
USART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012e28  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0002b2a8  08012fb8  08012fb8  00013fb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0803e260  0803e260  00040274  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0803e260  0803e260  0003f260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0803e268  0803e268  00040274  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0803e268  0803e268  0003f268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0803e26c  0803e26c  0003f26c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000274  20000000  0803e270  00040000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002be4  20000278  0803e4e4  00040278  2**3
                  ALLOC
 10 ._user_heap_stack 00001404  20002e5c  0803e4e4  00040e5c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00040274  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001dafb  00000000  00000000  000402a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000045d2  00000000  00000000  0005dd9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001890  00000000  00000000  00062378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001332  00000000  00000000  00063c08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029c49  00000000  00000000  00064f3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002677e  00000000  00000000  0008eb83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ddec2  00000000  00000000  000b5301  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001931c3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007fdc  00000000  00000000  00193208  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000040  00000000  00000000  0019b1e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000278 	.word	0x20000278
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08012fa0 	.word	0x08012fa0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000027c 	.word	0x2000027c
 80001cc:	08012fa0 	.word	0x08012fa0

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9be 	b.w	800103c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	468e      	mov	lr, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	4688      	mov	r8, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d962      	bls.n	8000e20 <__udivmoddi4+0xdc>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 f806 	lsl.w	r8, r1, r6
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	40b7      	lsls	r7, r6
 8000d6e:	ea43 0808 	orr.w	r8, r3, r8
 8000d72:	40b4      	lsls	r4, r6
 8000d74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d98:	f080 80ea 	bcs.w	8000f70 <__udivmoddi4+0x22c>
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	f240 80e7 	bls.w	8000f70 <__udivmoddi4+0x22c>
 8000da2:	3902      	subs	r1, #2
 8000da4:	443b      	add	r3, r7
 8000da6:	1a9a      	subs	r2, r3, r2
 8000da8:	b2a3      	uxth	r3, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000db6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dba:	459c      	cmp	ip, r3
 8000dbc:	d909      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dbe:	18fb      	adds	r3, r7, r3
 8000dc0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc4:	f080 80d6 	bcs.w	8000f74 <__udivmoddi4+0x230>
 8000dc8:	459c      	cmp	ip, r3
 8000dca:	f240 80d3 	bls.w	8000f74 <__udivmoddi4+0x230>
 8000dce:	443b      	add	r3, r7
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba3 030c 	sub.w	r3, r3, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f3      	lsrs	r3, r6
 8000de0:	2200      	movs	r2, #0
 8000de2:	e9c5 3200 	strd	r3, r2, [r5]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d146      	bne.n	8000e90 <__udivmoddi4+0x14c>
 8000e02:	4573      	cmp	r3, lr
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xc8>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 8105 	bhi.w	8001016 <__udivmoddi4+0x2d2>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	4690      	mov	r8, r2
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d0e5      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e1e:	e7e2      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	2a00      	cmp	r2, #0
 8000e22:	f000 8090 	beq.w	8000f46 <__udivmoddi4+0x202>
 8000e26:	fab2 f682 	clz	r6, r2
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	f040 80a4 	bne.w	8000f78 <__udivmoddi4+0x234>
 8000e30:	1a8a      	subs	r2, r1, r2
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e38:	b280      	uxth	r0, r0
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x11e>
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e58:	d202      	bcs.n	8000e60 <__udivmoddi4+0x11c>
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	f200 80e0 	bhi.w	8001020 <__udivmoddi4+0x2dc>
 8000e60:	46c4      	mov	ip, r8
 8000e62:	1a9b      	subs	r3, r3, r2
 8000e64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e70:	fb02 f404 	mul.w	r4, r2, r4
 8000e74:	429c      	cmp	r4, r3
 8000e76:	d907      	bls.n	8000e88 <__udivmoddi4+0x144>
 8000e78:	18fb      	adds	r3, r7, r3
 8000e7a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x142>
 8000e80:	429c      	cmp	r4, r3
 8000e82:	f200 80ca 	bhi.w	800101a <__udivmoddi4+0x2d6>
 8000e86:	4602      	mov	r2, r0
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e8e:	e7a5      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e90:	f1c1 0620 	rsb	r6, r1, #32
 8000e94:	408b      	lsls	r3, r1
 8000e96:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9a:	431f      	orrs	r7, r3
 8000e9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ea8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eac:	4323      	orrs	r3, r4
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	fa1f fc87 	uxth.w	ip, r7
 8000eb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eba:	0c1c      	lsrs	r4, r3, #16
 8000ebc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ec4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ec8:	45a6      	cmp	lr, r4
 8000eca:	fa02 f201 	lsl.w	r2, r2, r1
 8000ece:	d909      	bls.n	8000ee4 <__udivmoddi4+0x1a0>
 8000ed0:	193c      	adds	r4, r7, r4
 8000ed2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ed6:	f080 809c 	bcs.w	8001012 <__udivmoddi4+0x2ce>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	f240 8099 	bls.w	8001012 <__udivmoddi4+0x2ce>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	443c      	add	r4, r7
 8000ee4:	eba4 040e 	sub.w	r4, r4, lr
 8000ee8:	fa1f fe83 	uxth.w	lr, r3
 8000eec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ef8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000efc:	45a4      	cmp	ip, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1ce>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f06:	f080 8082 	bcs.w	800100e <__udivmoddi4+0x2ca>
 8000f0a:	45a4      	cmp	ip, r4
 8000f0c:	d97f      	bls.n	800100e <__udivmoddi4+0x2ca>
 8000f0e:	3b02      	subs	r3, #2
 8000f10:	443c      	add	r4, r7
 8000f12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f16:	eba4 040c 	sub.w	r4, r4, ip
 8000f1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f1e:	4564      	cmp	r4, ip
 8000f20:	4673      	mov	r3, lr
 8000f22:	46e1      	mov	r9, ip
 8000f24:	d362      	bcc.n	8000fec <__udivmoddi4+0x2a8>
 8000f26:	d05f      	beq.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x1fe>
 8000f2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f32:	fa04 f606 	lsl.w	r6, r4, r6
 8000f36:	fa22 f301 	lsr.w	r3, r2, r1
 8000f3a:	431e      	orrs	r6, r3
 8000f3c:	40cc      	lsrs	r4, r1
 8000f3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f42:	2100      	movs	r1, #0
 8000f44:	e74f      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f4a:	0c01      	lsrs	r1, r0, #16
 8000f4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f50:	b280      	uxth	r0, r0
 8000f52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f56:	463b      	mov	r3, r7
 8000f58:	4638      	mov	r0, r7
 8000f5a:	463c      	mov	r4, r7
 8000f5c:	46b8      	mov	r8, r7
 8000f5e:	46be      	mov	lr, r7
 8000f60:	2620      	movs	r6, #32
 8000f62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f66:	eba2 0208 	sub.w	r2, r2, r8
 8000f6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f6e:	e766      	b.n	8000e3e <__udivmoddi4+0xfa>
 8000f70:	4601      	mov	r1, r0
 8000f72:	e718      	b.n	8000da6 <__udivmoddi4+0x62>
 8000f74:	4610      	mov	r0, r2
 8000f76:	e72c      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8000f78:	f1c6 0220 	rsb	r2, r6, #32
 8000f7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f80:	40b7      	lsls	r7, r6
 8000f82:	40b1      	lsls	r1, r6
 8000f84:	fa20 f202 	lsr.w	r2, r0, r2
 8000f88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f92:	b2bc      	uxth	r4, r7
 8000f94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f9e:	fb08 f904 	mul.w	r9, r8, r4
 8000fa2:	40b0      	lsls	r0, r6
 8000fa4:	4589      	cmp	r9, r1
 8000fa6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000faa:	b280      	uxth	r0, r0
 8000fac:	d93e      	bls.n	800102c <__udivmoddi4+0x2e8>
 8000fae:	1879      	adds	r1, r7, r1
 8000fb0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fb4:	d201      	bcs.n	8000fba <__udivmoddi4+0x276>
 8000fb6:	4589      	cmp	r9, r1
 8000fb8:	d81f      	bhi.n	8000ffa <__udivmoddi4+0x2b6>
 8000fba:	eba1 0109 	sub.w	r1, r1, r9
 8000fbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc2:	fb09 f804 	mul.w	r8, r9, r4
 8000fc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fca:	b292      	uxth	r2, r2
 8000fcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd0:	4542      	cmp	r2, r8
 8000fd2:	d229      	bcs.n	8001028 <__udivmoddi4+0x2e4>
 8000fd4:	18ba      	adds	r2, r7, r2
 8000fd6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fda:	d2c4      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fdc:	4542      	cmp	r2, r8
 8000fde:	d2c2      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fe0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fe4:	443a      	add	r2, r7
 8000fe6:	e7be      	b.n	8000f66 <__udivmoddi4+0x222>
 8000fe8:	45f0      	cmp	r8, lr
 8000fea:	d29d      	bcs.n	8000f28 <__udivmoddi4+0x1e4>
 8000fec:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ff4:	3801      	subs	r0, #1
 8000ff6:	46e1      	mov	r9, ip
 8000ff8:	e796      	b.n	8000f28 <__udivmoddi4+0x1e4>
 8000ffa:	eba7 0909 	sub.w	r9, r7, r9
 8000ffe:	4449      	add	r1, r9
 8001000:	f1a8 0c02 	sub.w	ip, r8, #2
 8001004:	fbb1 f9fe 	udiv	r9, r1, lr
 8001008:	fb09 f804 	mul.w	r8, r9, r4
 800100c:	e7db      	b.n	8000fc6 <__udivmoddi4+0x282>
 800100e:	4673      	mov	r3, lr
 8001010:	e77f      	b.n	8000f12 <__udivmoddi4+0x1ce>
 8001012:	4650      	mov	r0, sl
 8001014:	e766      	b.n	8000ee4 <__udivmoddi4+0x1a0>
 8001016:	4608      	mov	r0, r1
 8001018:	e6fd      	b.n	8000e16 <__udivmoddi4+0xd2>
 800101a:	443b      	add	r3, r7
 800101c:	3a02      	subs	r2, #2
 800101e:	e733      	b.n	8000e88 <__udivmoddi4+0x144>
 8001020:	f1ac 0c02 	sub.w	ip, ip, #2
 8001024:	443b      	add	r3, r7
 8001026:	e71c      	b.n	8000e62 <__udivmoddi4+0x11e>
 8001028:	4649      	mov	r1, r9
 800102a:	e79c      	b.n	8000f66 <__udivmoddi4+0x222>
 800102c:	eba1 0109 	sub.w	r1, r1, r9
 8001030:	46c4      	mov	ip, r8
 8001032:	fbb1 f9fe 	udiv	r9, r1, lr
 8001036:	fb09 f804 	mul.w	r8, r9, r4
 800103a:	e7c4      	b.n	8000fc6 <__udivmoddi4+0x282>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001046:	4b26      	ldr	r3, [pc, #152]	@ (80010e0 <MX_DMA_Init+0xa0>)
 8001048:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800104a:	4a25      	ldr	r2, [pc, #148]	@ (80010e0 <MX_DMA_Init+0xa0>)
 800104c:	f043 0302 	orr.w	r3, r3, #2
 8001050:	6493      	str	r3, [r2, #72]	@ 0x48
 8001052:	4b23      	ldr	r3, [pc, #140]	@ (80010e0 <MX_DMA_Init+0xa0>)
 8001054:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001056:	f003 0302 	and.w	r3, r3, #2
 800105a:	607b      	str	r3, [r7, #4]
 800105c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800105e:	4b20      	ldr	r3, [pc, #128]	@ (80010e0 <MX_DMA_Init+0xa0>)
 8001060:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001062:	4a1f      	ldr	r2, [pc, #124]	@ (80010e0 <MX_DMA_Init+0xa0>)
 8001064:	f043 0301 	orr.w	r3, r3, #1
 8001068:	6493      	str	r3, [r2, #72]	@ 0x48
 800106a:	4b1d      	ldr	r3, [pc, #116]	@ (80010e0 <MX_DMA_Init+0xa0>)
 800106c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800106e:	f003 0301 	and.w	r3, r3, #1
 8001072:	603b      	str	r3, [r7, #0]
 8001074:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001076:	2200      	movs	r2, #0
 8001078:	2100      	movs	r1, #0
 800107a:	200c      	movs	r0, #12
 800107c:	f002 fd03 	bl	8003a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001080:	200c      	movs	r0, #12
 8001082:	f002 fd1c 	bl	8003abe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001086:	2200      	movs	r2, #0
 8001088:	2100      	movs	r1, #0
 800108a:	200d      	movs	r0, #13
 800108c:	f002 fcfb 	bl	8003a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001090:	200d      	movs	r0, #13
 8001092:	f002 fd14 	bl	8003abe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001096:	2200      	movs	r2, #0
 8001098:	2100      	movs	r1, #0
 800109a:	200e      	movs	r0, #14
 800109c:	f002 fcf3 	bl	8003a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80010a0:	200e      	movs	r0, #14
 80010a2:	f002 fd0c 	bl	8003abe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80010a6:	2200      	movs	r2, #0
 80010a8:	2100      	movs	r1, #0
 80010aa:	200f      	movs	r0, #15
 80010ac:	f002 fceb 	bl	8003a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80010b0:	200f      	movs	r0, #15
 80010b2:	f002 fd04 	bl	8003abe <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel6_IRQn, 0, 0);
 80010b6:	2200      	movs	r2, #0
 80010b8:	2100      	movs	r1, #0
 80010ba:	2044      	movs	r0, #68	@ 0x44
 80010bc:	f002 fce3 	bl	8003a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel6_IRQn);
 80010c0:	2044      	movs	r0, #68	@ 0x44
 80010c2:	f002 fcfc 	bl	8003abe <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel7_IRQn, 0, 0);
 80010c6:	2200      	movs	r2, #0
 80010c8:	2100      	movs	r1, #0
 80010ca:	2045      	movs	r0, #69	@ 0x45
 80010cc:	f002 fcdb 	bl	8003a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel7_IRQn);
 80010d0:	2045      	movs	r0, #69	@ 0x45
 80010d2:	f002 fcf4 	bl	8003abe <HAL_NVIC_EnableIRQ>

}
 80010d6:	bf00      	nop
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	40021000 	.word	0x40021000

080010e4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b088      	sub	sp, #32
 80010e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ea:	f107 030c 	add.w	r3, r7, #12
 80010ee:	2200      	movs	r2, #0
 80010f0:	601a      	str	r2, [r3, #0]
 80010f2:	605a      	str	r2, [r3, #4]
 80010f4:	609a      	str	r2, [r3, #8]
 80010f6:	60da      	str	r2, [r3, #12]
 80010f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010fa:	4b41      	ldr	r3, [pc, #260]	@ (8001200 <MX_GPIO_Init+0x11c>)
 80010fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010fe:	4a40      	ldr	r2, [pc, #256]	@ (8001200 <MX_GPIO_Init+0x11c>)
 8001100:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001104:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001106:	4b3e      	ldr	r3, [pc, #248]	@ (8001200 <MX_GPIO_Init+0x11c>)
 8001108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800110a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800110e:	60bb      	str	r3, [r7, #8]
 8001110:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001112:	4b3b      	ldr	r3, [pc, #236]	@ (8001200 <MX_GPIO_Init+0x11c>)
 8001114:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001116:	4a3a      	ldr	r2, [pc, #232]	@ (8001200 <MX_GPIO_Init+0x11c>)
 8001118:	f043 0301 	orr.w	r3, r3, #1
 800111c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800111e:	4b38      	ldr	r3, [pc, #224]	@ (8001200 <MX_GPIO_Init+0x11c>)
 8001120:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001122:	f003 0301 	and.w	r3, r3, #1
 8001126:	607b      	str	r3, [r7, #4]
 8001128:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800112a:	4b35      	ldr	r3, [pc, #212]	@ (8001200 <MX_GPIO_Init+0x11c>)
 800112c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112e:	4a34      	ldr	r2, [pc, #208]	@ (8001200 <MX_GPIO_Init+0x11c>)
 8001130:	f043 0302 	orr.w	r3, r3, #2
 8001134:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001136:	4b32      	ldr	r3, [pc, #200]	@ (8001200 <MX_GPIO_Init+0x11c>)
 8001138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800113a:	f003 0302 	and.w	r3, r3, #2
 800113e:	603b      	str	r3, [r7, #0]
 8001140:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_R_Pin|LED_G_Pin, GPIO_PIN_RESET);
 8001142:	2200      	movs	r2, #0
 8001144:	2103      	movs	r1, #3
 8001146:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800114a:	f003 f8f3 	bl	8004334 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ASIC_RST_GPIO_Port, ASIC_RST_Pin, GPIO_PIN_SET);
 800114e:	2201      	movs	r2, #1
 8001150:	2110      	movs	r1, #16
 8001152:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001156:	f003 f8ed 	bl	8004334 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_12, GPIO_PIN_SET);
 800115a:	2201      	movs	r2, #1
 800115c:	f241 0101 	movw	r1, #4097	@ 0x1001
 8001160:	4828      	ldr	r0, [pc, #160]	@ (8001204 <MX_GPIO_Init+0x120>)
 8001162:	f003 f8e7 	bl	8004334 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_R_Pin LED_G_Pin ASIC_RST_Pin */
  GPIO_InitStruct.Pin = LED_R_Pin|LED_G_Pin|ASIC_RST_Pin;
 8001166:	2313      	movs	r3, #19
 8001168:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800116a:	2301      	movs	r3, #1
 800116c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800116e:	2301      	movs	r3, #1
 8001170:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001172:	2302      	movs	r3, #2
 8001174:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001176:	f107 030c 	add.w	r3, r7, #12
 800117a:	4619      	mov	r1, r3
 800117c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001180:	f002 ff46 	bl	8004010 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_12;
 8001184:	f241 0301 	movw	r3, #4097	@ 0x1001
 8001188:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800118a:	2301      	movs	r3, #1
 800118c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118e:	2300      	movs	r3, #0
 8001190:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001192:	2302      	movs	r3, #2
 8001194:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001196:	f107 030c 	add.w	r3, r7, #12
 800119a:	4619      	mov	r1, r3
 800119c:	4819      	ldr	r0, [pc, #100]	@ (8001204 <MX_GPIO_Init+0x120>)
 800119e:	f002 ff37 	bl	8004010 <HAL_GPIO_Init>

  /*Configure GPIO pins : AFULL_Pin EMPTY_Pin */
  GPIO_InitStruct.Pin = AFULL_Pin|EMPTY_Pin;
 80011a2:	2306      	movs	r3, #6
 80011a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011a6:	2300      	movs	r3, #0
 80011a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011aa:	2302      	movs	r3, #2
 80011ac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ae:	f107 030c 	add.w	r3, r7, #12
 80011b2:	4619      	mov	r1, r3
 80011b4:	4813      	ldr	r0, [pc, #76]	@ (8001204 <MX_GPIO_Init+0x120>)
 80011b6:	f002 ff2b 	bl	8004010 <HAL_GPIO_Init>

  /*Configure GPIO pins : S2_Pin S1_Pin S3_Pin */
  GPIO_InitStruct.Pin = S2_Pin|S1_Pin|S3_Pin;
 80011ba:	f640 4308 	movw	r3, #3080	@ 0xc08
 80011be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011c0:	2300      	movs	r3, #0
 80011c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011c4:	2301      	movs	r3, #1
 80011c6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011c8:	f107 030c 	add.w	r3, r7, #12
 80011cc:	4619      	mov	r1, r3
 80011ce:	480d      	ldr	r0, [pc, #52]	@ (8001204 <MX_GPIO_Init+0x120>)
 80011d0:	f002 ff1e 	bl	8004010 <HAL_GPIO_Init>

  /*Configure GPIO pin : PPS_Pin */
  GPIO_InitStruct.Pin = PPS_Pin;
 80011d4:	2310      	movs	r3, #16
 80011d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011d8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80011dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011de:	2302      	movs	r3, #2
 80011e0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(PPS_GPIO_Port, &GPIO_InitStruct);
 80011e2:	f107 030c 	add.w	r3, r7, #12
 80011e6:	4619      	mov	r1, r3
 80011e8:	4806      	ldr	r0, [pc, #24]	@ (8001204 <MX_GPIO_Init+0x120>)
 80011ea:	f002 ff11 	bl	8004010 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80011ee:	2200      	movs	r2, #0
 80011f0:	2100      	movs	r1, #0
 80011f2:	200a      	movs	r0, #10
 80011f4:	f002 fc47 	bl	8003a86 <HAL_NVIC_SetPriority>

}
 80011f8:	bf00      	nop
 80011fa:	3720      	adds	r7, #32
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	40021000 	.word	0x40021000
 8001204:	48000400 	.word	0x48000400

08001208 <main>:
volatile uint8_t origin = 1;
volatile uint64_t last_trigger_time = 0;
volatile uint32_t timer_ms_count = 0;

int main(void)
{
 8001208:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800120c:	b093      	sub	sp, #76	@ 0x4c
 800120e:	af02      	add	r7, sp, #8
  HAL_Init();
 8001210:	f002 fac5 	bl	800379e <HAL_Init>
  SystemClock_Config();
 8001214:	f000 f968 	bl	80014e8 <SystemClock_Config>
  MX_GPIO_Init();
 8001218:	f7ff ff64 	bl	80010e4 <MX_GPIO_Init>
  MX_DMA_Init();
 800121c:	f7ff ff10 	bl	8001040 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001220:	f001 fc6c 	bl	8002afc <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8001224:	f000 ffa4 	bl	8002170 <MX_SPI2_Init>
  MX_FATFS_Init();
 8001228:	f007 f8b0 	bl	800838c <MX_FATFS_Init>
  MX_SPI1_Init();
 800122c:	f000 ff62 	bl	80020f4 <MX_SPI1_Init>
  MX_TIM6_Init();
 8001230:	f001 fb9a 	bl	8002968 <MX_TIM6_Init>
  MX_TIM2_Init();
 8001234:	f001 fb4a 	bl	80028cc <MX_TIM2_Init>
  MX_TIM7_Init();
 8001238:	f001 fbce 	bl	80029d8 <MX_TIM7_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 800123c:	4864      	ldr	r0, [pc, #400]	@ (80013d0 <main+0x1c8>)
 800123e:	f005 f839 	bl	80062b4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 8001242:	4864      	ldr	r0, [pc, #400]	@ (80013d4 <main+0x1cc>)
 8001244:	f005 f836 	bl	80062b4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 8001248:	4863      	ldr	r0, [pc, #396]	@ (80013d8 <main+0x1d0>)
 800124a:	f005 f833 	bl	80062b4 <HAL_TIM_Base_Start_IT>
  UART_Queue_Init();
 800124e:	f002 f997 	bl	8003580 <UART_Queue_Init>
  if(SD_Init() == SD_OK)
 8001252:	f000 fa37 	bl	80016c4 <SD_Init>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d13a      	bne.n	80012d2 <main+0xca>
  {
	res=f_mount(&fs,"0:",1);
 800125c:	2201      	movs	r2, #1
 800125e:	495f      	ldr	r1, [pc, #380]	@ (80013dc <main+0x1d4>)
 8001260:	485f      	ldr	r0, [pc, #380]	@ (80013e0 <main+0x1d8>)
 8001262:	f00a fe39 	bl	800bed8 <f_mount>
 8001266:	4603      	mov	r3, r0
 8001268:	461a      	mov	r2, r3
 800126a:	4b5e      	ldr	r3, [pc, #376]	@ (80013e4 <main+0x1dc>)
 800126c:	701a      	strb	r2, [r3, #0]
	if(res != FR_OK)
 800126e:	4b5d      	ldr	r3, [pc, #372]	@ (80013e4 <main+0x1dc>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <main+0x72>
		Error_Handler();
 8001276:	f000 f986 	bl	8001586 <Error_Handler>
	if(file_exists(CONFIG_FILE) != FR_OK)
 800127a:	4b5b      	ldr	r3, [pc, #364]	@ (80013e8 <main+0x1e0>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4618      	mov	r0, r3
 8001280:	f000 fcdb 	bl	8001c3a <file_exists>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <main+0x86>
		create_default_config();
 800128a:	f000 fec7 	bl	800201c <create_default_config>
	int log_num = get_next_log_number();
 800128e:	f000 fced 	bl	8001c6c <get_next_log_number>
 8001292:	63f8      	str	r0, [r7, #60]	@ 0x3c
	snprintf(current_log_file, sizeof(current_log_file), "%s%05d.txt", LOG_PREFIX, log_num);
 8001294:	4b55      	ldr	r3, [pc, #340]	@ (80013ec <main+0x1e4>)
 8001296:	681a      	ldr	r2, [r3, #0]
 8001298:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800129a:	9300      	str	r3, [sp, #0]
 800129c:	4613      	mov	r3, r2
 800129e:	4a54      	ldr	r2, [pc, #336]	@ (80013f0 <main+0x1e8>)
 80012a0:	2114      	movs	r1, #20
 80012a2:	4854      	ldr	r0, [pc, #336]	@ (80013f4 <main+0x1ec>)
 80012a4:	f00d f90e 	bl	800e4c4 <sniprintf>
	if(f_open(&fil, current_log_file, FA_CREATE_NEW | FA_WRITE) == FR_OK)
 80012a8:	2206      	movs	r2, #6
 80012aa:	4952      	ldr	r1, [pc, #328]	@ (80013f4 <main+0x1ec>)
 80012ac:	4852      	ldr	r0, [pc, #328]	@ (80013f8 <main+0x1f0>)
 80012ae:	f00a fe59 	bl	800bf64 <f_open>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d102      	bne.n	80012be <main+0xb6>
		open = 1;
 80012b8:	4b50      	ldr	r3, [pc, #320]	@ (80013fc <main+0x1f4>)
 80012ba:	2201      	movs	r2, #1
 80012bc:	701a      	strb	r2, [r3, #0]
	current_config = load_and_apply_config();
 80012be:	4e50      	ldr	r6, [pc, #320]	@ (8001400 <main+0x1f8>)
 80012c0:	463b      	mov	r3, r7
 80012c2:	4618      	mov	r0, r3
 80012c4:	f000 fed6 	bl	8002074 <load_and_apply_config>
 80012c8:	4633      	mov	r3, r6
 80012ca:	463a      	mov	r2, r7
 80012cc:	6810      	ldr	r0, [r2, #0]
 80012ce:	6851      	ldr	r1, [r2, #4]
 80012d0:	c303      	stmia	r3!, {r0, r1}
  }
  HAL_UART_Receive_DMA(&huart1, rx_buffer, sizeof(rx_buffer));
 80012d2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80012d6:	494b      	ldr	r1, [pc, #300]	@ (8001404 <main+0x1fc>)
 80012d8:	484b      	ldr	r0, [pc, #300]	@ (8001408 <main+0x200>)
 80012da:	f005 fd49 	bl	8006d70 <HAL_UART_Receive_DMA>
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 80012de:	4b4a      	ldr	r3, [pc, #296]	@ (8001408 <main+0x200>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	4b48      	ldr	r3, [pc, #288]	@ (8001408 <main+0x200>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f042 0210 	orr.w	r2, r2, #16
 80012ec:	601a      	str	r2, [r3, #0]
  ON_G();
 80012ee:	2201      	movs	r2, #1
 80012f0:	2102      	movs	r1, #2
 80012f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012f6:	f003 f81d 	bl	8004334 <HAL_GPIO_WritePin>
  ASIC_CMD(0x01, 250);
 80012fa:	21fa      	movs	r1, #250	@ 0xfa
 80012fc:	2001      	movs	r0, #1
 80012fe:	f001 fd03 	bl	8002d08 <ASIC_CMD>
  receivercode = 0x0001;
 8001302:	4b42      	ldr	r3, [pc, #264]	@ (800140c <main+0x204>)
 8001304:	2201      	movs	r2, #1
 8001306:	801a      	strh	r2, [r3, #0]

  while (1)
  {
	  if(data_ready)
 8001308:	4b41      	ldr	r3, [pc, #260]	@ (8001410 <main+0x208>)
 800130a:	881b      	ldrh	r3, [r3, #0]
 800130c:	b29b      	uxth	r3, r3
 800130e:	2b00      	cmp	r3, #0
 8001310:	d038      	beq.n	8001384 <main+0x17c>
	  {
		  time_t receive_time = get_current_systick();
 8001312:	f001 fdbb 	bl	8002e8c <get_current_systick>
 8001316:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
		  uint8_t time[14];
		  if(GPS_message_process(time) == Timing_ERROR)
 800131a:	f107 0308 	add.w	r3, r7, #8
 800131e:	4618      	mov	r0, r3
 8001320:	f001 ff92 	bl	8003248 <GPS_message_process>
 8001324:	4603      	mov	r3, r0
 8001326:	2b01      	cmp	r3, #1
 8001328:	d103      	bne.n	8001332 <main+0x12a>
			  data_ready = 0;
 800132a:	4b39      	ldr	r3, [pc, #228]	@ (8001410 <main+0x208>)
 800132c:	2200      	movs	r2, #0
 800132e:	801a      	strh	r2, [r3, #0]
 8001330:	e02a      	b.n	8001388 <main+0x180>
		  else
		  {
			  time_t GPStime = standard_to_stamp(time);
 8001332:	f107 0308 	add.w	r3, r7, #8
 8001336:	4618      	mov	r0, r3
 8001338:	f002 f850 	bl	80033dc <standard_to_stamp>
 800133c:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
			  time_t process_time = get_current_systick();
 8001340:	f001 fda4 	bl	8002e8c <get_current_systick>
 8001344:	e9c7 0108 	strd	r0, r1, [r7, #32]
			  time_t timestamp = GPStime + process_time - receive_time;
 8001348:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800134c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001350:	1884      	adds	r4, r0, r2
 8001352:	eb41 0503 	adc.w	r5, r1, r3
 8001356:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800135a:	ebb4 0802 	subs.w	r8, r4, r2
 800135e:	eb65 0903 	sbc.w	r9, r5, r3
 8001362:	e9c7 8906 	strd	r8, r9, [r7, #24]
			  set_base_time(timestamp);
 8001366:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800136a:	f001 fdc5 	bl	8002ef8 <set_base_time>
			  HAL_Delay(1000);
 800136e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001372:	f002 fa89 	bl	8003888 <HAL_Delay>
			  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001376:	200a      	movs	r0, #10
 8001378:	f002 fba1 	bl	8003abe <HAL_NVIC_EnableIRQ>
			  origin = 0;
 800137c:	4b25      	ldr	r3, [pc, #148]	@ (8001414 <main+0x20c>)
 800137e:	2200      	movs	r2, #0
 8001380:	701a      	strb	r2, [r3, #0]
 8001382:	e001      	b.n	8001388 <main+0x180>
		  }
	  }
	  else
		  maintain_processing_buffer();
 8001384:	f001 ff22 	bl	80031cc <maintain_processing_buffer>
	  if(sampling_ready == 1)
 8001388:	4b23      	ldr	r3, [pc, #140]	@ (8001418 <main+0x210>)
 800138a:	881b      	ldrh	r3, [r3, #0]
 800138c:	b29b      	uxth	r3, r3
 800138e:	2b01      	cmp	r3, #1
 8001390:	d1ba      	bne.n	8001308 <main+0x100>
	  {
		  if(ReadResult() == HAL_OK)
 8001392:	f001 fced 	bl	8002d70 <ReadResult>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d1b5      	bne.n	8001308 <main+0x100>
		  {
			  delay_ms_non_blocking(500);
 800139c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80013a0:	f000 f868 	bl	8001474 <delay_ms_non_blocking>
			  Send_Data();
 80013a4:	f001 fe60 	bl	8003068 <Send_Data>
			  if(open == 1)
 80013a8:	4b14      	ldr	r3, [pc, #80]	@ (80013fc <main+0x1f4>)
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	b2db      	uxtb	r3, r3
 80013ae:	2b01      	cmp	r3, #1
 80013b0:	d1aa      	bne.n	8001308 <main+0x100>
			  {
				  if(f_write(&fil, datatx, transmitlength, &bw) == FR_OK)
 80013b2:	4b1a      	ldr	r3, [pc, #104]	@ (800141c <main+0x214>)
 80013b4:	881b      	ldrh	r3, [r3, #0]
 80013b6:	461a      	mov	r2, r3
 80013b8:	4b19      	ldr	r3, [pc, #100]	@ (8001420 <main+0x218>)
 80013ba:	491a      	ldr	r1, [pc, #104]	@ (8001424 <main+0x21c>)
 80013bc:	480e      	ldr	r0, [pc, #56]	@ (80013f8 <main+0x1f0>)
 80013be:	f00b fa23 	bl	800c808 <f_write>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d19f      	bne.n	8001308 <main+0x100>
				  	  f_sync(&fil);
 80013c8:	480b      	ldr	r0, [pc, #44]	@ (80013f8 <main+0x1f0>)
 80013ca:	f00b fbd1 	bl	800cb70 <f_sync>
	  if(data_ready)
 80013ce:	e79b      	b.n	8001308 <main+0x100>
 80013d0:	20001148 	.word	0x20001148
 80013d4:	20001194 	.word	0x20001194
 80013d8:	200011e0 	.word	0x200011e0
 80013dc:	08012fb8 	.word	0x08012fb8
 80013e0:	20000a98 	.word	0x20000a98
 80013e4:	20000f2c 	.word	0x20000f2c
 80013e8:	20000004 	.word	0x20000004
 80013ec:	20000008 	.word	0x20000008
 80013f0:	08012fbc 	.word	0x08012fbc
 80013f4:	20000f44 	.word	0x20000f44
 80013f8:	20000cd0 	.word	0x20000cd0
 80013fc:	20000f38 	.word	0x20000f38
 8001400:	20000f30 	.word	0x20000f30
 8001404:	20000294 	.word	0x20000294
 8001408:	2000122c 	.word	0x2000122c
 800140c:	2000002a 	.word	0x2000002a
 8001410:	20000a96 	.word	0x20000a96
 8001414:	20000000 	.word	0x20000000
 8001418:	2000002c 	.word	0x2000002c
 800141c:	2000002e 	.word	0x2000002e
 8001420:	20000f28 	.word	0x20000f28
 8001424:	20001b7c 	.word	0x20001b7c

08001428 <HAL_GPIO_EXTI_Callback>:
	  }
  }
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001428:	b5b0      	push	{r4, r5, r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	4603      	mov	r3, r0
 8001430:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == PPS_Pin)
 8001432:	88fb      	ldrh	r3, [r7, #6]
 8001434:	2b10      	cmp	r3, #16
 8001436:	d115      	bne.n	8001464 <HAL_GPIO_EXTI_Callback+0x3c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001438:	b672      	cpsid	i
}
 800143a:	bf00      	nop
	{
		__disable_irq();
		time_t timestamp = base_timestamp + 0xf4240;
 800143c:	4b0b      	ldr	r3, [pc, #44]	@ (800146c <HAL_GPIO_EXTI_Callback+0x44>)
 800143e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001442:	490b      	ldr	r1, [pc, #44]	@ (8001470 <HAL_GPIO_EXTI_Callback+0x48>)
 8001444:	1854      	adds	r4, r2, r1
 8001446:	f143 0500 	adc.w	r5, r3, #0
 800144a:	e9c7 4502 	strd	r4, r5, [r7, #8]
		set_base_time(timestamp);
 800144e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001452:	f001 fd51 	bl	8002ef8 <set_base_time>
		Toggle_R();
 8001456:	2101      	movs	r1, #1
 8001458:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800145c:	f002 ff82 	bl	8004364 <HAL_GPIO_TogglePin>
  __ASM volatile ("cpsie i" : : : "memory");
 8001460:	b662      	cpsie	i
}
 8001462:	bf00      	nop
		__enable_irq();
	}
}
 8001464:	bf00      	nop
 8001466:	3710      	adds	r7, #16
 8001468:	46bd      	mov	sp, r7
 800146a:	bdb0      	pop	{r4, r5, r7, pc}
 800146c:	20001b68 	.word	0x20001b68
 8001470:	000f4240 	.word	0x000f4240

08001474 <delay_ms_non_blocking>:

void delay_ms_non_blocking(uint32_t ms)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
    HAL_TIM_Base_Stop_IT(&htim7);
 800147c:	480e      	ldr	r0, [pc, #56]	@ (80014b8 <delay_ms_non_blocking+0x44>)
 800147e:	f004 ff6d 	bl	800635c <HAL_TIM_Base_Stop_IT>
    __HAL_TIM_SET_COUNTER(&htim7, 0);
 8001482:	4b0d      	ldr	r3, [pc, #52]	@ (80014b8 <delay_ms_non_blocking+0x44>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	2200      	movs	r2, #0
 8001488:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_CLEAR_FLAG(&htim7, TIM_FLAG_UPDATE);
 800148a:	4b0b      	ldr	r3, [pc, #44]	@ (80014b8 <delay_ms_non_blocking+0x44>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f06f 0201 	mvn.w	r2, #1
 8001492:	611a      	str	r2, [r3, #16]
    timer_ms_count = ms;
 8001494:	4a09      	ldr	r2, [pc, #36]	@ (80014bc <delay_ms_non_blocking+0x48>)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6013      	str	r3, [r2, #0]
    HAL_TIM_Base_Start_IT(&htim7);
 800149a:	4807      	ldr	r0, [pc, #28]	@ (80014b8 <delay_ms_non_blocking+0x44>)
 800149c:	f004 ff0a 	bl	80062b4 <HAL_TIM_Base_Start_IT>
    while (timer_ms_count > 0)
 80014a0:	e000      	b.n	80014a4 <delay_ms_non_blocking+0x30>
    {
		__WFI();
 80014a2:	bf30      	wfi
    while (timer_ms_count > 0)
 80014a4:	4b05      	ldr	r3, [pc, #20]	@ (80014bc <delay_ms_non_blocking+0x48>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d1fa      	bne.n	80014a2 <delay_ms_non_blocking+0x2e>
    }
}
 80014ac:	bf00      	nop
 80014ae:	bf00      	nop
 80014b0:	3708      	adds	r7, #8
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	200011e0 	.word	0x200011e0
 80014bc:	20000f3c 	.word	0x20000f3c

080014c0 <_write>:

int _write(int file, char *ptr, int len)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	60f8      	str	r0, [r7, #12]
 80014c8:	60b9      	str	r1, [r7, #8]
 80014ca:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, 50);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	b29a      	uxth	r2, r3
 80014d0:	2332      	movs	r3, #50	@ 0x32
 80014d2:	68b9      	ldr	r1, [r7, #8]
 80014d4:	4803      	ldr	r0, [pc, #12]	@ (80014e4 <_write+0x24>)
 80014d6:	f005 fb45 	bl	8006b64 <HAL_UART_Transmit>
    return len;
 80014da:	687b      	ldr	r3, [r7, #4]
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3710      	adds	r7, #16
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	2000122c 	.word	0x2000122c

080014e8 <SystemClock_Config>:

void SystemClock_Config(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b096      	sub	sp, #88	@ 0x58
 80014ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014ee:	f107 0314 	add.w	r3, r7, #20
 80014f2:	2244      	movs	r2, #68	@ 0x44
 80014f4:	2100      	movs	r1, #0
 80014f6:	4618      	mov	r0, r3
 80014f8:	f00d f89b 	bl	800e632 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014fc:	463b      	mov	r3, r7
 80014fe:	2200      	movs	r2, #0
 8001500:	601a      	str	r2, [r3, #0]
 8001502:	605a      	str	r2, [r3, #4]
 8001504:	609a      	str	r2, [r3, #8]
 8001506:	60da      	str	r2, [r3, #12]
 8001508:	611a      	str	r2, [r3, #16]

  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800150a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800150e:	f002 ff69 	bl	80043e4 <HAL_PWREx_ControlVoltageScaling>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001518:	f000 f835 	bl	8001586 <Error_Handler>
  }

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800151c:	2301      	movs	r3, #1
 800151e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001520:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001524:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001526:	2302      	movs	r3, #2
 8001528:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800152a:	2303      	movs	r3, #3
 800152c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800152e:	2301      	movs	r3, #1
 8001530:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 8001532:	2314      	movs	r3, #20
 8001534:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001536:	2307      	movs	r3, #7
 8001538:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800153a:	2302      	movs	r3, #2
 800153c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800153e:	2302      	movs	r3, #2
 8001540:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001542:	f107 0314 	add.w	r3, r7, #20
 8001546:	4618      	mov	r0, r3
 8001548:	f002 ffa2 	bl	8004490 <HAL_RCC_OscConfig>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001552:	f000 f818 	bl	8001586 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001556:	230f      	movs	r3, #15
 8001558:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800155a:	2303      	movs	r3, #3
 800155c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800155e:	2300      	movs	r3, #0
 8001560:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001562:	2300      	movs	r3, #0
 8001564:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001566:	2300      	movs	r3, #0
 8001568:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800156a:	463b      	mov	r3, r7
 800156c:	2104      	movs	r1, #4
 800156e:	4618      	mov	r0, r3
 8001570:	f003 fba2 	bl	8004cb8 <HAL_RCC_ClockConfig>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800157a:	f000 f804 	bl	8001586 <Error_Handler>
  }
}
 800157e:	bf00      	nop
 8001580:	3758      	adds	r7, #88	@ 0x58
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}

08001586 <Error_Handler>:

void Error_Handler(void)
{
 8001586:	b580      	push	{r7, lr}
 8001588:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800158a:	b672      	cpsid	i
}
 800158c:	bf00      	nop
  __disable_irq();
  while (1)
  {
	  SHINE_R();
 800158e:	f000 f806 	bl	800159e <SHINE_R>
	  HAL_Delay(1000);
 8001592:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001596:	f002 f977 	bl	8003888 <HAL_Delay>
	  SHINE_R();
 800159a:	bf00      	nop
 800159c:	e7f7      	b.n	800158e <Error_Handler+0x8>

0800159e <SHINE_R>:
const char *LOG_PREFIX = "log";
char current_log_file[20];
static int cached_max_log_num = -1;

void SHINE_R(void)
{
 800159e:	b580      	push	{r7, lr}
 80015a0:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_0);
 80015a2:	2101      	movs	r1, #1
 80015a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015a8:	f002 fedc 	bl	8004364 <HAL_GPIO_TogglePin>
	HAL_Delay(1000);
 80015ac:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015b0:	f002 f96a 	bl	8003888 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_0);
 80015b4:	2101      	movs	r1, #1
 80015b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015ba:	f002 fed3 	bl	8004364 <HAL_GPIO_TogglePin>
}
 80015be:	bf00      	nop
 80015c0:	bd80      	pop	{r7, pc}
	...

080015c4 <SPI_TransmitReceive>:
	HAL_Delay(1000);
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
}

uint8_t SPI_TransmitReceive(uint8_t data) //
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b086      	sub	sp, #24
 80015c8:	af02      	add	r7, sp, #8
 80015ca:	4603      	mov	r3, r0
 80015cc:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data;
    HAL_SPI_TransmitReceive(&hspi2, &data, &rx_data, 1 ,100);
 80015ce:	f107 020f 	add.w	r2, r7, #15
 80015d2:	1df9      	adds	r1, r7, #7
 80015d4:	2364      	movs	r3, #100	@ 0x64
 80015d6:	9300      	str	r3, [sp, #0]
 80015d8:	2301      	movs	r3, #1
 80015da:	4804      	ldr	r0, [pc, #16]	@ (80015ec <SPI_TransmitReceive+0x28>)
 80015dc:	f004 f96f 	bl	80058be <HAL_SPI_TransmitReceive>
    return rx_data;
 80015e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3710      	adds	r7, #16
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	20000fbc 	.word	0x20000fbc

080015f0 <SD_PowerOnSeq>:

void SD_PowerOnSeq(void) //80
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
    SD_CS_HIGH();
 80015f6:	2201      	movs	r2, #1
 80015f8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80015fc:	4809      	ldr	r0, [pc, #36]	@ (8001624 <SD_PowerOnSeq+0x34>)
 80015fe:	f002 fe99 	bl	8004334 <HAL_GPIO_WritePin>
    for(uint8_t i=0; i<10; i++)
 8001602:	2300      	movs	r3, #0
 8001604:	71fb      	strb	r3, [r7, #7]
 8001606:	e005      	b.n	8001614 <SD_PowerOnSeq+0x24>
    {
        SPI_TransmitReceive(0xFF);
 8001608:	20ff      	movs	r0, #255	@ 0xff
 800160a:	f7ff ffdb 	bl	80015c4 <SPI_TransmitReceive>
    for(uint8_t i=0; i<10; i++)
 800160e:	79fb      	ldrb	r3, [r7, #7]
 8001610:	3301      	adds	r3, #1
 8001612:	71fb      	strb	r3, [r7, #7]
 8001614:	79fb      	ldrb	r3, [r7, #7]
 8001616:	2b09      	cmp	r3, #9
 8001618:	d9f6      	bls.n	8001608 <SD_PowerOnSeq+0x18>
    }
}
 800161a:	bf00      	nop
 800161c:	bf00      	nop
 800161e:	3708      	adds	r7, #8
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	48000400 	.word	0x48000400

08001628 <SD_SendCmd>:

uint8_t SD_SendCmd(uint8_t cmd, uint32_t arg, uint8_t crc)  //cmdargcrc
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b084      	sub	sp, #16
 800162c:	af00      	add	r7, sp, #0
 800162e:	4603      	mov	r3, r0
 8001630:	6039      	str	r1, [r7, #0]
 8001632:	71fb      	strb	r3, [r7, #7]
 8001634:	4613      	mov	r3, r2
 8001636:	71bb      	strb	r3, [r7, #6]
	uint8_t retry = 0;
 8001638:	2300      	movs	r3, #0
 800163a:	73fb      	strb	r3, [r7, #15]
	uint8_t response;
	do{
		retry=SPI_TransmitReceive(0xFF);
 800163c:	20ff      	movs	r0, #255	@ 0xff
 800163e:	f7ff ffc1 	bl	80015c4 <SPI_TransmitReceive>
 8001642:	4603      	mov	r3, r0
 8001644:	73fb      	strb	r3, [r7, #15]
	}while(retry!=0xFF);  //CMD8
 8001646:	7bfb      	ldrb	r3, [r7, #15]
 8001648:	2bff      	cmp	r3, #255	@ 0xff
 800164a:	d1f7      	bne.n	800163c <SD_SendCmd+0x14>

    SPI_TransmitReceive(0x40 | cmd);
 800164c:	79fb      	ldrb	r3, [r7, #7]
 800164e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001652:	b2db      	uxtb	r3, r3
 8001654:	4618      	mov	r0, r3
 8001656:	f7ff ffb5 	bl	80015c4 <SPI_TransmitReceive>
    SPI_TransmitReceive((arg >> 24) & 0xFF);
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	0e1b      	lsrs	r3, r3, #24
 800165e:	b2db      	uxtb	r3, r3
 8001660:	4618      	mov	r0, r3
 8001662:	f7ff ffaf 	bl	80015c4 <SPI_TransmitReceive>
    SPI_TransmitReceive((arg >> 16) & 0xFF);
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	0c1b      	lsrs	r3, r3, #16
 800166a:	b2db      	uxtb	r3, r3
 800166c:	4618      	mov	r0, r3
 800166e:	f7ff ffa9 	bl	80015c4 <SPI_TransmitReceive>
    SPI_TransmitReceive((arg >> 8)  & 0xFF);
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	0a1b      	lsrs	r3, r3, #8
 8001676:	b2db      	uxtb	r3, r3
 8001678:	4618      	mov	r0, r3
 800167a:	f7ff ffa3 	bl	80015c4 <SPI_TransmitReceive>
    SPI_TransmitReceive(arg & 0xFF);
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	b2db      	uxtb	r3, r3
 8001682:	4618      	mov	r0, r3
 8001684:	f7ff ff9e 	bl	80015c4 <SPI_TransmitReceive>
    SPI_TransmitReceive(crc | 0x01);
 8001688:	79bb      	ldrb	r3, [r7, #6]
 800168a:	f043 0301 	orr.w	r3, r3, #1
 800168e:	b2db      	uxtb	r3, r3
 8001690:	4618      	mov	r0, r3
 8001692:	f7ff ff97 	bl	80015c4 <SPI_TransmitReceive>
    retry = 0;
 8001696:	2300      	movs	r3, #0
 8001698:	73fb      	strb	r3, [r7, #15]

	do {
	response = SPI_TransmitReceive(0xFF);
 800169a:	20ff      	movs	r0, #255	@ 0xff
 800169c:	f7ff ff92 	bl	80015c4 <SPI_TransmitReceive>
 80016a0:	4603      	mov	r3, r0
 80016a2:	73bb      	strb	r3, [r7, #14]
	retry++;
 80016a4:	7bfb      	ldrb	r3, [r7, #15]
 80016a6:	3301      	adds	r3, #1
 80016a8:	73fb      	strb	r3, [r7, #15]
	} while ((response & 0x80) && (retry < 0xFF));
 80016aa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	da02      	bge.n	80016b8 <SD_SendCmd+0x90>
 80016b2:	7bfb      	ldrb	r3, [r7, #15]
 80016b4:	2bff      	cmp	r3, #255	@ 0xff
 80016b6:	d1f0      	bne.n	800169a <SD_SendCmd+0x72>
	return response;
 80016b8:	7bbb      	ldrb	r3, [r7, #14]
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3710      	adds	r7, #16
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
	...

080016c4 <SD_Init>:

SD_Status SD_Init(void) //SD
{
 80016c4:	b590      	push	{r4, r7, lr}
 80016c6:	b085      	sub	sp, #20
 80016c8:	af00      	add	r7, sp, #0
	uint8_t r1;
	uint8_t buff[6] = {0};
 80016ca:	1d3b      	adds	r3, r7, #4
 80016cc:	2200      	movs	r2, #0
 80016ce:	601a      	str	r2, [r3, #0]
 80016d0:	809a      	strh	r2, [r3, #4]
	uint16_t retry;
	uint8_t i;

	SD_PowerOnSeq();
 80016d2:	f7ff ff8d 	bl	80015f0 <SD_PowerOnSeq>
	SD_CS_LOW();
 80016d6:	2200      	movs	r2, #0
 80016d8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80016dc:	487a      	ldr	r0, [pc, #488]	@ (80018c8 <SD_Init+0x204>)
 80016de:	f002 fe29 	bl	8004334 <HAL_GPIO_WritePin>

	retry = 100; // 
 80016e2:	2364      	movs	r3, #100	@ 0x64
 80016e4:	81fb      	strh	r3, [r7, #14]
	do {
	    r1 = SD_SendCmd(CMD0, 0, 0x95);
 80016e6:	2295      	movs	r2, #149	@ 0x95
 80016e8:	2100      	movs	r1, #0
 80016ea:	2000      	movs	r0, #0
 80016ec:	f7ff ff9c 	bl	8001628 <SD_SendCmd>
 80016f0:	4603      	mov	r3, r0
 80016f2:	733b      	strb	r3, [r7, #12]
	    retry--;
 80016f4:	89fb      	ldrh	r3, [r7, #14]
 80016f6:	3b01      	subs	r3, #1
 80016f8:	81fb      	strh	r3, [r7, #14]
	} while (r1 != 0x01 && retry > 0);
 80016fa:	7b3b      	ldrb	r3, [r7, #12]
 80016fc:	2b01      	cmp	r3, #1
 80016fe:	d002      	beq.n	8001706 <SD_Init+0x42>
 8001700:	89fb      	ldrh	r3, [r7, #14]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d1ef      	bne.n	80016e6 <SD_Init+0x22>

	if (retry == 0)
 8001706:	89fb      	ldrh	r3, [r7, #14]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d107      	bne.n	800171c <SD_Init+0x58>
	{
	    SD_CS_HIGH();
 800170c:	2201      	movs	r2, #1
 800170e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001712:	486d      	ldr	r0, [pc, #436]	@ (80018c8 <SD_Init+0x204>)
 8001714:	f002 fe0e 	bl	8004334 <HAL_GPIO_WritePin>
	    return SD_ERROR; // 
 8001718:	2301      	movs	r3, #1
 800171a:	e0d0      	b.n	80018be <SD_Init+0x1fa>
	}

	SD_TYPE=0;
 800171c:	4b6b      	ldr	r3, [pc, #428]	@ (80018cc <SD_Init+0x208>)
 800171e:	2200      	movs	r2, #0
 8001720:	701a      	strb	r2, [r3, #0]
	r1 = SD_SendCmd(CMD8, 0x1AA, 0x87);
 8001722:	2287      	movs	r2, #135	@ 0x87
 8001724:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8001728:	2008      	movs	r0, #8
 800172a:	f7ff ff7d 	bl	8001628 <SD_SendCmd>
 800172e:	4603      	mov	r3, r0
 8001730:	733b      	strb	r3, [r7, #12]
	if(r1==0x01)
 8001732:	7b3b      	ldrb	r3, [r7, #12]
 8001734:	2b01      	cmp	r3, #1
 8001736:	d161      	bne.n	80017fc <SD_Init+0x138>
	{
		for(i=0;i<4;i++)buff[i]=SPI_TransmitReceive(0xFF);
 8001738:	2300      	movs	r3, #0
 800173a:	737b      	strb	r3, [r7, #13]
 800173c:	e00d      	b.n	800175a <SD_Init+0x96>
 800173e:	7b7c      	ldrb	r4, [r7, #13]
 8001740:	20ff      	movs	r0, #255	@ 0xff
 8001742:	f7ff ff3f 	bl	80015c4 <SPI_TransmitReceive>
 8001746:	4603      	mov	r3, r0
 8001748:	461a      	mov	r2, r3
 800174a:	f104 0310 	add.w	r3, r4, #16
 800174e:	443b      	add	r3, r7
 8001750:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8001754:	7b7b      	ldrb	r3, [r7, #13]
 8001756:	3301      	adds	r3, #1
 8001758:	737b      	strb	r3, [r7, #13]
 800175a:	7b7b      	ldrb	r3, [r7, #13]
 800175c:	2b03      	cmp	r3, #3
 800175e:	d9ee      	bls.n	800173e <SD_Init+0x7a>
		if(buff[2]==0X01&&buff[3]==0XAA)
 8001760:	79bb      	ldrb	r3, [r7, #6]
 8001762:	2b01      	cmp	r3, #1
 8001764:	f040 8098 	bne.w	8001898 <SD_Init+0x1d4>
 8001768:	79fb      	ldrb	r3, [r7, #7]
 800176a:	2baa      	cmp	r3, #170	@ 0xaa
 800176c:	f040 8094 	bne.w	8001898 <SD_Init+0x1d4>
		{
			retry=0XFFFE;
 8001770:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8001774:	81fb      	strh	r3, [r7, #14]
			do
			{
				SD_SendCmd(CMD55,0,0);
 8001776:	2200      	movs	r2, #0
 8001778:	2100      	movs	r1, #0
 800177a:	2037      	movs	r0, #55	@ 0x37
 800177c:	f7ff ff54 	bl	8001628 <SD_SendCmd>
				r1=SD_SendCmd(ACMD41,0x40000000,0);
 8001780:	2200      	movs	r2, #0
 8001782:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001786:	2029      	movs	r0, #41	@ 0x29
 8001788:	f7ff ff4e 	bl	8001628 <SD_SendCmd>
 800178c:	4603      	mov	r3, r0
 800178e:	733b      	strb	r3, [r7, #12]
			}while(r1&&retry--);
 8001790:	7b3b      	ldrb	r3, [r7, #12]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d004      	beq.n	80017a0 <SD_Init+0xdc>
 8001796:	89fb      	ldrh	r3, [r7, #14]
 8001798:	1e5a      	subs	r2, r3, #1
 800179a:	81fa      	strh	r2, [r7, #14]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d1ea      	bne.n	8001776 <SD_Init+0xb2>
			r1=SD_SendCmd(CMD58,0,0);
 80017a0:	2200      	movs	r2, #0
 80017a2:	2100      	movs	r1, #0
 80017a4:	203a      	movs	r0, #58	@ 0x3a
 80017a6:	f7ff ff3f 	bl	8001628 <SD_SendCmd>
 80017aa:	4603      	mov	r3, r0
 80017ac:	733b      	strb	r3, [r7, #12]
			if(retry&&r1==0)
 80017ae:	89fb      	ldrh	r3, [r7, #14]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d071      	beq.n	8001898 <SD_Init+0x1d4>
 80017b4:	7b3b      	ldrb	r3, [r7, #12]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d16e      	bne.n	8001898 <SD_Init+0x1d4>
			{
				for(i=0;i<4;i++)buff[i]=SPI_TransmitReceive(0XFF);
 80017ba:	2300      	movs	r3, #0
 80017bc:	737b      	strb	r3, [r7, #13]
 80017be:	e00d      	b.n	80017dc <SD_Init+0x118>
 80017c0:	7b7c      	ldrb	r4, [r7, #13]
 80017c2:	20ff      	movs	r0, #255	@ 0xff
 80017c4:	f7ff fefe 	bl	80015c4 <SPI_TransmitReceive>
 80017c8:	4603      	mov	r3, r0
 80017ca:	461a      	mov	r2, r3
 80017cc:	f104 0310 	add.w	r3, r4, #16
 80017d0:	443b      	add	r3, r7
 80017d2:	f803 2c0c 	strb.w	r2, [r3, #-12]
 80017d6:	7b7b      	ldrb	r3, [r7, #13]
 80017d8:	3301      	adds	r3, #1
 80017da:	737b      	strb	r3, [r7, #13]
 80017dc:	7b7b      	ldrb	r3, [r7, #13]
 80017de:	2b03      	cmp	r3, #3
 80017e0:	d9ee      	bls.n	80017c0 <SD_Init+0xfc>
				if(buff[0]&0x40){
 80017e2:	793b      	ldrb	r3, [r7, #4]
 80017e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d003      	beq.n	80017f4 <SD_Init+0x130>
					SD_TYPE=V2HC;
 80017ec:	4b37      	ldr	r3, [pc, #220]	@ (80018cc <SD_Init+0x208>)
 80017ee:	2206      	movs	r2, #6
 80017f0:	701a      	strb	r2, [r3, #0]
 80017f2:	e051      	b.n	8001898 <SD_Init+0x1d4>
				}else {
					SD_TYPE=V2;
 80017f4:	4b35      	ldr	r3, [pc, #212]	@ (80018cc <SD_Init+0x208>)
 80017f6:	2204      	movs	r2, #4
 80017f8:	701a      	strb	r2, [r3, #0]
 80017fa:	e04d      	b.n	8001898 <SD_Init+0x1d4>
			}
		}
	}
	else
	{
		SD_SendCmd(CMD55,0,0);
 80017fc:	2200      	movs	r2, #0
 80017fe:	2100      	movs	r1, #0
 8001800:	2037      	movs	r0, #55	@ 0x37
 8001802:	f7ff ff11 	bl	8001628 <SD_SendCmd>
		r1=SD_SendCmd(ACMD41,0,0);
 8001806:	2200      	movs	r2, #0
 8001808:	2100      	movs	r1, #0
 800180a:	2029      	movs	r0, #41	@ 0x29
 800180c:	f7ff ff0c 	bl	8001628 <SD_SendCmd>
 8001810:	4603      	mov	r3, r0
 8001812:	733b      	strb	r3, [r7, #12]
		if(r1<=1)
 8001814:	7b3b      	ldrb	r3, [r7, #12]
 8001816:	2b01      	cmp	r3, #1
 8001818:	d81a      	bhi.n	8001850 <SD_Init+0x18c>
		{
			SD_TYPE=V1;
 800181a:	4b2c      	ldr	r3, [pc, #176]	@ (80018cc <SD_Init+0x208>)
 800181c:	2202      	movs	r2, #2
 800181e:	701a      	strb	r2, [r3, #0]
			retry=0XFFFE;
 8001820:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8001824:	81fb      	strh	r3, [r7, #14]
			do
			{
				SD_SendCmd(CMD55,0,0);
 8001826:	2200      	movs	r2, #0
 8001828:	2100      	movs	r1, #0
 800182a:	2037      	movs	r0, #55	@ 0x37
 800182c:	f7ff fefc 	bl	8001628 <SD_SendCmd>
				r1=SD_SendCmd(ACMD41,0,0);
 8001830:	2200      	movs	r2, #0
 8001832:	2100      	movs	r1, #0
 8001834:	2029      	movs	r0, #41	@ 0x29
 8001836:	f7ff fef7 	bl	8001628 <SD_SendCmd>
 800183a:	4603      	mov	r3, r0
 800183c:	733b      	strb	r3, [r7, #12]
			}while(r1&&retry--);
 800183e:	7b3b      	ldrb	r3, [r7, #12]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d01a      	beq.n	800187a <SD_Init+0x1b6>
 8001844:	89fb      	ldrh	r3, [r7, #14]
 8001846:	1e5a      	subs	r2, r3, #1
 8001848:	81fa      	strh	r2, [r7, #14]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d1eb      	bne.n	8001826 <SD_Init+0x162>
 800184e:	e014      	b.n	800187a <SD_Init+0x1b6>
		}else
		{
			SD_TYPE=MMC;
 8001850:	4b1e      	ldr	r3, [pc, #120]	@ (80018cc <SD_Init+0x208>)
 8001852:	2201      	movs	r2, #1
 8001854:	701a      	strb	r2, [r3, #0]
			retry=0XFFFE;
 8001856:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 800185a:	81fb      	strh	r3, [r7, #14]
			do
			{
				r1=SD_SendCmd(CMD1,0,0);
 800185c:	2200      	movs	r2, #0
 800185e:	2100      	movs	r1, #0
 8001860:	2001      	movs	r0, #1
 8001862:	f7ff fee1 	bl	8001628 <SD_SendCmd>
 8001866:	4603      	mov	r3, r0
 8001868:	733b      	strb	r3, [r7, #12]
			}while(r1&&retry--);
 800186a:	7b3b      	ldrb	r3, [r7, #12]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d004      	beq.n	800187a <SD_Init+0x1b6>
 8001870:	89fb      	ldrh	r3, [r7, #14]
 8001872:	1e5a      	subs	r2, r3, #1
 8001874:	81fa      	strh	r2, [r7, #14]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d1f0      	bne.n	800185c <SD_Init+0x198>
		}
		if(retry==0||SD_SendCmd(CMD16,512,0)!=0)SD_TYPE=ERR;
 800187a:	89fb      	ldrh	r3, [r7, #14]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d008      	beq.n	8001892 <SD_Init+0x1ce>
 8001880:	2200      	movs	r2, #0
 8001882:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001886:	2010      	movs	r0, #16
 8001888:	f7ff fece 	bl	8001628 <SD_SendCmd>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d002      	beq.n	8001898 <SD_Init+0x1d4>
 8001892:	4b0e      	ldr	r3, [pc, #56]	@ (80018cc <SD_Init+0x208>)
 8001894:	2200      	movs	r2, #0
 8001896:	701a      	strb	r2, [r3, #0]
	}
	SD_CS_HIGH();
 8001898:	2201      	movs	r2, #1
 800189a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800189e:	480a      	ldr	r0, [pc, #40]	@ (80018c8 <SD_Init+0x204>)
 80018a0:	f002 fd48 	bl	8004334 <HAL_GPIO_WritePin>
    hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80018a4:	4b0a      	ldr	r3, [pc, #40]	@ (80018d0 <SD_Init+0x20c>)
 80018a6:	2208      	movs	r2, #8
 80018a8:	61da      	str	r2, [r3, #28]
    HAL_SPI_Init(&hspi2);
 80018aa:	4809      	ldr	r0, [pc, #36]	@ (80018d0 <SD_Init+0x20c>)
 80018ac:	f003 ff64 	bl	8005778 <HAL_SPI_Init>

    if(SD_TYPE != ERR)
 80018b0:	4b06      	ldr	r3, [pc, #24]	@ (80018cc <SD_Init+0x208>)
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d001      	beq.n	80018bc <SD_Init+0x1f8>
    	return SD_OK;
 80018b8:	2300      	movs	r3, #0
 80018ba:	e000      	b.n	80018be <SD_Init+0x1fa>
    else
    	return SD_ERROR;
 80018bc:	2301      	movs	r3, #1
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3714      	adds	r7, #20
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd90      	pop	{r4, r7, pc}
 80018c6:	bf00      	nop
 80018c8:	48000400 	.word	0x48000400
 80018cc:	20000f40 	.word	0x20000f40
 80018d0:	20000fbc 	.word	0x20000fbc

080018d4 <SD_ReceiveData>:

uint8_t SD_ReceiveData(uint8_t *data, uint16_t len) //SDlen512
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b084      	sub	sp, #16
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	460b      	mov	r3, r1
 80018de:	807b      	strh	r3, [r7, #2]
   uint8_t r1;
   SD_CS_LOW();
 80018e0:	2200      	movs	r2, #0
 80018e2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80018e6:	4817      	ldr	r0, [pc, #92]	@ (8001944 <SD_ReceiveData+0x70>)
 80018e8:	f002 fd24 	bl	8004334 <HAL_GPIO_WritePin>
   do
   {
      r1 = SPI_TransmitReceive(0xFF);
 80018ec:	20ff      	movs	r0, #255	@ 0xff
 80018ee:	f7ff fe69 	bl	80015c4 <SPI_TransmitReceive>
 80018f2:	4603      	mov	r3, r0
 80018f4:	73fb      	strb	r3, [r7, #15]
      HAL_Delay(100);
 80018f6:	2064      	movs	r0, #100	@ 0x64
 80018f8:	f001 ffc6 	bl	8003888 <HAL_Delay>
   }while(r1 != 0xFE); // sdspi0xFE
 80018fc:	7bfb      	ldrb	r3, [r7, #15]
 80018fe:	2bfe      	cmp	r3, #254	@ 0xfe
 8001900:	d1f4      	bne.n	80018ec <SD_ReceiveData+0x18>
  while(len--)
 8001902:	e009      	b.n	8001918 <SD_ReceiveData+0x44>
  {
   *data = SPI_TransmitReceive(0xFF);
 8001904:	20ff      	movs	r0, #255	@ 0xff
 8001906:	f7ff fe5d 	bl	80015c4 <SPI_TransmitReceive>
 800190a:	4603      	mov	r3, r0
 800190c:	461a      	mov	r2, r3
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	701a      	strb	r2, [r3, #0]
   data++;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	3301      	adds	r3, #1
 8001916:	607b      	str	r3, [r7, #4]
  while(len--)
 8001918:	887b      	ldrh	r3, [r7, #2]
 800191a:	1e5a      	subs	r2, r3, #1
 800191c:	807a      	strh	r2, [r7, #2]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d1f0      	bne.n	8001904 <SD_ReceiveData+0x30>
  }
  SPI_TransmitReceive(0xFF);
 8001922:	20ff      	movs	r0, #255	@ 0xff
 8001924:	f7ff fe4e 	bl	80015c4 <SPI_TransmitReceive>
  SPI_TransmitReceive(0xFF);
 8001928:	20ff      	movs	r0, #255	@ 0xff
 800192a:	f7ff fe4b 	bl	80015c4 <SPI_TransmitReceive>
  SD_CS_HIGH();
 800192e:	2201      	movs	r2, #1
 8001930:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001934:	4803      	ldr	r0, [pc, #12]	@ (8001944 <SD_ReceiveData+0x70>)
 8001936:	f002 fcfd 	bl	8004334 <HAL_GPIO_WritePin>
  return 0;
 800193a:	2300      	movs	r3, #0
}
 800193c:	4618      	mov	r0, r3
 800193e:	3710      	adds	r7, #16
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	48000400 	.word	0x48000400

08001948 <SD_SendBlock>:

uint8_t SD_SendBlock(uint8_t*buf,uint8_t cmd) //512
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
 8001950:	460b      	mov	r3, r1
 8001952:	70fb      	strb	r3, [r7, #3]
	uint16_t i;
	uint8_t r1;
	do{
		r1=SPI_TransmitReceive(0xFF);
 8001954:	20ff      	movs	r0, #255	@ 0xff
 8001956:	f7ff fe35 	bl	80015c4 <SPI_TransmitReceive>
 800195a:	4603      	mov	r3, r0
 800195c:	737b      	strb	r3, [r7, #13]
	}while(r1!=0xFF);
 800195e:	7b7b      	ldrb	r3, [r7, #13]
 8001960:	2bff      	cmp	r3, #255	@ 0xff
 8001962:	d1f7      	bne.n	8001954 <SD_SendBlock+0xc>

	SPI_TransmitReceive(cmd);
 8001964:	78fb      	ldrb	r3, [r7, #3]
 8001966:	4618      	mov	r0, r3
 8001968:	f7ff fe2c 	bl	80015c4 <SPI_TransmitReceive>
	if(cmd!=0xFD) //0xFD
 800196c:	78fb      	ldrb	r3, [r7, #3]
 800196e:	2bfd      	cmp	r3, #253	@ 0xfd
 8001970:	d022      	beq.n	80019b8 <SD_SendBlock+0x70>
	{
		for(i = 0;i < 512;i++)
 8001972:	2300      	movs	r3, #0
 8001974:	81fb      	strh	r3, [r7, #14]
 8001976:	e009      	b.n	800198c <SD_SendBlock+0x44>
			SPI_TransmitReceive(buf[i]);
 8001978:	89fb      	ldrh	r3, [r7, #14]
 800197a:	687a      	ldr	r2, [r7, #4]
 800197c:	4413      	add	r3, r2
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	4618      	mov	r0, r3
 8001982:	f7ff fe1f 	bl	80015c4 <SPI_TransmitReceive>
		for(i = 0;i < 512;i++)
 8001986:	89fb      	ldrh	r3, [r7, #14]
 8001988:	3301      	adds	r3, #1
 800198a:	81fb      	strh	r3, [r7, #14]
 800198c:	89fb      	ldrh	r3, [r7, #14]
 800198e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001992:	d3f1      	bcc.n	8001978 <SD_SendBlock+0x30>
		SPI_TransmitReceive(0xFF);
 8001994:	20ff      	movs	r0, #255	@ 0xff
 8001996:	f7ff fe15 	bl	80015c4 <SPI_TransmitReceive>
		SPI_TransmitReceive(0xFF);
 800199a:	20ff      	movs	r0, #255	@ 0xff
 800199c:	f7ff fe12 	bl	80015c4 <SPI_TransmitReceive>
		i=SPI_TransmitReceive(0xFF);
 80019a0:	20ff      	movs	r0, #255	@ 0xff
 80019a2:	f7ff fe0f 	bl	80015c4 <SPI_TransmitReceive>
 80019a6:	4603      	mov	r3, r0
 80019a8:	81fb      	strh	r3, [r7, #14]
		if((i&0x1F)!=0x05) //530x05
 80019aa:	89fb      	ldrh	r3, [r7, #14]
 80019ac:	f003 031f 	and.w	r3, r3, #31
 80019b0:	2b05      	cmp	r3, #5
 80019b2:	d001      	beq.n	80019b8 <SD_SendBlock+0x70>
			return 2;
 80019b4:	2302      	movs	r3, #2
 80019b6:	e000      	b.n	80019ba <SD_SendBlock+0x72>
	}
    return 0;
 80019b8:	2300      	movs	r3, #0
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3710      	adds	r7, #16
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
	...

080019c4 <SD_ReadDisk>:

uint8_t SD_ReadDisk(uint8_t*buf,uint32_t sector,uint8_t cnt) //SDbuf sector cnt
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b086      	sub	sp, #24
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	60f8      	str	r0, [r7, #12]
 80019cc:	60b9      	str	r1, [r7, #8]
 80019ce:	4613      	mov	r3, r2
 80019d0:	71fb      	strb	r3, [r7, #7]
	SD_CS_LOW();
 80019d2:	2200      	movs	r2, #0
 80019d4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80019d8:	4824      	ldr	r0, [pc, #144]	@ (8001a6c <SD_ReadDisk+0xa8>)
 80019da:	f002 fcab 	bl	8004334 <HAL_GPIO_WritePin>
	uint8_t r1;
	if(SD_TYPE!=V2HC)
 80019de:	4b24      	ldr	r3, [pc, #144]	@ (8001a70 <SD_ReadDisk+0xac>)
 80019e0:	781b      	ldrb	r3, [r3, #0]
 80019e2:	2b06      	cmp	r3, #6
 80019e4:	d002      	beq.n	80019ec <SD_ReadDisk+0x28>
		sector *= 512;
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	025b      	lsls	r3, r3, #9
 80019ea:	60bb      	str	r3, [r7, #8]
	if(cnt==1)
 80019ec:	79fb      	ldrb	r3, [r7, #7]
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d111      	bne.n	8001a16 <SD_ReadDisk+0x52>
	{
		r1=SD_SendCmd(CMD17,sector,0);
 80019f2:	2200      	movs	r2, #0
 80019f4:	68b9      	ldr	r1, [r7, #8]
 80019f6:	2011      	movs	r0, #17
 80019f8:	f7ff fe16 	bl	8001628 <SD_SendCmd>
 80019fc:	4603      	mov	r3, r0
 80019fe:	75fb      	strb	r3, [r7, #23]
		if(r1==0)
 8001a00:	7dfb      	ldrb	r3, [r7, #23]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d127      	bne.n	8001a56 <SD_ReadDisk+0x92>
			r1=SD_ReceiveData(buf,512);
 8001a06:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a0a:	68f8      	ldr	r0, [r7, #12]
 8001a0c:	f7ff ff62 	bl	80018d4 <SD_ReceiveData>
 8001a10:	4603      	mov	r3, r0
 8001a12:	75fb      	strb	r3, [r7, #23]
 8001a14:	e01f      	b.n	8001a56 <SD_ReadDisk+0x92>
	}
	else
	{
		r1=SD_SendCmd(CMD18,sector,0);
 8001a16:	2200      	movs	r2, #0
 8001a18:	68b9      	ldr	r1, [r7, #8]
 8001a1a:	2012      	movs	r0, #18
 8001a1c:	f7ff fe04 	bl	8001628 <SD_SendCmd>
 8001a20:	4603      	mov	r3, r0
 8001a22:	75fb      	strb	r3, [r7, #23]
		do
		{
			r1=SD_ReceiveData(buf,512);
 8001a24:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a28:	68f8      	ldr	r0, [r7, #12]
 8001a2a:	f7ff ff53 	bl	80018d4 <SD_ReceiveData>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	75fb      	strb	r3, [r7, #23]
			buf+=512;
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001a38:	60fb      	str	r3, [r7, #12]
		}while(--cnt && r1==0);
 8001a3a:	79fb      	ldrb	r3, [r7, #7]
 8001a3c:	3b01      	subs	r3, #1
 8001a3e:	71fb      	strb	r3, [r7, #7]
 8001a40:	79fb      	ldrb	r3, [r7, #7]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d002      	beq.n	8001a4c <SD_ReadDisk+0x88>
 8001a46:	7dfb      	ldrb	r3, [r7, #23]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d0eb      	beq.n	8001a24 <SD_ReadDisk+0x60>
		SD_SendCmd(CMD12,0,0);
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	2100      	movs	r1, #0
 8001a50:	200c      	movs	r0, #12
 8001a52:	f7ff fde9 	bl	8001628 <SD_SendCmd>
	}
	SD_CS_HIGH();
 8001a56:	2201      	movs	r2, #1
 8001a58:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a5c:	4803      	ldr	r0, [pc, #12]	@ (8001a6c <SD_ReadDisk+0xa8>)
 8001a5e:	f002 fc69 	bl	8004334 <HAL_GPIO_WritePin>
	return r1;
 8001a62:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	3718      	adds	r7, #24
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	48000400 	.word	0x48000400
 8001a70:	20000f40 	.word	0x20000f40

08001a74 <SD_WriteDisk>:

uint8_t SD_WriteDisk(uint8_t*buf,uint32_t sector,uint8_t cnt) //SDbuf sector cnt
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b086      	sub	sp, #24
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	60f8      	str	r0, [r7, #12]
 8001a7c:	60b9      	str	r1, [r7, #8]
 8001a7e:	4613      	mov	r3, r2
 8001a80:	71fb      	strb	r3, [r7, #7]
	SD_CS_LOW();
 8001a82:	2200      	movs	r2, #0
 8001a84:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a88:	482d      	ldr	r0, [pc, #180]	@ (8001b40 <SD_WriteDisk+0xcc>)
 8001a8a:	f002 fc53 	bl	8004334 <HAL_GPIO_WritePin>
	uint8_t r1;
	if(SD_TYPE!=V2HC)
 8001a8e:	4b2d      	ldr	r3, [pc, #180]	@ (8001b44 <SD_WriteDisk+0xd0>)
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	2b06      	cmp	r3, #6
 8001a94:	d002      	beq.n	8001a9c <SD_WriteDisk+0x28>
		sector *= 512;
 8001a96:	68bb      	ldr	r3, [r7, #8]
 8001a98:	025b      	lsls	r3, r3, #9
 8001a9a:	60bb      	str	r3, [r7, #8]
	if(cnt==1)
 8001a9c:	79fb      	ldrb	r3, [r7, #7]
 8001a9e:	2b01      	cmp	r3, #1
 8001aa0:	d110      	bne.n	8001ac4 <SD_WriteDisk+0x50>
	{
		r1=SD_SendCmd(CMD24,sector,0);
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	68b9      	ldr	r1, [r7, #8]
 8001aa6:	2018      	movs	r0, #24
 8001aa8:	f7ff fdbe 	bl	8001628 <SD_SendCmd>
 8001aac:	4603      	mov	r3, r0
 8001aae:	75fb      	strb	r3, [r7, #23]
		if(r1==0)
 8001ab0:	7dfb      	ldrb	r3, [r7, #23]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d138      	bne.n	8001b28 <SD_WriteDisk+0xb4>
		{
			r1=SD_SendBlock(buf,0xFE);
 8001ab6:	21fe      	movs	r1, #254	@ 0xfe
 8001ab8:	68f8      	ldr	r0, [r7, #12]
 8001aba:	f7ff ff45 	bl	8001948 <SD_SendBlock>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	75fb      	strb	r3, [r7, #23]
 8001ac2:	e031      	b.n	8001b28 <SD_WriteDisk+0xb4>
		}
	}
	else
	{
		if(SD_TYPE!=MMC)
 8001ac4:	4b1f      	ldr	r3, [pc, #124]	@ (8001b44 <SD_WriteDisk+0xd0>)
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d00a      	beq.n	8001ae2 <SD_WriteDisk+0x6e>
		{
			SD_SendCmd(CMD55,0,0);
 8001acc:	2200      	movs	r2, #0
 8001ace:	2100      	movs	r1, #0
 8001ad0:	2037      	movs	r0, #55	@ 0x37
 8001ad2:	f7ff fda9 	bl	8001628 <SD_SendCmd>
			SD_SendCmd(CMD23,cnt,0);
 8001ad6:	79fb      	ldrb	r3, [r7, #7]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	4619      	mov	r1, r3
 8001adc:	2017      	movs	r0, #23
 8001ade:	f7ff fda3 	bl	8001628 <SD_SendCmd>
		}
 		r1=SD_SendCmd(CMD25,sector,0);
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	68b9      	ldr	r1, [r7, #8]
 8001ae6:	2019      	movs	r0, #25
 8001ae8:	f7ff fd9e 	bl	8001628 <SD_SendCmd>
 8001aec:	4603      	mov	r3, r0
 8001aee:	75fb      	strb	r3, [r7, #23]
		if(r1==0)
 8001af0:	7dfb      	ldrb	r3, [r7, #23]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d118      	bne.n	8001b28 <SD_WriteDisk+0xb4>
		{
			do
			{
				r1=SD_SendBlock(buf,0xFC); //0xFC
 8001af6:	21fc      	movs	r1, #252	@ 0xfc
 8001af8:	68f8      	ldr	r0, [r7, #12]
 8001afa:	f7ff ff25 	bl	8001948 <SD_SendBlock>
 8001afe:	4603      	mov	r3, r0
 8001b00:	75fb      	strb	r3, [r7, #23]
				buf+=512;
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001b08:	60fb      	str	r3, [r7, #12]
			}while(--cnt && r1==0);
 8001b0a:	79fb      	ldrb	r3, [r7, #7]
 8001b0c:	3b01      	subs	r3, #1
 8001b0e:	71fb      	strb	r3, [r7, #7]
 8001b10:	79fb      	ldrb	r3, [r7, #7]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d002      	beq.n	8001b1c <SD_WriteDisk+0xa8>
 8001b16:	7dfb      	ldrb	r3, [r7, #23]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d0ec      	beq.n	8001af6 <SD_WriteDisk+0x82>
			r1=SD_SendBlock(0,0xFD);
 8001b1c:	21fd      	movs	r1, #253	@ 0xfd
 8001b1e:	2000      	movs	r0, #0
 8001b20:	f7ff ff12 	bl	8001948 <SD_SendBlock>
 8001b24:	4603      	mov	r3, r0
 8001b26:	75fb      	strb	r3, [r7, #23]
		}
	}
	SD_CS_HIGH();
 8001b28:	2201      	movs	r2, #1
 8001b2a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b2e:	4804      	ldr	r0, [pc, #16]	@ (8001b40 <SD_WriteDisk+0xcc>)
 8001b30:	f002 fc00 	bl	8004334 <HAL_GPIO_WritePin>
	return r1;
 8001b34:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3718      	adds	r7, #24
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	48000400 	.word	0x48000400
 8001b44:	20000f40 	.word	0x20000f40

08001b48 <SD_GETCSD>:

uint8_t SD_GETCSD(uint8_t *csd_data) //CSD
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
	SD_CS_LOW();
 8001b50:	2200      	movs	r2, #0
 8001b52:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b56:	4810      	ldr	r0, [pc, #64]	@ (8001b98 <SD_GETCSD+0x50>)
 8001b58:	f002 fbec 	bl	8004334 <HAL_GPIO_WritePin>
	uint8_t r1;
    if(SD_SendCmd(CMD9,0,0) == 0)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	2100      	movs	r1, #0
 8001b60:	2009      	movs	r0, #9
 8001b62:	f7ff fd61 	bl	8001628 <SD_SendCmd>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d105      	bne.n	8001b78 <SD_GETCSD+0x30>
    {
    	r1=SD_ReceiveData(csd_data, 16);
 8001b6c:	2110      	movs	r1, #16
 8001b6e:	6878      	ldr	r0, [r7, #4]
 8001b70:	f7ff feb0 	bl	80018d4 <SD_ReceiveData>
 8001b74:	4603      	mov	r3, r0
 8001b76:	73fb      	strb	r3, [r7, #15]
    }
	SD_CS_HIGH();
 8001b78:	2201      	movs	r2, #1
 8001b7a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b7e:	4806      	ldr	r0, [pc, #24]	@ (8001b98 <SD_GETCSD+0x50>)
 8001b80:	f002 fbd8 	bl	8004334 <HAL_GPIO_WritePin>
	if(r1)
 8001b84:	7bfb      	ldrb	r3, [r7, #15]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d001      	beq.n	8001b8e <SD_GETCSD+0x46>
		return 1;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e000      	b.n	8001b90 <SD_GETCSD+0x48>
	else
		return 0;
 8001b8e:	2300      	movs	r3, #0
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3710      	adds	r7, #16
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	48000400 	.word	0x48000400

08001b9c <SD_GetSectorCount>:

uint32_t SD_GetSectorCount(void) //SD
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b086      	sub	sp, #24
 8001ba0:	af00      	add	r7, sp, #0
    uint8_t csd[16];
    uint32_t Capacity;
    uint8_t n;
	uint16_t csize;
    if(SD_GETCSD(csd)!=0)
 8001ba2:	463b      	mov	r3, r7
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f7ff ffcf 	bl	8001b48 <SD_GETCSD>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <SD_GetSectorCount+0x18>
    	return 0;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	e03e      	b.n	8001c32 <SD_GetSectorCount+0x96>
    if((csd[0]&0xC0)==0x40)
 8001bb4:	783b      	ldrb	r3, [r7, #0]
 8001bb6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001bba:	2b40      	cmp	r3, #64	@ 0x40
 8001bbc:	d10c      	bne.n	8001bd8 <SD_GetSectorCount+0x3c>
    {
		csize = csd[9] + ((uint16_t)csd[8] << 8) + 1;
 8001bbe:	7a7b      	ldrb	r3, [r7, #9]
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	7a3b      	ldrb	r3, [r7, #8]
 8001bc4:	021b      	lsls	r3, r3, #8
 8001bc6:	b29b      	uxth	r3, r3
 8001bc8:	4413      	add	r3, r2
 8001bca:	b29b      	uxth	r3, r3
 8001bcc:	3301      	adds	r3, #1
 8001bce:	823b      	strh	r3, [r7, #16]
		Capacity = (uint32_t)csize << 10;
 8001bd0:	8a3b      	ldrh	r3, [r7, #16]
 8001bd2:	029b      	lsls	r3, r3, #10
 8001bd4:	617b      	str	r3, [r7, #20]
 8001bd6:	e02b      	b.n	8001c30 <SD_GetSectorCount+0x94>
    }
    else
    {
		n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8001bd8:	797b      	ldrb	r3, [r7, #5]
 8001bda:	f003 030f 	and.w	r3, r3, #15
 8001bde:	b2da      	uxtb	r2, r3
 8001be0:	7abb      	ldrb	r3, [r7, #10]
 8001be2:	09db      	lsrs	r3, r3, #7
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	4413      	add	r3, r2
 8001be8:	b2da      	uxtb	r2, r3
 8001bea:	7a7b      	ldrb	r3, [r7, #9]
 8001bec:	005b      	lsls	r3, r3, #1
 8001bee:	b2db      	uxtb	r3, r3
 8001bf0:	f003 0306 	and.w	r3, r3, #6
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	4413      	add	r3, r2
 8001bf8:	b2db      	uxtb	r3, r3
 8001bfa:	3302      	adds	r3, #2
 8001bfc:	74fb      	strb	r3, [r7, #19]
		csize = (csd[8] >> 6) + ((uint16_t)csd[7] << 2) + ((uint16_t)(csd[6] & 3) << 10) + 1;
 8001bfe:	7a3b      	ldrb	r3, [r7, #8]
 8001c00:	099b      	lsrs	r3, r3, #6
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	461a      	mov	r2, r3
 8001c06:	79fb      	ldrb	r3, [r7, #7]
 8001c08:	009b      	lsls	r3, r3, #2
 8001c0a:	b29b      	uxth	r3, r3
 8001c0c:	4413      	add	r3, r2
 8001c0e:	b29a      	uxth	r2, r3
 8001c10:	79bb      	ldrb	r3, [r7, #6]
 8001c12:	029b      	lsls	r3, r3, #10
 8001c14:	b29b      	uxth	r3, r3
 8001c16:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001c1a:	b29b      	uxth	r3, r3
 8001c1c:	4413      	add	r3, r2
 8001c1e:	b29b      	uxth	r3, r3
 8001c20:	3301      	adds	r3, #1
 8001c22:	823b      	strh	r3, [r7, #16]
		Capacity= (uint32_t)csize << (n - 9);
 8001c24:	8a3a      	ldrh	r2, [r7, #16]
 8001c26:	7cfb      	ldrb	r3, [r7, #19]
 8001c28:	3b09      	subs	r3, #9
 8001c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2e:	617b      	str	r3, [r7, #20]
    }
    return Capacity;
 8001c30:	697b      	ldr	r3, [r7, #20]
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3718      	adds	r7, #24
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}

08001c3a <file_exists>:

FRESULT file_exists(const char *path) //
{
 8001c3a:	b580      	push	{r7, lr}
 8001c3c:	b0ca      	sub	sp, #296	@ 0x128
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001c44:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001c48:	6018      	str	r0, [r3, #0]
    FILINFO fno;
    return f_stat(path, &fno);
 8001c4a:	f107 0208 	add.w	r2, r7, #8
 8001c4e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001c52:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001c56:	4611      	mov	r1, r2
 8001c58:	6818      	ldr	r0, [r3, #0]
 8001c5a:	f00b fa1b 	bl	800d094 <f_stat>
 8001c5e:	4603      	mov	r3, r0
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
	...

08001c6c <get_next_log_number>:

int get_next_log_number(void) //sd+1
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b0e4      	sub	sp, #400	@ 0x190
 8001c70:	af00      	add	r7, sp, #0
    if (cached_max_log_num == -1)
 8001c72:	4b54      	ldr	r3, [pc, #336]	@ (8001dc4 <get_next_log_number+0x158>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c7a:	f040 8096 	bne.w	8001daa <get_next_log_number+0x13e>
    {
        DIR dir;
        FILINFO fno;
        const char *prefix = LOG_PREFIX;
 8001c7e:	4b52      	ldr	r3, [pc, #328]	@ (8001dc8 <get_next_log_number+0x15c>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
        const size_t prefix_len = strlen(prefix);
 8001c86:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8001c8a:	f7fe fb01 	bl	8000290 <strlen>
 8001c8e:	f8c7 017c 	str.w	r0, [r7, #380]	@ 0x17c
        int max_num = -1;
 8001c92:	f04f 33ff 	mov.w	r3, #4294967295
 8001c96:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c

        if (f_opendir(&dir, "/") == FR_OK)
 8001c9a:	463b      	mov	r3, r7
 8001c9c:	494b      	ldr	r1, [pc, #300]	@ (8001dcc <get_next_log_number+0x160>)
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f00b f8c2 	bl	800ce28 <f_opendir>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d179      	bne.n	8001d9e <get_next_log_number+0x132>
        {
            while (f_readdir(&dir, &fno) == FR_OK && fno.fname[0] != 0)
 8001caa:	e063      	b.n	8001d74 <get_next_log_number+0x108>
            {
                char* name = fno.fname;
 8001cac:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001cb0:	331a      	adds	r3, #26
 8001cb2:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
                size_t len = strlen(name);
 8001cb6:	f8d7 0178 	ldr.w	r0, [r7, #376]	@ 0x178
 8001cba:	f7fe fae9 	bl	8000290 <strlen>
 8001cbe:	f8c7 0174 	str.w	r0, [r7, #372]	@ 0x174

                if (len == prefix_len + 9 && strncmp(name, prefix, prefix_len) == 0)
 8001cc2:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001cc6:	3309      	adds	r3, #9
 8001cc8:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d151      	bne.n	8001d74 <get_next_log_number+0x108>
 8001cd0:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8001cd4:	f8d7 1180 	ldr.w	r1, [r7, #384]	@ 0x180
 8001cd8:	f8d7 0178 	ldr.w	r0, [r7, #376]	@ 0x178
 8001cdc:	f00c fcb1 	bl	800e642 <strncmp>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d146      	bne.n	8001d74 <get_next_log_number+0x108>
                {
                    int num = 0;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
                    for (int i = 0; i < 5; i++)
 8001cec:	2300      	movs	r3, #0
 8001cee:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001cf2:	e024      	b.n	8001d3e <get_next_log_number+0xd2>
                    {
                        char c = name[prefix_len + i];
 8001cf4:	f8d7 2184 	ldr.w	r2, [r7, #388]	@ 0x184
 8001cf8:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001cfc:	4413      	add	r3, r2
 8001cfe:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001d02:	4413      	add	r3, r2
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	f887 3173 	strb.w	r3, [r7, #371]	@ 0x173
                        if (c < '0' || c > '9') break;
 8001d0a:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 8001d0e:	2b2f      	cmp	r3, #47	@ 0x2f
 8001d10:	d919      	bls.n	8001d46 <get_next_log_number+0xda>
 8001d12:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 8001d16:	2b39      	cmp	r3, #57	@ 0x39
 8001d18:	d815      	bhi.n	8001d46 <get_next_log_number+0xda>
                        num = num * 10 + (c - '0');
 8001d1a:	f8d7 2188 	ldr.w	r2, [r7, #392]	@ 0x188
 8001d1e:	4613      	mov	r3, r2
 8001d20:	009b      	lsls	r3, r3, #2
 8001d22:	4413      	add	r3, r2
 8001d24:	005b      	lsls	r3, r3, #1
 8001d26:	461a      	mov	r2, r3
 8001d28:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 8001d2c:	3b30      	subs	r3, #48	@ 0x30
 8001d2e:	4413      	add	r3, r2
 8001d30:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
                    for (int i = 0; i < 5; i++)
 8001d34:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001d38:	3301      	adds	r3, #1
 8001d3a:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001d3e:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001d42:	2b04      	cmp	r3, #4
 8001d44:	ddd6      	ble.n	8001cf4 <get_next_log_number+0x88>
                    }

                    if (strcmp(name + prefix_len + 5, ".txt") == 0)
 8001d46:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001d4a:	3305      	adds	r3, #5
 8001d4c:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001d50:	4413      	add	r3, r2
 8001d52:	491f      	ldr	r1, [pc, #124]	@ (8001dd0 <get_next_log_number+0x164>)
 8001d54:	4618      	mov	r0, r3
 8001d56:	f7fe fa3b 	bl	80001d0 <strcmp>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d109      	bne.n	8001d74 <get_next_log_number+0x108>
                    {
                        if (num > max_num) max_num = num;
 8001d60:	f8d7 2188 	ldr.w	r2, [r7, #392]	@ 0x188
 8001d64:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	dd03      	ble.n	8001d74 <get_next_log_number+0x108>
 8001d6c:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001d70:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
            while (f_readdir(&dir, &fno) == FR_OK && fno.fname[0] != 0)
 8001d74:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8001d78:	463b      	mov	r3, r7
 8001d7a:	4611      	mov	r1, r2
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f00b f937 	bl	800cff0 <f_readdir>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d106      	bne.n	8001d96 <get_next_log_number+0x12a>
 8001d88:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001d8c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001d90:	7e9b      	ldrb	r3, [r3, #26]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d18a      	bne.n	8001cac <get_next_log_number+0x40>
                    }
                }
            }
            f_closedir(&dir);
 8001d96:	463b      	mov	r3, r7
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f00b f903 	bl	800cfa4 <f_closedir>
        }
        cached_max_log_num = (max_num < 0) ? 0 : max_num;
 8001d9e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001da2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001da6:	4a07      	ldr	r2, [pc, #28]	@ (8001dc4 <get_next_log_number+0x158>)
 8001da8:	6013      	str	r3, [r2, #0]
    }
    	return ++cached_max_log_num;
 8001daa:	4b06      	ldr	r3, [pc, #24]	@ (8001dc4 <get_next_log_number+0x158>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	3301      	adds	r3, #1
 8001db0:	4a04      	ldr	r2, [pc, #16]	@ (8001dc4 <get_next_log_number+0x158>)
 8001db2:	6013      	str	r3, [r2, #0]
 8001db4:	4b03      	ldr	r3, [pc, #12]	@ (8001dc4 <get_next_log_number+0x158>)
 8001db6:	681b      	ldr	r3, [r3, #0]
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	f507 77c8 	add.w	r7, r7, #400	@ 0x190
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	2000000c 	.word	0x2000000c
 8001dc8:	20000008 	.word	0x20000008
 8001dcc:	08012fd8 	.word	0x08012fd8
 8001dd0:	08012fdc 	.word	0x08012fdc

08001dd4 <read_config>:
#include "sdconfig.h"
#include "user_spi.h"
#include "user_usart.h"

FRESULT read_config(char *buffer, uint16_t buf_size) //
{
 8001dd4:	b590      	push	{r4, r7, lr}
 8001dd6:	f5ad 7d1d 	sub.w	sp, sp, #628	@ 0x274
 8001dda:	af00      	add	r7, sp, #0
 8001ddc:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001de0:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8001de4:	6018      	str	r0, [r3, #0]
 8001de6:	460a      	mov	r2, r1
 8001de8:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001dec:	f2a3 236e 	subw	r3, r3, #622	@ 0x26e
 8001df0:	801a      	strh	r2, [r3, #0]
    FIL fil;
    FRESULT res = f_open(&fil, CONFIG_FILE, FA_READ);
 8001df2:	4b1d      	ldr	r3, [pc, #116]	@ (8001e68 <read_config+0x94>)
 8001df4:	6819      	ldr	r1, [r3, #0]
 8001df6:	f107 0310 	add.w	r3, r7, #16
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f00a f8b1 	bl	800bf64 <f_open>
 8001e02:	4603      	mov	r3, r0
 8001e04:	f887 326f 	strb.w	r3, [r7, #623]	@ 0x26f
    if(res == FR_OK)
 8001e08:	f897 326f 	ldrb.w	r3, [r7, #623]	@ 0x26f
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d124      	bne.n	8001e5a <read_config+0x86>
    {
        UINT br;
        f_read(&fil, buffer, buf_size - 1, &br);
 8001e10:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001e14:	f2a3 236e 	subw	r3, r3, #622	@ 0x26e
 8001e18:	881b      	ldrh	r3, [r3, #0]
 8001e1a:	3b01      	subs	r3, #1
 8001e1c:	461c      	mov	r4, r3
 8001e1e:	f107 030c 	add.w	r3, r7, #12
 8001e22:	f507 721c 	add.w	r2, r7, #624	@ 0x270
 8001e26:	f5a2 711b 	sub.w	r1, r2, #620	@ 0x26c
 8001e2a:	f107 0010 	add.w	r0, r7, #16
 8001e2e:	4622      	mov	r2, r4
 8001e30:	6809      	ldr	r1, [r1, #0]
 8001e32:	f00a fb71 	bl	800c518 <f_read>
        buffer[br] = '\0';
 8001e36:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001e3a:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f507 721c 	add.w	r2, r7, #624	@ 0x270
 8001e44:	f5a2 721b 	sub.w	r2, r2, #620	@ 0x26c
 8001e48:	6812      	ldr	r2, [r2, #0]
 8001e4a:	4413      	add	r3, r2
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	701a      	strb	r2, [r3, #0]
        f_close(&fil);
 8001e50:	f107 0310 	add.w	r3, r7, #16
 8001e54:	4618      	mov	r0, r3
 8001e56:	f00a ffbd 	bl	800cdd4 <f_close>
    }
    return res;
 8001e5a:	f897 326f 	ldrb.w	r3, [r7, #623]	@ 0x26f
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f507 771d 	add.w	r7, r7, #628	@ 0x274
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd90      	pop	{r4, r7, pc}
 8001e68:	20000004 	.word	0x20000004

08001e6c <parse_config>:

SD_Config parse_config(const char *config_text) //
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b086      	sub	sp, #24
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	6039      	str	r1, [r7, #0]
	SD_Config config =
 8001e76:	4b47      	ldr	r3, [pc, #284]	@ (8001f94 <parse_config+0x128>)
 8001e78:	881b      	ldrh	r3, [r3, #0]
 8001e7a:	b29b      	uxth	r3, r3
 8001e7c:	813b      	strh	r3, [r7, #8]
 8001e7e:	4b46      	ldr	r3, [pc, #280]	@ (8001f98 <parse_config+0x12c>)
 8001e80:	881b      	ldrh	r3, [r3, #0]
 8001e82:	817b      	strh	r3, [r7, #10]
 8001e84:	4b45      	ldr	r3, [pc, #276]	@ (8001f9c <parse_config+0x130>)
 8001e86:	881b      	ldrh	r3, [r3, #0]
 8001e88:	81bb      	strh	r3, [r7, #12]
 8001e8a:	4b45      	ldr	r3, [pc, #276]	@ (8001fa0 <parse_config+0x134>)
 8001e8c:	881b      	ldrh	r3, [r3, #0]
 8001e8e:	81fb      	strh	r3, [r7, #14]
		.peakth = PEAKTH,
		.almstth = ALMSTTH,
		.pkwnd = PKWND
	};

    const char *section = strstr(config_text, CONFIG_SECTION);
 8001e90:	4944      	ldr	r1, [pc, #272]	@ (8001fa4 <parse_config+0x138>)
 8001e92:	6838      	ldr	r0, [r7, #0]
 8001e94:	f00c fbe7 	bl	800e666 <strstr>
 8001e98:	6138      	str	r0, [r7, #16]
    if (!section) return config;
 8001e9a:	693b      	ldr	r3, [r7, #16]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d107      	bne.n	8001eb0 <parse_config+0x44>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	f107 0308 	add.w	r3, r7, #8
 8001ea8:	cb03      	ldmia	r3!, {r0, r1}
 8001eaa:	6010      	str	r0, [r2, #0]
 8001eac:	6051      	str	r1, [r2, #4]
 8001eae:	e06c      	b.n	8001f8a <parse_config+0x11e>

    const char *ptr = section + strlen(CONFIG_SECTION);
 8001eb0:	693b      	ldr	r3, [r7, #16]
 8001eb2:	330a      	adds	r3, #10
 8001eb4:	617b      	str	r3, [r7, #20]

    while (*ptr != '\0' && *ptr != '[')
 8001eb6:	e059      	b.n	8001f6c <parse_config+0x100>
    {
        if (strncmp(ptr, RECODE_KEY, strlen(RECODE_KEY)) == 0)
 8001eb8:	220c      	movs	r2, #12
 8001eba:	493b      	ldr	r1, [pc, #236]	@ (8001fa8 <parse_config+0x13c>)
 8001ebc:	6978      	ldr	r0, [r7, #20]
 8001ebe:	f00c fbc0 	bl	800e642 <strncmp>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d109      	bne.n	8001edc <parse_config+0x70>
        {
            ptr += strlen(RECODE_KEY) + 1;
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	330d      	adds	r3, #13
 8001ecc:	617b      	str	r3, [r7, #20]
            config.receiver_code = atoi(ptr);
 8001ece:	6978      	ldr	r0, [r7, #20]
 8001ed0:	f00b fa89 	bl	800d3e6 <atoi>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	b29b      	uxth	r3, r3
 8001ed8:	813b      	strh	r3, [r7, #8]
 8001eda:	e038      	b.n	8001f4e <parse_config+0xe2>
        }
        else if (strncmp(ptr, PEAKTH_KEY, strlen(PEAKTH_KEY)) == 0)
 8001edc:	2206      	movs	r2, #6
 8001ede:	4933      	ldr	r1, [pc, #204]	@ (8001fac <parse_config+0x140>)
 8001ee0:	6978      	ldr	r0, [r7, #20]
 8001ee2:	f00c fbae 	bl	800e642 <strncmp>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d109      	bne.n	8001f00 <parse_config+0x94>
        {
            ptr += strlen(PEAKTH_KEY) + 1;
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	3307      	adds	r3, #7
 8001ef0:	617b      	str	r3, [r7, #20]
            config.peakth = atoi(ptr);
 8001ef2:	6978      	ldr	r0, [r7, #20]
 8001ef4:	f00b fa77 	bl	800d3e6 <atoi>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	817b      	strh	r3, [r7, #10]
 8001efe:	e026      	b.n	8001f4e <parse_config+0xe2>
        }
        else if (strncmp(ptr, ALMSTTH_KEY, strlen(ALMSTTH_KEY)) == 0)
 8001f00:	2207      	movs	r2, #7
 8001f02:	492b      	ldr	r1, [pc, #172]	@ (8001fb0 <parse_config+0x144>)
 8001f04:	6978      	ldr	r0, [r7, #20]
 8001f06:	f00c fb9c 	bl	800e642 <strncmp>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d109      	bne.n	8001f24 <parse_config+0xb8>
        {
            ptr += strlen(ALMSTTH_KEY) + 1;
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	3308      	adds	r3, #8
 8001f14:	617b      	str	r3, [r7, #20]
            config.almstth = atoi(ptr);
 8001f16:	6978      	ldr	r0, [r7, #20]
 8001f18:	f00b fa65 	bl	800d3e6 <atoi>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	b29b      	uxth	r3, r3
 8001f20:	81bb      	strh	r3, [r7, #12]
 8001f22:	e014      	b.n	8001f4e <parse_config+0xe2>
        }
        else if (strncmp(ptr, PKWND_KEY, strlen(PKWND_KEY)) == 0)
 8001f24:	2205      	movs	r2, #5
 8001f26:	4923      	ldr	r1, [pc, #140]	@ (8001fb4 <parse_config+0x148>)
 8001f28:	6978      	ldr	r0, [r7, #20]
 8001f2a:	f00c fb8a 	bl	800e642 <strncmp>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d10c      	bne.n	8001f4e <parse_config+0xe2>
		{
			ptr += strlen(PKWND_KEY) + 1;
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	3306      	adds	r3, #6
 8001f38:	617b      	str	r3, [r7, #20]
			config.pkwnd = atoi(ptr);
 8001f3a:	6978      	ldr	r0, [r7, #20]
 8001f3c:	f00b fa53 	bl	800d3e6 <atoi>
 8001f40:	4603      	mov	r3, r0
 8001f42:	b29b      	uxth	r3, r3
 8001f44:	81fb      	strh	r3, [r7, #14]
		}

        while (*ptr != '\n' && *ptr != '\0') ptr++;
 8001f46:	e002      	b.n	8001f4e <parse_config+0xe2>
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	617b      	str	r3, [r7, #20]
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	2b0a      	cmp	r3, #10
 8001f54:	d003      	beq.n	8001f5e <parse_config+0xf2>
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	781b      	ldrb	r3, [r3, #0]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d1f4      	bne.n	8001f48 <parse_config+0xdc>
        if (*ptr == '\n') ptr++;
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	781b      	ldrb	r3, [r3, #0]
 8001f62:	2b0a      	cmp	r3, #10
 8001f64:	d102      	bne.n	8001f6c <parse_config+0x100>
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	3301      	adds	r3, #1
 8001f6a:	617b      	str	r3, [r7, #20]
    while (*ptr != '\0' && *ptr != '[')
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d003      	beq.n	8001f7c <parse_config+0x110>
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	2b5b      	cmp	r3, #91	@ 0x5b
 8001f7a:	d19d      	bne.n	8001eb8 <parse_config+0x4c>
    }

    return config;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	461a      	mov	r2, r3
 8001f80:	f107 0308 	add.w	r3, r7, #8
 8001f84:	cb03      	ldmia	r3!, {r0, r1}
 8001f86:	6010      	str	r0, [r2, #0]
 8001f88:	6051      	str	r1, [r2, #4]
}
 8001f8a:	6878      	ldr	r0, [r7, #4]
 8001f8c:	3718      	adds	r7, #24
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	2000002a 	.word	0x2000002a
 8001f98:	20000018 	.word	0x20000018
 8001f9c:	2000001a 	.word	0x2000001a
 8001fa0:	2000001c 	.word	0x2000001c
 8001fa4:	08012fe4 	.word	0x08012fe4
 8001fa8:	08012ff0 	.word	0x08012ff0
 8001fac:	08013000 	.word	0x08013000
 8001fb0:	08013008 	.word	0x08013008
 8001fb4:	08013010 	.word	0x08013010

08001fb8 <apply_config>:

void apply_config(SD_Config *config) // 
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
	receivercode = config->receiver_code;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	881a      	ldrh	r2, [r3, #0]
 8001fc4:	4b11      	ldr	r3, [pc, #68]	@ (800200c <apply_config+0x54>)
 8001fc6:	801a      	strh	r2, [r3, #0]
	PEAKTH = config->peakth;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	885a      	ldrh	r2, [r3, #2]
 8001fcc:	4b10      	ldr	r3, [pc, #64]	@ (8002010 <apply_config+0x58>)
 8001fce:	801a      	strh	r2, [r3, #0]
	ALMSTTH = config->almstth;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	889a      	ldrh	r2, [r3, #4]
 8001fd4:	4b0f      	ldr	r3, [pc, #60]	@ (8002014 <apply_config+0x5c>)
 8001fd6:	801a      	strh	r2, [r3, #0]
	PKWND = config->pkwnd;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	88da      	ldrh	r2, [r3, #6]
 8001fdc:	4b0e      	ldr	r3, [pc, #56]	@ (8002018 <apply_config+0x60>)
 8001fde:	801a      	strh	r2, [r3, #0]
	ASIC_CMD(0x01, PEAKTH);
 8001fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8002010 <apply_config+0x58>)
 8001fe2:	881b      	ldrh	r3, [r3, #0]
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	2001      	movs	r0, #1
 8001fe8:	f000 fe8e 	bl	8002d08 <ASIC_CMD>
	ASIC_CMD(0x02, ALMSTTH);
 8001fec:	4b09      	ldr	r3, [pc, #36]	@ (8002014 <apply_config+0x5c>)
 8001fee:	881b      	ldrh	r3, [r3, #0]
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	2002      	movs	r0, #2
 8001ff4:	f000 fe88 	bl	8002d08 <ASIC_CMD>
	ASIC_CMD(0x04, PKWND);
 8001ff8:	4b07      	ldr	r3, [pc, #28]	@ (8002018 <apply_config+0x60>)
 8001ffa:	881b      	ldrh	r3, [r3, #0]
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	2004      	movs	r0, #4
 8002000:	f000 fe82 	bl	8002d08 <ASIC_CMD>
}
 8002004:	bf00      	nop
 8002006:	3708      	adds	r7, #8
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	2000002a 	.word	0x2000002a
 8002010:	20000018 	.word	0x20000018
 8002014:	2000001a 	.word	0x2000001a
 8002018:	2000001c 	.word	0x2000001c

0800201c <create_default_config>:

void create_default_config(void) //
{
 800201c:	b580      	push	{r7, lr}
 800201e:	f5ad 7d1a 	sub.w	sp, sp, #616	@ 0x268
 8002022:	af00      	add	r7, sp, #0
    FIL fil;
    if(f_open(&fil, CONFIG_FILE, FA_CREATE_ALWAYS | FA_WRITE) == FR_OK)
 8002024:	4b11      	ldr	r3, [pc, #68]	@ (800206c <create_default_config+0x50>)
 8002026:	6819      	ldr	r1, [r3, #0]
 8002028:	f107 0308 	add.w	r3, r7, #8
 800202c:	220a      	movs	r2, #10
 800202e:	4618      	mov	r0, r3
 8002030:	f009 ff98 	bl	800bf64 <f_open>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d113      	bne.n	8002062 <create_default_config+0x46>
    {
        const char *default_config =
 800203a:	4b0d      	ldr	r3, [pc, #52]	@ (8002070 <create_default_config+0x54>)
 800203c:	f8c7 3264 	str.w	r3, [r7, #612]	@ 0x264
            "PEAKTH=200\n"
        	"ALMSTTH=32\n"
        	"PKWND=5000";

        UINT bw;
        f_write(&fil, default_config, strlen(default_config), &bw);
 8002040:	f8d7 0264 	ldr.w	r0, [r7, #612]	@ 0x264
 8002044:	f7fe f924 	bl	8000290 <strlen>
 8002048:	4602      	mov	r2, r0
 800204a:	1d3b      	adds	r3, r7, #4
 800204c:	f107 0008 	add.w	r0, r7, #8
 8002050:	f8d7 1264 	ldr.w	r1, [r7, #612]	@ 0x264
 8002054:	f00a fbd8 	bl	800c808 <f_write>
        f_close(&fil);
 8002058:	f107 0308 	add.w	r3, r7, #8
 800205c:	4618      	mov	r0, r3
 800205e:	f00a feb9 	bl	800cdd4 <f_close>
    }
}
 8002062:	bf00      	nop
 8002064:	f507 771a 	add.w	r7, r7, #616	@ 0x268
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}
 800206c:	20000004 	.word	0x20000004
 8002070:	08013018 	.word	0x08013018

08002074 <load_and_apply_config>:

SD_Config load_and_apply_config(void) //
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b096      	sub	sp, #88	@ 0x58
 8002078:	af00      	add	r7, sp, #0
 800207a:	60f8      	str	r0, [r7, #12]
    char config_buf[64];
    SD_Config config =
 800207c:	4b19      	ldr	r3, [pc, #100]	@ (80020e4 <load_and_apply_config+0x70>)
 800207e:	881b      	ldrh	r3, [r3, #0]
 8002080:	b29b      	uxth	r3, r3
 8002082:	823b      	strh	r3, [r7, #16]
 8002084:	4b18      	ldr	r3, [pc, #96]	@ (80020e8 <load_and_apply_config+0x74>)
 8002086:	881b      	ldrh	r3, [r3, #0]
 8002088:	827b      	strh	r3, [r7, #18]
 800208a:	4b18      	ldr	r3, [pc, #96]	@ (80020ec <load_and_apply_config+0x78>)
 800208c:	881b      	ldrh	r3, [r3, #0]
 800208e:	82bb      	strh	r3, [r7, #20]
 8002090:	4b17      	ldr	r3, [pc, #92]	@ (80020f0 <load_and_apply_config+0x7c>)
 8002092:	881b      	ldrh	r3, [r3, #0]
 8002094:	82fb      	strh	r3, [r7, #22]
        .peakth = PEAKTH,
        .almstth = ALMSTTH,
        .pkwnd = PKWND
    };

    if(read_config(config_buf, sizeof(config_buf)) == FR_OK)
 8002096:	f107 0318 	add.w	r3, r7, #24
 800209a:	2140      	movs	r1, #64	@ 0x40
 800209c:	4618      	mov	r0, r3
 800209e:	f7ff fe99 	bl	8001dd4 <read_config>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d111      	bne.n	80020cc <load_and_apply_config+0x58>
    {
        config = parse_config(config_buf);
 80020a8:	463b      	mov	r3, r7
 80020aa:	f107 0218 	add.w	r2, r7, #24
 80020ae:	4611      	mov	r1, r2
 80020b0:	4618      	mov	r0, r3
 80020b2:	f7ff fedb 	bl	8001e6c <parse_config>
 80020b6:	f107 0310 	add.w	r3, r7, #16
 80020ba:	463a      	mov	r2, r7
 80020bc:	6810      	ldr	r0, [r2, #0]
 80020be:	6851      	ldr	r1, [r2, #4]
 80020c0:	c303      	stmia	r3!, {r0, r1}
        apply_config(&config);
 80020c2:	f107 0310 	add.w	r3, r7, #16
 80020c6:	4618      	mov	r0, r3
 80020c8:	f7ff ff76 	bl	8001fb8 <apply_config>
    }
    return config;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	461a      	mov	r2, r3
 80020d0:	f107 0310 	add.w	r3, r7, #16
 80020d4:	cb03      	ldmia	r3!, {r0, r1}
 80020d6:	6010      	str	r0, [r2, #0]
 80020d8:	6051      	str	r1, [r2, #4]
}
 80020da:	68f8      	ldr	r0, [r7, #12]
 80020dc:	3758      	adds	r7, #88	@ 0x58
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	2000002a 	.word	0x2000002a
 80020e8:	20000018 	.word	0x20000018
 80020ec:	2000001a 	.word	0x2000001a
 80020f0:	2000001c 	.word	0x2000001c

080020f4 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80020f8:	4b1b      	ldr	r3, [pc, #108]	@ (8002168 <MX_SPI1_Init+0x74>)
 80020fa:	4a1c      	ldr	r2, [pc, #112]	@ (800216c <MX_SPI1_Init+0x78>)
 80020fc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80020fe:	4b1a      	ldr	r3, [pc, #104]	@ (8002168 <MX_SPI1_Init+0x74>)
 8002100:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002104:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002106:	4b18      	ldr	r3, [pc, #96]	@ (8002168 <MX_SPI1_Init+0x74>)
 8002108:	2200      	movs	r2, #0
 800210a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800210c:	4b16      	ldr	r3, [pc, #88]	@ (8002168 <MX_SPI1_Init+0x74>)
 800210e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002112:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002114:	4b14      	ldr	r3, [pc, #80]	@ (8002168 <MX_SPI1_Init+0x74>)
 8002116:	2200      	movs	r2, #0
 8002118:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800211a:	4b13      	ldr	r3, [pc, #76]	@ (8002168 <MX_SPI1_Init+0x74>)
 800211c:	2200      	movs	r2, #0
 800211e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002120:	4b11      	ldr	r3, [pc, #68]	@ (8002168 <MX_SPI1_Init+0x74>)
 8002122:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002126:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002128:	4b0f      	ldr	r3, [pc, #60]	@ (8002168 <MX_SPI1_Init+0x74>)
 800212a:	2208      	movs	r2, #8
 800212c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800212e:	4b0e      	ldr	r3, [pc, #56]	@ (8002168 <MX_SPI1_Init+0x74>)
 8002130:	2200      	movs	r2, #0
 8002132:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002134:	4b0c      	ldr	r3, [pc, #48]	@ (8002168 <MX_SPI1_Init+0x74>)
 8002136:	2200      	movs	r2, #0
 8002138:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800213a:	4b0b      	ldr	r3, [pc, #44]	@ (8002168 <MX_SPI1_Init+0x74>)
 800213c:	2200      	movs	r2, #0
 800213e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002140:	4b09      	ldr	r3, [pc, #36]	@ (8002168 <MX_SPI1_Init+0x74>)
 8002142:	2207      	movs	r2, #7
 8002144:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002146:	4b08      	ldr	r3, [pc, #32]	@ (8002168 <MX_SPI1_Init+0x74>)
 8002148:	2200      	movs	r2, #0
 800214a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800214c:	4b06      	ldr	r3, [pc, #24]	@ (8002168 <MX_SPI1_Init+0x74>)
 800214e:	2208      	movs	r2, #8
 8002150:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002152:	4805      	ldr	r0, [pc, #20]	@ (8002168 <MX_SPI1_Init+0x74>)
 8002154:	f003 fb10 	bl	8005778 <HAL_SPI_Init>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800215e:	f7ff fa12 	bl	8001586 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002162:	bf00      	nop
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	20000f58 	.word	0x20000f58
 800216c:	40013000 	.word	0x40013000

08002170 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002174:	4b1b      	ldr	r3, [pc, #108]	@ (80021e4 <MX_SPI2_Init+0x74>)
 8002176:	4a1c      	ldr	r2, [pc, #112]	@ (80021e8 <MX_SPI2_Init+0x78>)
 8002178:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800217a:	4b1a      	ldr	r3, [pc, #104]	@ (80021e4 <MX_SPI2_Init+0x74>)
 800217c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002180:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002182:	4b18      	ldr	r3, [pc, #96]	@ (80021e4 <MX_SPI2_Init+0x74>)
 8002184:	2200      	movs	r2, #0
 8002186:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002188:	4b16      	ldr	r3, [pc, #88]	@ (80021e4 <MX_SPI2_Init+0x74>)
 800218a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800218e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002190:	4b14      	ldr	r3, [pc, #80]	@ (80021e4 <MX_SPI2_Init+0x74>)
 8002192:	2200      	movs	r2, #0
 8002194:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002196:	4b13      	ldr	r3, [pc, #76]	@ (80021e4 <MX_SPI2_Init+0x74>)
 8002198:	2200      	movs	r2, #0
 800219a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800219c:	4b11      	ldr	r3, [pc, #68]	@ (80021e4 <MX_SPI2_Init+0x74>)
 800219e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021a2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80021a4:	4b0f      	ldr	r3, [pc, #60]	@ (80021e4 <MX_SPI2_Init+0x74>)
 80021a6:	2238      	movs	r2, #56	@ 0x38
 80021a8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80021aa:	4b0e      	ldr	r3, [pc, #56]	@ (80021e4 <MX_SPI2_Init+0x74>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80021b0:	4b0c      	ldr	r3, [pc, #48]	@ (80021e4 <MX_SPI2_Init+0x74>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021b6:	4b0b      	ldr	r3, [pc, #44]	@ (80021e4 <MX_SPI2_Init+0x74>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80021bc:	4b09      	ldr	r3, [pc, #36]	@ (80021e4 <MX_SPI2_Init+0x74>)
 80021be:	2207      	movs	r2, #7
 80021c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80021c2:	4b08      	ldr	r3, [pc, #32]	@ (80021e4 <MX_SPI2_Init+0x74>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80021c8:	4b06      	ldr	r3, [pc, #24]	@ (80021e4 <MX_SPI2_Init+0x74>)
 80021ca:	2208      	movs	r2, #8
 80021cc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80021ce:	4805      	ldr	r0, [pc, #20]	@ (80021e4 <MX_SPI2_Init+0x74>)
 80021d0:	f003 fad2 	bl	8005778 <HAL_SPI_Init>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d001      	beq.n	80021de <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80021da:	f7ff f9d4 	bl	8001586 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80021de:	bf00      	nop
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	20000fbc 	.word	0x20000fbc
 80021e8:	40003800 	.word	0x40003800

080021ec <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b08c      	sub	sp, #48	@ 0x30
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021f4:	f107 031c 	add.w	r3, r7, #28
 80021f8:	2200      	movs	r2, #0
 80021fa:	601a      	str	r2, [r3, #0]
 80021fc:	605a      	str	r2, [r3, #4]
 80021fe:	609a      	str	r2, [r3, #8]
 8002200:	60da      	str	r2, [r3, #12]
 8002202:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a9b      	ldr	r2, [pc, #620]	@ (8002478 <HAL_SPI_MspInit+0x28c>)
 800220a:	4293      	cmp	r3, r2
 800220c:	f040 8095 	bne.w	800233a <HAL_SPI_MspInit+0x14e>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002210:	4b9a      	ldr	r3, [pc, #616]	@ (800247c <HAL_SPI_MspInit+0x290>)
 8002212:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002214:	4a99      	ldr	r2, [pc, #612]	@ (800247c <HAL_SPI_MspInit+0x290>)
 8002216:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800221a:	6613      	str	r3, [r2, #96]	@ 0x60
 800221c:	4b97      	ldr	r3, [pc, #604]	@ (800247c <HAL_SPI_MspInit+0x290>)
 800221e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002220:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002224:	61bb      	str	r3, [r7, #24]
 8002226:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002228:	4b94      	ldr	r3, [pc, #592]	@ (800247c <HAL_SPI_MspInit+0x290>)
 800222a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800222c:	4a93      	ldr	r2, [pc, #588]	@ (800247c <HAL_SPI_MspInit+0x290>)
 800222e:	f043 0301 	orr.w	r3, r3, #1
 8002232:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002234:	4b91      	ldr	r3, [pc, #580]	@ (800247c <HAL_SPI_MspInit+0x290>)
 8002236:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002238:	f003 0301 	and.w	r3, r3, #1
 800223c:	617b      	str	r3, [r7, #20]
 800223e:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002240:	23a0      	movs	r3, #160	@ 0xa0
 8002242:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002244:	2302      	movs	r3, #2
 8002246:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002248:	2300      	movs	r3, #0
 800224a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800224c:	2303      	movs	r3, #3
 800224e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002250:	2305      	movs	r3, #5
 8002252:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002254:	f107 031c 	add.w	r3, r7, #28
 8002258:	4619      	mov	r1, r3
 800225a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800225e:	f001 fed7 	bl	8004010 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002262:	2340      	movs	r3, #64	@ 0x40
 8002264:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002266:	2302      	movs	r3, #2
 8002268:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800226a:	2301      	movs	r3, #1
 800226c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800226e:	2303      	movs	r3, #3
 8002270:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002272:	2305      	movs	r3, #5
 8002274:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002276:	f107 031c 	add.w	r3, r7, #28
 800227a:	4619      	mov	r1, r3
 800227c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002280:	f001 fec6 	bl	8004010 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8002284:	4b7e      	ldr	r3, [pc, #504]	@ (8002480 <HAL_SPI_MspInit+0x294>)
 8002286:	4a7f      	ldr	r2, [pc, #508]	@ (8002484 <HAL_SPI_MspInit+0x298>)
 8002288:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 800228a:	4b7d      	ldr	r3, [pc, #500]	@ (8002480 <HAL_SPI_MspInit+0x294>)
 800228c:	2201      	movs	r2, #1
 800228e:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002290:	4b7b      	ldr	r3, [pc, #492]	@ (8002480 <HAL_SPI_MspInit+0x294>)
 8002292:	2200      	movs	r2, #0
 8002294:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002296:	4b7a      	ldr	r3, [pc, #488]	@ (8002480 <HAL_SPI_MspInit+0x294>)
 8002298:	2200      	movs	r2, #0
 800229a:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800229c:	4b78      	ldr	r3, [pc, #480]	@ (8002480 <HAL_SPI_MspInit+0x294>)
 800229e:	2280      	movs	r2, #128	@ 0x80
 80022a0:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022a2:	4b77      	ldr	r3, [pc, #476]	@ (8002480 <HAL_SPI_MspInit+0x294>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022a8:	4b75      	ldr	r3, [pc, #468]	@ (8002480 <HAL_SPI_MspInit+0x294>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80022ae:	4b74      	ldr	r3, [pc, #464]	@ (8002480 <HAL_SPI_MspInit+0x294>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80022b4:	4b72      	ldr	r3, [pc, #456]	@ (8002480 <HAL_SPI_MspInit+0x294>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80022ba:	4871      	ldr	r0, [pc, #452]	@ (8002480 <HAL_SPI_MspInit+0x294>)
 80022bc:	f001 fc26 	bl	8003b0c <HAL_DMA_Init>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d001      	beq.n	80022ca <HAL_SPI_MspInit+0xde>
    {
      Error_Handler();
 80022c6:	f7ff f95e 	bl	8001586 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	4a6c      	ldr	r2, [pc, #432]	@ (8002480 <HAL_SPI_MspInit+0x294>)
 80022ce:	659a      	str	r2, [r3, #88]	@ 0x58
 80022d0:	4a6b      	ldr	r2, [pc, #428]	@ (8002480 <HAL_SPI_MspInit+0x294>)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80022d6:	4b6c      	ldr	r3, [pc, #432]	@ (8002488 <HAL_SPI_MspInit+0x29c>)
 80022d8:	4a6c      	ldr	r2, [pc, #432]	@ (800248c <HAL_SPI_MspInit+0x2a0>)
 80022da:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 80022dc:	4b6a      	ldr	r3, [pc, #424]	@ (8002488 <HAL_SPI_MspInit+0x29c>)
 80022de:	2201      	movs	r2, #1
 80022e0:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022e2:	4b69      	ldr	r3, [pc, #420]	@ (8002488 <HAL_SPI_MspInit+0x29c>)
 80022e4:	2210      	movs	r2, #16
 80022e6:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022e8:	4b67      	ldr	r3, [pc, #412]	@ (8002488 <HAL_SPI_MspInit+0x29c>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80022ee:	4b66      	ldr	r3, [pc, #408]	@ (8002488 <HAL_SPI_MspInit+0x29c>)
 80022f0:	2280      	movs	r2, #128	@ 0x80
 80022f2:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022f4:	4b64      	ldr	r3, [pc, #400]	@ (8002488 <HAL_SPI_MspInit+0x29c>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022fa:	4b63      	ldr	r3, [pc, #396]	@ (8002488 <HAL_SPI_MspInit+0x29c>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002300:	4b61      	ldr	r3, [pc, #388]	@ (8002488 <HAL_SPI_MspInit+0x29c>)
 8002302:	2200      	movs	r2, #0
 8002304:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002306:	4b60      	ldr	r3, [pc, #384]	@ (8002488 <HAL_SPI_MspInit+0x29c>)
 8002308:	2200      	movs	r2, #0
 800230a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800230c:	485e      	ldr	r0, [pc, #376]	@ (8002488 <HAL_SPI_MspInit+0x29c>)
 800230e:	f001 fbfd 	bl	8003b0c <HAL_DMA_Init>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d001      	beq.n	800231c <HAL_SPI_MspInit+0x130>
    {
      Error_Handler();
 8002318:	f7ff f935 	bl	8001586 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	4a5a      	ldr	r2, [pc, #360]	@ (8002488 <HAL_SPI_MspInit+0x29c>)
 8002320:	655a      	str	r2, [r3, #84]	@ 0x54
 8002322:	4a59      	ldr	r2, [pc, #356]	@ (8002488 <HAL_SPI_MspInit+0x29c>)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 1, 0);
 8002328:	2200      	movs	r2, #0
 800232a:	2101      	movs	r1, #1
 800232c:	2023      	movs	r0, #35	@ 0x23
 800232e:	f001 fbaa 	bl	8003a86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002332:	2023      	movs	r0, #35	@ 0x23
 8002334:	f001 fbc3 	bl	8003abe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002338:	e099      	b.n	800246e <HAL_SPI_MspInit+0x282>
  else if(spiHandle->Instance==SPI2)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a54      	ldr	r2, [pc, #336]	@ (8002490 <HAL_SPI_MspInit+0x2a4>)
 8002340:	4293      	cmp	r3, r2
 8002342:	f040 8094 	bne.w	800246e <HAL_SPI_MspInit+0x282>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002346:	4b4d      	ldr	r3, [pc, #308]	@ (800247c <HAL_SPI_MspInit+0x290>)
 8002348:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800234a:	4a4c      	ldr	r2, [pc, #304]	@ (800247c <HAL_SPI_MspInit+0x290>)
 800234c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002350:	6593      	str	r3, [r2, #88]	@ 0x58
 8002352:	4b4a      	ldr	r3, [pc, #296]	@ (800247c <HAL_SPI_MspInit+0x290>)
 8002354:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002356:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800235a:	613b      	str	r3, [r7, #16]
 800235c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800235e:	4b47      	ldr	r3, [pc, #284]	@ (800247c <HAL_SPI_MspInit+0x290>)
 8002360:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002362:	4a46      	ldr	r2, [pc, #280]	@ (800247c <HAL_SPI_MspInit+0x290>)
 8002364:	f043 0302 	orr.w	r3, r3, #2
 8002368:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800236a:	4b44      	ldr	r3, [pc, #272]	@ (800247c <HAL_SPI_MspInit+0x290>)
 800236c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800236e:	f003 0302 	and.w	r3, r3, #2
 8002372:	60fb      	str	r3, [r7, #12]
 8002374:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002376:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 800237a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800237c:	2302      	movs	r3, #2
 800237e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002380:	2300      	movs	r3, #0
 8002382:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002384:	2303      	movs	r3, #3
 8002386:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002388:	2305      	movs	r3, #5
 800238a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800238c:	f107 031c 	add.w	r3, r7, #28
 8002390:	4619      	mov	r1, r3
 8002392:	4840      	ldr	r0, [pc, #256]	@ (8002494 <HAL_SPI_MspInit+0x2a8>)
 8002394:	f001 fe3c 	bl	8004010 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002398:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800239c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800239e:	2302      	movs	r3, #2
 80023a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023a2:	2301      	movs	r3, #1
 80023a4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023a6:	2303      	movs	r3, #3
 80023a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80023aa:	2305      	movs	r3, #5
 80023ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023ae:	f107 031c 	add.w	r3, r7, #28
 80023b2:	4619      	mov	r1, r3
 80023b4:	4837      	ldr	r0, [pc, #220]	@ (8002494 <HAL_SPI_MspInit+0x2a8>)
 80023b6:	f001 fe2b 	bl	8004010 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Channel4;
 80023ba:	4b37      	ldr	r3, [pc, #220]	@ (8002498 <HAL_SPI_MspInit+0x2ac>)
 80023bc:	4a37      	ldr	r2, [pc, #220]	@ (800249c <HAL_SPI_MspInit+0x2b0>)
 80023be:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_1;
 80023c0:	4b35      	ldr	r3, [pc, #212]	@ (8002498 <HAL_SPI_MspInit+0x2ac>)
 80023c2:	2201      	movs	r2, #1
 80023c4:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023c6:	4b34      	ldr	r3, [pc, #208]	@ (8002498 <HAL_SPI_MspInit+0x2ac>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023cc:	4b32      	ldr	r3, [pc, #200]	@ (8002498 <HAL_SPI_MspInit+0x2ac>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80023d2:	4b31      	ldr	r3, [pc, #196]	@ (8002498 <HAL_SPI_MspInit+0x2ac>)
 80023d4:	2280      	movs	r2, #128	@ 0x80
 80023d6:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80023d8:	4b2f      	ldr	r3, [pc, #188]	@ (8002498 <HAL_SPI_MspInit+0x2ac>)
 80023da:	2200      	movs	r2, #0
 80023dc:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80023de:	4b2e      	ldr	r3, [pc, #184]	@ (8002498 <HAL_SPI_MspInit+0x2ac>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80023e4:	4b2c      	ldr	r3, [pc, #176]	@ (8002498 <HAL_SPI_MspInit+0x2ac>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80023ea:	4b2b      	ldr	r3, [pc, #172]	@ (8002498 <HAL_SPI_MspInit+0x2ac>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80023f0:	4829      	ldr	r0, [pc, #164]	@ (8002498 <HAL_SPI_MspInit+0x2ac>)
 80023f2:	f001 fb8b 	bl	8003b0c <HAL_DMA_Init>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d001      	beq.n	8002400 <HAL_SPI_MspInit+0x214>
      Error_Handler();
 80023fc:	f7ff f8c3 	bl	8001586 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	4a25      	ldr	r2, [pc, #148]	@ (8002498 <HAL_SPI_MspInit+0x2ac>)
 8002404:	659a      	str	r2, [r3, #88]	@ 0x58
 8002406:	4a24      	ldr	r2, [pc, #144]	@ (8002498 <HAL_SPI_MspInit+0x2ac>)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_spi2_tx.Instance = DMA1_Channel5;
 800240c:	4b24      	ldr	r3, [pc, #144]	@ (80024a0 <HAL_SPI_MspInit+0x2b4>)
 800240e:	4a25      	ldr	r2, [pc, #148]	@ (80024a4 <HAL_SPI_MspInit+0x2b8>)
 8002410:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 8002412:	4b23      	ldr	r3, [pc, #140]	@ (80024a0 <HAL_SPI_MspInit+0x2b4>)
 8002414:	2201      	movs	r2, #1
 8002416:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002418:	4b21      	ldr	r3, [pc, #132]	@ (80024a0 <HAL_SPI_MspInit+0x2b4>)
 800241a:	2210      	movs	r2, #16
 800241c:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800241e:	4b20      	ldr	r3, [pc, #128]	@ (80024a0 <HAL_SPI_MspInit+0x2b4>)
 8002420:	2200      	movs	r2, #0
 8002422:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002424:	4b1e      	ldr	r3, [pc, #120]	@ (80024a0 <HAL_SPI_MspInit+0x2b4>)
 8002426:	2280      	movs	r2, #128	@ 0x80
 8002428:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800242a:	4b1d      	ldr	r3, [pc, #116]	@ (80024a0 <HAL_SPI_MspInit+0x2b4>)
 800242c:	2200      	movs	r2, #0
 800242e:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002430:	4b1b      	ldr	r3, [pc, #108]	@ (80024a0 <HAL_SPI_MspInit+0x2b4>)
 8002432:	2200      	movs	r2, #0
 8002434:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8002436:	4b1a      	ldr	r3, [pc, #104]	@ (80024a0 <HAL_SPI_MspInit+0x2b4>)
 8002438:	2200      	movs	r2, #0
 800243a:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800243c:	4b18      	ldr	r3, [pc, #96]	@ (80024a0 <HAL_SPI_MspInit+0x2b4>)
 800243e:	2200      	movs	r2, #0
 8002440:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8002442:	4817      	ldr	r0, [pc, #92]	@ (80024a0 <HAL_SPI_MspInit+0x2b4>)
 8002444:	f001 fb62 	bl	8003b0c <HAL_DMA_Init>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d001      	beq.n	8002452 <HAL_SPI_MspInit+0x266>
      Error_Handler();
 800244e:	f7ff f89a 	bl	8001586 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	4a12      	ldr	r2, [pc, #72]	@ (80024a0 <HAL_SPI_MspInit+0x2b4>)
 8002456:	655a      	str	r2, [r3, #84]	@ 0x54
 8002458:	4a11      	ldr	r2, [pc, #68]	@ (80024a0 <HAL_SPI_MspInit+0x2b4>)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(SPI2_IRQn, 1, 0);
 800245e:	2200      	movs	r2, #0
 8002460:	2101      	movs	r1, #1
 8002462:	2024      	movs	r0, #36	@ 0x24
 8002464:	f001 fb0f 	bl	8003a86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002468:	2024      	movs	r0, #36	@ 0x24
 800246a:	f001 fb28 	bl	8003abe <HAL_NVIC_EnableIRQ>
}
 800246e:	bf00      	nop
 8002470:	3730      	adds	r7, #48	@ 0x30
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	40013000 	.word	0x40013000
 800247c:	40021000 	.word	0x40021000
 8002480:	20001020 	.word	0x20001020
 8002484:	4002001c 	.word	0x4002001c
 8002488:	20001068 	.word	0x20001068
 800248c:	40020030 	.word	0x40020030
 8002490:	40003800 	.word	0x40003800
 8002494:	48000400 	.word	0x48000400
 8002498:	200010b0 	.word	0x200010b0
 800249c:	40020044 	.word	0x40020044
 80024a0:	200010f8 	.word	0x200010f8
 80024a4:	40020058 	.word	0x40020058

080024a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024ae:	4b0f      	ldr	r3, [pc, #60]	@ (80024ec <HAL_MspInit+0x44>)
 80024b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024b2:	4a0e      	ldr	r2, [pc, #56]	@ (80024ec <HAL_MspInit+0x44>)
 80024b4:	f043 0301 	orr.w	r3, r3, #1
 80024b8:	6613      	str	r3, [r2, #96]	@ 0x60
 80024ba:	4b0c      	ldr	r3, [pc, #48]	@ (80024ec <HAL_MspInit+0x44>)
 80024bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024be:	f003 0301 	and.w	r3, r3, #1
 80024c2:	607b      	str	r3, [r7, #4]
 80024c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024c6:	4b09      	ldr	r3, [pc, #36]	@ (80024ec <HAL_MspInit+0x44>)
 80024c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024ca:	4a08      	ldr	r2, [pc, #32]	@ (80024ec <HAL_MspInit+0x44>)
 80024cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80024d2:	4b06      	ldr	r3, [pc, #24]	@ (80024ec <HAL_MspInit+0x44>)
 80024d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024da:	603b      	str	r3, [r7, #0]
 80024dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024de:	bf00      	nop
 80024e0:	370c      	adds	r7, #12
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	40021000 	.word	0x40021000

080024f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024f0:	b480      	push	{r7}
 80024f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80024f4:	bf00      	nop
 80024f6:	e7fd      	b.n	80024f4 <NMI_Handler+0x4>

080024f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024fc:	bf00      	nop
 80024fe:	e7fd      	b.n	80024fc <HardFault_Handler+0x4>

08002500 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002504:	bf00      	nop
 8002506:	e7fd      	b.n	8002504 <MemManage_Handler+0x4>

08002508 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800250c:	bf00      	nop
 800250e:	e7fd      	b.n	800250c <BusFault_Handler+0x4>

08002510 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002514:	bf00      	nop
 8002516:	e7fd      	b.n	8002514 <UsageFault_Handler+0x4>

08002518 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800251c:	bf00      	nop
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr

08002526 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002526:	b480      	push	{r7}
 8002528:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800252a:	bf00      	nop
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr

08002534 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002538:	bf00      	nop
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr

08002542 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002542:	b580      	push	{r7, lr}
 8002544:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002546:	f001 f97f 	bl	8003848 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 800254a:	f001 fad2 	bl	8003af2 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800254e:	bf00      	nop
 8002550:	bd80      	pop	{r7, pc}

08002552 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002552:	b580      	push	{r7, lr}
 8002554:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(PPS_Pin);
 8002556:	2010      	movs	r0, #16
 8002558:	f001 ff1e 	bl	8004398 <HAL_GPIO_EXTI_IRQHandler>
}
 800255c:	bf00      	nop
 800255e:	bd80      	pop	{r7, pc}

08002560 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002564:	4802      	ldr	r0, [pc, #8]	@ (8002570 <DMA1_Channel2_IRQHandler+0x10>)
 8002566:	f001 fc68 	bl	8003e3a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800256a:	bf00      	nop
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	20001020 	.word	0x20001020

08002574 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002578:	4802      	ldr	r0, [pc, #8]	@ (8002584 <DMA1_Channel3_IRQHandler+0x10>)
 800257a:	f001 fc5e 	bl	8003e3a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800257e:	bf00      	nop
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	20001068 	.word	0x20001068

08002588 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800258c:	4802      	ldr	r0, [pc, #8]	@ (8002598 <DMA1_Channel4_IRQHandler+0x10>)
 800258e:	f001 fc54 	bl	8003e3a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8002592:	bf00      	nop
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	200010b0 	.word	0x200010b0

0800259c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80025a0:	4802      	ldr	r0, [pc, #8]	@ (80025ac <DMA1_Channel5_IRQHandler+0x10>)
 80025a2:	f001 fc4a 	bl	8003e3a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80025a6:	bf00      	nop
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	200010f8 	.word	0x200010f8

080025b0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80025b0:	b5b0      	push	{r4, r5, r7, lr}
 80025b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80025b4:	480c      	ldr	r0, [pc, #48]	@ (80025e8 <TIM2_IRQHandler+0x38>)
 80025b6:	f003 ff00 	bl	80063ba <HAL_TIM_IRQHandler>
  if (__HAL_TIM_GET_FLAG(&htim2, TIM_FLAG_UPDATE))
 80025ba:	4b0b      	ldr	r3, [pc, #44]	@ (80025e8 <TIM2_IRQHandler+0x38>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	691b      	ldr	r3, [r3, #16]
 80025c0:	f003 0301 	and.w	r3, r3, #1
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d10c      	bne.n	80025e2 <TIM2_IRQHandler+0x32>
      {
          __HAL_TIM_CLEAR_FLAG(&htim2, TIM_FLAG_UPDATE);
 80025c8:	4b07      	ldr	r3, [pc, #28]	@ (80025e8 <TIM2_IRQHandler+0x38>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f06f 0201 	mvn.w	r2, #1
 80025d0:	611a      	str	r2, [r3, #16]
          high_counter += 0x100000000;
 80025d2:	4b06      	ldr	r3, [pc, #24]	@ (80025ec <TIM2_IRQHandler+0x3c>)
 80025d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025d8:	1c5d      	adds	r5, r3, #1
 80025da:	4614      	mov	r4, r2
 80025dc:	4b03      	ldr	r3, [pc, #12]	@ (80025ec <TIM2_IRQHandler+0x3c>)
 80025de:	e9c3 4500 	strd	r4, r5, [r3]
      }
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80025e2:	bf00      	nop
 80025e4:	bdb0      	pop	{r4, r5, r7, pc}
 80025e6:	bf00      	nop
 80025e8:	20001148 	.word	0x20001148
 80025ec:	20001b60 	.word	0x20001b60

080025f0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80025f4:	4802      	ldr	r0, [pc, #8]	@ (8002600 <SPI1_IRQHandler+0x10>)
 80025f6:	f003 fb81 	bl	8005cfc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80025fa:	bf00      	nop
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	20000f58 	.word	0x20000f58

08002604 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002608:	4802      	ldr	r0, [pc, #8]	@ (8002614 <SPI2_IRQHandler+0x10>)
 800260a:	f003 fb77 	bl	8005cfc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800260e:	bf00      	nop
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	20000fbc 	.word	0x20000fbc

08002618 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart1);
 800261c:	4831      	ldr	r0, [pc, #196]	@ (80026e4 <USART1_IRQHandler+0xcc>)
 800261e:	f004 fca5 	bl	8006f6c <HAL_UART_IRQHandler>
  if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE) != RESET)
 8002622:	4b30      	ldr	r3, [pc, #192]	@ (80026e4 <USART1_IRQHandler+0xcc>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	69db      	ldr	r3, [r3, #28]
 8002628:	f003 0310 	and.w	r3, r3, #16
 800262c:	2b10      	cmp	r3, #16
 800262e:	d156      	bne.n	80026de <USART1_IRQHandler+0xc6>
	{
	  __HAL_UART_CLEAR_IDLEFLAG(&huart1);
 8002630:	4b2c      	ldr	r3, [pc, #176]	@ (80026e4 <USART1_IRQHandler+0xcc>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	2210      	movs	r2, #16
 8002636:	621a      	str	r2, [r3, #32]
	  HAL_UART_AbortReceive(&huart1);
 8002638:	482a      	ldr	r0, [pc, #168]	@ (80026e4 <USART1_IRQHandler+0xcc>)
 800263a:	f004 fbe5 	bl	8006e08 <HAL_UART_AbortReceive>
	  rx_length = sizeof(rx_buffer) - __HAL_DMA_GET_COUNTER(huart1.hdmarx);
 800263e:	4b29      	ldr	r3, [pc, #164]	@ (80026e4 <USART1_IRQHandler+0xcc>)
 8002640:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	b29b      	uxth	r3, r3
 8002648:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 800264c:	b29a      	uxth	r2, r3
 800264e:	4b26      	ldr	r3, [pc, #152]	@ (80026e8 <USART1_IRQHandler+0xd0>)
 8002650:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002652:	b672      	cpsid	i
}
 8002654:	bf00      	nop
	  __disable_irq();
	  if(rp != wp && wp + rx_length <= &processing_buffer[BUF_SIZE])
 8002656:	4b25      	ldr	r3, [pc, #148]	@ (80026ec <USART1_IRQHandler+0xd4>)
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	4b25      	ldr	r3, [pc, #148]	@ (80026f0 <USART1_IRQHandler+0xd8>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	429a      	cmp	r2, r3
 8002660:	d01a      	beq.n	8002698 <USART1_IRQHandler+0x80>
 8002662:	4b23      	ldr	r3, [pc, #140]	@ (80026f0 <USART1_IRQHandler+0xd8>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a20      	ldr	r2, [pc, #128]	@ (80026e8 <USART1_IRQHandler+0xd0>)
 8002668:	8812      	ldrh	r2, [r2, #0]
 800266a:	b292      	uxth	r2, r2
 800266c:	4413      	add	r3, r2
 800266e:	4a21      	ldr	r2, [pc, #132]	@ (80026f4 <USART1_IRQHandler+0xdc>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d811      	bhi.n	8002698 <USART1_IRQHandler+0x80>
	  {
		  memcpy(wp, rx_buffer, rx_length);
 8002674:	4b1e      	ldr	r3, [pc, #120]	@ (80026f0 <USART1_IRQHandler+0xd8>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a1b      	ldr	r2, [pc, #108]	@ (80026e8 <USART1_IRQHandler+0xd0>)
 800267a:	8812      	ldrh	r2, [r2, #0]
 800267c:	b292      	uxth	r2, r2
 800267e:	491e      	ldr	r1, [pc, #120]	@ (80026f8 <USART1_IRQHandler+0xe0>)
 8002680:	4618      	mov	r0, r3
 8002682:	f00c fe0c 	bl	800f29e <memcpy>
		  wp += rx_length;
 8002686:	4b18      	ldr	r3, [pc, #96]	@ (80026e8 <USART1_IRQHandler+0xd0>)
 8002688:	881b      	ldrh	r3, [r3, #0]
 800268a:	b29a      	uxth	r2, r3
 800268c:	4b18      	ldr	r3, [pc, #96]	@ (80026f0 <USART1_IRQHandler+0xd8>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4413      	add	r3, r2
 8002692:	4a17      	ldr	r2, [pc, #92]	@ (80026f0 <USART1_IRQHandler+0xd8>)
 8002694:	6013      	str	r3, [r2, #0]
 8002696:	e012      	b.n	80026be <USART1_IRQHandler+0xa6>
	  }
	  else
	  {
		  memcpy(processing_buffer, rx_buffer, rx_length);
 8002698:	4b13      	ldr	r3, [pc, #76]	@ (80026e8 <USART1_IRQHandler+0xd0>)
 800269a:	881b      	ldrh	r3, [r3, #0]
 800269c:	b29b      	uxth	r3, r3
 800269e:	461a      	mov	r2, r3
 80026a0:	4915      	ldr	r1, [pc, #84]	@ (80026f8 <USART1_IRQHandler+0xe0>)
 80026a2:	4816      	ldr	r0, [pc, #88]	@ (80026fc <USART1_IRQHandler+0xe4>)
 80026a4:	f00c fdfb 	bl	800f29e <memcpy>
		  rp = processing_buffer;
 80026a8:	4b10      	ldr	r3, [pc, #64]	@ (80026ec <USART1_IRQHandler+0xd4>)
 80026aa:	4a14      	ldr	r2, [pc, #80]	@ (80026fc <USART1_IRQHandler+0xe4>)
 80026ac:	601a      	str	r2, [r3, #0]
		  wp = rp + rx_length;
 80026ae:	4b0f      	ldr	r3, [pc, #60]	@ (80026ec <USART1_IRQHandler+0xd4>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a0d      	ldr	r2, [pc, #52]	@ (80026e8 <USART1_IRQHandler+0xd0>)
 80026b4:	8812      	ldrh	r2, [r2, #0]
 80026b6:	b292      	uxth	r2, r2
 80026b8:	4413      	add	r3, r2
 80026ba:	4a0d      	ldr	r2, [pc, #52]	@ (80026f0 <USART1_IRQHandler+0xd8>)
 80026bc:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80026be:	b662      	cpsie	i
}
 80026c0:	bf00      	nop
	  }
	  __enable_irq();
	  if(rx_length > 0)
 80026c2:	4b09      	ldr	r3, [pc, #36]	@ (80026e8 <USART1_IRQHandler+0xd0>)
 80026c4:	881b      	ldrh	r3, [r3, #0]
 80026c6:	b29b      	uxth	r3, r3
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d002      	beq.n	80026d2 <USART1_IRQHandler+0xba>
		  data_ready = 1;
 80026cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002700 <USART1_IRQHandler+0xe8>)
 80026ce:	2201      	movs	r2, #1
 80026d0:	801a      	strh	r2, [r3, #0]
	  HAL_UART_Receive_DMA(&huart1, rx_buffer, sizeof(rx_buffer));
 80026d2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80026d6:	4908      	ldr	r1, [pc, #32]	@ (80026f8 <USART1_IRQHandler+0xe0>)
 80026d8:	4802      	ldr	r0, [pc, #8]	@ (80026e4 <USART1_IRQHandler+0xcc>)
 80026da:	f004 fb49 	bl	8006d70 <HAL_UART_Receive_DMA>
	}
}
 80026de:	bf00      	nop
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	2000122c 	.word	0x2000122c
 80026e8:	20000a94 	.word	0x20000a94
 80026ec:	20000024 	.word	0x20000024
 80026f0:	20000020 	.word	0x20000020
 80026f4:	20001b58 	.word	0x20001b58
 80026f8:	20000294 	.word	0x20000294
 80026fc:	20001358 	.word	0x20001358
 8002700:	20000a96 	.word	0x20000a96

08002704 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002708:	4802      	ldr	r0, [pc, #8]	@ (8002714 <TIM6_DAC_IRQHandler+0x10>)
 800270a:	f003 fe56 	bl	80063ba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800270e:	bf00      	nop
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	20001194 	.word	0x20001194

08002718 <TIM7_IRQHandler>:

void TIM7_IRQHandler(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800271c:	4802      	ldr	r0, [pc, #8]	@ (8002728 <TIM7_IRQHandler+0x10>)
 800271e:	f003 fe4c 	bl	80063ba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002722:	bf00      	nop
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	200011e0 	.word	0x200011e0

0800272c <DMA2_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA2 channel6 global interrupt.
  */
void DMA2_Channel6_IRQHandler(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel6_IRQn 0 */

  /* USER CODE END DMA2_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002730:	4802      	ldr	r0, [pc, #8]	@ (800273c <DMA2_Channel6_IRQHandler+0x10>)
 8002732:	f001 fb82 	bl	8003e3a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel6_IRQn 1 */

  /* USER CODE END DMA2_Channel6_IRQn 1 */
}
 8002736:	bf00      	nop
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	200012fc 	.word	0x200012fc

08002740 <DMA2_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA2 channel7 global interrupt.
  */
void DMA2_Channel7_IRQHandler(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel7_IRQn 0 */

  /* USER CODE END DMA2_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002744:	4802      	ldr	r0, [pc, #8]	@ (8002750 <DMA2_Channel7_IRQHandler+0x10>)
 8002746:	f001 fb78 	bl	8003e3a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel7_IRQn 1 */

  /* USER CODE END DMA2_Channel7_IRQn 1 */
}
 800274a:	bf00      	nop
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	200012b4 	.word	0x200012b4

08002754 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002754:	b480      	push	{r7}
 8002756:	af00      	add	r7, sp, #0
  return 1;
 8002758:	2301      	movs	r3, #1
}
 800275a:	4618      	mov	r0, r3
 800275c:	46bd      	mov	sp, r7
 800275e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002762:	4770      	bx	lr

08002764 <_kill>:

int _kill(int pid, int sig)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
 800276c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800276e:	f00c fd5f 	bl	800f230 <__errno>
 8002772:	4603      	mov	r3, r0
 8002774:	2216      	movs	r2, #22
 8002776:	601a      	str	r2, [r3, #0]
  return -1;
 8002778:	f04f 33ff 	mov.w	r3, #4294967295
}
 800277c:	4618      	mov	r0, r3
 800277e:	3708      	adds	r7, #8
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}

08002784 <_exit>:

void _exit (int status)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b082      	sub	sp, #8
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800278c:	f04f 31ff 	mov.w	r1, #4294967295
 8002790:	6878      	ldr	r0, [r7, #4]
 8002792:	f7ff ffe7 	bl	8002764 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002796:	bf00      	nop
 8002798:	e7fd      	b.n	8002796 <_exit+0x12>

0800279a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800279a:	b580      	push	{r7, lr}
 800279c:	b086      	sub	sp, #24
 800279e:	af00      	add	r7, sp, #0
 80027a0:	60f8      	str	r0, [r7, #12]
 80027a2:	60b9      	str	r1, [r7, #8]
 80027a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027a6:	2300      	movs	r3, #0
 80027a8:	617b      	str	r3, [r7, #20]
 80027aa:	e00a      	b.n	80027c2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80027ac:	f3af 8000 	nop.w
 80027b0:	4601      	mov	r1, r0
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	1c5a      	adds	r2, r3, #1
 80027b6:	60ba      	str	r2, [r7, #8]
 80027b8:	b2ca      	uxtb	r2, r1
 80027ba:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	3301      	adds	r3, #1
 80027c0:	617b      	str	r3, [r7, #20]
 80027c2:	697a      	ldr	r2, [r7, #20]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	429a      	cmp	r2, r3
 80027c8:	dbf0      	blt.n	80027ac <_read+0x12>
  }

  return len;
 80027ca:	687b      	ldr	r3, [r7, #4]
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3718      	adds	r7, #24
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}

080027d4 <_close>:
  }
  return len;
}

int _close(int file)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80027dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	370c      	adds	r7, #12
 80027e4:	46bd      	mov	sp, r7
 80027e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ea:	4770      	bx	lr

080027ec <_fstat>:


int _fstat(int file, struct stat *st)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b083      	sub	sp, #12
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
 80027f4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80027fc:	605a      	str	r2, [r3, #4]
  return 0;
 80027fe:	2300      	movs	r3, #0
}
 8002800:	4618      	mov	r0, r3
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr

0800280c <_isatty>:

int _isatty(int file)
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002814:	2301      	movs	r3, #1
}
 8002816:	4618      	mov	r0, r3
 8002818:	370c      	adds	r7, #12
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr

08002822 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002822:	b480      	push	{r7}
 8002824:	b085      	sub	sp, #20
 8002826:	af00      	add	r7, sp, #0
 8002828:	60f8      	str	r0, [r7, #12]
 800282a:	60b9      	str	r1, [r7, #8]
 800282c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800282e:	2300      	movs	r3, #0
}
 8002830:	4618      	mov	r0, r3
 8002832:	3714      	adds	r7, #20
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr

0800283c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b086      	sub	sp, #24
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002844:	4a14      	ldr	r2, [pc, #80]	@ (8002898 <_sbrk+0x5c>)
 8002846:	4b15      	ldr	r3, [pc, #84]	@ (800289c <_sbrk+0x60>)
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002850:	4b13      	ldr	r3, [pc, #76]	@ (80028a0 <_sbrk+0x64>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d102      	bne.n	800285e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002858:	4b11      	ldr	r3, [pc, #68]	@ (80028a0 <_sbrk+0x64>)
 800285a:	4a12      	ldr	r2, [pc, #72]	@ (80028a4 <_sbrk+0x68>)
 800285c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800285e:	4b10      	ldr	r3, [pc, #64]	@ (80028a0 <_sbrk+0x64>)
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	4413      	add	r3, r2
 8002866:	693a      	ldr	r2, [r7, #16]
 8002868:	429a      	cmp	r2, r3
 800286a:	d207      	bcs.n	800287c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800286c:	f00c fce0 	bl	800f230 <__errno>
 8002870:	4603      	mov	r3, r0
 8002872:	220c      	movs	r2, #12
 8002874:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002876:	f04f 33ff 	mov.w	r3, #4294967295
 800287a:	e009      	b.n	8002890 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800287c:	4b08      	ldr	r3, [pc, #32]	@ (80028a0 <_sbrk+0x64>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002882:	4b07      	ldr	r3, [pc, #28]	@ (80028a0 <_sbrk+0x64>)
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	4413      	add	r3, r2
 800288a:	4a05      	ldr	r2, [pc, #20]	@ (80028a0 <_sbrk+0x64>)
 800288c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800288e:	68fb      	ldr	r3, [r7, #12]
}
 8002890:	4618      	mov	r0, r3
 8002892:	3718      	adds	r7, #24
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}
 8002898:	2000c000 	.word	0x2000c000
 800289c:	00000400 	.word	0x00000400
 80028a0:	20001144 	.word	0x20001144
 80028a4:	20002e60 	.word	0x20002e60

080028a8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80028ac:	4b06      	ldr	r3, [pc, #24]	@ (80028c8 <SystemInit+0x20>)
 80028ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028b2:	4a05      	ldr	r2, [pc, #20]	@ (80028c8 <SystemInit+0x20>)
 80028b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80028b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80028bc:	bf00      	nop
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop
 80028c8:	e000ed00 	.word	0xe000ed00

080028cc <MX_TIM2_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b088      	sub	sp, #32
 80028d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028d2:	f107 0310 	add.w	r3, r7, #16
 80028d6:	2200      	movs	r2, #0
 80028d8:	601a      	str	r2, [r3, #0]
 80028da:	605a      	str	r2, [r3, #4]
 80028dc:	609a      	str	r2, [r3, #8]
 80028de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028e0:	1d3b      	adds	r3, r7, #4
 80028e2:	2200      	movs	r2, #0
 80028e4:	601a      	str	r2, [r3, #0]
 80028e6:	605a      	str	r2, [r3, #4]
 80028e8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80028ea:	4b1e      	ldr	r3, [pc, #120]	@ (8002964 <MX_TIM2_Init+0x98>)
 80028ec:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80028f0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 80028f2:	4b1c      	ldr	r3, [pc, #112]	@ (8002964 <MX_TIM2_Init+0x98>)
 80028f4:	224f      	movs	r2, #79	@ 0x4f
 80028f6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028f8:	4b1a      	ldr	r3, [pc, #104]	@ (8002964 <MX_TIM2_Init+0x98>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80028fe:	4b19      	ldr	r3, [pc, #100]	@ (8002964 <MX_TIM2_Init+0x98>)
 8002900:	f04f 32ff 	mov.w	r2, #4294967295
 8002904:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002906:	4b17      	ldr	r3, [pc, #92]	@ (8002964 <MX_TIM2_Init+0x98>)
 8002908:	2200      	movs	r2, #0
 800290a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800290c:	4b15      	ldr	r3, [pc, #84]	@ (8002964 <MX_TIM2_Init+0x98>)
 800290e:	2200      	movs	r2, #0
 8002910:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002912:	4814      	ldr	r0, [pc, #80]	@ (8002964 <MX_TIM2_Init+0x98>)
 8002914:	f003 fc76 	bl	8006204 <HAL_TIM_Base_Init>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d001      	beq.n	8002922 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800291e:	f7fe fe32 	bl	8001586 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002922:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002926:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002928:	f107 0310 	add.w	r3, r7, #16
 800292c:	4619      	mov	r1, r3
 800292e:	480d      	ldr	r0, [pc, #52]	@ (8002964 <MX_TIM2_Init+0x98>)
 8002930:	f003 fe4a 	bl	80065c8 <HAL_TIM_ConfigClockSource>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d001      	beq.n	800293e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800293a:	f7fe fe24 	bl	8001586 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800293e:	2300      	movs	r3, #0
 8002940:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002942:	2300      	movs	r3, #0
 8002944:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002946:	1d3b      	adds	r3, r7, #4
 8002948:	4619      	mov	r1, r3
 800294a:	4806      	ldr	r0, [pc, #24]	@ (8002964 <MX_TIM2_Init+0x98>)
 800294c:	f004 f838 	bl	80069c0 <HAL_TIMEx_MasterConfigSynchronization>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d001      	beq.n	800295a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002956:	f7fe fe16 	bl	8001586 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800295a:	bf00      	nop
 800295c:	3720      	adds	r7, #32
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	20001148 	.word	0x20001148

08002968 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b084      	sub	sp, #16
 800296c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800296e:	1d3b      	adds	r3, r7, #4
 8002970:	2200      	movs	r2, #0
 8002972:	601a      	str	r2, [r3, #0]
 8002974:	605a      	str	r2, [r3, #4]
 8002976:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002978:	4b15      	ldr	r3, [pc, #84]	@ (80029d0 <MX_TIM6_Init+0x68>)
 800297a:	4a16      	ldr	r2, [pc, #88]	@ (80029d4 <MX_TIM6_Init+0x6c>)
 800297c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7999;
 800297e:	4b14      	ldr	r3, [pc, #80]	@ (80029d0 <MX_TIM6_Init+0x68>)
 8002980:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8002984:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002986:	4b12      	ldr	r3, [pc, #72]	@ (80029d0 <MX_TIM6_Init+0x68>)
 8002988:	2200      	movs	r2, #0
 800298a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 49999;
 800298c:	4b10      	ldr	r3, [pc, #64]	@ (80029d0 <MX_TIM6_Init+0x68>)
 800298e:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8002992:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002994:	4b0e      	ldr	r3, [pc, #56]	@ (80029d0 <MX_TIM6_Init+0x68>)
 8002996:	2200      	movs	r2, #0
 8002998:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800299a:	480d      	ldr	r0, [pc, #52]	@ (80029d0 <MX_TIM6_Init+0x68>)
 800299c:	f003 fc32 	bl	8006204 <HAL_TIM_Base_Init>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 80029a6:	f7fe fdee 	bl	8001586 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029aa:	2300      	movs	r3, #0
 80029ac:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029ae:	2300      	movs	r3, #0
 80029b0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80029b2:	1d3b      	adds	r3, r7, #4
 80029b4:	4619      	mov	r1, r3
 80029b6:	4806      	ldr	r0, [pc, #24]	@ (80029d0 <MX_TIM6_Init+0x68>)
 80029b8:	f004 f802 	bl	80069c0 <HAL_TIMEx_MasterConfigSynchronization>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 80029c2:	f7fe fde0 	bl	8001586 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80029c6:	bf00      	nop
 80029c8:	3710      	adds	r7, #16
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	20001194 	.word	0x20001194
 80029d4:	40001000 	.word	0x40001000

080029d8 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b084      	sub	sp, #16
 80029dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029de:	1d3b      	adds	r3, r7, #4
 80029e0:	2200      	movs	r2, #0
 80029e2:	601a      	str	r2, [r3, #0]
 80029e4:	605a      	str	r2, [r3, #4]
 80029e6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80029e8:	4b14      	ldr	r3, [pc, #80]	@ (8002a3c <MX_TIM7_Init+0x64>)
 80029ea:	4a15      	ldr	r2, [pc, #84]	@ (8002a40 <MX_TIM7_Init+0x68>)
 80029ec:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 79;
 80029ee:	4b13      	ldr	r3, [pc, #76]	@ (8002a3c <MX_TIM7_Init+0x64>)
 80029f0:	224f      	movs	r2, #79	@ 0x4f
 80029f2:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029f4:	4b11      	ldr	r3, [pc, #68]	@ (8002a3c <MX_TIM7_Init+0x64>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 80029fa:	4b10      	ldr	r3, [pc, #64]	@ (8002a3c <MX_TIM7_Init+0x64>)
 80029fc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002a00:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a02:	4b0e      	ldr	r3, [pc, #56]	@ (8002a3c <MX_TIM7_Init+0x64>)
 8002a04:	2200      	movs	r2, #0
 8002a06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002a08:	480c      	ldr	r0, [pc, #48]	@ (8002a3c <MX_TIM7_Init+0x64>)
 8002a0a:	f003 fbfb 	bl	8006204 <HAL_TIM_Base_Init>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d001      	beq.n	8002a18 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8002a14:	f7fe fdb7 	bl	8001586 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002a20:	1d3b      	adds	r3, r7, #4
 8002a22:	4619      	mov	r1, r3
 8002a24:	4805      	ldr	r0, [pc, #20]	@ (8002a3c <MX_TIM7_Init+0x64>)
 8002a26:	f003 ffcb 	bl	80069c0 <HAL_TIMEx_MasterConfigSynchronization>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d001      	beq.n	8002a34 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8002a30:	f7fe fda9 	bl	8001586 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002a34:	bf00      	nop
 8002a36:	3710      	adds	r7, #16
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	200011e0 	.word	0x200011e0
 8002a40:	40001400 	.word	0x40001400

08002a44 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b086      	sub	sp, #24
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a54:	d114      	bne.n	8002a80 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a56:	4b26      	ldr	r3, [pc, #152]	@ (8002af0 <HAL_TIM_Base_MspInit+0xac>)
 8002a58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a5a:	4a25      	ldr	r2, [pc, #148]	@ (8002af0 <HAL_TIM_Base_MspInit+0xac>)
 8002a5c:	f043 0301 	orr.w	r3, r3, #1
 8002a60:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a62:	4b23      	ldr	r3, [pc, #140]	@ (8002af0 <HAL_TIM_Base_MspInit+0xac>)
 8002a64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a66:	f003 0301 	and.w	r3, r3, #1
 8002a6a:	617b      	str	r3, [r7, #20]
 8002a6c:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8002a6e:	2200      	movs	r2, #0
 8002a70:	2101      	movs	r1, #1
 8002a72:	201c      	movs	r0, #28
 8002a74:	f001 f807 	bl	8003a86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002a78:	201c      	movs	r0, #28
 8002a7a:	f001 f820 	bl	8003abe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8002a7e:	e032      	b.n	8002ae6 <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM6)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a1b      	ldr	r2, [pc, #108]	@ (8002af4 <HAL_TIM_Base_MspInit+0xb0>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d114      	bne.n	8002ab4 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002a8a:	4b19      	ldr	r3, [pc, #100]	@ (8002af0 <HAL_TIM_Base_MspInit+0xac>)
 8002a8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a8e:	4a18      	ldr	r2, [pc, #96]	@ (8002af0 <HAL_TIM_Base_MspInit+0xac>)
 8002a90:	f043 0310 	orr.w	r3, r3, #16
 8002a94:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a96:	4b16      	ldr	r3, [pc, #88]	@ (8002af0 <HAL_TIM_Base_MspInit+0xac>)
 8002a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a9a:	f003 0310 	and.w	r3, r3, #16
 8002a9e:	613b      	str	r3, [r7, #16]
 8002aa0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	2101      	movs	r1, #1
 8002aa6:	2036      	movs	r0, #54	@ 0x36
 8002aa8:	f000 ffed 	bl	8003a86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002aac:	2036      	movs	r0, #54	@ 0x36
 8002aae:	f001 f806 	bl	8003abe <HAL_NVIC_EnableIRQ>
}
 8002ab2:	e018      	b.n	8002ae6 <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM7)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a0f      	ldr	r2, [pc, #60]	@ (8002af8 <HAL_TIM_Base_MspInit+0xb4>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d113      	bne.n	8002ae6 <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002abe:	4b0c      	ldr	r3, [pc, #48]	@ (8002af0 <HAL_TIM_Base_MspInit+0xac>)
 8002ac0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ac2:	4a0b      	ldr	r2, [pc, #44]	@ (8002af0 <HAL_TIM_Base_MspInit+0xac>)
 8002ac4:	f043 0320 	orr.w	r3, r3, #32
 8002ac8:	6593      	str	r3, [r2, #88]	@ 0x58
 8002aca:	4b09      	ldr	r3, [pc, #36]	@ (8002af0 <HAL_TIM_Base_MspInit+0xac>)
 8002acc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ace:	f003 0320 	and.w	r3, r3, #32
 8002ad2:	60fb      	str	r3, [r7, #12]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	2105      	movs	r1, #5
 8002ada:	2037      	movs	r0, #55	@ 0x37
 8002adc:	f000 ffd3 	bl	8003a86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002ae0:	2037      	movs	r0, #55	@ 0x37
 8002ae2:	f000 ffec 	bl	8003abe <HAL_NVIC_EnableIRQ>
}
 8002ae6:	bf00      	nop
 8002ae8:	3718      	adds	r7, #24
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	40021000 	.word	0x40021000
 8002af4:	40001000 	.word	0x40001000
 8002af8:	40001400 	.word	0x40001400

08002afc <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002b00:	4b14      	ldr	r3, [pc, #80]	@ (8002b54 <MX_USART1_UART_Init+0x58>)
 8002b02:	4a15      	ldr	r2, [pc, #84]	@ (8002b58 <MX_USART1_UART_Init+0x5c>)
 8002b04:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8002b06:	4b13      	ldr	r3, [pc, #76]	@ (8002b54 <MX_USART1_UART_Init+0x58>)
 8002b08:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8002b0c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002b0e:	4b11      	ldr	r3, [pc, #68]	@ (8002b54 <MX_USART1_UART_Init+0x58>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002b14:	4b0f      	ldr	r3, [pc, #60]	@ (8002b54 <MX_USART1_UART_Init+0x58>)
 8002b16:	2200      	movs	r2, #0
 8002b18:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002b1a:	4b0e      	ldr	r3, [pc, #56]	@ (8002b54 <MX_USART1_UART_Init+0x58>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002b20:	4b0c      	ldr	r3, [pc, #48]	@ (8002b54 <MX_USART1_UART_Init+0x58>)
 8002b22:	220c      	movs	r2, #12
 8002b24:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b26:	4b0b      	ldr	r3, [pc, #44]	@ (8002b54 <MX_USART1_UART_Init+0x58>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b2c:	4b09      	ldr	r3, [pc, #36]	@ (8002b54 <MX_USART1_UART_Init+0x58>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002b32:	4b08      	ldr	r3, [pc, #32]	@ (8002b54 <MX_USART1_UART_Init+0x58>)
 8002b34:	2200      	movs	r2, #0
 8002b36:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002b38:	4b06      	ldr	r3, [pc, #24]	@ (8002b54 <MX_USART1_UART_Init+0x58>)
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002b3e:	4805      	ldr	r0, [pc, #20]	@ (8002b54 <MX_USART1_UART_Init+0x58>)
 8002b40:	f003 ffc2 	bl	8006ac8 <HAL_UART_Init>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d001      	beq.n	8002b4e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002b4a:	f7fe fd1c 	bl	8001586 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002b4e:	bf00      	nop
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	2000122c 	.word	0x2000122c
 8002b58:	40013800 	.word	0x40013800

08002b5c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b0a2      	sub	sp, #136	@ 0x88
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b64:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002b68:	2200      	movs	r2, #0
 8002b6a:	601a      	str	r2, [r3, #0]
 8002b6c:	605a      	str	r2, [r3, #4]
 8002b6e:	609a      	str	r2, [r3, #8]
 8002b70:	60da      	str	r2, [r3, #12]
 8002b72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b74:	f107 0314 	add.w	r3, r7, #20
 8002b78:	2260      	movs	r2, #96	@ 0x60
 8002b7a:	2100      	movs	r1, #0
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f00b fd58 	bl	800e632 <memset>
  if(uartHandle->Instance==USART1)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a4f      	ldr	r2, [pc, #316]	@ (8002cc4 <HAL_UART_MspInit+0x168>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	f040 8096 	bne.w	8002cba <HAL_UART_MspInit+0x15e>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002b92:	2300      	movs	r3, #0
 8002b94:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002b96:	f107 0314 	add.w	r3, r7, #20
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f002 fab0 	bl	8005100 <HAL_RCCEx_PeriphCLKConfig>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d001      	beq.n	8002baa <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002ba6:	f7fe fcee 	bl	8001586 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002baa:	4b47      	ldr	r3, [pc, #284]	@ (8002cc8 <HAL_UART_MspInit+0x16c>)
 8002bac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bae:	4a46      	ldr	r2, [pc, #280]	@ (8002cc8 <HAL_UART_MspInit+0x16c>)
 8002bb0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bb4:	6613      	str	r3, [r2, #96]	@ 0x60
 8002bb6:	4b44      	ldr	r3, [pc, #272]	@ (8002cc8 <HAL_UART_MspInit+0x16c>)
 8002bb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bbe:	613b      	str	r3, [r7, #16]
 8002bc0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bc2:	4b41      	ldr	r3, [pc, #260]	@ (8002cc8 <HAL_UART_MspInit+0x16c>)
 8002bc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bc6:	4a40      	ldr	r2, [pc, #256]	@ (8002cc8 <HAL_UART_MspInit+0x16c>)
 8002bc8:	f043 0301 	orr.w	r3, r3, #1
 8002bcc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002bce:	4b3e      	ldr	r3, [pc, #248]	@ (8002cc8 <HAL_UART_MspInit+0x16c>)
 8002bd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bd2:	f003 0301 	and.w	r3, r3, #1
 8002bd6:	60fb      	str	r3, [r7, #12]
 8002bd8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002bda:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002bde:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002be0:	2302      	movs	r3, #2
 8002be2:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002be4:	2301      	movs	r3, #1
 8002be6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002be8:	2303      	movs	r3, #3
 8002bea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002bee:	2307      	movs	r3, #7
 8002bf0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bf4:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002bf8:	4619      	mov	r1, r3
 8002bfa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bfe:	f001 fa07 	bl	8004010 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Channel7;
 8002c02:	4b32      	ldr	r3, [pc, #200]	@ (8002ccc <HAL_UART_MspInit+0x170>)
 8002c04:	4a32      	ldr	r2, [pc, #200]	@ (8002cd0 <HAL_UART_MspInit+0x174>)
 8002c06:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 8002c08:	4b30      	ldr	r3, [pc, #192]	@ (8002ccc <HAL_UART_MspInit+0x170>)
 8002c0a:	2202      	movs	r2, #2
 8002c0c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c0e:	4b2f      	ldr	r3, [pc, #188]	@ (8002ccc <HAL_UART_MspInit+0x170>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c14:	4b2d      	ldr	r3, [pc, #180]	@ (8002ccc <HAL_UART_MspInit+0x170>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002c1a:	4b2c      	ldr	r3, [pc, #176]	@ (8002ccc <HAL_UART_MspInit+0x170>)
 8002c1c:	2280      	movs	r2, #128	@ 0x80
 8002c1e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002c20:	4b2a      	ldr	r3, [pc, #168]	@ (8002ccc <HAL_UART_MspInit+0x170>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002c26:	4b29      	ldr	r3, [pc, #164]	@ (8002ccc <HAL_UART_MspInit+0x170>)
 8002c28:	2200      	movs	r2, #0
 8002c2a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002c2c:	4b27      	ldr	r3, [pc, #156]	@ (8002ccc <HAL_UART_MspInit+0x170>)
 8002c2e:	2220      	movs	r2, #32
 8002c30:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002c32:	4b26      	ldr	r3, [pc, #152]	@ (8002ccc <HAL_UART_MspInit+0x170>)
 8002c34:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c38:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002c3a:	4824      	ldr	r0, [pc, #144]	@ (8002ccc <HAL_UART_MspInit+0x170>)
 8002c3c:	f000 ff66 	bl	8003b0c <HAL_DMA_Init>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d001      	beq.n	8002c4a <HAL_UART_MspInit+0xee>
    {
      Error_Handler();
 8002c46:	f7fe fc9e 	bl	8001586 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a1f      	ldr	r2, [pc, #124]	@ (8002ccc <HAL_UART_MspInit+0x170>)
 8002c4e:	675a      	str	r2, [r3, #116]	@ 0x74
 8002c50:	4a1e      	ldr	r2, [pc, #120]	@ (8002ccc <HAL_UART_MspInit+0x170>)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Channel6;
 8002c56:	4b1f      	ldr	r3, [pc, #124]	@ (8002cd4 <HAL_UART_MspInit+0x178>)
 8002c58:	4a1f      	ldr	r2, [pc, #124]	@ (8002cd8 <HAL_UART_MspInit+0x17c>)
 8002c5a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_2;
 8002c5c:	4b1d      	ldr	r3, [pc, #116]	@ (8002cd4 <HAL_UART_MspInit+0x178>)
 8002c5e:	2202      	movs	r2, #2
 8002c60:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c62:	4b1c      	ldr	r3, [pc, #112]	@ (8002cd4 <HAL_UART_MspInit+0x178>)
 8002c64:	2210      	movs	r2, #16
 8002c66:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c68:	4b1a      	ldr	r3, [pc, #104]	@ (8002cd4 <HAL_UART_MspInit+0x178>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002c6e:	4b19      	ldr	r3, [pc, #100]	@ (8002cd4 <HAL_UART_MspInit+0x178>)
 8002c70:	2280      	movs	r2, #128	@ 0x80
 8002c72:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002c74:	4b17      	ldr	r3, [pc, #92]	@ (8002cd4 <HAL_UART_MspInit+0x178>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002c7a:	4b16      	ldr	r3, [pc, #88]	@ (8002cd4 <HAL_UART_MspInit+0x178>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002c80:	4b14      	ldr	r3, [pc, #80]	@ (8002cd4 <HAL_UART_MspInit+0x178>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002c86:	4b13      	ldr	r3, [pc, #76]	@ (8002cd4 <HAL_UART_MspInit+0x178>)
 8002c88:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c8c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002c8e:	4811      	ldr	r0, [pc, #68]	@ (8002cd4 <HAL_UART_MspInit+0x178>)
 8002c90:	f000 ff3c 	bl	8003b0c <HAL_DMA_Init>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d001      	beq.n	8002c9e <HAL_UART_MspInit+0x142>
    {
      Error_Handler();
 8002c9a:	f7fe fc74 	bl	8001586 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	4a0c      	ldr	r2, [pc, #48]	@ (8002cd4 <HAL_UART_MspInit+0x178>)
 8002ca2:	671a      	str	r2, [r3, #112]	@ 0x70
 8002ca4:	4a0b      	ldr	r2, [pc, #44]	@ (8002cd4 <HAL_UART_MspInit+0x178>)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8002caa:	2200      	movs	r2, #0
 8002cac:	2101      	movs	r1, #1
 8002cae:	2025      	movs	r0, #37	@ 0x25
 8002cb0:	f000 fee9 	bl	8003a86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002cb4:	2025      	movs	r0, #37	@ 0x25
 8002cb6:	f000 ff02 	bl	8003abe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002cba:	bf00      	nop
 8002cbc:	3788      	adds	r7, #136	@ 0x88
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	40013800 	.word	0x40013800
 8002cc8:	40021000 	.word	0x40021000
 8002ccc:	200012b4 	.word	0x200012b4
 8002cd0:	40020480 	.word	0x40020480
 8002cd4:	200012fc 	.word	0x200012fc
 8002cd8:	4002046c 	.word	0x4002046c

08002cdc <ASIC_TransmitReceive>:
uint16_t peaklevel;
volatile uint64_t peaktime;
uint8_t result[6];

uint8_t ASIC_TransmitReceive(uint8_t data) //
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b086      	sub	sp, #24
 8002ce0:	af02      	add	r7, sp, #8
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data;
    HAL_SPI_TransmitReceive(&hspi1, &data, &rx_data, 1, 100);
 8002ce6:	f107 020f 	add.w	r2, r7, #15
 8002cea:	1df9      	adds	r1, r7, #7
 8002cec:	2364      	movs	r3, #100	@ 0x64
 8002cee:	9300      	str	r3, [sp, #0]
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	4804      	ldr	r0, [pc, #16]	@ (8002d04 <ASIC_TransmitReceive+0x28>)
 8002cf4:	f002 fde3 	bl	80058be <HAL_SPI_TransmitReceive>
    return rx_data;
 8002cf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3710      	adds	r7, #16
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	20000f58 	.word	0x20000f58

08002d08 <ASIC_CMD>:

void ASIC_CMD(uint8_t address, uint16_t data) //ASIC
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b082      	sub	sp, #8
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	4603      	mov	r3, r0
 8002d10:	460a      	mov	r2, r1
 8002d12:	71fb      	strb	r3, [r7, #7]
 8002d14:	4613      	mov	r3, r2
 8002d16:	80bb      	strh	r3, [r7, #4]
	ASIC_CS_LOW();
 8002d18:	2200      	movs	r2, #0
 8002d1a:	2101      	movs	r1, #1
 8002d1c:	4813      	ldr	r0, [pc, #76]	@ (8002d6c <ASIC_CMD+0x64>)
 8002d1e:	f001 fb09 	bl	8004334 <HAL_GPIO_WritePin>
	ASIC_TransmitReceive(address);
 8002d22:	79fb      	ldrb	r3, [r7, #7]
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7ff ffd9 	bl	8002cdc <ASIC_TransmitReceive>
	ASIC_TransmitReceive(0x00);
 8002d2a:	2000      	movs	r0, #0
 8002d2c:	f7ff ffd6 	bl	8002cdc <ASIC_TransmitReceive>
	ASIC_TransmitReceive(0x00);
 8002d30:	2000      	movs	r0, #0
 8002d32:	f7ff ffd3 	bl	8002cdc <ASIC_TransmitReceive>
	ASIC_TransmitReceive(0x00);
 8002d36:	2000      	movs	r0, #0
 8002d38:	f7ff ffd0 	bl	8002cdc <ASIC_TransmitReceive>
	ASIC_TransmitReceive(0x00);
 8002d3c:	2000      	movs	r0, #0
 8002d3e:	f7ff ffcd 	bl	8002cdc <ASIC_TransmitReceive>
	ASIC_TransmitReceive((data >> 8) & 0xFF);
 8002d42:	88bb      	ldrh	r3, [r7, #4]
 8002d44:	0a1b      	lsrs	r3, r3, #8
 8002d46:	b29b      	uxth	r3, r3
 8002d48:	b2db      	uxtb	r3, r3
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f7ff ffc6 	bl	8002cdc <ASIC_TransmitReceive>
	ASIC_TransmitReceive(data & 0xFF);
 8002d50:	88bb      	ldrh	r3, [r7, #4]
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	4618      	mov	r0, r3
 8002d56:	f7ff ffc1 	bl	8002cdc <ASIC_TransmitReceive>
	ASIC_CS_HIGH();
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	2101      	movs	r1, #1
 8002d5e:	4803      	ldr	r0, [pc, #12]	@ (8002d6c <ASIC_CMD+0x64>)
 8002d60:	f001 fae8 	bl	8004334 <HAL_GPIO_WritePin>
}
 8002d64:	bf00      	nop
 8002d66:	3708      	adds	r7, #8
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	48000400 	.word	0x48000400

08002d70 <ReadResult>:

HAL_StatusTypeDef ReadResult(void) //
{
 8002d70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d72:	b083      	sub	sp, #12
 8002d74:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(EMPTY_GPIO_Port, EMPTY_Pin) == GPIO_PIN_SET)
 8002d76:	2104      	movs	r1, #4
 8002d78:	482d      	ldr	r0, [pc, #180]	@ (8002e30 <ReadResult+0xc0>)
 8002d7a:	f001 fac3 	bl	8004304 <HAL_GPIO_ReadPin>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d101      	bne.n	8002d88 <ReadResult+0x18>
	{
		return HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e04f      	b.n	8002e28 <ReadResult+0xb8>
	}
	else
	{
		ASIC_CS_LOW();
 8002d88:	2200      	movs	r2, #0
 8002d8a:	2101      	movs	r1, #1
 8002d8c:	4828      	ldr	r0, [pc, #160]	@ (8002e30 <ReadResult+0xc0>)
 8002d8e:	f001 fad1 	bl	8004334 <HAL_GPIO_WritePin>
		uint16_t i;
		uint8_t address = 0x80;
 8002d92:	2380      	movs	r3, #128	@ 0x80
 8002d94:	717b      	strb	r3, [r7, #5]
		ASIC_TransmitReceive(address);
 8002d96:	797b      	ldrb	r3, [r7, #5]
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f7ff ff9f 	bl	8002cdc <ASIC_TransmitReceive>
		for(i = 0;i < 6;i++)
 8002d9e:	2300      	movs	r3, #0
 8002da0:	80fb      	strh	r3, [r7, #6]
 8002da2:	e00a      	b.n	8002dba <ReadResult+0x4a>
			result[i] = ASIC_TransmitReceive(0x00);
 8002da4:	88fe      	ldrh	r6, [r7, #6]
 8002da6:	2000      	movs	r0, #0
 8002da8:	f7ff ff98 	bl	8002cdc <ASIC_TransmitReceive>
 8002dac:	4603      	mov	r3, r0
 8002dae:	461a      	mov	r2, r3
 8002db0:	4b20      	ldr	r3, [pc, #128]	@ (8002e34 <ReadResult+0xc4>)
 8002db2:	559a      	strb	r2, [r3, r6]
		for(i = 0;i < 6;i++)
 8002db4:	88fb      	ldrh	r3, [r7, #6]
 8002db6:	3301      	adds	r3, #1
 8002db8:	80fb      	strh	r3, [r7, #6]
 8002dba:	88fb      	ldrh	r3, [r7, #6]
 8002dbc:	2b05      	cmp	r3, #5
 8002dbe:	d9f1      	bls.n	8002da4 <ReadResult+0x34>
		codeid = (result[0] >> 3) + 1;
 8002dc0:	4b1c      	ldr	r3, [pc, #112]	@ (8002e34 <ReadResult+0xc4>)
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	08db      	lsrs	r3, r3, #3
 8002dc6:	b2db      	uxtb	r3, r3
 8002dc8:	3301      	adds	r3, #1
 8002dca:	b2da      	uxtb	r2, r3
 8002dcc:	4b1a      	ldr	r3, [pc, #104]	@ (8002e38 <ReadResult+0xc8>)
 8002dce:	701a      	strb	r2, [r3, #0]
		peaklevel = (result[1] >> 1) | ((result[0] & 0x07 ) << 7);
 8002dd0:	4b18      	ldr	r3, [pc, #96]	@ (8002e34 <ReadResult+0xc4>)
 8002dd2:	785b      	ldrb	r3, [r3, #1]
 8002dd4:	085b      	lsrs	r3, r3, #1
 8002dd6:	b2db      	uxtb	r3, r3
 8002dd8:	b21a      	sxth	r2, r3
 8002dda:	4b16      	ldr	r3, [pc, #88]	@ (8002e34 <ReadResult+0xc4>)
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	b21b      	sxth	r3, r3
 8002de0:	01db      	lsls	r3, r3, #7
 8002de2:	b21b      	sxth	r3, r3
 8002de4:	f403 7360 	and.w	r3, r3, #896	@ 0x380
 8002de8:	b21b      	sxth	r3, r3
 8002dea:	4313      	orrs	r3, r2
 8002dec:	b21b      	sxth	r3, r3
 8002dee:	b29a      	uxth	r2, r3
 8002df0:	4b12      	ldr	r3, [pc, #72]	@ (8002e3c <ReadResult+0xcc>)
 8002df2:	801a      	strh	r2, [r3, #0]
		peaktime = ((result[1] & 0x01) << 32) | (result[2] << 24) | (result[3] << 16) | (result[4] << 8) | result[5];
 8002df4:	4b0f      	ldr	r3, [pc, #60]	@ (8002e34 <ReadResult+0xc4>)
 8002df6:	789b      	ldrb	r3, [r3, #2]
 8002df8:	061a      	lsls	r2, r3, #24
 8002dfa:	4b0e      	ldr	r3, [pc, #56]	@ (8002e34 <ReadResult+0xc4>)
 8002dfc:	78db      	ldrb	r3, [r3, #3]
 8002dfe:	041b      	lsls	r3, r3, #16
 8002e00:	431a      	orrs	r2, r3
 8002e02:	4b0c      	ldr	r3, [pc, #48]	@ (8002e34 <ReadResult+0xc4>)
 8002e04:	791b      	ldrb	r3, [r3, #4]
 8002e06:	021b      	lsls	r3, r3, #8
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	4a0a      	ldr	r2, [pc, #40]	@ (8002e34 <ReadResult+0xc4>)
 8002e0c:	7952      	ldrb	r2, [r2, #5]
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	17da      	asrs	r2, r3, #31
 8002e12:	461c      	mov	r4, r3
 8002e14:	4615      	mov	r5, r2
 8002e16:	4b0a      	ldr	r3, [pc, #40]	@ (8002e40 <ReadResult+0xd0>)
 8002e18:	e9c3 4500 	strd	r4, r5, [r3]
		ASIC_CS_HIGH();
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	2101      	movs	r1, #1
 8002e20:	4803      	ldr	r0, [pc, #12]	@ (8002e30 <ReadResult+0xc0>)
 8002e22:	f001 fa87 	bl	8004334 <HAL_GPIO_WritePin>
		return HAL_OK;
 8002e26:	2300      	movs	r3, #0
	}
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	370c      	adds	r7, #12
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e30:	48000400 	.word	0x48000400
 8002e34:	20001350 	.word	0x20001350
 8002e38:	20001344 	.word	0x20001344
 8002e3c:	20001346 	.word	0x20001346
 8002e40:	20001348 	.word	0x20001348

08002e44 <Checksum>:
{
    return (data[0] << 8) | data[1];
}

uint16_t Checksum(uint8_t *data, uint16_t length) //
{
 8002e44:	b590      	push	{r4, r7, lr}
 8002e46:	b085      	sub	sp, #20
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
 8002e4c:	460b      	mov	r3, r1
 8002e4e:	807b      	strh	r3, [r7, #2]
	uint16_t sum;
    if(length <= 1)
 8002e50:	887b      	ldrh	r3, [r7, #2]
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	d804      	bhi.n	8002e60 <Checksum+0x1c>
    {
    	sum = (uint16_t)data[0];
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	781b      	ldrb	r3, [r3, #0]
 8002e5a:	81fb      	strh	r3, [r7, #14]
    	return sum;
 8002e5c:	89fb      	ldrh	r3, [r7, #14]
 8002e5e:	e010      	b.n	8002e82 <Checksum+0x3e>
    }
    else
    {
    	sum = (uint16_t)data[length-1]+Checksum(data, length - 1);
 8002e60:	887b      	ldrh	r3, [r7, #2]
 8002e62:	3b01      	subs	r3, #1
 8002e64:	687a      	ldr	r2, [r7, #4]
 8002e66:	4413      	add	r3, r2
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	461c      	mov	r4, r3
 8002e6c:	887b      	ldrh	r3, [r7, #2]
 8002e6e:	3b01      	subs	r3, #1
 8002e70:	b29b      	uxth	r3, r3
 8002e72:	4619      	mov	r1, r3
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	f7ff ffe5 	bl	8002e44 <Checksum>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	4423      	add	r3, r4
 8002e7e:	81fb      	strh	r3, [r7, #14]
    	return sum;
 8002e80:	89fb      	ldrh	r3, [r7, #14]
    }
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3714      	adds	r7, #20
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd90      	pop	{r4, r7, pc}
	...

08002e8c <get_current_systick>:
	}
	UART_Send_Data(tx_buffer, txlen);
}

time_t get_current_systick(void) // (s)
{
 8002e8c:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8002e90:	b083      	sub	sp, #12
 8002e92:	af00      	add	r7, sp, #0
  uint32_t high1, low;
  do
  {
    high1 = (uint32_t)(high_counter >> 32);
 8002e94:	4b17      	ldr	r3, [pc, #92]	@ (8002ef4 <get_current_systick+0x68>)
 8002e96:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002e9a:	f04f 0200 	mov.w	r2, #0
 8002e9e:	f04f 0300 	mov.w	r3, #0
 8002ea2:	002a      	movs	r2, r5
 8002ea4:	17eb      	asrs	r3, r5, #31
 8002ea6:	4613      	mov	r3, r2
 8002ea8:	607b      	str	r3, [r7, #4]
    low = TIM2->CNT;
 8002eaa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eb0:	603b      	str	r3, [r7, #0]
  } while (high1 != (uint32_t)(high_counter >> 32));
 8002eb2:	4b10      	ldr	r3, [pc, #64]	@ (8002ef4 <get_current_systick+0x68>)
 8002eb4:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002eb8:	f04f 0200 	mov.w	r2, #0
 8002ebc:	f04f 0300 	mov.w	r3, #0
 8002ec0:	002a      	movs	r2, r5
 8002ec2:	17eb      	asrs	r3, r5, #31
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d1e4      	bne.n	8002e94 <get_current_systick+0x8>
  return high_counter + low; // 643232high_counter
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	4618      	mov	r0, r3
 8002ed0:	4611      	mov	r1, r2
 8002ed2:	4b08      	ldr	r3, [pc, #32]	@ (8002ef4 <get_current_systick+0x68>)
 8002ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ed8:	eb10 0802 	adds.w	r8, r0, r2
 8002edc:	eb41 0903 	adc.w	r9, r1, r3
 8002ee0:	4642      	mov	r2, r8
 8002ee2:	464b      	mov	r3, r9
}
 8002ee4:	4610      	mov	r0, r2
 8002ee6:	4619      	mov	r1, r3
 8002ee8:	370c      	adds	r7, #12
 8002eea:	46bd      	mov	sp, r7
 8002eec:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8002ef0:	4770      	bx	lr
 8002ef2:	bf00      	nop
 8002ef4:	20001b60 	.word	0x20001b60

08002ef8 <set_base_time>:

void set_base_time(time_t timestamp) // 
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b082      	sub	sp, #8
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	e9c7 0100 	strd	r0, r1, [r7]
  base_timestamp = timestamp;
 8002f02:	4908      	ldr	r1, [pc, #32]	@ (8002f24 <set_base_time+0x2c>)
 8002f04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002f08:	e9c1 2300 	strd	r2, r3, [r1]
  base_systick = get_current_systick();
 8002f0c:	f7ff ffbe 	bl	8002e8c <get_current_systick>
 8002f10:	4602      	mov	r2, r0
 8002f12:	460b      	mov	r3, r1
 8002f14:	4904      	ldr	r1, [pc, #16]	@ (8002f28 <set_base_time+0x30>)
 8002f16:	e9c1 2300 	strd	r2, r3, [r1]
}
 8002f1a:	bf00      	nop
 8002f1c:	3708      	adds	r7, #8
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	20001b68 	.word	0x20001b68
 8002f28:	20001b70 	.word	0x20001b70

08002f2c <HAL_TIM_PeriodElapsedCallback>:
	time_buffer[rp3 - rp1 + 11] = tail & 0xFF;
	UART_Send_Data(time_buffer, txlen);
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) //5sheartcount30s
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b082      	sub	sp, #8
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
	  if (htim->Instance == TIM6)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a12      	ldr	r2, [pc, #72]	@ (8002f84 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d106      	bne.n	8002f4c <HAL_TIM_PeriodElapsedCallback+0x20>
		  heartcount++;
 8002f3e:	4b12      	ldr	r3, [pc, #72]	@ (8002f88 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8002f40:	881b      	ldrh	r3, [r3, #0]
 8002f42:	b29b      	uxth	r3, r3
 8002f44:	3301      	adds	r3, #1
 8002f46:	b29a      	uxth	r2, r3
 8002f48:	4b0f      	ldr	r3, [pc, #60]	@ (8002f88 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8002f4a:	801a      	strh	r2, [r3, #0]
	  if(heartcount >= 6)
 8002f4c:	4b0e      	ldr	r3, [pc, #56]	@ (8002f88 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8002f4e:	881b      	ldrh	r3, [r3, #0]
 8002f50:	b29b      	uxth	r3, r3
 8002f52:	2b05      	cmp	r3, #5
 8002f54:	d904      	bls.n	8002f60 <HAL_TIM_PeriodElapsedCallback+0x34>
	  {
		  Sendheart();
 8002f56:	f000 f81d 	bl	8002f94 <Sendheart>
		  heartcount = 0;
 8002f5a:	4b0b      	ldr	r3, [pc, #44]	@ (8002f88 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	801a      	strh	r2, [r3, #0]
	  }
	  if (htim->Instance == TIM7)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a09      	ldr	r2, [pc, #36]	@ (8002f8c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d108      	bne.n	8002f7c <HAL_TIM_PeriodElapsedCallback+0x50>
	  {
		  if (timer_ms_count > 0)
 8002f6a:	4b09      	ldr	r3, [pc, #36]	@ (8002f90 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d004      	beq.n	8002f7c <HAL_TIM_PeriodElapsedCallback+0x50>
			  timer_ms_count--;
 8002f72:	4b07      	ldr	r3, [pc, #28]	@ (8002f90 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	3b01      	subs	r3, #1
 8002f78:	4a05      	ldr	r2, [pc, #20]	@ (8002f90 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8002f7a:	6013      	str	r3, [r2, #0]
	  }
}
 8002f7c:	bf00      	nop
 8002f7e:	3708      	adds	r7, #8
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	40001000 	.word	0x40001000
 8002f88:	20001b7a 	.word	0x20001b7a
 8002f8c:	40001400 	.word	0x40001400
 8002f90:	20000f3c 	.word	0x20000f3c

08002f94 <Sendheart>:

void Sendheart(void) //
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0
	  uint16_t length = 14;
 8002f9a:	230e      	movs	r3, #14
 8002f9c:	80fb      	strh	r3, [r7, #6]
	  uint16_t head = HEAD;
 8002f9e:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8002fa2:	80bb      	strh	r3, [r7, #4]
	  uint16_t tail = TAIL;
 8002fa4:	f647 63fe 	movw	r3, #32510	@ 0x7efe
 8002fa8:	807b      	strh	r3, [r7, #2]
	  hearttx[0] = (head >> 8) & 0xFF;
 8002faa:	88bb      	ldrh	r3, [r7, #4]
 8002fac:	0a1b      	lsrs	r3, r3, #8
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	b2da      	uxtb	r2, r3
 8002fb2:	4b27      	ldr	r3, [pc, #156]	@ (8003050 <Sendheart+0xbc>)
 8002fb4:	701a      	strb	r2, [r3, #0]
	  hearttx[1] = head & 0xFF;
 8002fb6:	88bb      	ldrh	r3, [r7, #4]
 8002fb8:	b2da      	uxtb	r2, r3
 8002fba:	4b25      	ldr	r3, [pc, #148]	@ (8003050 <Sendheart+0xbc>)
 8002fbc:	705a      	strb	r2, [r3, #1]
	  hearttx[2] = version;
 8002fbe:	4b25      	ldr	r3, [pc, #148]	@ (8003054 <Sendheart+0xc0>)
 8002fc0:	781a      	ldrb	r2, [r3, #0]
 8002fc2:	4b23      	ldr	r3, [pc, #140]	@ (8003050 <Sendheart+0xbc>)
 8002fc4:	709a      	strb	r2, [r3, #2]
	  hearttx[3] = (receivercode >> 8) & 0xFF;
 8002fc6:	4b24      	ldr	r3, [pc, #144]	@ (8003058 <Sendheart+0xc4>)
 8002fc8:	881b      	ldrh	r3, [r3, #0]
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	0a1b      	lsrs	r3, r3, #8
 8002fce:	b29b      	uxth	r3, r3
 8002fd0:	b2da      	uxtb	r2, r3
 8002fd2:	4b1f      	ldr	r3, [pc, #124]	@ (8003050 <Sendheart+0xbc>)
 8002fd4:	70da      	strb	r2, [r3, #3]
	  hearttx[4] = receivercode & 0xFF;
 8002fd6:	4b20      	ldr	r3, [pc, #128]	@ (8003058 <Sendheart+0xc4>)
 8002fd8:	881b      	ldrh	r3, [r3, #0]
 8002fda:	b29b      	uxth	r3, r3
 8002fdc:	b2da      	uxtb	r2, r3
 8002fde:	4b1c      	ldr	r3, [pc, #112]	@ (8003050 <Sendheart+0xbc>)
 8002fe0:	711a      	strb	r2, [r3, #4]
	  hearttx[5] = 0x01;
 8002fe2:	4b1b      	ldr	r3, [pc, #108]	@ (8003050 <Sendheart+0xbc>)
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	715a      	strb	r2, [r3, #5]
	  hearttx[6] = 0x00;
 8002fe8:	4b19      	ldr	r3, [pc, #100]	@ (8003050 <Sendheart+0xbc>)
 8002fea:	2200      	movs	r2, #0
 8002fec:	719a      	strb	r2, [r3, #6]
	  hearttx[7] = 0x02;
 8002fee:	4b18      	ldr	r3, [pc, #96]	@ (8003050 <Sendheart+0xbc>)
 8002ff0:	2202      	movs	r2, #2
 8002ff2:	71da      	strb	r2, [r3, #7]
	  hearttx[8] = state;
 8002ff4:	4b19      	ldr	r3, [pc, #100]	@ (800305c <Sendheart+0xc8>)
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	b2da      	uxtb	r2, r3
 8002ffa:	4b15      	ldr	r3, [pc, #84]	@ (8003050 <Sendheart+0xbc>)
 8002ffc:	721a      	strb	r2, [r3, #8]
	  hearttx[9] = (uint8_t)sampling_ready;
 8002ffe:	4b18      	ldr	r3, [pc, #96]	@ (8003060 <Sendheart+0xcc>)
 8003000:	881b      	ldrh	r3, [r3, #0]
 8003002:	b29b      	uxth	r3, r3
 8003004:	b2da      	uxtb	r2, r3
 8003006:	4b12      	ldr	r3, [pc, #72]	@ (8003050 <Sendheart+0xbc>)
 8003008:	725a      	strb	r2, [r3, #9]
	  uint16_t SUM = Checksum(&hearttx[2], 8);
 800300a:	2108      	movs	r1, #8
 800300c:	4815      	ldr	r0, [pc, #84]	@ (8003064 <Sendheart+0xd0>)
 800300e:	f7ff ff19 	bl	8002e44 <Checksum>
 8003012:	4603      	mov	r3, r0
 8003014:	803b      	strh	r3, [r7, #0]
	  hearttx[10] = (SUM >> 8) & 0xFF;
 8003016:	883b      	ldrh	r3, [r7, #0]
 8003018:	0a1b      	lsrs	r3, r3, #8
 800301a:	b29b      	uxth	r3, r3
 800301c:	b2da      	uxtb	r2, r3
 800301e:	4b0c      	ldr	r3, [pc, #48]	@ (8003050 <Sendheart+0xbc>)
 8003020:	729a      	strb	r2, [r3, #10]
	  hearttx[11] = SUM & 0xFF;
 8003022:	883b      	ldrh	r3, [r7, #0]
 8003024:	b2da      	uxtb	r2, r3
 8003026:	4b0a      	ldr	r3, [pc, #40]	@ (8003050 <Sendheart+0xbc>)
 8003028:	72da      	strb	r2, [r3, #11]
	  hearttx[12] = (tail >> 8) & 0xFF;
 800302a:	887b      	ldrh	r3, [r7, #2]
 800302c:	0a1b      	lsrs	r3, r3, #8
 800302e:	b29b      	uxth	r3, r3
 8003030:	b2da      	uxtb	r2, r3
 8003032:	4b07      	ldr	r3, [pc, #28]	@ (8003050 <Sendheart+0xbc>)
 8003034:	731a      	strb	r2, [r3, #12]
	  hearttx[13] = tail & 0xFF;
 8003036:	887b      	ldrh	r3, [r7, #2]
 8003038:	b2da      	uxtb	r2, r3
 800303a:	4b05      	ldr	r3, [pc, #20]	@ (8003050 <Sendheart+0xbc>)
 800303c:	735a      	strb	r2, [r3, #13]
	  UART_Send_Data(hearttx, length);
 800303e:	88fb      	ldrh	r3, [r7, #6]
 8003040:	4619      	mov	r1, r3
 8003042:	4803      	ldr	r0, [pc, #12]	@ (8003050 <Sendheart+0xbc>)
 8003044:	f000 fabe 	bl	80035c4 <UART_Send_Data>
}
 8003048:	bf00      	nop
 800304a:	3708      	adds	r7, #8
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}
 8003050:	20002c9c 	.word	0x20002c9c
 8003054:	20000028 	.word	0x20000028
 8003058:	2000002a 	.word	0x2000002a
 800305c:	20001b78 	.word	0x20001b78
 8003060:	2000002c 	.word	0x2000002c
 8003064:	20002c9e 	.word	0x20002c9e

08003068 <Send_Data>:

void Send_Data(void) // 
{
 8003068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800306c:	b087      	sub	sp, #28
 800306e:	af00      	add	r7, sp, #0
	  uint16_t head = HEAD;
 8003070:	f64a 2455 	movw	r4, #43605	@ 0xaa55
 8003074:	82bc      	strh	r4, [r7, #20]
	  uint16_t tail = TAIL;
 8003076:	f647 64fe 	movw	r4, #32510	@ 0x7efe
 800307a:	827c      	strh	r4, [r7, #18]
	  datatx[0] = (head >> 8) & 0xFF;
 800307c:	8abc      	ldrh	r4, [r7, #20]
 800307e:	0a24      	lsrs	r4, r4, #8
 8003080:	b2a4      	uxth	r4, r4
 8003082:	b2e5      	uxtb	r5, r4
 8003084:	4c47      	ldr	r4, [pc, #284]	@ (80031a4 <Send_Data+0x13c>)
 8003086:	7025      	strb	r5, [r4, #0]
	  datatx[1] = head & 0xFF;
 8003088:	8abc      	ldrh	r4, [r7, #20]
 800308a:	b2e5      	uxtb	r5, r4
 800308c:	4c45      	ldr	r4, [pc, #276]	@ (80031a4 <Send_Data+0x13c>)
 800308e:	7065      	strb	r5, [r4, #1]
	  datatx[2] = version;
 8003090:	4c45      	ldr	r4, [pc, #276]	@ (80031a8 <Send_Data+0x140>)
 8003092:	7825      	ldrb	r5, [r4, #0]
 8003094:	4c43      	ldr	r4, [pc, #268]	@ (80031a4 <Send_Data+0x13c>)
 8003096:	70a5      	strb	r5, [r4, #2]
	  datatx[3] = (receivercode >> 8) & 0xFF;
 8003098:	4c44      	ldr	r4, [pc, #272]	@ (80031ac <Send_Data+0x144>)
 800309a:	8824      	ldrh	r4, [r4, #0]
 800309c:	b2a4      	uxth	r4, r4
 800309e:	0a24      	lsrs	r4, r4, #8
 80030a0:	b2a4      	uxth	r4, r4
 80030a2:	b2e5      	uxtb	r5, r4
 80030a4:	4c3f      	ldr	r4, [pc, #252]	@ (80031a4 <Send_Data+0x13c>)
 80030a6:	70e5      	strb	r5, [r4, #3]
	  datatx[4] = receivercode & 0xFF;
 80030a8:	4c40      	ldr	r4, [pc, #256]	@ (80031ac <Send_Data+0x144>)
 80030aa:	8824      	ldrh	r4, [r4, #0]
 80030ac:	b2a4      	uxth	r4, r4
 80030ae:	b2e5      	uxtb	r5, r4
 80030b0:	4c3c      	ldr	r4, [pc, #240]	@ (80031a4 <Send_Data+0x13c>)
 80030b2:	7125      	strb	r5, [r4, #4]
	  datatx[5] = 0x01;
 80030b4:	4c3b      	ldr	r4, [pc, #236]	@ (80031a4 <Send_Data+0x13c>)
 80030b6:	2501      	movs	r5, #1
 80030b8:	7165      	strb	r5, [r4, #5]
	  datatx[6] = 0x02;
 80030ba:	4c3a      	ldr	r4, [pc, #232]	@ (80031a4 <Send_Data+0x13c>)
 80030bc:	2502      	movs	r5, #2
 80030be:	71a5      	strb	r5, [r4, #6]
	  datatx[7] = 0x0B;
 80030c0:	4c38      	ldr	r4, [pc, #224]	@ (80031a4 <Send_Data+0x13c>)
 80030c2:	250b      	movs	r5, #11
 80030c4:	71e5      	strb	r5, [r4, #7]
	  datatx[8] = codeid;
 80030c6:	4c3a      	ldr	r4, [pc, #232]	@ (80031b0 <Send_Data+0x148>)
 80030c8:	7825      	ldrb	r5, [r4, #0]
 80030ca:	4c36      	ldr	r4, [pc, #216]	@ (80031a4 <Send_Data+0x13c>)
 80030cc:	7225      	strb	r5, [r4, #8]
	  datatx[9] = (peaklevel >> 8) & 0xFF;
 80030ce:	4c39      	ldr	r4, [pc, #228]	@ (80031b4 <Send_Data+0x14c>)
 80030d0:	8824      	ldrh	r4, [r4, #0]
 80030d2:	0a24      	lsrs	r4, r4, #8
 80030d4:	b2a4      	uxth	r4, r4
 80030d6:	b2e5      	uxtb	r5, r4
 80030d8:	4c32      	ldr	r4, [pc, #200]	@ (80031a4 <Send_Data+0x13c>)
 80030da:	7265      	strb	r5, [r4, #9]
	  datatx[10] = peaklevel & 0xFF;
 80030dc:	4c35      	ldr	r4, [pc, #212]	@ (80031b4 <Send_Data+0x14c>)
 80030de:	8824      	ldrh	r4, [r4, #0]
 80030e0:	b2e5      	uxtb	r5, r4
 80030e2:	4c30      	ldr	r4, [pc, #192]	@ (80031a4 <Send_Data+0x13c>)
 80030e4:	72a5      	strb	r5, [r4, #10]
	  time_t datatime = base_timestamp + peaktime - base_systick;
 80030e6:	4c34      	ldr	r4, [pc, #208]	@ (80031b8 <Send_Data+0x150>)
 80030e8:	e9d4 4500 	ldrd	r4, r5, [r4]
 80030ec:	46a0      	mov	r8, r4
 80030ee:	46a9      	mov	r9, r5
 80030f0:	4c32      	ldr	r4, [pc, #200]	@ (80031bc <Send_Data+0x154>)
 80030f2:	e9d4 4500 	ldrd	r4, r5, [r4]
 80030f6:	eb18 0004 	adds.w	r0, r8, r4
 80030fa:	eb49 0105 	adc.w	r1, r9, r5
 80030fe:	4c30      	ldr	r4, [pc, #192]	@ (80031c0 <Send_Data+0x158>)
 8003100:	e9d4 4500 	ldrd	r4, r5, [r4]
 8003104:	ebb0 0a04 	subs.w	sl, r0, r4
 8003108:	eb61 0b05 	sbc.w	fp, r1, r5
 800310c:	e9c7 ab02 	strd	sl, fp, [r7, #8]
	  for(uint16_t i = 0;i < 8;i++)
 8003110:	2100      	movs	r1, #0
 8003112:	82f9      	strh	r1, [r7, #22]
 8003114:	e01d      	b.n	8003152 <Send_Data+0xea>
		  datatx[i + 11] = (datatime >> (56 - 8 * i)) & 0xFF;
 8003116:	8af9      	ldrh	r1, [r7, #22]
 8003118:	f1c1 0107 	rsb	r1, r1, #7
 800311c:	00cc      	lsls	r4, r1, #3
 800311e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003122:	f1c4 0620 	rsb	r6, r4, #32
 8003126:	f1b4 0520 	subs.w	r5, r4, #32
 800312a:	fa20 f204 	lsr.w	r2, r0, r4
 800312e:	fa01 f606 	lsl.w	r6, r1, r6
 8003132:	ea42 0206 	orr.w	r2, r2, r6
 8003136:	d402      	bmi.n	800313e <Send_Data+0xd6>
 8003138:	fa41 f505 	asr.w	r5, r1, r5
 800313c:	432a      	orrs	r2, r5
 800313e:	fa41 f304 	asr.w	r3, r1, r4
 8003142:	8af9      	ldrh	r1, [r7, #22]
 8003144:	310b      	adds	r1, #11
 8003146:	b2d4      	uxtb	r4, r2
 8003148:	4816      	ldr	r0, [pc, #88]	@ (80031a4 <Send_Data+0x13c>)
 800314a:	5444      	strb	r4, [r0, r1]
	  for(uint16_t i = 0;i < 8;i++)
 800314c:	8af9      	ldrh	r1, [r7, #22]
 800314e:	3101      	adds	r1, #1
 8003150:	82f9      	strh	r1, [r7, #22]
 8003152:	8af9      	ldrh	r1, [r7, #22]
 8003154:	2907      	cmp	r1, #7
 8003156:	d9de      	bls.n	8003116 <Send_Data+0xae>
	  uint16_t SUM = Checksum(&datatx[2], 17);
 8003158:	2111      	movs	r1, #17
 800315a:	481a      	ldr	r0, [pc, #104]	@ (80031c4 <Send_Data+0x15c>)
 800315c:	f7ff fe72 	bl	8002e44 <Checksum>
 8003160:	4603      	mov	r3, r0
 8003162:	80fb      	strh	r3, [r7, #6]
	  datatx[19] = (SUM >> 8) & 0xFF;
 8003164:	88fb      	ldrh	r3, [r7, #6]
 8003166:	0a1b      	lsrs	r3, r3, #8
 8003168:	b29b      	uxth	r3, r3
 800316a:	b2da      	uxtb	r2, r3
 800316c:	4b0d      	ldr	r3, [pc, #52]	@ (80031a4 <Send_Data+0x13c>)
 800316e:	74da      	strb	r2, [r3, #19]
	  datatx[20] = SUM & 0xFF;
 8003170:	88fb      	ldrh	r3, [r7, #6]
 8003172:	b2da      	uxtb	r2, r3
 8003174:	4b0b      	ldr	r3, [pc, #44]	@ (80031a4 <Send_Data+0x13c>)
 8003176:	751a      	strb	r2, [r3, #20]
	  datatx[21] = (tail >> 8) & 0xFF;
 8003178:	8a7b      	ldrh	r3, [r7, #18]
 800317a:	0a1b      	lsrs	r3, r3, #8
 800317c:	b29b      	uxth	r3, r3
 800317e:	b2da      	uxtb	r2, r3
 8003180:	4b08      	ldr	r3, [pc, #32]	@ (80031a4 <Send_Data+0x13c>)
 8003182:	755a      	strb	r2, [r3, #21]
	  datatx[22] = tail & 0xFF;
 8003184:	8a7b      	ldrh	r3, [r7, #18]
 8003186:	b2da      	uxtb	r2, r3
 8003188:	4b06      	ldr	r3, [pc, #24]	@ (80031a4 <Send_Data+0x13c>)
 800318a:	759a      	strb	r2, [r3, #22]
	  UART_Send_Data(datatx, transmitlength);
 800318c:	4b0e      	ldr	r3, [pc, #56]	@ (80031c8 <Send_Data+0x160>)
 800318e:	881b      	ldrh	r3, [r3, #0]
 8003190:	4619      	mov	r1, r3
 8003192:	4804      	ldr	r0, [pc, #16]	@ (80031a4 <Send_Data+0x13c>)
 8003194:	f000 fa16 	bl	80035c4 <UART_Send_Data>
}
 8003198:	bf00      	nop
 800319a:	371c      	adds	r7, #28
 800319c:	46bd      	mov	sp, r7
 800319e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80031a2:	bf00      	nop
 80031a4:	20001b7c 	.word	0x20001b7c
 80031a8:	20000028 	.word	0x20000028
 80031ac:	2000002a 	.word	0x2000002a
 80031b0:	20001344 	.word	0x20001344
 80031b4:	20001346 	.word	0x20001346
 80031b8:	20001b68 	.word	0x20001b68
 80031bc:	20001348 	.word	0x20001348
 80031c0:	20001b70 	.word	0x20001b70
 80031c4:	20001b7e 	.word	0x20001b7e
 80031c8:	2000002e 	.word	0x2000002e

080031cc <maintain_processing_buffer>:

void maintain_processing_buffer(void) //512512
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b084      	sub	sp, #16
 80031d0:	af00      	add	r7, sp, #0
	uint8_t *address = processing_buffer;
 80031d2:	4b1a      	ldr	r3, [pc, #104]	@ (800323c <maintain_processing_buffer+0x70>)
 80031d4:	60fb      	str	r3, [r7, #12]
    if (wp - address > BUF_SIZE/2 && rp != processing_buffer)
 80031d6:	4b1a      	ldr	r3, [pc, #104]	@ (8003240 <maintain_processing_buffer+0x74>)
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031e2:	dd26      	ble.n	8003232 <maintain_processing_buffer+0x66>
 80031e4:	4b17      	ldr	r3, [pc, #92]	@ (8003244 <maintain_processing_buffer+0x78>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a14      	ldr	r2, [pc, #80]	@ (800323c <maintain_processing_buffer+0x70>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d021      	beq.n	8003232 <maintain_processing_buffer+0x66>
    {
        uint16_t move_len = rp - processing_buffer;
 80031ee:	4b15      	ldr	r3, [pc, #84]	@ (8003244 <maintain_processing_buffer+0x78>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a12      	ldr	r2, [pc, #72]	@ (800323c <maintain_processing_buffer+0x70>)
 80031f4:	1a9b      	subs	r3, r3, r2
 80031f6:	817b      	strh	r3, [r7, #10]
 80031f8:	2310      	movs	r3, #16
 80031fa:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Base Priority register.
  \param [in]    basePri  Base Priority value to set
 */
__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	f383 8811 	msr	BASEPRI, r3
}
 8003202:	bf00      	nop
        __set_BASEPRI(1 << 4);
        memmove(processing_buffer, rp, move_len);
 8003204:	4b0f      	ldr	r3, [pc, #60]	@ (8003244 <maintain_processing_buffer+0x78>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	897a      	ldrh	r2, [r7, #10]
 800320a:	4619      	mov	r1, r3
 800320c:	480b      	ldr	r0, [pc, #44]	@ (800323c <maintain_processing_buffer+0x70>)
 800320e:	f00b f9f6 	bl	800e5fe <memmove>
        wp = wp - move_len;
 8003212:	4b0b      	ldr	r3, [pc, #44]	@ (8003240 <maintain_processing_buffer+0x74>)
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	897b      	ldrh	r3, [r7, #10]
 8003218:	425b      	negs	r3, r3
 800321a:	4413      	add	r3, r2
 800321c:	4a08      	ldr	r2, [pc, #32]	@ (8003240 <maintain_processing_buffer+0x74>)
 800321e:	6013      	str	r3, [r2, #0]
        rp = processing_buffer;
 8003220:	4b08      	ldr	r3, [pc, #32]	@ (8003244 <maintain_processing_buffer+0x78>)
 8003222:	4a06      	ldr	r2, [pc, #24]	@ (800323c <maintain_processing_buffer+0x70>)
 8003224:	601a      	str	r2, [r3, #0]
 8003226:	2300      	movs	r3, #0
 8003228:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	f383 8811 	msr	BASEPRI, r3
}
 8003230:	bf00      	nop
        __set_BASEPRI(0);
    }
}
 8003232:	bf00      	nop
 8003234:	3710      	adds	r7, #16
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}
 800323a:	bf00      	nop
 800323c:	20001358 	.word	0x20001358
 8003240:	20000020 	.word	0x20000020
 8003244:	20000024 	.word	0x20000024

08003248 <GPS_message_process>:
	uint16_t length = 14;
	UART_Send_Data(error_buffer, length);
}

Timing_Status GPS_message_process(uint8_t *time)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b088      	sub	sp, #32
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
	while (wp > rp)
 8003250:	e093      	b.n	800337a <GPS_message_process+0x132>
	{
		if(*rp == '$')
 8003252:	4b50      	ldr	r3, [pc, #320]	@ (8003394 <GPS_message_process+0x14c>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	781b      	ldrb	r3, [r3, #0]
 8003258:	2b24      	cmp	r3, #36	@ 0x24
 800325a:	f040 8089 	bne.w	8003370 <GPS_message_process+0x128>
		{
			uint8_t str1[6] = "$GPRMC";
 800325e:	4a4e      	ldr	r2, [pc, #312]	@ (8003398 <GPS_message_process+0x150>)
 8003260:	f107 0318 	add.w	r3, r7, #24
 8003264:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003268:	6018      	str	r0, [r3, #0]
 800326a:	3304      	adds	r3, #4
 800326c:	8019      	strh	r1, [r3, #0]
			uint8_t str2[6] = "$GNRMC";
 800326e:	4a4b      	ldr	r2, [pc, #300]	@ (800339c <GPS_message_process+0x154>)
 8003270:	f107 0310 	add.w	r3, r7, #16
 8003274:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003278:	6018      	str	r0, [r3, #0]
 800327a:	3304      	adds	r3, #4
 800327c:	8019      	strh	r1, [r3, #0]
			if(strncmp(rp, str1, 6) == 0 || strncmp(rp, str2, 6) == 0)
 800327e:	4b45      	ldr	r3, [pc, #276]	@ (8003394 <GPS_message_process+0x14c>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f107 0118 	add.w	r1, r7, #24
 8003286:	2206      	movs	r2, #6
 8003288:	4618      	mov	r0, r3
 800328a:	f00b f9da 	bl	800e642 <strncmp>
 800328e:	4603      	mov	r3, r0
 8003290:	2b00      	cmp	r3, #0
 8003292:	d00a      	beq.n	80032aa <GPS_message_process+0x62>
 8003294:	4b3f      	ldr	r3, [pc, #252]	@ (8003394 <GPS_message_process+0x14c>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f107 0110 	add.w	r1, r7, #16
 800329c:	2206      	movs	r2, #6
 800329e:	4618      	mov	r0, r3
 80032a0:	f00b f9cf 	bl	800e642 <strncmp>
 80032a4:	4603      	mov	r3, r0
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d15c      	bne.n	8003364 <GPS_message_process+0x11c>
			{
				rp2 = rp + 6;
 80032aa:	4b3a      	ldr	r3, [pc, #232]	@ (8003394 <GPS_message_process+0x14c>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	3306      	adds	r3, #6
 80032b0:	4a3b      	ldr	r2, [pc, #236]	@ (80033a0 <GPS_message_process+0x158>)
 80032b2:	6013      	str	r3, [r2, #0]
				uint8_t str3[2] = ",,";
 80032b4:	f642 432c 	movw	r3, #11308	@ 0x2c2c
 80032b8:	81bb      	strh	r3, [r7, #12]
				if(strncmp(rp2, str3, 2) == 0)
 80032ba:	4b39      	ldr	r3, [pc, #228]	@ (80033a0 <GPS_message_process+0x158>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f107 010c 	add.w	r1, r7, #12
 80032c2:	2202      	movs	r2, #2
 80032c4:	4618      	mov	r0, r3
 80032c6:	f00b f9bc 	bl	800e642 <strncmp>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d105      	bne.n	80032dc <GPS_message_process+0x94>
					rp++;
 80032d0:	4b30      	ldr	r3, [pc, #192]	@ (8003394 <GPS_message_process+0x14c>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	3301      	adds	r3, #1
 80032d6:	4a2f      	ldr	r2, [pc, #188]	@ (8003394 <GPS_message_process+0x14c>)
 80032d8:	6013      	str	r3, [r2, #0]
			{
 80032da:	e04e      	b.n	800337a <GPS_message_process+0x132>
				else
				{
					volatile uint16_t count = 0;
 80032dc:	2300      	movs	r3, #0
 80032de:	817b      	strh	r3, [r7, #10]
					rp1 = rp;
 80032e0:	4b2c      	ldr	r3, [pc, #176]	@ (8003394 <GPS_message_process+0x14c>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a2f      	ldr	r2, [pc, #188]	@ (80033a4 <GPS_message_process+0x15c>)
 80032e6:	6013      	str	r3, [r2, #0]
					rp = wp;
 80032e8:	4b2f      	ldr	r3, [pc, #188]	@ (80033a8 <GPS_message_process+0x160>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a29      	ldr	r2, [pc, #164]	@ (8003394 <GPS_message_process+0x14c>)
 80032ee:	6013      	str	r3, [r2, #0]
					memcpy(&time[6], rp1 + 7, 6);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	1d98      	adds	r0, r3, #6
 80032f4:	4b2b      	ldr	r3, [pc, #172]	@ (80033a4 <GPS_message_process+0x15c>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	3307      	adds	r3, #7
 80032fa:	2206      	movs	r2, #6
 80032fc:	4619      	mov	r1, r3
 80032fe:	f00b ffce 	bl	800f29e <memcpy>
					memcpy(&time[12], rp1 + 14, 2);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	330c      	adds	r3, #12
 8003306:	4a27      	ldr	r2, [pc, #156]	@ (80033a4 <GPS_message_process+0x15c>)
 8003308:	6812      	ldr	r2, [r2, #0]
 800330a:	320e      	adds	r2, #14
 800330c:	8812      	ldrh	r2, [r2, #0]
 800330e:	b292      	uxth	r2, r2
 8003310:	801a      	strh	r2, [r3, #0]
					while(rp1 < wp)
 8003312:	e012      	b.n	800333a <GPS_message_process+0xf2>
					{
						if(*rp1 == ',')
 8003314:	4b23      	ldr	r3, [pc, #140]	@ (80033a4 <GPS_message_process+0x15c>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	781b      	ldrb	r3, [r3, #0]
 800331a:	2b2c      	cmp	r3, #44	@ 0x2c
 800331c:	d104      	bne.n	8003328 <GPS_message_process+0xe0>
							count++;
 800331e:	897b      	ldrh	r3, [r7, #10]
 8003320:	b29b      	uxth	r3, r3
 8003322:	3301      	adds	r3, #1
 8003324:	b29b      	uxth	r3, r3
 8003326:	817b      	strh	r3, [r7, #10]
						if(count == 9)
 8003328:	897b      	ldrh	r3, [r7, #10]
 800332a:	b29b      	uxth	r3, r3
 800332c:	2b09      	cmp	r3, #9
 800332e:	d00b      	beq.n	8003348 <GPS_message_process+0x100>
							break;
						rp1++;
 8003330:	4b1c      	ldr	r3, [pc, #112]	@ (80033a4 <GPS_message_process+0x15c>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	3301      	adds	r3, #1
 8003336:	4a1b      	ldr	r2, [pc, #108]	@ (80033a4 <GPS_message_process+0x15c>)
 8003338:	6013      	str	r3, [r2, #0]
					while(rp1 < wp)
 800333a:	4b1a      	ldr	r3, [pc, #104]	@ (80033a4 <GPS_message_process+0x15c>)
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	4b1a      	ldr	r3, [pc, #104]	@ (80033a8 <GPS_message_process+0x160>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	429a      	cmp	r2, r3
 8003344:	d3e6      	bcc.n	8003314 <GPS_message_process+0xcc>
 8003346:	e000      	b.n	800334a <GPS_message_process+0x102>
							break;
 8003348:	bf00      	nop
					}
					memcpy(time, rp1 + 1, 6);
 800334a:	4b16      	ldr	r3, [pc, #88]	@ (80033a4 <GPS_message_process+0x15c>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	3301      	adds	r3, #1
 8003350:	2206      	movs	r2, #6
 8003352:	4619      	mov	r1, r3
 8003354:	6878      	ldr	r0, [r7, #4]
 8003356:	f00b ffa2 	bl	800f29e <memcpy>
					data_ready = 0;
 800335a:	4b14      	ldr	r3, [pc, #80]	@ (80033ac <GPS_message_process+0x164>)
 800335c:	2200      	movs	r2, #0
 800335e:	801a      	strh	r2, [r3, #0]
					return Timing_OK;
 8003360:	2300      	movs	r3, #0
 8003362:	e012      	b.n	800338a <GPS_message_process+0x142>
				}
			}
			else
				rp++;
 8003364:	4b0b      	ldr	r3, [pc, #44]	@ (8003394 <GPS_message_process+0x14c>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	3301      	adds	r3, #1
 800336a:	4a0a      	ldr	r2, [pc, #40]	@ (8003394 <GPS_message_process+0x14c>)
 800336c:	6013      	str	r3, [r2, #0]
 800336e:	e004      	b.n	800337a <GPS_message_process+0x132>
		}
		else
			rp++;
 8003370:	4b08      	ldr	r3, [pc, #32]	@ (8003394 <GPS_message_process+0x14c>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	3301      	adds	r3, #1
 8003376:	4a07      	ldr	r2, [pc, #28]	@ (8003394 <GPS_message_process+0x14c>)
 8003378:	6013      	str	r3, [r2, #0]
	while (wp > rp)
 800337a:	4b0b      	ldr	r3, [pc, #44]	@ (80033a8 <GPS_message_process+0x160>)
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	4b05      	ldr	r3, [pc, #20]	@ (8003394 <GPS_message_process+0x14c>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	429a      	cmp	r2, r3
 8003384:	f63f af65 	bhi.w	8003252 <GPS_message_process+0xa>
	}
	return Timing_ERROR;
 8003388:	2301      	movs	r3, #1
}
 800338a:	4618      	mov	r0, r3
 800338c:	3720      	adds	r7, #32
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	20000024 	.word	0x20000024
 8003398:	08013090 	.word	0x08013090
 800339c:	08013098 	.word	0x08013098
 80033a0:	20001b5c 	.word	0x20001b5c
 80033a4:	20001b58 	.word	0x20001b58
 80033a8:	20000020 	.word	0x20000020
 80033ac:	20000a96 	.word	0x20000a96

080033b0 <calculate>:

int calculate(uint16_t *data)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
    return data[0] * 10 + data[1];
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	881b      	ldrh	r3, [r3, #0]
 80033bc:	461a      	mov	r2, r3
 80033be:	4613      	mov	r3, r2
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	4413      	add	r3, r2
 80033c4:	005b      	lsls	r3, r3, #1
 80033c6:	461a      	mov	r2, r3
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	3302      	adds	r3, #2
 80033cc:	881b      	ldrh	r3, [r3, #0]
 80033ce:	4413      	add	r3, r2
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	370c      	adds	r7, #12
 80033d4:	46bd      	mov	sp, r7
 80033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033da:	4770      	bx	lr

080033dc <standard_to_stamp>:

time_t standard_to_stamp(uint8_t *time)
{
 80033dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80033e0:	b0a4      	sub	sp, #144	@ 0x90
 80033e2:	af00      	add	r7, sp, #0
 80033e4:	6278      	str	r0, [r7, #36]	@ 0x24
    struct tm stm;
    int year, mon, mday, hour, min, sec, ms;
    uint16_t number[14];
    for(uint16_t i = 0;i < 14;i++)
 80033e6:	2300      	movs	r3, #0
 80033e8:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 80033ec:	e015      	b.n	800341a <standard_to_stamp+0x3e>
        number[i] = time[i] - '0';
 80033ee:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80033f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033f4:	4413      	add	r3, r2
 80033f6:	781b      	ldrb	r3, [r3, #0]
 80033f8:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80033fc:	3b30      	subs	r3, #48	@ 0x30
 80033fe:	b299      	uxth	r1, r3
 8003400:	0053      	lsls	r3, r2, #1
 8003402:	3370      	adds	r3, #112	@ 0x70
 8003404:	f107 0220 	add.w	r2, r7, #32
 8003408:	4413      	add	r3, r2
 800340a:	460a      	mov	r2, r1
 800340c:	f823 2c68 	strh.w	r2, [r3, #-104]
    for(uint16_t i = 0;i < 14;i++)
 8003410:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8003414:	3301      	adds	r3, #1
 8003416:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800341a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800341e:	2b0d      	cmp	r3, #13
 8003420:	d9e5      	bls.n	80033ee <standard_to_stamp+0x12>
    year = calculate(&number[4]);
 8003422:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003426:	3308      	adds	r3, #8
 8003428:	4618      	mov	r0, r3
 800342a:	f7ff ffc1 	bl	80033b0 <calculate>
 800342e:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
    mon = calculate(&number[2]);
 8003432:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003436:	3304      	adds	r3, #4
 8003438:	4618      	mov	r0, r3
 800343a:	f7ff ffb9 	bl	80033b0 <calculate>
 800343e:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    mday = calculate(&number[0]);
 8003442:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003446:	4618      	mov	r0, r3
 8003448:	f7ff ffb2 	bl	80033b0 <calculate>
 800344c:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    hour = calculate(&number[6]);
 8003450:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003454:	330c      	adds	r3, #12
 8003456:	4618      	mov	r0, r3
 8003458:	f7ff ffaa 	bl	80033b0 <calculate>
 800345c:	67f8      	str	r0, [r7, #124]	@ 0x7c
    min = calculate(&number[8]);
 800345e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003462:	3310      	adds	r3, #16
 8003464:	4618      	mov	r0, r3
 8003466:	f7ff ffa3 	bl	80033b0 <calculate>
 800346a:	67b8      	str	r0, [r7, #120]	@ 0x78
    sec = calculate(&number[10]);
 800346c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003470:	3314      	adds	r3, #20
 8003472:	4618      	mov	r0, r3
 8003474:	f7ff ff9c 	bl	80033b0 <calculate>
 8003478:	6778      	str	r0, [r7, #116]	@ 0x74
    ms = calculate(&number[12]);
 800347a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800347e:	3318      	adds	r3, #24
 8003480:	4618      	mov	r0, r3
 8003482:	f7ff ff95 	bl	80033b0 <calculate>
 8003486:	6738      	str	r0, [r7, #112]	@ 0x70
    memset(&stm, 0, sizeof(stm));
 8003488:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800348c:	2224      	movs	r2, #36	@ 0x24
 800348e:	2100      	movs	r1, #0
 8003490:	4618      	mov	r0, r3
 8003492:	f00b f8ce 	bl	800e632 <memset>
    stm.tm_year = year + 100;
 8003496:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800349a:	3364      	adds	r3, #100	@ 0x64
 800349c:	65bb      	str	r3, [r7, #88]	@ 0x58
    stm.tm_mon = mon - 1;
 800349e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80034a2:	3b01      	subs	r3, #1
 80034a4:	657b      	str	r3, [r7, #84]	@ 0x54
    stm.tm_mday = mday;
 80034a6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80034aa:	653b      	str	r3, [r7, #80]	@ 0x50
    stm.tm_hour = hour;
 80034ac:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80034ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
    stm.tm_min = min;
 80034b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80034b2:	64bb      	str	r3, [r7, #72]	@ 0x48
    stm.tm_sec = sec;
 80034b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80034b6:	647b      	str	r3, [r7, #68]	@ 0x44
    time_t systic = mktime(&stm);
 80034b8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80034bc:	4618      	mov	r0, r3
 80034be:	f00b f9bd 	bl	800e83c <mktime>
 80034c2:	e9c7 011a 	strd	r0, r1, [r7, #104]	@ 0x68
    systic = systic*1000000 + ms*10000;
 80034c6:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 80034ca:	4622      	mov	r2, r4
 80034cc:	462b      	mov	r3, r5
 80034ce:	f04f 0000 	mov.w	r0, #0
 80034d2:	f04f 0100 	mov.w	r1, #0
 80034d6:	0159      	lsls	r1, r3, #5
 80034d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80034dc:	0150      	lsls	r0, r2, #5
 80034de:	4602      	mov	r2, r0
 80034e0:	460b      	mov	r3, r1
 80034e2:	ebb2 0804 	subs.w	r8, r2, r4
 80034e6:	eb63 0905 	sbc.w	r9, r3, r5
 80034ea:	f04f 0200 	mov.w	r2, #0
 80034ee:	f04f 0300 	mov.w	r3, #0
 80034f2:	ea4f 2349 	mov.w	r3, r9, lsl #9
 80034f6:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 80034fa:	ea4f 2248 	mov.w	r2, r8, lsl #9
 80034fe:	4690      	mov	r8, r2
 8003500:	4699      	mov	r9, r3
 8003502:	eb18 0a04 	adds.w	sl, r8, r4
 8003506:	eb49 0b05 	adc.w	fp, r9, r5
 800350a:	f04f 0200 	mov.w	r2, #0
 800350e:	f04f 0300 	mov.w	r3, #0
 8003512:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003516:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800351a:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800351e:	ebb2 010a 	subs.w	r1, r2, sl
 8003522:	60b9      	str	r1, [r7, #8]
 8003524:	eb63 030b 	sbc.w	r3, r3, fp
 8003528:	60fb      	str	r3, [r7, #12]
 800352a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800352e:	460b      	mov	r3, r1
 8003530:	191b      	adds	r3, r3, r4
 8003532:	61bb      	str	r3, [r7, #24]
 8003534:	4613      	mov	r3, r2
 8003536:	eb45 0303 	adc.w	r3, r5, r3
 800353a:	61fb      	str	r3, [r7, #28]
 800353c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800353e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8003542:	fb02 f303 	mul.w	r3, r2, r3
 8003546:	17da      	asrs	r2, r3, #31
 8003548:	613b      	str	r3, [r7, #16]
 800354a:	617a      	str	r2, [r7, #20]
 800354c:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8003550:	4623      	mov	r3, r4
 8003552:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003556:	4602      	mov	r2, r0
 8003558:	189b      	adds	r3, r3, r2
 800355a:	603b      	str	r3, [r7, #0]
 800355c:	460b      	mov	r3, r1
 800355e:	462a      	mov	r2, r5
 8003560:	eb42 0303 	adc.w	r3, r2, r3
 8003564:	607b      	str	r3, [r7, #4]
 8003566:	e9d7 3400 	ldrd	r3, r4, [r7]
 800356a:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
    return systic;
 800356e:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
}
 8003572:	4610      	mov	r0, r2
 8003574:	4619      	mov	r1, r3
 8003576:	3790      	adds	r7, #144	@ 0x90
 8003578:	46bd      	mov	sp, r7
 800357a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08003580 <UART_Queue_Init>:

void UART_Queue_Init(void)
{
 8003580:	b480      	push	{r7}
 8003582:	af00      	add	r7, sp, #0
    txQueue.head = 0;
 8003584:	4b0e      	ldr	r3, [pc, #56]	@ (80035c0 <UART_Queue_Init+0x40>)
 8003586:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800358a:	2200      	movs	r2, #0
 800358c:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
    txQueue.tail = 0;
 8003590:	4b0b      	ldr	r3, [pc, #44]	@ (80035c0 <UART_Queue_Init+0x40>)
 8003592:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003596:	2200      	movs	r2, #0
 8003598:	f8a3 2102 	strh.w	r2, [r3, #258]	@ 0x102
    txQueue.count = 0;
 800359c:	4b08      	ldr	r3, [pc, #32]	@ (80035c0 <UART_Queue_Init+0x40>)
 800359e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80035a2:	2200      	movs	r2, #0
 80035a4:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
    txQueue.isSending = 0;
 80035a8:	4b05      	ldr	r3, [pc, #20]	@ (80035c0 <UART_Queue_Init+0x40>)
 80035aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80035ae:	2200      	movs	r2, #0
 80035b0:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
}
 80035b4:	bf00      	nop
 80035b6:	46bd      	mov	sp, r7
 80035b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035bc:	4770      	bx	lr
 80035be:	bf00      	nop
 80035c0:	20001b94 	.word	0x20001b94

080035c4 <UART_Send_Data>:

uint8_t UART_Send_Data(uint8_t *data, uint16_t len)// 
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b084      	sub	sp, #16
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
 80035cc:	460b      	mov	r3, r1
 80035ce:	807b      	strh	r3, [r7, #2]
    if(len == 0 || len > MAX_PACKET_SIZE || txQueue.count >= TX_QUEUE_SIZE)
 80035d0:	887b      	ldrh	r3, [r7, #2]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d00a      	beq.n	80035ec <UART_Send_Data+0x28>
 80035d6:	887b      	ldrh	r3, [r7, #2]
 80035d8:	2b20      	cmp	r3, #32
 80035da:	d807      	bhi.n	80035ec <UART_Send_Data+0x28>
 80035dc:	4b29      	ldr	r3, [pc, #164]	@ (8003684 <UART_Send_Data+0xc0>)
 80035de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80035e2:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 80035e6:	b25b      	sxtb	r3, r3
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	da01      	bge.n	80035f0 <UART_Send_Data+0x2c>
        return 0;
 80035ec:	2300      	movs	r3, #0
 80035ee:	e044      	b.n	800367a <UART_Send_Data+0xb6>
    UART_Packet *pkt = &txQueue.packets[txQueue.tail];
 80035f0:	4b24      	ldr	r3, [pc, #144]	@ (8003684 <UART_Send_Data+0xc0>)
 80035f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80035f6:	f8b3 3102 	ldrh.w	r3, [r3, #258]	@ 0x102
 80035fa:	461a      	mov	r2, r3
 80035fc:	4613      	mov	r3, r2
 80035fe:	011b      	lsls	r3, r3, #4
 8003600:	4413      	add	r3, r2
 8003602:	005b      	lsls	r3, r3, #1
 8003604:	4a1f      	ldr	r2, [pc, #124]	@ (8003684 <UART_Send_Data+0xc0>)
 8003606:	4413      	add	r3, r2
 8003608:	60fb      	str	r3, [r7, #12]
    memcpy(pkt->data, data, len);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	887a      	ldrh	r2, [r7, #2]
 800360e:	6879      	ldr	r1, [r7, #4]
 8003610:	4618      	mov	r0, r3
 8003612:	f00b fe44 	bl	800f29e <memcpy>
    pkt->length = len;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	887a      	ldrh	r2, [r7, #2]
 800361a:	841a      	strh	r2, [r3, #32]
    txQueue.tail = (txQueue.tail + 1) % TX_QUEUE_SIZE;
 800361c:	4b19      	ldr	r3, [pc, #100]	@ (8003684 <UART_Send_Data+0xc0>)
 800361e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003622:	f8b3 3102 	ldrh.w	r3, [r3, #258]	@ 0x102
 8003626:	3301      	adds	r3, #1
 8003628:	425a      	negs	r2, r3
 800362a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800362e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003632:	bf58      	it	pl
 8003634:	4253      	negpl	r3, r2
 8003636:	b29a      	uxth	r2, r3
 8003638:	4b12      	ldr	r3, [pc, #72]	@ (8003684 <UART_Send_Data+0xc0>)
 800363a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800363e:	f8a3 2102 	strh.w	r2, [r3, #258]	@ 0x102
    txQueue.count++;
 8003642:	4b10      	ldr	r3, [pc, #64]	@ (8003684 <UART_Send_Data+0xc0>)
 8003644:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003648:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 800364c:	3301      	adds	r3, #1
 800364e:	b2da      	uxtb	r2, r3
 8003650:	4b0c      	ldr	r3, [pc, #48]	@ (8003684 <UART_Send_Data+0xc0>)
 8003652:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003656:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
    if(!txQueue.isSending)
 800365a:	4b0a      	ldr	r3, [pc, #40]	@ (8003684 <UART_Send_Data+0xc0>)
 800365c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003660:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8003664:	2b00      	cmp	r3, #0
 8003666:	d107      	bne.n	8003678 <UART_Send_Data+0xb4>
    {
        txQueue.isSending = 1;
 8003668:	4b06      	ldr	r3, [pc, #24]	@ (8003684 <UART_Send_Data+0xc0>)
 800366a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800366e:	2201      	movs	r2, #1
 8003670:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        UART_Start_Send();
 8003674:	f000 f808 	bl	8003688 <UART_Start_Send>
    }
    return 1;
 8003678:	2301      	movs	r3, #1
}
 800367a:	4618      	mov	r0, r3
 800367c:	3710      	adds	r7, #16
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	20001b94 	.word	0x20001b94

08003688 <UART_Start_Send>:

void UART_Start_Send(void) // DMA
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b082      	sub	sp, #8
 800368c:	af00      	add	r7, sp, #0
    if(txQueue.count == 0)
 800368e:	4b13      	ldr	r3, [pc, #76]	@ (80036dc <UART_Start_Send+0x54>)
 8003690:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003694:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8003698:	2b00      	cmp	r3, #0
 800369a:	d106      	bne.n	80036aa <UART_Start_Send+0x22>
    {
        txQueue.isSending = 0;
 800369c:	4b0f      	ldr	r3, [pc, #60]	@ (80036dc <UART_Start_Send+0x54>)
 800369e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80036a2:	2200      	movs	r2, #0
 80036a4:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        return;
 80036a8:	e014      	b.n	80036d4 <UART_Start_Send+0x4c>
    }
    UART_Packet *pkt = &txQueue.packets[txQueue.head];
 80036aa:	4b0c      	ldr	r3, [pc, #48]	@ (80036dc <UART_Start_Send+0x54>)
 80036ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80036b0:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 80036b4:	461a      	mov	r2, r3
 80036b6:	4613      	mov	r3, r2
 80036b8:	011b      	lsls	r3, r3, #4
 80036ba:	4413      	add	r3, r2
 80036bc:	005b      	lsls	r3, r3, #1
 80036be:	4a07      	ldr	r2, [pc, #28]	@ (80036dc <UART_Start_Send+0x54>)
 80036c0:	4413      	add	r3, r2
 80036c2:	607b      	str	r3, [r7, #4]
    HAL_UART_Transmit_DMA(&huart1, pkt->data, pkt->length);
 80036c4:	6879      	ldr	r1, [r7, #4]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	8c1b      	ldrh	r3, [r3, #32]
 80036ca:	b29b      	uxth	r3, r3
 80036cc:	461a      	mov	r2, r3
 80036ce:	4804      	ldr	r0, [pc, #16]	@ (80036e0 <UART_Start_Send+0x58>)
 80036d0:	f003 fad2 	bl	8006c78 <HAL_UART_Transmit_DMA>
}
 80036d4:	3708      	adds	r7, #8
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	20001b94 	.word	0x20001b94
 80036e0:	2000122c 	.word	0x2000122c

080036e4 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b082      	sub	sp, #8
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
    if(huart->Instance != USART1)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a14      	ldr	r2, [pc, #80]	@ (8003744 <HAL_UART_TxCpltCallback+0x60>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d121      	bne.n	800373a <HAL_UART_TxCpltCallback+0x56>
    	return;
    txQueue.head = (txQueue.head + 1) % TX_QUEUE_SIZE;
 80036f6:	4b14      	ldr	r3, [pc, #80]	@ (8003748 <HAL_UART_TxCpltCallback+0x64>)
 80036f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80036fc:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 8003700:	3301      	adds	r3, #1
 8003702:	425a      	negs	r2, r3
 8003704:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003708:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800370c:	bf58      	it	pl
 800370e:	4253      	negpl	r3, r2
 8003710:	b29a      	uxth	r2, r3
 8003712:	4b0d      	ldr	r3, [pc, #52]	@ (8003748 <HAL_UART_TxCpltCallback+0x64>)
 8003714:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003718:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
    txQueue.count--;
 800371c:	4b0a      	ldr	r3, [pc, #40]	@ (8003748 <HAL_UART_TxCpltCallback+0x64>)
 800371e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003722:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8003726:	3b01      	subs	r3, #1
 8003728:	b2da      	uxtb	r2, r3
 800372a:	4b07      	ldr	r3, [pc, #28]	@ (8003748 <HAL_UART_TxCpltCallback+0x64>)
 800372c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003730:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
    UART_Start_Send();
 8003734:	f7ff ffa8 	bl	8003688 <UART_Start_Send>
 8003738:	e000      	b.n	800373c <HAL_UART_TxCpltCallback+0x58>
    	return;
 800373a:	bf00      	nop
}
 800373c:	3708      	adds	r7, #8
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}
 8003742:	bf00      	nop
 8003744:	40013800 	.word	0x40013800
 8003748:	20001b94 	.word	0x20001b94

0800374c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800374c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003784 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003750:	f7ff f8aa 	bl	80028a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003754:	480c      	ldr	r0, [pc, #48]	@ (8003788 <LoopForever+0x6>)
  ldr r1, =_edata
 8003756:	490d      	ldr	r1, [pc, #52]	@ (800378c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003758:	4a0d      	ldr	r2, [pc, #52]	@ (8003790 <LoopForever+0xe>)
  movs r3, #0
 800375a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800375c:	e002      	b.n	8003764 <LoopCopyDataInit>

0800375e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800375e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003760:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003762:	3304      	adds	r3, #4

08003764 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003764:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003766:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003768:	d3f9      	bcc.n	800375e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800376a:	4a0a      	ldr	r2, [pc, #40]	@ (8003794 <LoopForever+0x12>)
  ldr r4, =_ebss
 800376c:	4c0a      	ldr	r4, [pc, #40]	@ (8003798 <LoopForever+0x16>)
  movs r3, #0
 800376e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003770:	e001      	b.n	8003776 <LoopFillZerobss>

08003772 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003772:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003774:	3204      	adds	r2, #4

08003776 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003776:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003778:	d3fb      	bcc.n	8003772 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800377a:	f00b fd5f 	bl	800f23c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800377e:	f7fd fd43 	bl	8001208 <main>

08003782 <LoopForever>:

LoopForever:
    b LoopForever
 8003782:	e7fe      	b.n	8003782 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003784:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8003788:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800378c:	20000274 	.word	0x20000274
  ldr r2, =_sidata
 8003790:	0803e270 	.word	0x0803e270
  ldr r2, =_sbss
 8003794:	20000278 	.word	0x20000278
  ldr r4, =_ebss
 8003798:	20002e5c 	.word	0x20002e5c

0800379c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800379c:	e7fe      	b.n	800379c <ADC1_IRQHandler>

0800379e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800379e:	b580      	push	{r7, lr}
 80037a0:	b082      	sub	sp, #8
 80037a2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80037a4:	2300      	movs	r3, #0
 80037a6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037a8:	2003      	movs	r0, #3
 80037aa:	f000 f961 	bl	8003a70 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80037ae:	200f      	movs	r0, #15
 80037b0:	f000 f80e 	bl	80037d0 <HAL_InitTick>
 80037b4:	4603      	mov	r3, r0
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d002      	beq.n	80037c0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	71fb      	strb	r3, [r7, #7]
 80037be:	e001      	b.n	80037c4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80037c0:	f7fe fe72 	bl	80024a8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80037c4:	79fb      	ldrb	r3, [r7, #7]
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	3708      	adds	r7, #8
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}
	...

080037d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b084      	sub	sp, #16
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80037d8:	2300      	movs	r3, #0
 80037da:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80037dc:	4b17      	ldr	r3, [pc, #92]	@ (800383c <HAL_InitTick+0x6c>)
 80037de:	781b      	ldrb	r3, [r3, #0]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d023      	beq.n	800382c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80037e4:	4b16      	ldr	r3, [pc, #88]	@ (8003840 <HAL_InitTick+0x70>)
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	4b14      	ldr	r3, [pc, #80]	@ (800383c <HAL_InitTick+0x6c>)
 80037ea:	781b      	ldrb	r3, [r3, #0]
 80037ec:	4619      	mov	r1, r3
 80037ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80037f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80037f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80037fa:	4618      	mov	r0, r3
 80037fc:	f000 f96d 	bl	8003ada <HAL_SYSTICK_Config>
 8003800:	4603      	mov	r3, r0
 8003802:	2b00      	cmp	r3, #0
 8003804:	d10f      	bne.n	8003826 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2b0f      	cmp	r3, #15
 800380a:	d809      	bhi.n	8003820 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800380c:	2200      	movs	r2, #0
 800380e:	6879      	ldr	r1, [r7, #4]
 8003810:	f04f 30ff 	mov.w	r0, #4294967295
 8003814:	f000 f937 	bl	8003a86 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003818:	4a0a      	ldr	r2, [pc, #40]	@ (8003844 <HAL_InitTick+0x74>)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6013      	str	r3, [r2, #0]
 800381e:	e007      	b.n	8003830 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	73fb      	strb	r3, [r7, #15]
 8003824:	e004      	b.n	8003830 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	73fb      	strb	r3, [r7, #15]
 800382a:	e001      	b.n	8003830 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003830:	7bfb      	ldrb	r3, [r7, #15]
}
 8003832:	4618      	mov	r0, r3
 8003834:	3710      	adds	r7, #16
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	20000034 	.word	0x20000034
 8003840:	20000014 	.word	0x20000014
 8003844:	20000030 	.word	0x20000030

08003848 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003848:	b480      	push	{r7}
 800384a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800384c:	4b06      	ldr	r3, [pc, #24]	@ (8003868 <HAL_IncTick+0x20>)
 800384e:	781b      	ldrb	r3, [r3, #0]
 8003850:	461a      	mov	r2, r3
 8003852:	4b06      	ldr	r3, [pc, #24]	@ (800386c <HAL_IncTick+0x24>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4413      	add	r3, r2
 8003858:	4a04      	ldr	r2, [pc, #16]	@ (800386c <HAL_IncTick+0x24>)
 800385a:	6013      	str	r3, [r2, #0]
}
 800385c:	bf00      	nop
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr
 8003866:	bf00      	nop
 8003868:	20000034 	.word	0x20000034
 800386c:	20002cac 	.word	0x20002cac

08003870 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003870:	b480      	push	{r7}
 8003872:	af00      	add	r7, sp, #0
  return uwTick;
 8003874:	4b03      	ldr	r3, [pc, #12]	@ (8003884 <HAL_GetTick+0x14>)
 8003876:	681b      	ldr	r3, [r3, #0]
}
 8003878:	4618      	mov	r0, r3
 800387a:	46bd      	mov	sp, r7
 800387c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003880:	4770      	bx	lr
 8003882:	bf00      	nop
 8003884:	20002cac 	.word	0x20002cac

08003888 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b084      	sub	sp, #16
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003890:	f7ff ffee 	bl	8003870 <HAL_GetTick>
 8003894:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038a0:	d005      	beq.n	80038ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80038a2:	4b0a      	ldr	r3, [pc, #40]	@ (80038cc <HAL_Delay+0x44>)
 80038a4:	781b      	ldrb	r3, [r3, #0]
 80038a6:	461a      	mov	r2, r3
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	4413      	add	r3, r2
 80038ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80038ae:	bf00      	nop
 80038b0:	f7ff ffde 	bl	8003870 <HAL_GetTick>
 80038b4:	4602      	mov	r2, r0
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	1ad3      	subs	r3, r2, r3
 80038ba:	68fa      	ldr	r2, [r7, #12]
 80038bc:	429a      	cmp	r2, r3
 80038be:	d8f7      	bhi.n	80038b0 <HAL_Delay+0x28>
  {
  }
}
 80038c0:	bf00      	nop
 80038c2:	bf00      	nop
 80038c4:	3710      	adds	r7, #16
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	bf00      	nop
 80038cc:	20000034 	.word	0x20000034

080038d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b085      	sub	sp, #20
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	f003 0307 	and.w	r3, r3, #7
 80038de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038e0:	4b0c      	ldr	r3, [pc, #48]	@ (8003914 <__NVIC_SetPriorityGrouping+0x44>)
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038e6:	68ba      	ldr	r2, [r7, #8]
 80038e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80038ec:	4013      	ands	r3, r2
 80038ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80038f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80038fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003900:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003902:	4a04      	ldr	r2, [pc, #16]	@ (8003914 <__NVIC_SetPriorityGrouping+0x44>)
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	60d3      	str	r3, [r2, #12]
}
 8003908:	bf00      	nop
 800390a:	3714      	adds	r7, #20
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr
 8003914:	e000ed00 	.word	0xe000ed00

08003918 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003918:	b480      	push	{r7}
 800391a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800391c:	4b04      	ldr	r3, [pc, #16]	@ (8003930 <__NVIC_GetPriorityGrouping+0x18>)
 800391e:	68db      	ldr	r3, [r3, #12]
 8003920:	0a1b      	lsrs	r3, r3, #8
 8003922:	f003 0307 	and.w	r3, r3, #7
}
 8003926:	4618      	mov	r0, r3
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr
 8003930:	e000ed00 	.word	0xe000ed00

08003934 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003934:	b480      	push	{r7}
 8003936:	b083      	sub	sp, #12
 8003938:	af00      	add	r7, sp, #0
 800393a:	4603      	mov	r3, r0
 800393c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800393e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003942:	2b00      	cmp	r3, #0
 8003944:	db0b      	blt.n	800395e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003946:	79fb      	ldrb	r3, [r7, #7]
 8003948:	f003 021f 	and.w	r2, r3, #31
 800394c:	4907      	ldr	r1, [pc, #28]	@ (800396c <__NVIC_EnableIRQ+0x38>)
 800394e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003952:	095b      	lsrs	r3, r3, #5
 8003954:	2001      	movs	r0, #1
 8003956:	fa00 f202 	lsl.w	r2, r0, r2
 800395a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800395e:	bf00      	nop
 8003960:	370c      	adds	r7, #12
 8003962:	46bd      	mov	sp, r7
 8003964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003968:	4770      	bx	lr
 800396a:	bf00      	nop
 800396c:	e000e100 	.word	0xe000e100

08003970 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003970:	b480      	push	{r7}
 8003972:	b083      	sub	sp, #12
 8003974:	af00      	add	r7, sp, #0
 8003976:	4603      	mov	r3, r0
 8003978:	6039      	str	r1, [r7, #0]
 800397a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800397c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003980:	2b00      	cmp	r3, #0
 8003982:	db0a      	blt.n	800399a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	b2da      	uxtb	r2, r3
 8003988:	490c      	ldr	r1, [pc, #48]	@ (80039bc <__NVIC_SetPriority+0x4c>)
 800398a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800398e:	0112      	lsls	r2, r2, #4
 8003990:	b2d2      	uxtb	r2, r2
 8003992:	440b      	add	r3, r1
 8003994:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003998:	e00a      	b.n	80039b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	b2da      	uxtb	r2, r3
 800399e:	4908      	ldr	r1, [pc, #32]	@ (80039c0 <__NVIC_SetPriority+0x50>)
 80039a0:	79fb      	ldrb	r3, [r7, #7]
 80039a2:	f003 030f 	and.w	r3, r3, #15
 80039a6:	3b04      	subs	r3, #4
 80039a8:	0112      	lsls	r2, r2, #4
 80039aa:	b2d2      	uxtb	r2, r2
 80039ac:	440b      	add	r3, r1
 80039ae:	761a      	strb	r2, [r3, #24]
}
 80039b0:	bf00      	nop
 80039b2:	370c      	adds	r7, #12
 80039b4:	46bd      	mov	sp, r7
 80039b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ba:	4770      	bx	lr
 80039bc:	e000e100 	.word	0xe000e100
 80039c0:	e000ed00 	.word	0xe000ed00

080039c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b089      	sub	sp, #36	@ 0x24
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	60f8      	str	r0, [r7, #12]
 80039cc:	60b9      	str	r1, [r7, #8]
 80039ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	f003 0307 	and.w	r3, r3, #7
 80039d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039d8:	69fb      	ldr	r3, [r7, #28]
 80039da:	f1c3 0307 	rsb	r3, r3, #7
 80039de:	2b04      	cmp	r3, #4
 80039e0:	bf28      	it	cs
 80039e2:	2304      	movcs	r3, #4
 80039e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039e6:	69fb      	ldr	r3, [r7, #28]
 80039e8:	3304      	adds	r3, #4
 80039ea:	2b06      	cmp	r3, #6
 80039ec:	d902      	bls.n	80039f4 <NVIC_EncodePriority+0x30>
 80039ee:	69fb      	ldr	r3, [r7, #28]
 80039f0:	3b03      	subs	r3, #3
 80039f2:	e000      	b.n	80039f6 <NVIC_EncodePriority+0x32>
 80039f4:	2300      	movs	r3, #0
 80039f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039f8:	f04f 32ff 	mov.w	r2, #4294967295
 80039fc:	69bb      	ldr	r3, [r7, #24]
 80039fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003a02:	43da      	mvns	r2, r3
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	401a      	ands	r2, r3
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a0c:	f04f 31ff 	mov.w	r1, #4294967295
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	fa01 f303 	lsl.w	r3, r1, r3
 8003a16:	43d9      	mvns	r1, r3
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a1c:	4313      	orrs	r3, r2
         );
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3724      	adds	r7, #36	@ 0x24
 8003a22:	46bd      	mov	sp, r7
 8003a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a28:	4770      	bx	lr
	...

08003a2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b082      	sub	sp, #8
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	3b01      	subs	r3, #1
 8003a38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a3c:	d301      	bcc.n	8003a42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e00f      	b.n	8003a62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a42:	4a0a      	ldr	r2, [pc, #40]	@ (8003a6c <SysTick_Config+0x40>)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	3b01      	subs	r3, #1
 8003a48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a4a:	210f      	movs	r1, #15
 8003a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a50:	f7ff ff8e 	bl	8003970 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a54:	4b05      	ldr	r3, [pc, #20]	@ (8003a6c <SysTick_Config+0x40>)
 8003a56:	2200      	movs	r2, #0
 8003a58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a5a:	4b04      	ldr	r3, [pc, #16]	@ (8003a6c <SysTick_Config+0x40>)
 8003a5c:	2207      	movs	r2, #7
 8003a5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a60:	2300      	movs	r3, #0
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	3708      	adds	r7, #8
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	bf00      	nop
 8003a6c:	e000e010 	.word	0xe000e010

08003a70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b082      	sub	sp, #8
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	f7ff ff29 	bl	80038d0 <__NVIC_SetPriorityGrouping>
}
 8003a7e:	bf00      	nop
 8003a80:	3708      	adds	r7, #8
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}

08003a86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a86:	b580      	push	{r7, lr}
 8003a88:	b086      	sub	sp, #24
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	60b9      	str	r1, [r7, #8]
 8003a90:	607a      	str	r2, [r7, #4]
 8003a92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003a94:	2300      	movs	r3, #0
 8003a96:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003a98:	f7ff ff3e 	bl	8003918 <__NVIC_GetPriorityGrouping>
 8003a9c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a9e:	687a      	ldr	r2, [r7, #4]
 8003aa0:	68b9      	ldr	r1, [r7, #8]
 8003aa2:	6978      	ldr	r0, [r7, #20]
 8003aa4:	f7ff ff8e 	bl	80039c4 <NVIC_EncodePriority>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003aae:	4611      	mov	r1, r2
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f7ff ff5d 	bl	8003970 <__NVIC_SetPriority>
}
 8003ab6:	bf00      	nop
 8003ab8:	3718      	adds	r7, #24
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}

08003abe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003abe:	b580      	push	{r7, lr}
 8003ac0:	b082      	sub	sp, #8
 8003ac2:	af00      	add	r7, sp, #0
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ac8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003acc:	4618      	mov	r0, r3
 8003ace:	f7ff ff31 	bl	8003934 <__NVIC_EnableIRQ>
}
 8003ad2:	bf00      	nop
 8003ad4:	3708      	adds	r7, #8
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}

08003ada <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ada:	b580      	push	{r7, lr}
 8003adc:	b082      	sub	sp, #8
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f7ff ffa2 	bl	8003a2c <SysTick_Config>
 8003ae8:	4603      	mov	r3, r0
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3708      	adds	r7, #8
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}

08003af2 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8003af2:	b580      	push	{r7, lr}
 8003af4:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8003af6:	f000 f802 	bl	8003afe <HAL_SYSTICK_Callback>
}
 8003afa:	bf00      	nop
 8003afc:	bd80      	pop	{r7, pc}

08003afe <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8003afe:	b480      	push	{r7}
 8003b00:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8003b02:	bf00      	nop
 8003b04:	46bd      	mov	sp, r7
 8003b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0a:	4770      	bx	lr

08003b0c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b085      	sub	sp, #20
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d101      	bne.n	8003b1e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e098      	b.n	8003c50 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	461a      	mov	r2, r3
 8003b24:	4b4d      	ldr	r3, [pc, #308]	@ (8003c5c <HAL_DMA_Init+0x150>)
 8003b26:	429a      	cmp	r2, r3
 8003b28:	d80f      	bhi.n	8003b4a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	461a      	mov	r2, r3
 8003b30:	4b4b      	ldr	r3, [pc, #300]	@ (8003c60 <HAL_DMA_Init+0x154>)
 8003b32:	4413      	add	r3, r2
 8003b34:	4a4b      	ldr	r2, [pc, #300]	@ (8003c64 <HAL_DMA_Init+0x158>)
 8003b36:	fba2 2303 	umull	r2, r3, r2, r3
 8003b3a:	091b      	lsrs	r3, r3, #4
 8003b3c:	009a      	lsls	r2, r3, #2
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	4a48      	ldr	r2, [pc, #288]	@ (8003c68 <HAL_DMA_Init+0x15c>)
 8003b46:	641a      	str	r2, [r3, #64]	@ 0x40
 8003b48:	e00e      	b.n	8003b68 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	461a      	mov	r2, r3
 8003b50:	4b46      	ldr	r3, [pc, #280]	@ (8003c6c <HAL_DMA_Init+0x160>)
 8003b52:	4413      	add	r3, r2
 8003b54:	4a43      	ldr	r2, [pc, #268]	@ (8003c64 <HAL_DMA_Init+0x158>)
 8003b56:	fba2 2303 	umull	r2, r3, r2, r3
 8003b5a:	091b      	lsrs	r3, r3, #4
 8003b5c:	009a      	lsls	r2, r3, #2
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	4a42      	ldr	r2, [pc, #264]	@ (8003c70 <HAL_DMA_Init+0x164>)
 8003b66:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2202      	movs	r2, #2
 8003b6c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003b7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b82:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003b8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	691b      	ldr	r3, [r3, #16]
 8003b92:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b98:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	699b      	ldr	r3, [r3, #24]
 8003b9e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ba4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6a1b      	ldr	r3, [r3, #32]
 8003baa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003bac:	68fa      	ldr	r2, [r7, #12]
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	68fa      	ldr	r2, [r7, #12]
 8003bb8:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003bc2:	d039      	beq.n	8003c38 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bc8:	4a27      	ldr	r2, [pc, #156]	@ (8003c68 <HAL_DMA_Init+0x15c>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d11a      	bne.n	8003c04 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003bce:	4b29      	ldr	r3, [pc, #164]	@ (8003c74 <HAL_DMA_Init+0x168>)
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bd6:	f003 031c 	and.w	r3, r3, #28
 8003bda:	210f      	movs	r1, #15
 8003bdc:	fa01 f303 	lsl.w	r3, r1, r3
 8003be0:	43db      	mvns	r3, r3
 8003be2:	4924      	ldr	r1, [pc, #144]	@ (8003c74 <HAL_DMA_Init+0x168>)
 8003be4:	4013      	ands	r3, r2
 8003be6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003be8:	4b22      	ldr	r3, [pc, #136]	@ (8003c74 <HAL_DMA_Init+0x168>)
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6859      	ldr	r1, [r3, #4]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bf4:	f003 031c 	and.w	r3, r3, #28
 8003bf8:	fa01 f303 	lsl.w	r3, r1, r3
 8003bfc:	491d      	ldr	r1, [pc, #116]	@ (8003c74 <HAL_DMA_Init+0x168>)
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	600b      	str	r3, [r1, #0]
 8003c02:	e019      	b.n	8003c38 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003c04:	4b1c      	ldr	r3, [pc, #112]	@ (8003c78 <HAL_DMA_Init+0x16c>)
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c0c:	f003 031c 	and.w	r3, r3, #28
 8003c10:	210f      	movs	r1, #15
 8003c12:	fa01 f303 	lsl.w	r3, r1, r3
 8003c16:	43db      	mvns	r3, r3
 8003c18:	4917      	ldr	r1, [pc, #92]	@ (8003c78 <HAL_DMA_Init+0x16c>)
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003c1e:	4b16      	ldr	r3, [pc, #88]	@ (8003c78 <HAL_DMA_Init+0x16c>)
 8003c20:	681a      	ldr	r2, [r3, #0]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6859      	ldr	r1, [r3, #4]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c2a:	f003 031c 	and.w	r3, r3, #28
 8003c2e:	fa01 f303 	lsl.w	r3, r1, r3
 8003c32:	4911      	ldr	r1, [pc, #68]	@ (8003c78 <HAL_DMA_Init+0x16c>)
 8003c34:	4313      	orrs	r3, r2
 8003c36:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2201      	movs	r2, #1
 8003c42:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003c4e:	2300      	movs	r3, #0
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3714      	adds	r7, #20
 8003c54:	46bd      	mov	sp, r7
 8003c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5a:	4770      	bx	lr
 8003c5c:	40020407 	.word	0x40020407
 8003c60:	bffdfff8 	.word	0xbffdfff8
 8003c64:	cccccccd 	.word	0xcccccccd
 8003c68:	40020000 	.word	0x40020000
 8003c6c:	bffdfbf8 	.word	0xbffdfbf8
 8003c70:	40020400 	.word	0x40020400
 8003c74:	400200a8 	.word	0x400200a8
 8003c78:	400204a8 	.word	0x400204a8

08003c7c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b086      	sub	sp, #24
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	60f8      	str	r0, [r7, #12]
 8003c84:	60b9      	str	r1, [r7, #8]
 8003c86:	607a      	str	r2, [r7, #4]
 8003c88:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d101      	bne.n	8003c9c <HAL_DMA_Start_IT+0x20>
 8003c98:	2302      	movs	r3, #2
 8003c9a:	e04b      	b.n	8003d34 <HAL_DMA_Start_IT+0xb8>
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	2b01      	cmp	r3, #1
 8003cae:	d13a      	bne.n	8003d26 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2202      	movs	r2, #2
 8003cb4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f022 0201 	bic.w	r2, r2, #1
 8003ccc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	687a      	ldr	r2, [r7, #4]
 8003cd2:	68b9      	ldr	r1, [r7, #8]
 8003cd4:	68f8      	ldr	r0, [r7, #12]
 8003cd6:	f000 f96b 	bl	8003fb0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d008      	beq.n	8003cf4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f042 020e 	orr.w	r2, r2, #14
 8003cf0:	601a      	str	r2, [r3, #0]
 8003cf2:	e00f      	b.n	8003d14 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f022 0204 	bic.w	r2, r2, #4
 8003d02:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f042 020a 	orr.w	r2, r2, #10
 8003d12:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	681a      	ldr	r2, [r3, #0]
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f042 0201 	orr.w	r2, r2, #1
 8003d22:	601a      	str	r2, [r3, #0]
 8003d24:	e005      	b.n	8003d32 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003d2e:	2302      	movs	r3, #2
 8003d30:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003d32:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	3718      	adds	r7, #24
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}

08003d3c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b085      	sub	sp, #20
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d44:	2300      	movs	r3, #0
 8003d46:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	2b02      	cmp	r3, #2
 8003d52:	d008      	beq.n	8003d66 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2204      	movs	r2, #4
 8003d58:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e022      	b.n	8003dac <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f022 020e 	bic.w	r2, r2, #14
 8003d74:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f022 0201 	bic.w	r2, r2, #1
 8003d84:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d8a:	f003 021c 	and.w	r2, r3, #28
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d92:	2101      	movs	r1, #1
 8003d94:	fa01 f202 	lsl.w	r2, r1, r2
 8003d98:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2200      	movs	r2, #0
 8003da6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8003daa:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3714      	adds	r7, #20
 8003db0:	46bd      	mov	sp, r7
 8003db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db6:	4770      	bx	lr

08003db8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b084      	sub	sp, #16
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003dca:	b2db      	uxtb	r3, r3
 8003dcc:	2b02      	cmp	r3, #2
 8003dce:	d005      	beq.n	8003ddc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2204      	movs	r2, #4
 8003dd4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	73fb      	strb	r3, [r7, #15]
 8003dda:	e029      	b.n	8003e30 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f022 020e 	bic.w	r2, r2, #14
 8003dea:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f022 0201 	bic.w	r2, r2, #1
 8003dfa:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e00:	f003 021c 	and.w	r2, r3, #28
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e08:	2101      	movs	r1, #1
 8003e0a:	fa01 f202 	lsl.w	r2, r1, r2
 8003e0e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2201      	movs	r2, #1
 8003e14:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d003      	beq.n	8003e30 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e2c:	6878      	ldr	r0, [r7, #4]
 8003e2e:	4798      	blx	r3
    }
  }
  return status;
 8003e30:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	3710      	adds	r7, #16
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}

08003e3a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e3a:	b580      	push	{r7, lr}
 8003e3c:	b084      	sub	sp, #16
 8003e3e:	af00      	add	r7, sp, #0
 8003e40:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e56:	f003 031c 	and.w	r3, r3, #28
 8003e5a:	2204      	movs	r2, #4
 8003e5c:	409a      	lsls	r2, r3
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	4013      	ands	r3, r2
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d026      	beq.n	8003eb4 <HAL_DMA_IRQHandler+0x7a>
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	f003 0304 	and.w	r3, r3, #4
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d021      	beq.n	8003eb4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 0320 	and.w	r3, r3, #32
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d107      	bne.n	8003e8e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	681a      	ldr	r2, [r3, #0]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f022 0204 	bic.w	r2, r2, #4
 8003e8c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e92:	f003 021c 	and.w	r2, r3, #28
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e9a:	2104      	movs	r1, #4
 8003e9c:	fa01 f202 	lsl.w	r2, r1, r2
 8003ea0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d071      	beq.n	8003f8e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003eb2:	e06c      	b.n	8003f8e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eb8:	f003 031c 	and.w	r3, r3, #28
 8003ebc:	2202      	movs	r2, #2
 8003ebe:	409a      	lsls	r2, r3
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	4013      	ands	r3, r2
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d02e      	beq.n	8003f26 <HAL_DMA_IRQHandler+0xec>
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	f003 0302 	and.w	r3, r3, #2
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d029      	beq.n	8003f26 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 0320 	and.w	r3, r3, #32
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d10b      	bne.n	8003ef8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f022 020a 	bic.w	r2, r2, #10
 8003eee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003efc:	f003 021c 	and.w	r2, r3, #28
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f04:	2102      	movs	r1, #2
 8003f06:	fa01 f202 	lsl.w	r2, r1, r2
 8003f0a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d038      	beq.n	8003f8e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f20:	6878      	ldr	r0, [r7, #4]
 8003f22:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003f24:	e033      	b.n	8003f8e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f2a:	f003 031c 	and.w	r3, r3, #28
 8003f2e:	2208      	movs	r2, #8
 8003f30:	409a      	lsls	r2, r3
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	4013      	ands	r3, r2
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d02a      	beq.n	8003f90 <HAL_DMA_IRQHandler+0x156>
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	f003 0308 	and.w	r3, r3, #8
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d025      	beq.n	8003f90 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f022 020e 	bic.w	r2, r2, #14
 8003f52:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f58:	f003 021c 	and.w	r2, r3, #28
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f60:	2101      	movs	r1, #1
 8003f62:	fa01 f202 	lsl.w	r2, r1, r2
 8003f66:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2201      	movs	r2, #1
 8003f72:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d004      	beq.n	8003f90 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f8a:	6878      	ldr	r0, [r7, #4]
 8003f8c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003f8e:	bf00      	nop
 8003f90:	bf00      	nop
}
 8003f92:	3710      	adds	r7, #16
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}

08003f98 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b083      	sub	sp, #12
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	370c      	adds	r7, #12
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fae:	4770      	bx	lr

08003fb0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b085      	sub	sp, #20
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	60f8      	str	r0, [r7, #12]
 8003fb8:	60b9      	str	r1, [r7, #8]
 8003fba:	607a      	str	r2, [r7, #4]
 8003fbc:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fc2:	f003 021c 	and.w	r2, r3, #28
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fca:	2101      	movs	r1, #1
 8003fcc:	fa01 f202 	lsl.w	r2, r1, r2
 8003fd0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	683a      	ldr	r2, [r7, #0]
 8003fd8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	2b10      	cmp	r3, #16
 8003fe0:	d108      	bne.n	8003ff4 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	687a      	ldr	r2, [r7, #4]
 8003fe8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	68ba      	ldr	r2, [r7, #8]
 8003ff0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003ff2:	e007      	b.n	8004004 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	68ba      	ldr	r2, [r7, #8]
 8003ffa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	687a      	ldr	r2, [r7, #4]
 8004002:	60da      	str	r2, [r3, #12]
}
 8004004:	bf00      	nop
 8004006:	3714      	adds	r7, #20
 8004008:	46bd      	mov	sp, r7
 800400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400e:	4770      	bx	lr

08004010 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004010:	b480      	push	{r7}
 8004012:	b087      	sub	sp, #28
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800401a:	2300      	movs	r3, #0
 800401c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800401e:	e154      	b.n	80042ca <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	2101      	movs	r1, #1
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	fa01 f303 	lsl.w	r3, r1, r3
 800402c:	4013      	ands	r3, r2
 800402e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2b00      	cmp	r3, #0
 8004034:	f000 8146 	beq.w	80042c4 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	f003 0303 	and.w	r3, r3, #3
 8004040:	2b01      	cmp	r3, #1
 8004042:	d005      	beq.n	8004050 <HAL_GPIO_Init+0x40>
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	f003 0303 	and.w	r3, r3, #3
 800404c:	2b02      	cmp	r3, #2
 800404e:	d130      	bne.n	80040b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	005b      	lsls	r3, r3, #1
 800405a:	2203      	movs	r2, #3
 800405c:	fa02 f303 	lsl.w	r3, r2, r3
 8004060:	43db      	mvns	r3, r3
 8004062:	693a      	ldr	r2, [r7, #16]
 8004064:	4013      	ands	r3, r2
 8004066:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	68da      	ldr	r2, [r3, #12]
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	005b      	lsls	r3, r3, #1
 8004070:	fa02 f303 	lsl.w	r3, r2, r3
 8004074:	693a      	ldr	r2, [r7, #16]
 8004076:	4313      	orrs	r3, r2
 8004078:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	693a      	ldr	r2, [r7, #16]
 800407e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004086:	2201      	movs	r2, #1
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	fa02 f303 	lsl.w	r3, r2, r3
 800408e:	43db      	mvns	r3, r3
 8004090:	693a      	ldr	r2, [r7, #16]
 8004092:	4013      	ands	r3, r2
 8004094:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	091b      	lsrs	r3, r3, #4
 800409c:	f003 0201 	and.w	r2, r3, #1
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	fa02 f303 	lsl.w	r3, r2, r3
 80040a6:	693a      	ldr	r2, [r7, #16]
 80040a8:	4313      	orrs	r3, r2
 80040aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	693a      	ldr	r2, [r7, #16]
 80040b0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	f003 0303 	and.w	r3, r3, #3
 80040ba:	2b03      	cmp	r3, #3
 80040bc:	d017      	beq.n	80040ee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	68db      	ldr	r3, [r3, #12]
 80040c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80040c4:	697b      	ldr	r3, [r7, #20]
 80040c6:	005b      	lsls	r3, r3, #1
 80040c8:	2203      	movs	r2, #3
 80040ca:	fa02 f303 	lsl.w	r3, r2, r3
 80040ce:	43db      	mvns	r3, r3
 80040d0:	693a      	ldr	r2, [r7, #16]
 80040d2:	4013      	ands	r3, r2
 80040d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	689a      	ldr	r2, [r3, #8]
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	005b      	lsls	r3, r3, #1
 80040de:	fa02 f303 	lsl.w	r3, r2, r3
 80040e2:	693a      	ldr	r2, [r7, #16]
 80040e4:	4313      	orrs	r3, r2
 80040e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	693a      	ldr	r2, [r7, #16]
 80040ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	f003 0303 	and.w	r3, r3, #3
 80040f6:	2b02      	cmp	r3, #2
 80040f8:	d123      	bne.n	8004142 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	08da      	lsrs	r2, r3, #3
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	3208      	adds	r2, #8
 8004102:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004106:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004108:	697b      	ldr	r3, [r7, #20]
 800410a:	f003 0307 	and.w	r3, r3, #7
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	220f      	movs	r2, #15
 8004112:	fa02 f303 	lsl.w	r3, r2, r3
 8004116:	43db      	mvns	r3, r3
 8004118:	693a      	ldr	r2, [r7, #16]
 800411a:	4013      	ands	r3, r2
 800411c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	691a      	ldr	r2, [r3, #16]
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	f003 0307 	and.w	r3, r3, #7
 8004128:	009b      	lsls	r3, r3, #2
 800412a:	fa02 f303 	lsl.w	r3, r2, r3
 800412e:	693a      	ldr	r2, [r7, #16]
 8004130:	4313      	orrs	r3, r2
 8004132:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004134:	697b      	ldr	r3, [r7, #20]
 8004136:	08da      	lsrs	r2, r3, #3
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	3208      	adds	r2, #8
 800413c:	6939      	ldr	r1, [r7, #16]
 800413e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	005b      	lsls	r3, r3, #1
 800414c:	2203      	movs	r2, #3
 800414e:	fa02 f303 	lsl.w	r3, r2, r3
 8004152:	43db      	mvns	r3, r3
 8004154:	693a      	ldr	r2, [r7, #16]
 8004156:	4013      	ands	r3, r2
 8004158:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	f003 0203 	and.w	r2, r3, #3
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	005b      	lsls	r3, r3, #1
 8004166:	fa02 f303 	lsl.w	r3, r2, r3
 800416a:	693a      	ldr	r2, [r7, #16]
 800416c:	4313      	orrs	r3, r2
 800416e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	693a      	ldr	r2, [r7, #16]
 8004174:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800417e:	2b00      	cmp	r3, #0
 8004180:	f000 80a0 	beq.w	80042c4 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004184:	4b58      	ldr	r3, [pc, #352]	@ (80042e8 <HAL_GPIO_Init+0x2d8>)
 8004186:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004188:	4a57      	ldr	r2, [pc, #348]	@ (80042e8 <HAL_GPIO_Init+0x2d8>)
 800418a:	f043 0301 	orr.w	r3, r3, #1
 800418e:	6613      	str	r3, [r2, #96]	@ 0x60
 8004190:	4b55      	ldr	r3, [pc, #340]	@ (80042e8 <HAL_GPIO_Init+0x2d8>)
 8004192:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004194:	f003 0301 	and.w	r3, r3, #1
 8004198:	60bb      	str	r3, [r7, #8]
 800419a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800419c:	4a53      	ldr	r2, [pc, #332]	@ (80042ec <HAL_GPIO_Init+0x2dc>)
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	089b      	lsrs	r3, r3, #2
 80041a2:	3302      	adds	r3, #2
 80041a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	f003 0303 	and.w	r3, r3, #3
 80041b0:	009b      	lsls	r3, r3, #2
 80041b2:	220f      	movs	r2, #15
 80041b4:	fa02 f303 	lsl.w	r3, r2, r3
 80041b8:	43db      	mvns	r3, r3
 80041ba:	693a      	ldr	r2, [r7, #16]
 80041bc:	4013      	ands	r3, r2
 80041be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80041c6:	d019      	beq.n	80041fc <HAL_GPIO_Init+0x1ec>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	4a49      	ldr	r2, [pc, #292]	@ (80042f0 <HAL_GPIO_Init+0x2e0>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d013      	beq.n	80041f8 <HAL_GPIO_Init+0x1e8>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	4a48      	ldr	r2, [pc, #288]	@ (80042f4 <HAL_GPIO_Init+0x2e4>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d00d      	beq.n	80041f4 <HAL_GPIO_Init+0x1e4>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	4a47      	ldr	r2, [pc, #284]	@ (80042f8 <HAL_GPIO_Init+0x2e8>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d007      	beq.n	80041f0 <HAL_GPIO_Init+0x1e0>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	4a46      	ldr	r2, [pc, #280]	@ (80042fc <HAL_GPIO_Init+0x2ec>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d101      	bne.n	80041ec <HAL_GPIO_Init+0x1dc>
 80041e8:	2304      	movs	r3, #4
 80041ea:	e008      	b.n	80041fe <HAL_GPIO_Init+0x1ee>
 80041ec:	2307      	movs	r3, #7
 80041ee:	e006      	b.n	80041fe <HAL_GPIO_Init+0x1ee>
 80041f0:	2303      	movs	r3, #3
 80041f2:	e004      	b.n	80041fe <HAL_GPIO_Init+0x1ee>
 80041f4:	2302      	movs	r3, #2
 80041f6:	e002      	b.n	80041fe <HAL_GPIO_Init+0x1ee>
 80041f8:	2301      	movs	r3, #1
 80041fa:	e000      	b.n	80041fe <HAL_GPIO_Init+0x1ee>
 80041fc:	2300      	movs	r3, #0
 80041fe:	697a      	ldr	r2, [r7, #20]
 8004200:	f002 0203 	and.w	r2, r2, #3
 8004204:	0092      	lsls	r2, r2, #2
 8004206:	4093      	lsls	r3, r2
 8004208:	693a      	ldr	r2, [r7, #16]
 800420a:	4313      	orrs	r3, r2
 800420c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800420e:	4937      	ldr	r1, [pc, #220]	@ (80042ec <HAL_GPIO_Init+0x2dc>)
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	089b      	lsrs	r3, r3, #2
 8004214:	3302      	adds	r3, #2
 8004216:	693a      	ldr	r2, [r7, #16]
 8004218:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800421c:	4b38      	ldr	r3, [pc, #224]	@ (8004300 <HAL_GPIO_Init+0x2f0>)
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	43db      	mvns	r3, r3
 8004226:	693a      	ldr	r2, [r7, #16]
 8004228:	4013      	ands	r3, r2
 800422a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004234:	2b00      	cmp	r3, #0
 8004236:	d003      	beq.n	8004240 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8004238:	693a      	ldr	r2, [r7, #16]
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	4313      	orrs	r3, r2
 800423e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004240:	4a2f      	ldr	r2, [pc, #188]	@ (8004300 <HAL_GPIO_Init+0x2f0>)
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004246:	4b2e      	ldr	r3, [pc, #184]	@ (8004300 <HAL_GPIO_Init+0x2f0>)
 8004248:	68db      	ldr	r3, [r3, #12]
 800424a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	43db      	mvns	r3, r3
 8004250:	693a      	ldr	r2, [r7, #16]
 8004252:	4013      	ands	r3, r2
 8004254:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800425e:	2b00      	cmp	r3, #0
 8004260:	d003      	beq.n	800426a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8004262:	693a      	ldr	r2, [r7, #16]
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	4313      	orrs	r3, r2
 8004268:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800426a:	4a25      	ldr	r2, [pc, #148]	@ (8004300 <HAL_GPIO_Init+0x2f0>)
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004270:	4b23      	ldr	r3, [pc, #140]	@ (8004300 <HAL_GPIO_Init+0x2f0>)
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	43db      	mvns	r3, r3
 800427a:	693a      	ldr	r2, [r7, #16]
 800427c:	4013      	ands	r3, r2
 800427e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004288:	2b00      	cmp	r3, #0
 800428a:	d003      	beq.n	8004294 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800428c:	693a      	ldr	r2, [r7, #16]
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	4313      	orrs	r3, r2
 8004292:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004294:	4a1a      	ldr	r2, [pc, #104]	@ (8004300 <HAL_GPIO_Init+0x2f0>)
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800429a:	4b19      	ldr	r3, [pc, #100]	@ (8004300 <HAL_GPIO_Init+0x2f0>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	43db      	mvns	r3, r3
 80042a4:	693a      	ldr	r2, [r7, #16]
 80042a6:	4013      	ands	r3, r2
 80042a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d003      	beq.n	80042be <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80042b6:	693a      	ldr	r2, [r7, #16]
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	4313      	orrs	r3, r2
 80042bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80042be:	4a10      	ldr	r2, [pc, #64]	@ (8004300 <HAL_GPIO_Init+0x2f0>)
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	3301      	adds	r3, #1
 80042c8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	fa22 f303 	lsr.w	r3, r2, r3
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	f47f aea3 	bne.w	8004020 <HAL_GPIO_Init+0x10>
  }
}
 80042da:	bf00      	nop
 80042dc:	bf00      	nop
 80042de:	371c      	adds	r7, #28
 80042e0:	46bd      	mov	sp, r7
 80042e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e6:	4770      	bx	lr
 80042e8:	40021000 	.word	0x40021000
 80042ec:	40010000 	.word	0x40010000
 80042f0:	48000400 	.word	0x48000400
 80042f4:	48000800 	.word	0x48000800
 80042f8:	48000c00 	.word	0x48000c00
 80042fc:	48001000 	.word	0x48001000
 8004300:	40010400 	.word	0x40010400

08004304 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004304:	b480      	push	{r7}
 8004306:	b085      	sub	sp, #20
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
 800430c:	460b      	mov	r3, r1
 800430e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	691a      	ldr	r2, [r3, #16]
 8004314:	887b      	ldrh	r3, [r7, #2]
 8004316:	4013      	ands	r3, r2
 8004318:	2b00      	cmp	r3, #0
 800431a:	d002      	beq.n	8004322 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800431c:	2301      	movs	r3, #1
 800431e:	73fb      	strb	r3, [r7, #15]
 8004320:	e001      	b.n	8004326 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004322:	2300      	movs	r3, #0
 8004324:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004326:	7bfb      	ldrb	r3, [r7, #15]
}
 8004328:	4618      	mov	r0, r3
 800432a:	3714      	adds	r7, #20
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr

08004334 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004334:	b480      	push	{r7}
 8004336:	b083      	sub	sp, #12
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
 800433c:	460b      	mov	r3, r1
 800433e:	807b      	strh	r3, [r7, #2]
 8004340:	4613      	mov	r3, r2
 8004342:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004344:	787b      	ldrb	r3, [r7, #1]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d003      	beq.n	8004352 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800434a:	887a      	ldrh	r2, [r7, #2]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004350:	e002      	b.n	8004358 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004352:	887a      	ldrh	r2, [r7, #2]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004358:	bf00      	nop
 800435a:	370c      	adds	r7, #12
 800435c:	46bd      	mov	sp, r7
 800435e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004362:	4770      	bx	lr

08004364 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004364:	b480      	push	{r7}
 8004366:	b085      	sub	sp, #20
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
 800436c:	460b      	mov	r3, r1
 800436e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	695b      	ldr	r3, [r3, #20]
 8004374:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004376:	887a      	ldrh	r2, [r7, #2]
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	4013      	ands	r3, r2
 800437c:	041a      	lsls	r2, r3, #16
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	43d9      	mvns	r1, r3
 8004382:	887b      	ldrh	r3, [r7, #2]
 8004384:	400b      	ands	r3, r1
 8004386:	431a      	orrs	r2, r3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	619a      	str	r2, [r3, #24]
}
 800438c:	bf00      	nop
 800438e:	3714      	adds	r7, #20
 8004390:	46bd      	mov	sp, r7
 8004392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004396:	4770      	bx	lr

08004398 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b082      	sub	sp, #8
 800439c:	af00      	add	r7, sp, #0
 800439e:	4603      	mov	r3, r0
 80043a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80043a2:	4b08      	ldr	r3, [pc, #32]	@ (80043c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80043a4:	695a      	ldr	r2, [r3, #20]
 80043a6:	88fb      	ldrh	r3, [r7, #6]
 80043a8:	4013      	ands	r3, r2
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d006      	beq.n	80043bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80043ae:	4a05      	ldr	r2, [pc, #20]	@ (80043c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80043b0:	88fb      	ldrh	r3, [r7, #6]
 80043b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80043b4:	88fb      	ldrh	r3, [r7, #6]
 80043b6:	4618      	mov	r0, r3
 80043b8:	f7fd f836 	bl	8001428 <HAL_GPIO_EXTI_Callback>
  }
}
 80043bc:	bf00      	nop
 80043be:	3708      	adds	r7, #8
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bd80      	pop	{r7, pc}
 80043c4:	40010400 	.word	0x40010400

080043c8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80043c8:	b480      	push	{r7}
 80043ca:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80043cc:	4b04      	ldr	r3, [pc, #16]	@ (80043e0 <HAL_PWREx_GetVoltageRange+0x18>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr
 80043de:	bf00      	nop
 80043e0:	40007000 	.word	0x40007000

080043e4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b085      	sub	sp, #20
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043f2:	d130      	bne.n	8004456 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80043f4:	4b23      	ldr	r3, [pc, #140]	@ (8004484 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80043fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004400:	d038      	beq.n	8004474 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004402:	4b20      	ldr	r3, [pc, #128]	@ (8004484 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800440a:	4a1e      	ldr	r2, [pc, #120]	@ (8004484 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800440c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004410:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004412:	4b1d      	ldr	r3, [pc, #116]	@ (8004488 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	2232      	movs	r2, #50	@ 0x32
 8004418:	fb02 f303 	mul.w	r3, r2, r3
 800441c:	4a1b      	ldr	r2, [pc, #108]	@ (800448c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800441e:	fba2 2303 	umull	r2, r3, r2, r3
 8004422:	0c9b      	lsrs	r3, r3, #18
 8004424:	3301      	adds	r3, #1
 8004426:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004428:	e002      	b.n	8004430 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	3b01      	subs	r3, #1
 800442e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004430:	4b14      	ldr	r3, [pc, #80]	@ (8004484 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004432:	695b      	ldr	r3, [r3, #20]
 8004434:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004438:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800443c:	d102      	bne.n	8004444 <HAL_PWREx_ControlVoltageScaling+0x60>
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d1f2      	bne.n	800442a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004444:	4b0f      	ldr	r3, [pc, #60]	@ (8004484 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004446:	695b      	ldr	r3, [r3, #20]
 8004448:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800444c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004450:	d110      	bne.n	8004474 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004452:	2303      	movs	r3, #3
 8004454:	e00f      	b.n	8004476 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004456:	4b0b      	ldr	r3, [pc, #44]	@ (8004484 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800445e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004462:	d007      	beq.n	8004474 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004464:	4b07      	ldr	r3, [pc, #28]	@ (8004484 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800446c:	4a05      	ldr	r2, [pc, #20]	@ (8004484 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800446e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004472:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004474:	2300      	movs	r3, #0
}
 8004476:	4618      	mov	r0, r3
 8004478:	3714      	adds	r7, #20
 800447a:	46bd      	mov	sp, r7
 800447c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004480:	4770      	bx	lr
 8004482:	bf00      	nop
 8004484:	40007000 	.word	0x40007000
 8004488:	20000014 	.word	0x20000014
 800448c:	431bde83 	.word	0x431bde83

08004490 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b088      	sub	sp, #32
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d102      	bne.n	80044a4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	f000 bc02 	b.w	8004ca8 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80044a4:	4b96      	ldr	r3, [pc, #600]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	f003 030c 	and.w	r3, r3, #12
 80044ac:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80044ae:	4b94      	ldr	r3, [pc, #592]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 80044b0:	68db      	ldr	r3, [r3, #12]
 80044b2:	f003 0303 	and.w	r3, r3, #3
 80044b6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 0310 	and.w	r3, r3, #16
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	f000 80e4 	beq.w	800468e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80044c6:	69bb      	ldr	r3, [r7, #24]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d007      	beq.n	80044dc <HAL_RCC_OscConfig+0x4c>
 80044cc:	69bb      	ldr	r3, [r7, #24]
 80044ce:	2b0c      	cmp	r3, #12
 80044d0:	f040 808b 	bne.w	80045ea <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	f040 8087 	bne.w	80045ea <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80044dc:	4b88      	ldr	r3, [pc, #544]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 0302 	and.w	r3, r3, #2
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d005      	beq.n	80044f4 <HAL_RCC_OscConfig+0x64>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	699b      	ldr	r3, [r3, #24]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d101      	bne.n	80044f4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e3d9      	b.n	8004ca8 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6a1a      	ldr	r2, [r3, #32]
 80044f8:	4b81      	ldr	r3, [pc, #516]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f003 0308 	and.w	r3, r3, #8
 8004500:	2b00      	cmp	r3, #0
 8004502:	d004      	beq.n	800450e <HAL_RCC_OscConfig+0x7e>
 8004504:	4b7e      	ldr	r3, [pc, #504]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800450c:	e005      	b.n	800451a <HAL_RCC_OscConfig+0x8a>
 800450e:	4b7c      	ldr	r3, [pc, #496]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 8004510:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004514:	091b      	lsrs	r3, r3, #4
 8004516:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800451a:	4293      	cmp	r3, r2
 800451c:	d223      	bcs.n	8004566 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6a1b      	ldr	r3, [r3, #32]
 8004522:	4618      	mov	r0, r3
 8004524:	f000 fd8c 	bl	8005040 <RCC_SetFlashLatencyFromMSIRange>
 8004528:	4603      	mov	r3, r0
 800452a:	2b00      	cmp	r3, #0
 800452c:	d001      	beq.n	8004532 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e3ba      	b.n	8004ca8 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004532:	4b73      	ldr	r3, [pc, #460]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a72      	ldr	r2, [pc, #456]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 8004538:	f043 0308 	orr.w	r3, r3, #8
 800453c:	6013      	str	r3, [r2, #0]
 800453e:	4b70      	ldr	r3, [pc, #448]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6a1b      	ldr	r3, [r3, #32]
 800454a:	496d      	ldr	r1, [pc, #436]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 800454c:	4313      	orrs	r3, r2
 800454e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004550:	4b6b      	ldr	r3, [pc, #428]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	69db      	ldr	r3, [r3, #28]
 800455c:	021b      	lsls	r3, r3, #8
 800455e:	4968      	ldr	r1, [pc, #416]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 8004560:	4313      	orrs	r3, r2
 8004562:	604b      	str	r3, [r1, #4]
 8004564:	e025      	b.n	80045b2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004566:	4b66      	ldr	r3, [pc, #408]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a65      	ldr	r2, [pc, #404]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 800456c:	f043 0308 	orr.w	r3, r3, #8
 8004570:	6013      	str	r3, [r2, #0]
 8004572:	4b63      	ldr	r3, [pc, #396]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6a1b      	ldr	r3, [r3, #32]
 800457e:	4960      	ldr	r1, [pc, #384]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 8004580:	4313      	orrs	r3, r2
 8004582:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004584:	4b5e      	ldr	r3, [pc, #376]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	69db      	ldr	r3, [r3, #28]
 8004590:	021b      	lsls	r3, r3, #8
 8004592:	495b      	ldr	r1, [pc, #364]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 8004594:	4313      	orrs	r3, r2
 8004596:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004598:	69bb      	ldr	r3, [r7, #24]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d109      	bne.n	80045b2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6a1b      	ldr	r3, [r3, #32]
 80045a2:	4618      	mov	r0, r3
 80045a4:	f000 fd4c 	bl	8005040 <RCC_SetFlashLatencyFromMSIRange>
 80045a8:	4603      	mov	r3, r0
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d001      	beq.n	80045b2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e37a      	b.n	8004ca8 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80045b2:	f000 fc81 	bl	8004eb8 <HAL_RCC_GetSysClockFreq>
 80045b6:	4602      	mov	r2, r0
 80045b8:	4b51      	ldr	r3, [pc, #324]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	091b      	lsrs	r3, r3, #4
 80045be:	f003 030f 	and.w	r3, r3, #15
 80045c2:	4950      	ldr	r1, [pc, #320]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 80045c4:	5ccb      	ldrb	r3, [r1, r3]
 80045c6:	f003 031f 	and.w	r3, r3, #31
 80045ca:	fa22 f303 	lsr.w	r3, r2, r3
 80045ce:	4a4e      	ldr	r2, [pc, #312]	@ (8004708 <HAL_RCC_OscConfig+0x278>)
 80045d0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80045d2:	4b4e      	ldr	r3, [pc, #312]	@ (800470c <HAL_RCC_OscConfig+0x27c>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4618      	mov	r0, r3
 80045d8:	f7ff f8fa 	bl	80037d0 <HAL_InitTick>
 80045dc:	4603      	mov	r3, r0
 80045de:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80045e0:	7bfb      	ldrb	r3, [r7, #15]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d052      	beq.n	800468c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80045e6:	7bfb      	ldrb	r3, [r7, #15]
 80045e8:	e35e      	b.n	8004ca8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	699b      	ldr	r3, [r3, #24]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d032      	beq.n	8004658 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80045f2:	4b43      	ldr	r3, [pc, #268]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4a42      	ldr	r2, [pc, #264]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 80045f8:	f043 0301 	orr.w	r3, r3, #1
 80045fc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80045fe:	f7ff f937 	bl	8003870 <HAL_GetTick>
 8004602:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004604:	e008      	b.n	8004618 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004606:	f7ff f933 	bl	8003870 <HAL_GetTick>
 800460a:	4602      	mov	r2, r0
 800460c:	693b      	ldr	r3, [r7, #16]
 800460e:	1ad3      	subs	r3, r2, r3
 8004610:	2b02      	cmp	r3, #2
 8004612:	d901      	bls.n	8004618 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004614:	2303      	movs	r3, #3
 8004616:	e347      	b.n	8004ca8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004618:	4b39      	ldr	r3, [pc, #228]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f003 0302 	and.w	r3, r3, #2
 8004620:	2b00      	cmp	r3, #0
 8004622:	d0f0      	beq.n	8004606 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004624:	4b36      	ldr	r3, [pc, #216]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a35      	ldr	r2, [pc, #212]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 800462a:	f043 0308 	orr.w	r3, r3, #8
 800462e:	6013      	str	r3, [r2, #0]
 8004630:	4b33      	ldr	r3, [pc, #204]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6a1b      	ldr	r3, [r3, #32]
 800463c:	4930      	ldr	r1, [pc, #192]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 800463e:	4313      	orrs	r3, r2
 8004640:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004642:	4b2f      	ldr	r3, [pc, #188]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	69db      	ldr	r3, [r3, #28]
 800464e:	021b      	lsls	r3, r3, #8
 8004650:	492b      	ldr	r1, [pc, #172]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 8004652:	4313      	orrs	r3, r2
 8004654:	604b      	str	r3, [r1, #4]
 8004656:	e01a      	b.n	800468e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004658:	4b29      	ldr	r3, [pc, #164]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a28      	ldr	r2, [pc, #160]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 800465e:	f023 0301 	bic.w	r3, r3, #1
 8004662:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004664:	f7ff f904 	bl	8003870 <HAL_GetTick>
 8004668:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800466a:	e008      	b.n	800467e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800466c:	f7ff f900 	bl	8003870 <HAL_GetTick>
 8004670:	4602      	mov	r2, r0
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	1ad3      	subs	r3, r2, r3
 8004676:	2b02      	cmp	r3, #2
 8004678:	d901      	bls.n	800467e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800467a:	2303      	movs	r3, #3
 800467c:	e314      	b.n	8004ca8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800467e:	4b20      	ldr	r3, [pc, #128]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f003 0302 	and.w	r3, r3, #2
 8004686:	2b00      	cmp	r3, #0
 8004688:	d1f0      	bne.n	800466c <HAL_RCC_OscConfig+0x1dc>
 800468a:	e000      	b.n	800468e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800468c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f003 0301 	and.w	r3, r3, #1
 8004696:	2b00      	cmp	r3, #0
 8004698:	d073      	beq.n	8004782 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800469a:	69bb      	ldr	r3, [r7, #24]
 800469c:	2b08      	cmp	r3, #8
 800469e:	d005      	beq.n	80046ac <HAL_RCC_OscConfig+0x21c>
 80046a0:	69bb      	ldr	r3, [r7, #24]
 80046a2:	2b0c      	cmp	r3, #12
 80046a4:	d10e      	bne.n	80046c4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	2b03      	cmp	r3, #3
 80046aa:	d10b      	bne.n	80046c4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046ac:	4b14      	ldr	r3, [pc, #80]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d063      	beq.n	8004780 <HAL_RCC_OscConfig+0x2f0>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d15f      	bne.n	8004780 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80046c0:	2301      	movs	r3, #1
 80046c2:	e2f1      	b.n	8004ca8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046cc:	d106      	bne.n	80046dc <HAL_RCC_OscConfig+0x24c>
 80046ce:	4b0c      	ldr	r3, [pc, #48]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4a0b      	ldr	r2, [pc, #44]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 80046d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046d8:	6013      	str	r3, [r2, #0]
 80046da:	e025      	b.n	8004728 <HAL_RCC_OscConfig+0x298>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80046e4:	d114      	bne.n	8004710 <HAL_RCC_OscConfig+0x280>
 80046e6:	4b06      	ldr	r3, [pc, #24]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a05      	ldr	r2, [pc, #20]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 80046ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80046f0:	6013      	str	r3, [r2, #0]
 80046f2:	4b03      	ldr	r3, [pc, #12]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a02      	ldr	r2, [pc, #8]	@ (8004700 <HAL_RCC_OscConfig+0x270>)
 80046f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046fc:	6013      	str	r3, [r2, #0]
 80046fe:	e013      	b.n	8004728 <HAL_RCC_OscConfig+0x298>
 8004700:	40021000 	.word	0x40021000
 8004704:	08013100 	.word	0x08013100
 8004708:	20000014 	.word	0x20000014
 800470c:	20000030 	.word	0x20000030
 8004710:	4ba0      	ldr	r3, [pc, #640]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a9f      	ldr	r2, [pc, #636]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 8004716:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800471a:	6013      	str	r3, [r2, #0]
 800471c:	4b9d      	ldr	r3, [pc, #628]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a9c      	ldr	r2, [pc, #624]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 8004722:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004726:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d013      	beq.n	8004758 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004730:	f7ff f89e 	bl	8003870 <HAL_GetTick>
 8004734:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004736:	e008      	b.n	800474a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004738:	f7ff f89a 	bl	8003870 <HAL_GetTick>
 800473c:	4602      	mov	r2, r0
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	1ad3      	subs	r3, r2, r3
 8004742:	2b64      	cmp	r3, #100	@ 0x64
 8004744:	d901      	bls.n	800474a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004746:	2303      	movs	r3, #3
 8004748:	e2ae      	b.n	8004ca8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800474a:	4b92      	ldr	r3, [pc, #584]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004752:	2b00      	cmp	r3, #0
 8004754:	d0f0      	beq.n	8004738 <HAL_RCC_OscConfig+0x2a8>
 8004756:	e014      	b.n	8004782 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004758:	f7ff f88a 	bl	8003870 <HAL_GetTick>
 800475c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800475e:	e008      	b.n	8004772 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004760:	f7ff f886 	bl	8003870 <HAL_GetTick>
 8004764:	4602      	mov	r2, r0
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	1ad3      	subs	r3, r2, r3
 800476a:	2b64      	cmp	r3, #100	@ 0x64
 800476c:	d901      	bls.n	8004772 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800476e:	2303      	movs	r3, #3
 8004770:	e29a      	b.n	8004ca8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004772:	4b88      	ldr	r3, [pc, #544]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800477a:	2b00      	cmp	r3, #0
 800477c:	d1f0      	bne.n	8004760 <HAL_RCC_OscConfig+0x2d0>
 800477e:	e000      	b.n	8004782 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004780:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 0302 	and.w	r3, r3, #2
 800478a:	2b00      	cmp	r3, #0
 800478c:	d060      	beq.n	8004850 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800478e:	69bb      	ldr	r3, [r7, #24]
 8004790:	2b04      	cmp	r3, #4
 8004792:	d005      	beq.n	80047a0 <HAL_RCC_OscConfig+0x310>
 8004794:	69bb      	ldr	r3, [r7, #24]
 8004796:	2b0c      	cmp	r3, #12
 8004798:	d119      	bne.n	80047ce <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	2b02      	cmp	r3, #2
 800479e:	d116      	bne.n	80047ce <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80047a0:	4b7c      	ldr	r3, [pc, #496]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d005      	beq.n	80047b8 <HAL_RCC_OscConfig+0x328>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	68db      	ldr	r3, [r3, #12]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d101      	bne.n	80047b8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	e277      	b.n	8004ca8 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047b8:	4b76      	ldr	r3, [pc, #472]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	691b      	ldr	r3, [r3, #16]
 80047c4:	061b      	lsls	r3, r3, #24
 80047c6:	4973      	ldr	r1, [pc, #460]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 80047c8:	4313      	orrs	r3, r2
 80047ca:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80047cc:	e040      	b.n	8004850 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	68db      	ldr	r3, [r3, #12]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d023      	beq.n	800481e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80047d6:	4b6f      	ldr	r3, [pc, #444]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a6e      	ldr	r2, [pc, #440]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 80047dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047e2:	f7ff f845 	bl	8003870 <HAL_GetTick>
 80047e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80047e8:	e008      	b.n	80047fc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047ea:	f7ff f841 	bl	8003870 <HAL_GetTick>
 80047ee:	4602      	mov	r2, r0
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	1ad3      	subs	r3, r2, r3
 80047f4:	2b02      	cmp	r3, #2
 80047f6:	d901      	bls.n	80047fc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80047f8:	2303      	movs	r3, #3
 80047fa:	e255      	b.n	8004ca8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80047fc:	4b65      	ldr	r3, [pc, #404]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004804:	2b00      	cmp	r3, #0
 8004806:	d0f0      	beq.n	80047ea <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004808:	4b62      	ldr	r3, [pc, #392]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	691b      	ldr	r3, [r3, #16]
 8004814:	061b      	lsls	r3, r3, #24
 8004816:	495f      	ldr	r1, [pc, #380]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 8004818:	4313      	orrs	r3, r2
 800481a:	604b      	str	r3, [r1, #4]
 800481c:	e018      	b.n	8004850 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800481e:	4b5d      	ldr	r3, [pc, #372]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4a5c      	ldr	r2, [pc, #368]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 8004824:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004828:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800482a:	f7ff f821 	bl	8003870 <HAL_GetTick>
 800482e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004830:	e008      	b.n	8004844 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004832:	f7ff f81d 	bl	8003870 <HAL_GetTick>
 8004836:	4602      	mov	r2, r0
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	1ad3      	subs	r3, r2, r3
 800483c:	2b02      	cmp	r3, #2
 800483e:	d901      	bls.n	8004844 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004840:	2303      	movs	r3, #3
 8004842:	e231      	b.n	8004ca8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004844:	4b53      	ldr	r3, [pc, #332]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800484c:	2b00      	cmp	r3, #0
 800484e:	d1f0      	bne.n	8004832 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f003 0308 	and.w	r3, r3, #8
 8004858:	2b00      	cmp	r3, #0
 800485a:	d03c      	beq.n	80048d6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	695b      	ldr	r3, [r3, #20]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d01c      	beq.n	800489e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004864:	4b4b      	ldr	r3, [pc, #300]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 8004866:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800486a:	4a4a      	ldr	r2, [pc, #296]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 800486c:	f043 0301 	orr.w	r3, r3, #1
 8004870:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004874:	f7fe fffc 	bl	8003870 <HAL_GetTick>
 8004878:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800487a:	e008      	b.n	800488e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800487c:	f7fe fff8 	bl	8003870 <HAL_GetTick>
 8004880:	4602      	mov	r2, r0
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	1ad3      	subs	r3, r2, r3
 8004886:	2b02      	cmp	r3, #2
 8004888:	d901      	bls.n	800488e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800488a:	2303      	movs	r3, #3
 800488c:	e20c      	b.n	8004ca8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800488e:	4b41      	ldr	r3, [pc, #260]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 8004890:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004894:	f003 0302 	and.w	r3, r3, #2
 8004898:	2b00      	cmp	r3, #0
 800489a:	d0ef      	beq.n	800487c <HAL_RCC_OscConfig+0x3ec>
 800489c:	e01b      	b.n	80048d6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800489e:	4b3d      	ldr	r3, [pc, #244]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 80048a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048a4:	4a3b      	ldr	r2, [pc, #236]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 80048a6:	f023 0301 	bic.w	r3, r3, #1
 80048aa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048ae:	f7fe ffdf 	bl	8003870 <HAL_GetTick>
 80048b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80048b4:	e008      	b.n	80048c8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048b6:	f7fe ffdb 	bl	8003870 <HAL_GetTick>
 80048ba:	4602      	mov	r2, r0
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	1ad3      	subs	r3, r2, r3
 80048c0:	2b02      	cmp	r3, #2
 80048c2:	d901      	bls.n	80048c8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80048c4:	2303      	movs	r3, #3
 80048c6:	e1ef      	b.n	8004ca8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80048c8:	4b32      	ldr	r3, [pc, #200]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 80048ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048ce:	f003 0302 	and.w	r3, r3, #2
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d1ef      	bne.n	80048b6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f003 0304 	and.w	r3, r3, #4
 80048de:	2b00      	cmp	r3, #0
 80048e0:	f000 80a6 	beq.w	8004a30 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80048e4:	2300      	movs	r3, #0
 80048e6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80048e8:	4b2a      	ldr	r3, [pc, #168]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 80048ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d10d      	bne.n	8004910 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048f4:	4b27      	ldr	r3, [pc, #156]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 80048f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048f8:	4a26      	ldr	r2, [pc, #152]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 80048fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8004900:	4b24      	ldr	r3, [pc, #144]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 8004902:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004904:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004908:	60bb      	str	r3, [r7, #8]
 800490a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800490c:	2301      	movs	r3, #1
 800490e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004910:	4b21      	ldr	r3, [pc, #132]	@ (8004998 <HAL_RCC_OscConfig+0x508>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004918:	2b00      	cmp	r3, #0
 800491a:	d118      	bne.n	800494e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800491c:	4b1e      	ldr	r3, [pc, #120]	@ (8004998 <HAL_RCC_OscConfig+0x508>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a1d      	ldr	r2, [pc, #116]	@ (8004998 <HAL_RCC_OscConfig+0x508>)
 8004922:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004926:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004928:	f7fe ffa2 	bl	8003870 <HAL_GetTick>
 800492c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800492e:	e008      	b.n	8004942 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004930:	f7fe ff9e 	bl	8003870 <HAL_GetTick>
 8004934:	4602      	mov	r2, r0
 8004936:	693b      	ldr	r3, [r7, #16]
 8004938:	1ad3      	subs	r3, r2, r3
 800493a:	2b02      	cmp	r3, #2
 800493c:	d901      	bls.n	8004942 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800493e:	2303      	movs	r3, #3
 8004940:	e1b2      	b.n	8004ca8 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004942:	4b15      	ldr	r3, [pc, #84]	@ (8004998 <HAL_RCC_OscConfig+0x508>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800494a:	2b00      	cmp	r3, #0
 800494c:	d0f0      	beq.n	8004930 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	2b01      	cmp	r3, #1
 8004954:	d108      	bne.n	8004968 <HAL_RCC_OscConfig+0x4d8>
 8004956:	4b0f      	ldr	r3, [pc, #60]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 8004958:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800495c:	4a0d      	ldr	r2, [pc, #52]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 800495e:	f043 0301 	orr.w	r3, r3, #1
 8004962:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004966:	e029      	b.n	80049bc <HAL_RCC_OscConfig+0x52c>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	689b      	ldr	r3, [r3, #8]
 800496c:	2b05      	cmp	r3, #5
 800496e:	d115      	bne.n	800499c <HAL_RCC_OscConfig+0x50c>
 8004970:	4b08      	ldr	r3, [pc, #32]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 8004972:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004976:	4a07      	ldr	r2, [pc, #28]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 8004978:	f043 0304 	orr.w	r3, r3, #4
 800497c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004980:	4b04      	ldr	r3, [pc, #16]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 8004982:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004986:	4a03      	ldr	r2, [pc, #12]	@ (8004994 <HAL_RCC_OscConfig+0x504>)
 8004988:	f043 0301 	orr.w	r3, r3, #1
 800498c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004990:	e014      	b.n	80049bc <HAL_RCC_OscConfig+0x52c>
 8004992:	bf00      	nop
 8004994:	40021000 	.word	0x40021000
 8004998:	40007000 	.word	0x40007000
 800499c:	4b9a      	ldr	r3, [pc, #616]	@ (8004c08 <HAL_RCC_OscConfig+0x778>)
 800499e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049a2:	4a99      	ldr	r2, [pc, #612]	@ (8004c08 <HAL_RCC_OscConfig+0x778>)
 80049a4:	f023 0301 	bic.w	r3, r3, #1
 80049a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80049ac:	4b96      	ldr	r3, [pc, #600]	@ (8004c08 <HAL_RCC_OscConfig+0x778>)
 80049ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049b2:	4a95      	ldr	r2, [pc, #596]	@ (8004c08 <HAL_RCC_OscConfig+0x778>)
 80049b4:	f023 0304 	bic.w	r3, r3, #4
 80049b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	689b      	ldr	r3, [r3, #8]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d016      	beq.n	80049f2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049c4:	f7fe ff54 	bl	8003870 <HAL_GetTick>
 80049c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80049ca:	e00a      	b.n	80049e2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049cc:	f7fe ff50 	bl	8003870 <HAL_GetTick>
 80049d0:	4602      	mov	r2, r0
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	1ad3      	subs	r3, r2, r3
 80049d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049da:	4293      	cmp	r3, r2
 80049dc:	d901      	bls.n	80049e2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80049de:	2303      	movs	r3, #3
 80049e0:	e162      	b.n	8004ca8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80049e2:	4b89      	ldr	r3, [pc, #548]	@ (8004c08 <HAL_RCC_OscConfig+0x778>)
 80049e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049e8:	f003 0302 	and.w	r3, r3, #2
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d0ed      	beq.n	80049cc <HAL_RCC_OscConfig+0x53c>
 80049f0:	e015      	b.n	8004a1e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049f2:	f7fe ff3d 	bl	8003870 <HAL_GetTick>
 80049f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80049f8:	e00a      	b.n	8004a10 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049fa:	f7fe ff39 	bl	8003870 <HAL_GetTick>
 80049fe:	4602      	mov	r2, r0
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	1ad3      	subs	r3, r2, r3
 8004a04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d901      	bls.n	8004a10 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004a0c:	2303      	movs	r3, #3
 8004a0e:	e14b      	b.n	8004ca8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a10:	4b7d      	ldr	r3, [pc, #500]	@ (8004c08 <HAL_RCC_OscConfig+0x778>)
 8004a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a16:	f003 0302 	and.w	r3, r3, #2
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d1ed      	bne.n	80049fa <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a1e:	7ffb      	ldrb	r3, [r7, #31]
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	d105      	bne.n	8004a30 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a24:	4b78      	ldr	r3, [pc, #480]	@ (8004c08 <HAL_RCC_OscConfig+0x778>)
 8004a26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a28:	4a77      	ldr	r2, [pc, #476]	@ (8004c08 <HAL_RCC_OscConfig+0x778>)
 8004a2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a2e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f003 0320 	and.w	r3, r3, #32
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d03c      	beq.n	8004ab6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d01c      	beq.n	8004a7e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004a44:	4b70      	ldr	r3, [pc, #448]	@ (8004c08 <HAL_RCC_OscConfig+0x778>)
 8004a46:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a4a:	4a6f      	ldr	r2, [pc, #444]	@ (8004c08 <HAL_RCC_OscConfig+0x778>)
 8004a4c:	f043 0301 	orr.w	r3, r3, #1
 8004a50:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a54:	f7fe ff0c 	bl	8003870 <HAL_GetTick>
 8004a58:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004a5a:	e008      	b.n	8004a6e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004a5c:	f7fe ff08 	bl	8003870 <HAL_GetTick>
 8004a60:	4602      	mov	r2, r0
 8004a62:	693b      	ldr	r3, [r7, #16]
 8004a64:	1ad3      	subs	r3, r2, r3
 8004a66:	2b02      	cmp	r3, #2
 8004a68:	d901      	bls.n	8004a6e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004a6a:	2303      	movs	r3, #3
 8004a6c:	e11c      	b.n	8004ca8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004a6e:	4b66      	ldr	r3, [pc, #408]	@ (8004c08 <HAL_RCC_OscConfig+0x778>)
 8004a70:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a74:	f003 0302 	and.w	r3, r3, #2
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d0ef      	beq.n	8004a5c <HAL_RCC_OscConfig+0x5cc>
 8004a7c:	e01b      	b.n	8004ab6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004a7e:	4b62      	ldr	r3, [pc, #392]	@ (8004c08 <HAL_RCC_OscConfig+0x778>)
 8004a80:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a84:	4a60      	ldr	r2, [pc, #384]	@ (8004c08 <HAL_RCC_OscConfig+0x778>)
 8004a86:	f023 0301 	bic.w	r3, r3, #1
 8004a8a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a8e:	f7fe feef 	bl	8003870 <HAL_GetTick>
 8004a92:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004a94:	e008      	b.n	8004aa8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004a96:	f7fe feeb 	bl	8003870 <HAL_GetTick>
 8004a9a:	4602      	mov	r2, r0
 8004a9c:	693b      	ldr	r3, [r7, #16]
 8004a9e:	1ad3      	subs	r3, r2, r3
 8004aa0:	2b02      	cmp	r3, #2
 8004aa2:	d901      	bls.n	8004aa8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004aa4:	2303      	movs	r3, #3
 8004aa6:	e0ff      	b.n	8004ca8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004aa8:	4b57      	ldr	r3, [pc, #348]	@ (8004c08 <HAL_RCC_OscConfig+0x778>)
 8004aaa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004aae:	f003 0302 	and.w	r3, r3, #2
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d1ef      	bne.n	8004a96 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	f000 80f3 	beq.w	8004ca6 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ac4:	2b02      	cmp	r3, #2
 8004ac6:	f040 80c9 	bne.w	8004c5c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004aca:	4b4f      	ldr	r3, [pc, #316]	@ (8004c08 <HAL_RCC_OscConfig+0x778>)
 8004acc:	68db      	ldr	r3, [r3, #12]
 8004ace:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	f003 0203 	and.w	r2, r3, #3
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ada:	429a      	cmp	r2, r3
 8004adc:	d12c      	bne.n	8004b38 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ae8:	3b01      	subs	r3, #1
 8004aea:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004aec:	429a      	cmp	r2, r3
 8004aee:	d123      	bne.n	8004b38 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004afa:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d11b      	bne.n	8004b38 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b0a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004b0c:	429a      	cmp	r2, r3
 8004b0e:	d113      	bne.n	8004b38 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b1a:	085b      	lsrs	r3, r3, #1
 8004b1c:	3b01      	subs	r3, #1
 8004b1e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004b20:	429a      	cmp	r2, r3
 8004b22:	d109      	bne.n	8004b38 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004b24:	697b      	ldr	r3, [r7, #20]
 8004b26:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b2e:	085b      	lsrs	r3, r3, #1
 8004b30:	3b01      	subs	r3, #1
 8004b32:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b34:	429a      	cmp	r2, r3
 8004b36:	d06b      	beq.n	8004c10 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b38:	69bb      	ldr	r3, [r7, #24]
 8004b3a:	2b0c      	cmp	r3, #12
 8004b3c:	d062      	beq.n	8004c04 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004b3e:	4b32      	ldr	r3, [pc, #200]	@ (8004c08 <HAL_RCC_OscConfig+0x778>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d001      	beq.n	8004b4e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e0ac      	b.n	8004ca8 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004b4e:	4b2e      	ldr	r3, [pc, #184]	@ (8004c08 <HAL_RCC_OscConfig+0x778>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a2d      	ldr	r2, [pc, #180]	@ (8004c08 <HAL_RCC_OscConfig+0x778>)
 8004b54:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b58:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004b5a:	f7fe fe89 	bl	8003870 <HAL_GetTick>
 8004b5e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b60:	e008      	b.n	8004b74 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b62:	f7fe fe85 	bl	8003870 <HAL_GetTick>
 8004b66:	4602      	mov	r2, r0
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	1ad3      	subs	r3, r2, r3
 8004b6c:	2b02      	cmp	r3, #2
 8004b6e:	d901      	bls.n	8004b74 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004b70:	2303      	movs	r3, #3
 8004b72:	e099      	b.n	8004ca8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b74:	4b24      	ldr	r3, [pc, #144]	@ (8004c08 <HAL_RCC_OscConfig+0x778>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d1f0      	bne.n	8004b62 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b80:	4b21      	ldr	r3, [pc, #132]	@ (8004c08 <HAL_RCC_OscConfig+0x778>)
 8004b82:	68da      	ldr	r2, [r3, #12]
 8004b84:	4b21      	ldr	r3, [pc, #132]	@ (8004c0c <HAL_RCC_OscConfig+0x77c>)
 8004b86:	4013      	ands	r3, r2
 8004b88:	687a      	ldr	r2, [r7, #4]
 8004b8a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004b8c:	687a      	ldr	r2, [r7, #4]
 8004b8e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004b90:	3a01      	subs	r2, #1
 8004b92:	0112      	lsls	r2, r2, #4
 8004b94:	4311      	orrs	r1, r2
 8004b96:	687a      	ldr	r2, [r7, #4]
 8004b98:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004b9a:	0212      	lsls	r2, r2, #8
 8004b9c:	4311      	orrs	r1, r2
 8004b9e:	687a      	ldr	r2, [r7, #4]
 8004ba0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004ba2:	0852      	lsrs	r2, r2, #1
 8004ba4:	3a01      	subs	r2, #1
 8004ba6:	0552      	lsls	r2, r2, #21
 8004ba8:	4311      	orrs	r1, r2
 8004baa:	687a      	ldr	r2, [r7, #4]
 8004bac:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004bae:	0852      	lsrs	r2, r2, #1
 8004bb0:	3a01      	subs	r2, #1
 8004bb2:	0652      	lsls	r2, r2, #25
 8004bb4:	4311      	orrs	r1, r2
 8004bb6:	687a      	ldr	r2, [r7, #4]
 8004bb8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004bba:	06d2      	lsls	r2, r2, #27
 8004bbc:	430a      	orrs	r2, r1
 8004bbe:	4912      	ldr	r1, [pc, #72]	@ (8004c08 <HAL_RCC_OscConfig+0x778>)
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004bc4:	4b10      	ldr	r3, [pc, #64]	@ (8004c08 <HAL_RCC_OscConfig+0x778>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a0f      	ldr	r2, [pc, #60]	@ (8004c08 <HAL_RCC_OscConfig+0x778>)
 8004bca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004bce:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004bd0:	4b0d      	ldr	r3, [pc, #52]	@ (8004c08 <HAL_RCC_OscConfig+0x778>)
 8004bd2:	68db      	ldr	r3, [r3, #12]
 8004bd4:	4a0c      	ldr	r2, [pc, #48]	@ (8004c08 <HAL_RCC_OscConfig+0x778>)
 8004bd6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004bda:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004bdc:	f7fe fe48 	bl	8003870 <HAL_GetTick>
 8004be0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004be2:	e008      	b.n	8004bf6 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004be4:	f7fe fe44 	bl	8003870 <HAL_GetTick>
 8004be8:	4602      	mov	r2, r0
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	1ad3      	subs	r3, r2, r3
 8004bee:	2b02      	cmp	r3, #2
 8004bf0:	d901      	bls.n	8004bf6 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8004bf2:	2303      	movs	r3, #3
 8004bf4:	e058      	b.n	8004ca8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bf6:	4b04      	ldr	r3, [pc, #16]	@ (8004c08 <HAL_RCC_OscConfig+0x778>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d0f0      	beq.n	8004be4 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004c02:	e050      	b.n	8004ca6 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	e04f      	b.n	8004ca8 <HAL_RCC_OscConfig+0x818>
 8004c08:	40021000 	.word	0x40021000
 8004c0c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c10:	4b27      	ldr	r3, [pc, #156]	@ (8004cb0 <HAL_RCC_OscConfig+0x820>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d144      	bne.n	8004ca6 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004c1c:	4b24      	ldr	r3, [pc, #144]	@ (8004cb0 <HAL_RCC_OscConfig+0x820>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a23      	ldr	r2, [pc, #140]	@ (8004cb0 <HAL_RCC_OscConfig+0x820>)
 8004c22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c26:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004c28:	4b21      	ldr	r3, [pc, #132]	@ (8004cb0 <HAL_RCC_OscConfig+0x820>)
 8004c2a:	68db      	ldr	r3, [r3, #12]
 8004c2c:	4a20      	ldr	r2, [pc, #128]	@ (8004cb0 <HAL_RCC_OscConfig+0x820>)
 8004c2e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c32:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004c34:	f7fe fe1c 	bl	8003870 <HAL_GetTick>
 8004c38:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c3a:	e008      	b.n	8004c4e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c3c:	f7fe fe18 	bl	8003870 <HAL_GetTick>
 8004c40:	4602      	mov	r2, r0
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	1ad3      	subs	r3, r2, r3
 8004c46:	2b02      	cmp	r3, #2
 8004c48:	d901      	bls.n	8004c4e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8004c4a:	2303      	movs	r3, #3
 8004c4c:	e02c      	b.n	8004ca8 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c4e:	4b18      	ldr	r3, [pc, #96]	@ (8004cb0 <HAL_RCC_OscConfig+0x820>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d0f0      	beq.n	8004c3c <HAL_RCC_OscConfig+0x7ac>
 8004c5a:	e024      	b.n	8004ca6 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004c5c:	69bb      	ldr	r3, [r7, #24]
 8004c5e:	2b0c      	cmp	r3, #12
 8004c60:	d01f      	beq.n	8004ca2 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c62:	4b13      	ldr	r3, [pc, #76]	@ (8004cb0 <HAL_RCC_OscConfig+0x820>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4a12      	ldr	r2, [pc, #72]	@ (8004cb0 <HAL_RCC_OscConfig+0x820>)
 8004c68:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c6e:	f7fe fdff 	bl	8003870 <HAL_GetTick>
 8004c72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c74:	e008      	b.n	8004c88 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c76:	f7fe fdfb 	bl	8003870 <HAL_GetTick>
 8004c7a:	4602      	mov	r2, r0
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	1ad3      	subs	r3, r2, r3
 8004c80:	2b02      	cmp	r3, #2
 8004c82:	d901      	bls.n	8004c88 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8004c84:	2303      	movs	r3, #3
 8004c86:	e00f      	b.n	8004ca8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c88:	4b09      	ldr	r3, [pc, #36]	@ (8004cb0 <HAL_RCC_OscConfig+0x820>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d1f0      	bne.n	8004c76 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004c94:	4b06      	ldr	r3, [pc, #24]	@ (8004cb0 <HAL_RCC_OscConfig+0x820>)
 8004c96:	68da      	ldr	r2, [r3, #12]
 8004c98:	4905      	ldr	r1, [pc, #20]	@ (8004cb0 <HAL_RCC_OscConfig+0x820>)
 8004c9a:	4b06      	ldr	r3, [pc, #24]	@ (8004cb4 <HAL_RCC_OscConfig+0x824>)
 8004c9c:	4013      	ands	r3, r2
 8004c9e:	60cb      	str	r3, [r1, #12]
 8004ca0:	e001      	b.n	8004ca6 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	e000      	b.n	8004ca8 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8004ca6:	2300      	movs	r3, #0
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3720      	adds	r7, #32
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}
 8004cb0:	40021000 	.word	0x40021000
 8004cb4:	feeefffc 	.word	0xfeeefffc

08004cb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b084      	sub	sp, #16
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d101      	bne.n	8004ccc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e0e7      	b.n	8004e9c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ccc:	4b75      	ldr	r3, [pc, #468]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 0307 	and.w	r3, r3, #7
 8004cd4:	683a      	ldr	r2, [r7, #0]
 8004cd6:	429a      	cmp	r2, r3
 8004cd8:	d910      	bls.n	8004cfc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cda:	4b72      	ldr	r3, [pc, #456]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f023 0207 	bic.w	r2, r3, #7
 8004ce2:	4970      	ldr	r1, [pc, #448]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cea:	4b6e      	ldr	r3, [pc, #440]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f003 0307 	and.w	r3, r3, #7
 8004cf2:	683a      	ldr	r2, [r7, #0]
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d001      	beq.n	8004cfc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	e0cf      	b.n	8004e9c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f003 0302 	and.w	r3, r3, #2
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d010      	beq.n	8004d2a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	689a      	ldr	r2, [r3, #8]
 8004d0c:	4b66      	ldr	r3, [pc, #408]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d0e:	689b      	ldr	r3, [r3, #8]
 8004d10:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d14:	429a      	cmp	r2, r3
 8004d16:	d908      	bls.n	8004d2a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d18:	4b63      	ldr	r3, [pc, #396]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	4960      	ldr	r1, [pc, #384]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d26:	4313      	orrs	r3, r2
 8004d28:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f003 0301 	and.w	r3, r3, #1
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d04c      	beq.n	8004dd0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	2b03      	cmp	r3, #3
 8004d3c:	d107      	bne.n	8004d4e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d3e:	4b5a      	ldr	r3, [pc, #360]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d121      	bne.n	8004d8e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e0a6      	b.n	8004e9c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	2b02      	cmp	r3, #2
 8004d54:	d107      	bne.n	8004d66 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d56:	4b54      	ldr	r3, [pc, #336]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d115      	bne.n	8004d8e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	e09a      	b.n	8004e9c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d107      	bne.n	8004d7e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d6e:	4b4e      	ldr	r3, [pc, #312]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f003 0302 	and.w	r3, r3, #2
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d109      	bne.n	8004d8e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	e08e      	b.n	8004e9c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d7e:	4b4a      	ldr	r3, [pc, #296]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d101      	bne.n	8004d8e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e086      	b.n	8004e9c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004d8e:	4b46      	ldr	r3, [pc, #280]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	f023 0203 	bic.w	r2, r3, #3
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	4943      	ldr	r1, [pc, #268]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004da0:	f7fe fd66 	bl	8003870 <HAL_GetTick>
 8004da4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004da6:	e00a      	b.n	8004dbe <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004da8:	f7fe fd62 	bl	8003870 <HAL_GetTick>
 8004dac:	4602      	mov	r2, r0
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	1ad3      	subs	r3, r2, r3
 8004db2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d901      	bls.n	8004dbe <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004dba:	2303      	movs	r3, #3
 8004dbc:	e06e      	b.n	8004e9c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dbe:	4b3a      	ldr	r3, [pc, #232]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	f003 020c 	and.w	r2, r3, #12
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	009b      	lsls	r3, r3, #2
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d1eb      	bne.n	8004da8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f003 0302 	and.w	r3, r3, #2
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d010      	beq.n	8004dfe <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	689a      	ldr	r2, [r3, #8]
 8004de0:	4b31      	ldr	r3, [pc, #196]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004de8:	429a      	cmp	r2, r3
 8004dea:	d208      	bcs.n	8004dfe <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004dec:	4b2e      	ldr	r3, [pc, #184]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	689b      	ldr	r3, [r3, #8]
 8004df8:	492b      	ldr	r1, [pc, #172]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004dfe:	4b29      	ldr	r3, [pc, #164]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f003 0307 	and.w	r3, r3, #7
 8004e06:	683a      	ldr	r2, [r7, #0]
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d210      	bcs.n	8004e2e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e0c:	4b25      	ldr	r3, [pc, #148]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f023 0207 	bic.w	r2, r3, #7
 8004e14:	4923      	ldr	r1, [pc, #140]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e1c:	4b21      	ldr	r3, [pc, #132]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 0307 	and.w	r3, r3, #7
 8004e24:	683a      	ldr	r2, [r7, #0]
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d001      	beq.n	8004e2e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e036      	b.n	8004e9c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f003 0304 	and.w	r3, r3, #4
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d008      	beq.n	8004e4c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e3a:	4b1b      	ldr	r3, [pc, #108]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004e3c:	689b      	ldr	r3, [r3, #8]
 8004e3e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	68db      	ldr	r3, [r3, #12]
 8004e46:	4918      	ldr	r1, [pc, #96]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f003 0308 	and.w	r3, r3, #8
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d009      	beq.n	8004e6c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e58:	4b13      	ldr	r3, [pc, #76]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	691b      	ldr	r3, [r3, #16]
 8004e64:	00db      	lsls	r3, r3, #3
 8004e66:	4910      	ldr	r1, [pc, #64]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004e6c:	f000 f824 	bl	8004eb8 <HAL_RCC_GetSysClockFreq>
 8004e70:	4602      	mov	r2, r0
 8004e72:	4b0d      	ldr	r3, [pc, #52]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	091b      	lsrs	r3, r3, #4
 8004e78:	f003 030f 	and.w	r3, r3, #15
 8004e7c:	490b      	ldr	r1, [pc, #44]	@ (8004eac <HAL_RCC_ClockConfig+0x1f4>)
 8004e7e:	5ccb      	ldrb	r3, [r1, r3]
 8004e80:	f003 031f 	and.w	r3, r3, #31
 8004e84:	fa22 f303 	lsr.w	r3, r2, r3
 8004e88:	4a09      	ldr	r2, [pc, #36]	@ (8004eb0 <HAL_RCC_ClockConfig+0x1f8>)
 8004e8a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004e8c:	4b09      	ldr	r3, [pc, #36]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1fc>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4618      	mov	r0, r3
 8004e92:	f7fe fc9d 	bl	80037d0 <HAL_InitTick>
 8004e96:	4603      	mov	r3, r0
 8004e98:	72fb      	strb	r3, [r7, #11]

  return status;
 8004e9a:	7afb      	ldrb	r3, [r7, #11]
}
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	3710      	adds	r7, #16
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}
 8004ea4:	40022000 	.word	0x40022000
 8004ea8:	40021000 	.word	0x40021000
 8004eac:	08013100 	.word	0x08013100
 8004eb0:	20000014 	.word	0x20000014
 8004eb4:	20000030 	.word	0x20000030

08004eb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b089      	sub	sp, #36	@ 0x24
 8004ebc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	61fb      	str	r3, [r7, #28]
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ec6:	4b3e      	ldr	r3, [pc, #248]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	f003 030c 	and.w	r3, r3, #12
 8004ece:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ed0:	4b3b      	ldr	r3, [pc, #236]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ed2:	68db      	ldr	r3, [r3, #12]
 8004ed4:	f003 0303 	and.w	r3, r3, #3
 8004ed8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d005      	beq.n	8004eec <HAL_RCC_GetSysClockFreq+0x34>
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	2b0c      	cmp	r3, #12
 8004ee4:	d121      	bne.n	8004f2a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	d11e      	bne.n	8004f2a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004eec:	4b34      	ldr	r3, [pc, #208]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 0308 	and.w	r3, r3, #8
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d107      	bne.n	8004f08 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004ef8:	4b31      	ldr	r3, [pc, #196]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004efa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004efe:	0a1b      	lsrs	r3, r3, #8
 8004f00:	f003 030f 	and.w	r3, r3, #15
 8004f04:	61fb      	str	r3, [r7, #28]
 8004f06:	e005      	b.n	8004f14 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004f08:	4b2d      	ldr	r3, [pc, #180]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	091b      	lsrs	r3, r3, #4
 8004f0e:	f003 030f 	and.w	r3, r3, #15
 8004f12:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004f14:	4a2b      	ldr	r2, [pc, #172]	@ (8004fc4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004f16:	69fb      	ldr	r3, [r7, #28]
 8004f18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f1c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d10d      	bne.n	8004f40 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004f24:	69fb      	ldr	r3, [r7, #28]
 8004f26:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f28:	e00a      	b.n	8004f40 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	2b04      	cmp	r3, #4
 8004f2e:	d102      	bne.n	8004f36 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004f30:	4b25      	ldr	r3, [pc, #148]	@ (8004fc8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f32:	61bb      	str	r3, [r7, #24]
 8004f34:	e004      	b.n	8004f40 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	2b08      	cmp	r3, #8
 8004f3a:	d101      	bne.n	8004f40 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004f3c:	4b23      	ldr	r3, [pc, #140]	@ (8004fcc <HAL_RCC_GetSysClockFreq+0x114>)
 8004f3e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	2b0c      	cmp	r3, #12
 8004f44:	d134      	bne.n	8004fb0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004f46:	4b1e      	ldr	r3, [pc, #120]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f48:	68db      	ldr	r3, [r3, #12]
 8004f4a:	f003 0303 	and.w	r3, r3, #3
 8004f4e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	2b02      	cmp	r3, #2
 8004f54:	d003      	beq.n	8004f5e <HAL_RCC_GetSysClockFreq+0xa6>
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	2b03      	cmp	r3, #3
 8004f5a:	d003      	beq.n	8004f64 <HAL_RCC_GetSysClockFreq+0xac>
 8004f5c:	e005      	b.n	8004f6a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004f5e:	4b1a      	ldr	r3, [pc, #104]	@ (8004fc8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f60:	617b      	str	r3, [r7, #20]
      break;
 8004f62:	e005      	b.n	8004f70 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004f64:	4b19      	ldr	r3, [pc, #100]	@ (8004fcc <HAL_RCC_GetSysClockFreq+0x114>)
 8004f66:	617b      	str	r3, [r7, #20]
      break;
 8004f68:	e002      	b.n	8004f70 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004f6a:	69fb      	ldr	r3, [r7, #28]
 8004f6c:	617b      	str	r3, [r7, #20]
      break;
 8004f6e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004f70:	4b13      	ldr	r3, [pc, #76]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f72:	68db      	ldr	r3, [r3, #12]
 8004f74:	091b      	lsrs	r3, r3, #4
 8004f76:	f003 0307 	and.w	r3, r3, #7
 8004f7a:	3301      	adds	r3, #1
 8004f7c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004f7e:	4b10      	ldr	r3, [pc, #64]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f80:	68db      	ldr	r3, [r3, #12]
 8004f82:	0a1b      	lsrs	r3, r3, #8
 8004f84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f88:	697a      	ldr	r2, [r7, #20]
 8004f8a:	fb03 f202 	mul.w	r2, r3, r2
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f94:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004f96:	4b0a      	ldr	r3, [pc, #40]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f98:	68db      	ldr	r3, [r3, #12]
 8004f9a:	0e5b      	lsrs	r3, r3, #25
 8004f9c:	f003 0303 	and.w	r3, r3, #3
 8004fa0:	3301      	adds	r3, #1
 8004fa2:	005b      	lsls	r3, r3, #1
 8004fa4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004fa6:	697a      	ldr	r2, [r7, #20]
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004fb0:	69bb      	ldr	r3, [r7, #24]
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3724      	adds	r7, #36	@ 0x24
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr
 8004fbe:	bf00      	nop
 8004fc0:	40021000 	.word	0x40021000
 8004fc4:	08013118 	.word	0x08013118
 8004fc8:	00f42400 	.word	0x00f42400
 8004fcc:	007a1200 	.word	0x007a1200

08004fd0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fd4:	4b03      	ldr	r3, [pc, #12]	@ (8004fe4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe0:	4770      	bx	lr
 8004fe2:	bf00      	nop
 8004fe4:	20000014 	.word	0x20000014

08004fe8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004fec:	f7ff fff0 	bl	8004fd0 <HAL_RCC_GetHCLKFreq>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	4b06      	ldr	r3, [pc, #24]	@ (800500c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	0a1b      	lsrs	r3, r3, #8
 8004ff8:	f003 0307 	and.w	r3, r3, #7
 8004ffc:	4904      	ldr	r1, [pc, #16]	@ (8005010 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004ffe:	5ccb      	ldrb	r3, [r1, r3]
 8005000:	f003 031f 	and.w	r3, r3, #31
 8005004:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005008:	4618      	mov	r0, r3
 800500a:	bd80      	pop	{r7, pc}
 800500c:	40021000 	.word	0x40021000
 8005010:	08013110 	.word	0x08013110

08005014 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005018:	f7ff ffda 	bl	8004fd0 <HAL_RCC_GetHCLKFreq>
 800501c:	4602      	mov	r2, r0
 800501e:	4b06      	ldr	r3, [pc, #24]	@ (8005038 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005020:	689b      	ldr	r3, [r3, #8]
 8005022:	0adb      	lsrs	r3, r3, #11
 8005024:	f003 0307 	and.w	r3, r3, #7
 8005028:	4904      	ldr	r1, [pc, #16]	@ (800503c <HAL_RCC_GetPCLK2Freq+0x28>)
 800502a:	5ccb      	ldrb	r3, [r1, r3]
 800502c:	f003 031f 	and.w	r3, r3, #31
 8005030:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005034:	4618      	mov	r0, r3
 8005036:	bd80      	pop	{r7, pc}
 8005038:	40021000 	.word	0x40021000
 800503c:	08013110 	.word	0x08013110

08005040 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b086      	sub	sp, #24
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005048:	2300      	movs	r3, #0
 800504a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800504c:	4b2a      	ldr	r3, [pc, #168]	@ (80050f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800504e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005050:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005054:	2b00      	cmp	r3, #0
 8005056:	d003      	beq.n	8005060 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005058:	f7ff f9b6 	bl	80043c8 <HAL_PWREx_GetVoltageRange>
 800505c:	6178      	str	r0, [r7, #20]
 800505e:	e014      	b.n	800508a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005060:	4b25      	ldr	r3, [pc, #148]	@ (80050f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005064:	4a24      	ldr	r2, [pc, #144]	@ (80050f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005066:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800506a:	6593      	str	r3, [r2, #88]	@ 0x58
 800506c:	4b22      	ldr	r3, [pc, #136]	@ (80050f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800506e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005070:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005074:	60fb      	str	r3, [r7, #12]
 8005076:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005078:	f7ff f9a6 	bl	80043c8 <HAL_PWREx_GetVoltageRange>
 800507c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800507e:	4b1e      	ldr	r3, [pc, #120]	@ (80050f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005080:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005082:	4a1d      	ldr	r2, [pc, #116]	@ (80050f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005084:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005088:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005090:	d10b      	bne.n	80050aa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2b80      	cmp	r3, #128	@ 0x80
 8005096:	d919      	bls.n	80050cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2ba0      	cmp	r3, #160	@ 0xa0
 800509c:	d902      	bls.n	80050a4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800509e:	2302      	movs	r3, #2
 80050a0:	613b      	str	r3, [r7, #16]
 80050a2:	e013      	b.n	80050cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80050a4:	2301      	movs	r3, #1
 80050a6:	613b      	str	r3, [r7, #16]
 80050a8:	e010      	b.n	80050cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2b80      	cmp	r3, #128	@ 0x80
 80050ae:	d902      	bls.n	80050b6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80050b0:	2303      	movs	r3, #3
 80050b2:	613b      	str	r3, [r7, #16]
 80050b4:	e00a      	b.n	80050cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2b80      	cmp	r3, #128	@ 0x80
 80050ba:	d102      	bne.n	80050c2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80050bc:	2302      	movs	r3, #2
 80050be:	613b      	str	r3, [r7, #16]
 80050c0:	e004      	b.n	80050cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2b70      	cmp	r3, #112	@ 0x70
 80050c6:	d101      	bne.n	80050cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80050c8:	2301      	movs	r3, #1
 80050ca:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80050cc:	4b0b      	ldr	r3, [pc, #44]	@ (80050fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f023 0207 	bic.w	r2, r3, #7
 80050d4:	4909      	ldr	r1, [pc, #36]	@ (80050fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	4313      	orrs	r3, r2
 80050da:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80050dc:	4b07      	ldr	r3, [pc, #28]	@ (80050fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f003 0307 	and.w	r3, r3, #7
 80050e4:	693a      	ldr	r2, [r7, #16]
 80050e6:	429a      	cmp	r2, r3
 80050e8:	d001      	beq.n	80050ee <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80050ea:	2301      	movs	r3, #1
 80050ec:	e000      	b.n	80050f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80050ee:	2300      	movs	r3, #0
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	3718      	adds	r7, #24
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bd80      	pop	{r7, pc}
 80050f8:	40021000 	.word	0x40021000
 80050fc:	40022000 	.word	0x40022000

08005100 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b086      	sub	sp, #24
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005108:	2300      	movs	r3, #0
 800510a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800510c:	2300      	movs	r3, #0
 800510e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005118:	2b00      	cmp	r3, #0
 800511a:	d031      	beq.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005120:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005124:	d01a      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8005126:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800512a:	d814      	bhi.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800512c:	2b00      	cmp	r3, #0
 800512e:	d009      	beq.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005130:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005134:	d10f      	bne.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8005136:	4b5d      	ldr	r3, [pc, #372]	@ (80052ac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005138:	68db      	ldr	r3, [r3, #12]
 800513a:	4a5c      	ldr	r2, [pc, #368]	@ (80052ac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800513c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005140:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005142:	e00c      	b.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	3304      	adds	r3, #4
 8005148:	2100      	movs	r1, #0
 800514a:	4618      	mov	r0, r3
 800514c:	f000 fa22 	bl	8005594 <RCCEx_PLLSAI1_Config>
 8005150:	4603      	mov	r3, r0
 8005152:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005154:	e003      	b.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	74fb      	strb	r3, [r7, #19]
      break;
 800515a:	e000      	b.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800515c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800515e:	7cfb      	ldrb	r3, [r7, #19]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d10b      	bne.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005164:	4b51      	ldr	r3, [pc, #324]	@ (80052ac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005166:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800516a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005172:	494e      	ldr	r1, [pc, #312]	@ (80052ac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005174:	4313      	orrs	r3, r2
 8005176:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800517a:	e001      	b.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800517c:	7cfb      	ldrb	r3, [r7, #19]
 800517e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005188:	2b00      	cmp	r3, #0
 800518a:	f000 809e 	beq.w	80052ca <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800518e:	2300      	movs	r3, #0
 8005190:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005192:	4b46      	ldr	r3, [pc, #280]	@ (80052ac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005194:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005196:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800519a:	2b00      	cmp	r3, #0
 800519c:	d101      	bne.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800519e:	2301      	movs	r3, #1
 80051a0:	e000      	b.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80051a2:	2300      	movs	r3, #0
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d00d      	beq.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051a8:	4b40      	ldr	r3, [pc, #256]	@ (80052ac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80051aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051ac:	4a3f      	ldr	r2, [pc, #252]	@ (80052ac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80051ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80051b4:	4b3d      	ldr	r3, [pc, #244]	@ (80052ac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80051b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051bc:	60bb      	str	r3, [r7, #8]
 80051be:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051c0:	2301      	movs	r3, #1
 80051c2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80051c4:	4b3a      	ldr	r3, [pc, #232]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4a39      	ldr	r2, [pc, #228]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80051ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051ce:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80051d0:	f7fe fb4e 	bl	8003870 <HAL_GetTick>
 80051d4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80051d6:	e009      	b.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051d8:	f7fe fb4a 	bl	8003870 <HAL_GetTick>
 80051dc:	4602      	mov	r2, r0
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	1ad3      	subs	r3, r2, r3
 80051e2:	2b02      	cmp	r3, #2
 80051e4:	d902      	bls.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80051e6:	2303      	movs	r3, #3
 80051e8:	74fb      	strb	r3, [r7, #19]
        break;
 80051ea:	e005      	b.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80051ec:	4b30      	ldr	r3, [pc, #192]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d0ef      	beq.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80051f8:	7cfb      	ldrb	r3, [r7, #19]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d15a      	bne.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80051fe:	4b2b      	ldr	r3, [pc, #172]	@ (80052ac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005200:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005204:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005208:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d01e      	beq.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005214:	697a      	ldr	r2, [r7, #20]
 8005216:	429a      	cmp	r2, r3
 8005218:	d019      	beq.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800521a:	4b24      	ldr	r3, [pc, #144]	@ (80052ac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800521c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005220:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005224:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005226:	4b21      	ldr	r3, [pc, #132]	@ (80052ac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005228:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800522c:	4a1f      	ldr	r2, [pc, #124]	@ (80052ac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800522e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005232:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005236:	4b1d      	ldr	r3, [pc, #116]	@ (80052ac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005238:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800523c:	4a1b      	ldr	r2, [pc, #108]	@ (80052ac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800523e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005242:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005246:	4a19      	ldr	r2, [pc, #100]	@ (80052ac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	f003 0301 	and.w	r3, r3, #1
 8005254:	2b00      	cmp	r3, #0
 8005256:	d016      	beq.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005258:	f7fe fb0a 	bl	8003870 <HAL_GetTick>
 800525c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800525e:	e00b      	b.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005260:	f7fe fb06 	bl	8003870 <HAL_GetTick>
 8005264:	4602      	mov	r2, r0
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	1ad3      	subs	r3, r2, r3
 800526a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800526e:	4293      	cmp	r3, r2
 8005270:	d902      	bls.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8005272:	2303      	movs	r3, #3
 8005274:	74fb      	strb	r3, [r7, #19]
            break;
 8005276:	e006      	b.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005278:	4b0c      	ldr	r3, [pc, #48]	@ (80052ac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800527a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800527e:	f003 0302 	and.w	r3, r3, #2
 8005282:	2b00      	cmp	r3, #0
 8005284:	d0ec      	beq.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8005286:	7cfb      	ldrb	r3, [r7, #19]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d10b      	bne.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800528c:	4b07      	ldr	r3, [pc, #28]	@ (80052ac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800528e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005292:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800529a:	4904      	ldr	r1, [pc, #16]	@ (80052ac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800529c:	4313      	orrs	r3, r2
 800529e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80052a2:	e009      	b.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80052a4:	7cfb      	ldrb	r3, [r7, #19]
 80052a6:	74bb      	strb	r3, [r7, #18]
 80052a8:	e006      	b.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80052aa:	bf00      	nop
 80052ac:	40021000 	.word	0x40021000
 80052b0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052b4:	7cfb      	ldrb	r3, [r7, #19]
 80052b6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80052b8:	7c7b      	ldrb	r3, [r7, #17]
 80052ba:	2b01      	cmp	r3, #1
 80052bc:	d105      	bne.n	80052ca <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052be:	4b8d      	ldr	r3, [pc, #564]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80052c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052c2:	4a8c      	ldr	r2, [pc, #560]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80052c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052c8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f003 0301 	and.w	r3, r3, #1
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d00a      	beq.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80052d6:	4b87      	ldr	r3, [pc, #540]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80052d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052dc:	f023 0203 	bic.w	r2, r3, #3
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6a1b      	ldr	r3, [r3, #32]
 80052e4:	4983      	ldr	r1, [pc, #524]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80052e6:	4313      	orrs	r3, r2
 80052e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f003 0302 	and.w	r3, r3, #2
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d00a      	beq.n	800530e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80052f8:	4b7e      	ldr	r3, [pc, #504]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80052fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052fe:	f023 020c 	bic.w	r2, r3, #12
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005306:	497b      	ldr	r1, [pc, #492]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005308:	4313      	orrs	r3, r2
 800530a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f003 0304 	and.w	r3, r3, #4
 8005316:	2b00      	cmp	r3, #0
 8005318:	d00a      	beq.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800531a:	4b76      	ldr	r3, [pc, #472]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800531c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005320:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005328:	4972      	ldr	r1, [pc, #456]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800532a:	4313      	orrs	r3, r2
 800532c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f003 0320 	and.w	r3, r3, #32
 8005338:	2b00      	cmp	r3, #0
 800533a:	d00a      	beq.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800533c:	4b6d      	ldr	r3, [pc, #436]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800533e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005342:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800534a:	496a      	ldr	r1, [pc, #424]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800534c:	4313      	orrs	r3, r2
 800534e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800535a:	2b00      	cmp	r3, #0
 800535c:	d00a      	beq.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800535e:	4b65      	ldr	r3, [pc, #404]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005360:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005364:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800536c:	4961      	ldr	r1, [pc, #388]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800536e:	4313      	orrs	r3, r2
 8005370:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800537c:	2b00      	cmp	r3, #0
 800537e:	d00a      	beq.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005380:	4b5c      	ldr	r3, [pc, #368]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005382:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005386:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800538e:	4959      	ldr	r1, [pc, #356]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005390:	4313      	orrs	r3, r2
 8005392:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d00a      	beq.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80053a2:	4b54      	ldr	r3, [pc, #336]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80053a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053a8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053b0:	4950      	ldr	r1, [pc, #320]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80053b2:	4313      	orrs	r3, r2
 80053b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d00a      	beq.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80053c4:	4b4b      	ldr	r3, [pc, #300]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80053c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053ca:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053d2:	4948      	ldr	r1, [pc, #288]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80053d4:	4313      	orrs	r3, r2
 80053d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d00a      	beq.n	80053fc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80053e6:	4b43      	ldr	r3, [pc, #268]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80053e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053ec:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053f4:	493f      	ldr	r1, [pc, #252]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80053f6:	4313      	orrs	r3, r2
 80053f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005404:	2b00      	cmp	r3, #0
 8005406:	d028      	beq.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005408:	4b3a      	ldr	r3, [pc, #232]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800540a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800540e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005416:	4937      	ldr	r1, [pc, #220]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005418:	4313      	orrs	r3, r2
 800541a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005422:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005426:	d106      	bne.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005428:	4b32      	ldr	r3, [pc, #200]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800542a:	68db      	ldr	r3, [r3, #12]
 800542c:	4a31      	ldr	r2, [pc, #196]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800542e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005432:	60d3      	str	r3, [r2, #12]
 8005434:	e011      	b.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800543a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800543e:	d10c      	bne.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	3304      	adds	r3, #4
 8005444:	2101      	movs	r1, #1
 8005446:	4618      	mov	r0, r3
 8005448:	f000 f8a4 	bl	8005594 <RCCEx_PLLSAI1_Config>
 800544c:	4603      	mov	r3, r0
 800544e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005450:	7cfb      	ldrb	r3, [r7, #19]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d001      	beq.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 8005456:	7cfb      	ldrb	r3, [r7, #19]
 8005458:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005462:	2b00      	cmp	r3, #0
 8005464:	d028      	beq.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005466:	4b23      	ldr	r3, [pc, #140]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005468:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800546c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005474:	491f      	ldr	r1, [pc, #124]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005476:	4313      	orrs	r3, r2
 8005478:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005480:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005484:	d106      	bne.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005486:	4b1b      	ldr	r3, [pc, #108]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005488:	68db      	ldr	r3, [r3, #12]
 800548a:	4a1a      	ldr	r2, [pc, #104]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800548c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005490:	60d3      	str	r3, [r2, #12]
 8005492:	e011      	b.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005498:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800549c:	d10c      	bne.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	3304      	adds	r3, #4
 80054a2:	2101      	movs	r1, #1
 80054a4:	4618      	mov	r0, r3
 80054a6:	f000 f875 	bl	8005594 <RCCEx_PLLSAI1_Config>
 80054aa:	4603      	mov	r3, r0
 80054ac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80054ae:	7cfb      	ldrb	r3, [r7, #19]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d001      	beq.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 80054b4:	7cfb      	ldrb	r3, [r7, #19]
 80054b6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d02b      	beq.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80054c4:	4b0b      	ldr	r3, [pc, #44]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80054c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054ca:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054d2:	4908      	ldr	r1, [pc, #32]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80054d4:	4313      	orrs	r3, r2
 80054d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80054e2:	d109      	bne.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054e4:	4b03      	ldr	r3, [pc, #12]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80054e6:	68db      	ldr	r3, [r3, #12]
 80054e8:	4a02      	ldr	r2, [pc, #8]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80054ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80054ee:	60d3      	str	r3, [r2, #12]
 80054f0:	e014      	b.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80054f2:	bf00      	nop
 80054f4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005500:	d10c      	bne.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	3304      	adds	r3, #4
 8005506:	2101      	movs	r1, #1
 8005508:	4618      	mov	r0, r3
 800550a:	f000 f843 	bl	8005594 <RCCEx_PLLSAI1_Config>
 800550e:	4603      	mov	r3, r0
 8005510:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005512:	7cfb      	ldrb	r3, [r7, #19]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d001      	beq.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 8005518:	7cfb      	ldrb	r3, [r7, #19]
 800551a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005524:	2b00      	cmp	r3, #0
 8005526:	d01c      	beq.n	8005562 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005528:	4b19      	ldr	r3, [pc, #100]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800552a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800552e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005536:	4916      	ldr	r1, [pc, #88]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005538:	4313      	orrs	r3, r2
 800553a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005542:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005546:	d10c      	bne.n	8005562 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	3304      	adds	r3, #4
 800554c:	2102      	movs	r1, #2
 800554e:	4618      	mov	r0, r3
 8005550:	f000 f820 	bl	8005594 <RCCEx_PLLSAI1_Config>
 8005554:	4603      	mov	r3, r0
 8005556:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005558:	7cfb      	ldrb	r3, [r7, #19]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d001      	beq.n	8005562 <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 800555e:	7cfb      	ldrb	r3, [r7, #19]
 8005560:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800556a:	2b00      	cmp	r3, #0
 800556c:	d00a      	beq.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800556e:	4b08      	ldr	r3, [pc, #32]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005570:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005574:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800557c:	4904      	ldr	r1, [pc, #16]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800557e:	4313      	orrs	r3, r2
 8005580:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005584:	7cbb      	ldrb	r3, [r7, #18]
}
 8005586:	4618      	mov	r0, r3
 8005588:	3718      	adds	r7, #24
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}
 800558e:	bf00      	nop
 8005590:	40021000 	.word	0x40021000

08005594 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b084      	sub	sp, #16
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
 800559c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800559e:	2300      	movs	r3, #0
 80055a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80055a2:	4b74      	ldr	r3, [pc, #464]	@ (8005774 <RCCEx_PLLSAI1_Config+0x1e0>)
 80055a4:	68db      	ldr	r3, [r3, #12]
 80055a6:	f003 0303 	and.w	r3, r3, #3
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d018      	beq.n	80055e0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80055ae:	4b71      	ldr	r3, [pc, #452]	@ (8005774 <RCCEx_PLLSAI1_Config+0x1e0>)
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	f003 0203 	and.w	r2, r3, #3
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	429a      	cmp	r2, r3
 80055bc:	d10d      	bne.n	80055da <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
       ||
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d009      	beq.n	80055da <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80055c6:	4b6b      	ldr	r3, [pc, #428]	@ (8005774 <RCCEx_PLLSAI1_Config+0x1e0>)
 80055c8:	68db      	ldr	r3, [r3, #12]
 80055ca:	091b      	lsrs	r3, r3, #4
 80055cc:	f003 0307 	and.w	r3, r3, #7
 80055d0:	1c5a      	adds	r2, r3, #1
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	685b      	ldr	r3, [r3, #4]
       ||
 80055d6:	429a      	cmp	r2, r3
 80055d8:	d047      	beq.n	800566a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80055da:	2301      	movs	r3, #1
 80055dc:	73fb      	strb	r3, [r7, #15]
 80055de:	e044      	b.n	800566a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	2b03      	cmp	r3, #3
 80055e6:	d018      	beq.n	800561a <RCCEx_PLLSAI1_Config+0x86>
 80055e8:	2b03      	cmp	r3, #3
 80055ea:	d825      	bhi.n	8005638 <RCCEx_PLLSAI1_Config+0xa4>
 80055ec:	2b01      	cmp	r3, #1
 80055ee:	d002      	beq.n	80055f6 <RCCEx_PLLSAI1_Config+0x62>
 80055f0:	2b02      	cmp	r3, #2
 80055f2:	d009      	beq.n	8005608 <RCCEx_PLLSAI1_Config+0x74>
 80055f4:	e020      	b.n	8005638 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80055f6:	4b5f      	ldr	r3, [pc, #380]	@ (8005774 <RCCEx_PLLSAI1_Config+0x1e0>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f003 0302 	and.w	r3, r3, #2
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d11d      	bne.n	800563e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005606:	e01a      	b.n	800563e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005608:	4b5a      	ldr	r3, [pc, #360]	@ (8005774 <RCCEx_PLLSAI1_Config+0x1e0>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005610:	2b00      	cmp	r3, #0
 8005612:	d116      	bne.n	8005642 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005618:	e013      	b.n	8005642 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800561a:	4b56      	ldr	r3, [pc, #344]	@ (8005774 <RCCEx_PLLSAI1_Config+0x1e0>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005622:	2b00      	cmp	r3, #0
 8005624:	d10f      	bne.n	8005646 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005626:	4b53      	ldr	r3, [pc, #332]	@ (8005774 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800562e:	2b00      	cmp	r3, #0
 8005630:	d109      	bne.n	8005646 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005636:	e006      	b.n	8005646 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	73fb      	strb	r3, [r7, #15]
      break;
 800563c:	e004      	b.n	8005648 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800563e:	bf00      	nop
 8005640:	e002      	b.n	8005648 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005642:	bf00      	nop
 8005644:	e000      	b.n	8005648 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005646:	bf00      	nop
    }

    if(status == HAL_OK)
 8005648:	7bfb      	ldrb	r3, [r7, #15]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d10d      	bne.n	800566a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800564e:	4b49      	ldr	r3, [pc, #292]	@ (8005774 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005650:	68db      	ldr	r3, [r3, #12]
 8005652:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6819      	ldr	r1, [r3, #0]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	685b      	ldr	r3, [r3, #4]
 800565e:	3b01      	subs	r3, #1
 8005660:	011b      	lsls	r3, r3, #4
 8005662:	430b      	orrs	r3, r1
 8005664:	4943      	ldr	r1, [pc, #268]	@ (8005774 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005666:	4313      	orrs	r3, r2
 8005668:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800566a:	7bfb      	ldrb	r3, [r7, #15]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d17c      	bne.n	800576a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005670:	4b40      	ldr	r3, [pc, #256]	@ (8005774 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4a3f      	ldr	r2, [pc, #252]	@ (8005774 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005676:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800567a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800567c:	f7fe f8f8 	bl	8003870 <HAL_GetTick>
 8005680:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005682:	e009      	b.n	8005698 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005684:	f7fe f8f4 	bl	8003870 <HAL_GetTick>
 8005688:	4602      	mov	r2, r0
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	1ad3      	subs	r3, r2, r3
 800568e:	2b02      	cmp	r3, #2
 8005690:	d902      	bls.n	8005698 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005692:	2303      	movs	r3, #3
 8005694:	73fb      	strb	r3, [r7, #15]
        break;
 8005696:	e005      	b.n	80056a4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005698:	4b36      	ldr	r3, [pc, #216]	@ (8005774 <RCCEx_PLLSAI1_Config+0x1e0>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d1ef      	bne.n	8005684 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80056a4:	7bfb      	ldrb	r3, [r7, #15]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d15f      	bne.n	800576a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d110      	bne.n	80056d2 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80056b0:	4b30      	ldr	r3, [pc, #192]	@ (8005774 <RCCEx_PLLSAI1_Config+0x1e0>)
 80056b2:	691b      	ldr	r3, [r3, #16]
 80056b4:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80056b8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80056bc:	687a      	ldr	r2, [r7, #4]
 80056be:	6892      	ldr	r2, [r2, #8]
 80056c0:	0211      	lsls	r1, r2, #8
 80056c2:	687a      	ldr	r2, [r7, #4]
 80056c4:	68d2      	ldr	r2, [r2, #12]
 80056c6:	06d2      	lsls	r2, r2, #27
 80056c8:	430a      	orrs	r2, r1
 80056ca:	492a      	ldr	r1, [pc, #168]	@ (8005774 <RCCEx_PLLSAI1_Config+0x1e0>)
 80056cc:	4313      	orrs	r3, r2
 80056ce:	610b      	str	r3, [r1, #16]
 80056d0:	e027      	b.n	8005722 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d112      	bne.n	80056fe <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80056d8:	4b26      	ldr	r3, [pc, #152]	@ (8005774 <RCCEx_PLLSAI1_Config+0x1e0>)
 80056da:	691b      	ldr	r3, [r3, #16]
 80056dc:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80056e0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80056e4:	687a      	ldr	r2, [r7, #4]
 80056e6:	6892      	ldr	r2, [r2, #8]
 80056e8:	0211      	lsls	r1, r2, #8
 80056ea:	687a      	ldr	r2, [r7, #4]
 80056ec:	6912      	ldr	r2, [r2, #16]
 80056ee:	0852      	lsrs	r2, r2, #1
 80056f0:	3a01      	subs	r2, #1
 80056f2:	0552      	lsls	r2, r2, #21
 80056f4:	430a      	orrs	r2, r1
 80056f6:	491f      	ldr	r1, [pc, #124]	@ (8005774 <RCCEx_PLLSAI1_Config+0x1e0>)
 80056f8:	4313      	orrs	r3, r2
 80056fa:	610b      	str	r3, [r1, #16]
 80056fc:	e011      	b.n	8005722 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80056fe:	4b1d      	ldr	r3, [pc, #116]	@ (8005774 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005700:	691b      	ldr	r3, [r3, #16]
 8005702:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005706:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800570a:	687a      	ldr	r2, [r7, #4]
 800570c:	6892      	ldr	r2, [r2, #8]
 800570e:	0211      	lsls	r1, r2, #8
 8005710:	687a      	ldr	r2, [r7, #4]
 8005712:	6952      	ldr	r2, [r2, #20]
 8005714:	0852      	lsrs	r2, r2, #1
 8005716:	3a01      	subs	r2, #1
 8005718:	0652      	lsls	r2, r2, #25
 800571a:	430a      	orrs	r2, r1
 800571c:	4915      	ldr	r1, [pc, #84]	@ (8005774 <RCCEx_PLLSAI1_Config+0x1e0>)
 800571e:	4313      	orrs	r3, r2
 8005720:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005722:	4b14      	ldr	r3, [pc, #80]	@ (8005774 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4a13      	ldr	r2, [pc, #76]	@ (8005774 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005728:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800572c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800572e:	f7fe f89f 	bl	8003870 <HAL_GetTick>
 8005732:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005734:	e009      	b.n	800574a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005736:	f7fe f89b 	bl	8003870 <HAL_GetTick>
 800573a:	4602      	mov	r2, r0
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	1ad3      	subs	r3, r2, r3
 8005740:	2b02      	cmp	r3, #2
 8005742:	d902      	bls.n	800574a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005744:	2303      	movs	r3, #3
 8005746:	73fb      	strb	r3, [r7, #15]
          break;
 8005748:	e005      	b.n	8005756 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800574a:	4b0a      	ldr	r3, [pc, #40]	@ (8005774 <RCCEx_PLLSAI1_Config+0x1e0>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005752:	2b00      	cmp	r3, #0
 8005754:	d0ef      	beq.n	8005736 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8005756:	7bfb      	ldrb	r3, [r7, #15]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d106      	bne.n	800576a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800575c:	4b05      	ldr	r3, [pc, #20]	@ (8005774 <RCCEx_PLLSAI1_Config+0x1e0>)
 800575e:	691a      	ldr	r2, [r3, #16]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	699b      	ldr	r3, [r3, #24]
 8005764:	4903      	ldr	r1, [pc, #12]	@ (8005774 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005766:	4313      	orrs	r3, r2
 8005768:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800576a:	7bfb      	ldrb	r3, [r7, #15]
}
 800576c:	4618      	mov	r0, r3
 800576e:	3710      	adds	r7, #16
 8005770:	46bd      	mov	sp, r7
 8005772:	bd80      	pop	{r7, pc}
 8005774:	40021000 	.word	0x40021000

08005778 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b084      	sub	sp, #16
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d101      	bne.n	800578a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005786:	2301      	movs	r3, #1
 8005788:	e095      	b.n	80058b6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800578e:	2b00      	cmp	r3, #0
 8005790:	d108      	bne.n	80057a4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800579a:	d009      	beq.n	80057b0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2200      	movs	r2, #0
 80057a0:	61da      	str	r2, [r3, #28]
 80057a2:	e005      	b.n	80057b0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2200      	movs	r2, #0
 80057a8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2200      	movs	r2, #0
 80057ae:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2200      	movs	r2, #0
 80057b4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d106      	bne.n	80057d0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2200      	movs	r2, #0
 80057c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f7fc fd0e 	bl	80021ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2202      	movs	r2, #2
 80057d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	681a      	ldr	r2, [r3, #0]
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80057e6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	68db      	ldr	r3, [r3, #12]
 80057ec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80057f0:	d902      	bls.n	80057f8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80057f2:	2300      	movs	r3, #0
 80057f4:	60fb      	str	r3, [r7, #12]
 80057f6:	e002      	b.n	80057fe <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80057f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80057fc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	68db      	ldr	r3, [r3, #12]
 8005802:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005806:	d007      	beq.n	8005818 <HAL_SPI_Init+0xa0>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	68db      	ldr	r3, [r3, #12]
 800580c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005810:	d002      	beq.n	8005818 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2200      	movs	r2, #0
 8005816:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005828:	431a      	orrs	r2, r3
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	691b      	ldr	r3, [r3, #16]
 800582e:	f003 0302 	and.w	r3, r3, #2
 8005832:	431a      	orrs	r2, r3
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	695b      	ldr	r3, [r3, #20]
 8005838:	f003 0301 	and.w	r3, r3, #1
 800583c:	431a      	orrs	r2, r3
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	699b      	ldr	r3, [r3, #24]
 8005842:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005846:	431a      	orrs	r2, r3
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	69db      	ldr	r3, [r3, #28]
 800584c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005850:	431a      	orrs	r2, r3
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6a1b      	ldr	r3, [r3, #32]
 8005856:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800585a:	ea42 0103 	orr.w	r1, r2, r3
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005862:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	430a      	orrs	r2, r1
 800586c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	699b      	ldr	r3, [r3, #24]
 8005872:	0c1b      	lsrs	r3, r3, #16
 8005874:	f003 0204 	and.w	r2, r3, #4
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800587c:	f003 0310 	and.w	r3, r3, #16
 8005880:	431a      	orrs	r2, r3
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005886:	f003 0308 	and.w	r3, r3, #8
 800588a:	431a      	orrs	r2, r3
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	68db      	ldr	r3, [r3, #12]
 8005890:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005894:	ea42 0103 	orr.w	r1, r2, r3
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	430a      	orrs	r2, r1
 80058a4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2200      	movs	r2, #0
 80058aa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2201      	movs	r2, #1
 80058b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80058b4:	2300      	movs	r3, #0
}
 80058b6:	4618      	mov	r0, r3
 80058b8:	3710      	adds	r7, #16
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bd80      	pop	{r7, pc}

080058be <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80058be:	b580      	push	{r7, lr}
 80058c0:	b08a      	sub	sp, #40	@ 0x28
 80058c2:	af00      	add	r7, sp, #0
 80058c4:	60f8      	str	r0, [r7, #12]
 80058c6:	60b9      	str	r1, [r7, #8]
 80058c8:	607a      	str	r2, [r7, #4]
 80058ca:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80058cc:	2301      	movs	r3, #1
 80058ce:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058d0:	f7fd ffce 	bl	8003870 <HAL_GetTick>
 80058d4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80058dc:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	685b      	ldr	r3, [r3, #4]
 80058e2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80058e4:	887b      	ldrh	r3, [r7, #2]
 80058e6:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80058e8:	887b      	ldrh	r3, [r7, #2]
 80058ea:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80058ec:	7ffb      	ldrb	r3, [r7, #31]
 80058ee:	2b01      	cmp	r3, #1
 80058f0:	d00c      	beq.n	800590c <HAL_SPI_TransmitReceive+0x4e>
 80058f2:	69bb      	ldr	r3, [r7, #24]
 80058f4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80058f8:	d106      	bne.n	8005908 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	689b      	ldr	r3, [r3, #8]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d102      	bne.n	8005908 <HAL_SPI_TransmitReceive+0x4a>
 8005902:	7ffb      	ldrb	r3, [r7, #31]
 8005904:	2b04      	cmp	r3, #4
 8005906:	d001      	beq.n	800590c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005908:	2302      	movs	r3, #2
 800590a:	e1f3      	b.n	8005cf4 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d005      	beq.n	800591e <HAL_SPI_TransmitReceive+0x60>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d002      	beq.n	800591e <HAL_SPI_TransmitReceive+0x60>
 8005918:	887b      	ldrh	r3, [r7, #2]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d101      	bne.n	8005922 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	e1e8      	b.n	8005cf4 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005928:	2b01      	cmp	r3, #1
 800592a:	d101      	bne.n	8005930 <HAL_SPI_TransmitReceive+0x72>
 800592c:	2302      	movs	r3, #2
 800592e:	e1e1      	b.n	8005cf4 <HAL_SPI_TransmitReceive+0x436>
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2201      	movs	r2, #1
 8005934:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800593e:	b2db      	uxtb	r3, r3
 8005940:	2b04      	cmp	r3, #4
 8005942:	d003      	beq.n	800594c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2205      	movs	r2, #5
 8005948:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2200      	movs	r2, #0
 8005950:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	687a      	ldr	r2, [r7, #4]
 8005956:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	887a      	ldrh	r2, [r7, #2]
 800595c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	887a      	ldrh	r2, [r7, #2]
 8005964:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	68ba      	ldr	r2, [r7, #8]
 800596c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	887a      	ldrh	r2, [r7, #2]
 8005972:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	887a      	ldrh	r2, [r7, #2]
 8005978:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2200      	movs	r2, #0
 800597e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2200      	movs	r2, #0
 8005984:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	68db      	ldr	r3, [r3, #12]
 800598a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800598e:	d802      	bhi.n	8005996 <HAL_SPI_TransmitReceive+0xd8>
 8005990:	8abb      	ldrh	r3, [r7, #20]
 8005992:	2b01      	cmp	r3, #1
 8005994:	d908      	bls.n	80059a8 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	685a      	ldr	r2, [r3, #4]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80059a4:	605a      	str	r2, [r3, #4]
 80059a6:	e007      	b.n	80059b8 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	685a      	ldr	r2, [r3, #4]
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80059b6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059c2:	2b40      	cmp	r3, #64	@ 0x40
 80059c4:	d007      	beq.n	80059d6 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	681a      	ldr	r2, [r3, #0]
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80059d4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	68db      	ldr	r3, [r3, #12]
 80059da:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80059de:	f240 8083 	bls.w	8005ae8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d002      	beq.n	80059f0 <HAL_SPI_TransmitReceive+0x132>
 80059ea:	8afb      	ldrh	r3, [r7, #22]
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	d16f      	bne.n	8005ad0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059f4:	881a      	ldrh	r2, [r3, #0]
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a00:	1c9a      	adds	r2, r3, #2
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a0a:	b29b      	uxth	r3, r3
 8005a0c:	3b01      	subs	r3, #1
 8005a0e:	b29a      	uxth	r2, r3
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a14:	e05c      	b.n	8005ad0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	689b      	ldr	r3, [r3, #8]
 8005a1c:	f003 0302 	and.w	r3, r3, #2
 8005a20:	2b02      	cmp	r3, #2
 8005a22:	d11b      	bne.n	8005a5c <HAL_SPI_TransmitReceive+0x19e>
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a28:	b29b      	uxth	r3, r3
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d016      	beq.n	8005a5c <HAL_SPI_TransmitReceive+0x19e>
 8005a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a30:	2b01      	cmp	r3, #1
 8005a32:	d113      	bne.n	8005a5c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a38:	881a      	ldrh	r2, [r3, #0]
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a44:	1c9a      	adds	r2, r3, #2
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a4e:	b29b      	uxth	r3, r3
 8005a50:	3b01      	subs	r3, #1
 8005a52:	b29a      	uxth	r2, r3
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	f003 0301 	and.w	r3, r3, #1
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	d11c      	bne.n	8005aa4 <HAL_SPI_TransmitReceive+0x1e6>
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005a70:	b29b      	uxth	r3, r3
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d016      	beq.n	8005aa4 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	68da      	ldr	r2, [r3, #12]
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a80:	b292      	uxth	r2, r2
 8005a82:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a88:	1c9a      	adds	r2, r3, #2
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005a94:	b29b      	uxth	r3, r3
 8005a96:	3b01      	subs	r3, #1
 8005a98:	b29a      	uxth	r2, r3
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005aa4:	f7fd fee4 	bl	8003870 <HAL_GetTick>
 8005aa8:	4602      	mov	r2, r0
 8005aaa:	6a3b      	ldr	r3, [r7, #32]
 8005aac:	1ad3      	subs	r3, r2, r3
 8005aae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ab0:	429a      	cmp	r2, r3
 8005ab2:	d80d      	bhi.n	8005ad0 <HAL_SPI_TransmitReceive+0x212>
 8005ab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aba:	d009      	beq.n	8005ad0 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005acc:	2303      	movs	r3, #3
 8005ace:	e111      	b.n	8005cf4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ad4:	b29b      	uxth	r3, r3
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d19d      	bne.n	8005a16 <HAL_SPI_TransmitReceive+0x158>
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005ae0:	b29b      	uxth	r3, r3
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d197      	bne.n	8005a16 <HAL_SPI_TransmitReceive+0x158>
 8005ae6:	e0e5      	b.n	8005cb4 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d003      	beq.n	8005af8 <HAL_SPI_TransmitReceive+0x23a>
 8005af0:	8afb      	ldrh	r3, [r7, #22]
 8005af2:	2b01      	cmp	r3, #1
 8005af4:	f040 80d1 	bne.w	8005c9a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005afc:	b29b      	uxth	r3, r3
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d912      	bls.n	8005b28 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b06:	881a      	ldrh	r2, [r3, #0]
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b12:	1c9a      	adds	r2, r3, #2
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b1c:	b29b      	uxth	r3, r3
 8005b1e:	3b02      	subs	r3, #2
 8005b20:	b29a      	uxth	r2, r3
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005b26:	e0b8      	b.n	8005c9a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	330c      	adds	r3, #12
 8005b32:	7812      	ldrb	r2, [r2, #0]
 8005b34:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b3a:	1c5a      	adds	r2, r3, #1
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b44:	b29b      	uxth	r3, r3
 8005b46:	3b01      	subs	r3, #1
 8005b48:	b29a      	uxth	r2, r3
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b4e:	e0a4      	b.n	8005c9a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	f003 0302 	and.w	r3, r3, #2
 8005b5a:	2b02      	cmp	r3, #2
 8005b5c:	d134      	bne.n	8005bc8 <HAL_SPI_TransmitReceive+0x30a>
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b62:	b29b      	uxth	r3, r3
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d02f      	beq.n	8005bc8 <HAL_SPI_TransmitReceive+0x30a>
 8005b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b6a:	2b01      	cmp	r3, #1
 8005b6c:	d12c      	bne.n	8005bc8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b72:	b29b      	uxth	r3, r3
 8005b74:	2b01      	cmp	r3, #1
 8005b76:	d912      	bls.n	8005b9e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b7c:	881a      	ldrh	r2, [r3, #0]
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b88:	1c9a      	adds	r2, r3, #2
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b92:	b29b      	uxth	r3, r3
 8005b94:	3b02      	subs	r3, #2
 8005b96:	b29a      	uxth	r2, r3
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005b9c:	e012      	b.n	8005bc4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	330c      	adds	r3, #12
 8005ba8:	7812      	ldrb	r2, [r2, #0]
 8005baa:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bb0:	1c5a      	adds	r2, r3, #1
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005bba:	b29b      	uxth	r3, r3
 8005bbc:	3b01      	subs	r3, #1
 8005bbe:	b29a      	uxth	r2, r3
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	689b      	ldr	r3, [r3, #8]
 8005bce:	f003 0301 	and.w	r3, r3, #1
 8005bd2:	2b01      	cmp	r3, #1
 8005bd4:	d148      	bne.n	8005c68 <HAL_SPI_TransmitReceive+0x3aa>
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005bdc:	b29b      	uxth	r3, r3
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d042      	beq.n	8005c68 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005be8:	b29b      	uxth	r3, r3
 8005bea:	2b01      	cmp	r3, #1
 8005bec:	d923      	bls.n	8005c36 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	68da      	ldr	r2, [r3, #12]
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bf8:	b292      	uxth	r2, r2
 8005bfa:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c00:	1c9a      	adds	r2, r3, #2
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005c0c:	b29b      	uxth	r3, r3
 8005c0e:	3b02      	subs	r3, #2
 8005c10:	b29a      	uxth	r2, r3
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005c1e:	b29b      	uxth	r3, r3
 8005c20:	2b01      	cmp	r3, #1
 8005c22:	d81f      	bhi.n	8005c64 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	685a      	ldr	r2, [r3, #4]
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005c32:	605a      	str	r2, [r3, #4]
 8005c34:	e016      	b.n	8005c64 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f103 020c 	add.w	r2, r3, #12
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c42:	7812      	ldrb	r2, [r2, #0]
 8005c44:	b2d2      	uxtb	r2, r2
 8005c46:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c4c:	1c5a      	adds	r2, r3, #1
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005c58:	b29b      	uxth	r3, r3
 8005c5a:	3b01      	subs	r3, #1
 8005c5c:	b29a      	uxth	r2, r3
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005c64:	2301      	movs	r3, #1
 8005c66:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005c68:	f7fd fe02 	bl	8003870 <HAL_GetTick>
 8005c6c:	4602      	mov	r2, r0
 8005c6e:	6a3b      	ldr	r3, [r7, #32]
 8005c70:	1ad3      	subs	r3, r2, r3
 8005c72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c74:	429a      	cmp	r2, r3
 8005c76:	d803      	bhi.n	8005c80 <HAL_SPI_TransmitReceive+0x3c2>
 8005c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c7e:	d102      	bne.n	8005c86 <HAL_SPI_TransmitReceive+0x3c8>
 8005c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d109      	bne.n	8005c9a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2201      	movs	r2, #1
 8005c8a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2200      	movs	r2, #0
 8005c92:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005c96:	2303      	movs	r3, #3
 8005c98:	e02c      	b.n	8005cf4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c9e:	b29b      	uxth	r3, r3
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	f47f af55 	bne.w	8005b50 <HAL_SPI_TransmitReceive+0x292>
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005cac:	b29b      	uxth	r3, r3
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	f47f af4e 	bne.w	8005b50 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005cb4:	6a3a      	ldr	r2, [r7, #32]
 8005cb6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005cb8:	68f8      	ldr	r0, [r7, #12]
 8005cba:	f000 fa5d 	bl	8006178 <SPI_EndRxTxTransaction>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d008      	beq.n	8005cd6 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	2220      	movs	r2, #32
 8005cc8:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	e00e      	b.n	8005cf4 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2201      	movs	r2, #1
 8005cda:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d001      	beq.n	8005cf2 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	e000      	b.n	8005cf4 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8005cf2:	2300      	movs	r3, #0
  }
}
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	3728      	adds	r7, #40	@ 0x28
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	bd80      	pop	{r7, pc}

08005cfc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b088      	sub	sp, #32
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	685b      	ldr	r3, [r3, #4]
 8005d0a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	689b      	ldr	r3, [r3, #8]
 8005d12:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005d14:	69bb      	ldr	r3, [r7, #24]
 8005d16:	099b      	lsrs	r3, r3, #6
 8005d18:	f003 0301 	and.w	r3, r3, #1
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d10f      	bne.n	8005d40 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005d20:	69bb      	ldr	r3, [r7, #24]
 8005d22:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d00a      	beq.n	8005d40 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005d2a:	69fb      	ldr	r3, [r7, #28]
 8005d2c:	099b      	lsrs	r3, r3, #6
 8005d2e:	f003 0301 	and.w	r3, r3, #1
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d004      	beq.n	8005d40 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	4798      	blx	r3
    return;
 8005d3e:	e0d7      	b.n	8005ef0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005d40:	69bb      	ldr	r3, [r7, #24]
 8005d42:	085b      	lsrs	r3, r3, #1
 8005d44:	f003 0301 	and.w	r3, r3, #1
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d00a      	beq.n	8005d62 <HAL_SPI_IRQHandler+0x66>
 8005d4c:	69fb      	ldr	r3, [r7, #28]
 8005d4e:	09db      	lsrs	r3, r3, #7
 8005d50:	f003 0301 	and.w	r3, r3, #1
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d004      	beq.n	8005d62 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d5c:	6878      	ldr	r0, [r7, #4]
 8005d5e:	4798      	blx	r3
    return;
 8005d60:	e0c6      	b.n	8005ef0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005d62:	69bb      	ldr	r3, [r7, #24]
 8005d64:	095b      	lsrs	r3, r3, #5
 8005d66:	f003 0301 	and.w	r3, r3, #1
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d10c      	bne.n	8005d88 <HAL_SPI_IRQHandler+0x8c>
 8005d6e:	69bb      	ldr	r3, [r7, #24]
 8005d70:	099b      	lsrs	r3, r3, #6
 8005d72:	f003 0301 	and.w	r3, r3, #1
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d106      	bne.n	8005d88 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005d7a:	69bb      	ldr	r3, [r7, #24]
 8005d7c:	0a1b      	lsrs	r3, r3, #8
 8005d7e:	f003 0301 	and.w	r3, r3, #1
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	f000 80b4 	beq.w	8005ef0 <HAL_SPI_IRQHandler+0x1f4>
 8005d88:	69fb      	ldr	r3, [r7, #28]
 8005d8a:	095b      	lsrs	r3, r3, #5
 8005d8c:	f003 0301 	and.w	r3, r3, #1
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	f000 80ad 	beq.w	8005ef0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005d96:	69bb      	ldr	r3, [r7, #24]
 8005d98:	099b      	lsrs	r3, r3, #6
 8005d9a:	f003 0301 	and.w	r3, r3, #1
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d023      	beq.n	8005dea <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005da8:	b2db      	uxtb	r3, r3
 8005daa:	2b03      	cmp	r3, #3
 8005dac:	d011      	beq.n	8005dd2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005db2:	f043 0204 	orr.w	r2, r3, #4
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005dba:	2300      	movs	r3, #0
 8005dbc:	617b      	str	r3, [r7, #20]
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	68db      	ldr	r3, [r3, #12]
 8005dc4:	617b      	str	r3, [r7, #20]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	689b      	ldr	r3, [r3, #8]
 8005dcc:	617b      	str	r3, [r7, #20]
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	e00b      	b.n	8005dea <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	613b      	str	r3, [r7, #16]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	68db      	ldr	r3, [r3, #12]
 8005ddc:	613b      	str	r3, [r7, #16]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	689b      	ldr	r3, [r3, #8]
 8005de4:	613b      	str	r3, [r7, #16]
 8005de6:	693b      	ldr	r3, [r7, #16]
        return;
 8005de8:	e082      	b.n	8005ef0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005dea:	69bb      	ldr	r3, [r7, #24]
 8005dec:	095b      	lsrs	r3, r3, #5
 8005dee:	f003 0301 	and.w	r3, r3, #1
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d014      	beq.n	8005e20 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005dfa:	f043 0201 	orr.w	r2, r3, #1
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005e02:	2300      	movs	r3, #0
 8005e04:	60fb      	str	r3, [r7, #12]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	689b      	ldr	r3, [r3, #8]
 8005e0c:	60fb      	str	r3, [r7, #12]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e1c:	601a      	str	r2, [r3, #0]
 8005e1e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005e20:	69bb      	ldr	r3, [r7, #24]
 8005e22:	0a1b      	lsrs	r3, r3, #8
 8005e24:	f003 0301 	and.w	r3, r3, #1
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d00c      	beq.n	8005e46 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e30:	f043 0208 	orr.w	r2, r3, #8
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005e38:	2300      	movs	r3, #0
 8005e3a:	60bb      	str	r3, [r7, #8]
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	60bb      	str	r3, [r7, #8]
 8005e44:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d04f      	beq.n	8005eee <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	685a      	ldr	r2, [r3, #4]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005e5c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2201      	movs	r2, #1
 8005e62:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005e66:	69fb      	ldr	r3, [r7, #28]
 8005e68:	f003 0302 	and.w	r3, r3, #2
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d104      	bne.n	8005e7a <HAL_SPI_IRQHandler+0x17e>
 8005e70:	69fb      	ldr	r3, [r7, #28]
 8005e72:	f003 0301 	and.w	r3, r3, #1
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d034      	beq.n	8005ee4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	685a      	ldr	r2, [r3, #4]
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f022 0203 	bic.w	r2, r2, #3
 8005e88:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d011      	beq.n	8005eb6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e96:	4a18      	ldr	r2, [pc, #96]	@ (8005ef8 <HAL_SPI_IRQHandler+0x1fc>)
 8005e98:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	f7fd ff8a 	bl	8003db8 <HAL_DMA_Abort_IT>
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d005      	beq.n	8005eb6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005eae:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d016      	beq.n	8005eec <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ec2:	4a0d      	ldr	r2, [pc, #52]	@ (8005ef8 <HAL_SPI_IRQHandler+0x1fc>)
 8005ec4:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005eca:	4618      	mov	r0, r3
 8005ecc:	f7fd ff74 	bl	8003db8 <HAL_DMA_Abort_IT>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d00a      	beq.n	8005eec <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005eda:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8005ee2:	e003      	b.n	8005eec <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005ee4:	6878      	ldr	r0, [r7, #4]
 8005ee6:	f000 f809 	bl	8005efc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005eea:	e000      	b.n	8005eee <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005eec:	bf00      	nop
    return;
 8005eee:	bf00      	nop
  }
}
 8005ef0:	3720      	adds	r7, #32
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}
 8005ef6:	bf00      	nop
 8005ef8:	08005f11 	.word	0x08005f11

08005efc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b083      	sub	sp, #12
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005f04:	bf00      	nop
 8005f06:	370c      	adds	r7, #12
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0e:	4770      	bx	lr

08005f10 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b084      	sub	sp, #16
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f1c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	2200      	movs	r2, #0
 8005f22:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005f2c:	68f8      	ldr	r0, [r7, #12]
 8005f2e:	f7ff ffe5 	bl	8005efc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005f32:	bf00      	nop
 8005f34:	3710      	adds	r7, #16
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd80      	pop	{r7, pc}
	...

08005f3c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b088      	sub	sp, #32
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	60f8      	str	r0, [r7, #12]
 8005f44:	60b9      	str	r1, [r7, #8]
 8005f46:	603b      	str	r3, [r7, #0]
 8005f48:	4613      	mov	r3, r2
 8005f4a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005f4c:	f7fd fc90 	bl	8003870 <HAL_GetTick>
 8005f50:	4602      	mov	r2, r0
 8005f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f54:	1a9b      	subs	r3, r3, r2
 8005f56:	683a      	ldr	r2, [r7, #0]
 8005f58:	4413      	add	r3, r2
 8005f5a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005f5c:	f7fd fc88 	bl	8003870 <HAL_GetTick>
 8005f60:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005f62:	4b39      	ldr	r3, [pc, #228]	@ (8006048 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	015b      	lsls	r3, r3, #5
 8005f68:	0d1b      	lsrs	r3, r3, #20
 8005f6a:	69fa      	ldr	r2, [r7, #28]
 8005f6c:	fb02 f303 	mul.w	r3, r2, r3
 8005f70:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f72:	e054      	b.n	800601e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f7a:	d050      	beq.n	800601e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005f7c:	f7fd fc78 	bl	8003870 <HAL_GetTick>
 8005f80:	4602      	mov	r2, r0
 8005f82:	69bb      	ldr	r3, [r7, #24]
 8005f84:	1ad3      	subs	r3, r2, r3
 8005f86:	69fa      	ldr	r2, [r7, #28]
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	d902      	bls.n	8005f92 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005f8c:	69fb      	ldr	r3, [r7, #28]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d13d      	bne.n	800600e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	685a      	ldr	r2, [r3, #4]
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005fa0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005faa:	d111      	bne.n	8005fd0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	689b      	ldr	r3, [r3, #8]
 8005fb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fb4:	d004      	beq.n	8005fc0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	689b      	ldr	r3, [r3, #8]
 8005fba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fbe:	d107      	bne.n	8005fd0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	681a      	ldr	r2, [r3, #0]
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005fce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fd4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005fd8:	d10f      	bne.n	8005ffa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	681a      	ldr	r2, [r3, #0]
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005fe8:	601a      	str	r2, [r3, #0]
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005ff8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	2200      	movs	r2, #0
 8006006:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800600a:	2303      	movs	r3, #3
 800600c:	e017      	b.n	800603e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800600e:	697b      	ldr	r3, [r7, #20]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d101      	bne.n	8006018 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006014:	2300      	movs	r3, #0
 8006016:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006018:	697b      	ldr	r3, [r7, #20]
 800601a:	3b01      	subs	r3, #1
 800601c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	689a      	ldr	r2, [r3, #8]
 8006024:	68bb      	ldr	r3, [r7, #8]
 8006026:	4013      	ands	r3, r2
 8006028:	68ba      	ldr	r2, [r7, #8]
 800602a:	429a      	cmp	r2, r3
 800602c:	bf0c      	ite	eq
 800602e:	2301      	moveq	r3, #1
 8006030:	2300      	movne	r3, #0
 8006032:	b2db      	uxtb	r3, r3
 8006034:	461a      	mov	r2, r3
 8006036:	79fb      	ldrb	r3, [r7, #7]
 8006038:	429a      	cmp	r2, r3
 800603a:	d19b      	bne.n	8005f74 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800603c:	2300      	movs	r3, #0
}
 800603e:	4618      	mov	r0, r3
 8006040:	3720      	adds	r7, #32
 8006042:	46bd      	mov	sp, r7
 8006044:	bd80      	pop	{r7, pc}
 8006046:	bf00      	nop
 8006048:	20000014 	.word	0x20000014

0800604c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b08a      	sub	sp, #40	@ 0x28
 8006050:	af00      	add	r7, sp, #0
 8006052:	60f8      	str	r0, [r7, #12]
 8006054:	60b9      	str	r1, [r7, #8]
 8006056:	607a      	str	r2, [r7, #4]
 8006058:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800605a:	2300      	movs	r3, #0
 800605c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800605e:	f7fd fc07 	bl	8003870 <HAL_GetTick>
 8006062:	4602      	mov	r2, r0
 8006064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006066:	1a9b      	subs	r3, r3, r2
 8006068:	683a      	ldr	r2, [r7, #0]
 800606a:	4413      	add	r3, r2
 800606c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800606e:	f7fd fbff 	bl	8003870 <HAL_GetTick>
 8006072:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	330c      	adds	r3, #12
 800607a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800607c:	4b3d      	ldr	r3, [pc, #244]	@ (8006174 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800607e:	681a      	ldr	r2, [r3, #0]
 8006080:	4613      	mov	r3, r2
 8006082:	009b      	lsls	r3, r3, #2
 8006084:	4413      	add	r3, r2
 8006086:	00da      	lsls	r2, r3, #3
 8006088:	1ad3      	subs	r3, r2, r3
 800608a:	0d1b      	lsrs	r3, r3, #20
 800608c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800608e:	fb02 f303 	mul.w	r3, r2, r3
 8006092:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006094:	e060      	b.n	8006158 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800609c:	d107      	bne.n	80060ae <SPI_WaitFifoStateUntilTimeout+0x62>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d104      	bne.n	80060ae <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80060a4:	69fb      	ldr	r3, [r7, #28]
 80060a6:	781b      	ldrb	r3, [r3, #0]
 80060a8:	b2db      	uxtb	r3, r3
 80060aa:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80060ac:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060b4:	d050      	beq.n	8006158 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80060b6:	f7fd fbdb 	bl	8003870 <HAL_GetTick>
 80060ba:	4602      	mov	r2, r0
 80060bc:	6a3b      	ldr	r3, [r7, #32]
 80060be:	1ad3      	subs	r3, r2, r3
 80060c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060c2:	429a      	cmp	r2, r3
 80060c4:	d902      	bls.n	80060cc <SPI_WaitFifoStateUntilTimeout+0x80>
 80060c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d13d      	bne.n	8006148 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	685a      	ldr	r2, [r3, #4]
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80060da:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	685b      	ldr	r3, [r3, #4]
 80060e0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80060e4:	d111      	bne.n	800610a <SPI_WaitFifoStateUntilTimeout+0xbe>
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	689b      	ldr	r3, [r3, #8]
 80060ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80060ee:	d004      	beq.n	80060fa <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	689b      	ldr	r3, [r3, #8]
 80060f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060f8:	d107      	bne.n	800610a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	681a      	ldr	r2, [r3, #0]
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006108:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800610e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006112:	d10f      	bne.n	8006134 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	681a      	ldr	r2, [r3, #0]
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006122:	601a      	str	r2, [r3, #0]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	681a      	ldr	r2, [r3, #0]
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006132:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	2201      	movs	r2, #1
 8006138:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2200      	movs	r2, #0
 8006140:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006144:	2303      	movs	r3, #3
 8006146:	e010      	b.n	800616a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006148:	69bb      	ldr	r3, [r7, #24]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d101      	bne.n	8006152 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800614e:	2300      	movs	r3, #0
 8006150:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006152:	69bb      	ldr	r3, [r7, #24]
 8006154:	3b01      	subs	r3, #1
 8006156:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	689a      	ldr	r2, [r3, #8]
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	4013      	ands	r3, r2
 8006162:	687a      	ldr	r2, [r7, #4]
 8006164:	429a      	cmp	r2, r3
 8006166:	d196      	bne.n	8006096 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006168:	2300      	movs	r3, #0
}
 800616a:	4618      	mov	r0, r3
 800616c:	3728      	adds	r7, #40	@ 0x28
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}
 8006172:	bf00      	nop
 8006174:	20000014 	.word	0x20000014

08006178 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b086      	sub	sp, #24
 800617c:	af02      	add	r7, sp, #8
 800617e:	60f8      	str	r0, [r7, #12]
 8006180:	60b9      	str	r1, [r7, #8]
 8006182:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	9300      	str	r3, [sp, #0]
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	2200      	movs	r2, #0
 800618c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006190:	68f8      	ldr	r0, [r7, #12]
 8006192:	f7ff ff5b 	bl	800604c <SPI_WaitFifoStateUntilTimeout>
 8006196:	4603      	mov	r3, r0
 8006198:	2b00      	cmp	r3, #0
 800619a:	d007      	beq.n	80061ac <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061a0:	f043 0220 	orr.w	r2, r3, #32
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80061a8:	2303      	movs	r3, #3
 80061aa:	e027      	b.n	80061fc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	9300      	str	r3, [sp, #0]
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	2200      	movs	r2, #0
 80061b4:	2180      	movs	r1, #128	@ 0x80
 80061b6:	68f8      	ldr	r0, [r7, #12]
 80061b8:	f7ff fec0 	bl	8005f3c <SPI_WaitFlagStateUntilTimeout>
 80061bc:	4603      	mov	r3, r0
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d007      	beq.n	80061d2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061c6:	f043 0220 	orr.w	r2, r3, #32
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80061ce:	2303      	movs	r3, #3
 80061d0:	e014      	b.n	80061fc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	9300      	str	r3, [sp, #0]
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	2200      	movs	r2, #0
 80061da:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80061de:	68f8      	ldr	r0, [r7, #12]
 80061e0:	f7ff ff34 	bl	800604c <SPI_WaitFifoStateUntilTimeout>
 80061e4:	4603      	mov	r3, r0
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d007      	beq.n	80061fa <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061ee:	f043 0220 	orr.w	r2, r3, #32
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80061f6:	2303      	movs	r3, #3
 80061f8:	e000      	b.n	80061fc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80061fa:	2300      	movs	r3, #0
}
 80061fc:	4618      	mov	r0, r3
 80061fe:	3710      	adds	r7, #16
 8006200:	46bd      	mov	sp, r7
 8006202:	bd80      	pop	{r7, pc}

08006204 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b082      	sub	sp, #8
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d101      	bne.n	8006216 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006212:	2301      	movs	r3, #1
 8006214:	e049      	b.n	80062aa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800621c:	b2db      	uxtb	r3, r3
 800621e:	2b00      	cmp	r3, #0
 8006220:	d106      	bne.n	8006230 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2200      	movs	r2, #0
 8006226:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f7fc fc0a 	bl	8002a44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2202      	movs	r2, #2
 8006234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681a      	ldr	r2, [r3, #0]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	3304      	adds	r3, #4
 8006240:	4619      	mov	r1, r3
 8006242:	4610      	mov	r0, r2
 8006244:	f000 fab2 	bl	80067ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2201      	movs	r2, #1
 800624c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2201      	movs	r2, #1
 8006254:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2201      	movs	r2, #1
 800625c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2201      	movs	r2, #1
 8006264:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2201      	movs	r2, #1
 800626c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2201      	movs	r2, #1
 8006274:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2201      	movs	r2, #1
 800627c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2201      	movs	r2, #1
 800628c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2201      	movs	r2, #1
 8006294:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2201      	movs	r2, #1
 800629c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2201      	movs	r2, #1
 80062a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80062a8:	2300      	movs	r3, #0
}
 80062aa:	4618      	mov	r0, r3
 80062ac:	3708      	adds	r7, #8
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bd80      	pop	{r7, pc}
	...

080062b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80062b4:	b480      	push	{r7}
 80062b6:	b085      	sub	sp, #20
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062c2:	b2db      	uxtb	r3, r3
 80062c4:	2b01      	cmp	r3, #1
 80062c6:	d001      	beq.n	80062cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80062c8:	2301      	movs	r3, #1
 80062ca:	e03b      	b.n	8006344 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2202      	movs	r2, #2
 80062d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	68da      	ldr	r2, [r3, #12]
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f042 0201 	orr.w	r2, r2, #1
 80062e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	4a19      	ldr	r2, [pc, #100]	@ (8006350 <HAL_TIM_Base_Start_IT+0x9c>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d009      	beq.n	8006302 <HAL_TIM_Base_Start_IT+0x4e>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062f6:	d004      	beq.n	8006302 <HAL_TIM_Base_Start_IT+0x4e>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	4a15      	ldr	r2, [pc, #84]	@ (8006354 <HAL_TIM_Base_Start_IT+0xa0>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d115      	bne.n	800632e <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	689a      	ldr	r2, [r3, #8]
 8006308:	4b13      	ldr	r3, [pc, #76]	@ (8006358 <HAL_TIM_Base_Start_IT+0xa4>)
 800630a:	4013      	ands	r3, r2
 800630c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2b06      	cmp	r3, #6
 8006312:	d015      	beq.n	8006340 <HAL_TIM_Base_Start_IT+0x8c>
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800631a:	d011      	beq.n	8006340 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	681a      	ldr	r2, [r3, #0]
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f042 0201 	orr.w	r2, r2, #1
 800632a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800632c:	e008      	b.n	8006340 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	681a      	ldr	r2, [r3, #0]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f042 0201 	orr.w	r2, r2, #1
 800633c:	601a      	str	r2, [r3, #0]
 800633e:	e000      	b.n	8006342 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006340:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006342:	2300      	movs	r3, #0
}
 8006344:	4618      	mov	r0, r3
 8006346:	3714      	adds	r7, #20
 8006348:	46bd      	mov	sp, r7
 800634a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634e:	4770      	bx	lr
 8006350:	40012c00 	.word	0x40012c00
 8006354:	40014000 	.word	0x40014000
 8006358:	00010007 	.word	0x00010007

0800635c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800635c:	b480      	push	{r7}
 800635e:	b083      	sub	sp, #12
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	68da      	ldr	r2, [r3, #12]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f022 0201 	bic.w	r2, r2, #1
 8006372:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	6a1a      	ldr	r2, [r3, #32]
 800637a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800637e:	4013      	ands	r3, r2
 8006380:	2b00      	cmp	r3, #0
 8006382:	d10f      	bne.n	80063a4 <HAL_TIM_Base_Stop_IT+0x48>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	6a1a      	ldr	r2, [r3, #32]
 800638a:	f240 4344 	movw	r3, #1092	@ 0x444
 800638e:	4013      	ands	r3, r2
 8006390:	2b00      	cmp	r3, #0
 8006392:	d107      	bne.n	80063a4 <HAL_TIM_Base_Stop_IT+0x48>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	681a      	ldr	r2, [r3, #0]
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f022 0201 	bic.w	r2, r2, #1
 80063a2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2201      	movs	r2, #1
 80063a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80063ac:	2300      	movs	r3, #0
}
 80063ae:	4618      	mov	r0, r3
 80063b0:	370c      	adds	r7, #12
 80063b2:	46bd      	mov	sp, r7
 80063b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b8:	4770      	bx	lr

080063ba <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80063ba:	b580      	push	{r7, lr}
 80063bc:	b084      	sub	sp, #16
 80063be:	af00      	add	r7, sp, #0
 80063c0:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	68db      	ldr	r3, [r3, #12]
 80063c8:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	691b      	ldr	r3, [r3, #16]
 80063d0:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	f003 0302 	and.w	r3, r3, #2
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d020      	beq.n	800641e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	f003 0302 	and.w	r3, r3, #2
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d01b      	beq.n	800641e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f06f 0202 	mvn.w	r2, #2
 80063ee:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2201      	movs	r2, #1
 80063f4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	699b      	ldr	r3, [r3, #24]
 80063fc:	f003 0303 	and.w	r3, r3, #3
 8006400:	2b00      	cmp	r3, #0
 8006402:	d003      	beq.n	800640c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f000 f9b2 	bl	800676e <HAL_TIM_IC_CaptureCallback>
 800640a:	e005      	b.n	8006418 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800640c:	6878      	ldr	r0, [r7, #4]
 800640e:	f000 f9a4 	bl	800675a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006412:	6878      	ldr	r0, [r7, #4]
 8006414:	f000 f9b5 	bl	8006782 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2200      	movs	r2, #0
 800641c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	f003 0304 	and.w	r3, r3, #4
 8006424:	2b00      	cmp	r3, #0
 8006426:	d020      	beq.n	800646a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	f003 0304 	and.w	r3, r3, #4
 800642e:	2b00      	cmp	r3, #0
 8006430:	d01b      	beq.n	800646a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f06f 0204 	mvn.w	r2, #4
 800643a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2202      	movs	r2, #2
 8006440:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	699b      	ldr	r3, [r3, #24]
 8006448:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800644c:	2b00      	cmp	r3, #0
 800644e:	d003      	beq.n	8006458 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006450:	6878      	ldr	r0, [r7, #4]
 8006452:	f000 f98c 	bl	800676e <HAL_TIM_IC_CaptureCallback>
 8006456:	e005      	b.n	8006464 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006458:	6878      	ldr	r0, [r7, #4]
 800645a:	f000 f97e 	bl	800675a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800645e:	6878      	ldr	r0, [r7, #4]
 8006460:	f000 f98f 	bl	8006782 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2200      	movs	r2, #0
 8006468:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	f003 0308 	and.w	r3, r3, #8
 8006470:	2b00      	cmp	r3, #0
 8006472:	d020      	beq.n	80064b6 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	f003 0308 	and.w	r3, r3, #8
 800647a:	2b00      	cmp	r3, #0
 800647c:	d01b      	beq.n	80064b6 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f06f 0208 	mvn.w	r2, #8
 8006486:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2204      	movs	r2, #4
 800648c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	69db      	ldr	r3, [r3, #28]
 8006494:	f003 0303 	and.w	r3, r3, #3
 8006498:	2b00      	cmp	r3, #0
 800649a:	d003      	beq.n	80064a4 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800649c:	6878      	ldr	r0, [r7, #4]
 800649e:	f000 f966 	bl	800676e <HAL_TIM_IC_CaptureCallback>
 80064a2:	e005      	b.n	80064b0 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064a4:	6878      	ldr	r0, [r7, #4]
 80064a6:	f000 f958 	bl	800675a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064aa:	6878      	ldr	r0, [r7, #4]
 80064ac:	f000 f969 	bl	8006782 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2200      	movs	r2, #0
 80064b4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	f003 0310 	and.w	r3, r3, #16
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d020      	beq.n	8006502 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	f003 0310 	and.w	r3, r3, #16
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d01b      	beq.n	8006502 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f06f 0210 	mvn.w	r2, #16
 80064d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2208      	movs	r2, #8
 80064d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	69db      	ldr	r3, [r3, #28]
 80064e0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d003      	beq.n	80064f0 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064e8:	6878      	ldr	r0, [r7, #4]
 80064ea:	f000 f940 	bl	800676e <HAL_TIM_IC_CaptureCallback>
 80064ee:	e005      	b.n	80064fc <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064f0:	6878      	ldr	r0, [r7, #4]
 80064f2:	f000 f932 	bl	800675a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064f6:	6878      	ldr	r0, [r7, #4]
 80064f8:	f000 f943 	bl	8006782 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2200      	movs	r2, #0
 8006500:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	f003 0301 	and.w	r3, r3, #1
 8006508:	2b00      	cmp	r3, #0
 800650a:	d00c      	beq.n	8006526 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	f003 0301 	and.w	r3, r3, #1
 8006512:	2b00      	cmp	r3, #0
 8006514:	d007      	beq.n	8006526 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f06f 0201 	mvn.w	r2, #1
 800651e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006520:	6878      	ldr	r0, [r7, #4]
 8006522:	f7fc fd03 	bl	8002f2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006526:	68bb      	ldr	r3, [r7, #8]
 8006528:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800652c:	2b00      	cmp	r3, #0
 800652e:	d104      	bne.n	800653a <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006536:	2b00      	cmp	r3, #0
 8006538:	d00c      	beq.n	8006554 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006540:	2b00      	cmp	r3, #0
 8006542:	d007      	beq.n	8006554 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800654c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800654e:	6878      	ldr	r0, [r7, #4]
 8006550:	f000 faa6 	bl	8006aa0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800655a:	2b00      	cmp	r3, #0
 800655c:	d00c      	beq.n	8006578 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006564:	2b00      	cmp	r3, #0
 8006566:	d007      	beq.n	8006578 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006570:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f000 fa9e 	bl	8006ab4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800657e:	2b00      	cmp	r3, #0
 8006580:	d00c      	beq.n	800659c <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006588:	2b00      	cmp	r3, #0
 800658a:	d007      	beq.n	800659c <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006594:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f000 f8fd 	bl	8006796 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	f003 0320 	and.w	r3, r3, #32
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d00c      	beq.n	80065c0 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	f003 0320 	and.w	r3, r3, #32
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d007      	beq.n	80065c0 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f06f 0220 	mvn.w	r2, #32
 80065b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80065ba:	6878      	ldr	r0, [r7, #4]
 80065bc:	f000 fa66 	bl	8006a8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80065c0:	bf00      	nop
 80065c2:	3710      	adds	r7, #16
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bd80      	pop	{r7, pc}

080065c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b084      	sub	sp, #16
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
 80065d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80065d2:	2300      	movs	r3, #0
 80065d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80065dc:	2b01      	cmp	r3, #1
 80065de:	d101      	bne.n	80065e4 <HAL_TIM_ConfigClockSource+0x1c>
 80065e0:	2302      	movs	r3, #2
 80065e2:	e0b6      	b.n	8006752 <HAL_TIM_ConfigClockSource+0x18a>
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2201      	movs	r2, #1
 80065e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2202      	movs	r2, #2
 80065f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	689b      	ldr	r3, [r3, #8]
 80065fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80065fc:	68bb      	ldr	r3, [r7, #8]
 80065fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006602:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006606:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006608:	68bb      	ldr	r3, [r7, #8]
 800660a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800660e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	68ba      	ldr	r2, [r7, #8]
 8006616:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006620:	d03e      	beq.n	80066a0 <HAL_TIM_ConfigClockSource+0xd8>
 8006622:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006626:	f200 8087 	bhi.w	8006738 <HAL_TIM_ConfigClockSource+0x170>
 800662a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800662e:	f000 8086 	beq.w	800673e <HAL_TIM_ConfigClockSource+0x176>
 8006632:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006636:	d87f      	bhi.n	8006738 <HAL_TIM_ConfigClockSource+0x170>
 8006638:	2b70      	cmp	r3, #112	@ 0x70
 800663a:	d01a      	beq.n	8006672 <HAL_TIM_ConfigClockSource+0xaa>
 800663c:	2b70      	cmp	r3, #112	@ 0x70
 800663e:	d87b      	bhi.n	8006738 <HAL_TIM_ConfigClockSource+0x170>
 8006640:	2b60      	cmp	r3, #96	@ 0x60
 8006642:	d050      	beq.n	80066e6 <HAL_TIM_ConfigClockSource+0x11e>
 8006644:	2b60      	cmp	r3, #96	@ 0x60
 8006646:	d877      	bhi.n	8006738 <HAL_TIM_ConfigClockSource+0x170>
 8006648:	2b50      	cmp	r3, #80	@ 0x50
 800664a:	d03c      	beq.n	80066c6 <HAL_TIM_ConfigClockSource+0xfe>
 800664c:	2b50      	cmp	r3, #80	@ 0x50
 800664e:	d873      	bhi.n	8006738 <HAL_TIM_ConfigClockSource+0x170>
 8006650:	2b40      	cmp	r3, #64	@ 0x40
 8006652:	d058      	beq.n	8006706 <HAL_TIM_ConfigClockSource+0x13e>
 8006654:	2b40      	cmp	r3, #64	@ 0x40
 8006656:	d86f      	bhi.n	8006738 <HAL_TIM_ConfigClockSource+0x170>
 8006658:	2b30      	cmp	r3, #48	@ 0x30
 800665a:	d064      	beq.n	8006726 <HAL_TIM_ConfigClockSource+0x15e>
 800665c:	2b30      	cmp	r3, #48	@ 0x30
 800665e:	d86b      	bhi.n	8006738 <HAL_TIM_ConfigClockSource+0x170>
 8006660:	2b20      	cmp	r3, #32
 8006662:	d060      	beq.n	8006726 <HAL_TIM_ConfigClockSource+0x15e>
 8006664:	2b20      	cmp	r3, #32
 8006666:	d867      	bhi.n	8006738 <HAL_TIM_ConfigClockSource+0x170>
 8006668:	2b00      	cmp	r3, #0
 800666a:	d05c      	beq.n	8006726 <HAL_TIM_ConfigClockSource+0x15e>
 800666c:	2b10      	cmp	r3, #16
 800666e:	d05a      	beq.n	8006726 <HAL_TIM_ConfigClockSource+0x15e>
 8006670:	e062      	b.n	8006738 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006682:	f000 f97d 	bl	8006980 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	689b      	ldr	r3, [r3, #8]
 800668c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006694:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	68ba      	ldr	r2, [r7, #8]
 800669c:	609a      	str	r2, [r3, #8]
      break;
 800669e:	e04f      	b.n	8006740 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80066b0:	f000 f966 	bl	8006980 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	689a      	ldr	r2, [r3, #8]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80066c2:	609a      	str	r2, [r3, #8]
      break;
 80066c4:	e03c      	b.n	8006740 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80066d2:	461a      	mov	r2, r3
 80066d4:	f000 f8da 	bl	800688c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	2150      	movs	r1, #80	@ 0x50
 80066de:	4618      	mov	r0, r3
 80066e0:	f000 f933 	bl	800694a <TIM_ITRx_SetConfig>
      break;
 80066e4:	e02c      	b.n	8006740 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80066f2:	461a      	mov	r2, r3
 80066f4:	f000 f8f9 	bl	80068ea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	2160      	movs	r1, #96	@ 0x60
 80066fe:	4618      	mov	r0, r3
 8006700:	f000 f923 	bl	800694a <TIM_ITRx_SetConfig>
      break;
 8006704:	e01c      	b.n	8006740 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006712:	461a      	mov	r2, r3
 8006714:	f000 f8ba 	bl	800688c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	2140      	movs	r1, #64	@ 0x40
 800671e:	4618      	mov	r0, r3
 8006720:	f000 f913 	bl	800694a <TIM_ITRx_SetConfig>
      break;
 8006724:	e00c      	b.n	8006740 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681a      	ldr	r2, [r3, #0]
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4619      	mov	r1, r3
 8006730:	4610      	mov	r0, r2
 8006732:	f000 f90a 	bl	800694a <TIM_ITRx_SetConfig>
      break;
 8006736:	e003      	b.n	8006740 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006738:	2301      	movs	r3, #1
 800673a:	73fb      	strb	r3, [r7, #15]
      break;
 800673c:	e000      	b.n	8006740 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800673e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2201      	movs	r2, #1
 8006744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2200      	movs	r2, #0
 800674c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006750:	7bfb      	ldrb	r3, [r7, #15]
}
 8006752:	4618      	mov	r0, r3
 8006754:	3710      	adds	r7, #16
 8006756:	46bd      	mov	sp, r7
 8006758:	bd80      	pop	{r7, pc}

0800675a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800675a:	b480      	push	{r7}
 800675c:	b083      	sub	sp, #12
 800675e:	af00      	add	r7, sp, #0
 8006760:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006762:	bf00      	nop
 8006764:	370c      	adds	r7, #12
 8006766:	46bd      	mov	sp, r7
 8006768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676c:	4770      	bx	lr

0800676e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800676e:	b480      	push	{r7}
 8006770:	b083      	sub	sp, #12
 8006772:	af00      	add	r7, sp, #0
 8006774:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006776:	bf00      	nop
 8006778:	370c      	adds	r7, #12
 800677a:	46bd      	mov	sp, r7
 800677c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006780:	4770      	bx	lr

08006782 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006782:	b480      	push	{r7}
 8006784:	b083      	sub	sp, #12
 8006786:	af00      	add	r7, sp, #0
 8006788:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800678a:	bf00      	nop
 800678c:	370c      	adds	r7, #12
 800678e:	46bd      	mov	sp, r7
 8006790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006794:	4770      	bx	lr

08006796 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006796:	b480      	push	{r7}
 8006798:	b083      	sub	sp, #12
 800679a:	af00      	add	r7, sp, #0
 800679c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800679e:	bf00      	nop
 80067a0:	370c      	adds	r7, #12
 80067a2:	46bd      	mov	sp, r7
 80067a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a8:	4770      	bx	lr
	...

080067ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80067ac:	b480      	push	{r7}
 80067ae:	b085      	sub	sp, #20
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
 80067b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	4a30      	ldr	r2, [pc, #192]	@ (8006880 <TIM_Base_SetConfig+0xd4>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d003      	beq.n	80067cc <TIM_Base_SetConfig+0x20>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067ca:	d108      	bne.n	80067de <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	685b      	ldr	r3, [r3, #4]
 80067d8:	68fa      	ldr	r2, [r7, #12]
 80067da:	4313      	orrs	r3, r2
 80067dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	4a27      	ldr	r2, [pc, #156]	@ (8006880 <TIM_Base_SetConfig+0xd4>)
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d00b      	beq.n	80067fe <TIM_Base_SetConfig+0x52>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067ec:	d007      	beq.n	80067fe <TIM_Base_SetConfig+0x52>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	4a24      	ldr	r2, [pc, #144]	@ (8006884 <TIM_Base_SetConfig+0xd8>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d003      	beq.n	80067fe <TIM_Base_SetConfig+0x52>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	4a23      	ldr	r2, [pc, #140]	@ (8006888 <TIM_Base_SetConfig+0xdc>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d108      	bne.n	8006810 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006804:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	68db      	ldr	r3, [r3, #12]
 800680a:	68fa      	ldr	r2, [r7, #12]
 800680c:	4313      	orrs	r3, r2
 800680e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	695b      	ldr	r3, [r3, #20]
 800681a:	4313      	orrs	r3, r2
 800681c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	68fa      	ldr	r2, [r7, #12]
 8006822:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	689a      	ldr	r2, [r3, #8]
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	681a      	ldr	r2, [r3, #0]
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	4a12      	ldr	r2, [pc, #72]	@ (8006880 <TIM_Base_SetConfig+0xd4>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d007      	beq.n	800684c <TIM_Base_SetConfig+0xa0>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	4a11      	ldr	r2, [pc, #68]	@ (8006884 <TIM_Base_SetConfig+0xd8>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d003      	beq.n	800684c <TIM_Base_SetConfig+0xa0>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	4a10      	ldr	r2, [pc, #64]	@ (8006888 <TIM_Base_SetConfig+0xdc>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d103      	bne.n	8006854 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	691a      	ldr	r2, [r3, #16]
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2201      	movs	r2, #1
 8006858:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	691b      	ldr	r3, [r3, #16]
 800685e:	f003 0301 	and.w	r3, r3, #1
 8006862:	2b01      	cmp	r3, #1
 8006864:	d105      	bne.n	8006872 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	691b      	ldr	r3, [r3, #16]
 800686a:	f023 0201 	bic.w	r2, r3, #1
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	611a      	str	r2, [r3, #16]
  }
}
 8006872:	bf00      	nop
 8006874:	3714      	adds	r7, #20
 8006876:	46bd      	mov	sp, r7
 8006878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687c:	4770      	bx	lr
 800687e:	bf00      	nop
 8006880:	40012c00 	.word	0x40012c00
 8006884:	40014000 	.word	0x40014000
 8006888:	40014400 	.word	0x40014400

0800688c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800688c:	b480      	push	{r7}
 800688e:	b087      	sub	sp, #28
 8006890:	af00      	add	r7, sp, #0
 8006892:	60f8      	str	r0, [r7, #12]
 8006894:	60b9      	str	r1, [r7, #8]
 8006896:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	6a1b      	ldr	r3, [r3, #32]
 800689c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	6a1b      	ldr	r3, [r3, #32]
 80068a2:	f023 0201 	bic.w	r2, r3, #1
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	699b      	ldr	r3, [r3, #24]
 80068ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80068b0:	693b      	ldr	r3, [r7, #16]
 80068b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80068b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	011b      	lsls	r3, r3, #4
 80068bc:	693a      	ldr	r2, [r7, #16]
 80068be:	4313      	orrs	r3, r2
 80068c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	f023 030a 	bic.w	r3, r3, #10
 80068c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80068ca:	697a      	ldr	r2, [r7, #20]
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	4313      	orrs	r3, r2
 80068d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	693a      	ldr	r2, [r7, #16]
 80068d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	697a      	ldr	r2, [r7, #20]
 80068dc:	621a      	str	r2, [r3, #32]
}
 80068de:	bf00      	nop
 80068e0:	371c      	adds	r7, #28
 80068e2:	46bd      	mov	sp, r7
 80068e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e8:	4770      	bx	lr

080068ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068ea:	b480      	push	{r7}
 80068ec:	b087      	sub	sp, #28
 80068ee:	af00      	add	r7, sp, #0
 80068f0:	60f8      	str	r0, [r7, #12]
 80068f2:	60b9      	str	r1, [r7, #8]
 80068f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	6a1b      	ldr	r3, [r3, #32]
 80068fa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	6a1b      	ldr	r3, [r3, #32]
 8006900:	f023 0210 	bic.w	r2, r3, #16
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	699b      	ldr	r3, [r3, #24]
 800690c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800690e:	693b      	ldr	r3, [r7, #16]
 8006910:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006914:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	031b      	lsls	r3, r3, #12
 800691a:	693a      	ldr	r2, [r7, #16]
 800691c:	4313      	orrs	r3, r2
 800691e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006926:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006928:	68bb      	ldr	r3, [r7, #8]
 800692a:	011b      	lsls	r3, r3, #4
 800692c:	697a      	ldr	r2, [r7, #20]
 800692e:	4313      	orrs	r3, r2
 8006930:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	693a      	ldr	r2, [r7, #16]
 8006936:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	697a      	ldr	r2, [r7, #20]
 800693c:	621a      	str	r2, [r3, #32]
}
 800693e:	bf00      	nop
 8006940:	371c      	adds	r7, #28
 8006942:	46bd      	mov	sp, r7
 8006944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006948:	4770      	bx	lr

0800694a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800694a:	b480      	push	{r7}
 800694c:	b085      	sub	sp, #20
 800694e:	af00      	add	r7, sp, #0
 8006950:	6078      	str	r0, [r7, #4]
 8006952:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	689b      	ldr	r3, [r3, #8]
 8006958:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006960:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006962:	683a      	ldr	r2, [r7, #0]
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	4313      	orrs	r3, r2
 8006968:	f043 0307 	orr.w	r3, r3, #7
 800696c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	68fa      	ldr	r2, [r7, #12]
 8006972:	609a      	str	r2, [r3, #8]
}
 8006974:	bf00      	nop
 8006976:	3714      	adds	r7, #20
 8006978:	46bd      	mov	sp, r7
 800697a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697e:	4770      	bx	lr

08006980 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006980:	b480      	push	{r7}
 8006982:	b087      	sub	sp, #28
 8006984:	af00      	add	r7, sp, #0
 8006986:	60f8      	str	r0, [r7, #12]
 8006988:	60b9      	str	r1, [r7, #8]
 800698a:	607a      	str	r2, [r7, #4]
 800698c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	689b      	ldr	r3, [r3, #8]
 8006992:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006994:	697b      	ldr	r3, [r7, #20]
 8006996:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800699a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	021a      	lsls	r2, r3, #8
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	431a      	orrs	r2, r3
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	4313      	orrs	r3, r2
 80069a8:	697a      	ldr	r2, [r7, #20]
 80069aa:	4313      	orrs	r3, r2
 80069ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	697a      	ldr	r2, [r7, #20]
 80069b2:	609a      	str	r2, [r3, #8]
}
 80069b4:	bf00      	nop
 80069b6:	371c      	adds	r7, #28
 80069b8:	46bd      	mov	sp, r7
 80069ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069be:	4770      	bx	lr

080069c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80069c0:	b480      	push	{r7}
 80069c2:	b085      	sub	sp, #20
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
 80069c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069d0:	2b01      	cmp	r3, #1
 80069d2:	d101      	bne.n	80069d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80069d4:	2302      	movs	r3, #2
 80069d6:	e04f      	b.n	8006a78 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2201      	movs	r2, #1
 80069dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2202      	movs	r2, #2
 80069e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	685b      	ldr	r3, [r3, #4]
 80069ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	689b      	ldr	r3, [r3, #8]
 80069f6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4a21      	ldr	r2, [pc, #132]	@ (8006a84 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d108      	bne.n	8006a14 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006a08:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	68fa      	ldr	r2, [r7, #12]
 8006a10:	4313      	orrs	r3, r2
 8006a12:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a1a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	68fa      	ldr	r2, [r7, #12]
 8006a22:	4313      	orrs	r3, r2
 8006a24:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	68fa      	ldr	r2, [r7, #12]
 8006a2c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	4a14      	ldr	r2, [pc, #80]	@ (8006a84 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d009      	beq.n	8006a4c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a40:	d004      	beq.n	8006a4c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4a10      	ldr	r2, [pc, #64]	@ (8006a88 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d10c      	bne.n	8006a66 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a52:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	689b      	ldr	r3, [r3, #8]
 8006a58:	68ba      	ldr	r2, [r7, #8]
 8006a5a:	4313      	orrs	r3, r2
 8006a5c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	68ba      	ldr	r2, [r7, #8]
 8006a64:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2201      	movs	r2, #1
 8006a6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2200      	movs	r2, #0
 8006a72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006a76:	2300      	movs	r3, #0
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	3714      	adds	r7, #20
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a82:	4770      	bx	lr
 8006a84:	40012c00 	.word	0x40012c00
 8006a88:	40014000 	.word	0x40014000

08006a8c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006a8c:	b480      	push	{r7}
 8006a8e:	b083      	sub	sp, #12
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006a94:	bf00      	nop
 8006a96:	370c      	adds	r7, #12
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9e:	4770      	bx	lr

08006aa0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b083      	sub	sp, #12
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006aa8:	bf00      	nop
 8006aaa:	370c      	adds	r7, #12
 8006aac:	46bd      	mov	sp, r7
 8006aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab2:	4770      	bx	lr

08006ab4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006ab4:	b480      	push	{r7}
 8006ab6:	b083      	sub	sp, #12
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006abc:	bf00      	nop
 8006abe:	370c      	adds	r7, #12
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac6:	4770      	bx	lr

08006ac8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b082      	sub	sp, #8
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d101      	bne.n	8006ada <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	e040      	b.n	8006b5c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d106      	bne.n	8006af0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006aea:	6878      	ldr	r0, [r7, #4]
 8006aec:	f7fc f836 	bl	8002b5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2224      	movs	r2, #36	@ 0x24
 8006af4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	681a      	ldr	r2, [r3, #0]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f022 0201 	bic.w	r2, r2, #1
 8006b04:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d002      	beq.n	8006b14 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	f000 ffc0 	bl	8007a94 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006b14:	6878      	ldr	r0, [r7, #4]
 8006b16:	f000 fd63 	bl	80075e0 <UART_SetConfig>
 8006b1a:	4603      	mov	r3, r0
 8006b1c:	2b01      	cmp	r3, #1
 8006b1e:	d101      	bne.n	8006b24 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006b20:	2301      	movs	r3, #1
 8006b22:	e01b      	b.n	8006b5c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	685a      	ldr	r2, [r3, #4]
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006b32:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	689a      	ldr	r2, [r3, #8]
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006b42:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	681a      	ldr	r2, [r3, #0]
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f042 0201 	orr.w	r2, r2, #1
 8006b52:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006b54:	6878      	ldr	r0, [r7, #4]
 8006b56:	f001 f83f 	bl	8007bd8 <UART_CheckIdleState>
 8006b5a:	4603      	mov	r3, r0
}
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	3708      	adds	r7, #8
 8006b60:	46bd      	mov	sp, r7
 8006b62:	bd80      	pop	{r7, pc}

08006b64 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b08a      	sub	sp, #40	@ 0x28
 8006b68:	af02      	add	r7, sp, #8
 8006b6a:	60f8      	str	r0, [r7, #12]
 8006b6c:	60b9      	str	r1, [r7, #8]
 8006b6e:	603b      	str	r3, [r7, #0]
 8006b70:	4613      	mov	r3, r2
 8006b72:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006b78:	2b20      	cmp	r3, #32
 8006b7a:	d177      	bne.n	8006c6c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d002      	beq.n	8006b88 <HAL_UART_Transmit+0x24>
 8006b82:	88fb      	ldrh	r3, [r7, #6]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d101      	bne.n	8006b8c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006b88:	2301      	movs	r3, #1
 8006b8a:	e070      	b.n	8006c6e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	2221      	movs	r2, #33	@ 0x21
 8006b98:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006b9a:	f7fc fe69 	bl	8003870 <HAL_GetTick>
 8006b9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	88fa      	ldrh	r2, [r7, #6]
 8006ba4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	88fa      	ldrh	r2, [r7, #6]
 8006bac:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	689b      	ldr	r3, [r3, #8]
 8006bb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bb8:	d108      	bne.n	8006bcc <HAL_UART_Transmit+0x68>
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	691b      	ldr	r3, [r3, #16]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d104      	bne.n	8006bcc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	61bb      	str	r3, [r7, #24]
 8006bca:	e003      	b.n	8006bd4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006bcc:	68bb      	ldr	r3, [r7, #8]
 8006bce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006bd4:	e02f      	b.n	8006c36 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	9300      	str	r3, [sp, #0]
 8006bda:	697b      	ldr	r3, [r7, #20]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	2180      	movs	r1, #128	@ 0x80
 8006be0:	68f8      	ldr	r0, [r7, #12]
 8006be2:	f001 f8a1 	bl	8007d28 <UART_WaitOnFlagUntilTimeout>
 8006be6:	4603      	mov	r3, r0
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d004      	beq.n	8006bf6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	2220      	movs	r2, #32
 8006bf0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006bf2:	2303      	movs	r3, #3
 8006bf4:	e03b      	b.n	8006c6e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006bf6:	69fb      	ldr	r3, [r7, #28]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d10b      	bne.n	8006c14 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006bfc:	69bb      	ldr	r3, [r7, #24]
 8006bfe:	881a      	ldrh	r2, [r3, #0]
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c08:	b292      	uxth	r2, r2
 8006c0a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006c0c:	69bb      	ldr	r3, [r7, #24]
 8006c0e:	3302      	adds	r3, #2
 8006c10:	61bb      	str	r3, [r7, #24]
 8006c12:	e007      	b.n	8006c24 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006c14:	69fb      	ldr	r3, [r7, #28]
 8006c16:	781a      	ldrb	r2, [r3, #0]
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006c1e:	69fb      	ldr	r3, [r7, #28]
 8006c20:	3301      	adds	r3, #1
 8006c22:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006c2a:	b29b      	uxth	r3, r3
 8006c2c:	3b01      	subs	r3, #1
 8006c2e:	b29a      	uxth	r2, r3
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006c3c:	b29b      	uxth	r3, r3
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d1c9      	bne.n	8006bd6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	9300      	str	r3, [sp, #0]
 8006c46:	697b      	ldr	r3, [r7, #20]
 8006c48:	2200      	movs	r2, #0
 8006c4a:	2140      	movs	r1, #64	@ 0x40
 8006c4c:	68f8      	ldr	r0, [r7, #12]
 8006c4e:	f001 f86b 	bl	8007d28 <UART_WaitOnFlagUntilTimeout>
 8006c52:	4603      	mov	r3, r0
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d004      	beq.n	8006c62 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	2220      	movs	r2, #32
 8006c5c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006c5e:	2303      	movs	r3, #3
 8006c60:	e005      	b.n	8006c6e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	2220      	movs	r2, #32
 8006c66:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006c68:	2300      	movs	r3, #0
 8006c6a:	e000      	b.n	8006c6e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006c6c:	2302      	movs	r3, #2
  }
}
 8006c6e:	4618      	mov	r0, r3
 8006c70:	3720      	adds	r7, #32
 8006c72:	46bd      	mov	sp, r7
 8006c74:	bd80      	pop	{r7, pc}
	...

08006c78 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b08a      	sub	sp, #40	@ 0x28
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	60f8      	str	r0, [r7, #12]
 8006c80:	60b9      	str	r1, [r7, #8]
 8006c82:	4613      	mov	r3, r2
 8006c84:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006c8a:	2b20      	cmp	r3, #32
 8006c8c:	d165      	bne.n	8006d5a <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d002      	beq.n	8006c9a <HAL_UART_Transmit_DMA+0x22>
 8006c94:	88fb      	ldrh	r3, [r7, #6]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d101      	bne.n	8006c9e <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	e05e      	b.n	8006d5c <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	68ba      	ldr	r2, [r7, #8]
 8006ca2:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	88fa      	ldrh	r2, [r7, #6]
 8006ca8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	88fa      	ldrh	r2, [r7, #6]
 8006cb0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2221      	movs	r2, #33	@ 0x21
 8006cc0:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d027      	beq.n	8006d1a <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cce:	4a25      	ldr	r2, [pc, #148]	@ (8006d64 <HAL_UART_Transmit_DMA+0xec>)
 8006cd0:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cd6:	4a24      	ldr	r2, [pc, #144]	@ (8006d68 <HAL_UART_Transmit_DMA+0xf0>)
 8006cd8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cde:	4a23      	ldr	r2, [pc, #140]	@ (8006d6c <HAL_UART_Transmit_DMA+0xf4>)
 8006ce0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006cf2:	4619      	mov	r1, r3
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	3328      	adds	r3, #40	@ 0x28
 8006cfa:	461a      	mov	r2, r3
 8006cfc:	88fb      	ldrh	r3, [r7, #6]
 8006cfe:	f7fc ffbd 	bl	8003c7c <HAL_DMA_Start_IT>
 8006d02:	4603      	mov	r3, r0
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d008      	beq.n	8006d1a <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	2210      	movs	r2, #16
 8006d0c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	2220      	movs	r2, #32
 8006d14:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 8006d16:	2301      	movs	r3, #1
 8006d18:	e020      	b.n	8006d5c <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	2240      	movs	r2, #64	@ 0x40
 8006d20:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	3308      	adds	r3, #8
 8006d28:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d2a:	697b      	ldr	r3, [r7, #20]
 8006d2c:	e853 3f00 	ldrex	r3, [r3]
 8006d30:	613b      	str	r3, [r7, #16]
   return(result);
 8006d32:	693b      	ldr	r3, [r7, #16]
 8006d34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d38:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	3308      	adds	r3, #8
 8006d40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d42:	623a      	str	r2, [r7, #32]
 8006d44:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d46:	69f9      	ldr	r1, [r7, #28]
 8006d48:	6a3a      	ldr	r2, [r7, #32]
 8006d4a:	e841 2300 	strex	r3, r2, [r1]
 8006d4e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006d50:	69bb      	ldr	r3, [r7, #24]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d1e5      	bne.n	8006d22 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 8006d56:	2300      	movs	r3, #0
 8006d58:	e000      	b.n	8006d5c <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 8006d5a:	2302      	movs	r3, #2
  }
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	3728      	adds	r7, #40	@ 0x28
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bd80      	pop	{r7, pc}
 8006d64:	08008059 	.word	0x08008059
 8006d68:	080080f3 	.word	0x080080f3
 8006d6c:	08008279 	.word	0x08008279

08006d70 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b08a      	sub	sp, #40	@ 0x28
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	60f8      	str	r0, [r7, #12]
 8006d78:	60b9      	str	r1, [r7, #8]
 8006d7a:	4613      	mov	r3, r2
 8006d7c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d84:	2b20      	cmp	r3, #32
 8006d86:	d137      	bne.n	8006df8 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d88:	68bb      	ldr	r3, [r7, #8]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d002      	beq.n	8006d94 <HAL_UART_Receive_DMA+0x24>
 8006d8e:	88fb      	ldrh	r3, [r7, #6]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d101      	bne.n	8006d98 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8006d94:	2301      	movs	r3, #1
 8006d96:	e030      	b.n	8006dfa <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	4a18      	ldr	r2, [pc, #96]	@ (8006e04 <HAL_UART_Receive_DMA+0x94>)
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d01f      	beq.n	8006de8 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d018      	beq.n	8006de8 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dbc:	697b      	ldr	r3, [r7, #20]
 8006dbe:	e853 3f00 	ldrex	r3, [r3]
 8006dc2:	613b      	str	r3, [r7, #16]
   return(result);
 8006dc4:	693b      	ldr	r3, [r7, #16]
 8006dc6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006dca:	627b      	str	r3, [r7, #36]	@ 0x24
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	461a      	mov	r2, r3
 8006dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd4:	623b      	str	r3, [r7, #32]
 8006dd6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dd8:	69f9      	ldr	r1, [r7, #28]
 8006dda:	6a3a      	ldr	r2, [r7, #32]
 8006ddc:	e841 2300 	strex	r3, r2, [r1]
 8006de0:	61bb      	str	r3, [r7, #24]
   return(result);
 8006de2:	69bb      	ldr	r3, [r7, #24]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d1e6      	bne.n	8006db6 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006de8:	88fb      	ldrh	r3, [r7, #6]
 8006dea:	461a      	mov	r2, r3
 8006dec:	68b9      	ldr	r1, [r7, #8]
 8006dee:	68f8      	ldr	r0, [r7, #12]
 8006df0:	f001 f808 	bl	8007e04 <UART_Start_Receive_DMA>
 8006df4:	4603      	mov	r3, r0
 8006df6:	e000      	b.n	8006dfa <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006df8:	2302      	movs	r3, #2
  }
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3728      	adds	r7, #40	@ 0x28
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd80      	pop	{r7, pc}
 8006e02:	bf00      	nop
 8006e04:	40008000 	.word	0x40008000

08006e08 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b09a      	sub	sp, #104	@ 0x68
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
#else
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006e18:	e853 3f00 	ldrex	r3, [r3]
 8006e1c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006e1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e20:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e24:	667b      	str	r3, [r7, #100]	@ 0x64
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	461a      	mov	r2, r3
 8006e2c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006e2e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006e30:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e32:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006e34:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006e36:	e841 2300 	strex	r3, r2, [r1]
 8006e3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006e3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d1e6      	bne.n	8006e10 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	3308      	adds	r3, #8
 8006e48:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e4c:	e853 3f00 	ldrex	r3, [r3]
 8006e50:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e54:	f023 0301 	bic.w	r3, r3, #1
 8006e58:	663b      	str	r3, [r7, #96]	@ 0x60
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	3308      	adds	r3, #8
 8006e60:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006e62:	643a      	str	r2, [r7, #64]	@ 0x40
 8006e64:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e66:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006e68:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006e6a:	e841 2300 	strex	r3, r2, [r1]
 8006e6e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006e70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d1e5      	bne.n	8006e42 <HAL_UART_AbortReceive+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e7a:	2b01      	cmp	r3, #1
 8006e7c:	d118      	bne.n	8006eb0 <HAL_UART_AbortReceive+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e84:	6a3b      	ldr	r3, [r7, #32]
 8006e86:	e853 3f00 	ldrex	r3, [r3]
 8006e8a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e8c:	69fb      	ldr	r3, [r7, #28]
 8006e8e:	f023 0310 	bic.w	r3, r3, #16
 8006e92:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	461a      	mov	r2, r3
 8006e9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e9e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ea0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006ea2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ea4:	e841 2300 	strex	r3, r2, [r1]
 8006ea8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d1e6      	bne.n	8006e7e <HAL_UART_AbortReceive+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	689b      	ldr	r3, [r3, #8]
 8006eb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006eba:	2b40      	cmp	r3, #64	@ 0x40
 8006ebc:	d137      	bne.n	8006f2e <HAL_UART_AbortReceive+0x126>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	3308      	adds	r3, #8
 8006ec4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	e853 3f00 	ldrex	r3, [r3]
 8006ecc:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ece:	68bb      	ldr	r3, [r7, #8]
 8006ed0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ed4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	3308      	adds	r3, #8
 8006edc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006ede:	61ba      	str	r2, [r7, #24]
 8006ee0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ee2:	6979      	ldr	r1, [r7, #20]
 8006ee4:	69ba      	ldr	r2, [r7, #24]
 8006ee6:	e841 2300 	strex	r3, r2, [r1]
 8006eea:	613b      	str	r3, [r7, #16]
   return(result);
 8006eec:	693b      	ldr	r3, [r7, #16]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d1e5      	bne.n	8006ebe <HAL_UART_AbortReceive+0xb6>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d019      	beq.n	8006f2e <HAL_UART_AbortReceive+0x126>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006efe:	2200      	movs	r2, #0
 8006f00:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f06:	4618      	mov	r0, r3
 8006f08:	f7fc ff18 	bl	8003d3c <HAL_DMA_Abort>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d00d      	beq.n	8006f2e <HAL_UART_AbortReceive+0x126>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f16:	4618      	mov	r0, r3
 8006f18:	f7fd f83e 	bl	8003f98 <HAL_DMA_GetError>
 8006f1c:	4603      	mov	r3, r0
 8006f1e:	2b20      	cmp	r3, #32
 8006f20:	d105      	bne.n	8006f2e <HAL_UART_AbortReceive+0x126>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2210      	movs	r2, #16
 8006f26:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006f2a:	2303      	movs	r3, #3
 8006f2c:	e019      	b.n	8006f62 <HAL_UART_AbortReceive+0x15a>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2200      	movs	r2, #0
 8006f32:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	220f      	movs	r2, #15
 8006f3c:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	8b1b      	ldrh	r3, [r3, #24]
 8006f44:	b29a      	uxth	r2, r3
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f042 0208 	orr.w	r2, r2, #8
 8006f4e:	b292      	uxth	r2, r2
 8006f50:	831a      	strh	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2220      	movs	r2, #32
 8006f56:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	661a      	str	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 8006f60:	2300      	movs	r3, #0
}
 8006f62:	4618      	mov	r0, r3
 8006f64:	3768      	adds	r7, #104	@ 0x68
 8006f66:	46bd      	mov	sp, r7
 8006f68:	bd80      	pop	{r7, pc}
	...

08006f6c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b0ba      	sub	sp, #232	@ 0xe8
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	69db      	ldr	r3, [r3, #28]
 8006f7a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	689b      	ldr	r3, [r3, #8]
 8006f8e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006f92:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006f96:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006f9a:	4013      	ands	r3, r2
 8006f9c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006fa0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d115      	bne.n	8006fd4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006fa8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fac:	f003 0320 	and.w	r3, r3, #32
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d00f      	beq.n	8006fd4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006fb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fb8:	f003 0320 	and.w	r3, r3, #32
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d009      	beq.n	8006fd4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	f000 82ca 	beq.w	800755e <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006fce:	6878      	ldr	r0, [r7, #4]
 8006fd0:	4798      	blx	r3
      }
      return;
 8006fd2:	e2c4      	b.n	800755e <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8006fd4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	f000 8117 	beq.w	800720c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006fde:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006fe2:	f003 0301 	and.w	r3, r3, #1
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d106      	bne.n	8006ff8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006fea:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006fee:	4b85      	ldr	r3, [pc, #532]	@ (8007204 <HAL_UART_IRQHandler+0x298>)
 8006ff0:	4013      	ands	r3, r2
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	f000 810a 	beq.w	800720c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006ff8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ffc:	f003 0301 	and.w	r3, r3, #1
 8007000:	2b00      	cmp	r3, #0
 8007002:	d011      	beq.n	8007028 <HAL_UART_IRQHandler+0xbc>
 8007004:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007008:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800700c:	2b00      	cmp	r3, #0
 800700e:	d00b      	beq.n	8007028 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	2201      	movs	r2, #1
 8007016:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800701e:	f043 0201 	orr.w	r2, r3, #1
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007028:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800702c:	f003 0302 	and.w	r3, r3, #2
 8007030:	2b00      	cmp	r3, #0
 8007032:	d011      	beq.n	8007058 <HAL_UART_IRQHandler+0xec>
 8007034:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007038:	f003 0301 	and.w	r3, r3, #1
 800703c:	2b00      	cmp	r3, #0
 800703e:	d00b      	beq.n	8007058 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	2202      	movs	r2, #2
 8007046:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800704e:	f043 0204 	orr.w	r2, r3, #4
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007058:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800705c:	f003 0304 	and.w	r3, r3, #4
 8007060:	2b00      	cmp	r3, #0
 8007062:	d011      	beq.n	8007088 <HAL_UART_IRQHandler+0x11c>
 8007064:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007068:	f003 0301 	and.w	r3, r3, #1
 800706c:	2b00      	cmp	r3, #0
 800706e:	d00b      	beq.n	8007088 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	2204      	movs	r2, #4
 8007076:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800707e:	f043 0202 	orr.w	r2, r3, #2
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007088:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800708c:	f003 0308 	and.w	r3, r3, #8
 8007090:	2b00      	cmp	r3, #0
 8007092:	d017      	beq.n	80070c4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007094:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007098:	f003 0320 	and.w	r3, r3, #32
 800709c:	2b00      	cmp	r3, #0
 800709e:	d105      	bne.n	80070ac <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80070a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80070a4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d00b      	beq.n	80070c4 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	2208      	movs	r2, #8
 80070b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80070ba:	f043 0208 	orr.w	r2, r3, #8
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80070c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d012      	beq.n	80070f6 <HAL_UART_IRQHandler+0x18a>
 80070d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070d4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d00c      	beq.n	80070f6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80070e4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80070ec:	f043 0220 	orr.w	r2, r3, #32
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	f000 8230 	beq.w	8007562 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007102:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007106:	f003 0320 	and.w	r3, r3, #32
 800710a:	2b00      	cmp	r3, #0
 800710c:	d00d      	beq.n	800712a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800710e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007112:	f003 0320 	and.w	r3, r3, #32
 8007116:	2b00      	cmp	r3, #0
 8007118:	d007      	beq.n	800712a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800711e:	2b00      	cmp	r3, #0
 8007120:	d003      	beq.n	800712a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007130:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	689b      	ldr	r3, [r3, #8]
 800713a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800713e:	2b40      	cmp	r3, #64	@ 0x40
 8007140:	d005      	beq.n	800714e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007142:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007146:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800714a:	2b00      	cmp	r3, #0
 800714c:	d04f      	beq.n	80071ee <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	f000 ff1e 	bl	8007f90 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	689b      	ldr	r3, [r3, #8]
 800715a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800715e:	2b40      	cmp	r3, #64	@ 0x40
 8007160:	d141      	bne.n	80071e6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	3308      	adds	r3, #8
 8007168:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800716c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007170:	e853 3f00 	ldrex	r3, [r3]
 8007174:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007178:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800717c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007180:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	3308      	adds	r3, #8
 800718a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800718e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007192:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007196:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800719a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800719e:	e841 2300 	strex	r3, r2, [r1]
 80071a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80071a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d1d9      	bne.n	8007162 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d013      	beq.n	80071de <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071ba:	4a13      	ldr	r2, [pc, #76]	@ (8007208 <HAL_UART_IRQHandler+0x29c>)
 80071bc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071c2:	4618      	mov	r0, r3
 80071c4:	f7fc fdf8 	bl	8003db8 <HAL_DMA_Abort_IT>
 80071c8:	4603      	mov	r3, r0
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d017      	beq.n	80071fe <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071d4:	687a      	ldr	r2, [r7, #4]
 80071d6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80071d8:	4610      	mov	r0, r2
 80071da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071dc:	e00f      	b.n	80071fe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	f000 f9e8 	bl	80075b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071e4:	e00b      	b.n	80071fe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80071e6:	6878      	ldr	r0, [r7, #4]
 80071e8:	f000 f9e4 	bl	80075b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071ec:	e007      	b.n	80071fe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f000 f9e0 	bl	80075b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2200      	movs	r2, #0
 80071f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80071fc:	e1b1      	b.n	8007562 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071fe:	bf00      	nop
    return;
 8007200:	e1af      	b.n	8007562 <HAL_UART_IRQHandler+0x5f6>
 8007202:	bf00      	nop
 8007204:	04000120 	.word	0x04000120
 8007208:	080082f7 	.word	0x080082f7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007210:	2b01      	cmp	r3, #1
 8007212:	f040 816a 	bne.w	80074ea <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007216:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800721a:	f003 0310 	and.w	r3, r3, #16
 800721e:	2b00      	cmp	r3, #0
 8007220:	f000 8163 	beq.w	80074ea <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007224:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007228:	f003 0310 	and.w	r3, r3, #16
 800722c:	2b00      	cmp	r3, #0
 800722e:	f000 815c 	beq.w	80074ea <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	2210      	movs	r2, #16
 8007238:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	689b      	ldr	r3, [r3, #8]
 8007240:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007244:	2b40      	cmp	r3, #64	@ 0x40
 8007246:	f040 80d4 	bne.w	80073f2 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	685b      	ldr	r3, [r3, #4]
 8007252:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007256:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800725a:	2b00      	cmp	r3, #0
 800725c:	f000 80ad 	beq.w	80073ba <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007266:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800726a:	429a      	cmp	r2, r3
 800726c:	f080 80a5 	bcs.w	80073ba <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007276:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f003 0320 	and.w	r3, r3, #32
 8007286:	2b00      	cmp	r3, #0
 8007288:	f040 8086 	bne.w	8007398 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007294:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007298:	e853 3f00 	ldrex	r3, [r3]
 800729c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80072a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80072a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80072a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	461a      	mov	r2, r3
 80072b2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80072b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80072ba:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072be:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80072c2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80072c6:	e841 2300 	strex	r3, r2, [r1]
 80072ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80072ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d1da      	bne.n	800728c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	3308      	adds	r3, #8
 80072dc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80072e0:	e853 3f00 	ldrex	r3, [r3]
 80072e4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80072e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80072e8:	f023 0301 	bic.w	r3, r3, #1
 80072ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	3308      	adds	r3, #8
 80072f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80072fa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80072fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007300:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007302:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007306:	e841 2300 	strex	r3, r2, [r1]
 800730a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800730c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800730e:	2b00      	cmp	r3, #0
 8007310:	d1e1      	bne.n	80072d6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	3308      	adds	r3, #8
 8007318:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800731a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800731c:	e853 3f00 	ldrex	r3, [r3]
 8007320:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007322:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007324:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007328:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	3308      	adds	r3, #8
 8007332:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007336:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007338:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800733a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800733c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800733e:	e841 2300 	strex	r3, r2, [r1]
 8007342:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007344:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007346:	2b00      	cmp	r3, #0
 8007348:	d1e3      	bne.n	8007312 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2220      	movs	r2, #32
 800734e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2200      	movs	r2, #0
 8007356:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800735e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007360:	e853 3f00 	ldrex	r3, [r3]
 8007364:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007366:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007368:	f023 0310 	bic.w	r3, r3, #16
 800736c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	461a      	mov	r2, r3
 8007376:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800737a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800737c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800737e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007380:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007382:	e841 2300 	strex	r3, r2, [r1]
 8007386:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007388:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800738a:	2b00      	cmp	r3, #0
 800738c:	d1e4      	bne.n	8007358 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007392:	4618      	mov	r0, r3
 8007394:	f7fc fcd2 	bl	8003d3c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2202      	movs	r2, #2
 800739c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80073aa:	b29b      	uxth	r3, r3
 80073ac:	1ad3      	subs	r3, r2, r3
 80073ae:	b29b      	uxth	r3, r3
 80073b0:	4619      	mov	r1, r3
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f000 f908 	bl	80075c8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80073b8:	e0d5      	b.n	8007566 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80073c0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80073c4:	429a      	cmp	r2, r3
 80073c6:	f040 80ce 	bne.w	8007566 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f003 0320 	and.w	r3, r3, #32
 80073d6:	2b20      	cmp	r3, #32
 80073d8:	f040 80c5 	bne.w	8007566 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2202      	movs	r2, #2
 80073e0:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80073e8:	4619      	mov	r1, r3
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	f000 f8ec 	bl	80075c8 <HAL_UARTEx_RxEventCallback>
      return;
 80073f0:	e0b9      	b.n	8007566 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80073fe:	b29b      	uxth	r3, r3
 8007400:	1ad3      	subs	r3, r2, r3
 8007402:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800740c:	b29b      	uxth	r3, r3
 800740e:	2b00      	cmp	r3, #0
 8007410:	f000 80ab 	beq.w	800756a <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8007414:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007418:	2b00      	cmp	r3, #0
 800741a:	f000 80a6 	beq.w	800756a <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007424:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007426:	e853 3f00 	ldrex	r3, [r3]
 800742a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800742c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800742e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007432:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	461a      	mov	r2, r3
 800743c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007440:	647b      	str	r3, [r7, #68]	@ 0x44
 8007442:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007444:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007446:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007448:	e841 2300 	strex	r3, r2, [r1]
 800744c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800744e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007450:	2b00      	cmp	r3, #0
 8007452:	d1e4      	bne.n	800741e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	3308      	adds	r3, #8
 800745a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800745c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800745e:	e853 3f00 	ldrex	r3, [r3]
 8007462:	623b      	str	r3, [r7, #32]
   return(result);
 8007464:	6a3b      	ldr	r3, [r7, #32]
 8007466:	f023 0301 	bic.w	r3, r3, #1
 800746a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	3308      	adds	r3, #8
 8007474:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007478:	633a      	str	r2, [r7, #48]	@ 0x30
 800747a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800747c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800747e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007480:	e841 2300 	strex	r3, r2, [r1]
 8007484:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007488:	2b00      	cmp	r3, #0
 800748a:	d1e3      	bne.n	8007454 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2220      	movs	r2, #32
 8007490:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2200      	movs	r2, #0
 8007498:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2200      	movs	r2, #0
 800749e:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074a6:	693b      	ldr	r3, [r7, #16]
 80074a8:	e853 3f00 	ldrex	r3, [r3]
 80074ac:	60fb      	str	r3, [r7, #12]
   return(result);
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	f023 0310 	bic.w	r3, r3, #16
 80074b4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	461a      	mov	r2, r3
 80074be:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80074c2:	61fb      	str	r3, [r7, #28]
 80074c4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074c6:	69b9      	ldr	r1, [r7, #24]
 80074c8:	69fa      	ldr	r2, [r7, #28]
 80074ca:	e841 2300 	strex	r3, r2, [r1]
 80074ce:	617b      	str	r3, [r7, #20]
   return(result);
 80074d0:	697b      	ldr	r3, [r7, #20]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d1e4      	bne.n	80074a0 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2202      	movs	r2, #2
 80074da:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80074dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80074e0:	4619      	mov	r1, r3
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f000 f870 	bl	80075c8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80074e8:	e03f      	b.n	800756a <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80074ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d00e      	beq.n	8007514 <HAL_UART_IRQHandler+0x5a8>
 80074f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80074fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d008      	beq.n	8007514 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800750a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f000 ff32 	bl	8008376 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007512:	e02d      	b.n	8007570 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007514:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007518:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800751c:	2b00      	cmp	r3, #0
 800751e:	d00e      	beq.n	800753e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007520:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007524:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007528:	2b00      	cmp	r3, #0
 800752a:	d008      	beq.n	800753e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007530:	2b00      	cmp	r3, #0
 8007532:	d01c      	beq.n	800756e <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007538:	6878      	ldr	r0, [r7, #4]
 800753a:	4798      	blx	r3
    }
    return;
 800753c:	e017      	b.n	800756e <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800753e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007542:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007546:	2b00      	cmp	r3, #0
 8007548:	d012      	beq.n	8007570 <HAL_UART_IRQHandler+0x604>
 800754a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800754e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007552:	2b00      	cmp	r3, #0
 8007554:	d00c      	beq.n	8007570 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8007556:	6878      	ldr	r0, [r7, #4]
 8007558:	f000 fee3 	bl	8008322 <UART_EndTransmit_IT>
    return;
 800755c:	e008      	b.n	8007570 <HAL_UART_IRQHandler+0x604>
      return;
 800755e:	bf00      	nop
 8007560:	e006      	b.n	8007570 <HAL_UART_IRQHandler+0x604>
    return;
 8007562:	bf00      	nop
 8007564:	e004      	b.n	8007570 <HAL_UART_IRQHandler+0x604>
      return;
 8007566:	bf00      	nop
 8007568:	e002      	b.n	8007570 <HAL_UART_IRQHandler+0x604>
      return;
 800756a:	bf00      	nop
 800756c:	e000      	b.n	8007570 <HAL_UART_IRQHandler+0x604>
    return;
 800756e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8007570:	37e8      	adds	r7, #232	@ 0xe8
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}
 8007576:	bf00      	nop

08007578 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007578:	b480      	push	{r7}
 800757a:	b083      	sub	sp, #12
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007580:	bf00      	nop
 8007582:	370c      	adds	r7, #12
 8007584:	46bd      	mov	sp, r7
 8007586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758a:	4770      	bx	lr

0800758c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800758c:	b480      	push	{r7}
 800758e:	b083      	sub	sp, #12
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007594:	bf00      	nop
 8007596:	370c      	adds	r7, #12
 8007598:	46bd      	mov	sp, r7
 800759a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759e:	4770      	bx	lr

080075a0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80075a0:	b480      	push	{r7}
 80075a2:	b083      	sub	sp, #12
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80075a8:	bf00      	nop
 80075aa:	370c      	adds	r7, #12
 80075ac:	46bd      	mov	sp, r7
 80075ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b2:	4770      	bx	lr

080075b4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80075b4:	b480      	push	{r7}
 80075b6:	b083      	sub	sp, #12
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80075bc:	bf00      	nop
 80075be:	370c      	adds	r7, #12
 80075c0:	46bd      	mov	sp, r7
 80075c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c6:	4770      	bx	lr

080075c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80075c8:	b480      	push	{r7}
 80075ca:	b083      	sub	sp, #12
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
 80075d0:	460b      	mov	r3, r1
 80075d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80075d4:	bf00      	nop
 80075d6:	370c      	adds	r7, #12
 80075d8:	46bd      	mov	sp, r7
 80075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075de:	4770      	bx	lr

080075e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80075e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80075e4:	b08a      	sub	sp, #40	@ 0x28
 80075e6:	af00      	add	r7, sp, #0
 80075e8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80075ea:	2300      	movs	r3, #0
 80075ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	689a      	ldr	r2, [r3, #8]
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	691b      	ldr	r3, [r3, #16]
 80075f8:	431a      	orrs	r2, r3
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	695b      	ldr	r3, [r3, #20]
 80075fe:	431a      	orrs	r2, r3
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	69db      	ldr	r3, [r3, #28]
 8007604:	4313      	orrs	r3, r2
 8007606:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	681a      	ldr	r2, [r3, #0]
 800760e:	4b9e      	ldr	r3, [pc, #632]	@ (8007888 <UART_SetConfig+0x2a8>)
 8007610:	4013      	ands	r3, r2
 8007612:	68fa      	ldr	r2, [r7, #12]
 8007614:	6812      	ldr	r2, [r2, #0]
 8007616:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007618:	430b      	orrs	r3, r1
 800761a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	685b      	ldr	r3, [r3, #4]
 8007622:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	68da      	ldr	r2, [r3, #12]
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	430a      	orrs	r2, r1
 8007630:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	699b      	ldr	r3, [r3, #24]
 8007636:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	4a93      	ldr	r2, [pc, #588]	@ (800788c <UART_SetConfig+0x2ac>)
 800763e:	4293      	cmp	r3, r2
 8007640:	d004      	beq.n	800764c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	6a1b      	ldr	r3, [r3, #32]
 8007646:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007648:	4313      	orrs	r3, r2
 800764a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	689b      	ldr	r3, [r3, #8]
 8007652:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800765c:	430a      	orrs	r2, r1
 800765e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	4a8a      	ldr	r2, [pc, #552]	@ (8007890 <UART_SetConfig+0x2b0>)
 8007666:	4293      	cmp	r3, r2
 8007668:	d126      	bne.n	80076b8 <UART_SetConfig+0xd8>
 800766a:	4b8a      	ldr	r3, [pc, #552]	@ (8007894 <UART_SetConfig+0x2b4>)
 800766c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007670:	f003 0303 	and.w	r3, r3, #3
 8007674:	2b03      	cmp	r3, #3
 8007676:	d81b      	bhi.n	80076b0 <UART_SetConfig+0xd0>
 8007678:	a201      	add	r2, pc, #4	@ (adr r2, 8007680 <UART_SetConfig+0xa0>)
 800767a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800767e:	bf00      	nop
 8007680:	08007691 	.word	0x08007691
 8007684:	080076a1 	.word	0x080076a1
 8007688:	08007699 	.word	0x08007699
 800768c:	080076a9 	.word	0x080076a9
 8007690:	2301      	movs	r3, #1
 8007692:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007696:	e0ab      	b.n	80077f0 <UART_SetConfig+0x210>
 8007698:	2302      	movs	r3, #2
 800769a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800769e:	e0a7      	b.n	80077f0 <UART_SetConfig+0x210>
 80076a0:	2304      	movs	r3, #4
 80076a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076a6:	e0a3      	b.n	80077f0 <UART_SetConfig+0x210>
 80076a8:	2308      	movs	r3, #8
 80076aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076ae:	e09f      	b.n	80077f0 <UART_SetConfig+0x210>
 80076b0:	2310      	movs	r3, #16
 80076b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076b6:	e09b      	b.n	80077f0 <UART_SetConfig+0x210>
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	4a76      	ldr	r2, [pc, #472]	@ (8007898 <UART_SetConfig+0x2b8>)
 80076be:	4293      	cmp	r3, r2
 80076c0:	d138      	bne.n	8007734 <UART_SetConfig+0x154>
 80076c2:	4b74      	ldr	r3, [pc, #464]	@ (8007894 <UART_SetConfig+0x2b4>)
 80076c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076c8:	f003 030c 	and.w	r3, r3, #12
 80076cc:	2b0c      	cmp	r3, #12
 80076ce:	d82d      	bhi.n	800772c <UART_SetConfig+0x14c>
 80076d0:	a201      	add	r2, pc, #4	@ (adr r2, 80076d8 <UART_SetConfig+0xf8>)
 80076d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076d6:	bf00      	nop
 80076d8:	0800770d 	.word	0x0800770d
 80076dc:	0800772d 	.word	0x0800772d
 80076e0:	0800772d 	.word	0x0800772d
 80076e4:	0800772d 	.word	0x0800772d
 80076e8:	0800771d 	.word	0x0800771d
 80076ec:	0800772d 	.word	0x0800772d
 80076f0:	0800772d 	.word	0x0800772d
 80076f4:	0800772d 	.word	0x0800772d
 80076f8:	08007715 	.word	0x08007715
 80076fc:	0800772d 	.word	0x0800772d
 8007700:	0800772d 	.word	0x0800772d
 8007704:	0800772d 	.word	0x0800772d
 8007708:	08007725 	.word	0x08007725
 800770c:	2300      	movs	r3, #0
 800770e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007712:	e06d      	b.n	80077f0 <UART_SetConfig+0x210>
 8007714:	2302      	movs	r3, #2
 8007716:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800771a:	e069      	b.n	80077f0 <UART_SetConfig+0x210>
 800771c:	2304      	movs	r3, #4
 800771e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007722:	e065      	b.n	80077f0 <UART_SetConfig+0x210>
 8007724:	2308      	movs	r3, #8
 8007726:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800772a:	e061      	b.n	80077f0 <UART_SetConfig+0x210>
 800772c:	2310      	movs	r3, #16
 800772e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007732:	e05d      	b.n	80077f0 <UART_SetConfig+0x210>
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	4a58      	ldr	r2, [pc, #352]	@ (800789c <UART_SetConfig+0x2bc>)
 800773a:	4293      	cmp	r3, r2
 800773c:	d125      	bne.n	800778a <UART_SetConfig+0x1aa>
 800773e:	4b55      	ldr	r3, [pc, #340]	@ (8007894 <UART_SetConfig+0x2b4>)
 8007740:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007744:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007748:	2b30      	cmp	r3, #48	@ 0x30
 800774a:	d016      	beq.n	800777a <UART_SetConfig+0x19a>
 800774c:	2b30      	cmp	r3, #48	@ 0x30
 800774e:	d818      	bhi.n	8007782 <UART_SetConfig+0x1a2>
 8007750:	2b20      	cmp	r3, #32
 8007752:	d00a      	beq.n	800776a <UART_SetConfig+0x18a>
 8007754:	2b20      	cmp	r3, #32
 8007756:	d814      	bhi.n	8007782 <UART_SetConfig+0x1a2>
 8007758:	2b00      	cmp	r3, #0
 800775a:	d002      	beq.n	8007762 <UART_SetConfig+0x182>
 800775c:	2b10      	cmp	r3, #16
 800775e:	d008      	beq.n	8007772 <UART_SetConfig+0x192>
 8007760:	e00f      	b.n	8007782 <UART_SetConfig+0x1a2>
 8007762:	2300      	movs	r3, #0
 8007764:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007768:	e042      	b.n	80077f0 <UART_SetConfig+0x210>
 800776a:	2302      	movs	r3, #2
 800776c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007770:	e03e      	b.n	80077f0 <UART_SetConfig+0x210>
 8007772:	2304      	movs	r3, #4
 8007774:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007778:	e03a      	b.n	80077f0 <UART_SetConfig+0x210>
 800777a:	2308      	movs	r3, #8
 800777c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007780:	e036      	b.n	80077f0 <UART_SetConfig+0x210>
 8007782:	2310      	movs	r3, #16
 8007784:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007788:	e032      	b.n	80077f0 <UART_SetConfig+0x210>
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	4a3f      	ldr	r2, [pc, #252]	@ (800788c <UART_SetConfig+0x2ac>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d12a      	bne.n	80077ea <UART_SetConfig+0x20a>
 8007794:	4b3f      	ldr	r3, [pc, #252]	@ (8007894 <UART_SetConfig+0x2b4>)
 8007796:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800779a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800779e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80077a2:	d01a      	beq.n	80077da <UART_SetConfig+0x1fa>
 80077a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80077a8:	d81b      	bhi.n	80077e2 <UART_SetConfig+0x202>
 80077aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80077ae:	d00c      	beq.n	80077ca <UART_SetConfig+0x1ea>
 80077b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80077b4:	d815      	bhi.n	80077e2 <UART_SetConfig+0x202>
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d003      	beq.n	80077c2 <UART_SetConfig+0x1e2>
 80077ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077be:	d008      	beq.n	80077d2 <UART_SetConfig+0x1f2>
 80077c0:	e00f      	b.n	80077e2 <UART_SetConfig+0x202>
 80077c2:	2300      	movs	r3, #0
 80077c4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077c8:	e012      	b.n	80077f0 <UART_SetConfig+0x210>
 80077ca:	2302      	movs	r3, #2
 80077cc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077d0:	e00e      	b.n	80077f0 <UART_SetConfig+0x210>
 80077d2:	2304      	movs	r3, #4
 80077d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077d8:	e00a      	b.n	80077f0 <UART_SetConfig+0x210>
 80077da:	2308      	movs	r3, #8
 80077dc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077e0:	e006      	b.n	80077f0 <UART_SetConfig+0x210>
 80077e2:	2310      	movs	r3, #16
 80077e4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077e8:	e002      	b.n	80077f0 <UART_SetConfig+0x210>
 80077ea:	2310      	movs	r3, #16
 80077ec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	4a25      	ldr	r2, [pc, #148]	@ (800788c <UART_SetConfig+0x2ac>)
 80077f6:	4293      	cmp	r3, r2
 80077f8:	f040 808a 	bne.w	8007910 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80077fc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007800:	2b08      	cmp	r3, #8
 8007802:	d824      	bhi.n	800784e <UART_SetConfig+0x26e>
 8007804:	a201      	add	r2, pc, #4	@ (adr r2, 800780c <UART_SetConfig+0x22c>)
 8007806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800780a:	bf00      	nop
 800780c:	08007831 	.word	0x08007831
 8007810:	0800784f 	.word	0x0800784f
 8007814:	08007839 	.word	0x08007839
 8007818:	0800784f 	.word	0x0800784f
 800781c:	0800783f 	.word	0x0800783f
 8007820:	0800784f 	.word	0x0800784f
 8007824:	0800784f 	.word	0x0800784f
 8007828:	0800784f 	.word	0x0800784f
 800782c:	08007847 	.word	0x08007847
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007830:	f7fd fbda 	bl	8004fe8 <HAL_RCC_GetPCLK1Freq>
 8007834:	61f8      	str	r0, [r7, #28]
        break;
 8007836:	e010      	b.n	800785a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007838:	4b19      	ldr	r3, [pc, #100]	@ (80078a0 <UART_SetConfig+0x2c0>)
 800783a:	61fb      	str	r3, [r7, #28]
        break;
 800783c:	e00d      	b.n	800785a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800783e:	f7fd fb3b 	bl	8004eb8 <HAL_RCC_GetSysClockFreq>
 8007842:	61f8      	str	r0, [r7, #28]
        break;
 8007844:	e009      	b.n	800785a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007846:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800784a:	61fb      	str	r3, [r7, #28]
        break;
 800784c:	e005      	b.n	800785a <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 800784e:	2300      	movs	r3, #0
 8007850:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007852:	2301      	movs	r3, #1
 8007854:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007858:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800785a:	69fb      	ldr	r3, [r7, #28]
 800785c:	2b00      	cmp	r3, #0
 800785e:	f000 8109 	beq.w	8007a74 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	685a      	ldr	r2, [r3, #4]
 8007866:	4613      	mov	r3, r2
 8007868:	005b      	lsls	r3, r3, #1
 800786a:	4413      	add	r3, r2
 800786c:	69fa      	ldr	r2, [r7, #28]
 800786e:	429a      	cmp	r2, r3
 8007870:	d305      	bcc.n	800787e <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	685b      	ldr	r3, [r3, #4]
 8007876:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007878:	69fa      	ldr	r2, [r7, #28]
 800787a:	429a      	cmp	r2, r3
 800787c:	d912      	bls.n	80078a4 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 800787e:	2301      	movs	r3, #1
 8007880:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007884:	e0f6      	b.n	8007a74 <UART_SetConfig+0x494>
 8007886:	bf00      	nop
 8007888:	efff69f3 	.word	0xefff69f3
 800788c:	40008000 	.word	0x40008000
 8007890:	40013800 	.word	0x40013800
 8007894:	40021000 	.word	0x40021000
 8007898:	40004400 	.word	0x40004400
 800789c:	40004800 	.word	0x40004800
 80078a0:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80078a4:	69fb      	ldr	r3, [r7, #28]
 80078a6:	2200      	movs	r2, #0
 80078a8:	461c      	mov	r4, r3
 80078aa:	4615      	mov	r5, r2
 80078ac:	f04f 0200 	mov.w	r2, #0
 80078b0:	f04f 0300 	mov.w	r3, #0
 80078b4:	022b      	lsls	r3, r5, #8
 80078b6:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80078ba:	0222      	lsls	r2, r4, #8
 80078bc:	68f9      	ldr	r1, [r7, #12]
 80078be:	6849      	ldr	r1, [r1, #4]
 80078c0:	0849      	lsrs	r1, r1, #1
 80078c2:	2000      	movs	r0, #0
 80078c4:	4688      	mov	r8, r1
 80078c6:	4681      	mov	r9, r0
 80078c8:	eb12 0a08 	adds.w	sl, r2, r8
 80078cc:	eb43 0b09 	adc.w	fp, r3, r9
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	685b      	ldr	r3, [r3, #4]
 80078d4:	2200      	movs	r2, #0
 80078d6:	603b      	str	r3, [r7, #0]
 80078d8:	607a      	str	r2, [r7, #4]
 80078da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078de:	4650      	mov	r0, sl
 80078e0:	4659      	mov	r1, fp
 80078e2:	f7f9 f9e1 	bl	8000ca8 <__aeabi_uldivmod>
 80078e6:	4602      	mov	r2, r0
 80078e8:	460b      	mov	r3, r1
 80078ea:	4613      	mov	r3, r2
 80078ec:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80078ee:	69bb      	ldr	r3, [r7, #24]
 80078f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80078f4:	d308      	bcc.n	8007908 <UART_SetConfig+0x328>
 80078f6:	69bb      	ldr	r3, [r7, #24]
 80078f8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80078fc:	d204      	bcs.n	8007908 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	69ba      	ldr	r2, [r7, #24]
 8007904:	60da      	str	r2, [r3, #12]
 8007906:	e0b5      	b.n	8007a74 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8007908:	2301      	movs	r3, #1
 800790a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800790e:	e0b1      	b.n	8007a74 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	69db      	ldr	r3, [r3, #28]
 8007914:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007918:	d15d      	bne.n	80079d6 <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 800791a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800791e:	2b08      	cmp	r3, #8
 8007920:	d827      	bhi.n	8007972 <UART_SetConfig+0x392>
 8007922:	a201      	add	r2, pc, #4	@ (adr r2, 8007928 <UART_SetConfig+0x348>)
 8007924:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007928:	0800794d 	.word	0x0800794d
 800792c:	08007955 	.word	0x08007955
 8007930:	0800795d 	.word	0x0800795d
 8007934:	08007973 	.word	0x08007973
 8007938:	08007963 	.word	0x08007963
 800793c:	08007973 	.word	0x08007973
 8007940:	08007973 	.word	0x08007973
 8007944:	08007973 	.word	0x08007973
 8007948:	0800796b 	.word	0x0800796b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800794c:	f7fd fb4c 	bl	8004fe8 <HAL_RCC_GetPCLK1Freq>
 8007950:	61f8      	str	r0, [r7, #28]
        break;
 8007952:	e014      	b.n	800797e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007954:	f7fd fb5e 	bl	8005014 <HAL_RCC_GetPCLK2Freq>
 8007958:	61f8      	str	r0, [r7, #28]
        break;
 800795a:	e010      	b.n	800797e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800795c:	4b4c      	ldr	r3, [pc, #304]	@ (8007a90 <UART_SetConfig+0x4b0>)
 800795e:	61fb      	str	r3, [r7, #28]
        break;
 8007960:	e00d      	b.n	800797e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007962:	f7fd faa9 	bl	8004eb8 <HAL_RCC_GetSysClockFreq>
 8007966:	61f8      	str	r0, [r7, #28]
        break;
 8007968:	e009      	b.n	800797e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800796a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800796e:	61fb      	str	r3, [r7, #28]
        break;
 8007970:	e005      	b.n	800797e <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 8007972:	2300      	movs	r3, #0
 8007974:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007976:	2301      	movs	r3, #1
 8007978:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800797c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800797e:	69fb      	ldr	r3, [r7, #28]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d077      	beq.n	8007a74 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007984:	69fb      	ldr	r3, [r7, #28]
 8007986:	005a      	lsls	r2, r3, #1
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	685b      	ldr	r3, [r3, #4]
 800798c:	085b      	lsrs	r3, r3, #1
 800798e:	441a      	add	r2, r3
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	685b      	ldr	r3, [r3, #4]
 8007994:	fbb2 f3f3 	udiv	r3, r2, r3
 8007998:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800799a:	69bb      	ldr	r3, [r7, #24]
 800799c:	2b0f      	cmp	r3, #15
 800799e:	d916      	bls.n	80079ce <UART_SetConfig+0x3ee>
 80079a0:	69bb      	ldr	r3, [r7, #24]
 80079a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80079a6:	d212      	bcs.n	80079ce <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80079a8:	69bb      	ldr	r3, [r7, #24]
 80079aa:	b29b      	uxth	r3, r3
 80079ac:	f023 030f 	bic.w	r3, r3, #15
 80079b0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80079b2:	69bb      	ldr	r3, [r7, #24]
 80079b4:	085b      	lsrs	r3, r3, #1
 80079b6:	b29b      	uxth	r3, r3
 80079b8:	f003 0307 	and.w	r3, r3, #7
 80079bc:	b29a      	uxth	r2, r3
 80079be:	8afb      	ldrh	r3, [r7, #22]
 80079c0:	4313      	orrs	r3, r2
 80079c2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	8afa      	ldrh	r2, [r7, #22]
 80079ca:	60da      	str	r2, [r3, #12]
 80079cc:	e052      	b.n	8007a74 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80079ce:	2301      	movs	r3, #1
 80079d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80079d4:	e04e      	b.n	8007a74 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 80079d6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80079da:	2b08      	cmp	r3, #8
 80079dc:	d827      	bhi.n	8007a2e <UART_SetConfig+0x44e>
 80079de:	a201      	add	r2, pc, #4	@ (adr r2, 80079e4 <UART_SetConfig+0x404>)
 80079e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079e4:	08007a09 	.word	0x08007a09
 80079e8:	08007a11 	.word	0x08007a11
 80079ec:	08007a19 	.word	0x08007a19
 80079f0:	08007a2f 	.word	0x08007a2f
 80079f4:	08007a1f 	.word	0x08007a1f
 80079f8:	08007a2f 	.word	0x08007a2f
 80079fc:	08007a2f 	.word	0x08007a2f
 8007a00:	08007a2f 	.word	0x08007a2f
 8007a04:	08007a27 	.word	0x08007a27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a08:	f7fd faee 	bl	8004fe8 <HAL_RCC_GetPCLK1Freq>
 8007a0c:	61f8      	str	r0, [r7, #28]
        break;
 8007a0e:	e014      	b.n	8007a3a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a10:	f7fd fb00 	bl	8005014 <HAL_RCC_GetPCLK2Freq>
 8007a14:	61f8      	str	r0, [r7, #28]
        break;
 8007a16:	e010      	b.n	8007a3a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a18:	4b1d      	ldr	r3, [pc, #116]	@ (8007a90 <UART_SetConfig+0x4b0>)
 8007a1a:	61fb      	str	r3, [r7, #28]
        break;
 8007a1c:	e00d      	b.n	8007a3a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a1e:	f7fd fa4b 	bl	8004eb8 <HAL_RCC_GetSysClockFreq>
 8007a22:	61f8      	str	r0, [r7, #28]
        break;
 8007a24:	e009      	b.n	8007a3a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a2a:	61fb      	str	r3, [r7, #28]
        break;
 8007a2c:	e005      	b.n	8007a3a <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 8007a2e:	2300      	movs	r3, #0
 8007a30:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007a32:	2301      	movs	r3, #1
 8007a34:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007a38:	bf00      	nop
    }

    if (pclk != 0U)
 8007a3a:	69fb      	ldr	r3, [r7, #28]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d019      	beq.n	8007a74 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	685b      	ldr	r3, [r3, #4]
 8007a44:	085a      	lsrs	r2, r3, #1
 8007a46:	69fb      	ldr	r3, [r7, #28]
 8007a48:	441a      	add	r2, r3
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	685b      	ldr	r3, [r3, #4]
 8007a4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a52:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a54:	69bb      	ldr	r3, [r7, #24]
 8007a56:	2b0f      	cmp	r3, #15
 8007a58:	d909      	bls.n	8007a6e <UART_SetConfig+0x48e>
 8007a5a:	69bb      	ldr	r3, [r7, #24]
 8007a5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a60:	d205      	bcs.n	8007a6e <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007a62:	69bb      	ldr	r3, [r7, #24]
 8007a64:	b29a      	uxth	r2, r3
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	60da      	str	r2, [r3, #12]
 8007a6c:	e002      	b.n	8007a74 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8007a6e:	2301      	movs	r3, #1
 8007a70:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	2200      	movs	r2, #0
 8007a78:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007a80:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007a84:	4618      	mov	r0, r3
 8007a86:	3728      	adds	r7, #40	@ 0x28
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007a8e:	bf00      	nop
 8007a90:	00f42400 	.word	0x00f42400

08007a94 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007a94:	b480      	push	{r7}
 8007a96:	b083      	sub	sp, #12
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007aa0:	f003 0308 	and.w	r3, r3, #8
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d00a      	beq.n	8007abe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	685b      	ldr	r3, [r3, #4]
 8007aae:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	430a      	orrs	r2, r1
 8007abc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ac2:	f003 0301 	and.w	r3, r3, #1
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d00a      	beq.n	8007ae0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	685b      	ldr	r3, [r3, #4]
 8007ad0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	430a      	orrs	r2, r1
 8007ade:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ae4:	f003 0302 	and.w	r3, r3, #2
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d00a      	beq.n	8007b02 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	685b      	ldr	r3, [r3, #4]
 8007af2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	430a      	orrs	r2, r1
 8007b00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b06:	f003 0304 	and.w	r3, r3, #4
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d00a      	beq.n	8007b24 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	685b      	ldr	r3, [r3, #4]
 8007b14:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	430a      	orrs	r2, r1
 8007b22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b28:	f003 0310 	and.w	r3, r3, #16
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d00a      	beq.n	8007b46 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	689b      	ldr	r3, [r3, #8]
 8007b36:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	430a      	orrs	r2, r1
 8007b44:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b4a:	f003 0320 	and.w	r3, r3, #32
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d00a      	beq.n	8007b68 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	689b      	ldr	r3, [r3, #8]
 8007b58:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	430a      	orrs	r2, r1
 8007b66:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d01a      	beq.n	8007baa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	685b      	ldr	r3, [r3, #4]
 8007b7a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	430a      	orrs	r2, r1
 8007b88:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007b92:	d10a      	bne.n	8007baa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	685b      	ldr	r3, [r3, #4]
 8007b9a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	430a      	orrs	r2, r1
 8007ba8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d00a      	beq.n	8007bcc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	685b      	ldr	r3, [r3, #4]
 8007bbc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	430a      	orrs	r2, r1
 8007bca:	605a      	str	r2, [r3, #4]
  }
}
 8007bcc:	bf00      	nop
 8007bce:	370c      	adds	r7, #12
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd6:	4770      	bx	lr

08007bd8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b098      	sub	sp, #96	@ 0x60
 8007bdc:	af02      	add	r7, sp, #8
 8007bde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2200      	movs	r2, #0
 8007be4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007be8:	f7fb fe42 	bl	8003870 <HAL_GetTick>
 8007bec:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f003 0308 	and.w	r3, r3, #8
 8007bf8:	2b08      	cmp	r3, #8
 8007bfa:	d12e      	bne.n	8007c5a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007bfc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007c00:	9300      	str	r3, [sp, #0]
 8007c02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c04:	2200      	movs	r2, #0
 8007c06:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007c0a:	6878      	ldr	r0, [r7, #4]
 8007c0c:	f000 f88c 	bl	8007d28 <UART_WaitOnFlagUntilTimeout>
 8007c10:	4603      	mov	r3, r0
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d021      	beq.n	8007c5a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c1e:	e853 3f00 	ldrex	r3, [r3]
 8007c22:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007c24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007c2a:	653b      	str	r3, [r7, #80]	@ 0x50
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	461a      	mov	r2, r3
 8007c32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007c34:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c36:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c38:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007c3a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007c3c:	e841 2300 	strex	r3, r2, [r1]
 8007c40:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007c42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d1e6      	bne.n	8007c16 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2220      	movs	r2, #32
 8007c4c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2200      	movs	r2, #0
 8007c52:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c56:	2303      	movs	r3, #3
 8007c58:	e062      	b.n	8007d20 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	f003 0304 	and.w	r3, r3, #4
 8007c64:	2b04      	cmp	r3, #4
 8007c66:	d149      	bne.n	8007cfc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c68:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007c6c:	9300      	str	r3, [sp, #0]
 8007c6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c70:	2200      	movs	r2, #0
 8007c72:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007c76:	6878      	ldr	r0, [r7, #4]
 8007c78:	f000 f856 	bl	8007d28 <UART_WaitOnFlagUntilTimeout>
 8007c7c:	4603      	mov	r3, r0
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d03c      	beq.n	8007cfc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c8a:	e853 3f00 	ldrex	r3, [r3]
 8007c8e:	623b      	str	r3, [r7, #32]
   return(result);
 8007c90:	6a3b      	ldr	r3, [r7, #32]
 8007c92:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	461a      	mov	r2, r3
 8007c9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ca0:	633b      	str	r3, [r7, #48]	@ 0x30
 8007ca2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ca4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007ca6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ca8:	e841 2300 	strex	r3, r2, [r1]
 8007cac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d1e6      	bne.n	8007c82 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	3308      	adds	r3, #8
 8007cba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cbc:	693b      	ldr	r3, [r7, #16]
 8007cbe:	e853 3f00 	ldrex	r3, [r3]
 8007cc2:	60fb      	str	r3, [r7, #12]
   return(result);
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	f023 0301 	bic.w	r3, r3, #1
 8007cca:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	3308      	adds	r3, #8
 8007cd2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007cd4:	61fa      	str	r2, [r7, #28]
 8007cd6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cd8:	69b9      	ldr	r1, [r7, #24]
 8007cda:	69fa      	ldr	r2, [r7, #28]
 8007cdc:	e841 2300 	strex	r3, r2, [r1]
 8007ce0:	617b      	str	r3, [r7, #20]
   return(result);
 8007ce2:	697b      	ldr	r3, [r7, #20]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d1e5      	bne.n	8007cb4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2220      	movs	r2, #32
 8007cec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007cf8:	2303      	movs	r3, #3
 8007cfa:	e011      	b.n	8007d20 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2220      	movs	r2, #32
 8007d00:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2220      	movs	r2, #32
 8007d06:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2200      	movs	r2, #0
 8007d14:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2200      	movs	r2, #0
 8007d1a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007d1e:	2300      	movs	r3, #0
}
 8007d20:	4618      	mov	r0, r3
 8007d22:	3758      	adds	r7, #88	@ 0x58
 8007d24:	46bd      	mov	sp, r7
 8007d26:	bd80      	pop	{r7, pc}

08007d28 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b084      	sub	sp, #16
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	60f8      	str	r0, [r7, #12]
 8007d30:	60b9      	str	r1, [r7, #8]
 8007d32:	603b      	str	r3, [r7, #0]
 8007d34:	4613      	mov	r3, r2
 8007d36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d38:	e04f      	b.n	8007dda <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d3a:	69bb      	ldr	r3, [r7, #24]
 8007d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d40:	d04b      	beq.n	8007dda <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d42:	f7fb fd95 	bl	8003870 <HAL_GetTick>
 8007d46:	4602      	mov	r2, r0
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	1ad3      	subs	r3, r2, r3
 8007d4c:	69ba      	ldr	r2, [r7, #24]
 8007d4e:	429a      	cmp	r2, r3
 8007d50:	d302      	bcc.n	8007d58 <UART_WaitOnFlagUntilTimeout+0x30>
 8007d52:	69bb      	ldr	r3, [r7, #24]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d101      	bne.n	8007d5c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007d58:	2303      	movs	r3, #3
 8007d5a:	e04e      	b.n	8007dfa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f003 0304 	and.w	r3, r3, #4
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d037      	beq.n	8007dda <UART_WaitOnFlagUntilTimeout+0xb2>
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	2b80      	cmp	r3, #128	@ 0x80
 8007d6e:	d034      	beq.n	8007dda <UART_WaitOnFlagUntilTimeout+0xb2>
 8007d70:	68bb      	ldr	r3, [r7, #8]
 8007d72:	2b40      	cmp	r3, #64	@ 0x40
 8007d74:	d031      	beq.n	8007dda <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	69db      	ldr	r3, [r3, #28]
 8007d7c:	f003 0308 	and.w	r3, r3, #8
 8007d80:	2b08      	cmp	r3, #8
 8007d82:	d110      	bne.n	8007da6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	2208      	movs	r2, #8
 8007d8a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007d8c:	68f8      	ldr	r0, [r7, #12]
 8007d8e:	f000 f8ff 	bl	8007f90 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	2208      	movs	r2, #8
 8007d96:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007da2:	2301      	movs	r3, #1
 8007da4:	e029      	b.n	8007dfa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	69db      	ldr	r3, [r3, #28]
 8007dac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007db0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007db4:	d111      	bne.n	8007dda <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007dbe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007dc0:	68f8      	ldr	r0, [r7, #12]
 8007dc2:	f000 f8e5 	bl	8007f90 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	2220      	movs	r2, #32
 8007dca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007dd6:	2303      	movs	r3, #3
 8007dd8:	e00f      	b.n	8007dfa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	69da      	ldr	r2, [r3, #28]
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	4013      	ands	r3, r2
 8007de4:	68ba      	ldr	r2, [r7, #8]
 8007de6:	429a      	cmp	r2, r3
 8007de8:	bf0c      	ite	eq
 8007dea:	2301      	moveq	r3, #1
 8007dec:	2300      	movne	r3, #0
 8007dee:	b2db      	uxtb	r3, r3
 8007df0:	461a      	mov	r2, r3
 8007df2:	79fb      	ldrb	r3, [r7, #7]
 8007df4:	429a      	cmp	r2, r3
 8007df6:	d0a0      	beq.n	8007d3a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007df8:	2300      	movs	r3, #0
}
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	3710      	adds	r7, #16
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}
	...

08007e04 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b096      	sub	sp, #88	@ 0x58
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	60f8      	str	r0, [r7, #12]
 8007e0c:	60b9      	str	r1, [r7, #8]
 8007e0e:	4613      	mov	r3, r2
 8007e10:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	68ba      	ldr	r2, [r7, #8]
 8007e16:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	88fa      	ldrh	r2, [r7, #6]
 8007e1c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	2200      	movs	r2, #0
 8007e24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	2222      	movs	r2, #34	@ 0x22
 8007e2c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d028      	beq.n	8007e8a <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e3c:	4a3e      	ldr	r2, [pc, #248]	@ (8007f38 <UART_Start_Receive_DMA+0x134>)
 8007e3e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e44:	4a3d      	ldr	r2, [pc, #244]	@ (8007f3c <UART_Start_Receive_DMA+0x138>)
 8007e46:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e4c:	4a3c      	ldr	r2, [pc, #240]	@ (8007f40 <UART_Start_Receive_DMA+0x13c>)
 8007e4e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e54:	2200      	movs	r2, #0
 8007e56:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	3324      	adds	r3, #36	@ 0x24
 8007e62:	4619      	mov	r1, r3
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e68:	461a      	mov	r2, r3
 8007e6a:	88fb      	ldrh	r3, [r7, #6]
 8007e6c:	f7fb ff06 	bl	8003c7c <HAL_DMA_Start_IT>
 8007e70:	4603      	mov	r3, r0
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d009      	beq.n	8007e8a <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	2210      	movs	r2, #16
 8007e7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	2220      	movs	r2, #32
 8007e82:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 8007e86:	2301      	movs	r3, #1
 8007e88:	e051      	b.n	8007f2e <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	691b      	ldr	r3, [r3, #16]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d018      	beq.n	8007ec4 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e9a:	e853 3f00 	ldrex	r3, [r3]
 8007e9e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007ea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ea2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ea6:	657b      	str	r3, [r7, #84]	@ 0x54
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	461a      	mov	r2, r3
 8007eae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007eb0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007eb2:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eb4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007eb6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007eb8:	e841 2300 	strex	r3, r2, [r1]
 8007ebc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007ebe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d1e6      	bne.n	8007e92 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	3308      	adds	r3, #8
 8007eca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ecc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ece:	e853 3f00 	ldrex	r3, [r3]
 8007ed2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ed6:	f043 0301 	orr.w	r3, r3, #1
 8007eda:	653b      	str	r3, [r7, #80]	@ 0x50
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	3308      	adds	r3, #8
 8007ee2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007ee4:	637a      	str	r2, [r7, #52]	@ 0x34
 8007ee6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ee8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007eea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007eec:	e841 2300 	strex	r3, r2, [r1]
 8007ef0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007ef2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d1e5      	bne.n	8007ec4 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	3308      	adds	r3, #8
 8007efe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f00:	697b      	ldr	r3, [r7, #20]
 8007f02:	e853 3f00 	ldrex	r3, [r3]
 8007f06:	613b      	str	r3, [r7, #16]
   return(result);
 8007f08:	693b      	ldr	r3, [r7, #16]
 8007f0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	3308      	adds	r3, #8
 8007f16:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007f18:	623a      	str	r2, [r7, #32]
 8007f1a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f1c:	69f9      	ldr	r1, [r7, #28]
 8007f1e:	6a3a      	ldr	r2, [r7, #32]
 8007f20:	e841 2300 	strex	r3, r2, [r1]
 8007f24:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f26:	69bb      	ldr	r3, [r7, #24]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d1e5      	bne.n	8007ef8 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8007f2c:	2300      	movs	r3, #0
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	3758      	adds	r7, #88	@ 0x58
 8007f32:	46bd      	mov	sp, r7
 8007f34:	bd80      	pop	{r7, pc}
 8007f36:	bf00      	nop
 8007f38:	0800810f 	.word	0x0800810f
 8007f3c:	0800823b 	.word	0x0800823b
 8007f40:	08008279 	.word	0x08008279

08007f44 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007f44:	b480      	push	{r7}
 8007f46:	b089      	sub	sp, #36	@ 0x24
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	e853 3f00 	ldrex	r3, [r3]
 8007f58:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f5a:	68bb      	ldr	r3, [r7, #8]
 8007f5c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007f60:	61fb      	str	r3, [r7, #28]
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	461a      	mov	r2, r3
 8007f68:	69fb      	ldr	r3, [r7, #28]
 8007f6a:	61bb      	str	r3, [r7, #24]
 8007f6c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f6e:	6979      	ldr	r1, [r7, #20]
 8007f70:	69ba      	ldr	r2, [r7, #24]
 8007f72:	e841 2300 	strex	r3, r2, [r1]
 8007f76:	613b      	str	r3, [r7, #16]
   return(result);
 8007f78:	693b      	ldr	r3, [r7, #16]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d1e6      	bne.n	8007f4c <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2220      	movs	r2, #32
 8007f82:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8007f84:	bf00      	nop
 8007f86:	3724      	adds	r7, #36	@ 0x24
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8e:	4770      	bx	lr

08007f90 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f90:	b480      	push	{r7}
 8007f92:	b095      	sub	sp, #84	@ 0x54
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fa0:	e853 3f00 	ldrex	r3, [r3]
 8007fa4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007fa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fa8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007fac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	461a      	mov	r2, r3
 8007fb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007fb6:	643b      	str	r3, [r7, #64]	@ 0x40
 8007fb8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007fbc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007fbe:	e841 2300 	strex	r3, r2, [r1]
 8007fc2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007fc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d1e6      	bne.n	8007f98 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	3308      	adds	r3, #8
 8007fd0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fd2:	6a3b      	ldr	r3, [r7, #32]
 8007fd4:	e853 3f00 	ldrex	r3, [r3]
 8007fd8:	61fb      	str	r3, [r7, #28]
   return(result);
 8007fda:	69fb      	ldr	r3, [r7, #28]
 8007fdc:	f023 0301 	bic.w	r3, r3, #1
 8007fe0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	3308      	adds	r3, #8
 8007fe8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007fea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007fec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007ff0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ff2:	e841 2300 	strex	r3, r2, [r1]
 8007ff6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d1e5      	bne.n	8007fca <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008002:	2b01      	cmp	r3, #1
 8008004:	d118      	bne.n	8008038 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	e853 3f00 	ldrex	r3, [r3]
 8008012:	60bb      	str	r3, [r7, #8]
   return(result);
 8008014:	68bb      	ldr	r3, [r7, #8]
 8008016:	f023 0310 	bic.w	r3, r3, #16
 800801a:	647b      	str	r3, [r7, #68]	@ 0x44
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	461a      	mov	r2, r3
 8008022:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008024:	61bb      	str	r3, [r7, #24]
 8008026:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008028:	6979      	ldr	r1, [r7, #20]
 800802a:	69ba      	ldr	r2, [r7, #24]
 800802c:	e841 2300 	strex	r3, r2, [r1]
 8008030:	613b      	str	r3, [r7, #16]
   return(result);
 8008032:	693b      	ldr	r3, [r7, #16]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d1e6      	bne.n	8008006 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2220      	movs	r2, #32
 800803c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2200      	movs	r2, #0
 8008044:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2200      	movs	r2, #0
 800804a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800804c:	bf00      	nop
 800804e:	3754      	adds	r7, #84	@ 0x54
 8008050:	46bd      	mov	sp, r7
 8008052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008056:	4770      	bx	lr

08008058 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008058:	b580      	push	{r7, lr}
 800805a:	b090      	sub	sp, #64	@ 0x40
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008064:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	f003 0320 	and.w	r3, r3, #32
 8008070:	2b00      	cmp	r3, #0
 8008072:	d137      	bne.n	80080e4 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8008074:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008076:	2200      	movs	r2, #0
 8008078:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800807c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	3308      	adds	r3, #8
 8008082:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008086:	e853 3f00 	ldrex	r3, [r3]
 800808a:	623b      	str	r3, [r7, #32]
   return(result);
 800808c:	6a3b      	ldr	r3, [r7, #32]
 800808e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008092:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008094:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	3308      	adds	r3, #8
 800809a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800809c:	633a      	str	r2, [r7, #48]	@ 0x30
 800809e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080a0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80080a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080a4:	e841 2300 	strex	r3, r2, [r1]
 80080a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80080aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d1e5      	bne.n	800807c <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80080b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080b6:	693b      	ldr	r3, [r7, #16]
 80080b8:	e853 3f00 	ldrex	r3, [r3]
 80080bc:	60fb      	str	r3, [r7, #12]
   return(result);
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80080c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80080c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	461a      	mov	r2, r3
 80080cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080ce:	61fb      	str	r3, [r7, #28]
 80080d0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080d2:	69b9      	ldr	r1, [r7, #24]
 80080d4:	69fa      	ldr	r2, [r7, #28]
 80080d6:	e841 2300 	strex	r3, r2, [r1]
 80080da:	617b      	str	r3, [r7, #20]
   return(result);
 80080dc:	697b      	ldr	r3, [r7, #20]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d1e6      	bne.n	80080b0 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80080e2:	e002      	b.n	80080ea <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80080e4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80080e6:	f7fb fafd 	bl	80036e4 <HAL_UART_TxCpltCallback>
}
 80080ea:	bf00      	nop
 80080ec:	3740      	adds	r7, #64	@ 0x40
 80080ee:	46bd      	mov	sp, r7
 80080f0:	bd80      	pop	{r7, pc}

080080f2 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80080f2:	b580      	push	{r7, lr}
 80080f4:	b084      	sub	sp, #16
 80080f6:	af00      	add	r7, sp, #0
 80080f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080fe:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008100:	68f8      	ldr	r0, [r7, #12]
 8008102:	f7ff fa39 	bl	8007578 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008106:	bf00      	nop
 8008108:	3710      	adds	r7, #16
 800810a:	46bd      	mov	sp, r7
 800810c:	bd80      	pop	{r7, pc}

0800810e <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800810e:	b580      	push	{r7, lr}
 8008110:	b09c      	sub	sp, #112	@ 0x70
 8008112:	af00      	add	r7, sp, #0
 8008114:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800811a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	f003 0320 	and.w	r3, r3, #32
 8008126:	2b00      	cmp	r3, #0
 8008128:	d171      	bne.n	800820e <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800812a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800812c:	2200      	movs	r2, #0
 800812e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008132:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008138:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800813a:	e853 3f00 	ldrex	r3, [r3]
 800813e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008140:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008142:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008146:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008148:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	461a      	mov	r2, r3
 800814e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008150:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008152:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008154:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008156:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008158:	e841 2300 	strex	r3, r2, [r1]
 800815c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800815e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008160:	2b00      	cmp	r3, #0
 8008162:	d1e6      	bne.n	8008132 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008164:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	3308      	adds	r3, #8
 800816a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800816c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800816e:	e853 3f00 	ldrex	r3, [r3]
 8008172:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008174:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008176:	f023 0301 	bic.w	r3, r3, #1
 800817a:	667b      	str	r3, [r7, #100]	@ 0x64
 800817c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	3308      	adds	r3, #8
 8008182:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008184:	647a      	str	r2, [r7, #68]	@ 0x44
 8008186:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008188:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800818a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800818c:	e841 2300 	strex	r3, r2, [r1]
 8008190:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008192:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008194:	2b00      	cmp	r3, #0
 8008196:	d1e5      	bne.n	8008164 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008198:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	3308      	adds	r3, #8
 800819e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081a2:	e853 3f00 	ldrex	r3, [r3]
 80081a6:	623b      	str	r3, [r7, #32]
   return(result);
 80081a8:	6a3b      	ldr	r3, [r7, #32]
 80081aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80081ae:	663b      	str	r3, [r7, #96]	@ 0x60
 80081b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	3308      	adds	r3, #8
 80081b6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80081b8:	633a      	str	r2, [r7, #48]	@ 0x30
 80081ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081bc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80081be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081c0:	e841 2300 	strex	r3, r2, [r1]
 80081c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80081c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d1e5      	bne.n	8008198 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80081cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80081ce:	2220      	movs	r2, #32
 80081d0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80081d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081d8:	2b01      	cmp	r3, #1
 80081da:	d118      	bne.n	800820e <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081e2:	693b      	ldr	r3, [r7, #16]
 80081e4:	e853 3f00 	ldrex	r3, [r3]
 80081e8:	60fb      	str	r3, [r7, #12]
   return(result);
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	f023 0310 	bic.w	r3, r3, #16
 80081f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80081f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	461a      	mov	r2, r3
 80081f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80081fa:	61fb      	str	r3, [r7, #28]
 80081fc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081fe:	69b9      	ldr	r1, [r7, #24]
 8008200:	69fa      	ldr	r2, [r7, #28]
 8008202:	e841 2300 	strex	r3, r2, [r1]
 8008206:	617b      	str	r3, [r7, #20]
   return(result);
 8008208:	697b      	ldr	r3, [r7, #20]
 800820a:	2b00      	cmp	r3, #0
 800820c:	d1e6      	bne.n	80081dc <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800820e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008210:	2200      	movs	r2, #0
 8008212:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008214:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008216:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008218:	2b01      	cmp	r3, #1
 800821a:	d107      	bne.n	800822c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800821c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800821e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008222:	4619      	mov	r1, r3
 8008224:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008226:	f7ff f9cf 	bl	80075c8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800822a:	e002      	b.n	8008232 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800822c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800822e:	f7ff f9ad 	bl	800758c <HAL_UART_RxCpltCallback>
}
 8008232:	bf00      	nop
 8008234:	3770      	adds	r7, #112	@ 0x70
 8008236:	46bd      	mov	sp, r7
 8008238:	bd80      	pop	{r7, pc}

0800823a <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800823a:	b580      	push	{r7, lr}
 800823c:	b084      	sub	sp, #16
 800823e:	af00      	add	r7, sp, #0
 8008240:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008246:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	2201      	movs	r2, #1
 800824c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008252:	2b01      	cmp	r3, #1
 8008254:	d109      	bne.n	800826a <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800825c:	085b      	lsrs	r3, r3, #1
 800825e:	b29b      	uxth	r3, r3
 8008260:	4619      	mov	r1, r3
 8008262:	68f8      	ldr	r0, [r7, #12]
 8008264:	f7ff f9b0 	bl	80075c8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008268:	e002      	b.n	8008270 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800826a:	68f8      	ldr	r0, [r7, #12]
 800826c:	f7ff f998 	bl	80075a0 <HAL_UART_RxHalfCpltCallback>
}
 8008270:	bf00      	nop
 8008272:	3710      	adds	r7, #16
 8008274:	46bd      	mov	sp, r7
 8008276:	bd80      	pop	{r7, pc}

08008278 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008278:	b580      	push	{r7, lr}
 800827a:	b086      	sub	sp, #24
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008284:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008286:	697b      	ldr	r3, [r7, #20]
 8008288:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800828a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800828c:	697b      	ldr	r3, [r7, #20]
 800828e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008292:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008294:	697b      	ldr	r3, [r7, #20]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	689b      	ldr	r3, [r3, #8]
 800829a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800829e:	2b80      	cmp	r3, #128	@ 0x80
 80082a0:	d109      	bne.n	80082b6 <UART_DMAError+0x3e>
 80082a2:	693b      	ldr	r3, [r7, #16]
 80082a4:	2b21      	cmp	r3, #33	@ 0x21
 80082a6:	d106      	bne.n	80082b6 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80082a8:	697b      	ldr	r3, [r7, #20]
 80082aa:	2200      	movs	r2, #0
 80082ac:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 80082b0:	6978      	ldr	r0, [r7, #20]
 80082b2:	f7ff fe47 	bl	8007f44 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80082b6:	697b      	ldr	r3, [r7, #20]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	689b      	ldr	r3, [r3, #8]
 80082bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082c0:	2b40      	cmp	r3, #64	@ 0x40
 80082c2:	d109      	bne.n	80082d8 <UART_DMAError+0x60>
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	2b22      	cmp	r3, #34	@ 0x22
 80082c8:	d106      	bne.n	80082d8 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80082ca:	697b      	ldr	r3, [r7, #20]
 80082cc:	2200      	movs	r2, #0
 80082ce:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 80082d2:	6978      	ldr	r0, [r7, #20]
 80082d4:	f7ff fe5c 	bl	8007f90 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80082d8:	697b      	ldr	r3, [r7, #20]
 80082da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80082de:	f043 0210 	orr.w	r2, r3, #16
 80082e2:	697b      	ldr	r3, [r7, #20]
 80082e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80082e8:	6978      	ldr	r0, [r7, #20]
 80082ea:	f7ff f963 	bl	80075b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80082ee:	bf00      	nop
 80082f0:	3718      	adds	r7, #24
 80082f2:	46bd      	mov	sp, r7
 80082f4:	bd80      	pop	{r7, pc}

080082f6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80082f6:	b580      	push	{r7, lr}
 80082f8:	b084      	sub	sp, #16
 80082fa:	af00      	add	r7, sp, #0
 80082fc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008302:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	2200      	movs	r2, #0
 8008308:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	2200      	movs	r2, #0
 8008310:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008314:	68f8      	ldr	r0, [r7, #12]
 8008316:	f7ff f94d 	bl	80075b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800831a:	bf00      	nop
 800831c:	3710      	adds	r7, #16
 800831e:	46bd      	mov	sp, r7
 8008320:	bd80      	pop	{r7, pc}

08008322 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008322:	b580      	push	{r7, lr}
 8008324:	b088      	sub	sp, #32
 8008326:	af00      	add	r7, sp, #0
 8008328:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	e853 3f00 	ldrex	r3, [r3]
 8008336:	60bb      	str	r3, [r7, #8]
   return(result);
 8008338:	68bb      	ldr	r3, [r7, #8]
 800833a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800833e:	61fb      	str	r3, [r7, #28]
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	461a      	mov	r2, r3
 8008346:	69fb      	ldr	r3, [r7, #28]
 8008348:	61bb      	str	r3, [r7, #24]
 800834a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800834c:	6979      	ldr	r1, [r7, #20]
 800834e:	69ba      	ldr	r2, [r7, #24]
 8008350:	e841 2300 	strex	r3, r2, [r1]
 8008354:	613b      	str	r3, [r7, #16]
   return(result);
 8008356:	693b      	ldr	r3, [r7, #16]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d1e6      	bne.n	800832a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2220      	movs	r2, #32
 8008360:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2200      	movs	r2, #0
 8008366:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008368:	6878      	ldr	r0, [r7, #4]
 800836a:	f7fb f9bb 	bl	80036e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800836e:	bf00      	nop
 8008370:	3720      	adds	r7, #32
 8008372:	46bd      	mov	sp, r7
 8008374:	bd80      	pop	{r7, pc}

08008376 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008376:	b480      	push	{r7}
 8008378:	b083      	sub	sp, #12
 800837a:	af00      	add	r7, sp, #0
 800837c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800837e:	bf00      	nop
 8008380:	370c      	adds	r7, #12
 8008382:	46bd      	mov	sp, r7
 8008384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008388:	4770      	bx	lr
	...

0800838c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800838c:	b580      	push	{r7, lr}
 800838e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8008390:	4904      	ldr	r1, [pc, #16]	@ (80083a4 <MX_FATFS_Init+0x18>)
 8008392:	4805      	ldr	r0, [pc, #20]	@ (80083a8 <MX_FATFS_Init+0x1c>)
 8008394:	f004 ff18 	bl	800d1c8 <FATFS_LinkDriver>
 8008398:	4603      	mov	r3, r0
 800839a:	461a      	mov	r2, r3
 800839c:	4b03      	ldr	r3, [pc, #12]	@ (80083ac <MX_FATFS_Init+0x20>)
 800839e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80083a0:	bf00      	nop
 80083a2:	bd80      	pop	{r7, pc}
 80083a4:	20002cb4 	.word	0x20002cb4
 80083a8:	20000038 	.word	0x20000038
 80083ac:	20002cb0 	.word	0x20002cb0

080083b0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80083b0:	b480      	push	{r7}
 80083b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80083b4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80083b6:	4618      	mov	r0, r3
 80083b8:	46bd      	mov	sp, r7
 80083ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083be:	4770      	bx	lr

080083c0 <USER_initialize>:
};

DSTATUS USER_initialize (
	BYTE pdrv
)
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b084      	sub	sp, #16
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	4603      	mov	r3, r0
 80083c8:	71fb      	strb	r3, [r7, #7]
	uint8_t res;
	res = SD_Init();
 80083ca:	f7f9 f97b 	bl	80016c4 <SD_Init>
 80083ce:	4603      	mov	r3, r0
 80083d0:	73fb      	strb	r3, [r7, #15]
	if(res)
 80083d2:	7bfb      	ldrb	r3, [r7, #15]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d008      	beq.n	80083ea <USER_initialize+0x2a>
	{
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80083d8:	4b09      	ldr	r3, [pc, #36]	@ (8008400 <USER_initialize+0x40>)
 80083da:	2238      	movs	r2, #56	@ 0x38
 80083dc:	61da      	str	r2, [r3, #28]
		SPI_TransmitReceive(0xFF);
 80083de:	20ff      	movs	r0, #255	@ 0xff
 80083e0:	f7f9 f8f0 	bl	80015c4 <SPI_TransmitReceive>
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80083e4:	4b06      	ldr	r3, [pc, #24]	@ (8008400 <USER_initialize+0x40>)
 80083e6:	2200      	movs	r2, #0
 80083e8:	61da      	str	r2, [r3, #28]
	}
	if(res)
 80083ea:	7bfb      	ldrb	r3, [r7, #15]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d001      	beq.n	80083f4 <USER_initialize+0x34>
		return  STA_NOINIT;
 80083f0:	2301      	movs	r3, #1
 80083f2:	e000      	b.n	80083f6 <USER_initialize+0x36>
	else
		return RES_OK;
 80083f4:	2300      	movs	r3, #0
  /* USER CODE END INIT */
}
 80083f6:	4618      	mov	r0, r3
 80083f8:	3710      	adds	r7, #16
 80083fa:	46bd      	mov	sp, r7
 80083fc:	bd80      	pop	{r7, pc}
 80083fe:	bf00      	nop
 8008400:	20000fbc 	.word	0x20000fbc

08008404 <USER_status>:

DSTATUS USER_status (
	BYTE pdrv
)
{
 8008404:	b480      	push	{r7}
 8008406:	b083      	sub	sp, #12
 8008408:	af00      	add	r7, sp, #0
 800840a:	4603      	mov	r3, r0
 800840c:	71fb      	strb	r3, [r7, #7]
	switch (pdrv)
 800840e:	79fb      	ldrb	r3, [r7, #7]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d002      	beq.n	800841a <USER_status+0x16>
 8008414:	2b01      	cmp	r3, #1
 8008416:	d002      	beq.n	800841e <USER_status+0x1a>
 8008418:	e003      	b.n	8008422 <USER_status+0x1e>
	{
		case 0 :
			return RES_OK;
 800841a:	2300      	movs	r3, #0
 800841c:	e002      	b.n	8008424 <USER_status+0x20>
		case 1 :
			return RES_OK;
 800841e:	2300      	movs	r3, #0
 8008420:	e000      	b.n	8008424 <USER_status+0x20>
		default:
			return STA_NOINIT;
 8008422:	2301      	movs	r3, #1
	}
}
 8008424:	4618      	mov	r0, r3
 8008426:	370c      	adds	r7, #12
 8008428:	46bd      	mov	sp, r7
 800842a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842e:	4770      	bx	lr

08008430 <USER_read>:
	BYTE pdrv,
	BYTE *buff,
	DWORD sector,
	UINT count
)
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b086      	sub	sp, #24
 8008434:	af00      	add	r7, sp, #0
 8008436:	60b9      	str	r1, [r7, #8]
 8008438:	607a      	str	r2, [r7, #4]
 800843a:	603b      	str	r3, [r7, #0]
 800843c:	4603      	mov	r3, r0
 800843e:	73fb      	strb	r3, [r7, #15]
	uint8_t res;
  if(count == 0)
 8008440:	683b      	ldr	r3, [r7, #0]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d101      	bne.n	800844a <USER_read+0x1a>
	  return RES_PARERR;
 8008446:	2304      	movs	r3, #4
 8008448:	e013      	b.n	8008472 <USER_read+0x42>
  switch (pdrv)
 800844a:	7bfb      	ldrb	r3, [r7, #15]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d10f      	bne.n	8008470 <USER_read+0x40>
  	{
	case 0:
	{
		res=SD_ReadDisk(buff,sector,count);
 8008450:	683b      	ldr	r3, [r7, #0]
 8008452:	b2db      	uxtb	r3, r3
 8008454:	461a      	mov	r2, r3
 8008456:	6879      	ldr	r1, [r7, #4]
 8008458:	68b8      	ldr	r0, [r7, #8]
 800845a:	f7f9 fab3 	bl	80019c4 <SD_ReadDisk>
 800845e:	4603      	mov	r3, r0
 8008460:	75fb      	strb	r3, [r7, #23]
		if(res == 0)
 8008462:	7dfb      	ldrb	r3, [r7, #23]
 8008464:	2b00      	cmp	r3, #0
 8008466:	d101      	bne.n	800846c <USER_read+0x3c>
			return RES_OK;
 8008468:	2300      	movs	r3, #0
 800846a:	e002      	b.n	8008472 <USER_read+0x42>
		else
			return RES_ERROR;
 800846c:	2301      	movs	r3, #1
 800846e:	e000      	b.n	8008472 <USER_read+0x42>
	}
	default:
		return RES_ERROR;
 8008470:	2301      	movs	r3, #1
  	}
}
 8008472:	4618      	mov	r0, r3
 8008474:	3718      	adds	r7, #24
 8008476:	46bd      	mov	sp, r7
 8008478:	bd80      	pop	{r7, pc}

0800847a <USER_write>:
	BYTE pdrv,
	const BYTE *buff,
	DWORD sector,
	UINT count
)
{
 800847a:	b580      	push	{r7, lr}
 800847c:	b086      	sub	sp, #24
 800847e:	af00      	add	r7, sp, #0
 8008480:	60b9      	str	r1, [r7, #8]
 8008482:	607a      	str	r2, [r7, #4]
 8008484:	603b      	str	r3, [r7, #0]
 8008486:	4603      	mov	r3, r0
 8008488:	73fb      	strb	r3, [r7, #15]
	uint8_t  res;
	if( !count )
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d101      	bne.n	8008494 <USER_write+0x1a>
	{
		return RES_PARERR;
 8008490:	2304      	movs	r3, #4
 8008492:	e013      	b.n	80084bc <USER_write+0x42>
	}
	switch (pdrv)
 8008494:	7bfb      	ldrb	r3, [r7, #15]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d10f      	bne.n	80084ba <USER_write+0x40>
	{
		case 0:
			res=SD_WriteDisk((uint8_t *)buff,sector,count);
 800849a:	683b      	ldr	r3, [r7, #0]
 800849c:	b2db      	uxtb	r3, r3
 800849e:	461a      	mov	r2, r3
 80084a0:	6879      	ldr	r1, [r7, #4]
 80084a2:	68b8      	ldr	r0, [r7, #8]
 80084a4:	f7f9 fae6 	bl	8001a74 <SD_WriteDisk>
 80084a8:	4603      	mov	r3, r0
 80084aa:	75fb      	strb	r3, [r7, #23]
				if(res == 0)
 80084ac:	7dfb      	ldrb	r3, [r7, #23]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d101      	bne.n	80084b6 <USER_write+0x3c>
					return RES_OK;
 80084b2:	2300      	movs	r3, #0
 80084b4:	e002      	b.n	80084bc <USER_write+0x42>
				else
					return RES_ERROR;
 80084b6:	2301      	movs	r3, #1
 80084b8:	e000      	b.n	80084bc <USER_write+0x42>
		default:return RES_ERROR;
 80084ba:	2301      	movs	r3, #1
	}
}
 80084bc:	4618      	mov	r0, r3
 80084be:	3718      	adds	r7, #24
 80084c0:	46bd      	mov	sp, r7
 80084c2:	bd80      	pop	{r7, pc}

080084c4 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,
	BYTE cmd,
	void *buff
)
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b084      	sub	sp, #16
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	4603      	mov	r3, r0
 80084cc:	603a      	str	r2, [r7, #0]
 80084ce:	71fb      	strb	r3, [r7, #7]
 80084d0:	460b      	mov	r3, r1
 80084d2:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	 switch(cmd)
 80084d4:	79bb      	ldrb	r3, [r7, #6]
 80084d6:	2b03      	cmp	r3, #3
 80084d8:	d837      	bhi.n	800854a <USER_ioctl+0x86>
 80084da:	a201      	add	r2, pc, #4	@ (adr r2, 80084e0 <USER_ioctl+0x1c>)
 80084dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084e0:	080084f1 	.word	0x080084f1
 80084e4:	0800853b 	.word	0x0800853b
 80084e8:	08008521 	.word	0x08008521
 80084ec:	0800852f 	.word	0x0800852f
		{
			case CTRL_SYNC:
				SD_CS_LOW();
 80084f0:	2200      	movs	r2, #0
 80084f2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80084f6:	4819      	ldr	r0, [pc, #100]	@ (800855c <USER_ioctl+0x98>)
 80084f8:	f7fb ff1c 	bl	8004334 <HAL_GPIO_WritePin>
				do{
					HAL_Delay(20);
 80084fc:	2014      	movs	r0, #20
 80084fe:	f7fb f9c3 	bl	8003888 <HAL_Delay>
				}while(SPI_TransmitReceive(0xFF)!=0xFF);
 8008502:	20ff      	movs	r0, #255	@ 0xff
 8008504:	f7f9 f85e 	bl	80015c4 <SPI_TransmitReceive>
 8008508:	4603      	mov	r3, r0
 800850a:	2bff      	cmp	r3, #255	@ 0xff
 800850c:	d1f6      	bne.n	80084fc <USER_ioctl+0x38>
				res=RES_OK;
 800850e:	2300      	movs	r3, #0
 8008510:	73fb      	strb	r3, [r7, #15]
				SD_CS_HIGH();
 8008512:	2201      	movs	r2, #1
 8008514:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8008518:	4810      	ldr	r0, [pc, #64]	@ (800855c <USER_ioctl+0x98>)
 800851a:	f7fb ff0b 	bl	8004334 <HAL_GPIO_WritePin>
				break;
 800851e:	e017      	b.n	8008550 <USER_ioctl+0x8c>
			case GET_SECTOR_SIZE:
				*(WORD*)buff = 512;
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008526:	801a      	strh	r2, [r3, #0]
				res = RES_OK;
 8008528:	2300      	movs	r3, #0
 800852a:	73fb      	strb	r3, [r7, #15]
				break;
 800852c:	e010      	b.n	8008550 <USER_ioctl+0x8c>
			case GET_BLOCK_SIZE:
				*(WORD*)buff = 8;
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	2208      	movs	r2, #8
 8008532:	801a      	strh	r2, [r3, #0]
				res = RES_OK;
 8008534:	2300      	movs	r3, #0
 8008536:	73fb      	strb	r3, [r7, #15]
				break;
 8008538:	e00a      	b.n	8008550 <USER_ioctl+0x8c>
			case GET_SECTOR_COUNT:
				*(DWORD*)buff = SD_GetSectorCount();
 800853a:	f7f9 fb2f 	bl	8001b9c <SD_GetSectorCount>
 800853e:	4602      	mov	r2, r0
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8008544:	2300      	movs	r3, #0
 8008546:	73fb      	strb	r3, [r7, #15]
				break;
 8008548:	e002      	b.n	8008550 <USER_ioctl+0x8c>
			default:
				res = RES_PARERR;
 800854a:	2304      	movs	r3, #4
 800854c:	73fb      	strb	r3, [r7, #15]
				break;
 800854e:	bf00      	nop
		}
		return res;
 8008550:	7bfb      	ldrb	r3, [r7, #15]
}
 8008552:	4618      	mov	r0, r3
 8008554:	3710      	adds	r7, #16
 8008556:	46bd      	mov	sp, r7
 8008558:	bd80      	pop	{r7, pc}
 800855a:	bf00      	nop
 800855c:	48000400 	.word	0x48000400

08008560 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b084      	sub	sp, #16
 8008564:	af00      	add	r7, sp, #0
 8008566:	4603      	mov	r3, r0
 8008568:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800856a:	79fb      	ldrb	r3, [r7, #7]
 800856c:	4a08      	ldr	r2, [pc, #32]	@ (8008590 <disk_status+0x30>)
 800856e:	009b      	lsls	r3, r3, #2
 8008570:	4413      	add	r3, r2
 8008572:	685b      	ldr	r3, [r3, #4]
 8008574:	685b      	ldr	r3, [r3, #4]
 8008576:	79fa      	ldrb	r2, [r7, #7]
 8008578:	4905      	ldr	r1, [pc, #20]	@ (8008590 <disk_status+0x30>)
 800857a:	440a      	add	r2, r1
 800857c:	7a12      	ldrb	r2, [r2, #8]
 800857e:	4610      	mov	r0, r2
 8008580:	4798      	blx	r3
 8008582:	4603      	mov	r3, r0
 8008584:	73fb      	strb	r3, [r7, #15]
  return stat;
 8008586:	7bfb      	ldrb	r3, [r7, #15]
}
 8008588:	4618      	mov	r0, r3
 800858a:	3710      	adds	r7, #16
 800858c:	46bd      	mov	sp, r7
 800858e:	bd80      	pop	{r7, pc}
 8008590:	20002ce0 	.word	0x20002ce0

08008594 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8008594:	b580      	push	{r7, lr}
 8008596:	b084      	sub	sp, #16
 8008598:	af00      	add	r7, sp, #0
 800859a:	4603      	mov	r3, r0
 800859c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800859e:	2300      	movs	r3, #0
 80085a0:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80085a2:	79fb      	ldrb	r3, [r7, #7]
 80085a4:	4a0d      	ldr	r2, [pc, #52]	@ (80085dc <disk_initialize+0x48>)
 80085a6:	5cd3      	ldrb	r3, [r2, r3]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d111      	bne.n	80085d0 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80085ac:	79fb      	ldrb	r3, [r7, #7]
 80085ae:	4a0b      	ldr	r2, [pc, #44]	@ (80085dc <disk_initialize+0x48>)
 80085b0:	2101      	movs	r1, #1
 80085b2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80085b4:	79fb      	ldrb	r3, [r7, #7]
 80085b6:	4a09      	ldr	r2, [pc, #36]	@ (80085dc <disk_initialize+0x48>)
 80085b8:	009b      	lsls	r3, r3, #2
 80085ba:	4413      	add	r3, r2
 80085bc:	685b      	ldr	r3, [r3, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	79fa      	ldrb	r2, [r7, #7]
 80085c2:	4906      	ldr	r1, [pc, #24]	@ (80085dc <disk_initialize+0x48>)
 80085c4:	440a      	add	r2, r1
 80085c6:	7a12      	ldrb	r2, [r2, #8]
 80085c8:	4610      	mov	r0, r2
 80085ca:	4798      	blx	r3
 80085cc:	4603      	mov	r3, r0
 80085ce:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80085d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80085d2:	4618      	mov	r0, r3
 80085d4:	3710      	adds	r7, #16
 80085d6:	46bd      	mov	sp, r7
 80085d8:	bd80      	pop	{r7, pc}
 80085da:	bf00      	nop
 80085dc:	20002ce0 	.word	0x20002ce0

080085e0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80085e0:	b590      	push	{r4, r7, lr}
 80085e2:	b087      	sub	sp, #28
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	60b9      	str	r1, [r7, #8]
 80085e8:	607a      	str	r2, [r7, #4]
 80085ea:	603b      	str	r3, [r7, #0]
 80085ec:	4603      	mov	r3, r0
 80085ee:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80085f0:	7bfb      	ldrb	r3, [r7, #15]
 80085f2:	4a0a      	ldr	r2, [pc, #40]	@ (800861c <disk_read+0x3c>)
 80085f4:	009b      	lsls	r3, r3, #2
 80085f6:	4413      	add	r3, r2
 80085f8:	685b      	ldr	r3, [r3, #4]
 80085fa:	689c      	ldr	r4, [r3, #8]
 80085fc:	7bfb      	ldrb	r3, [r7, #15]
 80085fe:	4a07      	ldr	r2, [pc, #28]	@ (800861c <disk_read+0x3c>)
 8008600:	4413      	add	r3, r2
 8008602:	7a18      	ldrb	r0, [r3, #8]
 8008604:	683b      	ldr	r3, [r7, #0]
 8008606:	687a      	ldr	r2, [r7, #4]
 8008608:	68b9      	ldr	r1, [r7, #8]
 800860a:	47a0      	blx	r4
 800860c:	4603      	mov	r3, r0
 800860e:	75fb      	strb	r3, [r7, #23]
  return res;
 8008610:	7dfb      	ldrb	r3, [r7, #23]
}
 8008612:	4618      	mov	r0, r3
 8008614:	371c      	adds	r7, #28
 8008616:	46bd      	mov	sp, r7
 8008618:	bd90      	pop	{r4, r7, pc}
 800861a:	bf00      	nop
 800861c:	20002ce0 	.word	0x20002ce0

08008620 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8008620:	b590      	push	{r4, r7, lr}
 8008622:	b087      	sub	sp, #28
 8008624:	af00      	add	r7, sp, #0
 8008626:	60b9      	str	r1, [r7, #8]
 8008628:	607a      	str	r2, [r7, #4]
 800862a:	603b      	str	r3, [r7, #0]
 800862c:	4603      	mov	r3, r0
 800862e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8008630:	7bfb      	ldrb	r3, [r7, #15]
 8008632:	4a0a      	ldr	r2, [pc, #40]	@ (800865c <disk_write+0x3c>)
 8008634:	009b      	lsls	r3, r3, #2
 8008636:	4413      	add	r3, r2
 8008638:	685b      	ldr	r3, [r3, #4]
 800863a:	68dc      	ldr	r4, [r3, #12]
 800863c:	7bfb      	ldrb	r3, [r7, #15]
 800863e:	4a07      	ldr	r2, [pc, #28]	@ (800865c <disk_write+0x3c>)
 8008640:	4413      	add	r3, r2
 8008642:	7a18      	ldrb	r0, [r3, #8]
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	687a      	ldr	r2, [r7, #4]
 8008648:	68b9      	ldr	r1, [r7, #8]
 800864a:	47a0      	blx	r4
 800864c:	4603      	mov	r3, r0
 800864e:	75fb      	strb	r3, [r7, #23]
  return res;
 8008650:	7dfb      	ldrb	r3, [r7, #23]
}
 8008652:	4618      	mov	r0, r3
 8008654:	371c      	adds	r7, #28
 8008656:	46bd      	mov	sp, r7
 8008658:	bd90      	pop	{r4, r7, pc}
 800865a:	bf00      	nop
 800865c:	20002ce0 	.word	0x20002ce0

08008660 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b084      	sub	sp, #16
 8008664:	af00      	add	r7, sp, #0
 8008666:	4603      	mov	r3, r0
 8008668:	603a      	str	r2, [r7, #0]
 800866a:	71fb      	strb	r3, [r7, #7]
 800866c:	460b      	mov	r3, r1
 800866e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8008670:	79fb      	ldrb	r3, [r7, #7]
 8008672:	4a09      	ldr	r2, [pc, #36]	@ (8008698 <disk_ioctl+0x38>)
 8008674:	009b      	lsls	r3, r3, #2
 8008676:	4413      	add	r3, r2
 8008678:	685b      	ldr	r3, [r3, #4]
 800867a:	691b      	ldr	r3, [r3, #16]
 800867c:	79fa      	ldrb	r2, [r7, #7]
 800867e:	4906      	ldr	r1, [pc, #24]	@ (8008698 <disk_ioctl+0x38>)
 8008680:	440a      	add	r2, r1
 8008682:	7a10      	ldrb	r0, [r2, #8]
 8008684:	79b9      	ldrb	r1, [r7, #6]
 8008686:	683a      	ldr	r2, [r7, #0]
 8008688:	4798      	blx	r3
 800868a:	4603      	mov	r3, r0
 800868c:	73fb      	strb	r3, [r7, #15]
  return res;
 800868e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008690:	4618      	mov	r0, r3
 8008692:	3710      	adds	r7, #16
 8008694:	46bd      	mov	sp, r7
 8008696:	bd80      	pop	{r7, pc}
 8008698:	20002ce0 	.word	0x20002ce0

0800869c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800869c:	b480      	push	{r7}
 800869e:	b085      	sub	sp, #20
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	3301      	adds	r3, #1
 80086a8:	781b      	ldrb	r3, [r3, #0]
 80086aa:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80086ac:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80086b0:	021b      	lsls	r3, r3, #8
 80086b2:	b21a      	sxth	r2, r3
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	781b      	ldrb	r3, [r3, #0]
 80086b8:	b21b      	sxth	r3, r3
 80086ba:	4313      	orrs	r3, r2
 80086bc:	b21b      	sxth	r3, r3
 80086be:	81fb      	strh	r3, [r7, #14]
	return rv;
 80086c0:	89fb      	ldrh	r3, [r7, #14]
}
 80086c2:	4618      	mov	r0, r3
 80086c4:	3714      	adds	r7, #20
 80086c6:	46bd      	mov	sp, r7
 80086c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086cc:	4770      	bx	lr

080086ce <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80086ce:	b480      	push	{r7}
 80086d0:	b085      	sub	sp, #20
 80086d2:	af00      	add	r7, sp, #0
 80086d4:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	3303      	adds	r3, #3
 80086da:	781b      	ldrb	r3, [r3, #0]
 80086dc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	021b      	lsls	r3, r3, #8
 80086e2:	687a      	ldr	r2, [r7, #4]
 80086e4:	3202      	adds	r2, #2
 80086e6:	7812      	ldrb	r2, [r2, #0]
 80086e8:	4313      	orrs	r3, r2
 80086ea:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	021b      	lsls	r3, r3, #8
 80086f0:	687a      	ldr	r2, [r7, #4]
 80086f2:	3201      	adds	r2, #1
 80086f4:	7812      	ldrb	r2, [r2, #0]
 80086f6:	4313      	orrs	r3, r2
 80086f8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	021b      	lsls	r3, r3, #8
 80086fe:	687a      	ldr	r2, [r7, #4]
 8008700:	7812      	ldrb	r2, [r2, #0]
 8008702:	4313      	orrs	r3, r2
 8008704:	60fb      	str	r3, [r7, #12]
	return rv;
 8008706:	68fb      	ldr	r3, [r7, #12]
}
 8008708:	4618      	mov	r0, r3
 800870a:	3714      	adds	r7, #20
 800870c:	46bd      	mov	sp, r7
 800870e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008712:	4770      	bx	lr

08008714 <ld_qword>:

#if _FS_EXFAT
static
QWORD ld_qword (const BYTE* ptr)	/* Load an 8-byte little-endian word */
{
 8008714:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8008718:	b09d      	sub	sp, #116	@ 0x74
 800871a:	af00      	add	r7, sp, #0
 800871c:	6678      	str	r0, [r7, #100]	@ 0x64
	QWORD rv;

	rv = ptr[7];
 800871e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008720:	3307      	adds	r3, #7
 8008722:	781b      	ldrb	r3, [r3, #0]
 8008724:	b2db      	uxtb	r3, r3
 8008726:	2200      	movs	r2, #0
 8008728:	469a      	mov	sl, r3
 800872a:	4693      	mov	fp, r2
 800872c:	e9c7 ab1a 	strd	sl, fp, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[6];
 8008730:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8008734:	f04f 0000 	mov.w	r0, #0
 8008738:	f04f 0100 	mov.w	r1, #0
 800873c:	0219      	lsls	r1, r3, #8
 800873e:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8008742:	0210      	lsls	r0, r2, #8
 8008744:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008746:	3306      	adds	r3, #6
 8008748:	781b      	ldrb	r3, [r3, #0]
 800874a:	b2db      	uxtb	r3, r3
 800874c:	2200      	movs	r2, #0
 800874e:	461c      	mov	r4, r3
 8008750:	4615      	mov	r5, r2
 8008752:	ea40 0804 	orr.w	r8, r0, r4
 8008756:	ea41 0905 	orr.w	r9, r1, r5
 800875a:	e9c7 891a 	strd	r8, r9, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[5];
 800875e:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8008762:	f04f 0000 	mov.w	r0, #0
 8008766:	f04f 0100 	mov.w	r1, #0
 800876a:	0219      	lsls	r1, r3, #8
 800876c:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8008770:	0210      	lsls	r0, r2, #8
 8008772:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008774:	3305      	adds	r3, #5
 8008776:	781b      	ldrb	r3, [r3, #0]
 8008778:	b2db      	uxtb	r3, r3
 800877a:	2200      	movs	r2, #0
 800877c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800877e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8008780:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8008784:	4623      	mov	r3, r4
 8008786:	4303      	orrs	r3, r0
 8008788:	62bb      	str	r3, [r7, #40]	@ 0x28
 800878a:	462b      	mov	r3, r5
 800878c:	430b      	orrs	r3, r1
 800878e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008790:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8008794:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[4];
 8008798:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800879c:	f04f 0000 	mov.w	r0, #0
 80087a0:	f04f 0100 	mov.w	r1, #0
 80087a4:	0219      	lsls	r1, r3, #8
 80087a6:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 80087aa:	0210      	lsls	r0, r2, #8
 80087ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80087ae:	3304      	adds	r3, #4
 80087b0:	781b      	ldrb	r3, [r3, #0]
 80087b2:	b2db      	uxtb	r3, r3
 80087b4:	2200      	movs	r2, #0
 80087b6:	653b      	str	r3, [r7, #80]	@ 0x50
 80087b8:	657a      	str	r2, [r7, #84]	@ 0x54
 80087ba:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 80087be:	4623      	mov	r3, r4
 80087c0:	4303      	orrs	r3, r0
 80087c2:	623b      	str	r3, [r7, #32]
 80087c4:	462b      	mov	r3, r5
 80087c6:	430b      	orrs	r3, r1
 80087c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80087ca:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80087ce:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[3];
 80087d2:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 80087d6:	f04f 0000 	mov.w	r0, #0
 80087da:	f04f 0100 	mov.w	r1, #0
 80087de:	0219      	lsls	r1, r3, #8
 80087e0:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 80087e4:	0210      	lsls	r0, r2, #8
 80087e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80087e8:	3303      	adds	r3, #3
 80087ea:	781b      	ldrb	r3, [r3, #0]
 80087ec:	b2db      	uxtb	r3, r3
 80087ee:	2200      	movs	r2, #0
 80087f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80087f2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80087f4:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 80087f8:	4623      	mov	r3, r4
 80087fa:	4303      	orrs	r3, r0
 80087fc:	61bb      	str	r3, [r7, #24]
 80087fe:	462b      	mov	r3, r5
 8008800:	430b      	orrs	r3, r1
 8008802:	61fb      	str	r3, [r7, #28]
 8008804:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8008808:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[2];
 800880c:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8008810:	f04f 0000 	mov.w	r0, #0
 8008814:	f04f 0100 	mov.w	r1, #0
 8008818:	0219      	lsls	r1, r3, #8
 800881a:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800881e:	0210      	lsls	r0, r2, #8
 8008820:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008822:	3302      	adds	r3, #2
 8008824:	781b      	ldrb	r3, [r3, #0]
 8008826:	b2db      	uxtb	r3, r3
 8008828:	2200      	movs	r2, #0
 800882a:	643b      	str	r3, [r7, #64]	@ 0x40
 800882c:	647a      	str	r2, [r7, #68]	@ 0x44
 800882e:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8008832:	4623      	mov	r3, r4
 8008834:	4303      	orrs	r3, r0
 8008836:	613b      	str	r3, [r7, #16]
 8008838:	462b      	mov	r3, r5
 800883a:	430b      	orrs	r3, r1
 800883c:	617b      	str	r3, [r7, #20]
 800883e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8008842:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[1];
 8008846:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800884a:	f04f 0200 	mov.w	r2, #0
 800884e:	f04f 0300 	mov.w	r3, #0
 8008852:	020b      	lsls	r3, r1, #8
 8008854:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008858:	0202      	lsls	r2, r0, #8
 800885a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800885c:	3101      	adds	r1, #1
 800885e:	7809      	ldrb	r1, [r1, #0]
 8008860:	b2c9      	uxtb	r1, r1
 8008862:	2000      	movs	r0, #0
 8008864:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008866:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8008868:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 800886c:	4621      	mov	r1, r4
 800886e:	4311      	orrs	r1, r2
 8008870:	60b9      	str	r1, [r7, #8]
 8008872:	4629      	mov	r1, r5
 8008874:	4319      	orrs	r1, r3
 8008876:	60f9      	str	r1, [r7, #12]
 8008878:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800887c:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[0];
 8008880:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008884:	f04f 0200 	mov.w	r2, #0
 8008888:	f04f 0300 	mov.w	r3, #0
 800888c:	020b      	lsls	r3, r1, #8
 800888e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008892:	0202      	lsls	r2, r0, #8
 8008894:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8008896:	7809      	ldrb	r1, [r1, #0]
 8008898:	b2c9      	uxtb	r1, r1
 800889a:	2000      	movs	r0, #0
 800889c:	6339      	str	r1, [r7, #48]	@ 0x30
 800889e:	6378      	str	r0, [r7, #52]	@ 0x34
 80088a0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80088a4:	4621      	mov	r1, r4
 80088a6:	4311      	orrs	r1, r2
 80088a8:	6039      	str	r1, [r7, #0]
 80088aa:	4629      	mov	r1, r5
 80088ac:	4319      	orrs	r1, r3
 80088ae:	6079      	str	r1, [r7, #4]
 80088b0:	e9d7 3400 	ldrd	r3, r4, [r7]
 80088b4:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	return rv;
 80088b8:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
}
 80088bc:	4610      	mov	r0, r2
 80088be:	4619      	mov	r1, r3
 80088c0:	3774      	adds	r7, #116	@ 0x74
 80088c2:	46bd      	mov	sp, r7
 80088c4:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80088c8:	4770      	bx	lr

080088ca <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80088ca:	b480      	push	{r7}
 80088cc:	b083      	sub	sp, #12
 80088ce:	af00      	add	r7, sp, #0
 80088d0:	6078      	str	r0, [r7, #4]
 80088d2:	460b      	mov	r3, r1
 80088d4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	1c5a      	adds	r2, r3, #1
 80088da:	607a      	str	r2, [r7, #4]
 80088dc:	887a      	ldrh	r2, [r7, #2]
 80088de:	b2d2      	uxtb	r2, r2
 80088e0:	701a      	strb	r2, [r3, #0]
 80088e2:	887b      	ldrh	r3, [r7, #2]
 80088e4:	0a1b      	lsrs	r3, r3, #8
 80088e6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	1c5a      	adds	r2, r3, #1
 80088ec:	607a      	str	r2, [r7, #4]
 80088ee:	887a      	ldrh	r2, [r7, #2]
 80088f0:	b2d2      	uxtb	r2, r2
 80088f2:	701a      	strb	r2, [r3, #0]
}
 80088f4:	bf00      	nop
 80088f6:	370c      	adds	r7, #12
 80088f8:	46bd      	mov	sp, r7
 80088fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fe:	4770      	bx	lr

08008900 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8008900:	b480      	push	{r7}
 8008902:	b083      	sub	sp, #12
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
 8008908:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	1c5a      	adds	r2, r3, #1
 800890e:	607a      	str	r2, [r7, #4]
 8008910:	683a      	ldr	r2, [r7, #0]
 8008912:	b2d2      	uxtb	r2, r2
 8008914:	701a      	strb	r2, [r3, #0]
 8008916:	683b      	ldr	r3, [r7, #0]
 8008918:	0a1b      	lsrs	r3, r3, #8
 800891a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	1c5a      	adds	r2, r3, #1
 8008920:	607a      	str	r2, [r7, #4]
 8008922:	683a      	ldr	r2, [r7, #0]
 8008924:	b2d2      	uxtb	r2, r2
 8008926:	701a      	strb	r2, [r3, #0]
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	0a1b      	lsrs	r3, r3, #8
 800892c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	1c5a      	adds	r2, r3, #1
 8008932:	607a      	str	r2, [r7, #4]
 8008934:	683a      	ldr	r2, [r7, #0]
 8008936:	b2d2      	uxtb	r2, r2
 8008938:	701a      	strb	r2, [r3, #0]
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	0a1b      	lsrs	r3, r3, #8
 800893e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	1c5a      	adds	r2, r3, #1
 8008944:	607a      	str	r2, [r7, #4]
 8008946:	683a      	ldr	r2, [r7, #0]
 8008948:	b2d2      	uxtb	r2, r2
 800894a:	701a      	strb	r2, [r3, #0]
}
 800894c:	bf00      	nop
 800894e:	370c      	adds	r7, #12
 8008950:	46bd      	mov	sp, r7
 8008952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008956:	4770      	bx	lr

08008958 <st_qword>:

#if _FS_EXFAT
static
void st_qword (BYTE* ptr, QWORD val)	/* Store an 8-byte word in little-endian */
{
 8008958:	b480      	push	{r7}
 800895a:	b085      	sub	sp, #20
 800895c:	af00      	add	r7, sp, #0
 800895e:	60f8      	str	r0, [r7, #12]
 8008960:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	1c5a      	adds	r2, r3, #1
 8008968:	60fa      	str	r2, [r7, #12]
 800896a:	783a      	ldrb	r2, [r7, #0]
 800896c:	701a      	strb	r2, [r3, #0]
 800896e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008972:	f04f 0200 	mov.w	r2, #0
 8008976:	f04f 0300 	mov.w	r3, #0
 800897a:	0a02      	lsrs	r2, r0, #8
 800897c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8008980:	0a0b      	lsrs	r3, r1, #8
 8008982:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	1c5a      	adds	r2, r3, #1
 800898a:	60fa      	str	r2, [r7, #12]
 800898c:	783a      	ldrb	r2, [r7, #0]
 800898e:	701a      	strb	r2, [r3, #0]
 8008990:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008994:	f04f 0200 	mov.w	r2, #0
 8008998:	f04f 0300 	mov.w	r3, #0
 800899c:	0a02      	lsrs	r2, r0, #8
 800899e:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80089a2:	0a0b      	lsrs	r3, r1, #8
 80089a4:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	1c5a      	adds	r2, r3, #1
 80089ac:	60fa      	str	r2, [r7, #12]
 80089ae:	783a      	ldrb	r2, [r7, #0]
 80089b0:	701a      	strb	r2, [r3, #0]
 80089b2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80089b6:	f04f 0200 	mov.w	r2, #0
 80089ba:	f04f 0300 	mov.w	r3, #0
 80089be:	0a02      	lsrs	r2, r0, #8
 80089c0:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80089c4:	0a0b      	lsrs	r3, r1, #8
 80089c6:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	1c5a      	adds	r2, r3, #1
 80089ce:	60fa      	str	r2, [r7, #12]
 80089d0:	783a      	ldrb	r2, [r7, #0]
 80089d2:	701a      	strb	r2, [r3, #0]
 80089d4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80089d8:	f04f 0200 	mov.w	r2, #0
 80089dc:	f04f 0300 	mov.w	r3, #0
 80089e0:	0a02      	lsrs	r2, r0, #8
 80089e2:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80089e6:	0a0b      	lsrs	r3, r1, #8
 80089e8:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	1c5a      	adds	r2, r3, #1
 80089f0:	60fa      	str	r2, [r7, #12]
 80089f2:	783a      	ldrb	r2, [r7, #0]
 80089f4:	701a      	strb	r2, [r3, #0]
 80089f6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80089fa:	f04f 0200 	mov.w	r2, #0
 80089fe:	f04f 0300 	mov.w	r3, #0
 8008a02:	0a02      	lsrs	r2, r0, #8
 8008a04:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8008a08:	0a0b      	lsrs	r3, r1, #8
 8008a0a:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	1c5a      	adds	r2, r3, #1
 8008a12:	60fa      	str	r2, [r7, #12]
 8008a14:	783a      	ldrb	r2, [r7, #0]
 8008a16:	701a      	strb	r2, [r3, #0]
 8008a18:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008a1c:	f04f 0200 	mov.w	r2, #0
 8008a20:	f04f 0300 	mov.w	r3, #0
 8008a24:	0a02      	lsrs	r2, r0, #8
 8008a26:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8008a2a:	0a0b      	lsrs	r3, r1, #8
 8008a2c:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	1c5a      	adds	r2, r3, #1
 8008a34:	60fa      	str	r2, [r7, #12]
 8008a36:	783a      	ldrb	r2, [r7, #0]
 8008a38:	701a      	strb	r2, [r3, #0]
 8008a3a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008a3e:	f04f 0200 	mov.w	r2, #0
 8008a42:	f04f 0300 	mov.w	r3, #0
 8008a46:	0a02      	lsrs	r2, r0, #8
 8008a48:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8008a4c:	0a0b      	lsrs	r3, r1, #8
 8008a4e:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val;
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	1c5a      	adds	r2, r3, #1
 8008a56:	60fa      	str	r2, [r7, #12]
 8008a58:	783a      	ldrb	r2, [r7, #0]
 8008a5a:	701a      	strb	r2, [r3, #0]
}
 8008a5c:	bf00      	nop
 8008a5e:	3714      	adds	r7, #20
 8008a60:	46bd      	mov	sp, r7
 8008a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a66:	4770      	bx	lr

08008a68 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8008a68:	b480      	push	{r7}
 8008a6a:	b087      	sub	sp, #28
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	60f8      	str	r0, [r7, #12]
 8008a70:	60b9      	str	r1, [r7, #8]
 8008a72:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8008a78:	68bb      	ldr	r3, [r7, #8]
 8008a7a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d00d      	beq.n	8008a9e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8008a82:	693a      	ldr	r2, [r7, #16]
 8008a84:	1c53      	adds	r3, r2, #1
 8008a86:	613b      	str	r3, [r7, #16]
 8008a88:	697b      	ldr	r3, [r7, #20]
 8008a8a:	1c59      	adds	r1, r3, #1
 8008a8c:	6179      	str	r1, [r7, #20]
 8008a8e:	7812      	ldrb	r2, [r2, #0]
 8008a90:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	3b01      	subs	r3, #1
 8008a96:	607b      	str	r3, [r7, #4]
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d1f1      	bne.n	8008a82 <mem_cpy+0x1a>
	}
}
 8008a9e:	bf00      	nop
 8008aa0:	371c      	adds	r7, #28
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa8:	4770      	bx	lr

08008aaa <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8008aaa:	b480      	push	{r7}
 8008aac:	b087      	sub	sp, #28
 8008aae:	af00      	add	r7, sp, #0
 8008ab0:	60f8      	str	r0, [r7, #12]
 8008ab2:	60b9      	str	r1, [r7, #8]
 8008ab4:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8008aba:	697b      	ldr	r3, [r7, #20]
 8008abc:	1c5a      	adds	r2, r3, #1
 8008abe:	617a      	str	r2, [r7, #20]
 8008ac0:	68ba      	ldr	r2, [r7, #8]
 8008ac2:	b2d2      	uxtb	r2, r2
 8008ac4:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	3b01      	subs	r3, #1
 8008aca:	607b      	str	r3, [r7, #4]
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d1f3      	bne.n	8008aba <mem_set+0x10>
}
 8008ad2:	bf00      	nop
 8008ad4:	bf00      	nop
 8008ad6:	371c      	adds	r7, #28
 8008ad8:	46bd      	mov	sp, r7
 8008ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ade:	4770      	bx	lr

08008ae0 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8008ae0:	b480      	push	{r7}
 8008ae2:	b089      	sub	sp, #36	@ 0x24
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	60f8      	str	r0, [r7, #12]
 8008ae8:	60b9      	str	r1, [r7, #8]
 8008aea:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	61fb      	str	r3, [r7, #28]
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8008af4:	2300      	movs	r3, #0
 8008af6:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8008af8:	69fb      	ldr	r3, [r7, #28]
 8008afa:	1c5a      	adds	r2, r3, #1
 8008afc:	61fa      	str	r2, [r7, #28]
 8008afe:	781b      	ldrb	r3, [r3, #0]
 8008b00:	4619      	mov	r1, r3
 8008b02:	69bb      	ldr	r3, [r7, #24]
 8008b04:	1c5a      	adds	r2, r3, #1
 8008b06:	61ba      	str	r2, [r7, #24]
 8008b08:	781b      	ldrb	r3, [r3, #0]
 8008b0a:	1acb      	subs	r3, r1, r3
 8008b0c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	3b01      	subs	r3, #1
 8008b12:	607b      	str	r3, [r7, #4]
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d002      	beq.n	8008b20 <mem_cmp+0x40>
 8008b1a:	697b      	ldr	r3, [r7, #20]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d0eb      	beq.n	8008af8 <mem_cmp+0x18>

	return r;
 8008b20:	697b      	ldr	r3, [r7, #20]
}
 8008b22:	4618      	mov	r0, r3
 8008b24:	3724      	adds	r7, #36	@ 0x24
 8008b26:	46bd      	mov	sp, r7
 8008b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2c:	4770      	bx	lr

08008b2e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8008b2e:	b480      	push	{r7}
 8008b30:	b083      	sub	sp, #12
 8008b32:	af00      	add	r7, sp, #0
 8008b34:	6078      	str	r0, [r7, #4]
 8008b36:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8008b38:	e002      	b.n	8008b40 <chk_chr+0x12>
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	3301      	adds	r3, #1
 8008b3e:	607b      	str	r3, [r7, #4]
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	781b      	ldrb	r3, [r3, #0]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d005      	beq.n	8008b54 <chk_chr+0x26>
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	781b      	ldrb	r3, [r3, #0]
 8008b4c:	461a      	mov	r2, r3
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	4293      	cmp	r3, r2
 8008b52:	d1f2      	bne.n	8008b3a <chk_chr+0xc>
	return *str;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	781b      	ldrb	r3, [r3, #0]
}
 8008b58:	4618      	mov	r0, r3
 8008b5a:	370c      	adds	r7, #12
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b62:	4770      	bx	lr

08008b64 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008b64:	b480      	push	{r7}
 8008b66:	b085      	sub	sp, #20
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]
 8008b6c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008b6e:	2300      	movs	r3, #0
 8008b70:	60bb      	str	r3, [r7, #8]
 8008b72:	68bb      	ldr	r3, [r7, #8]
 8008b74:	60fb      	str	r3, [r7, #12]
 8008b76:	e029      	b.n	8008bcc <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8008b78:	4a27      	ldr	r2, [pc, #156]	@ (8008c18 <chk_lock+0xb4>)
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	011b      	lsls	r3, r3, #4
 8008b7e:	4413      	add	r3, r2
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d01d      	beq.n	8008bc2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008b86:	4a24      	ldr	r2, [pc, #144]	@ (8008c18 <chk_lock+0xb4>)
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	011b      	lsls	r3, r3, #4
 8008b8c:	4413      	add	r3, r2
 8008b8e:	681a      	ldr	r2, [r3, #0]
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	429a      	cmp	r2, r3
 8008b96:	d116      	bne.n	8008bc6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8008b98:	4a1f      	ldr	r2, [pc, #124]	@ (8008c18 <chk_lock+0xb4>)
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	011b      	lsls	r3, r3, #4
 8008b9e:	4413      	add	r3, r2
 8008ba0:	3304      	adds	r3, #4
 8008ba2:	681a      	ldr	r2, [r3, #0]
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008ba8:	429a      	cmp	r2, r3
 8008baa:	d10c      	bne.n	8008bc6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008bac:	4a1a      	ldr	r2, [pc, #104]	@ (8008c18 <chk_lock+0xb4>)
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	011b      	lsls	r3, r3, #4
 8008bb2:	4413      	add	r3, r2
 8008bb4:	3308      	adds	r3, #8
 8008bb6:	681a      	ldr	r2, [r3, #0]
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
				Files[i].clu == dp->obj.sclust &&
 8008bbc:	429a      	cmp	r2, r3
 8008bbe:	d102      	bne.n	8008bc6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008bc0:	e007      	b.n	8008bd2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	3301      	adds	r3, #1
 8008bca:	60fb      	str	r3, [r7, #12]
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	2b01      	cmp	r3, #1
 8008bd0:	d9d2      	bls.n	8008b78 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	2b02      	cmp	r3, #2
 8008bd6:	d109      	bne.n	8008bec <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8008bd8:	68bb      	ldr	r3, [r7, #8]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d102      	bne.n	8008be4 <chk_lock+0x80>
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	2b02      	cmp	r3, #2
 8008be2:	d101      	bne.n	8008be8 <chk_lock+0x84>
 8008be4:	2300      	movs	r3, #0
 8008be6:	e010      	b.n	8008c0a <chk_lock+0xa6>
 8008be8:	2312      	movs	r3, #18
 8008bea:	e00e      	b.n	8008c0a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8008bec:	683b      	ldr	r3, [r7, #0]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d108      	bne.n	8008c04 <chk_lock+0xa0>
 8008bf2:	4a09      	ldr	r2, [pc, #36]	@ (8008c18 <chk_lock+0xb4>)
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	011b      	lsls	r3, r3, #4
 8008bf8:	4413      	add	r3, r2
 8008bfa:	330c      	adds	r3, #12
 8008bfc:	881b      	ldrh	r3, [r3, #0]
 8008bfe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c02:	d101      	bne.n	8008c08 <chk_lock+0xa4>
 8008c04:	2310      	movs	r3, #16
 8008c06:	e000      	b.n	8008c0a <chk_lock+0xa6>
 8008c08:	2300      	movs	r3, #0
}
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	3714      	adds	r7, #20
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c14:	4770      	bx	lr
 8008c16:	bf00      	nop
 8008c18:	20002cc0 	.word	0x20002cc0

08008c1c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8008c1c:	b480      	push	{r7}
 8008c1e:	b083      	sub	sp, #12
 8008c20:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008c22:	2300      	movs	r3, #0
 8008c24:	607b      	str	r3, [r7, #4]
 8008c26:	e002      	b.n	8008c2e <enq_lock+0x12>
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	3301      	adds	r3, #1
 8008c2c:	607b      	str	r3, [r7, #4]
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	2b01      	cmp	r3, #1
 8008c32:	d806      	bhi.n	8008c42 <enq_lock+0x26>
 8008c34:	4a09      	ldr	r2, [pc, #36]	@ (8008c5c <enq_lock+0x40>)
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	011b      	lsls	r3, r3, #4
 8008c3a:	4413      	add	r3, r2
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d1f2      	bne.n	8008c28 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2b02      	cmp	r3, #2
 8008c46:	bf14      	ite	ne
 8008c48:	2301      	movne	r3, #1
 8008c4a:	2300      	moveq	r3, #0
 8008c4c:	b2db      	uxtb	r3, r3
}
 8008c4e:	4618      	mov	r0, r3
 8008c50:	370c      	adds	r7, #12
 8008c52:	46bd      	mov	sp, r7
 8008c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c58:	4770      	bx	lr
 8008c5a:	bf00      	nop
 8008c5c:	20002cc0 	.word	0x20002cc0

08008c60 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008c60:	b480      	push	{r7}
 8008c62:	b085      	sub	sp, #20
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
 8008c68:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	60fb      	str	r3, [r7, #12]
 8008c6e:	e01f      	b.n	8008cb0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8008c70:	4a41      	ldr	r2, [pc, #260]	@ (8008d78 <inc_lock+0x118>)
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	011b      	lsls	r3, r3, #4
 8008c76:	4413      	add	r3, r2
 8008c78:	681a      	ldr	r2, [r3, #0]
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	429a      	cmp	r2, r3
 8008c80:	d113      	bne.n	8008caa <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8008c82:	4a3d      	ldr	r2, [pc, #244]	@ (8008d78 <inc_lock+0x118>)
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	011b      	lsls	r3, r3, #4
 8008c88:	4413      	add	r3, r2
 8008c8a:	3304      	adds	r3, #4
 8008c8c:	681a      	ldr	r2, [r3, #0]
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8008c92:	429a      	cmp	r2, r3
 8008c94:	d109      	bne.n	8008caa <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8008c96:	4a38      	ldr	r2, [pc, #224]	@ (8008d78 <inc_lock+0x118>)
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	011b      	lsls	r3, r3, #4
 8008c9c:	4413      	add	r3, r2
 8008c9e:	3308      	adds	r3, #8
 8008ca0:	681a      	ldr	r2, [r3, #0]
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
			Files[i].clu == dp->obj.sclust &&
 8008ca6:	429a      	cmp	r2, r3
 8008ca8:	d006      	beq.n	8008cb8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	3301      	adds	r3, #1
 8008cae:	60fb      	str	r3, [r7, #12]
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	2b01      	cmp	r3, #1
 8008cb4:	d9dc      	bls.n	8008c70 <inc_lock+0x10>
 8008cb6:	e000      	b.n	8008cba <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8008cb8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	2b02      	cmp	r3, #2
 8008cbe:	d132      	bne.n	8008d26 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	60fb      	str	r3, [r7, #12]
 8008cc4:	e002      	b.n	8008ccc <inc_lock+0x6c>
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	3301      	adds	r3, #1
 8008cca:	60fb      	str	r3, [r7, #12]
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	2b01      	cmp	r3, #1
 8008cd0:	d806      	bhi.n	8008ce0 <inc_lock+0x80>
 8008cd2:	4a29      	ldr	r2, [pc, #164]	@ (8008d78 <inc_lock+0x118>)
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	011b      	lsls	r3, r3, #4
 8008cd8:	4413      	add	r3, r2
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d1f2      	bne.n	8008cc6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	2b02      	cmp	r3, #2
 8008ce4:	d101      	bne.n	8008cea <inc_lock+0x8a>
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	e040      	b.n	8008d6c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681a      	ldr	r2, [r3, #0]
 8008cee:	4922      	ldr	r1, [pc, #136]	@ (8008d78 <inc_lock+0x118>)
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	011b      	lsls	r3, r3, #4
 8008cf4:	440b      	add	r3, r1
 8008cf6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	689a      	ldr	r2, [r3, #8]
 8008cfc:	491e      	ldr	r1, [pc, #120]	@ (8008d78 <inc_lock+0x118>)
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	011b      	lsls	r3, r3, #4
 8008d02:	440b      	add	r3, r1
 8008d04:	3304      	adds	r3, #4
 8008d06:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008d0c:	491a      	ldr	r1, [pc, #104]	@ (8008d78 <inc_lock+0x118>)
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	011b      	lsls	r3, r3, #4
 8008d12:	440b      	add	r3, r1
 8008d14:	3308      	adds	r3, #8
 8008d16:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8008d18:	4a17      	ldr	r2, [pc, #92]	@ (8008d78 <inc_lock+0x118>)
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	011b      	lsls	r3, r3, #4
 8008d1e:	4413      	add	r3, r2
 8008d20:	330c      	adds	r3, #12
 8008d22:	2200      	movs	r2, #0
 8008d24:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d009      	beq.n	8008d40 <inc_lock+0xe0>
 8008d2c:	4a12      	ldr	r2, [pc, #72]	@ (8008d78 <inc_lock+0x118>)
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	011b      	lsls	r3, r3, #4
 8008d32:	4413      	add	r3, r2
 8008d34:	330c      	adds	r3, #12
 8008d36:	881b      	ldrh	r3, [r3, #0]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d001      	beq.n	8008d40 <inc_lock+0xe0>
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	e015      	b.n	8008d6c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d108      	bne.n	8008d58 <inc_lock+0xf8>
 8008d46:	4a0c      	ldr	r2, [pc, #48]	@ (8008d78 <inc_lock+0x118>)
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	011b      	lsls	r3, r3, #4
 8008d4c:	4413      	add	r3, r2
 8008d4e:	330c      	adds	r3, #12
 8008d50:	881b      	ldrh	r3, [r3, #0]
 8008d52:	3301      	adds	r3, #1
 8008d54:	b29a      	uxth	r2, r3
 8008d56:	e001      	b.n	8008d5c <inc_lock+0xfc>
 8008d58:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008d5c:	4906      	ldr	r1, [pc, #24]	@ (8008d78 <inc_lock+0x118>)
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	011b      	lsls	r3, r3, #4
 8008d62:	440b      	add	r3, r1
 8008d64:	330c      	adds	r3, #12
 8008d66:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	3301      	adds	r3, #1
}
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	3714      	adds	r7, #20
 8008d70:	46bd      	mov	sp, r7
 8008d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d76:	4770      	bx	lr
 8008d78:	20002cc0 	.word	0x20002cc0

08008d7c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8008d7c:	b480      	push	{r7}
 8008d7e:	b085      	sub	sp, #20
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	3b01      	subs	r3, #1
 8008d88:	607b      	str	r3, [r7, #4]
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	2b01      	cmp	r3, #1
 8008d8e:	d825      	bhi.n	8008ddc <dec_lock+0x60>
		n = Files[i].ctr;
 8008d90:	4a17      	ldr	r2, [pc, #92]	@ (8008df0 <dec_lock+0x74>)
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	011b      	lsls	r3, r3, #4
 8008d96:	4413      	add	r3, r2
 8008d98:	330c      	adds	r3, #12
 8008d9a:	881b      	ldrh	r3, [r3, #0]
 8008d9c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8008d9e:	89fb      	ldrh	r3, [r7, #14]
 8008da0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008da4:	d101      	bne.n	8008daa <dec_lock+0x2e>
 8008da6:	2300      	movs	r3, #0
 8008da8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8008daa:	89fb      	ldrh	r3, [r7, #14]
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d002      	beq.n	8008db6 <dec_lock+0x3a>
 8008db0:	89fb      	ldrh	r3, [r7, #14]
 8008db2:	3b01      	subs	r3, #1
 8008db4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8008db6:	4a0e      	ldr	r2, [pc, #56]	@ (8008df0 <dec_lock+0x74>)
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	011b      	lsls	r3, r3, #4
 8008dbc:	4413      	add	r3, r2
 8008dbe:	330c      	adds	r3, #12
 8008dc0:	89fa      	ldrh	r2, [r7, #14]
 8008dc2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8008dc4:	89fb      	ldrh	r3, [r7, #14]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d105      	bne.n	8008dd6 <dec_lock+0x5a>
 8008dca:	4a09      	ldr	r2, [pc, #36]	@ (8008df0 <dec_lock+0x74>)
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	011b      	lsls	r3, r3, #4
 8008dd0:	4413      	add	r3, r2
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	737b      	strb	r3, [r7, #13]
 8008dda:	e001      	b.n	8008de0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8008ddc:	2302      	movs	r3, #2
 8008dde:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8008de0:	7b7b      	ldrb	r3, [r7, #13]
}
 8008de2:	4618      	mov	r0, r3
 8008de4:	3714      	adds	r7, #20
 8008de6:	46bd      	mov	sp, r7
 8008de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dec:	4770      	bx	lr
 8008dee:	bf00      	nop
 8008df0:	20002cc0 	.word	0x20002cc0

08008df4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8008df4:	b480      	push	{r7}
 8008df6:	b085      	sub	sp, #20
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	60fb      	str	r3, [r7, #12]
 8008e00:	e010      	b.n	8008e24 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008e02:	4a0d      	ldr	r2, [pc, #52]	@ (8008e38 <clear_lock+0x44>)
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	011b      	lsls	r3, r3, #4
 8008e08:	4413      	add	r3, r2
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	687a      	ldr	r2, [r7, #4]
 8008e0e:	429a      	cmp	r2, r3
 8008e10:	d105      	bne.n	8008e1e <clear_lock+0x2a>
 8008e12:	4a09      	ldr	r2, [pc, #36]	@ (8008e38 <clear_lock+0x44>)
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	011b      	lsls	r3, r3, #4
 8008e18:	4413      	add	r3, r2
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	3301      	adds	r3, #1
 8008e22:	60fb      	str	r3, [r7, #12]
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	2b01      	cmp	r3, #1
 8008e28:	d9eb      	bls.n	8008e02 <clear_lock+0xe>
	}
}
 8008e2a:	bf00      	nop
 8008e2c:	bf00      	nop
 8008e2e:	3714      	adds	r7, #20
 8008e30:	46bd      	mov	sp, r7
 8008e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e36:	4770      	bx	lr
 8008e38:	20002cc0 	.word	0x20002cc0

08008e3c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	b086      	sub	sp, #24
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8008e44:	2300      	movs	r3, #0
 8008e46:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	78db      	ldrb	r3, [r3, #3]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d034      	beq.n	8008eba <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e54:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	7858      	ldrb	r0, [r3, #1]
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8008e60:	2301      	movs	r3, #1
 8008e62:	697a      	ldr	r2, [r7, #20]
 8008e64:	f7ff fbdc 	bl	8008620 <disk_write>
 8008e68:	4603      	mov	r3, r0
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d002      	beq.n	8008e74 <sync_window+0x38>
			res = FR_DISK_ERR;
 8008e6e:	2301      	movs	r3, #1
 8008e70:	73fb      	strb	r3, [r7, #15]
 8008e72:	e022      	b.n	8008eba <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	2200      	movs	r2, #0
 8008e78:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e7e:	697a      	ldr	r2, [r7, #20]
 8008e80:	1ad2      	subs	r2, r2, r3
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	6a1b      	ldr	r3, [r3, #32]
 8008e86:	429a      	cmp	r2, r3
 8008e88:	d217      	bcs.n	8008eba <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	789b      	ldrb	r3, [r3, #2]
 8008e8e:	613b      	str	r3, [r7, #16]
 8008e90:	e010      	b.n	8008eb4 <sync_window+0x78>
					wsect += fs->fsize;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	6a1b      	ldr	r3, [r3, #32]
 8008e96:	697a      	ldr	r2, [r7, #20]
 8008e98:	4413      	add	r3, r2
 8008e9a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	7858      	ldrb	r0, [r3, #1]
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	697a      	ldr	r2, [r7, #20]
 8008eaa:	f7ff fbb9 	bl	8008620 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008eae:	693b      	ldr	r3, [r7, #16]
 8008eb0:	3b01      	subs	r3, #1
 8008eb2:	613b      	str	r3, [r7, #16]
 8008eb4:	693b      	ldr	r3, [r7, #16]
 8008eb6:	2b01      	cmp	r3, #1
 8008eb8:	d8eb      	bhi.n	8008e92 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8008eba:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	3718      	adds	r7, #24
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	bd80      	pop	{r7, pc}

08008ec4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b084      	sub	sp, #16
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
 8008ecc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8008ece:	2300      	movs	r3, #0
 8008ed0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ed6:	683a      	ldr	r2, [r7, #0]
 8008ed8:	429a      	cmp	r2, r3
 8008eda:	d01b      	beq.n	8008f14 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8008edc:	6878      	ldr	r0, [r7, #4]
 8008ede:	f7ff ffad 	bl	8008e3c <sync_window>
 8008ee2:	4603      	mov	r3, r0
 8008ee4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8008ee6:	7bfb      	ldrb	r3, [r7, #15]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d113      	bne.n	8008f14 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	7858      	ldrb	r0, [r3, #1]
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8008ef6:	2301      	movs	r3, #1
 8008ef8:	683a      	ldr	r2, [r7, #0]
 8008efa:	f7ff fb71 	bl	80085e0 <disk_read>
 8008efe:	4603      	mov	r3, r0
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d004      	beq.n	8008f0e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8008f04:	f04f 33ff 	mov.w	r3, #4294967295
 8008f08:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8008f0a:	2301      	movs	r3, #1
 8008f0c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	683a      	ldr	r2, [r7, #0]
 8008f12:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 8008f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f16:	4618      	mov	r0, r3
 8008f18:	3710      	adds	r7, #16
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bd80      	pop	{r7, pc}
	...

08008f20 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b084      	sub	sp, #16
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8008f28:	6878      	ldr	r0, [r7, #4]
 8008f2a:	f7ff ff87 	bl	8008e3c <sync_window>
 8008f2e:	4603      	mov	r3, r0
 8008f30:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8008f32:	7bfb      	ldrb	r3, [r7, #15]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d158      	bne.n	8008fea <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	781b      	ldrb	r3, [r3, #0]
 8008f3c:	2b03      	cmp	r3, #3
 8008f3e:	d148      	bne.n	8008fd2 <sync_fs+0xb2>
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	791b      	ldrb	r3, [r3, #4]
 8008f44:	2b01      	cmp	r3, #1
 8008f46:	d144      	bne.n	8008fd2 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	3338      	adds	r3, #56	@ 0x38
 8008f4c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008f50:	2100      	movs	r1, #0
 8008f52:	4618      	mov	r0, r3
 8008f54:	f7ff fda9 	bl	8008aaa <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	3338      	adds	r3, #56	@ 0x38
 8008f5c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008f60:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8008f64:	4618      	mov	r0, r3
 8008f66:	f7ff fcb0 	bl	80088ca <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	3338      	adds	r3, #56	@ 0x38
 8008f6e:	4921      	ldr	r1, [pc, #132]	@ (8008ff4 <sync_fs+0xd4>)
 8008f70:	4618      	mov	r0, r3
 8008f72:	f7ff fcc5 	bl	8008900 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	3338      	adds	r3, #56	@ 0x38
 8008f7a:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8008f7e:	491e      	ldr	r1, [pc, #120]	@ (8008ff8 <sync_fs+0xd8>)
 8008f80:	4618      	mov	r0, r3
 8008f82:	f7ff fcbd 	bl	8008900 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	3338      	adds	r3, #56	@ 0x38
 8008f8a:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	699b      	ldr	r3, [r3, #24]
 8008f92:	4619      	mov	r1, r3
 8008f94:	4610      	mov	r0, r2
 8008f96:	f7ff fcb3 	bl	8008900 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	3338      	adds	r3, #56	@ 0x38
 8008f9e:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	695b      	ldr	r3, [r3, #20]
 8008fa6:	4619      	mov	r1, r3
 8008fa8:	4610      	mov	r0, r2
 8008faa:	f7ff fca9 	bl	8008900 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fb2:	1c5a      	adds	r2, r3, #1
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	7858      	ldrb	r0, [r3, #1]
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008fc6:	2301      	movs	r3, #1
 8008fc8:	f7ff fb2a 	bl	8008620 <disk_write>
			fs->fsi_flag = 0;
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	2200      	movs	r2, #0
 8008fd0:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	785b      	ldrb	r3, [r3, #1]
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	2100      	movs	r1, #0
 8008fda:	4618      	mov	r0, r3
 8008fdc:	f7ff fb40 	bl	8008660 <disk_ioctl>
 8008fe0:	4603      	mov	r3, r0
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d001      	beq.n	8008fea <sync_fs+0xca>
 8008fe6:	2301      	movs	r3, #1
 8008fe8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8008fea:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fec:	4618      	mov	r0, r3
 8008fee:	3710      	adds	r7, #16
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	bd80      	pop	{r7, pc}
 8008ff4:	41615252 	.word	0x41615252
 8008ff8:	61417272 	.word	0x61417272

08008ffc <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8008ffc:	b480      	push	{r7}
 8008ffe:	b083      	sub	sp, #12
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
 8009004:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	3b02      	subs	r3, #2
 800900a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	69db      	ldr	r3, [r3, #28]
 8009010:	3b02      	subs	r3, #2
 8009012:	683a      	ldr	r2, [r7, #0]
 8009014:	429a      	cmp	r2, r3
 8009016:	d301      	bcc.n	800901c <clust2sect+0x20>
 8009018:	2300      	movs	r3, #0
 800901a:	e008      	b.n	800902e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	895b      	ldrh	r3, [r3, #10]
 8009020:	461a      	mov	r2, r3
 8009022:	683b      	ldr	r3, [r7, #0]
 8009024:	fb03 f202 	mul.w	r2, r3, r2
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800902c:	4413      	add	r3, r2
}
 800902e:	4618      	mov	r0, r3
 8009030:	370c      	adds	r7, #12
 8009032:	46bd      	mov	sp, r7
 8009034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009038:	4770      	bx	lr
	...

0800903c <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b088      	sub	sp, #32
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
 8009044:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8009046:	6879      	ldr	r1, [r7, #4]
 8009048:	6809      	ldr	r1, [r1, #0]
 800904a:	61b9      	str	r1, [r7, #24]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800904c:	6839      	ldr	r1, [r7, #0]
 800904e:	2901      	cmp	r1, #1
 8009050:	d904      	bls.n	800905c <get_fat+0x20>
 8009052:	69b9      	ldr	r1, [r7, #24]
 8009054:	69c9      	ldr	r1, [r1, #28]
 8009056:	6838      	ldr	r0, [r7, #0]
 8009058:	4288      	cmp	r0, r1
 800905a:	d302      	bcc.n	8009062 <get_fat+0x26>
		val = 1;	/* Internal error */
 800905c:	2301      	movs	r3, #1
 800905e:	61fb      	str	r3, [r7, #28]
 8009060:	e100      	b.n	8009264 <get_fat+0x228>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8009062:	f04f 31ff 	mov.w	r1, #4294967295
 8009066:	61f9      	str	r1, [r7, #28]

		switch (fs->fs_type) {
 8009068:	69b9      	ldr	r1, [r7, #24]
 800906a:	7809      	ldrb	r1, [r1, #0]
 800906c:	3901      	subs	r1, #1
 800906e:	2903      	cmp	r1, #3
 8009070:	f200 80ec 	bhi.w	800924c <get_fat+0x210>
 8009074:	a001      	add	r0, pc, #4	@ (adr r0, 800907c <get_fat+0x40>)
 8009076:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800907a:	bf00      	nop
 800907c:	0800908d 	.word	0x0800908d
 8009080:	08009113 	.word	0x08009113
 8009084:	08009149 	.word	0x08009149
 8009088:	08009181 	.word	0x08009181
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	60fb      	str	r3, [r7, #12]
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	085b      	lsrs	r3, r3, #1
 8009094:	68fa      	ldr	r2, [r7, #12]
 8009096:	4413      	add	r3, r2
 8009098:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800909a:	69bb      	ldr	r3, [r7, #24]
 800909c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	0a5b      	lsrs	r3, r3, #9
 80090a2:	4413      	add	r3, r2
 80090a4:	4619      	mov	r1, r3
 80090a6:	69b8      	ldr	r0, [r7, #24]
 80090a8:	f7ff ff0c 	bl	8008ec4 <move_window>
 80090ac:	4603      	mov	r3, r0
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	f040 80cf 	bne.w	8009252 <get_fat+0x216>
			wc = fs->win[bc++ % SS(fs)];
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	1c5a      	adds	r2, r3, #1
 80090b8:	60fa      	str	r2, [r7, #12]
 80090ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090be:	69ba      	ldr	r2, [r7, #24]
 80090c0:	4413      	add	r3, r2
 80090c2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80090c6:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80090c8:	69bb      	ldr	r3, [r7, #24]
 80090ca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	0a5b      	lsrs	r3, r3, #9
 80090d0:	4413      	add	r3, r2
 80090d2:	4619      	mov	r1, r3
 80090d4:	69b8      	ldr	r0, [r7, #24]
 80090d6:	f7ff fef5 	bl	8008ec4 <move_window>
 80090da:	4603      	mov	r3, r0
 80090dc:	2b00      	cmp	r3, #0
 80090de:	f040 80ba 	bne.w	8009256 <get_fat+0x21a>
			wc |= fs->win[bc % SS(fs)] << 8;
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090e8:	69ba      	ldr	r2, [r7, #24]
 80090ea:	4413      	add	r3, r2
 80090ec:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80090f0:	021b      	lsls	r3, r3, #8
 80090f2:	68ba      	ldr	r2, [r7, #8]
 80090f4:	4313      	orrs	r3, r2
 80090f6:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80090f8:	683b      	ldr	r3, [r7, #0]
 80090fa:	f003 0301 	and.w	r3, r3, #1
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d002      	beq.n	8009108 <get_fat+0xcc>
 8009102:	68bb      	ldr	r3, [r7, #8]
 8009104:	091b      	lsrs	r3, r3, #4
 8009106:	e002      	b.n	800910e <get_fat+0xd2>
 8009108:	68bb      	ldr	r3, [r7, #8]
 800910a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800910e:	61fb      	str	r3, [r7, #28]
			break;
 8009110:	e0a8      	b.n	8009264 <get_fat+0x228>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8009112:	69bb      	ldr	r3, [r7, #24]
 8009114:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009116:	683b      	ldr	r3, [r7, #0]
 8009118:	0a1b      	lsrs	r3, r3, #8
 800911a:	4413      	add	r3, r2
 800911c:	4619      	mov	r1, r3
 800911e:	69b8      	ldr	r0, [r7, #24]
 8009120:	f7ff fed0 	bl	8008ec4 <move_window>
 8009124:	4603      	mov	r3, r0
 8009126:	2b00      	cmp	r3, #0
 8009128:	f040 8097 	bne.w	800925a <get_fat+0x21e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800912c:	69bb      	ldr	r3, [r7, #24]
 800912e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	005b      	lsls	r3, r3, #1
 8009136:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800913a:	4413      	add	r3, r2
 800913c:	4618      	mov	r0, r3
 800913e:	f7ff faad 	bl	800869c <ld_word>
 8009142:	4603      	mov	r3, r0
 8009144:	61fb      	str	r3, [r7, #28]
			break;
 8009146:	e08d      	b.n	8009264 <get_fat+0x228>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009148:	69bb      	ldr	r3, [r7, #24]
 800914a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800914c:	683b      	ldr	r3, [r7, #0]
 800914e:	09db      	lsrs	r3, r3, #7
 8009150:	4413      	add	r3, r2
 8009152:	4619      	mov	r1, r3
 8009154:	69b8      	ldr	r0, [r7, #24]
 8009156:	f7ff feb5 	bl	8008ec4 <move_window>
 800915a:	4603      	mov	r3, r0
 800915c:	2b00      	cmp	r3, #0
 800915e:	d17e      	bne.n	800925e <get_fat+0x222>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8009160:	69bb      	ldr	r3, [r7, #24]
 8009162:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009166:	683b      	ldr	r3, [r7, #0]
 8009168:	009b      	lsls	r3, r3, #2
 800916a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800916e:	4413      	add	r3, r2
 8009170:	4618      	mov	r0, r3
 8009172:	f7ff faac 	bl	80086ce <ld_dword>
 8009176:	4603      	mov	r3, r0
 8009178:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800917c:	61fb      	str	r3, [r7, #28]
			break;
 800917e:	e071      	b.n	8009264 <get_fat+0x228>
#if _FS_EXFAT
		case FS_EXFAT :
			if (obj->objsize) {
 8009180:	6879      	ldr	r1, [r7, #4]
 8009182:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 8009186:	4301      	orrs	r1, r0
 8009188:	d060      	beq.n	800924c <get_fat+0x210>
				DWORD cofs = clst - obj->sclust;	/* Offset from start cluster */
 800918a:	6879      	ldr	r1, [r7, #4]
 800918c:	6889      	ldr	r1, [r1, #8]
 800918e:	6838      	ldr	r0, [r7, #0]
 8009190:	1a41      	subs	r1, r0, r1
 8009192:	6179      	str	r1, [r7, #20]
				DWORD clen = (DWORD)((obj->objsize - 1) / SS(fs)) / fs->csize;	/* Number of clusters - 1 */
 8009194:	6879      	ldr	r1, [r7, #4]
 8009196:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 800919a:	1e42      	subs	r2, r0, #1
 800919c:	f141 33ff 	adc.w	r3, r1, #4294967295
 80091a0:	f04f 0000 	mov.w	r0, #0
 80091a4:	f04f 0100 	mov.w	r1, #0
 80091a8:	0a50      	lsrs	r0, r2, #9
 80091aa:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 80091ae:	0a59      	lsrs	r1, r3, #9
 80091b0:	4602      	mov	r2, r0
 80091b2:	69bb      	ldr	r3, [r7, #24]
 80091b4:	895b      	ldrh	r3, [r3, #10]
 80091b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80091ba:	613b      	str	r3, [r7, #16]

				if (obj->stat == 2) {	/* Is there no valid chain on the FAT? */
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	79db      	ldrb	r3, [r3, #7]
 80091c0:	2b02      	cmp	r3, #2
 80091c2:	d10e      	bne.n	80091e2 <get_fat+0x1a6>
					if (cofs <= clen) {
 80091c4:	697a      	ldr	r2, [r7, #20]
 80091c6:	693b      	ldr	r3, [r7, #16]
 80091c8:	429a      	cmp	r2, r3
 80091ca:	d80a      	bhi.n	80091e2 <get_fat+0x1a6>
						val = (cofs == clen) ? 0x7FFFFFFF : clst + 1;	/* Generate the value */
 80091cc:	697a      	ldr	r2, [r7, #20]
 80091ce:	693b      	ldr	r3, [r7, #16]
 80091d0:	429a      	cmp	r2, r3
 80091d2:	d002      	beq.n	80091da <get_fat+0x19e>
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	3301      	adds	r3, #1
 80091d8:	e001      	b.n	80091de <get_fat+0x1a2>
 80091da:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80091de:	61fb      	str	r3, [r7, #28]
						break;
 80091e0:	e040      	b.n	8009264 <get_fat+0x228>
					}
				}
				if (obj->stat == 3 && cofs < obj->n_cont) {	/* Is it in the 1st fragment? */
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	79db      	ldrb	r3, [r3, #7]
 80091e6:	2b03      	cmp	r3, #3
 80091e8:	d108      	bne.n	80091fc <get_fat+0x1c0>
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	699b      	ldr	r3, [r3, #24]
 80091ee:	697a      	ldr	r2, [r7, #20]
 80091f0:	429a      	cmp	r2, r3
 80091f2:	d203      	bcs.n	80091fc <get_fat+0x1c0>
					val = clst + 1; 	/* Generate the value */
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	3301      	adds	r3, #1
 80091f8:	61fb      	str	r3, [r7, #28]
					break;
 80091fa:	e033      	b.n	8009264 <get_fat+0x228>
				}
				if (obj->stat != 2) {	/* Get value from FAT if FAT chain is valid */
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	79db      	ldrb	r3, [r3, #7]
 8009200:	2b02      	cmp	r3, #2
 8009202:	d023      	beq.n	800924c <get_fat+0x210>
					if (obj->n_frag != 0) {	/* Is it on the growing edge? */
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	69db      	ldr	r3, [r3, #28]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d003      	beq.n	8009214 <get_fat+0x1d8>
						val = 0x7FFFFFFF;	/* Generate EOC */
 800920c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8009210:	61fb      	str	r3, [r7, #28]
					} else {
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
						val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x7FFFFFFF;
					}
					break;
 8009212:	e027      	b.n	8009264 <get_fat+0x228>
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009214:	69bb      	ldr	r3, [r7, #24]
 8009216:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	09db      	lsrs	r3, r3, #7
 800921c:	4413      	add	r3, r2
 800921e:	4619      	mov	r1, r3
 8009220:	69b8      	ldr	r0, [r7, #24]
 8009222:	f7ff fe4f 	bl	8008ec4 <move_window>
 8009226:	4603      	mov	r3, r0
 8009228:	2b00      	cmp	r3, #0
 800922a:	d11a      	bne.n	8009262 <get_fat+0x226>
						val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x7FFFFFFF;
 800922c:	69bb      	ldr	r3, [r7, #24]
 800922e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	009b      	lsls	r3, r3, #2
 8009236:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800923a:	4413      	add	r3, r2
 800923c:	4618      	mov	r0, r3
 800923e:	f7ff fa46 	bl	80086ce <ld_dword>
 8009242:	4603      	mov	r3, r0
 8009244:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009248:	61fb      	str	r3, [r7, #28]
					break;
 800924a:	e00b      	b.n	8009264 <get_fat+0x228>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800924c:	2301      	movs	r3, #1
 800924e:	61fb      	str	r3, [r7, #28]
 8009250:	e008      	b.n	8009264 <get_fat+0x228>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009252:	bf00      	nop
 8009254:	e006      	b.n	8009264 <get_fat+0x228>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009256:	bf00      	nop
 8009258:	e004      	b.n	8009264 <get_fat+0x228>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800925a:	bf00      	nop
 800925c:	e002      	b.n	8009264 <get_fat+0x228>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800925e:	bf00      	nop
 8009260:	e000      	b.n	8009264 <get_fat+0x228>
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009262:	bf00      	nop
		}
	}

	return val;
 8009264:	69fb      	ldr	r3, [r7, #28]
}
 8009266:	4618      	mov	r0, r3
 8009268:	3720      	adds	r7, #32
 800926a:	46bd      	mov	sp, r7
 800926c:	bd80      	pop	{r7, pc}
 800926e:	bf00      	nop

08009270 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8009270:	b590      	push	{r4, r7, lr}
 8009272:	b089      	sub	sp, #36	@ 0x24
 8009274:	af00      	add	r7, sp, #0
 8009276:	60f8      	str	r0, [r7, #12]
 8009278:	60b9      	str	r1, [r7, #8]
 800927a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800927c:	2302      	movs	r3, #2
 800927e:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8009280:	68bb      	ldr	r3, [r7, #8]
 8009282:	2b01      	cmp	r3, #1
 8009284:	f240 80dd 	bls.w	8009442 <put_fat+0x1d2>
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	69db      	ldr	r3, [r3, #28]
 800928c:	68ba      	ldr	r2, [r7, #8]
 800928e:	429a      	cmp	r2, r3
 8009290:	f080 80d7 	bcs.w	8009442 <put_fat+0x1d2>
		switch (fs->fs_type) {
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	781b      	ldrb	r3, [r3, #0]
 8009298:	2b04      	cmp	r3, #4
 800929a:	f300 80d2 	bgt.w	8009442 <put_fat+0x1d2>
 800929e:	2b03      	cmp	r3, #3
 80092a0:	f280 8093 	bge.w	80093ca <put_fat+0x15a>
 80092a4:	2b01      	cmp	r3, #1
 80092a6:	d002      	beq.n	80092ae <put_fat+0x3e>
 80092a8:	2b02      	cmp	r3, #2
 80092aa:	d06e      	beq.n	800938a <put_fat+0x11a>
 80092ac:	e0c9      	b.n	8009442 <put_fat+0x1d2>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80092ae:	68bb      	ldr	r3, [r7, #8]
 80092b0:	61bb      	str	r3, [r7, #24]
 80092b2:	69bb      	ldr	r3, [r7, #24]
 80092b4:	085b      	lsrs	r3, r3, #1
 80092b6:	69ba      	ldr	r2, [r7, #24]
 80092b8:	4413      	add	r3, r2
 80092ba:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80092c0:	69bb      	ldr	r3, [r7, #24]
 80092c2:	0a5b      	lsrs	r3, r3, #9
 80092c4:	4413      	add	r3, r2
 80092c6:	4619      	mov	r1, r3
 80092c8:	68f8      	ldr	r0, [r7, #12]
 80092ca:	f7ff fdfb 	bl	8008ec4 <move_window>
 80092ce:	4603      	mov	r3, r0
 80092d0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80092d2:	7ffb      	ldrb	r3, [r7, #31]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	f040 80ad 	bne.w	8009434 <put_fat+0x1c4>
			p = fs->win + bc++ % SS(fs);
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80092e0:	69bb      	ldr	r3, [r7, #24]
 80092e2:	1c59      	adds	r1, r3, #1
 80092e4:	61b9      	str	r1, [r7, #24]
 80092e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092ea:	4413      	add	r3, r2
 80092ec:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80092ee:	68bb      	ldr	r3, [r7, #8]
 80092f0:	f003 0301 	and.w	r3, r3, #1
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d00d      	beq.n	8009314 <put_fat+0xa4>
 80092f8:	697b      	ldr	r3, [r7, #20]
 80092fa:	781b      	ldrb	r3, [r3, #0]
 80092fc:	b25b      	sxtb	r3, r3
 80092fe:	f003 030f 	and.w	r3, r3, #15
 8009302:	b25a      	sxtb	r2, r3
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	b25b      	sxtb	r3, r3
 8009308:	011b      	lsls	r3, r3, #4
 800930a:	b25b      	sxtb	r3, r3
 800930c:	4313      	orrs	r3, r2
 800930e:	b25b      	sxtb	r3, r3
 8009310:	b2db      	uxtb	r3, r3
 8009312:	e001      	b.n	8009318 <put_fat+0xa8>
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	b2db      	uxtb	r3, r3
 8009318:	697a      	ldr	r2, [r7, #20]
 800931a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	2201      	movs	r2, #1
 8009320:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009326:	69bb      	ldr	r3, [r7, #24]
 8009328:	0a5b      	lsrs	r3, r3, #9
 800932a:	4413      	add	r3, r2
 800932c:	4619      	mov	r1, r3
 800932e:	68f8      	ldr	r0, [r7, #12]
 8009330:	f7ff fdc8 	bl	8008ec4 <move_window>
 8009334:	4603      	mov	r3, r0
 8009336:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009338:	7ffb      	ldrb	r3, [r7, #31]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d17c      	bne.n	8009438 <put_fat+0x1c8>
			p = fs->win + bc % SS(fs);
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009344:	69bb      	ldr	r3, [r7, #24]
 8009346:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800934a:	4413      	add	r3, r2
 800934c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800934e:	68bb      	ldr	r3, [r7, #8]
 8009350:	f003 0301 	and.w	r3, r3, #1
 8009354:	2b00      	cmp	r3, #0
 8009356:	d003      	beq.n	8009360 <put_fat+0xf0>
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	091b      	lsrs	r3, r3, #4
 800935c:	b2db      	uxtb	r3, r3
 800935e:	e00e      	b.n	800937e <put_fat+0x10e>
 8009360:	697b      	ldr	r3, [r7, #20]
 8009362:	781b      	ldrb	r3, [r3, #0]
 8009364:	b25b      	sxtb	r3, r3
 8009366:	f023 030f 	bic.w	r3, r3, #15
 800936a:	b25a      	sxtb	r2, r3
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	0a1b      	lsrs	r3, r3, #8
 8009370:	b25b      	sxtb	r3, r3
 8009372:	f003 030f 	and.w	r3, r3, #15
 8009376:	b25b      	sxtb	r3, r3
 8009378:	4313      	orrs	r3, r2
 800937a:	b25b      	sxtb	r3, r3
 800937c:	b2db      	uxtb	r3, r3
 800937e:	697a      	ldr	r2, [r7, #20]
 8009380:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	2201      	movs	r2, #1
 8009386:	70da      	strb	r2, [r3, #3]
			break;
 8009388:	e05b      	b.n	8009442 <put_fat+0x1d2>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800938e:	68bb      	ldr	r3, [r7, #8]
 8009390:	0a1b      	lsrs	r3, r3, #8
 8009392:	4413      	add	r3, r2
 8009394:	4619      	mov	r1, r3
 8009396:	68f8      	ldr	r0, [r7, #12]
 8009398:	f7ff fd94 	bl	8008ec4 <move_window>
 800939c:	4603      	mov	r3, r0
 800939e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80093a0:	7ffb      	ldrb	r3, [r7, #31]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d14a      	bne.n	800943c <put_fat+0x1cc>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80093ac:	68bb      	ldr	r3, [r7, #8]
 80093ae:	005b      	lsls	r3, r3, #1
 80093b0:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80093b4:	4413      	add	r3, r2
 80093b6:	687a      	ldr	r2, [r7, #4]
 80093b8:	b292      	uxth	r2, r2
 80093ba:	4611      	mov	r1, r2
 80093bc:	4618      	mov	r0, r3
 80093be:	f7ff fa84 	bl	80088ca <st_word>
			fs->wflag = 1;
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	2201      	movs	r2, #1
 80093c6:	70da      	strb	r2, [r3, #3]
			break;
 80093c8:	e03b      	b.n	8009442 <put_fat+0x1d2>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80093ce:	68bb      	ldr	r3, [r7, #8]
 80093d0:	09db      	lsrs	r3, r3, #7
 80093d2:	4413      	add	r3, r2
 80093d4:	4619      	mov	r1, r3
 80093d6:	68f8      	ldr	r0, [r7, #12]
 80093d8:	f7ff fd74 	bl	8008ec4 <move_window>
 80093dc:	4603      	mov	r3, r0
 80093de:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80093e0:	7ffb      	ldrb	r3, [r7, #31]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d12c      	bne.n	8009440 <put_fat+0x1d0>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	781b      	ldrb	r3, [r3, #0]
 80093ea:	2b04      	cmp	r3, #4
 80093ec:	d012      	beq.n	8009414 <put_fat+0x1a4>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80093fa:	68bb      	ldr	r3, [r7, #8]
 80093fc:	009b      	lsls	r3, r3, #2
 80093fe:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8009402:	4413      	add	r3, r2
 8009404:	4618      	mov	r0, r3
 8009406:	f7ff f962 	bl	80086ce <ld_dword>
 800940a:	4603      	mov	r3, r0
 800940c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8009410:	4323      	orrs	r3, r4
 8009412:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800941a:	68bb      	ldr	r3, [r7, #8]
 800941c:	009b      	lsls	r3, r3, #2
 800941e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8009422:	4413      	add	r3, r2
 8009424:	6879      	ldr	r1, [r7, #4]
 8009426:	4618      	mov	r0, r3
 8009428:	f7ff fa6a 	bl	8008900 <st_dword>
			fs->wflag = 1;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	2201      	movs	r2, #1
 8009430:	70da      	strb	r2, [r3, #3]
			break;
 8009432:	e006      	b.n	8009442 <put_fat+0x1d2>
			if (res != FR_OK) break;
 8009434:	bf00      	nop
 8009436:	e004      	b.n	8009442 <put_fat+0x1d2>
			if (res != FR_OK) break;
 8009438:	bf00      	nop
 800943a:	e002      	b.n	8009442 <put_fat+0x1d2>
			if (res != FR_OK) break;
 800943c:	bf00      	nop
 800943e:	e000      	b.n	8009442 <put_fat+0x1d2>
			if (res != FR_OK) break;
 8009440:	bf00      	nop
		}
	}
	return res;
 8009442:	7ffb      	ldrb	r3, [r7, #31]
}
 8009444:	4618      	mov	r0, r3
 8009446:	3724      	adds	r7, #36	@ 0x24
 8009448:	46bd      	mov	sp, r7
 800944a:	bd90      	pop	{r4, r7, pc}

0800944c <find_bitmap>:
DWORD find_bitmap (	/* 0:Not found, 2..:Cluster block found, 0xFFFFFFFF:Disk error */
	FATFS* fs,	/* File system object */
	DWORD clst,	/* Cluster number to scan from */
	DWORD ncl	/* Number of contiguous clusters to find (1..) */
)
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b08a      	sub	sp, #40	@ 0x28
 8009450:	af00      	add	r7, sp, #0
 8009452:	60f8      	str	r0, [r7, #12]
 8009454:	60b9      	str	r1, [r7, #8]
 8009456:	607a      	str	r2, [r7, #4]
	BYTE bm, bv;
	UINT i;
	DWORD val, scl, ctr;


	clst -= 2;	/* The first bit in the bitmap corresponds to cluster #2 */
 8009458:	68bb      	ldr	r3, [r7, #8]
 800945a:	3b02      	subs	r3, #2
 800945c:	60bb      	str	r3, [r7, #8]
	if (clst >= fs->n_fatent - 2) clst = 0;
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	69db      	ldr	r3, [r3, #28]
 8009462:	3b02      	subs	r3, #2
 8009464:	68ba      	ldr	r2, [r7, #8]
 8009466:	429a      	cmp	r2, r3
 8009468:	d301      	bcc.n	800946e <find_bitmap+0x22>
 800946a:	2300      	movs	r3, #0
 800946c:	60bb      	str	r3, [r7, #8]
	scl = val = clst; ctr = 0;
 800946e:	68bb      	ldr	r3, [r7, #8]
 8009470:	61fb      	str	r3, [r7, #28]
 8009472:	69fb      	ldr	r3, [r7, #28]
 8009474:	61bb      	str	r3, [r7, #24]
 8009476:	2300      	movs	r3, #0
 8009478:	617b      	str	r3, [r7, #20]
	for (;;) {
		if (move_window(fs, fs->database + val / 8 / SS(fs)) != FR_OK) return 0xFFFFFFFF;	/* (assuming bitmap is located top of the cluster heap) */
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800947e:	69fb      	ldr	r3, [r7, #28]
 8009480:	0b1b      	lsrs	r3, r3, #12
 8009482:	4413      	add	r3, r2
 8009484:	4619      	mov	r1, r3
 8009486:	68f8      	ldr	r0, [r7, #12]
 8009488:	f7ff fd1c 	bl	8008ec4 <move_window>
 800948c:	4603      	mov	r3, r0
 800948e:	2b00      	cmp	r3, #0
 8009490:	d002      	beq.n	8009498 <find_bitmap+0x4c>
 8009492:	f04f 33ff 	mov.w	r3, #4294967295
 8009496:	e051      	b.n	800953c <find_bitmap+0xf0>
		i = val / 8 % SS(fs); bm = 1 << (val % 8);
 8009498:	69fb      	ldr	r3, [r7, #28]
 800949a:	08db      	lsrs	r3, r3, #3
 800949c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094a0:	623b      	str	r3, [r7, #32]
 80094a2:	69fb      	ldr	r3, [r7, #28]
 80094a4:	f003 0307 	and.w	r3, r3, #7
 80094a8:	2201      	movs	r2, #1
 80094aa:	fa02 f303 	lsl.w	r3, r2, r3
 80094ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		do {
			do {
				bv = fs->win[i] & bm; bm <<= 1;		/* Get bit value */
 80094b2:	68fa      	ldr	r2, [r7, #12]
 80094b4:	6a3b      	ldr	r3, [r7, #32]
 80094b6:	4413      	add	r3, r2
 80094b8:	3338      	adds	r3, #56	@ 0x38
 80094ba:	781a      	ldrb	r2, [r3, #0]
 80094bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80094c0:	4013      	ands	r3, r2
 80094c2:	74fb      	strb	r3, [r7, #19]
 80094c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80094c8:	005b      	lsls	r3, r3, #1
 80094ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				if (++val >= fs->n_fatent - 2) {	/* Next cluster (with wrap-around) */
 80094ce:	69fb      	ldr	r3, [r7, #28]
 80094d0:	3301      	adds	r3, #1
 80094d2:	61fb      	str	r3, [r7, #28]
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	69db      	ldr	r3, [r3, #28]
 80094d8:	3b02      	subs	r3, #2
 80094da:	69fa      	ldr	r2, [r7, #28]
 80094dc:	429a      	cmp	r2, r3
 80094de:	d307      	bcc.n	80094f0 <find_bitmap+0xa4>
					val = 0; bm = 0; i = SS(fs);
 80094e0:	2300      	movs	r3, #0
 80094e2:	61fb      	str	r3, [r7, #28]
 80094e4:	2300      	movs	r3, #0
 80094e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80094ea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80094ee:	623b      	str	r3, [r7, #32]
				}
				if (!bv) {	/* Is it a free cluster? */
 80094f0:	7cfb      	ldrb	r3, [r7, #19]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d109      	bne.n	800950a <find_bitmap+0xbe>
					if (++ctr == ncl) return scl + 2;	/* Check if run length is sufficient for required */
 80094f6:	697b      	ldr	r3, [r7, #20]
 80094f8:	3301      	adds	r3, #1
 80094fa:	617b      	str	r3, [r7, #20]
 80094fc:	697a      	ldr	r2, [r7, #20]
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	429a      	cmp	r2, r3
 8009502:	d106      	bne.n	8009512 <find_bitmap+0xc6>
 8009504:	69bb      	ldr	r3, [r7, #24]
 8009506:	3302      	adds	r3, #2
 8009508:	e018      	b.n	800953c <find_bitmap+0xf0>
				} else {
					scl = val; ctr = 0;		/* Encountered a cluster in-use, restart to scan */
 800950a:	69fb      	ldr	r3, [r7, #28]
 800950c:	61bb      	str	r3, [r7, #24]
 800950e:	2300      	movs	r3, #0
 8009510:	617b      	str	r3, [r7, #20]
				}
				if (val == clst) return 0;	/* All cluster scanned? */
 8009512:	69fa      	ldr	r2, [r7, #28]
 8009514:	68bb      	ldr	r3, [r7, #8]
 8009516:	429a      	cmp	r2, r3
 8009518:	d101      	bne.n	800951e <find_bitmap+0xd2>
 800951a:	2300      	movs	r3, #0
 800951c:	e00e      	b.n	800953c <find_bitmap+0xf0>
			} while (bm);
 800951e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009522:	2b00      	cmp	r3, #0
 8009524:	d1c5      	bne.n	80094b2 <find_bitmap+0x66>
			bm = 1;
 8009526:	2301      	movs	r3, #1
 8009528:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		} while (++i < SS(fs));
 800952c:	6a3b      	ldr	r3, [r7, #32]
 800952e:	3301      	adds	r3, #1
 8009530:	623b      	str	r3, [r7, #32]
 8009532:	6a3b      	ldr	r3, [r7, #32]
 8009534:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009538:	d3bb      	bcc.n	80094b2 <find_bitmap+0x66>
		if (move_window(fs, fs->database + val / 8 / SS(fs)) != FR_OK) return 0xFFFFFFFF;	/* (assuming bitmap is located top of the cluster heap) */
 800953a:	e79e      	b.n	800947a <find_bitmap+0x2e>
	}
}
 800953c:	4618      	mov	r0, r3
 800953e:	3728      	adds	r7, #40	@ 0x28
 8009540:	46bd      	mov	sp, r7
 8009542:	bd80      	pop	{r7, pc}

08009544 <change_bitmap>:
	FATFS* fs,	/* File system object */
	DWORD clst,	/* Cluster number to change from */
	DWORD ncl,	/* Number of clusters to be changed */
	int bv		/* bit value to be set (0 or 1) */
)
{
 8009544:	b580      	push	{r7, lr}
 8009546:	b088      	sub	sp, #32
 8009548:	af00      	add	r7, sp, #0
 800954a:	60f8      	str	r0, [r7, #12]
 800954c:	60b9      	str	r1, [r7, #8]
 800954e:	607a      	str	r2, [r7, #4]
 8009550:	603b      	str	r3, [r7, #0]
	BYTE bm;
	UINT i;
	DWORD sect;

	clst -= 2;	/* The first bit corresponds to cluster #2 */
 8009552:	68bb      	ldr	r3, [r7, #8]
 8009554:	3b02      	subs	r3, #2
 8009556:	60bb      	str	r3, [r7, #8]
	sect = fs->database + clst / 8 / SS(fs);	/* Sector address (assuming bitmap is located top of the cluster heap) */
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800955c:	68bb      	ldr	r3, [r7, #8]
 800955e:	0b1b      	lsrs	r3, r3, #12
 8009560:	4413      	add	r3, r2
 8009562:	617b      	str	r3, [r7, #20]
	i = clst / 8 % SS(fs);						/* Byte offset in the sector */
 8009564:	68bb      	ldr	r3, [r7, #8]
 8009566:	08db      	lsrs	r3, r3, #3
 8009568:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800956c:	61bb      	str	r3, [r7, #24]
	bm = 1 << (clst % 8);						/* Bit mask in the byte */
 800956e:	68bb      	ldr	r3, [r7, #8]
 8009570:	f003 0307 	and.w	r3, r3, #7
 8009574:	2201      	movs	r2, #1
 8009576:	fa02 f303 	lsl.w	r3, r2, r3
 800957a:	77fb      	strb	r3, [r7, #31]
	for (;;) {
		if (move_window(fs, sect++) != FR_OK) return FR_DISK_ERR;
 800957c:	697b      	ldr	r3, [r7, #20]
 800957e:	1c5a      	adds	r2, r3, #1
 8009580:	617a      	str	r2, [r7, #20]
 8009582:	4619      	mov	r1, r3
 8009584:	68f8      	ldr	r0, [r7, #12]
 8009586:	f7ff fc9d 	bl	8008ec4 <move_window>
 800958a:	4603      	mov	r3, r0
 800958c:	2b00      	cmp	r3, #0
 800958e:	d001      	beq.n	8009594 <change_bitmap+0x50>
 8009590:	2301      	movs	r3, #1
 8009592:	e03d      	b.n	8009610 <change_bitmap+0xcc>
		do {
			do {
				if (bv == (int)((fs->win[i] & bm) != 0)) return FR_INT_ERR;	/* Is the bit expected value? */
 8009594:	68fa      	ldr	r2, [r7, #12]
 8009596:	69bb      	ldr	r3, [r7, #24]
 8009598:	4413      	add	r3, r2
 800959a:	3338      	adds	r3, #56	@ 0x38
 800959c:	781a      	ldrb	r2, [r3, #0]
 800959e:	7ffb      	ldrb	r3, [r7, #31]
 80095a0:	4013      	ands	r3, r2
 80095a2:	b2db      	uxtb	r3, r3
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	bf14      	ite	ne
 80095a8:	2301      	movne	r3, #1
 80095aa:	2300      	moveq	r3, #0
 80095ac:	b2db      	uxtb	r3, r3
 80095ae:	461a      	mov	r2, r3
 80095b0:	683b      	ldr	r3, [r7, #0]
 80095b2:	4293      	cmp	r3, r2
 80095b4:	d101      	bne.n	80095ba <change_bitmap+0x76>
 80095b6:	2302      	movs	r3, #2
 80095b8:	e02a      	b.n	8009610 <change_bitmap+0xcc>
				fs->win[i] ^= bm;	/* Flip the bit */
 80095ba:	68fa      	ldr	r2, [r7, #12]
 80095bc:	69bb      	ldr	r3, [r7, #24]
 80095be:	4413      	add	r3, r2
 80095c0:	3338      	adds	r3, #56	@ 0x38
 80095c2:	781a      	ldrb	r2, [r3, #0]
 80095c4:	7ffb      	ldrb	r3, [r7, #31]
 80095c6:	4053      	eors	r3, r2
 80095c8:	b2d9      	uxtb	r1, r3
 80095ca:	68fa      	ldr	r2, [r7, #12]
 80095cc:	69bb      	ldr	r3, [r7, #24]
 80095ce:	4413      	add	r3, r2
 80095d0:	3338      	adds	r3, #56	@ 0x38
 80095d2:	460a      	mov	r2, r1
 80095d4:	701a      	strb	r2, [r3, #0]
				fs->wflag = 1;
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	2201      	movs	r2, #1
 80095da:	70da      	strb	r2, [r3, #3]
				if (--ncl == 0) return FR_OK;	/* All bits processed? */
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	3b01      	subs	r3, #1
 80095e0:	607b      	str	r3, [r7, #4]
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d101      	bne.n	80095ec <change_bitmap+0xa8>
 80095e8:	2300      	movs	r3, #0
 80095ea:	e011      	b.n	8009610 <change_bitmap+0xcc>
			} while (bm <<= 1);		/* Next bit */
 80095ec:	7ffb      	ldrb	r3, [r7, #31]
 80095ee:	005b      	lsls	r3, r3, #1
 80095f0:	77fb      	strb	r3, [r7, #31]
 80095f2:	7ffb      	ldrb	r3, [r7, #31]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d1cd      	bne.n	8009594 <change_bitmap+0x50>
			bm = 1;
 80095f8:	2301      	movs	r3, #1
 80095fa:	77fb      	strb	r3, [r7, #31]
		} while (++i < SS(fs));		/* Next byte */
 80095fc:	69bb      	ldr	r3, [r7, #24]
 80095fe:	3301      	adds	r3, #1
 8009600:	61bb      	str	r3, [r7, #24]
 8009602:	69bb      	ldr	r3, [r7, #24]
 8009604:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009608:	d3c4      	bcc.n	8009594 <change_bitmap+0x50>
		i = 0;
 800960a:	2300      	movs	r3, #0
 800960c:	61bb      	str	r3, [r7, #24]
		if (move_window(fs, sect++) != FR_OK) return FR_DISK_ERR;
 800960e:	e7b5      	b.n	800957c <change_bitmap+0x38>
	}
}
 8009610:	4618      	mov	r0, r3
 8009612:	3720      	adds	r7, #32
 8009614:	46bd      	mov	sp, r7
 8009616:	bd80      	pop	{r7, pc}

08009618 <fill_first_frag>:

static
FRESULT fill_first_frag (
	_FDID* obj	/* Pointer to the corresponding object */
)
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b086      	sub	sp, #24
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD cl, n;

	if (obj->stat == 3) {	/* Has the object been changed 'fragmented'? */
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	79db      	ldrb	r3, [r3, #7]
 8009624:	2b03      	cmp	r3, #3
 8009626:	d121      	bne.n	800966c <fill_first_frag+0x54>
		for (cl = obj->sclust, n = obj->n_cont; n; cl++, n--) {	/* Create cluster chain on the FAT */
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	689b      	ldr	r3, [r3, #8]
 800962c:	617b      	str	r3, [r7, #20]
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	699b      	ldr	r3, [r3, #24]
 8009632:	613b      	str	r3, [r7, #16]
 8009634:	e014      	b.n	8009660 <fill_first_frag+0x48>
			res = put_fat(obj->fs, cl, cl + 1);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	6818      	ldr	r0, [r3, #0]
 800963a:	697b      	ldr	r3, [r7, #20]
 800963c:	3301      	adds	r3, #1
 800963e:	461a      	mov	r2, r3
 8009640:	6979      	ldr	r1, [r7, #20]
 8009642:	f7ff fe15 	bl	8009270 <put_fat>
 8009646:	4603      	mov	r3, r0
 8009648:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) return res;
 800964a:	7bfb      	ldrb	r3, [r7, #15]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d001      	beq.n	8009654 <fill_first_frag+0x3c>
 8009650:	7bfb      	ldrb	r3, [r7, #15]
 8009652:	e00c      	b.n	800966e <fill_first_frag+0x56>
		for (cl = obj->sclust, n = obj->n_cont; n; cl++, n--) {	/* Create cluster chain on the FAT */
 8009654:	697b      	ldr	r3, [r7, #20]
 8009656:	3301      	adds	r3, #1
 8009658:	617b      	str	r3, [r7, #20]
 800965a:	693b      	ldr	r3, [r7, #16]
 800965c:	3b01      	subs	r3, #1
 800965e:	613b      	str	r3, [r7, #16]
 8009660:	693b      	ldr	r3, [r7, #16]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d1e7      	bne.n	8009636 <fill_first_frag+0x1e>
		}
		obj->stat = 0;	/* Change status 'FAT chain is valid' */
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2200      	movs	r2, #0
 800966a:	71da      	strb	r2, [r3, #7]
	}
	return FR_OK;
 800966c:	2300      	movs	r3, #0
}
 800966e:	4618      	mov	r0, r3
 8009670:	3718      	adds	r7, #24
 8009672:	46bd      	mov	sp, r7
 8009674:	bd80      	pop	{r7, pc}

08009676 <fill_last_frag>:
FRESULT fill_last_frag (
	_FDID* obj,	/* Pointer to the corresponding object */
	DWORD lcl,	/* Last cluster of the fragment */
	DWORD term	/* Value to set the last FAT entry */
)
{
 8009676:	b580      	push	{r7, lr}
 8009678:	b086      	sub	sp, #24
 800967a:	af00      	add	r7, sp, #0
 800967c:	60f8      	str	r0, [r7, #12]
 800967e:	60b9      	str	r1, [r7, #8]
 8009680:	607a      	str	r2, [r7, #4]
	FRESULT res;

	while (obj->n_frag > 0) {	/* Create the last chain on the FAT */
 8009682:	e020      	b.n	80096c6 <fill_last_frag+0x50>
		res = put_fat(obj->fs, lcl - obj->n_frag + 1, (obj->n_frag > 1) ? lcl - obj->n_frag + 2 : term);
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	6818      	ldr	r0, [r3, #0]
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	69db      	ldr	r3, [r3, #28]
 800968c:	68ba      	ldr	r2, [r7, #8]
 800968e:	1ad3      	subs	r3, r2, r3
 8009690:	1c59      	adds	r1, r3, #1
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	69db      	ldr	r3, [r3, #28]
 8009696:	2b01      	cmp	r3, #1
 8009698:	d905      	bls.n	80096a6 <fill_last_frag+0x30>
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	69db      	ldr	r3, [r3, #28]
 800969e:	68ba      	ldr	r2, [r7, #8]
 80096a0:	1ad3      	subs	r3, r2, r3
 80096a2:	3302      	adds	r3, #2
 80096a4:	e000      	b.n	80096a8 <fill_last_frag+0x32>
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	461a      	mov	r2, r3
 80096aa:	f7ff fde1 	bl	8009270 <put_fat>
 80096ae:	4603      	mov	r3, r0
 80096b0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) return res;
 80096b2:	7dfb      	ldrb	r3, [r7, #23]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d001      	beq.n	80096bc <fill_last_frag+0x46>
 80096b8:	7dfb      	ldrb	r3, [r7, #23]
 80096ba:	e009      	b.n	80096d0 <fill_last_frag+0x5a>
		obj->n_frag--;
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	69db      	ldr	r3, [r3, #28]
 80096c0:	1e5a      	subs	r2, r3, #1
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	61da      	str	r2, [r3, #28]
	while (obj->n_frag > 0) {	/* Create the last chain on the FAT */
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	69db      	ldr	r3, [r3, #28]
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d1da      	bne.n	8009684 <fill_last_frag+0xe>
	}
	return FR_OK;
 80096ce:	2300      	movs	r3, #0
}
 80096d0:	4618      	mov	r0, r3
 80096d2:	3718      	adds	r7, #24
 80096d4:	46bd      	mov	sp, r7
 80096d6:	bd80      	pop	{r7, pc}

080096d8 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b08a      	sub	sp, #40	@ 0x28
 80096dc:	af00      	add	r7, sp, #0
 80096de:	60f8      	str	r0, [r7, #12]
 80096e0:	60b9      	str	r1, [r7, #8]
 80096e2:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80096e4:	2300      	movs	r3, #0
 80096e6:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	61bb      	str	r3, [r7, #24]
#if _FS_EXFAT || _USE_TRIM
	DWORD scl = clst, ecl = clst;
 80096ee:	68bb      	ldr	r3, [r7, #8]
 80096f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80096f2:	68bb      	ldr	r3, [r7, #8]
 80096f4:	623b      	str	r3, [r7, #32]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80096f6:	68bb      	ldr	r3, [r7, #8]
 80096f8:	2b01      	cmp	r3, #1
 80096fa:	d904      	bls.n	8009706 <remove_chain+0x2e>
 80096fc:	69bb      	ldr	r3, [r7, #24]
 80096fe:	69db      	ldr	r3, [r3, #28]
 8009700:	68ba      	ldr	r2, [r7, #8]
 8009702:	429a      	cmp	r2, r3
 8009704:	d301      	bcc.n	800970a <remove_chain+0x32>
 8009706:	2302      	movs	r3, #2
 8009708:	e096      	b.n	8009838 <remove_chain+0x160>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d014      	beq.n	800973a <remove_chain+0x62>
 8009710:	69bb      	ldr	r3, [r7, #24]
 8009712:	781b      	ldrb	r3, [r3, #0]
 8009714:	2b04      	cmp	r3, #4
 8009716:	d103      	bne.n	8009720 <remove_chain+0x48>
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	79db      	ldrb	r3, [r3, #7]
 800971c:	2b02      	cmp	r3, #2
 800971e:	d00c      	beq.n	800973a <remove_chain+0x62>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8009720:	f04f 32ff 	mov.w	r2, #4294967295
 8009724:	6879      	ldr	r1, [r7, #4]
 8009726:	69b8      	ldr	r0, [r7, #24]
 8009728:	f7ff fda2 	bl	8009270 <put_fat>
 800972c:	4603      	mov	r3, r0
 800972e:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8009730:	7ffb      	ldrb	r3, [r7, #31]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d001      	beq.n	800973a <remove_chain+0x62>
 8009736:	7ffb      	ldrb	r3, [r7, #31]
 8009738:	e07e      	b.n	8009838 <remove_chain+0x160>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800973a:	68b9      	ldr	r1, [r7, #8]
 800973c:	68f8      	ldr	r0, [r7, #12]
 800973e:	f7ff fc7d 	bl	800903c <get_fat>
 8009742:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8009744:	697b      	ldr	r3, [r7, #20]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d055      	beq.n	80097f6 <remove_chain+0x11e>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800974a:	697b      	ldr	r3, [r7, #20]
 800974c:	2b01      	cmp	r3, #1
 800974e:	d101      	bne.n	8009754 <remove_chain+0x7c>
 8009750:	2302      	movs	r3, #2
 8009752:	e071      	b.n	8009838 <remove_chain+0x160>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8009754:	697b      	ldr	r3, [r7, #20]
 8009756:	f1b3 3fff 	cmp.w	r3, #4294967295
 800975a:	d101      	bne.n	8009760 <remove_chain+0x88>
 800975c:	2301      	movs	r3, #1
 800975e:	e06b      	b.n	8009838 <remove_chain+0x160>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
 8009760:	69bb      	ldr	r3, [r7, #24]
 8009762:	781b      	ldrb	r3, [r3, #0]
 8009764:	2b04      	cmp	r3, #4
 8009766:	d00b      	beq.n	8009780 <remove_chain+0xa8>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8009768:	2200      	movs	r2, #0
 800976a:	68b9      	ldr	r1, [r7, #8]
 800976c:	69b8      	ldr	r0, [r7, #24]
 800976e:	f7ff fd7f 	bl	8009270 <put_fat>
 8009772:	4603      	mov	r3, r0
 8009774:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8009776:	7ffb      	ldrb	r3, [r7, #31]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d001      	beq.n	8009780 <remove_chain+0xa8>
 800977c:	7ffb      	ldrb	r3, [r7, #31]
 800977e:	e05b      	b.n	8009838 <remove_chain+0x160>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8009780:	69bb      	ldr	r3, [r7, #24]
 8009782:	699a      	ldr	r2, [r3, #24]
 8009784:	69bb      	ldr	r3, [r7, #24]
 8009786:	69db      	ldr	r3, [r3, #28]
 8009788:	3b02      	subs	r3, #2
 800978a:	429a      	cmp	r2, r3
 800978c:	d20b      	bcs.n	80097a6 <remove_chain+0xce>
			fs->free_clst++;
 800978e:	69bb      	ldr	r3, [r7, #24]
 8009790:	699b      	ldr	r3, [r3, #24]
 8009792:	1c5a      	adds	r2, r3, #1
 8009794:	69bb      	ldr	r3, [r7, #24]
 8009796:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8009798:	69bb      	ldr	r3, [r7, #24]
 800979a:	791b      	ldrb	r3, [r3, #4]
 800979c:	f043 0301 	orr.w	r3, r3, #1
 80097a0:	b2da      	uxtb	r2, r3
 80097a2:	69bb      	ldr	r3, [r7, #24]
 80097a4:	711a      	strb	r2, [r3, #4]
		}
#if _FS_EXFAT || _USE_TRIM
		if (ecl + 1 == nxt) {	/* Is next cluster contiguous? */
 80097a6:	6a3b      	ldr	r3, [r7, #32]
 80097a8:	3301      	adds	r3, #1
 80097aa:	697a      	ldr	r2, [r7, #20]
 80097ac:	429a      	cmp	r2, r3
 80097ae:	d102      	bne.n	80097b6 <remove_chain+0xde>
			ecl = nxt;
 80097b0:	697b      	ldr	r3, [r7, #20]
 80097b2:	623b      	str	r3, [r7, #32]
 80097b4:	e017      	b.n	80097e6 <remove_chain+0x10e>
		} else {				/* End of contiguous cluster block */
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 80097b6:	69bb      	ldr	r3, [r7, #24]
 80097b8:	781b      	ldrb	r3, [r3, #0]
 80097ba:	2b04      	cmp	r3, #4
 80097bc:	d10f      	bne.n	80097de <remove_chain+0x106>
				res = change_bitmap(fs, scl, ecl - scl + 1, 0);	/* Mark the cluster block 'free' on the bitmap */
 80097be:	6a3a      	ldr	r2, [r7, #32]
 80097c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097c2:	1ad3      	subs	r3, r2, r3
 80097c4:	1c5a      	adds	r2, r3, #1
 80097c6:	2300      	movs	r3, #0
 80097c8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80097ca:	69b8      	ldr	r0, [r7, #24]
 80097cc:	f7ff feba 	bl	8009544 <change_bitmap>
 80097d0:	4603      	mov	r3, r0
 80097d2:	77fb      	strb	r3, [r7, #31]
				if (res != FR_OK) return res;
 80097d4:	7ffb      	ldrb	r3, [r7, #31]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d001      	beq.n	80097de <remove_chain+0x106>
 80097da:	7ffb      	ldrb	r3, [r7, #31]
 80097dc:	e02c      	b.n	8009838 <remove_chain+0x160>
#if _USE_TRIM
			rt[0] = clust2sect(fs, scl);					/* Start sector */
			rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
 80097de:	697b      	ldr	r3, [r7, #20]
 80097e0:	623b      	str	r3, [r7, #32]
 80097e2:	6a3b      	ldr	r3, [r7, #32]
 80097e4:	627b      	str	r3, [r7, #36]	@ 0x24
		}
#endif
		clst = nxt;					/* Next cluster */
 80097e6:	697b      	ldr	r3, [r7, #20]
 80097e8:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80097ea:	69bb      	ldr	r3, [r7, #24]
 80097ec:	69db      	ldr	r3, [r3, #28]
 80097ee:	68ba      	ldr	r2, [r7, #8]
 80097f0:	429a      	cmp	r2, r3
 80097f2:	d3a2      	bcc.n	800973a <remove_chain+0x62>
 80097f4:	e000      	b.n	80097f8 <remove_chain+0x120>
		if (nxt == 0) break;				/* Empty cluster? */
 80097f6:	bf00      	nop

#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {
 80097f8:	69bb      	ldr	r3, [r7, #24]
 80097fa:	781b      	ldrb	r3, [r3, #0]
 80097fc:	2b04      	cmp	r3, #4
 80097fe:	d11a      	bne.n	8009836 <remove_chain+0x15e>
		if (pclst == 0) {	/* Does the object have no chain? */
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d103      	bne.n	800980e <remove_chain+0x136>
			obj->stat = 0;		/* Change the object status 'initial' */
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	2200      	movs	r2, #0
 800980a:	71da      	strb	r2, [r3, #7]
 800980c:	e013      	b.n	8009836 <remove_chain+0x15e>
		} else {
			if (obj->stat == 3 && pclst >= obj->sclust && pclst <= obj->sclust + obj->n_cont) {	/* Did the chain get contiguous? */
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	79db      	ldrb	r3, [r3, #7]
 8009812:	2b03      	cmp	r3, #3
 8009814:	d10f      	bne.n	8009836 <remove_chain+0x15e>
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	689b      	ldr	r3, [r3, #8]
 800981a:	687a      	ldr	r2, [r7, #4]
 800981c:	429a      	cmp	r2, r3
 800981e:	d30a      	bcc.n	8009836 <remove_chain+0x15e>
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	689a      	ldr	r2, [r3, #8]
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	699b      	ldr	r3, [r3, #24]
 8009828:	4413      	add	r3, r2
 800982a:	687a      	ldr	r2, [r7, #4]
 800982c:	429a      	cmp	r2, r3
 800982e:	d802      	bhi.n	8009836 <remove_chain+0x15e>
				obj->stat = 2;	/* Change the object status 'contiguous' */
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	2202      	movs	r2, #2
 8009834:	71da      	strb	r2, [r3, #7]
			}
		}
	}
#endif
	return FR_OK;
 8009836:	2300      	movs	r3, #0
}
 8009838:	4618      	mov	r0, r3
 800983a:	3728      	adds	r7, #40	@ 0x28
 800983c:	46bd      	mov	sp, r7
 800983e:	bd80      	pop	{r7, pc}

08009840 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b088      	sub	sp, #32
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
 8009848:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	2b00      	cmp	r3, #0
 8009854:	d10d      	bne.n	8009872 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8009856:	693b      	ldr	r3, [r7, #16]
 8009858:	695b      	ldr	r3, [r3, #20]
 800985a:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800985c:	69bb      	ldr	r3, [r7, #24]
 800985e:	2b00      	cmp	r3, #0
 8009860:	d004      	beq.n	800986c <create_chain+0x2c>
 8009862:	693b      	ldr	r3, [r7, #16]
 8009864:	69db      	ldr	r3, [r3, #28]
 8009866:	69ba      	ldr	r2, [r7, #24]
 8009868:	429a      	cmp	r2, r3
 800986a:	d31b      	bcc.n	80098a4 <create_chain+0x64>
 800986c:	2301      	movs	r3, #1
 800986e:	61bb      	str	r3, [r7, #24]
 8009870:	e018      	b.n	80098a4 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8009872:	6839      	ldr	r1, [r7, #0]
 8009874:	6878      	ldr	r0, [r7, #4]
 8009876:	f7ff fbe1 	bl	800903c <get_fat>
 800987a:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	2b01      	cmp	r3, #1
 8009880:	d801      	bhi.n	8009886 <create_chain+0x46>
 8009882:	2301      	movs	r3, #1
 8009884:	e0d9      	b.n	8009a3a <create_chain+0x1fa>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800988c:	d101      	bne.n	8009892 <create_chain+0x52>
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	e0d3      	b.n	8009a3a <create_chain+0x1fa>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8009892:	693b      	ldr	r3, [r7, #16]
 8009894:	69db      	ldr	r3, [r3, #28]
 8009896:	68fa      	ldr	r2, [r7, #12]
 8009898:	429a      	cmp	r2, r3
 800989a:	d201      	bcs.n	80098a0 <create_chain+0x60>
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	e0cc      	b.n	8009a3a <create_chain+0x1fa>
		scl = clst;
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	61bb      	str	r3, [r7, #24]
	}

#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 80098a4:	693b      	ldr	r3, [r7, #16]
 80098a6:	781b      	ldrb	r3, [r3, #0]
 80098a8:	2b04      	cmp	r3, #4
 80098aa:	d164      	bne.n	8009976 <create_chain+0x136>
		ncl = find_bitmap(fs, scl, 1);				/* Find a free cluster */
 80098ac:	2201      	movs	r2, #1
 80098ae:	69b9      	ldr	r1, [r7, #24]
 80098b0:	6938      	ldr	r0, [r7, #16]
 80098b2:	f7ff fdcb 	bl	800944c <find_bitmap>
 80098b6:	61f8      	str	r0, [r7, #28]
		if (ncl == 0 || ncl == 0xFFFFFFFF) return ncl;	/* No free cluster or hard error? */
 80098b8:	69fb      	ldr	r3, [r7, #28]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d003      	beq.n	80098c6 <create_chain+0x86>
 80098be:	69fb      	ldr	r3, [r7, #28]
 80098c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098c4:	d101      	bne.n	80098ca <create_chain+0x8a>
 80098c6:	69fb      	ldr	r3, [r7, #28]
 80098c8:	e0b7      	b.n	8009a3a <create_chain+0x1fa>
		res = change_bitmap(fs, ncl, 1, 1);			/* Mark the cluster 'in use' */
 80098ca:	2301      	movs	r3, #1
 80098cc:	2201      	movs	r2, #1
 80098ce:	69f9      	ldr	r1, [r7, #28]
 80098d0:	6938      	ldr	r0, [r7, #16]
 80098d2:	f7ff fe37 	bl	8009544 <change_bitmap>
 80098d6:	4603      	mov	r3, r0
 80098d8:	75fb      	strb	r3, [r7, #23]
		if (res == FR_INT_ERR) return 1;
 80098da:	7dfb      	ldrb	r3, [r7, #23]
 80098dc:	2b02      	cmp	r3, #2
 80098de:	d101      	bne.n	80098e4 <create_chain+0xa4>
 80098e0:	2301      	movs	r3, #1
 80098e2:	e0aa      	b.n	8009a3a <create_chain+0x1fa>
		if (res == FR_DISK_ERR) return 0xFFFFFFFF;
 80098e4:	7dfb      	ldrb	r3, [r7, #23]
 80098e6:	2b01      	cmp	r3, #1
 80098e8:	d102      	bne.n	80098f0 <create_chain+0xb0>
 80098ea:	f04f 33ff 	mov.w	r3, #4294967295
 80098ee:	e0a4      	b.n	8009a3a <create_chain+0x1fa>
		if (clst == 0) {							/* Is it a new chain? */
 80098f0:	683b      	ldr	r3, [r7, #0]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d103      	bne.n	80098fe <create_chain+0xbe>
			obj->stat = 2;							/* Set status 'contiguous' */
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	2202      	movs	r2, #2
 80098fa:	71da      	strb	r2, [r3, #7]
 80098fc:	e011      	b.n	8009922 <create_chain+0xe2>
		} else {									/* It is a stretched chain */
			if (obj->stat == 2 && ncl != scl + 1) {	/* Is the chain got fragmented? */
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	79db      	ldrb	r3, [r3, #7]
 8009902:	2b02      	cmp	r3, #2
 8009904:	d10d      	bne.n	8009922 <create_chain+0xe2>
 8009906:	69bb      	ldr	r3, [r7, #24]
 8009908:	3301      	adds	r3, #1
 800990a:	69fa      	ldr	r2, [r7, #28]
 800990c:	429a      	cmp	r2, r3
 800990e:	d008      	beq.n	8009922 <create_chain+0xe2>
				obj->n_cont = scl - obj->sclust;	/* Set size of the contiguous part */
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	689b      	ldr	r3, [r3, #8]
 8009914:	69ba      	ldr	r2, [r7, #24]
 8009916:	1ad2      	subs	r2, r2, r3
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	619a      	str	r2, [r3, #24]
				obj->stat = 3;						/* Change status 'just fragmented' */
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2203      	movs	r2, #3
 8009920:	71da      	strb	r2, [r3, #7]
			}
		}
		if (obj->stat != 2) {	/* Is the file non-contiguous? */
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	79db      	ldrb	r3, [r3, #7]
 8009926:	2b02      	cmp	r3, #2
 8009928:	d064      	beq.n	80099f4 <create_chain+0x1b4>
			if (ncl == clst + 1) {	/* Is the cluster next to previous one? */
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	3301      	adds	r3, #1
 800992e:	69fa      	ldr	r2, [r7, #28]
 8009930:	429a      	cmp	r2, r3
 8009932:	d10b      	bne.n	800994c <create_chain+0x10c>
				obj->n_frag = obj->n_frag ? obj->n_frag + 1 : 2;	/* Increment size of last framgent */
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	69db      	ldr	r3, [r3, #28]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d003      	beq.n	8009944 <create_chain+0x104>
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	69db      	ldr	r3, [r3, #28]
 8009940:	3301      	adds	r3, #1
 8009942:	e000      	b.n	8009946 <create_chain+0x106>
 8009944:	2302      	movs	r3, #2
 8009946:	687a      	ldr	r2, [r7, #4]
 8009948:	61d3      	str	r3, [r2, #28]
 800994a:	e053      	b.n	80099f4 <create_chain+0x1b4>
			} else {				/* New fragment */
				if (obj->n_frag == 0) obj->n_frag = 1;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	69db      	ldr	r3, [r3, #28]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d102      	bne.n	800995a <create_chain+0x11a>
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2201      	movs	r2, #1
 8009958:	61da      	str	r2, [r3, #28]
				res = fill_last_frag(obj, clst, ncl);	/* Fill last fragment on the FAT and link it to new one */
 800995a:	69fa      	ldr	r2, [r7, #28]
 800995c:	6839      	ldr	r1, [r7, #0]
 800995e:	6878      	ldr	r0, [r7, #4]
 8009960:	f7ff fe89 	bl	8009676 <fill_last_frag>
 8009964:	4603      	mov	r3, r0
 8009966:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) obj->n_frag = 1;
 8009968:	7dfb      	ldrb	r3, [r7, #23]
 800996a:	2b00      	cmp	r3, #0
 800996c:	d142      	bne.n	80099f4 <create_chain+0x1b4>
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	2201      	movs	r2, #1
 8009972:	61da      	str	r2, [r3, #28]
 8009974:	e03e      	b.n	80099f4 <create_chain+0x1b4>
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8009976:	69bb      	ldr	r3, [r7, #24]
 8009978:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800997a:	69fb      	ldr	r3, [r7, #28]
 800997c:	3301      	adds	r3, #1
 800997e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8009980:	693b      	ldr	r3, [r7, #16]
 8009982:	69db      	ldr	r3, [r3, #28]
 8009984:	69fa      	ldr	r2, [r7, #28]
 8009986:	429a      	cmp	r2, r3
 8009988:	d307      	bcc.n	800999a <create_chain+0x15a>
				ncl = 2;
 800998a:	2302      	movs	r3, #2
 800998c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800998e:	69fa      	ldr	r2, [r7, #28]
 8009990:	69bb      	ldr	r3, [r7, #24]
 8009992:	429a      	cmp	r2, r3
 8009994:	d901      	bls.n	800999a <create_chain+0x15a>
 8009996:	2300      	movs	r3, #0
 8009998:	e04f      	b.n	8009a3a <create_chain+0x1fa>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800999a:	69f9      	ldr	r1, [r7, #28]
 800999c:	6878      	ldr	r0, [r7, #4]
 800999e:	f7ff fb4d 	bl	800903c <get_fat>
 80099a2:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d00e      	beq.n	80099c8 <create_chain+0x188>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	2b01      	cmp	r3, #1
 80099ae:	d003      	beq.n	80099b8 <create_chain+0x178>
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099b6:	d101      	bne.n	80099bc <create_chain+0x17c>
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	e03e      	b.n	8009a3a <create_chain+0x1fa>
			if (ncl == scl) return 0;		/* No free cluster */
 80099bc:	69fa      	ldr	r2, [r7, #28]
 80099be:	69bb      	ldr	r3, [r7, #24]
 80099c0:	429a      	cmp	r2, r3
 80099c2:	d1da      	bne.n	800997a <create_chain+0x13a>
 80099c4:	2300      	movs	r3, #0
 80099c6:	e038      	b.n	8009a3a <create_chain+0x1fa>
			if (cs == 0) break;				/* Found a free cluster */
 80099c8:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80099ca:	f04f 32ff 	mov.w	r2, #4294967295
 80099ce:	69f9      	ldr	r1, [r7, #28]
 80099d0:	6938      	ldr	r0, [r7, #16]
 80099d2:	f7ff fc4d 	bl	8009270 <put_fat>
 80099d6:	4603      	mov	r3, r0
 80099d8:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80099da:	7dfb      	ldrb	r3, [r7, #23]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d109      	bne.n	80099f4 <create_chain+0x1b4>
 80099e0:	683b      	ldr	r3, [r7, #0]
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d006      	beq.n	80099f4 <create_chain+0x1b4>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80099e6:	69fa      	ldr	r2, [r7, #28]
 80099e8:	6839      	ldr	r1, [r7, #0]
 80099ea:	6938      	ldr	r0, [r7, #16]
 80099ec:	f7ff fc40 	bl	8009270 <put_fat>
 80099f0:	4603      	mov	r3, r0
 80099f2:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80099f4:	7dfb      	ldrb	r3, [r7, #23]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d116      	bne.n	8009a28 <create_chain+0x1e8>
		fs->last_clst = ncl;
 80099fa:	693b      	ldr	r3, [r7, #16]
 80099fc:	69fa      	ldr	r2, [r7, #28]
 80099fe:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8009a00:	693b      	ldr	r3, [r7, #16]
 8009a02:	699a      	ldr	r2, [r3, #24]
 8009a04:	693b      	ldr	r3, [r7, #16]
 8009a06:	69db      	ldr	r3, [r3, #28]
 8009a08:	3b02      	subs	r3, #2
 8009a0a:	429a      	cmp	r2, r3
 8009a0c:	d804      	bhi.n	8009a18 <create_chain+0x1d8>
 8009a0e:	693b      	ldr	r3, [r7, #16]
 8009a10:	699b      	ldr	r3, [r3, #24]
 8009a12:	1e5a      	subs	r2, r3, #1
 8009a14:	693b      	ldr	r3, [r7, #16]
 8009a16:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8009a18:	693b      	ldr	r3, [r7, #16]
 8009a1a:	791b      	ldrb	r3, [r3, #4]
 8009a1c:	f043 0301 	orr.w	r3, r3, #1
 8009a20:	b2da      	uxtb	r2, r3
 8009a22:	693b      	ldr	r3, [r7, #16]
 8009a24:	711a      	strb	r2, [r3, #4]
 8009a26:	e007      	b.n	8009a38 <create_chain+0x1f8>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8009a28:	7dfb      	ldrb	r3, [r7, #23]
 8009a2a:	2b01      	cmp	r3, #1
 8009a2c:	d102      	bne.n	8009a34 <create_chain+0x1f4>
 8009a2e:	f04f 33ff 	mov.w	r3, #4294967295
 8009a32:	e000      	b.n	8009a36 <create_chain+0x1f6>
 8009a34:	2301      	movs	r3, #1
 8009a36:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8009a38:	69fb      	ldr	r3, [r7, #28]
}
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	3720      	adds	r7, #32
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	bd80      	pop	{r7, pc}

08009a42 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8009a42:	b5b0      	push	{r4, r5, r7, lr}
 8009a44:	b088      	sub	sp, #32
 8009a46:	af00      	add	r7, sp, #0
 8009a48:	60f8      	str	r0, [r7, #12]
 8009a4a:	e9c7 2300 	strd	r2, r3, [r7]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	617b      	str	r3, [r7, #20]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a58:	3304      	adds	r3, #4
 8009a5a:	61bb      	str	r3, [r7, #24]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8009a5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009a60:	f04f 0000 	mov.w	r0, #0
 8009a64:	f04f 0100 	mov.w	r1, #0
 8009a68:	0a50      	lsrs	r0, r2, #9
 8009a6a:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 8009a6e:	0a59      	lsrs	r1, r3, #9
 8009a70:	697b      	ldr	r3, [r7, #20]
 8009a72:	895b      	ldrh	r3, [r3, #10]
 8009a74:	b29b      	uxth	r3, r3
 8009a76:	2200      	movs	r2, #0
 8009a78:	461c      	mov	r4, r3
 8009a7a:	4615      	mov	r5, r2
 8009a7c:	4622      	mov	r2, r4
 8009a7e:	462b      	mov	r3, r5
 8009a80:	f7f7 f912 	bl	8000ca8 <__aeabi_uldivmod>
 8009a84:	4602      	mov	r2, r0
 8009a86:	460b      	mov	r3, r1
 8009a88:	4613      	mov	r3, r2
 8009a8a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009a8c:	69bb      	ldr	r3, [r7, #24]
 8009a8e:	1d1a      	adds	r2, r3, #4
 8009a90:	61ba      	str	r2, [r7, #24]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	613b      	str	r3, [r7, #16]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8009a96:	693b      	ldr	r3, [r7, #16]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d101      	bne.n	8009aa0 <clmt_clust+0x5e>
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	e010      	b.n	8009ac2 <clmt_clust+0x80>
		if (cl < ncl) break;	/* In this fragment? */
 8009aa0:	69fa      	ldr	r2, [r7, #28]
 8009aa2:	693b      	ldr	r3, [r7, #16]
 8009aa4:	429a      	cmp	r2, r3
 8009aa6:	d307      	bcc.n	8009ab8 <clmt_clust+0x76>
		cl -= ncl; tbl++;		/* Next fragment */
 8009aa8:	69fa      	ldr	r2, [r7, #28]
 8009aaa:	693b      	ldr	r3, [r7, #16]
 8009aac:	1ad3      	subs	r3, r2, r3
 8009aae:	61fb      	str	r3, [r7, #28]
 8009ab0:	69bb      	ldr	r3, [r7, #24]
 8009ab2:	3304      	adds	r3, #4
 8009ab4:	61bb      	str	r3, [r7, #24]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009ab6:	e7e9      	b.n	8009a8c <clmt_clust+0x4a>
		if (cl < ncl) break;	/* In this fragment? */
 8009ab8:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8009aba:	69bb      	ldr	r3, [r7, #24]
 8009abc:	681a      	ldr	r2, [r3, #0]
 8009abe:	69fb      	ldr	r3, [r7, #28]
 8009ac0:	4413      	add	r3, r2
}
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	3720      	adds	r7, #32
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	bdb0      	pop	{r4, r5, r7, pc}

08009aca <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8009aca:	b580      	push	{r7, lr}
 8009acc:	b086      	sub	sp, #24
 8009ace:	af00      	add	r7, sp, #0
 8009ad0:	6078      	str	r0, [r7, #4]
 8009ad2:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8009ada:	693b      	ldr	r3, [r7, #16]
 8009adc:	781b      	ldrb	r3, [r3, #0]
 8009ade:	2b04      	cmp	r3, #4
 8009ae0:	d102      	bne.n	8009ae8 <dir_sdi+0x1e>
 8009ae2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ae6:	e001      	b.n	8009aec <dir_sdi+0x22>
 8009ae8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8009aec:	683b      	ldr	r3, [r7, #0]
 8009aee:	429a      	cmp	r2, r3
 8009af0:	d904      	bls.n	8009afc <dir_sdi+0x32>
 8009af2:	683b      	ldr	r3, [r7, #0]
 8009af4:	f003 031f 	and.w	r3, r3, #31
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d001      	beq.n	8009b00 <dir_sdi+0x36>
		return FR_INT_ERR;
 8009afc:	2302      	movs	r3, #2
 8009afe:	e066      	b.n	8009bce <dir_sdi+0x104>
	}
	dp->dptr = ofs;				/* Set current offset */
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	683a      	ldr	r2, [r7, #0]
 8009b04:	631a      	str	r2, [r3, #48]	@ 0x30
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	689b      	ldr	r3, [r3, #8]
 8009b0a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8009b0c:	697b      	ldr	r3, [r7, #20]
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d109      	bne.n	8009b26 <dir_sdi+0x5c>
 8009b12:	693b      	ldr	r3, [r7, #16]
 8009b14:	781b      	ldrb	r3, [r3, #0]
 8009b16:	2b02      	cmp	r3, #2
 8009b18:	d905      	bls.n	8009b26 <dir_sdi+0x5c>
		clst = fs->dirbase;
 8009b1a:	693b      	ldr	r3, [r7, #16]
 8009b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b1e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	2200      	movs	r2, #0
 8009b24:	71da      	strb	r2, [r3, #7]
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8009b26:	697b      	ldr	r3, [r7, #20]
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d10c      	bne.n	8009b46 <dir_sdi+0x7c>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8009b2c:	683b      	ldr	r3, [r7, #0]
 8009b2e:	095b      	lsrs	r3, r3, #5
 8009b30:	693a      	ldr	r2, [r7, #16]
 8009b32:	8912      	ldrh	r2, [r2, #8]
 8009b34:	4293      	cmp	r3, r2
 8009b36:	d301      	bcc.n	8009b3c <dir_sdi+0x72>
 8009b38:	2302      	movs	r3, #2
 8009b3a:	e048      	b.n	8009bce <dir_sdi+0x104>
		dp->sect = fs->dirbase;
 8009b3c:	693b      	ldr	r3, [r7, #16]
 8009b3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	639a      	str	r2, [r3, #56]	@ 0x38
 8009b44:	e029      	b.n	8009b9a <dir_sdi+0xd0>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8009b46:	693b      	ldr	r3, [r7, #16]
 8009b48:	895b      	ldrh	r3, [r3, #10]
 8009b4a:	025b      	lsls	r3, r3, #9
 8009b4c:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009b4e:	e019      	b.n	8009b84 <dir_sdi+0xba>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	6979      	ldr	r1, [r7, #20]
 8009b54:	4618      	mov	r0, r3
 8009b56:	f7ff fa71 	bl	800903c <get_fat>
 8009b5a:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009b5c:	697b      	ldr	r3, [r7, #20]
 8009b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b62:	d101      	bne.n	8009b68 <dir_sdi+0x9e>
 8009b64:	2301      	movs	r3, #1
 8009b66:	e032      	b.n	8009bce <dir_sdi+0x104>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8009b68:	697b      	ldr	r3, [r7, #20]
 8009b6a:	2b01      	cmp	r3, #1
 8009b6c:	d904      	bls.n	8009b78 <dir_sdi+0xae>
 8009b6e:	693b      	ldr	r3, [r7, #16]
 8009b70:	69db      	ldr	r3, [r3, #28]
 8009b72:	697a      	ldr	r2, [r7, #20]
 8009b74:	429a      	cmp	r2, r3
 8009b76:	d301      	bcc.n	8009b7c <dir_sdi+0xb2>
 8009b78:	2302      	movs	r3, #2
 8009b7a:	e028      	b.n	8009bce <dir_sdi+0x104>
			ofs -= csz;
 8009b7c:	683a      	ldr	r2, [r7, #0]
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	1ad3      	subs	r3, r2, r3
 8009b82:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009b84:	683a      	ldr	r2, [r7, #0]
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	429a      	cmp	r2, r3
 8009b8a:	d2e1      	bcs.n	8009b50 <dir_sdi+0x86>
		}
		dp->sect = clust2sect(fs, clst);
 8009b8c:	6979      	ldr	r1, [r7, #20]
 8009b8e:	6938      	ldr	r0, [r7, #16]
 8009b90:	f7ff fa34 	bl	8008ffc <clust2sect>
 8009b94:	4602      	mov	r2, r0
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	639a      	str	r2, [r3, #56]	@ 0x38
	}
	dp->clust = clst;					/* Current cluster# */
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	697a      	ldr	r2, [r7, #20]
 8009b9e:	635a      	str	r2, [r3, #52]	@ 0x34
	if (!dp->sect) return FR_INT_ERR;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d101      	bne.n	8009bac <dir_sdi+0xe2>
 8009ba8:	2302      	movs	r3, #2
 8009baa:	e010      	b.n	8009bce <dir_sdi+0x104>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009bb0:	683b      	ldr	r3, [r7, #0]
 8009bb2:	0a5b      	lsrs	r3, r3, #9
 8009bb4:	441a      	add	r2, r3
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	639a      	str	r2, [r3, #56]	@ 0x38
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8009bba:	693b      	ldr	r3, [r7, #16]
 8009bbc:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009bc0:	683b      	ldr	r3, [r7, #0]
 8009bc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009bc6:	441a      	add	r2, r3
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	63da      	str	r2, [r3, #60]	@ 0x3c

	return FR_OK;
 8009bcc:	2300      	movs	r3, #0
}
 8009bce:	4618      	mov	r0, r3
 8009bd0:	3718      	adds	r7, #24
 8009bd2:	46bd      	mov	sp, r7
 8009bd4:	bd80      	pop	{r7, pc}

08009bd6 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8009bd6:	b580      	push	{r7, lr}
 8009bd8:	b086      	sub	sp, #24
 8009bda:	af00      	add	r7, sp, #0
 8009bdc:	6078      	str	r0, [r7, #4]
 8009bde:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bea:	3320      	adds	r3, #32
 8009bec:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d00b      	beq.n	8009c0e <dir_next+0x38>
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	781b      	ldrb	r3, [r3, #0]
 8009bfa:	2b04      	cmp	r3, #4
 8009bfc:	d102      	bne.n	8009c04 <dir_next+0x2e>
 8009bfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c02:	e001      	b.n	8009c08 <dir_next+0x32>
 8009c04:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8009c08:	68bb      	ldr	r3, [r7, #8]
 8009c0a:	429a      	cmp	r2, r3
 8009c0c:	d801      	bhi.n	8009c12 <dir_next+0x3c>
 8009c0e:	2304      	movs	r3, #4
 8009c10:	e0b2      	b.n	8009d78 <dir_next+0x1a2>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8009c12:	68bb      	ldr	r3, [r7, #8]
 8009c14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	f040 80a0 	bne.w	8009d5e <dir_next+0x188>
		dp->sect++;				/* Next sector */
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c22:	1c5a      	adds	r2, r3, #1
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	639a      	str	r2, [r3, #56]	@ 0x38

		if (!dp->clust) {		/* Static table */
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d10b      	bne.n	8009c48 <dir_next+0x72>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8009c30:	68bb      	ldr	r3, [r7, #8]
 8009c32:	095b      	lsrs	r3, r3, #5
 8009c34:	68fa      	ldr	r2, [r7, #12]
 8009c36:	8912      	ldrh	r2, [r2, #8]
 8009c38:	4293      	cmp	r3, r2
 8009c3a:	f0c0 8090 	bcc.w	8009d5e <dir_next+0x188>
				dp->sect = 0; return FR_NO_FILE;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	2200      	movs	r2, #0
 8009c42:	639a      	str	r2, [r3, #56]	@ 0x38
 8009c44:	2304      	movs	r3, #4
 8009c46:	e097      	b.n	8009d78 <dir_next+0x1a2>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8009c48:	68bb      	ldr	r3, [r7, #8]
 8009c4a:	0a5b      	lsrs	r3, r3, #9
 8009c4c:	68fa      	ldr	r2, [r7, #12]
 8009c4e:	8952      	ldrh	r2, [r2, #10]
 8009c50:	3a01      	subs	r2, #1
 8009c52:	4013      	ands	r3, r2
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	f040 8082 	bne.w	8009d5e <dir_next+0x188>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8009c5a:	687a      	ldr	r2, [r7, #4]
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c60:	4619      	mov	r1, r3
 8009c62:	4610      	mov	r0, r2
 8009c64:	f7ff f9ea 	bl	800903c <get_fat>
 8009c68:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8009c6a:	697b      	ldr	r3, [r7, #20]
 8009c6c:	2b01      	cmp	r3, #1
 8009c6e:	d801      	bhi.n	8009c74 <dir_next+0x9e>
 8009c70:	2302      	movs	r3, #2
 8009c72:	e081      	b.n	8009d78 <dir_next+0x1a2>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8009c74:	697b      	ldr	r3, [r7, #20]
 8009c76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c7a:	d101      	bne.n	8009c80 <dir_next+0xaa>
 8009c7c:	2301      	movs	r3, #1
 8009c7e:	e07b      	b.n	8009d78 <dir_next+0x1a2>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	69db      	ldr	r3, [r3, #28]
 8009c84:	697a      	ldr	r2, [r7, #20]
 8009c86:	429a      	cmp	r2, r3
 8009c88:	d35f      	bcc.n	8009d4a <dir_next+0x174>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8009c8a:	683b      	ldr	r3, [r7, #0]
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d104      	bne.n	8009c9a <dir_next+0xc4>
						dp->sect = 0; return FR_NO_FILE;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	2200      	movs	r2, #0
 8009c94:	639a      	str	r2, [r3, #56]	@ 0x38
 8009c96:	2304      	movs	r3, #4
 8009c98:	e06e      	b.n	8009d78 <dir_next+0x1a2>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8009c9a:	687a      	ldr	r2, [r7, #4]
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ca0:	4619      	mov	r1, r3
 8009ca2:	4610      	mov	r0, r2
 8009ca4:	f7ff fdcc 	bl	8009840 <create_chain>
 8009ca8:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8009caa:	697b      	ldr	r3, [r7, #20]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d101      	bne.n	8009cb4 <dir_next+0xde>
 8009cb0:	2307      	movs	r3, #7
 8009cb2:	e061      	b.n	8009d78 <dir_next+0x1a2>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8009cb4:	697b      	ldr	r3, [r7, #20]
 8009cb6:	2b01      	cmp	r3, #1
 8009cb8:	d101      	bne.n	8009cbe <dir_next+0xe8>
 8009cba:	2302      	movs	r3, #2
 8009cbc:	e05c      	b.n	8009d78 <dir_next+0x1a2>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009cbe:	697b      	ldr	r3, [r7, #20]
 8009cc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cc4:	d101      	bne.n	8009cca <dir_next+0xf4>
 8009cc6:	2301      	movs	r3, #1
 8009cc8:	e056      	b.n	8009d78 <dir_next+0x1a2>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	79db      	ldrb	r3, [r3, #7]
 8009cce:	f043 0304 	orr.w	r3, r3, #4
 8009cd2:	b2da      	uxtb	r2, r3
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	71da      	strb	r2, [r3, #7]
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8009cd8:	68f8      	ldr	r0, [r7, #12]
 8009cda:	f7ff f8af 	bl	8008e3c <sync_window>
 8009cde:	4603      	mov	r3, r0
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d001      	beq.n	8009ce8 <dir_next+0x112>
 8009ce4:	2301      	movs	r3, #1
 8009ce6:	e047      	b.n	8009d78 <dir_next+0x1a2>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	3338      	adds	r3, #56	@ 0x38
 8009cec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009cf0:	2100      	movs	r1, #0
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	f7fe fed9 	bl	8008aaa <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	613b      	str	r3, [r7, #16]
 8009cfc:	6979      	ldr	r1, [r7, #20]
 8009cfe:	68f8      	ldr	r0, [r7, #12]
 8009d00:	f7ff f97c 	bl	8008ffc <clust2sect>
 8009d04:	4602      	mov	r2, r0
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	635a      	str	r2, [r3, #52]	@ 0x34
 8009d0a:	e012      	b.n	8009d32 <dir_next+0x15c>
						fs->wflag = 1;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	2201      	movs	r2, #1
 8009d10:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8009d12:	68f8      	ldr	r0, [r7, #12]
 8009d14:	f7ff f892 	bl	8008e3c <sync_window>
 8009d18:	4603      	mov	r3, r0
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d001      	beq.n	8009d22 <dir_next+0x14c>
 8009d1e:	2301      	movs	r3, #1
 8009d20:	e02a      	b.n	8009d78 <dir_next+0x1a2>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009d22:	693b      	ldr	r3, [r7, #16]
 8009d24:	3301      	adds	r3, #1
 8009d26:	613b      	str	r3, [r7, #16]
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d2c:	1c5a      	adds	r2, r3, #1
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	635a      	str	r2, [r3, #52]	@ 0x34
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	895b      	ldrh	r3, [r3, #10]
 8009d36:	461a      	mov	r2, r3
 8009d38:	693b      	ldr	r3, [r7, #16]
 8009d3a:	4293      	cmp	r3, r2
 8009d3c:	d3e6      	bcc.n	8009d0c <dir_next+0x136>
					}
					fs->winsect -= n;							/* Restore window offset */
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009d42:	693b      	ldr	r3, [r7, #16]
 8009d44:	1ad2      	subs	r2, r2, r3
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	697a      	ldr	r2, [r7, #20]
 8009d4e:	635a      	str	r2, [r3, #52]	@ 0x34
				dp->sect = clust2sect(fs, clst);
 8009d50:	6979      	ldr	r1, [r7, #20]
 8009d52:	68f8      	ldr	r0, [r7, #12]
 8009d54:	f7ff f952 	bl	8008ffc <clust2sect>
 8009d58:	4602      	mov	r2, r0
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	639a      	str	r2, [r3, #56]	@ 0x38
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	68ba      	ldr	r2, [r7, #8]
 8009d62:	631a      	str	r2, [r3, #48]	@ 0x30
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009d6a:	68bb      	ldr	r3, [r7, #8]
 8009d6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d70:	441a      	add	r2, r3
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	63da      	str	r2, [r3, #60]	@ 0x3c

	return FR_OK;
 8009d76:	2300      	movs	r3, #0
}
 8009d78:	4618      	mov	r0, r3
 8009d7a:	3718      	adds	r7, #24
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	bd80      	pop	{r7, pc}

08009d80 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b086      	sub	sp, #24
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
 8009d88:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8009d90:	2100      	movs	r1, #0
 8009d92:	6878      	ldr	r0, [r7, #4]
 8009d94:	f7ff fe99 	bl	8009aca <dir_sdi>
 8009d98:	4603      	mov	r3, r0
 8009d9a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009d9c:	7dfb      	ldrb	r3, [r7, #23]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d140      	bne.n	8009e24 <dir_alloc+0xa4>
		n = 0;
 8009da2:	2300      	movs	r3, #0
 8009da4:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009daa:	4619      	mov	r1, r3
 8009dac:	68f8      	ldr	r0, [r7, #12]
 8009dae:	f7ff f889 	bl	8008ec4 <move_window>
 8009db2:	4603      	mov	r3, r0
 8009db4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8009db6:	7dfb      	ldrb	r3, [r7, #23]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d132      	bne.n	8009e22 <dir_alloc+0xa2>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	781b      	ldrb	r3, [r3, #0]
 8009dc0:	2b04      	cmp	r3, #4
 8009dc2:	d108      	bne.n	8009dd6 <dir_alloc+0x56>
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dc8:	781b      	ldrb	r3, [r3, #0]
 8009dca:	b25b      	sxtb	r3, r3
 8009dcc:	43db      	mvns	r3, r3
 8009dce:	b2db      	uxtb	r3, r3
 8009dd0:	09db      	lsrs	r3, r3, #7
 8009dd2:	b2db      	uxtb	r3, r3
 8009dd4:	e00f      	b.n	8009df6 <dir_alloc+0x76>
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dda:	781b      	ldrb	r3, [r3, #0]
 8009ddc:	2be5      	cmp	r3, #229	@ 0xe5
 8009dde:	d004      	beq.n	8009dea <dir_alloc+0x6a>
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009de4:	781b      	ldrb	r3, [r3, #0]
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d101      	bne.n	8009dee <dir_alloc+0x6e>
 8009dea:	2301      	movs	r3, #1
 8009dec:	e000      	b.n	8009df0 <dir_alloc+0x70>
 8009dee:	2300      	movs	r3, #0
 8009df0:	f003 0301 	and.w	r3, r3, #1
 8009df4:	b2db      	uxtb	r3, r3
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d007      	beq.n	8009e0a <dir_alloc+0x8a>
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8009dfa:	693b      	ldr	r3, [r7, #16]
 8009dfc:	3301      	adds	r3, #1
 8009dfe:	613b      	str	r3, [r7, #16]
 8009e00:	693a      	ldr	r2, [r7, #16]
 8009e02:	683b      	ldr	r3, [r7, #0]
 8009e04:	429a      	cmp	r2, r3
 8009e06:	d102      	bne.n	8009e0e <dir_alloc+0x8e>
 8009e08:	e00c      	b.n	8009e24 <dir_alloc+0xa4>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8009e0a:	2300      	movs	r3, #0
 8009e0c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8009e0e:	2101      	movs	r1, #1
 8009e10:	6878      	ldr	r0, [r7, #4]
 8009e12:	f7ff fee0 	bl	8009bd6 <dir_next>
 8009e16:	4603      	mov	r3, r0
 8009e18:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8009e1a:	7dfb      	ldrb	r3, [r7, #23]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d0c2      	beq.n	8009da6 <dir_alloc+0x26>
 8009e20:	e000      	b.n	8009e24 <dir_alloc+0xa4>
			if (res != FR_OK) break;
 8009e22:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8009e24:	7dfb      	ldrb	r3, [r7, #23]
 8009e26:	2b04      	cmp	r3, #4
 8009e28:	d101      	bne.n	8009e2e <dir_alloc+0xae>
 8009e2a:	2307      	movs	r3, #7
 8009e2c:	75fb      	strb	r3, [r7, #23]
	return res;
 8009e2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e30:	4618      	mov	r0, r3
 8009e32:	3718      	adds	r7, #24
 8009e34:	46bd      	mov	sp, r7
 8009e36:	bd80      	pop	{r7, pc}

08009e38 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8009e38:	b580      	push	{r7, lr}
 8009e3a:	b084      	sub	sp, #16
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	6078      	str	r0, [r7, #4]
 8009e40:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8009e42:	683b      	ldr	r3, [r7, #0]
 8009e44:	331a      	adds	r3, #26
 8009e46:	4618      	mov	r0, r3
 8009e48:	f7fe fc28 	bl	800869c <ld_word>
 8009e4c:	4603      	mov	r3, r0
 8009e4e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	781b      	ldrb	r3, [r3, #0]
 8009e54:	2b03      	cmp	r3, #3
 8009e56:	d109      	bne.n	8009e6c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	3314      	adds	r3, #20
 8009e5c:	4618      	mov	r0, r3
 8009e5e:	f7fe fc1d 	bl	800869c <ld_word>
 8009e62:	4603      	mov	r3, r0
 8009e64:	041b      	lsls	r3, r3, #16
 8009e66:	68fa      	ldr	r2, [r7, #12]
 8009e68:	4313      	orrs	r3, r2
 8009e6a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8009e6c:	68fb      	ldr	r3, [r7, #12]
}
 8009e6e:	4618      	mov	r0, r3
 8009e70:	3710      	adds	r7, #16
 8009e72:	46bd      	mov	sp, r7
 8009e74:	bd80      	pop	{r7, pc}

08009e76 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8009e76:	b580      	push	{r7, lr}
 8009e78:	b084      	sub	sp, #16
 8009e7a:	af00      	add	r7, sp, #0
 8009e7c:	60f8      	str	r0, [r7, #12]
 8009e7e:	60b9      	str	r1, [r7, #8]
 8009e80:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8009e82:	68bb      	ldr	r3, [r7, #8]
 8009e84:	331a      	adds	r3, #26
 8009e86:	687a      	ldr	r2, [r7, #4]
 8009e88:	b292      	uxth	r2, r2
 8009e8a:	4611      	mov	r1, r2
 8009e8c:	4618      	mov	r0, r3
 8009e8e:	f7fe fd1c 	bl	80088ca <st_word>
	if (fs->fs_type == FS_FAT32) {
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	781b      	ldrb	r3, [r3, #0]
 8009e96:	2b03      	cmp	r3, #3
 8009e98:	d109      	bne.n	8009eae <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8009e9a:	68bb      	ldr	r3, [r7, #8]
 8009e9c:	f103 0214 	add.w	r2, r3, #20
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	0c1b      	lsrs	r3, r3, #16
 8009ea4:	b29b      	uxth	r3, r3
 8009ea6:	4619      	mov	r1, r3
 8009ea8:	4610      	mov	r0, r2
 8009eaa:	f7fe fd0e 	bl	80088ca <st_word>
	}
}
 8009eae:	bf00      	nop
 8009eb0:	3710      	adds	r7, #16
 8009eb2:	46bd      	mov	sp, r7
 8009eb4:	bd80      	pop	{r7, pc}
	...

08009eb8 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8009eb8:	b590      	push	{r4, r7, lr}
 8009eba:	b087      	sub	sp, #28
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	6078      	str	r0, [r7, #4]
 8009ec0:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8009ec2:	683b      	ldr	r3, [r7, #0]
 8009ec4:	331a      	adds	r3, #26
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	f7fe fbe8 	bl	800869c <ld_word>
 8009ecc:	4603      	mov	r3, r0
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d001      	beq.n	8009ed6 <cmp_lfn+0x1e>
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	e059      	b.n	8009f8a <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	781b      	ldrb	r3, [r3, #0]
 8009eda:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009ede:	1e5a      	subs	r2, r3, #1
 8009ee0:	4613      	mov	r3, r2
 8009ee2:	005b      	lsls	r3, r3, #1
 8009ee4:	4413      	add	r3, r2
 8009ee6:	009b      	lsls	r3, r3, #2
 8009ee8:	4413      	add	r3, r2
 8009eea:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8009eec:	2301      	movs	r3, #1
 8009eee:	81fb      	strh	r3, [r7, #14]
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	613b      	str	r3, [r7, #16]
 8009ef4:	e033      	b.n	8009f5e <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8009ef6:	4a27      	ldr	r2, [pc, #156]	@ (8009f94 <cmp_lfn+0xdc>)
 8009ef8:	693b      	ldr	r3, [r7, #16]
 8009efa:	4413      	add	r3, r2
 8009efc:	781b      	ldrb	r3, [r3, #0]
 8009efe:	461a      	mov	r2, r3
 8009f00:	683b      	ldr	r3, [r7, #0]
 8009f02:	4413      	add	r3, r2
 8009f04:	4618      	mov	r0, r3
 8009f06:	f7fe fbc9 	bl	800869c <ld_word>
 8009f0a:	4603      	mov	r3, r0
 8009f0c:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8009f0e:	89fb      	ldrh	r3, [r7, #14]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d01a      	beq.n	8009f4a <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8009f14:	697b      	ldr	r3, [r7, #20]
 8009f16:	2bfe      	cmp	r3, #254	@ 0xfe
 8009f18:	d812      	bhi.n	8009f40 <cmp_lfn+0x88>
 8009f1a:	89bb      	ldrh	r3, [r7, #12]
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	f003 f9c1 	bl	800d2a4 <ff_wtoupper>
 8009f22:	4603      	mov	r3, r0
 8009f24:	461c      	mov	r4, r3
 8009f26:	697b      	ldr	r3, [r7, #20]
 8009f28:	1c5a      	adds	r2, r3, #1
 8009f2a:	617a      	str	r2, [r7, #20]
 8009f2c:	005b      	lsls	r3, r3, #1
 8009f2e:	687a      	ldr	r2, [r7, #4]
 8009f30:	4413      	add	r3, r2
 8009f32:	881b      	ldrh	r3, [r3, #0]
 8009f34:	4618      	mov	r0, r3
 8009f36:	f003 f9b5 	bl	800d2a4 <ff_wtoupper>
 8009f3a:	4603      	mov	r3, r0
 8009f3c:	429c      	cmp	r4, r3
 8009f3e:	d001      	beq.n	8009f44 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8009f40:	2300      	movs	r3, #0
 8009f42:	e022      	b.n	8009f8a <cmp_lfn+0xd2>
			}
			wc = uc;
 8009f44:	89bb      	ldrh	r3, [r7, #12]
 8009f46:	81fb      	strh	r3, [r7, #14]
 8009f48:	e006      	b.n	8009f58 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8009f4a:	89bb      	ldrh	r3, [r7, #12]
 8009f4c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009f50:	4293      	cmp	r3, r2
 8009f52:	d001      	beq.n	8009f58 <cmp_lfn+0xa0>
 8009f54:	2300      	movs	r3, #0
 8009f56:	e018      	b.n	8009f8a <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8009f58:	693b      	ldr	r3, [r7, #16]
 8009f5a:	3301      	adds	r3, #1
 8009f5c:	613b      	str	r3, [r7, #16]
 8009f5e:	693b      	ldr	r3, [r7, #16]
 8009f60:	2b0c      	cmp	r3, #12
 8009f62:	d9c8      	bls.n	8009ef6 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8009f64:	683b      	ldr	r3, [r7, #0]
 8009f66:	781b      	ldrb	r3, [r3, #0]
 8009f68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d00b      	beq.n	8009f88 <cmp_lfn+0xd0>
 8009f70:	89fb      	ldrh	r3, [r7, #14]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d008      	beq.n	8009f88 <cmp_lfn+0xd0>
 8009f76:	697b      	ldr	r3, [r7, #20]
 8009f78:	005b      	lsls	r3, r3, #1
 8009f7a:	687a      	ldr	r2, [r7, #4]
 8009f7c:	4413      	add	r3, r2
 8009f7e:	881b      	ldrh	r3, [r3, #0]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d001      	beq.n	8009f88 <cmp_lfn+0xd0>
 8009f84:	2300      	movs	r3, #0
 8009f86:	e000      	b.n	8009f8a <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8009f88:	2301      	movs	r3, #1
}
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	371c      	adds	r7, #28
 8009f8e:	46bd      	mov	sp, r7
 8009f90:	bd90      	pop	{r4, r7, pc}
 8009f92:	bf00      	nop
 8009f94:	08013148 	.word	0x08013148

08009f98 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b086      	sub	sp, #24
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
 8009fa0:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 8009fa2:	683b      	ldr	r3, [r7, #0]
 8009fa4:	331a      	adds	r3, #26
 8009fa6:	4618      	mov	r0, r3
 8009fa8:	f7fe fb78 	bl	800869c <ld_word>
 8009fac:	4603      	mov	r3, r0
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d001      	beq.n	8009fb6 <pick_lfn+0x1e>
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	e04d      	b.n	800a052 <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 8009fb6:	683b      	ldr	r3, [r7, #0]
 8009fb8:	781b      	ldrb	r3, [r3, #0]
 8009fba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009fbe:	1e5a      	subs	r2, r3, #1
 8009fc0:	4613      	mov	r3, r2
 8009fc2:	005b      	lsls	r3, r3, #1
 8009fc4:	4413      	add	r3, r2
 8009fc6:	009b      	lsls	r3, r3, #2
 8009fc8:	4413      	add	r3, r2
 8009fca:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8009fcc:	2301      	movs	r3, #1
 8009fce:	81fb      	strh	r3, [r7, #14]
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	613b      	str	r3, [r7, #16]
 8009fd4:	e028      	b.n	800a028 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8009fd6:	4a21      	ldr	r2, [pc, #132]	@ (800a05c <pick_lfn+0xc4>)
 8009fd8:	693b      	ldr	r3, [r7, #16]
 8009fda:	4413      	add	r3, r2
 8009fdc:	781b      	ldrb	r3, [r3, #0]
 8009fde:	461a      	mov	r2, r3
 8009fe0:	683b      	ldr	r3, [r7, #0]
 8009fe2:	4413      	add	r3, r2
 8009fe4:	4618      	mov	r0, r3
 8009fe6:	f7fe fb59 	bl	800869c <ld_word>
 8009fea:	4603      	mov	r3, r0
 8009fec:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8009fee:	89fb      	ldrh	r3, [r7, #14]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d00f      	beq.n	800a014 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 8009ff4:	697b      	ldr	r3, [r7, #20]
 8009ff6:	2bfe      	cmp	r3, #254	@ 0xfe
 8009ff8:	d901      	bls.n	8009ffe <pick_lfn+0x66>
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	e029      	b.n	800a052 <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 8009ffe:	89bb      	ldrh	r3, [r7, #12]
 800a000:	81fb      	strh	r3, [r7, #14]
 800a002:	697b      	ldr	r3, [r7, #20]
 800a004:	1c5a      	adds	r2, r3, #1
 800a006:	617a      	str	r2, [r7, #20]
 800a008:	005b      	lsls	r3, r3, #1
 800a00a:	687a      	ldr	r2, [r7, #4]
 800a00c:	4413      	add	r3, r2
 800a00e:	89fa      	ldrh	r2, [r7, #14]
 800a010:	801a      	strh	r2, [r3, #0]
 800a012:	e006      	b.n	800a022 <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800a014:	89bb      	ldrh	r3, [r7, #12]
 800a016:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a01a:	4293      	cmp	r3, r2
 800a01c:	d001      	beq.n	800a022 <pick_lfn+0x8a>
 800a01e:	2300      	movs	r3, #0
 800a020:	e017      	b.n	800a052 <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800a022:	693b      	ldr	r3, [r7, #16]
 800a024:	3301      	adds	r3, #1
 800a026:	613b      	str	r3, [r7, #16]
 800a028:	693b      	ldr	r3, [r7, #16]
 800a02a:	2b0c      	cmp	r3, #12
 800a02c:	d9d3      	bls.n	8009fd6 <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800a02e:	683b      	ldr	r3, [r7, #0]
 800a030:	781b      	ldrb	r3, [r3, #0]
 800a032:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a036:	2b00      	cmp	r3, #0
 800a038:	d00a      	beq.n	800a050 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800a03a:	697b      	ldr	r3, [r7, #20]
 800a03c:	2bfe      	cmp	r3, #254	@ 0xfe
 800a03e:	d901      	bls.n	800a044 <pick_lfn+0xac>
 800a040:	2300      	movs	r3, #0
 800a042:	e006      	b.n	800a052 <pick_lfn+0xba>
		lfnbuf[i] = 0;
 800a044:	697b      	ldr	r3, [r7, #20]
 800a046:	005b      	lsls	r3, r3, #1
 800a048:	687a      	ldr	r2, [r7, #4]
 800a04a:	4413      	add	r3, r2
 800a04c:	2200      	movs	r2, #0
 800a04e:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800a050:	2301      	movs	r3, #1
}
 800a052:	4618      	mov	r0, r3
 800a054:	3718      	adds	r7, #24
 800a056:	46bd      	mov	sp, r7
 800a058:	bd80      	pop	{r7, pc}
 800a05a:	bf00      	nop
 800a05c:	08013148 	.word	0x08013148

0800a060 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800a060:	b580      	push	{r7, lr}
 800a062:	b088      	sub	sp, #32
 800a064:	af00      	add	r7, sp, #0
 800a066:	60f8      	str	r0, [r7, #12]
 800a068:	60b9      	str	r1, [r7, #8]
 800a06a:	4611      	mov	r1, r2
 800a06c:	461a      	mov	r2, r3
 800a06e:	460b      	mov	r3, r1
 800a070:	71fb      	strb	r3, [r7, #7]
 800a072:	4613      	mov	r3, r2
 800a074:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800a076:	68bb      	ldr	r3, [r7, #8]
 800a078:	330d      	adds	r3, #13
 800a07a:	79ba      	ldrb	r2, [r7, #6]
 800a07c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800a07e:	68bb      	ldr	r3, [r7, #8]
 800a080:	330b      	adds	r3, #11
 800a082:	220f      	movs	r2, #15
 800a084:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800a086:	68bb      	ldr	r3, [r7, #8]
 800a088:	330c      	adds	r3, #12
 800a08a:	2200      	movs	r2, #0
 800a08c:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800a08e:	68bb      	ldr	r3, [r7, #8]
 800a090:	331a      	adds	r3, #26
 800a092:	2100      	movs	r1, #0
 800a094:	4618      	mov	r0, r3
 800a096:	f7fe fc18 	bl	80088ca <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800a09a:	79fb      	ldrb	r3, [r7, #7]
 800a09c:	1e5a      	subs	r2, r3, #1
 800a09e:	4613      	mov	r3, r2
 800a0a0:	005b      	lsls	r3, r3, #1
 800a0a2:	4413      	add	r3, r2
 800a0a4:	009b      	lsls	r3, r3, #2
 800a0a6:	4413      	add	r3, r2
 800a0a8:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	82fb      	strh	r3, [r7, #22]
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800a0b2:	8afb      	ldrh	r3, [r7, #22]
 800a0b4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a0b8:	4293      	cmp	r3, r2
 800a0ba:	d007      	beq.n	800a0cc <put_lfn+0x6c>
 800a0bc:	69fb      	ldr	r3, [r7, #28]
 800a0be:	1c5a      	adds	r2, r3, #1
 800a0c0:	61fa      	str	r2, [r7, #28]
 800a0c2:	005b      	lsls	r3, r3, #1
 800a0c4:	68fa      	ldr	r2, [r7, #12]
 800a0c6:	4413      	add	r3, r2
 800a0c8:	881b      	ldrh	r3, [r3, #0]
 800a0ca:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800a0cc:	4a17      	ldr	r2, [pc, #92]	@ (800a12c <put_lfn+0xcc>)
 800a0ce:	69bb      	ldr	r3, [r7, #24]
 800a0d0:	4413      	add	r3, r2
 800a0d2:	781b      	ldrb	r3, [r3, #0]
 800a0d4:	461a      	mov	r2, r3
 800a0d6:	68bb      	ldr	r3, [r7, #8]
 800a0d8:	4413      	add	r3, r2
 800a0da:	8afa      	ldrh	r2, [r7, #22]
 800a0dc:	4611      	mov	r1, r2
 800a0de:	4618      	mov	r0, r3
 800a0e0:	f7fe fbf3 	bl	80088ca <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800a0e4:	8afb      	ldrh	r3, [r7, #22]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d102      	bne.n	800a0f0 <put_lfn+0x90>
 800a0ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a0ee:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800a0f0:	69bb      	ldr	r3, [r7, #24]
 800a0f2:	3301      	adds	r3, #1
 800a0f4:	61bb      	str	r3, [r7, #24]
 800a0f6:	69bb      	ldr	r3, [r7, #24]
 800a0f8:	2b0c      	cmp	r3, #12
 800a0fa:	d9da      	bls.n	800a0b2 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800a0fc:	8afb      	ldrh	r3, [r7, #22]
 800a0fe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a102:	4293      	cmp	r3, r2
 800a104:	d006      	beq.n	800a114 <put_lfn+0xb4>
 800a106:	69fb      	ldr	r3, [r7, #28]
 800a108:	005b      	lsls	r3, r3, #1
 800a10a:	68fa      	ldr	r2, [r7, #12]
 800a10c:	4413      	add	r3, r2
 800a10e:	881b      	ldrh	r3, [r3, #0]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d103      	bne.n	800a11c <put_lfn+0xbc>
 800a114:	79fb      	ldrb	r3, [r7, #7]
 800a116:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a11a:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800a11c:	68bb      	ldr	r3, [r7, #8]
 800a11e:	79fa      	ldrb	r2, [r7, #7]
 800a120:	701a      	strb	r2, [r3, #0]
}
 800a122:	bf00      	nop
 800a124:	3720      	adds	r7, #32
 800a126:	46bd      	mov	sp, r7
 800a128:	bd80      	pop	{r7, pc}
 800a12a:	bf00      	nop
 800a12c:	08013148 	.word	0x08013148

0800a130 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800a130:	b580      	push	{r7, lr}
 800a132:	b08c      	sub	sp, #48	@ 0x30
 800a134:	af00      	add	r7, sp, #0
 800a136:	60f8      	str	r0, [r7, #12]
 800a138:	60b9      	str	r1, [r7, #8]
 800a13a:	607a      	str	r2, [r7, #4]
 800a13c:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800a13e:	220b      	movs	r2, #11
 800a140:	68b9      	ldr	r1, [r7, #8]
 800a142:	68f8      	ldr	r0, [r7, #12]
 800a144:	f7fe fc90 	bl	8008a68 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800a148:	683b      	ldr	r3, [r7, #0]
 800a14a:	2b05      	cmp	r3, #5
 800a14c:	d92b      	bls.n	800a1a6 <gen_numname+0x76>
		sr = seq;
 800a14e:	683b      	ldr	r3, [r7, #0]
 800a150:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800a152:	e022      	b.n	800a19a <gen_numname+0x6a>
			wc = *lfn++;
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	1c9a      	adds	r2, r3, #2
 800a158:	607a      	str	r2, [r7, #4]
 800a15a:	881b      	ldrh	r3, [r3, #0]
 800a15c:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800a15e:	2300      	movs	r3, #0
 800a160:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a162:	e017      	b.n	800a194 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800a164:	69fb      	ldr	r3, [r7, #28]
 800a166:	005a      	lsls	r2, r3, #1
 800a168:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a16a:	f003 0301 	and.w	r3, r3, #1
 800a16e:	4413      	add	r3, r2
 800a170:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800a172:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a174:	085b      	lsrs	r3, r3, #1
 800a176:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800a178:	69fb      	ldr	r3, [r7, #28]
 800a17a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d005      	beq.n	800a18e <gen_numname+0x5e>
 800a182:	69fb      	ldr	r3, [r7, #28]
 800a184:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 800a188:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 800a18c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800a18e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a190:	3301      	adds	r3, #1
 800a192:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a196:	2b0f      	cmp	r3, #15
 800a198:	d9e4      	bls.n	800a164 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	881b      	ldrh	r3, [r3, #0]
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d1d8      	bne.n	800a154 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800a1a2:	69fb      	ldr	r3, [r7, #28]
 800a1a4:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800a1a6:	2307      	movs	r3, #7
 800a1a8:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800a1aa:	683b      	ldr	r3, [r7, #0]
 800a1ac:	b2db      	uxtb	r3, r3
 800a1ae:	f003 030f 	and.w	r3, r3, #15
 800a1b2:	b2db      	uxtb	r3, r3
 800a1b4:	3330      	adds	r3, #48	@ 0x30
 800a1b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800a1ba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a1be:	2b39      	cmp	r3, #57	@ 0x39
 800a1c0:	d904      	bls.n	800a1cc <gen_numname+0x9c>
 800a1c2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a1c6:	3307      	adds	r3, #7
 800a1c8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800a1cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1ce:	1e5a      	subs	r2, r3, #1
 800a1d0:	62ba      	str	r2, [r7, #40]	@ 0x28
 800a1d2:	3330      	adds	r3, #48	@ 0x30
 800a1d4:	443b      	add	r3, r7
 800a1d6:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800a1da:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800a1de:	683b      	ldr	r3, [r7, #0]
 800a1e0:	091b      	lsrs	r3, r3, #4
 800a1e2:	603b      	str	r3, [r7, #0]
	} while (seq);
 800a1e4:	683b      	ldr	r3, [r7, #0]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d1df      	bne.n	800a1aa <gen_numname+0x7a>
	ns[i] = '~';
 800a1ea:	f107 0214 	add.w	r2, r7, #20
 800a1ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1f0:	4413      	add	r3, r2
 800a1f2:	227e      	movs	r2, #126	@ 0x7e
 800a1f4:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	627b      	str	r3, [r7, #36]	@ 0x24
 800a1fa:	e016      	b.n	800a22a <gen_numname+0xfa>
		if (IsDBCS1(dst[j])) {
 800a1fc:	68fa      	ldr	r2, [r7, #12]
 800a1fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a200:	4413      	add	r3, r2
 800a202:	781b      	ldrb	r3, [r3, #0]
 800a204:	2b80      	cmp	r3, #128	@ 0x80
 800a206:	d90d      	bls.n	800a224 <gen_numname+0xf4>
 800a208:	68fa      	ldr	r2, [r7, #12]
 800a20a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a20c:	4413      	add	r3, r2
 800a20e:	781b      	ldrb	r3, [r3, #0]
 800a210:	2bff      	cmp	r3, #255	@ 0xff
 800a212:	d007      	beq.n	800a224 <gen_numname+0xf4>
			if (j == i - 1) break;
 800a214:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a216:	3b01      	subs	r3, #1
 800a218:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a21a:	429a      	cmp	r2, r3
 800a21c:	d010      	beq.n	800a240 <gen_numname+0x110>
			j++;
 800a21e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a220:	3301      	adds	r3, #1
 800a222:	627b      	str	r3, [r7, #36]	@ 0x24
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800a224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a226:	3301      	adds	r3, #1
 800a228:	627b      	str	r3, [r7, #36]	@ 0x24
 800a22a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a22c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a22e:	429a      	cmp	r2, r3
 800a230:	d207      	bcs.n	800a242 <gen_numname+0x112>
 800a232:	68fa      	ldr	r2, [r7, #12]
 800a234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a236:	4413      	add	r3, r2
 800a238:	781b      	ldrb	r3, [r3, #0]
 800a23a:	2b20      	cmp	r3, #32
 800a23c:	d1de      	bne.n	800a1fc <gen_numname+0xcc>
 800a23e:	e000      	b.n	800a242 <gen_numname+0x112>
			if (j == i - 1) break;
 800a240:	bf00      	nop
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800a242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a244:	2b07      	cmp	r3, #7
 800a246:	d807      	bhi.n	800a258 <gen_numname+0x128>
 800a248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a24a:	1c5a      	adds	r2, r3, #1
 800a24c:	62ba      	str	r2, [r7, #40]	@ 0x28
 800a24e:	3330      	adds	r3, #48	@ 0x30
 800a250:	443b      	add	r3, r7
 800a252:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800a256:	e000      	b.n	800a25a <gen_numname+0x12a>
 800a258:	2120      	movs	r1, #32
 800a25a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a25c:	1c5a      	adds	r2, r3, #1
 800a25e:	627a      	str	r2, [r7, #36]	@ 0x24
 800a260:	68fa      	ldr	r2, [r7, #12]
 800a262:	4413      	add	r3, r2
 800a264:	460a      	mov	r2, r1
 800a266:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800a268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a26a:	2b07      	cmp	r3, #7
 800a26c:	d9e9      	bls.n	800a242 <gen_numname+0x112>
}
 800a26e:	bf00      	nop
 800a270:	bf00      	nop
 800a272:	3730      	adds	r7, #48	@ 0x30
 800a274:	46bd      	mov	sp, r7
 800a276:	bd80      	pop	{r7, pc}

0800a278 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800a278:	b480      	push	{r7}
 800a27a:	b085      	sub	sp, #20
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800a280:	2300      	movs	r3, #0
 800a282:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800a284:	230b      	movs	r3, #11
 800a286:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800a288:	7bfb      	ldrb	r3, [r7, #15]
 800a28a:	b2da      	uxtb	r2, r3
 800a28c:	0852      	lsrs	r2, r2, #1
 800a28e:	01db      	lsls	r3, r3, #7
 800a290:	4313      	orrs	r3, r2
 800a292:	b2da      	uxtb	r2, r3
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	1c59      	adds	r1, r3, #1
 800a298:	6079      	str	r1, [r7, #4]
 800a29a:	781b      	ldrb	r3, [r3, #0]
 800a29c:	4413      	add	r3, r2
 800a29e:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800a2a0:	68bb      	ldr	r3, [r7, #8]
 800a2a2:	3b01      	subs	r3, #1
 800a2a4:	60bb      	str	r3, [r7, #8]
 800a2a6:	68bb      	ldr	r3, [r7, #8]
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d1ed      	bne.n	800a288 <sum_sfn+0x10>
	return sum;
 800a2ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	3714      	adds	r7, #20
 800a2b2:	46bd      	mov	sp, r7
 800a2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b8:	4770      	bx	lr

0800a2ba <xdir_sum>:

static
WORD xdir_sum (			/* Get checksum of the directoly block */
	const BYTE* dir		/* Directory entry block to be calculated */
)
{
 800a2ba:	b480      	push	{r7}
 800a2bc:	b087      	sub	sp, #28
 800a2be:	af00      	add	r7, sp, #0
 800a2c0:	6078      	str	r0, [r7, #4]
	UINT i, szblk;
	WORD sum;


	szblk = (dir[XDIR_NumSec] + 1) * SZDIRE;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	3301      	adds	r3, #1
 800a2c6:	781b      	ldrb	r3, [r3, #0]
 800a2c8:	3301      	adds	r3, #1
 800a2ca:	015b      	lsls	r3, r3, #5
 800a2cc:	60fb      	str	r3, [r7, #12]
	for (i = sum = 0; i < szblk; i++) {
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	827b      	strh	r3, [r7, #18]
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	617b      	str	r3, [r7, #20]
 800a2d6:	e015      	b.n	800a304 <xdir_sum+0x4a>
		if (i == XDIR_SetSum) {	/* Skip sum field */
 800a2d8:	697b      	ldr	r3, [r7, #20]
 800a2da:	2b02      	cmp	r3, #2
 800a2dc:	d103      	bne.n	800a2e6 <xdir_sum+0x2c>
			i++;
 800a2de:	697b      	ldr	r3, [r7, #20]
 800a2e0:	3301      	adds	r3, #1
 800a2e2:	617b      	str	r3, [r7, #20]
 800a2e4:	e00b      	b.n	800a2fe <xdir_sum+0x44>
		} else {
			sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + dir[i];
 800a2e6:	8a7b      	ldrh	r3, [r7, #18]
 800a2e8:	b29a      	uxth	r2, r3
 800a2ea:	0852      	lsrs	r2, r2, #1
 800a2ec:	03db      	lsls	r3, r3, #15
 800a2ee:	4313      	orrs	r3, r2
 800a2f0:	b29b      	uxth	r3, r3
 800a2f2:	6879      	ldr	r1, [r7, #4]
 800a2f4:	697a      	ldr	r2, [r7, #20]
 800a2f6:	440a      	add	r2, r1
 800a2f8:	7812      	ldrb	r2, [r2, #0]
 800a2fa:	4413      	add	r3, r2
 800a2fc:	827b      	strh	r3, [r7, #18]
	for (i = sum = 0; i < szblk; i++) {
 800a2fe:	697b      	ldr	r3, [r7, #20]
 800a300:	3301      	adds	r3, #1
 800a302:	617b      	str	r3, [r7, #20]
 800a304:	697a      	ldr	r2, [r7, #20]
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	429a      	cmp	r2, r3
 800a30a:	d3e5      	bcc.n	800a2d8 <xdir_sum+0x1e>
		}
	}
	return sum;
 800a30c:	8a7b      	ldrh	r3, [r7, #18]
}
 800a30e:	4618      	mov	r0, r3
 800a310:	371c      	adds	r7, #28
 800a312:	46bd      	mov	sp, r7
 800a314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a318:	4770      	bx	lr

0800a31a <xname_sum>:

static
WORD xname_sum (		/* Get check sum (to be used as hash) of the name */
	const WCHAR* name	/* File name to be calculated */
)
{
 800a31a:	b580      	push	{r7, lr}
 800a31c:	b084      	sub	sp, #16
 800a31e:	af00      	add	r7, sp, #0
 800a320:	6078      	str	r0, [r7, #4]
	WCHAR chr;
	WORD sum = 0;
 800a322:	2300      	movs	r3, #0
 800a324:	81fb      	strh	r3, [r7, #14]


	while ((chr = *name++) != 0) {
 800a326:	e01b      	b.n	800a360 <xname_sum+0x46>
		chr = ff_wtoupper(chr);		/* File name needs to be ignored case */
 800a328:	89bb      	ldrh	r3, [r7, #12]
 800a32a:	4618      	mov	r0, r3
 800a32c:	f002 ffba 	bl	800d2a4 <ff_wtoupper>
 800a330:	4603      	mov	r3, r0
 800a332:	81bb      	strh	r3, [r7, #12]
		sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + (chr & 0xFF);
 800a334:	89fb      	ldrh	r3, [r7, #14]
 800a336:	b29a      	uxth	r2, r3
 800a338:	0852      	lsrs	r2, r2, #1
 800a33a:	03db      	lsls	r3, r3, #15
 800a33c:	4313      	orrs	r3, r2
 800a33e:	b29a      	uxth	r2, r3
 800a340:	89bb      	ldrh	r3, [r7, #12]
 800a342:	b2db      	uxtb	r3, r3
 800a344:	b29b      	uxth	r3, r3
 800a346:	4413      	add	r3, r2
 800a348:	81fb      	strh	r3, [r7, #14]
		sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + (chr >> 8);
 800a34a:	89fb      	ldrh	r3, [r7, #14]
 800a34c:	b29a      	uxth	r2, r3
 800a34e:	0852      	lsrs	r2, r2, #1
 800a350:	03db      	lsls	r3, r3, #15
 800a352:	4313      	orrs	r3, r2
 800a354:	b29a      	uxth	r2, r3
 800a356:	89bb      	ldrh	r3, [r7, #12]
 800a358:	0a1b      	lsrs	r3, r3, #8
 800a35a:	b29b      	uxth	r3, r3
 800a35c:	4413      	add	r3, r2
 800a35e:	81fb      	strh	r3, [r7, #14]
	while ((chr = *name++) != 0) {
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	1c9a      	adds	r2, r3, #2
 800a364:	607a      	str	r2, [r7, #4]
 800a366:	881b      	ldrh	r3, [r3, #0]
 800a368:	81bb      	strh	r3, [r7, #12]
 800a36a:	89bb      	ldrh	r3, [r7, #12]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d1db      	bne.n	800a328 <xname_sum+0xe>
	}
	return sum;
 800a370:	89fb      	ldrh	r3, [r7, #14]
}
 800a372:	4618      	mov	r0, r3
 800a374:	3710      	adds	r7, #16
 800a376:	46bd      	mov	sp, r7
 800a378:	bd80      	pop	{r7, pc}

0800a37a <get_xdir_info>:
static
void get_xdir_info (
	BYTE* dirb,			/* Pointer to the direcotry entry block 85+C0+C1s */
	FILINFO* fno		/* Buffer to store the extracted file information */
)
{
 800a37a:	b580      	push	{r7, lr}
 800a37c:	b086      	sub	sp, #24
 800a37e:	af00      	add	r7, sp, #0
 800a380:	6078      	str	r0, [r7, #4]
 800a382:	6039      	str	r1, [r7, #0]
#if !_LFN_UNICODE
	UINT nc;
#endif

	/* Get file name */
	di = 0;
 800a384:	2300      	movs	r3, #0
 800a386:	617b      	str	r3, [r7, #20]
		w = ld_word(dirb + si);					/* Get a character */
		if (di >= _MAX_LFN) { di = 0; break; }	/* Buffer overflow --> inaccessible object name */
		fno->fname[di] = w;						/* Store it */
	}
#else
	for (si = SZDIRE * 2, nc = 0; nc < dirb[XDIR_NumName]; si += 2, nc++) {
 800a388:	2340      	movs	r3, #64	@ 0x40
 800a38a:	613b      	str	r3, [r7, #16]
 800a38c:	2300      	movs	r3, #0
 800a38e:	60fb      	str	r3, [r7, #12]
 800a390:	e03a      	b.n	800a408 <get_xdir_info+0x8e>
		if ((si % SZDIRE) == 0) si += 2;		/* Skip entry type field */
 800a392:	693b      	ldr	r3, [r7, #16]
 800a394:	f003 031f 	and.w	r3, r3, #31
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d102      	bne.n	800a3a2 <get_xdir_info+0x28>
 800a39c:	693b      	ldr	r3, [r7, #16]
 800a39e:	3302      	adds	r3, #2
 800a3a0:	613b      	str	r3, [r7, #16]
		w = ff_convert(ld_word(dirb + si), 0);	/* Get a character and Unicode -> OEM */
 800a3a2:	687a      	ldr	r2, [r7, #4]
 800a3a4:	693b      	ldr	r3, [r7, #16]
 800a3a6:	4413      	add	r3, r2
 800a3a8:	4618      	mov	r0, r3
 800a3aa:	f7fe f977 	bl	800869c <ld_word>
 800a3ae:	4603      	mov	r3, r0
 800a3b0:	2100      	movs	r1, #0
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	f002 ff18 	bl	800d1e8 <ff_convert>
 800a3b8:	4603      	mov	r3, r0
 800a3ba:	817b      	strh	r3, [r7, #10]
		if (_DF1S && w >= 0x100) {				/* Is it a double byte char? (always false at SBCS cfg) */
 800a3bc:	897b      	ldrh	r3, [r7, #10]
 800a3be:	2bff      	cmp	r3, #255	@ 0xff
 800a3c0:	d90a      	bls.n	800a3d8 <get_xdir_info+0x5e>
			fno->fname[di++] = (char)(w >> 8);	/* Put 1st byte of the DBC */
 800a3c2:	897b      	ldrh	r3, [r7, #10]
 800a3c4:	0a1b      	lsrs	r3, r3, #8
 800a3c6:	b299      	uxth	r1, r3
 800a3c8:	697b      	ldr	r3, [r7, #20]
 800a3ca:	1c5a      	adds	r2, r3, #1
 800a3cc:	617a      	str	r2, [r7, #20]
 800a3ce:	b2c9      	uxtb	r1, r1
 800a3d0:	683a      	ldr	r2, [r7, #0]
 800a3d2:	4413      	add	r3, r2
 800a3d4:	460a      	mov	r2, r1
 800a3d6:	769a      	strb	r2, [r3, #26]
		}
		if (w == 0 || di >= _MAX_LFN) { di = 0; break; }	/* Invalid char or buffer overflow --> inaccessible object name */
 800a3d8:	897b      	ldrh	r3, [r7, #10]
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d002      	beq.n	800a3e4 <get_xdir_info+0x6a>
 800a3de:	697b      	ldr	r3, [r7, #20]
 800a3e0:	2bfe      	cmp	r3, #254	@ 0xfe
 800a3e2:	d902      	bls.n	800a3ea <get_xdir_info+0x70>
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	617b      	str	r3, [r7, #20]
 800a3e8:	e015      	b.n	800a416 <get_xdir_info+0x9c>
		fno->fname[di++] = (char)w;
 800a3ea:	697b      	ldr	r3, [r7, #20]
 800a3ec:	1c5a      	adds	r2, r3, #1
 800a3ee:	617a      	str	r2, [r7, #20]
 800a3f0:	897a      	ldrh	r2, [r7, #10]
 800a3f2:	b2d1      	uxtb	r1, r2
 800a3f4:	683a      	ldr	r2, [r7, #0]
 800a3f6:	4413      	add	r3, r2
 800a3f8:	460a      	mov	r2, r1
 800a3fa:	769a      	strb	r2, [r3, #26]
	for (si = SZDIRE * 2, nc = 0; nc < dirb[XDIR_NumName]; si += 2, nc++) {
 800a3fc:	693b      	ldr	r3, [r7, #16]
 800a3fe:	3302      	adds	r3, #2
 800a400:	613b      	str	r3, [r7, #16]
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	3301      	adds	r3, #1
 800a406:	60fb      	str	r3, [r7, #12]
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	3323      	adds	r3, #35	@ 0x23
 800a40c:	781b      	ldrb	r3, [r3, #0]
 800a40e:	461a      	mov	r2, r3
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	4293      	cmp	r3, r2
 800a414:	d3bd      	bcc.n	800a392 <get_xdir_info+0x18>
	}
#endif
	if (di == 0) fno->fname[di++] = '?';	/* Inaccessible object name? */
 800a416:	697b      	ldr	r3, [r7, #20]
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d106      	bne.n	800a42a <get_xdir_info+0xb0>
 800a41c:	697b      	ldr	r3, [r7, #20]
 800a41e:	1c5a      	adds	r2, r3, #1
 800a420:	617a      	str	r2, [r7, #20]
 800a422:	683a      	ldr	r2, [r7, #0]
 800a424:	4413      	add	r3, r2
 800a426:	223f      	movs	r2, #63	@ 0x3f
 800a428:	769a      	strb	r2, [r3, #26]
	fno->fname[di] = 0;						/* Terminate file name */
 800a42a:	683a      	ldr	r2, [r7, #0]
 800a42c:	697b      	ldr	r3, [r7, #20]
 800a42e:	4413      	add	r3, r2
 800a430:	331a      	adds	r3, #26
 800a432:	2200      	movs	r2, #0
 800a434:	701a      	strb	r2, [r3, #0]

	fno->altname[0] = 0;							/* No SFN */
 800a436:	683b      	ldr	r3, [r7, #0]
 800a438:	2200      	movs	r2, #0
 800a43a:	735a      	strb	r2, [r3, #13]
	fno->fattrib = dirb[XDIR_Attr];					/* Attribute */
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	791a      	ldrb	r2, [r3, #4]
 800a440:	683b      	ldr	r3, [r7, #0]
 800a442:	731a      	strb	r2, [r3, #12]
	fno->fsize = (fno->fattrib & AM_DIR) ? 0 : ld_qword(dirb + XDIR_FileSize);	/* Size */
 800a444:	683b      	ldr	r3, [r7, #0]
 800a446:	7b1b      	ldrb	r3, [r3, #12]
 800a448:	f003 0310 	and.w	r3, r3, #16
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d107      	bne.n	800a460 <get_xdir_info+0xe6>
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	3338      	adds	r3, #56	@ 0x38
 800a454:	4618      	mov	r0, r3
 800a456:	f7fe f95d 	bl	8008714 <ld_qword>
 800a45a:	4602      	mov	r2, r0
 800a45c:	460b      	mov	r3, r1
 800a45e:	e003      	b.n	800a468 <get_xdir_info+0xee>
 800a460:	f04f 0200 	mov.w	r2, #0
 800a464:	f04f 0300 	mov.w	r3, #0
 800a468:	6839      	ldr	r1, [r7, #0]
 800a46a:	e9c1 2300 	strd	r2, r3, [r1]
	fno->ftime = ld_word(dirb + XDIR_ModTime + 0);	/* Time */
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	330c      	adds	r3, #12
 800a472:	4618      	mov	r0, r3
 800a474:	f7fe f912 	bl	800869c <ld_word>
 800a478:	4603      	mov	r3, r0
 800a47a:	461a      	mov	r2, r3
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	815a      	strh	r2, [r3, #10]
	fno->fdate = ld_word(dirb + XDIR_ModTime + 2);	/* Date */
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	330e      	adds	r3, #14
 800a484:	4618      	mov	r0, r3
 800a486:	f7fe f909 	bl	800869c <ld_word>
 800a48a:	4603      	mov	r3, r0
 800a48c:	461a      	mov	r2, r3
 800a48e:	683b      	ldr	r3, [r7, #0]
 800a490:	811a      	strh	r2, [r3, #8]
}
 800a492:	bf00      	nop
 800a494:	3718      	adds	r7, #24
 800a496:	46bd      	mov	sp, r7
 800a498:	bd80      	pop	{r7, pc}
	...

0800a49c <load_xdir>:

static
FRESULT load_xdir (	/* FR_INT_ERR: invalid entry block */
	DIR* dp			/* Pointer to the reading direcotry object pointing the 85 entry */
)
{
 800a49c:	b590      	push	{r4, r7, lr}
 800a49e:	b087      	sub	sp, #28
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	UINT i, sz_ent;
	BYTE* dirb = dp->obj.fs->dirbuf;	/* Pointer to the on-memory direcotry entry block 85+C0+C1s */
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	691b      	ldr	r3, [r3, #16]
 800a4aa:	613b      	str	r3, [r7, #16]


	/* Load 85 entry */
	res = move_window(dp->obj.fs, dp->sect);
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681a      	ldr	r2, [r3, #0]
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4b4:	4619      	mov	r1, r3
 800a4b6:	4610      	mov	r0, r2
 800a4b8:	f7fe fd04 	bl	8008ec4 <move_window>
 800a4bc:	4603      	mov	r3, r0
 800a4be:	73fb      	strb	r3, [r7, #15]
	if (res != FR_OK) return res;
 800a4c0:	7bfb      	ldrb	r3, [r7, #15]
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d001      	beq.n	800a4ca <load_xdir+0x2e>
 800a4c6:	7bfb      	ldrb	r3, [r7, #15]
 800a4c8:	e09f      	b.n	800a60a <load_xdir+0x16e>
	if (dp->dir[XDIR_Type] != 0x85) return FR_INT_ERR;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a4ce:	781b      	ldrb	r3, [r3, #0]
 800a4d0:	2b85      	cmp	r3, #133	@ 0x85
 800a4d2:	d001      	beq.n	800a4d8 <load_xdir+0x3c>
 800a4d4:	2302      	movs	r3, #2
 800a4d6:	e098      	b.n	800a60a <load_xdir+0x16e>
	mem_cpy(dirb + 0, dp->dir, SZDIRE);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a4dc:	2220      	movs	r2, #32
 800a4de:	4619      	mov	r1, r3
 800a4e0:	6938      	ldr	r0, [r7, #16]
 800a4e2:	f7fe fac1 	bl	8008a68 <mem_cpy>
	sz_ent = (dirb[XDIR_NumSec] + 1) * SZDIRE;
 800a4e6:	693b      	ldr	r3, [r7, #16]
 800a4e8:	3301      	adds	r3, #1
 800a4ea:	781b      	ldrb	r3, [r3, #0]
 800a4ec:	3301      	adds	r3, #1
 800a4ee:	015b      	lsls	r3, r3, #5
 800a4f0:	60bb      	str	r3, [r7, #8]
	if (sz_ent < 3 * SZDIRE || sz_ent > 19 * SZDIRE) return FR_INT_ERR;
 800a4f2:	68bb      	ldr	r3, [r7, #8]
 800a4f4:	2b5f      	cmp	r3, #95	@ 0x5f
 800a4f6:	d903      	bls.n	800a500 <load_xdir+0x64>
 800a4f8:	68bb      	ldr	r3, [r7, #8]
 800a4fa:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 800a4fe:	d901      	bls.n	800a504 <load_xdir+0x68>
 800a500:	2302      	movs	r3, #2
 800a502:	e082      	b.n	800a60a <load_xdir+0x16e>

	/* Load C0 entry */
	res = dir_next(dp, 0);
 800a504:	2100      	movs	r1, #0
 800a506:	6878      	ldr	r0, [r7, #4]
 800a508:	f7ff fb65 	bl	8009bd6 <dir_next>
 800a50c:	4603      	mov	r3, r0
 800a50e:	73fb      	strb	r3, [r7, #15]
	if (res != FR_OK) return res;
 800a510:	7bfb      	ldrb	r3, [r7, #15]
 800a512:	2b00      	cmp	r3, #0
 800a514:	d001      	beq.n	800a51a <load_xdir+0x7e>
 800a516:	7bfb      	ldrb	r3, [r7, #15]
 800a518:	e077      	b.n	800a60a <load_xdir+0x16e>
	res = move_window(dp->obj.fs, dp->sect);
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681a      	ldr	r2, [r3, #0]
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a522:	4619      	mov	r1, r3
 800a524:	4610      	mov	r0, r2
 800a526:	f7fe fccd 	bl	8008ec4 <move_window>
 800a52a:	4603      	mov	r3, r0
 800a52c:	73fb      	strb	r3, [r7, #15]
	if (res != FR_OK) return res;
 800a52e:	7bfb      	ldrb	r3, [r7, #15]
 800a530:	2b00      	cmp	r3, #0
 800a532:	d001      	beq.n	800a538 <load_xdir+0x9c>
 800a534:	7bfb      	ldrb	r3, [r7, #15]
 800a536:	e068      	b.n	800a60a <load_xdir+0x16e>
	if (dp->dir[XDIR_Type] != 0xC0) return FR_INT_ERR;
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a53c:	781b      	ldrb	r3, [r3, #0]
 800a53e:	2bc0      	cmp	r3, #192	@ 0xc0
 800a540:	d001      	beq.n	800a546 <load_xdir+0xaa>
 800a542:	2302      	movs	r3, #2
 800a544:	e061      	b.n	800a60a <load_xdir+0x16e>
	mem_cpy(dirb + SZDIRE, dp->dir, SZDIRE);
 800a546:	693b      	ldr	r3, [r7, #16]
 800a548:	f103 0020 	add.w	r0, r3, #32
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a550:	2220      	movs	r2, #32
 800a552:	4619      	mov	r1, r3
 800a554:	f7fe fa88 	bl	8008a68 <mem_cpy>
	if (MAXDIRB(dirb[XDIR_NumName]) > sz_ent) return FR_INT_ERR;
 800a558:	693b      	ldr	r3, [r7, #16]
 800a55a:	3323      	adds	r3, #35	@ 0x23
 800a55c:	781b      	ldrb	r3, [r3, #0]
 800a55e:	332c      	adds	r3, #44	@ 0x2c
 800a560:	4a2c      	ldr	r2, [pc, #176]	@ (800a614 <load_xdir+0x178>)
 800a562:	fba2 2303 	umull	r2, r3, r2, r3
 800a566:	08db      	lsrs	r3, r3, #3
 800a568:	015b      	lsls	r3, r3, #5
 800a56a:	68ba      	ldr	r2, [r7, #8]
 800a56c:	429a      	cmp	r2, r3
 800a56e:	d201      	bcs.n	800a574 <load_xdir+0xd8>
 800a570:	2302      	movs	r3, #2
 800a572:	e04a      	b.n	800a60a <load_xdir+0x16e>

	/* Load C1 entries */
	i = SZDIRE * 2;	/* C1 offset */
 800a574:	2340      	movs	r3, #64	@ 0x40
 800a576:	617b      	str	r3, [r7, #20]
	do {
		res = dir_next(dp, 0);
 800a578:	2100      	movs	r1, #0
 800a57a:	6878      	ldr	r0, [r7, #4]
 800a57c:	f7ff fb2b 	bl	8009bd6 <dir_next>
 800a580:	4603      	mov	r3, r0
 800a582:	73fb      	strb	r3, [r7, #15]
		if (res != FR_OK) return res;
 800a584:	7bfb      	ldrb	r3, [r7, #15]
 800a586:	2b00      	cmp	r3, #0
 800a588:	d001      	beq.n	800a58e <load_xdir+0xf2>
 800a58a:	7bfb      	ldrb	r3, [r7, #15]
 800a58c:	e03d      	b.n	800a60a <load_xdir+0x16e>
		res = move_window(dp->obj.fs, dp->sect);
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681a      	ldr	r2, [r3, #0]
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a596:	4619      	mov	r1, r3
 800a598:	4610      	mov	r0, r2
 800a59a:	f7fe fc93 	bl	8008ec4 <move_window>
 800a59e:	4603      	mov	r3, r0
 800a5a0:	73fb      	strb	r3, [r7, #15]
		if (res != FR_OK) return res;
 800a5a2:	7bfb      	ldrb	r3, [r7, #15]
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d001      	beq.n	800a5ac <load_xdir+0x110>
 800a5a8:	7bfb      	ldrb	r3, [r7, #15]
 800a5aa:	e02e      	b.n	800a60a <load_xdir+0x16e>
		if (dp->dir[XDIR_Type] != 0xC1) return FR_INT_ERR;
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5b0:	781b      	ldrb	r3, [r3, #0]
 800a5b2:	2bc1      	cmp	r3, #193	@ 0xc1
 800a5b4:	d001      	beq.n	800a5ba <load_xdir+0x11e>
 800a5b6:	2302      	movs	r3, #2
 800a5b8:	e027      	b.n	800a60a <load_xdir+0x16e>
		if (i < MAXDIRB(_MAX_LFN)) mem_cpy(dirb + i, dp->dir, SZDIRE);
 800a5ba:	697b      	ldr	r3, [r7, #20]
 800a5bc:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 800a5c0:	d208      	bcs.n	800a5d4 <load_xdir+0x138>
 800a5c2:	693a      	ldr	r2, [r7, #16]
 800a5c4:	697b      	ldr	r3, [r7, #20]
 800a5c6:	18d0      	adds	r0, r2, r3
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5cc:	2220      	movs	r2, #32
 800a5ce:	4619      	mov	r1, r3
 800a5d0:	f7fe fa4a 	bl	8008a68 <mem_cpy>
	} while ((i += SZDIRE) < sz_ent);
 800a5d4:	697b      	ldr	r3, [r7, #20]
 800a5d6:	3320      	adds	r3, #32
 800a5d8:	617b      	str	r3, [r7, #20]
 800a5da:	697a      	ldr	r2, [r7, #20]
 800a5dc:	68bb      	ldr	r3, [r7, #8]
 800a5de:	429a      	cmp	r2, r3
 800a5e0:	d3ca      	bcc.n	800a578 <load_xdir+0xdc>

	/* Sanity check (do it when accessible object name) */
	if (i <= MAXDIRB(_MAX_LFN)) {
 800a5e2:	697b      	ldr	r3, [r7, #20]
 800a5e4:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 800a5e8:	d80e      	bhi.n	800a608 <load_xdir+0x16c>
		if (xdir_sum(dirb) != ld_word(dirb + XDIR_SetSum)) return FR_INT_ERR;
 800a5ea:	6938      	ldr	r0, [r7, #16]
 800a5ec:	f7ff fe65 	bl	800a2ba <xdir_sum>
 800a5f0:	4603      	mov	r3, r0
 800a5f2:	461c      	mov	r4, r3
 800a5f4:	693b      	ldr	r3, [r7, #16]
 800a5f6:	3302      	adds	r3, #2
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	f7fe f84f 	bl	800869c <ld_word>
 800a5fe:	4603      	mov	r3, r0
 800a600:	429c      	cmp	r4, r3
 800a602:	d001      	beq.n	800a608 <load_xdir+0x16c>
 800a604:	2302      	movs	r3, #2
 800a606:	e000      	b.n	800a60a <load_xdir+0x16e>
	}
	return FR_OK;
 800a608:	2300      	movs	r3, #0
}
 800a60a:	4618      	mov	r0, r3
 800a60c:	371c      	adds	r7, #28
 800a60e:	46bd      	mov	sp, r7
 800a610:	bd90      	pop	{r4, r7, pc}
 800a612:	bf00      	nop
 800a614:	88888889 	.word	0x88888889

0800a618 <load_obj_dir>:
static
FRESULT load_obj_dir (
	DIR* dp,			/* Blank directory object to be used to access containing direcotry */
	const _FDID* obj	/* Object with its containing directory information */
)
{
 800a618:	b5b0      	push	{r4, r5, r7, lr}
 800a61a:	b084      	sub	sp, #16
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	6078      	str	r0, [r7, #4]
 800a620:	6039      	str	r1, [r7, #0]
	FRESULT res;

	/* Open object containing directory */
	dp->obj.fs = obj->fs;
 800a622:	6839      	ldr	r1, [r7, #0]
 800a624:	6808      	ldr	r0, [r1, #0]
 800a626:	6879      	ldr	r1, [r7, #4]
 800a628:	6008      	str	r0, [r1, #0]
	dp->obj.sclust = obj->c_scl;
 800a62a:	6839      	ldr	r1, [r7, #0]
 800a62c:	6a08      	ldr	r0, [r1, #32]
 800a62e:	6879      	ldr	r1, [r7, #4]
 800a630:	6088      	str	r0, [r1, #8]
	dp->obj.stat = (BYTE)obj->c_size;
 800a632:	6839      	ldr	r1, [r7, #0]
 800a634:	6a49      	ldr	r1, [r1, #36]	@ 0x24
 800a636:	b2c8      	uxtb	r0, r1
 800a638:	6879      	ldr	r1, [r7, #4]
 800a63a:	71c8      	strb	r0, [r1, #7]
	dp->obj.objsize = obj->c_size & 0xFFFFFF00;
 800a63c:	6839      	ldr	r1, [r7, #0]
 800a63e:	6a49      	ldr	r1, [r1, #36]	@ 0x24
 800a640:	2000      	movs	r0, #0
 800a642:	460c      	mov	r4, r1
 800a644:	4605      	mov	r5, r0
 800a646:	f024 02ff 	bic.w	r2, r4, #255	@ 0xff
 800a64a:	2300      	movs	r3, #0
 800a64c:	6879      	ldr	r1, [r7, #4]
 800a64e:	e9c1 2304 	strd	r2, r3, [r1, #16]
	dp->blk_ofs = obj->c_ofs;
 800a652:	683b      	ldr	r3, [r7, #0]
 800a654:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	64da      	str	r2, [r3, #76]	@ 0x4c

	res = dir_sdi(dp, dp->blk_ofs);	/* Goto object's entry block */
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a65e:	4619      	mov	r1, r3
 800a660:	6878      	ldr	r0, [r7, #4]
 800a662:	f7ff fa32 	bl	8009aca <dir_sdi>
 800a666:	4603      	mov	r3, r0
 800a668:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800a66a:	7bfb      	ldrb	r3, [r7, #15]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d104      	bne.n	800a67a <load_obj_dir+0x62>
		res = load_xdir(dp);		/* Load the object's entry block */
 800a670:	6878      	ldr	r0, [r7, #4]
 800a672:	f7ff ff13 	bl	800a49c <load_xdir>
 800a676:	4603      	mov	r3, r0
 800a678:	73fb      	strb	r3, [r7, #15]
	}
	return res;
 800a67a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a67c:	4618      	mov	r0, r3
 800a67e:	3710      	adds	r7, #16
 800a680:	46bd      	mov	sp, r7
 800a682:	bdb0      	pop	{r4, r5, r7, pc}

0800a684 <store_xdir>:
/*-----------------------------------------------*/
static
FRESULT store_xdir (
	DIR* dp				/* Pointer to the direcotry object */
)
{
 800a684:	b590      	push	{r4, r7, lr}
 800a686:	b087      	sub	sp, #28
 800a688:	af00      	add	r7, sp, #0
 800a68a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	UINT nent;
	BYTE* dirb = dp->obj.fs->dirbuf;	/* Pointer to the direcotry entry block 85+C0+C1s */
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	691b      	ldr	r3, [r3, #16]
 800a692:	60fb      	str	r3, [r7, #12]

	/* Create set sum */
	st_word(dirb + XDIR_SetSum, xdir_sum(dirb));
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	1c9c      	adds	r4, r3, #2
 800a698:	68f8      	ldr	r0, [r7, #12]
 800a69a:	f7ff fe0e 	bl	800a2ba <xdir_sum>
 800a69e:	4603      	mov	r3, r0
 800a6a0:	4619      	mov	r1, r3
 800a6a2:	4620      	mov	r0, r4
 800a6a4:	f7fe f911 	bl	80088ca <st_word>
	nent = dirb[XDIR_NumSec] + 1;
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	3301      	adds	r3, #1
 800a6ac:	781b      	ldrb	r3, [r3, #0]
 800a6ae:	3301      	adds	r3, #1
 800a6b0:	613b      	str	r3, [r7, #16]

	/* Store the set of directory to the volume */
	res = dir_sdi(dp, dp->blk_ofs);
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a6b6:	4619      	mov	r1, r3
 800a6b8:	6878      	ldr	r0, [r7, #4]
 800a6ba:	f7ff fa06 	bl	8009aca <dir_sdi>
 800a6be:	4603      	mov	r3, r0
 800a6c0:	75fb      	strb	r3, [r7, #23]
	while (res == FR_OK) {
 800a6c2:	e026      	b.n	800a712 <store_xdir+0x8e>
		res = move_window(dp->obj.fs, dp->sect);
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681a      	ldr	r2, [r3, #0]
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6cc:	4619      	mov	r1, r3
 800a6ce:	4610      	mov	r0, r2
 800a6d0:	f7fe fbf8 	bl	8008ec4 <move_window>
 800a6d4:	4603      	mov	r3, r0
 800a6d6:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800a6d8:	7dfb      	ldrb	r3, [r7, #23]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d11d      	bne.n	800a71a <store_xdir+0x96>
		mem_cpy(dp->dir, dirb, SZDIRE);
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6e2:	2220      	movs	r2, #32
 800a6e4:	68f9      	ldr	r1, [r7, #12]
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	f7fe f9be 	bl	8008a68 <mem_cpy>
		dp->obj.fs->wflag = 1;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	2201      	movs	r2, #1
 800a6f2:	70da      	strb	r2, [r3, #3]
		if (--nent == 0) break;
 800a6f4:	693b      	ldr	r3, [r7, #16]
 800a6f6:	3b01      	subs	r3, #1
 800a6f8:	613b      	str	r3, [r7, #16]
 800a6fa:	693b      	ldr	r3, [r7, #16]
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d00e      	beq.n	800a71e <store_xdir+0x9a>
		dirb += SZDIRE;
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	3320      	adds	r3, #32
 800a704:	60fb      	str	r3, [r7, #12]
		res = dir_next(dp, 0);
 800a706:	2100      	movs	r1, #0
 800a708:	6878      	ldr	r0, [r7, #4]
 800a70a:	f7ff fa64 	bl	8009bd6 <dir_next>
 800a70e:	4603      	mov	r3, r0
 800a710:	75fb      	strb	r3, [r7, #23]
	while (res == FR_OK) {
 800a712:	7dfb      	ldrb	r3, [r7, #23]
 800a714:	2b00      	cmp	r3, #0
 800a716:	d0d5      	beq.n	800a6c4 <store_xdir+0x40>
 800a718:	e002      	b.n	800a720 <store_xdir+0x9c>
		if (res != FR_OK) break;
 800a71a:	bf00      	nop
 800a71c:	e000      	b.n	800a720 <store_xdir+0x9c>
		if (--nent == 0) break;
 800a71e:	bf00      	nop
	}
	return (res == FR_OK || res == FR_DISK_ERR) ? res : FR_INT_ERR;
 800a720:	7dfb      	ldrb	r3, [r7, #23]
 800a722:	2b00      	cmp	r3, #0
 800a724:	d002      	beq.n	800a72c <store_xdir+0xa8>
 800a726:	7dfb      	ldrb	r3, [r7, #23]
 800a728:	2b01      	cmp	r3, #1
 800a72a:	d101      	bne.n	800a730 <store_xdir+0xac>
 800a72c:	7dfb      	ldrb	r3, [r7, #23]
 800a72e:	e000      	b.n	800a732 <store_xdir+0xae>
 800a730:	2302      	movs	r3, #2
}
 800a732:	4618      	mov	r0, r3
 800a734:	371c      	adds	r7, #28
 800a736:	46bd      	mov	sp, r7
 800a738:	bd90      	pop	{r4, r7, pc}

0800a73a <create_xdir>:
static
void create_xdir (
	BYTE* dirb,			/* Pointer to the direcotry entry block buffer */
	const WCHAR* lfn	/* Pointer to the nul terminated file name */
)
{
 800a73a:	b590      	push	{r4, r7, lr}
 800a73c:	b085      	sub	sp, #20
 800a73e:	af00      	add	r7, sp, #0
 800a740:	6078      	str	r0, [r7, #4]
 800a742:	6039      	str	r1, [r7, #0]
	BYTE nb, nc;
	WCHAR chr;


	/* Create 85+C0 entry */
	mem_set(dirb, 0, 2 * SZDIRE);
 800a744:	2240      	movs	r2, #64	@ 0x40
 800a746:	2100      	movs	r1, #0
 800a748:	6878      	ldr	r0, [r7, #4]
 800a74a:	f7fe f9ae 	bl	8008aaa <mem_set>
	dirb[XDIR_Type] = 0x85;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	2285      	movs	r2, #133	@ 0x85
 800a752:	701a      	strb	r2, [r3, #0]
	dirb[XDIR_Type + SZDIRE] = 0xC0;
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	3320      	adds	r3, #32
 800a758:	22c0      	movs	r2, #192	@ 0xc0
 800a75a:	701a      	strb	r2, [r3, #0]

	/* Create C1 entries */
	nc = 0; nb = 1; chr = 1; i = SZDIRE * 2;
 800a75c:	2300      	movs	r3, #0
 800a75e:	72bb      	strb	r3, [r7, #10]
 800a760:	2301      	movs	r3, #1
 800a762:	72fb      	strb	r3, [r7, #11]
 800a764:	2301      	movs	r3, #1
 800a766:	813b      	strh	r3, [r7, #8]
 800a768:	2340      	movs	r3, #64	@ 0x40
 800a76a:	60fb      	str	r3, [r7, #12]
	do {
		dirb[i++] = 0xC1; dirb[i++] = 0;	/* Entry type C1 */
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	1c5a      	adds	r2, r3, #1
 800a770:	60fa      	str	r2, [r7, #12]
 800a772:	687a      	ldr	r2, [r7, #4]
 800a774:	4413      	add	r3, r2
 800a776:	22c1      	movs	r2, #193	@ 0xc1
 800a778:	701a      	strb	r2, [r3, #0]
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	1c5a      	adds	r2, r3, #1
 800a77e:	60fa      	str	r2, [r7, #12]
 800a780:	687a      	ldr	r2, [r7, #4]
 800a782:	4413      	add	r3, r2
 800a784:	2200      	movs	r2, #0
 800a786:	701a      	strb	r2, [r3, #0]
		do {	/* Fill name field */
			if (chr && (chr = lfn[nc]) != 0) nc++;	/* Get a character if exist */
 800a788:	893b      	ldrh	r3, [r7, #8]
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d00b      	beq.n	800a7a6 <create_xdir+0x6c>
 800a78e:	7abb      	ldrb	r3, [r7, #10]
 800a790:	005b      	lsls	r3, r3, #1
 800a792:	683a      	ldr	r2, [r7, #0]
 800a794:	4413      	add	r3, r2
 800a796:	881b      	ldrh	r3, [r3, #0]
 800a798:	813b      	strh	r3, [r7, #8]
 800a79a:	893b      	ldrh	r3, [r7, #8]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d002      	beq.n	800a7a6 <create_xdir+0x6c>
 800a7a0:	7abb      	ldrb	r3, [r7, #10]
 800a7a2:	3301      	adds	r3, #1
 800a7a4:	72bb      	strb	r3, [r7, #10]
			st_word(dirb + i, chr); 		/* Store it */
 800a7a6:	687a      	ldr	r2, [r7, #4]
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	4413      	add	r3, r2
 800a7ac:	893a      	ldrh	r2, [r7, #8]
 800a7ae:	4611      	mov	r1, r2
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	f7fe f88a 	bl	80088ca <st_word>
		} while ((i += 2) % SZDIRE != 0);
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	3302      	adds	r3, #2
 800a7ba:	60fb      	str	r3, [r7, #12]
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	f003 031f 	and.w	r3, r3, #31
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d1e0      	bne.n	800a788 <create_xdir+0x4e>
		nb++;
 800a7c6:	7afb      	ldrb	r3, [r7, #11]
 800a7c8:	3301      	adds	r3, #1
 800a7ca:	72fb      	strb	r3, [r7, #11]
	} while (lfn[nc]);	/* Fill next entry if any char follows */
 800a7cc:	7abb      	ldrb	r3, [r7, #10]
 800a7ce:	005b      	lsls	r3, r3, #1
 800a7d0:	683a      	ldr	r2, [r7, #0]
 800a7d2:	4413      	add	r3, r2
 800a7d4:	881b      	ldrh	r3, [r3, #0]
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d1c8      	bne.n	800a76c <create_xdir+0x32>

	dirb[XDIR_NumName] = nc;	/* Set name length */
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	3323      	adds	r3, #35	@ 0x23
 800a7de:	7aba      	ldrb	r2, [r7, #10]
 800a7e0:	701a      	strb	r2, [r3, #0]
	dirb[XDIR_NumSec] = nb;		/* Set block length */
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	3301      	adds	r3, #1
 800a7e6:	7afa      	ldrb	r2, [r7, #11]
 800a7e8:	701a      	strb	r2, [r3, #0]
	st_word(dirb + XDIR_NameHash, xname_sum(lfn));	/* Set name hash */
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 800a7f0:	6838      	ldr	r0, [r7, #0]
 800a7f2:	f7ff fd92 	bl	800a31a <xname_sum>
 800a7f6:	4603      	mov	r3, r0
 800a7f8:	4619      	mov	r1, r3
 800a7fa:	4620      	mov	r0, r4
 800a7fc:	f7fe f865 	bl	80088ca <st_word>
}
 800a800:	bf00      	nop
 800a802:	3714      	adds	r7, #20
 800a804:	46bd      	mov	sp, r7
 800a806:	bd90      	pop	{r4, r7, pc}

0800a808 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800a808:	b580      	push	{r7, lr}
 800a80a:	b086      	sub	sp, #24
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	6078      	str	r0, [r7, #4]
 800a810:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800a812:	2304      	movs	r3, #4
 800a814:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800a81c:	23ff      	movs	r3, #255	@ 0xff
 800a81e:	757b      	strb	r3, [r7, #21]
 800a820:	23ff      	movs	r3, #255	@ 0xff
 800a822:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800a824:	e09f      	b.n	800a966 <dir_read+0x15e>
		res = move_window(fs, dp->sect);
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a82a:	4619      	mov	r1, r3
 800a82c:	6938      	ldr	r0, [r7, #16]
 800a82e:	f7fe fb49 	bl	8008ec4 <move_window>
 800a832:	4603      	mov	r3, r0
 800a834:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800a836:	7dfb      	ldrb	r3, [r7, #23]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	f040 809a 	bne.w	800a972 <dir_read+0x16a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a842:	781b      	ldrb	r3, [r3, #0]
 800a844:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800a846:	7dbb      	ldrb	r3, [r7, #22]
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d102      	bne.n	800a852 <dir_read+0x4a>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800a84c:	2304      	movs	r3, #4
 800a84e:	75fb      	strb	r3, [r7, #23]
 800a850:	e096      	b.n	800a980 <dir_read+0x178>
		}
#if _FS_EXFAT
		if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800a852:	693b      	ldr	r3, [r7, #16]
 800a854:	781b      	ldrb	r3, [r3, #0]
 800a856:	2b04      	cmp	r3, #4
 800a858:	d118      	bne.n	800a88c <dir_read+0x84>
			if (_USE_LABEL && vol) {
				if (c == 0x83) break;	/* Volume label entry? */
			} else {
				if (c == 0x85) {		/* Start of the file entry block? */
 800a85a:	7dbb      	ldrb	r3, [r7, #22]
 800a85c:	2b85      	cmp	r3, #133	@ 0x85
 800a85e:	d179      	bne.n	800a954 <dir_read+0x14c>
					dp->blk_ofs = dp->dptr;	/* Get location of the block */
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	64da      	str	r2, [r3, #76]	@ 0x4c
					res = load_xdir(dp);	/* Load the entry block */
 800a868:	6878      	ldr	r0, [r7, #4]
 800a86a:	f7ff fe17 	bl	800a49c <load_xdir>
 800a86e:	4603      	mov	r3, r0
 800a870:	75fb      	strb	r3, [r7, #23]
					if (res == FR_OK) {
 800a872:	7dfb      	ldrb	r3, [r7, #23]
 800a874:	2b00      	cmp	r3, #0
 800a876:	d17e      	bne.n	800a976 <dir_read+0x16e>
						dp->obj.attr = fs->dirbuf[XDIR_Attr] & AM_MASK;	/* Get attribute */
 800a878:	693b      	ldr	r3, [r7, #16]
 800a87a:	691b      	ldr	r3, [r3, #16]
 800a87c:	3304      	adds	r3, #4
 800a87e:	781b      	ldrb	r3, [r3, #0]
 800a880:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a884:	b2da      	uxtb	r2, r3
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	719a      	strb	r2, [r3, #6]
					}
					break;
 800a88a:	e074      	b.n	800a976 <dir_read+0x16e>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a890:	330b      	adds	r3, #11
 800a892:	781b      	ldrb	r3, [r3, #0]
 800a894:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a898:	73fb      	strb	r3, [r7, #15]
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	7bfa      	ldrb	r2, [r7, #15]
 800a89e:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800a8a0:	7dbb      	ldrb	r3, [r7, #22]
 800a8a2:	2be5      	cmp	r3, #229	@ 0xe5
 800a8a4:	d00e      	beq.n	800a8c4 <dir_read+0xbc>
 800a8a6:	7dbb      	ldrb	r3, [r7, #22]
 800a8a8:	2b2e      	cmp	r3, #46	@ 0x2e
 800a8aa:	d00b      	beq.n	800a8c4 <dir_read+0xbc>
 800a8ac:	7bfb      	ldrb	r3, [r7, #15]
 800a8ae:	f023 0320 	bic.w	r3, r3, #32
 800a8b2:	2b08      	cmp	r3, #8
 800a8b4:	bf0c      	ite	eq
 800a8b6:	2301      	moveq	r3, #1
 800a8b8:	2300      	movne	r3, #0
 800a8ba:	b2db      	uxtb	r3, r3
 800a8bc:	461a      	mov	r2, r3
 800a8be:	683b      	ldr	r3, [r7, #0]
 800a8c0:	4293      	cmp	r3, r2
 800a8c2:	d002      	beq.n	800a8ca <dir_read+0xc2>
				ord = 0xFF;
 800a8c4:	23ff      	movs	r3, #255	@ 0xff
 800a8c6:	757b      	strb	r3, [r7, #21]
 800a8c8:	e044      	b.n	800a954 <dir_read+0x14c>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 800a8ca:	7bfb      	ldrb	r3, [r7, #15]
 800a8cc:	2b0f      	cmp	r3, #15
 800a8ce:	d12f      	bne.n	800a930 <dir_read+0x128>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 800a8d0:	7dbb      	ldrb	r3, [r7, #22]
 800a8d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d00d      	beq.n	800a8f6 <dir_read+0xee>
						sum = dp->dir[LDIR_Chksum];
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a8de:	7b5b      	ldrb	r3, [r3, #13]
 800a8e0:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 800a8e2:	7dbb      	ldrb	r3, [r7, #22]
 800a8e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a8e8:	75bb      	strb	r3, [r7, #22]
 800a8ea:	7dbb      	ldrb	r3, [r7, #22]
 800a8ec:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	64da      	str	r2, [r3, #76]	@ 0x4c
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800a8f6:	7dba      	ldrb	r2, [r7, #22]
 800a8f8:	7d7b      	ldrb	r3, [r7, #21]
 800a8fa:	429a      	cmp	r2, r3
 800a8fc:	d115      	bne.n	800a92a <dir_read+0x122>
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a902:	330d      	adds	r3, #13
 800a904:	781b      	ldrb	r3, [r3, #0]
 800a906:	7d3a      	ldrb	r2, [r7, #20]
 800a908:	429a      	cmp	r2, r3
 800a90a:	d10e      	bne.n	800a92a <dir_read+0x122>
 800a90c:	693b      	ldr	r3, [r7, #16]
 800a90e:	68da      	ldr	r2, [r3, #12]
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a914:	4619      	mov	r1, r3
 800a916:	4610      	mov	r0, r2
 800a918:	f7ff fb3e 	bl	8009f98 <pick_lfn>
 800a91c:	4603      	mov	r3, r0
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d003      	beq.n	800a92a <dir_read+0x122>
 800a922:	7d7b      	ldrb	r3, [r7, #21]
 800a924:	3b01      	subs	r3, #1
 800a926:	b2db      	uxtb	r3, r3
 800a928:	e000      	b.n	800a92c <dir_read+0x124>
 800a92a:	23ff      	movs	r3, #255	@ 0xff
 800a92c:	757b      	strb	r3, [r7, #21]
 800a92e:	e011      	b.n	800a954 <dir_read+0x14c>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800a930:	7d7b      	ldrb	r3, [r7, #21]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d109      	bne.n	800a94a <dir_read+0x142>
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a93a:	4618      	mov	r0, r3
 800a93c:	f7ff fc9c 	bl	800a278 <sum_sfn>
 800a940:	4603      	mov	r3, r0
 800a942:	461a      	mov	r2, r3
 800a944:	7d3b      	ldrb	r3, [r7, #20]
 800a946:	4293      	cmp	r3, r2
 800a948:	d017      	beq.n	800a97a <dir_read+0x172>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	f04f 32ff 	mov.w	r2, #4294967295
 800a950:	64da      	str	r2, [r3, #76]	@ 0x4c
					}
					break;
 800a952:	e012      	b.n	800a97a <dir_read+0x172>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800a954:	2100      	movs	r1, #0
 800a956:	6878      	ldr	r0, [r7, #4]
 800a958:	f7ff f93d 	bl	8009bd6 <dir_next>
 800a95c:	4603      	mov	r3, r0
 800a95e:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800a960:	7dfb      	ldrb	r3, [r7, #23]
 800a962:	2b00      	cmp	r3, #0
 800a964:	d10b      	bne.n	800a97e <dir_read+0x176>
	while (dp->sect) {
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	f47f af5b 	bne.w	800a826 <dir_read+0x1e>
 800a970:	e006      	b.n	800a980 <dir_read+0x178>
		if (res != FR_OK) break;
 800a972:	bf00      	nop
 800a974:	e004      	b.n	800a980 <dir_read+0x178>
					break;
 800a976:	bf00      	nop
 800a978:	e002      	b.n	800a980 <dir_read+0x178>
					break;
 800a97a:	bf00      	nop
 800a97c:	e000      	b.n	800a980 <dir_read+0x178>
		if (res != FR_OK) break;
 800a97e:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800a980:	7dfb      	ldrb	r3, [r7, #23]
 800a982:	2b00      	cmp	r3, #0
 800a984:	d002      	beq.n	800a98c <dir_read+0x184>
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	2200      	movs	r2, #0
 800a98a:	639a      	str	r2, [r3, #56]	@ 0x38
	return res;
 800a98c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a98e:	4618      	mov	r0, r3
 800a990:	3718      	adds	r7, #24
 800a992:	46bd      	mov	sp, r7
 800a994:	bd80      	pop	{r7, pc}

0800a996 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800a996:	b590      	push	{r4, r7, lr}
 800a998:	b089      	sub	sp, #36	@ 0x24
 800a99a:	af00      	add	r7, sp, #0
 800a99c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	60fb      	str	r3, [r7, #12]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800a9a4:	2100      	movs	r1, #0
 800a9a6:	6878      	ldr	r0, [r7, #4]
 800a9a8:	f7ff f88f 	bl	8009aca <dir_sdi>
 800a9ac:	4603      	mov	r3, r0
 800a9ae:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) return res;
 800a9b0:	7ffb      	ldrb	r3, [r7, #31]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d001      	beq.n	800a9ba <dir_find+0x24>
 800a9b6:	7ffb      	ldrb	r3, [r7, #31]
 800a9b8:	e113      	b.n	800abe2 <dir_find+0x24c>
#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	781b      	ldrb	r3, [r3, #0]
 800a9be:	2b04      	cmp	r3, #4
 800a9c0:	d165      	bne.n	800aa8e <dir_find+0xf8>
		BYTE nc;
		UINT di, ni;
		WORD hash = xname_sum(fs->lfnbuf);		/* Hash value of the name to find */
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	68db      	ldr	r3, [r3, #12]
 800a9c6:	4618      	mov	r0, r3
 800a9c8:	f7ff fca7 	bl	800a31a <xname_sum>
 800a9cc:	4603      	mov	r3, r0
 800a9ce:	813b      	strh	r3, [r7, #8]

		while ((res = dir_read(dp, 0)) == FR_OK) {	/* Read an item */
 800a9d0:	e050      	b.n	800aa74 <dir_find+0xde>
#if _MAX_LFN < 255
			if (fs->dirbuf[XDIR_NumName] > _MAX_LFN) continue;			/* Skip comparison if inaccessible object name */
#endif
			if (ld_word(fs->dirbuf + XDIR_NameHash) != hash) continue;	/* Skip comparison if hash mismatched */
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	691b      	ldr	r3, [r3, #16]
 800a9d6:	3324      	adds	r3, #36	@ 0x24
 800a9d8:	4618      	mov	r0, r3
 800a9da:	f7fd fe5f 	bl	800869c <ld_word>
 800a9de:	4603      	mov	r3, r0
 800a9e0:	461a      	mov	r2, r3
 800a9e2:	893b      	ldrh	r3, [r7, #8]
 800a9e4:	4293      	cmp	r3, r2
 800a9e6:	d144      	bne.n	800aa72 <dir_find+0xdc>
			for (nc = fs->dirbuf[XDIR_NumName], di = SZDIRE * 2, ni = 0; nc; nc--, di += 2, ni++) {	/* Compare the name */
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	691b      	ldr	r3, [r3, #16]
 800a9ec:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800a9f0:	76fb      	strb	r3, [r7, #27]
 800a9f2:	2340      	movs	r3, #64	@ 0x40
 800a9f4:	617b      	str	r3, [r7, #20]
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	613b      	str	r3, [r7, #16]
 800a9fa:	e029      	b.n	800aa50 <dir_find+0xba>
				if ((di % SZDIRE) == 0) di += 2;
 800a9fc:	697b      	ldr	r3, [r7, #20]
 800a9fe:	f003 031f 	and.w	r3, r3, #31
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d102      	bne.n	800aa0c <dir_find+0x76>
 800aa06:	697b      	ldr	r3, [r7, #20]
 800aa08:	3302      	adds	r3, #2
 800aa0a:	617b      	str	r3, [r7, #20]
				if (ff_wtoupper(ld_word(fs->dirbuf + di)) != ff_wtoupper(fs->lfnbuf[ni])) break;
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	691a      	ldr	r2, [r3, #16]
 800aa10:	697b      	ldr	r3, [r7, #20]
 800aa12:	4413      	add	r3, r2
 800aa14:	4618      	mov	r0, r3
 800aa16:	f7fd fe41 	bl	800869c <ld_word>
 800aa1a:	4603      	mov	r3, r0
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	f002 fc41 	bl	800d2a4 <ff_wtoupper>
 800aa22:	4603      	mov	r3, r0
 800aa24:	461c      	mov	r4, r3
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	68da      	ldr	r2, [r3, #12]
 800aa2a:	693b      	ldr	r3, [r7, #16]
 800aa2c:	005b      	lsls	r3, r3, #1
 800aa2e:	4413      	add	r3, r2
 800aa30:	881b      	ldrh	r3, [r3, #0]
 800aa32:	4618      	mov	r0, r3
 800aa34:	f002 fc36 	bl	800d2a4 <ff_wtoupper>
 800aa38:	4603      	mov	r3, r0
 800aa3a:	429c      	cmp	r4, r3
 800aa3c:	d10c      	bne.n	800aa58 <dir_find+0xc2>
			for (nc = fs->dirbuf[XDIR_NumName], di = SZDIRE * 2, ni = 0; nc; nc--, di += 2, ni++) {	/* Compare the name */
 800aa3e:	7efb      	ldrb	r3, [r7, #27]
 800aa40:	3b01      	subs	r3, #1
 800aa42:	76fb      	strb	r3, [r7, #27]
 800aa44:	697b      	ldr	r3, [r7, #20]
 800aa46:	3302      	adds	r3, #2
 800aa48:	617b      	str	r3, [r7, #20]
 800aa4a:	693b      	ldr	r3, [r7, #16]
 800aa4c:	3301      	adds	r3, #1
 800aa4e:	613b      	str	r3, [r7, #16]
 800aa50:	7efb      	ldrb	r3, [r7, #27]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d1d2      	bne.n	800a9fc <dir_find+0x66>
 800aa56:	e000      	b.n	800aa5a <dir_find+0xc4>
				if (ff_wtoupper(ld_word(fs->dirbuf + di)) != ff_wtoupper(fs->lfnbuf[ni])) break;
 800aa58:	bf00      	nop
			}
			if (nc == 0 && !fs->lfnbuf[ni]) break;	/* Name matched? */
 800aa5a:	7efb      	ldrb	r3, [r7, #27]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d109      	bne.n	800aa74 <dir_find+0xde>
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	68da      	ldr	r2, [r3, #12]
 800aa64:	693b      	ldr	r3, [r7, #16]
 800aa66:	005b      	lsls	r3, r3, #1
 800aa68:	4413      	add	r3, r2
 800aa6a:	881b      	ldrh	r3, [r3, #0]
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d00b      	beq.n	800aa88 <dir_find+0xf2>
 800aa70:	e000      	b.n	800aa74 <dir_find+0xde>
			if (ld_word(fs->dirbuf + XDIR_NameHash) != hash) continue;	/* Skip comparison if hash mismatched */
 800aa72:	bf00      	nop
		while ((res = dir_read(dp, 0)) == FR_OK) {	/* Read an item */
 800aa74:	2100      	movs	r1, #0
 800aa76:	6878      	ldr	r0, [r7, #4]
 800aa78:	f7ff fec6 	bl	800a808 <dir_read>
 800aa7c:	4603      	mov	r3, r0
 800aa7e:	77fb      	strb	r3, [r7, #31]
 800aa80:	7ffb      	ldrb	r3, [r7, #31]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d0a5      	beq.n	800a9d2 <dir_find+0x3c>
 800aa86:	e000      	b.n	800aa8a <dir_find+0xf4>
			if (nc == 0 && !fs->lfnbuf[ni]) break;	/* Name matched? */
 800aa88:	bf00      	nop
		}
		return res;
 800aa8a:	7ffb      	ldrb	r3, [r7, #31]
 800aa8c:	e0a9      	b.n	800abe2 <dir_find+0x24c>
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800aa8e:	23ff      	movs	r3, #255	@ 0xff
 800aa90:	773b      	strb	r3, [r7, #28]
 800aa92:	7f3b      	ldrb	r3, [r7, #28]
 800aa94:	777b      	strb	r3, [r7, #29]
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	f04f 32ff 	mov.w	r2, #4294967295
 800aa9c:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
	do {
		res = move_window(fs, dp->sect);
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aaa2:	4619      	mov	r1, r3
 800aaa4:	68f8      	ldr	r0, [r7, #12]
 800aaa6:	f7fe fa0d 	bl	8008ec4 <move_window>
 800aaaa:	4603      	mov	r3, r0
 800aaac:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) break;
 800aaae:	7ffb      	ldrb	r3, [r7, #31]
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	f040 8090 	bne.w	800abd6 <dir_find+0x240>
		c = dp->dir[DIR_Name];
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aaba:	781b      	ldrb	r3, [r3, #0]
 800aabc:	77bb      	strb	r3, [r7, #30]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800aabe:	7fbb      	ldrb	r3, [r7, #30]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d102      	bne.n	800aaca <dir_find+0x134>
 800aac4:	2304      	movs	r3, #4
 800aac6:	77fb      	strb	r3, [r7, #31]
 800aac8:	e08a      	b.n	800abe0 <dir_find+0x24a>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aace:	330b      	adds	r3, #11
 800aad0:	781b      	ldrb	r3, [r3, #0]
 800aad2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800aad6:	72fb      	strb	r3, [r7, #11]
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	7afa      	ldrb	r2, [r7, #11]
 800aadc:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800aade:	7fbb      	ldrb	r3, [r7, #30]
 800aae0:	2be5      	cmp	r3, #229	@ 0xe5
 800aae2:	d007      	beq.n	800aaf4 <dir_find+0x15e>
 800aae4:	7afb      	ldrb	r3, [r7, #11]
 800aae6:	f003 0308 	and.w	r3, r3, #8
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d009      	beq.n	800ab02 <dir_find+0x16c>
 800aaee:	7afb      	ldrb	r3, [r7, #11]
 800aaf0:	2b0f      	cmp	r3, #15
 800aaf2:	d006      	beq.n	800ab02 <dir_find+0x16c>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800aaf4:	23ff      	movs	r3, #255	@ 0xff
 800aaf6:	777b      	strb	r3, [r7, #29]
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	f04f 32ff 	mov.w	r2, #4294967295
 800aafe:	64da      	str	r2, [r3, #76]	@ 0x4c
 800ab00:	e05e      	b.n	800abc0 <dir_find+0x22a>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800ab02:	7afb      	ldrb	r3, [r7, #11]
 800ab04:	2b0f      	cmp	r3, #15
 800ab06:	d136      	bne.n	800ab76 <dir_find+0x1e0>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800ab0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d154      	bne.n	800abc0 <dir_find+0x22a>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800ab16:	7fbb      	ldrb	r3, [r7, #30]
 800ab18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d00d      	beq.n	800ab3c <dir_find+0x1a6>
						sum = dp->dir[LDIR_Chksum];
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab24:	7b5b      	ldrb	r3, [r3, #13]
 800ab26:	773b      	strb	r3, [r7, #28]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800ab28:	7fbb      	ldrb	r3, [r7, #30]
 800ab2a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ab2e:	77bb      	strb	r3, [r7, #30]
 800ab30:	7fbb      	ldrb	r3, [r7, #30]
 800ab32:	777b      	strb	r3, [r7, #29]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	64da      	str	r2, [r3, #76]	@ 0x4c
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800ab3c:	7fba      	ldrb	r2, [r7, #30]
 800ab3e:	7f7b      	ldrb	r3, [r7, #29]
 800ab40:	429a      	cmp	r2, r3
 800ab42:	d115      	bne.n	800ab70 <dir_find+0x1da>
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab48:	330d      	adds	r3, #13
 800ab4a:	781b      	ldrb	r3, [r3, #0]
 800ab4c:	7f3a      	ldrb	r2, [r7, #28]
 800ab4e:	429a      	cmp	r2, r3
 800ab50:	d10e      	bne.n	800ab70 <dir_find+0x1da>
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	68da      	ldr	r2, [r3, #12]
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab5a:	4619      	mov	r1, r3
 800ab5c:	4610      	mov	r0, r2
 800ab5e:	f7ff f9ab 	bl	8009eb8 <cmp_lfn>
 800ab62:	4603      	mov	r3, r0
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d003      	beq.n	800ab70 <dir_find+0x1da>
 800ab68:	7f7b      	ldrb	r3, [r7, #29]
 800ab6a:	3b01      	subs	r3, #1
 800ab6c:	b2db      	uxtb	r3, r3
 800ab6e:	e000      	b.n	800ab72 <dir_find+0x1dc>
 800ab70:	23ff      	movs	r3, #255	@ 0xff
 800ab72:	777b      	strb	r3, [r7, #29]
 800ab74:	e024      	b.n	800abc0 <dir_find+0x22a>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800ab76:	7f7b      	ldrb	r3, [r7, #29]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d109      	bne.n	800ab90 <dir_find+0x1fa>
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab80:	4618      	mov	r0, r3
 800ab82:	f7ff fb79 	bl	800a278 <sum_sfn>
 800ab86:	4603      	mov	r3, r0
 800ab88:	461a      	mov	r2, r3
 800ab8a:	7f3b      	ldrb	r3, [r7, #28]
 800ab8c:	4293      	cmp	r3, r2
 800ab8e:	d024      	beq.n	800abda <dir_find+0x244>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800ab96:	f003 0301 	and.w	r3, r3, #1
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d10a      	bne.n	800abb4 <dir_find+0x21e>
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	3340      	adds	r3, #64	@ 0x40
 800aba6:	220b      	movs	r2, #11
 800aba8:	4619      	mov	r1, r3
 800abaa:	f7fd ff99 	bl	8008ae0 <mem_cmp>
 800abae:	4603      	mov	r3, r0
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d014      	beq.n	800abde <dir_find+0x248>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800abb4:	23ff      	movs	r3, #255	@ 0xff
 800abb6:	777b      	strb	r3, [r7, #29]
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	f04f 32ff 	mov.w	r2, #4294967295
 800abbe:	64da      	str	r2, [r3, #76]	@ 0x4c
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800abc0:	2100      	movs	r1, #0
 800abc2:	6878      	ldr	r0, [r7, #4]
 800abc4:	f7ff f807 	bl	8009bd6 <dir_next>
 800abc8:	4603      	mov	r3, r0
 800abca:	77fb      	strb	r3, [r7, #31]
	} while (res == FR_OK);
 800abcc:	7ffb      	ldrb	r3, [r7, #31]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	f43f af65 	beq.w	800aa9e <dir_find+0x108>
 800abd4:	e004      	b.n	800abe0 <dir_find+0x24a>
		if (res != FR_OK) break;
 800abd6:	bf00      	nop
 800abd8:	e002      	b.n	800abe0 <dir_find+0x24a>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800abda:	bf00      	nop
 800abdc:	e000      	b.n	800abe0 <dir_find+0x24a>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800abde:	bf00      	nop

	return res;
 800abe0:	7ffb      	ldrb	r3, [r7, #31]
}
 800abe2:	4618      	mov	r0, r3
 800abe4:	3724      	adds	r7, #36	@ 0x24
 800abe6:	46bd      	mov	sp, r7
 800abe8:	bd90      	pop	{r4, r7, pc}
	...

0800abec <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800abec:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800abf0:	b0a0      	sub	sp, #128	@ 0x80
 800abf2:	af00      	add	r7, sp, #0
 800abf4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	66fb      	str	r3, [r7, #108]	@ 0x6c
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800ac02:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d001      	beq.n	800ac0e <dir_register+0x22>
 800ac0a:	2306      	movs	r3, #6
 800ac0c:	e18e      	b.n	800af2c <dir_register+0x340>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800ac0e:	2300      	movs	r3, #0
 800ac10:	677b      	str	r3, [r7, #116]	@ 0x74
 800ac12:	e002      	b.n	800ac1a <dir_register+0x2e>
 800ac14:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ac16:	3301      	adds	r3, #1
 800ac18:	677b      	str	r3, [r7, #116]	@ 0x74
 800ac1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ac1c:	68da      	ldr	r2, [r3, #12]
 800ac1e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ac20:	005b      	lsls	r3, r3, #1
 800ac22:	4413      	add	r3, r2
 800ac24:	881b      	ldrh	r3, [r3, #0]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d1f4      	bne.n	800ac14 <dir_register+0x28>

#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800ac2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ac2c:	781b      	ldrb	r3, [r3, #0]
 800ac2e:	2b04      	cmp	r3, #4
 800ac30:	f040 809f 	bne.w	800ad72 <dir_register+0x186>
		DIR dj;

		nent = (nlen + 14) / 15 + 2;	/* Number of entries to allocate (85+C0+C1s) */
 800ac34:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ac36:	330e      	adds	r3, #14
 800ac38:	4aa2      	ldr	r2, [pc, #648]	@ (800aec4 <dir_register+0x2d8>)
 800ac3a:	fba2 2303 	umull	r2, r3, r2, r3
 800ac3e:	08db      	lsrs	r3, r3, #3
 800ac40:	3302      	adds	r3, #2
 800ac42:	673b      	str	r3, [r7, #112]	@ 0x70
		res = dir_alloc(dp, nent);		/* Allocate entries */
 800ac44:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800ac46:	6878      	ldr	r0, [r7, #4]
 800ac48:	f7ff f89a 	bl	8009d80 <dir_alloc>
 800ac4c:	4603      	mov	r3, r0
 800ac4e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (res != FR_OK) return res;
 800ac52:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d002      	beq.n	800ac60 <dir_register+0x74>
 800ac5a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800ac5e:	e165      	b.n	800af2c <dir_register+0x340>
		dp->blk_ofs = dp->dptr - SZDIRE * (nent - 1);	/* Set the allocated entry block offset */
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ac64:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ac66:	3b01      	subs	r3, #1
 800ac68:	015b      	lsls	r3, r3, #5
 800ac6a:	1ad2      	subs	r2, r2, r3
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	64da      	str	r2, [r3, #76]	@ 0x4c

		if (dp->obj.sclust != 0 && (dp->obj.stat & 4)) {	/* Has the sub-directory been stretched? */
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	689b      	ldr	r3, [r3, #8]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d072      	beq.n	800ad5e <dir_register+0x172>
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	79db      	ldrb	r3, [r3, #7]
 800ac7c:	f003 0304 	and.w	r3, r3, #4
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d06c      	beq.n	800ad5e <dir_register+0x172>
			dp->obj.objsize += (DWORD)fs->csize * SS(fs);	/* Increase the directory size by cluster size */
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800ac8a:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800ac8c:	8949      	ldrh	r1, [r1, #10]
 800ac8e:	0249      	lsls	r1, r1, #9
 800ac90:	2000      	movs	r0, #0
 800ac92:	460c      	mov	r4, r1
 800ac94:	4605      	mov	r5, r0
 800ac96:	eb12 0804 	adds.w	r8, r2, r4
 800ac9a:	eb43 0905 	adc.w	r9, r3, r5
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	e9c3 8904 	strd	r8, r9, [r3, #16]
			res = fill_first_frag(&dp->obj);				/* Fill first fragment on the FAT if needed */
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	4618      	mov	r0, r3
 800aca8:	f7fe fcb6 	bl	8009618 <fill_first_frag>
 800acac:	4603      	mov	r3, r0
 800acae:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 800acb2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d002      	beq.n	800acc0 <dir_register+0xd4>
 800acba:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800acbe:	e135      	b.n	800af2c <dir_register+0x340>
			res = fill_last_frag(&dp->obj, dp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
 800acc0:	6878      	ldr	r0, [r7, #4]
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800acc6:	f04f 32ff 	mov.w	r2, #4294967295
 800acca:	4619      	mov	r1, r3
 800accc:	f7fe fcd3 	bl	8009676 <fill_last_frag>
 800acd0:	4603      	mov	r3, r0
 800acd2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 800acd6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d002      	beq.n	800ace4 <dir_register+0xf8>
 800acde:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800ace2:	e123      	b.n	800af2c <dir_register+0x340>
			res = load_obj_dir(&dj, &dp->obj);				/* Load the object status */
 800ace4:	687a      	ldr	r2, [r7, #4]
 800ace6:	f107 0308 	add.w	r3, r7, #8
 800acea:	4611      	mov	r1, r2
 800acec:	4618      	mov	r0, r3
 800acee:	f7ff fc93 	bl	800a618 <load_obj_dir>
 800acf2:	4603      	mov	r3, r0
 800acf4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 800acf8:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d002      	beq.n	800ad06 <dir_register+0x11a>
 800ad00:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800ad04:	e112      	b.n	800af2c <dir_register+0x340>
			st_qword(fs->dirbuf + XDIR_FileSize, dp->obj.objsize);		/* Update the allocation status */
 800ad06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ad08:	691b      	ldr	r3, [r3, #16]
 800ad0a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800ad14:	4608      	mov	r0, r1
 800ad16:	f7fd fe1f 	bl	8008958 <st_qword>
			st_qword(fs->dirbuf + XDIR_ValidFileSize, dp->obj.objsize);
 800ad1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ad1c:	691b      	ldr	r3, [r3, #16]
 800ad1e:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800ad28:	4608      	mov	r0, r1
 800ad2a:	f7fd fe15 	bl	8008958 <st_qword>
			fs->dirbuf[XDIR_GenFlags] = dp->obj.stat | 1;
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	79da      	ldrb	r2, [r3, #7]
 800ad32:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ad34:	691b      	ldr	r3, [r3, #16]
 800ad36:	3321      	adds	r3, #33	@ 0x21
 800ad38:	f042 0201 	orr.w	r2, r2, #1
 800ad3c:	b2d2      	uxtb	r2, r2
 800ad3e:	701a      	strb	r2, [r3, #0]
			res = store_xdir(&dj);							/* Store the object status */
 800ad40:	f107 0308 	add.w	r3, r7, #8
 800ad44:	4618      	mov	r0, r3
 800ad46:	f7ff fc9d 	bl	800a684 <store_xdir>
 800ad4a:	4603      	mov	r3, r0
 800ad4c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 800ad50:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d002      	beq.n	800ad5e <dir_register+0x172>
 800ad58:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800ad5c:	e0e6      	b.n	800af2c <dir_register+0x340>
		}

		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
 800ad5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ad60:	691a      	ldr	r2, [r3, #16]
 800ad62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ad64:	68db      	ldr	r3, [r3, #12]
 800ad66:	4619      	mov	r1, r3
 800ad68:	4610      	mov	r0, r2
 800ad6a:	f7ff fce6 	bl	800a73a <create_xdir>
		return FR_OK;
 800ad6e:	2300      	movs	r3, #0
 800ad70:	e0dc      	b.n	800af2c <dir_register+0x340>
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800ad78:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800ad7c:	220c      	movs	r2, #12
 800ad7e:	4618      	mov	r0, r3
 800ad80:	f7fd fe72 	bl	8008a68 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800ad84:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ad88:	f003 0301 	and.w	r3, r3, #1
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d033      	beq.n	800adf8 <dir_register+0x20c>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	2240      	movs	r2, #64	@ 0x40
 800ad94:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
		for (n = 1; n < 100; n++) {
 800ad98:	2301      	movs	r3, #1
 800ad9a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ad9c:	e016      	b.n	800adcc <dir_register+0x1e0>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	f103 0040 	add.w	r0, r3, #64	@ 0x40
 800ada4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ada6:	68da      	ldr	r2, [r3, #12]
 800ada8:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 800adac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800adae:	f7ff f9bf 	bl	800a130 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800adb2:	6878      	ldr	r0, [r7, #4]
 800adb4:	f7ff fdef 	bl	800a996 <dir_find>
 800adb8:	4603      	mov	r3, r0
 800adba:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) break;
 800adbe:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d106      	bne.n	800add4 <dir_register+0x1e8>
		for (n = 1; n < 100; n++) {
 800adc6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800adc8:	3301      	adds	r3, #1
 800adca:	67bb      	str	r3, [r7, #120]	@ 0x78
 800adcc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800adce:	2b63      	cmp	r3, #99	@ 0x63
 800add0:	d9e5      	bls.n	800ad9e <dir_register+0x1b2>
 800add2:	e000      	b.n	800add6 <dir_register+0x1ea>
			if (res != FR_OK) break;
 800add4:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800add6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800add8:	2b64      	cmp	r3, #100	@ 0x64
 800adda:	d101      	bne.n	800ade0 <dir_register+0x1f4>
 800addc:	2307      	movs	r3, #7
 800adde:	e0a5      	b.n	800af2c <dir_register+0x340>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800ade0:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800ade4:	2b04      	cmp	r3, #4
 800ade6:	d002      	beq.n	800adee <dir_register+0x202>
 800ade8:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800adec:	e09e      	b.n	800af2c <dir_register+0x340>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800adee:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800adf8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800adfc:	f003 0302 	and.w	r3, r3, #2
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d007      	beq.n	800ae14 <dir_register+0x228>
 800ae04:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ae06:	330c      	adds	r3, #12
 800ae08:	4a2f      	ldr	r2, [pc, #188]	@ (800aec8 <dir_register+0x2dc>)
 800ae0a:	fba2 2303 	umull	r2, r3, r2, r3
 800ae0e:	089b      	lsrs	r3, r3, #2
 800ae10:	3301      	adds	r3, #1
 800ae12:	e000      	b.n	800ae16 <dir_register+0x22a>
 800ae14:	2301      	movs	r3, #1
 800ae16:	673b      	str	r3, [r7, #112]	@ 0x70
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800ae18:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800ae1a:	6878      	ldr	r0, [r7, #4]
 800ae1c:	f7fe ffb0 	bl	8009d80 <dir_alloc>
 800ae20:	4603      	mov	r3, r0
 800ae22:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800ae26:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d14f      	bne.n	800aece <dir_register+0x2e2>
 800ae2e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ae30:	3b01      	subs	r3, #1
 800ae32:	673b      	str	r3, [r7, #112]	@ 0x70
 800ae34:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d049      	beq.n	800aece <dir_register+0x2e2>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ae3e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ae40:	015b      	lsls	r3, r3, #5
 800ae42:	1ad3      	subs	r3, r2, r3
 800ae44:	4619      	mov	r1, r3
 800ae46:	6878      	ldr	r0, [r7, #4]
 800ae48:	f7fe fe3f 	bl	8009aca <dir_sdi>
 800ae4c:	4603      	mov	r3, r0
 800ae4e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (res == FR_OK) {
 800ae52:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d139      	bne.n	800aece <dir_register+0x2e2>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	3340      	adds	r3, #64	@ 0x40
 800ae5e:	4618      	mov	r0, r3
 800ae60:	f7ff fa0a 	bl	800a278 <sum_sfn>
 800ae64:	4603      	mov	r3, r0
 800ae66:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae6e:	4619      	mov	r1, r3
 800ae70:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ae72:	f7fe f827 	bl	8008ec4 <move_window>
 800ae76:	4603      	mov	r3, r0
 800ae78:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
				if (res != FR_OK) break;
 800ae7c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d123      	bne.n	800aecc <dir_register+0x2e0>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800ae84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ae86:	68d8      	ldr	r0, [r3, #12]
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800ae8c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ae8e:	b2da      	uxtb	r2, r3
 800ae90:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800ae94:	f7ff f8e4 	bl	800a060 <put_lfn>
				fs->wflag = 1;
 800ae98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ae9a:	2201      	movs	r2, #1
 800ae9c:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800ae9e:	2100      	movs	r1, #0
 800aea0:	6878      	ldr	r0, [r7, #4]
 800aea2:	f7fe fe98 	bl	8009bd6 <dir_next>
 800aea6:	4603      	mov	r3, r0
 800aea8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			} while (res == FR_OK && --nent);
 800aeac:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d10c      	bne.n	800aece <dir_register+0x2e2>
 800aeb4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aeb6:	3b01      	subs	r3, #1
 800aeb8:	673b      	str	r3, [r7, #112]	@ 0x70
 800aeba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d1d4      	bne.n	800ae6a <dir_register+0x27e>
 800aec0:	e005      	b.n	800aece <dir_register+0x2e2>
 800aec2:	bf00      	nop
 800aec4:	88888889 	.word	0x88888889
 800aec8:	4ec4ec4f 	.word	0x4ec4ec4f
				if (res != FR_OK) break;
 800aecc:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800aece:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d128      	bne.n	800af28 <dir_register+0x33c>
		res = move_window(fs, dp->sect);
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aeda:	4619      	mov	r1, r3
 800aedc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800aede:	f7fd fff1 	bl	8008ec4 <move_window>
 800aee2:	4603      	mov	r3, r0
 800aee4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (res == FR_OK) {
 800aee8:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d11b      	bne.n	800af28 <dir_register+0x33c>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aef4:	2220      	movs	r2, #32
 800aef6:	2100      	movs	r1, #0
 800aef8:	4618      	mov	r0, r3
 800aefa:	f7fd fdd6 	bl	8008aaa <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	3340      	adds	r3, #64	@ 0x40
 800af06:	220b      	movs	r2, #11
 800af08:	4619      	mov	r1, r3
 800af0a:	f7fd fdad 	bl	8008a68 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	f893 204b 	ldrb.w	r2, [r3, #75]	@ 0x4b
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af18:	330c      	adds	r3, #12
 800af1a:	f002 0218 	and.w	r2, r2, #24
 800af1e:	b2d2      	uxtb	r2, r2
 800af20:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800af22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800af24:	2201      	movs	r2, #1
 800af26:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800af28:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800af2c:	4618      	mov	r0, r3
 800af2e:	3780      	adds	r7, #128	@ 0x80
 800af30:	46bd      	mov	sp, r7
 800af32:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800af36:	bf00      	nop

0800af38 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800af38:	b5b0      	push	{r4, r5, r7, lr}
 800af3a:	b088      	sub	sp, #32
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	6078      	str	r0, [r7, #4]
 800af40:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800af48:	683b      	ldr	r3, [r7, #0]
 800af4a:	2200      	movs	r2, #0
 800af4c:	769a      	strb	r2, [r3, #26]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af52:	2b00      	cmp	r3, #0
 800af54:	f000 80e7 	beq.w	800b126 <get_fileinfo+0x1ee>

#if _USE_LFN != 0	/* LFN configuration */
#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800af58:	693b      	ldr	r3, [r7, #16]
 800af5a:	781b      	ldrb	r3, [r3, #0]
 800af5c:	2b04      	cmp	r3, #4
 800af5e:	d106      	bne.n	800af6e <get_fileinfo+0x36>
		get_xdir_info(fs->dirbuf, fno);
 800af60:	693b      	ldr	r3, [r7, #16]
 800af62:	691b      	ldr	r3, [r3, #16]
 800af64:	6839      	ldr	r1, [r7, #0]
 800af66:	4618      	mov	r0, r3
 800af68:	f7ff fa07 	bl	800a37a <get_xdir_info>
		return;
 800af6c:	e0dc      	b.n	800b128 <get_fileinfo+0x1f0>
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800af72:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af76:	d040      	beq.n	800affa <get_fileinfo+0xc2>
			i = j = 0;
 800af78:	2300      	movs	r3, #0
 800af7a:	61bb      	str	r3, [r7, #24]
 800af7c:	69bb      	ldr	r3, [r7, #24]
 800af7e:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800af80:	e029      	b.n	800afd6 <get_fileinfo+0x9e>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 800af82:	89fb      	ldrh	r3, [r7, #14]
 800af84:	2100      	movs	r1, #0
 800af86:	4618      	mov	r0, r3
 800af88:	f002 f92e 	bl	800d1e8 <ff_convert>
 800af8c:	4603      	mov	r3, r0
 800af8e:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 800af90:	89fb      	ldrh	r3, [r7, #14]
 800af92:	2b00      	cmp	r3, #0
 800af94:	d102      	bne.n	800af9c <get_fileinfo+0x64>
 800af96:	2300      	movs	r3, #0
 800af98:	61fb      	str	r3, [r7, #28]
 800af9a:	e028      	b.n	800afee <get_fileinfo+0xb6>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
 800af9c:	89fb      	ldrh	r3, [r7, #14]
 800af9e:	2bff      	cmp	r3, #255	@ 0xff
 800afa0:	d90a      	bls.n	800afb8 <get_fileinfo+0x80>
					fno->fname[i++] = (char)(w >> 8);
 800afa2:	89fb      	ldrh	r3, [r7, #14]
 800afa4:	0a1b      	lsrs	r3, r3, #8
 800afa6:	b299      	uxth	r1, r3
 800afa8:	69fb      	ldr	r3, [r7, #28]
 800afaa:	1c5a      	adds	r2, r3, #1
 800afac:	61fa      	str	r2, [r7, #28]
 800afae:	b2c9      	uxtb	r1, r1
 800afb0:	683a      	ldr	r2, [r7, #0]
 800afb2:	4413      	add	r3, r2
 800afb4:	460a      	mov	r2, r1
 800afb6:	769a      	strb	r2, [r3, #26]
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 800afb8:	69fb      	ldr	r3, [r7, #28]
 800afba:	2bfe      	cmp	r3, #254	@ 0xfe
 800afbc:	d902      	bls.n	800afc4 <get_fileinfo+0x8c>
 800afbe:	2300      	movs	r3, #0
 800afc0:	61fb      	str	r3, [r7, #28]
 800afc2:	e014      	b.n	800afee <get_fileinfo+0xb6>
				fno->fname[i++] = (TCHAR)w;
 800afc4:	69fb      	ldr	r3, [r7, #28]
 800afc6:	1c5a      	adds	r2, r3, #1
 800afc8:	61fa      	str	r2, [r7, #28]
 800afca:	89fa      	ldrh	r2, [r7, #14]
 800afcc:	b2d1      	uxtb	r1, r2
 800afce:	683a      	ldr	r2, [r7, #0]
 800afd0:	4413      	add	r3, r2
 800afd2:	460a      	mov	r2, r1
 800afd4:	769a      	strb	r2, [r3, #26]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800afd6:	693b      	ldr	r3, [r7, #16]
 800afd8:	68da      	ldr	r2, [r3, #12]
 800afda:	69bb      	ldr	r3, [r7, #24]
 800afdc:	1c59      	adds	r1, r3, #1
 800afde:	61b9      	str	r1, [r7, #24]
 800afe0:	005b      	lsls	r3, r3, #1
 800afe2:	4413      	add	r3, r2
 800afe4:	881b      	ldrh	r3, [r3, #0]
 800afe6:	81fb      	strh	r3, [r7, #14]
 800afe8:	89fb      	ldrh	r3, [r7, #14]
 800afea:	2b00      	cmp	r3, #0
 800afec:	d1c9      	bne.n	800af82 <get_fileinfo+0x4a>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 800afee:	683a      	ldr	r2, [r7, #0]
 800aff0:	69fb      	ldr	r3, [r7, #28]
 800aff2:	4413      	add	r3, r2
 800aff4:	331a      	adds	r3, #26
 800aff6:	2200      	movs	r2, #0
 800aff8:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 800affa:	2300      	movs	r3, #0
 800affc:	61bb      	str	r3, [r7, #24]
 800affe:	69bb      	ldr	r3, [r7, #24]
 800b000:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 800b002:	683a      	ldr	r2, [r7, #0]
 800b004:	69fb      	ldr	r3, [r7, #28]
 800b006:	4413      	add	r3, r2
 800b008:	331a      	adds	r3, #26
 800b00a:	781b      	ldrb	r3, [r3, #0]
 800b00c:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 800b00e:	e04d      	b.n	800b0ac <get_fileinfo+0x174>
		c = (TCHAR)dp->dir[i++];
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b014:	69fb      	ldr	r3, [r7, #28]
 800b016:	1c59      	adds	r1, r3, #1
 800b018:	61f9      	str	r1, [r7, #28]
 800b01a:	4413      	add	r3, r2
 800b01c:	781b      	ldrb	r3, [r3, #0]
 800b01e:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 800b020:	7dfb      	ldrb	r3, [r7, #23]
 800b022:	2b20      	cmp	r3, #32
 800b024:	d041      	beq.n	800b0aa <get_fileinfo+0x172>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800b026:	7dfb      	ldrb	r3, [r7, #23]
 800b028:	2b05      	cmp	r3, #5
 800b02a:	d101      	bne.n	800b030 <get_fileinfo+0xf8>
 800b02c:	23e5      	movs	r3, #229	@ 0xe5
 800b02e:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 800b030:	69fb      	ldr	r3, [r7, #28]
 800b032:	2b09      	cmp	r3, #9
 800b034:	d10f      	bne.n	800b056 <get_fileinfo+0x11e>
			if (!lfv) fno->fname[j] = '.';
 800b036:	89bb      	ldrh	r3, [r7, #12]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d105      	bne.n	800b048 <get_fileinfo+0x110>
 800b03c:	683a      	ldr	r2, [r7, #0]
 800b03e:	69bb      	ldr	r3, [r7, #24]
 800b040:	4413      	add	r3, r2
 800b042:	331a      	adds	r3, #26
 800b044:	222e      	movs	r2, #46	@ 0x2e
 800b046:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 800b048:	69bb      	ldr	r3, [r7, #24]
 800b04a:	1c5a      	adds	r2, r3, #1
 800b04c:	61ba      	str	r2, [r7, #24]
 800b04e:	683a      	ldr	r2, [r7, #0]
 800b050:	4413      	add	r3, r2
 800b052:	222e      	movs	r2, #46	@ 0x2e
 800b054:	735a      	strb	r2, [r3, #13]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 800b056:	683a      	ldr	r2, [r7, #0]
 800b058:	69bb      	ldr	r3, [r7, #24]
 800b05a:	4413      	add	r3, r2
 800b05c:	330d      	adds	r3, #13
 800b05e:	7dfa      	ldrb	r2, [r7, #23]
 800b060:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 800b062:	89bb      	ldrh	r3, [r7, #12]
 800b064:	2b00      	cmp	r3, #0
 800b066:	d11c      	bne.n	800b0a2 <get_fileinfo+0x16a>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 800b068:	7dfb      	ldrb	r3, [r7, #23]
 800b06a:	2b40      	cmp	r3, #64	@ 0x40
 800b06c:	d913      	bls.n	800b096 <get_fileinfo+0x15e>
 800b06e:	7dfb      	ldrb	r3, [r7, #23]
 800b070:	2b5a      	cmp	r3, #90	@ 0x5a
 800b072:	d810      	bhi.n	800b096 <get_fileinfo+0x15e>
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b078:	330c      	adds	r3, #12
 800b07a:	781b      	ldrb	r3, [r3, #0]
 800b07c:	461a      	mov	r2, r3
 800b07e:	69fb      	ldr	r3, [r7, #28]
 800b080:	2b08      	cmp	r3, #8
 800b082:	d901      	bls.n	800b088 <get_fileinfo+0x150>
 800b084:	2310      	movs	r3, #16
 800b086:	e000      	b.n	800b08a <get_fileinfo+0x152>
 800b088:	2308      	movs	r3, #8
 800b08a:	4013      	ands	r3, r2
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d002      	beq.n	800b096 <get_fileinfo+0x15e>
				c += 0x20;			/* To lower */
 800b090:	7dfb      	ldrb	r3, [r7, #23]
 800b092:	3320      	adds	r3, #32
 800b094:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 800b096:	683a      	ldr	r2, [r7, #0]
 800b098:	69bb      	ldr	r3, [r7, #24]
 800b09a:	4413      	add	r3, r2
 800b09c:	331a      	adds	r3, #26
 800b09e:	7dfa      	ldrb	r2, [r7, #23]
 800b0a0:	701a      	strb	r2, [r3, #0]
		}
		j++;
 800b0a2:	69bb      	ldr	r3, [r7, #24]
 800b0a4:	3301      	adds	r3, #1
 800b0a6:	61bb      	str	r3, [r7, #24]
 800b0a8:	e000      	b.n	800b0ac <get_fileinfo+0x174>
		if (c == ' ') continue;				/* Skip padding spaces */
 800b0aa:	bf00      	nop
	while (i < 11) {		/* Copy name body and extension */
 800b0ac:	69fb      	ldr	r3, [r7, #28]
 800b0ae:	2b0a      	cmp	r3, #10
 800b0b0:	d9ae      	bls.n	800b010 <get_fileinfo+0xd8>
	}
	if (!lfv) {
 800b0b2:	89bb      	ldrh	r3, [r7, #12]
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d10d      	bne.n	800b0d4 <get_fileinfo+0x19c>
		fno->fname[j] = 0;
 800b0b8:	683a      	ldr	r2, [r7, #0]
 800b0ba:	69bb      	ldr	r3, [r7, #24]
 800b0bc:	4413      	add	r3, r2
 800b0be:	331a      	adds	r3, #26
 800b0c0:	2200      	movs	r2, #0
 800b0c2:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0c8:	330c      	adds	r3, #12
 800b0ca:	781b      	ldrb	r3, [r3, #0]
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d101      	bne.n	800b0d4 <get_fileinfo+0x19c>
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 800b0d4:	683a      	ldr	r2, [r7, #0]
 800b0d6:	69bb      	ldr	r3, [r7, #24]
 800b0d8:	4413      	add	r3, r2
 800b0da:	330d      	adds	r3, #13
 800b0dc:	2200      	movs	r2, #0
 800b0de:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0e4:	7ada      	ldrb	r2, [r3, #11]
 800b0e6:	683b      	ldr	r3, [r7, #0]
 800b0e8:	731a      	strb	r2, [r3, #12]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0ee:	331c      	adds	r3, #28
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	f7fd faec 	bl	80086ce <ld_dword>
 800b0f6:	4603      	mov	r3, r0
 800b0f8:	2200      	movs	r2, #0
 800b0fa:	461c      	mov	r4, r3
 800b0fc:	4615      	mov	r5, r2
 800b0fe:	683b      	ldr	r3, [r7, #0]
 800b100:	e9c3 4500 	strd	r4, r5, [r3]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b108:	3316      	adds	r3, #22
 800b10a:	4618      	mov	r0, r3
 800b10c:	f7fd fadf 	bl	80086ce <ld_dword>
 800b110:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800b112:	68bb      	ldr	r3, [r7, #8]
 800b114:	b29a      	uxth	r2, r3
 800b116:	683b      	ldr	r3, [r7, #0]
 800b118:	815a      	strh	r2, [r3, #10]
 800b11a:	68bb      	ldr	r3, [r7, #8]
 800b11c:	0c1b      	lsrs	r3, r3, #16
 800b11e:	b29a      	uxth	r2, r3
 800b120:	683b      	ldr	r3, [r7, #0]
 800b122:	811a      	strh	r2, [r3, #8]
 800b124:	e000      	b.n	800b128 <get_fileinfo+0x1f0>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800b126:	bf00      	nop
}
 800b128:	3720      	adds	r7, #32
 800b12a:	46bd      	mov	sp, r7
 800b12c:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800b130 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800b130:	b580      	push	{r7, lr}
 800b132:	b08a      	sub	sp, #40	@ 0x28
 800b134:	af00      	add	r7, sp, #0
 800b136:	6078      	str	r0, [r7, #4]
 800b138:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800b13a:	683b      	ldr	r3, [r7, #0]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	613b      	str	r3, [r7, #16]
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	68db      	ldr	r3, [r3, #12]
 800b146:	60fb      	str	r3, [r7, #12]
 800b148:	2300      	movs	r3, #0
 800b14a:	617b      	str	r3, [r7, #20]
 800b14c:	697b      	ldr	r3, [r7, #20]
 800b14e:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800b150:	69bb      	ldr	r3, [r7, #24]
 800b152:	1c5a      	adds	r2, r3, #1
 800b154:	61ba      	str	r2, [r7, #24]
 800b156:	693a      	ldr	r2, [r7, #16]
 800b158:	4413      	add	r3, r2
 800b15a:	781b      	ldrb	r3, [r3, #0]
 800b15c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800b15e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b160:	2b1f      	cmp	r3, #31
 800b162:	d96a      	bls.n	800b23a <create_name+0x10a>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800b164:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b166:	2b2f      	cmp	r3, #47	@ 0x2f
 800b168:	d006      	beq.n	800b178 <create_name+0x48>
 800b16a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b16c:	2b5c      	cmp	r3, #92	@ 0x5c
 800b16e:	d110      	bne.n	800b192 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800b170:	e002      	b.n	800b178 <create_name+0x48>
 800b172:	69bb      	ldr	r3, [r7, #24]
 800b174:	3301      	adds	r3, #1
 800b176:	61bb      	str	r3, [r7, #24]
 800b178:	693a      	ldr	r2, [r7, #16]
 800b17a:	69bb      	ldr	r3, [r7, #24]
 800b17c:	4413      	add	r3, r2
 800b17e:	781b      	ldrb	r3, [r3, #0]
 800b180:	2b2f      	cmp	r3, #47	@ 0x2f
 800b182:	d0f6      	beq.n	800b172 <create_name+0x42>
 800b184:	693a      	ldr	r2, [r7, #16]
 800b186:	69bb      	ldr	r3, [r7, #24]
 800b188:	4413      	add	r3, r2
 800b18a:	781b      	ldrb	r3, [r3, #0]
 800b18c:	2b5c      	cmp	r3, #92	@ 0x5c
 800b18e:	d0f0      	beq.n	800b172 <create_name+0x42>
			break;
 800b190:	e054      	b.n	800b23c <create_name+0x10c>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800b192:	697b      	ldr	r3, [r7, #20]
 800b194:	2bfe      	cmp	r3, #254	@ 0xfe
 800b196:	d901      	bls.n	800b19c <create_name+0x6c>
 800b198:	2306      	movs	r3, #6
 800b19a:	e1bf      	b.n	800b51c <create_name+0x3ec>
#if !_LFN_UNICODE
		w &= 0xFF;
 800b19c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b19e:	b2db      	uxtb	r3, r3
 800b1a0:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
 800b1a2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b1a4:	b2db      	uxtb	r3, r3
 800b1a6:	2b80      	cmp	r3, #128	@ 0x80
 800b1a8:	d925      	bls.n	800b1f6 <create_name+0xc6>
 800b1aa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b1ac:	b2db      	uxtb	r3, r3
 800b1ae:	2bff      	cmp	r3, #255	@ 0xff
 800b1b0:	d021      	beq.n	800b1f6 <create_name+0xc6>
			b = (BYTE)p[si++];			/* Get 2nd byte */
 800b1b2:	69bb      	ldr	r3, [r7, #24]
 800b1b4:	1c5a      	adds	r2, r3, #1
 800b1b6:	61ba      	str	r2, [r7, #24]
 800b1b8:	693a      	ldr	r2, [r7, #16]
 800b1ba:	4413      	add	r3, r2
 800b1bc:	781b      	ldrb	r3, [r3, #0]
 800b1be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			w = (w << 8) + b;			/* Create a DBC */
 800b1c2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b1c4:	021b      	lsls	r3, r3, #8
 800b1c6:	b29a      	uxth	r2, r3
 800b1c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b1cc:	b29b      	uxth	r3, r3
 800b1ce:	4413      	add	r3, r2
 800b1d0:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
 800b1d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b1d6:	2b3f      	cmp	r3, #63	@ 0x3f
 800b1d8:	d903      	bls.n	800b1e2 <create_name+0xb2>
 800b1da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b1de:	2b7e      	cmp	r3, #126	@ 0x7e
 800b1e0:	d909      	bls.n	800b1f6 <create_name+0xc6>
 800b1e2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	da03      	bge.n	800b1f2 <create_name+0xc2>
 800b1ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b1ee:	2bff      	cmp	r3, #255	@ 0xff
 800b1f0:	d101      	bne.n	800b1f6 <create_name+0xc6>
 800b1f2:	2306      	movs	r3, #6
 800b1f4:	e192      	b.n	800b51c <create_name+0x3ec>
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800b1f6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b1f8:	2101      	movs	r1, #1
 800b1fa:	4618      	mov	r0, r3
 800b1fc:	f001 fff4 	bl	800d1e8 <ff_convert>
 800b200:	4603      	mov	r3, r0
 800b202:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800b204:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b206:	2b00      	cmp	r3, #0
 800b208:	d101      	bne.n	800b20e <create_name+0xde>
 800b20a:	2306      	movs	r3, #6
 800b20c:	e186      	b.n	800b51c <create_name+0x3ec>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800b20e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b210:	2b7f      	cmp	r3, #127	@ 0x7f
 800b212:	d809      	bhi.n	800b228 <create_name+0xf8>
 800b214:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b216:	4619      	mov	r1, r3
 800b218:	489a      	ldr	r0, [pc, #616]	@ (800b484 <create_name+0x354>)
 800b21a:	f7fd fc88 	bl	8008b2e <chk_chr>
 800b21e:	4603      	mov	r3, r0
 800b220:	2b00      	cmp	r3, #0
 800b222:	d001      	beq.n	800b228 <create_name+0xf8>
 800b224:	2306      	movs	r3, #6
 800b226:	e179      	b.n	800b51c <create_name+0x3ec>
		lfn[di++] = w;					/* Store the Unicode character */
 800b228:	697b      	ldr	r3, [r7, #20]
 800b22a:	1c5a      	adds	r2, r3, #1
 800b22c:	617a      	str	r2, [r7, #20]
 800b22e:	005b      	lsls	r3, r3, #1
 800b230:	68fa      	ldr	r2, [r7, #12]
 800b232:	4413      	add	r3, r2
 800b234:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b236:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800b238:	e78a      	b.n	800b150 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800b23a:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800b23c:	693a      	ldr	r2, [r7, #16]
 800b23e:	69bb      	ldr	r3, [r7, #24]
 800b240:	441a      	add	r2, r3
 800b242:	683b      	ldr	r3, [r7, #0]
 800b244:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800b246:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b248:	2b1f      	cmp	r3, #31
 800b24a:	d801      	bhi.n	800b250 <create_name+0x120>
 800b24c:	2304      	movs	r3, #4
 800b24e:	e000      	b.n	800b252 <create_name+0x122>
 800b250:	2300      	movs	r3, #0
 800b252:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800b256:	e011      	b.n	800b27c <create_name+0x14c>
		w = lfn[di - 1];
 800b258:	697b      	ldr	r3, [r7, #20]
 800b25a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800b25e:	3b01      	subs	r3, #1
 800b260:	005b      	lsls	r3, r3, #1
 800b262:	68fa      	ldr	r2, [r7, #12]
 800b264:	4413      	add	r3, r2
 800b266:	881b      	ldrh	r3, [r3, #0]
 800b268:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800b26a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b26c:	2b20      	cmp	r3, #32
 800b26e:	d002      	beq.n	800b276 <create_name+0x146>
 800b270:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b272:	2b2e      	cmp	r3, #46	@ 0x2e
 800b274:	d106      	bne.n	800b284 <create_name+0x154>
		di--;
 800b276:	697b      	ldr	r3, [r7, #20]
 800b278:	3b01      	subs	r3, #1
 800b27a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800b27c:	697b      	ldr	r3, [r7, #20]
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d1ea      	bne.n	800b258 <create_name+0x128>
 800b282:	e000      	b.n	800b286 <create_name+0x156>
		if (w != ' ' && w != '.') break;
 800b284:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800b286:	697b      	ldr	r3, [r7, #20]
 800b288:	005b      	lsls	r3, r3, #1
 800b28a:	68fa      	ldr	r2, [r7, #12]
 800b28c:	4413      	add	r3, r2
 800b28e:	2200      	movs	r2, #0
 800b290:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800b292:	697b      	ldr	r3, [r7, #20]
 800b294:	2b00      	cmp	r3, #0
 800b296:	d101      	bne.n	800b29c <create_name+0x16c>
 800b298:	2306      	movs	r3, #6
 800b29a:	e13f      	b.n	800b51c <create_name+0x3ec>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	3340      	adds	r3, #64	@ 0x40
 800b2a0:	220b      	movs	r2, #11
 800b2a2:	2120      	movs	r1, #32
 800b2a4:	4618      	mov	r0, r3
 800b2a6:	f7fd fc00 	bl	8008aaa <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	61bb      	str	r3, [r7, #24]
 800b2ae:	e002      	b.n	800b2b6 <create_name+0x186>
 800b2b0:	69bb      	ldr	r3, [r7, #24]
 800b2b2:	3301      	adds	r3, #1
 800b2b4:	61bb      	str	r3, [r7, #24]
 800b2b6:	69bb      	ldr	r3, [r7, #24]
 800b2b8:	005b      	lsls	r3, r3, #1
 800b2ba:	68fa      	ldr	r2, [r7, #12]
 800b2bc:	4413      	add	r3, r2
 800b2be:	881b      	ldrh	r3, [r3, #0]
 800b2c0:	2b20      	cmp	r3, #32
 800b2c2:	d0f5      	beq.n	800b2b0 <create_name+0x180>
 800b2c4:	69bb      	ldr	r3, [r7, #24]
 800b2c6:	005b      	lsls	r3, r3, #1
 800b2c8:	68fa      	ldr	r2, [r7, #12]
 800b2ca:	4413      	add	r3, r2
 800b2cc:	881b      	ldrh	r3, [r3, #0]
 800b2ce:	2b2e      	cmp	r3, #46	@ 0x2e
 800b2d0:	d0ee      	beq.n	800b2b0 <create_name+0x180>
	if (si) cf |= NS_LOSS | NS_LFN;
 800b2d2:	69bb      	ldr	r3, [r7, #24]
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d009      	beq.n	800b2ec <create_name+0x1bc>
 800b2d8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b2dc:	f043 0303 	orr.w	r3, r3, #3
 800b2e0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800b2e4:	e002      	b.n	800b2ec <create_name+0x1bc>
 800b2e6:	697b      	ldr	r3, [r7, #20]
 800b2e8:	3b01      	subs	r3, #1
 800b2ea:	617b      	str	r3, [r7, #20]
 800b2ec:	697b      	ldr	r3, [r7, #20]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d009      	beq.n	800b306 <create_name+0x1d6>
 800b2f2:	697b      	ldr	r3, [r7, #20]
 800b2f4:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800b2f8:	3b01      	subs	r3, #1
 800b2fa:	005b      	lsls	r3, r3, #1
 800b2fc:	68fa      	ldr	r2, [r7, #12]
 800b2fe:	4413      	add	r3, r2
 800b300:	881b      	ldrh	r3, [r3, #0]
 800b302:	2b2e      	cmp	r3, #46	@ 0x2e
 800b304:	d1ef      	bne.n	800b2e6 <create_name+0x1b6>

	i = b = 0; ni = 8;
 800b306:	2300      	movs	r3, #0
 800b308:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b30c:	2300      	movs	r3, #0
 800b30e:	623b      	str	r3, [r7, #32]
 800b310:	2308      	movs	r3, #8
 800b312:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800b314:	69bb      	ldr	r3, [r7, #24]
 800b316:	1c5a      	adds	r2, r3, #1
 800b318:	61ba      	str	r2, [r7, #24]
 800b31a:	005b      	lsls	r3, r3, #1
 800b31c:	68fa      	ldr	r2, [r7, #12]
 800b31e:	4413      	add	r3, r2
 800b320:	881b      	ldrh	r3, [r3, #0]
 800b322:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800b324:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b326:	2b00      	cmp	r3, #0
 800b328:	f000 80aa 	beq.w	800b480 <create_name+0x350>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800b32c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b32e:	2b20      	cmp	r3, #32
 800b330:	d006      	beq.n	800b340 <create_name+0x210>
 800b332:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b334:	2b2e      	cmp	r3, #46	@ 0x2e
 800b336:	d10a      	bne.n	800b34e <create_name+0x21e>
 800b338:	69ba      	ldr	r2, [r7, #24]
 800b33a:	697b      	ldr	r3, [r7, #20]
 800b33c:	429a      	cmp	r2, r3
 800b33e:	d006      	beq.n	800b34e <create_name+0x21e>
			cf |= NS_LOSS | NS_LFN; continue;
 800b340:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b344:	f043 0303 	orr.w	r3, r3, #3
 800b348:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b34c:	e097      	b.n	800b47e <create_name+0x34e>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800b34e:	6a3a      	ldr	r2, [r7, #32]
 800b350:	69fb      	ldr	r3, [r7, #28]
 800b352:	429a      	cmp	r2, r3
 800b354:	d203      	bcs.n	800b35e <create_name+0x22e>
 800b356:	69ba      	ldr	r2, [r7, #24]
 800b358:	697b      	ldr	r3, [r7, #20]
 800b35a:	429a      	cmp	r2, r3
 800b35c:	d123      	bne.n	800b3a6 <create_name+0x276>
			if (ni == 11) {				/* Long extension */
 800b35e:	69fb      	ldr	r3, [r7, #28]
 800b360:	2b0b      	cmp	r3, #11
 800b362:	d106      	bne.n	800b372 <create_name+0x242>
				cf |= NS_LOSS | NS_LFN; break;
 800b364:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b368:	f043 0303 	orr.w	r3, r3, #3
 800b36c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b370:	e08d      	b.n	800b48e <create_name+0x35e>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800b372:	69ba      	ldr	r2, [r7, #24]
 800b374:	697b      	ldr	r3, [r7, #20]
 800b376:	429a      	cmp	r2, r3
 800b378:	d005      	beq.n	800b386 <create_name+0x256>
 800b37a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b37e:	f043 0303 	orr.w	r3, r3, #3
 800b382:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			if (si > di) break;			/* No extension */
 800b386:	69ba      	ldr	r2, [r7, #24]
 800b388:	697b      	ldr	r3, [r7, #20]
 800b38a:	429a      	cmp	r2, r3
 800b38c:	d87e      	bhi.n	800b48c <create_name+0x35c>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800b38e:	697b      	ldr	r3, [r7, #20]
 800b390:	61bb      	str	r3, [r7, #24]
 800b392:	2308      	movs	r3, #8
 800b394:	623b      	str	r3, [r7, #32]
 800b396:	230b      	movs	r3, #11
 800b398:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800b39a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b39e:	009b      	lsls	r3, r3, #2
 800b3a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b3a4:	e06b      	b.n	800b47e <create_name+0x34e>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800b3a6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b3a8:	2b7f      	cmp	r3, #127	@ 0x7f
 800b3aa:	d910      	bls.n	800b3ce <create_name+0x29e>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
 800b3ac:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b3ae:	4618      	mov	r0, r3
 800b3b0:	f001 ff78 	bl	800d2a4 <ff_wtoupper>
 800b3b4:	4603      	mov	r3, r0
 800b3b6:	2100      	movs	r1, #0
 800b3b8:	4618      	mov	r0, r3
 800b3ba:	f001 ff15 	bl	800d1e8 <ff_convert>
 800b3be:	4603      	mov	r3, r0
 800b3c0:	84bb      	strh	r3, [r7, #36]	@ 0x24
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800b3c2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b3c6:	f043 0302 	orr.w	r3, r3, #2
 800b3ca:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		}

		if (_DF1S && w >= 0x100) {		/* Is this DBC? (always false at SBCS cfg) */
 800b3ce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b3d0:	2bff      	cmp	r3, #255	@ 0xff
 800b3d2:	d91a      	bls.n	800b40a <create_name+0x2da>
			if (i >= ni - 1) {
 800b3d4:	69fb      	ldr	r3, [r7, #28]
 800b3d6:	3b01      	subs	r3, #1
 800b3d8:	6a3a      	ldr	r2, [r7, #32]
 800b3da:	429a      	cmp	r2, r3
 800b3dc:	d308      	bcc.n	800b3f0 <create_name+0x2c0>
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
 800b3de:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b3e2:	f043 0303 	orr.w	r3, r3, #3
 800b3e6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b3ea:	69fb      	ldr	r3, [r7, #28]
 800b3ec:	623b      	str	r3, [r7, #32]
 800b3ee:	e046      	b.n	800b47e <create_name+0x34e>
			}
			dp->fn[i++] = (BYTE)(w >> 8);
 800b3f0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b3f2:	0a1b      	lsrs	r3, r3, #8
 800b3f4:	b299      	uxth	r1, r3
 800b3f6:	6a3b      	ldr	r3, [r7, #32]
 800b3f8:	1c5a      	adds	r2, r3, #1
 800b3fa:	623a      	str	r2, [r7, #32]
 800b3fc:	b2c9      	uxtb	r1, r1
 800b3fe:	687a      	ldr	r2, [r7, #4]
 800b400:	4413      	add	r3, r2
 800b402:	460a      	mov	r2, r1
 800b404:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b408:	e02f      	b.n	800b46a <create_name+0x33a>
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800b40a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d007      	beq.n	800b420 <create_name+0x2f0>
 800b410:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b412:	4619      	mov	r1, r3
 800b414:	481c      	ldr	r0, [pc, #112]	@ (800b488 <create_name+0x358>)
 800b416:	f7fd fb8a 	bl	8008b2e <chk_chr>
 800b41a:	4603      	mov	r3, r0
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d008      	beq.n	800b432 <create_name+0x302>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800b420:	235f      	movs	r3, #95	@ 0x5f
 800b422:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800b424:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b428:	f043 0303 	orr.w	r3, r3, #3
 800b42c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b430:	e01b      	b.n	800b46a <create_name+0x33a>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800b432:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b434:	2b40      	cmp	r3, #64	@ 0x40
 800b436:	d909      	bls.n	800b44c <create_name+0x31c>
 800b438:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b43a:	2b5a      	cmp	r3, #90	@ 0x5a
 800b43c:	d806      	bhi.n	800b44c <create_name+0x31c>
					b |= 2;
 800b43e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b442:	f043 0302 	orr.w	r3, r3, #2
 800b446:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b44a:	e00e      	b.n	800b46a <create_name+0x33a>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800b44c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b44e:	2b60      	cmp	r3, #96	@ 0x60
 800b450:	d90b      	bls.n	800b46a <create_name+0x33a>
 800b452:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b454:	2b7a      	cmp	r3, #122	@ 0x7a
 800b456:	d808      	bhi.n	800b46a <create_name+0x33a>
						b |= 1; w -= 0x20;
 800b458:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b45c:	f043 0301 	orr.w	r3, r3, #1
 800b460:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b464:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b466:	3b20      	subs	r3, #32
 800b468:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800b46a:	6a3b      	ldr	r3, [r7, #32]
 800b46c:	1c5a      	adds	r2, r3, #1
 800b46e:	623a      	str	r2, [r7, #32]
 800b470:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b472:	b2d1      	uxtb	r1, r2
 800b474:	687a      	ldr	r2, [r7, #4]
 800b476:	4413      	add	r3, r2
 800b478:	460a      	mov	r2, r1
 800b47a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		w = lfn[si++];					/* Get an LFN character */
 800b47e:	e749      	b.n	800b314 <create_name+0x1e4>
		if (!w) break;					/* Break on end of the LFN */
 800b480:	bf00      	nop
 800b482:	e004      	b.n	800b48e <create_name+0x35e>
 800b484:	080130a0 	.word	0x080130a0
 800b488:	080130ac 	.word	0x080130ac
			if (si > di) break;			/* No extension */
 800b48c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b494:	2be5      	cmp	r3, #229	@ 0xe5
 800b496:	d103      	bne.n	800b4a0 <create_name+0x370>
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	2205      	movs	r2, #5
 800b49c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

	if (ni == 8) b <<= 2;
 800b4a0:	69fb      	ldr	r3, [r7, #28]
 800b4a2:	2b08      	cmp	r3, #8
 800b4a4:	d104      	bne.n	800b4b0 <create_name+0x380>
 800b4a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b4aa:	009b      	lsls	r3, r3, #2
 800b4ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800b4b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b4b4:	f003 030c 	and.w	r3, r3, #12
 800b4b8:	2b0c      	cmp	r3, #12
 800b4ba:	d005      	beq.n	800b4c8 <create_name+0x398>
 800b4bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b4c0:	f003 0303 	and.w	r3, r3, #3
 800b4c4:	2b03      	cmp	r3, #3
 800b4c6:	d105      	bne.n	800b4d4 <create_name+0x3a4>
 800b4c8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b4cc:	f043 0302 	orr.w	r3, r3, #2
 800b4d0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800b4d4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b4d8:	f003 0302 	and.w	r3, r3, #2
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d117      	bne.n	800b510 <create_name+0x3e0>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800b4e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b4e4:	f003 0303 	and.w	r3, r3, #3
 800b4e8:	2b01      	cmp	r3, #1
 800b4ea:	d105      	bne.n	800b4f8 <create_name+0x3c8>
 800b4ec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b4f0:	f043 0310 	orr.w	r3, r3, #16
 800b4f4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800b4f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b4fc:	f003 030c 	and.w	r3, r3, #12
 800b500:	2b04      	cmp	r3, #4
 800b502:	d105      	bne.n	800b510 <create_name+0x3e0>
 800b504:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b508:	f043 0308 	orr.w	r3, r3, #8
 800b50c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800b516:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b

	return FR_OK;
 800b51a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800b51c:	4618      	mov	r0, r3
 800b51e:	3728      	adds	r7, #40	@ 0x28
 800b520:	46bd      	mov	sp, r7
 800b522:	bd80      	pop	{r7, pc}

0800b524 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800b524:	b580      	push	{r7, lr}
 800b526:	b086      	sub	sp, #24
 800b528:	af00      	add	r7, sp, #0
 800b52a:	6078      	str	r0, [r7, #4]
 800b52c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800b532:	693b      	ldr	r3, [r7, #16]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800b538:	e002      	b.n	800b540 <follow_path+0x1c>
 800b53a:	683b      	ldr	r3, [r7, #0]
 800b53c:	3301      	adds	r3, #1
 800b53e:	603b      	str	r3, [r7, #0]
 800b540:	683b      	ldr	r3, [r7, #0]
 800b542:	781b      	ldrb	r3, [r3, #0]
 800b544:	2b2f      	cmp	r3, #47	@ 0x2f
 800b546:	d0f8      	beq.n	800b53a <follow_path+0x16>
 800b548:	683b      	ldr	r3, [r7, #0]
 800b54a:	781b      	ldrb	r3, [r3, #0]
 800b54c:	2b5c      	cmp	r3, #92	@ 0x5c
 800b54e:	d0f4      	beq.n	800b53a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800b550:	693b      	ldr	r3, [r7, #16]
 800b552:	2200      	movs	r2, #0
 800b554:	609a      	str	r2, [r3, #8]
	}
#if _FS_EXFAT
	obj->n_frag = 0;	/* Invalidate last fragment counter of the object */
 800b556:	693b      	ldr	r3, [r7, #16]
 800b558:	2200      	movs	r2, #0
 800b55a:	61da      	str	r2, [r3, #28]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800b55c:	683b      	ldr	r3, [r7, #0]
 800b55e:	781b      	ldrb	r3, [r3, #0]
 800b560:	2b1f      	cmp	r3, #31
 800b562:	d80a      	bhi.n	800b57a <follow_path+0x56>
		dp->fn[NSFLAG] = NS_NONAME;
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	2280      	movs	r2, #128	@ 0x80
 800b568:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
		res = dir_sdi(dp, 0);
 800b56c:	2100      	movs	r1, #0
 800b56e:	6878      	ldr	r0, [r7, #4]
 800b570:	f7fe faab 	bl	8009aca <dir_sdi>
 800b574:	4603      	mov	r3, r0
 800b576:	75fb      	strb	r3, [r7, #23]
 800b578:	e078      	b.n	800b66c <follow_path+0x148>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b57a:	463b      	mov	r3, r7
 800b57c:	4619      	mov	r1, r3
 800b57e:	6878      	ldr	r0, [r7, #4]
 800b580:	f7ff fdd6 	bl	800b130 <create_name>
 800b584:	4603      	mov	r3, r0
 800b586:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b588:	7dfb      	ldrb	r3, [r7, #23]
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d169      	bne.n	800b662 <follow_path+0x13e>
			res = dir_find(dp);				/* Find an object with the segment name */
 800b58e:	6878      	ldr	r0, [r7, #4]
 800b590:	f7ff fa01 	bl	800a996 <dir_find>
 800b594:	4603      	mov	r3, r0
 800b596:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800b59e:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800b5a0:	7dfb      	ldrb	r3, [r7, #23]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d00a      	beq.n	800b5bc <follow_path+0x98>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800b5a6:	7dfb      	ldrb	r3, [r7, #23]
 800b5a8:	2b04      	cmp	r3, #4
 800b5aa:	d15c      	bne.n	800b666 <follow_path+0x142>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800b5ac:	7afb      	ldrb	r3, [r7, #11]
 800b5ae:	f003 0304 	and.w	r3, r3, #4
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d157      	bne.n	800b666 <follow_path+0x142>
 800b5b6:	2305      	movs	r3, #5
 800b5b8:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800b5ba:	e054      	b.n	800b666 <follow_path+0x142>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b5bc:	7afb      	ldrb	r3, [r7, #11]
 800b5be:	f003 0304 	and.w	r3, r3, #4
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d151      	bne.n	800b66a <follow_path+0x146>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800b5c6:	693b      	ldr	r3, [r7, #16]
 800b5c8:	799b      	ldrb	r3, [r3, #6]
 800b5ca:	f003 0310 	and.w	r3, r3, #16
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d102      	bne.n	800b5d8 <follow_path+0xb4>
				res = FR_NO_PATH; break;
 800b5d2:	2305      	movs	r3, #5
 800b5d4:	75fb      	strb	r3, [r7, #23]
 800b5d6:	e049      	b.n	800b66c <follow_path+0x148>
			}
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {		/* Save containing directory information for next dir */
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	781b      	ldrb	r3, [r3, #0]
 800b5dc:	2b04      	cmp	r3, #4
 800b5de:	d130      	bne.n	800b642 <follow_path+0x11e>
				obj->c_scl = obj->sclust;
 800b5e0:	693b      	ldr	r3, [r7, #16]
 800b5e2:	689a      	ldr	r2, [r3, #8]
 800b5e4:	693b      	ldr	r3, [r7, #16]
 800b5e6:	621a      	str	r2, [r3, #32]
				obj->c_size = ((DWORD)obj->objsize & 0xFFFFFF00) | obj->stat;
 800b5e8:	693b      	ldr	r3, [r7, #16]
 800b5ea:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800b5ee:	4613      	mov	r3, r2
 800b5f0:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800b5f4:	693a      	ldr	r2, [r7, #16]
 800b5f6:	79d2      	ldrb	r2, [r2, #7]
 800b5f8:	431a      	orrs	r2, r3
 800b5fa:	693b      	ldr	r3, [r7, #16]
 800b5fc:	625a      	str	r2, [r3, #36]	@ 0x24
				obj->c_ofs = dp->blk_ofs;
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b602:	693b      	ldr	r3, [r7, #16]
 800b604:	629a      	str	r2, [r3, #40]	@ 0x28
				obj->sclust = ld_dword(fs->dirbuf + XDIR_FstClus);	/* Open next directory */
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	691b      	ldr	r3, [r3, #16]
 800b60a:	3334      	adds	r3, #52	@ 0x34
 800b60c:	4618      	mov	r0, r3
 800b60e:	f7fd f85e 	bl	80086ce <ld_dword>
 800b612:	4602      	mov	r2, r0
 800b614:	693b      	ldr	r3, [r7, #16]
 800b616:	609a      	str	r2, [r3, #8]
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	691b      	ldr	r3, [r3, #16]
 800b61c:	3321      	adds	r3, #33	@ 0x21
 800b61e:	781b      	ldrb	r3, [r3, #0]
 800b620:	f003 0302 	and.w	r3, r3, #2
 800b624:	b2da      	uxtb	r2, r3
 800b626:	693b      	ldr	r3, [r7, #16]
 800b628:	71da      	strb	r2, [r3, #7]
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	691b      	ldr	r3, [r3, #16]
 800b62e:	3338      	adds	r3, #56	@ 0x38
 800b630:	4618      	mov	r0, r3
 800b632:	f7fd f86f 	bl	8008714 <ld_qword>
 800b636:	4602      	mov	r2, r0
 800b638:	460b      	mov	r3, r1
 800b63a:	6939      	ldr	r1, [r7, #16]
 800b63c:	e9c1 2304 	strd	r2, r3, [r1, #16]
 800b640:	e79b      	b.n	800b57a <follow_path+0x56>
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b64c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b650:	4413      	add	r3, r2
 800b652:	4619      	mov	r1, r3
 800b654:	68f8      	ldr	r0, [r7, #12]
 800b656:	f7fe fbef 	bl	8009e38 <ld_clust>
 800b65a:	4602      	mov	r2, r0
 800b65c:	693b      	ldr	r3, [r7, #16]
 800b65e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b660:	e78b      	b.n	800b57a <follow_path+0x56>
			if (res != FR_OK) break;
 800b662:	bf00      	nop
 800b664:	e002      	b.n	800b66c <follow_path+0x148>
				break;
 800b666:	bf00      	nop
 800b668:	e000      	b.n	800b66c <follow_path+0x148>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b66a:	bf00      	nop
			}
		}
	}

	return res;
 800b66c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b66e:	4618      	mov	r0, r3
 800b670:	3718      	adds	r7, #24
 800b672:	46bd      	mov	sp, r7
 800b674:	bd80      	pop	{r7, pc}

0800b676 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800b676:	b480      	push	{r7}
 800b678:	b087      	sub	sp, #28
 800b67a:	af00      	add	r7, sp, #0
 800b67c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800b67e:	f04f 33ff 	mov.w	r3, #4294967295
 800b682:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d031      	beq.n	800b6f0 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	617b      	str	r3, [r7, #20]
 800b692:	e002      	b.n	800b69a <get_ldnumber+0x24>
 800b694:	697b      	ldr	r3, [r7, #20]
 800b696:	3301      	adds	r3, #1
 800b698:	617b      	str	r3, [r7, #20]
 800b69a:	697b      	ldr	r3, [r7, #20]
 800b69c:	781b      	ldrb	r3, [r3, #0]
 800b69e:	2b1f      	cmp	r3, #31
 800b6a0:	d903      	bls.n	800b6aa <get_ldnumber+0x34>
 800b6a2:	697b      	ldr	r3, [r7, #20]
 800b6a4:	781b      	ldrb	r3, [r3, #0]
 800b6a6:	2b3a      	cmp	r3, #58	@ 0x3a
 800b6a8:	d1f4      	bne.n	800b694 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800b6aa:	697b      	ldr	r3, [r7, #20]
 800b6ac:	781b      	ldrb	r3, [r3, #0]
 800b6ae:	2b3a      	cmp	r3, #58	@ 0x3a
 800b6b0:	d11c      	bne.n	800b6ec <get_ldnumber+0x76>
			tp = *path;
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	1c5a      	adds	r2, r3, #1
 800b6bc:	60fa      	str	r2, [r7, #12]
 800b6be:	781b      	ldrb	r3, [r3, #0]
 800b6c0:	3b30      	subs	r3, #48	@ 0x30
 800b6c2:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800b6c4:	68bb      	ldr	r3, [r7, #8]
 800b6c6:	2b09      	cmp	r3, #9
 800b6c8:	d80e      	bhi.n	800b6e8 <get_ldnumber+0x72>
 800b6ca:	68fa      	ldr	r2, [r7, #12]
 800b6cc:	697b      	ldr	r3, [r7, #20]
 800b6ce:	429a      	cmp	r2, r3
 800b6d0:	d10a      	bne.n	800b6e8 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800b6d2:	68bb      	ldr	r3, [r7, #8]
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d107      	bne.n	800b6e8 <get_ldnumber+0x72>
					vol = (int)i;
 800b6d8:	68bb      	ldr	r3, [r7, #8]
 800b6da:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800b6dc:	697b      	ldr	r3, [r7, #20]
 800b6de:	3301      	adds	r3, #1
 800b6e0:	617b      	str	r3, [r7, #20]
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	697a      	ldr	r2, [r7, #20]
 800b6e6:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800b6e8:	693b      	ldr	r3, [r7, #16]
 800b6ea:	e002      	b.n	800b6f2 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800b6ec:	2300      	movs	r3, #0
 800b6ee:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800b6f0:	693b      	ldr	r3, [r7, #16]
}
 800b6f2:	4618      	mov	r0, r3
 800b6f4:	371c      	adds	r7, #28
 800b6f6:	46bd      	mov	sp, r7
 800b6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6fc:	4770      	bx	lr
	...

0800b700 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800b700:	b580      	push	{r7, lr}
 800b702:	b082      	sub	sp, #8
 800b704:	af00      	add	r7, sp, #0
 800b706:	6078      	str	r0, [r7, #4]
 800b708:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	2200      	movs	r2, #0
 800b70e:	70da      	strb	r2, [r3, #3]
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	f04f 32ff 	mov.w	r2, #4294967295
 800b716:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800b718:	6839      	ldr	r1, [r7, #0]
 800b71a:	6878      	ldr	r0, [r7, #4]
 800b71c:	f7fd fbd2 	bl	8008ec4 <move_window>
 800b720:	4603      	mov	r3, r0
 800b722:	2b00      	cmp	r3, #0
 800b724:	d001      	beq.n	800b72a <check_fs+0x2a>
 800b726:	2304      	movs	r3, #4
 800b728:	e044      	b.n	800b7b4 <check_fs+0xb4>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	3338      	adds	r3, #56	@ 0x38
 800b72e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800b732:	4618      	mov	r0, r3
 800b734:	f7fc ffb2 	bl	800869c <ld_word>
 800b738:	4603      	mov	r3, r0
 800b73a:	461a      	mov	r2, r3
 800b73c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800b740:	429a      	cmp	r2, r3
 800b742:	d001      	beq.n	800b748 <check_fs+0x48>
 800b744:	2303      	movs	r3, #3
 800b746:	e035      	b.n	800b7b4 <check_fs+0xb4>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b74e:	2be9      	cmp	r3, #233	@ 0xe9
 800b750:	d009      	beq.n	800b766 <check_fs+0x66>
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b758:	2beb      	cmp	r3, #235	@ 0xeb
 800b75a:	d11e      	bne.n	800b79a <check_fs+0x9a>
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800b762:	2b90      	cmp	r3, #144	@ 0x90
 800b764:	d119      	bne.n	800b79a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	3338      	adds	r3, #56	@ 0x38
 800b76a:	3336      	adds	r3, #54	@ 0x36
 800b76c:	4618      	mov	r0, r3
 800b76e:	f7fc ffae 	bl	80086ce <ld_dword>
 800b772:	4603      	mov	r3, r0
 800b774:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800b778:	4a10      	ldr	r2, [pc, #64]	@ (800b7bc <check_fs+0xbc>)
 800b77a:	4293      	cmp	r3, r2
 800b77c:	d101      	bne.n	800b782 <check_fs+0x82>
 800b77e:	2300      	movs	r3, #0
 800b780:	e018      	b.n	800b7b4 <check_fs+0xb4>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	3338      	adds	r3, #56	@ 0x38
 800b786:	3352      	adds	r3, #82	@ 0x52
 800b788:	4618      	mov	r0, r3
 800b78a:	f7fc ffa0 	bl	80086ce <ld_dword>
 800b78e:	4603      	mov	r3, r0
 800b790:	4a0b      	ldr	r2, [pc, #44]	@ (800b7c0 <check_fs+0xc0>)
 800b792:	4293      	cmp	r3, r2
 800b794:	d101      	bne.n	800b79a <check_fs+0x9a>
 800b796:	2300      	movs	r3, #0
 800b798:	e00c      	b.n	800b7b4 <check_fs+0xb4>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	3338      	adds	r3, #56	@ 0x38
 800b79e:	220b      	movs	r2, #11
 800b7a0:	4908      	ldr	r1, [pc, #32]	@ (800b7c4 <check_fs+0xc4>)
 800b7a2:	4618      	mov	r0, r3
 800b7a4:	f7fd f99c 	bl	8008ae0 <mem_cmp>
 800b7a8:	4603      	mov	r3, r0
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d101      	bne.n	800b7b2 <check_fs+0xb2>
 800b7ae:	2301      	movs	r3, #1
 800b7b0:	e000      	b.n	800b7b4 <check_fs+0xb4>
#endif
	return 2;
 800b7b2:	2302      	movs	r3, #2
}
 800b7b4:	4618      	mov	r0, r3
 800b7b6:	3708      	adds	r7, #8
 800b7b8:	46bd      	mov	sp, r7
 800b7ba:	bd80      	pop	{r7, pc}
 800b7bc:	00544146 	.word	0x00544146
 800b7c0:	33544146 	.word	0x33544146
 800b7c4:	080130b4 	.word	0x080130b4

0800b7c8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800b7c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b7cc:	b09c      	sub	sp, #112	@ 0x70
 800b7ce:	af00      	add	r7, sp, #0
 800b7d0:	61f8      	str	r0, [r7, #28]
 800b7d2:	61b9      	str	r1, [r7, #24]
 800b7d4:	4613      	mov	r3, r2
 800b7d6:	75fb      	strb	r3, [r7, #23]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800b7d8:	69bb      	ldr	r3, [r7, #24]
 800b7da:	2200      	movs	r2, #0
 800b7dc:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800b7de:	69f8      	ldr	r0, [r7, #28]
 800b7e0:	f7ff ff49 	bl	800b676 <get_ldnumber>
 800b7e4:	6578      	str	r0, [r7, #84]	@ 0x54
	if (vol < 0) return FR_INVALID_DRIVE;
 800b7e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	da01      	bge.n	800b7f0 <find_volume+0x28>
 800b7ec:	230b      	movs	r3, #11
 800b7ee:	e331      	b.n	800be54 <find_volume+0x68c>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800b7f0:	4a99      	ldr	r2, [pc, #612]	@ (800ba58 <find_volume+0x290>)
 800b7f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b7f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b7f8:	653b      	str	r3, [r7, #80]	@ 0x50
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800b7fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d101      	bne.n	800b804 <find_volume+0x3c>
 800b800:	230c      	movs	r3, #12
 800b802:	e327      	b.n	800be54 <find_volume+0x68c>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800b804:	69bb      	ldr	r3, [r7, #24]
 800b806:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b808:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800b80a:	7dfb      	ldrb	r3, [r7, #23]
 800b80c:	f023 0301 	bic.w	r3, r3, #1
 800b810:	75fb      	strb	r3, [r7, #23]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800b812:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b814:	781b      	ldrb	r3, [r3, #0]
 800b816:	2b00      	cmp	r3, #0
 800b818:	d01a      	beq.n	800b850 <find_volume+0x88>
		stat = disk_status(fs->drv);
 800b81a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b81c:	785b      	ldrb	r3, [r3, #1]
 800b81e:	4618      	mov	r0, r3
 800b820:	f7fc fe9e 	bl	8008560 <disk_status>
 800b824:	4603      	mov	r3, r0
 800b826:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800b82a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b82e:	f003 0301 	and.w	r3, r3, #1
 800b832:	2b00      	cmp	r3, #0
 800b834:	d10c      	bne.n	800b850 <find_volume+0x88>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800b836:	7dfb      	ldrb	r3, [r7, #23]
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d007      	beq.n	800b84c <find_volume+0x84>
 800b83c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b840:	f003 0304 	and.w	r3, r3, #4
 800b844:	2b00      	cmp	r3, #0
 800b846:	d001      	beq.n	800b84c <find_volume+0x84>
				return FR_WRITE_PROTECTED;
 800b848:	230a      	movs	r3, #10
 800b84a:	e303      	b.n	800be54 <find_volume+0x68c>
			}
			return FR_OK;				/* The file system object is valid */
 800b84c:	2300      	movs	r3, #0
 800b84e:	e301      	b.n	800be54 <find_volume+0x68c>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800b850:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b852:	2200      	movs	r2, #0
 800b854:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800b856:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b858:	b2da      	uxtb	r2, r3
 800b85a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b85c:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800b85e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b860:	785b      	ldrb	r3, [r3, #1]
 800b862:	4618      	mov	r0, r3
 800b864:	f7fc fe96 	bl	8008594 <disk_initialize>
 800b868:	4603      	mov	r3, r0
 800b86a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800b86e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b872:	f003 0301 	and.w	r3, r3, #1
 800b876:	2b00      	cmp	r3, #0
 800b878:	d001      	beq.n	800b87e <find_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800b87a:	2303      	movs	r3, #3
 800b87c:	e2ea      	b.n	800be54 <find_volume+0x68c>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800b87e:	7dfb      	ldrb	r3, [r7, #23]
 800b880:	2b00      	cmp	r3, #0
 800b882:	d007      	beq.n	800b894 <find_volume+0xcc>
 800b884:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b888:	f003 0304 	and.w	r3, r3, #4
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d001      	beq.n	800b894 <find_volume+0xcc>
		return FR_WRITE_PROTECTED;
 800b890:	230a      	movs	r3, #10
 800b892:	e2df      	b.n	800be54 <find_volume+0x68c>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800b894:	2300      	movs	r3, #0
 800b896:	66bb      	str	r3, [r7, #104]	@ 0x68
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800b898:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b89a:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800b89c:	f7ff ff30 	bl	800b700 <check_fs>
 800b8a0:	4603      	mov	r3, r0
 800b8a2:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800b8a6:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800b8aa:	2b02      	cmp	r3, #2
 800b8ac:	d14d      	bne.n	800b94a <find_volume+0x182>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b8b2:	e020      	b.n	800b8f6 <find_volume+0x12e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800b8b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b8b6:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800b8ba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b8bc:	011b      	lsls	r3, r3, #4
 800b8be:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800b8c2:	4413      	add	r3, r2
 800b8c4:	64bb      	str	r3, [r7, #72]	@ 0x48
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800b8c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b8c8:	3304      	adds	r3, #4
 800b8ca:	781b      	ldrb	r3, [r3, #0]
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d006      	beq.n	800b8de <find_volume+0x116>
 800b8d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b8d2:	3308      	adds	r3, #8
 800b8d4:	4618      	mov	r0, r3
 800b8d6:	f7fc fefa 	bl	80086ce <ld_dword>
 800b8da:	4602      	mov	r2, r0
 800b8dc:	e000      	b.n	800b8e0 <find_volume+0x118>
 800b8de:	2200      	movs	r2, #0
 800b8e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b8e2:	009b      	lsls	r3, r3, #2
 800b8e4:	3360      	adds	r3, #96	@ 0x60
 800b8e6:	f107 0110 	add.w	r1, r7, #16
 800b8ea:	440b      	add	r3, r1
 800b8ec:	f843 2c50 	str.w	r2, [r3, #-80]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800b8f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b8f2:	3301      	adds	r3, #1
 800b8f4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b8f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b8f8:	2b03      	cmp	r3, #3
 800b8fa:	d9db      	bls.n	800b8b4 <find_volume+0xec>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800b8fc:	2300      	movs	r3, #0
 800b8fe:	65bb      	str	r3, [r7, #88]	@ 0x58
		if (i) i--;
 800b900:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b902:	2b00      	cmp	r3, #0
 800b904:	d002      	beq.n	800b90c <find_volume+0x144>
 800b906:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b908:	3b01      	subs	r3, #1
 800b90a:	65bb      	str	r3, [r7, #88]	@ 0x58
		do {							/* Find an FAT volume */
			bsect = br[i];
 800b90c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b90e:	009b      	lsls	r3, r3, #2
 800b910:	3360      	adds	r3, #96	@ 0x60
 800b912:	f107 0210 	add.w	r2, r7, #16
 800b916:	4413      	add	r3, r2
 800b918:	f853 3c50 	ldr.w	r3, [r3, #-80]
 800b91c:	66bb      	str	r3, [r7, #104]	@ 0x68
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800b91e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b920:	2b00      	cmp	r3, #0
 800b922:	d005      	beq.n	800b930 <find_volume+0x168>
 800b924:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b926:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800b928:	f7ff feea 	bl	800b700 <check_fs>
 800b92c:	4603      	mov	r3, r0
 800b92e:	e000      	b.n	800b932 <find_volume+0x16a>
 800b930:	2303      	movs	r3, #3
 800b932:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800b936:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800b93a:	2b01      	cmp	r3, #1
 800b93c:	d905      	bls.n	800b94a <find_volume+0x182>
 800b93e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b940:	3301      	adds	r3, #1
 800b942:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b944:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b946:	2b03      	cmp	r3, #3
 800b948:	d9e0      	bls.n	800b90c <find_volume+0x144>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800b94a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800b94e:	2b04      	cmp	r3, #4
 800b950:	d101      	bne.n	800b956 <find_volume+0x18e>
 800b952:	2301      	movs	r3, #1
 800b954:	e27e      	b.n	800be54 <find_volume+0x68c>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800b956:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800b95a:	2b01      	cmp	r3, #1
 800b95c:	d901      	bls.n	800b962 <find_volume+0x19a>
 800b95e:	230d      	movs	r3, #13
 800b960:	e278      	b.n	800be54 <find_volume+0x68c>

	/* An FAT volume is found (bsect). Following code initializes the file system object */

#if _FS_EXFAT
	if (fmt == 1) {
 800b962:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800b966:	2b01      	cmp	r3, #1
 800b968:	f040 80fa 	bne.w	800bb60 <find_volume+0x398>
		QWORD maxlba;

		for (i = BPB_ZeroedEx; i < BPB_ZeroedEx + 53 && fs->win[i] == 0; i++) ;	/* Check zero filler */
 800b96c:	230b      	movs	r3, #11
 800b96e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b970:	e002      	b.n	800b978 <find_volume+0x1b0>
 800b972:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b974:	3301      	adds	r3, #1
 800b976:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b978:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b97a:	2b3f      	cmp	r3, #63	@ 0x3f
 800b97c:	d806      	bhi.n	800b98c <find_volume+0x1c4>
 800b97e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b980:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b982:	4413      	add	r3, r2
 800b984:	3338      	adds	r3, #56	@ 0x38
 800b986:	781b      	ldrb	r3, [r3, #0]
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d0f2      	beq.n	800b972 <find_volume+0x1aa>
		if (i < BPB_ZeroedEx + 53) return FR_NO_FILESYSTEM;
 800b98c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b98e:	2b3f      	cmp	r3, #63	@ 0x3f
 800b990:	d801      	bhi.n	800b996 <find_volume+0x1ce>
 800b992:	230d      	movs	r3, #13
 800b994:	e25e      	b.n	800be54 <find_volume+0x68c>

		if (ld_word(fs->win + BPB_FSVerEx) != 0x100) return FR_NO_FILESYSTEM;	/* Check exFAT revision (Must be 1.0) */
 800b996:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b998:	3338      	adds	r3, #56	@ 0x38
 800b99a:	3368      	adds	r3, #104	@ 0x68
 800b99c:	4618      	mov	r0, r3
 800b99e:	f7fc fe7d 	bl	800869c <ld_word>
 800b9a2:	4603      	mov	r3, r0
 800b9a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b9a8:	d001      	beq.n	800b9ae <find_volume+0x1e6>
 800b9aa:	230d      	movs	r3, #13
 800b9ac:	e252      	b.n	800be54 <find_volume+0x68c>

		if (1 << fs->win[BPB_BytsPerSecEx] != SS(fs)) {	/* (BPB_BytsPerSecEx must be equal to the physical sector size) */
 800b9ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b9b0:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800b9b4:	2b09      	cmp	r3, #9
 800b9b6:	d001      	beq.n	800b9bc <find_volume+0x1f4>
			return FR_NO_FILESYSTEM;
 800b9b8:	230d      	movs	r3, #13
 800b9ba:	e24b      	b.n	800be54 <find_volume+0x68c>
		}

		maxlba = ld_qword(fs->win + BPB_TotSecEx) + bsect;	/* Last LBA + 1 of the volume */
 800b9bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b9be:	3338      	adds	r3, #56	@ 0x38
 800b9c0:	3348      	adds	r3, #72	@ 0x48
 800b9c2:	4618      	mov	r0, r3
 800b9c4:	f7fc fea6 	bl	8008714 <ld_qword>
 800b9c8:	4602      	mov	r2, r0
 800b9ca:	460b      	mov	r3, r1
 800b9cc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b9ce:	2000      	movs	r0, #0
 800b9d0:	60b9      	str	r1, [r7, #8]
 800b9d2:	60f8      	str	r0, [r7, #12]
 800b9d4:	68b9      	ldr	r1, [r7, #8]
 800b9d6:	1851      	adds	r1, r2, r1
 800b9d8:	6039      	str	r1, [r7, #0]
 800b9da:	68f9      	ldr	r1, [r7, #12]
 800b9dc:	eb43 0101 	adc.w	r1, r3, r1
 800b9e0:	6079      	str	r1, [r7, #4]
 800b9e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b9e6:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
		if (maxlba >= 0x100000000) return FR_NO_FILESYSTEM;	/* (It cannot be handled in 32-bit LBA) */
 800b9ea:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800b9ee:	2b01      	cmp	r3, #1
 800b9f0:	d301      	bcc.n	800b9f6 <find_volume+0x22e>
 800b9f2:	230d      	movs	r3, #13
 800b9f4:	e22e      	b.n	800be54 <find_volume+0x68c>

		fs->fsize = ld_dword(fs->win + BPB_FatSzEx);	/* Number of sectors per FAT */
 800b9f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b9f8:	3338      	adds	r3, #56	@ 0x38
 800b9fa:	3354      	adds	r3, #84	@ 0x54
 800b9fc:	4618      	mov	r0, r3
 800b9fe:	f7fc fe66 	bl	80086ce <ld_dword>
 800ba02:	4602      	mov	r2, r0
 800ba04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ba06:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATsEx];			/* Number of FATs */
 800ba08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ba0a:	f893 20a6 	ldrb.w	r2, [r3, #166]	@ 0xa6
 800ba0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ba10:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1) return FR_NO_FILESYSTEM;	/* (Supports only 1 FAT) */
 800ba12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ba14:	789b      	ldrb	r3, [r3, #2]
 800ba16:	2b01      	cmp	r3, #1
 800ba18:	d001      	beq.n	800ba1e <find_volume+0x256>
 800ba1a:	230d      	movs	r3, #13
 800ba1c:	e21a      	b.n	800be54 <find_volume+0x68c>

		fs->csize = 1 << fs->win[BPB_SecPerClusEx];		/* Cluster size */
 800ba1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ba20:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ba24:	461a      	mov	r2, r3
 800ba26:	2301      	movs	r3, #1
 800ba28:	4093      	lsls	r3, r2
 800ba2a:	b29a      	uxth	r2, r3
 800ba2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ba2e:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0)	return FR_NO_FILESYSTEM;	/* (Must be 1..32768) */
 800ba30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ba32:	895b      	ldrh	r3, [r3, #10]
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d101      	bne.n	800ba3c <find_volume+0x274>
 800ba38:	230d      	movs	r3, #13
 800ba3a:	e20b      	b.n	800be54 <find_volume+0x68c>

		nclst = ld_dword(fs->win + BPB_NumClusEx);		/* Number of clusters */
 800ba3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ba3e:	3338      	adds	r3, #56	@ 0x38
 800ba40:	335c      	adds	r3, #92	@ 0x5c
 800ba42:	4618      	mov	r0, r3
 800ba44:	f7fc fe43 	bl	80086ce <ld_dword>
 800ba48:	63f8      	str	r0, [r7, #60]	@ 0x3c
		if (nclst > MAX_EXFAT) return FR_NO_FILESYSTEM;	/* (Too many clusters) */
 800ba4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba4c:	4a03      	ldr	r2, [pc, #12]	@ (800ba5c <find_volume+0x294>)
 800ba4e:	4293      	cmp	r3, r2
 800ba50:	d906      	bls.n	800ba60 <find_volume+0x298>
 800ba52:	230d      	movs	r3, #13
 800ba54:	e1fe      	b.n	800be54 <find_volume+0x68c>
 800ba56:	bf00      	nop
 800ba58:	20002cb8 	.word	0x20002cb8
 800ba5c:	7ffffffd 	.word	0x7ffffffd
		fs->n_fatent = nclst + 2;
 800ba60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba62:	1c9a      	adds	r2, r3, #2
 800ba64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ba66:	61da      	str	r2, [r3, #28]

		/* Boundaries and Limits */
		fs->volbase = bsect;
 800ba68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ba6a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800ba6c:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + ld_dword(fs->win + BPB_DataOfsEx);
 800ba6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ba70:	3338      	adds	r3, #56	@ 0x38
 800ba72:	3358      	adds	r3, #88	@ 0x58
 800ba74:	4618      	mov	r0, r3
 800ba76:	f7fc fe2a 	bl	80086ce <ld_dword>
 800ba7a:	4602      	mov	r2, r0
 800ba7c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ba7e:	441a      	add	r2, r3
 800ba80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ba82:	631a      	str	r2, [r3, #48]	@ 0x30
		fs->fatbase = bsect + ld_dword(fs->win + BPB_FatOfsEx);
 800ba84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ba86:	3338      	adds	r3, #56	@ 0x38
 800ba88:	3350      	adds	r3, #80	@ 0x50
 800ba8a:	4618      	mov	r0, r3
 800ba8c:	f7fc fe1f 	bl	80086ce <ld_dword>
 800ba90:	4602      	mov	r2, r0
 800ba92:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ba94:	441a      	add	r2, r3
 800ba96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ba98:	629a      	str	r2, [r3, #40]	@ 0x28
		if (maxlba < (QWORD)fs->database + nclst * fs->csize) return FR_NO_FILESYSTEM;	/* (Volume size must not be smaller than the size requiered) */
 800ba9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ba9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba9e:	2200      	movs	r2, #0
 800baa0:	469a      	mov	sl, r3
 800baa2:	4693      	mov	fp, r2
 800baa4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800baa6:	895b      	ldrh	r3, [r3, #10]
 800baa8:	461a      	mov	r2, r3
 800baaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800baac:	fb02 f303 	mul.w	r3, r2, r3
 800bab0:	2200      	movs	r2, #0
 800bab2:	4698      	mov	r8, r3
 800bab4:	4691      	mov	r9, r2
 800bab6:	eb1a 0408 	adds.w	r4, sl, r8
 800baba:	eb4b 0509 	adc.w	r5, fp, r9
 800babe:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800bac2:	42a2      	cmp	r2, r4
 800bac4:	41ab      	sbcs	r3, r5
 800bac6:	d201      	bcs.n	800bacc <find_volume+0x304>
 800bac8:	230d      	movs	r3, #13
 800baca:	e1c3      	b.n	800be54 <find_volume+0x68c>
		fs->dirbase = ld_dword(fs->win + BPB_RootClusEx);
 800bacc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bace:	3338      	adds	r3, #56	@ 0x38
 800bad0:	3360      	adds	r3, #96	@ 0x60
 800bad2:	4618      	mov	r0, r3
 800bad4:	f7fc fdfb 	bl	80086ce <ld_dword>
 800bad8:	4602      	mov	r2, r0
 800bada:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800badc:	62da      	str	r2, [r3, #44]	@ 0x2c

		/* Check if bitmap location is in assumption (at the first cluster) */
		if (move_window(fs, clust2sect(fs, fs->dirbase)) != FR_OK) return FR_DISK_ERR;
 800bade:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bae2:	4619      	mov	r1, r3
 800bae4:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800bae6:	f7fd fa89 	bl	8008ffc <clust2sect>
 800baea:	4603      	mov	r3, r0
 800baec:	4619      	mov	r1, r3
 800baee:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800baf0:	f7fd f9e8 	bl	8008ec4 <move_window>
 800baf4:	4603      	mov	r3, r0
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d001      	beq.n	800bafe <find_volume+0x336>
 800bafa:	2301      	movs	r3, #1
 800bafc:	e1aa      	b.n	800be54 <find_volume+0x68c>
		for (i = 0; i < SS(fs); i += SZDIRE) {
 800bafe:	2300      	movs	r3, #0
 800bb00:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bb02:	e015      	b.n	800bb30 <find_volume+0x368>
			if (fs->win[i] == 0x81 && ld_dword(fs->win + i + 20) == 2) break;	/* 81 entry with cluster #2? */
 800bb04:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bb06:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bb08:	4413      	add	r3, r2
 800bb0a:	3338      	adds	r3, #56	@ 0x38
 800bb0c:	781b      	ldrb	r3, [r3, #0]
 800bb0e:	2b81      	cmp	r3, #129	@ 0x81
 800bb10:	d10b      	bne.n	800bb2a <find_volume+0x362>
 800bb12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bb14:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800bb18:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bb1a:	3314      	adds	r3, #20
 800bb1c:	4413      	add	r3, r2
 800bb1e:	4618      	mov	r0, r3
 800bb20:	f7fc fdd5 	bl	80086ce <ld_dword>
 800bb24:	4603      	mov	r3, r0
 800bb26:	2b02      	cmp	r3, #2
 800bb28:	d007      	beq.n	800bb3a <find_volume+0x372>
		for (i = 0; i < SS(fs); i += SZDIRE) {
 800bb2a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bb2c:	3320      	adds	r3, #32
 800bb2e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bb30:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bb32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bb36:	d3e5      	bcc.n	800bb04 <find_volume+0x33c>
 800bb38:	e000      	b.n	800bb3c <find_volume+0x374>
			if (fs->win[i] == 0x81 && ld_dword(fs->win + i + 20) == 2) break;	/* 81 entry with cluster #2? */
 800bb3a:	bf00      	nop
		}
		if (i == SS(fs)) return FR_NO_FILESYSTEM;
 800bb3c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bb3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bb42:	d101      	bne.n	800bb48 <find_volume+0x380>
 800bb44:	230d      	movs	r3, #13
 800bb46:	e185      	b.n	800be54 <find_volume+0x68c>
#if !_FS_READONLY
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800bb48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bb4a:	f04f 32ff 	mov.w	r2, #4294967295
 800bb4e:	619a      	str	r2, [r3, #24]
 800bb50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bb52:	699a      	ldr	r2, [r3, #24]
 800bb54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bb56:	615a      	str	r2, [r3, #20]
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
 800bb58:	2304      	movs	r3, #4
 800bb5a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 800bb5e:	e167      	b.n	800be30 <find_volume+0x668>
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800bb60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bb62:	3338      	adds	r3, #56	@ 0x38
 800bb64:	330b      	adds	r3, #11
 800bb66:	4618      	mov	r0, r3
 800bb68:	f7fc fd98 	bl	800869c <ld_word>
 800bb6c:	4603      	mov	r3, r0
 800bb6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bb72:	d001      	beq.n	800bb78 <find_volume+0x3b0>
 800bb74:	230d      	movs	r3, #13
 800bb76:	e16d      	b.n	800be54 <find_volume+0x68c>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800bb78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bb7a:	3338      	adds	r3, #56	@ 0x38
 800bb7c:	3316      	adds	r3, #22
 800bb7e:	4618      	mov	r0, r3
 800bb80:	f7fc fd8c 	bl	800869c <ld_word>
 800bb84:	4603      	mov	r3, r0
 800bb86:	667b      	str	r3, [r7, #100]	@ 0x64
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800bb88:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d106      	bne.n	800bb9c <find_volume+0x3d4>
 800bb8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bb90:	3338      	adds	r3, #56	@ 0x38
 800bb92:	3324      	adds	r3, #36	@ 0x24
 800bb94:	4618      	mov	r0, r3
 800bb96:	f7fc fd9a 	bl	80086ce <ld_dword>
 800bb9a:	6678      	str	r0, [r7, #100]	@ 0x64
		fs->fsize = fasize;
 800bb9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bb9e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800bba0:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800bba2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bba4:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800bba8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bbaa:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800bbac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bbae:	789b      	ldrb	r3, [r3, #2]
 800bbb0:	2b01      	cmp	r3, #1
 800bbb2:	d005      	beq.n	800bbc0 <find_volume+0x3f8>
 800bbb4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bbb6:	789b      	ldrb	r3, [r3, #2]
 800bbb8:	2b02      	cmp	r3, #2
 800bbba:	d001      	beq.n	800bbc0 <find_volume+0x3f8>
 800bbbc:	230d      	movs	r3, #13
 800bbbe:	e149      	b.n	800be54 <find_volume+0x68c>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800bbc0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bbc2:	789b      	ldrb	r3, [r3, #2]
 800bbc4:	461a      	mov	r2, r3
 800bbc6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bbc8:	fb02 f303 	mul.w	r3, r2, r3
 800bbcc:	667b      	str	r3, [r7, #100]	@ 0x64

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800bbce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bbd0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bbd4:	461a      	mov	r2, r3
 800bbd6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bbd8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800bbda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bbdc:	895b      	ldrh	r3, [r3, #10]
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d008      	beq.n	800bbf4 <find_volume+0x42c>
 800bbe2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bbe4:	895b      	ldrh	r3, [r3, #10]
 800bbe6:	461a      	mov	r2, r3
 800bbe8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bbea:	895b      	ldrh	r3, [r3, #10]
 800bbec:	3b01      	subs	r3, #1
 800bbee:	4013      	ands	r3, r2
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d001      	beq.n	800bbf8 <find_volume+0x430>
 800bbf4:	230d      	movs	r3, #13
 800bbf6:	e12d      	b.n	800be54 <find_volume+0x68c>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800bbf8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bbfa:	3338      	adds	r3, #56	@ 0x38
 800bbfc:	3311      	adds	r3, #17
 800bbfe:	4618      	mov	r0, r3
 800bc00:	f7fc fd4c 	bl	800869c <ld_word>
 800bc04:	4603      	mov	r3, r0
 800bc06:	461a      	mov	r2, r3
 800bc08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bc0a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800bc0c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bc0e:	891b      	ldrh	r3, [r3, #8]
 800bc10:	f003 030f 	and.w	r3, r3, #15
 800bc14:	b29b      	uxth	r3, r3
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d001      	beq.n	800bc1e <find_volume+0x456>
 800bc1a:	230d      	movs	r3, #13
 800bc1c:	e11a      	b.n	800be54 <find_volume+0x68c>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800bc1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bc20:	3338      	adds	r3, #56	@ 0x38
 800bc22:	3313      	adds	r3, #19
 800bc24:	4618      	mov	r0, r3
 800bc26:	f7fc fd39 	bl	800869c <ld_word>
 800bc2a:	4603      	mov	r3, r0
 800bc2c:	663b      	str	r3, [r7, #96]	@ 0x60
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800bc2e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d106      	bne.n	800bc42 <find_volume+0x47a>
 800bc34:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bc36:	3338      	adds	r3, #56	@ 0x38
 800bc38:	3320      	adds	r3, #32
 800bc3a:	4618      	mov	r0, r3
 800bc3c:	f7fc fd47 	bl	80086ce <ld_dword>
 800bc40:	6638      	str	r0, [r7, #96]	@ 0x60

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800bc42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bc44:	3338      	adds	r3, #56	@ 0x38
 800bc46:	330e      	adds	r3, #14
 800bc48:	4618      	mov	r0, r3
 800bc4a:	f7fc fd27 	bl	800869c <ld_word>
 800bc4e:	4603      	mov	r3, r0
 800bc50:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800bc54:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d101      	bne.n	800bc60 <find_volume+0x498>
 800bc5c:	230d      	movs	r3, #13
 800bc5e:	e0f9      	b.n	800be54 <find_volume+0x68c>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800bc60:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800bc64:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc66:	4413      	add	r3, r2
 800bc68:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bc6a:	8912      	ldrh	r2, [r2, #8]
 800bc6c:	0912      	lsrs	r2, r2, #4
 800bc6e:	b292      	uxth	r2, r2
 800bc70:	4413      	add	r3, r2
 800bc72:	643b      	str	r3, [r7, #64]	@ 0x40
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800bc74:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800bc76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc78:	429a      	cmp	r2, r3
 800bc7a:	d201      	bcs.n	800bc80 <find_volume+0x4b8>
 800bc7c:	230d      	movs	r3, #13
 800bc7e:	e0e9      	b.n	800be54 <find_volume+0x68c>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800bc80:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800bc82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc84:	1ad3      	subs	r3, r2, r3
 800bc86:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bc88:	8952      	ldrh	r2, [r2, #10]
 800bc8a:	fbb3 f3f2 	udiv	r3, r3, r2
 800bc8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800bc90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d101      	bne.n	800bc9a <find_volume+0x4d2>
 800bc96:	230d      	movs	r3, #13
 800bc98:	e0dc      	b.n	800be54 <find_volume+0x68c>
		fmt = FS_FAT32;
 800bc9a:	2303      	movs	r3, #3
 800bc9c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800bca0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bca2:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800bca6:	4293      	cmp	r3, r2
 800bca8:	d802      	bhi.n	800bcb0 <find_volume+0x4e8>
 800bcaa:	2302      	movs	r3, #2
 800bcac:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800bcb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcb2:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800bcb6:	4293      	cmp	r3, r2
 800bcb8:	d802      	bhi.n	800bcc0 <find_volume+0x4f8>
 800bcba:	2301      	movs	r3, #1
 800bcbc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800bcc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcc2:	1c9a      	adds	r2, r3, #2
 800bcc4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bcc6:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800bcc8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bcca:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800bccc:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800bcce:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800bcd2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bcd4:	441a      	add	r2, r3
 800bcd6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bcd8:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800bcda:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800bcdc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bcde:	441a      	add	r2, r3
 800bce0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bce2:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 800bce4:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800bce8:	2b03      	cmp	r3, #3
 800bcea:	d11e      	bne.n	800bd2a <find_volume+0x562>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800bcec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bcee:	3338      	adds	r3, #56	@ 0x38
 800bcf0:	332a      	adds	r3, #42	@ 0x2a
 800bcf2:	4618      	mov	r0, r3
 800bcf4:	f7fc fcd2 	bl	800869c <ld_word>
 800bcf8:	4603      	mov	r3, r0
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d001      	beq.n	800bd02 <find_volume+0x53a>
 800bcfe:	230d      	movs	r3, #13
 800bd00:	e0a8      	b.n	800be54 <find_volume+0x68c>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800bd02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd04:	891b      	ldrh	r3, [r3, #8]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d001      	beq.n	800bd0e <find_volume+0x546>
 800bd0a:	230d      	movs	r3, #13
 800bd0c:	e0a2      	b.n	800be54 <find_volume+0x68c>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800bd0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd10:	3338      	adds	r3, #56	@ 0x38
 800bd12:	332c      	adds	r3, #44	@ 0x2c
 800bd14:	4618      	mov	r0, r3
 800bd16:	f7fc fcda 	bl	80086ce <ld_dword>
 800bd1a:	4602      	mov	r2, r0
 800bd1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd1e:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800bd20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd22:	69db      	ldr	r3, [r3, #28]
 800bd24:	009b      	lsls	r3, r3, #2
 800bd26:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bd28:	e01f      	b.n	800bd6a <find_volume+0x5a2>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800bd2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd2c:	891b      	ldrh	r3, [r3, #8]
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d101      	bne.n	800bd36 <find_volume+0x56e>
 800bd32:	230d      	movs	r3, #13
 800bd34:	e08e      	b.n	800be54 <find_volume+0x68c>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800bd36:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd38:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bd3a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bd3c:	441a      	add	r2, r3
 800bd3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd40:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800bd42:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800bd46:	2b02      	cmp	r3, #2
 800bd48:	d103      	bne.n	800bd52 <find_volume+0x58a>
 800bd4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd4c:	69db      	ldr	r3, [r3, #28]
 800bd4e:	005b      	lsls	r3, r3, #1
 800bd50:	e00a      	b.n	800bd68 <find_volume+0x5a0>
 800bd52:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd54:	69da      	ldr	r2, [r3, #28]
 800bd56:	4613      	mov	r3, r2
 800bd58:	005b      	lsls	r3, r3, #1
 800bd5a:	4413      	add	r3, r2
 800bd5c:	085a      	lsrs	r2, r3, #1
 800bd5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd60:	69db      	ldr	r3, [r3, #28]
 800bd62:	f003 0301 	and.w	r3, r3, #1
 800bd66:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800bd68:	65fb      	str	r3, [r7, #92]	@ 0x5c
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800bd6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd6c:	6a1a      	ldr	r2, [r3, #32]
 800bd6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bd70:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800bd74:	0a5b      	lsrs	r3, r3, #9
 800bd76:	429a      	cmp	r2, r3
 800bd78:	d201      	bcs.n	800bd7e <find_volume+0x5b6>
 800bd7a:	230d      	movs	r3, #13
 800bd7c:	e06a      	b.n	800be54 <find_volume+0x68c>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800bd7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd80:	f04f 32ff 	mov.w	r2, #4294967295
 800bd84:	619a      	str	r2, [r3, #24]
 800bd86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd88:	699a      	ldr	r2, [r3, #24]
 800bd8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd8c:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800bd8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd90:	2280      	movs	r2, #128	@ 0x80
 800bd92:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800bd94:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800bd98:	2b03      	cmp	r3, #3
 800bd9a:	d149      	bne.n	800be30 <find_volume+0x668>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800bd9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd9e:	3338      	adds	r3, #56	@ 0x38
 800bda0:	3330      	adds	r3, #48	@ 0x30
 800bda2:	4618      	mov	r0, r3
 800bda4:	f7fc fc7a 	bl	800869c <ld_word>
 800bda8:	4603      	mov	r3, r0
 800bdaa:	2b01      	cmp	r3, #1
 800bdac:	d140      	bne.n	800be30 <find_volume+0x668>
			&& move_window(fs, bsect + 1) == FR_OK)
 800bdae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bdb0:	3301      	adds	r3, #1
 800bdb2:	4619      	mov	r1, r3
 800bdb4:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800bdb6:	f7fd f885 	bl	8008ec4 <move_window>
 800bdba:	4603      	mov	r3, r0
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d137      	bne.n	800be30 <find_volume+0x668>
		{
			fs->fsi_flag = 0;
 800bdc0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bdc2:	2200      	movs	r2, #0
 800bdc4:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800bdc6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bdc8:	3338      	adds	r3, #56	@ 0x38
 800bdca:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800bdce:	4618      	mov	r0, r3
 800bdd0:	f7fc fc64 	bl	800869c <ld_word>
 800bdd4:	4603      	mov	r3, r0
 800bdd6:	461a      	mov	r2, r3
 800bdd8:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800bddc:	429a      	cmp	r2, r3
 800bdde:	d127      	bne.n	800be30 <find_volume+0x668>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800bde0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bde2:	3338      	adds	r3, #56	@ 0x38
 800bde4:	4618      	mov	r0, r3
 800bde6:	f7fc fc72 	bl	80086ce <ld_dword>
 800bdea:	4603      	mov	r3, r0
 800bdec:	4a1c      	ldr	r2, [pc, #112]	@ (800be60 <find_volume+0x698>)
 800bdee:	4293      	cmp	r3, r2
 800bdf0:	d11e      	bne.n	800be30 <find_volume+0x668>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800bdf2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bdf4:	3338      	adds	r3, #56	@ 0x38
 800bdf6:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800bdfa:	4618      	mov	r0, r3
 800bdfc:	f7fc fc67 	bl	80086ce <ld_dword>
 800be00:	4603      	mov	r3, r0
 800be02:	4a18      	ldr	r2, [pc, #96]	@ (800be64 <find_volume+0x69c>)
 800be04:	4293      	cmp	r3, r2
 800be06:	d113      	bne.n	800be30 <find_volume+0x668>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800be08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be0a:	3338      	adds	r3, #56	@ 0x38
 800be0c:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800be10:	4618      	mov	r0, r3
 800be12:	f7fc fc5c 	bl	80086ce <ld_dword>
 800be16:	4602      	mov	r2, r0
 800be18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be1a:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800be1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be1e:	3338      	adds	r3, #56	@ 0x38
 800be20:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800be24:	4618      	mov	r0, r3
 800be26:	f7fc fc52 	bl	80086ce <ld_dword>
 800be2a:	4602      	mov	r2, r0
 800be2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be2e:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800be30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be32:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 800be36:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800be38:	4b0b      	ldr	r3, [pc, #44]	@ (800be68 <find_volume+0x6a0>)
 800be3a:	881b      	ldrh	r3, [r3, #0]
 800be3c:	3301      	adds	r3, #1
 800be3e:	b29a      	uxth	r2, r3
 800be40:	4b09      	ldr	r3, [pc, #36]	@ (800be68 <find_volume+0x6a0>)
 800be42:	801a      	strh	r2, [r3, #0]
 800be44:	4b08      	ldr	r3, [pc, #32]	@ (800be68 <find_volume+0x6a0>)
 800be46:	881a      	ldrh	r2, [r3, #0]
 800be48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be4a:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800be4c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800be4e:	f7fc ffd1 	bl	8008df4 <clear_lock>
#endif
	return FR_OK;
 800be52:	2300      	movs	r3, #0
}
 800be54:	4618      	mov	r0, r3
 800be56:	3770      	adds	r7, #112	@ 0x70
 800be58:	46bd      	mov	sp, r7
 800be5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800be5e:	bf00      	nop
 800be60:	41615252 	.word	0x41615252
 800be64:	61417272 	.word	0x61417272
 800be68:	20002cbc 	.word	0x20002cbc

0800be6c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800be6c:	b580      	push	{r7, lr}
 800be6e:	b084      	sub	sp, #16
 800be70:	af00      	add	r7, sp, #0
 800be72:	6078      	str	r0, [r7, #4]
 800be74:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800be76:	2309      	movs	r3, #9
 800be78:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d01c      	beq.n	800beba <validate+0x4e>
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	2b00      	cmp	r3, #0
 800be86:	d018      	beq.n	800beba <validate+0x4e>
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	781b      	ldrb	r3, [r3, #0]
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d013      	beq.n	800beba <validate+0x4e>
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	889a      	ldrh	r2, [r3, #4]
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	88db      	ldrh	r3, [r3, #6]
 800be9c:	429a      	cmp	r2, r3
 800be9e:	d10c      	bne.n	800beba <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	785b      	ldrb	r3, [r3, #1]
 800bea6:	4618      	mov	r0, r3
 800bea8:	f7fc fb5a 	bl	8008560 <disk_status>
 800beac:	4603      	mov	r3, r0
 800beae:	f003 0301 	and.w	r3, r3, #1
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d101      	bne.n	800beba <validate+0x4e>
			res = FR_OK;
 800beb6:	2300      	movs	r3, #0
 800beb8:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800beba:	7bfb      	ldrb	r3, [r7, #15]
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d102      	bne.n	800bec6 <validate+0x5a>
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	e000      	b.n	800bec8 <validate+0x5c>
 800bec6:	2300      	movs	r3, #0
 800bec8:	683a      	ldr	r2, [r7, #0]
 800beca:	6013      	str	r3, [r2, #0]
	return res;
 800becc:	7bfb      	ldrb	r3, [r7, #15]
}
 800bece:	4618      	mov	r0, r3
 800bed0:	3710      	adds	r7, #16
 800bed2:	46bd      	mov	sp, r7
 800bed4:	bd80      	pop	{r7, pc}
	...

0800bed8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800bed8:	b580      	push	{r7, lr}
 800beda:	b088      	sub	sp, #32
 800bedc:	af00      	add	r7, sp, #0
 800bede:	60f8      	str	r0, [r7, #12]
 800bee0:	60b9      	str	r1, [r7, #8]
 800bee2:	4613      	mov	r3, r2
 800bee4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800bee6:	68bb      	ldr	r3, [r7, #8]
 800bee8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800beea:	f107 0310 	add.w	r3, r7, #16
 800beee:	4618      	mov	r0, r3
 800bef0:	f7ff fbc1 	bl	800b676 <get_ldnumber>
 800bef4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800bef6:	69fb      	ldr	r3, [r7, #28]
 800bef8:	2b00      	cmp	r3, #0
 800befa:	da01      	bge.n	800bf00 <f_mount+0x28>
 800befc:	230b      	movs	r3, #11
 800befe:	e02b      	b.n	800bf58 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800bf00:	4a17      	ldr	r2, [pc, #92]	@ (800bf60 <f_mount+0x88>)
 800bf02:	69fb      	ldr	r3, [r7, #28]
 800bf04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bf08:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800bf0a:	69bb      	ldr	r3, [r7, #24]
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d005      	beq.n	800bf1c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800bf10:	69b8      	ldr	r0, [r7, #24]
 800bf12:	f7fc ff6f 	bl	8008df4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800bf16:	69bb      	ldr	r3, [r7, #24]
 800bf18:	2200      	movs	r2, #0
 800bf1a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800bf1c:	68fb      	ldr	r3, [r7, #12]
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d002      	beq.n	800bf28 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	2200      	movs	r2, #0
 800bf26:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800bf28:	68fa      	ldr	r2, [r7, #12]
 800bf2a:	490d      	ldr	r1, [pc, #52]	@ (800bf60 <f_mount+0x88>)
 800bf2c:	69fb      	ldr	r3, [r7, #28]
 800bf2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d002      	beq.n	800bf3e <f_mount+0x66>
 800bf38:	79fb      	ldrb	r3, [r7, #7]
 800bf3a:	2b01      	cmp	r3, #1
 800bf3c:	d001      	beq.n	800bf42 <f_mount+0x6a>
 800bf3e:	2300      	movs	r3, #0
 800bf40:	e00a      	b.n	800bf58 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800bf42:	f107 010c 	add.w	r1, r7, #12
 800bf46:	f107 0308 	add.w	r3, r7, #8
 800bf4a:	2200      	movs	r2, #0
 800bf4c:	4618      	mov	r0, r3
 800bf4e:	f7ff fc3b 	bl	800b7c8 <find_volume>
 800bf52:	4603      	mov	r3, r0
 800bf54:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800bf56:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf58:	4618      	mov	r0, r3
 800bf5a:	3720      	adds	r7, #32
 800bf5c:	46bd      	mov	sp, r7
 800bf5e:	bd80      	pop	{r7, pc}
 800bf60:	20002cb8 	.word	0x20002cb8

0800bf64 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800bf64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bf68:	b0a8      	sub	sp, #160	@ 0xa0
 800bf6a:	af00      	add	r7, sp, #0
 800bf6c:	61f8      	str	r0, [r7, #28]
 800bf6e:	61b9      	str	r1, [r7, #24]
 800bf70:	4613      	mov	r3, r2
 800bf72:	75fb      	strb	r3, [r7, #23]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800bf74:	69fb      	ldr	r3, [r7, #28]
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d101      	bne.n	800bf7e <f_open+0x1a>
 800bf7a:	2309      	movs	r3, #9
 800bf7c:	e2c7      	b.n	800c50e <f_open+0x5aa>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800bf7e:	7dfb      	ldrb	r3, [r7, #23]
 800bf80:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bf84:	75fb      	strb	r3, [r7, #23]
	res = find_volume(&path, &fs, mode);
 800bf86:	7dfa      	ldrb	r2, [r7, #23]
 800bf88:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800bf8c:	f107 0318 	add.w	r3, r7, #24
 800bf90:	4618      	mov	r0, r3
 800bf92:	f7ff fc19 	bl	800b7c8 <find_volume>
 800bf96:	4603      	mov	r3, r0
 800bf98:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
	if (res == FR_OK) {
 800bf9c:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	f040 82ab 	bne.w	800c4fc <f_open+0x598>
		dj.obj.fs = fs;
 800bfa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfa8:	62bb      	str	r3, [r7, #40]	@ 0x28
		INIT_NAMBUF(fs);
 800bfaa:	f44f 608c 	mov.w	r0, #1120	@ 0x460
 800bfae:	f001 fa03 	bl	800d3b8 <ff_memalloc>
 800bfb2:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
 800bfb6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d101      	bne.n	800bfc2 <f_open+0x5e>
 800bfbe:	2311      	movs	r3, #17
 800bfc0:	e2a5      	b.n	800c50e <f_open+0x5aa>
 800bfc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfc4:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800bfc8:	60da      	str	r2, [r3, #12]
 800bfca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfcc:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800bfd0:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 800bfd4:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 800bfd6:	69ba      	ldr	r2, [r7, #24]
 800bfd8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800bfdc:	4611      	mov	r1, r2
 800bfde:	4618      	mov	r0, r3
 800bfe0:	f7ff faa0 	bl	800b524 <follow_path>
 800bfe4:	4603      	mov	r3, r0
 800bfe6:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800bfea:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d118      	bne.n	800c024 <f_open+0xc0>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800bff2:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800bff6:	b25b      	sxtb	r3, r3
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	da03      	bge.n	800c004 <f_open+0xa0>
				res = FR_INVALID_NAME;
 800bffc:	2306      	movs	r3, #6
 800bffe:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 800c002:	e00f      	b.n	800c024 <f_open+0xc0>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c004:	7dfb      	ldrb	r3, [r7, #23]
 800c006:	2b01      	cmp	r3, #1
 800c008:	bf8c      	ite	hi
 800c00a:	2301      	movhi	r3, #1
 800c00c:	2300      	movls	r3, #0
 800c00e:	b2db      	uxtb	r3, r3
 800c010:	461a      	mov	r2, r3
 800c012:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c016:	4611      	mov	r1, r2
 800c018:	4618      	mov	r0, r3
 800c01a:	f7fc fda3 	bl	8008b64 <chk_lock>
 800c01e:	4603      	mov	r3, r0
 800c020:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800c024:	7dfb      	ldrb	r3, [r7, #23]
 800c026:	f003 031c 	and.w	r3, r3, #28
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	f000 8115 	beq.w	800c25a <f_open+0x2f6>
			if (res != FR_OK) {					/* No file, create new */
 800c030:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c034:	2b00      	cmp	r3, #0
 800c036:	d017      	beq.n	800c068 <f_open+0x104>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800c038:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c03c:	2b04      	cmp	r3, #4
 800c03e:	d10e      	bne.n	800c05e <f_open+0xfa>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800c040:	f7fc fdec 	bl	8008c1c <enq_lock>
 800c044:	4603      	mov	r3, r0
 800c046:	2b00      	cmp	r3, #0
 800c048:	d006      	beq.n	800c058 <f_open+0xf4>
 800c04a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c04e:	4618      	mov	r0, r3
 800c050:	f7fe fdcc 	bl	800abec <dir_register>
 800c054:	4603      	mov	r3, r0
 800c056:	e000      	b.n	800c05a <f_open+0xf6>
 800c058:	2312      	movs	r3, #18
 800c05a:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800c05e:	7dfb      	ldrb	r3, [r7, #23]
 800c060:	f043 0308 	orr.w	r3, r3, #8
 800c064:	75fb      	strb	r3, [r7, #23]
 800c066:	e011      	b.n	800c08c <f_open+0x128>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800c068:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c06c:	f003 0311 	and.w	r3, r3, #17
 800c070:	2b00      	cmp	r3, #0
 800c072:	d003      	beq.n	800c07c <f_open+0x118>
					res = FR_DENIED;
 800c074:	2307      	movs	r3, #7
 800c076:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 800c07a:	e007      	b.n	800c08c <f_open+0x128>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800c07c:	7dfb      	ldrb	r3, [r7, #23]
 800c07e:	f003 0304 	and.w	r3, r3, #4
 800c082:	2b00      	cmp	r3, #0
 800c084:	d002      	beq.n	800c08c <f_open+0x128>
 800c086:	2308      	movs	r3, #8
 800c088:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800c08c:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c090:	2b00      	cmp	r3, #0
 800c092:	f040 80fe 	bne.w	800c292 <f_open+0x32e>
 800c096:	7dfb      	ldrb	r3, [r7, #23]
 800c098:	f003 0308 	and.w	r3, r3, #8
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	f000 80f8 	beq.w	800c292 <f_open+0x32e>
				dw = GET_FATTIME();
 800c0a2:	f7fc f985 	bl	80083b0 <get_fattime>
 800c0a6:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
#if _FS_EXFAT
				if (fs->fs_type == FS_EXFAT) {
 800c0aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0ac:	781b      	ldrb	r3, [r3, #0]
 800c0ae:	2b04      	cmp	r3, #4
 800c0b0:	f040 8084 	bne.w	800c1bc <f_open+0x258>
					/* Get current allocation info */
					fp->obj.fs = fs;
 800c0b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c0b6:	69fb      	ldr	r3, [r7, #28]
 800c0b8:	601a      	str	r2, [r3, #0]
					fp->obj.sclust = ld_dword(fs->dirbuf + XDIR_FstClus);
 800c0ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0bc:	691b      	ldr	r3, [r3, #16]
 800c0be:	3334      	adds	r3, #52	@ 0x34
 800c0c0:	4618      	mov	r0, r3
 800c0c2:	f7fc fb04 	bl	80086ce <ld_dword>
 800c0c6:	4602      	mov	r2, r0
 800c0c8:	69fb      	ldr	r3, [r7, #28]
 800c0ca:	609a      	str	r2, [r3, #8]
					fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 800c0cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0ce:	691b      	ldr	r3, [r3, #16]
 800c0d0:	3338      	adds	r3, #56	@ 0x38
 800c0d2:	4618      	mov	r0, r3
 800c0d4:	f7fc fb1e 	bl	8008714 <ld_qword>
 800c0d8:	4602      	mov	r2, r0
 800c0da:	460b      	mov	r3, r1
 800c0dc:	69f9      	ldr	r1, [r7, #28]
 800c0de:	e9c1 2304 	strd	r2, r3, [r1, #16]
					fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
 800c0e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0e4:	691b      	ldr	r3, [r3, #16]
 800c0e6:	3321      	adds	r3, #33	@ 0x21
 800c0e8:	781b      	ldrb	r3, [r3, #0]
 800c0ea:	f003 0302 	and.w	r3, r3, #2
 800c0ee:	b2da      	uxtb	r2, r3
 800c0f0:	69fb      	ldr	r3, [r7, #28]
 800c0f2:	71da      	strb	r2, [r3, #7]
					fp->obj.n_frag = 0;
 800c0f4:	69fb      	ldr	r3, [r7, #28]
 800c0f6:	2200      	movs	r2, #0
 800c0f8:	61da      	str	r2, [r3, #28]
					/* Initialize directory entry block */
					st_dword(fs->dirbuf + XDIR_CrtTime, dw);	/* Set created time */
 800c0fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0fc:	691b      	ldr	r3, [r3, #16]
 800c0fe:	3308      	adds	r3, #8
 800c100:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800c104:	4618      	mov	r0, r3
 800c106:	f7fc fbfb 	bl	8008900 <st_dword>
					fs->dirbuf[XDIR_CrtTime10] = 0;
 800c10a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c10c:	691b      	ldr	r3, [r3, #16]
 800c10e:	3314      	adds	r3, #20
 800c110:	2200      	movs	r2, #0
 800c112:	701a      	strb	r2, [r3, #0]
					st_dword(fs->dirbuf + XDIR_ModTime, dw);	/* Set modified time */
 800c114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c116:	691b      	ldr	r3, [r3, #16]
 800c118:	330c      	adds	r3, #12
 800c11a:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800c11e:	4618      	mov	r0, r3
 800c120:	f7fc fbee 	bl	8008900 <st_dword>
					fs->dirbuf[XDIR_ModTime10] = 0;
 800c124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c126:	691b      	ldr	r3, [r3, #16]
 800c128:	3315      	adds	r3, #21
 800c12a:	2200      	movs	r2, #0
 800c12c:	701a      	strb	r2, [r3, #0]
					fs->dirbuf[XDIR_Attr] = AM_ARC;				/* Reset attribute */
 800c12e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c130:	691b      	ldr	r3, [r3, #16]
 800c132:	3304      	adds	r3, #4
 800c134:	2220      	movs	r2, #32
 800c136:	701a      	strb	r2, [r3, #0]
					st_dword(fs->dirbuf + XDIR_FstClus, 0);		/* Reset file allocation info */
 800c138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c13a:	691b      	ldr	r3, [r3, #16]
 800c13c:	3334      	adds	r3, #52	@ 0x34
 800c13e:	2100      	movs	r1, #0
 800c140:	4618      	mov	r0, r3
 800c142:	f7fc fbdd 	bl	8008900 <st_dword>
					st_qword(fs->dirbuf + XDIR_FileSize, 0);
 800c146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c148:	691b      	ldr	r3, [r3, #16]
 800c14a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800c14e:	f04f 0200 	mov.w	r2, #0
 800c152:	f04f 0300 	mov.w	r3, #0
 800c156:	4608      	mov	r0, r1
 800c158:	f7fc fbfe 	bl	8008958 <st_qword>
					st_qword(fs->dirbuf + XDIR_ValidFileSize, 0);
 800c15c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c15e:	691b      	ldr	r3, [r3, #16]
 800c160:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800c164:	f04f 0200 	mov.w	r2, #0
 800c168:	f04f 0300 	mov.w	r3, #0
 800c16c:	4608      	mov	r0, r1
 800c16e:	f7fc fbf3 	bl	8008958 <st_qword>
					fs->dirbuf[XDIR_GenFlags] = 1;
 800c172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c174:	691b      	ldr	r3, [r3, #16]
 800c176:	3321      	adds	r3, #33	@ 0x21
 800c178:	2201      	movs	r2, #1
 800c17a:	701a      	strb	r2, [r3, #0]
					res = store_xdir(&dj);
 800c17c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c180:	4618      	mov	r0, r3
 800c182:	f7fe fa7f 	bl	800a684 <store_xdir>
 800c186:	4603      	mov	r3, r0
 800c188:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
					if (res == FR_OK && fp->obj.sclust) {		/* Remove the cluster chain if exist */
 800c18c:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c190:	2b00      	cmp	r3, #0
 800c192:	d17e      	bne.n	800c292 <f_open+0x32e>
 800c194:	69fb      	ldr	r3, [r7, #28]
 800c196:	689b      	ldr	r3, [r3, #8]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d07a      	beq.n	800c292 <f_open+0x32e>
						res = remove_chain(&fp->obj, fp->obj.sclust, 0);
 800c19c:	69f8      	ldr	r0, [r7, #28]
 800c19e:	69fb      	ldr	r3, [r7, #28]
 800c1a0:	689b      	ldr	r3, [r3, #8]
 800c1a2:	2200      	movs	r2, #0
 800c1a4:	4619      	mov	r1, r3
 800c1a6:	f7fd fa97 	bl	80096d8 <remove_chain>
 800c1aa:	4603      	mov	r3, r0
 800c1ac:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
						fs->last_clst = fp->obj.sclust - 1;		/* Reuse the cluster hole */
 800c1b0:	69fb      	ldr	r3, [r7, #28]
 800c1b2:	689a      	ldr	r2, [r3, #8]
 800c1b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1b6:	3a01      	subs	r2, #1
 800c1b8:	615a      	str	r2, [r3, #20]
 800c1ba:	e06a      	b.n	800c292 <f_open+0x32e>
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800c1bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c1be:	330e      	adds	r3, #14
 800c1c0:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800c1c4:	4618      	mov	r0, r3
 800c1c6:	f7fc fb9b 	bl	8008900 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800c1ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c1cc:	3316      	adds	r3, #22
 800c1ce:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800c1d2:	4618      	mov	r0, r3
 800c1d4:	f7fc fb94 	bl	8008900 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800c1d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c1da:	330b      	adds	r3, #11
 800c1dc:	2220      	movs	r2, #32
 800c1de:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800c1e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1e2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c1e4:	4611      	mov	r1, r2
 800c1e6:	4618      	mov	r0, r3
 800c1e8:	f7fd fe26 	bl	8009e38 <ld_clust>
 800c1ec:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800c1f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1f2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800c1f4:	2200      	movs	r2, #0
 800c1f6:	4618      	mov	r0, r3
 800c1f8:	f7fd fe3d 	bl	8009e76 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800c1fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c1fe:	331c      	adds	r3, #28
 800c200:	2100      	movs	r1, #0
 800c202:	4618      	mov	r0, r3
 800c204:	f7fc fb7c 	bl	8008900 <st_dword>
					fs->wflag = 1;
 800c208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c20a:	2201      	movs	r2, #1
 800c20c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800c20e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c212:	2b00      	cmp	r3, #0
 800c214:	d03d      	beq.n	800c292 <f_open+0x32e>
						dw = fs->winsect;
 800c216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c218:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c21a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
						res = remove_chain(&dj.obj, cl, 0);
 800c21e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c222:	2200      	movs	r2, #0
 800c224:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 800c228:	4618      	mov	r0, r3
 800c22a:	f7fd fa55 	bl	80096d8 <remove_chain>
 800c22e:	4603      	mov	r3, r0
 800c230:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
						if (res == FR_OK) {
 800c234:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d12a      	bne.n	800c292 <f_open+0x32e>
							res = move_window(fs, dw);
 800c23c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c23e:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800c242:	4618      	mov	r0, r3
 800c244:	f7fc fe3e 	bl	8008ec4 <move_window>
 800c248:	4603      	mov	r3, r0
 800c24a:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800c24e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c250:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c254:	3a01      	subs	r2, #1
 800c256:	615a      	str	r2, [r3, #20]
 800c258:	e01b      	b.n	800c292 <f_open+0x32e>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800c25a:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d117      	bne.n	800c292 <f_open+0x32e>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800c262:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c266:	f003 0310 	and.w	r3, r3, #16
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d003      	beq.n	800c276 <f_open+0x312>
					res = FR_NO_FILE;
 800c26e:	2304      	movs	r3, #4
 800c270:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 800c274:	e00d      	b.n	800c292 <f_open+0x32e>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800c276:	7dfb      	ldrb	r3, [r7, #23]
 800c278:	f003 0302 	and.w	r3, r3, #2
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d008      	beq.n	800c292 <f_open+0x32e>
 800c280:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c284:	f003 0301 	and.w	r3, r3, #1
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d002      	beq.n	800c292 <f_open+0x32e>
						res = FR_DENIED;
 800c28c:	2307      	movs	r3, #7
 800c28e:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
					}
				}
			}
		}
		if (res == FR_OK) {
 800c292:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c296:	2b00      	cmp	r3, #0
 800c298:	d126      	bne.n	800c2e8 <f_open+0x384>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800c29a:	7dfb      	ldrb	r3, [r7, #23]
 800c29c:	f003 0308 	and.w	r3, r3, #8
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d003      	beq.n	800c2ac <f_open+0x348>
				mode |= FA_MODIFIED;
 800c2a4:	7dfb      	ldrb	r3, [r7, #23]
 800c2a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c2aa:	75fb      	strb	r3, [r7, #23]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800c2ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c2b0:	69fb      	ldr	r3, [r7, #28]
 800c2b2:	649a      	str	r2, [r3, #72]	@ 0x48
			fp->dir_ptr = dj.dir;
 800c2b4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c2b6:	69fb      	ldr	r3, [r7, #28]
 800c2b8:	64da      	str	r2, [r3, #76]	@ 0x4c
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c2ba:	7dfb      	ldrb	r3, [r7, #23]
 800c2bc:	2b01      	cmp	r3, #1
 800c2be:	bf8c      	ite	hi
 800c2c0:	2301      	movhi	r3, #1
 800c2c2:	2300      	movls	r3, #0
 800c2c4:	b2db      	uxtb	r3, r3
 800c2c6:	461a      	mov	r2, r3
 800c2c8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c2cc:	4611      	mov	r1, r2
 800c2ce:	4618      	mov	r0, r3
 800c2d0:	f7fc fcc6 	bl	8008c60 <inc_lock>
 800c2d4:	4602      	mov	r2, r0
 800c2d6:	69fb      	ldr	r3, [r7, #28]
 800c2d8:	62da      	str	r2, [r3, #44]	@ 0x2c
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800c2da:	69fb      	ldr	r3, [r7, #28]
 800c2dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d102      	bne.n	800c2e8 <f_open+0x384>
 800c2e2:	2302      	movs	r3, #2
 800c2e4:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800c2e8:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	f040 8101 	bne.w	800c4f4 <f_open+0x590>
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 800c2f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2f4:	781b      	ldrb	r3, [r3, #0]
 800c2f6:	2b04      	cmp	r3, #4
 800c2f8:	d12d      	bne.n	800c356 <f_open+0x3f2>
				fp->obj.c_scl = dj.obj.sclust;							/* Get containing directory info */
 800c2fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c2fc:	69fb      	ldr	r3, [r7, #28]
 800c2fe:	621a      	str	r2, [r3, #32]
				fp->obj.c_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
 800c300:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800c304:	4613      	mov	r3, r2
 800c306:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800c30a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800c30e:	431a      	orrs	r2, r3
 800c310:	69fb      	ldr	r3, [r7, #28]
 800c312:	625a      	str	r2, [r3, #36]	@ 0x24
				fp->obj.c_ofs = dj.blk_ofs;
 800c314:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c316:	69fb      	ldr	r3, [r7, #28]
 800c318:	629a      	str	r2, [r3, #40]	@ 0x28
				fp->obj.sclust = ld_dword(fs->dirbuf + XDIR_FstClus);	/* Get object allocation info */
 800c31a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c31c:	691b      	ldr	r3, [r3, #16]
 800c31e:	3334      	adds	r3, #52	@ 0x34
 800c320:	4618      	mov	r0, r3
 800c322:	f7fc f9d4 	bl	80086ce <ld_dword>
 800c326:	4602      	mov	r2, r0
 800c328:	69fb      	ldr	r3, [r7, #28]
 800c32a:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 800c32c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c32e:	691b      	ldr	r3, [r3, #16]
 800c330:	3338      	adds	r3, #56	@ 0x38
 800c332:	4618      	mov	r0, r3
 800c334:	f7fc f9ee 	bl	8008714 <ld_qword>
 800c338:	4602      	mov	r2, r0
 800c33a:	460b      	mov	r3, r1
 800c33c:	69f9      	ldr	r1, [r7, #28]
 800c33e:	e9c1 2304 	strd	r2, r3, [r1, #16]
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
 800c342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c344:	691b      	ldr	r3, [r3, #16]
 800c346:	3321      	adds	r3, #33	@ 0x21
 800c348:	781b      	ldrb	r3, [r3, #0]
 800c34a:	f003 0302 	and.w	r3, r3, #2
 800c34e:	b2da      	uxtb	r2, r3
 800c350:	69fb      	ldr	r3, [r7, #28]
 800c352:	71da      	strb	r2, [r3, #7]
 800c354:	e016      	b.n	800c384 <f_open+0x420>
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800c356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c358:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c35a:	4611      	mov	r1, r2
 800c35c:	4618      	mov	r0, r3
 800c35e:	f7fd fd6b 	bl	8009e38 <ld_clust>
 800c362:	4602      	mov	r2, r0
 800c364:	69fb      	ldr	r3, [r7, #28]
 800c366:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800c368:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c36a:	331c      	adds	r3, #28
 800c36c:	4618      	mov	r0, r3
 800c36e:	f7fc f9ae 	bl	80086ce <ld_dword>
 800c372:	4603      	mov	r3, r0
 800c374:	2200      	movs	r2, #0
 800c376:	60bb      	str	r3, [r7, #8]
 800c378:	60fa      	str	r2, [r7, #12]
 800c37a:	69fb      	ldr	r3, [r7, #28]
 800c37c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800c380:	e9c3 1204 	strd	r1, r2, [r3, #16]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800c384:	69fb      	ldr	r3, [r7, #28]
 800c386:	2200      	movs	r2, #0
 800c388:	651a      	str	r2, [r3, #80]	@ 0x50
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800c38a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c38c:	69fb      	ldr	r3, [r7, #28]
 800c38e:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800c390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c392:	88da      	ldrh	r2, [r3, #6]
 800c394:	69fb      	ldr	r3, [r7, #28]
 800c396:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800c398:	69fb      	ldr	r3, [r7, #28]
 800c39a:	7dfa      	ldrb	r2, [r7, #23]
 800c39c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			fp->err = 0;			/* Clear error flag */
 800c3a0:	69fb      	ldr	r3, [r7, #28]
 800c3a2:	2200      	movs	r2, #0
 800c3a4:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
			fp->sect = 0;			/* Invalidate current data sector */
 800c3a8:	69fb      	ldr	r3, [r7, #28]
 800c3aa:	2200      	movs	r2, #0
 800c3ac:	645a      	str	r2, [r3, #68]	@ 0x44
			fp->fptr = 0;			/* Set file pointer top of the file */
 800c3ae:	69f9      	ldr	r1, [r7, #28]
 800c3b0:	f04f 0200 	mov.w	r2, #0
 800c3b4:	f04f 0300 	mov.w	r3, #0
 800c3b8:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800c3bc:	69fb      	ldr	r3, [r7, #28]
 800c3be:	3354      	adds	r3, #84	@ 0x54
 800c3c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c3c4:	2100      	movs	r1, #0
 800c3c6:	4618      	mov	r0, r3
 800c3c8:	f7fc fb6f 	bl	8008aaa <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800c3cc:	7dfb      	ldrb	r3, [r7, #23]
 800c3ce:	f003 0320 	and.w	r3, r3, #32
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	f000 808e 	beq.w	800c4f4 <f_open+0x590>
 800c3d8:	69fb      	ldr	r3, [r7, #28]
 800c3da:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800c3de:	4313      	orrs	r3, r2
 800c3e0:	f000 8088 	beq.w	800c4f4 <f_open+0x590>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800c3e4:	69fb      	ldr	r3, [r7, #28]
 800c3e6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800c3ea:	69f9      	ldr	r1, [r7, #28]
 800c3ec:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800c3f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3f2:	895b      	ldrh	r3, [r3, #10]
 800c3f4:	025b      	lsls	r3, r3, #9
 800c3f6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800c3fa:	69fb      	ldr	r3, [r7, #28]
 800c3fc:	689b      	ldr	r3, [r3, #8]
 800c3fe:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c402:	69fb      	ldr	r3, [r7, #28]
 800c404:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800c408:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
 800c40c:	e027      	b.n	800c45e <f_open+0x4fa>
					clst = get_fat(&fp->obj, clst);
 800c40e:	69fb      	ldr	r3, [r7, #28]
 800c410:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 800c414:	4618      	mov	r0, r3
 800c416:	f7fc fe11 	bl	800903c <get_fat>
 800c41a:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
					if (clst <= 1) res = FR_INT_ERR;
 800c41e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c422:	2b01      	cmp	r3, #1
 800c424:	d802      	bhi.n	800c42c <f_open+0x4c8>
 800c426:	2302      	movs	r3, #2
 800c428:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800c42c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c430:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c434:	d102      	bne.n	800c43c <f_open+0x4d8>
 800c436:	2301      	movs	r3, #1
 800c438:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c43c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c440:	2200      	movs	r2, #0
 800c442:	469a      	mov	sl, r3
 800c444:	4693      	mov	fp, r2
 800c446:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800c44a:	ebb2 010a 	subs.w	r1, r2, sl
 800c44e:	6039      	str	r1, [r7, #0]
 800c450:	eb63 030b 	sbc.w	r3, r3, fp
 800c454:	607b      	str	r3, [r7, #4]
 800c456:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c45a:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
 800c45e:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c462:	2b00      	cmp	r3, #0
 800c464:	d10a      	bne.n	800c47c <f_open+0x518>
 800c466:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c46a:	2200      	movs	r2, #0
 800c46c:	4698      	mov	r8, r3
 800c46e:	4691      	mov	r9, r2
 800c470:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800c474:	4590      	cmp	r8, r2
 800c476:	eb79 0303 	sbcs.w	r3, r9, r3
 800c47a:	d3c8      	bcc.n	800c40e <f_open+0x4aa>
				}
				fp->clust = clst;
 800c47c:	69fb      	ldr	r3, [r7, #28]
 800c47e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800c482:	641a      	str	r2, [r3, #64]	@ 0x40
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800c484:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d133      	bne.n	800c4f4 <f_open+0x590>
 800c48c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800c490:	f3c2 0408 	ubfx	r4, r2, #0, #9
 800c494:	2500      	movs	r5, #0
 800c496:	ea54 0305 	orrs.w	r3, r4, r5
 800c49a:	d02b      	beq.n	800c4f4 <f_open+0x590>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800c49c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c49e:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 800c4a2:	4618      	mov	r0, r3
 800c4a4:	f7fc fdaa 	bl	8008ffc <clust2sect>
 800c4a8:	67f8      	str	r0, [r7, #124]	@ 0x7c
 800c4aa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d103      	bne.n	800c4b8 <f_open+0x554>
						res = FR_INT_ERR;
 800c4b0:	2302      	movs	r3, #2
 800c4b2:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 800c4b6:	e01d      	b.n	800c4f4 <f_open+0x590>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800c4b8:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 800c4bc:	f04f 0200 	mov.w	r2, #0
 800c4c0:	f04f 0300 	mov.w	r3, #0
 800c4c4:	0a42      	lsrs	r2, r0, #9
 800c4c6:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 800c4ca:	0a4b      	lsrs	r3, r1, #9
 800c4cc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c4ce:	441a      	add	r2, r3
 800c4d0:	69fb      	ldr	r3, [r7, #28]
 800c4d2:	645a      	str	r2, [r3, #68]	@ 0x44
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800c4d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4d6:	7858      	ldrb	r0, [r3, #1]
 800c4d8:	69fb      	ldr	r3, [r7, #28]
 800c4da:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800c4de:	69fb      	ldr	r3, [r7, #28]
 800c4e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c4e2:	2301      	movs	r3, #1
 800c4e4:	f7fc f87c 	bl	80085e0 <disk_read>
 800c4e8:	4603      	mov	r3, r0
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d002      	beq.n	800c4f4 <f_open+0x590>
 800c4ee:	2301      	movs	r3, #1
 800c4f0:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
				}
			}
#endif
		}

		FREE_NAMBUF();
 800c4f4:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800c4f8:	f000 ff6a 	bl	800d3d0 <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800c4fc:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c500:	2b00      	cmp	r3, #0
 800c502:	d002      	beq.n	800c50a <f_open+0x5a6>
 800c504:	69fb      	ldr	r3, [r7, #28]
 800c506:	2200      	movs	r2, #0
 800c508:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800c50a:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
}
 800c50e:	4618      	mov	r0, r3
 800c510:	37a0      	adds	r7, #160	@ 0xa0
 800c512:	46bd      	mov	sp, r7
 800c514:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800c518 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800c518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c51c:	b095      	sub	sp, #84	@ 0x54
 800c51e:	af00      	add	r7, sp, #0
 800c520:	61f8      	str	r0, [r7, #28]
 800c522:	61b9      	str	r1, [r7, #24]
 800c524:	617a      	str	r2, [r7, #20]
 800c526:	613b      	str	r3, [r7, #16]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800c528:	69bb      	ldr	r3, [r7, #24]
 800c52a:	63fb      	str	r3, [r7, #60]	@ 0x3c


	*br = 0;	/* Clear read byte counter */
 800c52c:	693b      	ldr	r3, [r7, #16]
 800c52e:	2200      	movs	r2, #0
 800c530:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800c532:	69fb      	ldr	r3, [r7, #28]
 800c534:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800c538:	4611      	mov	r1, r2
 800c53a:	4618      	mov	r0, r3
 800c53c:	f7ff fc96 	bl	800be6c <validate>
 800c540:	4603      	mov	r3, r0
 800c542:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800c546:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d108      	bne.n	800c560 <f_read+0x48>
 800c54e:	69fb      	ldr	r3, [r7, #28]
 800c550:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800c554:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800c558:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d002      	beq.n	800c566 <f_read+0x4e>
 800c560:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800c564:	e14b      	b.n	800c7fe <f_read+0x2e6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800c566:	69fb      	ldr	r3, [r7, #28]
 800c568:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c56c:	f003 0301 	and.w	r3, r3, #1
 800c570:	2b00      	cmp	r3, #0
 800c572:	d101      	bne.n	800c578 <f_read+0x60>
 800c574:	2307      	movs	r3, #7
 800c576:	e142      	b.n	800c7fe <f_read+0x2e6>
	remain = fp->obj.objsize - fp->fptr;
 800c578:	69fb      	ldr	r3, [r7, #28]
 800c57a:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800c57e:	69fb      	ldr	r3, [r7, #28]
 800c580:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800c584:	1a86      	subs	r6, r0, r2
 800c586:	603e      	str	r6, [r7, #0]
 800c588:	eb61 0303 	sbc.w	r3, r1, r3
 800c58c:	607b      	str	r3, [r7, #4]
 800c58e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c592:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800c596:	697b      	ldr	r3, [r7, #20]
 800c598:	2200      	movs	r2, #0
 800c59a:	469a      	mov	sl, r3
 800c59c:	4693      	mov	fp, r2
 800c59e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800c5a2:	4552      	cmp	r2, sl
 800c5a4:	eb73 030b 	sbcs.w	r3, r3, fp
 800c5a8:	f080 8124 	bcs.w	800c7f4 <f_read+0x2dc>
 800c5ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5ae:	617b      	str	r3, [r7, #20]

	for ( ;  btr;								/* Repeat until all data read */
 800c5b0:	e120      	b.n	800c7f4 <f_read+0x2dc>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800c5b2:	69fb      	ldr	r3, [r7, #28]
 800c5b4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800c5b8:	f3c2 0408 	ubfx	r4, r2, #0, #9
 800c5bc:	2500      	movs	r5, #0
 800c5be:	ea54 0305 	orrs.w	r3, r4, r5
 800c5c2:	f040 80d9 	bne.w	800c778 <f_read+0x260>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800c5c6:	69fb      	ldr	r3, [r7, #28]
 800c5c8:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800c5cc:	f04f 0200 	mov.w	r2, #0
 800c5d0:	f04f 0300 	mov.w	r3, #0
 800c5d4:	0a42      	lsrs	r2, r0, #9
 800c5d6:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 800c5da:	0a4b      	lsrs	r3, r1, #9
 800c5dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5de:	895b      	ldrh	r3, [r3, #10]
 800c5e0:	3b01      	subs	r3, #1
 800c5e2:	4013      	ands	r3, r2
 800c5e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if (csect == 0) {					/* On the cluster boundary? */
 800c5e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d132      	bne.n	800c652 <f_read+0x13a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800c5ec:	69fb      	ldr	r3, [r7, #28]
 800c5ee:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800c5f2:	4313      	orrs	r3, r2
 800c5f4:	d103      	bne.n	800c5fe <f_read+0xe6>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800c5f6:	69fb      	ldr	r3, [r7, #28]
 800c5f8:	689b      	ldr	r3, [r3, #8]
 800c5fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c5fc:	e013      	b.n	800c626 <f_read+0x10e>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800c5fe:	69fb      	ldr	r3, [r7, #28]
 800c600:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c602:	2b00      	cmp	r3, #0
 800c604:	d007      	beq.n	800c616 <f_read+0xfe>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800c606:	69fb      	ldr	r3, [r7, #28]
 800c608:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800c60c:	69f8      	ldr	r0, [r7, #28]
 800c60e:	f7fd fa18 	bl	8009a42 <clmt_clust>
 800c612:	64b8      	str	r0, [r7, #72]	@ 0x48
 800c614:	e007      	b.n	800c626 <f_read+0x10e>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800c616:	69fa      	ldr	r2, [r7, #28]
 800c618:	69fb      	ldr	r3, [r7, #28]
 800c61a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c61c:	4619      	mov	r1, r3
 800c61e:	4610      	mov	r0, r2
 800c620:	f7fc fd0c 	bl	800903c <get_fat>
 800c624:	64b8      	str	r0, [r7, #72]	@ 0x48
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800c626:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c628:	2b01      	cmp	r3, #1
 800c62a:	d805      	bhi.n	800c638 <f_read+0x120>
 800c62c:	69fb      	ldr	r3, [r7, #28]
 800c62e:	2202      	movs	r2, #2
 800c630:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800c634:	2302      	movs	r3, #2
 800c636:	e0e2      	b.n	800c7fe <f_read+0x2e6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c638:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c63a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c63e:	d105      	bne.n	800c64c <f_read+0x134>
 800c640:	69fb      	ldr	r3, [r7, #28]
 800c642:	2201      	movs	r2, #1
 800c644:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800c648:	2301      	movs	r3, #1
 800c64a:	e0d8      	b.n	800c7fe <f_read+0x2e6>
				fp->clust = clst;				/* Update current cluster */
 800c64c:	69fb      	ldr	r3, [r7, #28]
 800c64e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c650:	641a      	str	r2, [r3, #64]	@ 0x40
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800c652:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c654:	69fb      	ldr	r3, [r7, #28]
 800c656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c658:	4619      	mov	r1, r3
 800c65a:	4610      	mov	r0, r2
 800c65c:	f7fc fcce 	bl	8008ffc <clust2sect>
 800c660:	62b8      	str	r0, [r7, #40]	@ 0x28
			if (!sect) ABORT(fs, FR_INT_ERR);
 800c662:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c664:	2b00      	cmp	r3, #0
 800c666:	d105      	bne.n	800c674 <f_read+0x15c>
 800c668:	69fb      	ldr	r3, [r7, #28]
 800c66a:	2202      	movs	r2, #2
 800c66c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800c670:	2302      	movs	r3, #2
 800c672:	e0c4      	b.n	800c7fe <f_read+0x2e6>
			sect += csect;
 800c674:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c676:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c678:	4413      	add	r3, r2
 800c67a:	62bb      	str	r3, [r7, #40]	@ 0x28
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800c67c:	697b      	ldr	r3, [r7, #20]
 800c67e:	0a5b      	lsrs	r3, r3, #9
 800c680:	643b      	str	r3, [r7, #64]	@ 0x40
			if (cc) {							/* Read maximum contiguous sectors directly */
 800c682:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c684:	2b00      	cmp	r3, #0
 800c686:	d03b      	beq.n	800c700 <f_read+0x1e8>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800c688:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c68a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c68c:	4413      	add	r3, r2
 800c68e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c690:	8952      	ldrh	r2, [r2, #10]
 800c692:	4293      	cmp	r3, r2
 800c694:	d905      	bls.n	800c6a2 <f_read+0x18a>
					cc = fs->csize - csect;
 800c696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c698:	895b      	ldrh	r3, [r3, #10]
 800c69a:	461a      	mov	r2, r3
 800c69c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c69e:	1ad3      	subs	r3, r2, r3
 800c6a0:	643b      	str	r3, [r7, #64]	@ 0x40
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c6a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6a4:	7858      	ldrb	r0, [r3, #1]
 800c6a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c6aa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c6ac:	f7fb ff98 	bl	80085e0 <disk_read>
 800c6b0:	4603      	mov	r3, r0
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d005      	beq.n	800c6c2 <f_read+0x1aa>
 800c6b6:	69fb      	ldr	r3, [r7, #28]
 800c6b8:	2201      	movs	r2, #1
 800c6ba:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800c6be:	2301      	movs	r3, #1
 800c6c0:	e09d      	b.n	800c7fe <f_read+0x2e6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800c6c2:	69fb      	ldr	r3, [r7, #28]
 800c6c4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c6c8:	b25b      	sxtb	r3, r3
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	da14      	bge.n	800c6f8 <f_read+0x1e0>
 800c6ce:	69fb      	ldr	r3, [r7, #28]
 800c6d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c6d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6d4:	1ad3      	subs	r3, r2, r3
 800c6d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c6d8:	429a      	cmp	r2, r3
 800c6da:	d90d      	bls.n	800c6f8 <f_read+0x1e0>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800c6dc:	69fb      	ldr	r3, [r7, #28]
 800c6de:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c6e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6e2:	1ad3      	subs	r3, r2, r3
 800c6e4:	025b      	lsls	r3, r3, #9
 800c6e6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c6e8:	18d0      	adds	r0, r2, r3
 800c6ea:	69fb      	ldr	r3, [r7, #28]
 800c6ec:	3354      	adds	r3, #84	@ 0x54
 800c6ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c6f2:	4619      	mov	r1, r3
 800c6f4:	f7fc f9b8 	bl	8008a68 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800c6f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6fa:	025b      	lsls	r3, r3, #9
 800c6fc:	647b      	str	r3, [r7, #68]	@ 0x44
				continue;
 800c6fe:	e059      	b.n	800c7b4 <f_read+0x29c>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800c700:	69fb      	ldr	r3, [r7, #28]
 800c702:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c704:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c706:	429a      	cmp	r2, r3
 800c708:	d033      	beq.n	800c772 <f_read+0x25a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800c70a:	69fb      	ldr	r3, [r7, #28]
 800c70c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c710:	b25b      	sxtb	r3, r3
 800c712:	2b00      	cmp	r3, #0
 800c714:	da1b      	bge.n	800c74e <f_read+0x236>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c718:	7858      	ldrb	r0, [r3, #1]
 800c71a:	69fb      	ldr	r3, [r7, #28]
 800c71c:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800c720:	69fb      	ldr	r3, [r7, #28]
 800c722:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c724:	2301      	movs	r3, #1
 800c726:	f7fb ff7b 	bl	8008620 <disk_write>
 800c72a:	4603      	mov	r3, r0
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d005      	beq.n	800c73c <f_read+0x224>
 800c730:	69fb      	ldr	r3, [r7, #28]
 800c732:	2201      	movs	r2, #1
 800c734:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800c738:	2301      	movs	r3, #1
 800c73a:	e060      	b.n	800c7fe <f_read+0x2e6>
					fp->flag &= (BYTE)~FA_DIRTY;
 800c73c:	69fb      	ldr	r3, [r7, #28]
 800c73e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c742:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c746:	b2da      	uxtb	r2, r3
 800c748:	69fb      	ldr	r3, [r7, #28]
 800c74a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800c74e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c750:	7858      	ldrb	r0, [r3, #1]
 800c752:	69fb      	ldr	r3, [r7, #28]
 800c754:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800c758:	2301      	movs	r3, #1
 800c75a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c75c:	f7fb ff40 	bl	80085e0 <disk_read>
 800c760:	4603      	mov	r3, r0
 800c762:	2b00      	cmp	r3, #0
 800c764:	d005      	beq.n	800c772 <f_read+0x25a>
 800c766:	69fb      	ldr	r3, [r7, #28]
 800c768:	2201      	movs	r2, #1
 800c76a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800c76e:	2301      	movs	r3, #1
 800c770:	e045      	b.n	800c7fe <f_read+0x2e6>
			}
#endif
			fp->sect = sect;
 800c772:	69fb      	ldr	r3, [r7, #28]
 800c774:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c776:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800c778:	69fb      	ldr	r3, [r7, #28]
 800c77a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800c77e:	4613      	mov	r3, r2
 800c780:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c784:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800c788:	647b      	str	r3, [r7, #68]	@ 0x44
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800c78a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c78c:	697b      	ldr	r3, [r7, #20]
 800c78e:	429a      	cmp	r2, r3
 800c790:	d901      	bls.n	800c796 <f_read+0x27e>
 800c792:	697b      	ldr	r3, [r7, #20]
 800c794:	647b      	str	r3, [r7, #68]	@ 0x44
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800c796:	69fb      	ldr	r3, [r7, #28]
 800c798:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800c79c:	69fb      	ldr	r3, [r7, #28]
 800c79e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800c7a2:	4613      	mov	r3, r2
 800c7a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c7a8:	440b      	add	r3, r1
 800c7aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c7ac:	4619      	mov	r1, r3
 800c7ae:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800c7b0:	f7fc f95a 	bl	8008a68 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800c7b4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c7b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c7b8:	4413      	add	r3, r2
 800c7ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c7bc:	69fb      	ldr	r3, [r7, #28]
 800c7be:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800c7c2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c7c4:	2000      	movs	r0, #0
 800c7c6:	4688      	mov	r8, r1
 800c7c8:	4681      	mov	r9, r0
 800c7ca:	eb12 0108 	adds.w	r1, r2, r8
 800c7ce:	60b9      	str	r1, [r7, #8]
 800c7d0:	eb43 0309 	adc.w	r3, r3, r9
 800c7d4:	60fb      	str	r3, [r7, #12]
 800c7d6:	69fb      	ldr	r3, [r7, #28]
 800c7d8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800c7dc:	e9c3 120e 	strd	r1, r2, [r3, #56]	@ 0x38
 800c7e0:	693b      	ldr	r3, [r7, #16]
 800c7e2:	681a      	ldr	r2, [r3, #0]
 800c7e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c7e6:	441a      	add	r2, r3
 800c7e8:	693b      	ldr	r3, [r7, #16]
 800c7ea:	601a      	str	r2, [r3, #0]
 800c7ec:	697a      	ldr	r2, [r7, #20]
 800c7ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c7f0:	1ad3      	subs	r3, r2, r3
 800c7f2:	617b      	str	r3, [r7, #20]
	for ( ;  btr;								/* Repeat until all data read */
 800c7f4:	697b      	ldr	r3, [r7, #20]
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	f47f aedb 	bne.w	800c5b2 <f_read+0x9a>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800c7fc:	2300      	movs	r3, #0
}
 800c7fe:	4618      	mov	r0, r3
 800c800:	3754      	adds	r7, #84	@ 0x54
 800c802:	46bd      	mov	sp, r7
 800c804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c808 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800c808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c80c:	b08d      	sub	sp, #52	@ 0x34
 800c80e:	af00      	add	r7, sp, #0
 800c810:	60f8      	str	r0, [r7, #12]
 800c812:	60b9      	str	r1, [r7, #8]
 800c814:	607a      	str	r2, [r7, #4]
 800c816:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800c818:	68bb      	ldr	r3, [r7, #8]
 800c81a:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800c81c:	683b      	ldr	r3, [r7, #0]
 800c81e:	2200      	movs	r2, #0
 800c820:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	f107 0210 	add.w	r2, r7, #16
 800c828:	4611      	mov	r1, r2
 800c82a:	4618      	mov	r0, r3
 800c82c:	f7ff fb1e 	bl	800be6c <validate>
 800c830:	4603      	mov	r3, r0
 800c832:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800c836:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d108      	bne.n	800c850 <f_write+0x48>
 800c83e:	68fb      	ldr	r3, [r7, #12]
 800c840:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800c844:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800c848:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d002      	beq.n	800c856 <f_write+0x4e>
 800c850:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c854:	e187      	b.n	800cb66 <f_write+0x35e>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c85c:	f003 0302 	and.w	r3, r3, #2
 800c860:	2b00      	cmp	r3, #0
 800c862:	d101      	bne.n	800c868 <f_write+0x60>
 800c864:	2307      	movs	r3, #7
 800c866:	e17e      	b.n	800cb66 <f_write+0x35e>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800c868:	693b      	ldr	r3, [r7, #16]
 800c86a:	781b      	ldrb	r3, [r3, #0]
 800c86c:	2b04      	cmp	r3, #4
 800c86e:	f000 816a 	beq.w	800cb46 <f_write+0x33e>
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	18d1      	adds	r1, r2, r3
 800c87c:	68fb      	ldr	r3, [r7, #12]
 800c87e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800c882:	4613      	mov	r3, r2
 800c884:	4299      	cmp	r1, r3
 800c886:	f080 815e 	bcs.w	800cb46 <f_write+0x33e>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800c88a:	68fb      	ldr	r3, [r7, #12]
 800c88c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800c890:	4613      	mov	r3, r2
 800c892:	43db      	mvns	r3, r3
 800c894:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800c896:	e156      	b.n	800cb46 <f_write+0x33e>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800c89e:	f3c2 0408 	ubfx	r4, r2, #0, #9
 800c8a2:	2500      	movs	r5, #0
 800c8a4:	ea54 0305 	orrs.w	r3, r4, r5
 800c8a8:	f040 80fb 	bne.w	800caa2 <f_write+0x29a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800c8b2:	f04f 0200 	mov.w	r2, #0
 800c8b6:	f04f 0300 	mov.w	r3, #0
 800c8ba:	0a42      	lsrs	r2, r0, #9
 800c8bc:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 800c8c0:	0a4b      	lsrs	r3, r1, #9
 800c8c2:	693b      	ldr	r3, [r7, #16]
 800c8c4:	895b      	ldrh	r3, [r3, #10]
 800c8c6:	3b01      	subs	r3, #1
 800c8c8:	4013      	ands	r3, r2
 800c8ca:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800c8cc:	69bb      	ldr	r3, [r7, #24]
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d146      	bne.n	800c960 <f_write+0x158>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800c8d8:	4313      	orrs	r3, r2
 800c8da:	d10c      	bne.n	800c8f6 <f_write+0xee>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	689b      	ldr	r3, [r3, #8]
 800c8e0:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800c8e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d11a      	bne.n	800c91e <f_write+0x116>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800c8e8:	68fb      	ldr	r3, [r7, #12]
 800c8ea:	2100      	movs	r1, #0
 800c8ec:	4618      	mov	r0, r3
 800c8ee:	f7fc ffa7 	bl	8009840 <create_chain>
 800c8f2:	62b8      	str	r0, [r7, #40]	@ 0x28
 800c8f4:	e013      	b.n	800c91e <f_write+0x116>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d007      	beq.n	800c90e <f_write+0x106>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800c8fe:	68fb      	ldr	r3, [r7, #12]
 800c900:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800c904:	68f8      	ldr	r0, [r7, #12]
 800c906:	f7fd f89c 	bl	8009a42 <clmt_clust>
 800c90a:	62b8      	str	r0, [r7, #40]	@ 0x28
 800c90c:	e007      	b.n	800c91e <f_write+0x116>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800c90e:	68fa      	ldr	r2, [r7, #12]
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c914:	4619      	mov	r1, r3
 800c916:	4610      	mov	r0, r2
 800c918:	f7fc ff92 	bl	8009840 <create_chain>
 800c91c:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800c91e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c920:	2b00      	cmp	r3, #0
 800c922:	f000 8115 	beq.w	800cb50 <f_write+0x348>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800c926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c928:	2b01      	cmp	r3, #1
 800c92a:	d105      	bne.n	800c938 <f_write+0x130>
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	2202      	movs	r2, #2
 800c930:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800c934:	2302      	movs	r3, #2
 800c936:	e116      	b.n	800cb66 <f_write+0x35e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c93a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c93e:	d105      	bne.n	800c94c <f_write+0x144>
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	2201      	movs	r2, #1
 800c944:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800c948:	2301      	movs	r3, #1
 800c94a:	e10c      	b.n	800cb66 <f_write+0x35e>
				fp->clust = clst;			/* Update current cluster */
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c950:	641a      	str	r2, [r3, #64]	@ 0x40
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	689b      	ldr	r3, [r3, #8]
 800c956:	2b00      	cmp	r3, #0
 800c958:	d102      	bne.n	800c960 <f_write+0x158>
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c95e:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c966:	b25b      	sxtb	r3, r3
 800c968:	2b00      	cmp	r3, #0
 800c96a:	da1b      	bge.n	800c9a4 <f_write+0x19c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c96c:	693b      	ldr	r3, [r7, #16]
 800c96e:	7858      	ldrb	r0, [r3, #1]
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c97a:	2301      	movs	r3, #1
 800c97c:	f7fb fe50 	bl	8008620 <disk_write>
 800c980:	4603      	mov	r3, r0
 800c982:	2b00      	cmp	r3, #0
 800c984:	d005      	beq.n	800c992 <f_write+0x18a>
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	2201      	movs	r2, #1
 800c98a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800c98e:	2301      	movs	r3, #1
 800c990:	e0e9      	b.n	800cb66 <f_write+0x35e>
				fp->flag &= (BYTE)~FA_DIRTY;
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c998:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c99c:	b2da      	uxtb	r2, r3
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800c9a4:	693a      	ldr	r2, [r7, #16]
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c9aa:	4619      	mov	r1, r3
 800c9ac:	4610      	mov	r0, r2
 800c9ae:	f7fc fb25 	bl	8008ffc <clust2sect>
 800c9b2:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800c9b4:	697b      	ldr	r3, [r7, #20]
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d105      	bne.n	800c9c6 <f_write+0x1be>
 800c9ba:	68fb      	ldr	r3, [r7, #12]
 800c9bc:	2202      	movs	r2, #2
 800c9be:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800c9c2:	2302      	movs	r3, #2
 800c9c4:	e0cf      	b.n	800cb66 <f_write+0x35e>
			sect += csect;
 800c9c6:	697a      	ldr	r2, [r7, #20]
 800c9c8:	69bb      	ldr	r3, [r7, #24]
 800c9ca:	4413      	add	r3, r2
 800c9cc:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	0a5b      	lsrs	r3, r3, #9
 800c9d2:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800c9d4:	6a3b      	ldr	r3, [r7, #32]
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d03f      	beq.n	800ca5a <f_write+0x252>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800c9da:	69ba      	ldr	r2, [r7, #24]
 800c9dc:	6a3b      	ldr	r3, [r7, #32]
 800c9de:	4413      	add	r3, r2
 800c9e0:	693a      	ldr	r2, [r7, #16]
 800c9e2:	8952      	ldrh	r2, [r2, #10]
 800c9e4:	4293      	cmp	r3, r2
 800c9e6:	d905      	bls.n	800c9f4 <f_write+0x1ec>
					cc = fs->csize - csect;
 800c9e8:	693b      	ldr	r3, [r7, #16]
 800c9ea:	895b      	ldrh	r3, [r3, #10]
 800c9ec:	461a      	mov	r2, r3
 800c9ee:	69bb      	ldr	r3, [r7, #24]
 800c9f0:	1ad3      	subs	r3, r2, r3
 800c9f2:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c9f4:	693b      	ldr	r3, [r7, #16]
 800c9f6:	7858      	ldrb	r0, [r3, #1]
 800c9f8:	6a3b      	ldr	r3, [r7, #32]
 800c9fa:	697a      	ldr	r2, [r7, #20]
 800c9fc:	69f9      	ldr	r1, [r7, #28]
 800c9fe:	f7fb fe0f 	bl	8008620 <disk_write>
 800ca02:	4603      	mov	r3, r0
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d005      	beq.n	800ca14 <f_write+0x20c>
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	2201      	movs	r2, #1
 800ca0c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800ca10:	2301      	movs	r3, #1
 800ca12:	e0a8      	b.n	800cb66 <f_write+0x35e>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800ca14:	68fb      	ldr	r3, [r7, #12]
 800ca16:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ca18:	697b      	ldr	r3, [r7, #20]
 800ca1a:	1ad3      	subs	r3, r2, r3
 800ca1c:	6a3a      	ldr	r2, [r7, #32]
 800ca1e:	429a      	cmp	r2, r3
 800ca20:	d917      	bls.n	800ca52 <f_write+0x24a>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	f103 0054 	add.w	r0, r3, #84	@ 0x54
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ca2c:	697b      	ldr	r3, [r7, #20]
 800ca2e:	1ad3      	subs	r3, r2, r3
 800ca30:	025b      	lsls	r3, r3, #9
 800ca32:	69fa      	ldr	r2, [r7, #28]
 800ca34:	4413      	add	r3, r2
 800ca36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ca3a:	4619      	mov	r1, r3
 800ca3c:	f7fc f814 	bl	8008a68 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ca46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ca4a:	b2da      	uxtb	r2, r3
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800ca52:	6a3b      	ldr	r3, [r7, #32]
 800ca54:	025b      	lsls	r3, r3, #9
 800ca56:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800ca58:	e04a      	b.n	800caf0 <f_write+0x2e8>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ca5e:	697a      	ldr	r2, [r7, #20]
 800ca60:	429a      	cmp	r2, r3
 800ca62:	d01b      	beq.n	800ca9c <f_write+0x294>
				fp->fptr < fp->obj.objsize &&
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ca70:	4290      	cmp	r0, r2
 800ca72:	eb71 0303 	sbcs.w	r3, r1, r3
 800ca76:	d211      	bcs.n	800ca9c <f_write+0x294>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800ca78:	693b      	ldr	r3, [r7, #16]
 800ca7a:	7858      	ldrb	r0, [r3, #1]
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800ca82:	2301      	movs	r3, #1
 800ca84:	697a      	ldr	r2, [r7, #20]
 800ca86:	f7fb fdab 	bl	80085e0 <disk_read>
 800ca8a:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d005      	beq.n	800ca9c <f_write+0x294>
					ABORT(fs, FR_DISK_ERR);
 800ca90:	68fb      	ldr	r3, [r7, #12]
 800ca92:	2201      	movs	r2, #1
 800ca94:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800ca98:	2301      	movs	r3, #1
 800ca9a:	e064      	b.n	800cb66 <f_write+0x35e>
			}
#endif
			fp->sect = sect;
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	697a      	ldr	r2, [r7, #20]
 800caa0:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800caa8:	4613      	mov	r3, r2
 800caaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800caae:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800cab2:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800cab4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	429a      	cmp	r2, r3
 800caba:	d901      	bls.n	800cac0 <f_write+0x2b8>
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800cac0:	68fb      	ldr	r3, [r7, #12]
 800cac2:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800cacc:	4613      	mov	r3, r2
 800cace:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cad2:	440b      	add	r3, r1
 800cad4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cad6:	69f9      	ldr	r1, [r7, #28]
 800cad8:	4618      	mov	r0, r3
 800cada:	f7fb ffc5 	bl	8008a68 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cae4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cae8:	b2da      	uxtb	r2, r3
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800caf0:	69fa      	ldr	r2, [r7, #28]
 800caf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caf4:	4413      	add	r3, r2
 800caf6:	61fb      	str	r3, [r7, #28]
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800cafe:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800cb00:	2000      	movs	r0, #0
 800cb02:	4688      	mov	r8, r1
 800cb04:	4681      	mov	r9, r0
 800cb06:	eb12 0a08 	adds.w	sl, r2, r8
 800cb0a:	eb43 0b09 	adc.w	fp, r3, r9
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	e9c3 ab0e 	strd	sl, fp, [r3, #56]	@ 0x38
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800cb1a:	68f9      	ldr	r1, [r7, #12]
 800cb1c:	e9d1 010e 	ldrd	r0, r1, [r1, #56]	@ 0x38
 800cb20:	4282      	cmp	r2, r0
 800cb22:	eb73 0601 	sbcs.w	r6, r3, r1
 800cb26:	d201      	bcs.n	800cb2c <f_write+0x324>
 800cb28:	4602      	mov	r2, r0
 800cb2a:	460b      	mov	r3, r1
 800cb2c:	68f9      	ldr	r1, [r7, #12]
 800cb2e:	e9c1 2304 	strd	r2, r3, [r1, #16]
 800cb32:	683b      	ldr	r3, [r7, #0]
 800cb34:	681a      	ldr	r2, [r3, #0]
 800cb36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb38:	441a      	add	r2, r3
 800cb3a:	683b      	ldr	r3, [r7, #0]
 800cb3c:	601a      	str	r2, [r3, #0]
 800cb3e:	687a      	ldr	r2, [r7, #4]
 800cb40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb42:	1ad3      	subs	r3, r2, r3
 800cb44:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	f47f aea5 	bne.w	800c898 <f_write+0x90>
 800cb4e:	e000      	b.n	800cb52 <f_write+0x34a>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800cb50:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cb58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cb5c:	b2da      	uxtb	r2, r3
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

	LEAVE_FF(fs, FR_OK);
 800cb64:	2300      	movs	r3, #0
}
 800cb66:	4618      	mov	r0, r3
 800cb68:	3734      	adds	r7, #52	@ 0x34
 800cb6a:	46bd      	mov	sp, r7
 800cb6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cb70 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800cb70:	b580      	push	{r7, lr}
 800cb72:	b09c      	sub	sp, #112	@ 0x70
 800cb74:	af00      	add	r7, sp, #0
 800cb76:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 800cb7e:	4611      	mov	r1, r2
 800cb80:	4618      	mov	r0, r3
 800cb82:	f7ff f973 	bl	800be6c <validate>
 800cb86:	4603      	mov	r3, r0
 800cb88:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if (res == FR_OK) {
 800cb8c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	f040 8119 	bne.w	800cdc8 <f_sync+0x258>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cb9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	f000 8111 	beq.w	800cdc8 <f_sync+0x258>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cbac:	b25b      	sxtb	r3, r3
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	da17      	bge.n	800cbe2 <f_sync+0x72>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800cbb2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cbb4:	7858      	ldrb	r0, [r3, #1]
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cbc0:	2301      	movs	r3, #1
 800cbc2:	f7fb fd2d 	bl	8008620 <disk_write>
 800cbc6:	4603      	mov	r3, r0
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	d001      	beq.n	800cbd0 <f_sync+0x60>
 800cbcc:	2301      	movs	r3, #1
 800cbce:	e0fd      	b.n	800cdcc <f_sync+0x25c>
				fp->flag &= (BYTE)~FA_DIRTY;
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cbd6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cbda:	b2da      	uxtb	r2, r3
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800cbe2:	f7fb fbe5 	bl	80083b0 <get_fattime>
 800cbe6:	66b8      	str	r0, [r7, #104]	@ 0x68
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 800cbe8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cbea:	781b      	ldrb	r3, [r3, #0]
 800cbec:	2b04      	cmp	r3, #4
 800cbee:	f040 80a0 	bne.w	800cd32 <f_sync+0x1c2>
				res = fill_first_frag(&fp->obj);	/* Fill first fragment on the FAT if needed */
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	4618      	mov	r0, r3
 800cbf6:	f7fc fd0f 	bl	8009618 <fill_first_frag>
 800cbfa:	4603      	mov	r3, r0
 800cbfc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
				if (res == FR_OK) {
 800cc00:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d10a      	bne.n	800cc1e <f_sync+0xae>
					res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
 800cc08:	6878      	ldr	r0, [r7, #4]
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc0e:	f04f 32ff 	mov.w	r2, #4294967295
 800cc12:	4619      	mov	r1, r3
 800cc14:	f7fc fd2f 	bl	8009676 <fill_last_frag>
 800cc18:	4603      	mov	r3, r0
 800cc1a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
				}
				if (res == FR_OK) {
 800cc1e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	f040 80d0 	bne.w	800cdc8 <f_sync+0x258>
					INIT_NAMBUF(fs);
 800cc28:	f44f 608c 	mov.w	r0, #1120	@ 0x460
 800cc2c:	f000 fbc4 	bl	800d3b8 <ff_memalloc>
 800cc30:	6638      	str	r0, [r7, #96]	@ 0x60
 800cc32:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	d101      	bne.n	800cc3c <f_sync+0xcc>
 800cc38:	2311      	movs	r3, #17
 800cc3a:	e0c7      	b.n	800cdcc <f_sync+0x25c>
 800cc3c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cc3e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800cc40:	60da      	str	r2, [r3, #12]
 800cc42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cc44:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800cc46:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 800cc4a:	611a      	str	r2, [r3, #16]
					res = load_obj_dir(&dj, &fp->obj);	/* Load directory entry block */
 800cc4c:	687a      	ldr	r2, [r7, #4]
 800cc4e:	f107 0308 	add.w	r3, r7, #8
 800cc52:	4611      	mov	r1, r2
 800cc54:	4618      	mov	r0, r3
 800cc56:	f7fd fcdf 	bl	800a618 <load_obj_dir>
 800cc5a:	4603      	mov	r3, r0
 800cc5c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
					if (res == FR_OK) {
 800cc60:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d160      	bne.n	800cd2a <f_sync+0x1ba>
						fs->dirbuf[XDIR_Attr] |= AM_ARC;				/* Set archive bit */
 800cc68:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cc6a:	691b      	ldr	r3, [r3, #16]
 800cc6c:	3304      	adds	r3, #4
 800cc6e:	781a      	ldrb	r2, [r3, #0]
 800cc70:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cc72:	691b      	ldr	r3, [r3, #16]
 800cc74:	3304      	adds	r3, #4
 800cc76:	f042 0220 	orr.w	r2, r2, #32
 800cc7a:	b2d2      	uxtb	r2, r2
 800cc7c:	701a      	strb	r2, [r3, #0]
						fs->dirbuf[XDIR_GenFlags] = fp->obj.stat | 1;	/* Update file allocation info */
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	79da      	ldrb	r2, [r3, #7]
 800cc82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cc84:	691b      	ldr	r3, [r3, #16]
 800cc86:	3321      	adds	r3, #33	@ 0x21
 800cc88:	f042 0201 	orr.w	r2, r2, #1
 800cc8c:	b2d2      	uxtb	r2, r2
 800cc8e:	701a      	strb	r2, [r3, #0]
						st_dword(fs->dirbuf + XDIR_FstClus, fp->obj.sclust);
 800cc90:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cc92:	691b      	ldr	r3, [r3, #16]
 800cc94:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	689b      	ldr	r3, [r3, #8]
 800cc9c:	4619      	mov	r1, r3
 800cc9e:	4610      	mov	r0, r2
 800cca0:	f7fb fe2e 	bl	8008900 <st_dword>
						st_qword(fs->dirbuf + XDIR_FileSize, fp->obj.objsize);
 800cca4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cca6:	691b      	ldr	r3, [r3, #16]
 800cca8:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800ccb2:	4608      	mov	r0, r1
 800ccb4:	f7fb fe50 	bl	8008958 <st_qword>
						st_qword(fs->dirbuf + XDIR_ValidFileSize, fp->obj.objsize);
 800ccb8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ccba:	691b      	ldr	r3, [r3, #16]
 800ccbc:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800ccc6:	4608      	mov	r0, r1
 800ccc8:	f7fb fe46 	bl	8008958 <st_qword>
						st_dword(fs->dirbuf + XDIR_ModTime, tm);		/* Update modified time */
 800cccc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ccce:	691b      	ldr	r3, [r3, #16]
 800ccd0:	330c      	adds	r3, #12
 800ccd2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ccd4:	4618      	mov	r0, r3
 800ccd6:	f7fb fe13 	bl	8008900 <st_dword>
						fs->dirbuf[XDIR_ModTime10] = 0;
 800ccda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ccdc:	691b      	ldr	r3, [r3, #16]
 800ccde:	3315      	adds	r3, #21
 800cce0:	2200      	movs	r2, #0
 800cce2:	701a      	strb	r2, [r3, #0]
						st_dword(fs->dirbuf + XDIR_AccTime, 0);
 800cce4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cce6:	691b      	ldr	r3, [r3, #16]
 800cce8:	3310      	adds	r3, #16
 800ccea:	2100      	movs	r1, #0
 800ccec:	4618      	mov	r0, r3
 800ccee:	f7fb fe07 	bl	8008900 <st_dword>
						res = store_xdir(&dj);	/* Restore it to the directory */
 800ccf2:	f107 0308 	add.w	r3, r7, #8
 800ccf6:	4618      	mov	r0, r3
 800ccf8:	f7fd fcc4 	bl	800a684 <store_xdir>
 800ccfc:	4603      	mov	r3, r0
 800ccfe:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
						if (res == FR_OK) {
 800cd02:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d10f      	bne.n	800cd2a <f_sync+0x1ba>
							res = sync_fs(fs);
 800cd0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cd0c:	4618      	mov	r0, r3
 800cd0e:	f7fc f907 	bl	8008f20 <sync_fs>
 800cd12:	4603      	mov	r3, r0
 800cd14:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
							fp->flag &= (BYTE)~FA_MODIFIED;
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cd1e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cd22:	b2da      	uxtb	r2, r3
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
						}
					}
					FREE_NAMBUF();
 800cd2a:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800cd2c:	f000 fb50 	bl	800d3d0 <ff_memfree>
 800cd30:	e04a      	b.n	800cdc8 <f_sync+0x258>
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800cd32:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cd38:	4619      	mov	r1, r3
 800cd3a:	4610      	mov	r0, r2
 800cd3c:	f7fc f8c2 	bl	8008ec4 <move_window>
 800cd40:	4603      	mov	r3, r0
 800cd42:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
				if (res == FR_OK) {
 800cd46:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d13c      	bne.n	800cdc8 <f_sync+0x258>
					dir = fp->dir_ptr;
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cd52:	667b      	str	r3, [r7, #100]	@ 0x64
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800cd54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cd56:	330b      	adds	r3, #11
 800cd58:	781a      	ldrb	r2, [r3, #0]
 800cd5a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cd5c:	330b      	adds	r3, #11
 800cd5e:	f042 0220 	orr.w	r2, r2, #32
 800cd62:	b2d2      	uxtb	r2, r2
 800cd64:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	6818      	ldr	r0, [r3, #0]
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	689b      	ldr	r3, [r3, #8]
 800cd6e:	461a      	mov	r2, r3
 800cd70:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800cd72:	f7fd f880 	bl	8009e76 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800cd76:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cd78:	f103 001c 	add.w	r0, r3, #28
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800cd82:	4613      	mov	r3, r2
 800cd84:	4619      	mov	r1, r3
 800cd86:	f7fb fdbb 	bl	8008900 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800cd8a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cd8c:	3316      	adds	r3, #22
 800cd8e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800cd90:	4618      	mov	r0, r3
 800cd92:	f7fb fdb5 	bl	8008900 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800cd96:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cd98:	3312      	adds	r3, #18
 800cd9a:	2100      	movs	r1, #0
 800cd9c:	4618      	mov	r0, r3
 800cd9e:	f7fb fd94 	bl	80088ca <st_word>
					fs->wflag = 1;
 800cda2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cda4:	2201      	movs	r2, #1
 800cda6:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800cda8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cdaa:	4618      	mov	r0, r3
 800cdac:	f7fc f8b8 	bl	8008f20 <sync_fs>
 800cdb0:	4603      	mov	r3, r0
 800cdb2:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
					fp->flag &= (BYTE)~FA_MODIFIED;
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cdbc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cdc0:	b2da      	uxtb	r2, r3
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800cdc8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 800cdcc:	4618      	mov	r0, r3
 800cdce:	3770      	adds	r7, #112	@ 0x70
 800cdd0:	46bd      	mov	sp, r7
 800cdd2:	bd80      	pop	{r7, pc}

0800cdd4 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800cdd4:	b580      	push	{r7, lr}
 800cdd6:	b084      	sub	sp, #16
 800cdd8:	af00      	add	r7, sp, #0
 800cdda:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800cddc:	6878      	ldr	r0, [r7, #4]
 800cdde:	f7ff fec7 	bl	800cb70 <f_sync>
 800cde2:	4603      	mov	r3, r0
 800cde4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800cde6:	7bfb      	ldrb	r3, [r7, #15]
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d118      	bne.n	800ce1e <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	f107 0208 	add.w	r2, r7, #8
 800cdf2:	4611      	mov	r1, r2
 800cdf4:	4618      	mov	r0, r3
 800cdf6:	f7ff f839 	bl	800be6c <validate>
 800cdfa:	4603      	mov	r3, r0
 800cdfc:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800cdfe:	7bfb      	ldrb	r3, [r7, #15]
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	d10c      	bne.n	800ce1e <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce08:	4618      	mov	r0, r3
 800ce0a:	f7fb ffb7 	bl	8008d7c <dec_lock>
 800ce0e:	4603      	mov	r3, r0
 800ce10:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800ce12:	7bfb      	ldrb	r3, [r7, #15]
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d102      	bne.n	800ce1e <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	2200      	movs	r2, #0
 800ce1c:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800ce1e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce20:	4618      	mov	r0, r3
 800ce22:	3710      	adds	r7, #16
 800ce24:	46bd      	mov	sp, r7
 800ce26:	bd80      	pop	{r7, pc}

0800ce28 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800ce28:	b580      	push	{r7, lr}
 800ce2a:	b086      	sub	sp, #24
 800ce2c:	af00      	add	r7, sp, #0
 800ce2e:	6078      	str	r0, [r7, #4]
 800ce30:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d101      	bne.n	800ce3c <f_opendir+0x14>
 800ce38:	2309      	movs	r3, #9
 800ce3a:	e0af      	b.n	800cf9c <f_opendir+0x174>

	/* Get logical drive */
	obj = &dp->obj;
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 800ce40:	f107 0108 	add.w	r1, r7, #8
 800ce44:	463b      	mov	r3, r7
 800ce46:	2200      	movs	r2, #0
 800ce48:	4618      	mov	r0, r3
 800ce4a:	f7fe fcbd 	bl	800b7c8 <find_volume>
 800ce4e:	4603      	mov	r3, r0
 800ce50:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ce52:	7dfb      	ldrb	r3, [r7, #23]
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	f040 809a 	bne.w	800cf8e <f_opendir+0x166>
		obj->fs = fs;
 800ce5a:	68ba      	ldr	r2, [r7, #8]
 800ce5c:	693b      	ldr	r3, [r7, #16]
 800ce5e:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
 800ce60:	f44f 608c 	mov.w	r0, #1120	@ 0x460
 800ce64:	f000 faa8 	bl	800d3b8 <ff_memalloc>
 800ce68:	60f8      	str	r0, [r7, #12]
 800ce6a:	68fb      	ldr	r3, [r7, #12]
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d101      	bne.n	800ce74 <f_opendir+0x4c>
 800ce70:	2311      	movs	r3, #17
 800ce72:	e093      	b.n	800cf9c <f_opendir+0x174>
 800ce74:	68bb      	ldr	r3, [r7, #8]
 800ce76:	68fa      	ldr	r2, [r7, #12]
 800ce78:	60da      	str	r2, [r3, #12]
 800ce7a:	68bb      	ldr	r3, [r7, #8]
 800ce7c:	68fa      	ldr	r2, [r7, #12]
 800ce7e:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 800ce82:	611a      	str	r2, [r3, #16]
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800ce84:	683b      	ldr	r3, [r7, #0]
 800ce86:	4619      	mov	r1, r3
 800ce88:	6878      	ldr	r0, [r7, #4]
 800ce8a:	f7fe fb4b 	bl	800b524 <follow_path>
 800ce8e:	4603      	mov	r3, r0
 800ce90:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 800ce92:	7dfb      	ldrb	r3, [r7, #23]
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d172      	bne.n	800cf7e <f_opendir+0x156>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800ce9e:	b25b      	sxtb	r3, r3
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	db47      	blt.n	800cf34 <f_opendir+0x10c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800cea4:	693b      	ldr	r3, [r7, #16]
 800cea6:	799b      	ldrb	r3, [r3, #6]
 800cea8:	f003 0310 	and.w	r3, r3, #16
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d03f      	beq.n	800cf30 <f_opendir+0x108>
#if _FS_EXFAT
					if (fs->fs_type == FS_EXFAT) {
 800ceb0:	68bb      	ldr	r3, [r7, #8]
 800ceb2:	781b      	ldrb	r3, [r3, #0]
 800ceb4:	2b04      	cmp	r3, #4
 800ceb6:	d130      	bne.n	800cf1a <f_opendir+0xf2>
						obj->c_scl = obj->sclust;							/* Get containing directory inforamation */
 800ceb8:	693b      	ldr	r3, [r7, #16]
 800ceba:	689a      	ldr	r2, [r3, #8]
 800cebc:	693b      	ldr	r3, [r7, #16]
 800cebe:	621a      	str	r2, [r3, #32]
						obj->c_size = ((DWORD)obj->objsize & 0xFFFFFF00) | obj->stat;
 800cec0:	693b      	ldr	r3, [r7, #16]
 800cec2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800cec6:	4613      	mov	r3, r2
 800cec8:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800cecc:	693a      	ldr	r2, [r7, #16]
 800cece:	79d2      	ldrb	r2, [r2, #7]
 800ced0:	431a      	orrs	r2, r3
 800ced2:	693b      	ldr	r3, [r7, #16]
 800ced4:	625a      	str	r2, [r3, #36]	@ 0x24
						obj->c_ofs = dp->blk_ofs;
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ceda:	693b      	ldr	r3, [r7, #16]
 800cedc:	629a      	str	r2, [r3, #40]	@ 0x28
						obj->sclust = ld_dword(fs->dirbuf + XDIR_FstClus);	/* Get object allocation info */
 800cede:	68bb      	ldr	r3, [r7, #8]
 800cee0:	691b      	ldr	r3, [r3, #16]
 800cee2:	3334      	adds	r3, #52	@ 0x34
 800cee4:	4618      	mov	r0, r3
 800cee6:	f7fb fbf2 	bl	80086ce <ld_dword>
 800ceea:	4602      	mov	r2, r0
 800ceec:	693b      	ldr	r3, [r7, #16]
 800ceee:	609a      	str	r2, [r3, #8]
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 800cef0:	68bb      	ldr	r3, [r7, #8]
 800cef2:	691b      	ldr	r3, [r3, #16]
 800cef4:	3338      	adds	r3, #56	@ 0x38
 800cef6:	4618      	mov	r0, r3
 800cef8:	f7fb fc0c 	bl	8008714 <ld_qword>
 800cefc:	4602      	mov	r2, r0
 800cefe:	460b      	mov	r3, r1
 800cf00:	6939      	ldr	r1, [r7, #16]
 800cf02:	e9c1 2304 	strd	r2, r3, [r1, #16]
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
 800cf06:	68bb      	ldr	r3, [r7, #8]
 800cf08:	691b      	ldr	r3, [r3, #16]
 800cf0a:	3321      	adds	r3, #33	@ 0x21
 800cf0c:	781b      	ldrb	r3, [r3, #0]
 800cf0e:	f003 0302 	and.w	r3, r3, #2
 800cf12:	b2da      	uxtb	r2, r3
 800cf14:	693b      	ldr	r3, [r7, #16]
 800cf16:	71da      	strb	r2, [r3, #7]
 800cf18:	e00c      	b.n	800cf34 <f_opendir+0x10c>
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800cf1a:	68ba      	ldr	r2, [r7, #8]
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf20:	4619      	mov	r1, r3
 800cf22:	4610      	mov	r0, r2
 800cf24:	f7fc ff88 	bl	8009e38 <ld_clust>
 800cf28:	4602      	mov	r2, r0
 800cf2a:	693b      	ldr	r3, [r7, #16]
 800cf2c:	609a      	str	r2, [r3, #8]
 800cf2e:	e001      	b.n	800cf34 <f_opendir+0x10c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800cf30:	2305      	movs	r3, #5
 800cf32:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 800cf34:	7dfb      	ldrb	r3, [r7, #23]
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d121      	bne.n	800cf7e <f_opendir+0x156>
				obj->id = fs->id;
 800cf3a:	68bb      	ldr	r3, [r7, #8]
 800cf3c:	88da      	ldrh	r2, [r3, #6]
 800cf3e:	693b      	ldr	r3, [r7, #16]
 800cf40:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800cf42:	2100      	movs	r1, #0
 800cf44:	6878      	ldr	r0, [r7, #4]
 800cf46:	f7fc fdc0 	bl	8009aca <dir_sdi>
 800cf4a:	4603      	mov	r3, r0
 800cf4c:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 800cf4e:	7dfb      	ldrb	r3, [r7, #23]
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d114      	bne.n	800cf7e <f_opendir+0x156>
					if (obj->sclust) {
 800cf54:	693b      	ldr	r3, [r7, #16]
 800cf56:	689b      	ldr	r3, [r3, #8]
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d00d      	beq.n	800cf78 <f_opendir+0x150>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800cf5c:	2100      	movs	r1, #0
 800cf5e:	6878      	ldr	r0, [r7, #4]
 800cf60:	f7fb fe7e 	bl	8008c60 <inc_lock>
 800cf64:	4602      	mov	r2, r0
 800cf66:	693b      	ldr	r3, [r7, #16]
 800cf68:	62da      	str	r2, [r3, #44]	@ 0x2c
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800cf6a:	693b      	ldr	r3, [r7, #16]
 800cf6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d105      	bne.n	800cf7e <f_opendir+0x156>
 800cf72:	2312      	movs	r3, #18
 800cf74:	75fb      	strb	r3, [r7, #23]
 800cf76:	e002      	b.n	800cf7e <f_opendir+0x156>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 800cf78:	693b      	ldr	r3, [r7, #16]
 800cf7a:	2200      	movs	r2, #0
 800cf7c:	62da      	str	r2, [r3, #44]	@ 0x2c
					}
				}
#endif
			}
		}
		FREE_NAMBUF();
 800cf7e:	68f8      	ldr	r0, [r7, #12]
 800cf80:	f000 fa26 	bl	800d3d0 <ff_memfree>
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800cf84:	7dfb      	ldrb	r3, [r7, #23]
 800cf86:	2b04      	cmp	r3, #4
 800cf88:	d101      	bne.n	800cf8e <f_opendir+0x166>
 800cf8a:	2305      	movs	r3, #5
 800cf8c:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800cf8e:	7dfb      	ldrb	r3, [r7, #23]
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	d002      	beq.n	800cf9a <f_opendir+0x172>
 800cf94:	693b      	ldr	r3, [r7, #16]
 800cf96:	2200      	movs	r2, #0
 800cf98:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800cf9a:	7dfb      	ldrb	r3, [r7, #23]
}
 800cf9c:	4618      	mov	r0, r3
 800cf9e:	3718      	adds	r7, #24
 800cfa0:	46bd      	mov	sp, r7
 800cfa2:	bd80      	pop	{r7, pc}

0800cfa4 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 800cfa4:	b580      	push	{r7, lr}
 800cfa6:	b084      	sub	sp, #16
 800cfa8:	af00      	add	r7, sp, #0
 800cfaa:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	f107 0208 	add.w	r2, r7, #8
 800cfb2:	4611      	mov	r1, r2
 800cfb4:	4618      	mov	r0, r3
 800cfb6:	f7fe ff59 	bl	800be6c <validate>
 800cfba:	4603      	mov	r3, r0
 800cfbc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800cfbe:	7bfb      	ldrb	r3, [r7, #15]
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d110      	bne.n	800cfe6 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d006      	beq.n	800cfda <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cfd0:	4618      	mov	r0, r3
 800cfd2:	f7fb fed3 	bl	8008d7c <dec_lock>
 800cfd6:	4603      	mov	r3, r0
 800cfd8:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 800cfda:	7bfb      	ldrb	r3, [r7, #15]
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d102      	bne.n	800cfe6 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	2200      	movs	r2, #0
 800cfe4:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 800cfe6:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfe8:	4618      	mov	r0, r3
 800cfea:	3710      	adds	r7, #16
 800cfec:	46bd      	mov	sp, r7
 800cfee:	bd80      	pop	{r7, pc}

0800cff0 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800cff0:	b580      	push	{r7, lr}
 800cff2:	b086      	sub	sp, #24
 800cff4:	af00      	add	r7, sp, #0
 800cff6:	6078      	str	r0, [r7, #4]
 800cff8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	f107 020c 	add.w	r2, r7, #12
 800d000:	4611      	mov	r1, r2
 800d002:	4618      	mov	r0, r3
 800d004:	f7fe ff32 	bl	800be6c <validate>
 800d008:	4603      	mov	r3, r0
 800d00a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d00c:	7dfb      	ldrb	r3, [r7, #23]
 800d00e:	2b00      	cmp	r3, #0
 800d010:	d13b      	bne.n	800d08a <f_readdir+0x9a>
		if (!fno) {
 800d012:	683b      	ldr	r3, [r7, #0]
 800d014:	2b00      	cmp	r3, #0
 800d016:	d106      	bne.n	800d026 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800d018:	2100      	movs	r1, #0
 800d01a:	6878      	ldr	r0, [r7, #4]
 800d01c:	f7fc fd55 	bl	8009aca <dir_sdi>
 800d020:	4603      	mov	r3, r0
 800d022:	75fb      	strb	r3, [r7, #23]
 800d024:	e031      	b.n	800d08a <f_readdir+0x9a>
		} else {
			INIT_NAMBUF(fs);
 800d026:	f44f 608c 	mov.w	r0, #1120	@ 0x460
 800d02a:	f000 f9c5 	bl	800d3b8 <ff_memalloc>
 800d02e:	6138      	str	r0, [r7, #16]
 800d030:	693b      	ldr	r3, [r7, #16]
 800d032:	2b00      	cmp	r3, #0
 800d034:	d101      	bne.n	800d03a <f_readdir+0x4a>
 800d036:	2311      	movs	r3, #17
 800d038:	e028      	b.n	800d08c <f_readdir+0x9c>
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	693a      	ldr	r2, [r7, #16]
 800d03e:	60da      	str	r2, [r3, #12]
 800d040:	68fb      	ldr	r3, [r7, #12]
 800d042:	693a      	ldr	r2, [r7, #16]
 800d044:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 800d048:	611a      	str	r2, [r3, #16]
			res = dir_read(dp, 0);			/* Read an item */
 800d04a:	2100      	movs	r1, #0
 800d04c:	6878      	ldr	r0, [r7, #4]
 800d04e:	f7fd fbdb 	bl	800a808 <dir_read>
 800d052:	4603      	mov	r3, r0
 800d054:	75fb      	strb	r3, [r7, #23]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800d056:	7dfb      	ldrb	r3, [r7, #23]
 800d058:	2b04      	cmp	r3, #4
 800d05a:	d101      	bne.n	800d060 <f_readdir+0x70>
 800d05c:	2300      	movs	r3, #0
 800d05e:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {				/* A valid entry is found */
 800d060:	7dfb      	ldrb	r3, [r7, #23]
 800d062:	2b00      	cmp	r3, #0
 800d064:	d10e      	bne.n	800d084 <f_readdir+0x94>
				get_fileinfo(dp, fno);		/* Get the object information */
 800d066:	6839      	ldr	r1, [r7, #0]
 800d068:	6878      	ldr	r0, [r7, #4]
 800d06a:	f7fd ff65 	bl	800af38 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800d06e:	2100      	movs	r1, #0
 800d070:	6878      	ldr	r0, [r7, #4]
 800d072:	f7fc fdb0 	bl	8009bd6 <dir_next>
 800d076:	4603      	mov	r3, r0
 800d078:	75fb      	strb	r3, [r7, #23]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800d07a:	7dfb      	ldrb	r3, [r7, #23]
 800d07c:	2b04      	cmp	r3, #4
 800d07e:	d101      	bne.n	800d084 <f_readdir+0x94>
 800d080:	2300      	movs	r3, #0
 800d082:	75fb      	strb	r3, [r7, #23]
			}
			FREE_NAMBUF();
 800d084:	6938      	ldr	r0, [r7, #16]
 800d086:	f000 f9a3 	bl	800d3d0 <ff_memfree>
		}
	}
	LEAVE_FF(fs, res);
 800d08a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d08c:	4618      	mov	r0, r3
 800d08e:	3718      	adds	r7, #24
 800d090:	46bd      	mov	sp, r7
 800d092:	bd80      	pop	{r7, pc}

0800d094 <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800d094:	b580      	push	{r7, lr}
 800d096:	b098      	sub	sp, #96	@ 0x60
 800d098:	af00      	add	r7, sp, #0
 800d09a:	6078      	str	r0, [r7, #4]
 800d09c:	6039      	str	r1, [r7, #0]
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &dj.obj.fs, 0);
 800d09e:	f107 0108 	add.w	r1, r7, #8
 800d0a2:	1d3b      	adds	r3, r7, #4
 800d0a4:	2200      	movs	r2, #0
 800d0a6:	4618      	mov	r0, r3
 800d0a8:	f7fe fb8e 	bl	800b7c8 <find_volume>
 800d0ac:	4603      	mov	r3, r0
 800d0ae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800d0b2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d134      	bne.n	800d124 <f_stat+0x90>
		INIT_NAMBUF(dj.obj.fs);
 800d0ba:	f44f 608c 	mov.w	r0, #1120	@ 0x460
 800d0be:	f000 f97b 	bl	800d3b8 <ff_memalloc>
 800d0c2:	65b8      	str	r0, [r7, #88]	@ 0x58
 800d0c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d101      	bne.n	800d0ce <f_stat+0x3a>
 800d0ca:	2311      	movs	r3, #17
 800d0cc:	e02c      	b.n	800d128 <f_stat+0x94>
 800d0ce:	68bb      	ldr	r3, [r7, #8]
 800d0d0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d0d2:	60da      	str	r2, [r3, #12]
 800d0d4:	68bb      	ldr	r3, [r7, #8]
 800d0d6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d0d8:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 800d0dc:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 800d0de:	687a      	ldr	r2, [r7, #4]
 800d0e0:	f107 0308 	add.w	r3, r7, #8
 800d0e4:	4611      	mov	r1, r2
 800d0e6:	4618      	mov	r0, r3
 800d0e8:	f7fe fa1c 	bl	800b524 <follow_path>
 800d0ec:	4603      	mov	r3, r0
 800d0ee:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		if (res == FR_OK) {				/* Follow completed */
 800d0f2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d111      	bne.n	800d11e <f_stat+0x8a>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 800d0fa:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800d0fe:	b25b      	sxtb	r3, r3
 800d100:	2b00      	cmp	r3, #0
 800d102:	da03      	bge.n	800d10c <f_stat+0x78>
				res = FR_INVALID_NAME;
 800d104:	2306      	movs	r3, #6
 800d106:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d10a:	e008      	b.n	800d11e <f_stat+0x8a>
			} else {							/* Found an object */
				if (fno) get_fileinfo(&dj, fno);
 800d10c:	683b      	ldr	r3, [r7, #0]
 800d10e:	2b00      	cmp	r3, #0
 800d110:	d005      	beq.n	800d11e <f_stat+0x8a>
 800d112:	f107 0308 	add.w	r3, r7, #8
 800d116:	6839      	ldr	r1, [r7, #0]
 800d118:	4618      	mov	r0, r3
 800d11a:	f7fd ff0d 	bl	800af38 <get_fileinfo>
			}
		}
		FREE_NAMBUF();
 800d11e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d120:	f000 f956 	bl	800d3d0 <ff_memfree>
	}

	LEAVE_FF(dj.obj.fs, res);
 800d124:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800d128:	4618      	mov	r0, r3
 800d12a:	3760      	adds	r7, #96	@ 0x60
 800d12c:	46bd      	mov	sp, r7
 800d12e:	bd80      	pop	{r7, pc}

0800d130 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d130:	b480      	push	{r7}
 800d132:	b087      	sub	sp, #28
 800d134:	af00      	add	r7, sp, #0
 800d136:	60f8      	str	r0, [r7, #12]
 800d138:	60b9      	str	r1, [r7, #8]
 800d13a:	4613      	mov	r3, r2
 800d13c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d13e:	2301      	movs	r3, #1
 800d140:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d142:	2300      	movs	r3, #0
 800d144:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d146:	4b1f      	ldr	r3, [pc, #124]	@ (800d1c4 <FATFS_LinkDriverEx+0x94>)
 800d148:	7a5b      	ldrb	r3, [r3, #9]
 800d14a:	b2db      	uxtb	r3, r3
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d131      	bne.n	800d1b4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d150:	4b1c      	ldr	r3, [pc, #112]	@ (800d1c4 <FATFS_LinkDriverEx+0x94>)
 800d152:	7a5b      	ldrb	r3, [r3, #9]
 800d154:	b2db      	uxtb	r3, r3
 800d156:	461a      	mov	r2, r3
 800d158:	4b1a      	ldr	r3, [pc, #104]	@ (800d1c4 <FATFS_LinkDriverEx+0x94>)
 800d15a:	2100      	movs	r1, #0
 800d15c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d15e:	4b19      	ldr	r3, [pc, #100]	@ (800d1c4 <FATFS_LinkDriverEx+0x94>)
 800d160:	7a5b      	ldrb	r3, [r3, #9]
 800d162:	b2db      	uxtb	r3, r3
 800d164:	4a17      	ldr	r2, [pc, #92]	@ (800d1c4 <FATFS_LinkDriverEx+0x94>)
 800d166:	009b      	lsls	r3, r3, #2
 800d168:	4413      	add	r3, r2
 800d16a:	68fa      	ldr	r2, [r7, #12]
 800d16c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800d16e:	4b15      	ldr	r3, [pc, #84]	@ (800d1c4 <FATFS_LinkDriverEx+0x94>)
 800d170:	7a5b      	ldrb	r3, [r3, #9]
 800d172:	b2db      	uxtb	r3, r3
 800d174:	461a      	mov	r2, r3
 800d176:	4b13      	ldr	r3, [pc, #76]	@ (800d1c4 <FATFS_LinkDriverEx+0x94>)
 800d178:	4413      	add	r3, r2
 800d17a:	79fa      	ldrb	r2, [r7, #7]
 800d17c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d17e:	4b11      	ldr	r3, [pc, #68]	@ (800d1c4 <FATFS_LinkDriverEx+0x94>)
 800d180:	7a5b      	ldrb	r3, [r3, #9]
 800d182:	b2db      	uxtb	r3, r3
 800d184:	1c5a      	adds	r2, r3, #1
 800d186:	b2d1      	uxtb	r1, r2
 800d188:	4a0e      	ldr	r2, [pc, #56]	@ (800d1c4 <FATFS_LinkDriverEx+0x94>)
 800d18a:	7251      	strb	r1, [r2, #9]
 800d18c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d18e:	7dbb      	ldrb	r3, [r7, #22]
 800d190:	3330      	adds	r3, #48	@ 0x30
 800d192:	b2da      	uxtb	r2, r3
 800d194:	68bb      	ldr	r3, [r7, #8]
 800d196:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d198:	68bb      	ldr	r3, [r7, #8]
 800d19a:	3301      	adds	r3, #1
 800d19c:	223a      	movs	r2, #58	@ 0x3a
 800d19e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d1a0:	68bb      	ldr	r3, [r7, #8]
 800d1a2:	3302      	adds	r3, #2
 800d1a4:	222f      	movs	r2, #47	@ 0x2f
 800d1a6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d1a8:	68bb      	ldr	r3, [r7, #8]
 800d1aa:	3303      	adds	r3, #3
 800d1ac:	2200      	movs	r2, #0
 800d1ae:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d1b0:	2300      	movs	r3, #0
 800d1b2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d1b4:	7dfb      	ldrb	r3, [r7, #23]
}
 800d1b6:	4618      	mov	r0, r3
 800d1b8:	371c      	adds	r7, #28
 800d1ba:	46bd      	mov	sp, r7
 800d1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1c0:	4770      	bx	lr
 800d1c2:	bf00      	nop
 800d1c4:	20002ce0 	.word	0x20002ce0

0800d1c8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d1c8:	b580      	push	{r7, lr}
 800d1ca:	b082      	sub	sp, #8
 800d1cc:	af00      	add	r7, sp, #0
 800d1ce:	6078      	str	r0, [r7, #4]
 800d1d0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d1d2:	2200      	movs	r2, #0
 800d1d4:	6839      	ldr	r1, [r7, #0]
 800d1d6:	6878      	ldr	r0, [r7, #4]
 800d1d8:	f7ff ffaa 	bl	800d130 <FATFS_LinkDriverEx>
 800d1dc:	4603      	mov	r3, r0
}
 800d1de:	4618      	mov	r0, r3
 800d1e0:	3708      	adds	r7, #8
 800d1e2:	46bd      	mov	sp, r7
 800d1e4:	bd80      	pop	{r7, pc}
	...

0800d1e8 <ff_convert>:

WCHAR ff_convert (	/* Converted code, 0 means conversion error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800d1e8:	b480      	push	{r7}
 800d1ea:	b089      	sub	sp, #36	@ 0x24
 800d1ec:	af00      	add	r7, sp, #0
 800d1ee:	4603      	mov	r3, r0
 800d1f0:	6039      	str	r1, [r7, #0]
 800d1f2:	80fb      	strh	r3, [r7, #6]
	const WCHAR *p;
	WCHAR c;
	int i, n, li, hi;


	if (chr < 0x80) {	/* ASCII */
 800d1f4:	88fb      	ldrh	r3, [r7, #6]
 800d1f6:	2b7f      	cmp	r3, #127	@ 0x7f
 800d1f8:	d802      	bhi.n	800d200 <ff_convert+0x18>
		c = chr;
 800d1fa:	88fb      	ldrh	r3, [r7, #6]
 800d1fc:	837b      	strh	r3, [r7, #26]
 800d1fe:	e045      	b.n	800d28c <ff_convert+0xa4>
	} else {
		if (dir) {		/* OEM code to unicode */
 800d200:	683b      	ldr	r3, [r7, #0]
 800d202:	2b00      	cmp	r3, #0
 800d204:	d005      	beq.n	800d212 <ff_convert+0x2a>
			p = oem2uni;
 800d206:	4b25      	ldr	r3, [pc, #148]	@ (800d29c <ff_convert+0xb4>)
 800d208:	61fb      	str	r3, [r7, #28]
			hi = sizeof oem2uni / 4 - 1;
 800d20a:	f245 5320 	movw	r3, #21792	@ 0x5520
 800d20e:	60bb      	str	r3, [r7, #8]
 800d210:	e004      	b.n	800d21c <ff_convert+0x34>
		} else {		/* Unicode to OEM code */
			p = uni2oem;
 800d212:	4b23      	ldr	r3, [pc, #140]	@ (800d2a0 <ff_convert+0xb8>)
 800d214:	61fb      	str	r3, [r7, #28]
			hi = sizeof uni2oem / 4 - 1;
 800d216:	f245 5320 	movw	r3, #21792	@ 0x5520
 800d21a:	60bb      	str	r3, [r7, #8]
		}
		li = 0;
 800d21c:	2300      	movs	r3, #0
 800d21e:	60fb      	str	r3, [r7, #12]
		for (n = 16; n; n--) {
 800d220:	2310      	movs	r3, #16
 800d222:	613b      	str	r3, [r7, #16]
 800d224:	e021      	b.n	800d26a <ff_convert+0x82>
			i = li + (hi - li) / 2;
 800d226:	68ba      	ldr	r2, [r7, #8]
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	1ad3      	subs	r3, r2, r3
 800d22c:	0fda      	lsrs	r2, r3, #31
 800d22e:	4413      	add	r3, r2
 800d230:	105b      	asrs	r3, r3, #1
 800d232:	461a      	mov	r2, r3
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	4413      	add	r3, r2
 800d238:	617b      	str	r3, [r7, #20]
			if (chr == p[i * 2]) break;
 800d23a:	697b      	ldr	r3, [r7, #20]
 800d23c:	009b      	lsls	r3, r3, #2
 800d23e:	69fa      	ldr	r2, [r7, #28]
 800d240:	4413      	add	r3, r2
 800d242:	881b      	ldrh	r3, [r3, #0]
 800d244:	88fa      	ldrh	r2, [r7, #6]
 800d246:	429a      	cmp	r2, r3
 800d248:	d013      	beq.n	800d272 <ff_convert+0x8a>
			if (chr > p[i * 2])
 800d24a:	697b      	ldr	r3, [r7, #20]
 800d24c:	009b      	lsls	r3, r3, #2
 800d24e:	69fa      	ldr	r2, [r7, #28]
 800d250:	4413      	add	r3, r2
 800d252:	881b      	ldrh	r3, [r3, #0]
 800d254:	88fa      	ldrh	r2, [r7, #6]
 800d256:	429a      	cmp	r2, r3
 800d258:	d902      	bls.n	800d260 <ff_convert+0x78>
				li = i;
 800d25a:	697b      	ldr	r3, [r7, #20]
 800d25c:	60fb      	str	r3, [r7, #12]
 800d25e:	e001      	b.n	800d264 <ff_convert+0x7c>
			else
				hi = i;
 800d260:	697b      	ldr	r3, [r7, #20]
 800d262:	60bb      	str	r3, [r7, #8]
		for (n = 16; n; n--) {
 800d264:	693b      	ldr	r3, [r7, #16]
 800d266:	3b01      	subs	r3, #1
 800d268:	613b      	str	r3, [r7, #16]
 800d26a:	693b      	ldr	r3, [r7, #16]
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d1da      	bne.n	800d226 <ff_convert+0x3e>
 800d270:	e000      	b.n	800d274 <ff_convert+0x8c>
			if (chr == p[i * 2]) break;
 800d272:	bf00      	nop
		}
		c = n ? p[i * 2 + 1] : 0;
 800d274:	693b      	ldr	r3, [r7, #16]
 800d276:	2b00      	cmp	r3, #0
 800d278:	d006      	beq.n	800d288 <ff_convert+0xa0>
 800d27a:	697b      	ldr	r3, [r7, #20]
 800d27c:	009b      	lsls	r3, r3, #2
 800d27e:	3302      	adds	r3, #2
 800d280:	69fa      	ldr	r2, [r7, #28]
 800d282:	4413      	add	r3, r2
 800d284:	881b      	ldrh	r3, [r3, #0]
 800d286:	e000      	b.n	800d28a <ff_convert+0xa2>
 800d288:	2300      	movs	r3, #0
 800d28a:	837b      	strh	r3, [r7, #26]
	}

	return c;
 800d28c:	8b7b      	ldrh	r3, [r7, #26]
}
 800d28e:	4618      	mov	r0, r3
 800d290:	3724      	adds	r7, #36	@ 0x24
 800d292:	46bd      	mov	sp, r7
 800d294:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d298:	4770      	bx	lr
 800d29a:	bf00      	nop
 800d29c:	080285dc 	.word	0x080285dc
 800d2a0:	08013158 	.word	0x08013158

0800d2a4 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800d2a4:	b480      	push	{r7}
 800d2a6:	b087      	sub	sp, #28
 800d2a8:	af00      	add	r7, sp, #0
 800d2aa:	4603      	mov	r3, r0
 800d2ac:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800d2ae:	88fb      	ldrh	r3, [r7, #6]
 800d2b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d2b4:	d201      	bcs.n	800d2ba <ff_wtoupper+0x16>
 800d2b6:	4b3e      	ldr	r3, [pc, #248]	@ (800d3b0 <ff_wtoupper+0x10c>)
 800d2b8:	e000      	b.n	800d2bc <ff_wtoupper+0x18>
 800d2ba:	4b3e      	ldr	r3, [pc, #248]	@ (800d3b4 <ff_wtoupper+0x110>)
 800d2bc:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800d2be:	697b      	ldr	r3, [r7, #20]
 800d2c0:	1c9a      	adds	r2, r3, #2
 800d2c2:	617a      	str	r2, [r7, #20]
 800d2c4:	881b      	ldrh	r3, [r3, #0]
 800d2c6:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800d2c8:	8a7b      	ldrh	r3, [r7, #18]
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d068      	beq.n	800d3a0 <ff_wtoupper+0xfc>
 800d2ce:	88fa      	ldrh	r2, [r7, #6]
 800d2d0:	8a7b      	ldrh	r3, [r7, #18]
 800d2d2:	429a      	cmp	r2, r3
 800d2d4:	d364      	bcc.n	800d3a0 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800d2d6:	697b      	ldr	r3, [r7, #20]
 800d2d8:	1c9a      	adds	r2, r3, #2
 800d2da:	617a      	str	r2, [r7, #20]
 800d2dc:	881b      	ldrh	r3, [r3, #0]
 800d2de:	823b      	strh	r3, [r7, #16]
 800d2e0:	8a3b      	ldrh	r3, [r7, #16]
 800d2e2:	0a1b      	lsrs	r3, r3, #8
 800d2e4:	81fb      	strh	r3, [r7, #14]
 800d2e6:	8a3b      	ldrh	r3, [r7, #16]
 800d2e8:	b2db      	uxtb	r3, r3
 800d2ea:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800d2ec:	88fa      	ldrh	r2, [r7, #6]
 800d2ee:	8a79      	ldrh	r1, [r7, #18]
 800d2f0:	8a3b      	ldrh	r3, [r7, #16]
 800d2f2:	440b      	add	r3, r1
 800d2f4:	429a      	cmp	r2, r3
 800d2f6:	da49      	bge.n	800d38c <ff_wtoupper+0xe8>
			switch (cmd) {
 800d2f8:	89fb      	ldrh	r3, [r7, #14]
 800d2fa:	2b08      	cmp	r3, #8
 800d2fc:	d84f      	bhi.n	800d39e <ff_wtoupper+0xfa>
 800d2fe:	a201      	add	r2, pc, #4	@ (adr r2, 800d304 <ff_wtoupper+0x60>)
 800d300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d304:	0800d329 	.word	0x0800d329
 800d308:	0800d33b 	.word	0x0800d33b
 800d30c:	0800d351 	.word	0x0800d351
 800d310:	0800d359 	.word	0x0800d359
 800d314:	0800d361 	.word	0x0800d361
 800d318:	0800d369 	.word	0x0800d369
 800d31c:	0800d371 	.word	0x0800d371
 800d320:	0800d379 	.word	0x0800d379
 800d324:	0800d381 	.word	0x0800d381
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800d328:	88fa      	ldrh	r2, [r7, #6]
 800d32a:	8a7b      	ldrh	r3, [r7, #18]
 800d32c:	1ad3      	subs	r3, r2, r3
 800d32e:	005b      	lsls	r3, r3, #1
 800d330:	697a      	ldr	r2, [r7, #20]
 800d332:	4413      	add	r3, r2
 800d334:	881b      	ldrh	r3, [r3, #0]
 800d336:	80fb      	strh	r3, [r7, #6]
 800d338:	e027      	b.n	800d38a <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800d33a:	88fa      	ldrh	r2, [r7, #6]
 800d33c:	8a7b      	ldrh	r3, [r7, #18]
 800d33e:	1ad3      	subs	r3, r2, r3
 800d340:	b29b      	uxth	r3, r3
 800d342:	f003 0301 	and.w	r3, r3, #1
 800d346:	b29b      	uxth	r3, r3
 800d348:	88fa      	ldrh	r2, [r7, #6]
 800d34a:	1ad3      	subs	r3, r2, r3
 800d34c:	80fb      	strh	r3, [r7, #6]
 800d34e:	e01c      	b.n	800d38a <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800d350:	88fb      	ldrh	r3, [r7, #6]
 800d352:	3b10      	subs	r3, #16
 800d354:	80fb      	strh	r3, [r7, #6]
 800d356:	e018      	b.n	800d38a <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800d358:	88fb      	ldrh	r3, [r7, #6]
 800d35a:	3b20      	subs	r3, #32
 800d35c:	80fb      	strh	r3, [r7, #6]
 800d35e:	e014      	b.n	800d38a <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800d360:	88fb      	ldrh	r3, [r7, #6]
 800d362:	3b30      	subs	r3, #48	@ 0x30
 800d364:	80fb      	strh	r3, [r7, #6]
 800d366:	e010      	b.n	800d38a <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800d368:	88fb      	ldrh	r3, [r7, #6]
 800d36a:	3b1a      	subs	r3, #26
 800d36c:	80fb      	strh	r3, [r7, #6]
 800d36e:	e00c      	b.n	800d38a <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800d370:	88fb      	ldrh	r3, [r7, #6]
 800d372:	3308      	adds	r3, #8
 800d374:	80fb      	strh	r3, [r7, #6]
 800d376:	e008      	b.n	800d38a <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800d378:	88fb      	ldrh	r3, [r7, #6]
 800d37a:	3b50      	subs	r3, #80	@ 0x50
 800d37c:	80fb      	strh	r3, [r7, #6]
 800d37e:	e004      	b.n	800d38a <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800d380:	88fb      	ldrh	r3, [r7, #6]
 800d382:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800d386:	80fb      	strh	r3, [r7, #6]
 800d388:	bf00      	nop
			}
			break;
 800d38a:	e008      	b.n	800d39e <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800d38c:	89fb      	ldrh	r3, [r7, #14]
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d195      	bne.n	800d2be <ff_wtoupper+0x1a>
 800d392:	8a3b      	ldrh	r3, [r7, #16]
 800d394:	005b      	lsls	r3, r3, #1
 800d396:	697a      	ldr	r2, [r7, #20]
 800d398:	4413      	add	r3, r2
 800d39a:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800d39c:	e78f      	b.n	800d2be <ff_wtoupper+0x1a>
			break;
 800d39e:	bf00      	nop
	}

	return chr;
 800d3a0:	88fb      	ldrh	r3, [r7, #6]
}
 800d3a2:	4618      	mov	r0, r3
 800d3a4:	371c      	adds	r7, #28
 800d3a6:	46bd      	mov	sp, r7
 800d3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ac:	4770      	bx	lr
 800d3ae:	bf00      	nop
 800d3b0:	0803da60 	.word	0x0803da60
 800d3b4:	0803dc54 	.word	0x0803dc54

0800d3b8 <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 800d3b8:	b580      	push	{r7, lr}
 800d3ba:	b082      	sub	sp, #8
 800d3bc:	af00      	add	r7, sp, #0
 800d3be:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 800d3c0:	6878      	ldr	r0, [r7, #4]
 800d3c2:	f000 f815 	bl	800d3f0 <malloc>
 800d3c6:	4603      	mov	r3, r0
}
 800d3c8:	4618      	mov	r0, r3
 800d3ca:	3708      	adds	r7, #8
 800d3cc:	46bd      	mov	sp, r7
 800d3ce:	bd80      	pop	{r7, pc}

0800d3d0 <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 800d3d0:	b580      	push	{r7, lr}
 800d3d2:	b082      	sub	sp, #8
 800d3d4:	af00      	add	r7, sp, #0
 800d3d6:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800d3d8:	6878      	ldr	r0, [r7, #4]
 800d3da:	f000 f811 	bl	800d400 <free>
}
 800d3de:	bf00      	nop
 800d3e0:	3708      	adds	r7, #8
 800d3e2:	46bd      	mov	sp, r7
 800d3e4:	bd80      	pop	{r7, pc}

0800d3e6 <atoi>:
 800d3e6:	220a      	movs	r2, #10
 800d3e8:	2100      	movs	r1, #0
 800d3ea:	f000 b93b 	b.w	800d664 <strtol>
	...

0800d3f0 <malloc>:
 800d3f0:	4b02      	ldr	r3, [pc, #8]	@ (800d3fc <malloc+0xc>)
 800d3f2:	4601      	mov	r1, r0
 800d3f4:	6818      	ldr	r0, [r3, #0]
 800d3f6:	f000 b82d 	b.w	800d454 <_malloc_r>
 800d3fa:	bf00      	nop
 800d3fc:	20000060 	.word	0x20000060

0800d400 <free>:
 800d400:	4b02      	ldr	r3, [pc, #8]	@ (800d40c <free+0xc>)
 800d402:	4601      	mov	r1, r0
 800d404:	6818      	ldr	r0, [r3, #0]
 800d406:	f002 bdbf 	b.w	800ff88 <_free_r>
 800d40a:	bf00      	nop
 800d40c:	20000060 	.word	0x20000060

0800d410 <sbrk_aligned>:
 800d410:	b570      	push	{r4, r5, r6, lr}
 800d412:	4e0f      	ldr	r6, [pc, #60]	@ (800d450 <sbrk_aligned+0x40>)
 800d414:	460c      	mov	r4, r1
 800d416:	6831      	ldr	r1, [r6, #0]
 800d418:	4605      	mov	r5, r0
 800d41a:	b911      	cbnz	r1, 800d422 <sbrk_aligned+0x12>
 800d41c:	f001 fee6 	bl	800f1ec <_sbrk_r>
 800d420:	6030      	str	r0, [r6, #0]
 800d422:	4621      	mov	r1, r4
 800d424:	4628      	mov	r0, r5
 800d426:	f001 fee1 	bl	800f1ec <_sbrk_r>
 800d42a:	1c43      	adds	r3, r0, #1
 800d42c:	d103      	bne.n	800d436 <sbrk_aligned+0x26>
 800d42e:	f04f 34ff 	mov.w	r4, #4294967295
 800d432:	4620      	mov	r0, r4
 800d434:	bd70      	pop	{r4, r5, r6, pc}
 800d436:	1cc4      	adds	r4, r0, #3
 800d438:	f024 0403 	bic.w	r4, r4, #3
 800d43c:	42a0      	cmp	r0, r4
 800d43e:	d0f8      	beq.n	800d432 <sbrk_aligned+0x22>
 800d440:	1a21      	subs	r1, r4, r0
 800d442:	4628      	mov	r0, r5
 800d444:	f001 fed2 	bl	800f1ec <_sbrk_r>
 800d448:	3001      	adds	r0, #1
 800d44a:	d1f2      	bne.n	800d432 <sbrk_aligned+0x22>
 800d44c:	e7ef      	b.n	800d42e <sbrk_aligned+0x1e>
 800d44e:	bf00      	nop
 800d450:	20002cec 	.word	0x20002cec

0800d454 <_malloc_r>:
 800d454:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d458:	1ccd      	adds	r5, r1, #3
 800d45a:	f025 0503 	bic.w	r5, r5, #3
 800d45e:	3508      	adds	r5, #8
 800d460:	2d0c      	cmp	r5, #12
 800d462:	bf38      	it	cc
 800d464:	250c      	movcc	r5, #12
 800d466:	2d00      	cmp	r5, #0
 800d468:	4606      	mov	r6, r0
 800d46a:	db01      	blt.n	800d470 <_malloc_r+0x1c>
 800d46c:	42a9      	cmp	r1, r5
 800d46e:	d904      	bls.n	800d47a <_malloc_r+0x26>
 800d470:	230c      	movs	r3, #12
 800d472:	6033      	str	r3, [r6, #0]
 800d474:	2000      	movs	r0, #0
 800d476:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d47a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d550 <_malloc_r+0xfc>
 800d47e:	f000 f869 	bl	800d554 <__malloc_lock>
 800d482:	f8d8 3000 	ldr.w	r3, [r8]
 800d486:	461c      	mov	r4, r3
 800d488:	bb44      	cbnz	r4, 800d4dc <_malloc_r+0x88>
 800d48a:	4629      	mov	r1, r5
 800d48c:	4630      	mov	r0, r6
 800d48e:	f7ff ffbf 	bl	800d410 <sbrk_aligned>
 800d492:	1c43      	adds	r3, r0, #1
 800d494:	4604      	mov	r4, r0
 800d496:	d158      	bne.n	800d54a <_malloc_r+0xf6>
 800d498:	f8d8 4000 	ldr.w	r4, [r8]
 800d49c:	4627      	mov	r7, r4
 800d49e:	2f00      	cmp	r7, #0
 800d4a0:	d143      	bne.n	800d52a <_malloc_r+0xd6>
 800d4a2:	2c00      	cmp	r4, #0
 800d4a4:	d04b      	beq.n	800d53e <_malloc_r+0xea>
 800d4a6:	6823      	ldr	r3, [r4, #0]
 800d4a8:	4639      	mov	r1, r7
 800d4aa:	4630      	mov	r0, r6
 800d4ac:	eb04 0903 	add.w	r9, r4, r3
 800d4b0:	f001 fe9c 	bl	800f1ec <_sbrk_r>
 800d4b4:	4581      	cmp	r9, r0
 800d4b6:	d142      	bne.n	800d53e <_malloc_r+0xea>
 800d4b8:	6821      	ldr	r1, [r4, #0]
 800d4ba:	1a6d      	subs	r5, r5, r1
 800d4bc:	4629      	mov	r1, r5
 800d4be:	4630      	mov	r0, r6
 800d4c0:	f7ff ffa6 	bl	800d410 <sbrk_aligned>
 800d4c4:	3001      	adds	r0, #1
 800d4c6:	d03a      	beq.n	800d53e <_malloc_r+0xea>
 800d4c8:	6823      	ldr	r3, [r4, #0]
 800d4ca:	442b      	add	r3, r5
 800d4cc:	6023      	str	r3, [r4, #0]
 800d4ce:	f8d8 3000 	ldr.w	r3, [r8]
 800d4d2:	685a      	ldr	r2, [r3, #4]
 800d4d4:	bb62      	cbnz	r2, 800d530 <_malloc_r+0xdc>
 800d4d6:	f8c8 7000 	str.w	r7, [r8]
 800d4da:	e00f      	b.n	800d4fc <_malloc_r+0xa8>
 800d4dc:	6822      	ldr	r2, [r4, #0]
 800d4de:	1b52      	subs	r2, r2, r5
 800d4e0:	d420      	bmi.n	800d524 <_malloc_r+0xd0>
 800d4e2:	2a0b      	cmp	r2, #11
 800d4e4:	d917      	bls.n	800d516 <_malloc_r+0xc2>
 800d4e6:	1961      	adds	r1, r4, r5
 800d4e8:	42a3      	cmp	r3, r4
 800d4ea:	6025      	str	r5, [r4, #0]
 800d4ec:	bf18      	it	ne
 800d4ee:	6059      	strne	r1, [r3, #4]
 800d4f0:	6863      	ldr	r3, [r4, #4]
 800d4f2:	bf08      	it	eq
 800d4f4:	f8c8 1000 	streq.w	r1, [r8]
 800d4f8:	5162      	str	r2, [r4, r5]
 800d4fa:	604b      	str	r3, [r1, #4]
 800d4fc:	4630      	mov	r0, r6
 800d4fe:	f000 f82f 	bl	800d560 <__malloc_unlock>
 800d502:	f104 000b 	add.w	r0, r4, #11
 800d506:	1d23      	adds	r3, r4, #4
 800d508:	f020 0007 	bic.w	r0, r0, #7
 800d50c:	1ac2      	subs	r2, r0, r3
 800d50e:	bf1c      	itt	ne
 800d510:	1a1b      	subne	r3, r3, r0
 800d512:	50a3      	strne	r3, [r4, r2]
 800d514:	e7af      	b.n	800d476 <_malloc_r+0x22>
 800d516:	6862      	ldr	r2, [r4, #4]
 800d518:	42a3      	cmp	r3, r4
 800d51a:	bf0c      	ite	eq
 800d51c:	f8c8 2000 	streq.w	r2, [r8]
 800d520:	605a      	strne	r2, [r3, #4]
 800d522:	e7eb      	b.n	800d4fc <_malloc_r+0xa8>
 800d524:	4623      	mov	r3, r4
 800d526:	6864      	ldr	r4, [r4, #4]
 800d528:	e7ae      	b.n	800d488 <_malloc_r+0x34>
 800d52a:	463c      	mov	r4, r7
 800d52c:	687f      	ldr	r7, [r7, #4]
 800d52e:	e7b6      	b.n	800d49e <_malloc_r+0x4a>
 800d530:	461a      	mov	r2, r3
 800d532:	685b      	ldr	r3, [r3, #4]
 800d534:	42a3      	cmp	r3, r4
 800d536:	d1fb      	bne.n	800d530 <_malloc_r+0xdc>
 800d538:	2300      	movs	r3, #0
 800d53a:	6053      	str	r3, [r2, #4]
 800d53c:	e7de      	b.n	800d4fc <_malloc_r+0xa8>
 800d53e:	230c      	movs	r3, #12
 800d540:	6033      	str	r3, [r6, #0]
 800d542:	4630      	mov	r0, r6
 800d544:	f000 f80c 	bl	800d560 <__malloc_unlock>
 800d548:	e794      	b.n	800d474 <_malloc_r+0x20>
 800d54a:	6005      	str	r5, [r0, #0]
 800d54c:	e7d6      	b.n	800d4fc <_malloc_r+0xa8>
 800d54e:	bf00      	nop
 800d550:	20002cf0 	.word	0x20002cf0

0800d554 <__malloc_lock>:
 800d554:	4801      	ldr	r0, [pc, #4]	@ (800d55c <__malloc_lock+0x8>)
 800d556:	f001 be97 	b.w	800f288 <__retarget_lock_acquire_recursive>
 800d55a:	bf00      	nop
 800d55c:	20002e5a 	.word	0x20002e5a

0800d560 <__malloc_unlock>:
 800d560:	4801      	ldr	r0, [pc, #4]	@ (800d568 <__malloc_unlock+0x8>)
 800d562:	f001 be93 	b.w	800f28c <__retarget_lock_release_recursive>
 800d566:	bf00      	nop
 800d568:	20002e5a 	.word	0x20002e5a

0800d56c <_strtol_l.isra.0>:
 800d56c:	2b24      	cmp	r3, #36	@ 0x24
 800d56e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d572:	4686      	mov	lr, r0
 800d574:	4690      	mov	r8, r2
 800d576:	d801      	bhi.n	800d57c <_strtol_l.isra.0+0x10>
 800d578:	2b01      	cmp	r3, #1
 800d57a:	d106      	bne.n	800d58a <_strtol_l.isra.0+0x1e>
 800d57c:	f001 fe58 	bl	800f230 <__errno>
 800d580:	2316      	movs	r3, #22
 800d582:	6003      	str	r3, [r0, #0]
 800d584:	2000      	movs	r0, #0
 800d586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d58a:	4834      	ldr	r0, [pc, #208]	@ (800d65c <_strtol_l.isra.0+0xf0>)
 800d58c:	460d      	mov	r5, r1
 800d58e:	462a      	mov	r2, r5
 800d590:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d594:	5d06      	ldrb	r6, [r0, r4]
 800d596:	f016 0608 	ands.w	r6, r6, #8
 800d59a:	d1f8      	bne.n	800d58e <_strtol_l.isra.0+0x22>
 800d59c:	2c2d      	cmp	r4, #45	@ 0x2d
 800d59e:	d110      	bne.n	800d5c2 <_strtol_l.isra.0+0x56>
 800d5a0:	782c      	ldrb	r4, [r5, #0]
 800d5a2:	2601      	movs	r6, #1
 800d5a4:	1c95      	adds	r5, r2, #2
 800d5a6:	f033 0210 	bics.w	r2, r3, #16
 800d5aa:	d115      	bne.n	800d5d8 <_strtol_l.isra.0+0x6c>
 800d5ac:	2c30      	cmp	r4, #48	@ 0x30
 800d5ae:	d10d      	bne.n	800d5cc <_strtol_l.isra.0+0x60>
 800d5b0:	782a      	ldrb	r2, [r5, #0]
 800d5b2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d5b6:	2a58      	cmp	r2, #88	@ 0x58
 800d5b8:	d108      	bne.n	800d5cc <_strtol_l.isra.0+0x60>
 800d5ba:	786c      	ldrb	r4, [r5, #1]
 800d5bc:	3502      	adds	r5, #2
 800d5be:	2310      	movs	r3, #16
 800d5c0:	e00a      	b.n	800d5d8 <_strtol_l.isra.0+0x6c>
 800d5c2:	2c2b      	cmp	r4, #43	@ 0x2b
 800d5c4:	bf04      	itt	eq
 800d5c6:	782c      	ldrbeq	r4, [r5, #0]
 800d5c8:	1c95      	addeq	r5, r2, #2
 800d5ca:	e7ec      	b.n	800d5a6 <_strtol_l.isra.0+0x3a>
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	d1f6      	bne.n	800d5be <_strtol_l.isra.0+0x52>
 800d5d0:	2c30      	cmp	r4, #48	@ 0x30
 800d5d2:	bf14      	ite	ne
 800d5d4:	230a      	movne	r3, #10
 800d5d6:	2308      	moveq	r3, #8
 800d5d8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d5dc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d5e0:	2200      	movs	r2, #0
 800d5e2:	fbbc f9f3 	udiv	r9, ip, r3
 800d5e6:	4610      	mov	r0, r2
 800d5e8:	fb03 ca19 	mls	sl, r3, r9, ip
 800d5ec:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d5f0:	2f09      	cmp	r7, #9
 800d5f2:	d80f      	bhi.n	800d614 <_strtol_l.isra.0+0xa8>
 800d5f4:	463c      	mov	r4, r7
 800d5f6:	42a3      	cmp	r3, r4
 800d5f8:	dd1b      	ble.n	800d632 <_strtol_l.isra.0+0xc6>
 800d5fa:	1c57      	adds	r7, r2, #1
 800d5fc:	d007      	beq.n	800d60e <_strtol_l.isra.0+0xa2>
 800d5fe:	4581      	cmp	r9, r0
 800d600:	d314      	bcc.n	800d62c <_strtol_l.isra.0+0xc0>
 800d602:	d101      	bne.n	800d608 <_strtol_l.isra.0+0x9c>
 800d604:	45a2      	cmp	sl, r4
 800d606:	db11      	blt.n	800d62c <_strtol_l.isra.0+0xc0>
 800d608:	fb00 4003 	mla	r0, r0, r3, r4
 800d60c:	2201      	movs	r2, #1
 800d60e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d612:	e7eb      	b.n	800d5ec <_strtol_l.isra.0+0x80>
 800d614:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d618:	2f19      	cmp	r7, #25
 800d61a:	d801      	bhi.n	800d620 <_strtol_l.isra.0+0xb4>
 800d61c:	3c37      	subs	r4, #55	@ 0x37
 800d61e:	e7ea      	b.n	800d5f6 <_strtol_l.isra.0+0x8a>
 800d620:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d624:	2f19      	cmp	r7, #25
 800d626:	d804      	bhi.n	800d632 <_strtol_l.isra.0+0xc6>
 800d628:	3c57      	subs	r4, #87	@ 0x57
 800d62a:	e7e4      	b.n	800d5f6 <_strtol_l.isra.0+0x8a>
 800d62c:	f04f 32ff 	mov.w	r2, #4294967295
 800d630:	e7ed      	b.n	800d60e <_strtol_l.isra.0+0xa2>
 800d632:	1c53      	adds	r3, r2, #1
 800d634:	d108      	bne.n	800d648 <_strtol_l.isra.0+0xdc>
 800d636:	2322      	movs	r3, #34	@ 0x22
 800d638:	f8ce 3000 	str.w	r3, [lr]
 800d63c:	4660      	mov	r0, ip
 800d63e:	f1b8 0f00 	cmp.w	r8, #0
 800d642:	d0a0      	beq.n	800d586 <_strtol_l.isra.0+0x1a>
 800d644:	1e69      	subs	r1, r5, #1
 800d646:	e006      	b.n	800d656 <_strtol_l.isra.0+0xea>
 800d648:	b106      	cbz	r6, 800d64c <_strtol_l.isra.0+0xe0>
 800d64a:	4240      	negs	r0, r0
 800d64c:	f1b8 0f00 	cmp.w	r8, #0
 800d650:	d099      	beq.n	800d586 <_strtol_l.isra.0+0x1a>
 800d652:	2a00      	cmp	r2, #0
 800d654:	d1f6      	bne.n	800d644 <_strtol_l.isra.0+0xd8>
 800d656:	f8c8 1000 	str.w	r1, [r8]
 800d65a:	e794      	b.n	800d586 <_strtol_l.isra.0+0x1a>
 800d65c:	0803dd11 	.word	0x0803dd11

0800d660 <_strtol_r>:
 800d660:	f7ff bf84 	b.w	800d56c <_strtol_l.isra.0>

0800d664 <strtol>:
 800d664:	4613      	mov	r3, r2
 800d666:	460a      	mov	r2, r1
 800d668:	4601      	mov	r1, r0
 800d66a:	4802      	ldr	r0, [pc, #8]	@ (800d674 <strtol+0x10>)
 800d66c:	6800      	ldr	r0, [r0, #0]
 800d66e:	f7ff bf7d 	b.w	800d56c <_strtol_l.isra.0>
 800d672:	bf00      	nop
 800d674:	20000060 	.word	0x20000060

0800d678 <__cvt>:
 800d678:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d67c:	ec57 6b10 	vmov	r6, r7, d0
 800d680:	2f00      	cmp	r7, #0
 800d682:	460c      	mov	r4, r1
 800d684:	4619      	mov	r1, r3
 800d686:	463b      	mov	r3, r7
 800d688:	bfbb      	ittet	lt
 800d68a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800d68e:	461f      	movlt	r7, r3
 800d690:	2300      	movge	r3, #0
 800d692:	232d      	movlt	r3, #45	@ 0x2d
 800d694:	700b      	strb	r3, [r1, #0]
 800d696:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d698:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800d69c:	4691      	mov	r9, r2
 800d69e:	f023 0820 	bic.w	r8, r3, #32
 800d6a2:	bfbc      	itt	lt
 800d6a4:	4632      	movlt	r2, r6
 800d6a6:	4616      	movlt	r6, r2
 800d6a8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d6ac:	d005      	beq.n	800d6ba <__cvt+0x42>
 800d6ae:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800d6b2:	d100      	bne.n	800d6b6 <__cvt+0x3e>
 800d6b4:	3401      	adds	r4, #1
 800d6b6:	2102      	movs	r1, #2
 800d6b8:	e000      	b.n	800d6bc <__cvt+0x44>
 800d6ba:	2103      	movs	r1, #3
 800d6bc:	ab03      	add	r3, sp, #12
 800d6be:	9301      	str	r3, [sp, #4]
 800d6c0:	ab02      	add	r3, sp, #8
 800d6c2:	9300      	str	r3, [sp, #0]
 800d6c4:	ec47 6b10 	vmov	d0, r6, r7
 800d6c8:	4653      	mov	r3, sl
 800d6ca:	4622      	mov	r2, r4
 800d6cc:	f001 fe8c 	bl	800f3e8 <_dtoa_r>
 800d6d0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800d6d4:	4605      	mov	r5, r0
 800d6d6:	d119      	bne.n	800d70c <__cvt+0x94>
 800d6d8:	f019 0f01 	tst.w	r9, #1
 800d6dc:	d00e      	beq.n	800d6fc <__cvt+0x84>
 800d6de:	eb00 0904 	add.w	r9, r0, r4
 800d6e2:	2200      	movs	r2, #0
 800d6e4:	2300      	movs	r3, #0
 800d6e6:	4630      	mov	r0, r6
 800d6e8:	4639      	mov	r1, r7
 800d6ea:	f7f3 f9fd 	bl	8000ae8 <__aeabi_dcmpeq>
 800d6ee:	b108      	cbz	r0, 800d6f4 <__cvt+0x7c>
 800d6f0:	f8cd 900c 	str.w	r9, [sp, #12]
 800d6f4:	2230      	movs	r2, #48	@ 0x30
 800d6f6:	9b03      	ldr	r3, [sp, #12]
 800d6f8:	454b      	cmp	r3, r9
 800d6fa:	d31e      	bcc.n	800d73a <__cvt+0xc2>
 800d6fc:	9b03      	ldr	r3, [sp, #12]
 800d6fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d700:	1b5b      	subs	r3, r3, r5
 800d702:	4628      	mov	r0, r5
 800d704:	6013      	str	r3, [r2, #0]
 800d706:	b004      	add	sp, #16
 800d708:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d70c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d710:	eb00 0904 	add.w	r9, r0, r4
 800d714:	d1e5      	bne.n	800d6e2 <__cvt+0x6a>
 800d716:	7803      	ldrb	r3, [r0, #0]
 800d718:	2b30      	cmp	r3, #48	@ 0x30
 800d71a:	d10a      	bne.n	800d732 <__cvt+0xba>
 800d71c:	2200      	movs	r2, #0
 800d71e:	2300      	movs	r3, #0
 800d720:	4630      	mov	r0, r6
 800d722:	4639      	mov	r1, r7
 800d724:	f7f3 f9e0 	bl	8000ae8 <__aeabi_dcmpeq>
 800d728:	b918      	cbnz	r0, 800d732 <__cvt+0xba>
 800d72a:	f1c4 0401 	rsb	r4, r4, #1
 800d72e:	f8ca 4000 	str.w	r4, [sl]
 800d732:	f8da 3000 	ldr.w	r3, [sl]
 800d736:	4499      	add	r9, r3
 800d738:	e7d3      	b.n	800d6e2 <__cvt+0x6a>
 800d73a:	1c59      	adds	r1, r3, #1
 800d73c:	9103      	str	r1, [sp, #12]
 800d73e:	701a      	strb	r2, [r3, #0]
 800d740:	e7d9      	b.n	800d6f6 <__cvt+0x7e>

0800d742 <__exponent>:
 800d742:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d744:	2900      	cmp	r1, #0
 800d746:	bfba      	itte	lt
 800d748:	4249      	neglt	r1, r1
 800d74a:	232d      	movlt	r3, #45	@ 0x2d
 800d74c:	232b      	movge	r3, #43	@ 0x2b
 800d74e:	2909      	cmp	r1, #9
 800d750:	7002      	strb	r2, [r0, #0]
 800d752:	7043      	strb	r3, [r0, #1]
 800d754:	dd29      	ble.n	800d7aa <__exponent+0x68>
 800d756:	f10d 0307 	add.w	r3, sp, #7
 800d75a:	461d      	mov	r5, r3
 800d75c:	270a      	movs	r7, #10
 800d75e:	461a      	mov	r2, r3
 800d760:	fbb1 f6f7 	udiv	r6, r1, r7
 800d764:	fb07 1416 	mls	r4, r7, r6, r1
 800d768:	3430      	adds	r4, #48	@ 0x30
 800d76a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d76e:	460c      	mov	r4, r1
 800d770:	2c63      	cmp	r4, #99	@ 0x63
 800d772:	f103 33ff 	add.w	r3, r3, #4294967295
 800d776:	4631      	mov	r1, r6
 800d778:	dcf1      	bgt.n	800d75e <__exponent+0x1c>
 800d77a:	3130      	adds	r1, #48	@ 0x30
 800d77c:	1e94      	subs	r4, r2, #2
 800d77e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d782:	1c41      	adds	r1, r0, #1
 800d784:	4623      	mov	r3, r4
 800d786:	42ab      	cmp	r3, r5
 800d788:	d30a      	bcc.n	800d7a0 <__exponent+0x5e>
 800d78a:	f10d 0309 	add.w	r3, sp, #9
 800d78e:	1a9b      	subs	r3, r3, r2
 800d790:	42ac      	cmp	r4, r5
 800d792:	bf88      	it	hi
 800d794:	2300      	movhi	r3, #0
 800d796:	3302      	adds	r3, #2
 800d798:	4403      	add	r3, r0
 800d79a:	1a18      	subs	r0, r3, r0
 800d79c:	b003      	add	sp, #12
 800d79e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d7a0:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d7a4:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d7a8:	e7ed      	b.n	800d786 <__exponent+0x44>
 800d7aa:	2330      	movs	r3, #48	@ 0x30
 800d7ac:	3130      	adds	r1, #48	@ 0x30
 800d7ae:	7083      	strb	r3, [r0, #2]
 800d7b0:	70c1      	strb	r1, [r0, #3]
 800d7b2:	1d03      	adds	r3, r0, #4
 800d7b4:	e7f1      	b.n	800d79a <__exponent+0x58>
	...

0800d7b8 <_printf_float>:
 800d7b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7bc:	b08d      	sub	sp, #52	@ 0x34
 800d7be:	460c      	mov	r4, r1
 800d7c0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d7c4:	4616      	mov	r6, r2
 800d7c6:	461f      	mov	r7, r3
 800d7c8:	4605      	mov	r5, r0
 800d7ca:	f001 fcd7 	bl	800f17c <_localeconv_r>
 800d7ce:	6803      	ldr	r3, [r0, #0]
 800d7d0:	9304      	str	r3, [sp, #16]
 800d7d2:	4618      	mov	r0, r3
 800d7d4:	f7f2 fd5c 	bl	8000290 <strlen>
 800d7d8:	2300      	movs	r3, #0
 800d7da:	930a      	str	r3, [sp, #40]	@ 0x28
 800d7dc:	f8d8 3000 	ldr.w	r3, [r8]
 800d7e0:	9005      	str	r0, [sp, #20]
 800d7e2:	3307      	adds	r3, #7
 800d7e4:	f023 0307 	bic.w	r3, r3, #7
 800d7e8:	f103 0208 	add.w	r2, r3, #8
 800d7ec:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d7f0:	f8d4 b000 	ldr.w	fp, [r4]
 800d7f4:	f8c8 2000 	str.w	r2, [r8]
 800d7f8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d7fc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800d800:	9307      	str	r3, [sp, #28]
 800d802:	f8cd 8018 	str.w	r8, [sp, #24]
 800d806:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800d80a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d80e:	4b9c      	ldr	r3, [pc, #624]	@ (800da80 <_printf_float+0x2c8>)
 800d810:	f04f 32ff 	mov.w	r2, #4294967295
 800d814:	f7f3 f99a 	bl	8000b4c <__aeabi_dcmpun>
 800d818:	bb70      	cbnz	r0, 800d878 <_printf_float+0xc0>
 800d81a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d81e:	4b98      	ldr	r3, [pc, #608]	@ (800da80 <_printf_float+0x2c8>)
 800d820:	f04f 32ff 	mov.w	r2, #4294967295
 800d824:	f7f3 f974 	bl	8000b10 <__aeabi_dcmple>
 800d828:	bb30      	cbnz	r0, 800d878 <_printf_float+0xc0>
 800d82a:	2200      	movs	r2, #0
 800d82c:	2300      	movs	r3, #0
 800d82e:	4640      	mov	r0, r8
 800d830:	4649      	mov	r1, r9
 800d832:	f7f3 f963 	bl	8000afc <__aeabi_dcmplt>
 800d836:	b110      	cbz	r0, 800d83e <_printf_float+0x86>
 800d838:	232d      	movs	r3, #45	@ 0x2d
 800d83a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d83e:	4a91      	ldr	r2, [pc, #580]	@ (800da84 <_printf_float+0x2cc>)
 800d840:	4b91      	ldr	r3, [pc, #580]	@ (800da88 <_printf_float+0x2d0>)
 800d842:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d846:	bf8c      	ite	hi
 800d848:	4690      	movhi	r8, r2
 800d84a:	4698      	movls	r8, r3
 800d84c:	2303      	movs	r3, #3
 800d84e:	6123      	str	r3, [r4, #16]
 800d850:	f02b 0304 	bic.w	r3, fp, #4
 800d854:	6023      	str	r3, [r4, #0]
 800d856:	f04f 0900 	mov.w	r9, #0
 800d85a:	9700      	str	r7, [sp, #0]
 800d85c:	4633      	mov	r3, r6
 800d85e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800d860:	4621      	mov	r1, r4
 800d862:	4628      	mov	r0, r5
 800d864:	f000 f9d2 	bl	800dc0c <_printf_common>
 800d868:	3001      	adds	r0, #1
 800d86a:	f040 808d 	bne.w	800d988 <_printf_float+0x1d0>
 800d86e:	f04f 30ff 	mov.w	r0, #4294967295
 800d872:	b00d      	add	sp, #52	@ 0x34
 800d874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d878:	4642      	mov	r2, r8
 800d87a:	464b      	mov	r3, r9
 800d87c:	4640      	mov	r0, r8
 800d87e:	4649      	mov	r1, r9
 800d880:	f7f3 f964 	bl	8000b4c <__aeabi_dcmpun>
 800d884:	b140      	cbz	r0, 800d898 <_printf_float+0xe0>
 800d886:	464b      	mov	r3, r9
 800d888:	2b00      	cmp	r3, #0
 800d88a:	bfbc      	itt	lt
 800d88c:	232d      	movlt	r3, #45	@ 0x2d
 800d88e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d892:	4a7e      	ldr	r2, [pc, #504]	@ (800da8c <_printf_float+0x2d4>)
 800d894:	4b7e      	ldr	r3, [pc, #504]	@ (800da90 <_printf_float+0x2d8>)
 800d896:	e7d4      	b.n	800d842 <_printf_float+0x8a>
 800d898:	6863      	ldr	r3, [r4, #4]
 800d89a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800d89e:	9206      	str	r2, [sp, #24]
 800d8a0:	1c5a      	adds	r2, r3, #1
 800d8a2:	d13b      	bne.n	800d91c <_printf_float+0x164>
 800d8a4:	2306      	movs	r3, #6
 800d8a6:	6063      	str	r3, [r4, #4]
 800d8a8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800d8ac:	2300      	movs	r3, #0
 800d8ae:	6022      	str	r2, [r4, #0]
 800d8b0:	9303      	str	r3, [sp, #12]
 800d8b2:	ab0a      	add	r3, sp, #40	@ 0x28
 800d8b4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800d8b8:	ab09      	add	r3, sp, #36	@ 0x24
 800d8ba:	9300      	str	r3, [sp, #0]
 800d8bc:	6861      	ldr	r1, [r4, #4]
 800d8be:	ec49 8b10 	vmov	d0, r8, r9
 800d8c2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800d8c6:	4628      	mov	r0, r5
 800d8c8:	f7ff fed6 	bl	800d678 <__cvt>
 800d8cc:	9b06      	ldr	r3, [sp, #24]
 800d8ce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d8d0:	2b47      	cmp	r3, #71	@ 0x47
 800d8d2:	4680      	mov	r8, r0
 800d8d4:	d129      	bne.n	800d92a <_printf_float+0x172>
 800d8d6:	1cc8      	adds	r0, r1, #3
 800d8d8:	db02      	blt.n	800d8e0 <_printf_float+0x128>
 800d8da:	6863      	ldr	r3, [r4, #4]
 800d8dc:	4299      	cmp	r1, r3
 800d8de:	dd41      	ble.n	800d964 <_printf_float+0x1ac>
 800d8e0:	f1aa 0a02 	sub.w	sl, sl, #2
 800d8e4:	fa5f fa8a 	uxtb.w	sl, sl
 800d8e8:	3901      	subs	r1, #1
 800d8ea:	4652      	mov	r2, sl
 800d8ec:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d8f0:	9109      	str	r1, [sp, #36]	@ 0x24
 800d8f2:	f7ff ff26 	bl	800d742 <__exponent>
 800d8f6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d8f8:	1813      	adds	r3, r2, r0
 800d8fa:	2a01      	cmp	r2, #1
 800d8fc:	4681      	mov	r9, r0
 800d8fe:	6123      	str	r3, [r4, #16]
 800d900:	dc02      	bgt.n	800d908 <_printf_float+0x150>
 800d902:	6822      	ldr	r2, [r4, #0]
 800d904:	07d2      	lsls	r2, r2, #31
 800d906:	d501      	bpl.n	800d90c <_printf_float+0x154>
 800d908:	3301      	adds	r3, #1
 800d90a:	6123      	str	r3, [r4, #16]
 800d90c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800d910:	2b00      	cmp	r3, #0
 800d912:	d0a2      	beq.n	800d85a <_printf_float+0xa2>
 800d914:	232d      	movs	r3, #45	@ 0x2d
 800d916:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d91a:	e79e      	b.n	800d85a <_printf_float+0xa2>
 800d91c:	9a06      	ldr	r2, [sp, #24]
 800d91e:	2a47      	cmp	r2, #71	@ 0x47
 800d920:	d1c2      	bne.n	800d8a8 <_printf_float+0xf0>
 800d922:	2b00      	cmp	r3, #0
 800d924:	d1c0      	bne.n	800d8a8 <_printf_float+0xf0>
 800d926:	2301      	movs	r3, #1
 800d928:	e7bd      	b.n	800d8a6 <_printf_float+0xee>
 800d92a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d92e:	d9db      	bls.n	800d8e8 <_printf_float+0x130>
 800d930:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800d934:	d118      	bne.n	800d968 <_printf_float+0x1b0>
 800d936:	2900      	cmp	r1, #0
 800d938:	6863      	ldr	r3, [r4, #4]
 800d93a:	dd0b      	ble.n	800d954 <_printf_float+0x19c>
 800d93c:	6121      	str	r1, [r4, #16]
 800d93e:	b913      	cbnz	r3, 800d946 <_printf_float+0x18e>
 800d940:	6822      	ldr	r2, [r4, #0]
 800d942:	07d0      	lsls	r0, r2, #31
 800d944:	d502      	bpl.n	800d94c <_printf_float+0x194>
 800d946:	3301      	adds	r3, #1
 800d948:	440b      	add	r3, r1
 800d94a:	6123      	str	r3, [r4, #16]
 800d94c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d94e:	f04f 0900 	mov.w	r9, #0
 800d952:	e7db      	b.n	800d90c <_printf_float+0x154>
 800d954:	b913      	cbnz	r3, 800d95c <_printf_float+0x1a4>
 800d956:	6822      	ldr	r2, [r4, #0]
 800d958:	07d2      	lsls	r2, r2, #31
 800d95a:	d501      	bpl.n	800d960 <_printf_float+0x1a8>
 800d95c:	3302      	adds	r3, #2
 800d95e:	e7f4      	b.n	800d94a <_printf_float+0x192>
 800d960:	2301      	movs	r3, #1
 800d962:	e7f2      	b.n	800d94a <_printf_float+0x192>
 800d964:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800d968:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d96a:	4299      	cmp	r1, r3
 800d96c:	db05      	blt.n	800d97a <_printf_float+0x1c2>
 800d96e:	6823      	ldr	r3, [r4, #0]
 800d970:	6121      	str	r1, [r4, #16]
 800d972:	07d8      	lsls	r0, r3, #31
 800d974:	d5ea      	bpl.n	800d94c <_printf_float+0x194>
 800d976:	1c4b      	adds	r3, r1, #1
 800d978:	e7e7      	b.n	800d94a <_printf_float+0x192>
 800d97a:	2900      	cmp	r1, #0
 800d97c:	bfd4      	ite	le
 800d97e:	f1c1 0202 	rsble	r2, r1, #2
 800d982:	2201      	movgt	r2, #1
 800d984:	4413      	add	r3, r2
 800d986:	e7e0      	b.n	800d94a <_printf_float+0x192>
 800d988:	6823      	ldr	r3, [r4, #0]
 800d98a:	055a      	lsls	r2, r3, #21
 800d98c:	d407      	bmi.n	800d99e <_printf_float+0x1e6>
 800d98e:	6923      	ldr	r3, [r4, #16]
 800d990:	4642      	mov	r2, r8
 800d992:	4631      	mov	r1, r6
 800d994:	4628      	mov	r0, r5
 800d996:	47b8      	blx	r7
 800d998:	3001      	adds	r0, #1
 800d99a:	d12b      	bne.n	800d9f4 <_printf_float+0x23c>
 800d99c:	e767      	b.n	800d86e <_printf_float+0xb6>
 800d99e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d9a2:	f240 80dd 	bls.w	800db60 <_printf_float+0x3a8>
 800d9a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d9aa:	2200      	movs	r2, #0
 800d9ac:	2300      	movs	r3, #0
 800d9ae:	f7f3 f89b 	bl	8000ae8 <__aeabi_dcmpeq>
 800d9b2:	2800      	cmp	r0, #0
 800d9b4:	d033      	beq.n	800da1e <_printf_float+0x266>
 800d9b6:	4a37      	ldr	r2, [pc, #220]	@ (800da94 <_printf_float+0x2dc>)
 800d9b8:	2301      	movs	r3, #1
 800d9ba:	4631      	mov	r1, r6
 800d9bc:	4628      	mov	r0, r5
 800d9be:	47b8      	blx	r7
 800d9c0:	3001      	adds	r0, #1
 800d9c2:	f43f af54 	beq.w	800d86e <_printf_float+0xb6>
 800d9c6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d9ca:	4543      	cmp	r3, r8
 800d9cc:	db02      	blt.n	800d9d4 <_printf_float+0x21c>
 800d9ce:	6823      	ldr	r3, [r4, #0]
 800d9d0:	07d8      	lsls	r0, r3, #31
 800d9d2:	d50f      	bpl.n	800d9f4 <_printf_float+0x23c>
 800d9d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d9d8:	4631      	mov	r1, r6
 800d9da:	4628      	mov	r0, r5
 800d9dc:	47b8      	blx	r7
 800d9de:	3001      	adds	r0, #1
 800d9e0:	f43f af45 	beq.w	800d86e <_printf_float+0xb6>
 800d9e4:	f04f 0900 	mov.w	r9, #0
 800d9e8:	f108 38ff 	add.w	r8, r8, #4294967295
 800d9ec:	f104 0a1a 	add.w	sl, r4, #26
 800d9f0:	45c8      	cmp	r8, r9
 800d9f2:	dc09      	bgt.n	800da08 <_printf_float+0x250>
 800d9f4:	6823      	ldr	r3, [r4, #0]
 800d9f6:	079b      	lsls	r3, r3, #30
 800d9f8:	f100 8103 	bmi.w	800dc02 <_printf_float+0x44a>
 800d9fc:	68e0      	ldr	r0, [r4, #12]
 800d9fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800da00:	4298      	cmp	r0, r3
 800da02:	bfb8      	it	lt
 800da04:	4618      	movlt	r0, r3
 800da06:	e734      	b.n	800d872 <_printf_float+0xba>
 800da08:	2301      	movs	r3, #1
 800da0a:	4652      	mov	r2, sl
 800da0c:	4631      	mov	r1, r6
 800da0e:	4628      	mov	r0, r5
 800da10:	47b8      	blx	r7
 800da12:	3001      	adds	r0, #1
 800da14:	f43f af2b 	beq.w	800d86e <_printf_float+0xb6>
 800da18:	f109 0901 	add.w	r9, r9, #1
 800da1c:	e7e8      	b.n	800d9f0 <_printf_float+0x238>
 800da1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da20:	2b00      	cmp	r3, #0
 800da22:	dc39      	bgt.n	800da98 <_printf_float+0x2e0>
 800da24:	4a1b      	ldr	r2, [pc, #108]	@ (800da94 <_printf_float+0x2dc>)
 800da26:	2301      	movs	r3, #1
 800da28:	4631      	mov	r1, r6
 800da2a:	4628      	mov	r0, r5
 800da2c:	47b8      	blx	r7
 800da2e:	3001      	adds	r0, #1
 800da30:	f43f af1d 	beq.w	800d86e <_printf_float+0xb6>
 800da34:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800da38:	ea59 0303 	orrs.w	r3, r9, r3
 800da3c:	d102      	bne.n	800da44 <_printf_float+0x28c>
 800da3e:	6823      	ldr	r3, [r4, #0]
 800da40:	07d9      	lsls	r1, r3, #31
 800da42:	d5d7      	bpl.n	800d9f4 <_printf_float+0x23c>
 800da44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800da48:	4631      	mov	r1, r6
 800da4a:	4628      	mov	r0, r5
 800da4c:	47b8      	blx	r7
 800da4e:	3001      	adds	r0, #1
 800da50:	f43f af0d 	beq.w	800d86e <_printf_float+0xb6>
 800da54:	f04f 0a00 	mov.w	sl, #0
 800da58:	f104 0b1a 	add.w	fp, r4, #26
 800da5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da5e:	425b      	negs	r3, r3
 800da60:	4553      	cmp	r3, sl
 800da62:	dc01      	bgt.n	800da68 <_printf_float+0x2b0>
 800da64:	464b      	mov	r3, r9
 800da66:	e793      	b.n	800d990 <_printf_float+0x1d8>
 800da68:	2301      	movs	r3, #1
 800da6a:	465a      	mov	r2, fp
 800da6c:	4631      	mov	r1, r6
 800da6e:	4628      	mov	r0, r5
 800da70:	47b8      	blx	r7
 800da72:	3001      	adds	r0, #1
 800da74:	f43f aefb 	beq.w	800d86e <_printf_float+0xb6>
 800da78:	f10a 0a01 	add.w	sl, sl, #1
 800da7c:	e7ee      	b.n	800da5c <_printf_float+0x2a4>
 800da7e:	bf00      	nop
 800da80:	7fefffff 	.word	0x7fefffff
 800da84:	0803de15 	.word	0x0803de15
 800da88:	0803de11 	.word	0x0803de11
 800da8c:	0803de1d 	.word	0x0803de1d
 800da90:	0803de19 	.word	0x0803de19
 800da94:	0803e049 	.word	0x0803e049
 800da98:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800da9a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800da9e:	4553      	cmp	r3, sl
 800daa0:	bfa8      	it	ge
 800daa2:	4653      	movge	r3, sl
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	4699      	mov	r9, r3
 800daa8:	dc36      	bgt.n	800db18 <_printf_float+0x360>
 800daaa:	f04f 0b00 	mov.w	fp, #0
 800daae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dab2:	f104 021a 	add.w	r2, r4, #26
 800dab6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800dab8:	9306      	str	r3, [sp, #24]
 800daba:	eba3 0309 	sub.w	r3, r3, r9
 800dabe:	455b      	cmp	r3, fp
 800dac0:	dc31      	bgt.n	800db26 <_printf_float+0x36e>
 800dac2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dac4:	459a      	cmp	sl, r3
 800dac6:	dc3a      	bgt.n	800db3e <_printf_float+0x386>
 800dac8:	6823      	ldr	r3, [r4, #0]
 800daca:	07da      	lsls	r2, r3, #31
 800dacc:	d437      	bmi.n	800db3e <_printf_float+0x386>
 800dace:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dad0:	ebaa 0903 	sub.w	r9, sl, r3
 800dad4:	9b06      	ldr	r3, [sp, #24]
 800dad6:	ebaa 0303 	sub.w	r3, sl, r3
 800dada:	4599      	cmp	r9, r3
 800dadc:	bfa8      	it	ge
 800dade:	4699      	movge	r9, r3
 800dae0:	f1b9 0f00 	cmp.w	r9, #0
 800dae4:	dc33      	bgt.n	800db4e <_printf_float+0x396>
 800dae6:	f04f 0800 	mov.w	r8, #0
 800daea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800daee:	f104 0b1a 	add.w	fp, r4, #26
 800daf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800daf4:	ebaa 0303 	sub.w	r3, sl, r3
 800daf8:	eba3 0309 	sub.w	r3, r3, r9
 800dafc:	4543      	cmp	r3, r8
 800dafe:	f77f af79 	ble.w	800d9f4 <_printf_float+0x23c>
 800db02:	2301      	movs	r3, #1
 800db04:	465a      	mov	r2, fp
 800db06:	4631      	mov	r1, r6
 800db08:	4628      	mov	r0, r5
 800db0a:	47b8      	blx	r7
 800db0c:	3001      	adds	r0, #1
 800db0e:	f43f aeae 	beq.w	800d86e <_printf_float+0xb6>
 800db12:	f108 0801 	add.w	r8, r8, #1
 800db16:	e7ec      	b.n	800daf2 <_printf_float+0x33a>
 800db18:	4642      	mov	r2, r8
 800db1a:	4631      	mov	r1, r6
 800db1c:	4628      	mov	r0, r5
 800db1e:	47b8      	blx	r7
 800db20:	3001      	adds	r0, #1
 800db22:	d1c2      	bne.n	800daaa <_printf_float+0x2f2>
 800db24:	e6a3      	b.n	800d86e <_printf_float+0xb6>
 800db26:	2301      	movs	r3, #1
 800db28:	4631      	mov	r1, r6
 800db2a:	4628      	mov	r0, r5
 800db2c:	9206      	str	r2, [sp, #24]
 800db2e:	47b8      	blx	r7
 800db30:	3001      	adds	r0, #1
 800db32:	f43f ae9c 	beq.w	800d86e <_printf_float+0xb6>
 800db36:	9a06      	ldr	r2, [sp, #24]
 800db38:	f10b 0b01 	add.w	fp, fp, #1
 800db3c:	e7bb      	b.n	800dab6 <_printf_float+0x2fe>
 800db3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800db42:	4631      	mov	r1, r6
 800db44:	4628      	mov	r0, r5
 800db46:	47b8      	blx	r7
 800db48:	3001      	adds	r0, #1
 800db4a:	d1c0      	bne.n	800dace <_printf_float+0x316>
 800db4c:	e68f      	b.n	800d86e <_printf_float+0xb6>
 800db4e:	9a06      	ldr	r2, [sp, #24]
 800db50:	464b      	mov	r3, r9
 800db52:	4442      	add	r2, r8
 800db54:	4631      	mov	r1, r6
 800db56:	4628      	mov	r0, r5
 800db58:	47b8      	blx	r7
 800db5a:	3001      	adds	r0, #1
 800db5c:	d1c3      	bne.n	800dae6 <_printf_float+0x32e>
 800db5e:	e686      	b.n	800d86e <_printf_float+0xb6>
 800db60:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800db64:	f1ba 0f01 	cmp.w	sl, #1
 800db68:	dc01      	bgt.n	800db6e <_printf_float+0x3b6>
 800db6a:	07db      	lsls	r3, r3, #31
 800db6c:	d536      	bpl.n	800dbdc <_printf_float+0x424>
 800db6e:	2301      	movs	r3, #1
 800db70:	4642      	mov	r2, r8
 800db72:	4631      	mov	r1, r6
 800db74:	4628      	mov	r0, r5
 800db76:	47b8      	blx	r7
 800db78:	3001      	adds	r0, #1
 800db7a:	f43f ae78 	beq.w	800d86e <_printf_float+0xb6>
 800db7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800db82:	4631      	mov	r1, r6
 800db84:	4628      	mov	r0, r5
 800db86:	47b8      	blx	r7
 800db88:	3001      	adds	r0, #1
 800db8a:	f43f ae70 	beq.w	800d86e <_printf_float+0xb6>
 800db8e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800db92:	2200      	movs	r2, #0
 800db94:	2300      	movs	r3, #0
 800db96:	f10a 3aff 	add.w	sl, sl, #4294967295
 800db9a:	f7f2 ffa5 	bl	8000ae8 <__aeabi_dcmpeq>
 800db9e:	b9c0      	cbnz	r0, 800dbd2 <_printf_float+0x41a>
 800dba0:	4653      	mov	r3, sl
 800dba2:	f108 0201 	add.w	r2, r8, #1
 800dba6:	4631      	mov	r1, r6
 800dba8:	4628      	mov	r0, r5
 800dbaa:	47b8      	blx	r7
 800dbac:	3001      	adds	r0, #1
 800dbae:	d10c      	bne.n	800dbca <_printf_float+0x412>
 800dbb0:	e65d      	b.n	800d86e <_printf_float+0xb6>
 800dbb2:	2301      	movs	r3, #1
 800dbb4:	465a      	mov	r2, fp
 800dbb6:	4631      	mov	r1, r6
 800dbb8:	4628      	mov	r0, r5
 800dbba:	47b8      	blx	r7
 800dbbc:	3001      	adds	r0, #1
 800dbbe:	f43f ae56 	beq.w	800d86e <_printf_float+0xb6>
 800dbc2:	f108 0801 	add.w	r8, r8, #1
 800dbc6:	45d0      	cmp	r8, sl
 800dbc8:	dbf3      	blt.n	800dbb2 <_printf_float+0x3fa>
 800dbca:	464b      	mov	r3, r9
 800dbcc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800dbd0:	e6df      	b.n	800d992 <_printf_float+0x1da>
 800dbd2:	f04f 0800 	mov.w	r8, #0
 800dbd6:	f104 0b1a 	add.w	fp, r4, #26
 800dbda:	e7f4      	b.n	800dbc6 <_printf_float+0x40e>
 800dbdc:	2301      	movs	r3, #1
 800dbde:	4642      	mov	r2, r8
 800dbe0:	e7e1      	b.n	800dba6 <_printf_float+0x3ee>
 800dbe2:	2301      	movs	r3, #1
 800dbe4:	464a      	mov	r2, r9
 800dbe6:	4631      	mov	r1, r6
 800dbe8:	4628      	mov	r0, r5
 800dbea:	47b8      	blx	r7
 800dbec:	3001      	adds	r0, #1
 800dbee:	f43f ae3e 	beq.w	800d86e <_printf_float+0xb6>
 800dbf2:	f108 0801 	add.w	r8, r8, #1
 800dbf6:	68e3      	ldr	r3, [r4, #12]
 800dbf8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800dbfa:	1a5b      	subs	r3, r3, r1
 800dbfc:	4543      	cmp	r3, r8
 800dbfe:	dcf0      	bgt.n	800dbe2 <_printf_float+0x42a>
 800dc00:	e6fc      	b.n	800d9fc <_printf_float+0x244>
 800dc02:	f04f 0800 	mov.w	r8, #0
 800dc06:	f104 0919 	add.w	r9, r4, #25
 800dc0a:	e7f4      	b.n	800dbf6 <_printf_float+0x43e>

0800dc0c <_printf_common>:
 800dc0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc10:	4616      	mov	r6, r2
 800dc12:	4698      	mov	r8, r3
 800dc14:	688a      	ldr	r2, [r1, #8]
 800dc16:	690b      	ldr	r3, [r1, #16]
 800dc18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800dc1c:	4293      	cmp	r3, r2
 800dc1e:	bfb8      	it	lt
 800dc20:	4613      	movlt	r3, r2
 800dc22:	6033      	str	r3, [r6, #0]
 800dc24:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800dc28:	4607      	mov	r7, r0
 800dc2a:	460c      	mov	r4, r1
 800dc2c:	b10a      	cbz	r2, 800dc32 <_printf_common+0x26>
 800dc2e:	3301      	adds	r3, #1
 800dc30:	6033      	str	r3, [r6, #0]
 800dc32:	6823      	ldr	r3, [r4, #0]
 800dc34:	0699      	lsls	r1, r3, #26
 800dc36:	bf42      	ittt	mi
 800dc38:	6833      	ldrmi	r3, [r6, #0]
 800dc3a:	3302      	addmi	r3, #2
 800dc3c:	6033      	strmi	r3, [r6, #0]
 800dc3e:	6825      	ldr	r5, [r4, #0]
 800dc40:	f015 0506 	ands.w	r5, r5, #6
 800dc44:	d106      	bne.n	800dc54 <_printf_common+0x48>
 800dc46:	f104 0a19 	add.w	sl, r4, #25
 800dc4a:	68e3      	ldr	r3, [r4, #12]
 800dc4c:	6832      	ldr	r2, [r6, #0]
 800dc4e:	1a9b      	subs	r3, r3, r2
 800dc50:	42ab      	cmp	r3, r5
 800dc52:	dc26      	bgt.n	800dca2 <_printf_common+0x96>
 800dc54:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800dc58:	6822      	ldr	r2, [r4, #0]
 800dc5a:	3b00      	subs	r3, #0
 800dc5c:	bf18      	it	ne
 800dc5e:	2301      	movne	r3, #1
 800dc60:	0692      	lsls	r2, r2, #26
 800dc62:	d42b      	bmi.n	800dcbc <_printf_common+0xb0>
 800dc64:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800dc68:	4641      	mov	r1, r8
 800dc6a:	4638      	mov	r0, r7
 800dc6c:	47c8      	blx	r9
 800dc6e:	3001      	adds	r0, #1
 800dc70:	d01e      	beq.n	800dcb0 <_printf_common+0xa4>
 800dc72:	6823      	ldr	r3, [r4, #0]
 800dc74:	6922      	ldr	r2, [r4, #16]
 800dc76:	f003 0306 	and.w	r3, r3, #6
 800dc7a:	2b04      	cmp	r3, #4
 800dc7c:	bf02      	ittt	eq
 800dc7e:	68e5      	ldreq	r5, [r4, #12]
 800dc80:	6833      	ldreq	r3, [r6, #0]
 800dc82:	1aed      	subeq	r5, r5, r3
 800dc84:	68a3      	ldr	r3, [r4, #8]
 800dc86:	bf0c      	ite	eq
 800dc88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800dc8c:	2500      	movne	r5, #0
 800dc8e:	4293      	cmp	r3, r2
 800dc90:	bfc4      	itt	gt
 800dc92:	1a9b      	subgt	r3, r3, r2
 800dc94:	18ed      	addgt	r5, r5, r3
 800dc96:	2600      	movs	r6, #0
 800dc98:	341a      	adds	r4, #26
 800dc9a:	42b5      	cmp	r5, r6
 800dc9c:	d11a      	bne.n	800dcd4 <_printf_common+0xc8>
 800dc9e:	2000      	movs	r0, #0
 800dca0:	e008      	b.n	800dcb4 <_printf_common+0xa8>
 800dca2:	2301      	movs	r3, #1
 800dca4:	4652      	mov	r2, sl
 800dca6:	4641      	mov	r1, r8
 800dca8:	4638      	mov	r0, r7
 800dcaa:	47c8      	blx	r9
 800dcac:	3001      	adds	r0, #1
 800dcae:	d103      	bne.n	800dcb8 <_printf_common+0xac>
 800dcb0:	f04f 30ff 	mov.w	r0, #4294967295
 800dcb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dcb8:	3501      	adds	r5, #1
 800dcba:	e7c6      	b.n	800dc4a <_printf_common+0x3e>
 800dcbc:	18e1      	adds	r1, r4, r3
 800dcbe:	1c5a      	adds	r2, r3, #1
 800dcc0:	2030      	movs	r0, #48	@ 0x30
 800dcc2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800dcc6:	4422      	add	r2, r4
 800dcc8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800dccc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800dcd0:	3302      	adds	r3, #2
 800dcd2:	e7c7      	b.n	800dc64 <_printf_common+0x58>
 800dcd4:	2301      	movs	r3, #1
 800dcd6:	4622      	mov	r2, r4
 800dcd8:	4641      	mov	r1, r8
 800dcda:	4638      	mov	r0, r7
 800dcdc:	47c8      	blx	r9
 800dcde:	3001      	adds	r0, #1
 800dce0:	d0e6      	beq.n	800dcb0 <_printf_common+0xa4>
 800dce2:	3601      	adds	r6, #1
 800dce4:	e7d9      	b.n	800dc9a <_printf_common+0x8e>
	...

0800dce8 <_printf_i>:
 800dce8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dcec:	7e0f      	ldrb	r7, [r1, #24]
 800dcee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800dcf0:	2f78      	cmp	r7, #120	@ 0x78
 800dcf2:	4691      	mov	r9, r2
 800dcf4:	4680      	mov	r8, r0
 800dcf6:	460c      	mov	r4, r1
 800dcf8:	469a      	mov	sl, r3
 800dcfa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800dcfe:	d807      	bhi.n	800dd10 <_printf_i+0x28>
 800dd00:	2f62      	cmp	r7, #98	@ 0x62
 800dd02:	d80a      	bhi.n	800dd1a <_printf_i+0x32>
 800dd04:	2f00      	cmp	r7, #0
 800dd06:	f000 80d1 	beq.w	800deac <_printf_i+0x1c4>
 800dd0a:	2f58      	cmp	r7, #88	@ 0x58
 800dd0c:	f000 80b8 	beq.w	800de80 <_printf_i+0x198>
 800dd10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800dd14:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800dd18:	e03a      	b.n	800dd90 <_printf_i+0xa8>
 800dd1a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800dd1e:	2b15      	cmp	r3, #21
 800dd20:	d8f6      	bhi.n	800dd10 <_printf_i+0x28>
 800dd22:	a101      	add	r1, pc, #4	@ (adr r1, 800dd28 <_printf_i+0x40>)
 800dd24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800dd28:	0800dd81 	.word	0x0800dd81
 800dd2c:	0800dd95 	.word	0x0800dd95
 800dd30:	0800dd11 	.word	0x0800dd11
 800dd34:	0800dd11 	.word	0x0800dd11
 800dd38:	0800dd11 	.word	0x0800dd11
 800dd3c:	0800dd11 	.word	0x0800dd11
 800dd40:	0800dd95 	.word	0x0800dd95
 800dd44:	0800dd11 	.word	0x0800dd11
 800dd48:	0800dd11 	.word	0x0800dd11
 800dd4c:	0800dd11 	.word	0x0800dd11
 800dd50:	0800dd11 	.word	0x0800dd11
 800dd54:	0800de93 	.word	0x0800de93
 800dd58:	0800ddbf 	.word	0x0800ddbf
 800dd5c:	0800de4d 	.word	0x0800de4d
 800dd60:	0800dd11 	.word	0x0800dd11
 800dd64:	0800dd11 	.word	0x0800dd11
 800dd68:	0800deb5 	.word	0x0800deb5
 800dd6c:	0800dd11 	.word	0x0800dd11
 800dd70:	0800ddbf 	.word	0x0800ddbf
 800dd74:	0800dd11 	.word	0x0800dd11
 800dd78:	0800dd11 	.word	0x0800dd11
 800dd7c:	0800de55 	.word	0x0800de55
 800dd80:	6833      	ldr	r3, [r6, #0]
 800dd82:	1d1a      	adds	r2, r3, #4
 800dd84:	681b      	ldr	r3, [r3, #0]
 800dd86:	6032      	str	r2, [r6, #0]
 800dd88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800dd8c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800dd90:	2301      	movs	r3, #1
 800dd92:	e09c      	b.n	800dece <_printf_i+0x1e6>
 800dd94:	6833      	ldr	r3, [r6, #0]
 800dd96:	6820      	ldr	r0, [r4, #0]
 800dd98:	1d19      	adds	r1, r3, #4
 800dd9a:	6031      	str	r1, [r6, #0]
 800dd9c:	0606      	lsls	r6, r0, #24
 800dd9e:	d501      	bpl.n	800dda4 <_printf_i+0xbc>
 800dda0:	681d      	ldr	r5, [r3, #0]
 800dda2:	e003      	b.n	800ddac <_printf_i+0xc4>
 800dda4:	0645      	lsls	r5, r0, #25
 800dda6:	d5fb      	bpl.n	800dda0 <_printf_i+0xb8>
 800dda8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ddac:	2d00      	cmp	r5, #0
 800ddae:	da03      	bge.n	800ddb8 <_printf_i+0xd0>
 800ddb0:	232d      	movs	r3, #45	@ 0x2d
 800ddb2:	426d      	negs	r5, r5
 800ddb4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ddb8:	4858      	ldr	r0, [pc, #352]	@ (800df1c <_printf_i+0x234>)
 800ddba:	230a      	movs	r3, #10
 800ddbc:	e011      	b.n	800dde2 <_printf_i+0xfa>
 800ddbe:	6821      	ldr	r1, [r4, #0]
 800ddc0:	6833      	ldr	r3, [r6, #0]
 800ddc2:	0608      	lsls	r0, r1, #24
 800ddc4:	f853 5b04 	ldr.w	r5, [r3], #4
 800ddc8:	d402      	bmi.n	800ddd0 <_printf_i+0xe8>
 800ddca:	0649      	lsls	r1, r1, #25
 800ddcc:	bf48      	it	mi
 800ddce:	b2ad      	uxthmi	r5, r5
 800ddd0:	2f6f      	cmp	r7, #111	@ 0x6f
 800ddd2:	4852      	ldr	r0, [pc, #328]	@ (800df1c <_printf_i+0x234>)
 800ddd4:	6033      	str	r3, [r6, #0]
 800ddd6:	bf14      	ite	ne
 800ddd8:	230a      	movne	r3, #10
 800ddda:	2308      	moveq	r3, #8
 800dddc:	2100      	movs	r1, #0
 800ddde:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800dde2:	6866      	ldr	r6, [r4, #4]
 800dde4:	60a6      	str	r6, [r4, #8]
 800dde6:	2e00      	cmp	r6, #0
 800dde8:	db05      	blt.n	800ddf6 <_printf_i+0x10e>
 800ddea:	6821      	ldr	r1, [r4, #0]
 800ddec:	432e      	orrs	r6, r5
 800ddee:	f021 0104 	bic.w	r1, r1, #4
 800ddf2:	6021      	str	r1, [r4, #0]
 800ddf4:	d04b      	beq.n	800de8e <_printf_i+0x1a6>
 800ddf6:	4616      	mov	r6, r2
 800ddf8:	fbb5 f1f3 	udiv	r1, r5, r3
 800ddfc:	fb03 5711 	mls	r7, r3, r1, r5
 800de00:	5dc7      	ldrb	r7, [r0, r7]
 800de02:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800de06:	462f      	mov	r7, r5
 800de08:	42bb      	cmp	r3, r7
 800de0a:	460d      	mov	r5, r1
 800de0c:	d9f4      	bls.n	800ddf8 <_printf_i+0x110>
 800de0e:	2b08      	cmp	r3, #8
 800de10:	d10b      	bne.n	800de2a <_printf_i+0x142>
 800de12:	6823      	ldr	r3, [r4, #0]
 800de14:	07df      	lsls	r7, r3, #31
 800de16:	d508      	bpl.n	800de2a <_printf_i+0x142>
 800de18:	6923      	ldr	r3, [r4, #16]
 800de1a:	6861      	ldr	r1, [r4, #4]
 800de1c:	4299      	cmp	r1, r3
 800de1e:	bfde      	ittt	le
 800de20:	2330      	movle	r3, #48	@ 0x30
 800de22:	f806 3c01 	strble.w	r3, [r6, #-1]
 800de26:	f106 36ff 	addle.w	r6, r6, #4294967295
 800de2a:	1b92      	subs	r2, r2, r6
 800de2c:	6122      	str	r2, [r4, #16]
 800de2e:	f8cd a000 	str.w	sl, [sp]
 800de32:	464b      	mov	r3, r9
 800de34:	aa03      	add	r2, sp, #12
 800de36:	4621      	mov	r1, r4
 800de38:	4640      	mov	r0, r8
 800de3a:	f7ff fee7 	bl	800dc0c <_printf_common>
 800de3e:	3001      	adds	r0, #1
 800de40:	d14a      	bne.n	800ded8 <_printf_i+0x1f0>
 800de42:	f04f 30ff 	mov.w	r0, #4294967295
 800de46:	b004      	add	sp, #16
 800de48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de4c:	6823      	ldr	r3, [r4, #0]
 800de4e:	f043 0320 	orr.w	r3, r3, #32
 800de52:	6023      	str	r3, [r4, #0]
 800de54:	4832      	ldr	r0, [pc, #200]	@ (800df20 <_printf_i+0x238>)
 800de56:	2778      	movs	r7, #120	@ 0x78
 800de58:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800de5c:	6823      	ldr	r3, [r4, #0]
 800de5e:	6831      	ldr	r1, [r6, #0]
 800de60:	061f      	lsls	r7, r3, #24
 800de62:	f851 5b04 	ldr.w	r5, [r1], #4
 800de66:	d402      	bmi.n	800de6e <_printf_i+0x186>
 800de68:	065f      	lsls	r7, r3, #25
 800de6a:	bf48      	it	mi
 800de6c:	b2ad      	uxthmi	r5, r5
 800de6e:	6031      	str	r1, [r6, #0]
 800de70:	07d9      	lsls	r1, r3, #31
 800de72:	bf44      	itt	mi
 800de74:	f043 0320 	orrmi.w	r3, r3, #32
 800de78:	6023      	strmi	r3, [r4, #0]
 800de7a:	b11d      	cbz	r5, 800de84 <_printf_i+0x19c>
 800de7c:	2310      	movs	r3, #16
 800de7e:	e7ad      	b.n	800dddc <_printf_i+0xf4>
 800de80:	4826      	ldr	r0, [pc, #152]	@ (800df1c <_printf_i+0x234>)
 800de82:	e7e9      	b.n	800de58 <_printf_i+0x170>
 800de84:	6823      	ldr	r3, [r4, #0]
 800de86:	f023 0320 	bic.w	r3, r3, #32
 800de8a:	6023      	str	r3, [r4, #0]
 800de8c:	e7f6      	b.n	800de7c <_printf_i+0x194>
 800de8e:	4616      	mov	r6, r2
 800de90:	e7bd      	b.n	800de0e <_printf_i+0x126>
 800de92:	6833      	ldr	r3, [r6, #0]
 800de94:	6825      	ldr	r5, [r4, #0]
 800de96:	6961      	ldr	r1, [r4, #20]
 800de98:	1d18      	adds	r0, r3, #4
 800de9a:	6030      	str	r0, [r6, #0]
 800de9c:	062e      	lsls	r6, r5, #24
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	d501      	bpl.n	800dea6 <_printf_i+0x1be>
 800dea2:	6019      	str	r1, [r3, #0]
 800dea4:	e002      	b.n	800deac <_printf_i+0x1c4>
 800dea6:	0668      	lsls	r0, r5, #25
 800dea8:	d5fb      	bpl.n	800dea2 <_printf_i+0x1ba>
 800deaa:	8019      	strh	r1, [r3, #0]
 800deac:	2300      	movs	r3, #0
 800deae:	6123      	str	r3, [r4, #16]
 800deb0:	4616      	mov	r6, r2
 800deb2:	e7bc      	b.n	800de2e <_printf_i+0x146>
 800deb4:	6833      	ldr	r3, [r6, #0]
 800deb6:	1d1a      	adds	r2, r3, #4
 800deb8:	6032      	str	r2, [r6, #0]
 800deba:	681e      	ldr	r6, [r3, #0]
 800debc:	6862      	ldr	r2, [r4, #4]
 800debe:	2100      	movs	r1, #0
 800dec0:	4630      	mov	r0, r6
 800dec2:	f7f2 f995 	bl	80001f0 <memchr>
 800dec6:	b108      	cbz	r0, 800decc <_printf_i+0x1e4>
 800dec8:	1b80      	subs	r0, r0, r6
 800deca:	6060      	str	r0, [r4, #4]
 800decc:	6863      	ldr	r3, [r4, #4]
 800dece:	6123      	str	r3, [r4, #16]
 800ded0:	2300      	movs	r3, #0
 800ded2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ded6:	e7aa      	b.n	800de2e <_printf_i+0x146>
 800ded8:	6923      	ldr	r3, [r4, #16]
 800deda:	4632      	mov	r2, r6
 800dedc:	4649      	mov	r1, r9
 800dede:	4640      	mov	r0, r8
 800dee0:	47d0      	blx	sl
 800dee2:	3001      	adds	r0, #1
 800dee4:	d0ad      	beq.n	800de42 <_printf_i+0x15a>
 800dee6:	6823      	ldr	r3, [r4, #0]
 800dee8:	079b      	lsls	r3, r3, #30
 800deea:	d413      	bmi.n	800df14 <_printf_i+0x22c>
 800deec:	68e0      	ldr	r0, [r4, #12]
 800deee:	9b03      	ldr	r3, [sp, #12]
 800def0:	4298      	cmp	r0, r3
 800def2:	bfb8      	it	lt
 800def4:	4618      	movlt	r0, r3
 800def6:	e7a6      	b.n	800de46 <_printf_i+0x15e>
 800def8:	2301      	movs	r3, #1
 800defa:	4632      	mov	r2, r6
 800defc:	4649      	mov	r1, r9
 800defe:	4640      	mov	r0, r8
 800df00:	47d0      	blx	sl
 800df02:	3001      	adds	r0, #1
 800df04:	d09d      	beq.n	800de42 <_printf_i+0x15a>
 800df06:	3501      	adds	r5, #1
 800df08:	68e3      	ldr	r3, [r4, #12]
 800df0a:	9903      	ldr	r1, [sp, #12]
 800df0c:	1a5b      	subs	r3, r3, r1
 800df0e:	42ab      	cmp	r3, r5
 800df10:	dcf2      	bgt.n	800def8 <_printf_i+0x210>
 800df12:	e7eb      	b.n	800deec <_printf_i+0x204>
 800df14:	2500      	movs	r5, #0
 800df16:	f104 0619 	add.w	r6, r4, #25
 800df1a:	e7f5      	b.n	800df08 <_printf_i+0x220>
 800df1c:	0803de21 	.word	0x0803de21
 800df20:	0803de32 	.word	0x0803de32

0800df24 <_scanf_float>:
 800df24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df28:	b087      	sub	sp, #28
 800df2a:	4691      	mov	r9, r2
 800df2c:	9303      	str	r3, [sp, #12]
 800df2e:	688b      	ldr	r3, [r1, #8]
 800df30:	1e5a      	subs	r2, r3, #1
 800df32:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800df36:	bf81      	itttt	hi
 800df38:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800df3c:	eb03 0b05 	addhi.w	fp, r3, r5
 800df40:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800df44:	608b      	strhi	r3, [r1, #8]
 800df46:	680b      	ldr	r3, [r1, #0]
 800df48:	460a      	mov	r2, r1
 800df4a:	f04f 0500 	mov.w	r5, #0
 800df4e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800df52:	f842 3b1c 	str.w	r3, [r2], #28
 800df56:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800df5a:	4680      	mov	r8, r0
 800df5c:	460c      	mov	r4, r1
 800df5e:	bf98      	it	ls
 800df60:	f04f 0b00 	movls.w	fp, #0
 800df64:	9201      	str	r2, [sp, #4]
 800df66:	4616      	mov	r6, r2
 800df68:	46aa      	mov	sl, r5
 800df6a:	462f      	mov	r7, r5
 800df6c:	9502      	str	r5, [sp, #8]
 800df6e:	68a2      	ldr	r2, [r4, #8]
 800df70:	b15a      	cbz	r2, 800df8a <_scanf_float+0x66>
 800df72:	f8d9 3000 	ldr.w	r3, [r9]
 800df76:	781b      	ldrb	r3, [r3, #0]
 800df78:	2b4e      	cmp	r3, #78	@ 0x4e
 800df7a:	d863      	bhi.n	800e044 <_scanf_float+0x120>
 800df7c:	2b40      	cmp	r3, #64	@ 0x40
 800df7e:	d83b      	bhi.n	800dff8 <_scanf_float+0xd4>
 800df80:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800df84:	b2c8      	uxtb	r0, r1
 800df86:	280e      	cmp	r0, #14
 800df88:	d939      	bls.n	800dffe <_scanf_float+0xda>
 800df8a:	b11f      	cbz	r7, 800df94 <_scanf_float+0x70>
 800df8c:	6823      	ldr	r3, [r4, #0]
 800df8e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800df92:	6023      	str	r3, [r4, #0]
 800df94:	f10a 3aff 	add.w	sl, sl, #4294967295
 800df98:	f1ba 0f01 	cmp.w	sl, #1
 800df9c:	f200 8114 	bhi.w	800e1c8 <_scanf_float+0x2a4>
 800dfa0:	9b01      	ldr	r3, [sp, #4]
 800dfa2:	429e      	cmp	r6, r3
 800dfa4:	f200 8105 	bhi.w	800e1b2 <_scanf_float+0x28e>
 800dfa8:	2001      	movs	r0, #1
 800dfaa:	b007      	add	sp, #28
 800dfac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfb0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800dfb4:	2a0d      	cmp	r2, #13
 800dfb6:	d8e8      	bhi.n	800df8a <_scanf_float+0x66>
 800dfb8:	a101      	add	r1, pc, #4	@ (adr r1, 800dfc0 <_scanf_float+0x9c>)
 800dfba:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800dfbe:	bf00      	nop
 800dfc0:	0800e109 	.word	0x0800e109
 800dfc4:	0800df8b 	.word	0x0800df8b
 800dfc8:	0800df8b 	.word	0x0800df8b
 800dfcc:	0800df8b 	.word	0x0800df8b
 800dfd0:	0800e165 	.word	0x0800e165
 800dfd4:	0800e13f 	.word	0x0800e13f
 800dfd8:	0800df8b 	.word	0x0800df8b
 800dfdc:	0800df8b 	.word	0x0800df8b
 800dfe0:	0800e117 	.word	0x0800e117
 800dfe4:	0800df8b 	.word	0x0800df8b
 800dfe8:	0800df8b 	.word	0x0800df8b
 800dfec:	0800df8b 	.word	0x0800df8b
 800dff0:	0800df8b 	.word	0x0800df8b
 800dff4:	0800e0d3 	.word	0x0800e0d3
 800dff8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800dffc:	e7da      	b.n	800dfb4 <_scanf_float+0x90>
 800dffe:	290e      	cmp	r1, #14
 800e000:	d8c3      	bhi.n	800df8a <_scanf_float+0x66>
 800e002:	a001      	add	r0, pc, #4	@ (adr r0, 800e008 <_scanf_float+0xe4>)
 800e004:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800e008:	0800e0c3 	.word	0x0800e0c3
 800e00c:	0800df8b 	.word	0x0800df8b
 800e010:	0800e0c3 	.word	0x0800e0c3
 800e014:	0800e153 	.word	0x0800e153
 800e018:	0800df8b 	.word	0x0800df8b
 800e01c:	0800e065 	.word	0x0800e065
 800e020:	0800e0a9 	.word	0x0800e0a9
 800e024:	0800e0a9 	.word	0x0800e0a9
 800e028:	0800e0a9 	.word	0x0800e0a9
 800e02c:	0800e0a9 	.word	0x0800e0a9
 800e030:	0800e0a9 	.word	0x0800e0a9
 800e034:	0800e0a9 	.word	0x0800e0a9
 800e038:	0800e0a9 	.word	0x0800e0a9
 800e03c:	0800e0a9 	.word	0x0800e0a9
 800e040:	0800e0a9 	.word	0x0800e0a9
 800e044:	2b6e      	cmp	r3, #110	@ 0x6e
 800e046:	d809      	bhi.n	800e05c <_scanf_float+0x138>
 800e048:	2b60      	cmp	r3, #96	@ 0x60
 800e04a:	d8b1      	bhi.n	800dfb0 <_scanf_float+0x8c>
 800e04c:	2b54      	cmp	r3, #84	@ 0x54
 800e04e:	d07b      	beq.n	800e148 <_scanf_float+0x224>
 800e050:	2b59      	cmp	r3, #89	@ 0x59
 800e052:	d19a      	bne.n	800df8a <_scanf_float+0x66>
 800e054:	2d07      	cmp	r5, #7
 800e056:	d198      	bne.n	800df8a <_scanf_float+0x66>
 800e058:	2508      	movs	r5, #8
 800e05a:	e02f      	b.n	800e0bc <_scanf_float+0x198>
 800e05c:	2b74      	cmp	r3, #116	@ 0x74
 800e05e:	d073      	beq.n	800e148 <_scanf_float+0x224>
 800e060:	2b79      	cmp	r3, #121	@ 0x79
 800e062:	e7f6      	b.n	800e052 <_scanf_float+0x12e>
 800e064:	6821      	ldr	r1, [r4, #0]
 800e066:	05c8      	lsls	r0, r1, #23
 800e068:	d51e      	bpl.n	800e0a8 <_scanf_float+0x184>
 800e06a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800e06e:	6021      	str	r1, [r4, #0]
 800e070:	3701      	adds	r7, #1
 800e072:	f1bb 0f00 	cmp.w	fp, #0
 800e076:	d003      	beq.n	800e080 <_scanf_float+0x15c>
 800e078:	3201      	adds	r2, #1
 800e07a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e07e:	60a2      	str	r2, [r4, #8]
 800e080:	68a3      	ldr	r3, [r4, #8]
 800e082:	3b01      	subs	r3, #1
 800e084:	60a3      	str	r3, [r4, #8]
 800e086:	6923      	ldr	r3, [r4, #16]
 800e088:	3301      	adds	r3, #1
 800e08a:	6123      	str	r3, [r4, #16]
 800e08c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800e090:	3b01      	subs	r3, #1
 800e092:	2b00      	cmp	r3, #0
 800e094:	f8c9 3004 	str.w	r3, [r9, #4]
 800e098:	f340 8082 	ble.w	800e1a0 <_scanf_float+0x27c>
 800e09c:	f8d9 3000 	ldr.w	r3, [r9]
 800e0a0:	3301      	adds	r3, #1
 800e0a2:	f8c9 3000 	str.w	r3, [r9]
 800e0a6:	e762      	b.n	800df6e <_scanf_float+0x4a>
 800e0a8:	eb1a 0105 	adds.w	r1, sl, r5
 800e0ac:	f47f af6d 	bne.w	800df8a <_scanf_float+0x66>
 800e0b0:	6822      	ldr	r2, [r4, #0]
 800e0b2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800e0b6:	6022      	str	r2, [r4, #0]
 800e0b8:	460d      	mov	r5, r1
 800e0ba:	468a      	mov	sl, r1
 800e0bc:	f806 3b01 	strb.w	r3, [r6], #1
 800e0c0:	e7de      	b.n	800e080 <_scanf_float+0x15c>
 800e0c2:	6822      	ldr	r2, [r4, #0]
 800e0c4:	0610      	lsls	r0, r2, #24
 800e0c6:	f57f af60 	bpl.w	800df8a <_scanf_float+0x66>
 800e0ca:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800e0ce:	6022      	str	r2, [r4, #0]
 800e0d0:	e7f4      	b.n	800e0bc <_scanf_float+0x198>
 800e0d2:	f1ba 0f00 	cmp.w	sl, #0
 800e0d6:	d10c      	bne.n	800e0f2 <_scanf_float+0x1ce>
 800e0d8:	b977      	cbnz	r7, 800e0f8 <_scanf_float+0x1d4>
 800e0da:	6822      	ldr	r2, [r4, #0]
 800e0dc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800e0e0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800e0e4:	d108      	bne.n	800e0f8 <_scanf_float+0x1d4>
 800e0e6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e0ea:	6022      	str	r2, [r4, #0]
 800e0ec:	f04f 0a01 	mov.w	sl, #1
 800e0f0:	e7e4      	b.n	800e0bc <_scanf_float+0x198>
 800e0f2:	f1ba 0f02 	cmp.w	sl, #2
 800e0f6:	d050      	beq.n	800e19a <_scanf_float+0x276>
 800e0f8:	2d01      	cmp	r5, #1
 800e0fa:	d002      	beq.n	800e102 <_scanf_float+0x1de>
 800e0fc:	2d04      	cmp	r5, #4
 800e0fe:	f47f af44 	bne.w	800df8a <_scanf_float+0x66>
 800e102:	3501      	adds	r5, #1
 800e104:	b2ed      	uxtb	r5, r5
 800e106:	e7d9      	b.n	800e0bc <_scanf_float+0x198>
 800e108:	f1ba 0f01 	cmp.w	sl, #1
 800e10c:	f47f af3d 	bne.w	800df8a <_scanf_float+0x66>
 800e110:	f04f 0a02 	mov.w	sl, #2
 800e114:	e7d2      	b.n	800e0bc <_scanf_float+0x198>
 800e116:	b975      	cbnz	r5, 800e136 <_scanf_float+0x212>
 800e118:	2f00      	cmp	r7, #0
 800e11a:	f47f af37 	bne.w	800df8c <_scanf_float+0x68>
 800e11e:	6822      	ldr	r2, [r4, #0]
 800e120:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800e124:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800e128:	f040 8103 	bne.w	800e332 <_scanf_float+0x40e>
 800e12c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e130:	6022      	str	r2, [r4, #0]
 800e132:	2501      	movs	r5, #1
 800e134:	e7c2      	b.n	800e0bc <_scanf_float+0x198>
 800e136:	2d03      	cmp	r5, #3
 800e138:	d0e3      	beq.n	800e102 <_scanf_float+0x1de>
 800e13a:	2d05      	cmp	r5, #5
 800e13c:	e7df      	b.n	800e0fe <_scanf_float+0x1da>
 800e13e:	2d02      	cmp	r5, #2
 800e140:	f47f af23 	bne.w	800df8a <_scanf_float+0x66>
 800e144:	2503      	movs	r5, #3
 800e146:	e7b9      	b.n	800e0bc <_scanf_float+0x198>
 800e148:	2d06      	cmp	r5, #6
 800e14a:	f47f af1e 	bne.w	800df8a <_scanf_float+0x66>
 800e14e:	2507      	movs	r5, #7
 800e150:	e7b4      	b.n	800e0bc <_scanf_float+0x198>
 800e152:	6822      	ldr	r2, [r4, #0]
 800e154:	0591      	lsls	r1, r2, #22
 800e156:	f57f af18 	bpl.w	800df8a <_scanf_float+0x66>
 800e15a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800e15e:	6022      	str	r2, [r4, #0]
 800e160:	9702      	str	r7, [sp, #8]
 800e162:	e7ab      	b.n	800e0bc <_scanf_float+0x198>
 800e164:	6822      	ldr	r2, [r4, #0]
 800e166:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800e16a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800e16e:	d005      	beq.n	800e17c <_scanf_float+0x258>
 800e170:	0550      	lsls	r0, r2, #21
 800e172:	f57f af0a 	bpl.w	800df8a <_scanf_float+0x66>
 800e176:	2f00      	cmp	r7, #0
 800e178:	f000 80db 	beq.w	800e332 <_scanf_float+0x40e>
 800e17c:	0591      	lsls	r1, r2, #22
 800e17e:	bf58      	it	pl
 800e180:	9902      	ldrpl	r1, [sp, #8]
 800e182:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e186:	bf58      	it	pl
 800e188:	1a79      	subpl	r1, r7, r1
 800e18a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800e18e:	bf58      	it	pl
 800e190:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800e194:	6022      	str	r2, [r4, #0]
 800e196:	2700      	movs	r7, #0
 800e198:	e790      	b.n	800e0bc <_scanf_float+0x198>
 800e19a:	f04f 0a03 	mov.w	sl, #3
 800e19e:	e78d      	b.n	800e0bc <_scanf_float+0x198>
 800e1a0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800e1a4:	4649      	mov	r1, r9
 800e1a6:	4640      	mov	r0, r8
 800e1a8:	4798      	blx	r3
 800e1aa:	2800      	cmp	r0, #0
 800e1ac:	f43f aedf 	beq.w	800df6e <_scanf_float+0x4a>
 800e1b0:	e6eb      	b.n	800df8a <_scanf_float+0x66>
 800e1b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e1b6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e1ba:	464a      	mov	r2, r9
 800e1bc:	4640      	mov	r0, r8
 800e1be:	4798      	blx	r3
 800e1c0:	6923      	ldr	r3, [r4, #16]
 800e1c2:	3b01      	subs	r3, #1
 800e1c4:	6123      	str	r3, [r4, #16]
 800e1c6:	e6eb      	b.n	800dfa0 <_scanf_float+0x7c>
 800e1c8:	1e6b      	subs	r3, r5, #1
 800e1ca:	2b06      	cmp	r3, #6
 800e1cc:	d824      	bhi.n	800e218 <_scanf_float+0x2f4>
 800e1ce:	2d02      	cmp	r5, #2
 800e1d0:	d836      	bhi.n	800e240 <_scanf_float+0x31c>
 800e1d2:	9b01      	ldr	r3, [sp, #4]
 800e1d4:	429e      	cmp	r6, r3
 800e1d6:	f67f aee7 	bls.w	800dfa8 <_scanf_float+0x84>
 800e1da:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e1de:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e1e2:	464a      	mov	r2, r9
 800e1e4:	4640      	mov	r0, r8
 800e1e6:	4798      	blx	r3
 800e1e8:	6923      	ldr	r3, [r4, #16]
 800e1ea:	3b01      	subs	r3, #1
 800e1ec:	6123      	str	r3, [r4, #16]
 800e1ee:	e7f0      	b.n	800e1d2 <_scanf_float+0x2ae>
 800e1f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e1f4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800e1f8:	464a      	mov	r2, r9
 800e1fa:	4640      	mov	r0, r8
 800e1fc:	4798      	blx	r3
 800e1fe:	6923      	ldr	r3, [r4, #16]
 800e200:	3b01      	subs	r3, #1
 800e202:	6123      	str	r3, [r4, #16]
 800e204:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e208:	fa5f fa8a 	uxtb.w	sl, sl
 800e20c:	f1ba 0f02 	cmp.w	sl, #2
 800e210:	d1ee      	bne.n	800e1f0 <_scanf_float+0x2cc>
 800e212:	3d03      	subs	r5, #3
 800e214:	b2ed      	uxtb	r5, r5
 800e216:	1b76      	subs	r6, r6, r5
 800e218:	6823      	ldr	r3, [r4, #0]
 800e21a:	05da      	lsls	r2, r3, #23
 800e21c:	d530      	bpl.n	800e280 <_scanf_float+0x35c>
 800e21e:	055b      	lsls	r3, r3, #21
 800e220:	d511      	bpl.n	800e246 <_scanf_float+0x322>
 800e222:	9b01      	ldr	r3, [sp, #4]
 800e224:	429e      	cmp	r6, r3
 800e226:	f67f aebf 	bls.w	800dfa8 <_scanf_float+0x84>
 800e22a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e22e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e232:	464a      	mov	r2, r9
 800e234:	4640      	mov	r0, r8
 800e236:	4798      	blx	r3
 800e238:	6923      	ldr	r3, [r4, #16]
 800e23a:	3b01      	subs	r3, #1
 800e23c:	6123      	str	r3, [r4, #16]
 800e23e:	e7f0      	b.n	800e222 <_scanf_float+0x2fe>
 800e240:	46aa      	mov	sl, r5
 800e242:	46b3      	mov	fp, r6
 800e244:	e7de      	b.n	800e204 <_scanf_float+0x2e0>
 800e246:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800e24a:	6923      	ldr	r3, [r4, #16]
 800e24c:	2965      	cmp	r1, #101	@ 0x65
 800e24e:	f103 33ff 	add.w	r3, r3, #4294967295
 800e252:	f106 35ff 	add.w	r5, r6, #4294967295
 800e256:	6123      	str	r3, [r4, #16]
 800e258:	d00c      	beq.n	800e274 <_scanf_float+0x350>
 800e25a:	2945      	cmp	r1, #69	@ 0x45
 800e25c:	d00a      	beq.n	800e274 <_scanf_float+0x350>
 800e25e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e262:	464a      	mov	r2, r9
 800e264:	4640      	mov	r0, r8
 800e266:	4798      	blx	r3
 800e268:	6923      	ldr	r3, [r4, #16]
 800e26a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800e26e:	3b01      	subs	r3, #1
 800e270:	1eb5      	subs	r5, r6, #2
 800e272:	6123      	str	r3, [r4, #16]
 800e274:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e278:	464a      	mov	r2, r9
 800e27a:	4640      	mov	r0, r8
 800e27c:	4798      	blx	r3
 800e27e:	462e      	mov	r6, r5
 800e280:	6822      	ldr	r2, [r4, #0]
 800e282:	f012 0210 	ands.w	r2, r2, #16
 800e286:	d001      	beq.n	800e28c <_scanf_float+0x368>
 800e288:	2000      	movs	r0, #0
 800e28a:	e68e      	b.n	800dfaa <_scanf_float+0x86>
 800e28c:	7032      	strb	r2, [r6, #0]
 800e28e:	6823      	ldr	r3, [r4, #0]
 800e290:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800e294:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e298:	d125      	bne.n	800e2e6 <_scanf_float+0x3c2>
 800e29a:	9b02      	ldr	r3, [sp, #8]
 800e29c:	429f      	cmp	r7, r3
 800e29e:	d00a      	beq.n	800e2b6 <_scanf_float+0x392>
 800e2a0:	1bda      	subs	r2, r3, r7
 800e2a2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800e2a6:	429e      	cmp	r6, r3
 800e2a8:	bf28      	it	cs
 800e2aa:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800e2ae:	4922      	ldr	r1, [pc, #136]	@ (800e338 <_scanf_float+0x414>)
 800e2b0:	4630      	mov	r0, r6
 800e2b2:	f000 f93d 	bl	800e530 <siprintf>
 800e2b6:	9901      	ldr	r1, [sp, #4]
 800e2b8:	2200      	movs	r2, #0
 800e2ba:	4640      	mov	r0, r8
 800e2bc:	f003 f9a0 	bl	8011600 <_strtod_r>
 800e2c0:	9b03      	ldr	r3, [sp, #12]
 800e2c2:	6821      	ldr	r1, [r4, #0]
 800e2c4:	681b      	ldr	r3, [r3, #0]
 800e2c6:	f011 0f02 	tst.w	r1, #2
 800e2ca:	ec57 6b10 	vmov	r6, r7, d0
 800e2ce:	f103 0204 	add.w	r2, r3, #4
 800e2d2:	d015      	beq.n	800e300 <_scanf_float+0x3dc>
 800e2d4:	9903      	ldr	r1, [sp, #12]
 800e2d6:	600a      	str	r2, [r1, #0]
 800e2d8:	681b      	ldr	r3, [r3, #0]
 800e2da:	e9c3 6700 	strd	r6, r7, [r3]
 800e2de:	68e3      	ldr	r3, [r4, #12]
 800e2e0:	3301      	adds	r3, #1
 800e2e2:	60e3      	str	r3, [r4, #12]
 800e2e4:	e7d0      	b.n	800e288 <_scanf_float+0x364>
 800e2e6:	9b04      	ldr	r3, [sp, #16]
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	d0e4      	beq.n	800e2b6 <_scanf_float+0x392>
 800e2ec:	9905      	ldr	r1, [sp, #20]
 800e2ee:	230a      	movs	r3, #10
 800e2f0:	3101      	adds	r1, #1
 800e2f2:	4640      	mov	r0, r8
 800e2f4:	f7ff f9b4 	bl	800d660 <_strtol_r>
 800e2f8:	9b04      	ldr	r3, [sp, #16]
 800e2fa:	9e05      	ldr	r6, [sp, #20]
 800e2fc:	1ac2      	subs	r2, r0, r3
 800e2fe:	e7d0      	b.n	800e2a2 <_scanf_float+0x37e>
 800e300:	f011 0f04 	tst.w	r1, #4
 800e304:	9903      	ldr	r1, [sp, #12]
 800e306:	600a      	str	r2, [r1, #0]
 800e308:	d1e6      	bne.n	800e2d8 <_scanf_float+0x3b4>
 800e30a:	681d      	ldr	r5, [r3, #0]
 800e30c:	4632      	mov	r2, r6
 800e30e:	463b      	mov	r3, r7
 800e310:	4630      	mov	r0, r6
 800e312:	4639      	mov	r1, r7
 800e314:	f7f2 fc1a 	bl	8000b4c <__aeabi_dcmpun>
 800e318:	b128      	cbz	r0, 800e326 <_scanf_float+0x402>
 800e31a:	4808      	ldr	r0, [pc, #32]	@ (800e33c <_scanf_float+0x418>)
 800e31c:	f000 ffce 	bl	800f2bc <nanf>
 800e320:	ed85 0a00 	vstr	s0, [r5]
 800e324:	e7db      	b.n	800e2de <_scanf_float+0x3ba>
 800e326:	4630      	mov	r0, r6
 800e328:	4639      	mov	r1, r7
 800e32a:	f7f2 fc6d 	bl	8000c08 <__aeabi_d2f>
 800e32e:	6028      	str	r0, [r5, #0]
 800e330:	e7d5      	b.n	800e2de <_scanf_float+0x3ba>
 800e332:	2700      	movs	r7, #0
 800e334:	e62e      	b.n	800df94 <_scanf_float+0x70>
 800e336:	bf00      	nop
 800e338:	0803de43 	.word	0x0803de43
 800e33c:	0803dfd2 	.word	0x0803dfd2

0800e340 <std>:
 800e340:	2300      	movs	r3, #0
 800e342:	b510      	push	{r4, lr}
 800e344:	4604      	mov	r4, r0
 800e346:	e9c0 3300 	strd	r3, r3, [r0]
 800e34a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e34e:	6083      	str	r3, [r0, #8]
 800e350:	8181      	strh	r1, [r0, #12]
 800e352:	6643      	str	r3, [r0, #100]	@ 0x64
 800e354:	81c2      	strh	r2, [r0, #14]
 800e356:	6183      	str	r3, [r0, #24]
 800e358:	4619      	mov	r1, r3
 800e35a:	2208      	movs	r2, #8
 800e35c:	305c      	adds	r0, #92	@ 0x5c
 800e35e:	f000 f968 	bl	800e632 <memset>
 800e362:	4b0d      	ldr	r3, [pc, #52]	@ (800e398 <std+0x58>)
 800e364:	6263      	str	r3, [r4, #36]	@ 0x24
 800e366:	4b0d      	ldr	r3, [pc, #52]	@ (800e39c <std+0x5c>)
 800e368:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e36a:	4b0d      	ldr	r3, [pc, #52]	@ (800e3a0 <std+0x60>)
 800e36c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e36e:	4b0d      	ldr	r3, [pc, #52]	@ (800e3a4 <std+0x64>)
 800e370:	6323      	str	r3, [r4, #48]	@ 0x30
 800e372:	4b0d      	ldr	r3, [pc, #52]	@ (800e3a8 <std+0x68>)
 800e374:	6224      	str	r4, [r4, #32]
 800e376:	429c      	cmp	r4, r3
 800e378:	d006      	beq.n	800e388 <std+0x48>
 800e37a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e37e:	4294      	cmp	r4, r2
 800e380:	d002      	beq.n	800e388 <std+0x48>
 800e382:	33d0      	adds	r3, #208	@ 0xd0
 800e384:	429c      	cmp	r4, r3
 800e386:	d105      	bne.n	800e394 <std+0x54>
 800e388:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e38c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e390:	f000 bf78 	b.w	800f284 <__retarget_lock_init_recursive>
 800e394:	bd10      	pop	{r4, pc}
 800e396:	bf00      	nop
 800e398:	0800e575 	.word	0x0800e575
 800e39c:	0800e59b 	.word	0x0800e59b
 800e3a0:	0800e5d3 	.word	0x0800e5d3
 800e3a4:	0800e5f7 	.word	0x0800e5f7
 800e3a8:	20002cf4 	.word	0x20002cf4

0800e3ac <stdio_exit_handler>:
 800e3ac:	4a02      	ldr	r2, [pc, #8]	@ (800e3b8 <stdio_exit_handler+0xc>)
 800e3ae:	4903      	ldr	r1, [pc, #12]	@ (800e3bc <stdio_exit_handler+0x10>)
 800e3b0:	4803      	ldr	r0, [pc, #12]	@ (800e3c0 <stdio_exit_handler+0x14>)
 800e3b2:	f000 b869 	b.w	800e488 <_fwalk_sglue>
 800e3b6:	bf00      	nop
 800e3b8:	2000004c 	.word	0x2000004c
 800e3bc:	08011ab9 	.word	0x08011ab9
 800e3c0:	20000064 	.word	0x20000064

0800e3c4 <cleanup_stdio>:
 800e3c4:	6841      	ldr	r1, [r0, #4]
 800e3c6:	4b0c      	ldr	r3, [pc, #48]	@ (800e3f8 <cleanup_stdio+0x34>)
 800e3c8:	4299      	cmp	r1, r3
 800e3ca:	b510      	push	{r4, lr}
 800e3cc:	4604      	mov	r4, r0
 800e3ce:	d001      	beq.n	800e3d4 <cleanup_stdio+0x10>
 800e3d0:	f003 fb72 	bl	8011ab8 <_fflush_r>
 800e3d4:	68a1      	ldr	r1, [r4, #8]
 800e3d6:	4b09      	ldr	r3, [pc, #36]	@ (800e3fc <cleanup_stdio+0x38>)
 800e3d8:	4299      	cmp	r1, r3
 800e3da:	d002      	beq.n	800e3e2 <cleanup_stdio+0x1e>
 800e3dc:	4620      	mov	r0, r4
 800e3de:	f003 fb6b 	bl	8011ab8 <_fflush_r>
 800e3e2:	68e1      	ldr	r1, [r4, #12]
 800e3e4:	4b06      	ldr	r3, [pc, #24]	@ (800e400 <cleanup_stdio+0x3c>)
 800e3e6:	4299      	cmp	r1, r3
 800e3e8:	d004      	beq.n	800e3f4 <cleanup_stdio+0x30>
 800e3ea:	4620      	mov	r0, r4
 800e3ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e3f0:	f003 bb62 	b.w	8011ab8 <_fflush_r>
 800e3f4:	bd10      	pop	{r4, pc}
 800e3f6:	bf00      	nop
 800e3f8:	20002cf4 	.word	0x20002cf4
 800e3fc:	20002d5c 	.word	0x20002d5c
 800e400:	20002dc4 	.word	0x20002dc4

0800e404 <global_stdio_init.part.0>:
 800e404:	b510      	push	{r4, lr}
 800e406:	4b0b      	ldr	r3, [pc, #44]	@ (800e434 <global_stdio_init.part.0+0x30>)
 800e408:	4c0b      	ldr	r4, [pc, #44]	@ (800e438 <global_stdio_init.part.0+0x34>)
 800e40a:	4a0c      	ldr	r2, [pc, #48]	@ (800e43c <global_stdio_init.part.0+0x38>)
 800e40c:	601a      	str	r2, [r3, #0]
 800e40e:	4620      	mov	r0, r4
 800e410:	2200      	movs	r2, #0
 800e412:	2104      	movs	r1, #4
 800e414:	f7ff ff94 	bl	800e340 <std>
 800e418:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e41c:	2201      	movs	r2, #1
 800e41e:	2109      	movs	r1, #9
 800e420:	f7ff ff8e 	bl	800e340 <std>
 800e424:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e428:	2202      	movs	r2, #2
 800e42a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e42e:	2112      	movs	r1, #18
 800e430:	f7ff bf86 	b.w	800e340 <std>
 800e434:	20002e2c 	.word	0x20002e2c
 800e438:	20002cf4 	.word	0x20002cf4
 800e43c:	0800e3ad 	.word	0x0800e3ad

0800e440 <__sfp_lock_acquire>:
 800e440:	4801      	ldr	r0, [pc, #4]	@ (800e448 <__sfp_lock_acquire+0x8>)
 800e442:	f000 bf21 	b.w	800f288 <__retarget_lock_acquire_recursive>
 800e446:	bf00      	nop
 800e448:	20002e5b 	.word	0x20002e5b

0800e44c <__sfp_lock_release>:
 800e44c:	4801      	ldr	r0, [pc, #4]	@ (800e454 <__sfp_lock_release+0x8>)
 800e44e:	f000 bf1d 	b.w	800f28c <__retarget_lock_release_recursive>
 800e452:	bf00      	nop
 800e454:	20002e5b 	.word	0x20002e5b

0800e458 <__sinit>:
 800e458:	b510      	push	{r4, lr}
 800e45a:	4604      	mov	r4, r0
 800e45c:	f7ff fff0 	bl	800e440 <__sfp_lock_acquire>
 800e460:	6a23      	ldr	r3, [r4, #32]
 800e462:	b11b      	cbz	r3, 800e46c <__sinit+0x14>
 800e464:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e468:	f7ff bff0 	b.w	800e44c <__sfp_lock_release>
 800e46c:	4b04      	ldr	r3, [pc, #16]	@ (800e480 <__sinit+0x28>)
 800e46e:	6223      	str	r3, [r4, #32]
 800e470:	4b04      	ldr	r3, [pc, #16]	@ (800e484 <__sinit+0x2c>)
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	2b00      	cmp	r3, #0
 800e476:	d1f5      	bne.n	800e464 <__sinit+0xc>
 800e478:	f7ff ffc4 	bl	800e404 <global_stdio_init.part.0>
 800e47c:	e7f2      	b.n	800e464 <__sinit+0xc>
 800e47e:	bf00      	nop
 800e480:	0800e3c5 	.word	0x0800e3c5
 800e484:	20002e2c 	.word	0x20002e2c

0800e488 <_fwalk_sglue>:
 800e488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e48c:	4607      	mov	r7, r0
 800e48e:	4688      	mov	r8, r1
 800e490:	4614      	mov	r4, r2
 800e492:	2600      	movs	r6, #0
 800e494:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e498:	f1b9 0901 	subs.w	r9, r9, #1
 800e49c:	d505      	bpl.n	800e4aa <_fwalk_sglue+0x22>
 800e49e:	6824      	ldr	r4, [r4, #0]
 800e4a0:	2c00      	cmp	r4, #0
 800e4a2:	d1f7      	bne.n	800e494 <_fwalk_sglue+0xc>
 800e4a4:	4630      	mov	r0, r6
 800e4a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e4aa:	89ab      	ldrh	r3, [r5, #12]
 800e4ac:	2b01      	cmp	r3, #1
 800e4ae:	d907      	bls.n	800e4c0 <_fwalk_sglue+0x38>
 800e4b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e4b4:	3301      	adds	r3, #1
 800e4b6:	d003      	beq.n	800e4c0 <_fwalk_sglue+0x38>
 800e4b8:	4629      	mov	r1, r5
 800e4ba:	4638      	mov	r0, r7
 800e4bc:	47c0      	blx	r8
 800e4be:	4306      	orrs	r6, r0
 800e4c0:	3568      	adds	r5, #104	@ 0x68
 800e4c2:	e7e9      	b.n	800e498 <_fwalk_sglue+0x10>

0800e4c4 <sniprintf>:
 800e4c4:	b40c      	push	{r2, r3}
 800e4c6:	b530      	push	{r4, r5, lr}
 800e4c8:	4b18      	ldr	r3, [pc, #96]	@ (800e52c <sniprintf+0x68>)
 800e4ca:	1e0c      	subs	r4, r1, #0
 800e4cc:	681d      	ldr	r5, [r3, #0]
 800e4ce:	b09d      	sub	sp, #116	@ 0x74
 800e4d0:	da08      	bge.n	800e4e4 <sniprintf+0x20>
 800e4d2:	238b      	movs	r3, #139	@ 0x8b
 800e4d4:	602b      	str	r3, [r5, #0]
 800e4d6:	f04f 30ff 	mov.w	r0, #4294967295
 800e4da:	b01d      	add	sp, #116	@ 0x74
 800e4dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e4e0:	b002      	add	sp, #8
 800e4e2:	4770      	bx	lr
 800e4e4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e4e8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e4ec:	f04f 0300 	mov.w	r3, #0
 800e4f0:	931b      	str	r3, [sp, #108]	@ 0x6c
 800e4f2:	bf14      	ite	ne
 800e4f4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800e4f8:	4623      	moveq	r3, r4
 800e4fa:	9304      	str	r3, [sp, #16]
 800e4fc:	9307      	str	r3, [sp, #28]
 800e4fe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e502:	9002      	str	r0, [sp, #8]
 800e504:	9006      	str	r0, [sp, #24]
 800e506:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e50a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e50c:	ab21      	add	r3, sp, #132	@ 0x84
 800e50e:	a902      	add	r1, sp, #8
 800e510:	4628      	mov	r0, r5
 800e512:	9301      	str	r3, [sp, #4]
 800e514:	f003 f950 	bl	80117b8 <_svfiprintf_r>
 800e518:	1c43      	adds	r3, r0, #1
 800e51a:	bfbc      	itt	lt
 800e51c:	238b      	movlt	r3, #139	@ 0x8b
 800e51e:	602b      	strlt	r3, [r5, #0]
 800e520:	2c00      	cmp	r4, #0
 800e522:	d0da      	beq.n	800e4da <sniprintf+0x16>
 800e524:	9b02      	ldr	r3, [sp, #8]
 800e526:	2200      	movs	r2, #0
 800e528:	701a      	strb	r2, [r3, #0]
 800e52a:	e7d6      	b.n	800e4da <sniprintf+0x16>
 800e52c:	20000060 	.word	0x20000060

0800e530 <siprintf>:
 800e530:	b40e      	push	{r1, r2, r3}
 800e532:	b510      	push	{r4, lr}
 800e534:	b09d      	sub	sp, #116	@ 0x74
 800e536:	ab1f      	add	r3, sp, #124	@ 0x7c
 800e538:	9002      	str	r0, [sp, #8]
 800e53a:	9006      	str	r0, [sp, #24]
 800e53c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e540:	480a      	ldr	r0, [pc, #40]	@ (800e56c <siprintf+0x3c>)
 800e542:	9107      	str	r1, [sp, #28]
 800e544:	9104      	str	r1, [sp, #16]
 800e546:	490a      	ldr	r1, [pc, #40]	@ (800e570 <siprintf+0x40>)
 800e548:	f853 2b04 	ldr.w	r2, [r3], #4
 800e54c:	9105      	str	r1, [sp, #20]
 800e54e:	2400      	movs	r4, #0
 800e550:	a902      	add	r1, sp, #8
 800e552:	6800      	ldr	r0, [r0, #0]
 800e554:	9301      	str	r3, [sp, #4]
 800e556:	941b      	str	r4, [sp, #108]	@ 0x6c
 800e558:	f003 f92e 	bl	80117b8 <_svfiprintf_r>
 800e55c:	9b02      	ldr	r3, [sp, #8]
 800e55e:	701c      	strb	r4, [r3, #0]
 800e560:	b01d      	add	sp, #116	@ 0x74
 800e562:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e566:	b003      	add	sp, #12
 800e568:	4770      	bx	lr
 800e56a:	bf00      	nop
 800e56c:	20000060 	.word	0x20000060
 800e570:	ffff0208 	.word	0xffff0208

0800e574 <__sread>:
 800e574:	b510      	push	{r4, lr}
 800e576:	460c      	mov	r4, r1
 800e578:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e57c:	f000 fe24 	bl	800f1c8 <_read_r>
 800e580:	2800      	cmp	r0, #0
 800e582:	bfab      	itete	ge
 800e584:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e586:	89a3      	ldrhlt	r3, [r4, #12]
 800e588:	181b      	addge	r3, r3, r0
 800e58a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e58e:	bfac      	ite	ge
 800e590:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e592:	81a3      	strhlt	r3, [r4, #12]
 800e594:	bd10      	pop	{r4, pc}

0800e596 <__seofread>:
 800e596:	2000      	movs	r0, #0
 800e598:	4770      	bx	lr

0800e59a <__swrite>:
 800e59a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e59e:	461f      	mov	r7, r3
 800e5a0:	898b      	ldrh	r3, [r1, #12]
 800e5a2:	05db      	lsls	r3, r3, #23
 800e5a4:	4605      	mov	r5, r0
 800e5a6:	460c      	mov	r4, r1
 800e5a8:	4616      	mov	r6, r2
 800e5aa:	d505      	bpl.n	800e5b8 <__swrite+0x1e>
 800e5ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e5b0:	2302      	movs	r3, #2
 800e5b2:	2200      	movs	r2, #0
 800e5b4:	f000 fdf6 	bl	800f1a4 <_lseek_r>
 800e5b8:	89a3      	ldrh	r3, [r4, #12]
 800e5ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e5be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e5c2:	81a3      	strh	r3, [r4, #12]
 800e5c4:	4632      	mov	r2, r6
 800e5c6:	463b      	mov	r3, r7
 800e5c8:	4628      	mov	r0, r5
 800e5ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e5ce:	f000 be1d 	b.w	800f20c <_write_r>

0800e5d2 <__sseek>:
 800e5d2:	b510      	push	{r4, lr}
 800e5d4:	460c      	mov	r4, r1
 800e5d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e5da:	f000 fde3 	bl	800f1a4 <_lseek_r>
 800e5de:	1c43      	adds	r3, r0, #1
 800e5e0:	89a3      	ldrh	r3, [r4, #12]
 800e5e2:	bf15      	itete	ne
 800e5e4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e5e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e5ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e5ee:	81a3      	strheq	r3, [r4, #12]
 800e5f0:	bf18      	it	ne
 800e5f2:	81a3      	strhne	r3, [r4, #12]
 800e5f4:	bd10      	pop	{r4, pc}

0800e5f6 <__sclose>:
 800e5f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e5fa:	f000 bdc3 	b.w	800f184 <_close_r>

0800e5fe <memmove>:
 800e5fe:	4288      	cmp	r0, r1
 800e600:	b510      	push	{r4, lr}
 800e602:	eb01 0402 	add.w	r4, r1, r2
 800e606:	d902      	bls.n	800e60e <memmove+0x10>
 800e608:	4284      	cmp	r4, r0
 800e60a:	4623      	mov	r3, r4
 800e60c:	d807      	bhi.n	800e61e <memmove+0x20>
 800e60e:	1e43      	subs	r3, r0, #1
 800e610:	42a1      	cmp	r1, r4
 800e612:	d008      	beq.n	800e626 <memmove+0x28>
 800e614:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e618:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e61c:	e7f8      	b.n	800e610 <memmove+0x12>
 800e61e:	4402      	add	r2, r0
 800e620:	4601      	mov	r1, r0
 800e622:	428a      	cmp	r2, r1
 800e624:	d100      	bne.n	800e628 <memmove+0x2a>
 800e626:	bd10      	pop	{r4, pc}
 800e628:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e62c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e630:	e7f7      	b.n	800e622 <memmove+0x24>

0800e632 <memset>:
 800e632:	4402      	add	r2, r0
 800e634:	4603      	mov	r3, r0
 800e636:	4293      	cmp	r3, r2
 800e638:	d100      	bne.n	800e63c <memset+0xa>
 800e63a:	4770      	bx	lr
 800e63c:	f803 1b01 	strb.w	r1, [r3], #1
 800e640:	e7f9      	b.n	800e636 <memset+0x4>

0800e642 <strncmp>:
 800e642:	b510      	push	{r4, lr}
 800e644:	b16a      	cbz	r2, 800e662 <strncmp+0x20>
 800e646:	3901      	subs	r1, #1
 800e648:	1884      	adds	r4, r0, r2
 800e64a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e64e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e652:	429a      	cmp	r2, r3
 800e654:	d103      	bne.n	800e65e <strncmp+0x1c>
 800e656:	42a0      	cmp	r0, r4
 800e658:	d001      	beq.n	800e65e <strncmp+0x1c>
 800e65a:	2a00      	cmp	r2, #0
 800e65c:	d1f5      	bne.n	800e64a <strncmp+0x8>
 800e65e:	1ad0      	subs	r0, r2, r3
 800e660:	bd10      	pop	{r4, pc}
 800e662:	4610      	mov	r0, r2
 800e664:	e7fc      	b.n	800e660 <strncmp+0x1e>

0800e666 <strstr>:
 800e666:	780a      	ldrb	r2, [r1, #0]
 800e668:	b570      	push	{r4, r5, r6, lr}
 800e66a:	b96a      	cbnz	r2, 800e688 <strstr+0x22>
 800e66c:	bd70      	pop	{r4, r5, r6, pc}
 800e66e:	429a      	cmp	r2, r3
 800e670:	d109      	bne.n	800e686 <strstr+0x20>
 800e672:	460c      	mov	r4, r1
 800e674:	4605      	mov	r5, r0
 800e676:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	d0f6      	beq.n	800e66c <strstr+0x6>
 800e67e:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800e682:	429e      	cmp	r6, r3
 800e684:	d0f7      	beq.n	800e676 <strstr+0x10>
 800e686:	3001      	adds	r0, #1
 800e688:	7803      	ldrb	r3, [r0, #0]
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	d1ef      	bne.n	800e66e <strstr+0x8>
 800e68e:	4618      	mov	r0, r3
 800e690:	e7ec      	b.n	800e66c <strstr+0x6>
	...

0800e694 <validate_structure>:
 800e694:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e696:	6801      	ldr	r1, [r0, #0]
 800e698:	293b      	cmp	r1, #59	@ 0x3b
 800e69a:	4604      	mov	r4, r0
 800e69c:	d911      	bls.n	800e6c2 <validate_structure+0x2e>
 800e69e:	223c      	movs	r2, #60	@ 0x3c
 800e6a0:	4668      	mov	r0, sp
 800e6a2:	f000 fe11 	bl	800f2c8 <div>
 800e6a6:	9a01      	ldr	r2, [sp, #4]
 800e6a8:	6863      	ldr	r3, [r4, #4]
 800e6aa:	9900      	ldr	r1, [sp, #0]
 800e6ac:	2a00      	cmp	r2, #0
 800e6ae:	440b      	add	r3, r1
 800e6b0:	6063      	str	r3, [r4, #4]
 800e6b2:	bfbb      	ittet	lt
 800e6b4:	323c      	addlt	r2, #60	@ 0x3c
 800e6b6:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800e6ba:	6022      	strge	r2, [r4, #0]
 800e6bc:	6022      	strlt	r2, [r4, #0]
 800e6be:	bfb8      	it	lt
 800e6c0:	6063      	strlt	r3, [r4, #4]
 800e6c2:	6861      	ldr	r1, [r4, #4]
 800e6c4:	293b      	cmp	r1, #59	@ 0x3b
 800e6c6:	d911      	bls.n	800e6ec <validate_structure+0x58>
 800e6c8:	223c      	movs	r2, #60	@ 0x3c
 800e6ca:	4668      	mov	r0, sp
 800e6cc:	f000 fdfc 	bl	800f2c8 <div>
 800e6d0:	9a01      	ldr	r2, [sp, #4]
 800e6d2:	68a3      	ldr	r3, [r4, #8]
 800e6d4:	9900      	ldr	r1, [sp, #0]
 800e6d6:	2a00      	cmp	r2, #0
 800e6d8:	440b      	add	r3, r1
 800e6da:	60a3      	str	r3, [r4, #8]
 800e6dc:	bfbb      	ittet	lt
 800e6de:	323c      	addlt	r2, #60	@ 0x3c
 800e6e0:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800e6e4:	6062      	strge	r2, [r4, #4]
 800e6e6:	6062      	strlt	r2, [r4, #4]
 800e6e8:	bfb8      	it	lt
 800e6ea:	60a3      	strlt	r3, [r4, #8]
 800e6ec:	68a1      	ldr	r1, [r4, #8]
 800e6ee:	2917      	cmp	r1, #23
 800e6f0:	d911      	bls.n	800e716 <validate_structure+0x82>
 800e6f2:	2218      	movs	r2, #24
 800e6f4:	4668      	mov	r0, sp
 800e6f6:	f000 fde7 	bl	800f2c8 <div>
 800e6fa:	9a01      	ldr	r2, [sp, #4]
 800e6fc:	68e3      	ldr	r3, [r4, #12]
 800e6fe:	9900      	ldr	r1, [sp, #0]
 800e700:	2a00      	cmp	r2, #0
 800e702:	440b      	add	r3, r1
 800e704:	60e3      	str	r3, [r4, #12]
 800e706:	bfbb      	ittet	lt
 800e708:	3218      	addlt	r2, #24
 800e70a:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800e70e:	60a2      	strge	r2, [r4, #8]
 800e710:	60a2      	strlt	r2, [r4, #8]
 800e712:	bfb8      	it	lt
 800e714:	60e3      	strlt	r3, [r4, #12]
 800e716:	6921      	ldr	r1, [r4, #16]
 800e718:	290b      	cmp	r1, #11
 800e71a:	d911      	bls.n	800e740 <validate_structure+0xac>
 800e71c:	220c      	movs	r2, #12
 800e71e:	4668      	mov	r0, sp
 800e720:	f000 fdd2 	bl	800f2c8 <div>
 800e724:	9a01      	ldr	r2, [sp, #4]
 800e726:	6963      	ldr	r3, [r4, #20]
 800e728:	9900      	ldr	r1, [sp, #0]
 800e72a:	2a00      	cmp	r2, #0
 800e72c:	440b      	add	r3, r1
 800e72e:	6163      	str	r3, [r4, #20]
 800e730:	bfbb      	ittet	lt
 800e732:	320c      	addlt	r2, #12
 800e734:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800e738:	6122      	strge	r2, [r4, #16]
 800e73a:	6122      	strlt	r2, [r4, #16]
 800e73c:	bfb8      	it	lt
 800e73e:	6163      	strlt	r3, [r4, #20]
 800e740:	6963      	ldr	r3, [r4, #20]
 800e742:	079a      	lsls	r2, r3, #30
 800e744:	d11c      	bne.n	800e780 <validate_structure+0xec>
 800e746:	2164      	movs	r1, #100	@ 0x64
 800e748:	fb93 f2f1 	sdiv	r2, r3, r1
 800e74c:	fb01 3212 	mls	r2, r1, r2, r3
 800e750:	b9c2      	cbnz	r2, 800e784 <validate_structure+0xf0>
 800e752:	f203 736c 	addw	r3, r3, #1900	@ 0x76c
 800e756:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800e75a:	fb93 f1f2 	sdiv	r1, r3, r2
 800e75e:	fb02 3311 	mls	r3, r2, r1, r3
 800e762:	2b00      	cmp	r3, #0
 800e764:	bf0c      	ite	eq
 800e766:	231d      	moveq	r3, #29
 800e768:	231c      	movne	r3, #28
 800e76a:	68e2      	ldr	r2, [r4, #12]
 800e76c:	2a00      	cmp	r2, #0
 800e76e:	dc0b      	bgt.n	800e788 <validate_structure+0xf4>
 800e770:	4d31      	ldr	r5, [pc, #196]	@ (800e838 <validate_structure+0x1a4>)
 800e772:	200b      	movs	r0, #11
 800e774:	2164      	movs	r1, #100	@ 0x64
 800e776:	68e6      	ldr	r6, [r4, #12]
 800e778:	2e00      	cmp	r6, #0
 800e77a:	dd30      	ble.n	800e7de <validate_structure+0x14a>
 800e77c:	b003      	add	sp, #12
 800e77e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e780:	231c      	movs	r3, #28
 800e782:	e7f2      	b.n	800e76a <validate_structure+0xd6>
 800e784:	231d      	movs	r3, #29
 800e786:	e7f0      	b.n	800e76a <validate_structure+0xd6>
 800e788:	4d2b      	ldr	r5, [pc, #172]	@ (800e838 <validate_structure+0x1a4>)
 800e78a:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 800e78e:	2a01      	cmp	r2, #1
 800e790:	bf14      	ite	ne
 800e792:	f855 0022 	ldrne.w	r0, [r5, r2, lsl #2]
 800e796:	4618      	moveq	r0, r3
 800e798:	4281      	cmp	r1, r0
 800e79a:	ddef      	ble.n	800e77c <validate_structure+0xe8>
 800e79c:	3201      	adds	r2, #1
 800e79e:	1a09      	subs	r1, r1, r0
 800e7a0:	2a0c      	cmp	r2, #12
 800e7a2:	60e1      	str	r1, [r4, #12]
 800e7a4:	6122      	str	r2, [r4, #16]
 800e7a6:	d1f0      	bne.n	800e78a <validate_structure+0xf6>
 800e7a8:	6963      	ldr	r3, [r4, #20]
 800e7aa:	2100      	movs	r1, #0
 800e7ac:	1c5a      	adds	r2, r3, #1
 800e7ae:	6121      	str	r1, [r4, #16]
 800e7b0:	0791      	lsls	r1, r2, #30
 800e7b2:	6162      	str	r2, [r4, #20]
 800e7b4:	d13c      	bne.n	800e830 <validate_structure+0x19c>
 800e7b6:	2164      	movs	r1, #100	@ 0x64
 800e7b8:	fb92 f0f1 	sdiv	r0, r2, r1
 800e7bc:	fb01 2210 	mls	r2, r1, r0, r2
 800e7c0:	2a00      	cmp	r2, #0
 800e7c2:	d137      	bne.n	800e834 <validate_structure+0x1a0>
 800e7c4:	f203 736d 	addw	r3, r3, #1901	@ 0x76d
 800e7c8:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800e7cc:	fb93 f1f2 	sdiv	r1, r3, r2
 800e7d0:	fb02 3311 	mls	r3, r2, r1, r3
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	bf0c      	ite	eq
 800e7d8:	231d      	moveq	r3, #29
 800e7da:	231c      	movne	r3, #28
 800e7dc:	e7d5      	b.n	800e78a <validate_structure+0xf6>
 800e7de:	6922      	ldr	r2, [r4, #16]
 800e7e0:	3a01      	subs	r2, #1
 800e7e2:	6122      	str	r2, [r4, #16]
 800e7e4:	3201      	adds	r2, #1
 800e7e6:	d116      	bne.n	800e816 <validate_structure+0x182>
 800e7e8:	6963      	ldr	r3, [r4, #20]
 800e7ea:	1e5a      	subs	r2, r3, #1
 800e7ec:	0797      	lsls	r7, r2, #30
 800e7ee:	e9c4 0204 	strd	r0, r2, [r4, #16]
 800e7f2:	d119      	bne.n	800e828 <validate_structure+0x194>
 800e7f4:	fb92 f7f1 	sdiv	r7, r2, r1
 800e7f8:	fb01 2217 	mls	r2, r1, r7, r2
 800e7fc:	b9b2      	cbnz	r2, 800e82c <validate_structure+0x198>
 800e7fe:	f203 736b 	addw	r3, r3, #1899	@ 0x76b
 800e802:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800e806:	fb93 f7f2 	sdiv	r7, r3, r2
 800e80a:	fb02 3317 	mls	r3, r2, r7, r3
 800e80e:	2b00      	cmp	r3, #0
 800e810:	bf0c      	ite	eq
 800e812:	231d      	moveq	r3, #29
 800e814:	231c      	movne	r3, #28
 800e816:	6922      	ldr	r2, [r4, #16]
 800e818:	2a01      	cmp	r2, #1
 800e81a:	bf14      	ite	ne
 800e81c:	f855 2022 	ldrne.w	r2, [r5, r2, lsl #2]
 800e820:	461a      	moveq	r2, r3
 800e822:	4432      	add	r2, r6
 800e824:	60e2      	str	r2, [r4, #12]
 800e826:	e7a6      	b.n	800e776 <validate_structure+0xe2>
 800e828:	231c      	movs	r3, #28
 800e82a:	e7f4      	b.n	800e816 <validate_structure+0x182>
 800e82c:	231d      	movs	r3, #29
 800e82e:	e7f2      	b.n	800e816 <validate_structure+0x182>
 800e830:	231c      	movs	r3, #28
 800e832:	e7aa      	b.n	800e78a <validate_structure+0xf6>
 800e834:	231d      	movs	r3, #29
 800e836:	e7a8      	b.n	800e78a <validate_structure+0xf6>
 800e838:	0803e080 	.word	0x0803e080

0800e83c <mktime>:
 800e83c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e840:	b085      	sub	sp, #20
 800e842:	4607      	mov	r7, r0
 800e844:	f003 f98c 	bl	8011b60 <__gettzinfo>
 800e848:	4681      	mov	r9, r0
 800e84a:	4638      	mov	r0, r7
 800e84c:	f7ff ff22 	bl	800e694 <validate_structure>
 800e850:	e9d7 4300 	ldrd	r4, r3, [r7]
 800e854:	223c      	movs	r2, #60	@ 0x3c
 800e856:	fb02 4403 	mla	r4, r2, r3, r4
 800e85a:	68bb      	ldr	r3, [r7, #8]
 800e85c:	697d      	ldr	r5, [r7, #20]
 800e85e:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800e862:	fb02 4403 	mla	r4, r2, r3, r4
 800e866:	e9d7 6303 	ldrd	r6, r3, [r7, #12]
 800e86a:	4ac3      	ldr	r2, [pc, #780]	@ (800eb78 <mktime+0x33c>)
 800e86c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800e870:	3e01      	subs	r6, #1
 800e872:	2b01      	cmp	r3, #1
 800e874:	4416      	add	r6, r2
 800e876:	dd11      	ble.n	800e89c <mktime+0x60>
 800e878:	07a9      	lsls	r1, r5, #30
 800e87a:	d10f      	bne.n	800e89c <mktime+0x60>
 800e87c:	2264      	movs	r2, #100	@ 0x64
 800e87e:	fb95 f3f2 	sdiv	r3, r5, r2
 800e882:	fb02 5313 	mls	r3, r2, r3, r5
 800e886:	b943      	cbnz	r3, 800e89a <mktime+0x5e>
 800e888:	f205 736c 	addw	r3, r5, #1900	@ 0x76c
 800e88c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800e890:	fb93 f1f2 	sdiv	r1, r3, r2
 800e894:	fb02 3311 	mls	r3, r2, r1, r3
 800e898:	b903      	cbnz	r3, 800e89c <mktime+0x60>
 800e89a:	3601      	adds	r6, #1
 800e89c:	f505 531c 	add.w	r3, r5, #9984	@ 0x2700
 800e8a0:	3310      	adds	r3, #16
 800e8a2:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800e8a6:	4293      	cmp	r3, r2
 800e8a8:	61fe      	str	r6, [r7, #28]
 800e8aa:	f200 8170 	bhi.w	800eb8e <mktime+0x352>
 800e8ae:	2d46      	cmp	r5, #70	@ 0x46
 800e8b0:	f340 80b6 	ble.w	800ea20 <mktime+0x1e4>
 800e8b4:	2346      	movs	r3, #70	@ 0x46
 800e8b6:	f240 1c6d 	movw	ip, #365	@ 0x16d
 800e8ba:	2164      	movs	r1, #100	@ 0x64
 800e8bc:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800e8c0:	079a      	lsls	r2, r3, #30
 800e8c2:	f040 80a7 	bne.w	800ea14 <mktime+0x1d8>
 800e8c6:	fb93 f2f1 	sdiv	r2, r3, r1
 800e8ca:	fb01 3212 	mls	r2, r1, r2, r3
 800e8ce:	2a00      	cmp	r2, #0
 800e8d0:	f040 80a3 	bne.w	800ea1a <mktime+0x1de>
 800e8d4:	f203 726c 	addw	r2, r3, #1900	@ 0x76c
 800e8d8:	fb92 fef0 	sdiv	lr, r2, r0
 800e8dc:	fb00 221e 	mls	r2, r0, lr, r2
 800e8e0:	2a00      	cmp	r2, #0
 800e8e2:	bf0c      	ite	eq
 800e8e4:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 800e8e8:	4662      	movne	r2, ip
 800e8ea:	3301      	adds	r3, #1
 800e8ec:	429d      	cmp	r5, r3
 800e8ee:	4416      	add	r6, r2
 800e8f0:	d1e6      	bne.n	800e8c0 <mktime+0x84>
 800e8f2:	4ba2      	ldr	r3, [pc, #648]	@ (800eb7c <mktime+0x340>)
 800e8f4:	ea4f 78e4 	mov.w	r8, r4, asr #31
 800e8f8:	fbc6 4803 	smlal	r4, r8, r6, r3
 800e8fc:	f000 fa0a 	bl	800ed14 <__tz_lock>
 800e900:	f000 fa14 	bl	800ed2c <_tzset_unlocked>
 800e904:	4b9e      	ldr	r3, [pc, #632]	@ (800eb80 <mktime+0x344>)
 800e906:	681b      	ldr	r3, [r3, #0]
 800e908:	2b00      	cmp	r3, #0
 800e90a:	f000 8147 	beq.w	800eb9c <mktime+0x360>
 800e90e:	f8d7 a020 	ldr.w	sl, [r7, #32]
 800e912:	6978      	ldr	r0, [r7, #20]
 800e914:	4653      	mov	r3, sl
 800e916:	2b01      	cmp	r3, #1
 800e918:	bfa8      	it	ge
 800e91a:	2301      	movge	r3, #1
 800e91c:	9301      	str	r3, [sp, #4]
 800e91e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800e922:	f200 706c 	addw	r0, r0, #1900	@ 0x76c
 800e926:	4283      	cmp	r3, r0
 800e928:	f040 80bd 	bne.w	800eaa6 <mktime+0x26a>
 800e92c:	e9d9 2108 	ldrd	r2, r1, [r9, #32]
 800e930:	f8d9 0050 	ldr.w	r0, [r9, #80]	@ 0x50
 800e934:	f8d9 c04c 	ldr.w	ip, [r9, #76]	@ 0x4c
 800e938:	1a13      	subs	r3, r2, r0
 800e93a:	9303      	str	r3, [sp, #12]
 800e93c:	f8d9 3048 	ldr.w	r3, [r9, #72]	@ 0x48
 800e940:	9302      	str	r3, [sp, #8]
 800e942:	9a02      	ldr	r2, [sp, #8]
 800e944:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 800e948:	eb61 7be0 	sbc.w	fp, r1, r0, asr #31
 800e94c:	ebb2 0e03 	subs.w	lr, r2, r3
 800e950:	eb6c 71e3 	sbc.w	r1, ip, r3, asr #31
 800e954:	4574      	cmp	r4, lr
 800e956:	eb78 0201 	sbcs.w	r2, r8, r1
 800e95a:	f280 80c7 	bge.w	800eaec <mktime+0x2b0>
 800e95e:	f8d9 2000 	ldr.w	r2, [r9]
 800e962:	2a00      	cmp	r2, #0
 800e964:	f000 80d0 	beq.w	800eb08 <mktime+0x2cc>
 800e968:	9a03      	ldr	r2, [sp, #12]
 800e96a:	4294      	cmp	r4, r2
 800e96c:	eb78 020b 	sbcs.w	r2, r8, fp
 800e970:	f2c0 8111 	blt.w	800eb96 <mktime+0x35a>
 800e974:	4574      	cmp	r4, lr
 800e976:	eb78 0101 	sbcs.w	r1, r8, r1
 800e97a:	bfb4      	ite	lt
 800e97c:	f04f 0b01 	movlt.w	fp, #1
 800e980:	f04f 0b00 	movge.w	fp, #0
 800e984:	f1ba 0f00 	cmp.w	sl, #0
 800e988:	f2c0 8094 	blt.w	800eab4 <mktime+0x278>
 800e98c:	9a01      	ldr	r2, [sp, #4]
 800e98e:	ea82 0a0b 	eor.w	sl, r2, fp
 800e992:	f1ba 0f01 	cmp.w	sl, #1
 800e996:	f040 808d 	bne.w	800eab4 <mktime+0x278>
 800e99a:	f1bb 0f00 	cmp.w	fp, #0
 800e99e:	f000 80c2 	beq.w	800eb26 <mktime+0x2ea>
 800e9a2:	1a1b      	subs	r3, r3, r0
 800e9a4:	683a      	ldr	r2, [r7, #0]
 800e9a6:	441a      	add	r2, r3
 800e9a8:	191c      	adds	r4, r3, r4
 800e9aa:	603a      	str	r2, [r7, #0]
 800e9ac:	4638      	mov	r0, r7
 800e9ae:	68fa      	ldr	r2, [r7, #12]
 800e9b0:	9201      	str	r2, [sp, #4]
 800e9b2:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800e9b6:	f7ff fe6d 	bl	800e694 <validate_structure>
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	9a01      	ldr	r2, [sp, #4]
 800e9be:	1a9b      	subs	r3, r3, r2
 800e9c0:	d078      	beq.n	800eab4 <mktime+0x278>
 800e9c2:	2b01      	cmp	r3, #1
 800e9c4:	f300 80b1 	bgt.w	800eb2a <mktime+0x2ee>
 800e9c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9cc:	bfa8      	it	ge
 800e9ce:	469a      	movge	sl, r3
 800e9d0:	69fb      	ldr	r3, [r7, #28]
 800e9d2:	eb1a 0303 	adds.w	r3, sl, r3
 800e9d6:	4456      	add	r6, sl
 800e9d8:	f140 80b0 	bpl.w	800eb3c <mktime+0x300>
 800e9dc:	1e6b      	subs	r3, r5, #1
 800e9de:	0799      	lsls	r1, r3, #30
 800e9e0:	f040 80a6 	bne.w	800eb30 <mktime+0x2f4>
 800e9e4:	2264      	movs	r2, #100	@ 0x64
 800e9e6:	fb93 f1f2 	sdiv	r1, r3, r2
 800e9ea:	fb02 3311 	mls	r3, r2, r1, r3
 800e9ee:	2b00      	cmp	r3, #0
 800e9f0:	f040 80a1 	bne.w	800eb36 <mktime+0x2fa>
 800e9f4:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800e9f8:	f205 756b 	addw	r5, r5, #1899	@ 0x76b
 800e9fc:	fb95 f2f3 	sdiv	r2, r5, r3
 800ea00:	fb03 5512 	mls	r5, r3, r2, r5
 800ea04:	2d00      	cmp	r5, #0
 800ea06:	f240 136d 	movw	r3, #365	@ 0x16d
 800ea0a:	bf18      	it	ne
 800ea0c:	f44f 73b6 	movne.w	r3, #364	@ 0x16c
 800ea10:	61fb      	str	r3, [r7, #28]
 800ea12:	e04f      	b.n	800eab4 <mktime+0x278>
 800ea14:	f240 126d 	movw	r2, #365	@ 0x16d
 800ea18:	e767      	b.n	800e8ea <mktime+0xae>
 800ea1a:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 800ea1e:	e764      	b.n	800e8ea <mktime+0xae>
 800ea20:	f43f af67 	beq.w	800e8f2 <mktime+0xb6>
 800ea24:	2345      	movs	r3, #69	@ 0x45
 800ea26:	f240 1c6d 	movw	ip, #365	@ 0x16d
 800ea2a:	2164      	movs	r1, #100	@ 0x64
 800ea2c:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800ea30:	e012      	b.n	800ea58 <mktime+0x21c>
 800ea32:	bb62      	cbnz	r2, 800ea8e <mktime+0x252>
 800ea34:	fb93 f2f1 	sdiv	r2, r3, r1
 800ea38:	fb01 3212 	mls	r2, r1, r2, r3
 800ea3c:	bb52      	cbnz	r2, 800ea94 <mktime+0x258>
 800ea3e:	f203 726c 	addw	r2, r3, #1900	@ 0x76c
 800ea42:	fb92 fef0 	sdiv	lr, r2, r0
 800ea46:	fb00 221e 	mls	r2, r0, lr, r2
 800ea4a:	2a00      	cmp	r2, #0
 800ea4c:	bf0c      	ite	eq
 800ea4e:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 800ea52:	4662      	movne	r2, ip
 800ea54:	1ab6      	subs	r6, r6, r2
 800ea56:	3b01      	subs	r3, #1
 800ea58:	429d      	cmp	r5, r3
 800ea5a:	f003 0203 	and.w	r2, r3, #3
 800ea5e:	dbe8      	blt.n	800ea32 <mktime+0x1f6>
 800ea60:	b9da      	cbnz	r2, 800ea9a <mktime+0x25e>
 800ea62:	2264      	movs	r2, #100	@ 0x64
 800ea64:	fb95 f3f2 	sdiv	r3, r5, r2
 800ea68:	fb02 5313 	mls	r3, r2, r3, r5
 800ea6c:	b9c3      	cbnz	r3, 800eaa0 <mktime+0x264>
 800ea6e:	f205 736c 	addw	r3, r5, #1900	@ 0x76c
 800ea72:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800ea76:	fb93 f1f2 	sdiv	r1, r3, r2
 800ea7a:	fb02 3311 	mls	r3, r2, r1, r3
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	f240 136d 	movw	r3, #365	@ 0x16d
 800ea84:	bf08      	it	eq
 800ea86:	f44f 73b7 	moveq.w	r3, #366	@ 0x16e
 800ea8a:	1af6      	subs	r6, r6, r3
 800ea8c:	e731      	b.n	800e8f2 <mktime+0xb6>
 800ea8e:	f240 126d 	movw	r2, #365	@ 0x16d
 800ea92:	e7df      	b.n	800ea54 <mktime+0x218>
 800ea94:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 800ea98:	e7dc      	b.n	800ea54 <mktime+0x218>
 800ea9a:	f240 136d 	movw	r3, #365	@ 0x16d
 800ea9e:	e7f4      	b.n	800ea8a <mktime+0x24e>
 800eaa0:	f44f 73b7 	mov.w	r3, #366	@ 0x16e
 800eaa4:	e7f1      	b.n	800ea8a <mktime+0x24e>
 800eaa6:	f000 f881 	bl	800ebac <__tzcalc_limits>
 800eaaa:	2800      	cmp	r0, #0
 800eaac:	f47f af3e 	bne.w	800e92c <mktime+0xf0>
 800eab0:	f8dd b004 	ldr.w	fp, [sp, #4]
 800eab4:	f1bb 0f01 	cmp.w	fp, #1
 800eab8:	d172      	bne.n	800eba0 <mktime+0x364>
 800eaba:	f8d9 3050 	ldr.w	r3, [r9, #80]	@ 0x50
 800eabe:	191c      	adds	r4, r3, r4
 800eac0:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800eac4:	f04f 0b01 	mov.w	fp, #1
 800eac8:	f000 f92a 	bl	800ed20 <__tz_unlock>
 800eacc:	3604      	adds	r6, #4
 800eace:	2307      	movs	r3, #7
 800ead0:	fb96 f3f3 	sdiv	r3, r6, r3
 800ead4:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800ead8:	1af6      	subs	r6, r6, r3
 800eada:	d456      	bmi.n	800eb8a <mktime+0x34e>
 800eadc:	f8c7 b020 	str.w	fp, [r7, #32]
 800eae0:	61be      	str	r6, [r7, #24]
 800eae2:	4620      	mov	r0, r4
 800eae4:	4641      	mov	r1, r8
 800eae6:	b005      	add	sp, #20
 800eae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eaec:	9a02      	ldr	r2, [sp, #8]
 800eaee:	1a12      	subs	r2, r2, r0
 800eaf0:	9202      	str	r2, [sp, #8]
 800eaf2:	ea4f 72e0 	mov.w	r2, r0, asr #31
 800eaf6:	eb6c 0c02 	sbc.w	ip, ip, r2
 800eafa:	9a02      	ldr	r2, [sp, #8]
 800eafc:	4294      	cmp	r4, r2
 800eafe:	eb78 0c0c 	sbcs.w	ip, r8, ip
 800eb02:	f6bf af2c 	bge.w	800e95e <mktime+0x122>
 800eb06:	e7d3      	b.n	800eab0 <mktime+0x274>
 800eb08:	9a03      	ldr	r2, [sp, #12]
 800eb0a:	4294      	cmp	r4, r2
 800eb0c:	eb78 020b 	sbcs.w	r2, r8, fp
 800eb10:	f6ff af30 	blt.w	800e974 <mktime+0x138>
 800eb14:	f1ba 0f00 	cmp.w	sl, #0
 800eb18:	dbcf      	blt.n	800eaba <mktime+0x27e>
 800eb1a:	f04f 0b01 	mov.w	fp, #1
 800eb1e:	e735      	b.n	800e98c <mktime+0x150>
 800eb20:	f04f 0b00 	mov.w	fp, #0
 800eb24:	e732      	b.n	800e98c <mktime+0x150>
 800eb26:	1ac3      	subs	r3, r0, r3
 800eb28:	e73c      	b.n	800e9a4 <mktime+0x168>
 800eb2a:	f04f 3aff 	mov.w	sl, #4294967295
 800eb2e:	e74f      	b.n	800e9d0 <mktime+0x194>
 800eb30:	f44f 73b6 	mov.w	r3, #364	@ 0x16c
 800eb34:	e76c      	b.n	800ea10 <mktime+0x1d4>
 800eb36:	f240 136d 	movw	r3, #365	@ 0x16d
 800eb3a:	e769      	b.n	800ea10 <mktime+0x1d4>
 800eb3c:	07aa      	lsls	r2, r5, #30
 800eb3e:	d117      	bne.n	800eb70 <mktime+0x334>
 800eb40:	2164      	movs	r1, #100	@ 0x64
 800eb42:	fb95 f2f1 	sdiv	r2, r5, r1
 800eb46:	fb01 5212 	mls	r2, r1, r2, r5
 800eb4a:	b9da      	cbnz	r2, 800eb84 <mktime+0x348>
 800eb4c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800eb50:	f205 756c 	addw	r5, r5, #1900	@ 0x76c
 800eb54:	fb95 f1f2 	sdiv	r1, r5, r2
 800eb58:	fb02 5511 	mls	r5, r2, r1, r5
 800eb5c:	2d00      	cmp	r5, #0
 800eb5e:	f240 126d 	movw	r2, #365	@ 0x16d
 800eb62:	bf08      	it	eq
 800eb64:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 800eb68:	4293      	cmp	r3, r2
 800eb6a:	bfa8      	it	ge
 800eb6c:	1a9b      	subge	r3, r3, r2
 800eb6e:	e74f      	b.n	800ea10 <mktime+0x1d4>
 800eb70:	f240 126d 	movw	r2, #365	@ 0x16d
 800eb74:	e7f8      	b.n	800eb68 <mktime+0x32c>
 800eb76:	bf00      	nop
 800eb78:	0803e050 	.word	0x0803e050
 800eb7c:	00015180 	.word	0x00015180
 800eb80:	20002e50 	.word	0x20002e50
 800eb84:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 800eb88:	e7ee      	b.n	800eb68 <mktime+0x32c>
 800eb8a:	3607      	adds	r6, #7
 800eb8c:	e7a6      	b.n	800eadc <mktime+0x2a0>
 800eb8e:	f04f 34ff 	mov.w	r4, #4294967295
 800eb92:	46a0      	mov	r8, r4
 800eb94:	e7a5      	b.n	800eae2 <mktime+0x2a6>
 800eb96:	f1ba 0f00 	cmp.w	sl, #0
 800eb9a:	dac1      	bge.n	800eb20 <mktime+0x2e4>
 800eb9c:	f04f 0b00 	mov.w	fp, #0
 800eba0:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 800eba4:	191c      	adds	r4, r3, r4
 800eba6:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800ebaa:	e78d      	b.n	800eac8 <mktime+0x28c>

0800ebac <__tzcalc_limits>:
 800ebac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ebb0:	4604      	mov	r4, r0
 800ebb2:	f002 ffd5 	bl	8011b60 <__gettzinfo>
 800ebb6:	f240 73b1 	movw	r3, #1969	@ 0x7b1
 800ebba:	429c      	cmp	r4, r3
 800ebbc:	f340 80a3 	ble.w	800ed06 <__tzcalc_limits+0x15a>
 800ebc0:	f46f 61f6 	mvn.w	r1, #1968	@ 0x7b0
 800ebc4:	1865      	adds	r5, r4, r1
 800ebc6:	f2a4 73b2 	subw	r3, r4, #1970	@ 0x7b2
 800ebca:	f240 126d 	movw	r2, #365	@ 0x16d
 800ebce:	10ad      	asrs	r5, r5, #2
 800ebd0:	fb02 5503 	mla	r5, r2, r3, r5
 800ebd4:	f46f 66c8 	mvn.w	r6, #1600	@ 0x640
 800ebd8:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 800ebdc:	f2a4 736d 	subw	r3, r4, #1901	@ 0x76d
 800ebe0:	fb93 f3f2 	sdiv	r3, r3, r2
 800ebe4:	441d      	add	r5, r3
 800ebe6:	19a3      	adds	r3, r4, r6
 800ebe8:	4e48      	ldr	r6, [pc, #288]	@ (800ed0c <__tzcalc_limits+0x160>)
 800ebea:	6044      	str	r4, [r0, #4]
 800ebec:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800ebf0:	4601      	mov	r1, r0
 800ebf2:	fbb3 f3f2 	udiv	r3, r3, r2
 800ebf6:	f100 0750 	add.w	r7, r0, #80	@ 0x50
 800ebfa:	441d      	add	r5, r3
 800ebfc:	7a0b      	ldrb	r3, [r1, #8]
 800ebfe:	f8d1 c014 	ldr.w	ip, [r1, #20]
 800ec02:	2b4a      	cmp	r3, #74	@ 0x4a
 800ec04:	d138      	bne.n	800ec78 <__tzcalc_limits+0xcc>
 800ec06:	07a2      	lsls	r2, r4, #30
 800ec08:	eb05 030c 	add.w	r3, r5, ip
 800ec0c:	d106      	bne.n	800ec1c <__tzcalc_limits+0x70>
 800ec0e:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 800ec12:	fb94 f2fe 	sdiv	r2, r4, lr
 800ec16:	fb0e 4212 	mls	r2, lr, r2, r4
 800ec1a:	b932      	cbnz	r2, 800ec2a <__tzcalc_limits+0x7e>
 800ec1c:	f44f 7ec8 	mov.w	lr, #400	@ 0x190
 800ec20:	fb94 f2fe 	sdiv	r2, r4, lr
 800ec24:	fb0e 4212 	mls	r2, lr, r2, r4
 800ec28:	bb1a      	cbnz	r2, 800ec72 <__tzcalc_limits+0xc6>
 800ec2a:	f1bc 0f3b 	cmp.w	ip, #59	@ 0x3b
 800ec2e:	bfd4      	ite	le
 800ec30:	f04f 0c00 	movle.w	ip, #0
 800ec34:	f04f 0c01 	movgt.w	ip, #1
 800ec38:	4463      	add	r3, ip
 800ec3a:	3b01      	subs	r3, #1
 800ec3c:	698a      	ldr	r2, [r1, #24]
 800ec3e:	ea4f 7ce2 	mov.w	ip, r2, asr #31
 800ec42:	fbc3 2c06 	smlal	r2, ip, r3, r6
 800ec46:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 800ec48:	18d2      	adds	r2, r2, r3
 800ec4a:	eb4c 73e3 	adc.w	r3, ip, r3, asr #31
 800ec4e:	e9c1 2308 	strd	r2, r3, [r1, #32]
 800ec52:	3128      	adds	r1, #40	@ 0x28
 800ec54:	428f      	cmp	r7, r1
 800ec56:	d1d1      	bne.n	800ebfc <__tzcalc_limits+0x50>
 800ec58:	e9d0 4308 	ldrd	r4, r3, [r0, #32]
 800ec5c:	e9d0 1212 	ldrd	r1, r2, [r0, #72]	@ 0x48
 800ec60:	428c      	cmp	r4, r1
 800ec62:	4193      	sbcs	r3, r2
 800ec64:	bfb4      	ite	lt
 800ec66:	2301      	movlt	r3, #1
 800ec68:	2300      	movge	r3, #0
 800ec6a:	6003      	str	r3, [r0, #0]
 800ec6c:	2001      	movs	r0, #1
 800ec6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ec72:	f04f 0c00 	mov.w	ip, #0
 800ec76:	e7df      	b.n	800ec38 <__tzcalc_limits+0x8c>
 800ec78:	2b44      	cmp	r3, #68	@ 0x44
 800ec7a:	d102      	bne.n	800ec82 <__tzcalc_limits+0xd6>
 800ec7c:	eb05 030c 	add.w	r3, r5, ip
 800ec80:	e7dc      	b.n	800ec3c <__tzcalc_limits+0x90>
 800ec82:	07a3      	lsls	r3, r4, #30
 800ec84:	d105      	bne.n	800ec92 <__tzcalc_limits+0xe6>
 800ec86:	2264      	movs	r2, #100	@ 0x64
 800ec88:	fb94 f3f2 	sdiv	r3, r4, r2
 800ec8c:	fb02 4313 	mls	r3, r2, r3, r4
 800ec90:	bb93      	cbnz	r3, 800ecf8 <__tzcalc_limits+0x14c>
 800ec92:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800ec96:	fb94 f3f2 	sdiv	r3, r4, r2
 800ec9a:	fb02 4313 	mls	r3, r2, r3, r4
 800ec9e:	fab3 f383 	clz	r3, r3
 800eca2:	095b      	lsrs	r3, r3, #5
 800eca4:	f8df e068 	ldr.w	lr, [pc, #104]	@ 800ed10 <__tzcalc_limits+0x164>
 800eca8:	f8d1 900c 	ldr.w	r9, [r1, #12]
 800ecac:	425b      	negs	r3, r3
 800ecae:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ecb2:	462a      	mov	r2, r5
 800ecb4:	f04f 0800 	mov.w	r8, #0
 800ecb8:	4473      	add	r3, lr
 800ecba:	f108 0801 	add.w	r8, r8, #1
 800ecbe:	45c1      	cmp	r9, r8
 800ecc0:	f853 e028 	ldr.w	lr, [r3, r8, lsl #2]
 800ecc4:	dc1a      	bgt.n	800ecfc <__tzcalc_limits+0x150>
 800ecc6:	f102 0804 	add.w	r8, r2, #4
 800ecca:	2307      	movs	r3, #7
 800eccc:	fb98 f3f3 	sdiv	r3, r8, r3
 800ecd0:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800ecd4:	eba8 0303 	sub.w	r3, r8, r3
 800ecd8:	ebbc 0c03 	subs.w	ip, ip, r3
 800ecdc:	690b      	ldr	r3, [r1, #16]
 800ecde:	f103 33ff 	add.w	r3, r3, #4294967295
 800ece2:	bf48      	it	mi
 800ece4:	f10c 0c07 	addmi.w	ip, ip, #7
 800ece8:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800ecec:	449c      	add	ip, r3
 800ecee:	45f4      	cmp	ip, lr
 800ecf0:	da06      	bge.n	800ed00 <__tzcalc_limits+0x154>
 800ecf2:	eb02 030c 	add.w	r3, r2, ip
 800ecf6:	e7a1      	b.n	800ec3c <__tzcalc_limits+0x90>
 800ecf8:	2301      	movs	r3, #1
 800ecfa:	e7d3      	b.n	800eca4 <__tzcalc_limits+0xf8>
 800ecfc:	4472      	add	r2, lr
 800ecfe:	e7dc      	b.n	800ecba <__tzcalc_limits+0x10e>
 800ed00:	f1ac 0c07 	sub.w	ip, ip, #7
 800ed04:	e7f3      	b.n	800ecee <__tzcalc_limits+0x142>
 800ed06:	2000      	movs	r0, #0
 800ed08:	e7b1      	b.n	800ec6e <__tzcalc_limits+0xc2>
 800ed0a:	bf00      	nop
 800ed0c:	00015180 	.word	0x00015180
 800ed10:	0803e1fc 	.word	0x0803e1fc

0800ed14 <__tz_lock>:
 800ed14:	4801      	ldr	r0, [pc, #4]	@ (800ed1c <__tz_lock+0x8>)
 800ed16:	f000 bab6 	b.w	800f286 <__retarget_lock_acquire>
 800ed1a:	bf00      	nop
 800ed1c:	20002e58 	.word	0x20002e58

0800ed20 <__tz_unlock>:
 800ed20:	4801      	ldr	r0, [pc, #4]	@ (800ed28 <__tz_unlock+0x8>)
 800ed22:	f000 bab2 	b.w	800f28a <__retarget_lock_release>
 800ed26:	bf00      	nop
 800ed28:	20002e58 	.word	0x20002e58

0800ed2c <_tzset_unlocked>:
 800ed2c:	4b01      	ldr	r3, [pc, #4]	@ (800ed34 <_tzset_unlocked+0x8>)
 800ed2e:	6818      	ldr	r0, [r3, #0]
 800ed30:	f000 b802 	b.w	800ed38 <_tzset_unlocked_r>
 800ed34:	20000060 	.word	0x20000060

0800ed38 <_tzset_unlocked_r>:
 800ed38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed3c:	b08d      	sub	sp, #52	@ 0x34
 800ed3e:	4607      	mov	r7, r0
 800ed40:	f002 ff0e 	bl	8011b60 <__gettzinfo>
 800ed44:	49bc      	ldr	r1, [pc, #752]	@ (800f038 <_tzset_unlocked_r+0x300>)
 800ed46:	4dbd      	ldr	r5, [pc, #756]	@ (800f03c <_tzset_unlocked_r+0x304>)
 800ed48:	4604      	mov	r4, r0
 800ed4a:	4638      	mov	r0, r7
 800ed4c:	f001 f9a2 	bl	8010094 <_getenv_r>
 800ed50:	4606      	mov	r6, r0
 800ed52:	bb10      	cbnz	r0, 800ed9a <_tzset_unlocked_r+0x62>
 800ed54:	4bba      	ldr	r3, [pc, #744]	@ (800f040 <_tzset_unlocked_r+0x308>)
 800ed56:	4abb      	ldr	r2, [pc, #748]	@ (800f044 <_tzset_unlocked_r+0x30c>)
 800ed58:	6018      	str	r0, [r3, #0]
 800ed5a:	4bbb      	ldr	r3, [pc, #748]	@ (800f048 <_tzset_unlocked_r+0x310>)
 800ed5c:	62a0      	str	r0, [r4, #40]	@ 0x28
 800ed5e:	6018      	str	r0, [r3, #0]
 800ed60:	4bba      	ldr	r3, [pc, #744]	@ (800f04c <_tzset_unlocked_r+0x314>)
 800ed62:	6520      	str	r0, [r4, #80]	@ 0x50
 800ed64:	e9c3 2200 	strd	r2, r2, [r3]
 800ed68:	214a      	movs	r1, #74	@ 0x4a
 800ed6a:	2200      	movs	r2, #0
 800ed6c:	2300      	movs	r3, #0
 800ed6e:	e9c4 0003 	strd	r0, r0, [r4, #12]
 800ed72:	e9c4 0005 	strd	r0, r0, [r4, #20]
 800ed76:	e9c4 000d 	strd	r0, r0, [r4, #52]	@ 0x34
 800ed7a:	e9c4 000f 	strd	r0, r0, [r4, #60]	@ 0x3c
 800ed7e:	e9c4 2308 	strd	r2, r3, [r4, #32]
 800ed82:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 800ed86:	6828      	ldr	r0, [r5, #0]
 800ed88:	7221      	strb	r1, [r4, #8]
 800ed8a:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 800ed8e:	f7fe fb37 	bl	800d400 <free>
 800ed92:	602e      	str	r6, [r5, #0]
 800ed94:	b00d      	add	sp, #52	@ 0x34
 800ed96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed9a:	6829      	ldr	r1, [r5, #0]
 800ed9c:	2900      	cmp	r1, #0
 800ed9e:	f040 808e 	bne.w	800eebe <_tzset_unlocked_r+0x186>
 800eda2:	6828      	ldr	r0, [r5, #0]
 800eda4:	f7fe fb2c 	bl	800d400 <free>
 800eda8:	4630      	mov	r0, r6
 800edaa:	f7f1 fa71 	bl	8000290 <strlen>
 800edae:	1c41      	adds	r1, r0, #1
 800edb0:	4638      	mov	r0, r7
 800edb2:	f7fe fb4f 	bl	800d454 <_malloc_r>
 800edb6:	6028      	str	r0, [r5, #0]
 800edb8:	2800      	cmp	r0, #0
 800edba:	f040 8086 	bne.w	800eeca <_tzset_unlocked_r+0x192>
 800edbe:	4aa2      	ldr	r2, [pc, #648]	@ (800f048 <_tzset_unlocked_r+0x310>)
 800edc0:	f8df 8288 	ldr.w	r8, [pc, #648]	@ 800f04c <_tzset_unlocked_r+0x314>
 800edc4:	f8df a278 	ldr.w	sl, [pc, #632]	@ 800f040 <_tzset_unlocked_r+0x308>
 800edc8:	2300      	movs	r3, #0
 800edca:	6013      	str	r3, [r2, #0]
 800edcc:	4aa0      	ldr	r2, [pc, #640]	@ (800f050 <_tzset_unlocked_r+0x318>)
 800edce:	f8ca 3000 	str.w	r3, [sl]
 800edd2:	2000      	movs	r0, #0
 800edd4:	2100      	movs	r1, #0
 800edd6:	e9c8 2200 	strd	r2, r2, [r8]
 800edda:	e9c4 3303 	strd	r3, r3, [r4, #12]
 800edde:	e9c4 3305 	strd	r3, r3, [r4, #20]
 800ede2:	e9c4 0108 	strd	r0, r1, [r4, #32]
 800ede6:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 800edea:	e9c4 330f 	strd	r3, r3, [r4, #60]	@ 0x3c
 800edee:	e9c4 0112 	strd	r0, r1, [r4, #72]	@ 0x48
 800edf2:	224a      	movs	r2, #74	@ 0x4a
 800edf4:	7222      	strb	r2, [r4, #8]
 800edf6:	62a3      	str	r3, [r4, #40]	@ 0x28
 800edf8:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
 800edfc:	6523      	str	r3, [r4, #80]	@ 0x50
 800edfe:	7833      	ldrb	r3, [r6, #0]
 800ee00:	2b3a      	cmp	r3, #58	@ 0x3a
 800ee02:	bf08      	it	eq
 800ee04:	3601      	addeq	r6, #1
 800ee06:	7833      	ldrb	r3, [r6, #0]
 800ee08:	2b3c      	cmp	r3, #60	@ 0x3c
 800ee0a:	d162      	bne.n	800eed2 <_tzset_unlocked_r+0x19a>
 800ee0c:	1c75      	adds	r5, r6, #1
 800ee0e:	4a91      	ldr	r2, [pc, #580]	@ (800f054 <_tzset_unlocked_r+0x31c>)
 800ee10:	4991      	ldr	r1, [pc, #580]	@ (800f058 <_tzset_unlocked_r+0x320>)
 800ee12:	ab0a      	add	r3, sp, #40	@ 0x28
 800ee14:	4628      	mov	r0, r5
 800ee16:	f002 fe77 	bl	8011b08 <siscanf>
 800ee1a:	2800      	cmp	r0, #0
 800ee1c:	ddba      	ble.n	800ed94 <_tzset_unlocked_r+0x5c>
 800ee1e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee20:	1eda      	subs	r2, r3, #3
 800ee22:	2a07      	cmp	r2, #7
 800ee24:	d8b6      	bhi.n	800ed94 <_tzset_unlocked_r+0x5c>
 800ee26:	5ceb      	ldrb	r3, [r5, r3]
 800ee28:	2b3e      	cmp	r3, #62	@ 0x3e
 800ee2a:	d1b3      	bne.n	800ed94 <_tzset_unlocked_r+0x5c>
 800ee2c:	3602      	adds	r6, #2
 800ee2e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee30:	18f5      	adds	r5, r6, r3
 800ee32:	5cf3      	ldrb	r3, [r6, r3]
 800ee34:	2b2d      	cmp	r3, #45	@ 0x2d
 800ee36:	d15a      	bne.n	800eeee <_tzset_unlocked_r+0x1b6>
 800ee38:	3501      	adds	r5, #1
 800ee3a:	f04f 39ff 	mov.w	r9, #4294967295
 800ee3e:	2300      	movs	r3, #0
 800ee40:	f8ad 301e 	strh.w	r3, [sp, #30]
 800ee44:	f8ad 3020 	strh.w	r3, [sp, #32]
 800ee48:	af08      	add	r7, sp, #32
 800ee4a:	ab0a      	add	r3, sp, #40	@ 0x28
 800ee4c:	e9cd 3701 	strd	r3, r7, [sp, #4]
 800ee50:	9303      	str	r3, [sp, #12]
 800ee52:	f10d 031e 	add.w	r3, sp, #30
 800ee56:	9300      	str	r3, [sp, #0]
 800ee58:	4980      	ldr	r1, [pc, #512]	@ (800f05c <_tzset_unlocked_r+0x324>)
 800ee5a:	ab0a      	add	r3, sp, #40	@ 0x28
 800ee5c:	aa07      	add	r2, sp, #28
 800ee5e:	4628      	mov	r0, r5
 800ee60:	f002 fe52 	bl	8011b08 <siscanf>
 800ee64:	2800      	cmp	r0, #0
 800ee66:	dd95      	ble.n	800ed94 <_tzset_unlocked_r+0x5c>
 800ee68:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 800ee6c:	f8bd 6020 	ldrh.w	r6, [sp, #32]
 800ee70:	223c      	movs	r2, #60	@ 0x3c
 800ee72:	fb02 6603 	mla	r6, r2, r3, r6
 800ee76:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 800ee7a:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800ee7e:	fb02 6603 	mla	r6, r2, r3, r6
 800ee82:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee84:	fb09 f606 	mul.w	r6, r9, r6
 800ee88:	eb05 0903 	add.w	r9, r5, r3
 800ee8c:	5ceb      	ldrb	r3, [r5, r3]
 800ee8e:	2b3c      	cmp	r3, #60	@ 0x3c
 800ee90:	f040 80ee 	bne.w	800f070 <_tzset_unlocked_r+0x338>
 800ee94:	f109 0501 	add.w	r5, r9, #1
 800ee98:	4a71      	ldr	r2, [pc, #452]	@ (800f060 <_tzset_unlocked_r+0x328>)
 800ee9a:	496f      	ldr	r1, [pc, #444]	@ (800f058 <_tzset_unlocked_r+0x320>)
 800ee9c:	ab0a      	add	r3, sp, #40	@ 0x28
 800ee9e:	4628      	mov	r0, r5
 800eea0:	f002 fe32 	bl	8011b08 <siscanf>
 800eea4:	2800      	cmp	r0, #0
 800eea6:	dc28      	bgt.n	800eefa <_tzset_unlocked_r+0x1c2>
 800eea8:	f899 3001 	ldrb.w	r3, [r9, #1]
 800eeac:	2b3e      	cmp	r3, #62	@ 0x3e
 800eeae:	d124      	bne.n	800eefa <_tzset_unlocked_r+0x1c2>
 800eeb0:	4b68      	ldr	r3, [pc, #416]	@ (800f054 <_tzset_unlocked_r+0x31c>)
 800eeb2:	62a6      	str	r6, [r4, #40]	@ 0x28
 800eeb4:	e9c8 3300 	strd	r3, r3, [r8]
 800eeb8:	f8ca 6000 	str.w	r6, [sl]
 800eebc:	e76a      	b.n	800ed94 <_tzset_unlocked_r+0x5c>
 800eebe:	f7f1 f987 	bl	80001d0 <strcmp>
 800eec2:	2800      	cmp	r0, #0
 800eec4:	f47f af6d 	bne.w	800eda2 <_tzset_unlocked_r+0x6a>
 800eec8:	e764      	b.n	800ed94 <_tzset_unlocked_r+0x5c>
 800eeca:	4631      	mov	r1, r6
 800eecc:	f000 f9df 	bl	800f28e <strcpy>
 800eed0:	e775      	b.n	800edbe <_tzset_unlocked_r+0x86>
 800eed2:	4a60      	ldr	r2, [pc, #384]	@ (800f054 <_tzset_unlocked_r+0x31c>)
 800eed4:	4963      	ldr	r1, [pc, #396]	@ (800f064 <_tzset_unlocked_r+0x32c>)
 800eed6:	ab0a      	add	r3, sp, #40	@ 0x28
 800eed8:	4630      	mov	r0, r6
 800eeda:	f002 fe15 	bl	8011b08 <siscanf>
 800eede:	2800      	cmp	r0, #0
 800eee0:	f77f af58 	ble.w	800ed94 <_tzset_unlocked_r+0x5c>
 800eee4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eee6:	3b03      	subs	r3, #3
 800eee8:	2b07      	cmp	r3, #7
 800eeea:	d9a0      	bls.n	800ee2e <_tzset_unlocked_r+0xf6>
 800eeec:	e752      	b.n	800ed94 <_tzset_unlocked_r+0x5c>
 800eeee:	2b2b      	cmp	r3, #43	@ 0x2b
 800eef0:	bf08      	it	eq
 800eef2:	3501      	addeq	r5, #1
 800eef4:	f04f 0901 	mov.w	r9, #1
 800eef8:	e7a1      	b.n	800ee3e <_tzset_unlocked_r+0x106>
 800eefa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eefc:	1eda      	subs	r2, r3, #3
 800eefe:	2a07      	cmp	r2, #7
 800ef00:	f63f af48 	bhi.w	800ed94 <_tzset_unlocked_r+0x5c>
 800ef04:	5ceb      	ldrb	r3, [r5, r3]
 800ef06:	2b3e      	cmp	r3, #62	@ 0x3e
 800ef08:	f47f af44 	bne.w	800ed94 <_tzset_unlocked_r+0x5c>
 800ef0c:	f109 0902 	add.w	r9, r9, #2
 800ef10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ef12:	eb09 0503 	add.w	r5, r9, r3
 800ef16:	f819 3003 	ldrb.w	r3, [r9, r3]
 800ef1a:	2b2d      	cmp	r3, #45	@ 0x2d
 800ef1c:	f040 80b7 	bne.w	800f08e <_tzset_unlocked_r+0x356>
 800ef20:	3501      	adds	r5, #1
 800ef22:	f04f 39ff 	mov.w	r9, #4294967295
 800ef26:	2300      	movs	r3, #0
 800ef28:	f8ad 301c 	strh.w	r3, [sp, #28]
 800ef2c:	f8ad 301e 	strh.w	r3, [sp, #30]
 800ef30:	f8ad 3020 	strh.w	r3, [sp, #32]
 800ef34:	930a      	str	r3, [sp, #40]	@ 0x28
 800ef36:	ab0a      	add	r3, sp, #40	@ 0x28
 800ef38:	e9cd 7302 	strd	r7, r3, [sp, #8]
 800ef3c:	9301      	str	r3, [sp, #4]
 800ef3e:	f10d 031e 	add.w	r3, sp, #30
 800ef42:	9300      	str	r3, [sp, #0]
 800ef44:	4945      	ldr	r1, [pc, #276]	@ (800f05c <_tzset_unlocked_r+0x324>)
 800ef46:	ab0a      	add	r3, sp, #40	@ 0x28
 800ef48:	aa07      	add	r2, sp, #28
 800ef4a:	4628      	mov	r0, r5
 800ef4c:	f002 fddc 	bl	8011b08 <siscanf>
 800ef50:	2800      	cmp	r0, #0
 800ef52:	f300 80a2 	bgt.w	800f09a <_tzset_unlocked_r+0x362>
 800ef56:	f5a6 6361 	sub.w	r3, r6, #3600	@ 0xe10
 800ef5a:	9304      	str	r3, [sp, #16]
 800ef5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ef5e:	4627      	mov	r7, r4
 800ef60:	441d      	add	r5, r3
 800ef62:	f04f 0b00 	mov.w	fp, #0
 800ef66:	782b      	ldrb	r3, [r5, #0]
 800ef68:	2b2c      	cmp	r3, #44	@ 0x2c
 800ef6a:	bf08      	it	eq
 800ef6c:	3501      	addeq	r5, #1
 800ef6e:	f895 9000 	ldrb.w	r9, [r5]
 800ef72:	f1b9 0f4d 	cmp.w	r9, #77	@ 0x4d
 800ef76:	f040 80a3 	bne.w	800f0c0 <_tzset_unlocked_r+0x388>
 800ef7a:	ab0a      	add	r3, sp, #40	@ 0x28
 800ef7c:	f10d 0226 	add.w	r2, sp, #38	@ 0x26
 800ef80:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800ef84:	aa09      	add	r2, sp, #36	@ 0x24
 800ef86:	9200      	str	r2, [sp, #0]
 800ef88:	4937      	ldr	r1, [pc, #220]	@ (800f068 <_tzset_unlocked_r+0x330>)
 800ef8a:	9303      	str	r3, [sp, #12]
 800ef8c:	f10d 0222 	add.w	r2, sp, #34	@ 0x22
 800ef90:	4628      	mov	r0, r5
 800ef92:	f002 fdb9 	bl	8011b08 <siscanf>
 800ef96:	2803      	cmp	r0, #3
 800ef98:	f47f aefc 	bne.w	800ed94 <_tzset_unlocked_r+0x5c>
 800ef9c:	f8bd 1022 	ldrh.w	r1, [sp, #34]	@ 0x22
 800efa0:	1e4b      	subs	r3, r1, #1
 800efa2:	2b0b      	cmp	r3, #11
 800efa4:	f63f aef6 	bhi.w	800ed94 <_tzset_unlocked_r+0x5c>
 800efa8:	f8bd 2024 	ldrh.w	r2, [sp, #36]	@ 0x24
 800efac:	1e53      	subs	r3, r2, #1
 800efae:	2b04      	cmp	r3, #4
 800efb0:	f63f aef0 	bhi.w	800ed94 <_tzset_unlocked_r+0x5c>
 800efb4:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 800efb8:	2b06      	cmp	r3, #6
 800efba:	f63f aeeb 	bhi.w	800ed94 <_tzset_unlocked_r+0x5c>
 800efbe:	e9c7 1203 	strd	r1, r2, [r7, #12]
 800efc2:	f887 9008 	strb.w	r9, [r7, #8]
 800efc6:	617b      	str	r3, [r7, #20]
 800efc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800efca:	eb05 0903 	add.w	r9, r5, r3
 800efce:	2500      	movs	r5, #0
 800efd0:	f04f 0302 	mov.w	r3, #2
 800efd4:	f8ad 301c 	strh.w	r3, [sp, #28]
 800efd8:	f8ad 501e 	strh.w	r5, [sp, #30]
 800efdc:	f8ad 5020 	strh.w	r5, [sp, #32]
 800efe0:	950a      	str	r5, [sp, #40]	@ 0x28
 800efe2:	f899 3000 	ldrb.w	r3, [r9]
 800efe6:	2b2f      	cmp	r3, #47	@ 0x2f
 800efe8:	f040 8096 	bne.w	800f118 <_tzset_unlocked_r+0x3e0>
 800efec:	ab0a      	add	r3, sp, #40	@ 0x28
 800efee:	aa08      	add	r2, sp, #32
 800eff0:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800eff4:	f10d 021e 	add.w	r2, sp, #30
 800eff8:	9200      	str	r2, [sp, #0]
 800effa:	491c      	ldr	r1, [pc, #112]	@ (800f06c <_tzset_unlocked_r+0x334>)
 800effc:	9303      	str	r3, [sp, #12]
 800effe:	aa07      	add	r2, sp, #28
 800f000:	4648      	mov	r0, r9
 800f002:	f002 fd81 	bl	8011b08 <siscanf>
 800f006:	42a8      	cmp	r0, r5
 800f008:	f300 8086 	bgt.w	800f118 <_tzset_unlocked_r+0x3e0>
 800f00c:	214a      	movs	r1, #74	@ 0x4a
 800f00e:	2200      	movs	r2, #0
 800f010:	2300      	movs	r3, #0
 800f012:	e9c4 5503 	strd	r5, r5, [r4, #12]
 800f016:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800f01a:	e9c4 2308 	strd	r2, r3, [r4, #32]
 800f01e:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
 800f022:	e9c4 550f 	strd	r5, r5, [r4, #60]	@ 0x3c
 800f026:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 800f02a:	7221      	strb	r1, [r4, #8]
 800f02c:	62a5      	str	r5, [r4, #40]	@ 0x28
 800f02e:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 800f032:	6525      	str	r5, [r4, #80]	@ 0x50
 800f034:	e6ae      	b.n	800ed94 <_tzset_unlocked_r+0x5c>
 800f036:	bf00      	nop
 800f038:	0803de48 	.word	0x0803de48
 800f03c:	20002e30 	.word	0x20002e30
 800f040:	20002e4c 	.word	0x20002e4c
 800f044:	0803de4b 	.word	0x0803de4b
 800f048:	20002e50 	.word	0x20002e50
 800f04c:	20000058 	.word	0x20000058
 800f050:	0803dfd2 	.word	0x0803dfd2
 800f054:	20002e40 	.word	0x20002e40
 800f058:	0803de4f 	.word	0x0803de4f
 800f05c:	0803de84 	.word	0x0803de84
 800f060:	20002e34 	.word	0x20002e34
 800f064:	0803de62 	.word	0x0803de62
 800f068:	0803de70 	.word	0x0803de70
 800f06c:	0803de83 	.word	0x0803de83
 800f070:	4a3e      	ldr	r2, [pc, #248]	@ (800f16c <_tzset_unlocked_r+0x434>)
 800f072:	493f      	ldr	r1, [pc, #252]	@ (800f170 <_tzset_unlocked_r+0x438>)
 800f074:	ab0a      	add	r3, sp, #40	@ 0x28
 800f076:	4648      	mov	r0, r9
 800f078:	f002 fd46 	bl	8011b08 <siscanf>
 800f07c:	2800      	cmp	r0, #0
 800f07e:	f77f af17 	ble.w	800eeb0 <_tzset_unlocked_r+0x178>
 800f082:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f084:	3b03      	subs	r3, #3
 800f086:	2b07      	cmp	r3, #7
 800f088:	f67f af42 	bls.w	800ef10 <_tzset_unlocked_r+0x1d8>
 800f08c:	e682      	b.n	800ed94 <_tzset_unlocked_r+0x5c>
 800f08e:	2b2b      	cmp	r3, #43	@ 0x2b
 800f090:	bf08      	it	eq
 800f092:	3501      	addeq	r5, #1
 800f094:	f04f 0901 	mov.w	r9, #1
 800f098:	e745      	b.n	800ef26 <_tzset_unlocked_r+0x1ee>
 800f09a:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800f09e:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800f0a2:	213c      	movs	r1, #60	@ 0x3c
 800f0a4:	fb01 3302 	mla	r3, r1, r2, r3
 800f0a8:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800f0ac:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800f0b0:	fb01 3302 	mla	r3, r1, r2, r3
 800f0b4:	fb09 f303 	mul.w	r3, r9, r3
 800f0b8:	e74f      	b.n	800ef5a <_tzset_unlocked_r+0x222>
 800f0ba:	f04f 0b01 	mov.w	fp, #1
 800f0be:	e752      	b.n	800ef66 <_tzset_unlocked_r+0x22e>
 800f0c0:	f1b9 0f4a 	cmp.w	r9, #74	@ 0x4a
 800f0c4:	bf06      	itte	eq
 800f0c6:	3501      	addeq	r5, #1
 800f0c8:	464b      	moveq	r3, r9
 800f0ca:	2344      	movne	r3, #68	@ 0x44
 800f0cc:	220a      	movs	r2, #10
 800f0ce:	a90b      	add	r1, sp, #44	@ 0x2c
 800f0d0:	4628      	mov	r0, r5
 800f0d2:	9305      	str	r3, [sp, #20]
 800f0d4:	f002 fb0a 	bl	80116ec <strtoul>
 800f0d8:	f8dd 902c 	ldr.w	r9, [sp, #44]	@ 0x2c
 800f0dc:	9b05      	ldr	r3, [sp, #20]
 800f0de:	f8ad 0026 	strh.w	r0, [sp, #38]	@ 0x26
 800f0e2:	45a9      	cmp	r9, r5
 800f0e4:	d114      	bne.n	800f110 <_tzset_unlocked_r+0x3d8>
 800f0e6:	234d      	movs	r3, #77	@ 0x4d
 800f0e8:	f1bb 0f00 	cmp.w	fp, #0
 800f0ec:	d107      	bne.n	800f0fe <_tzset_unlocked_r+0x3c6>
 800f0ee:	7223      	strb	r3, [r4, #8]
 800f0f0:	2103      	movs	r1, #3
 800f0f2:	2302      	movs	r3, #2
 800f0f4:	e9c4 1303 	strd	r1, r3, [r4, #12]
 800f0f8:	f8c4 b014 	str.w	fp, [r4, #20]
 800f0fc:	e767      	b.n	800efce <_tzset_unlocked_r+0x296>
 800f0fe:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
 800f102:	220b      	movs	r2, #11
 800f104:	2301      	movs	r3, #1
 800f106:	e9c4 230d 	strd	r2, r3, [r4, #52]	@ 0x34
 800f10a:	2300      	movs	r3, #0
 800f10c:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800f10e:	e75e      	b.n	800efce <_tzset_unlocked_r+0x296>
 800f110:	b280      	uxth	r0, r0
 800f112:	723b      	strb	r3, [r7, #8]
 800f114:	6178      	str	r0, [r7, #20]
 800f116:	e75a      	b.n	800efce <_tzset_unlocked_r+0x296>
 800f118:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800f11c:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800f120:	213c      	movs	r1, #60	@ 0x3c
 800f122:	fb01 3302 	mla	r3, r1, r2, r3
 800f126:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800f12a:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800f12e:	fb01 3302 	mla	r3, r1, r2, r3
 800f132:	61bb      	str	r3, [r7, #24]
 800f134:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800f136:	3728      	adds	r7, #40	@ 0x28
 800f138:	444d      	add	r5, r9
 800f13a:	f1bb 0f00 	cmp.w	fp, #0
 800f13e:	d0bc      	beq.n	800f0ba <_tzset_unlocked_r+0x382>
 800f140:	9b04      	ldr	r3, [sp, #16]
 800f142:	6523      	str	r3, [r4, #80]	@ 0x50
 800f144:	4b0b      	ldr	r3, [pc, #44]	@ (800f174 <_tzset_unlocked_r+0x43c>)
 800f146:	f8c8 3000 	str.w	r3, [r8]
 800f14a:	6860      	ldr	r0, [r4, #4]
 800f14c:	4b07      	ldr	r3, [pc, #28]	@ (800f16c <_tzset_unlocked_r+0x434>)
 800f14e:	62a6      	str	r6, [r4, #40]	@ 0x28
 800f150:	f8c8 3004 	str.w	r3, [r8, #4]
 800f154:	f7ff fd2a 	bl	800ebac <__tzcalc_limits>
 800f158:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800f15a:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800f15c:	f8ca 2000 	str.w	r2, [sl]
 800f160:	1a9b      	subs	r3, r3, r2
 800f162:	4a05      	ldr	r2, [pc, #20]	@ (800f178 <_tzset_unlocked_r+0x440>)
 800f164:	bf18      	it	ne
 800f166:	2301      	movne	r3, #1
 800f168:	6013      	str	r3, [r2, #0]
 800f16a:	e613      	b.n	800ed94 <_tzset_unlocked_r+0x5c>
 800f16c:	20002e34 	.word	0x20002e34
 800f170:	0803de62 	.word	0x0803de62
 800f174:	20002e40 	.word	0x20002e40
 800f178:	20002e50 	.word	0x20002e50

0800f17c <_localeconv_r>:
 800f17c:	4800      	ldr	r0, [pc, #0]	@ (800f180 <_localeconv_r+0x4>)
 800f17e:	4770      	bx	lr
 800f180:	200001f8 	.word	0x200001f8

0800f184 <_close_r>:
 800f184:	b538      	push	{r3, r4, r5, lr}
 800f186:	4d06      	ldr	r5, [pc, #24]	@ (800f1a0 <_close_r+0x1c>)
 800f188:	2300      	movs	r3, #0
 800f18a:	4604      	mov	r4, r0
 800f18c:	4608      	mov	r0, r1
 800f18e:	602b      	str	r3, [r5, #0]
 800f190:	f7f3 fb20 	bl	80027d4 <_close>
 800f194:	1c43      	adds	r3, r0, #1
 800f196:	d102      	bne.n	800f19e <_close_r+0x1a>
 800f198:	682b      	ldr	r3, [r5, #0]
 800f19a:	b103      	cbz	r3, 800f19e <_close_r+0x1a>
 800f19c:	6023      	str	r3, [r4, #0]
 800f19e:	bd38      	pop	{r3, r4, r5, pc}
 800f1a0:	20002e54 	.word	0x20002e54

0800f1a4 <_lseek_r>:
 800f1a4:	b538      	push	{r3, r4, r5, lr}
 800f1a6:	4d07      	ldr	r5, [pc, #28]	@ (800f1c4 <_lseek_r+0x20>)
 800f1a8:	4604      	mov	r4, r0
 800f1aa:	4608      	mov	r0, r1
 800f1ac:	4611      	mov	r1, r2
 800f1ae:	2200      	movs	r2, #0
 800f1b0:	602a      	str	r2, [r5, #0]
 800f1b2:	461a      	mov	r2, r3
 800f1b4:	f7f3 fb35 	bl	8002822 <_lseek>
 800f1b8:	1c43      	adds	r3, r0, #1
 800f1ba:	d102      	bne.n	800f1c2 <_lseek_r+0x1e>
 800f1bc:	682b      	ldr	r3, [r5, #0]
 800f1be:	b103      	cbz	r3, 800f1c2 <_lseek_r+0x1e>
 800f1c0:	6023      	str	r3, [r4, #0]
 800f1c2:	bd38      	pop	{r3, r4, r5, pc}
 800f1c4:	20002e54 	.word	0x20002e54

0800f1c8 <_read_r>:
 800f1c8:	b538      	push	{r3, r4, r5, lr}
 800f1ca:	4d07      	ldr	r5, [pc, #28]	@ (800f1e8 <_read_r+0x20>)
 800f1cc:	4604      	mov	r4, r0
 800f1ce:	4608      	mov	r0, r1
 800f1d0:	4611      	mov	r1, r2
 800f1d2:	2200      	movs	r2, #0
 800f1d4:	602a      	str	r2, [r5, #0]
 800f1d6:	461a      	mov	r2, r3
 800f1d8:	f7f3 fadf 	bl	800279a <_read>
 800f1dc:	1c43      	adds	r3, r0, #1
 800f1de:	d102      	bne.n	800f1e6 <_read_r+0x1e>
 800f1e0:	682b      	ldr	r3, [r5, #0]
 800f1e2:	b103      	cbz	r3, 800f1e6 <_read_r+0x1e>
 800f1e4:	6023      	str	r3, [r4, #0]
 800f1e6:	bd38      	pop	{r3, r4, r5, pc}
 800f1e8:	20002e54 	.word	0x20002e54

0800f1ec <_sbrk_r>:
 800f1ec:	b538      	push	{r3, r4, r5, lr}
 800f1ee:	4d06      	ldr	r5, [pc, #24]	@ (800f208 <_sbrk_r+0x1c>)
 800f1f0:	2300      	movs	r3, #0
 800f1f2:	4604      	mov	r4, r0
 800f1f4:	4608      	mov	r0, r1
 800f1f6:	602b      	str	r3, [r5, #0]
 800f1f8:	f7f3 fb20 	bl	800283c <_sbrk>
 800f1fc:	1c43      	adds	r3, r0, #1
 800f1fe:	d102      	bne.n	800f206 <_sbrk_r+0x1a>
 800f200:	682b      	ldr	r3, [r5, #0]
 800f202:	b103      	cbz	r3, 800f206 <_sbrk_r+0x1a>
 800f204:	6023      	str	r3, [r4, #0]
 800f206:	bd38      	pop	{r3, r4, r5, pc}
 800f208:	20002e54 	.word	0x20002e54

0800f20c <_write_r>:
 800f20c:	b538      	push	{r3, r4, r5, lr}
 800f20e:	4d07      	ldr	r5, [pc, #28]	@ (800f22c <_write_r+0x20>)
 800f210:	4604      	mov	r4, r0
 800f212:	4608      	mov	r0, r1
 800f214:	4611      	mov	r1, r2
 800f216:	2200      	movs	r2, #0
 800f218:	602a      	str	r2, [r5, #0]
 800f21a:	461a      	mov	r2, r3
 800f21c:	f7f2 f950 	bl	80014c0 <_write>
 800f220:	1c43      	adds	r3, r0, #1
 800f222:	d102      	bne.n	800f22a <_write_r+0x1e>
 800f224:	682b      	ldr	r3, [r5, #0]
 800f226:	b103      	cbz	r3, 800f22a <_write_r+0x1e>
 800f228:	6023      	str	r3, [r4, #0]
 800f22a:	bd38      	pop	{r3, r4, r5, pc}
 800f22c:	20002e54 	.word	0x20002e54

0800f230 <__errno>:
 800f230:	4b01      	ldr	r3, [pc, #4]	@ (800f238 <__errno+0x8>)
 800f232:	6818      	ldr	r0, [r3, #0]
 800f234:	4770      	bx	lr
 800f236:	bf00      	nop
 800f238:	20000060 	.word	0x20000060

0800f23c <__libc_init_array>:
 800f23c:	b570      	push	{r4, r5, r6, lr}
 800f23e:	4d0d      	ldr	r5, [pc, #52]	@ (800f274 <__libc_init_array+0x38>)
 800f240:	4c0d      	ldr	r4, [pc, #52]	@ (800f278 <__libc_init_array+0x3c>)
 800f242:	1b64      	subs	r4, r4, r5
 800f244:	10a4      	asrs	r4, r4, #2
 800f246:	2600      	movs	r6, #0
 800f248:	42a6      	cmp	r6, r4
 800f24a:	d109      	bne.n	800f260 <__libc_init_array+0x24>
 800f24c:	4d0b      	ldr	r5, [pc, #44]	@ (800f27c <__libc_init_array+0x40>)
 800f24e:	4c0c      	ldr	r4, [pc, #48]	@ (800f280 <__libc_init_array+0x44>)
 800f250:	f003 fea6 	bl	8012fa0 <_init>
 800f254:	1b64      	subs	r4, r4, r5
 800f256:	10a4      	asrs	r4, r4, #2
 800f258:	2600      	movs	r6, #0
 800f25a:	42a6      	cmp	r6, r4
 800f25c:	d105      	bne.n	800f26a <__libc_init_array+0x2e>
 800f25e:	bd70      	pop	{r4, r5, r6, pc}
 800f260:	f855 3b04 	ldr.w	r3, [r5], #4
 800f264:	4798      	blx	r3
 800f266:	3601      	adds	r6, #1
 800f268:	e7ee      	b.n	800f248 <__libc_init_array+0xc>
 800f26a:	f855 3b04 	ldr.w	r3, [r5], #4
 800f26e:	4798      	blx	r3
 800f270:	3601      	adds	r6, #1
 800f272:	e7f2      	b.n	800f25a <__libc_init_array+0x1e>
 800f274:	0803e268 	.word	0x0803e268
 800f278:	0803e268 	.word	0x0803e268
 800f27c:	0803e268 	.word	0x0803e268
 800f280:	0803e26c 	.word	0x0803e26c

0800f284 <__retarget_lock_init_recursive>:
 800f284:	4770      	bx	lr

0800f286 <__retarget_lock_acquire>:
 800f286:	4770      	bx	lr

0800f288 <__retarget_lock_acquire_recursive>:
 800f288:	4770      	bx	lr

0800f28a <__retarget_lock_release>:
 800f28a:	4770      	bx	lr

0800f28c <__retarget_lock_release_recursive>:
 800f28c:	4770      	bx	lr

0800f28e <strcpy>:
 800f28e:	4603      	mov	r3, r0
 800f290:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f294:	f803 2b01 	strb.w	r2, [r3], #1
 800f298:	2a00      	cmp	r2, #0
 800f29a:	d1f9      	bne.n	800f290 <strcpy+0x2>
 800f29c:	4770      	bx	lr

0800f29e <memcpy>:
 800f29e:	440a      	add	r2, r1
 800f2a0:	4291      	cmp	r1, r2
 800f2a2:	f100 33ff 	add.w	r3, r0, #4294967295
 800f2a6:	d100      	bne.n	800f2aa <memcpy+0xc>
 800f2a8:	4770      	bx	lr
 800f2aa:	b510      	push	{r4, lr}
 800f2ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f2b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f2b4:	4291      	cmp	r1, r2
 800f2b6:	d1f9      	bne.n	800f2ac <memcpy+0xe>
 800f2b8:	bd10      	pop	{r4, pc}
	...

0800f2bc <nanf>:
 800f2bc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800f2c4 <nanf+0x8>
 800f2c0:	4770      	bx	lr
 800f2c2:	bf00      	nop
 800f2c4:	7fc00000 	.word	0x7fc00000

0800f2c8 <div>:
 800f2c8:	b510      	push	{r4, lr}
 800f2ca:	fb91 f4f2 	sdiv	r4, r1, r2
 800f2ce:	fb02 1114 	mls	r1, r2, r4, r1
 800f2d2:	6004      	str	r4, [r0, #0]
 800f2d4:	6041      	str	r1, [r0, #4]
 800f2d6:	bd10      	pop	{r4, pc}

0800f2d8 <quorem>:
 800f2d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2dc:	6903      	ldr	r3, [r0, #16]
 800f2de:	690c      	ldr	r4, [r1, #16]
 800f2e0:	42a3      	cmp	r3, r4
 800f2e2:	4607      	mov	r7, r0
 800f2e4:	db7e      	blt.n	800f3e4 <quorem+0x10c>
 800f2e6:	3c01      	subs	r4, #1
 800f2e8:	f101 0814 	add.w	r8, r1, #20
 800f2ec:	00a3      	lsls	r3, r4, #2
 800f2ee:	f100 0514 	add.w	r5, r0, #20
 800f2f2:	9300      	str	r3, [sp, #0]
 800f2f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f2f8:	9301      	str	r3, [sp, #4]
 800f2fa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f2fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f302:	3301      	adds	r3, #1
 800f304:	429a      	cmp	r2, r3
 800f306:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f30a:	fbb2 f6f3 	udiv	r6, r2, r3
 800f30e:	d32e      	bcc.n	800f36e <quorem+0x96>
 800f310:	f04f 0a00 	mov.w	sl, #0
 800f314:	46c4      	mov	ip, r8
 800f316:	46ae      	mov	lr, r5
 800f318:	46d3      	mov	fp, sl
 800f31a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f31e:	b298      	uxth	r0, r3
 800f320:	fb06 a000 	mla	r0, r6, r0, sl
 800f324:	0c02      	lsrs	r2, r0, #16
 800f326:	0c1b      	lsrs	r3, r3, #16
 800f328:	fb06 2303 	mla	r3, r6, r3, r2
 800f32c:	f8de 2000 	ldr.w	r2, [lr]
 800f330:	b280      	uxth	r0, r0
 800f332:	b292      	uxth	r2, r2
 800f334:	1a12      	subs	r2, r2, r0
 800f336:	445a      	add	r2, fp
 800f338:	f8de 0000 	ldr.w	r0, [lr]
 800f33c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f340:	b29b      	uxth	r3, r3
 800f342:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800f346:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800f34a:	b292      	uxth	r2, r2
 800f34c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800f350:	45e1      	cmp	r9, ip
 800f352:	f84e 2b04 	str.w	r2, [lr], #4
 800f356:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800f35a:	d2de      	bcs.n	800f31a <quorem+0x42>
 800f35c:	9b00      	ldr	r3, [sp, #0]
 800f35e:	58eb      	ldr	r3, [r5, r3]
 800f360:	b92b      	cbnz	r3, 800f36e <quorem+0x96>
 800f362:	9b01      	ldr	r3, [sp, #4]
 800f364:	3b04      	subs	r3, #4
 800f366:	429d      	cmp	r5, r3
 800f368:	461a      	mov	r2, r3
 800f36a:	d32f      	bcc.n	800f3cc <quorem+0xf4>
 800f36c:	613c      	str	r4, [r7, #16]
 800f36e:	4638      	mov	r0, r7
 800f370:	f001 f954 	bl	801061c <__mcmp>
 800f374:	2800      	cmp	r0, #0
 800f376:	db25      	blt.n	800f3c4 <quorem+0xec>
 800f378:	4629      	mov	r1, r5
 800f37a:	2000      	movs	r0, #0
 800f37c:	f858 2b04 	ldr.w	r2, [r8], #4
 800f380:	f8d1 c000 	ldr.w	ip, [r1]
 800f384:	fa1f fe82 	uxth.w	lr, r2
 800f388:	fa1f f38c 	uxth.w	r3, ip
 800f38c:	eba3 030e 	sub.w	r3, r3, lr
 800f390:	4403      	add	r3, r0
 800f392:	0c12      	lsrs	r2, r2, #16
 800f394:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800f398:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800f39c:	b29b      	uxth	r3, r3
 800f39e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f3a2:	45c1      	cmp	r9, r8
 800f3a4:	f841 3b04 	str.w	r3, [r1], #4
 800f3a8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800f3ac:	d2e6      	bcs.n	800f37c <quorem+0xa4>
 800f3ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f3b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f3b6:	b922      	cbnz	r2, 800f3c2 <quorem+0xea>
 800f3b8:	3b04      	subs	r3, #4
 800f3ba:	429d      	cmp	r5, r3
 800f3bc:	461a      	mov	r2, r3
 800f3be:	d30b      	bcc.n	800f3d8 <quorem+0x100>
 800f3c0:	613c      	str	r4, [r7, #16]
 800f3c2:	3601      	adds	r6, #1
 800f3c4:	4630      	mov	r0, r6
 800f3c6:	b003      	add	sp, #12
 800f3c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3cc:	6812      	ldr	r2, [r2, #0]
 800f3ce:	3b04      	subs	r3, #4
 800f3d0:	2a00      	cmp	r2, #0
 800f3d2:	d1cb      	bne.n	800f36c <quorem+0x94>
 800f3d4:	3c01      	subs	r4, #1
 800f3d6:	e7c6      	b.n	800f366 <quorem+0x8e>
 800f3d8:	6812      	ldr	r2, [r2, #0]
 800f3da:	3b04      	subs	r3, #4
 800f3dc:	2a00      	cmp	r2, #0
 800f3de:	d1ef      	bne.n	800f3c0 <quorem+0xe8>
 800f3e0:	3c01      	subs	r4, #1
 800f3e2:	e7ea      	b.n	800f3ba <quorem+0xe2>
 800f3e4:	2000      	movs	r0, #0
 800f3e6:	e7ee      	b.n	800f3c6 <quorem+0xee>

0800f3e8 <_dtoa_r>:
 800f3e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3ec:	69c7      	ldr	r7, [r0, #28]
 800f3ee:	b097      	sub	sp, #92	@ 0x5c
 800f3f0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800f3f4:	ec55 4b10 	vmov	r4, r5, d0
 800f3f8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800f3fa:	9107      	str	r1, [sp, #28]
 800f3fc:	4681      	mov	r9, r0
 800f3fe:	920c      	str	r2, [sp, #48]	@ 0x30
 800f400:	9311      	str	r3, [sp, #68]	@ 0x44
 800f402:	b97f      	cbnz	r7, 800f424 <_dtoa_r+0x3c>
 800f404:	2010      	movs	r0, #16
 800f406:	f7fd fff3 	bl	800d3f0 <malloc>
 800f40a:	4602      	mov	r2, r0
 800f40c:	f8c9 001c 	str.w	r0, [r9, #28]
 800f410:	b920      	cbnz	r0, 800f41c <_dtoa_r+0x34>
 800f412:	4ba9      	ldr	r3, [pc, #676]	@ (800f6b8 <_dtoa_r+0x2d0>)
 800f414:	21ef      	movs	r1, #239	@ 0xef
 800f416:	48a9      	ldr	r0, [pc, #676]	@ (800f6bc <_dtoa_r+0x2d4>)
 800f418:	f002 fbae 	bl	8011b78 <__assert_func>
 800f41c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800f420:	6007      	str	r7, [r0, #0]
 800f422:	60c7      	str	r7, [r0, #12]
 800f424:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f428:	6819      	ldr	r1, [r3, #0]
 800f42a:	b159      	cbz	r1, 800f444 <_dtoa_r+0x5c>
 800f42c:	685a      	ldr	r2, [r3, #4]
 800f42e:	604a      	str	r2, [r1, #4]
 800f430:	2301      	movs	r3, #1
 800f432:	4093      	lsls	r3, r2
 800f434:	608b      	str	r3, [r1, #8]
 800f436:	4648      	mov	r0, r9
 800f438:	f000 fe74 	bl	8010124 <_Bfree>
 800f43c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f440:	2200      	movs	r2, #0
 800f442:	601a      	str	r2, [r3, #0]
 800f444:	1e2b      	subs	r3, r5, #0
 800f446:	bfb9      	ittee	lt
 800f448:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800f44c:	9305      	strlt	r3, [sp, #20]
 800f44e:	2300      	movge	r3, #0
 800f450:	6033      	strge	r3, [r6, #0]
 800f452:	9f05      	ldr	r7, [sp, #20]
 800f454:	4b9a      	ldr	r3, [pc, #616]	@ (800f6c0 <_dtoa_r+0x2d8>)
 800f456:	bfbc      	itt	lt
 800f458:	2201      	movlt	r2, #1
 800f45a:	6032      	strlt	r2, [r6, #0]
 800f45c:	43bb      	bics	r3, r7
 800f45e:	d112      	bne.n	800f486 <_dtoa_r+0x9e>
 800f460:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f462:	f242 730f 	movw	r3, #9999	@ 0x270f
 800f466:	6013      	str	r3, [r2, #0]
 800f468:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f46c:	4323      	orrs	r3, r4
 800f46e:	f000 855a 	beq.w	800ff26 <_dtoa_r+0xb3e>
 800f472:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f474:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800f6d4 <_dtoa_r+0x2ec>
 800f478:	2b00      	cmp	r3, #0
 800f47a:	f000 855c 	beq.w	800ff36 <_dtoa_r+0xb4e>
 800f47e:	f10a 0303 	add.w	r3, sl, #3
 800f482:	f000 bd56 	b.w	800ff32 <_dtoa_r+0xb4a>
 800f486:	ed9d 7b04 	vldr	d7, [sp, #16]
 800f48a:	2200      	movs	r2, #0
 800f48c:	ec51 0b17 	vmov	r0, r1, d7
 800f490:	2300      	movs	r3, #0
 800f492:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800f496:	f7f1 fb27 	bl	8000ae8 <__aeabi_dcmpeq>
 800f49a:	4680      	mov	r8, r0
 800f49c:	b158      	cbz	r0, 800f4b6 <_dtoa_r+0xce>
 800f49e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f4a0:	2301      	movs	r3, #1
 800f4a2:	6013      	str	r3, [r2, #0]
 800f4a4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f4a6:	b113      	cbz	r3, 800f4ae <_dtoa_r+0xc6>
 800f4a8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800f4aa:	4b86      	ldr	r3, [pc, #536]	@ (800f6c4 <_dtoa_r+0x2dc>)
 800f4ac:	6013      	str	r3, [r2, #0]
 800f4ae:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800f6d8 <_dtoa_r+0x2f0>
 800f4b2:	f000 bd40 	b.w	800ff36 <_dtoa_r+0xb4e>
 800f4b6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800f4ba:	aa14      	add	r2, sp, #80	@ 0x50
 800f4bc:	a915      	add	r1, sp, #84	@ 0x54
 800f4be:	4648      	mov	r0, r9
 800f4c0:	f001 f9cc 	bl	801085c <__d2b>
 800f4c4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800f4c8:	9002      	str	r0, [sp, #8]
 800f4ca:	2e00      	cmp	r6, #0
 800f4cc:	d078      	beq.n	800f5c0 <_dtoa_r+0x1d8>
 800f4ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f4d0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800f4d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f4d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f4dc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800f4e0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800f4e4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800f4e8:	4619      	mov	r1, r3
 800f4ea:	2200      	movs	r2, #0
 800f4ec:	4b76      	ldr	r3, [pc, #472]	@ (800f6c8 <_dtoa_r+0x2e0>)
 800f4ee:	f7f0 fedb 	bl	80002a8 <__aeabi_dsub>
 800f4f2:	a36b      	add	r3, pc, #428	@ (adr r3, 800f6a0 <_dtoa_r+0x2b8>)
 800f4f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4f8:	f7f1 f88e 	bl	8000618 <__aeabi_dmul>
 800f4fc:	a36a      	add	r3, pc, #424	@ (adr r3, 800f6a8 <_dtoa_r+0x2c0>)
 800f4fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f502:	f7f0 fed3 	bl	80002ac <__adddf3>
 800f506:	4604      	mov	r4, r0
 800f508:	4630      	mov	r0, r6
 800f50a:	460d      	mov	r5, r1
 800f50c:	f7f1 f81a 	bl	8000544 <__aeabi_i2d>
 800f510:	a367      	add	r3, pc, #412	@ (adr r3, 800f6b0 <_dtoa_r+0x2c8>)
 800f512:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f516:	f7f1 f87f 	bl	8000618 <__aeabi_dmul>
 800f51a:	4602      	mov	r2, r0
 800f51c:	460b      	mov	r3, r1
 800f51e:	4620      	mov	r0, r4
 800f520:	4629      	mov	r1, r5
 800f522:	f7f0 fec3 	bl	80002ac <__adddf3>
 800f526:	4604      	mov	r4, r0
 800f528:	460d      	mov	r5, r1
 800f52a:	f7f1 fb25 	bl	8000b78 <__aeabi_d2iz>
 800f52e:	2200      	movs	r2, #0
 800f530:	4607      	mov	r7, r0
 800f532:	2300      	movs	r3, #0
 800f534:	4620      	mov	r0, r4
 800f536:	4629      	mov	r1, r5
 800f538:	f7f1 fae0 	bl	8000afc <__aeabi_dcmplt>
 800f53c:	b140      	cbz	r0, 800f550 <_dtoa_r+0x168>
 800f53e:	4638      	mov	r0, r7
 800f540:	f7f1 f800 	bl	8000544 <__aeabi_i2d>
 800f544:	4622      	mov	r2, r4
 800f546:	462b      	mov	r3, r5
 800f548:	f7f1 face 	bl	8000ae8 <__aeabi_dcmpeq>
 800f54c:	b900      	cbnz	r0, 800f550 <_dtoa_r+0x168>
 800f54e:	3f01      	subs	r7, #1
 800f550:	2f16      	cmp	r7, #22
 800f552:	d852      	bhi.n	800f5fa <_dtoa_r+0x212>
 800f554:	4b5d      	ldr	r3, [pc, #372]	@ (800f6cc <_dtoa_r+0x2e4>)
 800f556:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f55a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f55e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f562:	f7f1 facb 	bl	8000afc <__aeabi_dcmplt>
 800f566:	2800      	cmp	r0, #0
 800f568:	d049      	beq.n	800f5fe <_dtoa_r+0x216>
 800f56a:	3f01      	subs	r7, #1
 800f56c:	2300      	movs	r3, #0
 800f56e:	9310      	str	r3, [sp, #64]	@ 0x40
 800f570:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f572:	1b9b      	subs	r3, r3, r6
 800f574:	1e5a      	subs	r2, r3, #1
 800f576:	bf45      	ittet	mi
 800f578:	f1c3 0301 	rsbmi	r3, r3, #1
 800f57c:	9300      	strmi	r3, [sp, #0]
 800f57e:	2300      	movpl	r3, #0
 800f580:	2300      	movmi	r3, #0
 800f582:	9206      	str	r2, [sp, #24]
 800f584:	bf54      	ite	pl
 800f586:	9300      	strpl	r3, [sp, #0]
 800f588:	9306      	strmi	r3, [sp, #24]
 800f58a:	2f00      	cmp	r7, #0
 800f58c:	db39      	blt.n	800f602 <_dtoa_r+0x21a>
 800f58e:	9b06      	ldr	r3, [sp, #24]
 800f590:	970d      	str	r7, [sp, #52]	@ 0x34
 800f592:	443b      	add	r3, r7
 800f594:	9306      	str	r3, [sp, #24]
 800f596:	2300      	movs	r3, #0
 800f598:	9308      	str	r3, [sp, #32]
 800f59a:	9b07      	ldr	r3, [sp, #28]
 800f59c:	2b09      	cmp	r3, #9
 800f59e:	d863      	bhi.n	800f668 <_dtoa_r+0x280>
 800f5a0:	2b05      	cmp	r3, #5
 800f5a2:	bfc4      	itt	gt
 800f5a4:	3b04      	subgt	r3, #4
 800f5a6:	9307      	strgt	r3, [sp, #28]
 800f5a8:	9b07      	ldr	r3, [sp, #28]
 800f5aa:	f1a3 0302 	sub.w	r3, r3, #2
 800f5ae:	bfcc      	ite	gt
 800f5b0:	2400      	movgt	r4, #0
 800f5b2:	2401      	movle	r4, #1
 800f5b4:	2b03      	cmp	r3, #3
 800f5b6:	d863      	bhi.n	800f680 <_dtoa_r+0x298>
 800f5b8:	e8df f003 	tbb	[pc, r3]
 800f5bc:	2b375452 	.word	0x2b375452
 800f5c0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800f5c4:	441e      	add	r6, r3
 800f5c6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800f5ca:	2b20      	cmp	r3, #32
 800f5cc:	bfc1      	itttt	gt
 800f5ce:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800f5d2:	409f      	lslgt	r7, r3
 800f5d4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800f5d8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800f5dc:	bfd6      	itet	le
 800f5de:	f1c3 0320 	rsble	r3, r3, #32
 800f5e2:	ea47 0003 	orrgt.w	r0, r7, r3
 800f5e6:	fa04 f003 	lslle.w	r0, r4, r3
 800f5ea:	f7f0 ff9b 	bl	8000524 <__aeabi_ui2d>
 800f5ee:	2201      	movs	r2, #1
 800f5f0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800f5f4:	3e01      	subs	r6, #1
 800f5f6:	9212      	str	r2, [sp, #72]	@ 0x48
 800f5f8:	e776      	b.n	800f4e8 <_dtoa_r+0x100>
 800f5fa:	2301      	movs	r3, #1
 800f5fc:	e7b7      	b.n	800f56e <_dtoa_r+0x186>
 800f5fe:	9010      	str	r0, [sp, #64]	@ 0x40
 800f600:	e7b6      	b.n	800f570 <_dtoa_r+0x188>
 800f602:	9b00      	ldr	r3, [sp, #0]
 800f604:	1bdb      	subs	r3, r3, r7
 800f606:	9300      	str	r3, [sp, #0]
 800f608:	427b      	negs	r3, r7
 800f60a:	9308      	str	r3, [sp, #32]
 800f60c:	2300      	movs	r3, #0
 800f60e:	930d      	str	r3, [sp, #52]	@ 0x34
 800f610:	e7c3      	b.n	800f59a <_dtoa_r+0x1b2>
 800f612:	2301      	movs	r3, #1
 800f614:	9309      	str	r3, [sp, #36]	@ 0x24
 800f616:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f618:	eb07 0b03 	add.w	fp, r7, r3
 800f61c:	f10b 0301 	add.w	r3, fp, #1
 800f620:	2b01      	cmp	r3, #1
 800f622:	9303      	str	r3, [sp, #12]
 800f624:	bfb8      	it	lt
 800f626:	2301      	movlt	r3, #1
 800f628:	e006      	b.n	800f638 <_dtoa_r+0x250>
 800f62a:	2301      	movs	r3, #1
 800f62c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f62e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f630:	2b00      	cmp	r3, #0
 800f632:	dd28      	ble.n	800f686 <_dtoa_r+0x29e>
 800f634:	469b      	mov	fp, r3
 800f636:	9303      	str	r3, [sp, #12]
 800f638:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800f63c:	2100      	movs	r1, #0
 800f63e:	2204      	movs	r2, #4
 800f640:	f102 0514 	add.w	r5, r2, #20
 800f644:	429d      	cmp	r5, r3
 800f646:	d926      	bls.n	800f696 <_dtoa_r+0x2ae>
 800f648:	6041      	str	r1, [r0, #4]
 800f64a:	4648      	mov	r0, r9
 800f64c:	f000 fd2a 	bl	80100a4 <_Balloc>
 800f650:	4682      	mov	sl, r0
 800f652:	2800      	cmp	r0, #0
 800f654:	d142      	bne.n	800f6dc <_dtoa_r+0x2f4>
 800f656:	4b1e      	ldr	r3, [pc, #120]	@ (800f6d0 <_dtoa_r+0x2e8>)
 800f658:	4602      	mov	r2, r0
 800f65a:	f240 11af 	movw	r1, #431	@ 0x1af
 800f65e:	e6da      	b.n	800f416 <_dtoa_r+0x2e>
 800f660:	2300      	movs	r3, #0
 800f662:	e7e3      	b.n	800f62c <_dtoa_r+0x244>
 800f664:	2300      	movs	r3, #0
 800f666:	e7d5      	b.n	800f614 <_dtoa_r+0x22c>
 800f668:	2401      	movs	r4, #1
 800f66a:	2300      	movs	r3, #0
 800f66c:	9307      	str	r3, [sp, #28]
 800f66e:	9409      	str	r4, [sp, #36]	@ 0x24
 800f670:	f04f 3bff 	mov.w	fp, #4294967295
 800f674:	2200      	movs	r2, #0
 800f676:	f8cd b00c 	str.w	fp, [sp, #12]
 800f67a:	2312      	movs	r3, #18
 800f67c:	920c      	str	r2, [sp, #48]	@ 0x30
 800f67e:	e7db      	b.n	800f638 <_dtoa_r+0x250>
 800f680:	2301      	movs	r3, #1
 800f682:	9309      	str	r3, [sp, #36]	@ 0x24
 800f684:	e7f4      	b.n	800f670 <_dtoa_r+0x288>
 800f686:	f04f 0b01 	mov.w	fp, #1
 800f68a:	f8cd b00c 	str.w	fp, [sp, #12]
 800f68e:	465b      	mov	r3, fp
 800f690:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800f694:	e7d0      	b.n	800f638 <_dtoa_r+0x250>
 800f696:	3101      	adds	r1, #1
 800f698:	0052      	lsls	r2, r2, #1
 800f69a:	e7d1      	b.n	800f640 <_dtoa_r+0x258>
 800f69c:	f3af 8000 	nop.w
 800f6a0:	636f4361 	.word	0x636f4361
 800f6a4:	3fd287a7 	.word	0x3fd287a7
 800f6a8:	8b60c8b3 	.word	0x8b60c8b3
 800f6ac:	3fc68a28 	.word	0x3fc68a28
 800f6b0:	509f79fb 	.word	0x509f79fb
 800f6b4:	3fd34413 	.word	0x3fd34413
 800f6b8:	0803dea3 	.word	0x0803dea3
 800f6bc:	0803deba 	.word	0x0803deba
 800f6c0:	7ff00000 	.word	0x7ff00000
 800f6c4:	0803e04a 	.word	0x0803e04a
 800f6c8:	3ff80000 	.word	0x3ff80000
 800f6cc:	0803e0e8 	.word	0x0803e0e8
 800f6d0:	0803df12 	.word	0x0803df12
 800f6d4:	0803de9f 	.word	0x0803de9f
 800f6d8:	0803e049 	.word	0x0803e049
 800f6dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f6e0:	6018      	str	r0, [r3, #0]
 800f6e2:	9b03      	ldr	r3, [sp, #12]
 800f6e4:	2b0e      	cmp	r3, #14
 800f6e6:	f200 80a1 	bhi.w	800f82c <_dtoa_r+0x444>
 800f6ea:	2c00      	cmp	r4, #0
 800f6ec:	f000 809e 	beq.w	800f82c <_dtoa_r+0x444>
 800f6f0:	2f00      	cmp	r7, #0
 800f6f2:	dd33      	ble.n	800f75c <_dtoa_r+0x374>
 800f6f4:	4b9c      	ldr	r3, [pc, #624]	@ (800f968 <_dtoa_r+0x580>)
 800f6f6:	f007 020f 	and.w	r2, r7, #15
 800f6fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f6fe:	ed93 7b00 	vldr	d7, [r3]
 800f702:	05f8      	lsls	r0, r7, #23
 800f704:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800f708:	ea4f 1427 	mov.w	r4, r7, asr #4
 800f70c:	d516      	bpl.n	800f73c <_dtoa_r+0x354>
 800f70e:	4b97      	ldr	r3, [pc, #604]	@ (800f96c <_dtoa_r+0x584>)
 800f710:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f714:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f718:	f7f1 f8a8 	bl	800086c <__aeabi_ddiv>
 800f71c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f720:	f004 040f 	and.w	r4, r4, #15
 800f724:	2603      	movs	r6, #3
 800f726:	4d91      	ldr	r5, [pc, #580]	@ (800f96c <_dtoa_r+0x584>)
 800f728:	b954      	cbnz	r4, 800f740 <_dtoa_r+0x358>
 800f72a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f72e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f732:	f7f1 f89b 	bl	800086c <__aeabi_ddiv>
 800f736:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f73a:	e028      	b.n	800f78e <_dtoa_r+0x3a6>
 800f73c:	2602      	movs	r6, #2
 800f73e:	e7f2      	b.n	800f726 <_dtoa_r+0x33e>
 800f740:	07e1      	lsls	r1, r4, #31
 800f742:	d508      	bpl.n	800f756 <_dtoa_r+0x36e>
 800f744:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f748:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f74c:	f7f0 ff64 	bl	8000618 <__aeabi_dmul>
 800f750:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f754:	3601      	adds	r6, #1
 800f756:	1064      	asrs	r4, r4, #1
 800f758:	3508      	adds	r5, #8
 800f75a:	e7e5      	b.n	800f728 <_dtoa_r+0x340>
 800f75c:	f000 80af 	beq.w	800f8be <_dtoa_r+0x4d6>
 800f760:	427c      	negs	r4, r7
 800f762:	4b81      	ldr	r3, [pc, #516]	@ (800f968 <_dtoa_r+0x580>)
 800f764:	4d81      	ldr	r5, [pc, #516]	@ (800f96c <_dtoa_r+0x584>)
 800f766:	f004 020f 	and.w	r2, r4, #15
 800f76a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f76e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f772:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f776:	f7f0 ff4f 	bl	8000618 <__aeabi_dmul>
 800f77a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f77e:	1124      	asrs	r4, r4, #4
 800f780:	2300      	movs	r3, #0
 800f782:	2602      	movs	r6, #2
 800f784:	2c00      	cmp	r4, #0
 800f786:	f040 808f 	bne.w	800f8a8 <_dtoa_r+0x4c0>
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d1d3      	bne.n	800f736 <_dtoa_r+0x34e>
 800f78e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f790:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800f794:	2b00      	cmp	r3, #0
 800f796:	f000 8094 	beq.w	800f8c2 <_dtoa_r+0x4da>
 800f79a:	4b75      	ldr	r3, [pc, #468]	@ (800f970 <_dtoa_r+0x588>)
 800f79c:	2200      	movs	r2, #0
 800f79e:	4620      	mov	r0, r4
 800f7a0:	4629      	mov	r1, r5
 800f7a2:	f7f1 f9ab 	bl	8000afc <__aeabi_dcmplt>
 800f7a6:	2800      	cmp	r0, #0
 800f7a8:	f000 808b 	beq.w	800f8c2 <_dtoa_r+0x4da>
 800f7ac:	9b03      	ldr	r3, [sp, #12]
 800f7ae:	2b00      	cmp	r3, #0
 800f7b0:	f000 8087 	beq.w	800f8c2 <_dtoa_r+0x4da>
 800f7b4:	f1bb 0f00 	cmp.w	fp, #0
 800f7b8:	dd34      	ble.n	800f824 <_dtoa_r+0x43c>
 800f7ba:	4620      	mov	r0, r4
 800f7bc:	4b6d      	ldr	r3, [pc, #436]	@ (800f974 <_dtoa_r+0x58c>)
 800f7be:	2200      	movs	r2, #0
 800f7c0:	4629      	mov	r1, r5
 800f7c2:	f7f0 ff29 	bl	8000618 <__aeabi_dmul>
 800f7c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f7ca:	f107 38ff 	add.w	r8, r7, #4294967295
 800f7ce:	3601      	adds	r6, #1
 800f7d0:	465c      	mov	r4, fp
 800f7d2:	4630      	mov	r0, r6
 800f7d4:	f7f0 feb6 	bl	8000544 <__aeabi_i2d>
 800f7d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f7dc:	f7f0 ff1c 	bl	8000618 <__aeabi_dmul>
 800f7e0:	4b65      	ldr	r3, [pc, #404]	@ (800f978 <_dtoa_r+0x590>)
 800f7e2:	2200      	movs	r2, #0
 800f7e4:	f7f0 fd62 	bl	80002ac <__adddf3>
 800f7e8:	4605      	mov	r5, r0
 800f7ea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800f7ee:	2c00      	cmp	r4, #0
 800f7f0:	d16a      	bne.n	800f8c8 <_dtoa_r+0x4e0>
 800f7f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f7f6:	4b61      	ldr	r3, [pc, #388]	@ (800f97c <_dtoa_r+0x594>)
 800f7f8:	2200      	movs	r2, #0
 800f7fa:	f7f0 fd55 	bl	80002a8 <__aeabi_dsub>
 800f7fe:	4602      	mov	r2, r0
 800f800:	460b      	mov	r3, r1
 800f802:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f806:	462a      	mov	r2, r5
 800f808:	4633      	mov	r3, r6
 800f80a:	f7f1 f995 	bl	8000b38 <__aeabi_dcmpgt>
 800f80e:	2800      	cmp	r0, #0
 800f810:	f040 8298 	bne.w	800fd44 <_dtoa_r+0x95c>
 800f814:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f818:	462a      	mov	r2, r5
 800f81a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800f81e:	f7f1 f96d 	bl	8000afc <__aeabi_dcmplt>
 800f822:	bb38      	cbnz	r0, 800f874 <_dtoa_r+0x48c>
 800f824:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800f828:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800f82c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800f82e:	2b00      	cmp	r3, #0
 800f830:	f2c0 8157 	blt.w	800fae2 <_dtoa_r+0x6fa>
 800f834:	2f0e      	cmp	r7, #14
 800f836:	f300 8154 	bgt.w	800fae2 <_dtoa_r+0x6fa>
 800f83a:	4b4b      	ldr	r3, [pc, #300]	@ (800f968 <_dtoa_r+0x580>)
 800f83c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f840:	ed93 7b00 	vldr	d7, [r3]
 800f844:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f846:	2b00      	cmp	r3, #0
 800f848:	ed8d 7b00 	vstr	d7, [sp]
 800f84c:	f280 80e5 	bge.w	800fa1a <_dtoa_r+0x632>
 800f850:	9b03      	ldr	r3, [sp, #12]
 800f852:	2b00      	cmp	r3, #0
 800f854:	f300 80e1 	bgt.w	800fa1a <_dtoa_r+0x632>
 800f858:	d10c      	bne.n	800f874 <_dtoa_r+0x48c>
 800f85a:	4b48      	ldr	r3, [pc, #288]	@ (800f97c <_dtoa_r+0x594>)
 800f85c:	2200      	movs	r2, #0
 800f85e:	ec51 0b17 	vmov	r0, r1, d7
 800f862:	f7f0 fed9 	bl	8000618 <__aeabi_dmul>
 800f866:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f86a:	f7f1 f95b 	bl	8000b24 <__aeabi_dcmpge>
 800f86e:	2800      	cmp	r0, #0
 800f870:	f000 8266 	beq.w	800fd40 <_dtoa_r+0x958>
 800f874:	2400      	movs	r4, #0
 800f876:	4625      	mov	r5, r4
 800f878:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f87a:	4656      	mov	r6, sl
 800f87c:	ea6f 0803 	mvn.w	r8, r3
 800f880:	2700      	movs	r7, #0
 800f882:	4621      	mov	r1, r4
 800f884:	4648      	mov	r0, r9
 800f886:	f000 fc4d 	bl	8010124 <_Bfree>
 800f88a:	2d00      	cmp	r5, #0
 800f88c:	f000 80bd 	beq.w	800fa0a <_dtoa_r+0x622>
 800f890:	b12f      	cbz	r7, 800f89e <_dtoa_r+0x4b6>
 800f892:	42af      	cmp	r7, r5
 800f894:	d003      	beq.n	800f89e <_dtoa_r+0x4b6>
 800f896:	4639      	mov	r1, r7
 800f898:	4648      	mov	r0, r9
 800f89a:	f000 fc43 	bl	8010124 <_Bfree>
 800f89e:	4629      	mov	r1, r5
 800f8a0:	4648      	mov	r0, r9
 800f8a2:	f000 fc3f 	bl	8010124 <_Bfree>
 800f8a6:	e0b0      	b.n	800fa0a <_dtoa_r+0x622>
 800f8a8:	07e2      	lsls	r2, r4, #31
 800f8aa:	d505      	bpl.n	800f8b8 <_dtoa_r+0x4d0>
 800f8ac:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f8b0:	f7f0 feb2 	bl	8000618 <__aeabi_dmul>
 800f8b4:	3601      	adds	r6, #1
 800f8b6:	2301      	movs	r3, #1
 800f8b8:	1064      	asrs	r4, r4, #1
 800f8ba:	3508      	adds	r5, #8
 800f8bc:	e762      	b.n	800f784 <_dtoa_r+0x39c>
 800f8be:	2602      	movs	r6, #2
 800f8c0:	e765      	b.n	800f78e <_dtoa_r+0x3a6>
 800f8c2:	9c03      	ldr	r4, [sp, #12]
 800f8c4:	46b8      	mov	r8, r7
 800f8c6:	e784      	b.n	800f7d2 <_dtoa_r+0x3ea>
 800f8c8:	4b27      	ldr	r3, [pc, #156]	@ (800f968 <_dtoa_r+0x580>)
 800f8ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f8cc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f8d0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f8d4:	4454      	add	r4, sl
 800f8d6:	2900      	cmp	r1, #0
 800f8d8:	d054      	beq.n	800f984 <_dtoa_r+0x59c>
 800f8da:	4929      	ldr	r1, [pc, #164]	@ (800f980 <_dtoa_r+0x598>)
 800f8dc:	2000      	movs	r0, #0
 800f8de:	f7f0 ffc5 	bl	800086c <__aeabi_ddiv>
 800f8e2:	4633      	mov	r3, r6
 800f8e4:	462a      	mov	r2, r5
 800f8e6:	f7f0 fcdf 	bl	80002a8 <__aeabi_dsub>
 800f8ea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f8ee:	4656      	mov	r6, sl
 800f8f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f8f4:	f7f1 f940 	bl	8000b78 <__aeabi_d2iz>
 800f8f8:	4605      	mov	r5, r0
 800f8fa:	f7f0 fe23 	bl	8000544 <__aeabi_i2d>
 800f8fe:	4602      	mov	r2, r0
 800f900:	460b      	mov	r3, r1
 800f902:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f906:	f7f0 fccf 	bl	80002a8 <__aeabi_dsub>
 800f90a:	3530      	adds	r5, #48	@ 0x30
 800f90c:	4602      	mov	r2, r0
 800f90e:	460b      	mov	r3, r1
 800f910:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f914:	f806 5b01 	strb.w	r5, [r6], #1
 800f918:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f91c:	f7f1 f8ee 	bl	8000afc <__aeabi_dcmplt>
 800f920:	2800      	cmp	r0, #0
 800f922:	d172      	bne.n	800fa0a <_dtoa_r+0x622>
 800f924:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f928:	4911      	ldr	r1, [pc, #68]	@ (800f970 <_dtoa_r+0x588>)
 800f92a:	2000      	movs	r0, #0
 800f92c:	f7f0 fcbc 	bl	80002a8 <__aeabi_dsub>
 800f930:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f934:	f7f1 f8e2 	bl	8000afc <__aeabi_dcmplt>
 800f938:	2800      	cmp	r0, #0
 800f93a:	f040 80b4 	bne.w	800faa6 <_dtoa_r+0x6be>
 800f93e:	42a6      	cmp	r6, r4
 800f940:	f43f af70 	beq.w	800f824 <_dtoa_r+0x43c>
 800f944:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f948:	4b0a      	ldr	r3, [pc, #40]	@ (800f974 <_dtoa_r+0x58c>)
 800f94a:	2200      	movs	r2, #0
 800f94c:	f7f0 fe64 	bl	8000618 <__aeabi_dmul>
 800f950:	4b08      	ldr	r3, [pc, #32]	@ (800f974 <_dtoa_r+0x58c>)
 800f952:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f956:	2200      	movs	r2, #0
 800f958:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f95c:	f7f0 fe5c 	bl	8000618 <__aeabi_dmul>
 800f960:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f964:	e7c4      	b.n	800f8f0 <_dtoa_r+0x508>
 800f966:	bf00      	nop
 800f968:	0803e0e8 	.word	0x0803e0e8
 800f96c:	0803e0c0 	.word	0x0803e0c0
 800f970:	3ff00000 	.word	0x3ff00000
 800f974:	40240000 	.word	0x40240000
 800f978:	401c0000 	.word	0x401c0000
 800f97c:	40140000 	.word	0x40140000
 800f980:	3fe00000 	.word	0x3fe00000
 800f984:	4631      	mov	r1, r6
 800f986:	4628      	mov	r0, r5
 800f988:	f7f0 fe46 	bl	8000618 <__aeabi_dmul>
 800f98c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f990:	9413      	str	r4, [sp, #76]	@ 0x4c
 800f992:	4656      	mov	r6, sl
 800f994:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f998:	f7f1 f8ee 	bl	8000b78 <__aeabi_d2iz>
 800f99c:	4605      	mov	r5, r0
 800f99e:	f7f0 fdd1 	bl	8000544 <__aeabi_i2d>
 800f9a2:	4602      	mov	r2, r0
 800f9a4:	460b      	mov	r3, r1
 800f9a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f9aa:	f7f0 fc7d 	bl	80002a8 <__aeabi_dsub>
 800f9ae:	3530      	adds	r5, #48	@ 0x30
 800f9b0:	f806 5b01 	strb.w	r5, [r6], #1
 800f9b4:	4602      	mov	r2, r0
 800f9b6:	460b      	mov	r3, r1
 800f9b8:	42a6      	cmp	r6, r4
 800f9ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f9be:	f04f 0200 	mov.w	r2, #0
 800f9c2:	d124      	bne.n	800fa0e <_dtoa_r+0x626>
 800f9c4:	4baf      	ldr	r3, [pc, #700]	@ (800fc84 <_dtoa_r+0x89c>)
 800f9c6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f9ca:	f7f0 fc6f 	bl	80002ac <__adddf3>
 800f9ce:	4602      	mov	r2, r0
 800f9d0:	460b      	mov	r3, r1
 800f9d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f9d6:	f7f1 f8af 	bl	8000b38 <__aeabi_dcmpgt>
 800f9da:	2800      	cmp	r0, #0
 800f9dc:	d163      	bne.n	800faa6 <_dtoa_r+0x6be>
 800f9de:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f9e2:	49a8      	ldr	r1, [pc, #672]	@ (800fc84 <_dtoa_r+0x89c>)
 800f9e4:	2000      	movs	r0, #0
 800f9e6:	f7f0 fc5f 	bl	80002a8 <__aeabi_dsub>
 800f9ea:	4602      	mov	r2, r0
 800f9ec:	460b      	mov	r3, r1
 800f9ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f9f2:	f7f1 f883 	bl	8000afc <__aeabi_dcmplt>
 800f9f6:	2800      	cmp	r0, #0
 800f9f8:	f43f af14 	beq.w	800f824 <_dtoa_r+0x43c>
 800f9fc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800f9fe:	1e73      	subs	r3, r6, #1
 800fa00:	9313      	str	r3, [sp, #76]	@ 0x4c
 800fa02:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800fa06:	2b30      	cmp	r3, #48	@ 0x30
 800fa08:	d0f8      	beq.n	800f9fc <_dtoa_r+0x614>
 800fa0a:	4647      	mov	r7, r8
 800fa0c:	e03b      	b.n	800fa86 <_dtoa_r+0x69e>
 800fa0e:	4b9e      	ldr	r3, [pc, #632]	@ (800fc88 <_dtoa_r+0x8a0>)
 800fa10:	f7f0 fe02 	bl	8000618 <__aeabi_dmul>
 800fa14:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fa18:	e7bc      	b.n	800f994 <_dtoa_r+0x5ac>
 800fa1a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800fa1e:	4656      	mov	r6, sl
 800fa20:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fa24:	4620      	mov	r0, r4
 800fa26:	4629      	mov	r1, r5
 800fa28:	f7f0 ff20 	bl	800086c <__aeabi_ddiv>
 800fa2c:	f7f1 f8a4 	bl	8000b78 <__aeabi_d2iz>
 800fa30:	4680      	mov	r8, r0
 800fa32:	f7f0 fd87 	bl	8000544 <__aeabi_i2d>
 800fa36:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fa3a:	f7f0 fded 	bl	8000618 <__aeabi_dmul>
 800fa3e:	4602      	mov	r2, r0
 800fa40:	460b      	mov	r3, r1
 800fa42:	4620      	mov	r0, r4
 800fa44:	4629      	mov	r1, r5
 800fa46:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800fa4a:	f7f0 fc2d 	bl	80002a8 <__aeabi_dsub>
 800fa4e:	f806 4b01 	strb.w	r4, [r6], #1
 800fa52:	9d03      	ldr	r5, [sp, #12]
 800fa54:	eba6 040a 	sub.w	r4, r6, sl
 800fa58:	42a5      	cmp	r5, r4
 800fa5a:	4602      	mov	r2, r0
 800fa5c:	460b      	mov	r3, r1
 800fa5e:	d133      	bne.n	800fac8 <_dtoa_r+0x6e0>
 800fa60:	f7f0 fc24 	bl	80002ac <__adddf3>
 800fa64:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fa68:	4604      	mov	r4, r0
 800fa6a:	460d      	mov	r5, r1
 800fa6c:	f7f1 f864 	bl	8000b38 <__aeabi_dcmpgt>
 800fa70:	b9c0      	cbnz	r0, 800faa4 <_dtoa_r+0x6bc>
 800fa72:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fa76:	4620      	mov	r0, r4
 800fa78:	4629      	mov	r1, r5
 800fa7a:	f7f1 f835 	bl	8000ae8 <__aeabi_dcmpeq>
 800fa7e:	b110      	cbz	r0, 800fa86 <_dtoa_r+0x69e>
 800fa80:	f018 0f01 	tst.w	r8, #1
 800fa84:	d10e      	bne.n	800faa4 <_dtoa_r+0x6bc>
 800fa86:	9902      	ldr	r1, [sp, #8]
 800fa88:	4648      	mov	r0, r9
 800fa8a:	f000 fb4b 	bl	8010124 <_Bfree>
 800fa8e:	2300      	movs	r3, #0
 800fa90:	7033      	strb	r3, [r6, #0]
 800fa92:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fa94:	3701      	adds	r7, #1
 800fa96:	601f      	str	r7, [r3, #0]
 800fa98:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800fa9a:	2b00      	cmp	r3, #0
 800fa9c:	f000 824b 	beq.w	800ff36 <_dtoa_r+0xb4e>
 800faa0:	601e      	str	r6, [r3, #0]
 800faa2:	e248      	b.n	800ff36 <_dtoa_r+0xb4e>
 800faa4:	46b8      	mov	r8, r7
 800faa6:	4633      	mov	r3, r6
 800faa8:	461e      	mov	r6, r3
 800faaa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800faae:	2a39      	cmp	r2, #57	@ 0x39
 800fab0:	d106      	bne.n	800fac0 <_dtoa_r+0x6d8>
 800fab2:	459a      	cmp	sl, r3
 800fab4:	d1f8      	bne.n	800faa8 <_dtoa_r+0x6c0>
 800fab6:	2230      	movs	r2, #48	@ 0x30
 800fab8:	f108 0801 	add.w	r8, r8, #1
 800fabc:	f88a 2000 	strb.w	r2, [sl]
 800fac0:	781a      	ldrb	r2, [r3, #0]
 800fac2:	3201      	adds	r2, #1
 800fac4:	701a      	strb	r2, [r3, #0]
 800fac6:	e7a0      	b.n	800fa0a <_dtoa_r+0x622>
 800fac8:	4b6f      	ldr	r3, [pc, #444]	@ (800fc88 <_dtoa_r+0x8a0>)
 800faca:	2200      	movs	r2, #0
 800facc:	f7f0 fda4 	bl	8000618 <__aeabi_dmul>
 800fad0:	2200      	movs	r2, #0
 800fad2:	2300      	movs	r3, #0
 800fad4:	4604      	mov	r4, r0
 800fad6:	460d      	mov	r5, r1
 800fad8:	f7f1 f806 	bl	8000ae8 <__aeabi_dcmpeq>
 800fadc:	2800      	cmp	r0, #0
 800fade:	d09f      	beq.n	800fa20 <_dtoa_r+0x638>
 800fae0:	e7d1      	b.n	800fa86 <_dtoa_r+0x69e>
 800fae2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fae4:	2a00      	cmp	r2, #0
 800fae6:	f000 80ea 	beq.w	800fcbe <_dtoa_r+0x8d6>
 800faea:	9a07      	ldr	r2, [sp, #28]
 800faec:	2a01      	cmp	r2, #1
 800faee:	f300 80cd 	bgt.w	800fc8c <_dtoa_r+0x8a4>
 800faf2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800faf4:	2a00      	cmp	r2, #0
 800faf6:	f000 80c1 	beq.w	800fc7c <_dtoa_r+0x894>
 800fafa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800fafe:	9c08      	ldr	r4, [sp, #32]
 800fb00:	9e00      	ldr	r6, [sp, #0]
 800fb02:	9a00      	ldr	r2, [sp, #0]
 800fb04:	441a      	add	r2, r3
 800fb06:	9200      	str	r2, [sp, #0]
 800fb08:	9a06      	ldr	r2, [sp, #24]
 800fb0a:	2101      	movs	r1, #1
 800fb0c:	441a      	add	r2, r3
 800fb0e:	4648      	mov	r0, r9
 800fb10:	9206      	str	r2, [sp, #24]
 800fb12:	f000 fc05 	bl	8010320 <__i2b>
 800fb16:	4605      	mov	r5, r0
 800fb18:	b166      	cbz	r6, 800fb34 <_dtoa_r+0x74c>
 800fb1a:	9b06      	ldr	r3, [sp, #24]
 800fb1c:	2b00      	cmp	r3, #0
 800fb1e:	dd09      	ble.n	800fb34 <_dtoa_r+0x74c>
 800fb20:	42b3      	cmp	r3, r6
 800fb22:	9a00      	ldr	r2, [sp, #0]
 800fb24:	bfa8      	it	ge
 800fb26:	4633      	movge	r3, r6
 800fb28:	1ad2      	subs	r2, r2, r3
 800fb2a:	9200      	str	r2, [sp, #0]
 800fb2c:	9a06      	ldr	r2, [sp, #24]
 800fb2e:	1af6      	subs	r6, r6, r3
 800fb30:	1ad3      	subs	r3, r2, r3
 800fb32:	9306      	str	r3, [sp, #24]
 800fb34:	9b08      	ldr	r3, [sp, #32]
 800fb36:	b30b      	cbz	r3, 800fb7c <_dtoa_r+0x794>
 800fb38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	f000 80c6 	beq.w	800fccc <_dtoa_r+0x8e4>
 800fb40:	2c00      	cmp	r4, #0
 800fb42:	f000 80c0 	beq.w	800fcc6 <_dtoa_r+0x8de>
 800fb46:	4629      	mov	r1, r5
 800fb48:	4622      	mov	r2, r4
 800fb4a:	4648      	mov	r0, r9
 800fb4c:	f000 fca0 	bl	8010490 <__pow5mult>
 800fb50:	9a02      	ldr	r2, [sp, #8]
 800fb52:	4601      	mov	r1, r0
 800fb54:	4605      	mov	r5, r0
 800fb56:	4648      	mov	r0, r9
 800fb58:	f000 fbf8 	bl	801034c <__multiply>
 800fb5c:	9902      	ldr	r1, [sp, #8]
 800fb5e:	4680      	mov	r8, r0
 800fb60:	4648      	mov	r0, r9
 800fb62:	f000 fadf 	bl	8010124 <_Bfree>
 800fb66:	9b08      	ldr	r3, [sp, #32]
 800fb68:	1b1b      	subs	r3, r3, r4
 800fb6a:	9308      	str	r3, [sp, #32]
 800fb6c:	f000 80b1 	beq.w	800fcd2 <_dtoa_r+0x8ea>
 800fb70:	9a08      	ldr	r2, [sp, #32]
 800fb72:	4641      	mov	r1, r8
 800fb74:	4648      	mov	r0, r9
 800fb76:	f000 fc8b 	bl	8010490 <__pow5mult>
 800fb7a:	9002      	str	r0, [sp, #8]
 800fb7c:	2101      	movs	r1, #1
 800fb7e:	4648      	mov	r0, r9
 800fb80:	f000 fbce 	bl	8010320 <__i2b>
 800fb84:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fb86:	4604      	mov	r4, r0
 800fb88:	2b00      	cmp	r3, #0
 800fb8a:	f000 81d8 	beq.w	800ff3e <_dtoa_r+0xb56>
 800fb8e:	461a      	mov	r2, r3
 800fb90:	4601      	mov	r1, r0
 800fb92:	4648      	mov	r0, r9
 800fb94:	f000 fc7c 	bl	8010490 <__pow5mult>
 800fb98:	9b07      	ldr	r3, [sp, #28]
 800fb9a:	2b01      	cmp	r3, #1
 800fb9c:	4604      	mov	r4, r0
 800fb9e:	f300 809f 	bgt.w	800fce0 <_dtoa_r+0x8f8>
 800fba2:	9b04      	ldr	r3, [sp, #16]
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	f040 8097 	bne.w	800fcd8 <_dtoa_r+0x8f0>
 800fbaa:	9b05      	ldr	r3, [sp, #20]
 800fbac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fbb0:	2b00      	cmp	r3, #0
 800fbb2:	f040 8093 	bne.w	800fcdc <_dtoa_r+0x8f4>
 800fbb6:	9b05      	ldr	r3, [sp, #20]
 800fbb8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800fbbc:	0d1b      	lsrs	r3, r3, #20
 800fbbe:	051b      	lsls	r3, r3, #20
 800fbc0:	b133      	cbz	r3, 800fbd0 <_dtoa_r+0x7e8>
 800fbc2:	9b00      	ldr	r3, [sp, #0]
 800fbc4:	3301      	adds	r3, #1
 800fbc6:	9300      	str	r3, [sp, #0]
 800fbc8:	9b06      	ldr	r3, [sp, #24]
 800fbca:	3301      	adds	r3, #1
 800fbcc:	9306      	str	r3, [sp, #24]
 800fbce:	2301      	movs	r3, #1
 800fbd0:	9308      	str	r3, [sp, #32]
 800fbd2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fbd4:	2b00      	cmp	r3, #0
 800fbd6:	f000 81b8 	beq.w	800ff4a <_dtoa_r+0xb62>
 800fbda:	6923      	ldr	r3, [r4, #16]
 800fbdc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fbe0:	6918      	ldr	r0, [r3, #16]
 800fbe2:	f000 fb51 	bl	8010288 <__hi0bits>
 800fbe6:	f1c0 0020 	rsb	r0, r0, #32
 800fbea:	9b06      	ldr	r3, [sp, #24]
 800fbec:	4418      	add	r0, r3
 800fbee:	f010 001f 	ands.w	r0, r0, #31
 800fbf2:	f000 8082 	beq.w	800fcfa <_dtoa_r+0x912>
 800fbf6:	f1c0 0320 	rsb	r3, r0, #32
 800fbfa:	2b04      	cmp	r3, #4
 800fbfc:	dd73      	ble.n	800fce6 <_dtoa_r+0x8fe>
 800fbfe:	9b00      	ldr	r3, [sp, #0]
 800fc00:	f1c0 001c 	rsb	r0, r0, #28
 800fc04:	4403      	add	r3, r0
 800fc06:	9300      	str	r3, [sp, #0]
 800fc08:	9b06      	ldr	r3, [sp, #24]
 800fc0a:	4403      	add	r3, r0
 800fc0c:	4406      	add	r6, r0
 800fc0e:	9306      	str	r3, [sp, #24]
 800fc10:	9b00      	ldr	r3, [sp, #0]
 800fc12:	2b00      	cmp	r3, #0
 800fc14:	dd05      	ble.n	800fc22 <_dtoa_r+0x83a>
 800fc16:	9902      	ldr	r1, [sp, #8]
 800fc18:	461a      	mov	r2, r3
 800fc1a:	4648      	mov	r0, r9
 800fc1c:	f000 fc92 	bl	8010544 <__lshift>
 800fc20:	9002      	str	r0, [sp, #8]
 800fc22:	9b06      	ldr	r3, [sp, #24]
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	dd05      	ble.n	800fc34 <_dtoa_r+0x84c>
 800fc28:	4621      	mov	r1, r4
 800fc2a:	461a      	mov	r2, r3
 800fc2c:	4648      	mov	r0, r9
 800fc2e:	f000 fc89 	bl	8010544 <__lshift>
 800fc32:	4604      	mov	r4, r0
 800fc34:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800fc36:	2b00      	cmp	r3, #0
 800fc38:	d061      	beq.n	800fcfe <_dtoa_r+0x916>
 800fc3a:	9802      	ldr	r0, [sp, #8]
 800fc3c:	4621      	mov	r1, r4
 800fc3e:	f000 fced 	bl	801061c <__mcmp>
 800fc42:	2800      	cmp	r0, #0
 800fc44:	da5b      	bge.n	800fcfe <_dtoa_r+0x916>
 800fc46:	2300      	movs	r3, #0
 800fc48:	9902      	ldr	r1, [sp, #8]
 800fc4a:	220a      	movs	r2, #10
 800fc4c:	4648      	mov	r0, r9
 800fc4e:	f000 fa8b 	bl	8010168 <__multadd>
 800fc52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc54:	9002      	str	r0, [sp, #8]
 800fc56:	f107 38ff 	add.w	r8, r7, #4294967295
 800fc5a:	2b00      	cmp	r3, #0
 800fc5c:	f000 8177 	beq.w	800ff4e <_dtoa_r+0xb66>
 800fc60:	4629      	mov	r1, r5
 800fc62:	2300      	movs	r3, #0
 800fc64:	220a      	movs	r2, #10
 800fc66:	4648      	mov	r0, r9
 800fc68:	f000 fa7e 	bl	8010168 <__multadd>
 800fc6c:	f1bb 0f00 	cmp.w	fp, #0
 800fc70:	4605      	mov	r5, r0
 800fc72:	dc6f      	bgt.n	800fd54 <_dtoa_r+0x96c>
 800fc74:	9b07      	ldr	r3, [sp, #28]
 800fc76:	2b02      	cmp	r3, #2
 800fc78:	dc49      	bgt.n	800fd0e <_dtoa_r+0x926>
 800fc7a:	e06b      	b.n	800fd54 <_dtoa_r+0x96c>
 800fc7c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800fc7e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800fc82:	e73c      	b.n	800fafe <_dtoa_r+0x716>
 800fc84:	3fe00000 	.word	0x3fe00000
 800fc88:	40240000 	.word	0x40240000
 800fc8c:	9b03      	ldr	r3, [sp, #12]
 800fc8e:	1e5c      	subs	r4, r3, #1
 800fc90:	9b08      	ldr	r3, [sp, #32]
 800fc92:	42a3      	cmp	r3, r4
 800fc94:	db09      	blt.n	800fcaa <_dtoa_r+0x8c2>
 800fc96:	1b1c      	subs	r4, r3, r4
 800fc98:	9b03      	ldr	r3, [sp, #12]
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	f6bf af30 	bge.w	800fb00 <_dtoa_r+0x718>
 800fca0:	9b00      	ldr	r3, [sp, #0]
 800fca2:	9a03      	ldr	r2, [sp, #12]
 800fca4:	1a9e      	subs	r6, r3, r2
 800fca6:	2300      	movs	r3, #0
 800fca8:	e72b      	b.n	800fb02 <_dtoa_r+0x71a>
 800fcaa:	9b08      	ldr	r3, [sp, #32]
 800fcac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800fcae:	9408      	str	r4, [sp, #32]
 800fcb0:	1ae3      	subs	r3, r4, r3
 800fcb2:	441a      	add	r2, r3
 800fcb4:	9e00      	ldr	r6, [sp, #0]
 800fcb6:	9b03      	ldr	r3, [sp, #12]
 800fcb8:	920d      	str	r2, [sp, #52]	@ 0x34
 800fcba:	2400      	movs	r4, #0
 800fcbc:	e721      	b.n	800fb02 <_dtoa_r+0x71a>
 800fcbe:	9c08      	ldr	r4, [sp, #32]
 800fcc0:	9e00      	ldr	r6, [sp, #0]
 800fcc2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800fcc4:	e728      	b.n	800fb18 <_dtoa_r+0x730>
 800fcc6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800fcca:	e751      	b.n	800fb70 <_dtoa_r+0x788>
 800fccc:	9a08      	ldr	r2, [sp, #32]
 800fcce:	9902      	ldr	r1, [sp, #8]
 800fcd0:	e750      	b.n	800fb74 <_dtoa_r+0x78c>
 800fcd2:	f8cd 8008 	str.w	r8, [sp, #8]
 800fcd6:	e751      	b.n	800fb7c <_dtoa_r+0x794>
 800fcd8:	2300      	movs	r3, #0
 800fcda:	e779      	b.n	800fbd0 <_dtoa_r+0x7e8>
 800fcdc:	9b04      	ldr	r3, [sp, #16]
 800fcde:	e777      	b.n	800fbd0 <_dtoa_r+0x7e8>
 800fce0:	2300      	movs	r3, #0
 800fce2:	9308      	str	r3, [sp, #32]
 800fce4:	e779      	b.n	800fbda <_dtoa_r+0x7f2>
 800fce6:	d093      	beq.n	800fc10 <_dtoa_r+0x828>
 800fce8:	9a00      	ldr	r2, [sp, #0]
 800fcea:	331c      	adds	r3, #28
 800fcec:	441a      	add	r2, r3
 800fcee:	9200      	str	r2, [sp, #0]
 800fcf0:	9a06      	ldr	r2, [sp, #24]
 800fcf2:	441a      	add	r2, r3
 800fcf4:	441e      	add	r6, r3
 800fcf6:	9206      	str	r2, [sp, #24]
 800fcf8:	e78a      	b.n	800fc10 <_dtoa_r+0x828>
 800fcfa:	4603      	mov	r3, r0
 800fcfc:	e7f4      	b.n	800fce8 <_dtoa_r+0x900>
 800fcfe:	9b03      	ldr	r3, [sp, #12]
 800fd00:	2b00      	cmp	r3, #0
 800fd02:	46b8      	mov	r8, r7
 800fd04:	dc20      	bgt.n	800fd48 <_dtoa_r+0x960>
 800fd06:	469b      	mov	fp, r3
 800fd08:	9b07      	ldr	r3, [sp, #28]
 800fd0a:	2b02      	cmp	r3, #2
 800fd0c:	dd1e      	ble.n	800fd4c <_dtoa_r+0x964>
 800fd0e:	f1bb 0f00 	cmp.w	fp, #0
 800fd12:	f47f adb1 	bne.w	800f878 <_dtoa_r+0x490>
 800fd16:	4621      	mov	r1, r4
 800fd18:	465b      	mov	r3, fp
 800fd1a:	2205      	movs	r2, #5
 800fd1c:	4648      	mov	r0, r9
 800fd1e:	f000 fa23 	bl	8010168 <__multadd>
 800fd22:	4601      	mov	r1, r0
 800fd24:	4604      	mov	r4, r0
 800fd26:	9802      	ldr	r0, [sp, #8]
 800fd28:	f000 fc78 	bl	801061c <__mcmp>
 800fd2c:	2800      	cmp	r0, #0
 800fd2e:	f77f ada3 	ble.w	800f878 <_dtoa_r+0x490>
 800fd32:	4656      	mov	r6, sl
 800fd34:	2331      	movs	r3, #49	@ 0x31
 800fd36:	f806 3b01 	strb.w	r3, [r6], #1
 800fd3a:	f108 0801 	add.w	r8, r8, #1
 800fd3e:	e59f      	b.n	800f880 <_dtoa_r+0x498>
 800fd40:	9c03      	ldr	r4, [sp, #12]
 800fd42:	46b8      	mov	r8, r7
 800fd44:	4625      	mov	r5, r4
 800fd46:	e7f4      	b.n	800fd32 <_dtoa_r+0x94a>
 800fd48:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800fd4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fd4e:	2b00      	cmp	r3, #0
 800fd50:	f000 8101 	beq.w	800ff56 <_dtoa_r+0xb6e>
 800fd54:	2e00      	cmp	r6, #0
 800fd56:	dd05      	ble.n	800fd64 <_dtoa_r+0x97c>
 800fd58:	4629      	mov	r1, r5
 800fd5a:	4632      	mov	r2, r6
 800fd5c:	4648      	mov	r0, r9
 800fd5e:	f000 fbf1 	bl	8010544 <__lshift>
 800fd62:	4605      	mov	r5, r0
 800fd64:	9b08      	ldr	r3, [sp, #32]
 800fd66:	2b00      	cmp	r3, #0
 800fd68:	d05c      	beq.n	800fe24 <_dtoa_r+0xa3c>
 800fd6a:	6869      	ldr	r1, [r5, #4]
 800fd6c:	4648      	mov	r0, r9
 800fd6e:	f000 f999 	bl	80100a4 <_Balloc>
 800fd72:	4606      	mov	r6, r0
 800fd74:	b928      	cbnz	r0, 800fd82 <_dtoa_r+0x99a>
 800fd76:	4b82      	ldr	r3, [pc, #520]	@ (800ff80 <_dtoa_r+0xb98>)
 800fd78:	4602      	mov	r2, r0
 800fd7a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800fd7e:	f7ff bb4a 	b.w	800f416 <_dtoa_r+0x2e>
 800fd82:	692a      	ldr	r2, [r5, #16]
 800fd84:	3202      	adds	r2, #2
 800fd86:	0092      	lsls	r2, r2, #2
 800fd88:	f105 010c 	add.w	r1, r5, #12
 800fd8c:	300c      	adds	r0, #12
 800fd8e:	f7ff fa86 	bl	800f29e <memcpy>
 800fd92:	2201      	movs	r2, #1
 800fd94:	4631      	mov	r1, r6
 800fd96:	4648      	mov	r0, r9
 800fd98:	f000 fbd4 	bl	8010544 <__lshift>
 800fd9c:	f10a 0301 	add.w	r3, sl, #1
 800fda0:	9300      	str	r3, [sp, #0]
 800fda2:	eb0a 030b 	add.w	r3, sl, fp
 800fda6:	9308      	str	r3, [sp, #32]
 800fda8:	9b04      	ldr	r3, [sp, #16]
 800fdaa:	f003 0301 	and.w	r3, r3, #1
 800fdae:	462f      	mov	r7, r5
 800fdb0:	9306      	str	r3, [sp, #24]
 800fdb2:	4605      	mov	r5, r0
 800fdb4:	9b00      	ldr	r3, [sp, #0]
 800fdb6:	9802      	ldr	r0, [sp, #8]
 800fdb8:	4621      	mov	r1, r4
 800fdba:	f103 3bff 	add.w	fp, r3, #4294967295
 800fdbe:	f7ff fa8b 	bl	800f2d8 <quorem>
 800fdc2:	4603      	mov	r3, r0
 800fdc4:	3330      	adds	r3, #48	@ 0x30
 800fdc6:	9003      	str	r0, [sp, #12]
 800fdc8:	4639      	mov	r1, r7
 800fdca:	9802      	ldr	r0, [sp, #8]
 800fdcc:	9309      	str	r3, [sp, #36]	@ 0x24
 800fdce:	f000 fc25 	bl	801061c <__mcmp>
 800fdd2:	462a      	mov	r2, r5
 800fdd4:	9004      	str	r0, [sp, #16]
 800fdd6:	4621      	mov	r1, r4
 800fdd8:	4648      	mov	r0, r9
 800fdda:	f000 fc3b 	bl	8010654 <__mdiff>
 800fdde:	68c2      	ldr	r2, [r0, #12]
 800fde0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fde2:	4606      	mov	r6, r0
 800fde4:	bb02      	cbnz	r2, 800fe28 <_dtoa_r+0xa40>
 800fde6:	4601      	mov	r1, r0
 800fde8:	9802      	ldr	r0, [sp, #8]
 800fdea:	f000 fc17 	bl	801061c <__mcmp>
 800fdee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fdf0:	4602      	mov	r2, r0
 800fdf2:	4631      	mov	r1, r6
 800fdf4:	4648      	mov	r0, r9
 800fdf6:	920c      	str	r2, [sp, #48]	@ 0x30
 800fdf8:	9309      	str	r3, [sp, #36]	@ 0x24
 800fdfa:	f000 f993 	bl	8010124 <_Bfree>
 800fdfe:	9b07      	ldr	r3, [sp, #28]
 800fe00:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800fe02:	9e00      	ldr	r6, [sp, #0]
 800fe04:	ea42 0103 	orr.w	r1, r2, r3
 800fe08:	9b06      	ldr	r3, [sp, #24]
 800fe0a:	4319      	orrs	r1, r3
 800fe0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe0e:	d10d      	bne.n	800fe2c <_dtoa_r+0xa44>
 800fe10:	2b39      	cmp	r3, #57	@ 0x39
 800fe12:	d027      	beq.n	800fe64 <_dtoa_r+0xa7c>
 800fe14:	9a04      	ldr	r2, [sp, #16]
 800fe16:	2a00      	cmp	r2, #0
 800fe18:	dd01      	ble.n	800fe1e <_dtoa_r+0xa36>
 800fe1a:	9b03      	ldr	r3, [sp, #12]
 800fe1c:	3331      	adds	r3, #49	@ 0x31
 800fe1e:	f88b 3000 	strb.w	r3, [fp]
 800fe22:	e52e      	b.n	800f882 <_dtoa_r+0x49a>
 800fe24:	4628      	mov	r0, r5
 800fe26:	e7b9      	b.n	800fd9c <_dtoa_r+0x9b4>
 800fe28:	2201      	movs	r2, #1
 800fe2a:	e7e2      	b.n	800fdf2 <_dtoa_r+0xa0a>
 800fe2c:	9904      	ldr	r1, [sp, #16]
 800fe2e:	2900      	cmp	r1, #0
 800fe30:	db04      	blt.n	800fe3c <_dtoa_r+0xa54>
 800fe32:	9807      	ldr	r0, [sp, #28]
 800fe34:	4301      	orrs	r1, r0
 800fe36:	9806      	ldr	r0, [sp, #24]
 800fe38:	4301      	orrs	r1, r0
 800fe3a:	d120      	bne.n	800fe7e <_dtoa_r+0xa96>
 800fe3c:	2a00      	cmp	r2, #0
 800fe3e:	ddee      	ble.n	800fe1e <_dtoa_r+0xa36>
 800fe40:	9902      	ldr	r1, [sp, #8]
 800fe42:	9300      	str	r3, [sp, #0]
 800fe44:	2201      	movs	r2, #1
 800fe46:	4648      	mov	r0, r9
 800fe48:	f000 fb7c 	bl	8010544 <__lshift>
 800fe4c:	4621      	mov	r1, r4
 800fe4e:	9002      	str	r0, [sp, #8]
 800fe50:	f000 fbe4 	bl	801061c <__mcmp>
 800fe54:	2800      	cmp	r0, #0
 800fe56:	9b00      	ldr	r3, [sp, #0]
 800fe58:	dc02      	bgt.n	800fe60 <_dtoa_r+0xa78>
 800fe5a:	d1e0      	bne.n	800fe1e <_dtoa_r+0xa36>
 800fe5c:	07da      	lsls	r2, r3, #31
 800fe5e:	d5de      	bpl.n	800fe1e <_dtoa_r+0xa36>
 800fe60:	2b39      	cmp	r3, #57	@ 0x39
 800fe62:	d1da      	bne.n	800fe1a <_dtoa_r+0xa32>
 800fe64:	2339      	movs	r3, #57	@ 0x39
 800fe66:	f88b 3000 	strb.w	r3, [fp]
 800fe6a:	4633      	mov	r3, r6
 800fe6c:	461e      	mov	r6, r3
 800fe6e:	3b01      	subs	r3, #1
 800fe70:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800fe74:	2a39      	cmp	r2, #57	@ 0x39
 800fe76:	d04e      	beq.n	800ff16 <_dtoa_r+0xb2e>
 800fe78:	3201      	adds	r2, #1
 800fe7a:	701a      	strb	r2, [r3, #0]
 800fe7c:	e501      	b.n	800f882 <_dtoa_r+0x49a>
 800fe7e:	2a00      	cmp	r2, #0
 800fe80:	dd03      	ble.n	800fe8a <_dtoa_r+0xaa2>
 800fe82:	2b39      	cmp	r3, #57	@ 0x39
 800fe84:	d0ee      	beq.n	800fe64 <_dtoa_r+0xa7c>
 800fe86:	3301      	adds	r3, #1
 800fe88:	e7c9      	b.n	800fe1e <_dtoa_r+0xa36>
 800fe8a:	9a00      	ldr	r2, [sp, #0]
 800fe8c:	9908      	ldr	r1, [sp, #32]
 800fe8e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800fe92:	428a      	cmp	r2, r1
 800fe94:	d028      	beq.n	800fee8 <_dtoa_r+0xb00>
 800fe96:	9902      	ldr	r1, [sp, #8]
 800fe98:	2300      	movs	r3, #0
 800fe9a:	220a      	movs	r2, #10
 800fe9c:	4648      	mov	r0, r9
 800fe9e:	f000 f963 	bl	8010168 <__multadd>
 800fea2:	42af      	cmp	r7, r5
 800fea4:	9002      	str	r0, [sp, #8]
 800fea6:	f04f 0300 	mov.w	r3, #0
 800feaa:	f04f 020a 	mov.w	r2, #10
 800feae:	4639      	mov	r1, r7
 800feb0:	4648      	mov	r0, r9
 800feb2:	d107      	bne.n	800fec4 <_dtoa_r+0xadc>
 800feb4:	f000 f958 	bl	8010168 <__multadd>
 800feb8:	4607      	mov	r7, r0
 800feba:	4605      	mov	r5, r0
 800febc:	9b00      	ldr	r3, [sp, #0]
 800febe:	3301      	adds	r3, #1
 800fec0:	9300      	str	r3, [sp, #0]
 800fec2:	e777      	b.n	800fdb4 <_dtoa_r+0x9cc>
 800fec4:	f000 f950 	bl	8010168 <__multadd>
 800fec8:	4629      	mov	r1, r5
 800feca:	4607      	mov	r7, r0
 800fecc:	2300      	movs	r3, #0
 800fece:	220a      	movs	r2, #10
 800fed0:	4648      	mov	r0, r9
 800fed2:	f000 f949 	bl	8010168 <__multadd>
 800fed6:	4605      	mov	r5, r0
 800fed8:	e7f0      	b.n	800febc <_dtoa_r+0xad4>
 800feda:	f1bb 0f00 	cmp.w	fp, #0
 800fede:	bfcc      	ite	gt
 800fee0:	465e      	movgt	r6, fp
 800fee2:	2601      	movle	r6, #1
 800fee4:	4456      	add	r6, sl
 800fee6:	2700      	movs	r7, #0
 800fee8:	9902      	ldr	r1, [sp, #8]
 800feea:	9300      	str	r3, [sp, #0]
 800feec:	2201      	movs	r2, #1
 800feee:	4648      	mov	r0, r9
 800fef0:	f000 fb28 	bl	8010544 <__lshift>
 800fef4:	4621      	mov	r1, r4
 800fef6:	9002      	str	r0, [sp, #8]
 800fef8:	f000 fb90 	bl	801061c <__mcmp>
 800fefc:	2800      	cmp	r0, #0
 800fefe:	dcb4      	bgt.n	800fe6a <_dtoa_r+0xa82>
 800ff00:	d102      	bne.n	800ff08 <_dtoa_r+0xb20>
 800ff02:	9b00      	ldr	r3, [sp, #0]
 800ff04:	07db      	lsls	r3, r3, #31
 800ff06:	d4b0      	bmi.n	800fe6a <_dtoa_r+0xa82>
 800ff08:	4633      	mov	r3, r6
 800ff0a:	461e      	mov	r6, r3
 800ff0c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ff10:	2a30      	cmp	r2, #48	@ 0x30
 800ff12:	d0fa      	beq.n	800ff0a <_dtoa_r+0xb22>
 800ff14:	e4b5      	b.n	800f882 <_dtoa_r+0x49a>
 800ff16:	459a      	cmp	sl, r3
 800ff18:	d1a8      	bne.n	800fe6c <_dtoa_r+0xa84>
 800ff1a:	2331      	movs	r3, #49	@ 0x31
 800ff1c:	f108 0801 	add.w	r8, r8, #1
 800ff20:	f88a 3000 	strb.w	r3, [sl]
 800ff24:	e4ad      	b.n	800f882 <_dtoa_r+0x49a>
 800ff26:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ff28:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800ff84 <_dtoa_r+0xb9c>
 800ff2c:	b11b      	cbz	r3, 800ff36 <_dtoa_r+0xb4e>
 800ff2e:	f10a 0308 	add.w	r3, sl, #8
 800ff32:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ff34:	6013      	str	r3, [r2, #0]
 800ff36:	4650      	mov	r0, sl
 800ff38:	b017      	add	sp, #92	@ 0x5c
 800ff3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff3e:	9b07      	ldr	r3, [sp, #28]
 800ff40:	2b01      	cmp	r3, #1
 800ff42:	f77f ae2e 	ble.w	800fba2 <_dtoa_r+0x7ba>
 800ff46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ff48:	9308      	str	r3, [sp, #32]
 800ff4a:	2001      	movs	r0, #1
 800ff4c:	e64d      	b.n	800fbea <_dtoa_r+0x802>
 800ff4e:	f1bb 0f00 	cmp.w	fp, #0
 800ff52:	f77f aed9 	ble.w	800fd08 <_dtoa_r+0x920>
 800ff56:	4656      	mov	r6, sl
 800ff58:	9802      	ldr	r0, [sp, #8]
 800ff5a:	4621      	mov	r1, r4
 800ff5c:	f7ff f9bc 	bl	800f2d8 <quorem>
 800ff60:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800ff64:	f806 3b01 	strb.w	r3, [r6], #1
 800ff68:	eba6 020a 	sub.w	r2, r6, sl
 800ff6c:	4593      	cmp	fp, r2
 800ff6e:	ddb4      	ble.n	800feda <_dtoa_r+0xaf2>
 800ff70:	9902      	ldr	r1, [sp, #8]
 800ff72:	2300      	movs	r3, #0
 800ff74:	220a      	movs	r2, #10
 800ff76:	4648      	mov	r0, r9
 800ff78:	f000 f8f6 	bl	8010168 <__multadd>
 800ff7c:	9002      	str	r0, [sp, #8]
 800ff7e:	e7eb      	b.n	800ff58 <_dtoa_r+0xb70>
 800ff80:	0803df12 	.word	0x0803df12
 800ff84:	0803de96 	.word	0x0803de96

0800ff88 <_free_r>:
 800ff88:	b538      	push	{r3, r4, r5, lr}
 800ff8a:	4605      	mov	r5, r0
 800ff8c:	2900      	cmp	r1, #0
 800ff8e:	d041      	beq.n	8010014 <_free_r+0x8c>
 800ff90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ff94:	1f0c      	subs	r4, r1, #4
 800ff96:	2b00      	cmp	r3, #0
 800ff98:	bfb8      	it	lt
 800ff9a:	18e4      	addlt	r4, r4, r3
 800ff9c:	f7fd fada 	bl	800d554 <__malloc_lock>
 800ffa0:	4a1d      	ldr	r2, [pc, #116]	@ (8010018 <_free_r+0x90>)
 800ffa2:	6813      	ldr	r3, [r2, #0]
 800ffa4:	b933      	cbnz	r3, 800ffb4 <_free_r+0x2c>
 800ffa6:	6063      	str	r3, [r4, #4]
 800ffa8:	6014      	str	r4, [r2, #0]
 800ffaa:	4628      	mov	r0, r5
 800ffac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ffb0:	f7fd bad6 	b.w	800d560 <__malloc_unlock>
 800ffb4:	42a3      	cmp	r3, r4
 800ffb6:	d908      	bls.n	800ffca <_free_r+0x42>
 800ffb8:	6820      	ldr	r0, [r4, #0]
 800ffba:	1821      	adds	r1, r4, r0
 800ffbc:	428b      	cmp	r3, r1
 800ffbe:	bf01      	itttt	eq
 800ffc0:	6819      	ldreq	r1, [r3, #0]
 800ffc2:	685b      	ldreq	r3, [r3, #4]
 800ffc4:	1809      	addeq	r1, r1, r0
 800ffc6:	6021      	streq	r1, [r4, #0]
 800ffc8:	e7ed      	b.n	800ffa6 <_free_r+0x1e>
 800ffca:	461a      	mov	r2, r3
 800ffcc:	685b      	ldr	r3, [r3, #4]
 800ffce:	b10b      	cbz	r3, 800ffd4 <_free_r+0x4c>
 800ffd0:	42a3      	cmp	r3, r4
 800ffd2:	d9fa      	bls.n	800ffca <_free_r+0x42>
 800ffd4:	6811      	ldr	r1, [r2, #0]
 800ffd6:	1850      	adds	r0, r2, r1
 800ffd8:	42a0      	cmp	r0, r4
 800ffda:	d10b      	bne.n	800fff4 <_free_r+0x6c>
 800ffdc:	6820      	ldr	r0, [r4, #0]
 800ffde:	4401      	add	r1, r0
 800ffe0:	1850      	adds	r0, r2, r1
 800ffe2:	4283      	cmp	r3, r0
 800ffe4:	6011      	str	r1, [r2, #0]
 800ffe6:	d1e0      	bne.n	800ffaa <_free_r+0x22>
 800ffe8:	6818      	ldr	r0, [r3, #0]
 800ffea:	685b      	ldr	r3, [r3, #4]
 800ffec:	6053      	str	r3, [r2, #4]
 800ffee:	4408      	add	r0, r1
 800fff0:	6010      	str	r0, [r2, #0]
 800fff2:	e7da      	b.n	800ffaa <_free_r+0x22>
 800fff4:	d902      	bls.n	800fffc <_free_r+0x74>
 800fff6:	230c      	movs	r3, #12
 800fff8:	602b      	str	r3, [r5, #0]
 800fffa:	e7d6      	b.n	800ffaa <_free_r+0x22>
 800fffc:	6820      	ldr	r0, [r4, #0]
 800fffe:	1821      	adds	r1, r4, r0
 8010000:	428b      	cmp	r3, r1
 8010002:	bf04      	itt	eq
 8010004:	6819      	ldreq	r1, [r3, #0]
 8010006:	685b      	ldreq	r3, [r3, #4]
 8010008:	6063      	str	r3, [r4, #4]
 801000a:	bf04      	itt	eq
 801000c:	1809      	addeq	r1, r1, r0
 801000e:	6021      	streq	r1, [r4, #0]
 8010010:	6054      	str	r4, [r2, #4]
 8010012:	e7ca      	b.n	800ffaa <_free_r+0x22>
 8010014:	bd38      	pop	{r3, r4, r5, pc}
 8010016:	bf00      	nop
 8010018:	20002cf0 	.word	0x20002cf0

0801001c <_findenv_r>:
 801001c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010020:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 8010090 <_findenv_r+0x74>
 8010024:	4606      	mov	r6, r0
 8010026:	4689      	mov	r9, r1
 8010028:	4617      	mov	r7, r2
 801002a:	f001 fdd7 	bl	8011bdc <__env_lock>
 801002e:	f8da 4000 	ldr.w	r4, [sl]
 8010032:	b134      	cbz	r4, 8010042 <_findenv_r+0x26>
 8010034:	464b      	mov	r3, r9
 8010036:	4698      	mov	r8, r3
 8010038:	f813 2b01 	ldrb.w	r2, [r3], #1
 801003c:	b13a      	cbz	r2, 801004e <_findenv_r+0x32>
 801003e:	2a3d      	cmp	r2, #61	@ 0x3d
 8010040:	d1f9      	bne.n	8010036 <_findenv_r+0x1a>
 8010042:	4630      	mov	r0, r6
 8010044:	f001 fdd0 	bl	8011be8 <__env_unlock>
 8010048:	2000      	movs	r0, #0
 801004a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801004e:	eba8 0809 	sub.w	r8, r8, r9
 8010052:	46a3      	mov	fp, r4
 8010054:	f854 0b04 	ldr.w	r0, [r4], #4
 8010058:	2800      	cmp	r0, #0
 801005a:	d0f2      	beq.n	8010042 <_findenv_r+0x26>
 801005c:	4642      	mov	r2, r8
 801005e:	4649      	mov	r1, r9
 8010060:	f7fe faef 	bl	800e642 <strncmp>
 8010064:	2800      	cmp	r0, #0
 8010066:	d1f4      	bne.n	8010052 <_findenv_r+0x36>
 8010068:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801006c:	eb03 0508 	add.w	r5, r3, r8
 8010070:	f813 3008 	ldrb.w	r3, [r3, r8]
 8010074:	2b3d      	cmp	r3, #61	@ 0x3d
 8010076:	d1ec      	bne.n	8010052 <_findenv_r+0x36>
 8010078:	f8da 3000 	ldr.w	r3, [sl]
 801007c:	ebab 0303 	sub.w	r3, fp, r3
 8010080:	109b      	asrs	r3, r3, #2
 8010082:	4630      	mov	r0, r6
 8010084:	603b      	str	r3, [r7, #0]
 8010086:	f001 fdaf 	bl	8011be8 <__env_unlock>
 801008a:	1c68      	adds	r0, r5, #1
 801008c:	e7dd      	b.n	801004a <_findenv_r+0x2e>
 801008e:	bf00      	nop
 8010090:	20000010 	.word	0x20000010

08010094 <_getenv_r>:
 8010094:	b507      	push	{r0, r1, r2, lr}
 8010096:	aa01      	add	r2, sp, #4
 8010098:	f7ff ffc0 	bl	801001c <_findenv_r>
 801009c:	b003      	add	sp, #12
 801009e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080100a4 <_Balloc>:
 80100a4:	b570      	push	{r4, r5, r6, lr}
 80100a6:	69c6      	ldr	r6, [r0, #28]
 80100a8:	4604      	mov	r4, r0
 80100aa:	460d      	mov	r5, r1
 80100ac:	b976      	cbnz	r6, 80100cc <_Balloc+0x28>
 80100ae:	2010      	movs	r0, #16
 80100b0:	f7fd f99e 	bl	800d3f0 <malloc>
 80100b4:	4602      	mov	r2, r0
 80100b6:	61e0      	str	r0, [r4, #28]
 80100b8:	b920      	cbnz	r0, 80100c4 <_Balloc+0x20>
 80100ba:	4b18      	ldr	r3, [pc, #96]	@ (801011c <_Balloc+0x78>)
 80100bc:	4818      	ldr	r0, [pc, #96]	@ (8010120 <_Balloc+0x7c>)
 80100be:	216b      	movs	r1, #107	@ 0x6b
 80100c0:	f001 fd5a 	bl	8011b78 <__assert_func>
 80100c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80100c8:	6006      	str	r6, [r0, #0]
 80100ca:	60c6      	str	r6, [r0, #12]
 80100cc:	69e6      	ldr	r6, [r4, #28]
 80100ce:	68f3      	ldr	r3, [r6, #12]
 80100d0:	b183      	cbz	r3, 80100f4 <_Balloc+0x50>
 80100d2:	69e3      	ldr	r3, [r4, #28]
 80100d4:	68db      	ldr	r3, [r3, #12]
 80100d6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80100da:	b9b8      	cbnz	r0, 801010c <_Balloc+0x68>
 80100dc:	2101      	movs	r1, #1
 80100de:	fa01 f605 	lsl.w	r6, r1, r5
 80100e2:	1d72      	adds	r2, r6, #5
 80100e4:	0092      	lsls	r2, r2, #2
 80100e6:	4620      	mov	r0, r4
 80100e8:	f001 fd64 	bl	8011bb4 <_calloc_r>
 80100ec:	b160      	cbz	r0, 8010108 <_Balloc+0x64>
 80100ee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80100f2:	e00e      	b.n	8010112 <_Balloc+0x6e>
 80100f4:	2221      	movs	r2, #33	@ 0x21
 80100f6:	2104      	movs	r1, #4
 80100f8:	4620      	mov	r0, r4
 80100fa:	f001 fd5b 	bl	8011bb4 <_calloc_r>
 80100fe:	69e3      	ldr	r3, [r4, #28]
 8010100:	60f0      	str	r0, [r6, #12]
 8010102:	68db      	ldr	r3, [r3, #12]
 8010104:	2b00      	cmp	r3, #0
 8010106:	d1e4      	bne.n	80100d2 <_Balloc+0x2e>
 8010108:	2000      	movs	r0, #0
 801010a:	bd70      	pop	{r4, r5, r6, pc}
 801010c:	6802      	ldr	r2, [r0, #0]
 801010e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010112:	2300      	movs	r3, #0
 8010114:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010118:	e7f7      	b.n	801010a <_Balloc+0x66>
 801011a:	bf00      	nop
 801011c:	0803dea3 	.word	0x0803dea3
 8010120:	0803df23 	.word	0x0803df23

08010124 <_Bfree>:
 8010124:	b570      	push	{r4, r5, r6, lr}
 8010126:	69c6      	ldr	r6, [r0, #28]
 8010128:	4605      	mov	r5, r0
 801012a:	460c      	mov	r4, r1
 801012c:	b976      	cbnz	r6, 801014c <_Bfree+0x28>
 801012e:	2010      	movs	r0, #16
 8010130:	f7fd f95e 	bl	800d3f0 <malloc>
 8010134:	4602      	mov	r2, r0
 8010136:	61e8      	str	r0, [r5, #28]
 8010138:	b920      	cbnz	r0, 8010144 <_Bfree+0x20>
 801013a:	4b09      	ldr	r3, [pc, #36]	@ (8010160 <_Bfree+0x3c>)
 801013c:	4809      	ldr	r0, [pc, #36]	@ (8010164 <_Bfree+0x40>)
 801013e:	218f      	movs	r1, #143	@ 0x8f
 8010140:	f001 fd1a 	bl	8011b78 <__assert_func>
 8010144:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010148:	6006      	str	r6, [r0, #0]
 801014a:	60c6      	str	r6, [r0, #12]
 801014c:	b13c      	cbz	r4, 801015e <_Bfree+0x3a>
 801014e:	69eb      	ldr	r3, [r5, #28]
 8010150:	6862      	ldr	r2, [r4, #4]
 8010152:	68db      	ldr	r3, [r3, #12]
 8010154:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010158:	6021      	str	r1, [r4, #0]
 801015a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801015e:	bd70      	pop	{r4, r5, r6, pc}
 8010160:	0803dea3 	.word	0x0803dea3
 8010164:	0803df23 	.word	0x0803df23

08010168 <__multadd>:
 8010168:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801016c:	690d      	ldr	r5, [r1, #16]
 801016e:	4607      	mov	r7, r0
 8010170:	460c      	mov	r4, r1
 8010172:	461e      	mov	r6, r3
 8010174:	f101 0c14 	add.w	ip, r1, #20
 8010178:	2000      	movs	r0, #0
 801017a:	f8dc 3000 	ldr.w	r3, [ip]
 801017e:	b299      	uxth	r1, r3
 8010180:	fb02 6101 	mla	r1, r2, r1, r6
 8010184:	0c1e      	lsrs	r6, r3, #16
 8010186:	0c0b      	lsrs	r3, r1, #16
 8010188:	fb02 3306 	mla	r3, r2, r6, r3
 801018c:	b289      	uxth	r1, r1
 801018e:	3001      	adds	r0, #1
 8010190:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010194:	4285      	cmp	r5, r0
 8010196:	f84c 1b04 	str.w	r1, [ip], #4
 801019a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801019e:	dcec      	bgt.n	801017a <__multadd+0x12>
 80101a0:	b30e      	cbz	r6, 80101e6 <__multadd+0x7e>
 80101a2:	68a3      	ldr	r3, [r4, #8]
 80101a4:	42ab      	cmp	r3, r5
 80101a6:	dc19      	bgt.n	80101dc <__multadd+0x74>
 80101a8:	6861      	ldr	r1, [r4, #4]
 80101aa:	4638      	mov	r0, r7
 80101ac:	3101      	adds	r1, #1
 80101ae:	f7ff ff79 	bl	80100a4 <_Balloc>
 80101b2:	4680      	mov	r8, r0
 80101b4:	b928      	cbnz	r0, 80101c2 <__multadd+0x5a>
 80101b6:	4602      	mov	r2, r0
 80101b8:	4b0c      	ldr	r3, [pc, #48]	@ (80101ec <__multadd+0x84>)
 80101ba:	480d      	ldr	r0, [pc, #52]	@ (80101f0 <__multadd+0x88>)
 80101bc:	21ba      	movs	r1, #186	@ 0xba
 80101be:	f001 fcdb 	bl	8011b78 <__assert_func>
 80101c2:	6922      	ldr	r2, [r4, #16]
 80101c4:	3202      	adds	r2, #2
 80101c6:	f104 010c 	add.w	r1, r4, #12
 80101ca:	0092      	lsls	r2, r2, #2
 80101cc:	300c      	adds	r0, #12
 80101ce:	f7ff f866 	bl	800f29e <memcpy>
 80101d2:	4621      	mov	r1, r4
 80101d4:	4638      	mov	r0, r7
 80101d6:	f7ff ffa5 	bl	8010124 <_Bfree>
 80101da:	4644      	mov	r4, r8
 80101dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80101e0:	3501      	adds	r5, #1
 80101e2:	615e      	str	r6, [r3, #20]
 80101e4:	6125      	str	r5, [r4, #16]
 80101e6:	4620      	mov	r0, r4
 80101e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80101ec:	0803df12 	.word	0x0803df12
 80101f0:	0803df23 	.word	0x0803df23

080101f4 <__s2b>:
 80101f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80101f8:	460c      	mov	r4, r1
 80101fa:	4615      	mov	r5, r2
 80101fc:	461f      	mov	r7, r3
 80101fe:	2209      	movs	r2, #9
 8010200:	3308      	adds	r3, #8
 8010202:	4606      	mov	r6, r0
 8010204:	fb93 f3f2 	sdiv	r3, r3, r2
 8010208:	2100      	movs	r1, #0
 801020a:	2201      	movs	r2, #1
 801020c:	429a      	cmp	r2, r3
 801020e:	db09      	blt.n	8010224 <__s2b+0x30>
 8010210:	4630      	mov	r0, r6
 8010212:	f7ff ff47 	bl	80100a4 <_Balloc>
 8010216:	b940      	cbnz	r0, 801022a <__s2b+0x36>
 8010218:	4602      	mov	r2, r0
 801021a:	4b19      	ldr	r3, [pc, #100]	@ (8010280 <__s2b+0x8c>)
 801021c:	4819      	ldr	r0, [pc, #100]	@ (8010284 <__s2b+0x90>)
 801021e:	21d3      	movs	r1, #211	@ 0xd3
 8010220:	f001 fcaa 	bl	8011b78 <__assert_func>
 8010224:	0052      	lsls	r2, r2, #1
 8010226:	3101      	adds	r1, #1
 8010228:	e7f0      	b.n	801020c <__s2b+0x18>
 801022a:	9b08      	ldr	r3, [sp, #32]
 801022c:	6143      	str	r3, [r0, #20]
 801022e:	2d09      	cmp	r5, #9
 8010230:	f04f 0301 	mov.w	r3, #1
 8010234:	6103      	str	r3, [r0, #16]
 8010236:	dd16      	ble.n	8010266 <__s2b+0x72>
 8010238:	f104 0909 	add.w	r9, r4, #9
 801023c:	46c8      	mov	r8, r9
 801023e:	442c      	add	r4, r5
 8010240:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010244:	4601      	mov	r1, r0
 8010246:	3b30      	subs	r3, #48	@ 0x30
 8010248:	220a      	movs	r2, #10
 801024a:	4630      	mov	r0, r6
 801024c:	f7ff ff8c 	bl	8010168 <__multadd>
 8010250:	45a0      	cmp	r8, r4
 8010252:	d1f5      	bne.n	8010240 <__s2b+0x4c>
 8010254:	f1a5 0408 	sub.w	r4, r5, #8
 8010258:	444c      	add	r4, r9
 801025a:	1b2d      	subs	r5, r5, r4
 801025c:	1963      	adds	r3, r4, r5
 801025e:	42bb      	cmp	r3, r7
 8010260:	db04      	blt.n	801026c <__s2b+0x78>
 8010262:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010266:	340a      	adds	r4, #10
 8010268:	2509      	movs	r5, #9
 801026a:	e7f6      	b.n	801025a <__s2b+0x66>
 801026c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010270:	4601      	mov	r1, r0
 8010272:	3b30      	subs	r3, #48	@ 0x30
 8010274:	220a      	movs	r2, #10
 8010276:	4630      	mov	r0, r6
 8010278:	f7ff ff76 	bl	8010168 <__multadd>
 801027c:	e7ee      	b.n	801025c <__s2b+0x68>
 801027e:	bf00      	nop
 8010280:	0803df12 	.word	0x0803df12
 8010284:	0803df23 	.word	0x0803df23

08010288 <__hi0bits>:
 8010288:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801028c:	4603      	mov	r3, r0
 801028e:	bf36      	itet	cc
 8010290:	0403      	lslcc	r3, r0, #16
 8010292:	2000      	movcs	r0, #0
 8010294:	2010      	movcc	r0, #16
 8010296:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801029a:	bf3c      	itt	cc
 801029c:	021b      	lslcc	r3, r3, #8
 801029e:	3008      	addcc	r0, #8
 80102a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80102a4:	bf3c      	itt	cc
 80102a6:	011b      	lslcc	r3, r3, #4
 80102a8:	3004      	addcc	r0, #4
 80102aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80102ae:	bf3c      	itt	cc
 80102b0:	009b      	lslcc	r3, r3, #2
 80102b2:	3002      	addcc	r0, #2
 80102b4:	2b00      	cmp	r3, #0
 80102b6:	db05      	blt.n	80102c4 <__hi0bits+0x3c>
 80102b8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80102bc:	f100 0001 	add.w	r0, r0, #1
 80102c0:	bf08      	it	eq
 80102c2:	2020      	moveq	r0, #32
 80102c4:	4770      	bx	lr

080102c6 <__lo0bits>:
 80102c6:	6803      	ldr	r3, [r0, #0]
 80102c8:	4602      	mov	r2, r0
 80102ca:	f013 0007 	ands.w	r0, r3, #7
 80102ce:	d00b      	beq.n	80102e8 <__lo0bits+0x22>
 80102d0:	07d9      	lsls	r1, r3, #31
 80102d2:	d421      	bmi.n	8010318 <__lo0bits+0x52>
 80102d4:	0798      	lsls	r0, r3, #30
 80102d6:	bf49      	itett	mi
 80102d8:	085b      	lsrmi	r3, r3, #1
 80102da:	089b      	lsrpl	r3, r3, #2
 80102dc:	2001      	movmi	r0, #1
 80102de:	6013      	strmi	r3, [r2, #0]
 80102e0:	bf5c      	itt	pl
 80102e2:	6013      	strpl	r3, [r2, #0]
 80102e4:	2002      	movpl	r0, #2
 80102e6:	4770      	bx	lr
 80102e8:	b299      	uxth	r1, r3
 80102ea:	b909      	cbnz	r1, 80102f0 <__lo0bits+0x2a>
 80102ec:	0c1b      	lsrs	r3, r3, #16
 80102ee:	2010      	movs	r0, #16
 80102f0:	b2d9      	uxtb	r1, r3
 80102f2:	b909      	cbnz	r1, 80102f8 <__lo0bits+0x32>
 80102f4:	3008      	adds	r0, #8
 80102f6:	0a1b      	lsrs	r3, r3, #8
 80102f8:	0719      	lsls	r1, r3, #28
 80102fa:	bf04      	itt	eq
 80102fc:	091b      	lsreq	r3, r3, #4
 80102fe:	3004      	addeq	r0, #4
 8010300:	0799      	lsls	r1, r3, #30
 8010302:	bf04      	itt	eq
 8010304:	089b      	lsreq	r3, r3, #2
 8010306:	3002      	addeq	r0, #2
 8010308:	07d9      	lsls	r1, r3, #31
 801030a:	d403      	bmi.n	8010314 <__lo0bits+0x4e>
 801030c:	085b      	lsrs	r3, r3, #1
 801030e:	f100 0001 	add.w	r0, r0, #1
 8010312:	d003      	beq.n	801031c <__lo0bits+0x56>
 8010314:	6013      	str	r3, [r2, #0]
 8010316:	4770      	bx	lr
 8010318:	2000      	movs	r0, #0
 801031a:	4770      	bx	lr
 801031c:	2020      	movs	r0, #32
 801031e:	4770      	bx	lr

08010320 <__i2b>:
 8010320:	b510      	push	{r4, lr}
 8010322:	460c      	mov	r4, r1
 8010324:	2101      	movs	r1, #1
 8010326:	f7ff febd 	bl	80100a4 <_Balloc>
 801032a:	4602      	mov	r2, r0
 801032c:	b928      	cbnz	r0, 801033a <__i2b+0x1a>
 801032e:	4b05      	ldr	r3, [pc, #20]	@ (8010344 <__i2b+0x24>)
 8010330:	4805      	ldr	r0, [pc, #20]	@ (8010348 <__i2b+0x28>)
 8010332:	f240 1145 	movw	r1, #325	@ 0x145
 8010336:	f001 fc1f 	bl	8011b78 <__assert_func>
 801033a:	2301      	movs	r3, #1
 801033c:	6144      	str	r4, [r0, #20]
 801033e:	6103      	str	r3, [r0, #16]
 8010340:	bd10      	pop	{r4, pc}
 8010342:	bf00      	nop
 8010344:	0803df12 	.word	0x0803df12
 8010348:	0803df23 	.word	0x0803df23

0801034c <__multiply>:
 801034c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010350:	4617      	mov	r7, r2
 8010352:	690a      	ldr	r2, [r1, #16]
 8010354:	693b      	ldr	r3, [r7, #16]
 8010356:	429a      	cmp	r2, r3
 8010358:	bfa8      	it	ge
 801035a:	463b      	movge	r3, r7
 801035c:	4689      	mov	r9, r1
 801035e:	bfa4      	itt	ge
 8010360:	460f      	movge	r7, r1
 8010362:	4699      	movge	r9, r3
 8010364:	693d      	ldr	r5, [r7, #16]
 8010366:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801036a:	68bb      	ldr	r3, [r7, #8]
 801036c:	6879      	ldr	r1, [r7, #4]
 801036e:	eb05 060a 	add.w	r6, r5, sl
 8010372:	42b3      	cmp	r3, r6
 8010374:	b085      	sub	sp, #20
 8010376:	bfb8      	it	lt
 8010378:	3101      	addlt	r1, #1
 801037a:	f7ff fe93 	bl	80100a4 <_Balloc>
 801037e:	b930      	cbnz	r0, 801038e <__multiply+0x42>
 8010380:	4602      	mov	r2, r0
 8010382:	4b41      	ldr	r3, [pc, #260]	@ (8010488 <__multiply+0x13c>)
 8010384:	4841      	ldr	r0, [pc, #260]	@ (801048c <__multiply+0x140>)
 8010386:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801038a:	f001 fbf5 	bl	8011b78 <__assert_func>
 801038e:	f100 0414 	add.w	r4, r0, #20
 8010392:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8010396:	4623      	mov	r3, r4
 8010398:	2200      	movs	r2, #0
 801039a:	4573      	cmp	r3, lr
 801039c:	d320      	bcc.n	80103e0 <__multiply+0x94>
 801039e:	f107 0814 	add.w	r8, r7, #20
 80103a2:	f109 0114 	add.w	r1, r9, #20
 80103a6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80103aa:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80103ae:	9302      	str	r3, [sp, #8]
 80103b0:	1beb      	subs	r3, r5, r7
 80103b2:	3b15      	subs	r3, #21
 80103b4:	f023 0303 	bic.w	r3, r3, #3
 80103b8:	3304      	adds	r3, #4
 80103ba:	3715      	adds	r7, #21
 80103bc:	42bd      	cmp	r5, r7
 80103be:	bf38      	it	cc
 80103c0:	2304      	movcc	r3, #4
 80103c2:	9301      	str	r3, [sp, #4]
 80103c4:	9b02      	ldr	r3, [sp, #8]
 80103c6:	9103      	str	r1, [sp, #12]
 80103c8:	428b      	cmp	r3, r1
 80103ca:	d80c      	bhi.n	80103e6 <__multiply+0x9a>
 80103cc:	2e00      	cmp	r6, #0
 80103ce:	dd03      	ble.n	80103d8 <__multiply+0x8c>
 80103d0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	d055      	beq.n	8010484 <__multiply+0x138>
 80103d8:	6106      	str	r6, [r0, #16]
 80103da:	b005      	add	sp, #20
 80103dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103e0:	f843 2b04 	str.w	r2, [r3], #4
 80103e4:	e7d9      	b.n	801039a <__multiply+0x4e>
 80103e6:	f8b1 a000 	ldrh.w	sl, [r1]
 80103ea:	f1ba 0f00 	cmp.w	sl, #0
 80103ee:	d01f      	beq.n	8010430 <__multiply+0xe4>
 80103f0:	46c4      	mov	ip, r8
 80103f2:	46a1      	mov	r9, r4
 80103f4:	2700      	movs	r7, #0
 80103f6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80103fa:	f8d9 3000 	ldr.w	r3, [r9]
 80103fe:	fa1f fb82 	uxth.w	fp, r2
 8010402:	b29b      	uxth	r3, r3
 8010404:	fb0a 330b 	mla	r3, sl, fp, r3
 8010408:	443b      	add	r3, r7
 801040a:	f8d9 7000 	ldr.w	r7, [r9]
 801040e:	0c12      	lsrs	r2, r2, #16
 8010410:	0c3f      	lsrs	r7, r7, #16
 8010412:	fb0a 7202 	mla	r2, sl, r2, r7
 8010416:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801041a:	b29b      	uxth	r3, r3
 801041c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010420:	4565      	cmp	r5, ip
 8010422:	f849 3b04 	str.w	r3, [r9], #4
 8010426:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801042a:	d8e4      	bhi.n	80103f6 <__multiply+0xaa>
 801042c:	9b01      	ldr	r3, [sp, #4]
 801042e:	50e7      	str	r7, [r4, r3]
 8010430:	9b03      	ldr	r3, [sp, #12]
 8010432:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8010436:	3104      	adds	r1, #4
 8010438:	f1b9 0f00 	cmp.w	r9, #0
 801043c:	d020      	beq.n	8010480 <__multiply+0x134>
 801043e:	6823      	ldr	r3, [r4, #0]
 8010440:	4647      	mov	r7, r8
 8010442:	46a4      	mov	ip, r4
 8010444:	f04f 0a00 	mov.w	sl, #0
 8010448:	f8b7 b000 	ldrh.w	fp, [r7]
 801044c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8010450:	fb09 220b 	mla	r2, r9, fp, r2
 8010454:	4452      	add	r2, sl
 8010456:	b29b      	uxth	r3, r3
 8010458:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801045c:	f84c 3b04 	str.w	r3, [ip], #4
 8010460:	f857 3b04 	ldr.w	r3, [r7], #4
 8010464:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010468:	f8bc 3000 	ldrh.w	r3, [ip]
 801046c:	fb09 330a 	mla	r3, r9, sl, r3
 8010470:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8010474:	42bd      	cmp	r5, r7
 8010476:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801047a:	d8e5      	bhi.n	8010448 <__multiply+0xfc>
 801047c:	9a01      	ldr	r2, [sp, #4]
 801047e:	50a3      	str	r3, [r4, r2]
 8010480:	3404      	adds	r4, #4
 8010482:	e79f      	b.n	80103c4 <__multiply+0x78>
 8010484:	3e01      	subs	r6, #1
 8010486:	e7a1      	b.n	80103cc <__multiply+0x80>
 8010488:	0803df12 	.word	0x0803df12
 801048c:	0803df23 	.word	0x0803df23

08010490 <__pow5mult>:
 8010490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010494:	4615      	mov	r5, r2
 8010496:	f012 0203 	ands.w	r2, r2, #3
 801049a:	4607      	mov	r7, r0
 801049c:	460e      	mov	r6, r1
 801049e:	d007      	beq.n	80104b0 <__pow5mult+0x20>
 80104a0:	4c25      	ldr	r4, [pc, #148]	@ (8010538 <__pow5mult+0xa8>)
 80104a2:	3a01      	subs	r2, #1
 80104a4:	2300      	movs	r3, #0
 80104a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80104aa:	f7ff fe5d 	bl	8010168 <__multadd>
 80104ae:	4606      	mov	r6, r0
 80104b0:	10ad      	asrs	r5, r5, #2
 80104b2:	d03d      	beq.n	8010530 <__pow5mult+0xa0>
 80104b4:	69fc      	ldr	r4, [r7, #28]
 80104b6:	b97c      	cbnz	r4, 80104d8 <__pow5mult+0x48>
 80104b8:	2010      	movs	r0, #16
 80104ba:	f7fc ff99 	bl	800d3f0 <malloc>
 80104be:	4602      	mov	r2, r0
 80104c0:	61f8      	str	r0, [r7, #28]
 80104c2:	b928      	cbnz	r0, 80104d0 <__pow5mult+0x40>
 80104c4:	4b1d      	ldr	r3, [pc, #116]	@ (801053c <__pow5mult+0xac>)
 80104c6:	481e      	ldr	r0, [pc, #120]	@ (8010540 <__pow5mult+0xb0>)
 80104c8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80104cc:	f001 fb54 	bl	8011b78 <__assert_func>
 80104d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80104d4:	6004      	str	r4, [r0, #0]
 80104d6:	60c4      	str	r4, [r0, #12]
 80104d8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80104dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80104e0:	b94c      	cbnz	r4, 80104f6 <__pow5mult+0x66>
 80104e2:	f240 2171 	movw	r1, #625	@ 0x271
 80104e6:	4638      	mov	r0, r7
 80104e8:	f7ff ff1a 	bl	8010320 <__i2b>
 80104ec:	2300      	movs	r3, #0
 80104ee:	f8c8 0008 	str.w	r0, [r8, #8]
 80104f2:	4604      	mov	r4, r0
 80104f4:	6003      	str	r3, [r0, #0]
 80104f6:	f04f 0900 	mov.w	r9, #0
 80104fa:	07eb      	lsls	r3, r5, #31
 80104fc:	d50a      	bpl.n	8010514 <__pow5mult+0x84>
 80104fe:	4631      	mov	r1, r6
 8010500:	4622      	mov	r2, r4
 8010502:	4638      	mov	r0, r7
 8010504:	f7ff ff22 	bl	801034c <__multiply>
 8010508:	4631      	mov	r1, r6
 801050a:	4680      	mov	r8, r0
 801050c:	4638      	mov	r0, r7
 801050e:	f7ff fe09 	bl	8010124 <_Bfree>
 8010512:	4646      	mov	r6, r8
 8010514:	106d      	asrs	r5, r5, #1
 8010516:	d00b      	beq.n	8010530 <__pow5mult+0xa0>
 8010518:	6820      	ldr	r0, [r4, #0]
 801051a:	b938      	cbnz	r0, 801052c <__pow5mult+0x9c>
 801051c:	4622      	mov	r2, r4
 801051e:	4621      	mov	r1, r4
 8010520:	4638      	mov	r0, r7
 8010522:	f7ff ff13 	bl	801034c <__multiply>
 8010526:	6020      	str	r0, [r4, #0]
 8010528:	f8c0 9000 	str.w	r9, [r0]
 801052c:	4604      	mov	r4, r0
 801052e:	e7e4      	b.n	80104fa <__pow5mult+0x6a>
 8010530:	4630      	mov	r0, r6
 8010532:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010536:	bf00      	nop
 8010538:	0803e0b0 	.word	0x0803e0b0
 801053c:	0803dea3 	.word	0x0803dea3
 8010540:	0803df23 	.word	0x0803df23

08010544 <__lshift>:
 8010544:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010548:	460c      	mov	r4, r1
 801054a:	6849      	ldr	r1, [r1, #4]
 801054c:	6923      	ldr	r3, [r4, #16]
 801054e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010552:	68a3      	ldr	r3, [r4, #8]
 8010554:	4607      	mov	r7, r0
 8010556:	4691      	mov	r9, r2
 8010558:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801055c:	f108 0601 	add.w	r6, r8, #1
 8010560:	42b3      	cmp	r3, r6
 8010562:	db0b      	blt.n	801057c <__lshift+0x38>
 8010564:	4638      	mov	r0, r7
 8010566:	f7ff fd9d 	bl	80100a4 <_Balloc>
 801056a:	4605      	mov	r5, r0
 801056c:	b948      	cbnz	r0, 8010582 <__lshift+0x3e>
 801056e:	4602      	mov	r2, r0
 8010570:	4b28      	ldr	r3, [pc, #160]	@ (8010614 <__lshift+0xd0>)
 8010572:	4829      	ldr	r0, [pc, #164]	@ (8010618 <__lshift+0xd4>)
 8010574:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8010578:	f001 fafe 	bl	8011b78 <__assert_func>
 801057c:	3101      	adds	r1, #1
 801057e:	005b      	lsls	r3, r3, #1
 8010580:	e7ee      	b.n	8010560 <__lshift+0x1c>
 8010582:	2300      	movs	r3, #0
 8010584:	f100 0114 	add.w	r1, r0, #20
 8010588:	f100 0210 	add.w	r2, r0, #16
 801058c:	4618      	mov	r0, r3
 801058e:	4553      	cmp	r3, sl
 8010590:	db33      	blt.n	80105fa <__lshift+0xb6>
 8010592:	6920      	ldr	r0, [r4, #16]
 8010594:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010598:	f104 0314 	add.w	r3, r4, #20
 801059c:	f019 091f 	ands.w	r9, r9, #31
 80105a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80105a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80105a8:	d02b      	beq.n	8010602 <__lshift+0xbe>
 80105aa:	f1c9 0e20 	rsb	lr, r9, #32
 80105ae:	468a      	mov	sl, r1
 80105b0:	2200      	movs	r2, #0
 80105b2:	6818      	ldr	r0, [r3, #0]
 80105b4:	fa00 f009 	lsl.w	r0, r0, r9
 80105b8:	4310      	orrs	r0, r2
 80105ba:	f84a 0b04 	str.w	r0, [sl], #4
 80105be:	f853 2b04 	ldr.w	r2, [r3], #4
 80105c2:	459c      	cmp	ip, r3
 80105c4:	fa22 f20e 	lsr.w	r2, r2, lr
 80105c8:	d8f3      	bhi.n	80105b2 <__lshift+0x6e>
 80105ca:	ebac 0304 	sub.w	r3, ip, r4
 80105ce:	3b15      	subs	r3, #21
 80105d0:	f023 0303 	bic.w	r3, r3, #3
 80105d4:	3304      	adds	r3, #4
 80105d6:	f104 0015 	add.w	r0, r4, #21
 80105da:	4560      	cmp	r0, ip
 80105dc:	bf88      	it	hi
 80105de:	2304      	movhi	r3, #4
 80105e0:	50ca      	str	r2, [r1, r3]
 80105e2:	b10a      	cbz	r2, 80105e8 <__lshift+0xa4>
 80105e4:	f108 0602 	add.w	r6, r8, #2
 80105e8:	3e01      	subs	r6, #1
 80105ea:	4638      	mov	r0, r7
 80105ec:	612e      	str	r6, [r5, #16]
 80105ee:	4621      	mov	r1, r4
 80105f0:	f7ff fd98 	bl	8010124 <_Bfree>
 80105f4:	4628      	mov	r0, r5
 80105f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80105fa:	f842 0f04 	str.w	r0, [r2, #4]!
 80105fe:	3301      	adds	r3, #1
 8010600:	e7c5      	b.n	801058e <__lshift+0x4a>
 8010602:	3904      	subs	r1, #4
 8010604:	f853 2b04 	ldr.w	r2, [r3], #4
 8010608:	f841 2f04 	str.w	r2, [r1, #4]!
 801060c:	459c      	cmp	ip, r3
 801060e:	d8f9      	bhi.n	8010604 <__lshift+0xc0>
 8010610:	e7ea      	b.n	80105e8 <__lshift+0xa4>
 8010612:	bf00      	nop
 8010614:	0803df12 	.word	0x0803df12
 8010618:	0803df23 	.word	0x0803df23

0801061c <__mcmp>:
 801061c:	690a      	ldr	r2, [r1, #16]
 801061e:	4603      	mov	r3, r0
 8010620:	6900      	ldr	r0, [r0, #16]
 8010622:	1a80      	subs	r0, r0, r2
 8010624:	b530      	push	{r4, r5, lr}
 8010626:	d10e      	bne.n	8010646 <__mcmp+0x2a>
 8010628:	3314      	adds	r3, #20
 801062a:	3114      	adds	r1, #20
 801062c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8010630:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8010634:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010638:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801063c:	4295      	cmp	r5, r2
 801063e:	d003      	beq.n	8010648 <__mcmp+0x2c>
 8010640:	d205      	bcs.n	801064e <__mcmp+0x32>
 8010642:	f04f 30ff 	mov.w	r0, #4294967295
 8010646:	bd30      	pop	{r4, r5, pc}
 8010648:	42a3      	cmp	r3, r4
 801064a:	d3f3      	bcc.n	8010634 <__mcmp+0x18>
 801064c:	e7fb      	b.n	8010646 <__mcmp+0x2a>
 801064e:	2001      	movs	r0, #1
 8010650:	e7f9      	b.n	8010646 <__mcmp+0x2a>
	...

08010654 <__mdiff>:
 8010654:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010658:	4689      	mov	r9, r1
 801065a:	4606      	mov	r6, r0
 801065c:	4611      	mov	r1, r2
 801065e:	4648      	mov	r0, r9
 8010660:	4614      	mov	r4, r2
 8010662:	f7ff ffdb 	bl	801061c <__mcmp>
 8010666:	1e05      	subs	r5, r0, #0
 8010668:	d112      	bne.n	8010690 <__mdiff+0x3c>
 801066a:	4629      	mov	r1, r5
 801066c:	4630      	mov	r0, r6
 801066e:	f7ff fd19 	bl	80100a4 <_Balloc>
 8010672:	4602      	mov	r2, r0
 8010674:	b928      	cbnz	r0, 8010682 <__mdiff+0x2e>
 8010676:	4b3f      	ldr	r3, [pc, #252]	@ (8010774 <__mdiff+0x120>)
 8010678:	f240 2137 	movw	r1, #567	@ 0x237
 801067c:	483e      	ldr	r0, [pc, #248]	@ (8010778 <__mdiff+0x124>)
 801067e:	f001 fa7b 	bl	8011b78 <__assert_func>
 8010682:	2301      	movs	r3, #1
 8010684:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010688:	4610      	mov	r0, r2
 801068a:	b003      	add	sp, #12
 801068c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010690:	bfbc      	itt	lt
 8010692:	464b      	movlt	r3, r9
 8010694:	46a1      	movlt	r9, r4
 8010696:	4630      	mov	r0, r6
 8010698:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801069c:	bfba      	itte	lt
 801069e:	461c      	movlt	r4, r3
 80106a0:	2501      	movlt	r5, #1
 80106a2:	2500      	movge	r5, #0
 80106a4:	f7ff fcfe 	bl	80100a4 <_Balloc>
 80106a8:	4602      	mov	r2, r0
 80106aa:	b918      	cbnz	r0, 80106b4 <__mdiff+0x60>
 80106ac:	4b31      	ldr	r3, [pc, #196]	@ (8010774 <__mdiff+0x120>)
 80106ae:	f240 2145 	movw	r1, #581	@ 0x245
 80106b2:	e7e3      	b.n	801067c <__mdiff+0x28>
 80106b4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80106b8:	6926      	ldr	r6, [r4, #16]
 80106ba:	60c5      	str	r5, [r0, #12]
 80106bc:	f109 0310 	add.w	r3, r9, #16
 80106c0:	f109 0514 	add.w	r5, r9, #20
 80106c4:	f104 0e14 	add.w	lr, r4, #20
 80106c8:	f100 0b14 	add.w	fp, r0, #20
 80106cc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80106d0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80106d4:	9301      	str	r3, [sp, #4]
 80106d6:	46d9      	mov	r9, fp
 80106d8:	f04f 0c00 	mov.w	ip, #0
 80106dc:	9b01      	ldr	r3, [sp, #4]
 80106de:	f85e 0b04 	ldr.w	r0, [lr], #4
 80106e2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80106e6:	9301      	str	r3, [sp, #4]
 80106e8:	fa1f f38a 	uxth.w	r3, sl
 80106ec:	4619      	mov	r1, r3
 80106ee:	b283      	uxth	r3, r0
 80106f0:	1acb      	subs	r3, r1, r3
 80106f2:	0c00      	lsrs	r0, r0, #16
 80106f4:	4463      	add	r3, ip
 80106f6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80106fa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80106fe:	b29b      	uxth	r3, r3
 8010700:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8010704:	4576      	cmp	r6, lr
 8010706:	f849 3b04 	str.w	r3, [r9], #4
 801070a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801070e:	d8e5      	bhi.n	80106dc <__mdiff+0x88>
 8010710:	1b33      	subs	r3, r6, r4
 8010712:	3b15      	subs	r3, #21
 8010714:	f023 0303 	bic.w	r3, r3, #3
 8010718:	3415      	adds	r4, #21
 801071a:	3304      	adds	r3, #4
 801071c:	42a6      	cmp	r6, r4
 801071e:	bf38      	it	cc
 8010720:	2304      	movcc	r3, #4
 8010722:	441d      	add	r5, r3
 8010724:	445b      	add	r3, fp
 8010726:	461e      	mov	r6, r3
 8010728:	462c      	mov	r4, r5
 801072a:	4544      	cmp	r4, r8
 801072c:	d30e      	bcc.n	801074c <__mdiff+0xf8>
 801072e:	f108 0103 	add.w	r1, r8, #3
 8010732:	1b49      	subs	r1, r1, r5
 8010734:	f021 0103 	bic.w	r1, r1, #3
 8010738:	3d03      	subs	r5, #3
 801073a:	45a8      	cmp	r8, r5
 801073c:	bf38      	it	cc
 801073e:	2100      	movcc	r1, #0
 8010740:	440b      	add	r3, r1
 8010742:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010746:	b191      	cbz	r1, 801076e <__mdiff+0x11a>
 8010748:	6117      	str	r7, [r2, #16]
 801074a:	e79d      	b.n	8010688 <__mdiff+0x34>
 801074c:	f854 1b04 	ldr.w	r1, [r4], #4
 8010750:	46e6      	mov	lr, ip
 8010752:	0c08      	lsrs	r0, r1, #16
 8010754:	fa1c fc81 	uxtah	ip, ip, r1
 8010758:	4471      	add	r1, lr
 801075a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801075e:	b289      	uxth	r1, r1
 8010760:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8010764:	f846 1b04 	str.w	r1, [r6], #4
 8010768:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801076c:	e7dd      	b.n	801072a <__mdiff+0xd6>
 801076e:	3f01      	subs	r7, #1
 8010770:	e7e7      	b.n	8010742 <__mdiff+0xee>
 8010772:	bf00      	nop
 8010774:	0803df12 	.word	0x0803df12
 8010778:	0803df23 	.word	0x0803df23

0801077c <__ulp>:
 801077c:	b082      	sub	sp, #8
 801077e:	ed8d 0b00 	vstr	d0, [sp]
 8010782:	9a01      	ldr	r2, [sp, #4]
 8010784:	4b0f      	ldr	r3, [pc, #60]	@ (80107c4 <__ulp+0x48>)
 8010786:	4013      	ands	r3, r2
 8010788:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801078c:	2b00      	cmp	r3, #0
 801078e:	dc08      	bgt.n	80107a2 <__ulp+0x26>
 8010790:	425b      	negs	r3, r3
 8010792:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8010796:	ea4f 5223 	mov.w	r2, r3, asr #20
 801079a:	da04      	bge.n	80107a6 <__ulp+0x2a>
 801079c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80107a0:	4113      	asrs	r3, r2
 80107a2:	2200      	movs	r2, #0
 80107a4:	e008      	b.n	80107b8 <__ulp+0x3c>
 80107a6:	f1a2 0314 	sub.w	r3, r2, #20
 80107aa:	2b1e      	cmp	r3, #30
 80107ac:	bfda      	itte	le
 80107ae:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80107b2:	40da      	lsrle	r2, r3
 80107b4:	2201      	movgt	r2, #1
 80107b6:	2300      	movs	r3, #0
 80107b8:	4619      	mov	r1, r3
 80107ba:	4610      	mov	r0, r2
 80107bc:	ec41 0b10 	vmov	d0, r0, r1
 80107c0:	b002      	add	sp, #8
 80107c2:	4770      	bx	lr
 80107c4:	7ff00000 	.word	0x7ff00000

080107c8 <__b2d>:
 80107c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80107cc:	6906      	ldr	r6, [r0, #16]
 80107ce:	f100 0814 	add.w	r8, r0, #20
 80107d2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80107d6:	1f37      	subs	r7, r6, #4
 80107d8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80107dc:	4610      	mov	r0, r2
 80107de:	f7ff fd53 	bl	8010288 <__hi0bits>
 80107e2:	f1c0 0320 	rsb	r3, r0, #32
 80107e6:	280a      	cmp	r0, #10
 80107e8:	600b      	str	r3, [r1, #0]
 80107ea:	491b      	ldr	r1, [pc, #108]	@ (8010858 <__b2d+0x90>)
 80107ec:	dc15      	bgt.n	801081a <__b2d+0x52>
 80107ee:	f1c0 0c0b 	rsb	ip, r0, #11
 80107f2:	fa22 f30c 	lsr.w	r3, r2, ip
 80107f6:	45b8      	cmp	r8, r7
 80107f8:	ea43 0501 	orr.w	r5, r3, r1
 80107fc:	bf34      	ite	cc
 80107fe:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010802:	2300      	movcs	r3, #0
 8010804:	3015      	adds	r0, #21
 8010806:	fa02 f000 	lsl.w	r0, r2, r0
 801080a:	fa23 f30c 	lsr.w	r3, r3, ip
 801080e:	4303      	orrs	r3, r0
 8010810:	461c      	mov	r4, r3
 8010812:	ec45 4b10 	vmov	d0, r4, r5
 8010816:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801081a:	45b8      	cmp	r8, r7
 801081c:	bf3a      	itte	cc
 801081e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010822:	f1a6 0708 	subcc.w	r7, r6, #8
 8010826:	2300      	movcs	r3, #0
 8010828:	380b      	subs	r0, #11
 801082a:	d012      	beq.n	8010852 <__b2d+0x8a>
 801082c:	f1c0 0120 	rsb	r1, r0, #32
 8010830:	fa23 f401 	lsr.w	r4, r3, r1
 8010834:	4082      	lsls	r2, r0
 8010836:	4322      	orrs	r2, r4
 8010838:	4547      	cmp	r7, r8
 801083a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801083e:	bf8c      	ite	hi
 8010840:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8010844:	2200      	movls	r2, #0
 8010846:	4083      	lsls	r3, r0
 8010848:	40ca      	lsrs	r2, r1
 801084a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801084e:	4313      	orrs	r3, r2
 8010850:	e7de      	b.n	8010810 <__b2d+0x48>
 8010852:	ea42 0501 	orr.w	r5, r2, r1
 8010856:	e7db      	b.n	8010810 <__b2d+0x48>
 8010858:	3ff00000 	.word	0x3ff00000

0801085c <__d2b>:
 801085c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010860:	460f      	mov	r7, r1
 8010862:	2101      	movs	r1, #1
 8010864:	ec59 8b10 	vmov	r8, r9, d0
 8010868:	4616      	mov	r6, r2
 801086a:	f7ff fc1b 	bl	80100a4 <_Balloc>
 801086e:	4604      	mov	r4, r0
 8010870:	b930      	cbnz	r0, 8010880 <__d2b+0x24>
 8010872:	4602      	mov	r2, r0
 8010874:	4b23      	ldr	r3, [pc, #140]	@ (8010904 <__d2b+0xa8>)
 8010876:	4824      	ldr	r0, [pc, #144]	@ (8010908 <__d2b+0xac>)
 8010878:	f240 310f 	movw	r1, #783	@ 0x30f
 801087c:	f001 f97c 	bl	8011b78 <__assert_func>
 8010880:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8010884:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010888:	b10d      	cbz	r5, 801088e <__d2b+0x32>
 801088a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801088e:	9301      	str	r3, [sp, #4]
 8010890:	f1b8 0300 	subs.w	r3, r8, #0
 8010894:	d023      	beq.n	80108de <__d2b+0x82>
 8010896:	4668      	mov	r0, sp
 8010898:	9300      	str	r3, [sp, #0]
 801089a:	f7ff fd14 	bl	80102c6 <__lo0bits>
 801089e:	e9dd 1200 	ldrd	r1, r2, [sp]
 80108a2:	b1d0      	cbz	r0, 80108da <__d2b+0x7e>
 80108a4:	f1c0 0320 	rsb	r3, r0, #32
 80108a8:	fa02 f303 	lsl.w	r3, r2, r3
 80108ac:	430b      	orrs	r3, r1
 80108ae:	40c2      	lsrs	r2, r0
 80108b0:	6163      	str	r3, [r4, #20]
 80108b2:	9201      	str	r2, [sp, #4]
 80108b4:	9b01      	ldr	r3, [sp, #4]
 80108b6:	61a3      	str	r3, [r4, #24]
 80108b8:	2b00      	cmp	r3, #0
 80108ba:	bf0c      	ite	eq
 80108bc:	2201      	moveq	r2, #1
 80108be:	2202      	movne	r2, #2
 80108c0:	6122      	str	r2, [r4, #16]
 80108c2:	b1a5      	cbz	r5, 80108ee <__d2b+0x92>
 80108c4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80108c8:	4405      	add	r5, r0
 80108ca:	603d      	str	r5, [r7, #0]
 80108cc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80108d0:	6030      	str	r0, [r6, #0]
 80108d2:	4620      	mov	r0, r4
 80108d4:	b003      	add	sp, #12
 80108d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80108da:	6161      	str	r1, [r4, #20]
 80108dc:	e7ea      	b.n	80108b4 <__d2b+0x58>
 80108de:	a801      	add	r0, sp, #4
 80108e0:	f7ff fcf1 	bl	80102c6 <__lo0bits>
 80108e4:	9b01      	ldr	r3, [sp, #4]
 80108e6:	6163      	str	r3, [r4, #20]
 80108e8:	3020      	adds	r0, #32
 80108ea:	2201      	movs	r2, #1
 80108ec:	e7e8      	b.n	80108c0 <__d2b+0x64>
 80108ee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80108f2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80108f6:	6038      	str	r0, [r7, #0]
 80108f8:	6918      	ldr	r0, [r3, #16]
 80108fa:	f7ff fcc5 	bl	8010288 <__hi0bits>
 80108fe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010902:	e7e5      	b.n	80108d0 <__d2b+0x74>
 8010904:	0803df12 	.word	0x0803df12
 8010908:	0803df23 	.word	0x0803df23

0801090c <__ratio>:
 801090c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010910:	b085      	sub	sp, #20
 8010912:	e9cd 1000 	strd	r1, r0, [sp]
 8010916:	a902      	add	r1, sp, #8
 8010918:	f7ff ff56 	bl	80107c8 <__b2d>
 801091c:	9800      	ldr	r0, [sp, #0]
 801091e:	a903      	add	r1, sp, #12
 8010920:	ec55 4b10 	vmov	r4, r5, d0
 8010924:	f7ff ff50 	bl	80107c8 <__b2d>
 8010928:	9b01      	ldr	r3, [sp, #4]
 801092a:	6919      	ldr	r1, [r3, #16]
 801092c:	9b00      	ldr	r3, [sp, #0]
 801092e:	691b      	ldr	r3, [r3, #16]
 8010930:	1ac9      	subs	r1, r1, r3
 8010932:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8010936:	1a9b      	subs	r3, r3, r2
 8010938:	ec5b ab10 	vmov	sl, fp, d0
 801093c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8010940:	2b00      	cmp	r3, #0
 8010942:	bfce      	itee	gt
 8010944:	462a      	movgt	r2, r5
 8010946:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801094a:	465a      	movle	r2, fp
 801094c:	462f      	mov	r7, r5
 801094e:	46d9      	mov	r9, fp
 8010950:	bfcc      	ite	gt
 8010952:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8010956:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801095a:	464b      	mov	r3, r9
 801095c:	4652      	mov	r2, sl
 801095e:	4620      	mov	r0, r4
 8010960:	4639      	mov	r1, r7
 8010962:	f7ef ff83 	bl	800086c <__aeabi_ddiv>
 8010966:	ec41 0b10 	vmov	d0, r0, r1
 801096a:	b005      	add	sp, #20
 801096c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010970 <__copybits>:
 8010970:	3901      	subs	r1, #1
 8010972:	b570      	push	{r4, r5, r6, lr}
 8010974:	1149      	asrs	r1, r1, #5
 8010976:	6914      	ldr	r4, [r2, #16]
 8010978:	3101      	adds	r1, #1
 801097a:	f102 0314 	add.w	r3, r2, #20
 801097e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8010982:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8010986:	1f05      	subs	r5, r0, #4
 8010988:	42a3      	cmp	r3, r4
 801098a:	d30c      	bcc.n	80109a6 <__copybits+0x36>
 801098c:	1aa3      	subs	r3, r4, r2
 801098e:	3b11      	subs	r3, #17
 8010990:	f023 0303 	bic.w	r3, r3, #3
 8010994:	3211      	adds	r2, #17
 8010996:	42a2      	cmp	r2, r4
 8010998:	bf88      	it	hi
 801099a:	2300      	movhi	r3, #0
 801099c:	4418      	add	r0, r3
 801099e:	2300      	movs	r3, #0
 80109a0:	4288      	cmp	r0, r1
 80109a2:	d305      	bcc.n	80109b0 <__copybits+0x40>
 80109a4:	bd70      	pop	{r4, r5, r6, pc}
 80109a6:	f853 6b04 	ldr.w	r6, [r3], #4
 80109aa:	f845 6f04 	str.w	r6, [r5, #4]!
 80109ae:	e7eb      	b.n	8010988 <__copybits+0x18>
 80109b0:	f840 3b04 	str.w	r3, [r0], #4
 80109b4:	e7f4      	b.n	80109a0 <__copybits+0x30>

080109b6 <__any_on>:
 80109b6:	f100 0214 	add.w	r2, r0, #20
 80109ba:	6900      	ldr	r0, [r0, #16]
 80109bc:	114b      	asrs	r3, r1, #5
 80109be:	4298      	cmp	r0, r3
 80109c0:	b510      	push	{r4, lr}
 80109c2:	db11      	blt.n	80109e8 <__any_on+0x32>
 80109c4:	dd0a      	ble.n	80109dc <__any_on+0x26>
 80109c6:	f011 011f 	ands.w	r1, r1, #31
 80109ca:	d007      	beq.n	80109dc <__any_on+0x26>
 80109cc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80109d0:	fa24 f001 	lsr.w	r0, r4, r1
 80109d4:	fa00 f101 	lsl.w	r1, r0, r1
 80109d8:	428c      	cmp	r4, r1
 80109da:	d10b      	bne.n	80109f4 <__any_on+0x3e>
 80109dc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80109e0:	4293      	cmp	r3, r2
 80109e2:	d803      	bhi.n	80109ec <__any_on+0x36>
 80109e4:	2000      	movs	r0, #0
 80109e6:	bd10      	pop	{r4, pc}
 80109e8:	4603      	mov	r3, r0
 80109ea:	e7f7      	b.n	80109dc <__any_on+0x26>
 80109ec:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80109f0:	2900      	cmp	r1, #0
 80109f2:	d0f5      	beq.n	80109e0 <__any_on+0x2a>
 80109f4:	2001      	movs	r0, #1
 80109f6:	e7f6      	b.n	80109e6 <__any_on+0x30>

080109f8 <sulp>:
 80109f8:	b570      	push	{r4, r5, r6, lr}
 80109fa:	4604      	mov	r4, r0
 80109fc:	460d      	mov	r5, r1
 80109fe:	ec45 4b10 	vmov	d0, r4, r5
 8010a02:	4616      	mov	r6, r2
 8010a04:	f7ff feba 	bl	801077c <__ulp>
 8010a08:	ec51 0b10 	vmov	r0, r1, d0
 8010a0c:	b17e      	cbz	r6, 8010a2e <sulp+0x36>
 8010a0e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8010a12:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8010a16:	2b00      	cmp	r3, #0
 8010a18:	dd09      	ble.n	8010a2e <sulp+0x36>
 8010a1a:	051b      	lsls	r3, r3, #20
 8010a1c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8010a20:	2400      	movs	r4, #0
 8010a22:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8010a26:	4622      	mov	r2, r4
 8010a28:	462b      	mov	r3, r5
 8010a2a:	f7ef fdf5 	bl	8000618 <__aeabi_dmul>
 8010a2e:	ec41 0b10 	vmov	d0, r0, r1
 8010a32:	bd70      	pop	{r4, r5, r6, pc}
 8010a34:	0000      	movs	r0, r0
	...

08010a38 <_strtod_l>:
 8010a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a3c:	b09f      	sub	sp, #124	@ 0x7c
 8010a3e:	460c      	mov	r4, r1
 8010a40:	9217      	str	r2, [sp, #92]	@ 0x5c
 8010a42:	2200      	movs	r2, #0
 8010a44:	921a      	str	r2, [sp, #104]	@ 0x68
 8010a46:	9005      	str	r0, [sp, #20]
 8010a48:	f04f 0a00 	mov.w	sl, #0
 8010a4c:	f04f 0b00 	mov.w	fp, #0
 8010a50:	460a      	mov	r2, r1
 8010a52:	9219      	str	r2, [sp, #100]	@ 0x64
 8010a54:	7811      	ldrb	r1, [r2, #0]
 8010a56:	292b      	cmp	r1, #43	@ 0x2b
 8010a58:	d04a      	beq.n	8010af0 <_strtod_l+0xb8>
 8010a5a:	d838      	bhi.n	8010ace <_strtod_l+0x96>
 8010a5c:	290d      	cmp	r1, #13
 8010a5e:	d832      	bhi.n	8010ac6 <_strtod_l+0x8e>
 8010a60:	2908      	cmp	r1, #8
 8010a62:	d832      	bhi.n	8010aca <_strtod_l+0x92>
 8010a64:	2900      	cmp	r1, #0
 8010a66:	d03b      	beq.n	8010ae0 <_strtod_l+0xa8>
 8010a68:	2200      	movs	r2, #0
 8010a6a:	920e      	str	r2, [sp, #56]	@ 0x38
 8010a6c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8010a6e:	782a      	ldrb	r2, [r5, #0]
 8010a70:	2a30      	cmp	r2, #48	@ 0x30
 8010a72:	f040 80b2 	bne.w	8010bda <_strtod_l+0x1a2>
 8010a76:	786a      	ldrb	r2, [r5, #1]
 8010a78:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8010a7c:	2a58      	cmp	r2, #88	@ 0x58
 8010a7e:	d16e      	bne.n	8010b5e <_strtod_l+0x126>
 8010a80:	9302      	str	r3, [sp, #8]
 8010a82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010a84:	9301      	str	r3, [sp, #4]
 8010a86:	ab1a      	add	r3, sp, #104	@ 0x68
 8010a88:	9300      	str	r3, [sp, #0]
 8010a8a:	4a8f      	ldr	r2, [pc, #572]	@ (8010cc8 <_strtod_l+0x290>)
 8010a8c:	9805      	ldr	r0, [sp, #20]
 8010a8e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8010a90:	a919      	add	r1, sp, #100	@ 0x64
 8010a92:	f001 f917 	bl	8011cc4 <__gethex>
 8010a96:	f010 060f 	ands.w	r6, r0, #15
 8010a9a:	4604      	mov	r4, r0
 8010a9c:	d005      	beq.n	8010aaa <_strtod_l+0x72>
 8010a9e:	2e06      	cmp	r6, #6
 8010aa0:	d128      	bne.n	8010af4 <_strtod_l+0xbc>
 8010aa2:	3501      	adds	r5, #1
 8010aa4:	2300      	movs	r3, #0
 8010aa6:	9519      	str	r5, [sp, #100]	@ 0x64
 8010aa8:	930e      	str	r3, [sp, #56]	@ 0x38
 8010aaa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8010aac:	2b00      	cmp	r3, #0
 8010aae:	f040 858e 	bne.w	80115ce <_strtod_l+0xb96>
 8010ab2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010ab4:	b1cb      	cbz	r3, 8010aea <_strtod_l+0xb2>
 8010ab6:	4652      	mov	r2, sl
 8010ab8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8010abc:	ec43 2b10 	vmov	d0, r2, r3
 8010ac0:	b01f      	add	sp, #124	@ 0x7c
 8010ac2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ac6:	2920      	cmp	r1, #32
 8010ac8:	d1ce      	bne.n	8010a68 <_strtod_l+0x30>
 8010aca:	3201      	adds	r2, #1
 8010acc:	e7c1      	b.n	8010a52 <_strtod_l+0x1a>
 8010ace:	292d      	cmp	r1, #45	@ 0x2d
 8010ad0:	d1ca      	bne.n	8010a68 <_strtod_l+0x30>
 8010ad2:	2101      	movs	r1, #1
 8010ad4:	910e      	str	r1, [sp, #56]	@ 0x38
 8010ad6:	1c51      	adds	r1, r2, #1
 8010ad8:	9119      	str	r1, [sp, #100]	@ 0x64
 8010ada:	7852      	ldrb	r2, [r2, #1]
 8010adc:	2a00      	cmp	r2, #0
 8010ade:	d1c5      	bne.n	8010a6c <_strtod_l+0x34>
 8010ae0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8010ae2:	9419      	str	r4, [sp, #100]	@ 0x64
 8010ae4:	2b00      	cmp	r3, #0
 8010ae6:	f040 8570 	bne.w	80115ca <_strtod_l+0xb92>
 8010aea:	4652      	mov	r2, sl
 8010aec:	465b      	mov	r3, fp
 8010aee:	e7e5      	b.n	8010abc <_strtod_l+0x84>
 8010af0:	2100      	movs	r1, #0
 8010af2:	e7ef      	b.n	8010ad4 <_strtod_l+0x9c>
 8010af4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8010af6:	b13a      	cbz	r2, 8010b08 <_strtod_l+0xd0>
 8010af8:	2135      	movs	r1, #53	@ 0x35
 8010afa:	a81c      	add	r0, sp, #112	@ 0x70
 8010afc:	f7ff ff38 	bl	8010970 <__copybits>
 8010b00:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010b02:	9805      	ldr	r0, [sp, #20]
 8010b04:	f7ff fb0e 	bl	8010124 <_Bfree>
 8010b08:	3e01      	subs	r6, #1
 8010b0a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8010b0c:	2e04      	cmp	r6, #4
 8010b0e:	d806      	bhi.n	8010b1e <_strtod_l+0xe6>
 8010b10:	e8df f006 	tbb	[pc, r6]
 8010b14:	201d0314 	.word	0x201d0314
 8010b18:	14          	.byte	0x14
 8010b19:	00          	.byte	0x00
 8010b1a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8010b1e:	05e1      	lsls	r1, r4, #23
 8010b20:	bf48      	it	mi
 8010b22:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8010b26:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010b2a:	0d1b      	lsrs	r3, r3, #20
 8010b2c:	051b      	lsls	r3, r3, #20
 8010b2e:	2b00      	cmp	r3, #0
 8010b30:	d1bb      	bne.n	8010aaa <_strtod_l+0x72>
 8010b32:	f7fe fb7d 	bl	800f230 <__errno>
 8010b36:	2322      	movs	r3, #34	@ 0x22
 8010b38:	6003      	str	r3, [r0, #0]
 8010b3a:	e7b6      	b.n	8010aaa <_strtod_l+0x72>
 8010b3c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8010b40:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8010b44:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8010b48:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8010b4c:	e7e7      	b.n	8010b1e <_strtod_l+0xe6>
 8010b4e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8010cd0 <_strtod_l+0x298>
 8010b52:	e7e4      	b.n	8010b1e <_strtod_l+0xe6>
 8010b54:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8010b58:	f04f 3aff 	mov.w	sl, #4294967295
 8010b5c:	e7df      	b.n	8010b1e <_strtod_l+0xe6>
 8010b5e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010b60:	1c5a      	adds	r2, r3, #1
 8010b62:	9219      	str	r2, [sp, #100]	@ 0x64
 8010b64:	785b      	ldrb	r3, [r3, #1]
 8010b66:	2b30      	cmp	r3, #48	@ 0x30
 8010b68:	d0f9      	beq.n	8010b5e <_strtod_l+0x126>
 8010b6a:	2b00      	cmp	r3, #0
 8010b6c:	d09d      	beq.n	8010aaa <_strtod_l+0x72>
 8010b6e:	2301      	movs	r3, #1
 8010b70:	2700      	movs	r7, #0
 8010b72:	9308      	str	r3, [sp, #32]
 8010b74:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010b76:	930c      	str	r3, [sp, #48]	@ 0x30
 8010b78:	970b      	str	r7, [sp, #44]	@ 0x2c
 8010b7a:	46b9      	mov	r9, r7
 8010b7c:	220a      	movs	r2, #10
 8010b7e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8010b80:	7805      	ldrb	r5, [r0, #0]
 8010b82:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8010b86:	b2d9      	uxtb	r1, r3
 8010b88:	2909      	cmp	r1, #9
 8010b8a:	d928      	bls.n	8010bde <_strtod_l+0x1a6>
 8010b8c:	494f      	ldr	r1, [pc, #316]	@ (8010ccc <_strtod_l+0x294>)
 8010b8e:	2201      	movs	r2, #1
 8010b90:	f7fd fd57 	bl	800e642 <strncmp>
 8010b94:	2800      	cmp	r0, #0
 8010b96:	d032      	beq.n	8010bfe <_strtod_l+0x1c6>
 8010b98:	2000      	movs	r0, #0
 8010b9a:	462a      	mov	r2, r5
 8010b9c:	900a      	str	r0, [sp, #40]	@ 0x28
 8010b9e:	464d      	mov	r5, r9
 8010ba0:	4603      	mov	r3, r0
 8010ba2:	2a65      	cmp	r2, #101	@ 0x65
 8010ba4:	d001      	beq.n	8010baa <_strtod_l+0x172>
 8010ba6:	2a45      	cmp	r2, #69	@ 0x45
 8010ba8:	d114      	bne.n	8010bd4 <_strtod_l+0x19c>
 8010baa:	b91d      	cbnz	r5, 8010bb4 <_strtod_l+0x17c>
 8010bac:	9a08      	ldr	r2, [sp, #32]
 8010bae:	4302      	orrs	r2, r0
 8010bb0:	d096      	beq.n	8010ae0 <_strtod_l+0xa8>
 8010bb2:	2500      	movs	r5, #0
 8010bb4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8010bb6:	1c62      	adds	r2, r4, #1
 8010bb8:	9219      	str	r2, [sp, #100]	@ 0x64
 8010bba:	7862      	ldrb	r2, [r4, #1]
 8010bbc:	2a2b      	cmp	r2, #43	@ 0x2b
 8010bbe:	d07a      	beq.n	8010cb6 <_strtod_l+0x27e>
 8010bc0:	2a2d      	cmp	r2, #45	@ 0x2d
 8010bc2:	d07e      	beq.n	8010cc2 <_strtod_l+0x28a>
 8010bc4:	f04f 0c00 	mov.w	ip, #0
 8010bc8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8010bcc:	2909      	cmp	r1, #9
 8010bce:	f240 8085 	bls.w	8010cdc <_strtod_l+0x2a4>
 8010bd2:	9419      	str	r4, [sp, #100]	@ 0x64
 8010bd4:	f04f 0800 	mov.w	r8, #0
 8010bd8:	e0a5      	b.n	8010d26 <_strtod_l+0x2ee>
 8010bda:	2300      	movs	r3, #0
 8010bdc:	e7c8      	b.n	8010b70 <_strtod_l+0x138>
 8010bde:	f1b9 0f08 	cmp.w	r9, #8
 8010be2:	bfd8      	it	le
 8010be4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8010be6:	f100 0001 	add.w	r0, r0, #1
 8010bea:	bfda      	itte	le
 8010bec:	fb02 3301 	mlale	r3, r2, r1, r3
 8010bf0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8010bf2:	fb02 3707 	mlagt	r7, r2, r7, r3
 8010bf6:	f109 0901 	add.w	r9, r9, #1
 8010bfa:	9019      	str	r0, [sp, #100]	@ 0x64
 8010bfc:	e7bf      	b.n	8010b7e <_strtod_l+0x146>
 8010bfe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010c00:	1c5a      	adds	r2, r3, #1
 8010c02:	9219      	str	r2, [sp, #100]	@ 0x64
 8010c04:	785a      	ldrb	r2, [r3, #1]
 8010c06:	f1b9 0f00 	cmp.w	r9, #0
 8010c0a:	d03b      	beq.n	8010c84 <_strtod_l+0x24c>
 8010c0c:	900a      	str	r0, [sp, #40]	@ 0x28
 8010c0e:	464d      	mov	r5, r9
 8010c10:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8010c14:	2b09      	cmp	r3, #9
 8010c16:	d912      	bls.n	8010c3e <_strtod_l+0x206>
 8010c18:	2301      	movs	r3, #1
 8010c1a:	e7c2      	b.n	8010ba2 <_strtod_l+0x16a>
 8010c1c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010c1e:	1c5a      	adds	r2, r3, #1
 8010c20:	9219      	str	r2, [sp, #100]	@ 0x64
 8010c22:	785a      	ldrb	r2, [r3, #1]
 8010c24:	3001      	adds	r0, #1
 8010c26:	2a30      	cmp	r2, #48	@ 0x30
 8010c28:	d0f8      	beq.n	8010c1c <_strtod_l+0x1e4>
 8010c2a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8010c2e:	2b08      	cmp	r3, #8
 8010c30:	f200 84d2 	bhi.w	80115d8 <_strtod_l+0xba0>
 8010c34:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010c36:	900a      	str	r0, [sp, #40]	@ 0x28
 8010c38:	2000      	movs	r0, #0
 8010c3a:	930c      	str	r3, [sp, #48]	@ 0x30
 8010c3c:	4605      	mov	r5, r0
 8010c3e:	3a30      	subs	r2, #48	@ 0x30
 8010c40:	f100 0301 	add.w	r3, r0, #1
 8010c44:	d018      	beq.n	8010c78 <_strtod_l+0x240>
 8010c46:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010c48:	4419      	add	r1, r3
 8010c4a:	910a      	str	r1, [sp, #40]	@ 0x28
 8010c4c:	462e      	mov	r6, r5
 8010c4e:	f04f 0e0a 	mov.w	lr, #10
 8010c52:	1c71      	adds	r1, r6, #1
 8010c54:	eba1 0c05 	sub.w	ip, r1, r5
 8010c58:	4563      	cmp	r3, ip
 8010c5a:	dc15      	bgt.n	8010c88 <_strtod_l+0x250>
 8010c5c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8010c60:	182b      	adds	r3, r5, r0
 8010c62:	2b08      	cmp	r3, #8
 8010c64:	f105 0501 	add.w	r5, r5, #1
 8010c68:	4405      	add	r5, r0
 8010c6a:	dc1a      	bgt.n	8010ca2 <_strtod_l+0x26a>
 8010c6c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010c6e:	230a      	movs	r3, #10
 8010c70:	fb03 2301 	mla	r3, r3, r1, r2
 8010c74:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010c76:	2300      	movs	r3, #0
 8010c78:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010c7a:	1c51      	adds	r1, r2, #1
 8010c7c:	9119      	str	r1, [sp, #100]	@ 0x64
 8010c7e:	7852      	ldrb	r2, [r2, #1]
 8010c80:	4618      	mov	r0, r3
 8010c82:	e7c5      	b.n	8010c10 <_strtod_l+0x1d8>
 8010c84:	4648      	mov	r0, r9
 8010c86:	e7ce      	b.n	8010c26 <_strtod_l+0x1ee>
 8010c88:	2e08      	cmp	r6, #8
 8010c8a:	dc05      	bgt.n	8010c98 <_strtod_l+0x260>
 8010c8c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8010c8e:	fb0e f606 	mul.w	r6, lr, r6
 8010c92:	960b      	str	r6, [sp, #44]	@ 0x2c
 8010c94:	460e      	mov	r6, r1
 8010c96:	e7dc      	b.n	8010c52 <_strtod_l+0x21a>
 8010c98:	2910      	cmp	r1, #16
 8010c9a:	bfd8      	it	le
 8010c9c:	fb0e f707 	mulle.w	r7, lr, r7
 8010ca0:	e7f8      	b.n	8010c94 <_strtod_l+0x25c>
 8010ca2:	2b0f      	cmp	r3, #15
 8010ca4:	bfdc      	itt	le
 8010ca6:	230a      	movle	r3, #10
 8010ca8:	fb03 2707 	mlale	r7, r3, r7, r2
 8010cac:	e7e3      	b.n	8010c76 <_strtod_l+0x23e>
 8010cae:	2300      	movs	r3, #0
 8010cb0:	930a      	str	r3, [sp, #40]	@ 0x28
 8010cb2:	2301      	movs	r3, #1
 8010cb4:	e77a      	b.n	8010bac <_strtod_l+0x174>
 8010cb6:	f04f 0c00 	mov.w	ip, #0
 8010cba:	1ca2      	adds	r2, r4, #2
 8010cbc:	9219      	str	r2, [sp, #100]	@ 0x64
 8010cbe:	78a2      	ldrb	r2, [r4, #2]
 8010cc0:	e782      	b.n	8010bc8 <_strtod_l+0x190>
 8010cc2:	f04f 0c01 	mov.w	ip, #1
 8010cc6:	e7f8      	b.n	8010cba <_strtod_l+0x282>
 8010cc8:	0803e1c4 	.word	0x0803e1c4
 8010ccc:	0803df7c 	.word	0x0803df7c
 8010cd0:	7ff00000 	.word	0x7ff00000
 8010cd4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010cd6:	1c51      	adds	r1, r2, #1
 8010cd8:	9119      	str	r1, [sp, #100]	@ 0x64
 8010cda:	7852      	ldrb	r2, [r2, #1]
 8010cdc:	2a30      	cmp	r2, #48	@ 0x30
 8010cde:	d0f9      	beq.n	8010cd4 <_strtod_l+0x29c>
 8010ce0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8010ce4:	2908      	cmp	r1, #8
 8010ce6:	f63f af75 	bhi.w	8010bd4 <_strtod_l+0x19c>
 8010cea:	3a30      	subs	r2, #48	@ 0x30
 8010cec:	9209      	str	r2, [sp, #36]	@ 0x24
 8010cee:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010cf0:	920f      	str	r2, [sp, #60]	@ 0x3c
 8010cf2:	f04f 080a 	mov.w	r8, #10
 8010cf6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010cf8:	1c56      	adds	r6, r2, #1
 8010cfa:	9619      	str	r6, [sp, #100]	@ 0x64
 8010cfc:	7852      	ldrb	r2, [r2, #1]
 8010cfe:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8010d02:	f1be 0f09 	cmp.w	lr, #9
 8010d06:	d939      	bls.n	8010d7c <_strtod_l+0x344>
 8010d08:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8010d0a:	1a76      	subs	r6, r6, r1
 8010d0c:	2e08      	cmp	r6, #8
 8010d0e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8010d12:	dc03      	bgt.n	8010d1c <_strtod_l+0x2e4>
 8010d14:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010d16:	4588      	cmp	r8, r1
 8010d18:	bfa8      	it	ge
 8010d1a:	4688      	movge	r8, r1
 8010d1c:	f1bc 0f00 	cmp.w	ip, #0
 8010d20:	d001      	beq.n	8010d26 <_strtod_l+0x2ee>
 8010d22:	f1c8 0800 	rsb	r8, r8, #0
 8010d26:	2d00      	cmp	r5, #0
 8010d28:	d14e      	bne.n	8010dc8 <_strtod_l+0x390>
 8010d2a:	9908      	ldr	r1, [sp, #32]
 8010d2c:	4308      	orrs	r0, r1
 8010d2e:	f47f aebc 	bne.w	8010aaa <_strtod_l+0x72>
 8010d32:	2b00      	cmp	r3, #0
 8010d34:	f47f aed4 	bne.w	8010ae0 <_strtod_l+0xa8>
 8010d38:	2a69      	cmp	r2, #105	@ 0x69
 8010d3a:	d028      	beq.n	8010d8e <_strtod_l+0x356>
 8010d3c:	dc25      	bgt.n	8010d8a <_strtod_l+0x352>
 8010d3e:	2a49      	cmp	r2, #73	@ 0x49
 8010d40:	d025      	beq.n	8010d8e <_strtod_l+0x356>
 8010d42:	2a4e      	cmp	r2, #78	@ 0x4e
 8010d44:	f47f aecc 	bne.w	8010ae0 <_strtod_l+0xa8>
 8010d48:	499a      	ldr	r1, [pc, #616]	@ (8010fb4 <_strtod_l+0x57c>)
 8010d4a:	a819      	add	r0, sp, #100	@ 0x64
 8010d4c:	f001 f9dc 	bl	8012108 <__match>
 8010d50:	2800      	cmp	r0, #0
 8010d52:	f43f aec5 	beq.w	8010ae0 <_strtod_l+0xa8>
 8010d56:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010d58:	781b      	ldrb	r3, [r3, #0]
 8010d5a:	2b28      	cmp	r3, #40	@ 0x28
 8010d5c:	d12e      	bne.n	8010dbc <_strtod_l+0x384>
 8010d5e:	4996      	ldr	r1, [pc, #600]	@ (8010fb8 <_strtod_l+0x580>)
 8010d60:	aa1c      	add	r2, sp, #112	@ 0x70
 8010d62:	a819      	add	r0, sp, #100	@ 0x64
 8010d64:	f001 f9e4 	bl	8012130 <__hexnan>
 8010d68:	2805      	cmp	r0, #5
 8010d6a:	d127      	bne.n	8010dbc <_strtod_l+0x384>
 8010d6c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8010d6e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8010d72:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8010d76:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8010d7a:	e696      	b.n	8010aaa <_strtod_l+0x72>
 8010d7c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010d7e:	fb08 2101 	mla	r1, r8, r1, r2
 8010d82:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8010d86:	9209      	str	r2, [sp, #36]	@ 0x24
 8010d88:	e7b5      	b.n	8010cf6 <_strtod_l+0x2be>
 8010d8a:	2a6e      	cmp	r2, #110	@ 0x6e
 8010d8c:	e7da      	b.n	8010d44 <_strtod_l+0x30c>
 8010d8e:	498b      	ldr	r1, [pc, #556]	@ (8010fbc <_strtod_l+0x584>)
 8010d90:	a819      	add	r0, sp, #100	@ 0x64
 8010d92:	f001 f9b9 	bl	8012108 <__match>
 8010d96:	2800      	cmp	r0, #0
 8010d98:	f43f aea2 	beq.w	8010ae0 <_strtod_l+0xa8>
 8010d9c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010d9e:	4988      	ldr	r1, [pc, #544]	@ (8010fc0 <_strtod_l+0x588>)
 8010da0:	3b01      	subs	r3, #1
 8010da2:	a819      	add	r0, sp, #100	@ 0x64
 8010da4:	9319      	str	r3, [sp, #100]	@ 0x64
 8010da6:	f001 f9af 	bl	8012108 <__match>
 8010daa:	b910      	cbnz	r0, 8010db2 <_strtod_l+0x37a>
 8010dac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010dae:	3301      	adds	r3, #1
 8010db0:	9319      	str	r3, [sp, #100]	@ 0x64
 8010db2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8010fd0 <_strtod_l+0x598>
 8010db6:	f04f 0a00 	mov.w	sl, #0
 8010dba:	e676      	b.n	8010aaa <_strtod_l+0x72>
 8010dbc:	4881      	ldr	r0, [pc, #516]	@ (8010fc4 <_strtod_l+0x58c>)
 8010dbe:	f000 fed3 	bl	8011b68 <nan>
 8010dc2:	ec5b ab10 	vmov	sl, fp, d0
 8010dc6:	e670      	b.n	8010aaa <_strtod_l+0x72>
 8010dc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010dca:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8010dcc:	eba8 0303 	sub.w	r3, r8, r3
 8010dd0:	f1b9 0f00 	cmp.w	r9, #0
 8010dd4:	bf08      	it	eq
 8010dd6:	46a9      	moveq	r9, r5
 8010dd8:	2d10      	cmp	r5, #16
 8010dda:	9309      	str	r3, [sp, #36]	@ 0x24
 8010ddc:	462c      	mov	r4, r5
 8010dde:	bfa8      	it	ge
 8010de0:	2410      	movge	r4, #16
 8010de2:	f7ef fb9f 	bl	8000524 <__aeabi_ui2d>
 8010de6:	2d09      	cmp	r5, #9
 8010de8:	4682      	mov	sl, r0
 8010dea:	468b      	mov	fp, r1
 8010dec:	dc13      	bgt.n	8010e16 <_strtod_l+0x3de>
 8010dee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010df0:	2b00      	cmp	r3, #0
 8010df2:	f43f ae5a 	beq.w	8010aaa <_strtod_l+0x72>
 8010df6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010df8:	dd78      	ble.n	8010eec <_strtod_l+0x4b4>
 8010dfa:	2b16      	cmp	r3, #22
 8010dfc:	dc5f      	bgt.n	8010ebe <_strtod_l+0x486>
 8010dfe:	4972      	ldr	r1, [pc, #456]	@ (8010fc8 <_strtod_l+0x590>)
 8010e00:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8010e04:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010e08:	4652      	mov	r2, sl
 8010e0a:	465b      	mov	r3, fp
 8010e0c:	f7ef fc04 	bl	8000618 <__aeabi_dmul>
 8010e10:	4682      	mov	sl, r0
 8010e12:	468b      	mov	fp, r1
 8010e14:	e649      	b.n	8010aaa <_strtod_l+0x72>
 8010e16:	4b6c      	ldr	r3, [pc, #432]	@ (8010fc8 <_strtod_l+0x590>)
 8010e18:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010e1c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8010e20:	f7ef fbfa 	bl	8000618 <__aeabi_dmul>
 8010e24:	4682      	mov	sl, r0
 8010e26:	4638      	mov	r0, r7
 8010e28:	468b      	mov	fp, r1
 8010e2a:	f7ef fb7b 	bl	8000524 <__aeabi_ui2d>
 8010e2e:	4602      	mov	r2, r0
 8010e30:	460b      	mov	r3, r1
 8010e32:	4650      	mov	r0, sl
 8010e34:	4659      	mov	r1, fp
 8010e36:	f7ef fa39 	bl	80002ac <__adddf3>
 8010e3a:	2d0f      	cmp	r5, #15
 8010e3c:	4682      	mov	sl, r0
 8010e3e:	468b      	mov	fp, r1
 8010e40:	ddd5      	ble.n	8010dee <_strtod_l+0x3b6>
 8010e42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010e44:	1b2c      	subs	r4, r5, r4
 8010e46:	441c      	add	r4, r3
 8010e48:	2c00      	cmp	r4, #0
 8010e4a:	f340 8093 	ble.w	8010f74 <_strtod_l+0x53c>
 8010e4e:	f014 030f 	ands.w	r3, r4, #15
 8010e52:	d00a      	beq.n	8010e6a <_strtod_l+0x432>
 8010e54:	495c      	ldr	r1, [pc, #368]	@ (8010fc8 <_strtod_l+0x590>)
 8010e56:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8010e5a:	4652      	mov	r2, sl
 8010e5c:	465b      	mov	r3, fp
 8010e5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010e62:	f7ef fbd9 	bl	8000618 <__aeabi_dmul>
 8010e66:	4682      	mov	sl, r0
 8010e68:	468b      	mov	fp, r1
 8010e6a:	f034 040f 	bics.w	r4, r4, #15
 8010e6e:	d073      	beq.n	8010f58 <_strtod_l+0x520>
 8010e70:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8010e74:	dd49      	ble.n	8010f0a <_strtod_l+0x4d2>
 8010e76:	2400      	movs	r4, #0
 8010e78:	46a0      	mov	r8, r4
 8010e7a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8010e7c:	46a1      	mov	r9, r4
 8010e7e:	9a05      	ldr	r2, [sp, #20]
 8010e80:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8010fd0 <_strtod_l+0x598>
 8010e84:	2322      	movs	r3, #34	@ 0x22
 8010e86:	6013      	str	r3, [r2, #0]
 8010e88:	f04f 0a00 	mov.w	sl, #0
 8010e8c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010e8e:	2b00      	cmp	r3, #0
 8010e90:	f43f ae0b 	beq.w	8010aaa <_strtod_l+0x72>
 8010e94:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010e96:	9805      	ldr	r0, [sp, #20]
 8010e98:	f7ff f944 	bl	8010124 <_Bfree>
 8010e9c:	9805      	ldr	r0, [sp, #20]
 8010e9e:	4649      	mov	r1, r9
 8010ea0:	f7ff f940 	bl	8010124 <_Bfree>
 8010ea4:	9805      	ldr	r0, [sp, #20]
 8010ea6:	4641      	mov	r1, r8
 8010ea8:	f7ff f93c 	bl	8010124 <_Bfree>
 8010eac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010eae:	9805      	ldr	r0, [sp, #20]
 8010eb0:	f7ff f938 	bl	8010124 <_Bfree>
 8010eb4:	9805      	ldr	r0, [sp, #20]
 8010eb6:	4621      	mov	r1, r4
 8010eb8:	f7ff f934 	bl	8010124 <_Bfree>
 8010ebc:	e5f5      	b.n	8010aaa <_strtod_l+0x72>
 8010ebe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010ec0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8010ec4:	4293      	cmp	r3, r2
 8010ec6:	dbbc      	blt.n	8010e42 <_strtod_l+0x40a>
 8010ec8:	4c3f      	ldr	r4, [pc, #252]	@ (8010fc8 <_strtod_l+0x590>)
 8010eca:	f1c5 050f 	rsb	r5, r5, #15
 8010ece:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8010ed2:	4652      	mov	r2, sl
 8010ed4:	465b      	mov	r3, fp
 8010ed6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010eda:	f7ef fb9d 	bl	8000618 <__aeabi_dmul>
 8010ede:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010ee0:	1b5d      	subs	r5, r3, r5
 8010ee2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8010ee6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8010eea:	e78f      	b.n	8010e0c <_strtod_l+0x3d4>
 8010eec:	3316      	adds	r3, #22
 8010eee:	dba8      	blt.n	8010e42 <_strtod_l+0x40a>
 8010ef0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010ef2:	eba3 0808 	sub.w	r8, r3, r8
 8010ef6:	4b34      	ldr	r3, [pc, #208]	@ (8010fc8 <_strtod_l+0x590>)
 8010ef8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8010efc:	e9d8 2300 	ldrd	r2, r3, [r8]
 8010f00:	4650      	mov	r0, sl
 8010f02:	4659      	mov	r1, fp
 8010f04:	f7ef fcb2 	bl	800086c <__aeabi_ddiv>
 8010f08:	e782      	b.n	8010e10 <_strtod_l+0x3d8>
 8010f0a:	2300      	movs	r3, #0
 8010f0c:	4f2f      	ldr	r7, [pc, #188]	@ (8010fcc <_strtod_l+0x594>)
 8010f0e:	1124      	asrs	r4, r4, #4
 8010f10:	4650      	mov	r0, sl
 8010f12:	4659      	mov	r1, fp
 8010f14:	461e      	mov	r6, r3
 8010f16:	2c01      	cmp	r4, #1
 8010f18:	dc21      	bgt.n	8010f5e <_strtod_l+0x526>
 8010f1a:	b10b      	cbz	r3, 8010f20 <_strtod_l+0x4e8>
 8010f1c:	4682      	mov	sl, r0
 8010f1e:	468b      	mov	fp, r1
 8010f20:	492a      	ldr	r1, [pc, #168]	@ (8010fcc <_strtod_l+0x594>)
 8010f22:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8010f26:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8010f2a:	4652      	mov	r2, sl
 8010f2c:	465b      	mov	r3, fp
 8010f2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010f32:	f7ef fb71 	bl	8000618 <__aeabi_dmul>
 8010f36:	4b26      	ldr	r3, [pc, #152]	@ (8010fd0 <_strtod_l+0x598>)
 8010f38:	460a      	mov	r2, r1
 8010f3a:	400b      	ands	r3, r1
 8010f3c:	4925      	ldr	r1, [pc, #148]	@ (8010fd4 <_strtod_l+0x59c>)
 8010f3e:	428b      	cmp	r3, r1
 8010f40:	4682      	mov	sl, r0
 8010f42:	d898      	bhi.n	8010e76 <_strtod_l+0x43e>
 8010f44:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8010f48:	428b      	cmp	r3, r1
 8010f4a:	bf86      	itte	hi
 8010f4c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8010fd8 <_strtod_l+0x5a0>
 8010f50:	f04f 3aff 	movhi.w	sl, #4294967295
 8010f54:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8010f58:	2300      	movs	r3, #0
 8010f5a:	9308      	str	r3, [sp, #32]
 8010f5c:	e076      	b.n	801104c <_strtod_l+0x614>
 8010f5e:	07e2      	lsls	r2, r4, #31
 8010f60:	d504      	bpl.n	8010f6c <_strtod_l+0x534>
 8010f62:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010f66:	f7ef fb57 	bl	8000618 <__aeabi_dmul>
 8010f6a:	2301      	movs	r3, #1
 8010f6c:	3601      	adds	r6, #1
 8010f6e:	1064      	asrs	r4, r4, #1
 8010f70:	3708      	adds	r7, #8
 8010f72:	e7d0      	b.n	8010f16 <_strtod_l+0x4de>
 8010f74:	d0f0      	beq.n	8010f58 <_strtod_l+0x520>
 8010f76:	4264      	negs	r4, r4
 8010f78:	f014 020f 	ands.w	r2, r4, #15
 8010f7c:	d00a      	beq.n	8010f94 <_strtod_l+0x55c>
 8010f7e:	4b12      	ldr	r3, [pc, #72]	@ (8010fc8 <_strtod_l+0x590>)
 8010f80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010f84:	4650      	mov	r0, sl
 8010f86:	4659      	mov	r1, fp
 8010f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f8c:	f7ef fc6e 	bl	800086c <__aeabi_ddiv>
 8010f90:	4682      	mov	sl, r0
 8010f92:	468b      	mov	fp, r1
 8010f94:	1124      	asrs	r4, r4, #4
 8010f96:	d0df      	beq.n	8010f58 <_strtod_l+0x520>
 8010f98:	2c1f      	cmp	r4, #31
 8010f9a:	dd1f      	ble.n	8010fdc <_strtod_l+0x5a4>
 8010f9c:	2400      	movs	r4, #0
 8010f9e:	46a0      	mov	r8, r4
 8010fa0:	940b      	str	r4, [sp, #44]	@ 0x2c
 8010fa2:	46a1      	mov	r9, r4
 8010fa4:	9a05      	ldr	r2, [sp, #20]
 8010fa6:	2322      	movs	r3, #34	@ 0x22
 8010fa8:	f04f 0a00 	mov.w	sl, #0
 8010fac:	f04f 0b00 	mov.w	fp, #0
 8010fb0:	6013      	str	r3, [r2, #0]
 8010fb2:	e76b      	b.n	8010e8c <_strtod_l+0x454>
 8010fb4:	0803de1e 	.word	0x0803de1e
 8010fb8:	0803e1b0 	.word	0x0803e1b0
 8010fbc:	0803de16 	.word	0x0803de16
 8010fc0:	0803de99 	.word	0x0803de99
 8010fc4:	0803dfd2 	.word	0x0803dfd2
 8010fc8:	0803e0e8 	.word	0x0803e0e8
 8010fcc:	0803e0c0 	.word	0x0803e0c0
 8010fd0:	7ff00000 	.word	0x7ff00000
 8010fd4:	7ca00000 	.word	0x7ca00000
 8010fd8:	7fefffff 	.word	0x7fefffff
 8010fdc:	f014 0310 	ands.w	r3, r4, #16
 8010fe0:	bf18      	it	ne
 8010fe2:	236a      	movne	r3, #106	@ 0x6a
 8010fe4:	4ea9      	ldr	r6, [pc, #676]	@ (801128c <_strtod_l+0x854>)
 8010fe6:	9308      	str	r3, [sp, #32]
 8010fe8:	4650      	mov	r0, sl
 8010fea:	4659      	mov	r1, fp
 8010fec:	2300      	movs	r3, #0
 8010fee:	07e7      	lsls	r7, r4, #31
 8010ff0:	d504      	bpl.n	8010ffc <_strtod_l+0x5c4>
 8010ff2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010ff6:	f7ef fb0f 	bl	8000618 <__aeabi_dmul>
 8010ffa:	2301      	movs	r3, #1
 8010ffc:	1064      	asrs	r4, r4, #1
 8010ffe:	f106 0608 	add.w	r6, r6, #8
 8011002:	d1f4      	bne.n	8010fee <_strtod_l+0x5b6>
 8011004:	b10b      	cbz	r3, 801100a <_strtod_l+0x5d2>
 8011006:	4682      	mov	sl, r0
 8011008:	468b      	mov	fp, r1
 801100a:	9b08      	ldr	r3, [sp, #32]
 801100c:	b1b3      	cbz	r3, 801103c <_strtod_l+0x604>
 801100e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8011012:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8011016:	2b00      	cmp	r3, #0
 8011018:	4659      	mov	r1, fp
 801101a:	dd0f      	ble.n	801103c <_strtod_l+0x604>
 801101c:	2b1f      	cmp	r3, #31
 801101e:	dd56      	ble.n	80110ce <_strtod_l+0x696>
 8011020:	2b34      	cmp	r3, #52	@ 0x34
 8011022:	bfde      	ittt	le
 8011024:	f04f 33ff 	movle.w	r3, #4294967295
 8011028:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 801102c:	4093      	lslle	r3, r2
 801102e:	f04f 0a00 	mov.w	sl, #0
 8011032:	bfcc      	ite	gt
 8011034:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8011038:	ea03 0b01 	andle.w	fp, r3, r1
 801103c:	2200      	movs	r2, #0
 801103e:	2300      	movs	r3, #0
 8011040:	4650      	mov	r0, sl
 8011042:	4659      	mov	r1, fp
 8011044:	f7ef fd50 	bl	8000ae8 <__aeabi_dcmpeq>
 8011048:	2800      	cmp	r0, #0
 801104a:	d1a7      	bne.n	8010f9c <_strtod_l+0x564>
 801104c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801104e:	9300      	str	r3, [sp, #0]
 8011050:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8011052:	9805      	ldr	r0, [sp, #20]
 8011054:	462b      	mov	r3, r5
 8011056:	464a      	mov	r2, r9
 8011058:	f7ff f8cc 	bl	80101f4 <__s2b>
 801105c:	900b      	str	r0, [sp, #44]	@ 0x2c
 801105e:	2800      	cmp	r0, #0
 8011060:	f43f af09 	beq.w	8010e76 <_strtod_l+0x43e>
 8011064:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011066:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011068:	2a00      	cmp	r2, #0
 801106a:	eba3 0308 	sub.w	r3, r3, r8
 801106e:	bfa8      	it	ge
 8011070:	2300      	movge	r3, #0
 8011072:	9312      	str	r3, [sp, #72]	@ 0x48
 8011074:	2400      	movs	r4, #0
 8011076:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801107a:	9316      	str	r3, [sp, #88]	@ 0x58
 801107c:	46a0      	mov	r8, r4
 801107e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011080:	9805      	ldr	r0, [sp, #20]
 8011082:	6859      	ldr	r1, [r3, #4]
 8011084:	f7ff f80e 	bl	80100a4 <_Balloc>
 8011088:	4681      	mov	r9, r0
 801108a:	2800      	cmp	r0, #0
 801108c:	f43f aef7 	beq.w	8010e7e <_strtod_l+0x446>
 8011090:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011092:	691a      	ldr	r2, [r3, #16]
 8011094:	3202      	adds	r2, #2
 8011096:	f103 010c 	add.w	r1, r3, #12
 801109a:	0092      	lsls	r2, r2, #2
 801109c:	300c      	adds	r0, #12
 801109e:	f7fe f8fe 	bl	800f29e <memcpy>
 80110a2:	ec4b ab10 	vmov	d0, sl, fp
 80110a6:	9805      	ldr	r0, [sp, #20]
 80110a8:	aa1c      	add	r2, sp, #112	@ 0x70
 80110aa:	a91b      	add	r1, sp, #108	@ 0x6c
 80110ac:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80110b0:	f7ff fbd4 	bl	801085c <__d2b>
 80110b4:	901a      	str	r0, [sp, #104]	@ 0x68
 80110b6:	2800      	cmp	r0, #0
 80110b8:	f43f aee1 	beq.w	8010e7e <_strtod_l+0x446>
 80110bc:	9805      	ldr	r0, [sp, #20]
 80110be:	2101      	movs	r1, #1
 80110c0:	f7ff f92e 	bl	8010320 <__i2b>
 80110c4:	4680      	mov	r8, r0
 80110c6:	b948      	cbnz	r0, 80110dc <_strtod_l+0x6a4>
 80110c8:	f04f 0800 	mov.w	r8, #0
 80110cc:	e6d7      	b.n	8010e7e <_strtod_l+0x446>
 80110ce:	f04f 32ff 	mov.w	r2, #4294967295
 80110d2:	fa02 f303 	lsl.w	r3, r2, r3
 80110d6:	ea03 0a0a 	and.w	sl, r3, sl
 80110da:	e7af      	b.n	801103c <_strtod_l+0x604>
 80110dc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80110de:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80110e0:	2d00      	cmp	r5, #0
 80110e2:	bfab      	itete	ge
 80110e4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80110e6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80110e8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80110ea:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80110ec:	bfac      	ite	ge
 80110ee:	18ef      	addge	r7, r5, r3
 80110f0:	1b5e      	sublt	r6, r3, r5
 80110f2:	9b08      	ldr	r3, [sp, #32]
 80110f4:	1aed      	subs	r5, r5, r3
 80110f6:	4415      	add	r5, r2
 80110f8:	4b65      	ldr	r3, [pc, #404]	@ (8011290 <_strtod_l+0x858>)
 80110fa:	3d01      	subs	r5, #1
 80110fc:	429d      	cmp	r5, r3
 80110fe:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8011102:	da50      	bge.n	80111a6 <_strtod_l+0x76e>
 8011104:	1b5b      	subs	r3, r3, r5
 8011106:	2b1f      	cmp	r3, #31
 8011108:	eba2 0203 	sub.w	r2, r2, r3
 801110c:	f04f 0101 	mov.w	r1, #1
 8011110:	dc3d      	bgt.n	801118e <_strtod_l+0x756>
 8011112:	fa01 f303 	lsl.w	r3, r1, r3
 8011116:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011118:	2300      	movs	r3, #0
 801111a:	9310      	str	r3, [sp, #64]	@ 0x40
 801111c:	18bd      	adds	r5, r7, r2
 801111e:	9b08      	ldr	r3, [sp, #32]
 8011120:	42af      	cmp	r7, r5
 8011122:	4416      	add	r6, r2
 8011124:	441e      	add	r6, r3
 8011126:	463b      	mov	r3, r7
 8011128:	bfa8      	it	ge
 801112a:	462b      	movge	r3, r5
 801112c:	42b3      	cmp	r3, r6
 801112e:	bfa8      	it	ge
 8011130:	4633      	movge	r3, r6
 8011132:	2b00      	cmp	r3, #0
 8011134:	bfc2      	ittt	gt
 8011136:	1aed      	subgt	r5, r5, r3
 8011138:	1af6      	subgt	r6, r6, r3
 801113a:	1aff      	subgt	r7, r7, r3
 801113c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801113e:	2b00      	cmp	r3, #0
 8011140:	dd16      	ble.n	8011170 <_strtod_l+0x738>
 8011142:	4641      	mov	r1, r8
 8011144:	9805      	ldr	r0, [sp, #20]
 8011146:	461a      	mov	r2, r3
 8011148:	f7ff f9a2 	bl	8010490 <__pow5mult>
 801114c:	4680      	mov	r8, r0
 801114e:	2800      	cmp	r0, #0
 8011150:	d0ba      	beq.n	80110c8 <_strtod_l+0x690>
 8011152:	4601      	mov	r1, r0
 8011154:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8011156:	9805      	ldr	r0, [sp, #20]
 8011158:	f7ff f8f8 	bl	801034c <__multiply>
 801115c:	900a      	str	r0, [sp, #40]	@ 0x28
 801115e:	2800      	cmp	r0, #0
 8011160:	f43f ae8d 	beq.w	8010e7e <_strtod_l+0x446>
 8011164:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011166:	9805      	ldr	r0, [sp, #20]
 8011168:	f7fe ffdc 	bl	8010124 <_Bfree>
 801116c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801116e:	931a      	str	r3, [sp, #104]	@ 0x68
 8011170:	2d00      	cmp	r5, #0
 8011172:	dc1d      	bgt.n	80111b0 <_strtod_l+0x778>
 8011174:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011176:	2b00      	cmp	r3, #0
 8011178:	dd23      	ble.n	80111c2 <_strtod_l+0x78a>
 801117a:	4649      	mov	r1, r9
 801117c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801117e:	9805      	ldr	r0, [sp, #20]
 8011180:	f7ff f986 	bl	8010490 <__pow5mult>
 8011184:	4681      	mov	r9, r0
 8011186:	b9e0      	cbnz	r0, 80111c2 <_strtod_l+0x78a>
 8011188:	f04f 0900 	mov.w	r9, #0
 801118c:	e677      	b.n	8010e7e <_strtod_l+0x446>
 801118e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8011192:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8011196:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 801119a:	35e2      	adds	r5, #226	@ 0xe2
 801119c:	fa01 f305 	lsl.w	r3, r1, r5
 80111a0:	9310      	str	r3, [sp, #64]	@ 0x40
 80111a2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80111a4:	e7ba      	b.n	801111c <_strtod_l+0x6e4>
 80111a6:	2300      	movs	r3, #0
 80111a8:	9310      	str	r3, [sp, #64]	@ 0x40
 80111aa:	2301      	movs	r3, #1
 80111ac:	9313      	str	r3, [sp, #76]	@ 0x4c
 80111ae:	e7b5      	b.n	801111c <_strtod_l+0x6e4>
 80111b0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80111b2:	9805      	ldr	r0, [sp, #20]
 80111b4:	462a      	mov	r2, r5
 80111b6:	f7ff f9c5 	bl	8010544 <__lshift>
 80111ba:	901a      	str	r0, [sp, #104]	@ 0x68
 80111bc:	2800      	cmp	r0, #0
 80111be:	d1d9      	bne.n	8011174 <_strtod_l+0x73c>
 80111c0:	e65d      	b.n	8010e7e <_strtod_l+0x446>
 80111c2:	2e00      	cmp	r6, #0
 80111c4:	dd07      	ble.n	80111d6 <_strtod_l+0x79e>
 80111c6:	4649      	mov	r1, r9
 80111c8:	9805      	ldr	r0, [sp, #20]
 80111ca:	4632      	mov	r2, r6
 80111cc:	f7ff f9ba 	bl	8010544 <__lshift>
 80111d0:	4681      	mov	r9, r0
 80111d2:	2800      	cmp	r0, #0
 80111d4:	d0d8      	beq.n	8011188 <_strtod_l+0x750>
 80111d6:	2f00      	cmp	r7, #0
 80111d8:	dd08      	ble.n	80111ec <_strtod_l+0x7b4>
 80111da:	4641      	mov	r1, r8
 80111dc:	9805      	ldr	r0, [sp, #20]
 80111de:	463a      	mov	r2, r7
 80111e0:	f7ff f9b0 	bl	8010544 <__lshift>
 80111e4:	4680      	mov	r8, r0
 80111e6:	2800      	cmp	r0, #0
 80111e8:	f43f ae49 	beq.w	8010e7e <_strtod_l+0x446>
 80111ec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80111ee:	9805      	ldr	r0, [sp, #20]
 80111f0:	464a      	mov	r2, r9
 80111f2:	f7ff fa2f 	bl	8010654 <__mdiff>
 80111f6:	4604      	mov	r4, r0
 80111f8:	2800      	cmp	r0, #0
 80111fa:	f43f ae40 	beq.w	8010e7e <_strtod_l+0x446>
 80111fe:	68c3      	ldr	r3, [r0, #12]
 8011200:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011202:	2300      	movs	r3, #0
 8011204:	60c3      	str	r3, [r0, #12]
 8011206:	4641      	mov	r1, r8
 8011208:	f7ff fa08 	bl	801061c <__mcmp>
 801120c:	2800      	cmp	r0, #0
 801120e:	da45      	bge.n	801129c <_strtod_l+0x864>
 8011210:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011212:	ea53 030a 	orrs.w	r3, r3, sl
 8011216:	d16b      	bne.n	80112f0 <_strtod_l+0x8b8>
 8011218:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801121c:	2b00      	cmp	r3, #0
 801121e:	d167      	bne.n	80112f0 <_strtod_l+0x8b8>
 8011220:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011224:	0d1b      	lsrs	r3, r3, #20
 8011226:	051b      	lsls	r3, r3, #20
 8011228:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801122c:	d960      	bls.n	80112f0 <_strtod_l+0x8b8>
 801122e:	6963      	ldr	r3, [r4, #20]
 8011230:	b913      	cbnz	r3, 8011238 <_strtod_l+0x800>
 8011232:	6923      	ldr	r3, [r4, #16]
 8011234:	2b01      	cmp	r3, #1
 8011236:	dd5b      	ble.n	80112f0 <_strtod_l+0x8b8>
 8011238:	4621      	mov	r1, r4
 801123a:	2201      	movs	r2, #1
 801123c:	9805      	ldr	r0, [sp, #20]
 801123e:	f7ff f981 	bl	8010544 <__lshift>
 8011242:	4641      	mov	r1, r8
 8011244:	4604      	mov	r4, r0
 8011246:	f7ff f9e9 	bl	801061c <__mcmp>
 801124a:	2800      	cmp	r0, #0
 801124c:	dd50      	ble.n	80112f0 <_strtod_l+0x8b8>
 801124e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011252:	9a08      	ldr	r2, [sp, #32]
 8011254:	0d1b      	lsrs	r3, r3, #20
 8011256:	051b      	lsls	r3, r3, #20
 8011258:	2a00      	cmp	r2, #0
 801125a:	d06a      	beq.n	8011332 <_strtod_l+0x8fa>
 801125c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8011260:	d867      	bhi.n	8011332 <_strtod_l+0x8fa>
 8011262:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8011266:	f67f ae9d 	bls.w	8010fa4 <_strtod_l+0x56c>
 801126a:	4b0a      	ldr	r3, [pc, #40]	@ (8011294 <_strtod_l+0x85c>)
 801126c:	4650      	mov	r0, sl
 801126e:	4659      	mov	r1, fp
 8011270:	2200      	movs	r2, #0
 8011272:	f7ef f9d1 	bl	8000618 <__aeabi_dmul>
 8011276:	4b08      	ldr	r3, [pc, #32]	@ (8011298 <_strtod_l+0x860>)
 8011278:	400b      	ands	r3, r1
 801127a:	4682      	mov	sl, r0
 801127c:	468b      	mov	fp, r1
 801127e:	2b00      	cmp	r3, #0
 8011280:	f47f ae08 	bne.w	8010e94 <_strtod_l+0x45c>
 8011284:	9a05      	ldr	r2, [sp, #20]
 8011286:	2322      	movs	r3, #34	@ 0x22
 8011288:	6013      	str	r3, [r2, #0]
 801128a:	e603      	b.n	8010e94 <_strtod_l+0x45c>
 801128c:	0803e1d8 	.word	0x0803e1d8
 8011290:	fffffc02 	.word	0xfffffc02
 8011294:	39500000 	.word	0x39500000
 8011298:	7ff00000 	.word	0x7ff00000
 801129c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80112a0:	d165      	bne.n	801136e <_strtod_l+0x936>
 80112a2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80112a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80112a8:	b35a      	cbz	r2, 8011302 <_strtod_l+0x8ca>
 80112aa:	4a9f      	ldr	r2, [pc, #636]	@ (8011528 <_strtod_l+0xaf0>)
 80112ac:	4293      	cmp	r3, r2
 80112ae:	d12b      	bne.n	8011308 <_strtod_l+0x8d0>
 80112b0:	9b08      	ldr	r3, [sp, #32]
 80112b2:	4651      	mov	r1, sl
 80112b4:	b303      	cbz	r3, 80112f8 <_strtod_l+0x8c0>
 80112b6:	4b9d      	ldr	r3, [pc, #628]	@ (801152c <_strtod_l+0xaf4>)
 80112b8:	465a      	mov	r2, fp
 80112ba:	4013      	ands	r3, r2
 80112bc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80112c0:	f04f 32ff 	mov.w	r2, #4294967295
 80112c4:	d81b      	bhi.n	80112fe <_strtod_l+0x8c6>
 80112c6:	0d1b      	lsrs	r3, r3, #20
 80112c8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80112cc:	fa02 f303 	lsl.w	r3, r2, r3
 80112d0:	4299      	cmp	r1, r3
 80112d2:	d119      	bne.n	8011308 <_strtod_l+0x8d0>
 80112d4:	4b96      	ldr	r3, [pc, #600]	@ (8011530 <_strtod_l+0xaf8>)
 80112d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80112d8:	429a      	cmp	r2, r3
 80112da:	d102      	bne.n	80112e2 <_strtod_l+0x8aa>
 80112dc:	3101      	adds	r1, #1
 80112de:	f43f adce 	beq.w	8010e7e <_strtod_l+0x446>
 80112e2:	4b92      	ldr	r3, [pc, #584]	@ (801152c <_strtod_l+0xaf4>)
 80112e4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80112e6:	401a      	ands	r2, r3
 80112e8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80112ec:	f04f 0a00 	mov.w	sl, #0
 80112f0:	9b08      	ldr	r3, [sp, #32]
 80112f2:	2b00      	cmp	r3, #0
 80112f4:	d1b9      	bne.n	801126a <_strtod_l+0x832>
 80112f6:	e5cd      	b.n	8010e94 <_strtod_l+0x45c>
 80112f8:	f04f 33ff 	mov.w	r3, #4294967295
 80112fc:	e7e8      	b.n	80112d0 <_strtod_l+0x898>
 80112fe:	4613      	mov	r3, r2
 8011300:	e7e6      	b.n	80112d0 <_strtod_l+0x898>
 8011302:	ea53 030a 	orrs.w	r3, r3, sl
 8011306:	d0a2      	beq.n	801124e <_strtod_l+0x816>
 8011308:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801130a:	b1db      	cbz	r3, 8011344 <_strtod_l+0x90c>
 801130c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801130e:	4213      	tst	r3, r2
 8011310:	d0ee      	beq.n	80112f0 <_strtod_l+0x8b8>
 8011312:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011314:	9a08      	ldr	r2, [sp, #32]
 8011316:	4650      	mov	r0, sl
 8011318:	4659      	mov	r1, fp
 801131a:	b1bb      	cbz	r3, 801134c <_strtod_l+0x914>
 801131c:	f7ff fb6c 	bl	80109f8 <sulp>
 8011320:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011324:	ec53 2b10 	vmov	r2, r3, d0
 8011328:	f7ee ffc0 	bl	80002ac <__adddf3>
 801132c:	4682      	mov	sl, r0
 801132e:	468b      	mov	fp, r1
 8011330:	e7de      	b.n	80112f0 <_strtod_l+0x8b8>
 8011332:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8011336:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801133a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801133e:	f04f 3aff 	mov.w	sl, #4294967295
 8011342:	e7d5      	b.n	80112f0 <_strtod_l+0x8b8>
 8011344:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8011346:	ea13 0f0a 	tst.w	r3, sl
 801134a:	e7e1      	b.n	8011310 <_strtod_l+0x8d8>
 801134c:	f7ff fb54 	bl	80109f8 <sulp>
 8011350:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011354:	ec53 2b10 	vmov	r2, r3, d0
 8011358:	f7ee ffa6 	bl	80002a8 <__aeabi_dsub>
 801135c:	2200      	movs	r2, #0
 801135e:	2300      	movs	r3, #0
 8011360:	4682      	mov	sl, r0
 8011362:	468b      	mov	fp, r1
 8011364:	f7ef fbc0 	bl	8000ae8 <__aeabi_dcmpeq>
 8011368:	2800      	cmp	r0, #0
 801136a:	d0c1      	beq.n	80112f0 <_strtod_l+0x8b8>
 801136c:	e61a      	b.n	8010fa4 <_strtod_l+0x56c>
 801136e:	4641      	mov	r1, r8
 8011370:	4620      	mov	r0, r4
 8011372:	f7ff facb 	bl	801090c <__ratio>
 8011376:	ec57 6b10 	vmov	r6, r7, d0
 801137a:	2200      	movs	r2, #0
 801137c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8011380:	4630      	mov	r0, r6
 8011382:	4639      	mov	r1, r7
 8011384:	f7ef fbc4 	bl	8000b10 <__aeabi_dcmple>
 8011388:	2800      	cmp	r0, #0
 801138a:	d06f      	beq.n	801146c <_strtod_l+0xa34>
 801138c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801138e:	2b00      	cmp	r3, #0
 8011390:	d17a      	bne.n	8011488 <_strtod_l+0xa50>
 8011392:	f1ba 0f00 	cmp.w	sl, #0
 8011396:	d158      	bne.n	801144a <_strtod_l+0xa12>
 8011398:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801139a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801139e:	2b00      	cmp	r3, #0
 80113a0:	d15a      	bne.n	8011458 <_strtod_l+0xa20>
 80113a2:	4b64      	ldr	r3, [pc, #400]	@ (8011534 <_strtod_l+0xafc>)
 80113a4:	2200      	movs	r2, #0
 80113a6:	4630      	mov	r0, r6
 80113a8:	4639      	mov	r1, r7
 80113aa:	f7ef fba7 	bl	8000afc <__aeabi_dcmplt>
 80113ae:	2800      	cmp	r0, #0
 80113b0:	d159      	bne.n	8011466 <_strtod_l+0xa2e>
 80113b2:	4630      	mov	r0, r6
 80113b4:	4639      	mov	r1, r7
 80113b6:	4b60      	ldr	r3, [pc, #384]	@ (8011538 <_strtod_l+0xb00>)
 80113b8:	2200      	movs	r2, #0
 80113ba:	f7ef f92d 	bl	8000618 <__aeabi_dmul>
 80113be:	4606      	mov	r6, r0
 80113c0:	460f      	mov	r7, r1
 80113c2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80113c6:	9606      	str	r6, [sp, #24]
 80113c8:	9307      	str	r3, [sp, #28]
 80113ca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80113ce:	4d57      	ldr	r5, [pc, #348]	@ (801152c <_strtod_l+0xaf4>)
 80113d0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80113d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80113d6:	401d      	ands	r5, r3
 80113d8:	4b58      	ldr	r3, [pc, #352]	@ (801153c <_strtod_l+0xb04>)
 80113da:	429d      	cmp	r5, r3
 80113dc:	f040 80b2 	bne.w	8011544 <_strtod_l+0xb0c>
 80113e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80113e2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80113e6:	ec4b ab10 	vmov	d0, sl, fp
 80113ea:	f7ff f9c7 	bl	801077c <__ulp>
 80113ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80113f2:	ec51 0b10 	vmov	r0, r1, d0
 80113f6:	f7ef f90f 	bl	8000618 <__aeabi_dmul>
 80113fa:	4652      	mov	r2, sl
 80113fc:	465b      	mov	r3, fp
 80113fe:	f7ee ff55 	bl	80002ac <__adddf3>
 8011402:	460b      	mov	r3, r1
 8011404:	4949      	ldr	r1, [pc, #292]	@ (801152c <_strtod_l+0xaf4>)
 8011406:	4a4e      	ldr	r2, [pc, #312]	@ (8011540 <_strtod_l+0xb08>)
 8011408:	4019      	ands	r1, r3
 801140a:	4291      	cmp	r1, r2
 801140c:	4682      	mov	sl, r0
 801140e:	d942      	bls.n	8011496 <_strtod_l+0xa5e>
 8011410:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011412:	4b47      	ldr	r3, [pc, #284]	@ (8011530 <_strtod_l+0xaf8>)
 8011414:	429a      	cmp	r2, r3
 8011416:	d103      	bne.n	8011420 <_strtod_l+0x9e8>
 8011418:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801141a:	3301      	adds	r3, #1
 801141c:	f43f ad2f 	beq.w	8010e7e <_strtod_l+0x446>
 8011420:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8011530 <_strtod_l+0xaf8>
 8011424:	f04f 3aff 	mov.w	sl, #4294967295
 8011428:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801142a:	9805      	ldr	r0, [sp, #20]
 801142c:	f7fe fe7a 	bl	8010124 <_Bfree>
 8011430:	9805      	ldr	r0, [sp, #20]
 8011432:	4649      	mov	r1, r9
 8011434:	f7fe fe76 	bl	8010124 <_Bfree>
 8011438:	9805      	ldr	r0, [sp, #20]
 801143a:	4641      	mov	r1, r8
 801143c:	f7fe fe72 	bl	8010124 <_Bfree>
 8011440:	9805      	ldr	r0, [sp, #20]
 8011442:	4621      	mov	r1, r4
 8011444:	f7fe fe6e 	bl	8010124 <_Bfree>
 8011448:	e619      	b.n	801107e <_strtod_l+0x646>
 801144a:	f1ba 0f01 	cmp.w	sl, #1
 801144e:	d103      	bne.n	8011458 <_strtod_l+0xa20>
 8011450:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011452:	2b00      	cmp	r3, #0
 8011454:	f43f ada6 	beq.w	8010fa4 <_strtod_l+0x56c>
 8011458:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8011508 <_strtod_l+0xad0>
 801145c:	4f35      	ldr	r7, [pc, #212]	@ (8011534 <_strtod_l+0xafc>)
 801145e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8011462:	2600      	movs	r6, #0
 8011464:	e7b1      	b.n	80113ca <_strtod_l+0x992>
 8011466:	4f34      	ldr	r7, [pc, #208]	@ (8011538 <_strtod_l+0xb00>)
 8011468:	2600      	movs	r6, #0
 801146a:	e7aa      	b.n	80113c2 <_strtod_l+0x98a>
 801146c:	4b32      	ldr	r3, [pc, #200]	@ (8011538 <_strtod_l+0xb00>)
 801146e:	4630      	mov	r0, r6
 8011470:	4639      	mov	r1, r7
 8011472:	2200      	movs	r2, #0
 8011474:	f7ef f8d0 	bl	8000618 <__aeabi_dmul>
 8011478:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801147a:	4606      	mov	r6, r0
 801147c:	460f      	mov	r7, r1
 801147e:	2b00      	cmp	r3, #0
 8011480:	d09f      	beq.n	80113c2 <_strtod_l+0x98a>
 8011482:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8011486:	e7a0      	b.n	80113ca <_strtod_l+0x992>
 8011488:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8011510 <_strtod_l+0xad8>
 801148c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8011490:	ec57 6b17 	vmov	r6, r7, d7
 8011494:	e799      	b.n	80113ca <_strtod_l+0x992>
 8011496:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801149a:	9b08      	ldr	r3, [sp, #32]
 801149c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80114a0:	2b00      	cmp	r3, #0
 80114a2:	d1c1      	bne.n	8011428 <_strtod_l+0x9f0>
 80114a4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80114a8:	0d1b      	lsrs	r3, r3, #20
 80114aa:	051b      	lsls	r3, r3, #20
 80114ac:	429d      	cmp	r5, r3
 80114ae:	d1bb      	bne.n	8011428 <_strtod_l+0x9f0>
 80114b0:	4630      	mov	r0, r6
 80114b2:	4639      	mov	r1, r7
 80114b4:	f7ef fc10 	bl	8000cd8 <__aeabi_d2lz>
 80114b8:	f7ef f880 	bl	80005bc <__aeabi_l2d>
 80114bc:	4602      	mov	r2, r0
 80114be:	460b      	mov	r3, r1
 80114c0:	4630      	mov	r0, r6
 80114c2:	4639      	mov	r1, r7
 80114c4:	f7ee fef0 	bl	80002a8 <__aeabi_dsub>
 80114c8:	460b      	mov	r3, r1
 80114ca:	4602      	mov	r2, r0
 80114cc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80114d0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80114d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80114d6:	ea46 060a 	orr.w	r6, r6, sl
 80114da:	431e      	orrs	r6, r3
 80114dc:	d06f      	beq.n	80115be <_strtod_l+0xb86>
 80114de:	a30e      	add	r3, pc, #56	@ (adr r3, 8011518 <_strtod_l+0xae0>)
 80114e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114e4:	f7ef fb0a 	bl	8000afc <__aeabi_dcmplt>
 80114e8:	2800      	cmp	r0, #0
 80114ea:	f47f acd3 	bne.w	8010e94 <_strtod_l+0x45c>
 80114ee:	a30c      	add	r3, pc, #48	@ (adr r3, 8011520 <_strtod_l+0xae8>)
 80114f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80114f8:	f7ef fb1e 	bl	8000b38 <__aeabi_dcmpgt>
 80114fc:	2800      	cmp	r0, #0
 80114fe:	d093      	beq.n	8011428 <_strtod_l+0x9f0>
 8011500:	e4c8      	b.n	8010e94 <_strtod_l+0x45c>
 8011502:	bf00      	nop
 8011504:	f3af 8000 	nop.w
 8011508:	00000000 	.word	0x00000000
 801150c:	bff00000 	.word	0xbff00000
 8011510:	00000000 	.word	0x00000000
 8011514:	3ff00000 	.word	0x3ff00000
 8011518:	94a03595 	.word	0x94a03595
 801151c:	3fdfffff 	.word	0x3fdfffff
 8011520:	35afe535 	.word	0x35afe535
 8011524:	3fe00000 	.word	0x3fe00000
 8011528:	000fffff 	.word	0x000fffff
 801152c:	7ff00000 	.word	0x7ff00000
 8011530:	7fefffff 	.word	0x7fefffff
 8011534:	3ff00000 	.word	0x3ff00000
 8011538:	3fe00000 	.word	0x3fe00000
 801153c:	7fe00000 	.word	0x7fe00000
 8011540:	7c9fffff 	.word	0x7c9fffff
 8011544:	9b08      	ldr	r3, [sp, #32]
 8011546:	b323      	cbz	r3, 8011592 <_strtod_l+0xb5a>
 8011548:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 801154c:	d821      	bhi.n	8011592 <_strtod_l+0xb5a>
 801154e:	a328      	add	r3, pc, #160	@ (adr r3, 80115f0 <_strtod_l+0xbb8>)
 8011550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011554:	4630      	mov	r0, r6
 8011556:	4639      	mov	r1, r7
 8011558:	f7ef fada 	bl	8000b10 <__aeabi_dcmple>
 801155c:	b1a0      	cbz	r0, 8011588 <_strtod_l+0xb50>
 801155e:	4639      	mov	r1, r7
 8011560:	4630      	mov	r0, r6
 8011562:	f7ef fb31 	bl	8000bc8 <__aeabi_d2uiz>
 8011566:	2801      	cmp	r0, #1
 8011568:	bf38      	it	cc
 801156a:	2001      	movcc	r0, #1
 801156c:	f7ee ffda 	bl	8000524 <__aeabi_ui2d>
 8011570:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011572:	4606      	mov	r6, r0
 8011574:	460f      	mov	r7, r1
 8011576:	b9fb      	cbnz	r3, 80115b8 <_strtod_l+0xb80>
 8011578:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801157c:	9014      	str	r0, [sp, #80]	@ 0x50
 801157e:	9315      	str	r3, [sp, #84]	@ 0x54
 8011580:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8011584:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8011588:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801158a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 801158e:	1b5b      	subs	r3, r3, r5
 8011590:	9311      	str	r3, [sp, #68]	@ 0x44
 8011592:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8011596:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 801159a:	f7ff f8ef 	bl	801077c <__ulp>
 801159e:	4650      	mov	r0, sl
 80115a0:	ec53 2b10 	vmov	r2, r3, d0
 80115a4:	4659      	mov	r1, fp
 80115a6:	f7ef f837 	bl	8000618 <__aeabi_dmul>
 80115aa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80115ae:	f7ee fe7d 	bl	80002ac <__adddf3>
 80115b2:	4682      	mov	sl, r0
 80115b4:	468b      	mov	fp, r1
 80115b6:	e770      	b.n	801149a <_strtod_l+0xa62>
 80115b8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80115bc:	e7e0      	b.n	8011580 <_strtod_l+0xb48>
 80115be:	a30e      	add	r3, pc, #56	@ (adr r3, 80115f8 <_strtod_l+0xbc0>)
 80115c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115c4:	f7ef fa9a 	bl	8000afc <__aeabi_dcmplt>
 80115c8:	e798      	b.n	80114fc <_strtod_l+0xac4>
 80115ca:	2300      	movs	r3, #0
 80115cc:	930e      	str	r3, [sp, #56]	@ 0x38
 80115ce:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80115d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80115d2:	6013      	str	r3, [r2, #0]
 80115d4:	f7ff ba6d 	b.w	8010ab2 <_strtod_l+0x7a>
 80115d8:	2a65      	cmp	r2, #101	@ 0x65
 80115da:	f43f ab68 	beq.w	8010cae <_strtod_l+0x276>
 80115de:	2a45      	cmp	r2, #69	@ 0x45
 80115e0:	f43f ab65 	beq.w	8010cae <_strtod_l+0x276>
 80115e4:	2301      	movs	r3, #1
 80115e6:	f7ff bba0 	b.w	8010d2a <_strtod_l+0x2f2>
 80115ea:	bf00      	nop
 80115ec:	f3af 8000 	nop.w
 80115f0:	ffc00000 	.word	0xffc00000
 80115f4:	41dfffff 	.word	0x41dfffff
 80115f8:	94a03595 	.word	0x94a03595
 80115fc:	3fcfffff 	.word	0x3fcfffff

08011600 <_strtod_r>:
 8011600:	4b01      	ldr	r3, [pc, #4]	@ (8011608 <_strtod_r+0x8>)
 8011602:	f7ff ba19 	b.w	8010a38 <_strtod_l>
 8011606:	bf00      	nop
 8011608:	20000108 	.word	0x20000108

0801160c <_strtoul_l.isra.0>:
 801160c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011610:	4e34      	ldr	r6, [pc, #208]	@ (80116e4 <_strtoul_l.isra.0+0xd8>)
 8011612:	4686      	mov	lr, r0
 8011614:	460d      	mov	r5, r1
 8011616:	4628      	mov	r0, r5
 8011618:	f815 4b01 	ldrb.w	r4, [r5], #1
 801161c:	5d37      	ldrb	r7, [r6, r4]
 801161e:	f017 0708 	ands.w	r7, r7, #8
 8011622:	d1f8      	bne.n	8011616 <_strtoul_l.isra.0+0xa>
 8011624:	2c2d      	cmp	r4, #45	@ 0x2d
 8011626:	d110      	bne.n	801164a <_strtoul_l.isra.0+0x3e>
 8011628:	782c      	ldrb	r4, [r5, #0]
 801162a:	2701      	movs	r7, #1
 801162c:	1c85      	adds	r5, r0, #2
 801162e:	f033 0010 	bics.w	r0, r3, #16
 8011632:	d115      	bne.n	8011660 <_strtoul_l.isra.0+0x54>
 8011634:	2c30      	cmp	r4, #48	@ 0x30
 8011636:	d10d      	bne.n	8011654 <_strtoul_l.isra.0+0x48>
 8011638:	7828      	ldrb	r0, [r5, #0]
 801163a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801163e:	2858      	cmp	r0, #88	@ 0x58
 8011640:	d108      	bne.n	8011654 <_strtoul_l.isra.0+0x48>
 8011642:	786c      	ldrb	r4, [r5, #1]
 8011644:	3502      	adds	r5, #2
 8011646:	2310      	movs	r3, #16
 8011648:	e00a      	b.n	8011660 <_strtoul_l.isra.0+0x54>
 801164a:	2c2b      	cmp	r4, #43	@ 0x2b
 801164c:	bf04      	itt	eq
 801164e:	782c      	ldrbeq	r4, [r5, #0]
 8011650:	1c85      	addeq	r5, r0, #2
 8011652:	e7ec      	b.n	801162e <_strtoul_l.isra.0+0x22>
 8011654:	2b00      	cmp	r3, #0
 8011656:	d1f6      	bne.n	8011646 <_strtoul_l.isra.0+0x3a>
 8011658:	2c30      	cmp	r4, #48	@ 0x30
 801165a:	bf14      	ite	ne
 801165c:	230a      	movne	r3, #10
 801165e:	2308      	moveq	r3, #8
 8011660:	f04f 38ff 	mov.w	r8, #4294967295
 8011664:	2600      	movs	r6, #0
 8011666:	fbb8 f8f3 	udiv	r8, r8, r3
 801166a:	fb03 f908 	mul.w	r9, r3, r8
 801166e:	ea6f 0909 	mvn.w	r9, r9
 8011672:	4630      	mov	r0, r6
 8011674:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8011678:	f1bc 0f09 	cmp.w	ip, #9
 801167c:	d810      	bhi.n	80116a0 <_strtoul_l.isra.0+0x94>
 801167e:	4664      	mov	r4, ip
 8011680:	42a3      	cmp	r3, r4
 8011682:	dd1e      	ble.n	80116c2 <_strtoul_l.isra.0+0xb6>
 8011684:	f1b6 3fff 	cmp.w	r6, #4294967295
 8011688:	d007      	beq.n	801169a <_strtoul_l.isra.0+0x8e>
 801168a:	4580      	cmp	r8, r0
 801168c:	d316      	bcc.n	80116bc <_strtoul_l.isra.0+0xb0>
 801168e:	d101      	bne.n	8011694 <_strtoul_l.isra.0+0x88>
 8011690:	45a1      	cmp	r9, r4
 8011692:	db13      	blt.n	80116bc <_strtoul_l.isra.0+0xb0>
 8011694:	fb00 4003 	mla	r0, r0, r3, r4
 8011698:	2601      	movs	r6, #1
 801169a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801169e:	e7e9      	b.n	8011674 <_strtoul_l.isra.0+0x68>
 80116a0:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80116a4:	f1bc 0f19 	cmp.w	ip, #25
 80116a8:	d801      	bhi.n	80116ae <_strtoul_l.isra.0+0xa2>
 80116aa:	3c37      	subs	r4, #55	@ 0x37
 80116ac:	e7e8      	b.n	8011680 <_strtoul_l.isra.0+0x74>
 80116ae:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80116b2:	f1bc 0f19 	cmp.w	ip, #25
 80116b6:	d804      	bhi.n	80116c2 <_strtoul_l.isra.0+0xb6>
 80116b8:	3c57      	subs	r4, #87	@ 0x57
 80116ba:	e7e1      	b.n	8011680 <_strtoul_l.isra.0+0x74>
 80116bc:	f04f 36ff 	mov.w	r6, #4294967295
 80116c0:	e7eb      	b.n	801169a <_strtoul_l.isra.0+0x8e>
 80116c2:	1c73      	adds	r3, r6, #1
 80116c4:	d106      	bne.n	80116d4 <_strtoul_l.isra.0+0xc8>
 80116c6:	2322      	movs	r3, #34	@ 0x22
 80116c8:	f8ce 3000 	str.w	r3, [lr]
 80116cc:	4630      	mov	r0, r6
 80116ce:	b932      	cbnz	r2, 80116de <_strtoul_l.isra.0+0xd2>
 80116d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80116d4:	b107      	cbz	r7, 80116d8 <_strtoul_l.isra.0+0xcc>
 80116d6:	4240      	negs	r0, r0
 80116d8:	2a00      	cmp	r2, #0
 80116da:	d0f9      	beq.n	80116d0 <_strtoul_l.isra.0+0xc4>
 80116dc:	b106      	cbz	r6, 80116e0 <_strtoul_l.isra.0+0xd4>
 80116de:	1e69      	subs	r1, r5, #1
 80116e0:	6011      	str	r1, [r2, #0]
 80116e2:	e7f5      	b.n	80116d0 <_strtoul_l.isra.0+0xc4>
 80116e4:	0803dd11 	.word	0x0803dd11

080116e8 <_strtoul_r>:
 80116e8:	f7ff bf90 	b.w	801160c <_strtoul_l.isra.0>

080116ec <strtoul>:
 80116ec:	4613      	mov	r3, r2
 80116ee:	460a      	mov	r2, r1
 80116f0:	4601      	mov	r1, r0
 80116f2:	4802      	ldr	r0, [pc, #8]	@ (80116fc <strtoul+0x10>)
 80116f4:	6800      	ldr	r0, [r0, #0]
 80116f6:	f7ff bf89 	b.w	801160c <_strtoul_l.isra.0>
 80116fa:	bf00      	nop
 80116fc:	20000060 	.word	0x20000060

08011700 <__ssputs_r>:
 8011700:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011704:	688e      	ldr	r6, [r1, #8]
 8011706:	461f      	mov	r7, r3
 8011708:	42be      	cmp	r6, r7
 801170a:	680b      	ldr	r3, [r1, #0]
 801170c:	4682      	mov	sl, r0
 801170e:	460c      	mov	r4, r1
 8011710:	4690      	mov	r8, r2
 8011712:	d82d      	bhi.n	8011770 <__ssputs_r+0x70>
 8011714:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011718:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801171c:	d026      	beq.n	801176c <__ssputs_r+0x6c>
 801171e:	6965      	ldr	r5, [r4, #20]
 8011720:	6909      	ldr	r1, [r1, #16]
 8011722:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011726:	eba3 0901 	sub.w	r9, r3, r1
 801172a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801172e:	1c7b      	adds	r3, r7, #1
 8011730:	444b      	add	r3, r9
 8011732:	106d      	asrs	r5, r5, #1
 8011734:	429d      	cmp	r5, r3
 8011736:	bf38      	it	cc
 8011738:	461d      	movcc	r5, r3
 801173a:	0553      	lsls	r3, r2, #21
 801173c:	d527      	bpl.n	801178e <__ssputs_r+0x8e>
 801173e:	4629      	mov	r1, r5
 8011740:	f7fb fe88 	bl	800d454 <_malloc_r>
 8011744:	4606      	mov	r6, r0
 8011746:	b360      	cbz	r0, 80117a2 <__ssputs_r+0xa2>
 8011748:	6921      	ldr	r1, [r4, #16]
 801174a:	464a      	mov	r2, r9
 801174c:	f7fd fda7 	bl	800f29e <memcpy>
 8011750:	89a3      	ldrh	r3, [r4, #12]
 8011752:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8011756:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801175a:	81a3      	strh	r3, [r4, #12]
 801175c:	6126      	str	r6, [r4, #16]
 801175e:	6165      	str	r5, [r4, #20]
 8011760:	444e      	add	r6, r9
 8011762:	eba5 0509 	sub.w	r5, r5, r9
 8011766:	6026      	str	r6, [r4, #0]
 8011768:	60a5      	str	r5, [r4, #8]
 801176a:	463e      	mov	r6, r7
 801176c:	42be      	cmp	r6, r7
 801176e:	d900      	bls.n	8011772 <__ssputs_r+0x72>
 8011770:	463e      	mov	r6, r7
 8011772:	6820      	ldr	r0, [r4, #0]
 8011774:	4632      	mov	r2, r6
 8011776:	4641      	mov	r1, r8
 8011778:	f7fc ff41 	bl	800e5fe <memmove>
 801177c:	68a3      	ldr	r3, [r4, #8]
 801177e:	1b9b      	subs	r3, r3, r6
 8011780:	60a3      	str	r3, [r4, #8]
 8011782:	6823      	ldr	r3, [r4, #0]
 8011784:	4433      	add	r3, r6
 8011786:	6023      	str	r3, [r4, #0]
 8011788:	2000      	movs	r0, #0
 801178a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801178e:	462a      	mov	r2, r5
 8011790:	f000 fd7b 	bl	801228a <_realloc_r>
 8011794:	4606      	mov	r6, r0
 8011796:	2800      	cmp	r0, #0
 8011798:	d1e0      	bne.n	801175c <__ssputs_r+0x5c>
 801179a:	6921      	ldr	r1, [r4, #16]
 801179c:	4650      	mov	r0, sl
 801179e:	f7fe fbf3 	bl	800ff88 <_free_r>
 80117a2:	230c      	movs	r3, #12
 80117a4:	f8ca 3000 	str.w	r3, [sl]
 80117a8:	89a3      	ldrh	r3, [r4, #12]
 80117aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80117ae:	81a3      	strh	r3, [r4, #12]
 80117b0:	f04f 30ff 	mov.w	r0, #4294967295
 80117b4:	e7e9      	b.n	801178a <__ssputs_r+0x8a>
	...

080117b8 <_svfiprintf_r>:
 80117b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117bc:	4698      	mov	r8, r3
 80117be:	898b      	ldrh	r3, [r1, #12]
 80117c0:	061b      	lsls	r3, r3, #24
 80117c2:	b09d      	sub	sp, #116	@ 0x74
 80117c4:	4607      	mov	r7, r0
 80117c6:	460d      	mov	r5, r1
 80117c8:	4614      	mov	r4, r2
 80117ca:	d510      	bpl.n	80117ee <_svfiprintf_r+0x36>
 80117cc:	690b      	ldr	r3, [r1, #16]
 80117ce:	b973      	cbnz	r3, 80117ee <_svfiprintf_r+0x36>
 80117d0:	2140      	movs	r1, #64	@ 0x40
 80117d2:	f7fb fe3f 	bl	800d454 <_malloc_r>
 80117d6:	6028      	str	r0, [r5, #0]
 80117d8:	6128      	str	r0, [r5, #16]
 80117da:	b930      	cbnz	r0, 80117ea <_svfiprintf_r+0x32>
 80117dc:	230c      	movs	r3, #12
 80117de:	603b      	str	r3, [r7, #0]
 80117e0:	f04f 30ff 	mov.w	r0, #4294967295
 80117e4:	b01d      	add	sp, #116	@ 0x74
 80117e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80117ea:	2340      	movs	r3, #64	@ 0x40
 80117ec:	616b      	str	r3, [r5, #20]
 80117ee:	2300      	movs	r3, #0
 80117f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80117f2:	2320      	movs	r3, #32
 80117f4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80117f8:	f8cd 800c 	str.w	r8, [sp, #12]
 80117fc:	2330      	movs	r3, #48	@ 0x30
 80117fe:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801199c <_svfiprintf_r+0x1e4>
 8011802:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011806:	f04f 0901 	mov.w	r9, #1
 801180a:	4623      	mov	r3, r4
 801180c:	469a      	mov	sl, r3
 801180e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011812:	b10a      	cbz	r2, 8011818 <_svfiprintf_r+0x60>
 8011814:	2a25      	cmp	r2, #37	@ 0x25
 8011816:	d1f9      	bne.n	801180c <_svfiprintf_r+0x54>
 8011818:	ebba 0b04 	subs.w	fp, sl, r4
 801181c:	d00b      	beq.n	8011836 <_svfiprintf_r+0x7e>
 801181e:	465b      	mov	r3, fp
 8011820:	4622      	mov	r2, r4
 8011822:	4629      	mov	r1, r5
 8011824:	4638      	mov	r0, r7
 8011826:	f7ff ff6b 	bl	8011700 <__ssputs_r>
 801182a:	3001      	adds	r0, #1
 801182c:	f000 80a7 	beq.w	801197e <_svfiprintf_r+0x1c6>
 8011830:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011832:	445a      	add	r2, fp
 8011834:	9209      	str	r2, [sp, #36]	@ 0x24
 8011836:	f89a 3000 	ldrb.w	r3, [sl]
 801183a:	2b00      	cmp	r3, #0
 801183c:	f000 809f 	beq.w	801197e <_svfiprintf_r+0x1c6>
 8011840:	2300      	movs	r3, #0
 8011842:	f04f 32ff 	mov.w	r2, #4294967295
 8011846:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801184a:	f10a 0a01 	add.w	sl, sl, #1
 801184e:	9304      	str	r3, [sp, #16]
 8011850:	9307      	str	r3, [sp, #28]
 8011852:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011856:	931a      	str	r3, [sp, #104]	@ 0x68
 8011858:	4654      	mov	r4, sl
 801185a:	2205      	movs	r2, #5
 801185c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011860:	484e      	ldr	r0, [pc, #312]	@ (801199c <_svfiprintf_r+0x1e4>)
 8011862:	f7ee fcc5 	bl	80001f0 <memchr>
 8011866:	9a04      	ldr	r2, [sp, #16]
 8011868:	b9d8      	cbnz	r0, 80118a2 <_svfiprintf_r+0xea>
 801186a:	06d0      	lsls	r0, r2, #27
 801186c:	bf44      	itt	mi
 801186e:	2320      	movmi	r3, #32
 8011870:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011874:	0711      	lsls	r1, r2, #28
 8011876:	bf44      	itt	mi
 8011878:	232b      	movmi	r3, #43	@ 0x2b
 801187a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801187e:	f89a 3000 	ldrb.w	r3, [sl]
 8011882:	2b2a      	cmp	r3, #42	@ 0x2a
 8011884:	d015      	beq.n	80118b2 <_svfiprintf_r+0xfa>
 8011886:	9a07      	ldr	r2, [sp, #28]
 8011888:	4654      	mov	r4, sl
 801188a:	2000      	movs	r0, #0
 801188c:	f04f 0c0a 	mov.w	ip, #10
 8011890:	4621      	mov	r1, r4
 8011892:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011896:	3b30      	subs	r3, #48	@ 0x30
 8011898:	2b09      	cmp	r3, #9
 801189a:	d94b      	bls.n	8011934 <_svfiprintf_r+0x17c>
 801189c:	b1b0      	cbz	r0, 80118cc <_svfiprintf_r+0x114>
 801189e:	9207      	str	r2, [sp, #28]
 80118a0:	e014      	b.n	80118cc <_svfiprintf_r+0x114>
 80118a2:	eba0 0308 	sub.w	r3, r0, r8
 80118a6:	fa09 f303 	lsl.w	r3, r9, r3
 80118aa:	4313      	orrs	r3, r2
 80118ac:	9304      	str	r3, [sp, #16]
 80118ae:	46a2      	mov	sl, r4
 80118b0:	e7d2      	b.n	8011858 <_svfiprintf_r+0xa0>
 80118b2:	9b03      	ldr	r3, [sp, #12]
 80118b4:	1d19      	adds	r1, r3, #4
 80118b6:	681b      	ldr	r3, [r3, #0]
 80118b8:	9103      	str	r1, [sp, #12]
 80118ba:	2b00      	cmp	r3, #0
 80118bc:	bfbb      	ittet	lt
 80118be:	425b      	neglt	r3, r3
 80118c0:	f042 0202 	orrlt.w	r2, r2, #2
 80118c4:	9307      	strge	r3, [sp, #28]
 80118c6:	9307      	strlt	r3, [sp, #28]
 80118c8:	bfb8      	it	lt
 80118ca:	9204      	strlt	r2, [sp, #16]
 80118cc:	7823      	ldrb	r3, [r4, #0]
 80118ce:	2b2e      	cmp	r3, #46	@ 0x2e
 80118d0:	d10a      	bne.n	80118e8 <_svfiprintf_r+0x130>
 80118d2:	7863      	ldrb	r3, [r4, #1]
 80118d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80118d6:	d132      	bne.n	801193e <_svfiprintf_r+0x186>
 80118d8:	9b03      	ldr	r3, [sp, #12]
 80118da:	1d1a      	adds	r2, r3, #4
 80118dc:	681b      	ldr	r3, [r3, #0]
 80118de:	9203      	str	r2, [sp, #12]
 80118e0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80118e4:	3402      	adds	r4, #2
 80118e6:	9305      	str	r3, [sp, #20]
 80118e8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80119ac <_svfiprintf_r+0x1f4>
 80118ec:	7821      	ldrb	r1, [r4, #0]
 80118ee:	2203      	movs	r2, #3
 80118f0:	4650      	mov	r0, sl
 80118f2:	f7ee fc7d 	bl	80001f0 <memchr>
 80118f6:	b138      	cbz	r0, 8011908 <_svfiprintf_r+0x150>
 80118f8:	9b04      	ldr	r3, [sp, #16]
 80118fa:	eba0 000a 	sub.w	r0, r0, sl
 80118fe:	2240      	movs	r2, #64	@ 0x40
 8011900:	4082      	lsls	r2, r0
 8011902:	4313      	orrs	r3, r2
 8011904:	3401      	adds	r4, #1
 8011906:	9304      	str	r3, [sp, #16]
 8011908:	f814 1b01 	ldrb.w	r1, [r4], #1
 801190c:	4824      	ldr	r0, [pc, #144]	@ (80119a0 <_svfiprintf_r+0x1e8>)
 801190e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011912:	2206      	movs	r2, #6
 8011914:	f7ee fc6c 	bl	80001f0 <memchr>
 8011918:	2800      	cmp	r0, #0
 801191a:	d036      	beq.n	801198a <_svfiprintf_r+0x1d2>
 801191c:	4b21      	ldr	r3, [pc, #132]	@ (80119a4 <_svfiprintf_r+0x1ec>)
 801191e:	bb1b      	cbnz	r3, 8011968 <_svfiprintf_r+0x1b0>
 8011920:	9b03      	ldr	r3, [sp, #12]
 8011922:	3307      	adds	r3, #7
 8011924:	f023 0307 	bic.w	r3, r3, #7
 8011928:	3308      	adds	r3, #8
 801192a:	9303      	str	r3, [sp, #12]
 801192c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801192e:	4433      	add	r3, r6
 8011930:	9309      	str	r3, [sp, #36]	@ 0x24
 8011932:	e76a      	b.n	801180a <_svfiprintf_r+0x52>
 8011934:	fb0c 3202 	mla	r2, ip, r2, r3
 8011938:	460c      	mov	r4, r1
 801193a:	2001      	movs	r0, #1
 801193c:	e7a8      	b.n	8011890 <_svfiprintf_r+0xd8>
 801193e:	2300      	movs	r3, #0
 8011940:	3401      	adds	r4, #1
 8011942:	9305      	str	r3, [sp, #20]
 8011944:	4619      	mov	r1, r3
 8011946:	f04f 0c0a 	mov.w	ip, #10
 801194a:	4620      	mov	r0, r4
 801194c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011950:	3a30      	subs	r2, #48	@ 0x30
 8011952:	2a09      	cmp	r2, #9
 8011954:	d903      	bls.n	801195e <_svfiprintf_r+0x1a6>
 8011956:	2b00      	cmp	r3, #0
 8011958:	d0c6      	beq.n	80118e8 <_svfiprintf_r+0x130>
 801195a:	9105      	str	r1, [sp, #20]
 801195c:	e7c4      	b.n	80118e8 <_svfiprintf_r+0x130>
 801195e:	fb0c 2101 	mla	r1, ip, r1, r2
 8011962:	4604      	mov	r4, r0
 8011964:	2301      	movs	r3, #1
 8011966:	e7f0      	b.n	801194a <_svfiprintf_r+0x192>
 8011968:	ab03      	add	r3, sp, #12
 801196a:	9300      	str	r3, [sp, #0]
 801196c:	462a      	mov	r2, r5
 801196e:	4b0e      	ldr	r3, [pc, #56]	@ (80119a8 <_svfiprintf_r+0x1f0>)
 8011970:	a904      	add	r1, sp, #16
 8011972:	4638      	mov	r0, r7
 8011974:	f7fb ff20 	bl	800d7b8 <_printf_float>
 8011978:	1c42      	adds	r2, r0, #1
 801197a:	4606      	mov	r6, r0
 801197c:	d1d6      	bne.n	801192c <_svfiprintf_r+0x174>
 801197e:	89ab      	ldrh	r3, [r5, #12]
 8011980:	065b      	lsls	r3, r3, #25
 8011982:	f53f af2d 	bmi.w	80117e0 <_svfiprintf_r+0x28>
 8011986:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011988:	e72c      	b.n	80117e4 <_svfiprintf_r+0x2c>
 801198a:	ab03      	add	r3, sp, #12
 801198c:	9300      	str	r3, [sp, #0]
 801198e:	462a      	mov	r2, r5
 8011990:	4b05      	ldr	r3, [pc, #20]	@ (80119a8 <_svfiprintf_r+0x1f0>)
 8011992:	a904      	add	r1, sp, #16
 8011994:	4638      	mov	r0, r7
 8011996:	f7fc f9a7 	bl	800dce8 <_printf_i>
 801199a:	e7ed      	b.n	8011978 <_svfiprintf_r+0x1c0>
 801199c:	0803df7e 	.word	0x0803df7e
 80119a0:	0803df88 	.word	0x0803df88
 80119a4:	0800d7b9 	.word	0x0800d7b9
 80119a8:	08011701 	.word	0x08011701
 80119ac:	0803df84 	.word	0x0803df84

080119b0 <__sflush_r>:
 80119b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80119b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80119b8:	0716      	lsls	r6, r2, #28
 80119ba:	4605      	mov	r5, r0
 80119bc:	460c      	mov	r4, r1
 80119be:	d454      	bmi.n	8011a6a <__sflush_r+0xba>
 80119c0:	684b      	ldr	r3, [r1, #4]
 80119c2:	2b00      	cmp	r3, #0
 80119c4:	dc02      	bgt.n	80119cc <__sflush_r+0x1c>
 80119c6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80119c8:	2b00      	cmp	r3, #0
 80119ca:	dd48      	ble.n	8011a5e <__sflush_r+0xae>
 80119cc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80119ce:	2e00      	cmp	r6, #0
 80119d0:	d045      	beq.n	8011a5e <__sflush_r+0xae>
 80119d2:	2300      	movs	r3, #0
 80119d4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80119d8:	682f      	ldr	r7, [r5, #0]
 80119da:	6a21      	ldr	r1, [r4, #32]
 80119dc:	602b      	str	r3, [r5, #0]
 80119de:	d030      	beq.n	8011a42 <__sflush_r+0x92>
 80119e0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80119e2:	89a3      	ldrh	r3, [r4, #12]
 80119e4:	0759      	lsls	r1, r3, #29
 80119e6:	d505      	bpl.n	80119f4 <__sflush_r+0x44>
 80119e8:	6863      	ldr	r3, [r4, #4]
 80119ea:	1ad2      	subs	r2, r2, r3
 80119ec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80119ee:	b10b      	cbz	r3, 80119f4 <__sflush_r+0x44>
 80119f0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80119f2:	1ad2      	subs	r2, r2, r3
 80119f4:	2300      	movs	r3, #0
 80119f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80119f8:	6a21      	ldr	r1, [r4, #32]
 80119fa:	4628      	mov	r0, r5
 80119fc:	47b0      	blx	r6
 80119fe:	1c43      	adds	r3, r0, #1
 8011a00:	89a3      	ldrh	r3, [r4, #12]
 8011a02:	d106      	bne.n	8011a12 <__sflush_r+0x62>
 8011a04:	6829      	ldr	r1, [r5, #0]
 8011a06:	291d      	cmp	r1, #29
 8011a08:	d82b      	bhi.n	8011a62 <__sflush_r+0xb2>
 8011a0a:	4a2a      	ldr	r2, [pc, #168]	@ (8011ab4 <__sflush_r+0x104>)
 8011a0c:	40ca      	lsrs	r2, r1
 8011a0e:	07d6      	lsls	r6, r2, #31
 8011a10:	d527      	bpl.n	8011a62 <__sflush_r+0xb2>
 8011a12:	2200      	movs	r2, #0
 8011a14:	6062      	str	r2, [r4, #4]
 8011a16:	04d9      	lsls	r1, r3, #19
 8011a18:	6922      	ldr	r2, [r4, #16]
 8011a1a:	6022      	str	r2, [r4, #0]
 8011a1c:	d504      	bpl.n	8011a28 <__sflush_r+0x78>
 8011a1e:	1c42      	adds	r2, r0, #1
 8011a20:	d101      	bne.n	8011a26 <__sflush_r+0x76>
 8011a22:	682b      	ldr	r3, [r5, #0]
 8011a24:	b903      	cbnz	r3, 8011a28 <__sflush_r+0x78>
 8011a26:	6560      	str	r0, [r4, #84]	@ 0x54
 8011a28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011a2a:	602f      	str	r7, [r5, #0]
 8011a2c:	b1b9      	cbz	r1, 8011a5e <__sflush_r+0xae>
 8011a2e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011a32:	4299      	cmp	r1, r3
 8011a34:	d002      	beq.n	8011a3c <__sflush_r+0x8c>
 8011a36:	4628      	mov	r0, r5
 8011a38:	f7fe faa6 	bl	800ff88 <_free_r>
 8011a3c:	2300      	movs	r3, #0
 8011a3e:	6363      	str	r3, [r4, #52]	@ 0x34
 8011a40:	e00d      	b.n	8011a5e <__sflush_r+0xae>
 8011a42:	2301      	movs	r3, #1
 8011a44:	4628      	mov	r0, r5
 8011a46:	47b0      	blx	r6
 8011a48:	4602      	mov	r2, r0
 8011a4a:	1c50      	adds	r0, r2, #1
 8011a4c:	d1c9      	bne.n	80119e2 <__sflush_r+0x32>
 8011a4e:	682b      	ldr	r3, [r5, #0]
 8011a50:	2b00      	cmp	r3, #0
 8011a52:	d0c6      	beq.n	80119e2 <__sflush_r+0x32>
 8011a54:	2b1d      	cmp	r3, #29
 8011a56:	d001      	beq.n	8011a5c <__sflush_r+0xac>
 8011a58:	2b16      	cmp	r3, #22
 8011a5a:	d11e      	bne.n	8011a9a <__sflush_r+0xea>
 8011a5c:	602f      	str	r7, [r5, #0]
 8011a5e:	2000      	movs	r0, #0
 8011a60:	e022      	b.n	8011aa8 <__sflush_r+0xf8>
 8011a62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011a66:	b21b      	sxth	r3, r3
 8011a68:	e01b      	b.n	8011aa2 <__sflush_r+0xf2>
 8011a6a:	690f      	ldr	r7, [r1, #16]
 8011a6c:	2f00      	cmp	r7, #0
 8011a6e:	d0f6      	beq.n	8011a5e <__sflush_r+0xae>
 8011a70:	0793      	lsls	r3, r2, #30
 8011a72:	680e      	ldr	r6, [r1, #0]
 8011a74:	bf08      	it	eq
 8011a76:	694b      	ldreq	r3, [r1, #20]
 8011a78:	600f      	str	r7, [r1, #0]
 8011a7a:	bf18      	it	ne
 8011a7c:	2300      	movne	r3, #0
 8011a7e:	eba6 0807 	sub.w	r8, r6, r7
 8011a82:	608b      	str	r3, [r1, #8]
 8011a84:	f1b8 0f00 	cmp.w	r8, #0
 8011a88:	dde9      	ble.n	8011a5e <__sflush_r+0xae>
 8011a8a:	6a21      	ldr	r1, [r4, #32]
 8011a8c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011a8e:	4643      	mov	r3, r8
 8011a90:	463a      	mov	r2, r7
 8011a92:	4628      	mov	r0, r5
 8011a94:	47b0      	blx	r6
 8011a96:	2800      	cmp	r0, #0
 8011a98:	dc08      	bgt.n	8011aac <__sflush_r+0xfc>
 8011a9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011a9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011aa2:	81a3      	strh	r3, [r4, #12]
 8011aa4:	f04f 30ff 	mov.w	r0, #4294967295
 8011aa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011aac:	4407      	add	r7, r0
 8011aae:	eba8 0800 	sub.w	r8, r8, r0
 8011ab2:	e7e7      	b.n	8011a84 <__sflush_r+0xd4>
 8011ab4:	20400001 	.word	0x20400001

08011ab8 <_fflush_r>:
 8011ab8:	b538      	push	{r3, r4, r5, lr}
 8011aba:	690b      	ldr	r3, [r1, #16]
 8011abc:	4605      	mov	r5, r0
 8011abe:	460c      	mov	r4, r1
 8011ac0:	b913      	cbnz	r3, 8011ac8 <_fflush_r+0x10>
 8011ac2:	2500      	movs	r5, #0
 8011ac4:	4628      	mov	r0, r5
 8011ac6:	bd38      	pop	{r3, r4, r5, pc}
 8011ac8:	b118      	cbz	r0, 8011ad2 <_fflush_r+0x1a>
 8011aca:	6a03      	ldr	r3, [r0, #32]
 8011acc:	b90b      	cbnz	r3, 8011ad2 <_fflush_r+0x1a>
 8011ace:	f7fc fcc3 	bl	800e458 <__sinit>
 8011ad2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011ad6:	2b00      	cmp	r3, #0
 8011ad8:	d0f3      	beq.n	8011ac2 <_fflush_r+0xa>
 8011ada:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011adc:	07d0      	lsls	r0, r2, #31
 8011ade:	d404      	bmi.n	8011aea <_fflush_r+0x32>
 8011ae0:	0599      	lsls	r1, r3, #22
 8011ae2:	d402      	bmi.n	8011aea <_fflush_r+0x32>
 8011ae4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011ae6:	f7fd fbcf 	bl	800f288 <__retarget_lock_acquire_recursive>
 8011aea:	4628      	mov	r0, r5
 8011aec:	4621      	mov	r1, r4
 8011aee:	f7ff ff5f 	bl	80119b0 <__sflush_r>
 8011af2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011af4:	07da      	lsls	r2, r3, #31
 8011af6:	4605      	mov	r5, r0
 8011af8:	d4e4      	bmi.n	8011ac4 <_fflush_r+0xc>
 8011afa:	89a3      	ldrh	r3, [r4, #12]
 8011afc:	059b      	lsls	r3, r3, #22
 8011afe:	d4e1      	bmi.n	8011ac4 <_fflush_r+0xc>
 8011b00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011b02:	f7fd fbc3 	bl	800f28c <__retarget_lock_release_recursive>
 8011b06:	e7dd      	b.n	8011ac4 <_fflush_r+0xc>

08011b08 <siscanf>:
 8011b08:	b40e      	push	{r1, r2, r3}
 8011b0a:	b570      	push	{r4, r5, r6, lr}
 8011b0c:	b09d      	sub	sp, #116	@ 0x74
 8011b0e:	ac21      	add	r4, sp, #132	@ 0x84
 8011b10:	2500      	movs	r5, #0
 8011b12:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8011b16:	f854 6b04 	ldr.w	r6, [r4], #4
 8011b1a:	f8ad 2014 	strh.w	r2, [sp, #20]
 8011b1e:	951b      	str	r5, [sp, #108]	@ 0x6c
 8011b20:	9002      	str	r0, [sp, #8]
 8011b22:	9006      	str	r0, [sp, #24]
 8011b24:	f7ee fbb4 	bl	8000290 <strlen>
 8011b28:	4b0b      	ldr	r3, [pc, #44]	@ (8011b58 <siscanf+0x50>)
 8011b2a:	9003      	str	r0, [sp, #12]
 8011b2c:	9007      	str	r0, [sp, #28]
 8011b2e:	480b      	ldr	r0, [pc, #44]	@ (8011b5c <siscanf+0x54>)
 8011b30:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011b32:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011b36:	f8ad 3016 	strh.w	r3, [sp, #22]
 8011b3a:	4632      	mov	r2, r6
 8011b3c:	4623      	mov	r3, r4
 8011b3e:	a902      	add	r1, sp, #8
 8011b40:	6800      	ldr	r0, [r0, #0]
 8011b42:	950f      	str	r5, [sp, #60]	@ 0x3c
 8011b44:	9514      	str	r5, [sp, #80]	@ 0x50
 8011b46:	9401      	str	r4, [sp, #4]
 8011b48:	f000 fc34 	bl	80123b4 <__ssvfiscanf_r>
 8011b4c:	b01d      	add	sp, #116	@ 0x74
 8011b4e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011b52:	b003      	add	sp, #12
 8011b54:	4770      	bx	lr
 8011b56:	bf00      	nop
 8011b58:	0800e597 	.word	0x0800e597
 8011b5c:	20000060 	.word	0x20000060

08011b60 <__gettzinfo>:
 8011b60:	4800      	ldr	r0, [pc, #0]	@ (8011b64 <__gettzinfo+0x4>)
 8011b62:	4770      	bx	lr
 8011b64:	200000b0 	.word	0x200000b0

08011b68 <nan>:
 8011b68:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8011b70 <nan+0x8>
 8011b6c:	4770      	bx	lr
 8011b6e:	bf00      	nop
 8011b70:	00000000 	.word	0x00000000
 8011b74:	7ff80000 	.word	0x7ff80000

08011b78 <__assert_func>:
 8011b78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011b7a:	4614      	mov	r4, r2
 8011b7c:	461a      	mov	r2, r3
 8011b7e:	4b09      	ldr	r3, [pc, #36]	@ (8011ba4 <__assert_func+0x2c>)
 8011b80:	681b      	ldr	r3, [r3, #0]
 8011b82:	4605      	mov	r5, r0
 8011b84:	68d8      	ldr	r0, [r3, #12]
 8011b86:	b14c      	cbz	r4, 8011b9c <__assert_func+0x24>
 8011b88:	4b07      	ldr	r3, [pc, #28]	@ (8011ba8 <__assert_func+0x30>)
 8011b8a:	9100      	str	r1, [sp, #0]
 8011b8c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011b90:	4906      	ldr	r1, [pc, #24]	@ (8011bac <__assert_func+0x34>)
 8011b92:	462b      	mov	r3, r5
 8011b94:	f000 fed2 	bl	801293c <fiprintf>
 8011b98:	f000 ff55 	bl	8012a46 <abort>
 8011b9c:	4b04      	ldr	r3, [pc, #16]	@ (8011bb0 <__assert_func+0x38>)
 8011b9e:	461c      	mov	r4, r3
 8011ba0:	e7f3      	b.n	8011b8a <__assert_func+0x12>
 8011ba2:	bf00      	nop
 8011ba4:	20000060 	.word	0x20000060
 8011ba8:	0803df97 	.word	0x0803df97
 8011bac:	0803dfa4 	.word	0x0803dfa4
 8011bb0:	0803dfd2 	.word	0x0803dfd2

08011bb4 <_calloc_r>:
 8011bb4:	b570      	push	{r4, r5, r6, lr}
 8011bb6:	fba1 5402 	umull	r5, r4, r1, r2
 8011bba:	b934      	cbnz	r4, 8011bca <_calloc_r+0x16>
 8011bbc:	4629      	mov	r1, r5
 8011bbe:	f7fb fc49 	bl	800d454 <_malloc_r>
 8011bc2:	4606      	mov	r6, r0
 8011bc4:	b928      	cbnz	r0, 8011bd2 <_calloc_r+0x1e>
 8011bc6:	4630      	mov	r0, r6
 8011bc8:	bd70      	pop	{r4, r5, r6, pc}
 8011bca:	220c      	movs	r2, #12
 8011bcc:	6002      	str	r2, [r0, #0]
 8011bce:	2600      	movs	r6, #0
 8011bd0:	e7f9      	b.n	8011bc6 <_calloc_r+0x12>
 8011bd2:	462a      	mov	r2, r5
 8011bd4:	4621      	mov	r1, r4
 8011bd6:	f7fc fd2c 	bl	800e632 <memset>
 8011bda:	e7f4      	b.n	8011bc6 <_calloc_r+0x12>

08011bdc <__env_lock>:
 8011bdc:	4801      	ldr	r0, [pc, #4]	@ (8011be4 <__env_lock+0x8>)
 8011bde:	f7fd bb53 	b.w	800f288 <__retarget_lock_acquire_recursive>
 8011be2:	bf00      	nop
 8011be4:	20002e59 	.word	0x20002e59

08011be8 <__env_unlock>:
 8011be8:	4801      	ldr	r0, [pc, #4]	@ (8011bf0 <__env_unlock+0x8>)
 8011bea:	f7fd bb4f 	b.w	800f28c <__retarget_lock_release_recursive>
 8011bee:	bf00      	nop
 8011bf0:	20002e59 	.word	0x20002e59

08011bf4 <rshift>:
 8011bf4:	6903      	ldr	r3, [r0, #16]
 8011bf6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8011bfa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011bfe:	ea4f 1261 	mov.w	r2, r1, asr #5
 8011c02:	f100 0414 	add.w	r4, r0, #20
 8011c06:	dd45      	ble.n	8011c94 <rshift+0xa0>
 8011c08:	f011 011f 	ands.w	r1, r1, #31
 8011c0c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8011c10:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8011c14:	d10c      	bne.n	8011c30 <rshift+0x3c>
 8011c16:	f100 0710 	add.w	r7, r0, #16
 8011c1a:	4629      	mov	r1, r5
 8011c1c:	42b1      	cmp	r1, r6
 8011c1e:	d334      	bcc.n	8011c8a <rshift+0x96>
 8011c20:	1a9b      	subs	r3, r3, r2
 8011c22:	009b      	lsls	r3, r3, #2
 8011c24:	1eea      	subs	r2, r5, #3
 8011c26:	4296      	cmp	r6, r2
 8011c28:	bf38      	it	cc
 8011c2a:	2300      	movcc	r3, #0
 8011c2c:	4423      	add	r3, r4
 8011c2e:	e015      	b.n	8011c5c <rshift+0x68>
 8011c30:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8011c34:	f1c1 0820 	rsb	r8, r1, #32
 8011c38:	40cf      	lsrs	r7, r1
 8011c3a:	f105 0e04 	add.w	lr, r5, #4
 8011c3e:	46a1      	mov	r9, r4
 8011c40:	4576      	cmp	r6, lr
 8011c42:	46f4      	mov	ip, lr
 8011c44:	d815      	bhi.n	8011c72 <rshift+0x7e>
 8011c46:	1a9a      	subs	r2, r3, r2
 8011c48:	0092      	lsls	r2, r2, #2
 8011c4a:	3a04      	subs	r2, #4
 8011c4c:	3501      	adds	r5, #1
 8011c4e:	42ae      	cmp	r6, r5
 8011c50:	bf38      	it	cc
 8011c52:	2200      	movcc	r2, #0
 8011c54:	18a3      	adds	r3, r4, r2
 8011c56:	50a7      	str	r7, [r4, r2]
 8011c58:	b107      	cbz	r7, 8011c5c <rshift+0x68>
 8011c5a:	3304      	adds	r3, #4
 8011c5c:	1b1a      	subs	r2, r3, r4
 8011c5e:	42a3      	cmp	r3, r4
 8011c60:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8011c64:	bf08      	it	eq
 8011c66:	2300      	moveq	r3, #0
 8011c68:	6102      	str	r2, [r0, #16]
 8011c6a:	bf08      	it	eq
 8011c6c:	6143      	streq	r3, [r0, #20]
 8011c6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011c72:	f8dc c000 	ldr.w	ip, [ip]
 8011c76:	fa0c fc08 	lsl.w	ip, ip, r8
 8011c7a:	ea4c 0707 	orr.w	r7, ip, r7
 8011c7e:	f849 7b04 	str.w	r7, [r9], #4
 8011c82:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011c86:	40cf      	lsrs	r7, r1
 8011c88:	e7da      	b.n	8011c40 <rshift+0x4c>
 8011c8a:	f851 cb04 	ldr.w	ip, [r1], #4
 8011c8e:	f847 cf04 	str.w	ip, [r7, #4]!
 8011c92:	e7c3      	b.n	8011c1c <rshift+0x28>
 8011c94:	4623      	mov	r3, r4
 8011c96:	e7e1      	b.n	8011c5c <rshift+0x68>

08011c98 <__hexdig_fun>:
 8011c98:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8011c9c:	2b09      	cmp	r3, #9
 8011c9e:	d802      	bhi.n	8011ca6 <__hexdig_fun+0xe>
 8011ca0:	3820      	subs	r0, #32
 8011ca2:	b2c0      	uxtb	r0, r0
 8011ca4:	4770      	bx	lr
 8011ca6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8011caa:	2b05      	cmp	r3, #5
 8011cac:	d801      	bhi.n	8011cb2 <__hexdig_fun+0x1a>
 8011cae:	3847      	subs	r0, #71	@ 0x47
 8011cb0:	e7f7      	b.n	8011ca2 <__hexdig_fun+0xa>
 8011cb2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8011cb6:	2b05      	cmp	r3, #5
 8011cb8:	d801      	bhi.n	8011cbe <__hexdig_fun+0x26>
 8011cba:	3827      	subs	r0, #39	@ 0x27
 8011cbc:	e7f1      	b.n	8011ca2 <__hexdig_fun+0xa>
 8011cbe:	2000      	movs	r0, #0
 8011cc0:	4770      	bx	lr
	...

08011cc4 <__gethex>:
 8011cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011cc8:	b085      	sub	sp, #20
 8011cca:	468a      	mov	sl, r1
 8011ccc:	9302      	str	r3, [sp, #8]
 8011cce:	680b      	ldr	r3, [r1, #0]
 8011cd0:	9001      	str	r0, [sp, #4]
 8011cd2:	4690      	mov	r8, r2
 8011cd4:	1c9c      	adds	r4, r3, #2
 8011cd6:	46a1      	mov	r9, r4
 8011cd8:	f814 0b01 	ldrb.w	r0, [r4], #1
 8011cdc:	2830      	cmp	r0, #48	@ 0x30
 8011cde:	d0fa      	beq.n	8011cd6 <__gethex+0x12>
 8011ce0:	eba9 0303 	sub.w	r3, r9, r3
 8011ce4:	f1a3 0b02 	sub.w	fp, r3, #2
 8011ce8:	f7ff ffd6 	bl	8011c98 <__hexdig_fun>
 8011cec:	4605      	mov	r5, r0
 8011cee:	2800      	cmp	r0, #0
 8011cf0:	d168      	bne.n	8011dc4 <__gethex+0x100>
 8011cf2:	49a0      	ldr	r1, [pc, #640]	@ (8011f74 <__gethex+0x2b0>)
 8011cf4:	2201      	movs	r2, #1
 8011cf6:	4648      	mov	r0, r9
 8011cf8:	f7fc fca3 	bl	800e642 <strncmp>
 8011cfc:	4607      	mov	r7, r0
 8011cfe:	2800      	cmp	r0, #0
 8011d00:	d167      	bne.n	8011dd2 <__gethex+0x10e>
 8011d02:	f899 0001 	ldrb.w	r0, [r9, #1]
 8011d06:	4626      	mov	r6, r4
 8011d08:	f7ff ffc6 	bl	8011c98 <__hexdig_fun>
 8011d0c:	2800      	cmp	r0, #0
 8011d0e:	d062      	beq.n	8011dd6 <__gethex+0x112>
 8011d10:	4623      	mov	r3, r4
 8011d12:	7818      	ldrb	r0, [r3, #0]
 8011d14:	2830      	cmp	r0, #48	@ 0x30
 8011d16:	4699      	mov	r9, r3
 8011d18:	f103 0301 	add.w	r3, r3, #1
 8011d1c:	d0f9      	beq.n	8011d12 <__gethex+0x4e>
 8011d1e:	f7ff ffbb 	bl	8011c98 <__hexdig_fun>
 8011d22:	fab0 f580 	clz	r5, r0
 8011d26:	096d      	lsrs	r5, r5, #5
 8011d28:	f04f 0b01 	mov.w	fp, #1
 8011d2c:	464a      	mov	r2, r9
 8011d2e:	4616      	mov	r6, r2
 8011d30:	3201      	adds	r2, #1
 8011d32:	7830      	ldrb	r0, [r6, #0]
 8011d34:	f7ff ffb0 	bl	8011c98 <__hexdig_fun>
 8011d38:	2800      	cmp	r0, #0
 8011d3a:	d1f8      	bne.n	8011d2e <__gethex+0x6a>
 8011d3c:	498d      	ldr	r1, [pc, #564]	@ (8011f74 <__gethex+0x2b0>)
 8011d3e:	2201      	movs	r2, #1
 8011d40:	4630      	mov	r0, r6
 8011d42:	f7fc fc7e 	bl	800e642 <strncmp>
 8011d46:	2800      	cmp	r0, #0
 8011d48:	d13f      	bne.n	8011dca <__gethex+0x106>
 8011d4a:	b944      	cbnz	r4, 8011d5e <__gethex+0x9a>
 8011d4c:	1c74      	adds	r4, r6, #1
 8011d4e:	4622      	mov	r2, r4
 8011d50:	4616      	mov	r6, r2
 8011d52:	3201      	adds	r2, #1
 8011d54:	7830      	ldrb	r0, [r6, #0]
 8011d56:	f7ff ff9f 	bl	8011c98 <__hexdig_fun>
 8011d5a:	2800      	cmp	r0, #0
 8011d5c:	d1f8      	bne.n	8011d50 <__gethex+0x8c>
 8011d5e:	1ba4      	subs	r4, r4, r6
 8011d60:	00a7      	lsls	r7, r4, #2
 8011d62:	7833      	ldrb	r3, [r6, #0]
 8011d64:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8011d68:	2b50      	cmp	r3, #80	@ 0x50
 8011d6a:	d13e      	bne.n	8011dea <__gethex+0x126>
 8011d6c:	7873      	ldrb	r3, [r6, #1]
 8011d6e:	2b2b      	cmp	r3, #43	@ 0x2b
 8011d70:	d033      	beq.n	8011dda <__gethex+0x116>
 8011d72:	2b2d      	cmp	r3, #45	@ 0x2d
 8011d74:	d034      	beq.n	8011de0 <__gethex+0x11c>
 8011d76:	1c71      	adds	r1, r6, #1
 8011d78:	2400      	movs	r4, #0
 8011d7a:	7808      	ldrb	r0, [r1, #0]
 8011d7c:	f7ff ff8c 	bl	8011c98 <__hexdig_fun>
 8011d80:	1e43      	subs	r3, r0, #1
 8011d82:	b2db      	uxtb	r3, r3
 8011d84:	2b18      	cmp	r3, #24
 8011d86:	d830      	bhi.n	8011dea <__gethex+0x126>
 8011d88:	f1a0 0210 	sub.w	r2, r0, #16
 8011d8c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8011d90:	f7ff ff82 	bl	8011c98 <__hexdig_fun>
 8011d94:	f100 3cff 	add.w	ip, r0, #4294967295
 8011d98:	fa5f fc8c 	uxtb.w	ip, ip
 8011d9c:	f1bc 0f18 	cmp.w	ip, #24
 8011da0:	f04f 030a 	mov.w	r3, #10
 8011da4:	d91e      	bls.n	8011de4 <__gethex+0x120>
 8011da6:	b104      	cbz	r4, 8011daa <__gethex+0xe6>
 8011da8:	4252      	negs	r2, r2
 8011daa:	4417      	add	r7, r2
 8011dac:	f8ca 1000 	str.w	r1, [sl]
 8011db0:	b1ed      	cbz	r5, 8011dee <__gethex+0x12a>
 8011db2:	f1bb 0f00 	cmp.w	fp, #0
 8011db6:	bf0c      	ite	eq
 8011db8:	2506      	moveq	r5, #6
 8011dba:	2500      	movne	r5, #0
 8011dbc:	4628      	mov	r0, r5
 8011dbe:	b005      	add	sp, #20
 8011dc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011dc4:	2500      	movs	r5, #0
 8011dc6:	462c      	mov	r4, r5
 8011dc8:	e7b0      	b.n	8011d2c <__gethex+0x68>
 8011dca:	2c00      	cmp	r4, #0
 8011dcc:	d1c7      	bne.n	8011d5e <__gethex+0x9a>
 8011dce:	4627      	mov	r7, r4
 8011dd0:	e7c7      	b.n	8011d62 <__gethex+0x9e>
 8011dd2:	464e      	mov	r6, r9
 8011dd4:	462f      	mov	r7, r5
 8011dd6:	2501      	movs	r5, #1
 8011dd8:	e7c3      	b.n	8011d62 <__gethex+0x9e>
 8011dda:	2400      	movs	r4, #0
 8011ddc:	1cb1      	adds	r1, r6, #2
 8011dde:	e7cc      	b.n	8011d7a <__gethex+0xb6>
 8011de0:	2401      	movs	r4, #1
 8011de2:	e7fb      	b.n	8011ddc <__gethex+0x118>
 8011de4:	fb03 0002 	mla	r0, r3, r2, r0
 8011de8:	e7ce      	b.n	8011d88 <__gethex+0xc4>
 8011dea:	4631      	mov	r1, r6
 8011dec:	e7de      	b.n	8011dac <__gethex+0xe8>
 8011dee:	eba6 0309 	sub.w	r3, r6, r9
 8011df2:	3b01      	subs	r3, #1
 8011df4:	4629      	mov	r1, r5
 8011df6:	2b07      	cmp	r3, #7
 8011df8:	dc0a      	bgt.n	8011e10 <__gethex+0x14c>
 8011dfa:	9801      	ldr	r0, [sp, #4]
 8011dfc:	f7fe f952 	bl	80100a4 <_Balloc>
 8011e00:	4604      	mov	r4, r0
 8011e02:	b940      	cbnz	r0, 8011e16 <__gethex+0x152>
 8011e04:	4b5c      	ldr	r3, [pc, #368]	@ (8011f78 <__gethex+0x2b4>)
 8011e06:	4602      	mov	r2, r0
 8011e08:	21e4      	movs	r1, #228	@ 0xe4
 8011e0a:	485c      	ldr	r0, [pc, #368]	@ (8011f7c <__gethex+0x2b8>)
 8011e0c:	f7ff feb4 	bl	8011b78 <__assert_func>
 8011e10:	3101      	adds	r1, #1
 8011e12:	105b      	asrs	r3, r3, #1
 8011e14:	e7ef      	b.n	8011df6 <__gethex+0x132>
 8011e16:	f100 0a14 	add.w	sl, r0, #20
 8011e1a:	2300      	movs	r3, #0
 8011e1c:	4655      	mov	r5, sl
 8011e1e:	469b      	mov	fp, r3
 8011e20:	45b1      	cmp	r9, r6
 8011e22:	d337      	bcc.n	8011e94 <__gethex+0x1d0>
 8011e24:	f845 bb04 	str.w	fp, [r5], #4
 8011e28:	eba5 050a 	sub.w	r5, r5, sl
 8011e2c:	10ad      	asrs	r5, r5, #2
 8011e2e:	6125      	str	r5, [r4, #16]
 8011e30:	4658      	mov	r0, fp
 8011e32:	f7fe fa29 	bl	8010288 <__hi0bits>
 8011e36:	016d      	lsls	r5, r5, #5
 8011e38:	f8d8 6000 	ldr.w	r6, [r8]
 8011e3c:	1a2d      	subs	r5, r5, r0
 8011e3e:	42b5      	cmp	r5, r6
 8011e40:	dd54      	ble.n	8011eec <__gethex+0x228>
 8011e42:	1bad      	subs	r5, r5, r6
 8011e44:	4629      	mov	r1, r5
 8011e46:	4620      	mov	r0, r4
 8011e48:	f7fe fdb5 	bl	80109b6 <__any_on>
 8011e4c:	4681      	mov	r9, r0
 8011e4e:	b178      	cbz	r0, 8011e70 <__gethex+0x1ac>
 8011e50:	1e6b      	subs	r3, r5, #1
 8011e52:	1159      	asrs	r1, r3, #5
 8011e54:	f003 021f 	and.w	r2, r3, #31
 8011e58:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8011e5c:	f04f 0901 	mov.w	r9, #1
 8011e60:	fa09 f202 	lsl.w	r2, r9, r2
 8011e64:	420a      	tst	r2, r1
 8011e66:	d003      	beq.n	8011e70 <__gethex+0x1ac>
 8011e68:	454b      	cmp	r3, r9
 8011e6a:	dc36      	bgt.n	8011eda <__gethex+0x216>
 8011e6c:	f04f 0902 	mov.w	r9, #2
 8011e70:	4629      	mov	r1, r5
 8011e72:	4620      	mov	r0, r4
 8011e74:	f7ff febe 	bl	8011bf4 <rshift>
 8011e78:	442f      	add	r7, r5
 8011e7a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011e7e:	42bb      	cmp	r3, r7
 8011e80:	da42      	bge.n	8011f08 <__gethex+0x244>
 8011e82:	9801      	ldr	r0, [sp, #4]
 8011e84:	4621      	mov	r1, r4
 8011e86:	f7fe f94d 	bl	8010124 <_Bfree>
 8011e8a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011e8c:	2300      	movs	r3, #0
 8011e8e:	6013      	str	r3, [r2, #0]
 8011e90:	25a3      	movs	r5, #163	@ 0xa3
 8011e92:	e793      	b.n	8011dbc <__gethex+0xf8>
 8011e94:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8011e98:	2a2e      	cmp	r2, #46	@ 0x2e
 8011e9a:	d012      	beq.n	8011ec2 <__gethex+0x1fe>
 8011e9c:	2b20      	cmp	r3, #32
 8011e9e:	d104      	bne.n	8011eaa <__gethex+0x1e6>
 8011ea0:	f845 bb04 	str.w	fp, [r5], #4
 8011ea4:	f04f 0b00 	mov.w	fp, #0
 8011ea8:	465b      	mov	r3, fp
 8011eaa:	7830      	ldrb	r0, [r6, #0]
 8011eac:	9303      	str	r3, [sp, #12]
 8011eae:	f7ff fef3 	bl	8011c98 <__hexdig_fun>
 8011eb2:	9b03      	ldr	r3, [sp, #12]
 8011eb4:	f000 000f 	and.w	r0, r0, #15
 8011eb8:	4098      	lsls	r0, r3
 8011eba:	ea4b 0b00 	orr.w	fp, fp, r0
 8011ebe:	3304      	adds	r3, #4
 8011ec0:	e7ae      	b.n	8011e20 <__gethex+0x15c>
 8011ec2:	45b1      	cmp	r9, r6
 8011ec4:	d8ea      	bhi.n	8011e9c <__gethex+0x1d8>
 8011ec6:	492b      	ldr	r1, [pc, #172]	@ (8011f74 <__gethex+0x2b0>)
 8011ec8:	9303      	str	r3, [sp, #12]
 8011eca:	2201      	movs	r2, #1
 8011ecc:	4630      	mov	r0, r6
 8011ece:	f7fc fbb8 	bl	800e642 <strncmp>
 8011ed2:	9b03      	ldr	r3, [sp, #12]
 8011ed4:	2800      	cmp	r0, #0
 8011ed6:	d1e1      	bne.n	8011e9c <__gethex+0x1d8>
 8011ed8:	e7a2      	b.n	8011e20 <__gethex+0x15c>
 8011eda:	1ea9      	subs	r1, r5, #2
 8011edc:	4620      	mov	r0, r4
 8011ede:	f7fe fd6a 	bl	80109b6 <__any_on>
 8011ee2:	2800      	cmp	r0, #0
 8011ee4:	d0c2      	beq.n	8011e6c <__gethex+0x1a8>
 8011ee6:	f04f 0903 	mov.w	r9, #3
 8011eea:	e7c1      	b.n	8011e70 <__gethex+0x1ac>
 8011eec:	da09      	bge.n	8011f02 <__gethex+0x23e>
 8011eee:	1b75      	subs	r5, r6, r5
 8011ef0:	4621      	mov	r1, r4
 8011ef2:	9801      	ldr	r0, [sp, #4]
 8011ef4:	462a      	mov	r2, r5
 8011ef6:	f7fe fb25 	bl	8010544 <__lshift>
 8011efa:	1b7f      	subs	r7, r7, r5
 8011efc:	4604      	mov	r4, r0
 8011efe:	f100 0a14 	add.w	sl, r0, #20
 8011f02:	f04f 0900 	mov.w	r9, #0
 8011f06:	e7b8      	b.n	8011e7a <__gethex+0x1b6>
 8011f08:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8011f0c:	42bd      	cmp	r5, r7
 8011f0e:	dd6f      	ble.n	8011ff0 <__gethex+0x32c>
 8011f10:	1bed      	subs	r5, r5, r7
 8011f12:	42ae      	cmp	r6, r5
 8011f14:	dc34      	bgt.n	8011f80 <__gethex+0x2bc>
 8011f16:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011f1a:	2b02      	cmp	r3, #2
 8011f1c:	d022      	beq.n	8011f64 <__gethex+0x2a0>
 8011f1e:	2b03      	cmp	r3, #3
 8011f20:	d024      	beq.n	8011f6c <__gethex+0x2a8>
 8011f22:	2b01      	cmp	r3, #1
 8011f24:	d115      	bne.n	8011f52 <__gethex+0x28e>
 8011f26:	42ae      	cmp	r6, r5
 8011f28:	d113      	bne.n	8011f52 <__gethex+0x28e>
 8011f2a:	2e01      	cmp	r6, #1
 8011f2c:	d10b      	bne.n	8011f46 <__gethex+0x282>
 8011f2e:	9a02      	ldr	r2, [sp, #8]
 8011f30:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011f34:	6013      	str	r3, [r2, #0]
 8011f36:	2301      	movs	r3, #1
 8011f38:	6123      	str	r3, [r4, #16]
 8011f3a:	f8ca 3000 	str.w	r3, [sl]
 8011f3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011f40:	2562      	movs	r5, #98	@ 0x62
 8011f42:	601c      	str	r4, [r3, #0]
 8011f44:	e73a      	b.n	8011dbc <__gethex+0xf8>
 8011f46:	1e71      	subs	r1, r6, #1
 8011f48:	4620      	mov	r0, r4
 8011f4a:	f7fe fd34 	bl	80109b6 <__any_on>
 8011f4e:	2800      	cmp	r0, #0
 8011f50:	d1ed      	bne.n	8011f2e <__gethex+0x26a>
 8011f52:	9801      	ldr	r0, [sp, #4]
 8011f54:	4621      	mov	r1, r4
 8011f56:	f7fe f8e5 	bl	8010124 <_Bfree>
 8011f5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011f5c:	2300      	movs	r3, #0
 8011f5e:	6013      	str	r3, [r2, #0]
 8011f60:	2550      	movs	r5, #80	@ 0x50
 8011f62:	e72b      	b.n	8011dbc <__gethex+0xf8>
 8011f64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011f66:	2b00      	cmp	r3, #0
 8011f68:	d1f3      	bne.n	8011f52 <__gethex+0x28e>
 8011f6a:	e7e0      	b.n	8011f2e <__gethex+0x26a>
 8011f6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011f6e:	2b00      	cmp	r3, #0
 8011f70:	d1dd      	bne.n	8011f2e <__gethex+0x26a>
 8011f72:	e7ee      	b.n	8011f52 <__gethex+0x28e>
 8011f74:	0803df7c 	.word	0x0803df7c
 8011f78:	0803df12 	.word	0x0803df12
 8011f7c:	0803dfd3 	.word	0x0803dfd3
 8011f80:	1e6f      	subs	r7, r5, #1
 8011f82:	f1b9 0f00 	cmp.w	r9, #0
 8011f86:	d130      	bne.n	8011fea <__gethex+0x326>
 8011f88:	b127      	cbz	r7, 8011f94 <__gethex+0x2d0>
 8011f8a:	4639      	mov	r1, r7
 8011f8c:	4620      	mov	r0, r4
 8011f8e:	f7fe fd12 	bl	80109b6 <__any_on>
 8011f92:	4681      	mov	r9, r0
 8011f94:	117a      	asrs	r2, r7, #5
 8011f96:	2301      	movs	r3, #1
 8011f98:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8011f9c:	f007 071f 	and.w	r7, r7, #31
 8011fa0:	40bb      	lsls	r3, r7
 8011fa2:	4213      	tst	r3, r2
 8011fa4:	4629      	mov	r1, r5
 8011fa6:	4620      	mov	r0, r4
 8011fa8:	bf18      	it	ne
 8011faa:	f049 0902 	orrne.w	r9, r9, #2
 8011fae:	f7ff fe21 	bl	8011bf4 <rshift>
 8011fb2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8011fb6:	1b76      	subs	r6, r6, r5
 8011fb8:	2502      	movs	r5, #2
 8011fba:	f1b9 0f00 	cmp.w	r9, #0
 8011fbe:	d047      	beq.n	8012050 <__gethex+0x38c>
 8011fc0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011fc4:	2b02      	cmp	r3, #2
 8011fc6:	d015      	beq.n	8011ff4 <__gethex+0x330>
 8011fc8:	2b03      	cmp	r3, #3
 8011fca:	d017      	beq.n	8011ffc <__gethex+0x338>
 8011fcc:	2b01      	cmp	r3, #1
 8011fce:	d109      	bne.n	8011fe4 <__gethex+0x320>
 8011fd0:	f019 0f02 	tst.w	r9, #2
 8011fd4:	d006      	beq.n	8011fe4 <__gethex+0x320>
 8011fd6:	f8da 3000 	ldr.w	r3, [sl]
 8011fda:	ea49 0903 	orr.w	r9, r9, r3
 8011fde:	f019 0f01 	tst.w	r9, #1
 8011fe2:	d10e      	bne.n	8012002 <__gethex+0x33e>
 8011fe4:	f045 0510 	orr.w	r5, r5, #16
 8011fe8:	e032      	b.n	8012050 <__gethex+0x38c>
 8011fea:	f04f 0901 	mov.w	r9, #1
 8011fee:	e7d1      	b.n	8011f94 <__gethex+0x2d0>
 8011ff0:	2501      	movs	r5, #1
 8011ff2:	e7e2      	b.n	8011fba <__gethex+0x2f6>
 8011ff4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011ff6:	f1c3 0301 	rsb	r3, r3, #1
 8011ffa:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011ffc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011ffe:	2b00      	cmp	r3, #0
 8012000:	d0f0      	beq.n	8011fe4 <__gethex+0x320>
 8012002:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8012006:	f104 0314 	add.w	r3, r4, #20
 801200a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801200e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8012012:	f04f 0c00 	mov.w	ip, #0
 8012016:	4618      	mov	r0, r3
 8012018:	f853 2b04 	ldr.w	r2, [r3], #4
 801201c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8012020:	d01b      	beq.n	801205a <__gethex+0x396>
 8012022:	3201      	adds	r2, #1
 8012024:	6002      	str	r2, [r0, #0]
 8012026:	2d02      	cmp	r5, #2
 8012028:	f104 0314 	add.w	r3, r4, #20
 801202c:	d13c      	bne.n	80120a8 <__gethex+0x3e4>
 801202e:	f8d8 2000 	ldr.w	r2, [r8]
 8012032:	3a01      	subs	r2, #1
 8012034:	42b2      	cmp	r2, r6
 8012036:	d109      	bne.n	801204c <__gethex+0x388>
 8012038:	1171      	asrs	r1, r6, #5
 801203a:	2201      	movs	r2, #1
 801203c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8012040:	f006 061f 	and.w	r6, r6, #31
 8012044:	fa02 f606 	lsl.w	r6, r2, r6
 8012048:	421e      	tst	r6, r3
 801204a:	d13a      	bne.n	80120c2 <__gethex+0x3fe>
 801204c:	f045 0520 	orr.w	r5, r5, #32
 8012050:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012052:	601c      	str	r4, [r3, #0]
 8012054:	9b02      	ldr	r3, [sp, #8]
 8012056:	601f      	str	r7, [r3, #0]
 8012058:	e6b0      	b.n	8011dbc <__gethex+0xf8>
 801205a:	4299      	cmp	r1, r3
 801205c:	f843 cc04 	str.w	ip, [r3, #-4]
 8012060:	d8d9      	bhi.n	8012016 <__gethex+0x352>
 8012062:	68a3      	ldr	r3, [r4, #8]
 8012064:	459b      	cmp	fp, r3
 8012066:	db17      	blt.n	8012098 <__gethex+0x3d4>
 8012068:	6861      	ldr	r1, [r4, #4]
 801206a:	9801      	ldr	r0, [sp, #4]
 801206c:	3101      	adds	r1, #1
 801206e:	f7fe f819 	bl	80100a4 <_Balloc>
 8012072:	4681      	mov	r9, r0
 8012074:	b918      	cbnz	r0, 801207e <__gethex+0x3ba>
 8012076:	4b1a      	ldr	r3, [pc, #104]	@ (80120e0 <__gethex+0x41c>)
 8012078:	4602      	mov	r2, r0
 801207a:	2184      	movs	r1, #132	@ 0x84
 801207c:	e6c5      	b.n	8011e0a <__gethex+0x146>
 801207e:	6922      	ldr	r2, [r4, #16]
 8012080:	3202      	adds	r2, #2
 8012082:	f104 010c 	add.w	r1, r4, #12
 8012086:	0092      	lsls	r2, r2, #2
 8012088:	300c      	adds	r0, #12
 801208a:	f7fd f908 	bl	800f29e <memcpy>
 801208e:	4621      	mov	r1, r4
 8012090:	9801      	ldr	r0, [sp, #4]
 8012092:	f7fe f847 	bl	8010124 <_Bfree>
 8012096:	464c      	mov	r4, r9
 8012098:	6923      	ldr	r3, [r4, #16]
 801209a:	1c5a      	adds	r2, r3, #1
 801209c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80120a0:	6122      	str	r2, [r4, #16]
 80120a2:	2201      	movs	r2, #1
 80120a4:	615a      	str	r2, [r3, #20]
 80120a6:	e7be      	b.n	8012026 <__gethex+0x362>
 80120a8:	6922      	ldr	r2, [r4, #16]
 80120aa:	455a      	cmp	r2, fp
 80120ac:	dd0b      	ble.n	80120c6 <__gethex+0x402>
 80120ae:	2101      	movs	r1, #1
 80120b0:	4620      	mov	r0, r4
 80120b2:	f7ff fd9f 	bl	8011bf4 <rshift>
 80120b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80120ba:	3701      	adds	r7, #1
 80120bc:	42bb      	cmp	r3, r7
 80120be:	f6ff aee0 	blt.w	8011e82 <__gethex+0x1be>
 80120c2:	2501      	movs	r5, #1
 80120c4:	e7c2      	b.n	801204c <__gethex+0x388>
 80120c6:	f016 061f 	ands.w	r6, r6, #31
 80120ca:	d0fa      	beq.n	80120c2 <__gethex+0x3fe>
 80120cc:	4453      	add	r3, sl
 80120ce:	f1c6 0620 	rsb	r6, r6, #32
 80120d2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80120d6:	f7fe f8d7 	bl	8010288 <__hi0bits>
 80120da:	42b0      	cmp	r0, r6
 80120dc:	dbe7      	blt.n	80120ae <__gethex+0x3ea>
 80120de:	e7f0      	b.n	80120c2 <__gethex+0x3fe>
 80120e0:	0803df12 	.word	0x0803df12

080120e4 <L_shift>:
 80120e4:	f1c2 0208 	rsb	r2, r2, #8
 80120e8:	0092      	lsls	r2, r2, #2
 80120ea:	b570      	push	{r4, r5, r6, lr}
 80120ec:	f1c2 0620 	rsb	r6, r2, #32
 80120f0:	6843      	ldr	r3, [r0, #4]
 80120f2:	6804      	ldr	r4, [r0, #0]
 80120f4:	fa03 f506 	lsl.w	r5, r3, r6
 80120f8:	432c      	orrs	r4, r5
 80120fa:	40d3      	lsrs	r3, r2
 80120fc:	6004      	str	r4, [r0, #0]
 80120fe:	f840 3f04 	str.w	r3, [r0, #4]!
 8012102:	4288      	cmp	r0, r1
 8012104:	d3f4      	bcc.n	80120f0 <L_shift+0xc>
 8012106:	bd70      	pop	{r4, r5, r6, pc}

08012108 <__match>:
 8012108:	b530      	push	{r4, r5, lr}
 801210a:	6803      	ldr	r3, [r0, #0]
 801210c:	3301      	adds	r3, #1
 801210e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012112:	b914      	cbnz	r4, 801211a <__match+0x12>
 8012114:	6003      	str	r3, [r0, #0]
 8012116:	2001      	movs	r0, #1
 8012118:	bd30      	pop	{r4, r5, pc}
 801211a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801211e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8012122:	2d19      	cmp	r5, #25
 8012124:	bf98      	it	ls
 8012126:	3220      	addls	r2, #32
 8012128:	42a2      	cmp	r2, r4
 801212a:	d0f0      	beq.n	801210e <__match+0x6>
 801212c:	2000      	movs	r0, #0
 801212e:	e7f3      	b.n	8012118 <__match+0x10>

08012130 <__hexnan>:
 8012130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012134:	680b      	ldr	r3, [r1, #0]
 8012136:	6801      	ldr	r1, [r0, #0]
 8012138:	115e      	asrs	r6, r3, #5
 801213a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801213e:	f013 031f 	ands.w	r3, r3, #31
 8012142:	b087      	sub	sp, #28
 8012144:	bf18      	it	ne
 8012146:	3604      	addne	r6, #4
 8012148:	2500      	movs	r5, #0
 801214a:	1f37      	subs	r7, r6, #4
 801214c:	4682      	mov	sl, r0
 801214e:	4690      	mov	r8, r2
 8012150:	9301      	str	r3, [sp, #4]
 8012152:	f846 5c04 	str.w	r5, [r6, #-4]
 8012156:	46b9      	mov	r9, r7
 8012158:	463c      	mov	r4, r7
 801215a:	9502      	str	r5, [sp, #8]
 801215c:	46ab      	mov	fp, r5
 801215e:	784a      	ldrb	r2, [r1, #1]
 8012160:	1c4b      	adds	r3, r1, #1
 8012162:	9303      	str	r3, [sp, #12]
 8012164:	b342      	cbz	r2, 80121b8 <__hexnan+0x88>
 8012166:	4610      	mov	r0, r2
 8012168:	9105      	str	r1, [sp, #20]
 801216a:	9204      	str	r2, [sp, #16]
 801216c:	f7ff fd94 	bl	8011c98 <__hexdig_fun>
 8012170:	2800      	cmp	r0, #0
 8012172:	d151      	bne.n	8012218 <__hexnan+0xe8>
 8012174:	9a04      	ldr	r2, [sp, #16]
 8012176:	9905      	ldr	r1, [sp, #20]
 8012178:	2a20      	cmp	r2, #32
 801217a:	d818      	bhi.n	80121ae <__hexnan+0x7e>
 801217c:	9b02      	ldr	r3, [sp, #8]
 801217e:	459b      	cmp	fp, r3
 8012180:	dd13      	ble.n	80121aa <__hexnan+0x7a>
 8012182:	454c      	cmp	r4, r9
 8012184:	d206      	bcs.n	8012194 <__hexnan+0x64>
 8012186:	2d07      	cmp	r5, #7
 8012188:	dc04      	bgt.n	8012194 <__hexnan+0x64>
 801218a:	462a      	mov	r2, r5
 801218c:	4649      	mov	r1, r9
 801218e:	4620      	mov	r0, r4
 8012190:	f7ff ffa8 	bl	80120e4 <L_shift>
 8012194:	4544      	cmp	r4, r8
 8012196:	d952      	bls.n	801223e <__hexnan+0x10e>
 8012198:	2300      	movs	r3, #0
 801219a:	f1a4 0904 	sub.w	r9, r4, #4
 801219e:	f844 3c04 	str.w	r3, [r4, #-4]
 80121a2:	f8cd b008 	str.w	fp, [sp, #8]
 80121a6:	464c      	mov	r4, r9
 80121a8:	461d      	mov	r5, r3
 80121aa:	9903      	ldr	r1, [sp, #12]
 80121ac:	e7d7      	b.n	801215e <__hexnan+0x2e>
 80121ae:	2a29      	cmp	r2, #41	@ 0x29
 80121b0:	d157      	bne.n	8012262 <__hexnan+0x132>
 80121b2:	3102      	adds	r1, #2
 80121b4:	f8ca 1000 	str.w	r1, [sl]
 80121b8:	f1bb 0f00 	cmp.w	fp, #0
 80121bc:	d051      	beq.n	8012262 <__hexnan+0x132>
 80121be:	454c      	cmp	r4, r9
 80121c0:	d206      	bcs.n	80121d0 <__hexnan+0xa0>
 80121c2:	2d07      	cmp	r5, #7
 80121c4:	dc04      	bgt.n	80121d0 <__hexnan+0xa0>
 80121c6:	462a      	mov	r2, r5
 80121c8:	4649      	mov	r1, r9
 80121ca:	4620      	mov	r0, r4
 80121cc:	f7ff ff8a 	bl	80120e4 <L_shift>
 80121d0:	4544      	cmp	r4, r8
 80121d2:	d936      	bls.n	8012242 <__hexnan+0x112>
 80121d4:	f1a8 0204 	sub.w	r2, r8, #4
 80121d8:	4623      	mov	r3, r4
 80121da:	f853 1b04 	ldr.w	r1, [r3], #4
 80121de:	f842 1f04 	str.w	r1, [r2, #4]!
 80121e2:	429f      	cmp	r7, r3
 80121e4:	d2f9      	bcs.n	80121da <__hexnan+0xaa>
 80121e6:	1b3b      	subs	r3, r7, r4
 80121e8:	f023 0303 	bic.w	r3, r3, #3
 80121ec:	3304      	adds	r3, #4
 80121ee:	3401      	adds	r4, #1
 80121f0:	3e03      	subs	r6, #3
 80121f2:	42b4      	cmp	r4, r6
 80121f4:	bf88      	it	hi
 80121f6:	2304      	movhi	r3, #4
 80121f8:	4443      	add	r3, r8
 80121fa:	2200      	movs	r2, #0
 80121fc:	f843 2b04 	str.w	r2, [r3], #4
 8012200:	429f      	cmp	r7, r3
 8012202:	d2fb      	bcs.n	80121fc <__hexnan+0xcc>
 8012204:	683b      	ldr	r3, [r7, #0]
 8012206:	b91b      	cbnz	r3, 8012210 <__hexnan+0xe0>
 8012208:	4547      	cmp	r7, r8
 801220a:	d128      	bne.n	801225e <__hexnan+0x12e>
 801220c:	2301      	movs	r3, #1
 801220e:	603b      	str	r3, [r7, #0]
 8012210:	2005      	movs	r0, #5
 8012212:	b007      	add	sp, #28
 8012214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012218:	3501      	adds	r5, #1
 801221a:	2d08      	cmp	r5, #8
 801221c:	f10b 0b01 	add.w	fp, fp, #1
 8012220:	dd06      	ble.n	8012230 <__hexnan+0x100>
 8012222:	4544      	cmp	r4, r8
 8012224:	d9c1      	bls.n	80121aa <__hexnan+0x7a>
 8012226:	2300      	movs	r3, #0
 8012228:	f844 3c04 	str.w	r3, [r4, #-4]
 801222c:	2501      	movs	r5, #1
 801222e:	3c04      	subs	r4, #4
 8012230:	6822      	ldr	r2, [r4, #0]
 8012232:	f000 000f 	and.w	r0, r0, #15
 8012236:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801223a:	6020      	str	r0, [r4, #0]
 801223c:	e7b5      	b.n	80121aa <__hexnan+0x7a>
 801223e:	2508      	movs	r5, #8
 8012240:	e7b3      	b.n	80121aa <__hexnan+0x7a>
 8012242:	9b01      	ldr	r3, [sp, #4]
 8012244:	2b00      	cmp	r3, #0
 8012246:	d0dd      	beq.n	8012204 <__hexnan+0xd4>
 8012248:	f1c3 0320 	rsb	r3, r3, #32
 801224c:	f04f 32ff 	mov.w	r2, #4294967295
 8012250:	40da      	lsrs	r2, r3
 8012252:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8012256:	4013      	ands	r3, r2
 8012258:	f846 3c04 	str.w	r3, [r6, #-4]
 801225c:	e7d2      	b.n	8012204 <__hexnan+0xd4>
 801225e:	3f04      	subs	r7, #4
 8012260:	e7d0      	b.n	8012204 <__hexnan+0xd4>
 8012262:	2004      	movs	r0, #4
 8012264:	e7d5      	b.n	8012212 <__hexnan+0xe2>

08012266 <__ascii_mbtowc>:
 8012266:	b082      	sub	sp, #8
 8012268:	b901      	cbnz	r1, 801226c <__ascii_mbtowc+0x6>
 801226a:	a901      	add	r1, sp, #4
 801226c:	b142      	cbz	r2, 8012280 <__ascii_mbtowc+0x1a>
 801226e:	b14b      	cbz	r3, 8012284 <__ascii_mbtowc+0x1e>
 8012270:	7813      	ldrb	r3, [r2, #0]
 8012272:	600b      	str	r3, [r1, #0]
 8012274:	7812      	ldrb	r2, [r2, #0]
 8012276:	1e10      	subs	r0, r2, #0
 8012278:	bf18      	it	ne
 801227a:	2001      	movne	r0, #1
 801227c:	b002      	add	sp, #8
 801227e:	4770      	bx	lr
 8012280:	4610      	mov	r0, r2
 8012282:	e7fb      	b.n	801227c <__ascii_mbtowc+0x16>
 8012284:	f06f 0001 	mvn.w	r0, #1
 8012288:	e7f8      	b.n	801227c <__ascii_mbtowc+0x16>

0801228a <_realloc_r>:
 801228a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801228e:	4607      	mov	r7, r0
 8012290:	4614      	mov	r4, r2
 8012292:	460d      	mov	r5, r1
 8012294:	b921      	cbnz	r1, 80122a0 <_realloc_r+0x16>
 8012296:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801229a:	4611      	mov	r1, r2
 801229c:	f7fb b8da 	b.w	800d454 <_malloc_r>
 80122a0:	b92a      	cbnz	r2, 80122ae <_realloc_r+0x24>
 80122a2:	f7fd fe71 	bl	800ff88 <_free_r>
 80122a6:	4625      	mov	r5, r4
 80122a8:	4628      	mov	r0, r5
 80122aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80122ae:	f000 fbd1 	bl	8012a54 <_malloc_usable_size_r>
 80122b2:	4284      	cmp	r4, r0
 80122b4:	4606      	mov	r6, r0
 80122b6:	d802      	bhi.n	80122be <_realloc_r+0x34>
 80122b8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80122bc:	d8f4      	bhi.n	80122a8 <_realloc_r+0x1e>
 80122be:	4621      	mov	r1, r4
 80122c0:	4638      	mov	r0, r7
 80122c2:	f7fb f8c7 	bl	800d454 <_malloc_r>
 80122c6:	4680      	mov	r8, r0
 80122c8:	b908      	cbnz	r0, 80122ce <_realloc_r+0x44>
 80122ca:	4645      	mov	r5, r8
 80122cc:	e7ec      	b.n	80122a8 <_realloc_r+0x1e>
 80122ce:	42b4      	cmp	r4, r6
 80122d0:	4622      	mov	r2, r4
 80122d2:	4629      	mov	r1, r5
 80122d4:	bf28      	it	cs
 80122d6:	4632      	movcs	r2, r6
 80122d8:	f7fc ffe1 	bl	800f29e <memcpy>
 80122dc:	4629      	mov	r1, r5
 80122de:	4638      	mov	r0, r7
 80122e0:	f7fd fe52 	bl	800ff88 <_free_r>
 80122e4:	e7f1      	b.n	80122ca <_realloc_r+0x40>

080122e6 <__ascii_wctomb>:
 80122e6:	4603      	mov	r3, r0
 80122e8:	4608      	mov	r0, r1
 80122ea:	b141      	cbz	r1, 80122fe <__ascii_wctomb+0x18>
 80122ec:	2aff      	cmp	r2, #255	@ 0xff
 80122ee:	d904      	bls.n	80122fa <__ascii_wctomb+0x14>
 80122f0:	228a      	movs	r2, #138	@ 0x8a
 80122f2:	601a      	str	r2, [r3, #0]
 80122f4:	f04f 30ff 	mov.w	r0, #4294967295
 80122f8:	4770      	bx	lr
 80122fa:	700a      	strb	r2, [r1, #0]
 80122fc:	2001      	movs	r0, #1
 80122fe:	4770      	bx	lr

08012300 <_sungetc_r>:
 8012300:	b538      	push	{r3, r4, r5, lr}
 8012302:	1c4b      	adds	r3, r1, #1
 8012304:	4614      	mov	r4, r2
 8012306:	d103      	bne.n	8012310 <_sungetc_r+0x10>
 8012308:	f04f 35ff 	mov.w	r5, #4294967295
 801230c:	4628      	mov	r0, r5
 801230e:	bd38      	pop	{r3, r4, r5, pc}
 8012310:	8993      	ldrh	r3, [r2, #12]
 8012312:	f023 0320 	bic.w	r3, r3, #32
 8012316:	8193      	strh	r3, [r2, #12]
 8012318:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801231a:	6852      	ldr	r2, [r2, #4]
 801231c:	b2cd      	uxtb	r5, r1
 801231e:	b18b      	cbz	r3, 8012344 <_sungetc_r+0x44>
 8012320:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8012322:	4293      	cmp	r3, r2
 8012324:	dd08      	ble.n	8012338 <_sungetc_r+0x38>
 8012326:	6823      	ldr	r3, [r4, #0]
 8012328:	1e5a      	subs	r2, r3, #1
 801232a:	6022      	str	r2, [r4, #0]
 801232c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8012330:	6863      	ldr	r3, [r4, #4]
 8012332:	3301      	adds	r3, #1
 8012334:	6063      	str	r3, [r4, #4]
 8012336:	e7e9      	b.n	801230c <_sungetc_r+0xc>
 8012338:	4621      	mov	r1, r4
 801233a:	f000 fb4a 	bl	80129d2 <__submore>
 801233e:	2800      	cmp	r0, #0
 8012340:	d0f1      	beq.n	8012326 <_sungetc_r+0x26>
 8012342:	e7e1      	b.n	8012308 <_sungetc_r+0x8>
 8012344:	6921      	ldr	r1, [r4, #16]
 8012346:	6823      	ldr	r3, [r4, #0]
 8012348:	b151      	cbz	r1, 8012360 <_sungetc_r+0x60>
 801234a:	4299      	cmp	r1, r3
 801234c:	d208      	bcs.n	8012360 <_sungetc_r+0x60>
 801234e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8012352:	42a9      	cmp	r1, r5
 8012354:	d104      	bne.n	8012360 <_sungetc_r+0x60>
 8012356:	3b01      	subs	r3, #1
 8012358:	3201      	adds	r2, #1
 801235a:	6023      	str	r3, [r4, #0]
 801235c:	6062      	str	r2, [r4, #4]
 801235e:	e7d5      	b.n	801230c <_sungetc_r+0xc>
 8012360:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8012364:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012368:	6363      	str	r3, [r4, #52]	@ 0x34
 801236a:	2303      	movs	r3, #3
 801236c:	63a3      	str	r3, [r4, #56]	@ 0x38
 801236e:	4623      	mov	r3, r4
 8012370:	f803 5f46 	strb.w	r5, [r3, #70]!
 8012374:	6023      	str	r3, [r4, #0]
 8012376:	2301      	movs	r3, #1
 8012378:	e7dc      	b.n	8012334 <_sungetc_r+0x34>

0801237a <__ssrefill_r>:
 801237a:	b510      	push	{r4, lr}
 801237c:	460c      	mov	r4, r1
 801237e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8012380:	b169      	cbz	r1, 801239e <__ssrefill_r+0x24>
 8012382:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012386:	4299      	cmp	r1, r3
 8012388:	d001      	beq.n	801238e <__ssrefill_r+0x14>
 801238a:	f7fd fdfd 	bl	800ff88 <_free_r>
 801238e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012390:	6063      	str	r3, [r4, #4]
 8012392:	2000      	movs	r0, #0
 8012394:	6360      	str	r0, [r4, #52]	@ 0x34
 8012396:	b113      	cbz	r3, 801239e <__ssrefill_r+0x24>
 8012398:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 801239a:	6023      	str	r3, [r4, #0]
 801239c:	bd10      	pop	{r4, pc}
 801239e:	6923      	ldr	r3, [r4, #16]
 80123a0:	6023      	str	r3, [r4, #0]
 80123a2:	2300      	movs	r3, #0
 80123a4:	6063      	str	r3, [r4, #4]
 80123a6:	89a3      	ldrh	r3, [r4, #12]
 80123a8:	f043 0320 	orr.w	r3, r3, #32
 80123ac:	81a3      	strh	r3, [r4, #12]
 80123ae:	f04f 30ff 	mov.w	r0, #4294967295
 80123b2:	e7f3      	b.n	801239c <__ssrefill_r+0x22>

080123b4 <__ssvfiscanf_r>:
 80123b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80123b8:	460c      	mov	r4, r1
 80123ba:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 80123be:	2100      	movs	r1, #0
 80123c0:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80123c4:	49a6      	ldr	r1, [pc, #664]	@ (8012660 <__ssvfiscanf_r+0x2ac>)
 80123c6:	91a0      	str	r1, [sp, #640]	@ 0x280
 80123c8:	f10d 0804 	add.w	r8, sp, #4
 80123cc:	49a5      	ldr	r1, [pc, #660]	@ (8012664 <__ssvfiscanf_r+0x2b0>)
 80123ce:	4fa6      	ldr	r7, [pc, #664]	@ (8012668 <__ssvfiscanf_r+0x2b4>)
 80123d0:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80123d4:	4606      	mov	r6, r0
 80123d6:	91a1      	str	r1, [sp, #644]	@ 0x284
 80123d8:	9300      	str	r3, [sp, #0]
 80123da:	f892 9000 	ldrb.w	r9, [r2]
 80123de:	f1b9 0f00 	cmp.w	r9, #0
 80123e2:	f000 8158 	beq.w	8012696 <__ssvfiscanf_r+0x2e2>
 80123e6:	f817 3009 	ldrb.w	r3, [r7, r9]
 80123ea:	f013 0308 	ands.w	r3, r3, #8
 80123ee:	f102 0501 	add.w	r5, r2, #1
 80123f2:	d019      	beq.n	8012428 <__ssvfiscanf_r+0x74>
 80123f4:	6863      	ldr	r3, [r4, #4]
 80123f6:	2b00      	cmp	r3, #0
 80123f8:	dd0f      	ble.n	801241a <__ssvfiscanf_r+0x66>
 80123fa:	6823      	ldr	r3, [r4, #0]
 80123fc:	781a      	ldrb	r2, [r3, #0]
 80123fe:	5cba      	ldrb	r2, [r7, r2]
 8012400:	0712      	lsls	r2, r2, #28
 8012402:	d401      	bmi.n	8012408 <__ssvfiscanf_r+0x54>
 8012404:	462a      	mov	r2, r5
 8012406:	e7e8      	b.n	80123da <__ssvfiscanf_r+0x26>
 8012408:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801240a:	3201      	adds	r2, #1
 801240c:	9245      	str	r2, [sp, #276]	@ 0x114
 801240e:	6862      	ldr	r2, [r4, #4]
 8012410:	3301      	adds	r3, #1
 8012412:	3a01      	subs	r2, #1
 8012414:	6062      	str	r2, [r4, #4]
 8012416:	6023      	str	r3, [r4, #0]
 8012418:	e7ec      	b.n	80123f4 <__ssvfiscanf_r+0x40>
 801241a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801241c:	4621      	mov	r1, r4
 801241e:	4630      	mov	r0, r6
 8012420:	4798      	blx	r3
 8012422:	2800      	cmp	r0, #0
 8012424:	d0e9      	beq.n	80123fa <__ssvfiscanf_r+0x46>
 8012426:	e7ed      	b.n	8012404 <__ssvfiscanf_r+0x50>
 8012428:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 801242c:	f040 8085 	bne.w	801253a <__ssvfiscanf_r+0x186>
 8012430:	9341      	str	r3, [sp, #260]	@ 0x104
 8012432:	9343      	str	r3, [sp, #268]	@ 0x10c
 8012434:	7853      	ldrb	r3, [r2, #1]
 8012436:	2b2a      	cmp	r3, #42	@ 0x2a
 8012438:	bf02      	ittt	eq
 801243a:	2310      	moveq	r3, #16
 801243c:	1c95      	addeq	r5, r2, #2
 801243e:	9341      	streq	r3, [sp, #260]	@ 0x104
 8012440:	220a      	movs	r2, #10
 8012442:	46aa      	mov	sl, r5
 8012444:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8012448:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 801244c:	2b09      	cmp	r3, #9
 801244e:	d91e      	bls.n	801248e <__ssvfiscanf_r+0xda>
 8012450:	f8df b218 	ldr.w	fp, [pc, #536]	@ 801266c <__ssvfiscanf_r+0x2b8>
 8012454:	2203      	movs	r2, #3
 8012456:	4658      	mov	r0, fp
 8012458:	f7ed feca 	bl	80001f0 <memchr>
 801245c:	b138      	cbz	r0, 801246e <__ssvfiscanf_r+0xba>
 801245e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8012460:	eba0 000b 	sub.w	r0, r0, fp
 8012464:	2301      	movs	r3, #1
 8012466:	4083      	lsls	r3, r0
 8012468:	4313      	orrs	r3, r2
 801246a:	9341      	str	r3, [sp, #260]	@ 0x104
 801246c:	4655      	mov	r5, sl
 801246e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8012472:	2b78      	cmp	r3, #120	@ 0x78
 8012474:	d806      	bhi.n	8012484 <__ssvfiscanf_r+0xd0>
 8012476:	2b57      	cmp	r3, #87	@ 0x57
 8012478:	d810      	bhi.n	801249c <__ssvfiscanf_r+0xe8>
 801247a:	2b25      	cmp	r3, #37	@ 0x25
 801247c:	d05d      	beq.n	801253a <__ssvfiscanf_r+0x186>
 801247e:	d857      	bhi.n	8012530 <__ssvfiscanf_r+0x17c>
 8012480:	2b00      	cmp	r3, #0
 8012482:	d075      	beq.n	8012570 <__ssvfiscanf_r+0x1bc>
 8012484:	2303      	movs	r3, #3
 8012486:	9347      	str	r3, [sp, #284]	@ 0x11c
 8012488:	230a      	movs	r3, #10
 801248a:	9342      	str	r3, [sp, #264]	@ 0x108
 801248c:	e088      	b.n	80125a0 <__ssvfiscanf_r+0x1ec>
 801248e:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8012490:	fb02 1103 	mla	r1, r2, r3, r1
 8012494:	3930      	subs	r1, #48	@ 0x30
 8012496:	9143      	str	r1, [sp, #268]	@ 0x10c
 8012498:	4655      	mov	r5, sl
 801249a:	e7d2      	b.n	8012442 <__ssvfiscanf_r+0x8e>
 801249c:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80124a0:	2a20      	cmp	r2, #32
 80124a2:	d8ef      	bhi.n	8012484 <__ssvfiscanf_r+0xd0>
 80124a4:	a101      	add	r1, pc, #4	@ (adr r1, 80124ac <__ssvfiscanf_r+0xf8>)
 80124a6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80124aa:	bf00      	nop
 80124ac:	0801257f 	.word	0x0801257f
 80124b0:	08012485 	.word	0x08012485
 80124b4:	08012485 	.word	0x08012485
 80124b8:	080125d9 	.word	0x080125d9
 80124bc:	08012485 	.word	0x08012485
 80124c0:	08012485 	.word	0x08012485
 80124c4:	08012485 	.word	0x08012485
 80124c8:	08012485 	.word	0x08012485
 80124cc:	08012485 	.word	0x08012485
 80124d0:	08012485 	.word	0x08012485
 80124d4:	08012485 	.word	0x08012485
 80124d8:	080125ef 	.word	0x080125ef
 80124dc:	080125d5 	.word	0x080125d5
 80124e0:	08012537 	.word	0x08012537
 80124e4:	08012537 	.word	0x08012537
 80124e8:	08012537 	.word	0x08012537
 80124ec:	08012485 	.word	0x08012485
 80124f0:	08012591 	.word	0x08012591
 80124f4:	08012485 	.word	0x08012485
 80124f8:	08012485 	.word	0x08012485
 80124fc:	08012485 	.word	0x08012485
 8012500:	08012485 	.word	0x08012485
 8012504:	080125ff 	.word	0x080125ff
 8012508:	08012599 	.word	0x08012599
 801250c:	08012577 	.word	0x08012577
 8012510:	08012485 	.word	0x08012485
 8012514:	08012485 	.word	0x08012485
 8012518:	080125fb 	.word	0x080125fb
 801251c:	08012485 	.word	0x08012485
 8012520:	080125d5 	.word	0x080125d5
 8012524:	08012485 	.word	0x08012485
 8012528:	08012485 	.word	0x08012485
 801252c:	0801257f 	.word	0x0801257f
 8012530:	3b45      	subs	r3, #69	@ 0x45
 8012532:	2b02      	cmp	r3, #2
 8012534:	d8a6      	bhi.n	8012484 <__ssvfiscanf_r+0xd0>
 8012536:	2305      	movs	r3, #5
 8012538:	e031      	b.n	801259e <__ssvfiscanf_r+0x1ea>
 801253a:	6863      	ldr	r3, [r4, #4]
 801253c:	2b00      	cmp	r3, #0
 801253e:	dd0d      	ble.n	801255c <__ssvfiscanf_r+0x1a8>
 8012540:	6823      	ldr	r3, [r4, #0]
 8012542:	781a      	ldrb	r2, [r3, #0]
 8012544:	454a      	cmp	r2, r9
 8012546:	f040 80a6 	bne.w	8012696 <__ssvfiscanf_r+0x2e2>
 801254a:	3301      	adds	r3, #1
 801254c:	6862      	ldr	r2, [r4, #4]
 801254e:	6023      	str	r3, [r4, #0]
 8012550:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8012552:	3a01      	subs	r2, #1
 8012554:	3301      	adds	r3, #1
 8012556:	6062      	str	r2, [r4, #4]
 8012558:	9345      	str	r3, [sp, #276]	@ 0x114
 801255a:	e753      	b.n	8012404 <__ssvfiscanf_r+0x50>
 801255c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801255e:	4621      	mov	r1, r4
 8012560:	4630      	mov	r0, r6
 8012562:	4798      	blx	r3
 8012564:	2800      	cmp	r0, #0
 8012566:	d0eb      	beq.n	8012540 <__ssvfiscanf_r+0x18c>
 8012568:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801256a:	2800      	cmp	r0, #0
 801256c:	f040 808b 	bne.w	8012686 <__ssvfiscanf_r+0x2d2>
 8012570:	f04f 30ff 	mov.w	r0, #4294967295
 8012574:	e08b      	b.n	801268e <__ssvfiscanf_r+0x2da>
 8012576:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8012578:	f042 0220 	orr.w	r2, r2, #32
 801257c:	9241      	str	r2, [sp, #260]	@ 0x104
 801257e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8012580:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8012584:	9241      	str	r2, [sp, #260]	@ 0x104
 8012586:	2210      	movs	r2, #16
 8012588:	2b6e      	cmp	r3, #110	@ 0x6e
 801258a:	9242      	str	r2, [sp, #264]	@ 0x108
 801258c:	d902      	bls.n	8012594 <__ssvfiscanf_r+0x1e0>
 801258e:	e005      	b.n	801259c <__ssvfiscanf_r+0x1e8>
 8012590:	2300      	movs	r3, #0
 8012592:	9342      	str	r3, [sp, #264]	@ 0x108
 8012594:	2303      	movs	r3, #3
 8012596:	e002      	b.n	801259e <__ssvfiscanf_r+0x1ea>
 8012598:	2308      	movs	r3, #8
 801259a:	9342      	str	r3, [sp, #264]	@ 0x108
 801259c:	2304      	movs	r3, #4
 801259e:	9347      	str	r3, [sp, #284]	@ 0x11c
 80125a0:	6863      	ldr	r3, [r4, #4]
 80125a2:	2b00      	cmp	r3, #0
 80125a4:	dd39      	ble.n	801261a <__ssvfiscanf_r+0x266>
 80125a6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80125a8:	0659      	lsls	r1, r3, #25
 80125aa:	d404      	bmi.n	80125b6 <__ssvfiscanf_r+0x202>
 80125ac:	6823      	ldr	r3, [r4, #0]
 80125ae:	781a      	ldrb	r2, [r3, #0]
 80125b0:	5cba      	ldrb	r2, [r7, r2]
 80125b2:	0712      	lsls	r2, r2, #28
 80125b4:	d438      	bmi.n	8012628 <__ssvfiscanf_r+0x274>
 80125b6:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80125b8:	2b02      	cmp	r3, #2
 80125ba:	dc47      	bgt.n	801264c <__ssvfiscanf_r+0x298>
 80125bc:	466b      	mov	r3, sp
 80125be:	4622      	mov	r2, r4
 80125c0:	a941      	add	r1, sp, #260	@ 0x104
 80125c2:	4630      	mov	r0, r6
 80125c4:	f000 f86c 	bl	80126a0 <_scanf_chars>
 80125c8:	2801      	cmp	r0, #1
 80125ca:	d064      	beq.n	8012696 <__ssvfiscanf_r+0x2e2>
 80125cc:	2802      	cmp	r0, #2
 80125ce:	f47f af19 	bne.w	8012404 <__ssvfiscanf_r+0x50>
 80125d2:	e7c9      	b.n	8012568 <__ssvfiscanf_r+0x1b4>
 80125d4:	220a      	movs	r2, #10
 80125d6:	e7d7      	b.n	8012588 <__ssvfiscanf_r+0x1d4>
 80125d8:	4629      	mov	r1, r5
 80125da:	4640      	mov	r0, r8
 80125dc:	f000 f9c0 	bl	8012960 <__sccl>
 80125e0:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80125e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80125e6:	9341      	str	r3, [sp, #260]	@ 0x104
 80125e8:	4605      	mov	r5, r0
 80125ea:	2301      	movs	r3, #1
 80125ec:	e7d7      	b.n	801259e <__ssvfiscanf_r+0x1ea>
 80125ee:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80125f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80125f4:	9341      	str	r3, [sp, #260]	@ 0x104
 80125f6:	2300      	movs	r3, #0
 80125f8:	e7d1      	b.n	801259e <__ssvfiscanf_r+0x1ea>
 80125fa:	2302      	movs	r3, #2
 80125fc:	e7cf      	b.n	801259e <__ssvfiscanf_r+0x1ea>
 80125fe:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8012600:	06c3      	lsls	r3, r0, #27
 8012602:	f53f aeff 	bmi.w	8012404 <__ssvfiscanf_r+0x50>
 8012606:	9b00      	ldr	r3, [sp, #0]
 8012608:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801260a:	1d19      	adds	r1, r3, #4
 801260c:	9100      	str	r1, [sp, #0]
 801260e:	681b      	ldr	r3, [r3, #0]
 8012610:	07c0      	lsls	r0, r0, #31
 8012612:	bf4c      	ite	mi
 8012614:	801a      	strhmi	r2, [r3, #0]
 8012616:	601a      	strpl	r2, [r3, #0]
 8012618:	e6f4      	b.n	8012404 <__ssvfiscanf_r+0x50>
 801261a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801261c:	4621      	mov	r1, r4
 801261e:	4630      	mov	r0, r6
 8012620:	4798      	blx	r3
 8012622:	2800      	cmp	r0, #0
 8012624:	d0bf      	beq.n	80125a6 <__ssvfiscanf_r+0x1f2>
 8012626:	e79f      	b.n	8012568 <__ssvfiscanf_r+0x1b4>
 8012628:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801262a:	3201      	adds	r2, #1
 801262c:	9245      	str	r2, [sp, #276]	@ 0x114
 801262e:	6862      	ldr	r2, [r4, #4]
 8012630:	3a01      	subs	r2, #1
 8012632:	2a00      	cmp	r2, #0
 8012634:	6062      	str	r2, [r4, #4]
 8012636:	dd02      	ble.n	801263e <__ssvfiscanf_r+0x28a>
 8012638:	3301      	adds	r3, #1
 801263a:	6023      	str	r3, [r4, #0]
 801263c:	e7b6      	b.n	80125ac <__ssvfiscanf_r+0x1f8>
 801263e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8012640:	4621      	mov	r1, r4
 8012642:	4630      	mov	r0, r6
 8012644:	4798      	blx	r3
 8012646:	2800      	cmp	r0, #0
 8012648:	d0b0      	beq.n	80125ac <__ssvfiscanf_r+0x1f8>
 801264a:	e78d      	b.n	8012568 <__ssvfiscanf_r+0x1b4>
 801264c:	2b04      	cmp	r3, #4
 801264e:	dc0f      	bgt.n	8012670 <__ssvfiscanf_r+0x2bc>
 8012650:	466b      	mov	r3, sp
 8012652:	4622      	mov	r2, r4
 8012654:	a941      	add	r1, sp, #260	@ 0x104
 8012656:	4630      	mov	r0, r6
 8012658:	f000 f87c 	bl	8012754 <_scanf_i>
 801265c:	e7b4      	b.n	80125c8 <__ssvfiscanf_r+0x214>
 801265e:	bf00      	nop
 8012660:	08012301 	.word	0x08012301
 8012664:	0801237b 	.word	0x0801237b
 8012668:	0803dd11 	.word	0x0803dd11
 801266c:	0803df84 	.word	0x0803df84
 8012670:	4b0a      	ldr	r3, [pc, #40]	@ (801269c <__ssvfiscanf_r+0x2e8>)
 8012672:	2b00      	cmp	r3, #0
 8012674:	f43f aec6 	beq.w	8012404 <__ssvfiscanf_r+0x50>
 8012678:	466b      	mov	r3, sp
 801267a:	4622      	mov	r2, r4
 801267c:	a941      	add	r1, sp, #260	@ 0x104
 801267e:	4630      	mov	r0, r6
 8012680:	f7fb fc50 	bl	800df24 <_scanf_float>
 8012684:	e7a0      	b.n	80125c8 <__ssvfiscanf_r+0x214>
 8012686:	89a3      	ldrh	r3, [r4, #12]
 8012688:	065b      	lsls	r3, r3, #25
 801268a:	f53f af71 	bmi.w	8012570 <__ssvfiscanf_r+0x1bc>
 801268e:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8012692:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012696:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8012698:	e7f9      	b.n	801268e <__ssvfiscanf_r+0x2da>
 801269a:	bf00      	nop
 801269c:	0800df25 	.word	0x0800df25

080126a0 <_scanf_chars>:
 80126a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80126a4:	4615      	mov	r5, r2
 80126a6:	688a      	ldr	r2, [r1, #8]
 80126a8:	4680      	mov	r8, r0
 80126aa:	460c      	mov	r4, r1
 80126ac:	b932      	cbnz	r2, 80126bc <_scanf_chars+0x1c>
 80126ae:	698a      	ldr	r2, [r1, #24]
 80126b0:	2a00      	cmp	r2, #0
 80126b2:	bf14      	ite	ne
 80126b4:	f04f 32ff 	movne.w	r2, #4294967295
 80126b8:	2201      	moveq	r2, #1
 80126ba:	608a      	str	r2, [r1, #8]
 80126bc:	6822      	ldr	r2, [r4, #0]
 80126be:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8012750 <_scanf_chars+0xb0>
 80126c2:	06d1      	lsls	r1, r2, #27
 80126c4:	bf5f      	itttt	pl
 80126c6:	681a      	ldrpl	r2, [r3, #0]
 80126c8:	1d11      	addpl	r1, r2, #4
 80126ca:	6019      	strpl	r1, [r3, #0]
 80126cc:	6816      	ldrpl	r6, [r2, #0]
 80126ce:	2700      	movs	r7, #0
 80126d0:	69a0      	ldr	r0, [r4, #24]
 80126d2:	b188      	cbz	r0, 80126f8 <_scanf_chars+0x58>
 80126d4:	2801      	cmp	r0, #1
 80126d6:	d107      	bne.n	80126e8 <_scanf_chars+0x48>
 80126d8:	682b      	ldr	r3, [r5, #0]
 80126da:	781a      	ldrb	r2, [r3, #0]
 80126dc:	6963      	ldr	r3, [r4, #20]
 80126de:	5c9b      	ldrb	r3, [r3, r2]
 80126e0:	b953      	cbnz	r3, 80126f8 <_scanf_chars+0x58>
 80126e2:	2f00      	cmp	r7, #0
 80126e4:	d031      	beq.n	801274a <_scanf_chars+0xaa>
 80126e6:	e022      	b.n	801272e <_scanf_chars+0x8e>
 80126e8:	2802      	cmp	r0, #2
 80126ea:	d120      	bne.n	801272e <_scanf_chars+0x8e>
 80126ec:	682b      	ldr	r3, [r5, #0]
 80126ee:	781b      	ldrb	r3, [r3, #0]
 80126f0:	f819 3003 	ldrb.w	r3, [r9, r3]
 80126f4:	071b      	lsls	r3, r3, #28
 80126f6:	d41a      	bmi.n	801272e <_scanf_chars+0x8e>
 80126f8:	6823      	ldr	r3, [r4, #0]
 80126fa:	06da      	lsls	r2, r3, #27
 80126fc:	bf5e      	ittt	pl
 80126fe:	682b      	ldrpl	r3, [r5, #0]
 8012700:	781b      	ldrbpl	r3, [r3, #0]
 8012702:	f806 3b01 	strbpl.w	r3, [r6], #1
 8012706:	682a      	ldr	r2, [r5, #0]
 8012708:	686b      	ldr	r3, [r5, #4]
 801270a:	3201      	adds	r2, #1
 801270c:	602a      	str	r2, [r5, #0]
 801270e:	68a2      	ldr	r2, [r4, #8]
 8012710:	3b01      	subs	r3, #1
 8012712:	3a01      	subs	r2, #1
 8012714:	606b      	str	r3, [r5, #4]
 8012716:	3701      	adds	r7, #1
 8012718:	60a2      	str	r2, [r4, #8]
 801271a:	b142      	cbz	r2, 801272e <_scanf_chars+0x8e>
 801271c:	2b00      	cmp	r3, #0
 801271e:	dcd7      	bgt.n	80126d0 <_scanf_chars+0x30>
 8012720:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8012724:	4629      	mov	r1, r5
 8012726:	4640      	mov	r0, r8
 8012728:	4798      	blx	r3
 801272a:	2800      	cmp	r0, #0
 801272c:	d0d0      	beq.n	80126d0 <_scanf_chars+0x30>
 801272e:	6823      	ldr	r3, [r4, #0]
 8012730:	f013 0310 	ands.w	r3, r3, #16
 8012734:	d105      	bne.n	8012742 <_scanf_chars+0xa2>
 8012736:	68e2      	ldr	r2, [r4, #12]
 8012738:	3201      	adds	r2, #1
 801273a:	60e2      	str	r2, [r4, #12]
 801273c:	69a2      	ldr	r2, [r4, #24]
 801273e:	b102      	cbz	r2, 8012742 <_scanf_chars+0xa2>
 8012740:	7033      	strb	r3, [r6, #0]
 8012742:	6923      	ldr	r3, [r4, #16]
 8012744:	443b      	add	r3, r7
 8012746:	6123      	str	r3, [r4, #16]
 8012748:	2000      	movs	r0, #0
 801274a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801274e:	bf00      	nop
 8012750:	0803dd11 	.word	0x0803dd11

08012754 <_scanf_i>:
 8012754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012758:	4698      	mov	r8, r3
 801275a:	4b74      	ldr	r3, [pc, #464]	@ (801292c <_scanf_i+0x1d8>)
 801275c:	460c      	mov	r4, r1
 801275e:	4682      	mov	sl, r0
 8012760:	4616      	mov	r6, r2
 8012762:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8012766:	b087      	sub	sp, #28
 8012768:	ab03      	add	r3, sp, #12
 801276a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801276e:	4b70      	ldr	r3, [pc, #448]	@ (8012930 <_scanf_i+0x1dc>)
 8012770:	69a1      	ldr	r1, [r4, #24]
 8012772:	4a70      	ldr	r2, [pc, #448]	@ (8012934 <_scanf_i+0x1e0>)
 8012774:	2903      	cmp	r1, #3
 8012776:	bf08      	it	eq
 8012778:	461a      	moveq	r2, r3
 801277a:	68a3      	ldr	r3, [r4, #8]
 801277c:	9201      	str	r2, [sp, #4]
 801277e:	1e5a      	subs	r2, r3, #1
 8012780:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8012784:	bf88      	it	hi
 8012786:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801278a:	4627      	mov	r7, r4
 801278c:	bf82      	ittt	hi
 801278e:	eb03 0905 	addhi.w	r9, r3, r5
 8012792:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8012796:	60a3      	strhi	r3, [r4, #8]
 8012798:	f857 3b1c 	ldr.w	r3, [r7], #28
 801279c:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 80127a0:	bf98      	it	ls
 80127a2:	f04f 0900 	movls.w	r9, #0
 80127a6:	6023      	str	r3, [r4, #0]
 80127a8:	463d      	mov	r5, r7
 80127aa:	f04f 0b00 	mov.w	fp, #0
 80127ae:	6831      	ldr	r1, [r6, #0]
 80127b0:	ab03      	add	r3, sp, #12
 80127b2:	7809      	ldrb	r1, [r1, #0]
 80127b4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80127b8:	2202      	movs	r2, #2
 80127ba:	f7ed fd19 	bl	80001f0 <memchr>
 80127be:	b328      	cbz	r0, 801280c <_scanf_i+0xb8>
 80127c0:	f1bb 0f01 	cmp.w	fp, #1
 80127c4:	d159      	bne.n	801287a <_scanf_i+0x126>
 80127c6:	6862      	ldr	r2, [r4, #4]
 80127c8:	b92a      	cbnz	r2, 80127d6 <_scanf_i+0x82>
 80127ca:	6822      	ldr	r2, [r4, #0]
 80127cc:	2108      	movs	r1, #8
 80127ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80127d2:	6061      	str	r1, [r4, #4]
 80127d4:	6022      	str	r2, [r4, #0]
 80127d6:	6822      	ldr	r2, [r4, #0]
 80127d8:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 80127dc:	6022      	str	r2, [r4, #0]
 80127de:	68a2      	ldr	r2, [r4, #8]
 80127e0:	1e51      	subs	r1, r2, #1
 80127e2:	60a1      	str	r1, [r4, #8]
 80127e4:	b192      	cbz	r2, 801280c <_scanf_i+0xb8>
 80127e6:	6832      	ldr	r2, [r6, #0]
 80127e8:	1c51      	adds	r1, r2, #1
 80127ea:	6031      	str	r1, [r6, #0]
 80127ec:	7812      	ldrb	r2, [r2, #0]
 80127ee:	f805 2b01 	strb.w	r2, [r5], #1
 80127f2:	6872      	ldr	r2, [r6, #4]
 80127f4:	3a01      	subs	r2, #1
 80127f6:	2a00      	cmp	r2, #0
 80127f8:	6072      	str	r2, [r6, #4]
 80127fa:	dc07      	bgt.n	801280c <_scanf_i+0xb8>
 80127fc:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8012800:	4631      	mov	r1, r6
 8012802:	4650      	mov	r0, sl
 8012804:	4790      	blx	r2
 8012806:	2800      	cmp	r0, #0
 8012808:	f040 8085 	bne.w	8012916 <_scanf_i+0x1c2>
 801280c:	f10b 0b01 	add.w	fp, fp, #1
 8012810:	f1bb 0f03 	cmp.w	fp, #3
 8012814:	d1cb      	bne.n	80127ae <_scanf_i+0x5a>
 8012816:	6863      	ldr	r3, [r4, #4]
 8012818:	b90b      	cbnz	r3, 801281e <_scanf_i+0xca>
 801281a:	230a      	movs	r3, #10
 801281c:	6063      	str	r3, [r4, #4]
 801281e:	6863      	ldr	r3, [r4, #4]
 8012820:	4945      	ldr	r1, [pc, #276]	@ (8012938 <_scanf_i+0x1e4>)
 8012822:	6960      	ldr	r0, [r4, #20]
 8012824:	1ac9      	subs	r1, r1, r3
 8012826:	f000 f89b 	bl	8012960 <__sccl>
 801282a:	f04f 0b00 	mov.w	fp, #0
 801282e:	68a3      	ldr	r3, [r4, #8]
 8012830:	6822      	ldr	r2, [r4, #0]
 8012832:	2b00      	cmp	r3, #0
 8012834:	d03d      	beq.n	80128b2 <_scanf_i+0x15e>
 8012836:	6831      	ldr	r1, [r6, #0]
 8012838:	6960      	ldr	r0, [r4, #20]
 801283a:	f891 c000 	ldrb.w	ip, [r1]
 801283e:	f810 000c 	ldrb.w	r0, [r0, ip]
 8012842:	2800      	cmp	r0, #0
 8012844:	d035      	beq.n	80128b2 <_scanf_i+0x15e>
 8012846:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 801284a:	d124      	bne.n	8012896 <_scanf_i+0x142>
 801284c:	0510      	lsls	r0, r2, #20
 801284e:	d522      	bpl.n	8012896 <_scanf_i+0x142>
 8012850:	f10b 0b01 	add.w	fp, fp, #1
 8012854:	f1b9 0f00 	cmp.w	r9, #0
 8012858:	d003      	beq.n	8012862 <_scanf_i+0x10e>
 801285a:	3301      	adds	r3, #1
 801285c:	f109 39ff 	add.w	r9, r9, #4294967295
 8012860:	60a3      	str	r3, [r4, #8]
 8012862:	6873      	ldr	r3, [r6, #4]
 8012864:	3b01      	subs	r3, #1
 8012866:	2b00      	cmp	r3, #0
 8012868:	6073      	str	r3, [r6, #4]
 801286a:	dd1b      	ble.n	80128a4 <_scanf_i+0x150>
 801286c:	6833      	ldr	r3, [r6, #0]
 801286e:	3301      	adds	r3, #1
 8012870:	6033      	str	r3, [r6, #0]
 8012872:	68a3      	ldr	r3, [r4, #8]
 8012874:	3b01      	subs	r3, #1
 8012876:	60a3      	str	r3, [r4, #8]
 8012878:	e7d9      	b.n	801282e <_scanf_i+0xda>
 801287a:	f1bb 0f02 	cmp.w	fp, #2
 801287e:	d1ae      	bne.n	80127de <_scanf_i+0x8a>
 8012880:	6822      	ldr	r2, [r4, #0]
 8012882:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8012886:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 801288a:	d1c4      	bne.n	8012816 <_scanf_i+0xc2>
 801288c:	2110      	movs	r1, #16
 801288e:	6061      	str	r1, [r4, #4]
 8012890:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8012894:	e7a2      	b.n	80127dc <_scanf_i+0x88>
 8012896:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 801289a:	6022      	str	r2, [r4, #0]
 801289c:	780b      	ldrb	r3, [r1, #0]
 801289e:	f805 3b01 	strb.w	r3, [r5], #1
 80128a2:	e7de      	b.n	8012862 <_scanf_i+0x10e>
 80128a4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80128a8:	4631      	mov	r1, r6
 80128aa:	4650      	mov	r0, sl
 80128ac:	4798      	blx	r3
 80128ae:	2800      	cmp	r0, #0
 80128b0:	d0df      	beq.n	8012872 <_scanf_i+0x11e>
 80128b2:	6823      	ldr	r3, [r4, #0]
 80128b4:	05d9      	lsls	r1, r3, #23
 80128b6:	d50d      	bpl.n	80128d4 <_scanf_i+0x180>
 80128b8:	42bd      	cmp	r5, r7
 80128ba:	d909      	bls.n	80128d0 <_scanf_i+0x17c>
 80128bc:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80128c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80128c4:	4632      	mov	r2, r6
 80128c6:	4650      	mov	r0, sl
 80128c8:	4798      	blx	r3
 80128ca:	f105 39ff 	add.w	r9, r5, #4294967295
 80128ce:	464d      	mov	r5, r9
 80128d0:	42bd      	cmp	r5, r7
 80128d2:	d028      	beq.n	8012926 <_scanf_i+0x1d2>
 80128d4:	6822      	ldr	r2, [r4, #0]
 80128d6:	f012 0210 	ands.w	r2, r2, #16
 80128da:	d113      	bne.n	8012904 <_scanf_i+0x1b0>
 80128dc:	702a      	strb	r2, [r5, #0]
 80128de:	6863      	ldr	r3, [r4, #4]
 80128e0:	9e01      	ldr	r6, [sp, #4]
 80128e2:	4639      	mov	r1, r7
 80128e4:	4650      	mov	r0, sl
 80128e6:	47b0      	blx	r6
 80128e8:	f8d8 3000 	ldr.w	r3, [r8]
 80128ec:	6821      	ldr	r1, [r4, #0]
 80128ee:	1d1a      	adds	r2, r3, #4
 80128f0:	f8c8 2000 	str.w	r2, [r8]
 80128f4:	f011 0f20 	tst.w	r1, #32
 80128f8:	681b      	ldr	r3, [r3, #0]
 80128fa:	d00f      	beq.n	801291c <_scanf_i+0x1c8>
 80128fc:	6018      	str	r0, [r3, #0]
 80128fe:	68e3      	ldr	r3, [r4, #12]
 8012900:	3301      	adds	r3, #1
 8012902:	60e3      	str	r3, [r4, #12]
 8012904:	6923      	ldr	r3, [r4, #16]
 8012906:	1bed      	subs	r5, r5, r7
 8012908:	445d      	add	r5, fp
 801290a:	442b      	add	r3, r5
 801290c:	6123      	str	r3, [r4, #16]
 801290e:	2000      	movs	r0, #0
 8012910:	b007      	add	sp, #28
 8012912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012916:	f04f 0b00 	mov.w	fp, #0
 801291a:	e7ca      	b.n	80128b2 <_scanf_i+0x15e>
 801291c:	07ca      	lsls	r2, r1, #31
 801291e:	bf4c      	ite	mi
 8012920:	8018      	strhmi	r0, [r3, #0]
 8012922:	6018      	strpl	r0, [r3, #0]
 8012924:	e7eb      	b.n	80128fe <_scanf_i+0x1aa>
 8012926:	2001      	movs	r0, #1
 8012928:	e7f2      	b.n	8012910 <_scanf_i+0x1bc>
 801292a:	bf00      	nop
 801292c:	080130f4 	.word	0x080130f4
 8012930:	0800d661 	.word	0x0800d661
 8012934:	080116e9 	.word	0x080116e9
 8012938:	0803e043 	.word	0x0803e043

0801293c <fiprintf>:
 801293c:	b40e      	push	{r1, r2, r3}
 801293e:	b503      	push	{r0, r1, lr}
 8012940:	4601      	mov	r1, r0
 8012942:	ab03      	add	r3, sp, #12
 8012944:	4805      	ldr	r0, [pc, #20]	@ (801295c <fiprintf+0x20>)
 8012946:	f853 2b04 	ldr.w	r2, [r3], #4
 801294a:	6800      	ldr	r0, [r0, #0]
 801294c:	9301      	str	r3, [sp, #4]
 801294e:	f000 f8b3 	bl	8012ab8 <_vfiprintf_r>
 8012952:	b002      	add	sp, #8
 8012954:	f85d eb04 	ldr.w	lr, [sp], #4
 8012958:	b003      	add	sp, #12
 801295a:	4770      	bx	lr
 801295c:	20000060 	.word	0x20000060

08012960 <__sccl>:
 8012960:	b570      	push	{r4, r5, r6, lr}
 8012962:	780b      	ldrb	r3, [r1, #0]
 8012964:	4604      	mov	r4, r0
 8012966:	2b5e      	cmp	r3, #94	@ 0x5e
 8012968:	bf0b      	itete	eq
 801296a:	784b      	ldrbeq	r3, [r1, #1]
 801296c:	1c4a      	addne	r2, r1, #1
 801296e:	1c8a      	addeq	r2, r1, #2
 8012970:	2100      	movne	r1, #0
 8012972:	bf08      	it	eq
 8012974:	2101      	moveq	r1, #1
 8012976:	3801      	subs	r0, #1
 8012978:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 801297c:	f800 1f01 	strb.w	r1, [r0, #1]!
 8012980:	42a8      	cmp	r0, r5
 8012982:	d1fb      	bne.n	801297c <__sccl+0x1c>
 8012984:	b90b      	cbnz	r3, 801298a <__sccl+0x2a>
 8012986:	1e50      	subs	r0, r2, #1
 8012988:	bd70      	pop	{r4, r5, r6, pc}
 801298a:	f081 0101 	eor.w	r1, r1, #1
 801298e:	54e1      	strb	r1, [r4, r3]
 8012990:	4610      	mov	r0, r2
 8012992:	4602      	mov	r2, r0
 8012994:	f812 5b01 	ldrb.w	r5, [r2], #1
 8012998:	2d2d      	cmp	r5, #45	@ 0x2d
 801299a:	d005      	beq.n	80129a8 <__sccl+0x48>
 801299c:	2d5d      	cmp	r5, #93	@ 0x5d
 801299e:	d016      	beq.n	80129ce <__sccl+0x6e>
 80129a0:	2d00      	cmp	r5, #0
 80129a2:	d0f1      	beq.n	8012988 <__sccl+0x28>
 80129a4:	462b      	mov	r3, r5
 80129a6:	e7f2      	b.n	801298e <__sccl+0x2e>
 80129a8:	7846      	ldrb	r6, [r0, #1]
 80129aa:	2e5d      	cmp	r6, #93	@ 0x5d
 80129ac:	d0fa      	beq.n	80129a4 <__sccl+0x44>
 80129ae:	42b3      	cmp	r3, r6
 80129b0:	dcf8      	bgt.n	80129a4 <__sccl+0x44>
 80129b2:	3002      	adds	r0, #2
 80129b4:	461a      	mov	r2, r3
 80129b6:	3201      	adds	r2, #1
 80129b8:	4296      	cmp	r6, r2
 80129ba:	54a1      	strb	r1, [r4, r2]
 80129bc:	dcfb      	bgt.n	80129b6 <__sccl+0x56>
 80129be:	1af2      	subs	r2, r6, r3
 80129c0:	3a01      	subs	r2, #1
 80129c2:	1c5d      	adds	r5, r3, #1
 80129c4:	42b3      	cmp	r3, r6
 80129c6:	bfa8      	it	ge
 80129c8:	2200      	movge	r2, #0
 80129ca:	18ab      	adds	r3, r5, r2
 80129cc:	e7e1      	b.n	8012992 <__sccl+0x32>
 80129ce:	4610      	mov	r0, r2
 80129d0:	e7da      	b.n	8012988 <__sccl+0x28>

080129d2 <__submore>:
 80129d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80129d6:	460c      	mov	r4, r1
 80129d8:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80129da:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80129de:	4299      	cmp	r1, r3
 80129e0:	d11d      	bne.n	8012a1e <__submore+0x4c>
 80129e2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80129e6:	f7fa fd35 	bl	800d454 <_malloc_r>
 80129ea:	b918      	cbnz	r0, 80129f4 <__submore+0x22>
 80129ec:	f04f 30ff 	mov.w	r0, #4294967295
 80129f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80129f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80129f8:	63a3      	str	r3, [r4, #56]	@ 0x38
 80129fa:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 80129fe:	6360      	str	r0, [r4, #52]	@ 0x34
 8012a00:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8012a04:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8012a08:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8012a0c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8012a10:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8012a14:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8012a18:	6020      	str	r0, [r4, #0]
 8012a1a:	2000      	movs	r0, #0
 8012a1c:	e7e8      	b.n	80129f0 <__submore+0x1e>
 8012a1e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8012a20:	0077      	lsls	r7, r6, #1
 8012a22:	463a      	mov	r2, r7
 8012a24:	f7ff fc31 	bl	801228a <_realloc_r>
 8012a28:	4605      	mov	r5, r0
 8012a2a:	2800      	cmp	r0, #0
 8012a2c:	d0de      	beq.n	80129ec <__submore+0x1a>
 8012a2e:	eb00 0806 	add.w	r8, r0, r6
 8012a32:	4601      	mov	r1, r0
 8012a34:	4632      	mov	r2, r6
 8012a36:	4640      	mov	r0, r8
 8012a38:	f7fc fc31 	bl	800f29e <memcpy>
 8012a3c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8012a40:	f8c4 8000 	str.w	r8, [r4]
 8012a44:	e7e9      	b.n	8012a1a <__submore+0x48>

08012a46 <abort>:
 8012a46:	b508      	push	{r3, lr}
 8012a48:	2006      	movs	r0, #6
 8012a4a:	f000 fa09 	bl	8012e60 <raise>
 8012a4e:	2001      	movs	r0, #1
 8012a50:	f7ef fe98 	bl	8002784 <_exit>

08012a54 <_malloc_usable_size_r>:
 8012a54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012a58:	1f18      	subs	r0, r3, #4
 8012a5a:	2b00      	cmp	r3, #0
 8012a5c:	bfbc      	itt	lt
 8012a5e:	580b      	ldrlt	r3, [r1, r0]
 8012a60:	18c0      	addlt	r0, r0, r3
 8012a62:	4770      	bx	lr

08012a64 <__sfputc_r>:
 8012a64:	6893      	ldr	r3, [r2, #8]
 8012a66:	3b01      	subs	r3, #1
 8012a68:	2b00      	cmp	r3, #0
 8012a6a:	b410      	push	{r4}
 8012a6c:	6093      	str	r3, [r2, #8]
 8012a6e:	da08      	bge.n	8012a82 <__sfputc_r+0x1e>
 8012a70:	6994      	ldr	r4, [r2, #24]
 8012a72:	42a3      	cmp	r3, r4
 8012a74:	db01      	blt.n	8012a7a <__sfputc_r+0x16>
 8012a76:	290a      	cmp	r1, #10
 8012a78:	d103      	bne.n	8012a82 <__sfputc_r+0x1e>
 8012a7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012a7e:	f000 b933 	b.w	8012ce8 <__swbuf_r>
 8012a82:	6813      	ldr	r3, [r2, #0]
 8012a84:	1c58      	adds	r0, r3, #1
 8012a86:	6010      	str	r0, [r2, #0]
 8012a88:	7019      	strb	r1, [r3, #0]
 8012a8a:	4608      	mov	r0, r1
 8012a8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012a90:	4770      	bx	lr

08012a92 <__sfputs_r>:
 8012a92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012a94:	4606      	mov	r6, r0
 8012a96:	460f      	mov	r7, r1
 8012a98:	4614      	mov	r4, r2
 8012a9a:	18d5      	adds	r5, r2, r3
 8012a9c:	42ac      	cmp	r4, r5
 8012a9e:	d101      	bne.n	8012aa4 <__sfputs_r+0x12>
 8012aa0:	2000      	movs	r0, #0
 8012aa2:	e007      	b.n	8012ab4 <__sfputs_r+0x22>
 8012aa4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012aa8:	463a      	mov	r2, r7
 8012aaa:	4630      	mov	r0, r6
 8012aac:	f7ff ffda 	bl	8012a64 <__sfputc_r>
 8012ab0:	1c43      	adds	r3, r0, #1
 8012ab2:	d1f3      	bne.n	8012a9c <__sfputs_r+0xa>
 8012ab4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012ab8 <_vfiprintf_r>:
 8012ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012abc:	460d      	mov	r5, r1
 8012abe:	b09d      	sub	sp, #116	@ 0x74
 8012ac0:	4614      	mov	r4, r2
 8012ac2:	4698      	mov	r8, r3
 8012ac4:	4606      	mov	r6, r0
 8012ac6:	b118      	cbz	r0, 8012ad0 <_vfiprintf_r+0x18>
 8012ac8:	6a03      	ldr	r3, [r0, #32]
 8012aca:	b90b      	cbnz	r3, 8012ad0 <_vfiprintf_r+0x18>
 8012acc:	f7fb fcc4 	bl	800e458 <__sinit>
 8012ad0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012ad2:	07d9      	lsls	r1, r3, #31
 8012ad4:	d405      	bmi.n	8012ae2 <_vfiprintf_r+0x2a>
 8012ad6:	89ab      	ldrh	r3, [r5, #12]
 8012ad8:	059a      	lsls	r2, r3, #22
 8012ada:	d402      	bmi.n	8012ae2 <_vfiprintf_r+0x2a>
 8012adc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012ade:	f7fc fbd3 	bl	800f288 <__retarget_lock_acquire_recursive>
 8012ae2:	89ab      	ldrh	r3, [r5, #12]
 8012ae4:	071b      	lsls	r3, r3, #28
 8012ae6:	d501      	bpl.n	8012aec <_vfiprintf_r+0x34>
 8012ae8:	692b      	ldr	r3, [r5, #16]
 8012aea:	b99b      	cbnz	r3, 8012b14 <_vfiprintf_r+0x5c>
 8012aec:	4629      	mov	r1, r5
 8012aee:	4630      	mov	r0, r6
 8012af0:	f000 f938 	bl	8012d64 <__swsetup_r>
 8012af4:	b170      	cbz	r0, 8012b14 <_vfiprintf_r+0x5c>
 8012af6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012af8:	07dc      	lsls	r4, r3, #31
 8012afa:	d504      	bpl.n	8012b06 <_vfiprintf_r+0x4e>
 8012afc:	f04f 30ff 	mov.w	r0, #4294967295
 8012b00:	b01d      	add	sp, #116	@ 0x74
 8012b02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b06:	89ab      	ldrh	r3, [r5, #12]
 8012b08:	0598      	lsls	r0, r3, #22
 8012b0a:	d4f7      	bmi.n	8012afc <_vfiprintf_r+0x44>
 8012b0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012b0e:	f7fc fbbd 	bl	800f28c <__retarget_lock_release_recursive>
 8012b12:	e7f3      	b.n	8012afc <_vfiprintf_r+0x44>
 8012b14:	2300      	movs	r3, #0
 8012b16:	9309      	str	r3, [sp, #36]	@ 0x24
 8012b18:	2320      	movs	r3, #32
 8012b1a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012b1e:	f8cd 800c 	str.w	r8, [sp, #12]
 8012b22:	2330      	movs	r3, #48	@ 0x30
 8012b24:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012cd4 <_vfiprintf_r+0x21c>
 8012b28:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012b2c:	f04f 0901 	mov.w	r9, #1
 8012b30:	4623      	mov	r3, r4
 8012b32:	469a      	mov	sl, r3
 8012b34:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012b38:	b10a      	cbz	r2, 8012b3e <_vfiprintf_r+0x86>
 8012b3a:	2a25      	cmp	r2, #37	@ 0x25
 8012b3c:	d1f9      	bne.n	8012b32 <_vfiprintf_r+0x7a>
 8012b3e:	ebba 0b04 	subs.w	fp, sl, r4
 8012b42:	d00b      	beq.n	8012b5c <_vfiprintf_r+0xa4>
 8012b44:	465b      	mov	r3, fp
 8012b46:	4622      	mov	r2, r4
 8012b48:	4629      	mov	r1, r5
 8012b4a:	4630      	mov	r0, r6
 8012b4c:	f7ff ffa1 	bl	8012a92 <__sfputs_r>
 8012b50:	3001      	adds	r0, #1
 8012b52:	f000 80a7 	beq.w	8012ca4 <_vfiprintf_r+0x1ec>
 8012b56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012b58:	445a      	add	r2, fp
 8012b5a:	9209      	str	r2, [sp, #36]	@ 0x24
 8012b5c:	f89a 3000 	ldrb.w	r3, [sl]
 8012b60:	2b00      	cmp	r3, #0
 8012b62:	f000 809f 	beq.w	8012ca4 <_vfiprintf_r+0x1ec>
 8012b66:	2300      	movs	r3, #0
 8012b68:	f04f 32ff 	mov.w	r2, #4294967295
 8012b6c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012b70:	f10a 0a01 	add.w	sl, sl, #1
 8012b74:	9304      	str	r3, [sp, #16]
 8012b76:	9307      	str	r3, [sp, #28]
 8012b78:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012b7c:	931a      	str	r3, [sp, #104]	@ 0x68
 8012b7e:	4654      	mov	r4, sl
 8012b80:	2205      	movs	r2, #5
 8012b82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012b86:	4853      	ldr	r0, [pc, #332]	@ (8012cd4 <_vfiprintf_r+0x21c>)
 8012b88:	f7ed fb32 	bl	80001f0 <memchr>
 8012b8c:	9a04      	ldr	r2, [sp, #16]
 8012b8e:	b9d8      	cbnz	r0, 8012bc8 <_vfiprintf_r+0x110>
 8012b90:	06d1      	lsls	r1, r2, #27
 8012b92:	bf44      	itt	mi
 8012b94:	2320      	movmi	r3, #32
 8012b96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012b9a:	0713      	lsls	r3, r2, #28
 8012b9c:	bf44      	itt	mi
 8012b9e:	232b      	movmi	r3, #43	@ 0x2b
 8012ba0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012ba4:	f89a 3000 	ldrb.w	r3, [sl]
 8012ba8:	2b2a      	cmp	r3, #42	@ 0x2a
 8012baa:	d015      	beq.n	8012bd8 <_vfiprintf_r+0x120>
 8012bac:	9a07      	ldr	r2, [sp, #28]
 8012bae:	4654      	mov	r4, sl
 8012bb0:	2000      	movs	r0, #0
 8012bb2:	f04f 0c0a 	mov.w	ip, #10
 8012bb6:	4621      	mov	r1, r4
 8012bb8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012bbc:	3b30      	subs	r3, #48	@ 0x30
 8012bbe:	2b09      	cmp	r3, #9
 8012bc0:	d94b      	bls.n	8012c5a <_vfiprintf_r+0x1a2>
 8012bc2:	b1b0      	cbz	r0, 8012bf2 <_vfiprintf_r+0x13a>
 8012bc4:	9207      	str	r2, [sp, #28]
 8012bc6:	e014      	b.n	8012bf2 <_vfiprintf_r+0x13a>
 8012bc8:	eba0 0308 	sub.w	r3, r0, r8
 8012bcc:	fa09 f303 	lsl.w	r3, r9, r3
 8012bd0:	4313      	orrs	r3, r2
 8012bd2:	9304      	str	r3, [sp, #16]
 8012bd4:	46a2      	mov	sl, r4
 8012bd6:	e7d2      	b.n	8012b7e <_vfiprintf_r+0xc6>
 8012bd8:	9b03      	ldr	r3, [sp, #12]
 8012bda:	1d19      	adds	r1, r3, #4
 8012bdc:	681b      	ldr	r3, [r3, #0]
 8012bde:	9103      	str	r1, [sp, #12]
 8012be0:	2b00      	cmp	r3, #0
 8012be2:	bfbb      	ittet	lt
 8012be4:	425b      	neglt	r3, r3
 8012be6:	f042 0202 	orrlt.w	r2, r2, #2
 8012bea:	9307      	strge	r3, [sp, #28]
 8012bec:	9307      	strlt	r3, [sp, #28]
 8012bee:	bfb8      	it	lt
 8012bf0:	9204      	strlt	r2, [sp, #16]
 8012bf2:	7823      	ldrb	r3, [r4, #0]
 8012bf4:	2b2e      	cmp	r3, #46	@ 0x2e
 8012bf6:	d10a      	bne.n	8012c0e <_vfiprintf_r+0x156>
 8012bf8:	7863      	ldrb	r3, [r4, #1]
 8012bfa:	2b2a      	cmp	r3, #42	@ 0x2a
 8012bfc:	d132      	bne.n	8012c64 <_vfiprintf_r+0x1ac>
 8012bfe:	9b03      	ldr	r3, [sp, #12]
 8012c00:	1d1a      	adds	r2, r3, #4
 8012c02:	681b      	ldr	r3, [r3, #0]
 8012c04:	9203      	str	r2, [sp, #12]
 8012c06:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012c0a:	3402      	adds	r4, #2
 8012c0c:	9305      	str	r3, [sp, #20]
 8012c0e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012ce4 <_vfiprintf_r+0x22c>
 8012c12:	7821      	ldrb	r1, [r4, #0]
 8012c14:	2203      	movs	r2, #3
 8012c16:	4650      	mov	r0, sl
 8012c18:	f7ed faea 	bl	80001f0 <memchr>
 8012c1c:	b138      	cbz	r0, 8012c2e <_vfiprintf_r+0x176>
 8012c1e:	9b04      	ldr	r3, [sp, #16]
 8012c20:	eba0 000a 	sub.w	r0, r0, sl
 8012c24:	2240      	movs	r2, #64	@ 0x40
 8012c26:	4082      	lsls	r2, r0
 8012c28:	4313      	orrs	r3, r2
 8012c2a:	3401      	adds	r4, #1
 8012c2c:	9304      	str	r3, [sp, #16]
 8012c2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012c32:	4829      	ldr	r0, [pc, #164]	@ (8012cd8 <_vfiprintf_r+0x220>)
 8012c34:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012c38:	2206      	movs	r2, #6
 8012c3a:	f7ed fad9 	bl	80001f0 <memchr>
 8012c3e:	2800      	cmp	r0, #0
 8012c40:	d03f      	beq.n	8012cc2 <_vfiprintf_r+0x20a>
 8012c42:	4b26      	ldr	r3, [pc, #152]	@ (8012cdc <_vfiprintf_r+0x224>)
 8012c44:	bb1b      	cbnz	r3, 8012c8e <_vfiprintf_r+0x1d6>
 8012c46:	9b03      	ldr	r3, [sp, #12]
 8012c48:	3307      	adds	r3, #7
 8012c4a:	f023 0307 	bic.w	r3, r3, #7
 8012c4e:	3308      	adds	r3, #8
 8012c50:	9303      	str	r3, [sp, #12]
 8012c52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c54:	443b      	add	r3, r7
 8012c56:	9309      	str	r3, [sp, #36]	@ 0x24
 8012c58:	e76a      	b.n	8012b30 <_vfiprintf_r+0x78>
 8012c5a:	fb0c 3202 	mla	r2, ip, r2, r3
 8012c5e:	460c      	mov	r4, r1
 8012c60:	2001      	movs	r0, #1
 8012c62:	e7a8      	b.n	8012bb6 <_vfiprintf_r+0xfe>
 8012c64:	2300      	movs	r3, #0
 8012c66:	3401      	adds	r4, #1
 8012c68:	9305      	str	r3, [sp, #20]
 8012c6a:	4619      	mov	r1, r3
 8012c6c:	f04f 0c0a 	mov.w	ip, #10
 8012c70:	4620      	mov	r0, r4
 8012c72:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012c76:	3a30      	subs	r2, #48	@ 0x30
 8012c78:	2a09      	cmp	r2, #9
 8012c7a:	d903      	bls.n	8012c84 <_vfiprintf_r+0x1cc>
 8012c7c:	2b00      	cmp	r3, #0
 8012c7e:	d0c6      	beq.n	8012c0e <_vfiprintf_r+0x156>
 8012c80:	9105      	str	r1, [sp, #20]
 8012c82:	e7c4      	b.n	8012c0e <_vfiprintf_r+0x156>
 8012c84:	fb0c 2101 	mla	r1, ip, r1, r2
 8012c88:	4604      	mov	r4, r0
 8012c8a:	2301      	movs	r3, #1
 8012c8c:	e7f0      	b.n	8012c70 <_vfiprintf_r+0x1b8>
 8012c8e:	ab03      	add	r3, sp, #12
 8012c90:	9300      	str	r3, [sp, #0]
 8012c92:	462a      	mov	r2, r5
 8012c94:	4b12      	ldr	r3, [pc, #72]	@ (8012ce0 <_vfiprintf_r+0x228>)
 8012c96:	a904      	add	r1, sp, #16
 8012c98:	4630      	mov	r0, r6
 8012c9a:	f7fa fd8d 	bl	800d7b8 <_printf_float>
 8012c9e:	4607      	mov	r7, r0
 8012ca0:	1c78      	adds	r0, r7, #1
 8012ca2:	d1d6      	bne.n	8012c52 <_vfiprintf_r+0x19a>
 8012ca4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012ca6:	07d9      	lsls	r1, r3, #31
 8012ca8:	d405      	bmi.n	8012cb6 <_vfiprintf_r+0x1fe>
 8012caa:	89ab      	ldrh	r3, [r5, #12]
 8012cac:	059a      	lsls	r2, r3, #22
 8012cae:	d402      	bmi.n	8012cb6 <_vfiprintf_r+0x1fe>
 8012cb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012cb2:	f7fc faeb 	bl	800f28c <__retarget_lock_release_recursive>
 8012cb6:	89ab      	ldrh	r3, [r5, #12]
 8012cb8:	065b      	lsls	r3, r3, #25
 8012cba:	f53f af1f 	bmi.w	8012afc <_vfiprintf_r+0x44>
 8012cbe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012cc0:	e71e      	b.n	8012b00 <_vfiprintf_r+0x48>
 8012cc2:	ab03      	add	r3, sp, #12
 8012cc4:	9300      	str	r3, [sp, #0]
 8012cc6:	462a      	mov	r2, r5
 8012cc8:	4b05      	ldr	r3, [pc, #20]	@ (8012ce0 <_vfiprintf_r+0x228>)
 8012cca:	a904      	add	r1, sp, #16
 8012ccc:	4630      	mov	r0, r6
 8012cce:	f7fb f80b 	bl	800dce8 <_printf_i>
 8012cd2:	e7e4      	b.n	8012c9e <_vfiprintf_r+0x1e6>
 8012cd4:	0803df7e 	.word	0x0803df7e
 8012cd8:	0803df88 	.word	0x0803df88
 8012cdc:	0800d7b9 	.word	0x0800d7b9
 8012ce0:	08012a93 	.word	0x08012a93
 8012ce4:	0803df84 	.word	0x0803df84

08012ce8 <__swbuf_r>:
 8012ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012cea:	460e      	mov	r6, r1
 8012cec:	4614      	mov	r4, r2
 8012cee:	4605      	mov	r5, r0
 8012cf0:	b118      	cbz	r0, 8012cfa <__swbuf_r+0x12>
 8012cf2:	6a03      	ldr	r3, [r0, #32]
 8012cf4:	b90b      	cbnz	r3, 8012cfa <__swbuf_r+0x12>
 8012cf6:	f7fb fbaf 	bl	800e458 <__sinit>
 8012cfa:	69a3      	ldr	r3, [r4, #24]
 8012cfc:	60a3      	str	r3, [r4, #8]
 8012cfe:	89a3      	ldrh	r3, [r4, #12]
 8012d00:	071a      	lsls	r2, r3, #28
 8012d02:	d501      	bpl.n	8012d08 <__swbuf_r+0x20>
 8012d04:	6923      	ldr	r3, [r4, #16]
 8012d06:	b943      	cbnz	r3, 8012d1a <__swbuf_r+0x32>
 8012d08:	4621      	mov	r1, r4
 8012d0a:	4628      	mov	r0, r5
 8012d0c:	f000 f82a 	bl	8012d64 <__swsetup_r>
 8012d10:	b118      	cbz	r0, 8012d1a <__swbuf_r+0x32>
 8012d12:	f04f 37ff 	mov.w	r7, #4294967295
 8012d16:	4638      	mov	r0, r7
 8012d18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012d1a:	6823      	ldr	r3, [r4, #0]
 8012d1c:	6922      	ldr	r2, [r4, #16]
 8012d1e:	1a98      	subs	r0, r3, r2
 8012d20:	6963      	ldr	r3, [r4, #20]
 8012d22:	b2f6      	uxtb	r6, r6
 8012d24:	4283      	cmp	r3, r0
 8012d26:	4637      	mov	r7, r6
 8012d28:	dc05      	bgt.n	8012d36 <__swbuf_r+0x4e>
 8012d2a:	4621      	mov	r1, r4
 8012d2c:	4628      	mov	r0, r5
 8012d2e:	f7fe fec3 	bl	8011ab8 <_fflush_r>
 8012d32:	2800      	cmp	r0, #0
 8012d34:	d1ed      	bne.n	8012d12 <__swbuf_r+0x2a>
 8012d36:	68a3      	ldr	r3, [r4, #8]
 8012d38:	3b01      	subs	r3, #1
 8012d3a:	60a3      	str	r3, [r4, #8]
 8012d3c:	6823      	ldr	r3, [r4, #0]
 8012d3e:	1c5a      	adds	r2, r3, #1
 8012d40:	6022      	str	r2, [r4, #0]
 8012d42:	701e      	strb	r6, [r3, #0]
 8012d44:	6962      	ldr	r2, [r4, #20]
 8012d46:	1c43      	adds	r3, r0, #1
 8012d48:	429a      	cmp	r2, r3
 8012d4a:	d004      	beq.n	8012d56 <__swbuf_r+0x6e>
 8012d4c:	89a3      	ldrh	r3, [r4, #12]
 8012d4e:	07db      	lsls	r3, r3, #31
 8012d50:	d5e1      	bpl.n	8012d16 <__swbuf_r+0x2e>
 8012d52:	2e0a      	cmp	r6, #10
 8012d54:	d1df      	bne.n	8012d16 <__swbuf_r+0x2e>
 8012d56:	4621      	mov	r1, r4
 8012d58:	4628      	mov	r0, r5
 8012d5a:	f7fe fead 	bl	8011ab8 <_fflush_r>
 8012d5e:	2800      	cmp	r0, #0
 8012d60:	d0d9      	beq.n	8012d16 <__swbuf_r+0x2e>
 8012d62:	e7d6      	b.n	8012d12 <__swbuf_r+0x2a>

08012d64 <__swsetup_r>:
 8012d64:	b538      	push	{r3, r4, r5, lr}
 8012d66:	4b29      	ldr	r3, [pc, #164]	@ (8012e0c <__swsetup_r+0xa8>)
 8012d68:	4605      	mov	r5, r0
 8012d6a:	6818      	ldr	r0, [r3, #0]
 8012d6c:	460c      	mov	r4, r1
 8012d6e:	b118      	cbz	r0, 8012d78 <__swsetup_r+0x14>
 8012d70:	6a03      	ldr	r3, [r0, #32]
 8012d72:	b90b      	cbnz	r3, 8012d78 <__swsetup_r+0x14>
 8012d74:	f7fb fb70 	bl	800e458 <__sinit>
 8012d78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012d7c:	0719      	lsls	r1, r3, #28
 8012d7e:	d422      	bmi.n	8012dc6 <__swsetup_r+0x62>
 8012d80:	06da      	lsls	r2, r3, #27
 8012d82:	d407      	bmi.n	8012d94 <__swsetup_r+0x30>
 8012d84:	2209      	movs	r2, #9
 8012d86:	602a      	str	r2, [r5, #0]
 8012d88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012d8c:	81a3      	strh	r3, [r4, #12]
 8012d8e:	f04f 30ff 	mov.w	r0, #4294967295
 8012d92:	e033      	b.n	8012dfc <__swsetup_r+0x98>
 8012d94:	0758      	lsls	r0, r3, #29
 8012d96:	d512      	bpl.n	8012dbe <__swsetup_r+0x5a>
 8012d98:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012d9a:	b141      	cbz	r1, 8012dae <__swsetup_r+0x4a>
 8012d9c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012da0:	4299      	cmp	r1, r3
 8012da2:	d002      	beq.n	8012daa <__swsetup_r+0x46>
 8012da4:	4628      	mov	r0, r5
 8012da6:	f7fd f8ef 	bl	800ff88 <_free_r>
 8012daa:	2300      	movs	r3, #0
 8012dac:	6363      	str	r3, [r4, #52]	@ 0x34
 8012dae:	89a3      	ldrh	r3, [r4, #12]
 8012db0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012db4:	81a3      	strh	r3, [r4, #12]
 8012db6:	2300      	movs	r3, #0
 8012db8:	6063      	str	r3, [r4, #4]
 8012dba:	6923      	ldr	r3, [r4, #16]
 8012dbc:	6023      	str	r3, [r4, #0]
 8012dbe:	89a3      	ldrh	r3, [r4, #12]
 8012dc0:	f043 0308 	orr.w	r3, r3, #8
 8012dc4:	81a3      	strh	r3, [r4, #12]
 8012dc6:	6923      	ldr	r3, [r4, #16]
 8012dc8:	b94b      	cbnz	r3, 8012dde <__swsetup_r+0x7a>
 8012dca:	89a3      	ldrh	r3, [r4, #12]
 8012dcc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012dd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012dd4:	d003      	beq.n	8012dde <__swsetup_r+0x7a>
 8012dd6:	4621      	mov	r1, r4
 8012dd8:	4628      	mov	r0, r5
 8012dda:	f000 f883 	bl	8012ee4 <__smakebuf_r>
 8012dde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012de2:	f013 0201 	ands.w	r2, r3, #1
 8012de6:	d00a      	beq.n	8012dfe <__swsetup_r+0x9a>
 8012de8:	2200      	movs	r2, #0
 8012dea:	60a2      	str	r2, [r4, #8]
 8012dec:	6962      	ldr	r2, [r4, #20]
 8012dee:	4252      	negs	r2, r2
 8012df0:	61a2      	str	r2, [r4, #24]
 8012df2:	6922      	ldr	r2, [r4, #16]
 8012df4:	b942      	cbnz	r2, 8012e08 <__swsetup_r+0xa4>
 8012df6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012dfa:	d1c5      	bne.n	8012d88 <__swsetup_r+0x24>
 8012dfc:	bd38      	pop	{r3, r4, r5, pc}
 8012dfe:	0799      	lsls	r1, r3, #30
 8012e00:	bf58      	it	pl
 8012e02:	6962      	ldrpl	r2, [r4, #20]
 8012e04:	60a2      	str	r2, [r4, #8]
 8012e06:	e7f4      	b.n	8012df2 <__swsetup_r+0x8e>
 8012e08:	2000      	movs	r0, #0
 8012e0a:	e7f7      	b.n	8012dfc <__swsetup_r+0x98>
 8012e0c:	20000060 	.word	0x20000060

08012e10 <_raise_r>:
 8012e10:	291f      	cmp	r1, #31
 8012e12:	b538      	push	{r3, r4, r5, lr}
 8012e14:	4605      	mov	r5, r0
 8012e16:	460c      	mov	r4, r1
 8012e18:	d904      	bls.n	8012e24 <_raise_r+0x14>
 8012e1a:	2316      	movs	r3, #22
 8012e1c:	6003      	str	r3, [r0, #0]
 8012e1e:	f04f 30ff 	mov.w	r0, #4294967295
 8012e22:	bd38      	pop	{r3, r4, r5, pc}
 8012e24:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012e26:	b112      	cbz	r2, 8012e2e <_raise_r+0x1e>
 8012e28:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012e2c:	b94b      	cbnz	r3, 8012e42 <_raise_r+0x32>
 8012e2e:	4628      	mov	r0, r5
 8012e30:	f000 f830 	bl	8012e94 <_getpid_r>
 8012e34:	4622      	mov	r2, r4
 8012e36:	4601      	mov	r1, r0
 8012e38:	4628      	mov	r0, r5
 8012e3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012e3e:	f000 b817 	b.w	8012e70 <_kill_r>
 8012e42:	2b01      	cmp	r3, #1
 8012e44:	d00a      	beq.n	8012e5c <_raise_r+0x4c>
 8012e46:	1c59      	adds	r1, r3, #1
 8012e48:	d103      	bne.n	8012e52 <_raise_r+0x42>
 8012e4a:	2316      	movs	r3, #22
 8012e4c:	6003      	str	r3, [r0, #0]
 8012e4e:	2001      	movs	r0, #1
 8012e50:	e7e7      	b.n	8012e22 <_raise_r+0x12>
 8012e52:	2100      	movs	r1, #0
 8012e54:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012e58:	4620      	mov	r0, r4
 8012e5a:	4798      	blx	r3
 8012e5c:	2000      	movs	r0, #0
 8012e5e:	e7e0      	b.n	8012e22 <_raise_r+0x12>

08012e60 <raise>:
 8012e60:	4b02      	ldr	r3, [pc, #8]	@ (8012e6c <raise+0xc>)
 8012e62:	4601      	mov	r1, r0
 8012e64:	6818      	ldr	r0, [r3, #0]
 8012e66:	f7ff bfd3 	b.w	8012e10 <_raise_r>
 8012e6a:	bf00      	nop
 8012e6c:	20000060 	.word	0x20000060

08012e70 <_kill_r>:
 8012e70:	b538      	push	{r3, r4, r5, lr}
 8012e72:	4d07      	ldr	r5, [pc, #28]	@ (8012e90 <_kill_r+0x20>)
 8012e74:	2300      	movs	r3, #0
 8012e76:	4604      	mov	r4, r0
 8012e78:	4608      	mov	r0, r1
 8012e7a:	4611      	mov	r1, r2
 8012e7c:	602b      	str	r3, [r5, #0]
 8012e7e:	f7ef fc71 	bl	8002764 <_kill>
 8012e82:	1c43      	adds	r3, r0, #1
 8012e84:	d102      	bne.n	8012e8c <_kill_r+0x1c>
 8012e86:	682b      	ldr	r3, [r5, #0]
 8012e88:	b103      	cbz	r3, 8012e8c <_kill_r+0x1c>
 8012e8a:	6023      	str	r3, [r4, #0]
 8012e8c:	bd38      	pop	{r3, r4, r5, pc}
 8012e8e:	bf00      	nop
 8012e90:	20002e54 	.word	0x20002e54

08012e94 <_getpid_r>:
 8012e94:	f7ef bc5e 	b.w	8002754 <_getpid>

08012e98 <__swhatbuf_r>:
 8012e98:	b570      	push	{r4, r5, r6, lr}
 8012e9a:	460c      	mov	r4, r1
 8012e9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012ea0:	2900      	cmp	r1, #0
 8012ea2:	b096      	sub	sp, #88	@ 0x58
 8012ea4:	4615      	mov	r5, r2
 8012ea6:	461e      	mov	r6, r3
 8012ea8:	da0d      	bge.n	8012ec6 <__swhatbuf_r+0x2e>
 8012eaa:	89a3      	ldrh	r3, [r4, #12]
 8012eac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012eb0:	f04f 0100 	mov.w	r1, #0
 8012eb4:	bf14      	ite	ne
 8012eb6:	2340      	movne	r3, #64	@ 0x40
 8012eb8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012ebc:	2000      	movs	r0, #0
 8012ebe:	6031      	str	r1, [r6, #0]
 8012ec0:	602b      	str	r3, [r5, #0]
 8012ec2:	b016      	add	sp, #88	@ 0x58
 8012ec4:	bd70      	pop	{r4, r5, r6, pc}
 8012ec6:	466a      	mov	r2, sp
 8012ec8:	f000 f848 	bl	8012f5c <_fstat_r>
 8012ecc:	2800      	cmp	r0, #0
 8012ece:	dbec      	blt.n	8012eaa <__swhatbuf_r+0x12>
 8012ed0:	9901      	ldr	r1, [sp, #4]
 8012ed2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012ed6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012eda:	4259      	negs	r1, r3
 8012edc:	4159      	adcs	r1, r3
 8012ede:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012ee2:	e7eb      	b.n	8012ebc <__swhatbuf_r+0x24>

08012ee4 <__smakebuf_r>:
 8012ee4:	898b      	ldrh	r3, [r1, #12]
 8012ee6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012ee8:	079d      	lsls	r5, r3, #30
 8012eea:	4606      	mov	r6, r0
 8012eec:	460c      	mov	r4, r1
 8012eee:	d507      	bpl.n	8012f00 <__smakebuf_r+0x1c>
 8012ef0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012ef4:	6023      	str	r3, [r4, #0]
 8012ef6:	6123      	str	r3, [r4, #16]
 8012ef8:	2301      	movs	r3, #1
 8012efa:	6163      	str	r3, [r4, #20]
 8012efc:	b003      	add	sp, #12
 8012efe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012f00:	ab01      	add	r3, sp, #4
 8012f02:	466a      	mov	r2, sp
 8012f04:	f7ff ffc8 	bl	8012e98 <__swhatbuf_r>
 8012f08:	9f00      	ldr	r7, [sp, #0]
 8012f0a:	4605      	mov	r5, r0
 8012f0c:	4639      	mov	r1, r7
 8012f0e:	4630      	mov	r0, r6
 8012f10:	f7fa faa0 	bl	800d454 <_malloc_r>
 8012f14:	b948      	cbnz	r0, 8012f2a <__smakebuf_r+0x46>
 8012f16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012f1a:	059a      	lsls	r2, r3, #22
 8012f1c:	d4ee      	bmi.n	8012efc <__smakebuf_r+0x18>
 8012f1e:	f023 0303 	bic.w	r3, r3, #3
 8012f22:	f043 0302 	orr.w	r3, r3, #2
 8012f26:	81a3      	strh	r3, [r4, #12]
 8012f28:	e7e2      	b.n	8012ef0 <__smakebuf_r+0xc>
 8012f2a:	89a3      	ldrh	r3, [r4, #12]
 8012f2c:	6020      	str	r0, [r4, #0]
 8012f2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012f32:	81a3      	strh	r3, [r4, #12]
 8012f34:	9b01      	ldr	r3, [sp, #4]
 8012f36:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012f3a:	b15b      	cbz	r3, 8012f54 <__smakebuf_r+0x70>
 8012f3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012f40:	4630      	mov	r0, r6
 8012f42:	f000 f81d 	bl	8012f80 <_isatty_r>
 8012f46:	b128      	cbz	r0, 8012f54 <__smakebuf_r+0x70>
 8012f48:	89a3      	ldrh	r3, [r4, #12]
 8012f4a:	f023 0303 	bic.w	r3, r3, #3
 8012f4e:	f043 0301 	orr.w	r3, r3, #1
 8012f52:	81a3      	strh	r3, [r4, #12]
 8012f54:	89a3      	ldrh	r3, [r4, #12]
 8012f56:	431d      	orrs	r5, r3
 8012f58:	81a5      	strh	r5, [r4, #12]
 8012f5a:	e7cf      	b.n	8012efc <__smakebuf_r+0x18>

08012f5c <_fstat_r>:
 8012f5c:	b538      	push	{r3, r4, r5, lr}
 8012f5e:	4d07      	ldr	r5, [pc, #28]	@ (8012f7c <_fstat_r+0x20>)
 8012f60:	2300      	movs	r3, #0
 8012f62:	4604      	mov	r4, r0
 8012f64:	4608      	mov	r0, r1
 8012f66:	4611      	mov	r1, r2
 8012f68:	602b      	str	r3, [r5, #0]
 8012f6a:	f7ef fc3f 	bl	80027ec <_fstat>
 8012f6e:	1c43      	adds	r3, r0, #1
 8012f70:	d102      	bne.n	8012f78 <_fstat_r+0x1c>
 8012f72:	682b      	ldr	r3, [r5, #0]
 8012f74:	b103      	cbz	r3, 8012f78 <_fstat_r+0x1c>
 8012f76:	6023      	str	r3, [r4, #0]
 8012f78:	bd38      	pop	{r3, r4, r5, pc}
 8012f7a:	bf00      	nop
 8012f7c:	20002e54 	.word	0x20002e54

08012f80 <_isatty_r>:
 8012f80:	b538      	push	{r3, r4, r5, lr}
 8012f82:	4d06      	ldr	r5, [pc, #24]	@ (8012f9c <_isatty_r+0x1c>)
 8012f84:	2300      	movs	r3, #0
 8012f86:	4604      	mov	r4, r0
 8012f88:	4608      	mov	r0, r1
 8012f8a:	602b      	str	r3, [r5, #0]
 8012f8c:	f7ef fc3e 	bl	800280c <_isatty>
 8012f90:	1c43      	adds	r3, r0, #1
 8012f92:	d102      	bne.n	8012f9a <_isatty_r+0x1a>
 8012f94:	682b      	ldr	r3, [r5, #0]
 8012f96:	b103      	cbz	r3, 8012f9a <_isatty_r+0x1a>
 8012f98:	6023      	str	r3, [r4, #0]
 8012f9a:	bd38      	pop	{r3, r4, r5, pc}
 8012f9c:	20002e54 	.word	0x20002e54

08012fa0 <_init>:
 8012fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012fa2:	bf00      	nop
 8012fa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012fa6:	bc08      	pop	{r3}
 8012fa8:	469e      	mov	lr, r3
 8012faa:	4770      	bx	lr

08012fac <_fini>:
 8012fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012fae:	bf00      	nop
 8012fb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012fb2:	bc08      	pop	{r3}
 8012fb4:	469e      	mov	lr, r3
 8012fb6:	4770      	bx	lr
