# Verilog_HDL
I am creating this repository to post the experiments I do in verilog with Arty A7 35T FPGA kit./ 
