{
  "creator": "Yosys 0.48 (git sha1 aaa5347494801e9e3870b31387da59da24233f76, clang++ 18.1.2-wasi-sdk -O3)",
  "modules": {
    "Gardner_Timing_Error": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/Gardner_Timing_Error.v:12.1-76.10"
      },
      "parameter_default_values": {
        "WIDTH": "00000000000000000000000000010000"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "signed": 1,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18 ]
        },
        "I_d16": {
          "direction": "input",
          "signed": 1,
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ]
        },
        "I_d32": {
          "direction": "input",
          "signed": 1,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50 ]
        },
        "Q": {
          "direction": "input",
          "signed": 1,
          "bits": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ]
        },
        "Q_d16": {
          "direction": "input",
          "signed": 1,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "Q_d32": {
          "direction": "input",
          "signed": 1,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ]
        },
        "error_n": {
          "direction": "output",
          "signed": 1,
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ]
        }
      },
      "cells": {
        "$add${workspace}/verilog/Gardner_Timing_Error.v:75$6": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:75.20-75.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 129 ],
            "B": [ 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 144 ],
            "Y": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ]
          }
        },
        "$neg${workspace}/verilog/Gardner_Timing_Error.v:60$2": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:60.22-60.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
            "Y": [ 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160 ]
          }
        },
        "$neg${workspace}/verilog/Gardner_Timing_Error.v:68$3": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:68.22-68.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
            "Y": [ 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176 ]
          }
        },
        "$procdff$15": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:55.3-72.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192 ],
            "Q": [ 193, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ]
          }
        },
        "$procdff$16": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:55.3-72.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209 ],
            "Q": [ 210, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144 ]
          }
        },
        "$procmux$10_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:0.0-0.0|{workspace}/verilog/Gardner_Timing_Error.v:64.5-71.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 98, 66 ],
            "B": [ "1", "0" ],
            "Y": [ 211 ]
          }
        },
        "$procmux$12": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:0.0-0.0|{workspace}/verilog/Gardner_Timing_Error.v:56.5-63.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
            "S": [ 212, 213 ],
            "Y": [ 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192 ]
          }
        },
        "$procmux$13_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:0.0-0.0|{workspace}/verilog/Gardner_Timing_Error.v:56.5-63.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 50, 18 ],
            "B": [ "0", "1" ],
            "Y": [ 212 ]
          }
        },
        "$procmux$14_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:0.0-0.0|{workspace}/verilog/Gardner_Timing_Error.v:56.5-63.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 50, 18 ],
            "B": [ "1", "0" ],
            "Y": [ 213 ]
          }
        },
        "$procmux$8": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:0.0-0.0|{workspace}/verilog/Gardner_Timing_Error.v:64.5-71.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
            "S": [ 214, 211 ],
            "Y": [ 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209 ]
          }
        },
        "$procmux$9_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:0.0-0.0|{workspace}/verilog/Gardner_Timing_Error.v:64.5-71.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 98, 66 ],
            "B": [ "0", "1" ],
            "Y": [ 214 ]
          }
        }
      },
      "netnames": {
        "$0\\I_error_n[15:0]": {
          "hide_name": 1,
          "bits": [ 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192 ],
          "attributes": {
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:55.3-72.6"
          }
        },
        "$0\\Q_error_n[15:0]": {
          "hide_name": 1,
          "bits": [ 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209 ],
          "attributes": {
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:55.3-72.6"
          }
        },
        "$add${workspace}/verilog/Gardner_Timing_Error.v:75$6_Y": {
          "hide_name": 1,
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:75.20-75.57"
          }
        },
        "$neg${workspace}/verilog/Gardner_Timing_Error.v:60$2_Y": {
          "hide_name": 1,
          "bits": [ 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:60.22-60.28"
          }
        },
        "$neg${workspace}/verilog/Gardner_Timing_Error.v:68$3_Y": {
          "hide_name": 1,
          "bits": [ 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:68.22-68.28"
          }
        },
        "$procmux$10_CMP": {
          "hide_name": 1,
          "bits": [ 211 ],
          "attributes": {
          }
        },
        "$procmux$12_Y": {
          "hide_name": 1,
          "bits": [ 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192 ],
          "attributes": {
          }
        },
        "$procmux$13_CMP": {
          "hide_name": 1,
          "bits": [ 212 ],
          "attributes": {
          }
        },
        "$procmux$14_CMP": {
          "hide_name": 1,
          "bits": [ 213 ],
          "attributes": {
          }
        },
        "$procmux$8_Y": {
          "hide_name": 1,
          "bits": [ 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209 ],
          "attributes": {
          }
        },
        "$procmux$9_CMP": {
          "hide_name": 1,
          "bits": [ 214 ],
          "attributes": {
          }
        },
        "$sshr${workspace}/verilog/Gardner_Timing_Error.v:75$4_Y": {
          "hide_name": 1,
          "bits": [ 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 129 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:75.21-75.36"
          }
        },
        "$sshr${workspace}/verilog/Gardner_Timing_Error.v:75$5_Y": {
          "hide_name": 1,
          "bits": [ 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 144 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:75.41-75.56"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:16.29-16.30"
          }
        },
        "I_d16": {
          "hide_name": 0,
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:17.29-17.34"
          }
        },
        "I_d32": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:18.29-18.34"
          }
        },
        "I_d32_sgn_n": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:29.8-29.19"
          }
        },
        "I_error_n": {
          "hide_name": 0,
          "bits": [ 193, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:37.26-37.35"
          }
        },
        "I_sgn_n": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:28.8-28.15"
          }
        },
        "I_sgn_x2": {
          "hide_name": 0,
          "bits": [ 50, 18 ],
          "attributes": {
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:30.14-30.22"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:19.29-19.30"
          }
        },
        "Q_d16": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:20.29-20.34"
          }
        },
        "Q_d32": {
          "hide_name": 0,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:21.29-21.34"
          }
        },
        "Q_d32_sgn_n": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:33.8-33.19"
          }
        },
        "Q_error_n": {
          "hide_name": 0,
          "bits": [ 210, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:37.37-37.46"
          }
        },
        "Q_sgn_n": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:32.8-32.15"
          }
        },
        "Q_sgn_x2": {
          "hide_name": 0,
          "bits": [ 98, 66 ],
          "attributes": {
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:34.14-34.22"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:15.29-15.32"
          }
        },
        "error_n": {
          "hide_name": 0,
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Gardner_Timing_Error.v:22.29-22.36"
          }
        }
      }
    }
  }
}
