
stm32f746g_tx_rx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017eb0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a0  08018080  08018080  00019080  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018220  08018220  0001a18c  2**0
                  CONTENTS
  4 .ARM          00000008  08018220  08018220  00019220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018228  08018228  0001a18c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018228  08018228  00019228  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801822c  0801822c  0001922c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000004c  20000000  08018230  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  2000004c  0801827c  0001a04c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  200000ec  0801831c  0001a0ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000fb90  2000018c  080183bc  0001a18c  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  2000fd1c  080183bc  0001ad1c  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0001a18c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00040dc4  00000000  00000000  0001a1bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000088d3  00000000  00000000  0005af80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00003690  00000000  00000000  00063858  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00002a46  00000000  00000000  00066ee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003573f  00000000  00000000  0006992e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00046fd5  00000000  00000000  0009f06d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0012bd96  00000000  00000000  000e6042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00211dd8  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000e858  00000000  00000000  00211e1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000058  00000000  00000000  00220674  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000018c 	.word	0x2000018c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08018068 	.word	0x08018068

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000190 	.word	0x20000190
 800020c:	08018068 	.word	0x08018068

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8000540:	bf00      	nop
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr

0800054a <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 800054a:	b480      	push	{r7}
 800054c:	b083      	sub	sp, #12
 800054e:	af00      	add	r7, sp, #0
 8000550:	6078      	str	r0, [r7, #4]
 8000552:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000554:	bf00      	nop
 8000556:	370c      	adds	r7, #12
 8000558:	46bd      	mov	sp, r7
 800055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055e:	4770      	bx	lr

08000560 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8000564:	bf00      	nop
 8000566:	46bd      	mov	sp, r7
 8000568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056c:	4770      	bx	lr
	...

08000570 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	4a07      	ldr	r2, [pc, #28]	@ (800059c <vApplicationGetIdleTaskMemory+0x2c>)
 8000580:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000582:	68bb      	ldr	r3, [r7, #8]
 8000584:	4a06      	ldr	r2, [pc, #24]	@ (80005a0 <vApplicationGetIdleTaskMemory+0x30>)
 8000586:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800058e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000590:	bf00      	nop
 8000592:	3714      	adds	r7, #20
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr
 800059c:	200001a8 	.word	0x200001a8
 80005a0:	20000200 	.word	0x20000200

080005a4 <HAL_GPIO_EXTI_Callback>:
static TaskHandle_t xAudioTaskHandle = NULL;
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b084      	sub	sp, #16
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	4603      	mov	r3, r0
 80005ac:	80fb      	strh	r3, [r7, #6]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80005ae:	2300      	movs	r3, #0
 80005b0:	60fb      	str	r3, [r7, #12]
	ButtonEvent_t evt = BUTTON_EVT_NONE;
 80005b2:	2300      	movs	r3, #0
 80005b4:	72fb      	strb	r3, [r7, #11]
	if(GPIO_Pin == GPIO_PIN_11){
 80005b6:	88fb      	ldrh	r3, [r7, #6]
 80005b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80005bc:	d101      	bne.n	80005c2 <HAL_GPIO_EXTI_Callback+0x1e>
		evt = BUTTON_EVT_AUDIO;
 80005be:	2301      	movs	r3, #1
 80005c0:	72fb      	strb	r3, [r7, #11]
	}
	if(evt != BUTTON_EVT_NONE){
 80005c2:	7afb      	ldrb	r3, [r7, #11]
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d013      	beq.n	80005f0 <HAL_GPIO_EXTI_Callback+0x4c>
		xQueueSendFromISR(xButtonEventQueue, &evt, &xHigherPriorityTaskWoken);
 80005c8:	4b0b      	ldr	r3, [pc, #44]	@ (80005f8 <HAL_GPIO_EXTI_Callback+0x54>)
 80005ca:	6818      	ldr	r0, [r3, #0]
 80005cc:	f107 020c 	add.w	r2, r7, #12
 80005d0:	f107 010b 	add.w	r1, r7, #11
 80005d4:	2300      	movs	r3, #0
 80005d6:	f015 f8f9 	bl	80157cc <xQueueGenericSendFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d007      	beq.n	80005f0 <HAL_GPIO_EXTI_Callback+0x4c>
 80005e0:	4b06      	ldr	r3, [pc, #24]	@ (80005fc <HAL_GPIO_EXTI_Callback+0x58>)
 80005e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80005e6:	601a      	str	r2, [r3, #0]
 80005e8:	f3bf 8f4f 	dsb	sy
 80005ec:	f3bf 8f6f 	isb	sy
	}
}
 80005f0:	bf00      	nop
 80005f2:	3710      	adds	r7, #16
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	20001014 	.word	0x20001014
 80005fc:	e000ed04 	.word	0xe000ed04

08000600 <vButtonManagerTask>:
static void vButtonManagerTask(void *pvParameters)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b084      	sub	sp, #16
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
	ButtonEvent_t evt;
    for (;;) {
    	 if(xQueueReceive(xButtonEventQueue, &evt, portMAX_DELAY) == pdTRUE){
 8000608:	4b1e      	ldr	r3, [pc, #120]	@ (8000684 <vButtonManagerTask+0x84>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	f107 010f 	add.w	r1, r7, #15
 8000610:	f04f 32ff 	mov.w	r2, #4294967295
 8000614:	4618      	mov	r0, r3
 8000616:	f015 fa15 	bl	8015a44 <xQueueReceive>
 800061a:	4603      	mov	r3, r0
 800061c:	2b01      	cmp	r3, #1
 800061e:	d1f3      	bne.n	8000608 <vButtonManagerTask+0x8>
    		 switch (evt){
 8000620:	7bfb      	ldrb	r3, [r7, #15]
 8000622:	3b01      	subs	r3, #1
 8000624:	2b03      	cmp	r3, #3
 8000626:	d82b      	bhi.n	8000680 <vButtonManagerTask+0x80>
 8000628:	a201      	add	r2, pc, #4	@ (adr r2, 8000630 <vButtonManagerTask+0x30>)
 800062a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800062e:	bf00      	nop
 8000630:	08000641 	.word	0x08000641
 8000634:	08000681 	.word	0x08000681
 8000638:	08000681 	.word	0x08000681
 800063c:	08000681 	.word	0x08000681
    		 case BUTTON_EVT_AUDIO:
    		     if (audioState == FUNC_STATE_STOPPED) {
 8000640:	4b11      	ldr	r3, [pc, #68]	@ (8000688 <vButtonManagerTask+0x88>)
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d10d      	bne.n	8000664 <vButtonManagerTask+0x64>
    		         audioState = FUNC_STATE_RUNNING;
 8000648:	4b0f      	ldr	r3, [pc, #60]	@ (8000688 <vButtonManagerTask+0x88>)
 800064a:	2201      	movs	r2, #1
 800064c:	701a      	strb	r2, [r3, #0]
    		         SystemCommand_t cmd = CMD_AUDIO_START;
 800064e:	2300      	movs	r3, #0
 8000650:	73bb      	strb	r3, [r7, #14]
    		         xQueueSend(xSystemCommandQueue, &cmd, 0);
 8000652:	4b0e      	ldr	r3, [pc, #56]	@ (800068c <vButtonManagerTask+0x8c>)
 8000654:	6818      	ldr	r0, [r3, #0]
 8000656:	f107 010e 	add.w	r1, r7, #14
 800065a:	2300      	movs	r3, #0
 800065c:	2200      	movs	r2, #0
 800065e:	f014 ffab 	bl	80155b8 <xQueueGenericSend>
    		     } else {
    		         audioState = FUNC_STATE_STOPPED;
    		         SystemCommand_t cmd = CMD_AUDIO_STOP;
    		         xQueueSend(xSystemCommandQueue, &cmd, 0);
    		     }
    		     break;
 8000662:	e00e      	b.n	8000682 <vButtonManagerTask+0x82>
    		         audioState = FUNC_STATE_STOPPED;
 8000664:	4b08      	ldr	r3, [pc, #32]	@ (8000688 <vButtonManagerTask+0x88>)
 8000666:	2200      	movs	r2, #0
 8000668:	701a      	strb	r2, [r3, #0]
    		         SystemCommand_t cmd = CMD_AUDIO_STOP;
 800066a:	2301      	movs	r3, #1
 800066c:	737b      	strb	r3, [r7, #13]
    		         xQueueSend(xSystemCommandQueue, &cmd, 0);
 800066e:	4b07      	ldr	r3, [pc, #28]	@ (800068c <vButtonManagerTask+0x8c>)
 8000670:	6818      	ldr	r0, [r3, #0]
 8000672:	f107 010d 	add.w	r1, r7, #13
 8000676:	2300      	movs	r3, #0
 8000678:	2200      	movs	r2, #0
 800067a:	f014 ff9d 	bl	80155b8 <xQueueGenericSend>
    		     break;
 800067e:	e000      	b.n	8000682 <vButtonManagerTask+0x82>
    		 case BUTTON_EVT_MOTOR:
    		     break;
    		 case BUTTON_EVT_SERVO:
    		     break;
    		 default:
    			 break;
 8000680:	bf00      	nop
    	 if(xQueueReceive(xButtonEventQueue, &evt, portMAX_DELAY) == pdTRUE){
 8000682:	e7c1      	b.n	8000608 <vButtonManagerTask+0x8>
 8000684:	20001014 	.word	0x20001014
 8000688:	2000100c 	.word	0x2000100c
 800068c:	20001018 	.word	0x20001018

08000690 <vAudioTask>:
    		 }
    	 }
    }
}
static void vAudioTask(void *arg)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b084      	sub	sp, #16
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
    SystemCommand_t cmd;
    uint8_t running = 0;
 8000698:	2300      	movs	r3, #0
 800069a:	73fb      	strb	r3, [r7, #15]

    HAL_UART_Transmit(&huart6, (uint8_t*)"AudioTask OK\n", 13, 100);
 800069c:	2364      	movs	r3, #100	@ 0x64
 800069e:	220d      	movs	r2, #13
 80006a0:	492a      	ldr	r1, [pc, #168]	@ (800074c <vAudioTask+0xbc>)
 80006a2:	482b      	ldr	r0, [pc, #172]	@ (8000750 <vAudioTask+0xc0>)
 80006a4:	f00f fc2a 	bl	800fefc <HAL_UART_Transmit>

    for (;;) {
        if (xQueueReceive(xSystemCommandQueue, &cmd, running ? 0 : portMAX_DELAY) == pdTRUE) {
 80006a8:	4b2a      	ldr	r3, [pc, #168]	@ (8000754 <vAudioTask+0xc4>)
 80006aa:	6818      	ldr	r0, [r3, #0]
 80006ac:	7bfb      	ldrb	r3, [r7, #15]
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d001      	beq.n	80006b6 <vAudioTask+0x26>
 80006b2:	2200      	movs	r2, #0
 80006b4:	e001      	b.n	80006ba <vAudioTask+0x2a>
 80006b6:	f04f 32ff 	mov.w	r2, #4294967295
 80006ba:	f107 030d 	add.w	r3, r7, #13
 80006be:	4619      	mov	r1, r3
 80006c0:	f015 f9c0 	bl	8015a44 <xQueueReceive>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b01      	cmp	r3, #1
 80006c8:	d124      	bne.n	8000714 <vAudioTask+0x84>
            switch (cmd) {
 80006ca:	7b7b      	ldrb	r3, [r7, #13]
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d002      	beq.n	80006d6 <vAudioTask+0x46>
 80006d0:	2b01      	cmp	r3, #1
 80006d2:	d00e      	beq.n	80006f2 <vAudioTask+0x62>
                        HAL_UART_Transmit(&huart6, (uint8_t*)"STOP\n", 5, 100);
                    }
                    break;

                default:
                    break;
 80006d4:	e01e      	b.n	8000714 <vAudioTask+0x84>
                    if (!running) {
 80006d6:	7bfb      	ldrb	r3, [r7, #15]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d118      	bne.n	800070e <vAudioTask+0x7e>
                        running = 1;
 80006dc:	2301      	movs	r3, #1
 80006de:	73fb      	strb	r3, [r7, #15]
                        recordAndStreamStart();
 80006e0:	f001 fde6 	bl	80022b0 <recordAndStreamStart>
                        HAL_UART_Transmit(&huart6, (uint8_t*)"START\n", 6, 100);
 80006e4:	2364      	movs	r3, #100	@ 0x64
 80006e6:	2206      	movs	r2, #6
 80006e8:	491b      	ldr	r1, [pc, #108]	@ (8000758 <vAudioTask+0xc8>)
 80006ea:	4819      	ldr	r0, [pc, #100]	@ (8000750 <vAudioTask+0xc0>)
 80006ec:	f00f fc06 	bl	800fefc <HAL_UART_Transmit>
                    break;
 80006f0:	e00d      	b.n	800070e <vAudioTask+0x7e>
                    if (running) {
 80006f2:	7bfb      	ldrb	r3, [r7, #15]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d00c      	beq.n	8000712 <vAudioTask+0x82>
                        recordAndStreamStop();
 80006f8:	f001 fe4e 	bl	8002398 <recordAndStreamStop>
                        running = 0;
 80006fc:	2300      	movs	r3, #0
 80006fe:	73fb      	strb	r3, [r7, #15]
                        HAL_UART_Transmit(&huart6, (uint8_t*)"STOP\n", 5, 100);
 8000700:	2364      	movs	r3, #100	@ 0x64
 8000702:	2205      	movs	r2, #5
 8000704:	4915      	ldr	r1, [pc, #84]	@ (800075c <vAudioTask+0xcc>)
 8000706:	4812      	ldr	r0, [pc, #72]	@ (8000750 <vAudioTask+0xc0>)
 8000708:	f00f fbf8 	bl	800fefc <HAL_UART_Transmit>
                    break;
 800070c:	e001      	b.n	8000712 <vAudioTask+0x82>
                    break;
 800070e:	bf00      	nop
 8000710:	e000      	b.n	8000714 <vAudioTask+0x84>
                    break;
 8000712:	bf00      	nop
            }
        }

        if (running) {
 8000714:	7bfb      	ldrb	r3, [r7, #15]
 8000716:	2b00      	cmp	r3, #0
 8000718:	d010      	beq.n	800073c <vAudioTask+0xac>
            AUDIO_ErrorTypeDef err = recordProcess();
 800071a:	f001 fd05 	bl	8002128 <recordProcess>
 800071e:	4603      	mov	r3, r0
 8000720:	73bb      	strb	r3, [r7, #14]
            if (err == AUDIO_ERROR_EOF) {
 8000722:	7bbb      	ldrb	r3, [r7, #14]
 8000724:	2b02      	cmp	r3, #2
 8000726:	d109      	bne.n	800073c <vAudioTask+0xac>
                recordAndStreamStop();
 8000728:	f001 fe36 	bl	8002398 <recordAndStreamStop>
                running = 0;
 800072c:	2300      	movs	r3, #0
 800072e:	73fb      	strb	r3, [r7, #15]
                HAL_UART_Transmit(&huart6, (uint8_t*)"EOF\n", 4, 100);
 8000730:	2364      	movs	r3, #100	@ 0x64
 8000732:	2204      	movs	r2, #4
 8000734:	490a      	ldr	r1, [pc, #40]	@ (8000760 <vAudioTask+0xd0>)
 8000736:	4806      	ldr	r0, [pc, #24]	@ (8000750 <vAudioTask+0xc0>)
 8000738:	f00f fbe0 	bl	800fefc <HAL_UART_Transmit>
            }
        }

        if (running) {
 800073c:	7bfb      	ldrb	r3, [r7, #15]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d0b2      	beq.n	80006a8 <vAudioTask+0x18>
            vTaskDelay(1);
 8000742:	2001      	movs	r0, #1
 8000744:	f015 ff6a 	bl	801661c <vTaskDelay>
        if (xQueueReceive(xSystemCommandQueue, &cmd, running ? 0 : portMAX_DELAY) == pdTRUE) {
 8000748:	e7ae      	b.n	80006a8 <vAudioTask+0x18>
 800074a:	bf00      	nop
 800074c:	08018080 	.word	0x08018080
 8000750:	20000f4c 	.word	0x20000f4c
 8000754:	20001018 	.word	0x20001018
 8000758:	08018090 	.word	0x08018090
 800075c:	08018098 	.word	0x08018098
 8000760:	080180a0 	.word	0x080180a0

08000764 <vStreamTask>:
        }
    }
}
static void vStreamTask(void *arg)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b08a      	sub	sp, #40	@ 0x28
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
    uint32_t ulNotificationValue;
    uint16_t *pcm_buffer;
    uint32_t offset;

    HAL_UART_Transmit(&huart6, (uint8_t*)"StreamTask OK\n", 14, 100);
 800076c:	2364      	movs	r3, #100	@ 0x64
 800076e:	220e      	movs	r2, #14
 8000770:	4919      	ldr	r1, [pc, #100]	@ (80007d8 <vStreamTask+0x74>)
 8000772:	481a      	ldr	r0, [pc, #104]	@ (80007dc <vStreamTask+0x78>)
 8000774:	f00f fbc2 	bl	800fefc <HAL_UART_Transmit>

    for (;;) {
        /* Chờ notification từ DMA callback */
        if (xTaskNotifyWait(0, 0xFFFFFFFF, &ulNotificationValue, portMAX_DELAY) == pdTRUE) {
 8000778:	f107 020c 	add.w	r2, r7, #12
 800077c:	f04f 33ff 	mov.w	r3, #4294967295
 8000780:	f04f 31ff 	mov.w	r1, #4294967295
 8000784:	2000      	movs	r0, #0
 8000786:	f016 fdc7 	bl	8017318 <xTaskNotifyWait>
 800078a:	4603      	mov	r3, r0
 800078c:	2b01      	cmp	r3, #1
 800078e:	d1f3      	bne.n	8000778 <vStreamTask+0x14>

            /* Lấy pointer đến buffer và offset hiện tại */
            pcm_buffer = Audio_GetPcmBuffer();
 8000790:	f001 fcb2 	bl	80020f8 <Audio_GetPcmBuffer>
 8000794:	6238      	str	r0, [r7, #32]
            offset = Audio_GetCurrentOffset();
 8000796:	f001 fcb9 	bl	800210c <Audio_GetCurrentOffset>
 800079a:	61f8      	str	r0, [r7, #28]

            uint8_t *data_ptr = (uint8_t*)&pcm_buffer[offset];
 800079c:	69fb      	ldr	r3, [r7, #28]
 800079e:	005b      	lsls	r3, r3, #1
 80007a0:	6a3a      	ldr	r2, [r7, #32]
 80007a2:	4413      	add	r3, r2
 80007a4:	61bb      	str	r3, [r7, #24]
            uint32_t total_bytes = AUDIO_IN_PCM_BUFFER_SIZE * 2;  // 4096 samples * 2 bytes
 80007a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007aa:	617b      	str	r3, [r7, #20]
            uint32_t sent = 0;
 80007ac:	2300      	movs	r3, #0
 80007ae:	627b      	str	r3, [r7, #36]	@ 0x24

            while (sent < total_bytes) {
 80007b0:	e00c      	b.n	80007cc <vStreamTask+0x68>
                uint32_t chunk = (total_bytes - sent > STREAM_CHUNK_SIZE) ?
 80007b2:	697a      	ldr	r2, [r7, #20]
 80007b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007b6:	1ad3      	subs	r3, r2, r3
 80007b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80007bc:	bf28      	it	cs
 80007be:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 80007c2:	613b      	str	r3, [r7, #16]
                                  STREAM_CHUNK_SIZE : (total_bytes - sent);
//                HAL_UART_Transmit(&huart6, &data_ptr[sent], chunk, 50);
                sent += chunk;
 80007c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80007c6:	693b      	ldr	r3, [r7, #16]
 80007c8:	4413      	add	r3, r2
 80007ca:	627b      	str	r3, [r7, #36]	@ 0x24
            while (sent < total_bytes) {
 80007cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80007ce:	697b      	ldr	r3, [r7, #20]
 80007d0:	429a      	cmp	r2, r3
 80007d2:	d3ee      	bcc.n	80007b2 <vStreamTask+0x4e>
        if (xTaskNotifyWait(0, 0xFFFFFFFF, &ulNotificationValue, portMAX_DELAY) == pdTRUE) {
 80007d4:	e7d0      	b.n	8000778 <vStreamTask+0x14>
 80007d6:	bf00      	nop
 80007d8:	080180a8 	.word	0x080180a8
 80007dc:	20000f4c 	.word	0x20000f4c

080007e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007e0:	b5b0      	push	{r4, r5, r7, lr}
 80007e2:	b08a      	sub	sp, #40	@ 0x28
 80007e4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007e6:	f005 f9f9 	bl	8005bdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007ea:	f000 f8c1 	bl	8000970 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80007ee:	f000 f931 	bl	8000a54 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007f2:	f001 f8e5 	bl	80019c0 <MX_GPIO_Init>
  MX_DMA_Init();
 80007f6:	f001 f85d 	bl	80018b4 <MX_DMA_Init>
  MX_ADC3_Init();
 80007fa:	f000 f95d 	bl	8000ab8 <MX_ADC3_Init>
  MX_CRC_Init();
 80007fe:	f000 f9ad 	bl	8000b5c <MX_CRC_Init>
  MX_DCMI_Init();
 8000802:	f000 f9cd 	bl	8000ba0 <MX_DCMI_Init>
  MX_DMA2D_Init();
 8000806:	f000 f9ff 	bl	8000c08 <MX_DMA2D_Init>
  MX_ETH_Init();
 800080a:	f000 fa2f 	bl	8000c6c <MX_ETH_Init>
  MX_FMC_Init();
 800080e:	f001 f887 	bl	8001920 <MX_FMC_Init>
  MX_I2C1_Init();
 8000812:	f000 fa79 	bl	8000d08 <MX_I2C1_Init>
  MX_I2C3_Init();
 8000816:	f000 fab7 	bl	8000d88 <MX_I2C3_Init>
  MX_LTDC_Init();
 800081a:	f000 faf5 	bl	8000e08 <MX_LTDC_Init>
  MX_QUADSPI_Init();
 800081e:	f000 fb75 	bl	8000f0c <MX_QUADSPI_Init>
  MX_RTC_Init();
 8000822:	f000 fb9f 	bl	8000f64 <MX_RTC_Init>
  MX_SAI2_Init();
 8000826:	f000 fc41 	bl	80010ac <MX_SAI2_Init>
  MX_SDMMC1_SD_Init();
 800082a:	f000 fce7 	bl	80011fc <MX_SDMMC1_SD_Init>
  MX_SPDIFRX_Init();
 800082e:	f000 fd05 	bl	800123c <MX_SPDIFRX_Init>
  MX_TIM1_Init();
 8000832:	f000 fd33 	bl	800129c <MX_TIM1_Init>
  MX_TIM2_Init();
 8000836:	f000 fddd 	bl	80013f4 <MX_TIM2_Init>
  MX_TIM3_Init();
 800083a:	f000 fe51 	bl	80014e0 <MX_TIM3_Init>
  MX_TIM5_Init();
 800083e:	f000 fec7 	bl	80015d0 <MX_TIM5_Init>
  MX_TIM8_Init();
 8000842:	f000 ff3d 	bl	80016c0 <MX_TIM8_Init>
  MX_TIM12_Init();
 8000846:	f000 ff8f 	bl	8001768 <MX_TIM12_Init>
  MX_USART1_UART_Init();
 800084a:	f000 ffd3 	bl	80017f4 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 800084e:	f001 f801 	bl	8001854 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 8000852:	f011 f963 	bl	8011b1c <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  xButtonEventQueue = xQueueCreate(8, sizeof(ButtonEvent_t));
 8000856:	2200      	movs	r2, #0
 8000858:	2101      	movs	r1, #1
 800085a:	2008      	movs	r0, #8
 800085c:	f014 fdd3 	bl	8015406 <xQueueGenericCreate>
 8000860:	4603      	mov	r3, r0
 8000862:	4a31      	ldr	r2, [pc, #196]	@ (8000928 <main+0x148>)
 8000864:	6013      	str	r3, [r2, #0]
  xSystemCommandQueue = xQueueCreate(8, sizeof(SystemCommand_t));
 8000866:	2200      	movs	r2, #0
 8000868:	2101      	movs	r1, #1
 800086a:	2008      	movs	r0, #8
 800086c:	f014 fdcb 	bl	8015406 <xQueueGenericCreate>
 8000870:	4603      	mov	r3, r0
 8000872:	4a2e      	ldr	r2, [pc, #184]	@ (800092c <main+0x14c>)
 8000874:	6013      	str	r3, [r2, #0]

  /* Tạo tasks */
  xTaskCreate(vButtonManagerTask, "Button", BUTTON_TASK_STACK_SIZE, NULL,
 8000876:	4b2e      	ldr	r3, [pc, #184]	@ (8000930 <main+0x150>)
 8000878:	9301      	str	r3, [sp, #4]
 800087a:	2304      	movs	r3, #4
 800087c:	9300      	str	r3, [sp, #0]
 800087e:	2300      	movs	r3, #0
 8000880:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000884:	492b      	ldr	r1, [pc, #172]	@ (8000934 <main+0x154>)
 8000886:	482c      	ldr	r0, [pc, #176]	@ (8000938 <main+0x158>)
 8000888:	f015 fd84 	bl	8016394 <xTaskCreate>
              BUTTON_TASK_PRIORITY, &xButtonManagerTaskHandle);

  xTaskCreate(vAudioTask, "Audio", AUDIO_TASK_STACK_SIZE, NULL,
 800088c:	4b2b      	ldr	r3, [pc, #172]	@ (800093c <main+0x15c>)
 800088e:	9301      	str	r3, [sp, #4]
 8000890:	2304      	movs	r3, #4
 8000892:	9300      	str	r3, [sp, #0]
 8000894:	2300      	movs	r3, #0
 8000896:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800089a:	4929      	ldr	r1, [pc, #164]	@ (8000940 <main+0x160>)
 800089c:	4829      	ldr	r0, [pc, #164]	@ (8000944 <main+0x164>)
 800089e:	f015 fd79 	bl	8016394 <xTaskCreate>
              tskIDLE_PRIORITY + 4, &xAudioTaskHandle);

  xTaskCreate(vStreamTask, "Stream", STREAM_TASK_STACK_SIZE, NULL,
 80008a2:	4b29      	ldr	r3, [pc, #164]	@ (8000948 <main+0x168>)
 80008a4:	9301      	str	r3, [sp, #4]
 80008a6:	2305      	movs	r3, #5
 80008a8:	9300      	str	r3, [sp, #0]
 80008aa:	2300      	movs	r3, #0
 80008ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008b0:	4926      	ldr	r1, [pc, #152]	@ (800094c <main+0x16c>)
 80008b2:	4827      	ldr	r0, [pc, #156]	@ (8000950 <main+0x170>)
 80008b4:	f015 fd6e 	bl	8016394 <xTaskCreate>
              STREAM_TASK_PRIORITY, &xStreamTaskHandle);

  /* QUAN TRỌNG: Set task handle cho record module */
  Audio_SetStreamTaskHandle(xStreamTaskHandle);
 80008b8:	4b23      	ldr	r3, [pc, #140]	@ (8000948 <main+0x168>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	4618      	mov	r0, r3
 80008be:	f001 fbfb 	bl	80020b8 <Audio_SetStreamTaskHandle>
  Audio_SetRecordTaskHandle(xAudioTaskHandle);
 80008c2:	4b1e      	ldr	r3, [pc, #120]	@ (800093c <main+0x15c>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	4618      	mov	r0, r3
 80008c8:	f001 fc06 	bl	80020d8 <Audio_SetRecordTaskHandle>

  /* Mount SD card */
  FRESULT res;
  res = f_mount(&SDFatFS, (TCHAR const*)SDPath, 0);
 80008cc:	2200      	movs	r2, #0
 80008ce:	4921      	ldr	r1, [pc, #132]	@ (8000954 <main+0x174>)
 80008d0:	4821      	ldr	r0, [pc, #132]	@ (8000958 <main+0x178>)
 80008d2:	f013 fa13 	bl	8013cfc <f_mount>
 80008d6:	4603      	mov	r3, r0
 80008d8:	77fb      	strb	r3, [r7, #31]
  if(res != FR_OK) {
 80008da:	7ffb      	ldrb	r3, [r7, #31]
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d005      	beq.n	80008ec <main+0x10c>
      HAL_UART_Transmit(&huart6, (uint8_t*)"SD FAIL\n", 8, 100);
 80008e0:	2364      	movs	r3, #100	@ 0x64
 80008e2:	2208      	movs	r2, #8
 80008e4:	491d      	ldr	r1, [pc, #116]	@ (800095c <main+0x17c>)
 80008e6:	481e      	ldr	r0, [pc, #120]	@ (8000960 <main+0x180>)
 80008e8:	f00f fb08 	bl	800fefc <HAL_UART_Transmit>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
  xButtonSemaphore = xSemaphoreCreateBinary();
 80008ec:	2203      	movs	r2, #3
 80008ee:	2100      	movs	r1, #0
 80008f0:	2001      	movs	r0, #1
 80008f2:	f014 fd88 	bl	8015406 <xQueueGenericCreate>
 80008f6:	4603      	mov	r3, r0
 80008f8:	4a1a      	ldr	r2, [pc, #104]	@ (8000964 <main+0x184>)
 80008fa:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 4096);
 80008fc:	4b1a      	ldr	r3, [pc, #104]	@ (8000968 <main+0x188>)
 80008fe:	463c      	mov	r4, r7
 8000900:	461d      	mov	r5, r3
 8000902:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000904:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000906:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800090a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800090e:	463b      	mov	r3, r7
 8000910:	2100      	movs	r1, #0
 8000912:	4618      	mov	r0, r3
 8000914:	f014 f9ba 	bl	8014c8c <osThreadCreate>
 8000918:	4603      	mov	r3, r0
 800091a:	4a14      	ldr	r2, [pc, #80]	@ (800096c <main+0x18c>)
 800091c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800091e:	f014 f992 	bl	8014c46 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000922:	bf00      	nop
 8000924:	e7fd      	b.n	8000922 <main+0x142>
 8000926:	bf00      	nop
 8000928:	20001014 	.word	0x20001014
 800092c:	20001018 	.word	0x20001018
 8000930:	20001010 	.word	0x20001010
 8000934:	080180b8 	.word	0x080180b8
 8000938:	08000601 	.word	0x08000601
 800093c:	20001020 	.word	0x20001020
 8000940:	080180c0 	.word	0x080180c0
 8000944:	08000691 	.word	0x08000691
 8000948:	2000101c 	.word	0x2000101c
 800094c:	080180c8 	.word	0x080180c8
 8000950:	08000765 	.word	0x08000765
 8000954:	20007310 	.word	0x20007310
 8000958:	20007314 	.word	0x20007314
 800095c:	080180d0 	.word	0x080180d0
 8000960:	20000f4c 	.word	0x20000f4c
 8000964:	20000600 	.word	0x20000600
 8000968:	080180e8 	.word	0x080180e8
 800096c:	20001008 	.word	0x20001008

08000970 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b094      	sub	sp, #80	@ 0x50
 8000974:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000976:	f107 0320 	add.w	r3, r7, #32
 800097a:	2230      	movs	r2, #48	@ 0x30
 800097c:	2100      	movs	r1, #0
 800097e:	4618      	mov	r0, r3
 8000980:	f017 fb38 	bl	8017ff4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000984:	f107 030c 	add.w	r3, r7, #12
 8000988:	2200      	movs	r2, #0
 800098a:	601a      	str	r2, [r3, #0]
 800098c:	605a      	str	r2, [r3, #4]
 800098e:	609a      	str	r2, [r3, #8]
 8000990:	60da      	str	r2, [r3, #12]
 8000992:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000994:	f00a fa26 	bl	800ade4 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000998:	4b2c      	ldr	r3, [pc, #176]	@ (8000a4c <SystemClock_Config+0xdc>)
 800099a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800099c:	4a2b      	ldr	r2, [pc, #172]	@ (8000a4c <SystemClock_Config+0xdc>)
 800099e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80009a4:	4b29      	ldr	r3, [pc, #164]	@ (8000a4c <SystemClock_Config+0xdc>)
 80009a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009ac:	60bb      	str	r3, [r7, #8]
 80009ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009b0:	4b27      	ldr	r3, [pc, #156]	@ (8000a50 <SystemClock_Config+0xe0>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4a26      	ldr	r2, [pc, #152]	@ (8000a50 <SystemClock_Config+0xe0>)
 80009b6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80009ba:	6013      	str	r3, [r2, #0]
 80009bc:	4b24      	ldr	r3, [pc, #144]	@ (8000a50 <SystemClock_Config+0xe0>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80009c4:	607b      	str	r3, [r7, #4]
 80009c6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80009c8:	2309      	movs	r3, #9
 80009ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009cc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009d0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80009d2:	2301      	movs	r3, #1
 80009d4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009d6:	2302      	movs	r3, #2
 80009d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009da:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80009de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80009e0:	2319      	movs	r3, #25
 80009e2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 80009e4:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80009e8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009ea:	2302      	movs	r3, #2
 80009ec:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80009ee:	2309      	movs	r3, #9
 80009f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009f2:	f107 0320 	add.w	r3, r7, #32
 80009f6:	4618      	mov	r0, r3
 80009f8:	f00a fb16 	bl	800b028 <HAL_RCC_OscConfig>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d001      	beq.n	8000a06 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000a02:	f001 f9dd 	bl	8001dc0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000a06:	f00a f9fd 	bl	800ae04 <HAL_PWREx_EnableOverDrive>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000a10:	f001 f9d6 	bl	8001dc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a14:	230f      	movs	r3, #15
 8000a16:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a18:	2302      	movs	r3, #2
 8000a1a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000a20:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000a24:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000a26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a2a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8000a2c:	f107 030c 	add.w	r3, r7, #12
 8000a30:	2106      	movs	r1, #6
 8000a32:	4618      	mov	r0, r3
 8000a34:	f00a fd9c 	bl	800b570 <HAL_RCC_ClockConfig>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000a3e:	f001 f9bf 	bl	8001dc0 <Error_Handler>
  }
}
 8000a42:	bf00      	nop
 8000a44:	3750      	adds	r7, #80	@ 0x50
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	40023800 	.word	0x40023800
 8000a50:	40007000 	.word	0x40007000

08000a54 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b0a2      	sub	sp, #136	@ 0x88
 8000a58:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a5a:	1d3b      	adds	r3, r7, #4
 8000a5c:	2284      	movs	r2, #132	@ 0x84
 8000a5e:	2100      	movs	r1, #0
 8000a60:	4618      	mov	r0, r3
 8000a62:	f017 fac7 	bl	8017ff4 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SAI2
 8000a66:	4b13      	ldr	r3, [pc, #76]	@ (8000ab4 <PeriphCommonClock_Config+0x60>)
 8000a68:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8000a6a:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000a6e:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8000a70:	2305      	movs	r3, #5
 8000a72:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8000a74:	2302      	movs	r3, #2
 8000a76:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8000a78:	2303      	movs	r3, #3
 8000a7a:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8000a7c:	2301      	movs	r3, #1
 8000a7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000a80:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000a84:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 8000a86:	2300      	movs	r3, #0
 8000a88:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 8000a8a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000a8e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8000a92:	2300      	movs	r3, #0
 8000a94:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a98:	1d3b      	adds	r3, r7, #4
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f00a ff80 	bl	800b9a0 <HAL_RCCEx_PeriphCLKConfig>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8000aa6:	f001 f98b 	bl	8001dc0 <Error_Handler>
  }
}
 8000aaa:	bf00      	nop
 8000aac:	3788      	adds	r7, #136	@ 0x88
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	00b00008 	.word	0x00b00008

08000ab8 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b084      	sub	sp, #16
 8000abc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000abe:	463b      	mov	r3, r7
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	601a      	str	r2, [r3, #0]
 8000ac4:	605a      	str	r2, [r3, #4]
 8000ac6:	609a      	str	r2, [r3, #8]
 8000ac8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000aca:	4b21      	ldr	r3, [pc, #132]	@ (8000b50 <MX_ADC3_Init+0x98>)
 8000acc:	4a21      	ldr	r2, [pc, #132]	@ (8000b54 <MX_ADC3_Init+0x9c>)
 8000ace:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000ad0:	4b1f      	ldr	r3, [pc, #124]	@ (8000b50 <MX_ADC3_Init+0x98>)
 8000ad2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000ad6:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000ad8:	4b1d      	ldr	r3, [pc, #116]	@ (8000b50 <MX_ADC3_Init+0x98>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000ade:	4b1c      	ldr	r3, [pc, #112]	@ (8000b50 <MX_ADC3_Init+0x98>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000ae4:	4b1a      	ldr	r3, [pc, #104]	@ (8000b50 <MX_ADC3_Init+0x98>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000aea:	4b19      	ldr	r3, [pc, #100]	@ (8000b50 <MX_ADC3_Init+0x98>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000af2:	4b17      	ldr	r3, [pc, #92]	@ (8000b50 <MX_ADC3_Init+0x98>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000af8:	4b15      	ldr	r3, [pc, #84]	@ (8000b50 <MX_ADC3_Init+0x98>)
 8000afa:	4a17      	ldr	r2, [pc, #92]	@ (8000b58 <MX_ADC3_Init+0xa0>)
 8000afc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000afe:	4b14      	ldr	r3, [pc, #80]	@ (8000b50 <MX_ADC3_Init+0x98>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000b04:	4b12      	ldr	r3, [pc, #72]	@ (8000b50 <MX_ADC3_Init+0x98>)
 8000b06:	2201      	movs	r2, #1
 8000b08:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000b0a:	4b11      	ldr	r3, [pc, #68]	@ (8000b50 <MX_ADC3_Init+0x98>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b12:	4b0f      	ldr	r3, [pc, #60]	@ (8000b50 <MX_ADC3_Init+0x98>)
 8000b14:	2201      	movs	r2, #1
 8000b16:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000b18:	480d      	ldr	r0, [pc, #52]	@ (8000b50 <MX_ADC3_Init+0x98>)
 8000b1a:	f005 f8b1 	bl	8005c80 <HAL_ADC_Init>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d001      	beq.n	8000b28 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000b24:	f001 f94c 	bl	8001dc0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000b28:	2304      	movs	r3, #4
 8000b2a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000b30:	2300      	movs	r3, #0
 8000b32:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000b34:	463b      	mov	r3, r7
 8000b36:	4619      	mov	r1, r3
 8000b38:	4805      	ldr	r0, [pc, #20]	@ (8000b50 <MX_ADC3_Init+0x98>)
 8000b3a:	f005 f8e5 	bl	8005d08 <HAL_ADC_ConfigChannel>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d001      	beq.n	8000b48 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000b44:	f001 f93c 	bl	8001dc0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000b48:	bf00      	nop
 8000b4a:	3710      	adds	r7, #16
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	2000063c 	.word	0x2000063c
 8000b54:	40012200 	.word	0x40012200
 8000b58:	0f000001 	.word	0x0f000001

08000b5c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000b60:	4b0d      	ldr	r3, [pc, #52]	@ (8000b98 <MX_CRC_Init+0x3c>)
 8000b62:	4a0e      	ldr	r2, [pc, #56]	@ (8000b9c <MX_CRC_Init+0x40>)
 8000b64:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000b66:	4b0c      	ldr	r3, [pc, #48]	@ (8000b98 <MX_CRC_Init+0x3c>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000b6c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b98 <MX_CRC_Init+0x3c>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000b72:	4b09      	ldr	r3, [pc, #36]	@ (8000b98 <MX_CRC_Init+0x3c>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000b78:	4b07      	ldr	r3, [pc, #28]	@ (8000b98 <MX_CRC_Init+0x3c>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000b7e:	4b06      	ldr	r3, [pc, #24]	@ (8000b98 <MX_CRC_Init+0x3c>)
 8000b80:	2201      	movs	r2, #1
 8000b82:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000b84:	4804      	ldr	r0, [pc, #16]	@ (8000b98 <MX_CRC_Init+0x3c>)
 8000b86:	f005 fbf5 	bl	8006374 <HAL_CRC_Init>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000b90:	f001 f916 	bl	8001dc0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000b94:	bf00      	nop
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	20000684 	.word	0x20000684
 8000b9c:	40023000 	.word	0x40023000

08000ba0 <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8000ba4:	4b16      	ldr	r3, [pc, #88]	@ (8000c00 <MX_DCMI_Init+0x60>)
 8000ba6:	4a17      	ldr	r2, [pc, #92]	@ (8000c04 <MX_DCMI_Init+0x64>)
 8000ba8:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8000baa:	4b15      	ldr	r3, [pc, #84]	@ (8000c00 <MX_DCMI_Init+0x60>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 8000bb0:	4b13      	ldr	r3, [pc, #76]	@ (8000c00 <MX_DCMI_Init+0x60>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 8000bb6:	4b12      	ldr	r3, [pc, #72]	@ (8000c00 <MX_DCMI_Init+0x60>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8000bbc:	4b10      	ldr	r3, [pc, #64]	@ (8000c00 <MX_DCMI_Init+0x60>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8000bc2:	4b0f      	ldr	r3, [pc, #60]	@ (8000c00 <MX_DCMI_Init+0x60>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8000bc8:	4b0d      	ldr	r3, [pc, #52]	@ (8000c00 <MX_DCMI_Init+0x60>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8000bce:	4b0c      	ldr	r3, [pc, #48]	@ (8000c00 <MX_DCMI_Init+0x60>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8000bd4:	4b0a      	ldr	r3, [pc, #40]	@ (8000c00 <MX_DCMI_Init+0x60>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 8000bda:	4b09      	ldr	r3, [pc, #36]	@ (8000c00 <MX_DCMI_Init+0x60>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8000be0:	4b07      	ldr	r3, [pc, #28]	@ (8000c00 <MX_DCMI_Init+0x60>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 8000be6:	4b06      	ldr	r3, [pc, #24]	@ (8000c00 <MX_DCMI_Init+0x60>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8000bec:	4804      	ldr	r0, [pc, #16]	@ (8000c00 <MX_DCMI_Init+0x60>)
 8000bee:	f005 fcb3 	bl	8006558 <HAL_DCMI_Init>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d001      	beq.n	8000bfc <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 8000bf8:	f001 f8e2 	bl	8001dc0 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8000bfc:	bf00      	nop
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	200006a8 	.word	0x200006a8
 8000c04:	50050000 	.word	0x50050000

08000c08 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000c0c:	4b15      	ldr	r3, [pc, #84]	@ (8000c64 <MX_DMA2D_Init+0x5c>)
 8000c0e:	4a16      	ldr	r2, [pc, #88]	@ (8000c68 <MX_DMA2D_Init+0x60>)
 8000c10:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000c12:	4b14      	ldr	r3, [pc, #80]	@ (8000c64 <MX_DMA2D_Init+0x5c>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000c18:	4b12      	ldr	r3, [pc, #72]	@ (8000c64 <MX_DMA2D_Init+0x5c>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000c1e:	4b11      	ldr	r3, [pc, #68]	@ (8000c64 <MX_DMA2D_Init+0x5c>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000c24:	4b0f      	ldr	r3, [pc, #60]	@ (8000c64 <MX_DMA2D_Init+0x5c>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000c2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c64 <MX_DMA2D_Init+0x5c>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000c30:	4b0c      	ldr	r3, [pc, #48]	@ (8000c64 <MX_DMA2D_Init+0x5c>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000c36:	4b0b      	ldr	r3, [pc, #44]	@ (8000c64 <MX_DMA2D_Init+0x5c>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000c3c:	4809      	ldr	r0, [pc, #36]	@ (8000c64 <MX_DMA2D_Init+0x5c>)
 8000c3e:	f006 f979 	bl	8006f34 <HAL_DMA2D_Init>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d001      	beq.n	8000c4c <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000c48:	f001 f8ba 	bl	8001dc0 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000c4c:	2101      	movs	r1, #1
 8000c4e:	4805      	ldr	r0, [pc, #20]	@ (8000c64 <MX_DMA2D_Init+0x5c>)
 8000c50:	f006 faca 	bl	80071e8 <HAL_DMA2D_ConfigLayer>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000c5a:	f001 f8b1 	bl	8001dc0 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000c5e:	bf00      	nop
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	200006f8 	.word	0x200006f8
 8000c68:	4002b000 	.word	0x4002b000

08000c6c <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000c70:	4b1f      	ldr	r3, [pc, #124]	@ (8000cf0 <MX_ETH_Init+0x84>)
 8000c72:	4a20      	ldr	r2, [pc, #128]	@ (8000cf4 <MX_ETH_Init+0x88>)
 8000c74:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000c76:	4b20      	ldr	r3, [pc, #128]	@ (8000cf8 <MX_ETH_Init+0x8c>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000c7c:	4b1e      	ldr	r3, [pc, #120]	@ (8000cf8 <MX_ETH_Init+0x8c>)
 8000c7e:	2280      	movs	r2, #128	@ 0x80
 8000c80:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000c82:	4b1d      	ldr	r3, [pc, #116]	@ (8000cf8 <MX_ETH_Init+0x8c>)
 8000c84:	22e1      	movs	r2, #225	@ 0xe1
 8000c86:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000c88:	4b1b      	ldr	r3, [pc, #108]	@ (8000cf8 <MX_ETH_Init+0x8c>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000c8e:	4b1a      	ldr	r3, [pc, #104]	@ (8000cf8 <MX_ETH_Init+0x8c>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000c94:	4b18      	ldr	r3, [pc, #96]	@ (8000cf8 <MX_ETH_Init+0x8c>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000c9a:	4b15      	ldr	r3, [pc, #84]	@ (8000cf0 <MX_ETH_Init+0x84>)
 8000c9c:	4a16      	ldr	r2, [pc, #88]	@ (8000cf8 <MX_ETH_Init+0x8c>)
 8000c9e:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000ca0:	4b13      	ldr	r3, [pc, #76]	@ (8000cf0 <MX_ETH_Init+0x84>)
 8000ca2:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000ca6:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000ca8:	4b11      	ldr	r3, [pc, #68]	@ (8000cf0 <MX_ETH_Init+0x84>)
 8000caa:	4a14      	ldr	r2, [pc, #80]	@ (8000cfc <MX_ETH_Init+0x90>)
 8000cac:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000cae:	4b10      	ldr	r3, [pc, #64]	@ (8000cf0 <MX_ETH_Init+0x84>)
 8000cb0:	4a13      	ldr	r2, [pc, #76]	@ (8000d00 <MX_ETH_Init+0x94>)
 8000cb2:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000cb4:	4b0e      	ldr	r3, [pc, #56]	@ (8000cf0 <MX_ETH_Init+0x84>)
 8000cb6:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8000cba:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000cbc:	480c      	ldr	r0, [pc, #48]	@ (8000cf0 <MX_ETH_Init+0x84>)
 8000cbe:	f006 fb25 	bl	800730c <HAL_ETH_Init>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d001      	beq.n	8000ccc <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000cc8:	f001 f87a 	bl	8001dc0 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000ccc:	2238      	movs	r2, #56	@ 0x38
 8000cce:	2100      	movs	r1, #0
 8000cd0:	480c      	ldr	r0, [pc, #48]	@ (8000d04 <MX_ETH_Init+0x98>)
 8000cd2:	f017 f98f 	bl	8017ff4 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000cd6:	4b0b      	ldr	r3, [pc, #44]	@ (8000d04 <MX_ETH_Init+0x98>)
 8000cd8:	2221      	movs	r2, #33	@ 0x21
 8000cda:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000cdc:	4b09      	ldr	r3, [pc, #36]	@ (8000d04 <MX_ETH_Init+0x98>)
 8000cde:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000ce2:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000ce4:	4b07      	ldr	r3, [pc, #28]	@ (8000d04 <MX_ETH_Init+0x98>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000cea:	bf00      	nop
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	20000738 	.word	0x20000738
 8000cf4:	40028000 	.word	0x40028000
 8000cf8:	20001024 	.word	0x20001024
 8000cfc:	200000ec 	.word	0x200000ec
 8000d00:	2000004c 	.word	0x2000004c
 8000d04:	20000604 	.word	0x20000604

08000d08 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d0c:	4b1b      	ldr	r3, [pc, #108]	@ (8000d7c <MX_I2C1_Init+0x74>)
 8000d0e:	4a1c      	ldr	r2, [pc, #112]	@ (8000d80 <MX_I2C1_Init+0x78>)
 8000d10:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8000d12:	4b1a      	ldr	r3, [pc, #104]	@ (8000d7c <MX_I2C1_Init+0x74>)
 8000d14:	4a1b      	ldr	r2, [pc, #108]	@ (8000d84 <MX_I2C1_Init+0x7c>)
 8000d16:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000d18:	4b18      	ldr	r3, [pc, #96]	@ (8000d7c <MX_I2C1_Init+0x74>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d1e:	4b17      	ldr	r3, [pc, #92]	@ (8000d7c <MX_I2C1_Init+0x74>)
 8000d20:	2201      	movs	r2, #1
 8000d22:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d24:	4b15      	ldr	r3, [pc, #84]	@ (8000d7c <MX_I2C1_Init+0x74>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000d2a:	4b14      	ldr	r3, [pc, #80]	@ (8000d7c <MX_I2C1_Init+0x74>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d30:	4b12      	ldr	r3, [pc, #72]	@ (8000d7c <MX_I2C1_Init+0x74>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d36:	4b11      	ldr	r3, [pc, #68]	@ (8000d7c <MX_I2C1_Init+0x74>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d7c <MX_I2C1_Init+0x74>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d42:	480e      	ldr	r0, [pc, #56]	@ (8000d7c <MX_I2C1_Init+0x74>)
 8000d44:	f008 feda 	bl	8009afc <HAL_I2C_Init>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d001      	beq.n	8000d52 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000d4e:	f001 f837 	bl	8001dc0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d52:	2100      	movs	r1, #0
 8000d54:	4809      	ldr	r0, [pc, #36]	@ (8000d7c <MX_I2C1_Init+0x74>)
 8000d56:	f009 fc9b 	bl	800a690 <HAL_I2CEx_ConfigAnalogFilter>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d001      	beq.n	8000d64 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000d60:	f001 f82e 	bl	8001dc0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d64:	2100      	movs	r1, #0
 8000d66:	4805      	ldr	r0, [pc, #20]	@ (8000d7c <MX_I2C1_Init+0x74>)
 8000d68:	f009 fcdd 	bl	800a726 <HAL_I2CEx_ConfigDigitalFilter>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d001      	beq.n	8000d76 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000d72:	f001 f825 	bl	8001dc0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d76:	bf00      	nop
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	200007e8 	.word	0x200007e8
 8000d80:	40005400 	.word	0x40005400
 8000d84:	00c0eaff 	.word	0x00c0eaff

08000d88 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000d8c:	4b1b      	ldr	r3, [pc, #108]	@ (8000dfc <MX_I2C3_Init+0x74>)
 8000d8e:	4a1c      	ldr	r2, [pc, #112]	@ (8000e00 <MX_I2C3_Init+0x78>)
 8000d90:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8000d92:	4b1a      	ldr	r3, [pc, #104]	@ (8000dfc <MX_I2C3_Init+0x74>)
 8000d94:	4a1b      	ldr	r2, [pc, #108]	@ (8000e04 <MX_I2C3_Init+0x7c>)
 8000d96:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000d98:	4b18      	ldr	r3, [pc, #96]	@ (8000dfc <MX_I2C3_Init+0x74>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d9e:	4b17      	ldr	r3, [pc, #92]	@ (8000dfc <MX_I2C3_Init+0x74>)
 8000da0:	2201      	movs	r2, #1
 8000da2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000da4:	4b15      	ldr	r3, [pc, #84]	@ (8000dfc <MX_I2C3_Init+0x74>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000daa:	4b14      	ldr	r3, [pc, #80]	@ (8000dfc <MX_I2C3_Init+0x74>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000db0:	4b12      	ldr	r3, [pc, #72]	@ (8000dfc <MX_I2C3_Init+0x74>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000db6:	4b11      	ldr	r3, [pc, #68]	@ (8000dfc <MX_I2C3_Init+0x74>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000dbc:	4b0f      	ldr	r3, [pc, #60]	@ (8000dfc <MX_I2C3_Init+0x74>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000dc2:	480e      	ldr	r0, [pc, #56]	@ (8000dfc <MX_I2C3_Init+0x74>)
 8000dc4:	f008 fe9a 	bl	8009afc <HAL_I2C_Init>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d001      	beq.n	8000dd2 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000dce:	f000 fff7 	bl	8001dc0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000dd2:	2100      	movs	r1, #0
 8000dd4:	4809      	ldr	r0, [pc, #36]	@ (8000dfc <MX_I2C3_Init+0x74>)
 8000dd6:	f009 fc5b 	bl	800a690 <HAL_I2CEx_ConfigAnalogFilter>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d001      	beq.n	8000de4 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000de0:	f000 ffee 	bl	8001dc0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000de4:	2100      	movs	r1, #0
 8000de6:	4805      	ldr	r0, [pc, #20]	@ (8000dfc <MX_I2C3_Init+0x74>)
 8000de8:	f009 fc9d 	bl	800a726 <HAL_I2CEx_ConfigDigitalFilter>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d001      	beq.n	8000df6 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000df2:	f000 ffe5 	bl	8001dc0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000df6:	bf00      	nop
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	2000083c 	.word	0x2000083c
 8000e00:	40005c00 	.word	0x40005c00
 8000e04:	00c0eaff 	.word	0x00c0eaff

08000e08 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b08e      	sub	sp, #56	@ 0x38
 8000e0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000e0e:	1d3b      	adds	r3, r7, #4
 8000e10:	2234      	movs	r2, #52	@ 0x34
 8000e12:	2100      	movs	r1, #0
 8000e14:	4618      	mov	r0, r3
 8000e16:	f017 f8ed 	bl	8017ff4 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000e1a:	4b3a      	ldr	r3, [pc, #232]	@ (8000f04 <MX_LTDC_Init+0xfc>)
 8000e1c:	4a3a      	ldr	r2, [pc, #232]	@ (8000f08 <MX_LTDC_Init+0x100>)
 8000e1e:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000e20:	4b38      	ldr	r3, [pc, #224]	@ (8000f04 <MX_LTDC_Init+0xfc>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000e26:	4b37      	ldr	r3, [pc, #220]	@ (8000f04 <MX_LTDC_Init+0xfc>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000e2c:	4b35      	ldr	r3, [pc, #212]	@ (8000f04 <MX_LTDC_Init+0xfc>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000e32:	4b34      	ldr	r3, [pc, #208]	@ (8000f04 <MX_LTDC_Init+0xfc>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8000e38:	4b32      	ldr	r3, [pc, #200]	@ (8000f04 <MX_LTDC_Init+0xfc>)
 8000e3a:	2228      	movs	r2, #40	@ 0x28
 8000e3c:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8000e3e:	4b31      	ldr	r3, [pc, #196]	@ (8000f04 <MX_LTDC_Init+0xfc>)
 8000e40:	2209      	movs	r2, #9
 8000e42:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8000e44:	4b2f      	ldr	r3, [pc, #188]	@ (8000f04 <MX_LTDC_Init+0xfc>)
 8000e46:	2235      	movs	r2, #53	@ 0x35
 8000e48:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8000e4a:	4b2e      	ldr	r3, [pc, #184]	@ (8000f04 <MX_LTDC_Init+0xfc>)
 8000e4c:	220b      	movs	r2, #11
 8000e4e:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8000e50:	4b2c      	ldr	r3, [pc, #176]	@ (8000f04 <MX_LTDC_Init+0xfc>)
 8000e52:	f240 2215 	movw	r2, #533	@ 0x215
 8000e56:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8000e58:	4b2a      	ldr	r3, [pc, #168]	@ (8000f04 <MX_LTDC_Init+0xfc>)
 8000e5a:	f240 121b 	movw	r2, #283	@ 0x11b
 8000e5e:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 565;
 8000e60:	4b28      	ldr	r3, [pc, #160]	@ (8000f04 <MX_LTDC_Init+0xfc>)
 8000e62:	f240 2235 	movw	r2, #565	@ 0x235
 8000e66:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 285;
 8000e68:	4b26      	ldr	r3, [pc, #152]	@ (8000f04 <MX_LTDC_Init+0xfc>)
 8000e6a:	f240 121d 	movw	r2, #285	@ 0x11d
 8000e6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000e70:	4b24      	ldr	r3, [pc, #144]	@ (8000f04 <MX_LTDC_Init+0xfc>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000e78:	4b22      	ldr	r3, [pc, #136]	@ (8000f04 <MX_LTDC_Init+0xfc>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000e80:	4b20      	ldr	r3, [pc, #128]	@ (8000f04 <MX_LTDC_Init+0xfc>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000e88:	481e      	ldr	r0, [pc, #120]	@ (8000f04 <MX_LTDC_Init+0xfc>)
 8000e8a:	f009 fc98 	bl	800a7be <HAL_LTDC_Init>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d001      	beq.n	8000e98 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8000e94:	f000 ff94 	bl	8001dc0 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8000e9c:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000ea0:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8000ea6:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000eaa:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000eac:	2302      	movs	r3, #2
 8000eae:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8000eb0:	23ff      	movs	r3, #255	@ 0xff
 8000eb2:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000eb8:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000ebc:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8000ebe:	2307      	movs	r3, #7
 8000ec0:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 8000ec2:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8000ec6:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 480;
 8000ec8:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 8000ece:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000ed2:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000eda:	2300      	movs	r3, #0
 8000edc:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000ee6:	1d3b      	adds	r3, r7, #4
 8000ee8:	2200      	movs	r2, #0
 8000eea:	4619      	mov	r1, r3
 8000eec:	4805      	ldr	r0, [pc, #20]	@ (8000f04 <MX_LTDC_Init+0xfc>)
 8000eee:	f009 fdc5 	bl	800aa7c <HAL_LTDC_ConfigLayer>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d001      	beq.n	8000efc <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8000ef8:	f000 ff62 	bl	8001dc0 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8000efc:	bf00      	nop
 8000efe:	3738      	adds	r7, #56	@ 0x38
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	20000890 	.word	0x20000890
 8000f08:	40016800 	.word	0x40016800

08000f0c <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000f10:	4b12      	ldr	r3, [pc, #72]	@ (8000f5c <MX_QUADSPI_Init+0x50>)
 8000f12:	4a13      	ldr	r2, [pc, #76]	@ (8000f60 <MX_QUADSPI_Init+0x54>)
 8000f14:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8000f16:	4b11      	ldr	r3, [pc, #68]	@ (8000f5c <MX_QUADSPI_Init+0x50>)
 8000f18:	2201      	movs	r2, #1
 8000f1a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000f1c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f5c <MX_QUADSPI_Init+0x50>)
 8000f1e:	2204      	movs	r2, #4
 8000f20:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000f22:	4b0e      	ldr	r3, [pc, #56]	@ (8000f5c <MX_QUADSPI_Init+0x50>)
 8000f24:	2210      	movs	r2, #16
 8000f26:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8000f28:	4b0c      	ldr	r3, [pc, #48]	@ (8000f5c <MX_QUADSPI_Init+0x50>)
 8000f2a:	2218      	movs	r2, #24
 8000f2c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 8000f2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f5c <MX_QUADSPI_Init+0x50>)
 8000f30:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000f34:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000f36:	4b09      	ldr	r3, [pc, #36]	@ (8000f5c <MX_QUADSPI_Init+0x50>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000f3c:	4b07      	ldr	r3, [pc, #28]	@ (8000f5c <MX_QUADSPI_Init+0x50>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000f42:	4b06      	ldr	r3, [pc, #24]	@ (8000f5c <MX_QUADSPI_Init+0x50>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000f48:	4804      	ldr	r0, [pc, #16]	@ (8000f5c <MX_QUADSPI_Init+0x50>)
 8000f4a:	f009 ffab 	bl	800aea4 <HAL_QSPI_Init>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d001      	beq.n	8000f58 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 8000f54:	f000 ff34 	bl	8001dc0 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000f58:	bf00      	nop
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	20000938 	.word	0x20000938
 8000f60:	a0001000 	.word	0xa0001000

08000f64 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b090      	sub	sp, #64	@ 0x40
 8000f68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000f6a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f6e:	2200      	movs	r2, #0
 8000f70:	601a      	str	r2, [r3, #0]
 8000f72:	605a      	str	r2, [r3, #4]
 8000f74:	609a      	str	r2, [r3, #8]
 8000f76:	60da      	str	r2, [r3, #12]
 8000f78:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8000f7e:	463b      	mov	r3, r7
 8000f80:	2228      	movs	r2, #40	@ 0x28
 8000f82:	2100      	movs	r1, #0
 8000f84:	4618      	mov	r0, r3
 8000f86:	f017 f835 	bl	8017ff4 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000f8a:	4b46      	ldr	r3, [pc, #280]	@ (80010a4 <MX_RTC_Init+0x140>)
 8000f8c:	4a46      	ldr	r2, [pc, #280]	@ (80010a8 <MX_RTC_Init+0x144>)
 8000f8e:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000f90:	4b44      	ldr	r3, [pc, #272]	@ (80010a4 <MX_RTC_Init+0x140>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000f96:	4b43      	ldr	r3, [pc, #268]	@ (80010a4 <MX_RTC_Init+0x140>)
 8000f98:	227f      	movs	r2, #127	@ 0x7f
 8000f9a:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000f9c:	4b41      	ldr	r3, [pc, #260]	@ (80010a4 <MX_RTC_Init+0x140>)
 8000f9e:	22ff      	movs	r2, #255	@ 0xff
 8000fa0:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000fa2:	4b40      	ldr	r3, [pc, #256]	@ (80010a4 <MX_RTC_Init+0x140>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000fa8:	4b3e      	ldr	r3, [pc, #248]	@ (80010a4 <MX_RTC_Init+0x140>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000fae:	4b3d      	ldr	r3, [pc, #244]	@ (80010a4 <MX_RTC_Init+0x140>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000fb4:	483b      	ldr	r0, [pc, #236]	@ (80010a4 <MX_RTC_Init+0x140>)
 8000fb6:	f00b fb2f 	bl	800c618 <HAL_RTC_Init>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8000fc0:	f000 fefe 	bl	8001dc0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000fde:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	482f      	ldr	r0, [pc, #188]	@ (80010a4 <MX_RTC_Init+0x140>)
 8000fe8:	f00b fb98 	bl	800c71c <HAL_RTC_SetTime>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8000ff2:	f000 fee5 	bl	8001dc0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 8001002:	2301      	movs	r3, #1
 8001004:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 8001008:	2300      	movs	r3, #0
 800100a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800100e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001012:	2201      	movs	r2, #1
 8001014:	4619      	mov	r1, r3
 8001016:	4823      	ldr	r0, [pc, #140]	@ (80010a4 <MX_RTC_Init+0x140>)
 8001018:	f00b fc1a 	bl	800c850 <HAL_RTC_SetDate>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8001022:	f000 fecd 	bl	8001dc0 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8001026:	2300      	movs	r3, #0
 8001028:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 800102a:	2300      	movs	r3, #0
 800102c:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 800102e:	2300      	movs	r3, #0
 8001030:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001032:	2300      	movs	r3, #0
 8001034:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001036:	2300      	movs	r3, #0
 8001038:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800103a:	2300      	movs	r3, #0
 800103c:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800103e:	2300      	movs	r3, #0
 8001040:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001042:	2300      	movs	r3, #0
 8001044:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001046:	2300      	movs	r3, #0
 8001048:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 800104a:	2301      	movs	r3, #1
 800104c:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8001050:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001054:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001056:	463b      	mov	r3, r7
 8001058:	2201      	movs	r2, #1
 800105a:	4619      	mov	r1, r3
 800105c:	4811      	ldr	r0, [pc, #68]	@ (80010a4 <MX_RTC_Init+0x140>)
 800105e:	f00b fc7b 	bl	800c958 <HAL_RTC_SetAlarm>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8001068:	f000 feaa 	bl	8001dc0 <Error_Handler>
  }

  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 800106c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001070:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001072:	463b      	mov	r3, r7
 8001074:	2201      	movs	r2, #1
 8001076:	4619      	mov	r1, r3
 8001078:	480a      	ldr	r0, [pc, #40]	@ (80010a4 <MX_RTC_Init+0x140>)
 800107a:	f00b fc6d 	bl	800c958 <HAL_RTC_SetAlarm>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_RTC_Init+0x124>
  {
    Error_Handler();
 8001084:	f000 fe9c 	bl	8001dc0 <Error_Handler>
  }

  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8001088:	2202      	movs	r2, #2
 800108a:	2100      	movs	r1, #0
 800108c:	4805      	ldr	r0, [pc, #20]	@ (80010a4 <MX_RTC_Init+0x140>)
 800108e:	f00b fe2d 	bl	800ccec <HAL_RTCEx_SetTimeStamp>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <MX_RTC_Init+0x138>
  {
    Error_Handler();
 8001098:	f000 fe92 	bl	8001dc0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800109c:	bf00      	nop
 800109e:	3740      	adds	r7, #64	@ 0x40
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	20000984 	.word	0x20000984
 80010a8:	40002800 	.word	0x40002800

080010ac <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 80010b0:	4b4d      	ldr	r3, [pc, #308]	@ (80011e8 <MX_SAI2_Init+0x13c>)
 80010b2:	4a4e      	ldr	r2, [pc, #312]	@ (80011ec <MX_SAI2_Init+0x140>)
 80010b4:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 80010b6:	4b4c      	ldr	r3, [pc, #304]	@ (80011e8 <MX_SAI2_Init+0x13c>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 80010bc:	4b4a      	ldr	r3, [pc, #296]	@ (80011e8 <MX_SAI2_Init+0x13c>)
 80010be:	2200      	movs	r2, #0
 80010c0:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 80010c2:	4b49      	ldr	r3, [pc, #292]	@ (80011e8 <MX_SAI2_Init+0x13c>)
 80010c4:	2240      	movs	r2, #64	@ 0x40
 80010c6:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80010c8:	4b47      	ldr	r3, [pc, #284]	@ (80011e8 <MX_SAI2_Init+0x13c>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80010ce:	4b46      	ldr	r3, [pc, #280]	@ (80011e8 <MX_SAI2_Init+0x13c>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 80010d4:	4b44      	ldr	r3, [pc, #272]	@ (80011e8 <MX_SAI2_Init+0x13c>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80010da:	4b43      	ldr	r3, [pc, #268]	@ (80011e8 <MX_SAI2_Init+0x13c>)
 80010dc:	2200      	movs	r2, #0
 80010de:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80010e0:	4b41      	ldr	r3, [pc, #260]	@ (80011e8 <MX_SAI2_Init+0x13c>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80010e6:	4b40      	ldr	r3, [pc, #256]	@ (80011e8 <MX_SAI2_Init+0x13c>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 80010ec:	4b3e      	ldr	r3, [pc, #248]	@ (80011e8 <MX_SAI2_Init+0x13c>)
 80010ee:	4a40      	ldr	r2, [pc, #256]	@ (80011f0 <MX_SAI2_Init+0x144>)
 80010f0:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80010f2:	4b3d      	ldr	r3, [pc, #244]	@ (80011e8 <MX_SAI2_Init+0x13c>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 80010f8:	4b3b      	ldr	r3, [pc, #236]	@ (80011e8 <MX_SAI2_Init+0x13c>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 80010fe:	4b3a      	ldr	r3, [pc, #232]	@ (80011e8 <MX_SAI2_Init+0x13c>)
 8001100:	2200      	movs	r2, #0
 8001102:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001104:	4b38      	ldr	r3, [pc, #224]	@ (80011e8 <MX_SAI2_Init+0x13c>)
 8001106:	2200      	movs	r2, #0
 8001108:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA2.FrameInit.FrameLength = 8;
 800110a:	4b37      	ldr	r3, [pc, #220]	@ (80011e8 <MX_SAI2_Init+0x13c>)
 800110c:	2208      	movs	r2, #8
 800110e:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 8001110:	4b35      	ldr	r3, [pc, #212]	@ (80011e8 <MX_SAI2_Init+0x13c>)
 8001112:	2201      	movs	r2, #1
 8001114:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8001116:	4b34      	ldr	r3, [pc, #208]	@ (80011e8 <MX_SAI2_Init+0x13c>)
 8001118:	2200      	movs	r2, #0
 800111a:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800111c:	4b32      	ldr	r3, [pc, #200]	@ (80011e8 <MX_SAI2_Init+0x13c>)
 800111e:	2200      	movs	r2, #0
 8001120:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8001122:	4b31      	ldr	r3, [pc, #196]	@ (80011e8 <MX_SAI2_Init+0x13c>)
 8001124:	2200      	movs	r2, #0
 8001126:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 8001128:	4b2f      	ldr	r3, [pc, #188]	@ (80011e8 <MX_SAI2_Init+0x13c>)
 800112a:	2200      	movs	r2, #0
 800112c:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800112e:	4b2e      	ldr	r3, [pc, #184]	@ (80011e8 <MX_SAI2_Init+0x13c>)
 8001130:	2200      	movs	r2, #0
 8001132:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA2.SlotInit.SlotNumber = 1;
 8001134:	4b2c      	ldr	r3, [pc, #176]	@ (80011e8 <MX_SAI2_Init+0x13c>)
 8001136:	2201      	movs	r2, #1
 8001138:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 800113a:	4b2b      	ldr	r3, [pc, #172]	@ (80011e8 <MX_SAI2_Init+0x13c>)
 800113c:	2200      	movs	r2, #0
 800113e:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 8001140:	4829      	ldr	r0, [pc, #164]	@ (80011e8 <MX_SAI2_Init+0x13c>)
 8001142:	f00b fe3b 	bl	800cdbc <HAL_SAI_Init>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <MX_SAI2_Init+0xa4>
  {
    Error_Handler();
 800114c:	f000 fe38 	bl	8001dc0 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8001150:	4b28      	ldr	r3, [pc, #160]	@ (80011f4 <MX_SAI2_Init+0x148>)
 8001152:	4a29      	ldr	r2, [pc, #164]	@ (80011f8 <MX_SAI2_Init+0x14c>)
 8001154:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
 8001156:	4b27      	ldr	r3, [pc, #156]	@ (80011f4 <MX_SAI2_Init+0x148>)
 8001158:	2200      	movs	r2, #0
 800115a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 800115c:	4b25      	ldr	r3, [pc, #148]	@ (80011f4 <MX_SAI2_Init+0x148>)
 800115e:	2203      	movs	r2, #3
 8001160:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.DataSize = SAI_DATASIZE_8;
 8001162:	4b24      	ldr	r3, [pc, #144]	@ (80011f4 <MX_SAI2_Init+0x148>)
 8001164:	2240      	movs	r2, #64	@ 0x40
 8001166:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001168:	4b22      	ldr	r3, [pc, #136]	@ (80011f4 <MX_SAI2_Init+0x148>)
 800116a:	2200      	movs	r2, #0
 800116c:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800116e:	4b21      	ldr	r3, [pc, #132]	@ (80011f4 <MX_SAI2_Init+0x148>)
 8001170:	2200      	movs	r2, #0
 8001172:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8001174:	4b1f      	ldr	r3, [pc, #124]	@ (80011f4 <MX_SAI2_Init+0x148>)
 8001176:	2201      	movs	r2, #1
 8001178:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800117a:	4b1e      	ldr	r3, [pc, #120]	@ (80011f4 <MX_SAI2_Init+0x148>)
 800117c:	2200      	movs	r2, #0
 800117e:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001180:	4b1c      	ldr	r3, [pc, #112]	@ (80011f4 <MX_SAI2_Init+0x148>)
 8001182:	2200      	movs	r2, #0
 8001184:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001186:	4b1b      	ldr	r3, [pc, #108]	@ (80011f4 <MX_SAI2_Init+0x148>)
 8001188:	2200      	movs	r2, #0
 800118a:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 800118c:	4b19      	ldr	r3, [pc, #100]	@ (80011f4 <MX_SAI2_Init+0x148>)
 800118e:	2200      	movs	r2, #0
 8001190:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001192:	4b18      	ldr	r3, [pc, #96]	@ (80011f4 <MX_SAI2_Init+0x148>)
 8001194:	2200      	movs	r2, #0
 8001196:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001198:	4b16      	ldr	r3, [pc, #88]	@ (80011f4 <MX_SAI2_Init+0x148>)
 800119a:	2200      	movs	r2, #0
 800119c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB2.FrameInit.FrameLength = 8;
 800119e:	4b15      	ldr	r3, [pc, #84]	@ (80011f4 <MX_SAI2_Init+0x148>)
 80011a0:	2208      	movs	r2, #8
 80011a2:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB2.FrameInit.ActiveFrameLength = 1;
 80011a4:	4b13      	ldr	r3, [pc, #76]	@ (80011f4 <MX_SAI2_Init+0x148>)
 80011a6:	2201      	movs	r2, #1
 80011a8:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80011aa:	4b12      	ldr	r3, [pc, #72]	@ (80011f4 <MX_SAI2_Init+0x148>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80011b0:	4b10      	ldr	r3, [pc, #64]	@ (80011f4 <MX_SAI2_Init+0x148>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80011b6:	4b0f      	ldr	r3, [pc, #60]	@ (80011f4 <MX_SAI2_Init+0x148>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB2.SlotInit.FirstBitOffset = 0;
 80011bc:	4b0d      	ldr	r3, [pc, #52]	@ (80011f4 <MX_SAI2_Init+0x148>)
 80011be:	2200      	movs	r2, #0
 80011c0:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80011c2:	4b0c      	ldr	r3, [pc, #48]	@ (80011f4 <MX_SAI2_Init+0x148>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB2.SlotInit.SlotNumber = 1;
 80011c8:	4b0a      	ldr	r3, [pc, #40]	@ (80011f4 <MX_SAI2_Init+0x148>)
 80011ca:	2201      	movs	r2, #1
 80011cc:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB2.SlotInit.SlotActive = 0x00000000;
 80011ce:	4b09      	ldr	r3, [pc, #36]	@ (80011f4 <MX_SAI2_Init+0x148>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
 80011d4:	4807      	ldr	r0, [pc, #28]	@ (80011f4 <MX_SAI2_Init+0x148>)
 80011d6:	f00b fdf1 	bl	800cdbc <HAL_SAI_Init>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <MX_SAI2_Init+0x138>
  {
    Error_Handler();
 80011e0:	f000 fdee 	bl	8001dc0 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 80011e4:	bf00      	nop
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	200009a4 	.word	0x200009a4
 80011ec:	40015c04 	.word	0x40015c04
 80011f0:	0002ee00 	.word	0x0002ee00
 80011f4:	20000a28 	.word	0x20000a28
 80011f8:	40015c24 	.word	0x40015c24

080011fc <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8001200:	4b0c      	ldr	r3, [pc, #48]	@ (8001234 <MX_SDMMC1_SD_Init+0x38>)
 8001202:	4a0d      	ldr	r2, [pc, #52]	@ (8001238 <MX_SDMMC1_SD_Init+0x3c>)
 8001204:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8001206:	4b0b      	ldr	r3, [pc, #44]	@ (8001234 <MX_SDMMC1_SD_Init+0x38>)
 8001208:	2200      	movs	r2, #0
 800120a:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 800120c:	4b09      	ldr	r3, [pc, #36]	@ (8001234 <MX_SDMMC1_SD_Init+0x38>)
 800120e:	2200      	movs	r2, #0
 8001210:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8001212:	4b08      	ldr	r3, [pc, #32]	@ (8001234 <MX_SDMMC1_SD_Init+0x38>)
 8001214:	2200      	movs	r2, #0
 8001216:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8001218:	4b06      	ldr	r3, [pc, #24]	@ (8001234 <MX_SDMMC1_SD_Init+0x38>)
 800121a:	2200      	movs	r2, #0
 800121c:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800121e:	4b05      	ldr	r3, [pc, #20]	@ (8001234 <MX_SDMMC1_SD_Init+0x38>)
 8001220:	2200      	movs	r2, #0
 8001222:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8001224:	4b03      	ldr	r3, [pc, #12]	@ (8001234 <MX_SDMMC1_SD_Init+0x38>)
 8001226:	2200      	movs	r2, #0
 8001228:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 800122a:	bf00      	nop
 800122c:	46bd      	mov	sp, r7
 800122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001232:	4770      	bx	lr
 8001234:	20000b6c 	.word	0x20000b6c
 8001238:	40012c00 	.word	0x40012c00

0800123c <MX_SPDIFRX_Init>:
  * @brief SPDIFRX Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPDIFRX_Init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
  /* USER CODE END SPDIFRX_Init 0 */

  /* USER CODE BEGIN SPDIFRX_Init 1 */

  /* USER CODE END SPDIFRX_Init 1 */
  hspdif.Instance = SPDIFRX;
 8001240:	4b15      	ldr	r3, [pc, #84]	@ (8001298 <MX_SPDIFRX_Init+0x5c>)
 8001242:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8001246:	601a      	str	r2, [r3, #0]
  hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 8001248:	4b13      	ldr	r3, [pc, #76]	@ (8001298 <MX_SPDIFRX_Init+0x5c>)
 800124a:	2200      	movs	r2, #0
 800124c:	605a      	str	r2, [r3, #4]
  hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 800124e:	4b12      	ldr	r3, [pc, #72]	@ (8001298 <MX_SPDIFRX_Init+0x5c>)
 8001250:	2200      	movs	r2, #0
 8001252:	609a      	str	r2, [r3, #8]
  hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 8001254:	4b10      	ldr	r3, [pc, #64]	@ (8001298 <MX_SPDIFRX_Init+0x5c>)
 8001256:	2200      	movs	r2, #0
 8001258:	60da      	str	r2, [r3, #12]
  hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 800125a:	4b0f      	ldr	r3, [pc, #60]	@ (8001298 <MX_SPDIFRX_Init+0x5c>)
 800125c:	2200      	movs	r2, #0
 800125e:	611a      	str	r2, [r3, #16]
  hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 8001260:	4b0d      	ldr	r3, [pc, #52]	@ (8001298 <MX_SPDIFRX_Init+0x5c>)
 8001262:	2200      	movs	r2, #0
 8001264:	615a      	str	r2, [r3, #20]
  hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 8001266:	4b0c      	ldr	r3, [pc, #48]	@ (8001298 <MX_SPDIFRX_Init+0x5c>)
 8001268:	2200      	movs	r2, #0
 800126a:	619a      	str	r2, [r3, #24]
  hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 800126c:	4b0a      	ldr	r3, [pc, #40]	@ (8001298 <MX_SPDIFRX_Init+0x5c>)
 800126e:	2200      	movs	r2, #0
 8001270:	61da      	str	r2, [r3, #28]
  hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 8001272:	4b09      	ldr	r3, [pc, #36]	@ (8001298 <MX_SPDIFRX_Init+0x5c>)
 8001274:	2200      	movs	r2, #0
 8001276:	621a      	str	r2, [r3, #32]
  hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 8001278:	4b07      	ldr	r3, [pc, #28]	@ (8001298 <MX_SPDIFRX_Init+0x5c>)
 800127a:	2200      	movs	r2, #0
 800127c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 800127e:	4b06      	ldr	r3, [pc, #24]	@ (8001298 <MX_SPDIFRX_Init+0x5c>)
 8001280:	2200      	movs	r2, #0
 8001282:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 8001284:	4804      	ldr	r0, [pc, #16]	@ (8001298 <MX_SPDIFRX_Init+0x5c>)
 8001286:	f00d fc93 	bl	800ebb0 <HAL_SPDIFRX_Init>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_SPDIFRX_Init+0x58>
  {
    Error_Handler();
 8001290:	f000 fd96 	bl	8001dc0 <Error_Handler>
  }
  /* USER CODE BEGIN SPDIFRX_Init 2 */

  /* USER CODE END SPDIFRX_Init 2 */

}
 8001294:	bf00      	nop
 8001296:	bd80      	pop	{r7, pc}
 8001298:	20000cb0 	.word	0x20000cb0

0800129c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b09a      	sub	sp, #104	@ 0x68
 80012a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012a2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80012a6:	2200      	movs	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]
 80012aa:	605a      	str	r2, [r3, #4]
 80012ac:	609a      	str	r2, [r3, #8]
 80012ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012b0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80012b4:	2200      	movs	r2, #0
 80012b6:	601a      	str	r2, [r3, #0]
 80012b8:	605a      	str	r2, [r3, #4]
 80012ba:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012bc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80012c0:	2200      	movs	r2, #0
 80012c2:	601a      	str	r2, [r3, #0]
 80012c4:	605a      	str	r2, [r3, #4]
 80012c6:	609a      	str	r2, [r3, #8]
 80012c8:	60da      	str	r2, [r3, #12]
 80012ca:	611a      	str	r2, [r3, #16]
 80012cc:	615a      	str	r2, [r3, #20]
 80012ce:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80012d0:	1d3b      	adds	r3, r7, #4
 80012d2:	222c      	movs	r2, #44	@ 0x2c
 80012d4:	2100      	movs	r1, #0
 80012d6:	4618      	mov	r0, r3
 80012d8:	f016 fe8c 	bl	8017ff4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80012dc:	4b43      	ldr	r3, [pc, #268]	@ (80013ec <MX_TIM1_Init+0x150>)
 80012de:	4a44      	ldr	r2, [pc, #272]	@ (80013f0 <MX_TIM1_Init+0x154>)
 80012e0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80012e2:	4b42      	ldr	r3, [pc, #264]	@ (80013ec <MX_TIM1_Init+0x150>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012e8:	4b40      	ldr	r3, [pc, #256]	@ (80013ec <MX_TIM1_Init+0x150>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80012ee:	4b3f      	ldr	r3, [pc, #252]	@ (80013ec <MX_TIM1_Init+0x150>)
 80012f0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012f4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012f6:	4b3d      	ldr	r3, [pc, #244]	@ (80013ec <MX_TIM1_Init+0x150>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80012fc:	4b3b      	ldr	r3, [pc, #236]	@ (80013ec <MX_TIM1_Init+0x150>)
 80012fe:	2200      	movs	r2, #0
 8001300:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001302:	4b3a      	ldr	r3, [pc, #232]	@ (80013ec <MX_TIM1_Init+0x150>)
 8001304:	2200      	movs	r2, #0
 8001306:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001308:	4838      	ldr	r0, [pc, #224]	@ (80013ec <MX_TIM1_Init+0x150>)
 800130a:	f00d fcad 	bl	800ec68 <HAL_TIM_Base_Init>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001314:	f000 fd54 	bl	8001dc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001318:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800131c:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800131e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001322:	4619      	mov	r1, r3
 8001324:	4831      	ldr	r0, [pc, #196]	@ (80013ec <MX_TIM1_Init+0x150>)
 8001326:	f00d ffe1 	bl	800f2ec <HAL_TIM_ConfigClockSource>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001330:	f000 fd46 	bl	8001dc0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001334:	482d      	ldr	r0, [pc, #180]	@ (80013ec <MX_TIM1_Init+0x150>)
 8001336:	f00d fd67 	bl	800ee08 <HAL_TIM_PWM_Init>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001340:	f000 fd3e 	bl	8001dc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001344:	2300      	movs	r3, #0
 8001346:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001348:	2300      	movs	r3, #0
 800134a:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800134c:	2300      	movs	r3, #0
 800134e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001350:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001354:	4619      	mov	r1, r3
 8001356:	4825      	ldr	r0, [pc, #148]	@ (80013ec <MX_TIM1_Init+0x150>)
 8001358:	f00e fc58 	bl	800fc0c <HAL_TIMEx_MasterConfigSynchronization>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001362:	f000 fd2d 	bl	8001dc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001366:	2360      	movs	r3, #96	@ 0x60
 8001368:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 800136a:	2300      	movs	r3, #0
 800136c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800136e:	2300      	movs	r3, #0
 8001370:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001372:	2300      	movs	r3, #0
 8001374:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001376:	2300      	movs	r3, #0
 8001378:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800137a:	2300      	movs	r3, #0
 800137c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800137e:	2300      	movs	r3, #0
 8001380:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001382:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001386:	2200      	movs	r2, #0
 8001388:	4619      	mov	r1, r3
 800138a:	4818      	ldr	r0, [pc, #96]	@ (80013ec <MX_TIM1_Init+0x150>)
 800138c:	f00d fe9a 	bl	800f0c4 <HAL_TIM_PWM_ConfigChannel>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001396:	f000 fd13 	bl	8001dc0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800139a:	2300      	movs	r3, #0
 800139c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800139e:	2300      	movs	r3, #0
 80013a0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80013a2:	2300      	movs	r3, #0
 80013a4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80013a6:	2300      	movs	r3, #0
 80013a8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80013aa:	2300      	movs	r3, #0
 80013ac:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80013ae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013b2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80013b4:	2300      	movs	r3, #0
 80013b6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80013b8:	2300      	movs	r3, #0
 80013ba:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80013bc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80013c0:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80013c2:	2300      	movs	r3, #0
 80013c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013c6:	2300      	movs	r3, #0
 80013c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80013ca:	1d3b      	adds	r3, r7, #4
 80013cc:	4619      	mov	r1, r3
 80013ce:	4807      	ldr	r0, [pc, #28]	@ (80013ec <MX_TIM1_Init+0x150>)
 80013d0:	f00e fcaa 	bl	800fd28 <HAL_TIMEx_ConfigBreakDeadTime>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80013da:	f000 fcf1 	bl	8001dc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80013de:	4803      	ldr	r0, [pc, #12]	@ (80013ec <MX_TIM1_Init+0x150>)
 80013e0:	f001 fed2 	bl	8003188 <HAL_TIM_MspPostInit>

}
 80013e4:	bf00      	nop
 80013e6:	3768      	adds	r7, #104	@ 0x68
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	20000cfc 	.word	0x20000cfc
 80013f0:	40010000 	.word	0x40010000

080013f4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b08e      	sub	sp, #56	@ 0x38
 80013f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013fe:	2200      	movs	r2, #0
 8001400:	601a      	str	r2, [r3, #0]
 8001402:	605a      	str	r2, [r3, #4]
 8001404:	609a      	str	r2, [r3, #8]
 8001406:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001408:	f107 031c 	add.w	r3, r7, #28
 800140c:	2200      	movs	r2, #0
 800140e:	601a      	str	r2, [r3, #0]
 8001410:	605a      	str	r2, [r3, #4]
 8001412:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001414:	463b      	mov	r3, r7
 8001416:	2200      	movs	r2, #0
 8001418:	601a      	str	r2, [r3, #0]
 800141a:	605a      	str	r2, [r3, #4]
 800141c:	609a      	str	r2, [r3, #8]
 800141e:	60da      	str	r2, [r3, #12]
 8001420:	611a      	str	r2, [r3, #16]
 8001422:	615a      	str	r2, [r3, #20]
 8001424:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001426:	4b2d      	ldr	r3, [pc, #180]	@ (80014dc <MX_TIM2_Init+0xe8>)
 8001428:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800142c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800142e:	4b2b      	ldr	r3, [pc, #172]	@ (80014dc <MX_TIM2_Init+0xe8>)
 8001430:	2200      	movs	r2, #0
 8001432:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001434:	4b29      	ldr	r3, [pc, #164]	@ (80014dc <MX_TIM2_Init+0xe8>)
 8001436:	2200      	movs	r2, #0
 8001438:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800143a:	4b28      	ldr	r3, [pc, #160]	@ (80014dc <MX_TIM2_Init+0xe8>)
 800143c:	f04f 32ff 	mov.w	r2, #4294967295
 8001440:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001442:	4b26      	ldr	r3, [pc, #152]	@ (80014dc <MX_TIM2_Init+0xe8>)
 8001444:	2200      	movs	r2, #0
 8001446:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001448:	4b24      	ldr	r3, [pc, #144]	@ (80014dc <MX_TIM2_Init+0xe8>)
 800144a:	2200      	movs	r2, #0
 800144c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800144e:	4823      	ldr	r0, [pc, #140]	@ (80014dc <MX_TIM2_Init+0xe8>)
 8001450:	f00d fc0a 	bl	800ec68 <HAL_TIM_Base_Init>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800145a:	f000 fcb1 	bl	8001dc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800145e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001462:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001464:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001468:	4619      	mov	r1, r3
 800146a:	481c      	ldr	r0, [pc, #112]	@ (80014dc <MX_TIM2_Init+0xe8>)
 800146c:	f00d ff3e 	bl	800f2ec <HAL_TIM_ConfigClockSource>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001476:	f000 fca3 	bl	8001dc0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800147a:	4818      	ldr	r0, [pc, #96]	@ (80014dc <MX_TIM2_Init+0xe8>)
 800147c:	f00d fcc4 	bl	800ee08 <HAL_TIM_PWM_Init>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001486:	f000 fc9b 	bl	8001dc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800148a:	2300      	movs	r3, #0
 800148c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800148e:	2300      	movs	r3, #0
 8001490:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001492:	f107 031c 	add.w	r3, r7, #28
 8001496:	4619      	mov	r1, r3
 8001498:	4810      	ldr	r0, [pc, #64]	@ (80014dc <MX_TIM2_Init+0xe8>)
 800149a:	f00e fbb7 	bl	800fc0c <HAL_TIMEx_MasterConfigSynchronization>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80014a4:	f000 fc8c 	bl	8001dc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014a8:	2360      	movs	r3, #96	@ 0x60
 80014aa:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80014ac:	2300      	movs	r3, #0
 80014ae:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014b0:	2300      	movs	r3, #0
 80014b2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014b4:	2300      	movs	r3, #0
 80014b6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014b8:	463b      	mov	r3, r7
 80014ba:	2200      	movs	r2, #0
 80014bc:	4619      	mov	r1, r3
 80014be:	4807      	ldr	r0, [pc, #28]	@ (80014dc <MX_TIM2_Init+0xe8>)
 80014c0:	f00d fe00 	bl	800f0c4 <HAL_TIM_PWM_ConfigChannel>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80014ca:	f000 fc79 	bl	8001dc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80014ce:	4803      	ldr	r0, [pc, #12]	@ (80014dc <MX_TIM2_Init+0xe8>)
 80014d0:	f001 fe5a 	bl	8003188 <HAL_TIM_MspPostInit>

}
 80014d4:	bf00      	nop
 80014d6:	3738      	adds	r7, #56	@ 0x38
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	20000d48 	.word	0x20000d48

080014e0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b08e      	sub	sp, #56	@ 0x38
 80014e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014e6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80014ea:	2200      	movs	r2, #0
 80014ec:	601a      	str	r2, [r3, #0]
 80014ee:	605a      	str	r2, [r3, #4]
 80014f0:	609a      	str	r2, [r3, #8]
 80014f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014f4:	f107 031c 	add.w	r3, r7, #28
 80014f8:	2200      	movs	r2, #0
 80014fa:	601a      	str	r2, [r3, #0]
 80014fc:	605a      	str	r2, [r3, #4]
 80014fe:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001500:	463b      	mov	r3, r7
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	605a      	str	r2, [r3, #4]
 8001508:	609a      	str	r2, [r3, #8]
 800150a:	60da      	str	r2, [r3, #12]
 800150c:	611a      	str	r2, [r3, #16]
 800150e:	615a      	str	r2, [r3, #20]
 8001510:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001512:	4b2d      	ldr	r3, [pc, #180]	@ (80015c8 <MX_TIM3_Init+0xe8>)
 8001514:	4a2d      	ldr	r2, [pc, #180]	@ (80015cc <MX_TIM3_Init+0xec>)
 8001516:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001518:	4b2b      	ldr	r3, [pc, #172]	@ (80015c8 <MX_TIM3_Init+0xe8>)
 800151a:	2200      	movs	r2, #0
 800151c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800151e:	4b2a      	ldr	r3, [pc, #168]	@ (80015c8 <MX_TIM3_Init+0xe8>)
 8001520:	2200      	movs	r2, #0
 8001522:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001524:	4b28      	ldr	r3, [pc, #160]	@ (80015c8 <MX_TIM3_Init+0xe8>)
 8001526:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800152a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800152c:	4b26      	ldr	r3, [pc, #152]	@ (80015c8 <MX_TIM3_Init+0xe8>)
 800152e:	2200      	movs	r2, #0
 8001530:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001532:	4b25      	ldr	r3, [pc, #148]	@ (80015c8 <MX_TIM3_Init+0xe8>)
 8001534:	2200      	movs	r2, #0
 8001536:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001538:	4823      	ldr	r0, [pc, #140]	@ (80015c8 <MX_TIM3_Init+0xe8>)
 800153a:	f00d fb95 	bl	800ec68 <HAL_TIM_Base_Init>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d001      	beq.n	8001548 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001544:	f000 fc3c 	bl	8001dc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001548:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800154c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800154e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001552:	4619      	mov	r1, r3
 8001554:	481c      	ldr	r0, [pc, #112]	@ (80015c8 <MX_TIM3_Init+0xe8>)
 8001556:	f00d fec9 	bl	800f2ec <HAL_TIM_ConfigClockSource>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001560:	f000 fc2e 	bl	8001dc0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001564:	4818      	ldr	r0, [pc, #96]	@ (80015c8 <MX_TIM3_Init+0xe8>)
 8001566:	f00d fc4f 	bl	800ee08 <HAL_TIM_PWM_Init>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001570:	f000 fc26 	bl	8001dc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001574:	2300      	movs	r3, #0
 8001576:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001578:	2300      	movs	r3, #0
 800157a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800157c:	f107 031c 	add.w	r3, r7, #28
 8001580:	4619      	mov	r1, r3
 8001582:	4811      	ldr	r0, [pc, #68]	@ (80015c8 <MX_TIM3_Init+0xe8>)
 8001584:	f00e fb42 	bl	800fc0c <HAL_TIMEx_MasterConfigSynchronization>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800158e:	f000 fc17 	bl	8001dc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001592:	2360      	movs	r3, #96	@ 0x60
 8001594:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001596:	2300      	movs	r3, #0
 8001598:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800159a:	2300      	movs	r3, #0
 800159c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800159e:	2300      	movs	r3, #0
 80015a0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015a2:	463b      	mov	r3, r7
 80015a4:	2200      	movs	r2, #0
 80015a6:	4619      	mov	r1, r3
 80015a8:	4807      	ldr	r0, [pc, #28]	@ (80015c8 <MX_TIM3_Init+0xe8>)
 80015aa:	f00d fd8b 	bl	800f0c4 <HAL_TIM_PWM_ConfigChannel>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80015b4:	f000 fc04 	bl	8001dc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80015b8:	4803      	ldr	r0, [pc, #12]	@ (80015c8 <MX_TIM3_Init+0xe8>)
 80015ba:	f001 fde5 	bl	8003188 <HAL_TIM_MspPostInit>

}
 80015be:	bf00      	nop
 80015c0:	3738      	adds	r7, #56	@ 0x38
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	20000d94 	.word	0x20000d94
 80015cc:	40000400 	.word	0x40000400

080015d0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b08e      	sub	sp, #56	@ 0x38
 80015d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015d6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015da:	2200      	movs	r2, #0
 80015dc:	601a      	str	r2, [r3, #0]
 80015de:	605a      	str	r2, [r3, #4]
 80015e0:	609a      	str	r2, [r3, #8]
 80015e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015e4:	f107 031c 	add.w	r3, r7, #28
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	605a      	str	r2, [r3, #4]
 80015ee:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015f0:	463b      	mov	r3, r7
 80015f2:	2200      	movs	r2, #0
 80015f4:	601a      	str	r2, [r3, #0]
 80015f6:	605a      	str	r2, [r3, #4]
 80015f8:	609a      	str	r2, [r3, #8]
 80015fa:	60da      	str	r2, [r3, #12]
 80015fc:	611a      	str	r2, [r3, #16]
 80015fe:	615a      	str	r2, [r3, #20]
 8001600:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001602:	4b2d      	ldr	r3, [pc, #180]	@ (80016b8 <MX_TIM5_Init+0xe8>)
 8001604:	4a2d      	ldr	r2, [pc, #180]	@ (80016bc <MX_TIM5_Init+0xec>)
 8001606:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001608:	4b2b      	ldr	r3, [pc, #172]	@ (80016b8 <MX_TIM5_Init+0xe8>)
 800160a:	2200      	movs	r2, #0
 800160c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800160e:	4b2a      	ldr	r3, [pc, #168]	@ (80016b8 <MX_TIM5_Init+0xe8>)
 8001610:	2200      	movs	r2, #0
 8001612:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001614:	4b28      	ldr	r3, [pc, #160]	@ (80016b8 <MX_TIM5_Init+0xe8>)
 8001616:	f04f 32ff 	mov.w	r2, #4294967295
 800161a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800161c:	4b26      	ldr	r3, [pc, #152]	@ (80016b8 <MX_TIM5_Init+0xe8>)
 800161e:	2200      	movs	r2, #0
 8001620:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001622:	4b25      	ldr	r3, [pc, #148]	@ (80016b8 <MX_TIM5_Init+0xe8>)
 8001624:	2200      	movs	r2, #0
 8001626:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001628:	4823      	ldr	r0, [pc, #140]	@ (80016b8 <MX_TIM5_Init+0xe8>)
 800162a:	f00d fb1d 	bl	800ec68 <HAL_TIM_Base_Init>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d001      	beq.n	8001638 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8001634:	f000 fbc4 	bl	8001dc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001638:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800163c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800163e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001642:	4619      	mov	r1, r3
 8001644:	481c      	ldr	r0, [pc, #112]	@ (80016b8 <MX_TIM5_Init+0xe8>)
 8001646:	f00d fe51 	bl	800f2ec <HAL_TIM_ConfigClockSource>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 8001650:	f000 fbb6 	bl	8001dc0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001654:	4818      	ldr	r0, [pc, #96]	@ (80016b8 <MX_TIM5_Init+0xe8>)
 8001656:	f00d fbd7 	bl	800ee08 <HAL_TIM_PWM_Init>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8001660:	f000 fbae 	bl	8001dc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001664:	2300      	movs	r3, #0
 8001666:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001668:	2300      	movs	r3, #0
 800166a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800166c:	f107 031c 	add.w	r3, r7, #28
 8001670:	4619      	mov	r1, r3
 8001672:	4811      	ldr	r0, [pc, #68]	@ (80016b8 <MX_TIM5_Init+0xe8>)
 8001674:	f00e faca 	bl	800fc0c <HAL_TIMEx_MasterConfigSynchronization>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 800167e:	f000 fb9f 	bl	8001dc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001682:	2360      	movs	r3, #96	@ 0x60
 8001684:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001686:	2300      	movs	r3, #0
 8001688:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800168a:	2300      	movs	r3, #0
 800168c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800168e:	2300      	movs	r3, #0
 8001690:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001692:	463b      	mov	r3, r7
 8001694:	220c      	movs	r2, #12
 8001696:	4619      	mov	r1, r3
 8001698:	4807      	ldr	r0, [pc, #28]	@ (80016b8 <MX_TIM5_Init+0xe8>)
 800169a:	f00d fd13 	bl	800f0c4 <HAL_TIM_PWM_ConfigChannel>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 80016a4:	f000 fb8c 	bl	8001dc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80016a8:	4803      	ldr	r0, [pc, #12]	@ (80016b8 <MX_TIM5_Init+0xe8>)
 80016aa:	f001 fd6d 	bl	8003188 <HAL_TIM_MspPostInit>

}
 80016ae:	bf00      	nop
 80016b0:	3738      	adds	r7, #56	@ 0x38
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	20000de0 	.word	0x20000de0
 80016bc:	40000c00 	.word	0x40000c00

080016c0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b088      	sub	sp, #32
 80016c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016c6:	f107 0310 	add.w	r3, r7, #16
 80016ca:	2200      	movs	r2, #0
 80016cc:	601a      	str	r2, [r3, #0]
 80016ce:	605a      	str	r2, [r3, #4]
 80016d0:	609a      	str	r2, [r3, #8]
 80016d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016d4:	1d3b      	adds	r3, r7, #4
 80016d6:	2200      	movs	r2, #0
 80016d8:	601a      	str	r2, [r3, #0]
 80016da:	605a      	str	r2, [r3, #4]
 80016dc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80016de:	4b20      	ldr	r3, [pc, #128]	@ (8001760 <MX_TIM8_Init+0xa0>)
 80016e0:	4a20      	ldr	r2, [pc, #128]	@ (8001764 <MX_TIM8_Init+0xa4>)
 80016e2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80016e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001760 <MX_TIM8_Init+0xa0>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001760 <MX_TIM8_Init+0xa0>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80016f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001760 <MX_TIM8_Init+0xa0>)
 80016f2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016f6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016f8:	4b19      	ldr	r3, [pc, #100]	@ (8001760 <MX_TIM8_Init+0xa0>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80016fe:	4b18      	ldr	r3, [pc, #96]	@ (8001760 <MX_TIM8_Init+0xa0>)
 8001700:	2200      	movs	r2, #0
 8001702:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001704:	4b16      	ldr	r3, [pc, #88]	@ (8001760 <MX_TIM8_Init+0xa0>)
 8001706:	2200      	movs	r2, #0
 8001708:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800170a:	4815      	ldr	r0, [pc, #84]	@ (8001760 <MX_TIM8_Init+0xa0>)
 800170c:	f00d faac 	bl	800ec68 <HAL_TIM_Base_Init>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8001716:	f000 fb53 	bl	8001dc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800171a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800171e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001720:	f107 0310 	add.w	r3, r7, #16
 8001724:	4619      	mov	r1, r3
 8001726:	480e      	ldr	r0, [pc, #56]	@ (8001760 <MX_TIM8_Init+0xa0>)
 8001728:	f00d fde0 	bl	800f2ec <HAL_TIM_ConfigClockSource>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8001732:	f000 fb45 	bl	8001dc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001736:	2300      	movs	r3, #0
 8001738:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800173a:	2300      	movs	r3, #0
 800173c:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800173e:	2300      	movs	r3, #0
 8001740:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001742:	1d3b      	adds	r3, r7, #4
 8001744:	4619      	mov	r1, r3
 8001746:	4806      	ldr	r0, [pc, #24]	@ (8001760 <MX_TIM8_Init+0xa0>)
 8001748:	f00e fa60 	bl	800fc0c <HAL_TIMEx_MasterConfigSynchronization>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001752:	f000 fb35 	bl	8001dc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001756:	bf00      	nop
 8001758:	3720      	adds	r7, #32
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	20000e2c 	.word	0x20000e2c
 8001764:	40010400 	.word	0x40010400

08001768 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b088      	sub	sp, #32
 800176c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800176e:	1d3b      	adds	r3, r7, #4
 8001770:	2200      	movs	r2, #0
 8001772:	601a      	str	r2, [r3, #0]
 8001774:	605a      	str	r2, [r3, #4]
 8001776:	609a      	str	r2, [r3, #8]
 8001778:	60da      	str	r2, [r3, #12]
 800177a:	611a      	str	r2, [r3, #16]
 800177c:	615a      	str	r2, [r3, #20]
 800177e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001780:	4b1a      	ldr	r3, [pc, #104]	@ (80017ec <MX_TIM12_Init+0x84>)
 8001782:	4a1b      	ldr	r2, [pc, #108]	@ (80017f0 <MX_TIM12_Init+0x88>)
 8001784:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8001786:	4b19      	ldr	r3, [pc, #100]	@ (80017ec <MX_TIM12_Init+0x84>)
 8001788:	2200      	movs	r2, #0
 800178a:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 800178c:	4b17      	ldr	r3, [pc, #92]	@ (80017ec <MX_TIM12_Init+0x84>)
 800178e:	2200      	movs	r2, #0
 8001790:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8001792:	4b16      	ldr	r3, [pc, #88]	@ (80017ec <MX_TIM12_Init+0x84>)
 8001794:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001798:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800179a:	4b14      	ldr	r3, [pc, #80]	@ (80017ec <MX_TIM12_Init+0x84>)
 800179c:	2200      	movs	r2, #0
 800179e:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017a0:	4b12      	ldr	r3, [pc, #72]	@ (80017ec <MX_TIM12_Init+0x84>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 80017a6:	4811      	ldr	r0, [pc, #68]	@ (80017ec <MX_TIM12_Init+0x84>)
 80017a8:	f00d fb2e 	bl	800ee08 <HAL_TIM_PWM_Init>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 80017b2:	f000 fb05 	bl	8001dc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017b6:	2360      	movs	r3, #96	@ 0x60
 80017b8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80017ba:	2300      	movs	r3, #0
 80017bc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017be:	2300      	movs	r3, #0
 80017c0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017c2:	2300      	movs	r3, #0
 80017c4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017c6:	1d3b      	adds	r3, r7, #4
 80017c8:	2200      	movs	r2, #0
 80017ca:	4619      	mov	r1, r3
 80017cc:	4807      	ldr	r0, [pc, #28]	@ (80017ec <MX_TIM12_Init+0x84>)
 80017ce:	f00d fc79 	bl	800f0c4 <HAL_TIM_PWM_ConfigChannel>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 80017d8:	f000 faf2 	bl	8001dc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 80017dc:	4803      	ldr	r0, [pc, #12]	@ (80017ec <MX_TIM12_Init+0x84>)
 80017de:	f001 fcd3 	bl	8003188 <HAL_TIM_MspPostInit>

}
 80017e2:	bf00      	nop
 80017e4:	3720      	adds	r7, #32
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	20000e78 	.word	0x20000e78
 80017f0:	40001800 	.word	0x40001800

080017f4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017f8:	4b14      	ldr	r3, [pc, #80]	@ (800184c <MX_USART1_UART_Init+0x58>)
 80017fa:	4a15      	ldr	r2, [pc, #84]	@ (8001850 <MX_USART1_UART_Init+0x5c>)
 80017fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80017fe:	4b13      	ldr	r3, [pc, #76]	@ (800184c <MX_USART1_UART_Init+0x58>)
 8001800:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001804:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001806:	4b11      	ldr	r3, [pc, #68]	@ (800184c <MX_USART1_UART_Init+0x58>)
 8001808:	2200      	movs	r2, #0
 800180a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800180c:	4b0f      	ldr	r3, [pc, #60]	@ (800184c <MX_USART1_UART_Init+0x58>)
 800180e:	2200      	movs	r2, #0
 8001810:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001812:	4b0e      	ldr	r3, [pc, #56]	@ (800184c <MX_USART1_UART_Init+0x58>)
 8001814:	2200      	movs	r2, #0
 8001816:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001818:	4b0c      	ldr	r3, [pc, #48]	@ (800184c <MX_USART1_UART_Init+0x58>)
 800181a:	220c      	movs	r2, #12
 800181c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800181e:	4b0b      	ldr	r3, [pc, #44]	@ (800184c <MX_USART1_UART_Init+0x58>)
 8001820:	2200      	movs	r2, #0
 8001822:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001824:	4b09      	ldr	r3, [pc, #36]	@ (800184c <MX_USART1_UART_Init+0x58>)
 8001826:	2200      	movs	r2, #0
 8001828:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800182a:	4b08      	ldr	r3, [pc, #32]	@ (800184c <MX_USART1_UART_Init+0x58>)
 800182c:	2200      	movs	r2, #0
 800182e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001830:	4b06      	ldr	r3, [pc, #24]	@ (800184c <MX_USART1_UART_Init+0x58>)
 8001832:	2200      	movs	r2, #0
 8001834:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001836:	4805      	ldr	r0, [pc, #20]	@ (800184c <MX_USART1_UART_Init+0x58>)
 8001838:	f00e fb12 	bl	800fe60 <HAL_UART_Init>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001842:	f000 fabd 	bl	8001dc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001846:	bf00      	nop
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	20000ec4 	.word	0x20000ec4
 8001850:	40011000 	.word	0x40011000

08001854 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001858:	4b14      	ldr	r3, [pc, #80]	@ (80018ac <MX_USART6_UART_Init+0x58>)
 800185a:	4a15      	ldr	r2, [pc, #84]	@ (80018b0 <MX_USART6_UART_Init+0x5c>)
 800185c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800185e:	4b13      	ldr	r3, [pc, #76]	@ (80018ac <MX_USART6_UART_Init+0x58>)
 8001860:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001864:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001866:	4b11      	ldr	r3, [pc, #68]	@ (80018ac <MX_USART6_UART_Init+0x58>)
 8001868:	2200      	movs	r2, #0
 800186a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800186c:	4b0f      	ldr	r3, [pc, #60]	@ (80018ac <MX_USART6_UART_Init+0x58>)
 800186e:	2200      	movs	r2, #0
 8001870:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001872:	4b0e      	ldr	r3, [pc, #56]	@ (80018ac <MX_USART6_UART_Init+0x58>)
 8001874:	2200      	movs	r2, #0
 8001876:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001878:	4b0c      	ldr	r3, [pc, #48]	@ (80018ac <MX_USART6_UART_Init+0x58>)
 800187a:	220c      	movs	r2, #12
 800187c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800187e:	4b0b      	ldr	r3, [pc, #44]	@ (80018ac <MX_USART6_UART_Init+0x58>)
 8001880:	2200      	movs	r2, #0
 8001882:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001884:	4b09      	ldr	r3, [pc, #36]	@ (80018ac <MX_USART6_UART_Init+0x58>)
 8001886:	2200      	movs	r2, #0
 8001888:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800188a:	4b08      	ldr	r3, [pc, #32]	@ (80018ac <MX_USART6_UART_Init+0x58>)
 800188c:	2200      	movs	r2, #0
 800188e:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001890:	4b06      	ldr	r3, [pc, #24]	@ (80018ac <MX_USART6_UART_Init+0x58>)
 8001892:	2200      	movs	r2, #0
 8001894:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001896:	4805      	ldr	r0, [pc, #20]	@ (80018ac <MX_USART6_UART_Init+0x58>)
 8001898:	f00e fae2 	bl	800fe60 <HAL_UART_Init>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 80018a2:	f000 fa8d 	bl	8001dc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80018a6:	bf00      	nop
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	20000f4c 	.word	0x20000f4c
 80018b0:	40011400 	.word	0x40011400

080018b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80018ba:	4b18      	ldr	r3, [pc, #96]	@ (800191c <MX_DMA_Init+0x68>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018be:	4a17      	ldr	r2, [pc, #92]	@ (800191c <MX_DMA_Init+0x68>)
 80018c0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80018c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018c6:	4b15      	ldr	r3, [pc, #84]	@ (800191c <MX_DMA_Init+0x68>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018ce:	607b      	str	r3, [r7, #4]
 80018d0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 80018d2:	2200      	movs	r2, #0
 80018d4:	2105      	movs	r1, #5
 80018d6:	203b      	movs	r0, #59	@ 0x3b
 80018d8:	f004 fd22 	bl	8006320 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80018dc:	203b      	movs	r0, #59	@ 0x3b
 80018de:	f004 fd3b 	bl	8006358 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 80018e2:	2200      	movs	r2, #0
 80018e4:	2105      	movs	r1, #5
 80018e6:	203c      	movs	r0, #60	@ 0x3c
 80018e8:	f004 fd1a 	bl	8006320 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80018ec:	203c      	movs	r0, #60	@ 0x3c
 80018ee:	f004 fd33 	bl	8006358 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80018f2:	2200      	movs	r2, #0
 80018f4:	2105      	movs	r1, #5
 80018f6:	2045      	movs	r0, #69	@ 0x45
 80018f8:	f004 fd12 	bl	8006320 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80018fc:	2045      	movs	r0, #69	@ 0x45
 80018fe:	f004 fd2b 	bl	8006358 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 8001902:	2200      	movs	r2, #0
 8001904:	2105      	movs	r1, #5
 8001906:	2046      	movs	r0, #70	@ 0x46
 8001908:	f004 fd0a 	bl	8006320 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800190c:	2046      	movs	r0, #70	@ 0x46
 800190e:	f004 fd23 	bl	8006358 <HAL_NVIC_EnableIRQ>

}
 8001912:	bf00      	nop
 8001914:	3708      	adds	r7, #8
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	40023800 	.word	0x40023800

08001920 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b088      	sub	sp, #32
 8001924:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001926:	1d3b      	adds	r3, r7, #4
 8001928:	2200      	movs	r2, #0
 800192a:	601a      	str	r2, [r3, #0]
 800192c:	605a      	str	r2, [r3, #4]
 800192e:	609a      	str	r2, [r3, #8]
 8001930:	60da      	str	r2, [r3, #12]
 8001932:	611a      	str	r2, [r3, #16]
 8001934:	615a      	str	r2, [r3, #20]
 8001936:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001938:	4b1f      	ldr	r3, [pc, #124]	@ (80019b8 <MX_FMC_Init+0x98>)
 800193a:	4a20      	ldr	r2, [pc, #128]	@ (80019bc <MX_FMC_Init+0x9c>)
 800193c:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 800193e:	4b1e      	ldr	r3, [pc, #120]	@ (80019b8 <MX_FMC_Init+0x98>)
 8001940:	2200      	movs	r2, #0
 8001942:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001944:	4b1c      	ldr	r3, [pc, #112]	@ (80019b8 <MX_FMC_Init+0x98>)
 8001946:	2200      	movs	r2, #0
 8001948:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 800194a:	4b1b      	ldr	r3, [pc, #108]	@ (80019b8 <MX_FMC_Init+0x98>)
 800194c:	2204      	movs	r2, #4
 800194e:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001950:	4b19      	ldr	r3, [pc, #100]	@ (80019b8 <MX_FMC_Init+0x98>)
 8001952:	2210      	movs	r2, #16
 8001954:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001956:	4b18      	ldr	r3, [pc, #96]	@ (80019b8 <MX_FMC_Init+0x98>)
 8001958:	2240      	movs	r2, #64	@ 0x40
 800195a:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 800195c:	4b16      	ldr	r3, [pc, #88]	@ (80019b8 <MX_FMC_Init+0x98>)
 800195e:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001962:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001964:	4b14      	ldr	r3, [pc, #80]	@ (80019b8 <MX_FMC_Init+0x98>)
 8001966:	2200      	movs	r2, #0
 8001968:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 800196a:	4b13      	ldr	r3, [pc, #76]	@ (80019b8 <MX_FMC_Init+0x98>)
 800196c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001970:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8001972:	4b11      	ldr	r3, [pc, #68]	@ (80019b8 <MX_FMC_Init+0x98>)
 8001974:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001978:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 800197a:	4b0f      	ldr	r3, [pc, #60]	@ (80019b8 <MX_FMC_Init+0x98>)
 800197c:	2200      	movs	r2, #0
 800197e:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8001980:	2302      	movs	r3, #2
 8001982:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001984:	2307      	movs	r3, #7
 8001986:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001988:	2304      	movs	r3, #4
 800198a:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 800198c:	2307      	movs	r3, #7
 800198e:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8001990:	2303      	movs	r3, #3
 8001992:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8001994:	2302      	movs	r3, #2
 8001996:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8001998:	2302      	movs	r3, #2
 800199a:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 800199c:	1d3b      	adds	r3, r7, #4
 800199e:	4619      	mov	r1, r3
 80019a0:	4805      	ldr	r0, [pc, #20]	@ (80019b8 <MX_FMC_Init+0x98>)
 80019a2:	f00d f8d0 	bl	800eb46 <HAL_SDRAM_Init>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 80019ac:	f000 fa08 	bl	8001dc0 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 80019b0:	bf00      	nop
 80019b2:	3720      	adds	r7, #32
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	20000fd4 	.word	0x20000fd4
 80019bc:	a0000140 	.word	0xa0000140

080019c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b090      	sub	sp, #64	@ 0x40
 80019c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019ca:	2200      	movs	r2, #0
 80019cc:	601a      	str	r2, [r3, #0]
 80019ce:	605a      	str	r2, [r3, #4]
 80019d0:	609a      	str	r2, [r3, #8]
 80019d2:	60da      	str	r2, [r3, #12]
 80019d4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80019d6:	4bb0      	ldr	r3, [pc, #704]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019da:	4aaf      	ldr	r2, [pc, #700]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 80019dc:	f043 0310 	orr.w	r3, r3, #16
 80019e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019e2:	4bad      	ldr	r3, [pc, #692]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e6:	f003 0310 	and.w	r3, r3, #16
 80019ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 80019ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80019ee:	4baa      	ldr	r3, [pc, #680]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f2:	4aa9      	ldr	r2, [pc, #676]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 80019f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80019f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019fa:	4ba7      	ldr	r3, [pc, #668]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a02:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a06:	4ba4      	ldr	r3, [pc, #656]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0a:	4aa3      	ldr	r2, [pc, #652]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 8001a0c:	f043 0302 	orr.w	r3, r3, #2
 8001a10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a12:	4ba1      	ldr	r3, [pc, #644]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a16:	f003 0302 	and.w	r3, r3, #2
 8001a1a:	623b      	str	r3, [r7, #32]
 8001a1c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a1e:	4b9e      	ldr	r3, [pc, #632]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 8001a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a22:	4a9d      	ldr	r2, [pc, #628]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 8001a24:	f043 0308 	orr.w	r3, r3, #8
 8001a28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a2a:	4b9b      	ldr	r3, [pc, #620]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2e:	f003 0308 	and.w	r3, r3, #8
 8001a32:	61fb      	str	r3, [r7, #28]
 8001a34:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a36:	4b98      	ldr	r3, [pc, #608]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3a:	4a97      	ldr	r2, [pc, #604]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 8001a3c:	f043 0304 	orr.w	r3, r3, #4
 8001a40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a42:	4b95      	ldr	r3, [pc, #596]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a46:	f003 0304 	and.w	r3, r3, #4
 8001a4a:	61bb      	str	r3, [r7, #24]
 8001a4c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a4e:	4b92      	ldr	r3, [pc, #584]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a52:	4a91      	ldr	r2, [pc, #580]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 8001a54:	f043 0301 	orr.w	r3, r3, #1
 8001a58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a5a:	4b8f      	ldr	r3, [pc, #572]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5e:	f003 0301 	and.w	r3, r3, #1
 8001a62:	617b      	str	r3, [r7, #20]
 8001a64:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001a66:	4b8c      	ldr	r3, [pc, #560]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6a:	4a8b      	ldr	r2, [pc, #556]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 8001a6c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a72:	4b89      	ldr	r3, [pc, #548]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a76:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a7a:	613b      	str	r3, [r7, #16]
 8001a7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001a7e:	4b86      	ldr	r3, [pc, #536]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 8001a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a82:	4a85      	ldr	r2, [pc, #532]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 8001a84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a8a:	4b83      	ldr	r3, [pc, #524]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a92:	60fb      	str	r3, [r7, #12]
 8001a94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001a96:	4b80      	ldr	r3, [pc, #512]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 8001a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9a:	4a7f      	ldr	r2, [pc, #508]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 8001a9c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001aa0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aa2:	4b7d      	ldr	r3, [pc, #500]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001aaa:	60bb      	str	r3, [r7, #8]
 8001aac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001aae:	4b7a      	ldr	r3, [pc, #488]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab2:	4a79      	ldr	r2, [pc, #484]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 8001ab4:	f043 0320 	orr.w	r3, r3, #32
 8001ab8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aba:	4b77      	ldr	r3, [pc, #476]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001abe:	f003 0320 	and.w	r3, r3, #32
 8001ac2:	607b      	str	r3, [r7, #4]
 8001ac4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ac6:	4b74      	ldr	r3, [pc, #464]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aca:	4a73      	ldr	r2, [pc, #460]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 8001acc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ad0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ad2:	4b71      	ldr	r3, [pc, #452]	@ (8001c98 <MX_GPIO_Init+0x2d8>)
 8001ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ada:	603b      	str	r3, [r7, #0]
 8001adc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001ade:	2201      	movs	r2, #1
 8001ae0:	2120      	movs	r1, #32
 8001ae2:	486e      	ldr	r0, [pc, #440]	@ (8001c9c <MX_GPIO_Init+0x2dc>)
 8001ae4:	f006 fa30 	bl	8007f48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin|GPIO_PIN_1, GPIO_PIN_RESET);
 8001ae8:	2200      	movs	r2, #0
 8001aea:	210e      	movs	r1, #14
 8001aec:	486c      	ldr	r0, [pc, #432]	@ (8001ca0 <MX_GPIO_Init+0x2e0>)
 8001aee:	f006 fa2b 	bl	8007f48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 8001af2:	2201      	movs	r2, #1
 8001af4:	2108      	movs	r1, #8
 8001af6:	486b      	ldr	r0, [pc, #428]	@ (8001ca4 <MX_GPIO_Init+0x2e4>)
 8001af8:	f006 fa26 	bl	8007f48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 8001afc:	2201      	movs	r2, #1
 8001afe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b02:	4867      	ldr	r0, [pc, #412]	@ (8001ca0 <MX_GPIO_Init+0x2e0>)
 8001b04:	f006 fa20 	bl	8007f48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 8001b08:	2200      	movs	r2, #0
 8001b0a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b0e:	4866      	ldr	r0, [pc, #408]	@ (8001ca8 <MX_GPIO_Init+0x2e8>)
 8001b10:	f006 fa1a 	bl	8007f48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 8001b14:	2200      	movs	r2, #0
 8001b16:	21c8      	movs	r1, #200	@ 0xc8
 8001b18:	4864      	ldr	r0, [pc, #400]	@ (8001cac <MX_GPIO_Init+0x2ec>)
 8001b1a:	f006 fa15 	bl	8007f48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 8001b1e:	2308      	movs	r3, #8
 8001b20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b22:	2300      	movs	r3, #0
 8001b24:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b26:	2300      	movs	r3, #0
 8001b28:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001b2a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b2e:	4619      	mov	r1, r3
 8001b30:	485f      	ldr	r0, [pc, #380]	@ (8001cb0 <MX_GPIO_Init+0x2f0>)
 8001b32:	f005 ff39 	bl	80079a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 8001b36:	f643 4323 	movw	r3, #15395	@ 0x3c23
 8001b3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b3c:	2302      	movs	r3, #2
 8001b3e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b40:	2300      	movs	r3, #0
 8001b42:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b44:	2303      	movs	r3, #3
 8001b46:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001b48:	230a      	movs	r3, #10
 8001b4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b4c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b50:	4619      	mov	r1, r3
 8001b52:	4858      	ldr	r0, [pc, #352]	@ (8001cb4 <MX_GPIO_Init+0x2f4>)
 8001b54:	f005 ff28 	bl	80079a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8001b58:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b62:	2300      	movs	r3, #0
 8001b64:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001b66:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4852      	ldr	r0, [pc, #328]	@ (8001cb8 <MX_GPIO_Init+0x2f8>)
 8001b6e:	f005 ff1b 	bl	80079a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8001b72:	2340      	movs	r3, #64	@ 0x40
 8001b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001b76:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001b7a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8001b80:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b84:	4619      	mov	r1, r3
 8001b86:	4845      	ldr	r0, [pc, #276]	@ (8001c9c <MX_GPIO_Init+0x2dc>)
 8001b88:	f005 ff0e 	bl	80079a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001b8c:	2320      	movs	r3, #32
 8001b8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b90:	2301      	movs	r3, #1
 8001b92:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b94:	2300      	movs	r3, #0
 8001b96:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001b9c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	483e      	ldr	r0, [pc, #248]	@ (8001c9c <MX_GPIO_Init+0x2dc>)
 8001ba4:	f005 ff00 	bl	80079a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin PI1 LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|GPIO_PIN_1|LCD_DISP_Pin;
 8001ba8:	f241 030e 	movw	r3, #4110	@ 0x100e
 8001bac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001bba:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	4837      	ldr	r0, [pc, #220]	@ (8001ca0 <MX_GPIO_Init+0x2e0>)
 8001bc2:	f005 fef1 	bl	80079a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001bc6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001bca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8001bd4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001bd8:	4619      	mov	r1, r3
 8001bda:	4838      	ldr	r0, [pc, #224]	@ (8001cbc <MX_GPIO_Init+0x2fc>)
 8001bdc:	f005 fee4 	bl	80079a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8001be0:	2308      	movs	r3, #8
 8001be2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001be4:	2301      	movs	r3, #1
 8001be6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be8:	2300      	movs	r3, #0
 8001bea:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bec:	2300      	movs	r3, #0
 8001bee:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8001bf0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	482b      	ldr	r0, [pc, #172]	@ (8001ca4 <MX_GPIO_Init+0x2e4>)
 8001bf8:	f005 fed6 	bl	80079a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001bfc:	2310      	movs	r3, #16
 8001bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c00:	2300      	movs	r3, #0
 8001c02:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c04:	2300      	movs	r3, #0
 8001c06:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001c08:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4823      	ldr	r0, [pc, #140]	@ (8001c9c <MX_GPIO_Init+0x2dc>)
 8001c10:	f005 feca 	bl	80079a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8001c14:	f248 0304 	movw	r3, #32772	@ 0x8004
 8001c18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001c22:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c26:	4619      	mov	r1, r3
 8001c28:	481f      	ldr	r0, [pc, #124]	@ (8001ca8 <MX_GPIO_Init+0x2e8>)
 8001c2a:	f005 febd 	bl	80079a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 8001c2e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c34:	2301      	movs	r3, #1
 8001c36:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8001c40:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c44:	4619      	mov	r1, r3
 8001c46:	4818      	ldr	r0, [pc, #96]	@ (8001ca8 <MX_GPIO_Init+0x2e8>)
 8001c48:	f005 feae 	bl	80079a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PI11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001c4c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001c50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c52:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001c56:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001c5c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c60:	4619      	mov	r1, r3
 8001c62:	480f      	ldr	r0, [pc, #60]	@ (8001ca0 <MX_GPIO_Init+0x2e0>)
 8001c64:	f005 fea0 	bl	80079a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001c68:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001c6e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001c72:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c74:	2300      	movs	r3, #0
 8001c76:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001c78:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	4808      	ldr	r0, [pc, #32]	@ (8001ca0 <MX_GPIO_Init+0x2e0>)
 8001c80:	f005 fe92 	bl	80079a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001c84:	2310      	movs	r3, #16
 8001c86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c88:	2302      	movs	r3, #2
 8001c8a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c90:	2303      	movs	r3, #3
 8001c92:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001c94:	230a      	movs	r3, #10
 8001c96:	e013      	b.n	8001cc0 <MX_GPIO_Init+0x300>
 8001c98:	40023800 	.word	0x40023800
 8001c9c:	40020c00 	.word	0x40020c00
 8001ca0:	40022000 	.word	0x40022000
 8001ca4:	40022800 	.word	0x40022800
 8001ca8:	40021c00 	.word	0x40021c00
 8001cac:	40021800 	.word	0x40021800
 8001cb0:	40021000 	.word	0x40021000
 8001cb4:	40020400 	.word	0x40020400
 8001cb8:	40022400 	.word	0x40022400
 8001cbc:	40020800 	.word	0x40020800
 8001cc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001cc2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	482c      	ldr	r0, [pc, #176]	@ (8001d7c <MX_GPIO_Init+0x3bc>)
 8001cca:	f005 fe6d 	bl	80079a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8001cce:	23c8      	movs	r3, #200	@ 0xc8
 8001cd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001cde:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	4826      	ldr	r0, [pc, #152]	@ (8001d80 <MX_GPIO_Init+0x3c0>)
 8001ce6:	f005 fe5f 	bl	80079a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8001cea:	2305      	movs	r3, #5
 8001cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cee:	2302      	movs	r3, #2
 8001cf0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001cfa:	230a      	movs	r3, #10
 8001cfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cfe:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d02:	4619      	mov	r1, r3
 8001d04:	481f      	ldr	r0, [pc, #124]	@ (8001d84 <MX_GPIO_Init+0x3c4>)
 8001d06:	f005 fe4f 	bl	80079a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8001d0a:	2304      	movs	r3, #4
 8001d0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d12:	2300      	movs	r3, #0
 8001d14:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8001d16:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	4818      	ldr	r0, [pc, #96]	@ (8001d80 <MX_GPIO_Init+0x3c0>)
 8001d1e:	f005 fe43 	bl	80079a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8001d22:	2328      	movs	r3, #40	@ 0x28
 8001d24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d26:	2302      	movs	r3, #2
 8001d28:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001d32:	230a      	movs	r3, #10
 8001d34:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d36:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	4812      	ldr	r0, [pc, #72]	@ (8001d88 <MX_GPIO_Init+0x3c8>)
 8001d3e:	f005 fe33 	bl	80079a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_MISO_D12_Pin ARDUINO_MOSI_PWM_D11_Pin */
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8001d42:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001d46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d48:	2302      	movs	r3, #2
 8001d4a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d50:	2300      	movs	r3, #0
 8001d52:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d54:	2305      	movs	r3, #5
 8001d56:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d58:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	480b      	ldr	r0, [pc, #44]	@ (8001d8c <MX_GPIO_Init+0x3cc>)
 8001d60:	f005 fe22 	bl	80079a8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001d64:	2200      	movs	r2, #0
 8001d66:	2105      	movs	r1, #5
 8001d68:	2028      	movs	r0, #40	@ 0x28
 8001d6a:	f004 fad9 	bl	8006320 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001d6e:	2028      	movs	r0, #40	@ 0x28
 8001d70:	f004 faf2 	bl	8006358 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001d74:	bf00      	nop
 8001d76:	3740      	adds	r7, #64	@ 0x40
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	40021c00 	.word	0x40021c00
 8001d80:	40021800 	.word	0x40021800
 8001d84:	40020800 	.word	0x40020800
 8001d88:	40020000 	.word	0x40020000
 8001d8c:	40020400 	.word	0x40020400

08001d90 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  /* USER CODE BEGIN 5 */

  /* Infinite loop */
	for(;;){
 8001d98:	bf00      	nop
 8001d9a:	e7fd      	b.n	8001d98 <StartDefaultTask+0x8>

08001d9c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a04      	ldr	r2, [pc, #16]	@ (8001dbc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d101      	bne.n	8001db2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001dae:	f003 ff23 	bl	8005bf8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001db2:	bf00      	nop
 8001db4:	3708      	adds	r7, #8
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	40001000 	.word	0x40001000

08001dc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dc4:	b672      	cpsid	i
}
 8001dc6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001dc8:	bf00      	nop
 8001dca:	e7fd      	b.n	8001dc8 <Error_Handler+0x8>

08001dcc <WavProcess_HeaderInit>:
/*******************************************************************************
                            Static Functions
*******************************************************************************/

static uint32_t WavProcess_HeaderInit(uint8_t* pHeader, WAVE_FormatTypeDef* pWaveFormatStruct)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
 8001dd4:	6039      	str	r1, [r7, #0]
    pHeader[0] = 'R'; pHeader[1] = 'I'; pHeader[2] = 'F'; pHeader[3] = 'F';
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2252      	movs	r2, #82	@ 0x52
 8001dda:	701a      	strb	r2, [r3, #0]
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	3301      	adds	r3, #1
 8001de0:	2249      	movs	r2, #73	@ 0x49
 8001de2:	701a      	strb	r2, [r3, #0]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	3302      	adds	r3, #2
 8001de8:	2246      	movs	r2, #70	@ 0x46
 8001dea:	701a      	strb	r2, [r3, #0]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	3303      	adds	r3, #3
 8001df0:	2246      	movs	r2, #70	@ 0x46
 8001df2:	701a      	strb	r2, [r3, #0]
    pHeader[4] = 0x00; pHeader[5] = 0x4C; pHeader[6] = 0x1D; pHeader[7] = 0x00;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	3304      	adds	r3, #4
 8001df8:	2200      	movs	r2, #0
 8001dfa:	701a      	strb	r2, [r3, #0]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	3305      	adds	r3, #5
 8001e00:	224c      	movs	r2, #76	@ 0x4c
 8001e02:	701a      	strb	r2, [r3, #0]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	3306      	adds	r3, #6
 8001e08:	221d      	movs	r2, #29
 8001e0a:	701a      	strb	r2, [r3, #0]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	3307      	adds	r3, #7
 8001e10:	2200      	movs	r2, #0
 8001e12:	701a      	strb	r2, [r3, #0]
    pHeader[8] = 'W'; pHeader[9] = 'A'; pHeader[10] = 'V'; pHeader[11] = 'E';
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	3308      	adds	r3, #8
 8001e18:	2257      	movs	r2, #87	@ 0x57
 8001e1a:	701a      	strb	r2, [r3, #0]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	3309      	adds	r3, #9
 8001e20:	2241      	movs	r2, #65	@ 0x41
 8001e22:	701a      	strb	r2, [r3, #0]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	330a      	adds	r3, #10
 8001e28:	2256      	movs	r2, #86	@ 0x56
 8001e2a:	701a      	strb	r2, [r3, #0]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	330b      	adds	r3, #11
 8001e30:	2245      	movs	r2, #69	@ 0x45
 8001e32:	701a      	strb	r2, [r3, #0]
    pHeader[12] = 'f'; pHeader[13] = 'm'; pHeader[14] = 't'; pHeader[15] = ' ';
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	330c      	adds	r3, #12
 8001e38:	2266      	movs	r2, #102	@ 0x66
 8001e3a:	701a      	strb	r2, [r3, #0]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	330d      	adds	r3, #13
 8001e40:	226d      	movs	r2, #109	@ 0x6d
 8001e42:	701a      	strb	r2, [r3, #0]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	330e      	adds	r3, #14
 8001e48:	2274      	movs	r2, #116	@ 0x74
 8001e4a:	701a      	strb	r2, [r3, #0]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	330f      	adds	r3, #15
 8001e50:	2220      	movs	r2, #32
 8001e52:	701a      	strb	r2, [r3, #0]
    pHeader[16] = 0x10; pHeader[17] = 0x00; pHeader[18] = 0x00; pHeader[19] = 0x00;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	3310      	adds	r3, #16
 8001e58:	2210      	movs	r2, #16
 8001e5a:	701a      	strb	r2, [r3, #0]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	3311      	adds	r3, #17
 8001e60:	2200      	movs	r2, #0
 8001e62:	701a      	strb	r2, [r3, #0]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	3312      	adds	r3, #18
 8001e68:	2200      	movs	r2, #0
 8001e6a:	701a      	strb	r2, [r3, #0]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	3313      	adds	r3, #19
 8001e70:	2200      	movs	r2, #0
 8001e72:	701a      	strb	r2, [r3, #0]
    pHeader[20] = 0x01; pHeader[21] = 0x00;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	3314      	adds	r3, #20
 8001e78:	2201      	movs	r2, #1
 8001e7a:	701a      	strb	r2, [r3, #0]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	3315      	adds	r3, #21
 8001e80:	2200      	movs	r2, #0
 8001e82:	701a      	strb	r2, [r3, #0]
    pHeader[22] = pWaveFormatStruct->NbrChannels; pHeader[23] = 0x00;
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	685a      	ldr	r2, [r3, #4]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	3316      	adds	r3, #22
 8001e8c:	b2d2      	uxtb	r2, r2
 8001e8e:	701a      	strb	r2, [r3, #0]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	3317      	adds	r3, #23
 8001e94:	2200      	movs	r2, #0
 8001e96:	701a      	strb	r2, [r3, #0]
    pHeader[24] = (uint8_t)((pWaveFormatStruct->SampleRate & 0xFF));
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	3318      	adds	r3, #24
 8001ea0:	b2d2      	uxtb	r2, r2
 8001ea2:	701a      	strb	r2, [r3, #0]
    pHeader[25] = (uint8_t)((pWaveFormatStruct->SampleRate >> 8) & 0xFF);
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	0a1a      	lsrs	r2, r3, #8
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	3319      	adds	r3, #25
 8001eae:	b2d2      	uxtb	r2, r2
 8001eb0:	701a      	strb	r2, [r3, #0]
    pHeader[26] = (uint8_t)((pWaveFormatStruct->SampleRate >> 16) & 0xFF);
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	0c1a      	lsrs	r2, r3, #16
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	331a      	adds	r3, #26
 8001ebc:	b2d2      	uxtb	r2, r2
 8001ebe:	701a      	strb	r2, [r3, #0]
    pHeader[27] = (uint8_t)((pWaveFormatStruct->SampleRate >> 24) & 0xFF);
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	0e1a      	lsrs	r2, r3, #24
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	331b      	adds	r3, #27
 8001eca:	b2d2      	uxtb	r2, r2
 8001ecc:	701a      	strb	r2, [r3, #0]
    pHeader[28] = (uint8_t)((pWaveFormatStruct->ByteRate & 0xFF));
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	68da      	ldr	r2, [r3, #12]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	331c      	adds	r3, #28
 8001ed6:	b2d2      	uxtb	r2, r2
 8001ed8:	701a      	strb	r2, [r3, #0]
    pHeader[29] = (uint8_t)((pWaveFormatStruct->ByteRate >> 8) & 0xFF);
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	68db      	ldr	r3, [r3, #12]
 8001ede:	0a1a      	lsrs	r2, r3, #8
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	331d      	adds	r3, #29
 8001ee4:	b2d2      	uxtb	r2, r2
 8001ee6:	701a      	strb	r2, [r3, #0]
    pHeader[30] = (uint8_t)((pWaveFormatStruct->ByteRate >> 16) & 0xFF);
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	0c1a      	lsrs	r2, r3, #16
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	331e      	adds	r3, #30
 8001ef2:	b2d2      	uxtb	r2, r2
 8001ef4:	701a      	strb	r2, [r3, #0]
    pHeader[31] = (uint8_t)((pWaveFormatStruct->ByteRate >> 24) & 0xFF);
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	68db      	ldr	r3, [r3, #12]
 8001efa:	0e1a      	lsrs	r2, r3, #24
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	331f      	adds	r3, #31
 8001f00:	b2d2      	uxtb	r2, r2
 8001f02:	701a      	strb	r2, [r3, #0]
    pHeader[32] = pWaveFormatStruct->BlockAlign; pHeader[33] = 0x00;
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	8a1a      	ldrh	r2, [r3, #16]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	3320      	adds	r3, #32
 8001f0c:	b2d2      	uxtb	r2, r2
 8001f0e:	701a      	strb	r2, [r3, #0]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	3321      	adds	r3, #33	@ 0x21
 8001f14:	2200      	movs	r2, #0
 8001f16:	701a      	strb	r2, [r3, #0]
    pHeader[34] = pWaveFormatStruct->BitPerSample; pHeader[35] = 0x00;
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	8a5a      	ldrh	r2, [r3, #18]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	3322      	adds	r3, #34	@ 0x22
 8001f20:	b2d2      	uxtb	r2, r2
 8001f22:	701a      	strb	r2, [r3, #0]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	3323      	adds	r3, #35	@ 0x23
 8001f28:	2200      	movs	r2, #0
 8001f2a:	701a      	strb	r2, [r3, #0]
    pHeader[36] = 'd'; pHeader[37] = 'a'; pHeader[38] = 't'; pHeader[39] = 'a';
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	3324      	adds	r3, #36	@ 0x24
 8001f30:	2264      	movs	r2, #100	@ 0x64
 8001f32:	701a      	strb	r2, [r3, #0]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	3325      	adds	r3, #37	@ 0x25
 8001f38:	2261      	movs	r2, #97	@ 0x61
 8001f3a:	701a      	strb	r2, [r3, #0]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	3326      	adds	r3, #38	@ 0x26
 8001f40:	2274      	movs	r2, #116	@ 0x74
 8001f42:	701a      	strb	r2, [r3, #0]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	3327      	adds	r3, #39	@ 0x27
 8001f48:	2261      	movs	r2, #97	@ 0x61
 8001f4a:	701a      	strb	r2, [r3, #0]
    pHeader[40] = 0x00; pHeader[41] = 0x4C; pHeader[42] = 0x1D; pHeader[43] = 0x00;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	3328      	adds	r3, #40	@ 0x28
 8001f50:	2200      	movs	r2, #0
 8001f52:	701a      	strb	r2, [r3, #0]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	3329      	adds	r3, #41	@ 0x29
 8001f58:	224c      	movs	r2, #76	@ 0x4c
 8001f5a:	701a      	strb	r2, [r3, #0]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	332a      	adds	r3, #42	@ 0x2a
 8001f60:	221d      	movs	r2, #29
 8001f62:	701a      	strb	r2, [r3, #0]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	332b      	adds	r3, #43	@ 0x2b
 8001f68:	2200      	movs	r2, #0
 8001f6a:	701a      	strb	r2, [r3, #0]
    return 0;
 8001f6c:	2300      	movs	r3, #0
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	370c      	adds	r7, #12
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr
	...

08001f7c <WavProcess_EncInit>:

static uint32_t WavProcess_EncInit(uint32_t Freq, uint8_t *pHeader)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	6039      	str	r1, [r7, #0]
    WaveFormat.SampleRate = Freq;
 8001f86:	4a1b      	ldr	r2, [pc, #108]	@ (8001ff4 <WavProcess_EncInit+0x78>)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6013      	str	r3, [r2, #0]
    WaveFormat.NbrChannels = 1;
 8001f8c:	4b19      	ldr	r3, [pc, #100]	@ (8001ff4 <WavProcess_EncInit+0x78>)
 8001f8e:	2201      	movs	r2, #1
 8001f90:	605a      	str	r2, [r3, #4]
    WaveFormat.BitPerSample = 16;
 8001f92:	4b18      	ldr	r3, [pc, #96]	@ (8001ff4 <WavProcess_EncInit+0x78>)
 8001f94:	2210      	movs	r2, #16
 8001f96:	825a      	strh	r2, [r3, #18]
    WaveFormat.FileSize = 0x001D4C00;
 8001f98:	4b16      	ldr	r3, [pc, #88]	@ (8001ff4 <WavProcess_EncInit+0x78>)
 8001f9a:	4a17      	ldr	r2, [pc, #92]	@ (8001ff8 <WavProcess_EncInit+0x7c>)
 8001f9c:	609a      	str	r2, [r3, #8]
    WaveFormat.SubChunk1Size = 44;
 8001f9e:	4b15      	ldr	r3, [pc, #84]	@ (8001ff4 <WavProcess_EncInit+0x78>)
 8001fa0:	222c      	movs	r2, #44	@ 0x2c
 8001fa2:	829a      	strh	r2, [r3, #20]
    WaveFormat.ByteRate = (WaveFormat.SampleRate * (WaveFormat.BitPerSample/8) * WaveFormat.NbrChannels);
 8001fa4:	4b13      	ldr	r3, [pc, #76]	@ (8001ff4 <WavProcess_EncInit+0x78>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a12      	ldr	r2, [pc, #72]	@ (8001ff4 <WavProcess_EncInit+0x78>)
 8001faa:	8a52      	ldrh	r2, [r2, #18]
 8001fac:	08d2      	lsrs	r2, r2, #3
 8001fae:	b292      	uxth	r2, r2
 8001fb0:	fb02 f303 	mul.w	r3, r2, r3
 8001fb4:	4a0f      	ldr	r2, [pc, #60]	@ (8001ff4 <WavProcess_EncInit+0x78>)
 8001fb6:	6852      	ldr	r2, [r2, #4]
 8001fb8:	fb02 f303 	mul.w	r3, r2, r3
 8001fbc:	4a0d      	ldr	r2, [pc, #52]	@ (8001ff4 <WavProcess_EncInit+0x78>)
 8001fbe:	60d3      	str	r3, [r2, #12]
    WaveFormat.BlockAlign = WaveFormat.NbrChannels * (WaveFormat.BitPerSample/8);
 8001fc0:	4b0c      	ldr	r3, [pc, #48]	@ (8001ff4 <WavProcess_EncInit+0x78>)
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	b29a      	uxth	r2, r3
 8001fc6:	4b0b      	ldr	r3, [pc, #44]	@ (8001ff4 <WavProcess_EncInit+0x78>)
 8001fc8:	8a5b      	ldrh	r3, [r3, #18]
 8001fca:	08db      	lsrs	r3, r3, #3
 8001fcc:	b29b      	uxth	r3, r3
 8001fce:	fb12 f303 	smulbb	r3, r2, r3
 8001fd2:	b29a      	uxth	r2, r3
 8001fd4:	4b07      	ldr	r3, [pc, #28]	@ (8001ff4 <WavProcess_EncInit+0x78>)
 8001fd6:	821a      	strh	r2, [r3, #16]

    if(WavProcess_HeaderInit(pHeader, &WaveFormat)) {
 8001fd8:	4906      	ldr	r1, [pc, #24]	@ (8001ff4 <WavProcess_EncInit+0x78>)
 8001fda:	6838      	ldr	r0, [r7, #0]
 8001fdc:	f7ff fef6 	bl	8001dcc <WavProcess_HeaderInit>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d001      	beq.n	8001fea <WavProcess_EncInit+0x6e>
        return 1;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e000      	b.n	8001fec <WavProcess_EncInit+0x70>
    }
    return 0;
 8001fea:	2300      	movs	r3, #0
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3708      	adds	r7, #8
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	20007068 	.word	0x20007068
 8001ff8:	001d4c00 	.word	0x001d4c00

08001ffc <WavProcess_HeaderUpdate>:

static uint32_t WavProcess_HeaderUpdate(uint8_t* pHeader, WAVE_FormatTypeDef* pWaveFormatStruct)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
 8002004:	6039      	str	r1, [r7, #0]
    pHeader[4] = (uint8_t)(BufferCtl.fptr);
 8002006:	4b2b      	ldr	r3, [pc, #172]	@ (80020b4 <WavProcess_HeaderUpdate+0xb8>)
 8002008:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	3304      	adds	r3, #4
 8002012:	b2d2      	uxtb	r2, r2
 8002014:	701a      	strb	r2, [r3, #0]
    pHeader[5] = (uint8_t)(BufferCtl.fptr >> 8);
 8002016:	4b27      	ldr	r3, [pc, #156]	@ (80020b4 <WavProcess_HeaderUpdate+0xb8>)
 8002018:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	0a1a      	lsrs	r2, r3, #8
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	3305      	adds	r3, #5
 8002024:	b2d2      	uxtb	r2, r2
 8002026:	701a      	strb	r2, [r3, #0]
    pHeader[6] = (uint8_t)(BufferCtl.fptr >> 16);
 8002028:	4b22      	ldr	r3, [pc, #136]	@ (80020b4 <WavProcess_HeaderUpdate+0xb8>)
 800202a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	0c1a      	lsrs	r2, r3, #16
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	3306      	adds	r3, #6
 8002036:	b2d2      	uxtb	r2, r2
 8002038:	701a      	strb	r2, [r3, #0]
    pHeader[7] = (uint8_t)(BufferCtl.fptr >> 24);
 800203a:	4b1e      	ldr	r3, [pc, #120]	@ (80020b4 <WavProcess_HeaderUpdate+0xb8>)
 800203c:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	0e1a      	lsrs	r2, r3, #24
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	3307      	adds	r3, #7
 8002048:	b2d2      	uxtb	r2, r2
 800204a:	701a      	strb	r2, [r3, #0]

    BufferCtl.fptr -= 44;
 800204c:	4b19      	ldr	r3, [pc, #100]	@ (80020b4 <WavProcess_HeaderUpdate+0xb8>)
 800204e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	3b2c      	subs	r3, #44	@ 0x2c
 8002056:	4a17      	ldr	r2, [pc, #92]	@ (80020b4 <WavProcess_HeaderUpdate+0xb8>)
 8002058:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 800205c:	6013      	str	r3, [r2, #0]
    pHeader[40] = (uint8_t)(BufferCtl.fptr);
 800205e:	4b15      	ldr	r3, [pc, #84]	@ (80020b4 <WavProcess_HeaderUpdate+0xb8>)
 8002060:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	3328      	adds	r3, #40	@ 0x28
 800206a:	b2d2      	uxtb	r2, r2
 800206c:	701a      	strb	r2, [r3, #0]
    pHeader[41] = (uint8_t)(BufferCtl.fptr >> 8);
 800206e:	4b11      	ldr	r3, [pc, #68]	@ (80020b4 <WavProcess_HeaderUpdate+0xb8>)
 8002070:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	0a1a      	lsrs	r2, r3, #8
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	3329      	adds	r3, #41	@ 0x29
 800207c:	b2d2      	uxtb	r2, r2
 800207e:	701a      	strb	r2, [r3, #0]
    pHeader[42] = (uint8_t)(BufferCtl.fptr >> 16);
 8002080:	4b0c      	ldr	r3, [pc, #48]	@ (80020b4 <WavProcess_HeaderUpdate+0xb8>)
 8002082:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	0c1a      	lsrs	r2, r3, #16
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	332a      	adds	r3, #42	@ 0x2a
 800208e:	b2d2      	uxtb	r2, r2
 8002090:	701a      	strb	r2, [r3, #0]
    pHeader[43] = (uint8_t)(BufferCtl.fptr >> 24);
 8002092:	4b08      	ldr	r3, [pc, #32]	@ (80020b4 <WavProcess_HeaderUpdate+0xb8>)
 8002094:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	0e1a      	lsrs	r2, r3, #24
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	332b      	adds	r3, #43	@ 0x2b
 80020a0:	b2d2      	uxtb	r2, r2
 80020a2:	701a      	strb	r2, [r3, #0]

    return 0;
 80020a4:	2300      	movs	r3, #0
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	370c      	adds	r7, #12
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr
 80020b2:	bf00      	nop
 80020b4:	20003058 	.word	0x20003058

080020b8 <Audio_SetStreamTaskHandle>:
/*******************************************************************************
                            Public Functions - Configuration
*******************************************************************************/

void Audio_SetStreamTaskHandle(TaskHandle_t handle)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
    xStreamTaskHandle = handle;
 80020c0:	4a04      	ldr	r2, [pc, #16]	@ (80020d4 <Audio_SetStreamTaskHandle+0x1c>)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6013      	str	r3, [r2, #0]
}
 80020c6:	bf00      	nop
 80020c8:	370c      	adds	r7, #12
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	20007080 	.word	0x20007080

080020d8 <Audio_SetRecordTaskHandle>:

void Audio_SetRecordTaskHandle(TaskHandle_t handle)
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
    xRecordTaskHandle = handle;
 80020e0:	4a04      	ldr	r2, [pc, #16]	@ (80020f4 <Audio_SetRecordTaskHandle+0x1c>)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6013      	str	r3, [r2, #0]
}
 80020e6:	bf00      	nop
 80020e8:	370c      	adds	r7, #12
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr
 80020f2:	bf00      	nop
 80020f4:	20007084 	.word	0x20007084

080020f8 <Audio_GetPcmBuffer>:
    return (uint8_t)currentMode;
}

/* Get pointer to PCM buffer for tasks to read directly */
uint16_t* Audio_GetPcmBuffer(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
    return BufferCtl.pcm_buff;
 80020fc:	4b02      	ldr	r3, [pc, #8]	@ (8002108 <Audio_GetPcmBuffer+0x10>)
}
 80020fe:	4618      	mov	r0, r3
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr
 8002108:	20003058 	.word	0x20003058

0800210c <Audio_GetCurrentOffset>:

/* Get current offset (0 = first half, AUDIO_IN_PCM_BUFFER_SIZE = second half) */
uint32_t Audio_GetCurrentOffset(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0
    return BufferCtl.offset;
 8002110:	4b04      	ldr	r3, [pc, #16]	@ (8002124 <Audio_GetCurrentOffset+0x18>)
 8002112:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002116:	689b      	ldr	r3, [r3, #8]
}
 8002118:	4618      	mov	r0, r3
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	20003058 	.word	0x20003058

08002128 <recordProcess>:

    return AUDIO_ERROR_NONE;
}

AUDIO_ErrorTypeDef recordProcess(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af00      	add	r7, sp, #0
    uint32_t elapsed_time;
    static uint32_t prev_elapsed_time = 0xFFFFFFFF;
    FRESULT res;
    uint32_t byteswritten = 0;
 800212e:	2300      	movs	r3, #0
 8002130:	603b      	str	r3, [r7, #0]

    if (!recordEnabled) {
 8002132:	4b31      	ldr	r3, [pc, #196]	@ (80021f8 <recordProcess+0xd0>)
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	b2db      	uxtb	r3, r3
 8002138:	2b00      	cmp	r3, #0
 800213a:	d101      	bne.n	8002140 <recordProcess+0x18>
        return AUDIO_ERROR_NONE;
 800213c:	2300      	movs	r3, #0
 800213e:	e056      	b.n	80021ee <recordProcess+0xc6>
    }

    if(BufferCtl.fptr >= REC_SAMPLE_LENGTH) {
 8002140:	4b2e      	ldr	r3, [pc, #184]	@ (80021fc <recordProcess+0xd4>)
 8002142:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a2d      	ldr	r2, [pc, #180]	@ (8002200 <recordProcess+0xd8>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d301      	bcc.n	8002152 <recordProcess+0x2a>
        return AUDIO_ERROR_EOF;
 800214e:	2302      	movs	r3, #2
 8002150:	e04d      	b.n	80021ee <recordProcess+0xc6>
    }

    if (BufferCtl.wr_state == BUFFER_FULL) {
 8002152:	4b2a      	ldr	r3, [pc, #168]	@ (80021fc <recordProcess+0xd4>)
 8002154:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	2b01      	cmp	r3, #1
 800215c:	d135      	bne.n	80021ca <recordProcess+0xa2>
        /* Downsample and copy to buffer */
        for(int i = 0; i < AUDIO_IN_PCM_BUFFER_SIZE/2; i++) {
 800215e:	2300      	movs	r3, #0
 8002160:	60fb      	str	r3, [r7, #12]
 8002162:	e010      	b.n	8002186 <recordProcess+0x5e>
            buffer[i] = BufferCtl.pcm_buff[BufferCtl.offset + i*4];
 8002164:	4b25      	ldr	r3, [pc, #148]	@ (80021fc <recordProcess+0xd4>)
 8002166:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	68fa      	ldr	r2, [r7, #12]
 800216e:	0092      	lsls	r2, r2, #2
 8002170:	4413      	add	r3, r2
 8002172:	4a22      	ldr	r2, [pc, #136]	@ (80021fc <recordProcess+0xd4>)
 8002174:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002178:	4a22      	ldr	r2, [pc, #136]	@ (8002204 <recordProcess+0xdc>)
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for(int i = 0; i < AUDIO_IN_PCM_BUFFER_SIZE/2; i++) {
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	3301      	adds	r3, #1
 8002184:	60fb      	str	r3, [r7, #12]
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800218c:	dbea      	blt.n	8002164 <recordProcess+0x3c>
        }

        res = f_write(&SDFile, (uint16_t*)(buffer), AUDIO_IN_PCM_BUFFER_SIZE/2, (void*)&byteswritten);
 800218e:	463b      	mov	r3, r7
 8002190:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002194:	491b      	ldr	r1, [pc, #108]	@ (8002204 <recordProcess+0xdc>)
 8002196:	481c      	ldr	r0, [pc, #112]	@ (8002208 <recordProcess+0xe0>)
 8002198:	f011 ffd5 	bl	8014146 <f_write>
 800219c:	4603      	mov	r3, r0
 800219e:	72fb      	strb	r3, [r7, #11]
        if(res != FR_OK) {
 80021a0:	7afb      	ldrb	r3, [r7, #11]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d001      	beq.n	80021aa <recordProcess+0x82>
            return AUDIO_ERROR_IO;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e021      	b.n	80021ee <recordProcess+0xc6>
        }
        BufferCtl.fptr += byteswritten;
 80021aa:	4b14      	ldr	r3, [pc, #80]	@ (80021fc <recordProcess+0xd4>)
 80021ac:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	4413      	add	r3, r2
 80021b6:	4a11      	ldr	r2, [pc, #68]	@ (80021fc <recordProcess+0xd4>)
 80021b8:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 80021bc:	6013      	str	r3, [r2, #0]
        BufferCtl.wr_state = BUFFER_EMPTY;
 80021be:	4b0f      	ldr	r3, [pc, #60]	@ (80021fc <recordProcess+0xd4>)
 80021c0:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80021c4:	461a      	mov	r2, r3
 80021c6:	2300      	movs	r3, #0
 80021c8:	60d3      	str	r3, [r2, #12]
    }

    elapsed_time = BufferCtl.fptr / (DEFAULT_AUDIO_IN_FREQ * DEFAULT_AUDIO_IN_CHANNEL_NBR * 2);
 80021ca:	4b0c      	ldr	r3, [pc, #48]	@ (80021fc <recordProcess+0xd4>)
 80021cc:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a0e      	ldr	r2, [pc, #56]	@ (800220c <recordProcess+0xe4>)
 80021d4:	fba2 2303 	umull	r2, r3, r2, r3
 80021d8:	0b1b      	lsrs	r3, r3, #12
 80021da:	607b      	str	r3, [r7, #4]
    if(prev_elapsed_time != elapsed_time) {
 80021dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002210 <recordProcess+0xe8>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	687a      	ldr	r2, [r7, #4]
 80021e2:	429a      	cmp	r2, r3
 80021e4:	d002      	beq.n	80021ec <recordProcess+0xc4>
        prev_elapsed_time = elapsed_time;
 80021e6:	4a0a      	ldr	r2, [pc, #40]	@ (8002210 <recordProcess+0xe8>)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6013      	str	r3, [r2, #0]
    }

    return AUDIO_ERROR_NONE;
 80021ec:	2300      	movs	r3, #0
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3710      	adds	r7, #16
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	20007089 	.word	0x20007089
 80021fc:	20003058 	.word	0x20003058
 8002200:	003a9800 	.word	0x003a9800
 8002204:	2000102c 	.word	0x2000102c
 8002208:	20007548 	.word	0x20007548
 800220c:	10624dd3 	.word	0x10624dd3
 8002210:	20000004 	.word	0x20000004

08002214 <recordStop>:

AUDIO_ErrorTypeDef recordStop(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
    FRESULT res;
    uint32_t byteswritten = 0;
 800221a:	2300      	movs	r3, #0
 800221c:	603b      	str	r3, [r7, #0]

    if (!recordEnabled && currentMode != AUDIO_MODE_BOTH) {
 800221e:	4b1d      	ldr	r3, [pc, #116]	@ (8002294 <recordStop+0x80>)
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	b2db      	uxtb	r3, r3
 8002224:	2b00      	cmp	r3, #0
 8002226:	d106      	bne.n	8002236 <recordStop+0x22>
 8002228:	4b1b      	ldr	r3, [pc, #108]	@ (8002298 <recordStop+0x84>)
 800222a:	781b      	ldrb	r3, [r3, #0]
 800222c:	b2db      	uxtb	r3, r3
 800222e:	2b03      	cmp	r3, #3
 8002230:	d001      	beq.n	8002236 <recordStop+0x22>
        return AUDIO_ERROR_NONE;
 8002232:	2300      	movs	r3, #0
 8002234:	e02a      	b.n	800228c <recordStop+0x78>
    }

    BSP_AUDIO_IN_Stop(CODEC_PDWN_SW);
 8002236:	2002      	movs	r0, #2
 8002238:	f003 fb1c 	bl	8005874 <BSP_AUDIO_IN_Stop>
    HAL_Delay(150);
 800223c:	2096      	movs	r0, #150	@ 0x96
 800223e:	f003 fcfb 	bl	8005c38 <HAL_Delay>

    res = f_lseek(&SDFile, 0);
 8002242:	2100      	movs	r1, #0
 8002244:	4815      	ldr	r0, [pc, #84]	@ (800229c <recordStop+0x88>)
 8002246:	f012 f9da 	bl	80145fe <f_lseek>
 800224a:	4603      	mov	r3, r0
 800224c:	71fb      	strb	r3, [r7, #7]
    if(res == FR_OK) {
 800224e:	79fb      	ldrb	r3, [r7, #7]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d109      	bne.n	8002268 <recordStop+0x54>
        WavProcess_HeaderUpdate(pHeaderBuff, &WaveFormat);
 8002254:	4912      	ldr	r1, [pc, #72]	@ (80022a0 <recordStop+0x8c>)
 8002256:	4813      	ldr	r0, [pc, #76]	@ (80022a4 <recordStop+0x90>)
 8002258:	f7ff fed0 	bl	8001ffc <WavProcess_HeaderUpdate>
        f_write(&SDFile, pHeaderBuff, sizeof(WAVE_FormatTypeDef), (void*)&byteswritten);
 800225c:	463b      	mov	r3, r7
 800225e:	2218      	movs	r2, #24
 8002260:	4910      	ldr	r1, [pc, #64]	@ (80022a4 <recordStop+0x90>)
 8002262:	480e      	ldr	r0, [pc, #56]	@ (800229c <recordStop+0x88>)
 8002264:	f011 ff6f 	bl	8014146 <f_write>
    }

    f_close(&SDFile);
 8002268:	480c      	ldr	r0, [pc, #48]	@ (800229c <recordStop+0x88>)
 800226a:	f012 f999 	bl	80145a0 <f_close>

    recordEnabled = 0;
 800226e:	4b09      	ldr	r3, [pc, #36]	@ (8002294 <recordStop+0x80>)
 8002270:	2200      	movs	r2, #0
 8002272:	701a      	strb	r2, [r3, #0]
    streamEnabled = 0;
 8002274:	4b0c      	ldr	r3, [pc, #48]	@ (80022a8 <recordStop+0x94>)
 8002276:	2200      	movs	r2, #0
 8002278:	701a      	strb	r2, [r3, #0]
    currentMode = AUDIO_MODE_IDLE;
 800227a:	4b07      	ldr	r3, [pc, #28]	@ (8002298 <recordStop+0x84>)
 800227c:	2200      	movs	r2, #0
 800227e:	701a      	strb	r2, [r3, #0]

    HAL_GPIO_WritePin(GPIOI, GPIO_PIN_1, RESET);
 8002280:	2200      	movs	r2, #0
 8002282:	2102      	movs	r1, #2
 8002284:	4809      	ldr	r0, [pc, #36]	@ (80022ac <recordStop+0x98>)
 8002286:	f005 fe5f 	bl	8007f48 <HAL_GPIO_WritePin>

    return AUDIO_ERROR_NONE;
 800228a:	2300      	movs	r3, #0
}
 800228c:	4618      	mov	r0, r3
 800228e:	3708      	adds	r7, #8
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}
 8002294:	20007089 	.word	0x20007089
 8002298:	20007088 	.word	0x20007088
 800229c:	20007548 	.word	0x20007548
 80022a0:	20007068 	.word	0x20007068
 80022a4:	2000302c 	.word	0x2000302c
 80022a8:	2000708a 	.word	0x2000708a
 80022ac:	40022000 	.word	0x40022000

080022b0 <recordAndStreamStart>:
/*******************************************************************************
                            Public Functions - Record + Stream
*******************************************************************************/

AUDIO_ErrorTypeDef recordAndStreamStart(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
    FRESULT res;
    uint32_t byteswritten = 0;
 80022b6:	2300      	movs	r3, #0
 80022b8:	603b      	str	r3, [r7, #0]

    if (xStreamTaskHandle == NULL) {
 80022ba:	4b2d      	ldr	r3, [pc, #180]	@ (8002370 <recordAndStreamStart+0xc0>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d101      	bne.n	80022c6 <recordAndStreamStart+0x16>
        return AUDIO_ERROR_IO;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e050      	b.n	8002368 <recordAndStreamStart+0xb8>
    }

    uwVolume = 100;
 80022c6:	4b2b      	ldr	r3, [pc, #172]	@ (8002374 <recordAndStreamStart+0xc4>)
 80022c8:	2264      	movs	r2, #100	@ 0x64
 80022ca:	601a      	str	r2, [r3, #0]

    res = f_open(&SDFile, REC_WAVE_NAME, FA_CREATE_ALWAYS | FA_WRITE);
 80022cc:	220a      	movs	r2, #10
 80022ce:	492a      	ldr	r1, [pc, #168]	@ (8002378 <recordAndStreamStart+0xc8>)
 80022d0:	482a      	ldr	r0, [pc, #168]	@ (800237c <recordAndStreamStart+0xcc>)
 80022d2:	f011 fd77 	bl	8013dc4 <f_open>
 80022d6:	4603      	mov	r3, r0
 80022d8:	71fb      	strb	r3, [r7, #7]
    if(res != FR_OK) {
 80022da:	79fb      	ldrb	r3, [r7, #7]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d001      	beq.n	80022e4 <recordAndStreamStart+0x34>
        return AUDIO_ERROR_IO;
 80022e0:	2301      	movs	r3, #1
 80022e2:	e041      	b.n	8002368 <recordAndStreamStart+0xb8>
    }

    WavProcess_EncInit(DEFAULT_AUDIO_IN_FREQ, pHeaderBuff);
 80022e4:	4926      	ldr	r1, [pc, #152]	@ (8002380 <recordAndStreamStart+0xd0>)
 80022e6:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 80022ea:	f7ff fe47 	bl	8001f7c <WavProcess_EncInit>

    if(f_write(&SDFile, pHeaderBuff, 44, (void*)&byteswritten) == FR_OK) {
 80022ee:	463b      	mov	r3, r7
 80022f0:	222c      	movs	r2, #44	@ 0x2c
 80022f2:	4923      	ldr	r1, [pc, #140]	@ (8002380 <recordAndStreamStart+0xd0>)
 80022f4:	4821      	ldr	r0, [pc, #132]	@ (800237c <recordAndStreamStart+0xcc>)
 80022f6:	f011 ff26 	bl	8014146 <f_write>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d132      	bne.n	8002366 <recordAndStreamStart+0xb6>
        if(byteswritten != 0) {
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d02f      	beq.n	8002366 <recordAndStreamStart+0xb6>
            BSP_AUDIO_IN_Init(DEFAULT_AUDIO_IN_FREQ, DEFAULT_AUDIO_IN_BIT_RESOLUTION, 1);
 8002306:	2201      	movs	r2, #1
 8002308:	2110      	movs	r1, #16
 800230a:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 800230e:	f003 fa1b 	bl	8005748 <BSP_AUDIO_IN_Init>
            BSP_AUDIO_IN_Record((uint16_t*)&BufferCtl.pcm_buff[0], AUDIO_IN_PCM_BUFFER_SIZE);
 8002312:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002316:	481b      	ldr	r0, [pc, #108]	@ (8002384 <recordAndStreamStart+0xd4>)
 8002318:	f003 fa94 	bl	8005844 <BSP_AUDIO_IN_Record>

            BufferCtl.fptr = byteswritten;
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	4a19      	ldr	r2, [pc, #100]	@ (8002384 <recordAndStreamStart+0xd4>)
 8002320:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 8002324:	6013      	str	r3, [r2, #0]
            BufferCtl.pcm_ptr = 0;
 8002326:	4b17      	ldr	r3, [pc, #92]	@ (8002384 <recordAndStreamStart+0xd4>)
 8002328:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800232c:	461a      	mov	r2, r3
 800232e:	2300      	movs	r3, #0
 8002330:	6053      	str	r3, [r2, #4]
            BufferCtl.offset = 0;
 8002332:	4b14      	ldr	r3, [pc, #80]	@ (8002384 <recordAndStreamStart+0xd4>)
 8002334:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002338:	461a      	mov	r2, r3
 800233a:	2300      	movs	r3, #0
 800233c:	6093      	str	r3, [r2, #8]
            BufferCtl.wr_state = BUFFER_EMPTY;
 800233e:	4b11      	ldr	r3, [pc, #68]	@ (8002384 <recordAndStreamStart+0xd4>)
 8002340:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002344:	461a      	mov	r2, r3
 8002346:	2300      	movs	r3, #0
 8002348:	60d3      	str	r3, [r2, #12]

            recordEnabled = 1;
 800234a:	4b0f      	ldr	r3, [pc, #60]	@ (8002388 <recordAndStreamStart+0xd8>)
 800234c:	2201      	movs	r2, #1
 800234e:	701a      	strb	r2, [r3, #0]
            streamEnabled = 1;
 8002350:	4b0e      	ldr	r3, [pc, #56]	@ (800238c <recordAndStreamStart+0xdc>)
 8002352:	2201      	movs	r2, #1
 8002354:	701a      	strb	r2, [r3, #0]
            currentMode = AUDIO_MODE_BOTH;
 8002356:	4b0e      	ldr	r3, [pc, #56]	@ (8002390 <recordAndStreamStart+0xe0>)
 8002358:	2203      	movs	r2, #3
 800235a:	701a      	strb	r2, [r3, #0]

            HAL_GPIO_WritePin(GPIOI, GPIO_PIN_1, SET);
 800235c:	2201      	movs	r2, #1
 800235e:	2102      	movs	r1, #2
 8002360:	480c      	ldr	r0, [pc, #48]	@ (8002394 <recordAndStreamStart+0xe4>)
 8002362:	f005 fdf1 	bl	8007f48 <HAL_GPIO_WritePin>
        }
    }

    return AUDIO_ERROR_NONE;
 8002366:	2300      	movs	r3, #0
}
 8002368:	4618      	mov	r0, r3
 800236a:	3708      	adds	r7, #8
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}
 8002370:	20007080 	.word	0x20007080
 8002374:	20000000 	.word	0x20000000
 8002378:	08018104 	.word	0x08018104
 800237c:	20007548 	.word	0x20007548
 8002380:	2000302c 	.word	0x2000302c
 8002384:	20003058 	.word	0x20003058
 8002388:	20007089 	.word	0x20007089
 800238c:	2000708a 	.word	0x2000708a
 8002390:	20007088 	.word	0x20007088
 8002394:	40022000 	.word	0x40022000

08002398 <recordAndStreamStop>:

AUDIO_ErrorTypeDef recordAndStreamStop(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
    return recordStop();
 800239c:	f7ff ff3a 	bl	8002214 <recordStop>
 80023a0:	4603      	mov	r3, r0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	bd80      	pop	{r7, pc}
	...

080023a8 <BSP_AUDIO_IN_HalfTransfer_CallBack>:
/*******************************************************************************
                            DMA Callbacks - Minimal work, just notify tasks
*******************************************************************************/

void BSP_AUDIO_IN_HalfTransfer_CallBack(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af02      	add	r7, sp, #8
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80023ae:	2300      	movs	r3, #0
 80023b0:	607b      	str	r3, [r7, #4]

    BufferCtl.wr_state = BUFFER_FULL;
 80023b2:	4b16      	ldr	r3, [pc, #88]	@ (800240c <BSP_AUDIO_IN_HalfTransfer_CallBack+0x64>)
 80023b4:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80023b8:	461a      	mov	r2, r3
 80023ba:	2301      	movs	r3, #1
 80023bc:	60d3      	str	r3, [r2, #12]
    BufferCtl.offset = 0;
 80023be:	4b13      	ldr	r3, [pc, #76]	@ (800240c <BSP_AUDIO_IN_HalfTransfer_CallBack+0x64>)
 80023c0:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80023c4:	461a      	mov	r2, r3
 80023c6:	2300      	movs	r3, #0
 80023c8:	6093      	str	r3, [r2, #8]

    /* Notify Stream Task */
    if (streamEnabled && xStreamTaskHandle != NULL) {
 80023ca:	4b11      	ldr	r3, [pc, #68]	@ (8002410 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x68>)
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	b2db      	uxtb	r3, r3
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d00c      	beq.n	80023ee <BSP_AUDIO_IN_HalfTransfer_CallBack+0x46>
 80023d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002414 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x6c>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d008      	beq.n	80023ee <BSP_AUDIO_IN_HalfTransfer_CallBack+0x46>
        xTaskNotifyFromISR(xStreamTaskHandle, NOTIFY_HALF_TRANSFER, eSetBits, &xHigherPriorityTaskWoken);
 80023dc:	4b0d      	ldr	r3, [pc, #52]	@ (8002414 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x6c>)
 80023de:	6818      	ldr	r0, [r3, #0]
 80023e0:	1d3b      	adds	r3, r7, #4
 80023e2:	9300      	str	r3, [sp, #0]
 80023e4:	2300      	movs	r3, #0
 80023e6:	2201      	movs	r2, #1
 80023e8:	2101      	movs	r1, #1
 80023ea:	f014 ffef 	bl	80173cc <xTaskGenericNotifyFromISR>
    }

    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d007      	beq.n	8002404 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x5c>
 80023f4:	4b08      	ldr	r3, [pc, #32]	@ (8002418 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x70>)
 80023f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80023fa:	601a      	str	r2, [r3, #0]
 80023fc:	f3bf 8f4f 	dsb	sy
 8002400:	f3bf 8f6f 	isb	sy
}
 8002404:	bf00      	nop
 8002406:	3708      	adds	r7, #8
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	20003058 	.word	0x20003058
 8002410:	2000708a 	.word	0x2000708a
 8002414:	20007080 	.word	0x20007080
 8002418:	e000ed04 	.word	0xe000ed04

0800241c <BSP_AUDIO_IN_TransferComplete_CallBack>:

void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b084      	sub	sp, #16
 8002420:	af02      	add	r7, sp, #8
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002422:	2300      	movs	r3, #0
 8002424:	607b      	str	r3, [r7, #4]

    BufferCtl.wr_state = BUFFER_FULL;
 8002426:	4b17      	ldr	r3, [pc, #92]	@ (8002484 <BSP_AUDIO_IN_TransferComplete_CallBack+0x68>)
 8002428:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800242c:	461a      	mov	r2, r3
 800242e:	2301      	movs	r3, #1
 8002430:	60d3      	str	r3, [r2, #12]
    BufferCtl.offset = AUDIO_IN_PCM_BUFFER_SIZE;
 8002432:	4b14      	ldr	r3, [pc, #80]	@ (8002484 <BSP_AUDIO_IN_TransferComplete_CallBack+0x68>)
 8002434:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002438:	461a      	mov	r2, r3
 800243a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800243e:	6093      	str	r3, [r2, #8]

    /* Notify Stream Task */
    if (streamEnabled && xStreamTaskHandle != NULL) {
 8002440:	4b11      	ldr	r3, [pc, #68]	@ (8002488 <BSP_AUDIO_IN_TransferComplete_CallBack+0x6c>)
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	b2db      	uxtb	r3, r3
 8002446:	2b00      	cmp	r3, #0
 8002448:	d00c      	beq.n	8002464 <BSP_AUDIO_IN_TransferComplete_CallBack+0x48>
 800244a:	4b10      	ldr	r3, [pc, #64]	@ (800248c <BSP_AUDIO_IN_TransferComplete_CallBack+0x70>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d008      	beq.n	8002464 <BSP_AUDIO_IN_TransferComplete_CallBack+0x48>
        xTaskNotifyFromISR(xStreamTaskHandle, NOTIFY_TRANSFER_COMPLETE, eSetBits, &xHigherPriorityTaskWoken);
 8002452:	4b0e      	ldr	r3, [pc, #56]	@ (800248c <BSP_AUDIO_IN_TransferComplete_CallBack+0x70>)
 8002454:	6818      	ldr	r0, [r3, #0]
 8002456:	1d3b      	adds	r3, r7, #4
 8002458:	9300      	str	r3, [sp, #0]
 800245a:	2300      	movs	r3, #0
 800245c:	2201      	movs	r2, #1
 800245e:	2102      	movs	r1, #2
 8002460:	f014 ffb4 	bl	80173cc <xTaskGenericNotifyFromISR>
    }

    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d007      	beq.n	800247a <BSP_AUDIO_IN_TransferComplete_CallBack+0x5e>
 800246a:	4b09      	ldr	r3, [pc, #36]	@ (8002490 <BSP_AUDIO_IN_TransferComplete_CallBack+0x74>)
 800246c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002470:	601a      	str	r2, [r3, #0]
 8002472:	f3bf 8f4f 	dsb	sy
 8002476:	f3bf 8f6f 	isb	sy
}
 800247a:	bf00      	nop
 800247c:	3708      	adds	r7, #8
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	20003058 	.word	0x20003058
 8002488:	2000708a 	.word	0x2000708a
 800248c:	20007080 	.word	0x20007080
 8002490:	e000ed04 	.word	0xe000ed04

08002494 <BSP_AUDIO_IN_Error_CallBack>:

void BSP_AUDIO_IN_Error_CallBack(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
    recordEnabled = 0;
 8002498:	4b06      	ldr	r3, [pc, #24]	@ (80024b4 <BSP_AUDIO_IN_Error_CallBack+0x20>)
 800249a:	2200      	movs	r2, #0
 800249c:	701a      	strb	r2, [r3, #0]
    streamEnabled = 0;
 800249e:	4b06      	ldr	r3, [pc, #24]	@ (80024b8 <BSP_AUDIO_IN_Error_CallBack+0x24>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	701a      	strb	r2, [r3, #0]
    currentMode = AUDIO_MODE_IDLE;
 80024a4:	4b05      	ldr	r3, [pc, #20]	@ (80024bc <BSP_AUDIO_IN_Error_CallBack+0x28>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	701a      	strb	r2, [r3, #0]
}
 80024aa:	bf00      	nop
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr
 80024b4:	20007089 	.word	0x20007089
 80024b8:	2000708a 	.word	0x2000708a
 80024bc:	20007088 	.word	0x20007088

080024c0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b082      	sub	sp, #8
 80024c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80024c6:	4b11      	ldr	r3, [pc, #68]	@ (800250c <HAL_MspInit+0x4c>)
 80024c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ca:	4a10      	ldr	r2, [pc, #64]	@ (800250c <HAL_MspInit+0x4c>)
 80024cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80024d2:	4b0e      	ldr	r3, [pc, #56]	@ (800250c <HAL_MspInit+0x4c>)
 80024d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024da:	607b      	str	r3, [r7, #4]
 80024dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024de:	4b0b      	ldr	r3, [pc, #44]	@ (800250c <HAL_MspInit+0x4c>)
 80024e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024e2:	4a0a      	ldr	r2, [pc, #40]	@ (800250c <HAL_MspInit+0x4c>)
 80024e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80024ea:	4b08      	ldr	r3, [pc, #32]	@ (800250c <HAL_MspInit+0x4c>)
 80024ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024f2:	603b      	str	r3, [r7, #0]
 80024f4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80024f6:	2200      	movs	r2, #0
 80024f8:	210f      	movs	r1, #15
 80024fa:	f06f 0001 	mvn.w	r0, #1
 80024fe:	f003 ff0f 	bl	8006320 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002502:	bf00      	nop
 8002504:	3708      	adds	r7, #8
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	40023800 	.word	0x40023800

08002510 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b08a      	sub	sp, #40	@ 0x28
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002518:	f107 0314 	add.w	r3, r7, #20
 800251c:	2200      	movs	r2, #0
 800251e:	601a      	str	r2, [r3, #0]
 8002520:	605a      	str	r2, [r3, #4]
 8002522:	609a      	str	r2, [r3, #8]
 8002524:	60da      	str	r2, [r3, #12]
 8002526:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a21      	ldr	r2, [pc, #132]	@ (80025b4 <HAL_ADC_MspInit+0xa4>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d13c      	bne.n	80025ac <HAL_ADC_MspInit+0x9c>
  {
    /* USER CODE BEGIN ADC3_MspInit 0 */

    /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002532:	4b21      	ldr	r3, [pc, #132]	@ (80025b8 <HAL_ADC_MspInit+0xa8>)
 8002534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002536:	4a20      	ldr	r2, [pc, #128]	@ (80025b8 <HAL_ADC_MspInit+0xa8>)
 8002538:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800253c:	6453      	str	r3, [r2, #68]	@ 0x44
 800253e:	4b1e      	ldr	r3, [pc, #120]	@ (80025b8 <HAL_ADC_MspInit+0xa8>)
 8002540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002542:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002546:	613b      	str	r3, [r7, #16]
 8002548:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800254a:	4b1b      	ldr	r3, [pc, #108]	@ (80025b8 <HAL_ADC_MspInit+0xa8>)
 800254c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800254e:	4a1a      	ldr	r2, [pc, #104]	@ (80025b8 <HAL_ADC_MspInit+0xa8>)
 8002550:	f043 0320 	orr.w	r3, r3, #32
 8002554:	6313      	str	r3, [r2, #48]	@ 0x30
 8002556:	4b18      	ldr	r3, [pc, #96]	@ (80025b8 <HAL_ADC_MspInit+0xa8>)
 8002558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800255a:	f003 0320 	and.w	r3, r3, #32
 800255e:	60fb      	str	r3, [r7, #12]
 8002560:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002562:	4b15      	ldr	r3, [pc, #84]	@ (80025b8 <HAL_ADC_MspInit+0xa8>)
 8002564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002566:	4a14      	ldr	r2, [pc, #80]	@ (80025b8 <HAL_ADC_MspInit+0xa8>)
 8002568:	f043 0301 	orr.w	r3, r3, #1
 800256c:	6313      	str	r3, [r2, #48]	@ 0x30
 800256e:	4b12      	ldr	r3, [pc, #72]	@ (80025b8 <HAL_ADC_MspInit+0xa8>)
 8002570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002572:	f003 0301 	and.w	r3, r3, #1
 8002576:	60bb      	str	r3, [r7, #8]
 8002578:	68bb      	ldr	r3, [r7, #8]
    PF10     ------> ADC3_IN8
    PF9     ------> ADC3_IN7
    PF8     ------> ADC3_IN6
    PA0/WKUP     ------> ADC3_IN0
    */
    GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 800257a:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 800257e:	617b      	str	r3, [r7, #20]
                          |ARDUINO_A3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002580:	2303      	movs	r3, #3
 8002582:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002584:	2300      	movs	r3, #0
 8002586:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002588:	f107 0314 	add.w	r3, r7, #20
 800258c:	4619      	mov	r1, r3
 800258e:	480b      	ldr	r0, [pc, #44]	@ (80025bc <HAL_ADC_MspInit+0xac>)
 8002590:	f005 fa0a 	bl	80079a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8002594:	2301      	movs	r3, #1
 8002596:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002598:	2303      	movs	r3, #3
 800259a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800259c:	2300      	movs	r3, #0
 800259e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 80025a0:	f107 0314 	add.w	r3, r7, #20
 80025a4:	4619      	mov	r1, r3
 80025a6:	4806      	ldr	r0, [pc, #24]	@ (80025c0 <HAL_ADC_MspInit+0xb0>)
 80025a8:	f005 f9fe 	bl	80079a8 <HAL_GPIO_Init>

    /* USER CODE END ADC3_MspInit 1 */

  }

}
 80025ac:	bf00      	nop
 80025ae:	3728      	adds	r7, #40	@ 0x28
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	40012200 	.word	0x40012200
 80025b8:	40023800 	.word	0x40023800
 80025bc:	40021400 	.word	0x40021400
 80025c0:	40020000 	.word	0x40020000

080025c4 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b085      	sub	sp, #20
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a0a      	ldr	r2, [pc, #40]	@ (80025fc <HAL_CRC_MspInit+0x38>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d10b      	bne.n	80025ee <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80025d6:	4b0a      	ldr	r3, [pc, #40]	@ (8002600 <HAL_CRC_MspInit+0x3c>)
 80025d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025da:	4a09      	ldr	r2, [pc, #36]	@ (8002600 <HAL_CRC_MspInit+0x3c>)
 80025dc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80025e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80025e2:	4b07      	ldr	r3, [pc, #28]	@ (8002600 <HAL_CRC_MspInit+0x3c>)
 80025e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025ea:	60fb      	str	r3, [r7, #12]
 80025ec:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 80025ee:	bf00      	nop
 80025f0:	3714      	adds	r7, #20
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr
 80025fa:	bf00      	nop
 80025fc:	40023000 	.word	0x40023000
 8002600:	40023800 	.word	0x40023800

08002604 <HAL_DCMI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcmi: DCMI handle pointer
  * @retval None
  */
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b08e      	sub	sp, #56	@ 0x38
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800260c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002610:	2200      	movs	r2, #0
 8002612:	601a      	str	r2, [r3, #0]
 8002614:	605a      	str	r2, [r3, #4]
 8002616:	609a      	str	r2, [r3, #8]
 8002618:	60da      	str	r2, [r3, #12]
 800261a:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a50      	ldr	r2, [pc, #320]	@ (8002764 <HAL_DCMI_MspInit+0x160>)
 8002622:	4293      	cmp	r3, r2
 8002624:	f040 809a 	bne.w	800275c <HAL_DCMI_MspInit+0x158>
  {
    /* USER CODE BEGIN DCMI_MspInit 0 */

    /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8002628:	4b4f      	ldr	r3, [pc, #316]	@ (8002768 <HAL_DCMI_MspInit+0x164>)
 800262a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800262c:	4a4e      	ldr	r2, [pc, #312]	@ (8002768 <HAL_DCMI_MspInit+0x164>)
 800262e:	f043 0301 	orr.w	r3, r3, #1
 8002632:	6353      	str	r3, [r2, #52]	@ 0x34
 8002634:	4b4c      	ldr	r3, [pc, #304]	@ (8002768 <HAL_DCMI_MspInit+0x164>)
 8002636:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002638:	f003 0301 	and.w	r3, r3, #1
 800263c:	623b      	str	r3, [r7, #32]
 800263e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002640:	4b49      	ldr	r3, [pc, #292]	@ (8002768 <HAL_DCMI_MspInit+0x164>)
 8002642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002644:	4a48      	ldr	r2, [pc, #288]	@ (8002768 <HAL_DCMI_MspInit+0x164>)
 8002646:	f043 0310 	orr.w	r3, r3, #16
 800264a:	6313      	str	r3, [r2, #48]	@ 0x30
 800264c:	4b46      	ldr	r3, [pc, #280]	@ (8002768 <HAL_DCMI_MspInit+0x164>)
 800264e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002650:	f003 0310 	and.w	r3, r3, #16
 8002654:	61fb      	str	r3, [r7, #28]
 8002656:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002658:	4b43      	ldr	r3, [pc, #268]	@ (8002768 <HAL_DCMI_MspInit+0x164>)
 800265a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800265c:	4a42      	ldr	r2, [pc, #264]	@ (8002768 <HAL_DCMI_MspInit+0x164>)
 800265e:	f043 0308 	orr.w	r3, r3, #8
 8002662:	6313      	str	r3, [r2, #48]	@ 0x30
 8002664:	4b40      	ldr	r3, [pc, #256]	@ (8002768 <HAL_DCMI_MspInit+0x164>)
 8002666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002668:	f003 0308 	and.w	r3, r3, #8
 800266c:	61bb      	str	r3, [r7, #24]
 800266e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002670:	4b3d      	ldr	r3, [pc, #244]	@ (8002768 <HAL_DCMI_MspInit+0x164>)
 8002672:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002674:	4a3c      	ldr	r2, [pc, #240]	@ (8002768 <HAL_DCMI_MspInit+0x164>)
 8002676:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800267a:	6313      	str	r3, [r2, #48]	@ 0x30
 800267c:	4b3a      	ldr	r3, [pc, #232]	@ (8002768 <HAL_DCMI_MspInit+0x164>)
 800267e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002680:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002684:	617b      	str	r3, [r7, #20]
 8002686:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002688:	4b37      	ldr	r3, [pc, #220]	@ (8002768 <HAL_DCMI_MspInit+0x164>)
 800268a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268c:	4a36      	ldr	r2, [pc, #216]	@ (8002768 <HAL_DCMI_MspInit+0x164>)
 800268e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002692:	6313      	str	r3, [r2, #48]	@ 0x30
 8002694:	4b34      	ldr	r3, [pc, #208]	@ (8002768 <HAL_DCMI_MspInit+0x164>)
 8002696:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002698:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800269c:	613b      	str	r3, [r7, #16]
 800269e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026a0:	4b31      	ldr	r3, [pc, #196]	@ (8002768 <HAL_DCMI_MspInit+0x164>)
 80026a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026a4:	4a30      	ldr	r2, [pc, #192]	@ (8002768 <HAL_DCMI_MspInit+0x164>)
 80026a6:	f043 0301 	orr.w	r3, r3, #1
 80026aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80026ac:	4b2e      	ldr	r3, [pc, #184]	@ (8002768 <HAL_DCMI_MspInit+0x164>)
 80026ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b0:	f003 0301 	and.w	r3, r3, #1
 80026b4:	60fb      	str	r3, [r7, #12]
 80026b6:	68fb      	ldr	r3, [r7, #12]
    PH9     ------> DCMI_D0
    PH11     ------> DCMI_D2
    PA6     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    */
    GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 80026b8:	2360      	movs	r3, #96	@ 0x60
 80026ba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026bc:	2302      	movs	r3, #2
 80026be:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c0:	2300      	movs	r3, #0
 80026c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026c4:	2300      	movs	r3, #0
 80026c6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80026c8:	230d      	movs	r3, #13
 80026ca:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80026cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026d0:	4619      	mov	r1, r3
 80026d2:	4826      	ldr	r0, [pc, #152]	@ (800276c <HAL_DCMI_MspInit+0x168>)
 80026d4:	f005 f968 	bl	80079a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D5_Pin;
 80026d8:	2308      	movs	r3, #8
 80026da:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026dc:	2302      	movs	r3, #2
 80026de:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e0:	2300      	movs	r3, #0
 80026e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026e4:	2300      	movs	r3, #0
 80026e6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80026e8:	230d      	movs	r3, #13
 80026ea:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 80026ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026f0:	4619      	mov	r1, r3
 80026f2:	481f      	ldr	r0, [pc, #124]	@ (8002770 <HAL_DCMI_MspInit+0x16c>)
 80026f4:	f005 f958 	bl	80079a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 80026f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80026fc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026fe:	2302      	movs	r3, #2
 8002700:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002702:	2300      	movs	r3, #0
 8002704:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002706:	2300      	movs	r3, #0
 8002708:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800270a:	230d      	movs	r3, #13
 800270c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 800270e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002712:	4619      	mov	r1, r3
 8002714:	4817      	ldr	r0, [pc, #92]	@ (8002774 <HAL_DCMI_MspInit+0x170>)
 8002716:	f005 f947 	bl	80079a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 800271a:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 800271e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |DCMI_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002720:	2302      	movs	r3, #2
 8002722:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002724:	2300      	movs	r3, #0
 8002726:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002728:	2300      	movs	r3, #0
 800272a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800272c:	230d      	movs	r3, #13
 800272e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002730:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002734:	4619      	mov	r1, r3
 8002736:	4810      	ldr	r0, [pc, #64]	@ (8002778 <HAL_DCMI_MspInit+0x174>)
 8002738:	f005 f936 	bl	80079a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 800273c:	2350      	movs	r3, #80	@ 0x50
 800273e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002740:	2302      	movs	r3, #2
 8002742:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002744:	2300      	movs	r3, #0
 8002746:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002748:	2300      	movs	r3, #0
 800274a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800274c:	230d      	movs	r3, #13
 800274e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002750:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002754:	4619      	mov	r1, r3
 8002756:	4809      	ldr	r0, [pc, #36]	@ (800277c <HAL_DCMI_MspInit+0x178>)
 8002758:	f005 f926 	bl	80079a8 <HAL_GPIO_Init>

    /* USER CODE END DCMI_MspInit 1 */

  }

}
 800275c:	bf00      	nop
 800275e:	3738      	adds	r7, #56	@ 0x38
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}
 8002764:	50050000 	.word	0x50050000
 8002768:	40023800 	.word	0x40023800
 800276c:	40021000 	.word	0x40021000
 8002770:	40020c00 	.word	0x40020c00
 8002774:	40021800 	.word	0x40021800
 8002778:	40021c00 	.word	0x40021c00
 800277c:	40020000 	.word	0x40020000

08002780 <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b084      	sub	sp, #16
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a0d      	ldr	r2, [pc, #52]	@ (80027c4 <HAL_DMA2D_MspInit+0x44>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d113      	bne.n	80027ba <HAL_DMA2D_MspInit+0x3a>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8002792:	4b0d      	ldr	r3, [pc, #52]	@ (80027c8 <HAL_DMA2D_MspInit+0x48>)
 8002794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002796:	4a0c      	ldr	r2, [pc, #48]	@ (80027c8 <HAL_DMA2D_MspInit+0x48>)
 8002798:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800279c:	6313      	str	r3, [r2, #48]	@ 0x30
 800279e:	4b0a      	ldr	r3, [pc, #40]	@ (80027c8 <HAL_DMA2D_MspInit+0x48>)
 80027a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80027a6:	60fb      	str	r3, [r7, #12]
 80027a8:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 80027aa:	2200      	movs	r2, #0
 80027ac:	2105      	movs	r1, #5
 80027ae:	205a      	movs	r0, #90	@ 0x5a
 80027b0:	f003 fdb6 	bl	8006320 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 80027b4:	205a      	movs	r0, #90	@ 0x5a
 80027b6:	f003 fdcf 	bl	8006358 <HAL_NVIC_EnableIRQ>

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 80027ba:	bf00      	nop
 80027bc:	3710      	adds	r7, #16
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	4002b000 	.word	0x4002b000
 80027c8:	40023800 	.word	0x40023800

080027cc <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b08e      	sub	sp, #56	@ 0x38
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027d8:	2200      	movs	r2, #0
 80027da:	601a      	str	r2, [r3, #0]
 80027dc:	605a      	str	r2, [r3, #4]
 80027de:	609a      	str	r2, [r3, #8]
 80027e0:	60da      	str	r2, [r3, #12]
 80027e2:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a3f      	ldr	r2, [pc, #252]	@ (80028e8 <HAL_ETH_MspInit+0x11c>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d178      	bne.n	80028e0 <HAL_ETH_MspInit+0x114>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80027ee:	4b3f      	ldr	r3, [pc, #252]	@ (80028ec <HAL_ETH_MspInit+0x120>)
 80027f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f2:	4a3e      	ldr	r2, [pc, #248]	@ (80028ec <HAL_ETH_MspInit+0x120>)
 80027f4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80027f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80027fa:	4b3c      	ldr	r3, [pc, #240]	@ (80028ec <HAL_ETH_MspInit+0x120>)
 80027fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002802:	623b      	str	r3, [r7, #32]
 8002804:	6a3b      	ldr	r3, [r7, #32]
 8002806:	4b39      	ldr	r3, [pc, #228]	@ (80028ec <HAL_ETH_MspInit+0x120>)
 8002808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800280a:	4a38      	ldr	r2, [pc, #224]	@ (80028ec <HAL_ETH_MspInit+0x120>)
 800280c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002810:	6313      	str	r3, [r2, #48]	@ 0x30
 8002812:	4b36      	ldr	r3, [pc, #216]	@ (80028ec <HAL_ETH_MspInit+0x120>)
 8002814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002816:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800281a:	61fb      	str	r3, [r7, #28]
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	4b33      	ldr	r3, [pc, #204]	@ (80028ec <HAL_ETH_MspInit+0x120>)
 8002820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002822:	4a32      	ldr	r2, [pc, #200]	@ (80028ec <HAL_ETH_MspInit+0x120>)
 8002824:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002828:	6313      	str	r3, [r2, #48]	@ 0x30
 800282a:	4b30      	ldr	r3, [pc, #192]	@ (80028ec <HAL_ETH_MspInit+0x120>)
 800282c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800282e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002832:	61bb      	str	r3, [r7, #24]
 8002834:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002836:	4b2d      	ldr	r3, [pc, #180]	@ (80028ec <HAL_ETH_MspInit+0x120>)
 8002838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800283a:	4a2c      	ldr	r2, [pc, #176]	@ (80028ec <HAL_ETH_MspInit+0x120>)
 800283c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002840:	6313      	str	r3, [r2, #48]	@ 0x30
 8002842:	4b2a      	ldr	r3, [pc, #168]	@ (80028ec <HAL_ETH_MspInit+0x120>)
 8002844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002846:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800284a:	617b      	str	r3, [r7, #20]
 800284c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800284e:	4b27      	ldr	r3, [pc, #156]	@ (80028ec <HAL_ETH_MspInit+0x120>)
 8002850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002852:	4a26      	ldr	r2, [pc, #152]	@ (80028ec <HAL_ETH_MspInit+0x120>)
 8002854:	f043 0304 	orr.w	r3, r3, #4
 8002858:	6313      	str	r3, [r2, #48]	@ 0x30
 800285a:	4b24      	ldr	r3, [pc, #144]	@ (80028ec <HAL_ETH_MspInit+0x120>)
 800285c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800285e:	f003 0304 	and.w	r3, r3, #4
 8002862:	613b      	str	r3, [r7, #16]
 8002864:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002866:	4b21      	ldr	r3, [pc, #132]	@ (80028ec <HAL_ETH_MspInit+0x120>)
 8002868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800286a:	4a20      	ldr	r2, [pc, #128]	@ (80028ec <HAL_ETH_MspInit+0x120>)
 800286c:	f043 0301 	orr.w	r3, r3, #1
 8002870:	6313      	str	r3, [r2, #48]	@ 0x30
 8002872:	4b1e      	ldr	r3, [pc, #120]	@ (80028ec <HAL_ETH_MspInit+0x120>)
 8002874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002876:	f003 0301 	and.w	r3, r3, #1
 800287a:	60fb      	str	r3, [r7, #12]
 800287c:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PA2     ------> ETH_MDIO
    PC5     ------> ETH_RXD1
    PA7     ------> ETH_CRS_DV
    */
    GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 800287e:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8002882:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002884:	2302      	movs	r3, #2
 8002886:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002888:	2300      	movs	r3, #0
 800288a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800288c:	2302      	movs	r3, #2
 800288e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002890:	230b      	movs	r3, #11
 8002892:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002894:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002898:	4619      	mov	r1, r3
 800289a:	4815      	ldr	r0, [pc, #84]	@ (80028f0 <HAL_ETH_MspInit+0x124>)
 800289c:	f005 f884 	bl	80079a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80028a0:	2332      	movs	r3, #50	@ 0x32
 80028a2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028a4:	2302      	movs	r3, #2
 80028a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a8:	2300      	movs	r3, #0
 80028aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028ac:	2302      	movs	r3, #2
 80028ae:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80028b0:	230b      	movs	r3, #11
 80028b2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028b8:	4619      	mov	r1, r3
 80028ba:	480e      	ldr	r0, [pc, #56]	@ (80028f4 <HAL_ETH_MspInit+0x128>)
 80028bc:	f005 f874 	bl	80079a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80028c0:	2386      	movs	r3, #134	@ 0x86
 80028c2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c4:	2302      	movs	r3, #2
 80028c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c8:	2300      	movs	r3, #0
 80028ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028cc:	2302      	movs	r3, #2
 80028ce:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80028d0:	230b      	movs	r3, #11
 80028d2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028d8:	4619      	mov	r1, r3
 80028da:	4807      	ldr	r0, [pc, #28]	@ (80028f8 <HAL_ETH_MspInit+0x12c>)
 80028dc:	f005 f864 	bl	80079a8 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 80028e0:	bf00      	nop
 80028e2:	3738      	adds	r7, #56	@ 0x38
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	40028000 	.word	0x40028000
 80028ec:	40023800 	.word	0x40023800
 80028f0:	40021800 	.word	0x40021800
 80028f4:	40020800 	.word	0x40020800
 80028f8:	40020000 	.word	0x40020000

080028fc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b0ac      	sub	sp, #176	@ 0xb0
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002904:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002908:	2200      	movs	r2, #0
 800290a:	601a      	str	r2, [r3, #0]
 800290c:	605a      	str	r2, [r3, #4]
 800290e:	609a      	str	r2, [r3, #8]
 8002910:	60da      	str	r2, [r3, #12]
 8002912:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002914:	f107 0318 	add.w	r3, r7, #24
 8002918:	2284      	movs	r2, #132	@ 0x84
 800291a:	2100      	movs	r1, #0
 800291c:	4618      	mov	r0, r3
 800291e:	f015 fb69 	bl	8017ff4 <memset>
  if(hi2c->Instance==I2C1)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a44      	ldr	r2, [pc, #272]	@ (8002a38 <HAL_I2C_MspInit+0x13c>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d13d      	bne.n	80029a8 <HAL_I2C_MspInit+0xac>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800292c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002930:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002932:	2300      	movs	r3, #0
 8002934:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002936:	f107 0318 	add.w	r3, r7, #24
 800293a:	4618      	mov	r0, r3
 800293c:	f009 f830 	bl	800b9a0 <HAL_RCCEx_PeriphCLKConfig>
 8002940:	4603      	mov	r3, r0
 8002942:	2b00      	cmp	r3, #0
 8002944:	d001      	beq.n	800294a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002946:	f7ff fa3b 	bl	8001dc0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800294a:	4b3c      	ldr	r3, [pc, #240]	@ (8002a3c <HAL_I2C_MspInit+0x140>)
 800294c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800294e:	4a3b      	ldr	r2, [pc, #236]	@ (8002a3c <HAL_I2C_MspInit+0x140>)
 8002950:	f043 0302 	orr.w	r3, r3, #2
 8002954:	6313      	str	r3, [r2, #48]	@ 0x30
 8002956:	4b39      	ldr	r3, [pc, #228]	@ (8002a3c <HAL_I2C_MspInit+0x140>)
 8002958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800295a:	f003 0302 	and.w	r3, r3, #2
 800295e:	617b      	str	r3, [r7, #20]
 8002960:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8002962:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002966:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800296a:	2312      	movs	r3, #18
 800296c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002970:	2301      	movs	r3, #1
 8002972:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002976:	2300      	movs	r3, #0
 8002978:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800297c:	2304      	movs	r3, #4
 800297e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002982:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002986:	4619      	mov	r1, r3
 8002988:	482d      	ldr	r0, [pc, #180]	@ (8002a40 <HAL_I2C_MspInit+0x144>)
 800298a:	f005 f80d 	bl	80079a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800298e:	4b2b      	ldr	r3, [pc, #172]	@ (8002a3c <HAL_I2C_MspInit+0x140>)
 8002990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002992:	4a2a      	ldr	r2, [pc, #168]	@ (8002a3c <HAL_I2C_MspInit+0x140>)
 8002994:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002998:	6413      	str	r3, [r2, #64]	@ 0x40
 800299a:	4b28      	ldr	r3, [pc, #160]	@ (8002a3c <HAL_I2C_MspInit+0x140>)
 800299c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800299e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029a2:	613b      	str	r3, [r7, #16]
 80029a4:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 80029a6:	e042      	b.n	8002a2e <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C3)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a25      	ldr	r2, [pc, #148]	@ (8002a44 <HAL_I2C_MspInit+0x148>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d13d      	bne.n	8002a2e <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80029b2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80029b6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80029b8:	2300      	movs	r3, #0
 80029ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80029be:	f107 0318 	add.w	r3, r7, #24
 80029c2:	4618      	mov	r0, r3
 80029c4:	f008 ffec 	bl	800b9a0 <HAL_RCCEx_PeriphCLKConfig>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d001      	beq.n	80029d2 <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 80029ce:	f7ff f9f7 	bl	8001dc0 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80029d2:	4b1a      	ldr	r3, [pc, #104]	@ (8002a3c <HAL_I2C_MspInit+0x140>)
 80029d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d6:	4a19      	ldr	r2, [pc, #100]	@ (8002a3c <HAL_I2C_MspInit+0x140>)
 80029d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80029dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80029de:	4b17      	ldr	r3, [pc, #92]	@ (8002a3c <HAL_I2C_MspInit+0x140>)
 80029e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029e6:	60fb      	str	r3, [r7, #12]
 80029e8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 80029ea:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80029ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80029f2:	2312      	movs	r3, #18
 80029f4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029f8:	2301      	movs	r3, #1
 80029fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029fe:	2303      	movs	r3, #3
 8002a00:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002a04:	2304      	movs	r3, #4
 8002a06:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002a0a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002a0e:	4619      	mov	r1, r3
 8002a10:	480d      	ldr	r0, [pc, #52]	@ (8002a48 <HAL_I2C_MspInit+0x14c>)
 8002a12:	f004 ffc9 	bl	80079a8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002a16:	4b09      	ldr	r3, [pc, #36]	@ (8002a3c <HAL_I2C_MspInit+0x140>)
 8002a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1a:	4a08      	ldr	r2, [pc, #32]	@ (8002a3c <HAL_I2C_MspInit+0x140>)
 8002a1c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002a20:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a22:	4b06      	ldr	r3, [pc, #24]	@ (8002a3c <HAL_I2C_MspInit+0x140>)
 8002a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002a2a:	60bb      	str	r3, [r7, #8]
 8002a2c:	68bb      	ldr	r3, [r7, #8]
}
 8002a2e:	bf00      	nop
 8002a30:	37b0      	adds	r7, #176	@ 0xb0
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	40005400 	.word	0x40005400
 8002a3c:	40023800 	.word	0x40023800
 8002a40:	40020400 	.word	0x40020400
 8002a44:	40005c00 	.word	0x40005c00
 8002a48:	40021c00 	.word	0x40021c00

08002a4c <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a15      	ldr	r2, [pc, #84]	@ (8002ab0 <HAL_I2C_MspDeInit+0x64>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d110      	bne.n	8002a80 <HAL_I2C_MspDeInit+0x34>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8002a5e:	4b15      	ldr	r3, [pc, #84]	@ (8002ab4 <HAL_I2C_MspDeInit+0x68>)
 8002a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a62:	4a14      	ldr	r2, [pc, #80]	@ (8002ab4 <HAL_I2C_MspDeInit+0x68>)
 8002a64:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002a68:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(ARDUINO_SCL_D15_GPIO_Port, ARDUINO_SCL_D15_Pin);
 8002a6a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002a6e:	4812      	ldr	r0, [pc, #72]	@ (8002ab8 <HAL_I2C_MspDeInit+0x6c>)
 8002a70:	f005 f946 	bl	8007d00 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(ARDUINO_SDA_D14_GPIO_Port, ARDUINO_SDA_D14_Pin);
 8002a74:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002a78:	480f      	ldr	r0, [pc, #60]	@ (8002ab8 <HAL_I2C_MspDeInit+0x6c>)
 8002a7a:	f005 f941 	bl	8007d00 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C3_MspDeInit 1 */

    /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 8002a7e:	e013      	b.n	8002aa8 <HAL_I2C_MspDeInit+0x5c>
  else if(hi2c->Instance==I2C3)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a0d      	ldr	r2, [pc, #52]	@ (8002abc <HAL_I2C_MspDeInit+0x70>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d10e      	bne.n	8002aa8 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C3_CLK_DISABLE();
 8002a8a:	4b0a      	ldr	r3, [pc, #40]	@ (8002ab4 <HAL_I2C_MspDeInit+0x68>)
 8002a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a8e:	4a09      	ldr	r2, [pc, #36]	@ (8002ab4 <HAL_I2C_MspDeInit+0x68>)
 8002a90:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002a94:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 8002a96:	2180      	movs	r1, #128	@ 0x80
 8002a98:	4809      	ldr	r0, [pc, #36]	@ (8002ac0 <HAL_I2C_MspDeInit+0x74>)
 8002a9a:	f005 f931 	bl	8007d00 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 8002a9e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002aa2:	4807      	ldr	r0, [pc, #28]	@ (8002ac0 <HAL_I2C_MspDeInit+0x74>)
 8002aa4:	f005 f92c 	bl	8007d00 <HAL_GPIO_DeInit>
}
 8002aa8:	bf00      	nop
 8002aaa:	3708      	adds	r7, #8
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	40005400 	.word	0x40005400
 8002ab4:	40023800 	.word	0x40023800
 8002ab8:	40020400 	.word	0x40020400
 8002abc:	40005c00 	.word	0x40005c00
 8002ac0:	40021c00 	.word	0x40021c00

08002ac4 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b08e      	sub	sp, #56	@ 0x38
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002acc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	601a      	str	r2, [r3, #0]
 8002ad4:	605a      	str	r2, [r3, #4]
 8002ad6:	609a      	str	r2, [r3, #8]
 8002ad8:	60da      	str	r2, [r3, #12]
 8002ada:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a55      	ldr	r2, [pc, #340]	@ (8002c38 <HAL_LTDC_MspInit+0x174>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	f040 80a3 	bne.w	8002c2e <HAL_LTDC_MspInit+0x16a>
  {
    /* USER CODE BEGIN LTDC_MspInit 0 */

    /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002ae8:	4b54      	ldr	r3, [pc, #336]	@ (8002c3c <HAL_LTDC_MspInit+0x178>)
 8002aea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aec:	4a53      	ldr	r2, [pc, #332]	@ (8002c3c <HAL_LTDC_MspInit+0x178>)
 8002aee:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002af2:	6453      	str	r3, [r2, #68]	@ 0x44
 8002af4:	4b51      	ldr	r3, [pc, #324]	@ (8002c3c <HAL_LTDC_MspInit+0x178>)
 8002af6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002af8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002afc:	623b      	str	r3, [r7, #32]
 8002afe:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002b00:	4b4e      	ldr	r3, [pc, #312]	@ (8002c3c <HAL_LTDC_MspInit+0x178>)
 8002b02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b04:	4a4d      	ldr	r2, [pc, #308]	@ (8002c3c <HAL_LTDC_MspInit+0x178>)
 8002b06:	f043 0310 	orr.w	r3, r3, #16
 8002b0a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b0c:	4b4b      	ldr	r3, [pc, #300]	@ (8002c3c <HAL_LTDC_MspInit+0x178>)
 8002b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b10:	f003 0310 	and.w	r3, r3, #16
 8002b14:	61fb      	str	r3, [r7, #28]
 8002b16:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8002b18:	4b48      	ldr	r3, [pc, #288]	@ (8002c3c <HAL_LTDC_MspInit+0x178>)
 8002b1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b1c:	4a47      	ldr	r2, [pc, #284]	@ (8002c3c <HAL_LTDC_MspInit+0x178>)
 8002b1e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b22:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b24:	4b45      	ldr	r3, [pc, #276]	@ (8002c3c <HAL_LTDC_MspInit+0x178>)
 8002b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b2c:	61bb      	str	r3, [r7, #24]
 8002b2e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8002b30:	4b42      	ldr	r3, [pc, #264]	@ (8002c3c <HAL_LTDC_MspInit+0x178>)
 8002b32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b34:	4a41      	ldr	r2, [pc, #260]	@ (8002c3c <HAL_LTDC_MspInit+0x178>)
 8002b36:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b3a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b3c:	4b3f      	ldr	r3, [pc, #252]	@ (8002c3c <HAL_LTDC_MspInit+0x178>)
 8002b3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b44:	617b      	str	r3, [r7, #20]
 8002b46:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002b48:	4b3c      	ldr	r3, [pc, #240]	@ (8002c3c <HAL_LTDC_MspInit+0x178>)
 8002b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b4c:	4a3b      	ldr	r2, [pc, #236]	@ (8002c3c <HAL_LTDC_MspInit+0x178>)
 8002b4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002b52:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b54:	4b39      	ldr	r3, [pc, #228]	@ (8002c3c <HAL_LTDC_MspInit+0x178>)
 8002b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b5c:	613b      	str	r3, [r7, #16]
 8002b5e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002b60:	4b36      	ldr	r3, [pc, #216]	@ (8002c3c <HAL_LTDC_MspInit+0x178>)
 8002b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b64:	4a35      	ldr	r2, [pc, #212]	@ (8002c3c <HAL_LTDC_MspInit+0x178>)
 8002b66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b6a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b6c:	4b33      	ldr	r3, [pc, #204]	@ (8002c3c <HAL_LTDC_MspInit+0x178>)
 8002b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b74:	60fb      	str	r3, [r7, #12]
 8002b76:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 8002b78:	2310      	movs	r3, #16
 8002b7a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b7c:	2302      	movs	r3, #2
 8002b7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b80:	2300      	movs	r3, #0
 8002b82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b84:	2300      	movs	r3, #0
 8002b86:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002b88:	230e      	movs	r3, #14
 8002b8a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 8002b8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b90:	4619      	mov	r1, r3
 8002b92:	482b      	ldr	r0, [pc, #172]	@ (8002c40 <HAL_LTDC_MspInit+0x17c>)
 8002b94:	f004 ff08 	bl	80079a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8002b98:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 8002b9c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b9e:	2302      	movs	r3, #2
 8002ba0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002baa:	230e      	movs	r3, #14
 8002bac:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8002bae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	4823      	ldr	r0, [pc, #140]	@ (8002c44 <HAL_LTDC_MspInit+0x180>)
 8002bb6:	f004 fef7 	bl	80079a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8002bba:	23f7      	movs	r3, #247	@ 0xf7
 8002bbc:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bbe:	2302      	movs	r3, #2
 8002bc0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002bca:	230e      	movs	r3, #14
 8002bcc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8002bce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	481c      	ldr	r0, [pc, #112]	@ (8002c48 <HAL_LTDC_MspInit+0x184>)
 8002bd6:	f004 fee7 	bl	80079a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 8002bda:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002bde:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002be0:	2302      	movs	r3, #2
 8002be2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be4:	2300      	movs	r3, #0
 8002be6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002be8:	2300      	movs	r3, #0
 8002bea:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002bec:	2309      	movs	r3, #9
 8002bee:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8002bf0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002bf4:	4619      	mov	r1, r3
 8002bf6:	4815      	ldr	r0, [pc, #84]	@ (8002c4c <HAL_LTDC_MspInit+0x188>)
 8002bf8:	f004 fed6 	bl	80079a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8002bfc:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 8002c00:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c02:	2302      	movs	r3, #2
 8002c04:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c06:	2300      	movs	r3, #0
 8002c08:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002c0e:	230e      	movs	r3, #14
 8002c10:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002c12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c16:	4619      	mov	r1, r3
 8002c18:	480d      	ldr	r0, [pc, #52]	@ (8002c50 <HAL_LTDC_MspInit+0x18c>)
 8002c1a:	f004 fec5 	bl	80079a8 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8002c1e:	2200      	movs	r2, #0
 8002c20:	2105      	movs	r1, #5
 8002c22:	2058      	movs	r0, #88	@ 0x58
 8002c24:	f003 fb7c 	bl	8006320 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8002c28:	2058      	movs	r0, #88	@ 0x58
 8002c2a:	f003 fb95 	bl	8006358 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 8002c2e:	bf00      	nop
 8002c30:	3738      	adds	r7, #56	@ 0x38
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	bf00      	nop
 8002c38:	40016800 	.word	0x40016800
 8002c3c:	40023800 	.word	0x40023800
 8002c40:	40021000 	.word	0x40021000
 8002c44:	40022400 	.word	0x40022400
 8002c48:	40022800 	.word	0x40022800
 8002c4c:	40021800 	.word	0x40021800
 8002c50:	40022000 	.word	0x40022000

08002c54 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b08c      	sub	sp, #48	@ 0x30
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c5c:	f107 031c 	add.w	r3, r7, #28
 8002c60:	2200      	movs	r2, #0
 8002c62:	601a      	str	r2, [r3, #0]
 8002c64:	605a      	str	r2, [r3, #4]
 8002c66:	609a      	str	r2, [r3, #8]
 8002c68:	60da      	str	r2, [r3, #12]
 8002c6a:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a3b      	ldr	r2, [pc, #236]	@ (8002d60 <HAL_QSPI_MspInit+0x10c>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d170      	bne.n	8002d58 <HAL_QSPI_MspInit+0x104>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8002c76:	4b3b      	ldr	r3, [pc, #236]	@ (8002d64 <HAL_QSPI_MspInit+0x110>)
 8002c78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c7a:	4a3a      	ldr	r2, [pc, #232]	@ (8002d64 <HAL_QSPI_MspInit+0x110>)
 8002c7c:	f043 0302 	orr.w	r3, r3, #2
 8002c80:	6393      	str	r3, [r2, #56]	@ 0x38
 8002c82:	4b38      	ldr	r3, [pc, #224]	@ (8002d64 <HAL_QSPI_MspInit+0x110>)
 8002c84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c86:	f003 0302 	and.w	r3, r3, #2
 8002c8a:	61bb      	str	r3, [r7, #24]
 8002c8c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002c8e:	4b35      	ldr	r3, [pc, #212]	@ (8002d64 <HAL_QSPI_MspInit+0x110>)
 8002c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c92:	4a34      	ldr	r2, [pc, #208]	@ (8002d64 <HAL_QSPI_MspInit+0x110>)
 8002c94:	f043 0310 	orr.w	r3, r3, #16
 8002c98:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c9a:	4b32      	ldr	r3, [pc, #200]	@ (8002d64 <HAL_QSPI_MspInit+0x110>)
 8002c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c9e:	f003 0310 	and.w	r3, r3, #16
 8002ca2:	617b      	str	r3, [r7, #20]
 8002ca4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ca6:	4b2f      	ldr	r3, [pc, #188]	@ (8002d64 <HAL_QSPI_MspInit+0x110>)
 8002ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002caa:	4a2e      	ldr	r2, [pc, #184]	@ (8002d64 <HAL_QSPI_MspInit+0x110>)
 8002cac:	f043 0302 	orr.w	r3, r3, #2
 8002cb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cb2:	4b2c      	ldr	r3, [pc, #176]	@ (8002d64 <HAL_QSPI_MspInit+0x110>)
 8002cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb6:	f003 0302 	and.w	r3, r3, #2
 8002cba:	613b      	str	r3, [r7, #16]
 8002cbc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002cbe:	4b29      	ldr	r3, [pc, #164]	@ (8002d64 <HAL_QSPI_MspInit+0x110>)
 8002cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cc2:	4a28      	ldr	r2, [pc, #160]	@ (8002d64 <HAL_QSPI_MspInit+0x110>)
 8002cc4:	f043 0308 	orr.w	r3, r3, #8
 8002cc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cca:	4b26      	ldr	r3, [pc, #152]	@ (8002d64 <HAL_QSPI_MspInit+0x110>)
 8002ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cce:	f003 0308 	and.w	r3, r3, #8
 8002cd2:	60fb      	str	r3, [r7, #12]
 8002cd4:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> QUADSPI_CLK
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8002cd6:	2304      	movs	r3, #4
 8002cd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cda:	2302      	movs	r3, #2
 8002cdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ce2:	2303      	movs	r3, #3
 8002ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002ce6:	2309      	movs	r3, #9
 8002ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8002cea:	f107 031c 	add.w	r3, r7, #28
 8002cee:	4619      	mov	r1, r3
 8002cf0:	481d      	ldr	r0, [pc, #116]	@ (8002d68 <HAL_QSPI_MspInit+0x114>)
 8002cf2:	f004 fe59 	bl	80079a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8002cf6:	2340      	movs	r3, #64	@ 0x40
 8002cf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cfa:	2302      	movs	r3, #2
 8002cfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d02:	2303      	movs	r3, #3
 8002d04:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002d06:	230a      	movs	r3, #10
 8002d08:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8002d0a:	f107 031c 	add.w	r3, r7, #28
 8002d0e:	4619      	mov	r1, r3
 8002d10:	4816      	ldr	r0, [pc, #88]	@ (8002d6c <HAL_QSPI_MspInit+0x118>)
 8002d12:	f004 fe49 	bl	80079a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002d16:	2304      	movs	r3, #4
 8002d18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d1a:	2302      	movs	r3, #2
 8002d1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d22:	2303      	movs	r3, #3
 8002d24:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002d26:	2309      	movs	r3, #9
 8002d28:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d2a:	f107 031c 	add.w	r3, r7, #28
 8002d2e:	4619      	mov	r1, r3
 8002d30:	480e      	ldr	r0, [pc, #56]	@ (8002d6c <HAL_QSPI_MspInit+0x118>)
 8002d32:	f004 fe39 	bl	80079a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8002d36:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8002d3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d3c:	2302      	movs	r3, #2
 8002d3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d40:	2300      	movs	r3, #0
 8002d42:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d44:	2303      	movs	r3, #3
 8002d46:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002d48:	2309      	movs	r3, #9
 8002d4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d4c:	f107 031c 	add.w	r3, r7, #28
 8002d50:	4619      	mov	r1, r3
 8002d52:	4807      	ldr	r0, [pc, #28]	@ (8002d70 <HAL_QSPI_MspInit+0x11c>)
 8002d54:	f004 fe28 	bl	80079a8 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8002d58:	bf00      	nop
 8002d5a:	3730      	adds	r7, #48	@ 0x30
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	a0001000 	.word	0xa0001000
 8002d64:	40023800 	.word	0x40023800
 8002d68:	40021000 	.word	0x40021000
 8002d6c:	40020400 	.word	0x40020400
 8002d70:	40020c00 	.word	0x40020c00

08002d74 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b0a4      	sub	sp, #144	@ 0x90
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002d7c:	f107 030c 	add.w	r3, r7, #12
 8002d80:	2284      	movs	r2, #132	@ 0x84
 8002d82:	2100      	movs	r1, #0
 8002d84:	4618      	mov	r0, r3
 8002d86:	f015 f935 	bl	8017ff4 <memset>
  if(hrtc->Instance==RTC)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a0e      	ldr	r2, [pc, #56]	@ (8002dc8 <HAL_RTC_MspInit+0x54>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d114      	bne.n	8002dbe <HAL_RTC_MspInit+0x4a>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002d94:	2320      	movs	r3, #32
 8002d96:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002d98:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002d9e:	f107 030c 	add.w	r3, r7, #12
 8002da2:	4618      	mov	r0, r3
 8002da4:	f008 fdfc 	bl	800b9a0 <HAL_RCCEx_PeriphCLKConfig>
 8002da8:	4603      	mov	r3, r0
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d001      	beq.n	8002db2 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002dae:	f7ff f807 	bl	8001dc0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002db2:	4b06      	ldr	r3, [pc, #24]	@ (8002dcc <HAL_RTC_MspInit+0x58>)
 8002db4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002db6:	4a05      	ldr	r2, [pc, #20]	@ (8002dcc <HAL_RTC_MspInit+0x58>)
 8002db8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002dbc:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8002dbe:	bf00      	nop
 8002dc0:	3790      	adds	r7, #144	@ 0x90
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	40002800 	.word	0x40002800
 8002dcc:	40023800 	.word	0x40023800

08002dd0 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b08a      	sub	sp, #40	@ 0x28
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dd8:	f107 0314 	add.w	r3, r7, #20
 8002ddc:	2200      	movs	r2, #0
 8002dde:	601a      	str	r2, [r3, #0]
 8002de0:	605a      	str	r2, [r3, #4]
 8002de2:	609a      	str	r2, [r3, #8]
 8002de4:	60da      	str	r2, [r3, #12]
 8002de6:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a65      	ldr	r2, [pc, #404]	@ (8002f84 <HAL_SD_MspInit+0x1b4>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	f040 80c3 	bne.w	8002f7a <HAL_SD_MspInit+0x1aa>
  {
    /* USER CODE BEGIN SDMMC1_MspInit 0 */

    /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8002df4:	4b64      	ldr	r3, [pc, #400]	@ (8002f88 <HAL_SD_MspInit+0x1b8>)
 8002df6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002df8:	4a63      	ldr	r2, [pc, #396]	@ (8002f88 <HAL_SD_MspInit+0x1b8>)
 8002dfa:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002dfe:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e00:	4b61      	ldr	r3, [pc, #388]	@ (8002f88 <HAL_SD_MspInit+0x1b8>)
 8002e02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e08:	613b      	str	r3, [r7, #16]
 8002e0a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e0c:	4b5e      	ldr	r3, [pc, #376]	@ (8002f88 <HAL_SD_MspInit+0x1b8>)
 8002e0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e10:	4a5d      	ldr	r2, [pc, #372]	@ (8002f88 <HAL_SD_MspInit+0x1b8>)
 8002e12:	f043 0304 	orr.w	r3, r3, #4
 8002e16:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e18:	4b5b      	ldr	r3, [pc, #364]	@ (8002f88 <HAL_SD_MspInit+0x1b8>)
 8002e1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e1c:	f003 0304 	and.w	r3, r3, #4
 8002e20:	60fb      	str	r3, [r7, #12]
 8002e22:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e24:	4b58      	ldr	r3, [pc, #352]	@ (8002f88 <HAL_SD_MspInit+0x1b8>)
 8002e26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e28:	4a57      	ldr	r2, [pc, #348]	@ (8002f88 <HAL_SD_MspInit+0x1b8>)
 8002e2a:	f043 0308 	orr.w	r3, r3, #8
 8002e2e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e30:	4b55      	ldr	r3, [pc, #340]	@ (8002f88 <HAL_SD_MspInit+0x1b8>)
 8002e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e34:	f003 0308 	and.w	r3, r3, #8
 8002e38:	60bb      	str	r3, [r7, #8]
 8002e3a:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 8002e3c:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8002e40:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e42:	2302      	movs	r3, #2
 8002e44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e46:	2300      	movs	r3, #0
 8002e48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002e4e:	230c      	movs	r3, #12
 8002e50:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e52:	f107 0314 	add.w	r3, r7, #20
 8002e56:	4619      	mov	r1, r3
 8002e58:	484c      	ldr	r0, [pc, #304]	@ (8002f8c <HAL_SD_MspInit+0x1bc>)
 8002e5a:	f004 fda5 	bl	80079a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 8002e5e:	2304      	movs	r3, #4
 8002e60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e62:	2302      	movs	r3, #2
 8002e64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e66:	2300      	movs	r3, #0
 8002e68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002e6e:	230c      	movs	r3, #12
 8002e70:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 8002e72:	f107 0314 	add.w	r3, r7, #20
 8002e76:	4619      	mov	r1, r3
 8002e78:	4845      	ldr	r0, [pc, #276]	@ (8002f90 <HAL_SD_MspInit+0x1c0>)
 8002e7a:	f004 fd95 	bl	80079a8 <HAL_GPIO_Init>

    /* SDMMC1 DMA Init */
    /* SDMMC1_RX Init */
    hdma_sdmmc1_rx.Instance = DMA2_Stream6;
 8002e7e:	4b45      	ldr	r3, [pc, #276]	@ (8002f94 <HAL_SD_MspInit+0x1c4>)
 8002e80:	4a45      	ldr	r2, [pc, #276]	@ (8002f98 <HAL_SD_MspInit+0x1c8>)
 8002e82:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 8002e84:	4b43      	ldr	r3, [pc, #268]	@ (8002f94 <HAL_SD_MspInit+0x1c4>)
 8002e86:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002e8a:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e8c:	4b41      	ldr	r3, [pc, #260]	@ (8002f94 <HAL_SD_MspInit+0x1c4>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e92:	4b40      	ldr	r3, [pc, #256]	@ (8002f94 <HAL_SD_MspInit+0x1c4>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002e98:	4b3e      	ldr	r3, [pc, #248]	@ (8002f94 <HAL_SD_MspInit+0x1c4>)
 8002e9a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e9e:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002ea0:	4b3c      	ldr	r3, [pc, #240]	@ (8002f94 <HAL_SD_MspInit+0x1c4>)
 8002ea2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002ea6:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002ea8:	4b3a      	ldr	r3, [pc, #232]	@ (8002f94 <HAL_SD_MspInit+0x1c4>)
 8002eaa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002eae:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 8002eb0:	4b38      	ldr	r3, [pc, #224]	@ (8002f94 <HAL_SD_MspInit+0x1c4>)
 8002eb2:	2220      	movs	r2, #32
 8002eb4:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002eb6:	4b37      	ldr	r3, [pc, #220]	@ (8002f94 <HAL_SD_MspInit+0x1c4>)
 8002eb8:	2200      	movs	r2, #0
 8002eba:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002ebc:	4b35      	ldr	r3, [pc, #212]	@ (8002f94 <HAL_SD_MspInit+0x1c4>)
 8002ebe:	2204      	movs	r2, #4
 8002ec0:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002ec2:	4b34      	ldr	r3, [pc, #208]	@ (8002f94 <HAL_SD_MspInit+0x1c4>)
 8002ec4:	2203      	movs	r2, #3
 8002ec6:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 8002ec8:	4b32      	ldr	r3, [pc, #200]	@ (8002f94 <HAL_SD_MspInit+0x1c4>)
 8002eca:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002ece:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002ed0:	4b30      	ldr	r3, [pc, #192]	@ (8002f94 <HAL_SD_MspInit+0x1c4>)
 8002ed2:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002ed6:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 8002ed8:	482e      	ldr	r0, [pc, #184]	@ (8002f94 <HAL_SD_MspInit+0x1c4>)
 8002eda:	f003 fbb7 	bl	800664c <HAL_DMA_Init>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d001      	beq.n	8002ee8 <HAL_SD_MspInit+0x118>
    {
      Error_Handler();
 8002ee4:	f7fe ff6c 	bl	8001dc0 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdmmc1_rx);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	4a2a      	ldr	r2, [pc, #168]	@ (8002f94 <HAL_SD_MspInit+0x1c4>)
 8002eec:	641a      	str	r2, [r3, #64]	@ 0x40
 8002eee:	4a29      	ldr	r2, [pc, #164]	@ (8002f94 <HAL_SD_MspInit+0x1c4>)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1_TX Init */
    hdma_sdmmc1_tx.Instance = DMA2_Stream3;
 8002ef4:	4b29      	ldr	r3, [pc, #164]	@ (8002f9c <HAL_SD_MspInit+0x1cc>)
 8002ef6:	4a2a      	ldr	r2, [pc, #168]	@ (8002fa0 <HAL_SD_MspInit+0x1d0>)
 8002ef8:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 8002efa:	4b28      	ldr	r3, [pc, #160]	@ (8002f9c <HAL_SD_MspInit+0x1cc>)
 8002efc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002f00:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002f02:	4b26      	ldr	r3, [pc, #152]	@ (8002f9c <HAL_SD_MspInit+0x1cc>)
 8002f04:	2240      	movs	r2, #64	@ 0x40
 8002f06:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f08:	4b24      	ldr	r3, [pc, #144]	@ (8002f9c <HAL_SD_MspInit+0x1cc>)
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002f0e:	4b23      	ldr	r3, [pc, #140]	@ (8002f9c <HAL_SD_MspInit+0x1cc>)
 8002f10:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f14:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002f16:	4b21      	ldr	r3, [pc, #132]	@ (8002f9c <HAL_SD_MspInit+0x1cc>)
 8002f18:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002f1c:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002f1e:	4b1f      	ldr	r3, [pc, #124]	@ (8002f9c <HAL_SD_MspInit+0x1cc>)
 8002f20:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002f24:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 8002f26:	4b1d      	ldr	r3, [pc, #116]	@ (8002f9c <HAL_SD_MspInit+0x1cc>)
 8002f28:	2220      	movs	r2, #32
 8002f2a:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002f2c:	4b1b      	ldr	r3, [pc, #108]	@ (8002f9c <HAL_SD_MspInit+0x1cc>)
 8002f2e:	2200      	movs	r2, #0
 8002f30:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002f32:	4b1a      	ldr	r3, [pc, #104]	@ (8002f9c <HAL_SD_MspInit+0x1cc>)
 8002f34:	2204      	movs	r2, #4
 8002f36:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002f38:	4b18      	ldr	r3, [pc, #96]	@ (8002f9c <HAL_SD_MspInit+0x1cc>)
 8002f3a:	2203      	movs	r2, #3
 8002f3c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 8002f3e:	4b17      	ldr	r3, [pc, #92]	@ (8002f9c <HAL_SD_MspInit+0x1cc>)
 8002f40:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002f44:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002f46:	4b15      	ldr	r3, [pc, #84]	@ (8002f9c <HAL_SD_MspInit+0x1cc>)
 8002f48:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002f4c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 8002f4e:	4813      	ldr	r0, [pc, #76]	@ (8002f9c <HAL_SD_MspInit+0x1cc>)
 8002f50:	f003 fb7c 	bl	800664c <HAL_DMA_Init>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d001      	beq.n	8002f5e <HAL_SD_MspInit+0x18e>
    {
      Error_Handler();
 8002f5a:	f7fe ff31 	bl	8001dc0 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdmmc1_tx);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	4a0e      	ldr	r2, [pc, #56]	@ (8002f9c <HAL_SD_MspInit+0x1cc>)
 8002f62:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002f64:	4a0d      	ldr	r2, [pc, #52]	@ (8002f9c <HAL_SD_MspInit+0x1cc>)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	2105      	movs	r1, #5
 8002f6e:	2031      	movs	r0, #49	@ 0x31
 8002f70:	f003 f9d6 	bl	8006320 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8002f74:	2031      	movs	r0, #49	@ 0x31
 8002f76:	f003 f9ef 	bl	8006358 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8002f7a:	bf00      	nop
 8002f7c:	3728      	adds	r7, #40	@ 0x28
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}
 8002f82:	bf00      	nop
 8002f84:	40012c00 	.word	0x40012c00
 8002f88:	40023800 	.word	0x40023800
 8002f8c:	40020800 	.word	0x40020800
 8002f90:	40020c00 	.word	0x40020c00
 8002f94:	20000bf0 	.word	0x20000bf0
 8002f98:	400264a0 	.word	0x400264a0
 8002f9c:	20000c50 	.word	0x20000c50
 8002fa0:	40026458 	.word	0x40026458

08002fa4 <HAL_SPDIFRX_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspdifrx: SPDIFRX handle pointer
  * @retval None
  */
void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* hspdifrx)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b0aa      	sub	sp, #168	@ 0xa8
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fac:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	601a      	str	r2, [r3, #0]
 8002fb4:	605a      	str	r2, [r3, #4]
 8002fb6:	609a      	str	r2, [r3, #8]
 8002fb8:	60da      	str	r2, [r3, #12]
 8002fba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002fbc:	f107 0310 	add.w	r3, r7, #16
 8002fc0:	2284      	movs	r2, #132	@ 0x84
 8002fc2:	2100      	movs	r1, #0
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f015 f815 	bl	8017ff4 <memset>
  if(hspdifrx->Instance==SPDIFRX)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f1b3 2f40 	cmp.w	r3, #1073758208	@ 0x40004000
 8002fd2:	d143      	bne.n	800305c <HAL_SPDIFRX_MspInit+0xb8>

    /* USER CODE END SPDIFRX_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
 8002fd4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002fd8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 8002fda:	2364      	movs	r3, #100	@ 0x64
 8002fdc:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 8002fde:	2302      	movs	r3, #2
 8002fe0:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8002fe2:	2302      	movs	r3, #2
 8002fe4:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8002fe6:	2302      	movs	r3, #2
 8002fe8:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 8002fea:	2301      	movs	r3, #1
 8002fec:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002fee:	f107 0310 	add.w	r3, r7, #16
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f008 fcd4 	bl	800b9a0 <HAL_RCCEx_PeriphCLKConfig>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d001      	beq.n	8003002 <HAL_SPDIFRX_MspInit+0x5e>
    {
      Error_Handler();
 8002ffe:	f7fe fedf 	bl	8001dc0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 8003002:	4b18      	ldr	r3, [pc, #96]	@ (8003064 <HAL_SPDIFRX_MspInit+0xc0>)
 8003004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003006:	4a17      	ldr	r2, [pc, #92]	@ (8003064 <HAL_SPDIFRX_MspInit+0xc0>)
 8003008:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800300c:	6413      	str	r3, [r2, #64]	@ 0x40
 800300e:	4b15      	ldr	r3, [pc, #84]	@ (8003064 <HAL_SPDIFRX_MspInit+0xc0>)
 8003010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003012:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003016:	60fb      	str	r3, [r7, #12]
 8003018:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800301a:	4b12      	ldr	r3, [pc, #72]	@ (8003064 <HAL_SPDIFRX_MspInit+0xc0>)
 800301c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800301e:	4a11      	ldr	r2, [pc, #68]	@ (8003064 <HAL_SPDIFRX_MspInit+0xc0>)
 8003020:	f043 0308 	orr.w	r3, r3, #8
 8003024:	6313      	str	r3, [r2, #48]	@ 0x30
 8003026:	4b0f      	ldr	r3, [pc, #60]	@ (8003064 <HAL_SPDIFRX_MspInit+0xc0>)
 8003028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800302a:	f003 0308 	and.w	r3, r3, #8
 800302e:	60bb      	str	r3, [r7, #8]
 8003030:	68bb      	ldr	r3, [r7, #8]
    /**SPDIFRX GPIO Configuration
    PD7     ------> SPDIFRX_IN0
    */
    GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8003032:	2380      	movs	r3, #128	@ 0x80
 8003034:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003038:	2302      	movs	r3, #2
 800303a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800303e:	2300      	movs	r3, #0
 8003040:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003044:	2300      	movs	r3, #0
 8003046:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 800304a:	2308      	movs	r3, #8
 800304c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8003050:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003054:	4619      	mov	r1, r3
 8003056:	4804      	ldr	r0, [pc, #16]	@ (8003068 <HAL_SPDIFRX_MspInit+0xc4>)
 8003058:	f004 fca6 	bl	80079a8 <HAL_GPIO_Init>

    /* USER CODE END SPDIFRX_MspInit 1 */

  }

}
 800305c:	bf00      	nop
 800305e:	37a8      	adds	r7, #168	@ 0xa8
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}
 8003064:	40023800 	.word	0x40023800
 8003068:	40020c00 	.word	0x40020c00

0800306c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800306c:	b480      	push	{r7}
 800306e:	b089      	sub	sp, #36	@ 0x24
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a2e      	ldr	r2, [pc, #184]	@ (8003134 <HAL_TIM_Base_MspInit+0xc8>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d10c      	bne.n	8003098 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800307e:	4b2e      	ldr	r3, [pc, #184]	@ (8003138 <HAL_TIM_Base_MspInit+0xcc>)
 8003080:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003082:	4a2d      	ldr	r2, [pc, #180]	@ (8003138 <HAL_TIM_Base_MspInit+0xcc>)
 8003084:	f043 0301 	orr.w	r3, r3, #1
 8003088:	6453      	str	r3, [r2, #68]	@ 0x44
 800308a:	4b2b      	ldr	r3, [pc, #172]	@ (8003138 <HAL_TIM_Base_MspInit+0xcc>)
 800308c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800308e:	f003 0301 	and.w	r3, r3, #1
 8003092:	61fb      	str	r3, [r7, #28]
 8003094:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003096:	e046      	b.n	8003126 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030a0:	d10c      	bne.n	80030bc <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80030a2:	4b25      	ldr	r3, [pc, #148]	@ (8003138 <HAL_TIM_Base_MspInit+0xcc>)
 80030a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a6:	4a24      	ldr	r2, [pc, #144]	@ (8003138 <HAL_TIM_Base_MspInit+0xcc>)
 80030a8:	f043 0301 	orr.w	r3, r3, #1
 80030ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80030ae:	4b22      	ldr	r3, [pc, #136]	@ (8003138 <HAL_TIM_Base_MspInit+0xcc>)
 80030b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030b2:	f003 0301 	and.w	r3, r3, #1
 80030b6:	61bb      	str	r3, [r7, #24]
 80030b8:	69bb      	ldr	r3, [r7, #24]
}
 80030ba:	e034      	b.n	8003126 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a1e      	ldr	r2, [pc, #120]	@ (800313c <HAL_TIM_Base_MspInit+0xd0>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d10c      	bne.n	80030e0 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80030c6:	4b1c      	ldr	r3, [pc, #112]	@ (8003138 <HAL_TIM_Base_MspInit+0xcc>)
 80030c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ca:	4a1b      	ldr	r2, [pc, #108]	@ (8003138 <HAL_TIM_Base_MspInit+0xcc>)
 80030cc:	f043 0302 	orr.w	r3, r3, #2
 80030d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80030d2:	4b19      	ldr	r3, [pc, #100]	@ (8003138 <HAL_TIM_Base_MspInit+0xcc>)
 80030d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d6:	f003 0302 	and.w	r3, r3, #2
 80030da:	617b      	str	r3, [r7, #20]
 80030dc:	697b      	ldr	r3, [r7, #20]
}
 80030de:	e022      	b.n	8003126 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a16      	ldr	r2, [pc, #88]	@ (8003140 <HAL_TIM_Base_MspInit+0xd4>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d10c      	bne.n	8003104 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80030ea:	4b13      	ldr	r3, [pc, #76]	@ (8003138 <HAL_TIM_Base_MspInit+0xcc>)
 80030ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ee:	4a12      	ldr	r2, [pc, #72]	@ (8003138 <HAL_TIM_Base_MspInit+0xcc>)
 80030f0:	f043 0308 	orr.w	r3, r3, #8
 80030f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80030f6:	4b10      	ldr	r3, [pc, #64]	@ (8003138 <HAL_TIM_Base_MspInit+0xcc>)
 80030f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030fa:	f003 0308 	and.w	r3, r3, #8
 80030fe:	613b      	str	r3, [r7, #16]
 8003100:	693b      	ldr	r3, [r7, #16]
}
 8003102:	e010      	b.n	8003126 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a0e      	ldr	r2, [pc, #56]	@ (8003144 <HAL_TIM_Base_MspInit+0xd8>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d10b      	bne.n	8003126 <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800310e:	4b0a      	ldr	r3, [pc, #40]	@ (8003138 <HAL_TIM_Base_MspInit+0xcc>)
 8003110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003112:	4a09      	ldr	r2, [pc, #36]	@ (8003138 <HAL_TIM_Base_MspInit+0xcc>)
 8003114:	f043 0302 	orr.w	r3, r3, #2
 8003118:	6453      	str	r3, [r2, #68]	@ 0x44
 800311a:	4b07      	ldr	r3, [pc, #28]	@ (8003138 <HAL_TIM_Base_MspInit+0xcc>)
 800311c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800311e:	f003 0302 	and.w	r3, r3, #2
 8003122:	60fb      	str	r3, [r7, #12]
 8003124:	68fb      	ldr	r3, [r7, #12]
}
 8003126:	bf00      	nop
 8003128:	3724      	adds	r7, #36	@ 0x24
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr
 8003132:	bf00      	nop
 8003134:	40010000 	.word	0x40010000
 8003138:	40023800 	.word	0x40023800
 800313c:	40000400 	.word	0x40000400
 8003140:	40000c00 	.word	0x40000c00
 8003144:	40010400 	.word	0x40010400

08003148 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003148:	b480      	push	{r7}
 800314a:	b085      	sub	sp, #20
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM12)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a0a      	ldr	r2, [pc, #40]	@ (8003180 <HAL_TIM_PWM_MspInit+0x38>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d10b      	bne.n	8003172 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM12_MspInit 0 */

    /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 800315a:	4b0a      	ldr	r3, [pc, #40]	@ (8003184 <HAL_TIM_PWM_MspInit+0x3c>)
 800315c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800315e:	4a09      	ldr	r2, [pc, #36]	@ (8003184 <HAL_TIM_PWM_MspInit+0x3c>)
 8003160:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003164:	6413      	str	r3, [r2, #64]	@ 0x40
 8003166:	4b07      	ldr	r3, [pc, #28]	@ (8003184 <HAL_TIM_PWM_MspInit+0x3c>)
 8003168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800316a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800316e:	60fb      	str	r3, [r7, #12]
 8003170:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM12_MspInit 1 */

  }

}
 8003172:	bf00      	nop
 8003174:	3714      	adds	r7, #20
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop
 8003180:	40001800 	.word	0x40001800
 8003184:	40023800 	.word	0x40023800

08003188 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b08c      	sub	sp, #48	@ 0x30
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003190:	f107 031c 	add.w	r3, r7, #28
 8003194:	2200      	movs	r2, #0
 8003196:	601a      	str	r2, [r3, #0]
 8003198:	605a      	str	r2, [r3, #4]
 800319a:	609a      	str	r2, [r3, #8]
 800319c:	60da      	str	r2, [r3, #12]
 800319e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a56      	ldr	r2, [pc, #344]	@ (8003300 <HAL_TIM_MspPostInit+0x178>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d11d      	bne.n	80031e6 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031aa:	4b56      	ldr	r3, [pc, #344]	@ (8003304 <HAL_TIM_MspPostInit+0x17c>)
 80031ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ae:	4a55      	ldr	r2, [pc, #340]	@ (8003304 <HAL_TIM_MspPostInit+0x17c>)
 80031b0:	f043 0301 	orr.w	r3, r3, #1
 80031b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80031b6:	4b53      	ldr	r3, [pc, #332]	@ (8003304 <HAL_TIM_MspPostInit+0x17c>)
 80031b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ba:	f003 0301 	and.w	r3, r3, #1
 80031be:	61bb      	str	r3, [r7, #24]
 80031c0:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 80031c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80031c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031c8:	2302      	movs	r3, #2
 80031ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031cc:	2300      	movs	r3, #0
 80031ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031d0:	2300      	movs	r3, #0
 80031d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80031d4:	2301      	movs	r3, #1
 80031d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 80031d8:	f107 031c 	add.w	r3, r7, #28
 80031dc:	4619      	mov	r1, r3
 80031de:	484a      	ldr	r0, [pc, #296]	@ (8003308 <HAL_TIM_MspPostInit+0x180>)
 80031e0:	f004 fbe2 	bl	80079a8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM12_MspPostInit 1 */

    /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80031e4:	e087      	b.n	80032f6 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM2)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031ee:	d11d      	bne.n	800322c <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031f0:	4b44      	ldr	r3, [pc, #272]	@ (8003304 <HAL_TIM_MspPostInit+0x17c>)
 80031f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031f4:	4a43      	ldr	r2, [pc, #268]	@ (8003304 <HAL_TIM_MspPostInit+0x17c>)
 80031f6:	f043 0301 	orr.w	r3, r3, #1
 80031fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80031fc:	4b41      	ldr	r3, [pc, #260]	@ (8003304 <HAL_TIM_MspPostInit+0x17c>)
 80031fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003200:	f003 0301 	and.w	r3, r3, #1
 8003204:	617b      	str	r3, [r7, #20]
 8003206:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 8003208:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800320c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800320e:	2302      	movs	r3, #2
 8003210:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003212:	2300      	movs	r3, #0
 8003214:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003216:	2300      	movs	r3, #0
 8003218:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800321a:	2301      	movs	r3, #1
 800321c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 800321e:	f107 031c 	add.w	r3, r7, #28
 8003222:	4619      	mov	r1, r3
 8003224:	4838      	ldr	r0, [pc, #224]	@ (8003308 <HAL_TIM_MspPostInit+0x180>)
 8003226:	f004 fbbf 	bl	80079a8 <HAL_GPIO_Init>
}
 800322a:	e064      	b.n	80032f6 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM3)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a36      	ldr	r2, [pc, #216]	@ (800330c <HAL_TIM_MspPostInit+0x184>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d11c      	bne.n	8003270 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003236:	4b33      	ldr	r3, [pc, #204]	@ (8003304 <HAL_TIM_MspPostInit+0x17c>)
 8003238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800323a:	4a32      	ldr	r2, [pc, #200]	@ (8003304 <HAL_TIM_MspPostInit+0x17c>)
 800323c:	f043 0302 	orr.w	r3, r3, #2
 8003240:	6313      	str	r3, [r2, #48]	@ 0x30
 8003242:	4b30      	ldr	r3, [pc, #192]	@ (8003304 <HAL_TIM_MspPostInit+0x17c>)
 8003244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003246:	f003 0302 	and.w	r3, r3, #2
 800324a:	613b      	str	r3, [r7, #16]
 800324c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 800324e:	2310      	movs	r3, #16
 8003250:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003252:	2302      	movs	r3, #2
 8003254:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003256:	2300      	movs	r3, #0
 8003258:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800325a:	2300      	movs	r3, #0
 800325c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800325e:	2302      	movs	r3, #2
 8003260:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 8003262:	f107 031c 	add.w	r3, r7, #28
 8003266:	4619      	mov	r1, r3
 8003268:	4829      	ldr	r0, [pc, #164]	@ (8003310 <HAL_TIM_MspPostInit+0x188>)
 800326a:	f004 fb9d 	bl	80079a8 <HAL_GPIO_Init>
}
 800326e:	e042      	b.n	80032f6 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM5)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a27      	ldr	r2, [pc, #156]	@ (8003314 <HAL_TIM_MspPostInit+0x18c>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d11c      	bne.n	80032b4 <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800327a:	4b22      	ldr	r3, [pc, #136]	@ (8003304 <HAL_TIM_MspPostInit+0x17c>)
 800327c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800327e:	4a21      	ldr	r2, [pc, #132]	@ (8003304 <HAL_TIM_MspPostInit+0x17c>)
 8003280:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003284:	6313      	str	r3, [r2, #48]	@ 0x30
 8003286:	4b1f      	ldr	r3, [pc, #124]	@ (8003304 <HAL_TIM_MspPostInit+0x17c>)
 8003288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800328a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800328e:	60fb      	str	r3, [r7, #12]
 8003290:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8003292:	2301      	movs	r3, #1
 8003294:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003296:	2302      	movs	r3, #2
 8003298:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800329a:	2300      	movs	r3, #0
 800329c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800329e:	2300      	movs	r3, #0
 80032a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80032a2:	2302      	movs	r3, #2
 80032a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 80032a6:	f107 031c 	add.w	r3, r7, #28
 80032aa:	4619      	mov	r1, r3
 80032ac:	481a      	ldr	r0, [pc, #104]	@ (8003318 <HAL_TIM_MspPostInit+0x190>)
 80032ae:	f004 fb7b 	bl	80079a8 <HAL_GPIO_Init>
}
 80032b2:	e020      	b.n	80032f6 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM12)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a18      	ldr	r2, [pc, #96]	@ (800331c <HAL_TIM_MspPostInit+0x194>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d11b      	bne.n	80032f6 <HAL_TIM_MspPostInit+0x16e>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80032be:	4b11      	ldr	r3, [pc, #68]	@ (8003304 <HAL_TIM_MspPostInit+0x17c>)
 80032c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032c2:	4a10      	ldr	r2, [pc, #64]	@ (8003304 <HAL_TIM_MspPostInit+0x17c>)
 80032c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80032c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80032ca:	4b0e      	ldr	r3, [pc, #56]	@ (8003304 <HAL_TIM_MspPostInit+0x17c>)
 80032cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032d2:	60bb      	str	r3, [r7, #8]
 80032d4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 80032d6:	2340      	movs	r3, #64	@ 0x40
 80032d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032da:	2302      	movs	r3, #2
 80032dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032de:	2300      	movs	r3, #0
 80032e0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032e2:	2300      	movs	r3, #0
 80032e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80032e6:	2309      	movs	r3, #9
 80032e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 80032ea:	f107 031c 	add.w	r3, r7, #28
 80032ee:	4619      	mov	r1, r3
 80032f0:	480b      	ldr	r0, [pc, #44]	@ (8003320 <HAL_TIM_MspPostInit+0x198>)
 80032f2:	f004 fb59 	bl	80079a8 <HAL_GPIO_Init>
}
 80032f6:	bf00      	nop
 80032f8:	3730      	adds	r7, #48	@ 0x30
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
 80032fe:	bf00      	nop
 8003300:	40010000 	.word	0x40010000
 8003304:	40023800 	.word	0x40023800
 8003308:	40020000 	.word	0x40020000
 800330c:	40000400 	.word	0x40000400
 8003310:	40020400 	.word	0x40020400
 8003314:	40000c00 	.word	0x40000c00
 8003318:	40022000 	.word	0x40022000
 800331c:	40001800 	.word	0x40001800
 8003320:	40021c00 	.word	0x40021c00

08003324 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b0ae      	sub	sp, #184	@ 0xb8
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800332c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003330:	2200      	movs	r2, #0
 8003332:	601a      	str	r2, [r3, #0]
 8003334:	605a      	str	r2, [r3, #4]
 8003336:	609a      	str	r2, [r3, #8]
 8003338:	60da      	str	r2, [r3, #12]
 800333a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800333c:	f107 0320 	add.w	r3, r7, #32
 8003340:	2284      	movs	r2, #132	@ 0x84
 8003342:	2100      	movs	r1, #0
 8003344:	4618      	mov	r0, r3
 8003346:	f014 fe55 	bl	8017ff4 <memset>
  if(huart->Instance==USART1)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a53      	ldr	r2, [pc, #332]	@ (800349c <HAL_UART_MspInit+0x178>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d15d      	bne.n	8003410 <HAL_UART_MspInit+0xec>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003354:	2340      	movs	r3, #64	@ 0x40
 8003356:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003358:	2300      	movs	r3, #0
 800335a:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800335c:	f107 0320 	add.w	r3, r7, #32
 8003360:	4618      	mov	r0, r3
 8003362:	f008 fb1d 	bl	800b9a0 <HAL_RCCEx_PeriphCLKConfig>
 8003366:	4603      	mov	r3, r0
 8003368:	2b00      	cmp	r3, #0
 800336a:	d001      	beq.n	8003370 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800336c:	f7fe fd28 	bl	8001dc0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003370:	4b4b      	ldr	r3, [pc, #300]	@ (80034a0 <HAL_UART_MspInit+0x17c>)
 8003372:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003374:	4a4a      	ldr	r2, [pc, #296]	@ (80034a0 <HAL_UART_MspInit+0x17c>)
 8003376:	f043 0310 	orr.w	r3, r3, #16
 800337a:	6453      	str	r3, [r2, #68]	@ 0x44
 800337c:	4b48      	ldr	r3, [pc, #288]	@ (80034a0 <HAL_UART_MspInit+0x17c>)
 800337e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003380:	f003 0310 	and.w	r3, r3, #16
 8003384:	61fb      	str	r3, [r7, #28]
 8003386:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003388:	4b45      	ldr	r3, [pc, #276]	@ (80034a0 <HAL_UART_MspInit+0x17c>)
 800338a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800338c:	4a44      	ldr	r2, [pc, #272]	@ (80034a0 <HAL_UART_MspInit+0x17c>)
 800338e:	f043 0302 	orr.w	r3, r3, #2
 8003392:	6313      	str	r3, [r2, #48]	@ 0x30
 8003394:	4b42      	ldr	r3, [pc, #264]	@ (80034a0 <HAL_UART_MspInit+0x17c>)
 8003396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003398:	f003 0302 	and.w	r3, r3, #2
 800339c:	61bb      	str	r3, [r7, #24]
 800339e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033a0:	4b3f      	ldr	r3, [pc, #252]	@ (80034a0 <HAL_UART_MspInit+0x17c>)
 80033a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033a4:	4a3e      	ldr	r2, [pc, #248]	@ (80034a0 <HAL_UART_MspInit+0x17c>)
 80033a6:	f043 0301 	orr.w	r3, r3, #1
 80033aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80033ac:	4b3c      	ldr	r3, [pc, #240]	@ (80034a0 <HAL_UART_MspInit+0x17c>)
 80033ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033b0:	f003 0301 	and.w	r3, r3, #1
 80033b4:	617b      	str	r3, [r7, #20]
 80033b6:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 80033b8:	2380      	movs	r3, #128	@ 0x80
 80033ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033be:	2302      	movs	r3, #2
 80033c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033c4:	2300      	movs	r3, #0
 80033c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033ca:	2300      	movs	r3, #0
 80033cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80033d0:	2307      	movs	r3, #7
 80033d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80033d6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80033da:	4619      	mov	r1, r3
 80033dc:	4831      	ldr	r0, [pc, #196]	@ (80034a4 <HAL_UART_MspInit+0x180>)
 80033de:	f004 fae3 	bl	80079a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80033e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80033e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033ea:	2302      	movs	r3, #2
 80033ec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033f0:	2300      	movs	r3, #0
 80033f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033f6:	2300      	movs	r3, #0
 80033f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80033fc:	2307      	movs	r3, #7
 80033fe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8003402:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003406:	4619      	mov	r1, r3
 8003408:	4827      	ldr	r0, [pc, #156]	@ (80034a8 <HAL_UART_MspInit+0x184>)
 800340a:	f004 facd 	bl	80079a8 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 800340e:	e040      	b.n	8003492 <HAL_UART_MspInit+0x16e>
  else if(huart->Instance==USART6)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a25      	ldr	r2, [pc, #148]	@ (80034ac <HAL_UART_MspInit+0x188>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d13b      	bne.n	8003492 <HAL_UART_MspInit+0x16e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 800341a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800341e:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8003420:	2300      	movs	r3, #0
 8003422:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003424:	f107 0320 	add.w	r3, r7, #32
 8003428:	4618      	mov	r0, r3
 800342a:	f008 fab9 	bl	800b9a0 <HAL_RCCEx_PeriphCLKConfig>
 800342e:	4603      	mov	r3, r0
 8003430:	2b00      	cmp	r3, #0
 8003432:	d001      	beq.n	8003438 <HAL_UART_MspInit+0x114>
      Error_Handler();
 8003434:	f7fe fcc4 	bl	8001dc0 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003438:	4b19      	ldr	r3, [pc, #100]	@ (80034a0 <HAL_UART_MspInit+0x17c>)
 800343a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800343c:	4a18      	ldr	r2, [pc, #96]	@ (80034a0 <HAL_UART_MspInit+0x17c>)
 800343e:	f043 0320 	orr.w	r3, r3, #32
 8003442:	6453      	str	r3, [r2, #68]	@ 0x44
 8003444:	4b16      	ldr	r3, [pc, #88]	@ (80034a0 <HAL_UART_MspInit+0x17c>)
 8003446:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003448:	f003 0320 	and.w	r3, r3, #32
 800344c:	613b      	str	r3, [r7, #16]
 800344e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003450:	4b13      	ldr	r3, [pc, #76]	@ (80034a0 <HAL_UART_MspInit+0x17c>)
 8003452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003454:	4a12      	ldr	r2, [pc, #72]	@ (80034a0 <HAL_UART_MspInit+0x17c>)
 8003456:	f043 0304 	orr.w	r3, r3, #4
 800345a:	6313      	str	r3, [r2, #48]	@ 0x30
 800345c:	4b10      	ldr	r3, [pc, #64]	@ (80034a0 <HAL_UART_MspInit+0x17c>)
 800345e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003460:	f003 0304 	and.w	r3, r3, #4
 8003464:	60fb      	str	r3, [r7, #12]
 8003466:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8003468:	23c0      	movs	r3, #192	@ 0xc0
 800346a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800346e:	2302      	movs	r3, #2
 8003470:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003474:	2300      	movs	r3, #0
 8003476:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800347a:	2303      	movs	r3, #3
 800347c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003480:	2308      	movs	r3, #8
 8003482:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003486:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800348a:	4619      	mov	r1, r3
 800348c:	4808      	ldr	r0, [pc, #32]	@ (80034b0 <HAL_UART_MspInit+0x18c>)
 800348e:	f004 fa8b 	bl	80079a8 <HAL_GPIO_Init>
}
 8003492:	bf00      	nop
 8003494:	37b8      	adds	r7, #184	@ 0xb8
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}
 800349a:	bf00      	nop
 800349c:	40011000 	.word	0x40011000
 80034a0:	40023800 	.word	0x40023800
 80034a4:	40020400 	.word	0x40020400
 80034a8:	40020000 	.word	0x40020000
 80034ac:	40011400 	.word	0x40011400
 80034b0:	40020800 	.word	0x40020800

080034b4 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b086      	sub	sp, #24
 80034b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80034ba:	1d3b      	adds	r3, r7, #4
 80034bc:	2200      	movs	r2, #0
 80034be:	601a      	str	r2, [r3, #0]
 80034c0:	605a      	str	r2, [r3, #4]
 80034c2:	609a      	str	r2, [r3, #8]
 80034c4:	60da      	str	r2, [r3, #12]
 80034c6:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80034c8:	4b3a      	ldr	r3, [pc, #232]	@ (80035b4 <HAL_FMC_MspInit+0x100>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d16d      	bne.n	80035ac <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 80034d0:	4b38      	ldr	r3, [pc, #224]	@ (80035b4 <HAL_FMC_MspInit+0x100>)
 80034d2:	2201      	movs	r2, #1
 80034d4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80034d6:	4b38      	ldr	r3, [pc, #224]	@ (80035b8 <HAL_FMC_MspInit+0x104>)
 80034d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034da:	4a37      	ldr	r2, [pc, #220]	@ (80035b8 <HAL_FMC_MspInit+0x104>)
 80034dc:	f043 0301 	orr.w	r3, r3, #1
 80034e0:	6393      	str	r3, [r2, #56]	@ 0x38
 80034e2:	4b35      	ldr	r3, [pc, #212]	@ (80035b8 <HAL_FMC_MspInit+0x104>)
 80034e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034e6:	f003 0301 	and.w	r3, r3, #1
 80034ea:	603b      	str	r3, [r7, #0]
 80034ec:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 80034ee:	f64f 7383 	movw	r3, #65411	@ 0xff83
 80034f2:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034f4:	2302      	movs	r3, #2
 80034f6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034f8:	2300      	movs	r3, #0
 80034fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034fc:	2303      	movs	r3, #3
 80034fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003500:	230c      	movs	r3, #12
 8003502:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003504:	1d3b      	adds	r3, r7, #4
 8003506:	4619      	mov	r1, r3
 8003508:	482c      	ldr	r0, [pc, #176]	@ (80035bc <HAL_FMC_MspInit+0x108>)
 800350a:	f004 fa4d 	bl	80079a8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 800350e:	f248 1333 	movw	r3, #33075	@ 0x8133
 8003512:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003514:	2302      	movs	r3, #2
 8003516:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003518:	2300      	movs	r3, #0
 800351a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800351c:	2303      	movs	r3, #3
 800351e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003520:	230c      	movs	r3, #12
 8003522:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003524:	1d3b      	adds	r3, r7, #4
 8003526:	4619      	mov	r1, r3
 8003528:	4825      	ldr	r0, [pc, #148]	@ (80035c0 <HAL_FMC_MspInit+0x10c>)
 800352a:	f004 fa3d 	bl	80079a8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 800352e:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8003532:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003534:	2302      	movs	r3, #2
 8003536:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003538:	2300      	movs	r3, #0
 800353a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800353c:	2303      	movs	r3, #3
 800353e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003540:	230c      	movs	r3, #12
 8003542:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003544:	1d3b      	adds	r3, r7, #4
 8003546:	4619      	mov	r1, r3
 8003548:	481e      	ldr	r0, [pc, #120]	@ (80035c4 <HAL_FMC_MspInit+0x110>)
 800354a:	f004 fa2d 	bl	80079a8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 800354e:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8003552:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003554:	2302      	movs	r3, #2
 8003556:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003558:	2300      	movs	r3, #0
 800355a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800355c:	2303      	movs	r3, #3
 800355e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003560:	230c      	movs	r3, #12
 8003562:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003564:	1d3b      	adds	r3, r7, #4
 8003566:	4619      	mov	r1, r3
 8003568:	4817      	ldr	r0, [pc, #92]	@ (80035c8 <HAL_FMC_MspInit+0x114>)
 800356a:	f004 fa1d 	bl	80079a8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 800356e:	2328      	movs	r3, #40	@ 0x28
 8003570:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003572:	2302      	movs	r3, #2
 8003574:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003576:	2300      	movs	r3, #0
 8003578:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800357a:	2303      	movs	r3, #3
 800357c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800357e:	230c      	movs	r3, #12
 8003580:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003582:	1d3b      	adds	r3, r7, #4
 8003584:	4619      	mov	r1, r3
 8003586:	4811      	ldr	r0, [pc, #68]	@ (80035cc <HAL_FMC_MspInit+0x118>)
 8003588:	f004 fa0e 	bl	80079a8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 800358c:	2308      	movs	r3, #8
 800358e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003590:	2302      	movs	r3, #2
 8003592:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003594:	2300      	movs	r3, #0
 8003596:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003598:	2303      	movs	r3, #3
 800359a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800359c:	230c      	movs	r3, #12
 800359e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 80035a0:	1d3b      	adds	r3, r7, #4
 80035a2:	4619      	mov	r1, r3
 80035a4:	480a      	ldr	r0, [pc, #40]	@ (80035d0 <HAL_FMC_MspInit+0x11c>)
 80035a6:	f004 f9ff 	bl	80079a8 <HAL_GPIO_Init>
 80035aa:	e000      	b.n	80035ae <HAL_FMC_MspInit+0xfa>
    return;
 80035ac:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80035ae:	3718      	adds	r7, #24
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}
 80035b4:	2000708c 	.word	0x2000708c
 80035b8:	40023800 	.word	0x40023800
 80035bc:	40021000 	.word	0x40021000
 80035c0:	40021800 	.word	0x40021800
 80035c4:	40020c00 	.word	0x40020c00
 80035c8:	40021400 	.word	0x40021400
 80035cc:	40021c00 	.word	0x40021c00
 80035d0:	40020800 	.word	0x40020800

080035d4 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80035dc:	f7ff ff6a 	bl	80034b4 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80035e0:	bf00      	nop
 80035e2:	3708      	adds	r7, #8
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}

080035e8 <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai2_b;

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b08a      	sub	sp, #40	@ 0x28
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a61      	ldr	r2, [pc, #388]	@ (800377c <HAL_SAI_MspInit+0x194>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d15b      	bne.n	80036b2 <HAL_SAI_MspInit+0xca>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 80035fa:	4b61      	ldr	r3, [pc, #388]	@ (8003780 <HAL_SAI_MspInit+0x198>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d10b      	bne.n	800361a <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8003602:	4b60      	ldr	r3, [pc, #384]	@ (8003784 <HAL_SAI_MspInit+0x19c>)
 8003604:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003606:	4a5f      	ldr	r2, [pc, #380]	@ (8003784 <HAL_SAI_MspInit+0x19c>)
 8003608:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800360c:	6453      	str	r3, [r2, #68]	@ 0x44
 800360e:	4b5d      	ldr	r3, [pc, #372]	@ (8003784 <HAL_SAI_MspInit+0x19c>)
 8003610:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003612:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003616:	613b      	str	r3, [r7, #16]
 8003618:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 800361a:	4b59      	ldr	r3, [pc, #356]	@ (8003780 <HAL_SAI_MspInit+0x198>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	3301      	adds	r3, #1
 8003620:	4a57      	ldr	r2, [pc, #348]	@ (8003780 <HAL_SAI_MspInit+0x198>)
 8003622:	6013      	str	r3, [r2, #0]
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8003624:	23f0      	movs	r3, #240	@ 0xf0
 8003626:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003628:	2302      	movs	r3, #2
 800362a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800362c:	2300      	movs	r3, #0
 800362e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003630:	2300      	movs	r3, #0
 8003632:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8003634:	230a      	movs	r3, #10
 8003636:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8003638:	f107 0314 	add.w	r3, r7, #20
 800363c:	4619      	mov	r1, r3
 800363e:	4852      	ldr	r0, [pc, #328]	@ (8003788 <HAL_SAI_MspInit+0x1a0>)
 8003640:	f004 f9b2 	bl	80079a8 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA2_Stream4;
 8003644:	4b51      	ldr	r3, [pc, #324]	@ (800378c <HAL_SAI_MspInit+0x1a4>)
 8003646:	4a52      	ldr	r2, [pc, #328]	@ (8003790 <HAL_SAI_MspInit+0x1a8>)
 8003648:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Channel = DMA_CHANNEL_3;
 800364a:	4b50      	ldr	r3, [pc, #320]	@ (800378c <HAL_SAI_MspInit+0x1a4>)
 800364c:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8003650:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003652:	4b4e      	ldr	r3, [pc, #312]	@ (800378c <HAL_SAI_MspInit+0x1a4>)
 8003654:	2240      	movs	r2, #64	@ 0x40
 8003656:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8003658:	4b4c      	ldr	r3, [pc, #304]	@ (800378c <HAL_SAI_MspInit+0x1a4>)
 800365a:	2200      	movs	r2, #0
 800365c:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 800365e:	4b4b      	ldr	r3, [pc, #300]	@ (800378c <HAL_SAI_MspInit+0x1a4>)
 8003660:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003664:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003666:	4b49      	ldr	r3, [pc, #292]	@ (800378c <HAL_SAI_MspInit+0x1a4>)
 8003668:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800366c:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800366e:	4b47      	ldr	r3, [pc, #284]	@ (800378c <HAL_SAI_MspInit+0x1a4>)
 8003670:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003674:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8003676:	4b45      	ldr	r3, [pc, #276]	@ (800378c <HAL_SAI_MspInit+0x1a4>)
 8003678:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800367c:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_LOW;
 800367e:	4b43      	ldr	r3, [pc, #268]	@ (800378c <HAL_SAI_MspInit+0x1a4>)
 8003680:	2200      	movs	r2, #0
 8003682:	621a      	str	r2, [r3, #32]
    hdma_sai2_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003684:	4b41      	ldr	r3, [pc, #260]	@ (800378c <HAL_SAI_MspInit+0x1a4>)
 8003686:	2200      	movs	r2, #0
 8003688:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 800368a:	4840      	ldr	r0, [pc, #256]	@ (800378c <HAL_SAI_MspInit+0x1a4>)
 800368c:	f002 ffde 	bl	800664c <HAL_DMA_Init>
 8003690:	4603      	mov	r3, r0
 8003692:	2b00      	cmp	r3, #0
 8003694:	d001      	beq.n	800369a <HAL_SAI_MspInit+0xb2>
    {
      Error_Handler();
 8003696:	f7fe fb93 	bl	8001dc0 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_a);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	4a3b      	ldr	r2, [pc, #236]	@ (800378c <HAL_SAI_MspInit+0x1a4>)
 800369e:	671a      	str	r2, [r3, #112]	@ 0x70
 80036a0:	4a3a      	ldr	r2, [pc, #232]	@ (800378c <HAL_SAI_MspInit+0x1a4>)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6393      	str	r3, [r2, #56]	@ 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_a);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	4a38      	ldr	r2, [pc, #224]	@ (800378c <HAL_SAI_MspInit+0x1a4>)
 80036aa:	66da      	str	r2, [r3, #108]	@ 0x6c
 80036ac:	4a37      	ldr	r2, [pc, #220]	@ (800378c <HAL_SAI_MspInit+0x1a4>)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6393      	str	r3, [r2, #56]	@ 0x38

    }
    if(hsai->Instance==SAI2_Block_B)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a37      	ldr	r2, [pc, #220]	@ (8003794 <HAL_SAI_MspInit+0x1ac>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d15b      	bne.n	8003774 <HAL_SAI_MspInit+0x18c>
    {
      /* Peripheral clock enable */
      if (SAI2_client == 0)
 80036bc:	4b30      	ldr	r3, [pc, #192]	@ (8003780 <HAL_SAI_MspInit+0x198>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d10b      	bne.n	80036dc <HAL_SAI_MspInit+0xf4>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 80036c4:	4b2f      	ldr	r3, [pc, #188]	@ (8003784 <HAL_SAI_MspInit+0x19c>)
 80036c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036c8:	4a2e      	ldr	r2, [pc, #184]	@ (8003784 <HAL_SAI_MspInit+0x19c>)
 80036ca:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80036ce:	6453      	str	r3, [r2, #68]	@ 0x44
 80036d0:	4b2c      	ldr	r3, [pc, #176]	@ (8003784 <HAL_SAI_MspInit+0x19c>)
 80036d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036d4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80036d8:	60fb      	str	r3, [r7, #12]
 80036da:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 80036dc:	4b28      	ldr	r3, [pc, #160]	@ (8003780 <HAL_SAI_MspInit+0x198>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	3301      	adds	r3, #1
 80036e2:	4a27      	ldr	r2, [pc, #156]	@ (8003780 <HAL_SAI_MspInit+0x198>)
 80036e4:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 80036e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80036ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036ec:	2302      	movs	r3, #2
 80036ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036f0:	2300      	movs	r3, #0
 80036f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036f4:	2300      	movs	r3, #0
 80036f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 80036f8:	230a      	movs	r3, #10
 80036fa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 80036fc:	f107 0314 	add.w	r3, r7, #20
 8003700:	4619      	mov	r1, r3
 8003702:	4825      	ldr	r0, [pc, #148]	@ (8003798 <HAL_SAI_MspInit+0x1b0>)
 8003704:	f004 f950 	bl	80079a8 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA2_Stream7;
 8003708:	4b24      	ldr	r3, [pc, #144]	@ (800379c <HAL_SAI_MspInit+0x1b4>)
 800370a:	4a25      	ldr	r2, [pc, #148]	@ (80037a0 <HAL_SAI_MspInit+0x1b8>)
 800370c:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Channel = DMA_CHANNEL_0;
 800370e:	4b23      	ldr	r3, [pc, #140]	@ (800379c <HAL_SAI_MspInit+0x1b4>)
 8003710:	2200      	movs	r2, #0
 8003712:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003714:	4b21      	ldr	r3, [pc, #132]	@ (800379c <HAL_SAI_MspInit+0x1b4>)
 8003716:	2200      	movs	r2, #0
 8003718:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 800371a:	4b20      	ldr	r3, [pc, #128]	@ (800379c <HAL_SAI_MspInit+0x1b4>)
 800371c:	2200      	movs	r2, #0
 800371e:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 8003720:	4b1e      	ldr	r3, [pc, #120]	@ (800379c <HAL_SAI_MspInit+0x1b4>)
 8003722:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003726:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003728:	4b1c      	ldr	r3, [pc, #112]	@ (800379c <HAL_SAI_MspInit+0x1b4>)
 800372a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800372e:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003730:	4b1a      	ldr	r3, [pc, #104]	@ (800379c <HAL_SAI_MspInit+0x1b4>)
 8003732:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003736:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8003738:	4b18      	ldr	r3, [pc, #96]	@ (800379c <HAL_SAI_MspInit+0x1b4>)
 800373a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800373e:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 8003740:	4b16      	ldr	r3, [pc, #88]	@ (800379c <HAL_SAI_MspInit+0x1b4>)
 8003742:	2200      	movs	r2, #0
 8003744:	621a      	str	r2, [r3, #32]
    hdma_sai2_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003746:	4b15      	ldr	r3, [pc, #84]	@ (800379c <HAL_SAI_MspInit+0x1b4>)
 8003748:	2200      	movs	r2, #0
 800374a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 800374c:	4813      	ldr	r0, [pc, #76]	@ (800379c <HAL_SAI_MspInit+0x1b4>)
 800374e:	f002 ff7d 	bl	800664c <HAL_DMA_Init>
 8003752:	4603      	mov	r3, r0
 8003754:	2b00      	cmp	r3, #0
 8003756:	d001      	beq.n	800375c <HAL_SAI_MspInit+0x174>
    {
      Error_Handler();
 8003758:	f7fe fb32 	bl	8001dc0 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_b);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	4a0f      	ldr	r2, [pc, #60]	@ (800379c <HAL_SAI_MspInit+0x1b4>)
 8003760:	671a      	str	r2, [r3, #112]	@ 0x70
 8003762:	4a0e      	ldr	r2, [pc, #56]	@ (800379c <HAL_SAI_MspInit+0x1b4>)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_b);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	4a0c      	ldr	r2, [pc, #48]	@ (800379c <HAL_SAI_MspInit+0x1b4>)
 800376c:	66da      	str	r2, [r3, #108]	@ 0x6c
 800376e:	4a0b      	ldr	r2, [pc, #44]	@ (800379c <HAL_SAI_MspInit+0x1b4>)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8003774:	bf00      	nop
 8003776:	3728      	adds	r7, #40	@ 0x28
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}
 800377c:	40015c04 	.word	0x40015c04
 8003780:	20007090 	.word	0x20007090
 8003784:	40023800 	.word	0x40023800
 8003788:	40022000 	.word	0x40022000
 800378c:	20000aac 	.word	0x20000aac
 8003790:	40026470 	.word	0x40026470
 8003794:	40015c24 	.word	0x40015c24
 8003798:	40021800 	.word	0x40021800
 800379c:	20000b0c 	.word	0x20000b0c
 80037a0:	400264b8 	.word	0x400264b8

080037a4 <HAL_SAI_MspDeInit>:

void HAL_SAI_MspDeInit(SAI_HandleTypeDef* hsai)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b082      	sub	sp, #8
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a23      	ldr	r2, [pc, #140]	@ (8003840 <HAL_SAI_MspDeInit+0x9c>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d11c      	bne.n	80037f0 <HAL_SAI_MspDeInit+0x4c>
    {
    SAI2_client --;
 80037b6:	4b23      	ldr	r3, [pc, #140]	@ (8003844 <HAL_SAI_MspDeInit+0xa0>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	3b01      	subs	r3, #1
 80037bc:	4a21      	ldr	r2, [pc, #132]	@ (8003844 <HAL_SAI_MspDeInit+0xa0>)
 80037be:	6013      	str	r3, [r2, #0]
    if (SAI2_client == 0)
 80037c0:	4b20      	ldr	r3, [pc, #128]	@ (8003844 <HAL_SAI_MspDeInit+0xa0>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d105      	bne.n	80037d4 <HAL_SAI_MspDeInit+0x30>
      {
      /* Peripheral clock disable */
       __HAL_RCC_SAI2_CLK_DISABLE();
 80037c8:	4b1f      	ldr	r3, [pc, #124]	@ (8003848 <HAL_SAI_MspDeInit+0xa4>)
 80037ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037cc:	4a1e      	ldr	r2, [pc, #120]	@ (8003848 <HAL_SAI_MspDeInit+0xa4>)
 80037ce:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80037d2:	6453      	str	r3, [r2, #68]	@ 0x44
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    HAL_GPIO_DeInit(GPIOI, SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin);
 80037d4:	21f0      	movs	r1, #240	@ 0xf0
 80037d6:	481d      	ldr	r0, [pc, #116]	@ (800384c <HAL_SAI_MspDeInit+0xa8>)
 80037d8:	f004 fa92 	bl	8007d00 <HAL_GPIO_DeInit>

    /* SAI2 DMA Deinit */
    HAL_DMA_DeInit(hsai->hdmarx);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037e0:	4618      	mov	r0, r3
 80037e2:	f002 ffe1 	bl	80067a8 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hsai->hdmatx);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037ea:	4618      	mov	r0, r3
 80037ec:	f002 ffdc 	bl	80067a8 <HAL_DMA_DeInit>
    }
    if(hsai->Instance==SAI2_Block_B)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a16      	ldr	r2, [pc, #88]	@ (8003850 <HAL_SAI_MspDeInit+0xac>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d11d      	bne.n	8003836 <HAL_SAI_MspDeInit+0x92>
    {
    SAI2_client --;
 80037fa:	4b12      	ldr	r3, [pc, #72]	@ (8003844 <HAL_SAI_MspDeInit+0xa0>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	3b01      	subs	r3, #1
 8003800:	4a10      	ldr	r2, [pc, #64]	@ (8003844 <HAL_SAI_MspDeInit+0xa0>)
 8003802:	6013      	str	r3, [r2, #0]
      if (SAI2_client == 0)
 8003804:	4b0f      	ldr	r3, [pc, #60]	@ (8003844 <HAL_SAI_MspDeInit+0xa0>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d105      	bne.n	8003818 <HAL_SAI_MspDeInit+0x74>
      {
      /* Peripheral clock disable */
      __HAL_RCC_SAI2_CLK_DISABLE();
 800380c:	4b0e      	ldr	r3, [pc, #56]	@ (8003848 <HAL_SAI_MspDeInit+0xa4>)
 800380e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003810:	4a0d      	ldr	r2, [pc, #52]	@ (8003848 <HAL_SAI_MspDeInit+0xa4>)
 8003812:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003816:	6453      	str	r3, [r2, #68]	@ 0x44
      }

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    HAL_GPIO_DeInit(SAI2_SDB_GPIO_Port, SAI2_SDB_Pin);
 8003818:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800381c:	480d      	ldr	r0, [pc, #52]	@ (8003854 <HAL_SAI_MspDeInit+0xb0>)
 800381e:	f004 fa6f 	bl	8007d00 <HAL_GPIO_DeInit>

    /* SAI2 DMA Deinit */
    HAL_DMA_DeInit(hsai->hdmarx);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003826:	4618      	mov	r0, r3
 8003828:	f002 ffbe 	bl	80067a8 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hsai->hdmatx);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003830:	4618      	mov	r0, r3
 8003832:	f002 ffb9 	bl	80067a8 <HAL_DMA_DeInit>
    }
}
 8003836:	bf00      	nop
 8003838:	3708      	adds	r7, #8
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop
 8003840:	40015c04 	.word	0x40015c04
 8003844:	20007090 	.word	0x20007090
 8003848:	40023800 	.word	0x40023800
 800384c:	40022000 	.word	0x40022000
 8003850:	40015c24 	.word	0x40015c24
 8003854:	40021800 	.word	0x40021800

08003858 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b08e      	sub	sp, #56	@ 0x38
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003860:	2300      	movs	r3, #0
 8003862:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8003864:	2300      	movs	r3, #0
 8003866:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003868:	4b33      	ldr	r3, [pc, #204]	@ (8003938 <HAL_InitTick+0xe0>)
 800386a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800386c:	4a32      	ldr	r2, [pc, #200]	@ (8003938 <HAL_InitTick+0xe0>)
 800386e:	f043 0310 	orr.w	r3, r3, #16
 8003872:	6413      	str	r3, [r2, #64]	@ 0x40
 8003874:	4b30      	ldr	r3, [pc, #192]	@ (8003938 <HAL_InitTick+0xe0>)
 8003876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003878:	f003 0310 	and.w	r3, r3, #16
 800387c:	60fb      	str	r3, [r7, #12]
 800387e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003880:	f107 0210 	add.w	r2, r7, #16
 8003884:	f107 0314 	add.w	r3, r7, #20
 8003888:	4611      	mov	r1, r2
 800388a:	4618      	mov	r0, r3
 800388c:	f008 f856 	bl	800b93c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003890:	6a3b      	ldr	r3, [r7, #32]
 8003892:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003894:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003896:	2b00      	cmp	r3, #0
 8003898:	d103      	bne.n	80038a2 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800389a:	f008 f827 	bl	800b8ec <HAL_RCC_GetPCLK1Freq>
 800389e:	6378      	str	r0, [r7, #52]	@ 0x34
 80038a0:	e004      	b.n	80038ac <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80038a2:	f008 f823 	bl	800b8ec <HAL_RCC_GetPCLK1Freq>
 80038a6:	4603      	mov	r3, r0
 80038a8:	005b      	lsls	r3, r3, #1
 80038aa:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80038ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038ae:	4a23      	ldr	r2, [pc, #140]	@ (800393c <HAL_InitTick+0xe4>)
 80038b0:	fba2 2303 	umull	r2, r3, r2, r3
 80038b4:	0c9b      	lsrs	r3, r3, #18
 80038b6:	3b01      	subs	r3, #1
 80038b8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80038ba:	4b21      	ldr	r3, [pc, #132]	@ (8003940 <HAL_InitTick+0xe8>)
 80038bc:	4a21      	ldr	r2, [pc, #132]	@ (8003944 <HAL_InitTick+0xec>)
 80038be:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80038c0:	4b1f      	ldr	r3, [pc, #124]	@ (8003940 <HAL_InitTick+0xe8>)
 80038c2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80038c6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80038c8:	4a1d      	ldr	r2, [pc, #116]	@ (8003940 <HAL_InitTick+0xe8>)
 80038ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038cc:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80038ce:	4b1c      	ldr	r3, [pc, #112]	@ (8003940 <HAL_InitTick+0xe8>)
 80038d0:	2200      	movs	r2, #0
 80038d2:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038d4:	4b1a      	ldr	r3, [pc, #104]	@ (8003940 <HAL_InitTick+0xe8>)
 80038d6:	2200      	movs	r2, #0
 80038d8:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038da:	4b19      	ldr	r3, [pc, #100]	@ (8003940 <HAL_InitTick+0xe8>)
 80038dc:	2200      	movs	r2, #0
 80038de:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80038e0:	4817      	ldr	r0, [pc, #92]	@ (8003940 <HAL_InitTick+0xe8>)
 80038e2:	f00b f9c1 	bl	800ec68 <HAL_TIM_Base_Init>
 80038e6:	4603      	mov	r3, r0
 80038e8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80038ec:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d11b      	bne.n	800392c <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80038f4:	4812      	ldr	r0, [pc, #72]	@ (8003940 <HAL_InitTick+0xe8>)
 80038f6:	f00b fa0f 	bl	800ed18 <HAL_TIM_Base_Start_IT>
 80038fa:	4603      	mov	r3, r0
 80038fc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8003900:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003904:	2b00      	cmp	r3, #0
 8003906:	d111      	bne.n	800392c <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003908:	2036      	movs	r0, #54	@ 0x36
 800390a:	f002 fd25 	bl	8006358 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2b0f      	cmp	r3, #15
 8003912:	d808      	bhi.n	8003926 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003914:	2200      	movs	r2, #0
 8003916:	6879      	ldr	r1, [r7, #4]
 8003918:	2036      	movs	r0, #54	@ 0x36
 800391a:	f002 fd01 	bl	8006320 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800391e:	4a0a      	ldr	r2, [pc, #40]	@ (8003948 <HAL_InitTick+0xf0>)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6013      	str	r3, [r2, #0]
 8003924:	e002      	b.n	800392c <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800392c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8003930:	4618      	mov	r0, r3
 8003932:	3738      	adds	r7, #56	@ 0x38
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}
 8003938:	40023800 	.word	0x40023800
 800393c:	431bde83 	.word	0x431bde83
 8003940:	20007094 	.word	0x20007094
 8003944:	40001000 	.word	0x40001000
 8003948:	20000040 	.word	0x20000040

0800394c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800394c:	b480      	push	{r7}
 800394e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003950:	bf00      	nop
 8003952:	e7fd      	b.n	8003950 <NMI_Handler+0x4>

08003954 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003954:	b480      	push	{r7}
 8003956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003958:	bf00      	nop
 800395a:	e7fd      	b.n	8003958 <HardFault_Handler+0x4>

0800395c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800395c:	b480      	push	{r7}
 800395e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003960:	bf00      	nop
 8003962:	e7fd      	b.n	8003960 <MemManage_Handler+0x4>

08003964 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003964:	b480      	push	{r7}
 8003966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003968:	bf00      	nop
 800396a:	e7fd      	b.n	8003968 <BusFault_Handler+0x4>

0800396c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800396c:	b480      	push	{r7}
 800396e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003970:	bf00      	nop
 8003972:	e7fd      	b.n	8003970 <UsageFault_Handler+0x4>

08003974 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003974:	b480      	push	{r7}
 8003976:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003978:	bf00      	nop
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr

08003982 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003982:	b580      	push	{r7, lr}
 8003984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8003986:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800398a:	f004 faf7 	bl	8007f7c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800398e:	bf00      	nop
 8003990:	bd80      	pop	{r7, pc}
	...

08003994 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8003998:	4802      	ldr	r0, [pc, #8]	@ (80039a4 <SDMMC1_IRQHandler+0x10>)
 800399a:	f00a f829 	bl	800d9f0 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 800399e:	bf00      	nop
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	20000b6c 	.word	0x20000b6c

080039a8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80039ac:	4802      	ldr	r0, [pc, #8]	@ (80039b8 <TIM6_DAC_IRQHandler+0x10>)
 80039ae:	f00b fa82 	bl	800eeb6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80039b2:	bf00      	nop
 80039b4:	bd80      	pop	{r7, pc}
 80039b6:	bf00      	nop
 80039b8:	20007094 	.word	0x20007094

080039bc <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_tx);
 80039c0:	4802      	ldr	r0, [pc, #8]	@ (80039cc <DMA2_Stream3_IRQHandler+0x10>)
 80039c2:	f003 f841 	bl	8006a48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80039c6:	bf00      	nop
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	bf00      	nop
 80039cc:	20000c50 	.word	0x20000c50

080039d0 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 80039d4:	4802      	ldr	r0, [pc, #8]	@ (80039e0 <DMA2_Stream4_IRQHandler+0x10>)
 80039d6:	f003 f837 	bl	8006a48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 80039da:	bf00      	nop
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	bf00      	nop
 80039e0:	20000aac 	.word	0x20000aac

080039e4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80039e8:	4802      	ldr	r0, [pc, #8]	@ (80039f4 <OTG_FS_IRQHandler+0x10>)
 80039ea:	f004 fadf 	bl	8007fac <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80039ee:	bf00      	nop
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	2000f93c 	.word	0x2000f93c

080039f8 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_rx);
 80039fc:	4802      	ldr	r0, [pc, #8]	@ (8003a08 <DMA2_Stream6_IRQHandler+0x10>)
 80039fe:	f003 f823 	bl	8006a48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8003a02:	bf00      	nop
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	bf00      	nop
 8003a08:	20000bf0 	.word	0x20000bf0

08003a0c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 8003a10:	4802      	ldr	r0, [pc, #8]	@ (8003a1c <DMA2_Stream7_IRQHandler+0x10>)
 8003a12:	f003 f819 	bl	8006a48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8003a16:	bf00      	nop
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	20000b0c 	.word	0x20000b0c

08003a20 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8003a24:	4802      	ldr	r0, [pc, #8]	@ (8003a30 <LTDC_IRQHandler+0x10>)
 8003a26:	f006 ff67 	bl	800a8f8 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8003a2a:	bf00      	nop
 8003a2c:	bd80      	pop	{r7, pc}
 8003a2e:	bf00      	nop
 8003a30:	20000890 	.word	0x20000890

08003a34 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8003a38:	4802      	ldr	r0, [pc, #8]	@ (8003a44 <DMA2D_IRQHandler+0x10>)
 8003a3a:	f003 fac5 	bl	8006fc8 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8003a3e:	bf00      	nop
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	bf00      	nop
 8003a44:	200006f8 	.word	0x200006f8

08003a48 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003a4c:	4b06      	ldr	r3, [pc, #24]	@ (8003a68 <SystemInit+0x20>)
 8003a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a52:	4a05      	ldr	r2, [pc, #20]	@ (8003a68 <SystemInit+0x20>)
 8003a54:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003a58:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003a5c:	bf00      	nop
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a64:	4770      	bx	lr
 8003a66:	bf00      	nop
 8003a68:	e000ed00 	.word	0xe000ed00

08003a6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003a6c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003aa4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003a70:	480d      	ldr	r0, [pc, #52]	@ (8003aa8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003a72:	490e      	ldr	r1, [pc, #56]	@ (8003aac <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003a74:	4a0e      	ldr	r2, [pc, #56]	@ (8003ab0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003a76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003a78:	e002      	b.n	8003a80 <LoopCopyDataInit>

08003a7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a7e:	3304      	adds	r3, #4

08003a80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003a80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003a82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003a84:	d3f9      	bcc.n	8003a7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003a86:	4a0b      	ldr	r2, [pc, #44]	@ (8003ab4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003a88:	4c0b      	ldr	r4, [pc, #44]	@ (8003ab8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003a8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003a8c:	e001      	b.n	8003a92 <LoopFillZerobss>

08003a8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003a8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003a90:	3204      	adds	r2, #4

08003a92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003a92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003a94:	d3fb      	bcc.n	8003a8e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003a96:	f7ff ffd7 	bl	8003a48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003a9a:	f014 fab3 	bl	8018004 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003a9e:	f7fc fe9f 	bl	80007e0 <main>
  bx  lr    
 8003aa2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003aa4:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8003aa8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003aac:	2000004c 	.word	0x2000004c
  ldr r2, =_sidata
 8003ab0:	08018230 	.word	0x08018230
  ldr r2, =_sbss
 8003ab4:	2000018c 	.word	0x2000018c
  ldr r4, =_ebss
 8003ab8:	2000fd1c 	.word	0x2000fd1c

08003abc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003abc:	e7fe      	b.n	8003abc <ADC_IRQHandler>
	...

08003ac0 <wm8994_Init>:
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param AudioFreq: Audio Frequency 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Init(uint16_t DeviceAddr, uint16_t OutputInputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b088      	sub	sp, #32
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	607b      	str	r3, [r7, #4]
 8003ac8:	4603      	mov	r3, r0
 8003aca:	81fb      	strh	r3, [r7, #14]
 8003acc:	460b      	mov	r3, r1
 8003ace:	81bb      	strh	r3, [r7, #12]
 8003ad0:	4613      	mov	r3, r2
 8003ad2:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	61fb      	str	r3, [r7, #28]
  uint16_t output_device = OutputInputDevice & 0xFF;
 8003ad8:	89bb      	ldrh	r3, [r7, #12]
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	833b      	strh	r3, [r7, #24]
  uint16_t input_device = OutputInputDevice & 0xFF00;
 8003ade:	89bb      	ldrh	r3, [r7, #12]
 8003ae0:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003ae4:	82fb      	strh	r3, [r7, #22]
  uint16_t power_mgnt_reg_1 = 0;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	837b      	strh	r3, [r7, #26]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8003aea:	f001 fc71 	bl	80053d0 <AUDIO_IO_Init>
  /* wm8994 Errata Work-Arounds */
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0003);
 8003aee:	89fb      	ldrh	r3, [r7, #14]
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	2203      	movs	r2, #3
 8003af4:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8003af8:	4618      	mov	r0, r3
 8003afa:	f001 fafb 	bl	80050f4 <CODEC_IO_Write>
 8003afe:	4603      	mov	r3, r0
 8003b00:	461a      	mov	r2, r3
 8003b02:	69fb      	ldr	r3, [r7, #28]
 8003b04:	4413      	add	r3, r2
 8003b06:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x817, 0x0000);
 8003b08:	89fb      	ldrh	r3, [r7, #14]
 8003b0a:	b2db      	uxtb	r3, r3
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f640 0117 	movw	r1, #2071	@ 0x817
 8003b12:	4618      	mov	r0, r3
 8003b14:	f001 faee 	bl	80050f4 <CODEC_IO_Write>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	461a      	mov	r2, r3
 8003b1c:	69fb      	ldr	r3, [r7, #28]
 8003b1e:	4413      	add	r3, r2
 8003b20:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0000);
 8003b22:	89fb      	ldrh	r3, [r7, #14]
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	2200      	movs	r2, #0
 8003b28:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f001 fae1 	bl	80050f4 <CODEC_IO_Write>
 8003b32:	4603      	mov	r3, r0
 8003b34:	461a      	mov	r2, r3
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	4413      	add	r3, r2
 8003b3a:	61fb      	str	r3, [r7, #28]

  /* Enable VMID soft start (fast), Start-up Bias Current Enabled */
  counter += CODEC_IO_Write(DeviceAddr, 0x39, 0x006C);
 8003b3c:	89fb      	ldrh	r3, [r7, #14]
 8003b3e:	b2db      	uxtb	r3, r3
 8003b40:	226c      	movs	r2, #108	@ 0x6c
 8003b42:	2139      	movs	r1, #57	@ 0x39
 8003b44:	4618      	mov	r0, r3
 8003b46:	f001 fad5 	bl	80050f4 <CODEC_IO_Write>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	461a      	mov	r2, r3
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	4413      	add	r3, r2
 8003b52:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID */
  if (input_device > 0)
 8003b54:	8afb      	ldrh	r3, [r7, #22]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d00c      	beq.n	8003b74 <wm8994_Init+0xb4>
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0013);
 8003b5a:	89fb      	ldrh	r3, [r7, #14]
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	2213      	movs	r2, #19
 8003b60:	2101      	movs	r1, #1
 8003b62:	4618      	mov	r0, r3
 8003b64:	f001 fac6 	bl	80050f4 <CODEC_IO_Write>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	461a      	mov	r2, r3
 8003b6c:	69fb      	ldr	r3, [r7, #28]
 8003b6e:	4413      	add	r3, r2
 8003b70:	61fb      	str	r3, [r7, #28]
 8003b72:	e00b      	b.n	8003b8c <wm8994_Init+0xcc>
  }
  else
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0003);
 8003b74:	89fb      	ldrh	r3, [r7, #14]
 8003b76:	b2db      	uxtb	r3, r3
 8003b78:	2203      	movs	r2, #3
 8003b7a:	2101      	movs	r1, #1
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	f001 fab9 	bl	80050f4 <CODEC_IO_Write>
 8003b82:	4603      	mov	r3, r0
 8003b84:	461a      	mov	r2, r3
 8003b86:	69fb      	ldr	r3, [r7, #28]
 8003b88:	4413      	add	r3, r2
 8003b8a:	61fb      	str	r3, [r7, #28]
  }

  /* Add Delay */
  AUDIO_IO_Delay(50);
 8003b8c:	2032      	movs	r0, #50	@ 0x32
 8003b8e:	f001 fc87 	bl	80054a0 <AUDIO_IO_Delay>

  /* Path Configurations for output */
  if (output_device > 0)
 8003b92:	8b3b      	ldrh	r3, [r7, #24]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	f000 815f 	beq.w	8003e58 <wm8994_Init+0x398>
  {
    outputEnabled = 1;
 8003b9a:	4bae      	ldr	r3, [pc, #696]	@ (8003e54 <wm8994_Init+0x394>)
 8003b9c:	2201      	movs	r2, #1
 8003b9e:	601a      	str	r2, [r3, #0]

    switch (output_device)
 8003ba0:	8b3b      	ldrh	r3, [r7, #24]
 8003ba2:	2b03      	cmp	r3, #3
 8003ba4:	f000 808c 	beq.w	8003cc0 <wm8994_Init+0x200>
 8003ba8:	2b03      	cmp	r3, #3
 8003baa:	f300 8111 	bgt.w	8003dd0 <wm8994_Init+0x310>
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d002      	beq.n	8003bb8 <wm8994_Init+0xf8>
 8003bb2:	2b02      	cmp	r3, #2
 8003bb4:	d042      	beq.n	8003c3c <wm8994_Init+0x17c>
 8003bb6:	e10b      	b.n	8003dd0 <wm8994_Init+0x310>
    {
    case OUTPUT_DEVICE_SPEAKER:
      /* Enable DAC1 (Left), Enable DAC1 (Right),
      Disable DAC2 (Left), Disable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 8003bb8:	89fb      	ldrh	r3, [r7, #14]
 8003bba:	b2db      	uxtb	r3, r3
 8003bbc:	f640 420c 	movw	r2, #3084	@ 0xc0c
 8003bc0:	2105      	movs	r1, #5
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f001 fa96 	bl	80050f4 <CODEC_IO_Write>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	461a      	mov	r2, r3
 8003bcc:	69fb      	ldr	r3, [r7, #28]
 8003bce:	4413      	add	r3, r2
 8003bd0:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 8003bd2:	89fb      	ldrh	r3, [r7, #14]
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	f240 6101 	movw	r1, #1537	@ 0x601
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f001 fa89 	bl	80050f4 <CODEC_IO_Write>
 8003be2:	4603      	mov	r3, r0
 8003be4:	461a      	mov	r2, r3
 8003be6:	69fb      	ldr	r3, [r7, #28]
 8003be8:	4413      	add	r3, r2
 8003bea:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8003bec:	89fb      	ldrh	r3, [r7, #14]
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	f240 6102 	movw	r1, #1538	@ 0x602
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f001 fa7c 	bl	80050f4 <CODEC_IO_Write>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	461a      	mov	r2, r3
 8003c00:	69fb      	ldr	r3, [r7, #28]
 8003c02:	4413      	add	r3, r2
 8003c04:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8003c06:	89fb      	ldrh	r3, [r7, #14]
 8003c08:	b2db      	uxtb	r3, r3
 8003c0a:	2202      	movs	r2, #2
 8003c0c:	f240 6104 	movw	r1, #1540	@ 0x604
 8003c10:	4618      	mov	r0, r3
 8003c12:	f001 fa6f 	bl	80050f4 <CODEC_IO_Write>
 8003c16:	4603      	mov	r3, r0
 8003c18:	461a      	mov	r2, r3
 8003c1a:	69fb      	ldr	r3, [r7, #28]
 8003c1c:	4413      	add	r3, r2
 8003c1e:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8003c20:	89fb      	ldrh	r3, [r7, #14]
 8003c22:	b2db      	uxtb	r3, r3
 8003c24:	2202      	movs	r2, #2
 8003c26:	f240 6105 	movw	r1, #1541	@ 0x605
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f001 fa62 	bl	80050f4 <CODEC_IO_Write>
 8003c30:	4603      	mov	r3, r0
 8003c32:	461a      	mov	r2, r3
 8003c34:	69fb      	ldr	r3, [r7, #28]
 8003c36:	4413      	add	r3, r2
 8003c38:	61fb      	str	r3, [r7, #28]
      break;
 8003c3a:	e110      	b.n	8003e5e <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_HEADPHONE:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8003c3c:	89fb      	ldrh	r3, [r7, #14]
 8003c3e:	b2db      	uxtb	r3, r3
 8003c40:	f240 3203 	movw	r2, #771	@ 0x303
 8003c44:	2105      	movs	r1, #5
 8003c46:	4618      	mov	r0, r3
 8003c48:	f001 fa54 	bl	80050f4 <CODEC_IO_Write>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	461a      	mov	r2, r3
 8003c50:	69fb      	ldr	r3, [r7, #28]
 8003c52:	4413      	add	r3, r2
 8003c54:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8003c56:	89fb      	ldrh	r3, [r7, #14]
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	f240 6101 	movw	r1, #1537	@ 0x601
 8003c60:	4618      	mov	r0, r3
 8003c62:	f001 fa47 	bl	80050f4 <CODEC_IO_Write>
 8003c66:	4603      	mov	r3, r0
 8003c68:	461a      	mov	r2, r3
 8003c6a:	69fb      	ldr	r3, [r7, #28]
 8003c6c:	4413      	add	r3, r2
 8003c6e:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8003c70:	89fb      	ldrh	r3, [r7, #14]
 8003c72:	b2db      	uxtb	r3, r3
 8003c74:	2201      	movs	r2, #1
 8003c76:	f240 6102 	movw	r1, #1538	@ 0x602
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f001 fa3a 	bl	80050f4 <CODEC_IO_Write>
 8003c80:	4603      	mov	r3, r0
 8003c82:	461a      	mov	r2, r3
 8003c84:	69fb      	ldr	r3, [r7, #28]
 8003c86:	4413      	add	r3, r2
 8003c88:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8003c8a:	89fb      	ldrh	r3, [r7, #14]
 8003c8c:	b2db      	uxtb	r3, r3
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f240 6104 	movw	r1, #1540	@ 0x604
 8003c94:	4618      	mov	r0, r3
 8003c96:	f001 fa2d 	bl	80050f4 <CODEC_IO_Write>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	461a      	mov	r2, r3
 8003c9e:	69fb      	ldr	r3, [r7, #28]
 8003ca0:	4413      	add	r3, r2
 8003ca2:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8003ca4:	89fb      	ldrh	r3, [r7, #14]
 8003ca6:	b2db      	uxtb	r3, r3
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f240 6105 	movw	r1, #1541	@ 0x605
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f001 fa20 	bl	80050f4 <CODEC_IO_Write>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	461a      	mov	r2, r3
 8003cb8:	69fb      	ldr	r3, [r7, #28]
 8003cba:	4413      	add	r3, r2
 8003cbc:	61fb      	str	r3, [r7, #28]
      break;
 8003cbe:	e0ce      	b.n	8003e5e <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_BOTH:
      if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8003cc0:	8afb      	ldrh	r3, [r7, #22]
 8003cc2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003cc6:	d141      	bne.n	8003d4c <wm8994_Init+0x28c>
      {
        /* Enable DAC1 (Left), Enable DAC1 (Right),
        also Enable DAC2 (Left), Enable DAC2 (Right)*/
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8003cc8:	89fb      	ldrh	r3, [r7, #14]
 8003cca:	b2db      	uxtb	r3, r3
 8003ccc:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8003cd0:	2105      	movs	r1, #5
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f001 fa0e 	bl	80050f4 <CODEC_IO_Write>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	461a      	mov	r2, r3
 8003cdc:	69fb      	ldr	r3, [r7, #28]
 8003cde:	4413      	add	r3, r2
 8003ce0:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 1 (Left) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0003);
 8003ce2:	89fb      	ldrh	r3, [r7, #14]
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	2203      	movs	r2, #3
 8003ce8:	f240 6101 	movw	r1, #1537	@ 0x601
 8003cec:	4618      	mov	r0, r3
 8003cee:	f001 fa01 	bl	80050f4 <CODEC_IO_Write>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	69fb      	ldr	r3, [r7, #28]
 8003cf8:	4413      	add	r3, r2
 8003cfa:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 1 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0003);
 8003cfc:	89fb      	ldrh	r3, [r7, #14]
 8003cfe:	b2db      	uxtb	r3, r3
 8003d00:	2203      	movs	r2, #3
 8003d02:	f240 6102 	movw	r1, #1538	@ 0x602
 8003d06:	4618      	mov	r0, r3
 8003d08:	f001 f9f4 	bl	80050f4 <CODEC_IO_Write>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	461a      	mov	r2, r3
 8003d10:	69fb      	ldr	r3, [r7, #28]
 8003d12:	4413      	add	r3, r2
 8003d14:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 2 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path  */
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0003);
 8003d16:	89fb      	ldrh	r3, [r7, #14]
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	2203      	movs	r2, #3
 8003d1c:	f240 6104 	movw	r1, #1540	@ 0x604
 8003d20:	4618      	mov	r0, r3
 8003d22:	f001 f9e7 	bl	80050f4 <CODEC_IO_Write>
 8003d26:	4603      	mov	r3, r0
 8003d28:	461a      	mov	r2, r3
 8003d2a:	69fb      	ldr	r3, [r7, #28]
 8003d2c:	4413      	add	r3, r2
 8003d2e:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 2 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0003);
 8003d30:	89fb      	ldrh	r3, [r7, #14]
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	2203      	movs	r2, #3
 8003d36:	f240 6105 	movw	r1, #1541	@ 0x605
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f001 f9da 	bl	80050f4 <CODEC_IO_Write>
 8003d40:	4603      	mov	r3, r0
 8003d42:	461a      	mov	r2, r3
 8003d44:	69fb      	ldr	r3, [r7, #28]
 8003d46:	4413      	add	r3, r2
 8003d48:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
        
        /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
      }
      break;
 8003d4a:	e088      	b.n	8003e5e <wm8994_Init+0x39e>
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8003d4c:	89fb      	ldrh	r3, [r7, #14]
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8003d54:	2105      	movs	r1, #5
 8003d56:	4618      	mov	r0, r3
 8003d58:	f001 f9cc 	bl	80050f4 <CODEC_IO_Write>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	461a      	mov	r2, r3
 8003d60:	69fb      	ldr	r3, [r7, #28]
 8003d62:	4413      	add	r3, r2
 8003d64:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8003d66:	89fb      	ldrh	r3, [r7, #14]
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	f240 6101 	movw	r1, #1537	@ 0x601
 8003d70:	4618      	mov	r0, r3
 8003d72:	f001 f9bf 	bl	80050f4 <CODEC_IO_Write>
 8003d76:	4603      	mov	r3, r0
 8003d78:	461a      	mov	r2, r3
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	4413      	add	r3, r2
 8003d7e:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8003d80:	89fb      	ldrh	r3, [r7, #14]
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	2201      	movs	r2, #1
 8003d86:	f240 6102 	movw	r1, #1538	@ 0x602
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f001 f9b2 	bl	80050f4 <CODEC_IO_Write>
 8003d90:	4603      	mov	r3, r0
 8003d92:	461a      	mov	r2, r3
 8003d94:	69fb      	ldr	r3, [r7, #28]
 8003d96:	4413      	add	r3, r2
 8003d98:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8003d9a:	89fb      	ldrh	r3, [r7, #14]
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	2202      	movs	r2, #2
 8003da0:	f240 6104 	movw	r1, #1540	@ 0x604
 8003da4:	4618      	mov	r0, r3
 8003da6:	f001 f9a5 	bl	80050f4 <CODEC_IO_Write>
 8003daa:	4603      	mov	r3, r0
 8003dac:	461a      	mov	r2, r3
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	4413      	add	r3, r2
 8003db2:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
 8003db4:	89fb      	ldrh	r3, [r7, #14]
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	2202      	movs	r2, #2
 8003dba:	f240 6105 	movw	r1, #1541	@ 0x605
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f001 f998 	bl	80050f4 <CODEC_IO_Write>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	461a      	mov	r2, r3
 8003dc8:	69fb      	ldr	r3, [r7, #28]
 8003dca:	4413      	add	r3, r2
 8003dcc:	61fb      	str	r3, [r7, #28]
      break;
 8003dce:	e046      	b.n	8003e5e <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_AUTO :
    default:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8003dd0:	89fb      	ldrh	r3, [r7, #14]
 8003dd2:	b2db      	uxtb	r3, r3
 8003dd4:	f240 3203 	movw	r2, #771	@ 0x303
 8003dd8:	2105      	movs	r1, #5
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f001 f98a 	bl	80050f4 <CODEC_IO_Write>
 8003de0:	4603      	mov	r3, r0
 8003de2:	461a      	mov	r2, r3
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	4413      	add	r3, r2
 8003de8:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8003dea:	89fb      	ldrh	r3, [r7, #14]
 8003dec:	b2db      	uxtb	r3, r3
 8003dee:	2201      	movs	r2, #1
 8003df0:	f240 6101 	movw	r1, #1537	@ 0x601
 8003df4:	4618      	mov	r0, r3
 8003df6:	f001 f97d 	bl	80050f4 <CODEC_IO_Write>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	461a      	mov	r2, r3
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	4413      	add	r3, r2
 8003e02:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8003e04:	89fb      	ldrh	r3, [r7, #14]
 8003e06:	b2db      	uxtb	r3, r3
 8003e08:	2201      	movs	r2, #1
 8003e0a:	f240 6102 	movw	r1, #1538	@ 0x602
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f001 f970 	bl	80050f4 <CODEC_IO_Write>
 8003e14:	4603      	mov	r3, r0
 8003e16:	461a      	mov	r2, r3
 8003e18:	69fb      	ldr	r3, [r7, #28]
 8003e1a:	4413      	add	r3, r2
 8003e1c:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8003e1e:	89fb      	ldrh	r3, [r7, #14]
 8003e20:	b2db      	uxtb	r3, r3
 8003e22:	2200      	movs	r2, #0
 8003e24:	f240 6104 	movw	r1, #1540	@ 0x604
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f001 f963 	bl	80050f4 <CODEC_IO_Write>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	461a      	mov	r2, r3
 8003e32:	69fb      	ldr	r3, [r7, #28]
 8003e34:	4413      	add	r3, r2
 8003e36:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8003e38:	89fb      	ldrh	r3, [r7, #14]
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	f240 6105 	movw	r1, #1541	@ 0x605
 8003e42:	4618      	mov	r0, r3
 8003e44:	f001 f956 	bl	80050f4 <CODEC_IO_Write>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	461a      	mov	r2, r3
 8003e4c:	69fb      	ldr	r3, [r7, #28]
 8003e4e:	4413      	add	r3, r2
 8003e50:	61fb      	str	r3, [r7, #28]
      break;
 8003e52:	e004      	b.n	8003e5e <wm8994_Init+0x39e>
 8003e54:	200070e0 	.word	0x200070e0
    }
  }
  else
  {
    outputEnabled = 0;
 8003e58:	4b99      	ldr	r3, [pc, #612]	@ (80040c0 <wm8994_Init+0x600>)
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	601a      	str	r2, [r3, #0]
  }

  /* Path Configurations for input */
  if (input_device > 0)
 8003e5e:	8afb      	ldrh	r3, [r7, #22]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	f000 81ab 	beq.w	80041bc <wm8994_Init+0x6fc>
  {
    inputEnabled = 1;
 8003e66:	4b97      	ldr	r3, [pc, #604]	@ (80040c4 <wm8994_Init+0x604>)
 8003e68:	2201      	movs	r2, #1
 8003e6a:	601a      	str	r2, [r3, #0]
    switch (input_device)
 8003e6c:	8afb      	ldrh	r3, [r7, #22]
 8003e6e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e72:	f000 8129 	beq.w	80040c8 <wm8994_Init+0x608>
 8003e76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e7a:	f300 819b 	bgt.w	80041b4 <wm8994_Init+0x6f4>
 8003e7e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e82:	d05a      	beq.n	8003f3a <wm8994_Init+0x47a>
 8003e84:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e88:	f300 8194 	bgt.w	80041b4 <wm8994_Init+0x6f4>
 8003e8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e90:	f000 80c6 	beq.w	8004020 <wm8994_Init+0x560>
 8003e94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e98:	f040 818c 	bne.w	80041b4 <wm8994_Init+0x6f4>
    {
    case INPUT_DEVICE_DIGITAL_MICROPHONE_2 :
      /* Enable AIF1ADC2 (Left), Enable AIF1ADC2 (Right)
       * Enable DMICDAT2 (Left), Enable DMICDAT2 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0C30);
 8003e9c:	89fb      	ldrh	r3, [r7, #14]
 8003e9e:	b2db      	uxtb	r3, r3
 8003ea0:	f44f 6243 	mov.w	r2, #3120	@ 0xc30
 8003ea4:	2104      	movs	r1, #4
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f001 f924 	bl	80050f4 <CODEC_IO_Write>
 8003eac:	4603      	mov	r3, r0
 8003eae:	461a      	mov	r2, r3
 8003eb0:	69fb      	ldr	r3, [r7, #28]
 8003eb2:	4413      	add	r3, r2
 8003eb4:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 8003eb6:	89fb      	ldrh	r3, [r7, #14]
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	22db      	movs	r2, #219	@ 0xdb
 8003ebc:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f001 f917 	bl	80050f4 <CODEC_IO_Write>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	461a      	mov	r2, r3
 8003eca:	69fb      	ldr	r3, [r7, #28]
 8003ecc:	4413      	add	r3, r2
 8003ece:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6000);
 8003ed0:	89fb      	ldrh	r3, [r7, #14]
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	f44f 42c0 	mov.w	r2, #24576	@ 0x6000
 8003ed8:	2102      	movs	r1, #2
 8003eda:	4618      	mov	r0, r3
 8003edc:	f001 f90a 	bl	80050f4 <CODEC_IO_Write>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	461a      	mov	r2, r3
 8003ee4:	69fb      	ldr	r3, [r7, #28]
 8003ee6:	4413      	add	r3, r2
 8003ee8:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 8003eea:	89fb      	ldrh	r3, [r7, #14]
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	2202      	movs	r2, #2
 8003ef0:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f001 f8fd 	bl	80050f4 <CODEC_IO_Write>
 8003efa:	4603      	mov	r3, r0
 8003efc:	461a      	mov	r2, r3
 8003efe:	69fb      	ldr	r3, [r7, #28]
 8003f00:	4413      	add	r3, r2
 8003f02:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 8003f04:	89fb      	ldrh	r3, [r7, #14]
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	2202      	movs	r2, #2
 8003f0a:	f240 6109 	movw	r1, #1545	@ 0x609
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f001 f8f0 	bl	80050f4 <CODEC_IO_Write>
 8003f14:	4603      	mov	r3, r0
 8003f16:	461a      	mov	r2, r3
 8003f18:	69fb      	ldr	r3, [r7, #28]
 8003f1a:	4413      	add	r3, r2
 8003f1c:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC2 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000E);
 8003f1e:	89fb      	ldrh	r3, [r7, #14]
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	220e      	movs	r2, #14
 8003f24:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f001 f8e3 	bl	80050f4 <CODEC_IO_Write>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	461a      	mov	r2, r3
 8003f32:	69fb      	ldr	r3, [r7, #28]
 8003f34:	4413      	add	r3, r2
 8003f36:	61fb      	str	r3, [r7, #28]
      break;
 8003f38:	e143      	b.n	80041c2 <wm8994_Init+0x702>

    case INPUT_DEVICE_INPUT_LINE_1 :
      /* IN1LN_TO_IN1L, IN1LP_TO_VMID, IN1RN_TO_IN1R, IN1RP_TO_VMID */
      counter += CODEC_IO_Write(DeviceAddr, 0x28, 0x0011);
 8003f3a:	89fb      	ldrh	r3, [r7, #14]
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	2211      	movs	r2, #17
 8003f40:	2128      	movs	r1, #40	@ 0x28
 8003f42:	4618      	mov	r0, r3
 8003f44:	f001 f8d6 	bl	80050f4 <CODEC_IO_Write>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	461a      	mov	r2, r3
 8003f4c:	69fb      	ldr	r3, [r7, #28]
 8003f4e:	4413      	add	r3, r2
 8003f50:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1L_TO_MIXINL and +30dB on IN1L PGA output */
      counter += CODEC_IO_Write(DeviceAddr, 0x29, 0x0035);
 8003f52:	89fb      	ldrh	r3, [r7, #14]
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	2235      	movs	r2, #53	@ 0x35
 8003f58:	2129      	movs	r1, #41	@ 0x29
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f001 f8ca 	bl	80050f4 <CODEC_IO_Write>
 8003f60:	4603      	mov	r3, r0
 8003f62:	461a      	mov	r2, r3
 8003f64:	69fb      	ldr	r3, [r7, #28]
 8003f66:	4413      	add	r3, r2
 8003f68:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R_TO_MIXINL, Gain = +30dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x2A, 0x0035);
 8003f6a:	89fb      	ldrh	r3, [r7, #14]
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	2235      	movs	r2, #53	@ 0x35
 8003f70:	212a      	movs	r1, #42	@ 0x2a
 8003f72:	4618      	mov	r0, r3
 8003f74:	f001 f8be 	bl	80050f4 <CODEC_IO_Write>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	69fb      	ldr	r3, [r7, #28]
 8003f7e:	4413      	add	r3, r2
 8003f80:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0303);
 8003f82:	89fb      	ldrh	r3, [r7, #14]
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	f240 3203 	movw	r2, #771	@ 0x303
 8003f8a:	2104      	movs	r1, #4
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f001 f8b1 	bl	80050f4 <CODEC_IO_Write>
 8003f92:	4603      	mov	r3, r0
 8003f94:	461a      	mov	r2, r3
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	4413      	add	r3, r2
 8003f9a:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC1 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8003f9c:	89fb      	ldrh	r3, [r7, #14]
 8003f9e:	b2db      	uxtb	r3, r3
 8003fa0:	22db      	movs	r2, #219	@ 0xdb
 8003fa2:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f001 f8a4 	bl	80050f4 <CODEC_IO_Write>
 8003fac:	4603      	mov	r3, r0
 8003fae:	461a      	mov	r2, r3
 8003fb0:	69fb      	ldr	r3, [r7, #28]
 8003fb2:	4413      	add	r3, r2
 8003fb4:	61fb      	str	r3, [r7, #28]

      /* Enable IN1L and IN1R, Disable IN2L and IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 8003fb6:	89fb      	ldrh	r3, [r7, #14]
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	f246 3250 	movw	r2, #25424	@ 0x6350
 8003fbe:	2102      	movs	r1, #2
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f001 f897 	bl	80050f4 <CODEC_IO_Write>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	461a      	mov	r2, r3
 8003fca:	69fb      	ldr	r3, [r7, #28]
 8003fcc:	4413      	add	r3, r2
 8003fce:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCL(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8003fd0:	89fb      	ldrh	r3, [r7, #14]
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	2202      	movs	r2, #2
 8003fd6:	f240 6106 	movw	r1, #1542	@ 0x606
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f001 f88a 	bl	80050f4 <CODEC_IO_Write>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	461a      	mov	r2, r3
 8003fe4:	69fb      	ldr	r3, [r7, #28]
 8003fe6:	4413      	add	r3, r2
 8003fe8:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCR(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8003fea:	89fb      	ldrh	r3, [r7, #14]
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	2202      	movs	r2, #2
 8003ff0:	f240 6107 	movw	r1, #1543	@ 0x607
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	f001 f87d 	bl	80050f4 <CODEC_IO_Write>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	461a      	mov	r2, r3
 8003ffe:	69fb      	ldr	r3, [r7, #28]
 8004000:	4413      	add	r3, r2
 8004002:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8004004:	89fb      	ldrh	r3, [r7, #14]
 8004006:	b2db      	uxtb	r3, r3
 8004008:	220d      	movs	r2, #13
 800400a:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 800400e:	4618      	mov	r0, r3
 8004010:	f001 f870 	bl	80050f4 <CODEC_IO_Write>
 8004014:	4603      	mov	r3, r0
 8004016:	461a      	mov	r2, r3
 8004018:	69fb      	ldr	r3, [r7, #28]
 800401a:	4413      	add	r3, r2
 800401c:	61fb      	str	r3, [r7, #28]
      break;
 800401e:	e0d0      	b.n	80041c2 <wm8994_Init+0x702>

    case INPUT_DEVICE_DIGITAL_MICROPHONE_1 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x030C);
 8004020:	89fb      	ldrh	r3, [r7, #14]
 8004022:	b2db      	uxtb	r3, r3
 8004024:	f44f 7243 	mov.w	r2, #780	@ 0x30c
 8004028:	2104      	movs	r1, #4
 800402a:	4618      	mov	r0, r3
 800402c:	f001 f862 	bl	80050f4 <CODEC_IO_Write>
 8004030:	4603      	mov	r3, r0
 8004032:	461a      	mov	r2, r3
 8004034:	69fb      	ldr	r3, [r7, #28]
 8004036:	4413      	add	r3, r2
 8004038:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 800403a:	89fb      	ldrh	r3, [r7, #14]
 800403c:	b2db      	uxtb	r3, r3
 800403e:	22db      	movs	r2, #219	@ 0xdb
 8004040:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 8004044:	4618      	mov	r0, r3
 8004046:	f001 f855 	bl	80050f4 <CODEC_IO_Write>
 800404a:	4603      	mov	r3, r0
 800404c:	461a      	mov	r2, r3
 800404e:	69fb      	ldr	r3, [r7, #28]
 8004050:	4413      	add	r3, r2
 8004052:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 8004054:	89fb      	ldrh	r3, [r7, #14]
 8004056:	b2db      	uxtb	r3, r3
 8004058:	f246 3250 	movw	r2, #25424	@ 0x6350
 800405c:	2102      	movs	r1, #2
 800405e:	4618      	mov	r0, r3
 8004060:	f001 f848 	bl	80050f4 <CODEC_IO_Write>
 8004064:	4603      	mov	r3, r0
 8004066:	461a      	mov	r2, r3
 8004068:	69fb      	ldr	r3, [r7, #28]
 800406a:	4413      	add	r3, r2
 800406c:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 800406e:	89fb      	ldrh	r3, [r7, #14]
 8004070:	b2db      	uxtb	r3, r3
 8004072:	2202      	movs	r2, #2
 8004074:	f240 6106 	movw	r1, #1542	@ 0x606
 8004078:	4618      	mov	r0, r3
 800407a:	f001 f83b 	bl	80050f4 <CODEC_IO_Write>
 800407e:	4603      	mov	r3, r0
 8004080:	461a      	mov	r2, r3
 8004082:	69fb      	ldr	r3, [r7, #28]
 8004084:	4413      	add	r3, r2
 8004086:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8004088:	89fb      	ldrh	r3, [r7, #14]
 800408a:	b2db      	uxtb	r3, r3
 800408c:	2202      	movs	r2, #2
 800408e:	f240 6107 	movw	r1, #1543	@ 0x607
 8004092:	4618      	mov	r0, r3
 8004094:	f001 f82e 	bl	80050f4 <CODEC_IO_Write>
 8004098:	4603      	mov	r3, r0
 800409a:	461a      	mov	r2, r3
 800409c:	69fb      	ldr	r3, [r7, #28]
 800409e:	4413      	add	r3, r2
 80040a0:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 80040a2:	89fb      	ldrh	r3, [r7, #14]
 80040a4:	b2db      	uxtb	r3, r3
 80040a6:	220d      	movs	r2, #13
 80040a8:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80040ac:	4618      	mov	r0, r3
 80040ae:	f001 f821 	bl	80050f4 <CODEC_IO_Write>
 80040b2:	4603      	mov	r3, r0
 80040b4:	461a      	mov	r2, r3
 80040b6:	69fb      	ldr	r3, [r7, #28]
 80040b8:	4413      	add	r3, r2
 80040ba:	61fb      	str	r3, [r7, #28]
      break; 
 80040bc:	e081      	b.n	80041c2 <wm8994_Init+0x702>
 80040be:	bf00      	nop
 80040c0:	200070e0 	.word	0x200070e0
 80040c4:	200070e4 	.word	0x200070e4
    case INPUT_DEVICE_DIGITAL_MIC1_MIC2 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0F3C);
 80040c8:	89fb      	ldrh	r3, [r7, #14]
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	f640 723c 	movw	r2, #3900	@ 0xf3c
 80040d0:	2104      	movs	r1, #4
 80040d2:	4618      	mov	r0, r3
 80040d4:	f001 f80e 	bl	80050f4 <CODEC_IO_Write>
 80040d8:	4603      	mov	r3, r0
 80040da:	461a      	mov	r2, r3
 80040dc:	69fb      	ldr	r3, [r7, #28]
 80040de:	4413      	add	r3, r2
 80040e0:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 80040e2:	89fb      	ldrh	r3, [r7, #14]
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	22db      	movs	r2, #219	@ 0xdb
 80040e8:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 80040ec:	4618      	mov	r0, r3
 80040ee:	f001 f801 	bl	80050f4 <CODEC_IO_Write>
 80040f2:	4603      	mov	r3, r0
 80040f4:	461a      	mov	r2, r3
 80040f6:	69fb      	ldr	r3, [r7, #28]
 80040f8:	4413      	add	r3, r2
 80040fa:	61fb      	str	r3, [r7, #28]
      
      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 80040fc:	89fb      	ldrh	r3, [r7, #14]
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	22db      	movs	r2, #219	@ 0xdb
 8004102:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 8004106:	4618      	mov	r0, r3
 8004108:	f000 fff4 	bl	80050f4 <CODEC_IO_Write>
 800410c:	4603      	mov	r3, r0
 800410e:	461a      	mov	r2, r3
 8004110:	69fb      	ldr	r3, [r7, #28]
 8004112:	4413      	add	r3, r2
 8004114:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, Enable IN2L, IN2R, Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x63A0);
 8004116:	89fb      	ldrh	r3, [r7, #14]
 8004118:	b2db      	uxtb	r3, r3
 800411a:	f246 32a0 	movw	r2, #25504	@ 0x63a0
 800411e:	2102      	movs	r1, #2
 8004120:	4618      	mov	r0, r3
 8004122:	f000 ffe7 	bl	80050f4 <CODEC_IO_Write>
 8004126:	4603      	mov	r3, r0
 8004128:	461a      	mov	r2, r3
 800412a:	69fb      	ldr	r3, [r7, #28]
 800412c:	4413      	add	r3, r2
 800412e:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8004130:	89fb      	ldrh	r3, [r7, #14]
 8004132:	b2db      	uxtb	r3, r3
 8004134:	2202      	movs	r2, #2
 8004136:	f240 6106 	movw	r1, #1542	@ 0x606
 800413a:	4618      	mov	r0, r3
 800413c:	f000 ffda 	bl	80050f4 <CODEC_IO_Write>
 8004140:	4603      	mov	r3, r0
 8004142:	461a      	mov	r2, r3
 8004144:	69fb      	ldr	r3, [r7, #28]
 8004146:	4413      	add	r3, r2
 8004148:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 800414a:	89fb      	ldrh	r3, [r7, #14]
 800414c:	b2db      	uxtb	r3, r3
 800414e:	2202      	movs	r2, #2
 8004150:	f240 6107 	movw	r1, #1543	@ 0x607
 8004154:	4618      	mov	r0, r3
 8004156:	f000 ffcd 	bl	80050f4 <CODEC_IO_Write>
 800415a:	4603      	mov	r3, r0
 800415c:	461a      	mov	r2, r3
 800415e:	69fb      	ldr	r3, [r7, #28]
 8004160:	4413      	add	r3, r2
 8004162:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 8004164:	89fb      	ldrh	r3, [r7, #14]
 8004166:	b2db      	uxtb	r3, r3
 8004168:	2202      	movs	r2, #2
 800416a:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 800416e:	4618      	mov	r0, r3
 8004170:	f000 ffc0 	bl	80050f4 <CODEC_IO_Write>
 8004174:	4603      	mov	r3, r0
 8004176:	461a      	mov	r2, r3
 8004178:	69fb      	ldr	r3, [r7, #28]
 800417a:	4413      	add	r3, r2
 800417c:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 800417e:	89fb      	ldrh	r3, [r7, #14]
 8004180:	b2db      	uxtb	r3, r3
 8004182:	2202      	movs	r2, #2
 8004184:	f240 6109 	movw	r1, #1545	@ 0x609
 8004188:	4618      	mov	r0, r3
 800418a:	f000 ffb3 	bl	80050f4 <CODEC_IO_Write>
 800418e:	4603      	mov	r3, r0
 8004190:	461a      	mov	r2, r3
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	4413      	add	r3, r2
 8004196:	61fb      	str	r3, [r7, #28]
      
      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8004198:	89fb      	ldrh	r3, [r7, #14]
 800419a:	b2db      	uxtb	r3, r3
 800419c:	220d      	movs	r2, #13
 800419e:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80041a2:	4618      	mov	r0, r3
 80041a4:	f000 ffa6 	bl	80050f4 <CODEC_IO_Write>
 80041a8:	4603      	mov	r3, r0
 80041aa:	461a      	mov	r2, r3
 80041ac:	69fb      	ldr	r3, [r7, #28]
 80041ae:	4413      	add	r3, r2
 80041b0:	61fb      	str	r3, [r7, #28]
      break;    
 80041b2:	e006      	b.n	80041c2 <wm8994_Init+0x702>
    case INPUT_DEVICE_INPUT_LINE_2 :
    default:
      /* Actually, no other input devices supported */
      counter++;
 80041b4:	69fb      	ldr	r3, [r7, #28]
 80041b6:	3301      	adds	r3, #1
 80041b8:	61fb      	str	r3, [r7, #28]
      break;
 80041ba:	e002      	b.n	80041c2 <wm8994_Init+0x702>
    }
  }
  else
  {
    inputEnabled = 0;
 80041bc:	4ba4      	ldr	r3, [pc, #656]	@ (8004450 <wm8994_Init+0x990>)
 80041be:	2200      	movs	r2, #0
 80041c0:	601a      	str	r2, [r3, #0]
  }
  
  /*  Clock Configurations */
  switch (AudioFreq)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	4aa3      	ldr	r2, [pc, #652]	@ (8004454 <wm8994_Init+0x994>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d079      	beq.n	80042be <wm8994_Init+0x7fe>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	4aa1      	ldr	r2, [pc, #644]	@ (8004454 <wm8994_Init+0x994>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	f200 80ad 	bhi.w	800432e <wm8994_Init+0x86e>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80041da:	4293      	cmp	r3, r2
 80041dc:	d061      	beq.n	80042a2 <wm8994_Init+0x7e2>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80041e4:	4293      	cmp	r3, r2
 80041e6:	f200 80a2 	bhi.w	800432e <wm8994_Init+0x86e>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80041f0:	4293      	cmp	r3, r2
 80041f2:	f000 808e 	beq.w	8004312 <wm8994_Init+0x852>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80041fc:	4293      	cmp	r3, r2
 80041fe:	f200 8096 	bhi.w	800432e <wm8994_Init+0x86e>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8004208:	d03d      	beq.n	8004286 <wm8994_Init+0x7c6>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8004210:	f200 808d 	bhi.w	800432e <wm8994_Init+0x86e>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	f245 6222 	movw	r2, #22050	@ 0x5622
 800421a:	4293      	cmp	r3, r2
 800421c:	d06b      	beq.n	80042f6 <wm8994_Init+0x836>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	f245 6222 	movw	r2, #22050	@ 0x5622
 8004224:	4293      	cmp	r3, r2
 8004226:	f200 8082 	bhi.w	800432e <wm8994_Init+0x86e>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8004230:	d01b      	beq.n	800426a <wm8994_Init+0x7aa>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8004238:	d879      	bhi.n	800432e <wm8994_Init+0x86e>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8004240:	d005      	beq.n	800424e <wm8994_Init+0x78e>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8004248:	4293      	cmp	r3, r2
 800424a:	d046      	beq.n	80042da <wm8994_Init+0x81a>
 800424c:	e06f      	b.n	800432e <wm8994_Init+0x86e>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 800424e:	89fb      	ldrh	r3, [r7, #14]
 8004250:	b2db      	uxtb	r3, r3
 8004252:	2203      	movs	r2, #3
 8004254:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004258:	4618      	mov	r0, r3
 800425a:	f000 ff4b 	bl	80050f4 <CODEC_IO_Write>
 800425e:	4603      	mov	r3, r0
 8004260:	461a      	mov	r2, r3
 8004262:	69fb      	ldr	r3, [r7, #28]
 8004264:	4413      	add	r3, r2
 8004266:	61fb      	str	r3, [r7, #28]
    break;
 8004268:	e06f      	b.n	800434a <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 800426a:	89fb      	ldrh	r3, [r7, #14]
 800426c:	b2db      	uxtb	r3, r3
 800426e:	2233      	movs	r2, #51	@ 0x33
 8004270:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004274:	4618      	mov	r0, r3
 8004276:	f000 ff3d 	bl	80050f4 <CODEC_IO_Write>
 800427a:	4603      	mov	r3, r0
 800427c:	461a      	mov	r2, r3
 800427e:	69fb      	ldr	r3, [r7, #28]
 8004280:	4413      	add	r3, r2
 8004282:	61fb      	str	r3, [r7, #28]
    break;
 8004284:	e061      	b.n	800434a <wm8994_Init+0x88a>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 8004286:	89fb      	ldrh	r3, [r7, #14]
 8004288:	b2db      	uxtb	r3, r3
 800428a:	2263      	movs	r2, #99	@ 0x63
 800428c:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004290:	4618      	mov	r0, r3
 8004292:	f000 ff2f 	bl	80050f4 <CODEC_IO_Write>
 8004296:	4603      	mov	r3, r0
 8004298:	461a      	mov	r2, r3
 800429a:	69fb      	ldr	r3, [r7, #28]
 800429c:	4413      	add	r3, r2
 800429e:	61fb      	str	r3, [r7, #28]
    break;
 80042a0:	e053      	b.n	800434a <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 80042a2:	89fb      	ldrh	r3, [r7, #14]
 80042a4:	b2db      	uxtb	r3, r3
 80042a6:	2283      	movs	r2, #131	@ 0x83
 80042a8:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80042ac:	4618      	mov	r0, r3
 80042ae:	f000 ff21 	bl	80050f4 <CODEC_IO_Write>
 80042b2:	4603      	mov	r3, r0
 80042b4:	461a      	mov	r2, r3
 80042b6:	69fb      	ldr	r3, [r7, #28]
 80042b8:	4413      	add	r3, r2
 80042ba:	61fb      	str	r3, [r7, #28]
    break;
 80042bc:	e045      	b.n	800434a <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 80042be:	89fb      	ldrh	r3, [r7, #14]
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	22a3      	movs	r2, #163	@ 0xa3
 80042c4:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80042c8:	4618      	mov	r0, r3
 80042ca:	f000 ff13 	bl	80050f4 <CODEC_IO_Write>
 80042ce:	4603      	mov	r3, r0
 80042d0:	461a      	mov	r2, r3
 80042d2:	69fb      	ldr	r3, [r7, #28]
 80042d4:	4413      	add	r3, r2
 80042d6:	61fb      	str	r3, [r7, #28]
    break;
 80042d8:	e037      	b.n	800434a <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 80042da:	89fb      	ldrh	r3, [r7, #14]
 80042dc:	b2db      	uxtb	r3, r3
 80042de:	2213      	movs	r2, #19
 80042e0:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80042e4:	4618      	mov	r0, r3
 80042e6:	f000 ff05 	bl	80050f4 <CODEC_IO_Write>
 80042ea:	4603      	mov	r3, r0
 80042ec:	461a      	mov	r2, r3
 80042ee:	69fb      	ldr	r3, [r7, #28]
 80042f0:	4413      	add	r3, r2
 80042f2:	61fb      	str	r3, [r7, #28]
    break;
 80042f4:	e029      	b.n	800434a <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 80042f6:	89fb      	ldrh	r3, [r7, #14]
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	2243      	movs	r2, #67	@ 0x43
 80042fc:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004300:	4618      	mov	r0, r3
 8004302:	f000 fef7 	bl	80050f4 <CODEC_IO_Write>
 8004306:	4603      	mov	r3, r0
 8004308:	461a      	mov	r2, r3
 800430a:	69fb      	ldr	r3, [r7, #28]
 800430c:	4413      	add	r3, r2
 800430e:	61fb      	str	r3, [r7, #28]
    break;
 8004310:	e01b      	b.n	800434a <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 8004312:	89fb      	ldrh	r3, [r7, #14]
 8004314:	b2db      	uxtb	r3, r3
 8004316:	2273      	movs	r2, #115	@ 0x73
 8004318:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800431c:	4618      	mov	r0, r3
 800431e:	f000 fee9 	bl	80050f4 <CODEC_IO_Write>
 8004322:	4603      	mov	r3, r0
 8004324:	461a      	mov	r2, r3
 8004326:	69fb      	ldr	r3, [r7, #28]
 8004328:	4413      	add	r3, r2
 800432a:	61fb      	str	r3, [r7, #28]
    break; 
 800432c:	e00d      	b.n	800434a <wm8994_Init+0x88a>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 800432e:	89fb      	ldrh	r3, [r7, #14]
 8004330:	b2db      	uxtb	r3, r3
 8004332:	2283      	movs	r2, #131	@ 0x83
 8004334:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004338:	4618      	mov	r0, r3
 800433a:	f000 fedb 	bl	80050f4 <CODEC_IO_Write>
 800433e:	4603      	mov	r3, r0
 8004340:	461a      	mov	r2, r3
 8004342:	69fb      	ldr	r3, [r7, #28]
 8004344:	4413      	add	r3, r2
 8004346:	61fb      	str	r3, [r7, #28]
    break; 
 8004348:	bf00      	nop
  }

  if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 800434a:	8afb      	ldrh	r3, [r7, #22]
 800434c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004350:	d10e      	bne.n	8004370 <wm8994_Init+0x8b0>
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = DSP mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4018);    
 8004352:	89fb      	ldrh	r3, [r7, #14]
 8004354:	b2db      	uxtb	r3, r3
 8004356:	f244 0218 	movw	r2, #16408	@ 0x4018
 800435a:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800435e:	4618      	mov	r0, r3
 8004360:	f000 fec8 	bl	80050f4 <CODEC_IO_Write>
 8004364:	4603      	mov	r3, r0
 8004366:	461a      	mov	r2, r3
 8004368:	69fb      	ldr	r3, [r7, #28]
 800436a:	4413      	add	r3, r2
 800436c:	61fb      	str	r3, [r7, #28]
 800436e:	e00d      	b.n	800438c <wm8994_Init+0x8cc>
  }
  else
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = I2S (Default Register Value) */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4010);
 8004370:	89fb      	ldrh	r3, [r7, #14]
 8004372:	b2db      	uxtb	r3, r3
 8004374:	f244 0210 	movw	r2, #16400	@ 0x4010
 8004378:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800437c:	4618      	mov	r0, r3
 800437e:	f000 feb9 	bl	80050f4 <CODEC_IO_Write>
 8004382:	4603      	mov	r3, r0
 8004384:	461a      	mov	r2, r3
 8004386:	69fb      	ldr	r3, [r7, #28]
 8004388:	4413      	add	r3, r2
 800438a:	61fb      	str	r3, [r7, #28]
  }
  
  /* slave mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x302, 0x0000);
 800438c:	89fb      	ldrh	r3, [r7, #14]
 800438e:	b2db      	uxtb	r3, r3
 8004390:	2200      	movs	r2, #0
 8004392:	f240 3102 	movw	r1, #770	@ 0x302
 8004396:	4618      	mov	r0, r3
 8004398:	f000 feac 	bl	80050f4 <CODEC_IO_Write>
 800439c:	4603      	mov	r3, r0
 800439e:	461a      	mov	r2, r3
 80043a0:	69fb      	ldr	r3, [r7, #28]
 80043a2:	4413      	add	r3, r2
 80043a4:	61fb      	str	r3, [r7, #28]
  
  /* Enable the DSP processing clock for AIF1, Enable the core clock */
  counter += CODEC_IO_Write(DeviceAddr, 0x208, 0x000A);
 80043a6:	89fb      	ldrh	r3, [r7, #14]
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	220a      	movs	r2, #10
 80043ac:	f44f 7102 	mov.w	r1, #520	@ 0x208
 80043b0:	4618      	mov	r0, r3
 80043b2:	f000 fe9f 	bl	80050f4 <CODEC_IO_Write>
 80043b6:	4603      	mov	r3, r0
 80043b8:	461a      	mov	r2, r3
 80043ba:	69fb      	ldr	r3, [r7, #28]
 80043bc:	4413      	add	r3, r2
 80043be:	61fb      	str	r3, [r7, #28]
  
  /* Enable AIF1 Clock, AIF1 Clock Source = MCLK1 pin */
  counter += CODEC_IO_Write(DeviceAddr, 0x200, 0x0001);
 80043c0:	89fb      	ldrh	r3, [r7, #14]
 80043c2:	b2db      	uxtb	r3, r3
 80043c4:	2201      	movs	r2, #1
 80043c6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80043ca:	4618      	mov	r0, r3
 80043cc:	f000 fe92 	bl	80050f4 <CODEC_IO_Write>
 80043d0:	4603      	mov	r3, r0
 80043d2:	461a      	mov	r2, r3
 80043d4:	69fb      	ldr	r3, [r7, #28]
 80043d6:	4413      	add	r3, r2
 80043d8:	61fb      	str	r3, [r7, #28]

  if (output_device > 0)  /* Audio output selected */
 80043da:	8b3b      	ldrh	r3, [r7, #24]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	f000 817b 	beq.w	80046d8 <wm8994_Init+0xc18>
  {
    if (output_device == OUTPUT_DEVICE_HEADPHONE)
 80043e2:	8b3b      	ldrh	r3, [r7, #24]
 80043e4:	2b02      	cmp	r3, #2
 80043e6:	d157      	bne.n	8004498 <wm8994_Init+0x9d8>
    {      
      /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0100);
 80043e8:	89fb      	ldrh	r3, [r7, #14]
 80043ea:	b2db      	uxtb	r3, r3
 80043ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80043f0:	212d      	movs	r1, #45	@ 0x2d
 80043f2:	4618      	mov	r0, r3
 80043f4:	f000 fe7e 	bl	80050f4 <CODEC_IO_Write>
 80043f8:	4603      	mov	r3, r0
 80043fa:	461a      	mov	r2, r3
 80043fc:	69fb      	ldr	r3, [r7, #28]
 80043fe:	4413      	add	r3, r2
 8004400:	61fb      	str	r3, [r7, #28]
      
      /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0100);    
 8004402:	89fb      	ldrh	r3, [r7, #14]
 8004404:	b2db      	uxtb	r3, r3
 8004406:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800440a:	212e      	movs	r1, #46	@ 0x2e
 800440c:	4618      	mov	r0, r3
 800440e:	f000 fe71 	bl	80050f4 <CODEC_IO_Write>
 8004412:	4603      	mov	r3, r0
 8004414:	461a      	mov	r2, r3
 8004416:	69fb      	ldr	r3, [r7, #28]
 8004418:	4413      	add	r3, r2
 800441a:	61fb      	str	r3, [r7, #28]
            
      /* Startup sequence for Headphone */
      if(ColdStartup)
 800441c:	4b0e      	ldr	r3, [pc, #56]	@ (8004458 <wm8994_Init+0x998>)
 800441e:	781b      	ldrb	r3, [r3, #0]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d01b      	beq.n	800445c <wm8994_Init+0x99c>
      {
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8100);
 8004424:	89fb      	ldrh	r3, [r7, #14]
 8004426:	b2db      	uxtb	r3, r3
 8004428:	f44f 4201 	mov.w	r2, #33024	@ 0x8100
 800442c:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8004430:	4618      	mov	r0, r3
 8004432:	f000 fe5f 	bl	80050f4 <CODEC_IO_Write>
 8004436:	4603      	mov	r3, r0
 8004438:	461a      	mov	r2, r3
 800443a:	69fb      	ldr	r3, [r7, #28]
 800443c:	4413      	add	r3, r2
 800443e:	61fb      	str	r3, [r7, #28]
        
        ColdStartup=0;
 8004440:	4b05      	ldr	r3, [pc, #20]	@ (8004458 <wm8994_Init+0x998>)
 8004442:	2200      	movs	r2, #0
 8004444:	701a      	strb	r2, [r3, #0]
        /* Add Delay */
        AUDIO_IO_Delay(300);
 8004446:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800444a:	f001 f829 	bl	80054a0 <AUDIO_IO_Delay>
 800444e:	e016      	b.n	800447e <wm8994_Init+0x9be>
 8004450:	200070e4 	.word	0x200070e4
 8004454:	00017700 	.word	0x00017700
 8004458:	2000003c 	.word	0x2000003c
      }
      else /* Headphone Warm Start-Up */
      { 
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8108);
 800445c:	89fb      	ldrh	r3, [r7, #14]
 800445e:	b2db      	uxtb	r3, r3
 8004460:	f248 1208 	movw	r2, #33032	@ 0x8108
 8004464:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8004468:	4618      	mov	r0, r3
 800446a:	f000 fe43 	bl	80050f4 <CODEC_IO_Write>
 800446e:	4603      	mov	r3, r0
 8004470:	461a      	mov	r2, r3
 8004472:	69fb      	ldr	r3, [r7, #28]
 8004474:	4413      	add	r3, r2
 8004476:	61fb      	str	r3, [r7, #28]
        /* Add Delay */
        AUDIO_IO_Delay(50);
 8004478:	2032      	movs	r0, #50	@ 0x32
 800447a:	f001 f811 	bl	80054a0 <AUDIO_IO_Delay>
      }

      /* Soft un-Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0000);
 800447e:	89fb      	ldrh	r3, [r7, #14]
 8004480:	b2db      	uxtb	r3, r3
 8004482:	2200      	movs	r2, #0
 8004484:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8004488:	4618      	mov	r0, r3
 800448a:	f000 fe33 	bl	80050f4 <CODEC_IO_Write>
 800448e:	4603      	mov	r3, r0
 8004490:	461a      	mov	r2, r3
 8004492:	69fb      	ldr	r3, [r7, #28]
 8004494:	4413      	add	r3, r2
 8004496:	61fb      	str	r3, [r7, #28]
    }
    /* Analog Output Configuration */

    /* Enable SPKRVOL PGA, Enable SPKMIXR, Enable SPKLVOL PGA, Enable SPKMIXL */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0300);
 8004498:	89fb      	ldrh	r3, [r7, #14]
 800449a:	b2db      	uxtb	r3, r3
 800449c:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80044a0:	2103      	movs	r1, #3
 80044a2:	4618      	mov	r0, r3
 80044a4:	f000 fe26 	bl	80050f4 <CODEC_IO_Write>
 80044a8:	4603      	mov	r3, r0
 80044aa:	461a      	mov	r2, r3
 80044ac:	69fb      	ldr	r3, [r7, #28]
 80044ae:	4413      	add	r3, r2
 80044b0:	61fb      	str	r3, [r7, #28]

    /* Left Speaker Mixer Volume = 0dB */
    counter += CODEC_IO_Write(DeviceAddr, 0x22, 0x0000);
 80044b2:	89fb      	ldrh	r3, [r7, #14]
 80044b4:	b2db      	uxtb	r3, r3
 80044b6:	2200      	movs	r2, #0
 80044b8:	2122      	movs	r1, #34	@ 0x22
 80044ba:	4618      	mov	r0, r3
 80044bc:	f000 fe1a 	bl	80050f4 <CODEC_IO_Write>
 80044c0:	4603      	mov	r3, r0
 80044c2:	461a      	mov	r2, r3
 80044c4:	69fb      	ldr	r3, [r7, #28]
 80044c6:	4413      	add	r3, r2
 80044c8:	61fb      	str	r3, [r7, #28]

    /* Speaker output mode = Class D, Right Speaker Mixer Volume = 0dB ((0x23, 0x0100) = class AB)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x23, 0x0000);
 80044ca:	89fb      	ldrh	r3, [r7, #14]
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	2200      	movs	r2, #0
 80044d0:	2123      	movs	r1, #35	@ 0x23
 80044d2:	4618      	mov	r0, r3
 80044d4:	f000 fe0e 	bl	80050f4 <CODEC_IO_Write>
 80044d8:	4603      	mov	r3, r0
 80044da:	461a      	mov	r2, r3
 80044dc:	69fb      	ldr	r3, [r7, #28]
 80044de:	4413      	add	r3, r2
 80044e0:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC2 (Left) to Left Speaker Mixer (SPKMIXL) path,
    Unmute DAC2 (Right) to Right Speaker Mixer (SPKMIXR) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x36, 0x0300);
 80044e2:	89fb      	ldrh	r3, [r7, #14]
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80044ea:	2136      	movs	r1, #54	@ 0x36
 80044ec:	4618      	mov	r0, r3
 80044ee:	f000 fe01 	bl	80050f4 <CODEC_IO_Write>
 80044f2:	4603      	mov	r3, r0
 80044f4:	461a      	mov	r2, r3
 80044f6:	69fb      	ldr	r3, [r7, #28]
 80044f8:	4413      	add	r3, r2
 80044fa:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID, Enable SPKOUTL, Enable SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x3003);
 80044fc:	89fb      	ldrh	r3, [r7, #14]
 80044fe:	b2db      	uxtb	r3, r3
 8004500:	f243 0203 	movw	r2, #12291	@ 0x3003
 8004504:	2101      	movs	r1, #1
 8004506:	4618      	mov	r0, r3
 8004508:	f000 fdf4 	bl	80050f4 <CODEC_IO_Write>
 800450c:	4603      	mov	r3, r0
 800450e:	461a      	mov	r2, r3
 8004510:	69fb      	ldr	r3, [r7, #28]
 8004512:	4413      	add	r3, r2
 8004514:	61fb      	str	r3, [r7, #28]

    /* Headphone/Speaker Enable */

    if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8004516:	8afb      	ldrh	r3, [r7, #22]
 8004518:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800451c:	d10d      	bne.n	800453a <wm8994_Init+0xa7a>
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslots 0 and 1 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0205);
 800451e:	89fb      	ldrh	r3, [r7, #14]
 8004520:	b2db      	uxtb	r3, r3
 8004522:	f240 2205 	movw	r2, #517	@ 0x205
 8004526:	2151      	movs	r1, #81	@ 0x51
 8004528:	4618      	mov	r0, r3
 800452a:	f000 fde3 	bl	80050f4 <CODEC_IO_Write>
 800452e:	4603      	mov	r3, r0
 8004530:	461a      	mov	r2, r3
 8004532:	69fb      	ldr	r3, [r7, #28]
 8004534:	4413      	add	r3, r2
 8004536:	61fb      	str	r3, [r7, #28]
 8004538:	e00b      	b.n	8004552 <wm8994_Init+0xa92>
    }
    else
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslot 0 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0005);      
 800453a:	89fb      	ldrh	r3, [r7, #14]
 800453c:	b2db      	uxtb	r3, r3
 800453e:	2205      	movs	r2, #5
 8004540:	2151      	movs	r1, #81	@ 0x51
 8004542:	4618      	mov	r0, r3
 8004544:	f000 fdd6 	bl	80050f4 <CODEC_IO_Write>
 8004548:	4603      	mov	r3, r0
 800454a:	461a      	mov	r2, r3
 800454c:	69fb      	ldr	r3, [r7, #28]
 800454e:	4413      	add	r3, r2
 8004550:	61fb      	str	r3, [r7, #28]
    }

    /* Enable bias generator, Enable VMID, Enable HPOUT1 (Left) and Enable HPOUT1 (Right) input stages */
    /* idem for Speaker */
    power_mgnt_reg_1 |= 0x0303 | 0x3003;
 8004552:	8b7b      	ldrh	r3, [r7, #26]
 8004554:	f443 534c 	orr.w	r3, r3, #13056	@ 0x3300
 8004558:	f043 0303 	orr.w	r3, r3, #3
 800455c:	837b      	strh	r3, [r7, #26]
    counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 800455e:	89fb      	ldrh	r3, [r7, #14]
 8004560:	b2db      	uxtb	r3, r3
 8004562:	8b7a      	ldrh	r2, [r7, #26]
 8004564:	2101      	movs	r1, #1
 8004566:	4618      	mov	r0, r3
 8004568:	f000 fdc4 	bl	80050f4 <CODEC_IO_Write>
 800456c:	4603      	mov	r3, r0
 800456e:	461a      	mov	r2, r3
 8004570:	69fb      	ldr	r3, [r7, #28]
 8004572:	4413      	add	r3, r2
 8004574:	61fb      	str	r3, [r7, #28]

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate stages */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x0022);
 8004576:	89fb      	ldrh	r3, [r7, #14]
 8004578:	b2db      	uxtb	r3, r3
 800457a:	2222      	movs	r2, #34	@ 0x22
 800457c:	2160      	movs	r1, #96	@ 0x60
 800457e:	4618      	mov	r0, r3
 8004580:	f000 fdb8 	bl	80050f4 <CODEC_IO_Write>
 8004584:	4603      	mov	r3, r0
 8004586:	461a      	mov	r2, r3
 8004588:	69fb      	ldr	r3, [r7, #28]
 800458a:	4413      	add	r3, r2
 800458c:	61fb      	str	r3, [r7, #28]

    /* Enable Charge Pump */
    counter += CODEC_IO_Write(DeviceAddr, 0x4C, 0x9F25);
 800458e:	89fb      	ldrh	r3, [r7, #14]
 8004590:	b2db      	uxtb	r3, r3
 8004592:	f649 7225 	movw	r2, #40741	@ 0x9f25
 8004596:	214c      	movs	r1, #76	@ 0x4c
 8004598:	4618      	mov	r0, r3
 800459a:	f000 fdab 	bl	80050f4 <CODEC_IO_Write>
 800459e:	4603      	mov	r3, r0
 80045a0:	461a      	mov	r2, r3
 80045a2:	69fb      	ldr	r3, [r7, #28]
 80045a4:	4413      	add	r3, r2
 80045a6:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(15);
 80045a8:	200f      	movs	r0, #15
 80045aa:	f000 ff79 	bl	80054a0 <AUDIO_IO_Delay>

    /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0001);
 80045ae:	89fb      	ldrh	r3, [r7, #14]
 80045b0:	b2db      	uxtb	r3, r3
 80045b2:	2201      	movs	r2, #1
 80045b4:	212d      	movs	r1, #45	@ 0x2d
 80045b6:	4618      	mov	r0, r3
 80045b8:	f000 fd9c 	bl	80050f4 <CODEC_IO_Write>
 80045bc:	4603      	mov	r3, r0
 80045be:	461a      	mov	r2, r3
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	4413      	add	r3, r2
 80045c4:	61fb      	str	r3, [r7, #28]

    /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0001);
 80045c6:	89fb      	ldrh	r3, [r7, #14]
 80045c8:	b2db      	uxtb	r3, r3
 80045ca:	2201      	movs	r2, #1
 80045cc:	212e      	movs	r1, #46	@ 0x2e
 80045ce:	4618      	mov	r0, r3
 80045d0:	f000 fd90 	bl	80050f4 <CODEC_IO_Write>
 80045d4:	4603      	mov	r3, r0
 80045d6:	461a      	mov	r2, r3
 80045d8:	69fb      	ldr	r3, [r7, #28]
 80045da:	4413      	add	r3, r2
 80045dc:	61fb      	str	r3, [r7, #28]

    /* Enable Left Output Mixer (MIXOUTL), Enable Right Output Mixer (MIXOUTR) */
    /* idem for SPKOUTL and SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0030 | 0x0300);
 80045de:	89fb      	ldrh	r3, [r7, #14]
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	f44f 724c 	mov.w	r2, #816	@ 0x330
 80045e6:	2103      	movs	r1, #3
 80045e8:	4618      	mov	r0, r3
 80045ea:	f000 fd83 	bl	80050f4 <CODEC_IO_Write>
 80045ee:	4603      	mov	r3, r0
 80045f0:	461a      	mov	r2, r3
 80045f2:	69fb      	ldr	r3, [r7, #28]
 80045f4:	4413      	add	r3, r2
 80045f6:	61fb      	str	r3, [r7, #28]

    /* Enable DC Servo and trigger start-up mode on left and right channels */
    counter += CODEC_IO_Write(DeviceAddr, 0x54, 0x0033);
 80045f8:	89fb      	ldrh	r3, [r7, #14]
 80045fa:	b2db      	uxtb	r3, r3
 80045fc:	2233      	movs	r2, #51	@ 0x33
 80045fe:	2154      	movs	r1, #84	@ 0x54
 8004600:	4618      	mov	r0, r3
 8004602:	f000 fd77 	bl	80050f4 <CODEC_IO_Write>
 8004606:	4603      	mov	r3, r0
 8004608:	461a      	mov	r2, r3
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	4413      	add	r3, r2
 800460e:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(257);
 8004610:	f240 1001 	movw	r0, #257	@ 0x101
 8004614:	f000 ff44 	bl	80054a0 <AUDIO_IO_Delay>

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate and output stages. Remove clamps */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x00EE);
 8004618:	89fb      	ldrh	r3, [r7, #14]
 800461a:	b2db      	uxtb	r3, r3
 800461c:	22ee      	movs	r2, #238	@ 0xee
 800461e:	2160      	movs	r1, #96	@ 0x60
 8004620:	4618      	mov	r0, r3
 8004622:	f000 fd67 	bl	80050f4 <CODEC_IO_Write>
 8004626:	4603      	mov	r3, r0
 8004628:	461a      	mov	r2, r3
 800462a:	69fb      	ldr	r3, [r7, #28]
 800462c:	4413      	add	r3, r2
 800462e:	61fb      	str	r3, [r7, #28]

    /* Unmutes */

    /* Unmute DAC 1 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x610, 0x00C0);
 8004630:	89fb      	ldrh	r3, [r7, #14]
 8004632:	b2db      	uxtb	r3, r3
 8004634:	22c0      	movs	r2, #192	@ 0xc0
 8004636:	f44f 61c2 	mov.w	r1, #1552	@ 0x610
 800463a:	4618      	mov	r0, r3
 800463c:	f000 fd5a 	bl	80050f4 <CODEC_IO_Write>
 8004640:	4603      	mov	r3, r0
 8004642:	461a      	mov	r2, r3
 8004644:	69fb      	ldr	r3, [r7, #28]
 8004646:	4413      	add	r3, r2
 8004648:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 1 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x611, 0x00C0);
 800464a:	89fb      	ldrh	r3, [r7, #14]
 800464c:	b2db      	uxtb	r3, r3
 800464e:	22c0      	movs	r2, #192	@ 0xc0
 8004650:	f240 6111 	movw	r1, #1553	@ 0x611
 8004654:	4618      	mov	r0, r3
 8004656:	f000 fd4d 	bl	80050f4 <CODEC_IO_Write>
 800465a:	4603      	mov	r3, r0
 800465c:	461a      	mov	r2, r3
 800465e:	69fb      	ldr	r3, [r7, #28]
 8004660:	4413      	add	r3, r2
 8004662:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 0 DAC path */
    counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 8004664:	89fb      	ldrh	r3, [r7, #14]
 8004666:	b2db      	uxtb	r3, r3
 8004668:	2210      	movs	r2, #16
 800466a:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 800466e:	4618      	mov	r0, r3
 8004670:	f000 fd40 	bl	80050f4 <CODEC_IO_Write>
 8004674:	4603      	mov	r3, r0
 8004676:	461a      	mov	r2, r3
 8004678:	69fb      	ldr	r3, [r7, #28]
 800467a:	4413      	add	r3, r2
 800467c:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x612, 0x00C0);
 800467e:	89fb      	ldrh	r3, [r7, #14]
 8004680:	b2db      	uxtb	r3, r3
 8004682:	22c0      	movs	r2, #192	@ 0xc0
 8004684:	f240 6112 	movw	r1, #1554	@ 0x612
 8004688:	4618      	mov	r0, r3
 800468a:	f000 fd33 	bl	80050f4 <CODEC_IO_Write>
 800468e:	4603      	mov	r3, r0
 8004690:	461a      	mov	r2, r3
 8004692:	69fb      	ldr	r3, [r7, #28]
 8004694:	4413      	add	r3, r2
 8004696:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x613, 0x00C0);
 8004698:	89fb      	ldrh	r3, [r7, #14]
 800469a:	b2db      	uxtb	r3, r3
 800469c:	22c0      	movs	r2, #192	@ 0xc0
 800469e:	f240 6113 	movw	r1, #1555	@ 0x613
 80046a2:	4618      	mov	r0, r3
 80046a4:	f000 fd26 	bl	80050f4 <CODEC_IO_Write>
 80046a8:	4603      	mov	r3, r0
 80046aa:	461a      	mov	r2, r3
 80046ac:	69fb      	ldr	r3, [r7, #28]
 80046ae:	4413      	add	r3, r2
 80046b0:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 1 DAC2 path */
    counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 80046b2:	89fb      	ldrh	r3, [r7, #14]
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	2210      	movs	r2, #16
 80046b8:	f240 4122 	movw	r1, #1058	@ 0x422
 80046bc:	4618      	mov	r0, r3
 80046be:	f000 fd19 	bl	80050f4 <CODEC_IO_Write>
 80046c2:	4603      	mov	r3, r0
 80046c4:	461a      	mov	r2, r3
 80046c6:	69fb      	ldr	r3, [r7, #28]
 80046c8:	4413      	add	r3, r2
 80046ca:	61fb      	str	r3, [r7, #28]
    
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 80046cc:	7afa      	ldrb	r2, [r7, #11]
 80046ce:	89fb      	ldrh	r3, [r7, #14]
 80046d0:	4611      	mov	r1, r2
 80046d2:	4618      	mov	r0, r3
 80046d4:	f000 f984 	bl	80049e0 <wm8994_SetVolume>
  }

  if (input_device > 0) /* Audio input selected */
 80046d8:	8afb      	ldrh	r3, [r7, #22]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	f000 80a6 	beq.w	800482c <wm8994_Init+0xd6c>
  {
    if ((input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_1) || (input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_2))
 80046e0:	8afb      	ldrh	r3, [r7, #22]
 80046e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046e6:	d003      	beq.n	80046f0 <wm8994_Init+0xc30>
 80046e8:	8afb      	ldrh	r3, [r7, #22]
 80046ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046ee:	d12b      	bne.n	8004748 <wm8994_Init+0xc88>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 80046f0:	8b7b      	ldrh	r3, [r7, #26]
 80046f2:	f043 0313 	orr.w	r3, r3, #19
 80046f6:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 80046f8:	89fb      	ldrh	r3, [r7, #14]
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	8b7a      	ldrh	r2, [r7, #26]
 80046fe:	2101      	movs	r1, #1
 8004700:	4618      	mov	r0, r3
 8004702:	f000 fcf7 	bl	80050f4 <CODEC_IO_Write>
 8004706:	4603      	mov	r3, r0
 8004708:	461a      	mov	r2, r3
 800470a:	69fb      	ldr	r3, [r7, #28]
 800470c:	4413      	add	r3, r2
 800470e:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8004710:	89fb      	ldrh	r3, [r7, #14]
 8004712:	b2db      	uxtb	r3, r3
 8004714:	2202      	movs	r2, #2
 8004716:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 800471a:	4618      	mov	r0, r3
 800471c:	f000 fcea 	bl	80050f4 <CODEC_IO_Write>
 8004720:	4603      	mov	r3, r0
 8004722:	461a      	mov	r2, r3
 8004724:	69fb      	ldr	r3, [r7, #28]
 8004726:	4413      	add	r3, r2
 8004728:	61fb      	str	r3, [r7, #28]

      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x3800);
 800472a:	89fb      	ldrh	r3, [r7, #14]
 800472c:	b2db      	uxtb	r3, r3
 800472e:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8004732:	f240 4111 	movw	r1, #1041	@ 0x411
 8004736:	4618      	mov	r0, r3
 8004738:	f000 fcdc 	bl	80050f4 <CODEC_IO_Write>
 800473c:	4603      	mov	r3, r0
 800473e:	461a      	mov	r2, r3
 8004740:	69fb      	ldr	r3, [r7, #28]
 8004742:	4413      	add	r3, r2
 8004744:	61fb      	str	r3, [r7, #28]
 8004746:	e06b      	b.n	8004820 <wm8994_Init+0xd60>
    }
    else if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8004748:	8afb      	ldrh	r3, [r7, #22]
 800474a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800474e:	d139      	bne.n	80047c4 <wm8994_Init+0xd04>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8004750:	8b7b      	ldrh	r3, [r7, #26]
 8004752:	f043 0313 	orr.w	r3, r3, #19
 8004756:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8004758:	89fb      	ldrh	r3, [r7, #14]
 800475a:	b2db      	uxtb	r3, r3
 800475c:	8b7a      	ldrh	r2, [r7, #26]
 800475e:	2101      	movs	r1, #1
 8004760:	4618      	mov	r0, r3
 8004762:	f000 fcc7 	bl	80050f4 <CODEC_IO_Write>
 8004766:	4603      	mov	r3, r0
 8004768:	461a      	mov	r2, r3
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	4413      	add	r3, r2
 800476e:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8004770:	89fb      	ldrh	r3, [r7, #14]
 8004772:	b2db      	uxtb	r3, r3
 8004774:	2202      	movs	r2, #2
 8004776:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 800477a:	4618      	mov	r0, r3
 800477c:	f000 fcba 	bl	80050f4 <CODEC_IO_Write>
 8004780:	4603      	mov	r3, r0
 8004782:	461a      	mov	r2, r3
 8004784:	69fb      	ldr	r3, [r7, #28]
 8004786:	4413      	add	r3, r2
 8004788:	61fb      	str	r3, [r7, #28]
    
      /* AIF ADC1 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 800478a:	89fb      	ldrh	r3, [r7, #14]
 800478c:	b2db      	uxtb	r3, r3
 800478e:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8004792:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8004796:	4618      	mov	r0, r3
 8004798:	f000 fcac 	bl	80050f4 <CODEC_IO_Write>
 800479c:	4603      	mov	r3, r0
 800479e:	461a      	mov	r2, r3
 80047a0:	69fb      	ldr	r3, [r7, #28]
 80047a2:	4413      	add	r3, r2
 80047a4:	61fb      	str	r3, [r7, #28]
      
      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x1800);      
 80047a6:	89fb      	ldrh	r3, [r7, #14]
 80047a8:	b2db      	uxtb	r3, r3
 80047aa:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 80047ae:	f240 4111 	movw	r1, #1041	@ 0x411
 80047b2:	4618      	mov	r0, r3
 80047b4:	f000 fc9e 	bl	80050f4 <CODEC_IO_Write>
 80047b8:	4603      	mov	r3, r0
 80047ba:	461a      	mov	r2, r3
 80047bc:	69fb      	ldr	r3, [r7, #28]
 80047be:	4413      	add	r3, r2
 80047c0:	61fb      	str	r3, [r7, #28]
 80047c2:	e02d      	b.n	8004820 <wm8994_Init+0xd60>
    }    
    else if ((input_device == INPUT_DEVICE_INPUT_LINE_1) || (input_device == INPUT_DEVICE_INPUT_LINE_2))
 80047c4:	8afb      	ldrh	r3, [r7, #22]
 80047c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80047ca:	d003      	beq.n	80047d4 <wm8994_Init+0xd14>
 80047cc:	8afb      	ldrh	r3, [r7, #22]
 80047ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047d2:	d125      	bne.n	8004820 <wm8994_Init+0xd60>
    {

      /* Disable mute on IN1L, IN1L Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x18, 0x000B);
 80047d4:	89fb      	ldrh	r3, [r7, #14]
 80047d6:	b2db      	uxtb	r3, r3
 80047d8:	220b      	movs	r2, #11
 80047da:	2118      	movs	r1, #24
 80047dc:	4618      	mov	r0, r3
 80047de:	f000 fc89 	bl	80050f4 <CODEC_IO_Write>
 80047e2:	4603      	mov	r3, r0
 80047e4:	461a      	mov	r2, r3
 80047e6:	69fb      	ldr	r3, [r7, #28]
 80047e8:	4413      	add	r3, r2
 80047ea:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R, IN1R Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x1A, 0x000B);
 80047ec:	89fb      	ldrh	r3, [r7, #14]
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	220b      	movs	r2, #11
 80047f2:	211a      	movs	r1, #26
 80047f4:	4618      	mov	r0, r3
 80047f6:	f000 fc7d 	bl	80050f4 <CODEC_IO_Write>
 80047fa:	4603      	mov	r3, r0
 80047fc:	461a      	mov	r2, r3
 80047fe:	69fb      	ldr	r3, [r7, #28]
 8004800:	4413      	add	r3, r2
 8004802:	61fb      	str	r3, [r7, #28]

      /* AIF ADC1 HPF enable, HPF cut = hifi mode fc=4Hz at fs=48kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8004804:	89fb      	ldrh	r3, [r7, #14]
 8004806:	b2db      	uxtb	r3, r3
 8004808:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 800480c:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8004810:	4618      	mov	r0, r3
 8004812:	f000 fc6f 	bl	80050f4 <CODEC_IO_Write>
 8004816:	4603      	mov	r3, r0
 8004818:	461a      	mov	r2, r3
 800481a:	69fb      	ldr	r3, [r7, #28]
 800481c:	4413      	add	r3, r2
 800481e:	61fb      	str	r3, [r7, #28]
    }
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8004820:	7afa      	ldrb	r2, [r7, #11]
 8004822:	89fb      	ldrh	r3, [r7, #14]
 8004824:	4611      	mov	r1, r2
 8004826:	4618      	mov	r0, r3
 8004828:	f000 f8da 	bl	80049e0 <wm8994_SetVolume>
  }
  /* Return communication control value */
  return counter;  
 800482c:	69fb      	ldr	r3, [r7, #28]
}
 800482e:	4618      	mov	r0, r3
 8004830:	3720      	adds	r7, #32
 8004832:	46bd      	mov	sp, r7
 8004834:	bd80      	pop	{r7, pc}
 8004836:	bf00      	nop

08004838 <wm8994_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void wm8994_DeInit(void)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 800483c:	f000 fdd2 	bl	80053e4 <AUDIO_IO_DeInit>
}
 8004840:	bf00      	nop
 8004842:	bd80      	pop	{r7, pc}

08004844 <wm8994_ReadID>:
  * @brief  Get the WM8994 ID.
  * @param DeviceAddr: Device address on communication Bus.
  * @retval The WM8994 ID 
  */
uint32_t wm8994_ReadID(uint16_t DeviceAddr)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b082      	sub	sp, #8
 8004848:	af00      	add	r7, sp, #0
 800484a:	4603      	mov	r3, r0
 800484c:	80fb      	strh	r3, [r7, #6]
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 800484e:	f000 fdbf 	bl	80053d0 <AUDIO_IO_Init>

  return ((uint32_t)AUDIO_IO_Read(DeviceAddr, WM8994_CHIPID_ADDR));
 8004852:	88fb      	ldrh	r3, [r7, #6]
 8004854:	b2db      	uxtb	r3, r3
 8004856:	2100      	movs	r1, #0
 8004858:	4618      	mov	r0, r3
 800485a:	f000 fdf5 	bl	8005448 <AUDIO_IO_Read>
 800485e:	4603      	mov	r3, r0
}
 8004860:	4618      	mov	r0, r3
 8004862:	3708      	adds	r7, #8
 8004864:	46bd      	mov	sp, r7
 8004866:	bd80      	pop	{r7, pc}

08004868 <wm8994_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b084      	sub	sp, #16
 800486c:	af00      	add	r7, sp, #0
 800486e:	4603      	mov	r3, r0
 8004870:	6039      	str	r1, [r7, #0]
 8004872:	80fb      	strh	r3, [r7, #6]
 8004874:	4613      	mov	r3, r2
 8004876:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8004878:	2300      	movs	r3, #0
 800487a:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800487c:	88fb      	ldrh	r3, [r7, #6]
 800487e:	2100      	movs	r1, #0
 8004880:	4618      	mov	r0, r3
 8004882:	f000 f9d1 	bl	8004c28 <wm8994_SetMute>
 8004886:	4602      	mov	r2, r0
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	4413      	add	r3, r2
 800488c:	60fb      	str	r3, [r7, #12]
  
  return counter;
 800488e:	68fb      	ldr	r3, [r7, #12]
}
 8004890:	4618      	mov	r0, r3
 8004892:	3710      	adds	r7, #16
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}

08004898 <wm8994_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Pause(uint16_t DeviceAddr)
{  
 8004898:	b580      	push	{r7, lr}
 800489a:	b084      	sub	sp, #16
 800489c:	af00      	add	r7, sp, #0
 800489e:	4603      	mov	r3, r0
 80048a0:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80048a2:	2300      	movs	r3, #0
 80048a4:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80048a6:	88fb      	ldrh	r3, [r7, #6]
 80048a8:	2101      	movs	r1, #1
 80048aa:	4618      	mov	r0, r3
 80048ac:	f000 f9bc 	bl	8004c28 <wm8994_SetMute>
 80048b0:	4602      	mov	r2, r0
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	4413      	add	r3, r2
 80048b6:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x01);
 80048b8:	88fb      	ldrh	r3, [r7, #6]
 80048ba:	b2db      	uxtb	r3, r3
 80048bc:	2201      	movs	r2, #1
 80048be:	2102      	movs	r1, #2
 80048c0:	4618      	mov	r0, r3
 80048c2:	f000 fc17 	bl	80050f4 <CODEC_IO_Write>
 80048c6:	4603      	mov	r3, r0
 80048c8:	461a      	mov	r2, r3
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	4413      	add	r3, r2
 80048ce:	60fb      	str	r3, [r7, #12]
 
  return counter;
 80048d0:	68fb      	ldr	r3, [r7, #12]
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3710      	adds	r7, #16
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}

080048da <wm8994_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Resume(uint16_t DeviceAddr)
{
 80048da:	b580      	push	{r7, lr}
 80048dc:	b084      	sub	sp, #16
 80048de:	af00      	add	r7, sp, #0
 80048e0:	4603      	mov	r3, r0
 80048e2:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80048e4:	2300      	movs	r3, #0
 80048e6:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80048e8:	88fb      	ldrh	r3, [r7, #6]
 80048ea:	2100      	movs	r1, #0
 80048ec:	4618      	mov	r0, r3
 80048ee:	f000 f99b 	bl	8004c28 <wm8994_SetMute>
 80048f2:	4602      	mov	r2, r0
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	4413      	add	r3, r2
 80048f8:	60fb      	str	r3, [r7, #12]
  
  return counter;
 80048fa:	68fb      	ldr	r3, [r7, #12]
}
 80048fc:	4618      	mov	r0, r3
 80048fe:	3710      	adds	r7, #16
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}

08004904 <wm8994_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b084      	sub	sp, #16
 8004908:	af00      	add	r7, sp, #0
 800490a:	4603      	mov	r3, r0
 800490c:	6039      	str	r1, [r7, #0]
 800490e:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8004910:	2300      	movs	r3, #0
 8004912:	60fb      	str	r3, [r7, #12]

  if (outputEnabled != 0)
 8004914:	4b31      	ldr	r3, [pc, #196]	@ (80049dc <wm8994_Stop+0xd8>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d05a      	beq.n	80049d2 <wm8994_Stop+0xce>
  {
    /* Mute the output first */
    counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 800491c:	88fb      	ldrh	r3, [r7, #6]
 800491e:	2101      	movs	r1, #1
 8004920:	4618      	mov	r0, r3
 8004922:	f000 f981 	bl	8004c28 <wm8994_SetMute>
 8004926:	4602      	mov	r2, r0
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	4413      	add	r3, r2
 800492c:	60fb      	str	r3, [r7, #12]

    if (CodecPdwnMode == CODEC_PDWN_SW)
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	2b02      	cmp	r3, #2
 8004932:	d04e      	beq.n	80049d2 <wm8994_Stop+0xce>
      /* Only output mute required*/
    }
    else /* CODEC_PDWN_HW */
    {
      /* Mute the AIF1 Timeslot 0 DAC1 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 8004934:	88fb      	ldrh	r3, [r7, #6]
 8004936:	b2db      	uxtb	r3, r3
 8004938:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800493c:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8004940:	4618      	mov	r0, r3
 8004942:	f000 fbd7 	bl	80050f4 <CODEC_IO_Write>
 8004946:	4603      	mov	r3, r0
 8004948:	461a      	mov	r2, r3
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	4413      	add	r3, r2
 800494e:	60fb      	str	r3, [r7, #12]

      /* Mute the AIF1 Timeslot 1 DAC2 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 8004950:	88fb      	ldrh	r3, [r7, #6]
 8004952:	b2db      	uxtb	r3, r3
 8004954:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004958:	f240 4122 	movw	r1, #1058	@ 0x422
 800495c:	4618      	mov	r0, r3
 800495e:	f000 fbc9 	bl	80050f4 <CODEC_IO_Write>
 8004962:	4603      	mov	r3, r0
 8004964:	461a      	mov	r2, r3
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	4413      	add	r3, r2
 800496a:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1L_TO_HPOUT1L */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0000);
 800496c:	88fb      	ldrh	r3, [r7, #6]
 800496e:	b2db      	uxtb	r3, r3
 8004970:	2200      	movs	r2, #0
 8004972:	212d      	movs	r1, #45	@ 0x2d
 8004974:	4618      	mov	r0, r3
 8004976:	f000 fbbd 	bl	80050f4 <CODEC_IO_Write>
 800497a:	4603      	mov	r3, r0
 800497c:	461a      	mov	r2, r3
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	4413      	add	r3, r2
 8004982:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1R_TO_HPOUT1R */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0000);
 8004984:	88fb      	ldrh	r3, [r7, #6]
 8004986:	b2db      	uxtb	r3, r3
 8004988:	2200      	movs	r2, #0
 800498a:	212e      	movs	r1, #46	@ 0x2e
 800498c:	4618      	mov	r0, r3
 800498e:	f000 fbb1 	bl	80050f4 <CODEC_IO_Write>
 8004992:	4603      	mov	r3, r0
 8004994:	461a      	mov	r2, r3
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	4413      	add	r3, r2
 800499a:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1 and DAC2 */
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0000);
 800499c:	88fb      	ldrh	r3, [r7, #6]
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	2200      	movs	r2, #0
 80049a2:	2105      	movs	r1, #5
 80049a4:	4618      	mov	r0, r3
 80049a6:	f000 fba5 	bl	80050f4 <CODEC_IO_Write>
 80049aa:	4603      	mov	r3, r0
 80049ac:	461a      	mov	r2, r3
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	4413      	add	r3, r2
 80049b2:	60fb      	str	r3, [r7, #12]

      /* Reset Codec by writing in 0x0000 address register */
      counter += CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 80049b4:	88fb      	ldrh	r3, [r7, #6]
 80049b6:	b2db      	uxtb	r3, r3
 80049b8:	2200      	movs	r2, #0
 80049ba:	2100      	movs	r1, #0
 80049bc:	4618      	mov	r0, r3
 80049be:	f000 fb99 	bl	80050f4 <CODEC_IO_Write>
 80049c2:	4603      	mov	r3, r0
 80049c4:	461a      	mov	r2, r3
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	4413      	add	r3, r2
 80049ca:	60fb      	str	r3, [r7, #12]

      outputEnabled = 0;
 80049cc:	4b03      	ldr	r3, [pc, #12]	@ (80049dc <wm8994_Stop+0xd8>)
 80049ce:	2200      	movs	r2, #0
 80049d0:	601a      	str	r2, [r3, #0]
    }
  }
  return counter;
 80049d2:	68fb      	ldr	r3, [r7, #12]
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	3710      	adds	r7, #16
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}
 80049dc:	200070e0 	.word	0x200070e0

080049e0 <wm8994_SetVolume>:
  * @param Volume: a byte value from 0 to 255 (refer to codec registers 
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b084      	sub	sp, #16
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	4603      	mov	r3, r0
 80049e8:	460a      	mov	r2, r1
 80049ea:	80fb      	strh	r3, [r7, #6]
 80049ec:	4613      	mov	r3, r2
 80049ee:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 80049f0:	2300      	movs	r3, #0
 80049f2:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 80049f4:	797b      	ldrb	r3, [r7, #5]
 80049f6:	2b64      	cmp	r3, #100	@ 0x64
 80049f8:	d80b      	bhi.n	8004a12 <wm8994_SetVolume+0x32>
 80049fa:	797a      	ldrb	r2, [r7, #5]
 80049fc:	4613      	mov	r3, r2
 80049fe:	019b      	lsls	r3, r3, #6
 8004a00:	1a9b      	subs	r3, r3, r2
 8004a02:	4a86      	ldr	r2, [pc, #536]	@ (8004c1c <wm8994_SetVolume+0x23c>)
 8004a04:	fb82 1203 	smull	r1, r2, r2, r3
 8004a08:	1152      	asrs	r2, r2, #5
 8004a0a:	17db      	asrs	r3, r3, #31
 8004a0c:	1ad3      	subs	r3, r2, r3
 8004a0e:	b2db      	uxtb	r3, r3
 8004a10:	e000      	b.n	8004a14 <wm8994_SetVolume+0x34>
 8004a12:	2364      	movs	r3, #100	@ 0x64
 8004a14:	72fb      	strb	r3, [r7, #11]

  /* Output volume */
  if (outputEnabled != 0)
 8004a16:	4b82      	ldr	r3, [pc, #520]	@ (8004c20 <wm8994_SetVolume+0x240>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	f000 809b 	beq.w	8004b56 <wm8994_SetVolume+0x176>
  {
    if(convertedvol > 0x3E)
 8004a20:	7afb      	ldrb	r3, [r7, #11]
 8004a22:	2b3e      	cmp	r3, #62	@ 0x3e
 8004a24:	d93d      	bls.n	8004aa2 <wm8994_SetVolume+0xc2>
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8004a26:	88fb      	ldrh	r3, [r7, #6]
 8004a28:	2100      	movs	r1, #0
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	f000 f8fc 	bl	8004c28 <wm8994_SetMute>
 8004a30:	4602      	mov	r2, r0
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	4413      	add	r3, r2
 8004a36:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, 0x3F | 0x140);
 8004a38:	88fb      	ldrh	r3, [r7, #6]
 8004a3a:	b2db      	uxtb	r3, r3
 8004a3c:	f240 127f 	movw	r2, #383	@ 0x17f
 8004a40:	211c      	movs	r1, #28
 8004a42:	4618      	mov	r0, r3
 8004a44:	f000 fb56 	bl	80050f4 <CODEC_IO_Write>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	4413      	add	r3, r2
 8004a50:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, 0x3F | 0x140);
 8004a52:	88fb      	ldrh	r3, [r7, #6]
 8004a54:	b2db      	uxtb	r3, r3
 8004a56:	f240 127f 	movw	r2, #383	@ 0x17f
 8004a5a:	211d      	movs	r1, #29
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	f000 fb49 	bl	80050f4 <CODEC_IO_Write>
 8004a62:	4603      	mov	r3, r0
 8004a64:	461a      	mov	r2, r3
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	4413      	add	r3, r2
 8004a6a:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, 0x3F | 0x140);
 8004a6c:	88fb      	ldrh	r3, [r7, #6]
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	f240 127f 	movw	r2, #383	@ 0x17f
 8004a74:	2126      	movs	r1, #38	@ 0x26
 8004a76:	4618      	mov	r0, r3
 8004a78:	f000 fb3c 	bl	80050f4 <CODEC_IO_Write>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	461a      	mov	r2, r3
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	4413      	add	r3, r2
 8004a84:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, 0x3F | 0x140);
 8004a86:	88fb      	ldrh	r3, [r7, #6]
 8004a88:	b2db      	uxtb	r3, r3
 8004a8a:	f240 127f 	movw	r2, #383	@ 0x17f
 8004a8e:	2127      	movs	r1, #39	@ 0x27
 8004a90:	4618      	mov	r0, r3
 8004a92:	f000 fb2f 	bl	80050f4 <CODEC_IO_Write>
 8004a96:	4603      	mov	r3, r0
 8004a98:	461a      	mov	r2, r3
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	4413      	add	r3, r2
 8004a9e:	60fb      	str	r3, [r7, #12]
 8004aa0:	e059      	b.n	8004b56 <wm8994_SetVolume+0x176>
    }
    else if (Volume == 0)
 8004aa2:	797b      	ldrb	r3, [r7, #5]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d109      	bne.n	8004abc <wm8994_SetVolume+0xdc>
    {
      /* Mute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8004aa8:	88fb      	ldrh	r3, [r7, #6]
 8004aaa:	2101      	movs	r1, #1
 8004aac:	4618      	mov	r0, r3
 8004aae:	f000 f8bb 	bl	8004c28 <wm8994_SetMute>
 8004ab2:	4602      	mov	r2, r0
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	4413      	add	r3, r2
 8004ab8:	60fb      	str	r3, [r7, #12]
 8004aba:	e04c      	b.n	8004b56 <wm8994_SetVolume+0x176>
    }
    else
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8004abc:	88fb      	ldrh	r3, [r7, #6]
 8004abe:	2100      	movs	r1, #0
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	f000 f8b1 	bl	8004c28 <wm8994_SetMute>
 8004ac6:	4602      	mov	r2, r0
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	4413      	add	r3, r2
 8004acc:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, convertedvol | 0x140);
 8004ace:	88fb      	ldrh	r3, [r7, #6]
 8004ad0:	b2d8      	uxtb	r0, r3
 8004ad2:	7afb      	ldrb	r3, [r7, #11]
 8004ad4:	b21b      	sxth	r3, r3
 8004ad6:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8004ada:	b21b      	sxth	r3, r3
 8004adc:	b29b      	uxth	r3, r3
 8004ade:	461a      	mov	r2, r3
 8004ae0:	211c      	movs	r1, #28
 8004ae2:	f000 fb07 	bl	80050f4 <CODEC_IO_Write>
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	461a      	mov	r2, r3
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	4413      	add	r3, r2
 8004aee:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, convertedvol | 0x140);
 8004af0:	88fb      	ldrh	r3, [r7, #6]
 8004af2:	b2d8      	uxtb	r0, r3
 8004af4:	7afb      	ldrb	r3, [r7, #11]
 8004af6:	b21b      	sxth	r3, r3
 8004af8:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8004afc:	b21b      	sxth	r3, r3
 8004afe:	b29b      	uxth	r3, r3
 8004b00:	461a      	mov	r2, r3
 8004b02:	211d      	movs	r1, #29
 8004b04:	f000 faf6 	bl	80050f4 <CODEC_IO_Write>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	461a      	mov	r2, r3
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	4413      	add	r3, r2
 8004b10:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, convertedvol | 0x140);
 8004b12:	88fb      	ldrh	r3, [r7, #6]
 8004b14:	b2d8      	uxtb	r0, r3
 8004b16:	7afb      	ldrb	r3, [r7, #11]
 8004b18:	b21b      	sxth	r3, r3
 8004b1a:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8004b1e:	b21b      	sxth	r3, r3
 8004b20:	b29b      	uxth	r3, r3
 8004b22:	461a      	mov	r2, r3
 8004b24:	2126      	movs	r1, #38	@ 0x26
 8004b26:	f000 fae5 	bl	80050f4 <CODEC_IO_Write>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	461a      	mov	r2, r3
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	4413      	add	r3, r2
 8004b32:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, convertedvol | 0x140);
 8004b34:	88fb      	ldrh	r3, [r7, #6]
 8004b36:	b2d8      	uxtb	r0, r3
 8004b38:	7afb      	ldrb	r3, [r7, #11]
 8004b3a:	b21b      	sxth	r3, r3
 8004b3c:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8004b40:	b21b      	sxth	r3, r3
 8004b42:	b29b      	uxth	r3, r3
 8004b44:	461a      	mov	r2, r3
 8004b46:	2127      	movs	r1, #39	@ 0x27
 8004b48:	f000 fad4 	bl	80050f4 <CODEC_IO_Write>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	461a      	mov	r2, r3
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	4413      	add	r3, r2
 8004b54:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Input volume */
  if (inputEnabled != 0)
 8004b56:	4b33      	ldr	r3, [pc, #204]	@ (8004c24 <wm8994_SetVolume+0x244>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d059      	beq.n	8004c12 <wm8994_SetVolume+0x232>
  {
    convertedvol = VOLUME_IN_CONVERT(Volume);
 8004b5e:	797b      	ldrb	r3, [r7, #5]
 8004b60:	2b63      	cmp	r3, #99	@ 0x63
 8004b62:	d80c      	bhi.n	8004b7e <wm8994_SetVolume+0x19e>
 8004b64:	797a      	ldrb	r2, [r7, #5]
 8004b66:	4613      	mov	r3, r2
 8004b68:	011b      	lsls	r3, r3, #4
 8004b6a:	1a9b      	subs	r3, r3, r2
 8004b6c:	011b      	lsls	r3, r3, #4
 8004b6e:	4a2b      	ldr	r2, [pc, #172]	@ (8004c1c <wm8994_SetVolume+0x23c>)
 8004b70:	fb82 1203 	smull	r1, r2, r2, r3
 8004b74:	1152      	asrs	r2, r2, #5
 8004b76:	17db      	asrs	r3, r3, #31
 8004b78:	1ad3      	subs	r3, r2, r3
 8004b7a:	b2db      	uxtb	r3, r3
 8004b7c:	e000      	b.n	8004b80 <wm8994_SetVolume+0x1a0>
 8004b7e:	23ef      	movs	r3, #239	@ 0xef
 8004b80:	72fb      	strb	r3, [r7, #11]

    /* Left AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x400, convertedvol | 0x100);
 8004b82:	88fb      	ldrh	r3, [r7, #6]
 8004b84:	b2d8      	uxtb	r0, r3
 8004b86:	7afb      	ldrb	r3, [r7, #11]
 8004b88:	b21b      	sxth	r3, r3
 8004b8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b8e:	b21b      	sxth	r3, r3
 8004b90:	b29b      	uxth	r3, r3
 8004b92:	461a      	mov	r2, r3
 8004b94:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004b98:	f000 faac 	bl	80050f4 <CODEC_IO_Write>
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	461a      	mov	r2, r3
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	4413      	add	r3, r2
 8004ba4:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x401, convertedvol | 0x100);
 8004ba6:	88fb      	ldrh	r3, [r7, #6]
 8004ba8:	b2d8      	uxtb	r0, r3
 8004baa:	7afb      	ldrb	r3, [r7, #11]
 8004bac:	b21b      	sxth	r3, r3
 8004bae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bb2:	b21b      	sxth	r3, r3
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	461a      	mov	r2, r3
 8004bb8:	f240 4101 	movw	r1, #1025	@ 0x401
 8004bbc:	f000 fa9a 	bl	80050f4 <CODEC_IO_Write>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	461a      	mov	r2, r3
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	4413      	add	r3, r2
 8004bc8:	60fb      	str	r3, [r7, #12]

    /* Left AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x404, convertedvol | 0x100);
 8004bca:	88fb      	ldrh	r3, [r7, #6]
 8004bcc:	b2d8      	uxtb	r0, r3
 8004bce:	7afb      	ldrb	r3, [r7, #11]
 8004bd0:	b21b      	sxth	r3, r3
 8004bd2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bd6:	b21b      	sxth	r3, r3
 8004bd8:	b29b      	uxth	r3, r3
 8004bda:	461a      	mov	r2, r3
 8004bdc:	f240 4104 	movw	r1, #1028	@ 0x404
 8004be0:	f000 fa88 	bl	80050f4 <CODEC_IO_Write>
 8004be4:	4603      	mov	r3, r0
 8004be6:	461a      	mov	r2, r3
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	4413      	add	r3, r2
 8004bec:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x405, convertedvol | 0x100);
 8004bee:	88fb      	ldrh	r3, [r7, #6]
 8004bf0:	b2d8      	uxtb	r0, r3
 8004bf2:	7afb      	ldrb	r3, [r7, #11]
 8004bf4:	b21b      	sxth	r3, r3
 8004bf6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bfa:	b21b      	sxth	r3, r3
 8004bfc:	b29b      	uxth	r3, r3
 8004bfe:	461a      	mov	r2, r3
 8004c00:	f240 4105 	movw	r1, #1029	@ 0x405
 8004c04:	f000 fa76 	bl	80050f4 <CODEC_IO_Write>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	461a      	mov	r2, r3
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	4413      	add	r3, r2
 8004c10:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8004c12:	68fb      	ldr	r3, [r7, #12]
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	3710      	adds	r7, #16
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}
 8004c1c:	51eb851f 	.word	0x51eb851f
 8004c20:	200070e0 	.word	0x200070e0
 8004c24:	200070e4 	.word	0x200070e4

08004c28 <wm8994_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b084      	sub	sp, #16
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	4603      	mov	r3, r0
 8004c30:	6039      	str	r1, [r7, #0]
 8004c32:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8004c34:	2300      	movs	r3, #0
 8004c36:	60fb      	str	r3, [r7, #12]
  
  if (outputEnabled != 0)
 8004c38:	4b21      	ldr	r3, [pc, #132]	@ (8004cc0 <wm8994_SetMute+0x98>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d039      	beq.n	8004cb4 <wm8994_SetMute+0x8c>
  {
    /* Set the Mute mode */
    if(Cmd == AUDIO_MUTE_ON)
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	d11c      	bne.n	8004c80 <wm8994_SetMute+0x58>
    {
      /* Soft Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 8004c46:	88fb      	ldrh	r3, [r7, #6]
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c4e:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8004c52:	4618      	mov	r0, r3
 8004c54:	f000 fa4e 	bl	80050f4 <CODEC_IO_Write>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	461a      	mov	r2, r3
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	4413      	add	r3, r2
 8004c60:	60fb      	str	r3, [r7, #12]

      /* Soft Mute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 8004c62:	88fb      	ldrh	r3, [r7, #6]
 8004c64:	b2db      	uxtb	r3, r3
 8004c66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c6a:	f240 4122 	movw	r1, #1058	@ 0x422
 8004c6e:	4618      	mov	r0, r3
 8004c70:	f000 fa40 	bl	80050f4 <CODEC_IO_Write>
 8004c74:	4603      	mov	r3, r0
 8004c76:	461a      	mov	r2, r3
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	4413      	add	r3, r2
 8004c7c:	60fb      	str	r3, [r7, #12]
 8004c7e:	e019      	b.n	8004cb4 <wm8994_SetMute+0x8c>
    }
    else /* AUDIO_MUTE_OFF Disable the Mute */
    {
      /* Unmute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 8004c80:	88fb      	ldrh	r3, [r7, #6]
 8004c82:	b2db      	uxtb	r3, r3
 8004c84:	2210      	movs	r2, #16
 8004c86:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	f000 fa32 	bl	80050f4 <CODEC_IO_Write>
 8004c90:	4603      	mov	r3, r0
 8004c92:	461a      	mov	r2, r3
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	4413      	add	r3, r2
 8004c98:	60fb      	str	r3, [r7, #12]

      /* Unmute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 8004c9a:	88fb      	ldrh	r3, [r7, #6]
 8004c9c:	b2db      	uxtb	r3, r3
 8004c9e:	2210      	movs	r2, #16
 8004ca0:	f240 4122 	movw	r1, #1058	@ 0x422
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	f000 fa25 	bl	80050f4 <CODEC_IO_Write>
 8004caa:	4603      	mov	r3, r0
 8004cac:	461a      	mov	r2, r3
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	4413      	add	r3, r2
 8004cb2:	60fb      	str	r3, [r7, #12]
    }
  }
  return counter;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
}
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	3710      	adds	r7, #16
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bd80      	pop	{r7, pc}
 8004cbe:	bf00      	nop
 8004cc0:	200070e0 	.word	0x200070e0

08004cc4 <wm8994_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b084      	sub	sp, #16
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	4603      	mov	r3, r0
 8004ccc:	460a      	mov	r2, r1
 8004cce:	80fb      	strh	r3, [r7, #6]
 8004cd0:	4613      	mov	r3, r2
 8004cd2:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8004cd8:	797b      	ldrb	r3, [r7, #5]
 8004cda:	2b03      	cmp	r3, #3
 8004cdc:	f000 808c 	beq.w	8004df8 <wm8994_SetOutputMode+0x134>
 8004ce0:	2b03      	cmp	r3, #3
 8004ce2:	f300 80cb 	bgt.w	8004e7c <wm8994_SetOutputMode+0x1b8>
 8004ce6:	2b01      	cmp	r3, #1
 8004ce8:	d002      	beq.n	8004cf0 <wm8994_SetOutputMode+0x2c>
 8004cea:	2b02      	cmp	r3, #2
 8004cec:	d042      	beq.n	8004d74 <wm8994_SetOutputMode+0xb0>
 8004cee:	e0c5      	b.n	8004e7c <wm8994_SetOutputMode+0x1b8>
  {
  case OUTPUT_DEVICE_SPEAKER:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    Disable DAC2 (Left), Disable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 8004cf0:	88fb      	ldrh	r3, [r7, #6]
 8004cf2:	b2db      	uxtb	r3, r3
 8004cf4:	f640 420c 	movw	r2, #3084	@ 0xc0c
 8004cf8:	2105      	movs	r1, #5
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	f000 f9fa 	bl	80050f4 <CODEC_IO_Write>
 8004d00:	4603      	mov	r3, r0
 8004d02:	461a      	mov	r2, r3
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	4413      	add	r3, r2
 8004d08:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 8004d0a:	88fb      	ldrh	r3, [r7, #6]
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	2200      	movs	r2, #0
 8004d10:	f240 6101 	movw	r1, #1537	@ 0x601
 8004d14:	4618      	mov	r0, r3
 8004d16:	f000 f9ed 	bl	80050f4 <CODEC_IO_Write>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	461a      	mov	r2, r3
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	4413      	add	r3, r2
 8004d22:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8004d24:	88fb      	ldrh	r3, [r7, #6]
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	2200      	movs	r2, #0
 8004d2a:	f240 6102 	movw	r1, #1538	@ 0x602
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f000 f9e0 	bl	80050f4 <CODEC_IO_Write>
 8004d34:	4603      	mov	r3, r0
 8004d36:	461a      	mov	r2, r3
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	4413      	add	r3, r2
 8004d3c:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8004d3e:	88fb      	ldrh	r3, [r7, #6]
 8004d40:	b2db      	uxtb	r3, r3
 8004d42:	2202      	movs	r2, #2
 8004d44:	f240 6104 	movw	r1, #1540	@ 0x604
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f000 f9d3 	bl	80050f4 <CODEC_IO_Write>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	461a      	mov	r2, r3
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	4413      	add	r3, r2
 8004d56:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8004d58:	88fb      	ldrh	r3, [r7, #6]
 8004d5a:	b2db      	uxtb	r3, r3
 8004d5c:	2202      	movs	r2, #2
 8004d5e:	f240 6105 	movw	r1, #1541	@ 0x605
 8004d62:	4618      	mov	r0, r3
 8004d64:	f000 f9c6 	bl	80050f4 <CODEC_IO_Write>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	461a      	mov	r2, r3
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	4413      	add	r3, r2
 8004d70:	60fb      	str	r3, [r7, #12]
    break;
 8004d72:	e0c5      	b.n	8004f00 <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8004d74:	88fb      	ldrh	r3, [r7, #6]
 8004d76:	b2db      	uxtb	r3, r3
 8004d78:	f240 3203 	movw	r2, #771	@ 0x303
 8004d7c:	2105      	movs	r1, #5
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f000 f9b8 	bl	80050f4 <CODEC_IO_Write>
 8004d84:	4603      	mov	r3, r0
 8004d86:	461a      	mov	r2, r3
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	4413      	add	r3, r2
 8004d8c:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8004d8e:	88fb      	ldrh	r3, [r7, #6]
 8004d90:	b2db      	uxtb	r3, r3
 8004d92:	2201      	movs	r2, #1
 8004d94:	f240 6101 	movw	r1, #1537	@ 0x601
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f000 f9ab 	bl	80050f4 <CODEC_IO_Write>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	461a      	mov	r2, r3
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	4413      	add	r3, r2
 8004da6:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8004da8:	88fb      	ldrh	r3, [r7, #6]
 8004daa:	b2db      	uxtb	r3, r3
 8004dac:	2201      	movs	r2, #1
 8004dae:	f240 6102 	movw	r1, #1538	@ 0x602
 8004db2:	4618      	mov	r0, r3
 8004db4:	f000 f99e 	bl	80050f4 <CODEC_IO_Write>
 8004db8:	4603      	mov	r3, r0
 8004dba:	461a      	mov	r2, r3
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	4413      	add	r3, r2
 8004dc0:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8004dc2:	88fb      	ldrh	r3, [r7, #6]
 8004dc4:	b2db      	uxtb	r3, r3
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	f240 6104 	movw	r1, #1540	@ 0x604
 8004dcc:	4618      	mov	r0, r3
 8004dce:	f000 f991 	bl	80050f4 <CODEC_IO_Write>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	461a      	mov	r2, r3
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	4413      	add	r3, r2
 8004dda:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8004ddc:	88fb      	ldrh	r3, [r7, #6]
 8004dde:	b2db      	uxtb	r3, r3
 8004de0:	2200      	movs	r2, #0
 8004de2:	f240 6105 	movw	r1, #1541	@ 0x605
 8004de6:	4618      	mov	r0, r3
 8004de8:	f000 f984 	bl	80050f4 <CODEC_IO_Write>
 8004dec:	4603      	mov	r3, r0
 8004dee:	461a      	mov	r2, r3
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	4413      	add	r3, r2
 8004df4:	60fb      	str	r3, [r7, #12]
    break;
 8004df6:	e083      	b.n	8004f00 <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_BOTH:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    also Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8004df8:	88fb      	ldrh	r3, [r7, #6]
 8004dfa:	b2db      	uxtb	r3, r3
 8004dfc:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8004e00:	2105      	movs	r1, #5
 8004e02:	4618      	mov	r0, r3
 8004e04:	f000 f976 	bl	80050f4 <CODEC_IO_Write>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	461a      	mov	r2, r3
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	4413      	add	r3, r2
 8004e10:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8004e12:	88fb      	ldrh	r3, [r7, #6]
 8004e14:	b2db      	uxtb	r3, r3
 8004e16:	2201      	movs	r2, #1
 8004e18:	f240 6101 	movw	r1, #1537	@ 0x601
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	f000 f969 	bl	80050f4 <CODEC_IO_Write>
 8004e22:	4603      	mov	r3, r0
 8004e24:	461a      	mov	r2, r3
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	4413      	add	r3, r2
 8004e2a:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8004e2c:	88fb      	ldrh	r3, [r7, #6]
 8004e2e:	b2db      	uxtb	r3, r3
 8004e30:	2201      	movs	r2, #1
 8004e32:	f240 6102 	movw	r1, #1538	@ 0x602
 8004e36:	4618      	mov	r0, r3
 8004e38:	f000 f95c 	bl	80050f4 <CODEC_IO_Write>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	461a      	mov	r2, r3
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	4413      	add	r3, r2
 8004e44:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8004e46:	88fb      	ldrh	r3, [r7, #6]
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	2202      	movs	r2, #2
 8004e4c:	f240 6104 	movw	r1, #1540	@ 0x604
 8004e50:	4618      	mov	r0, r3
 8004e52:	f000 f94f 	bl	80050f4 <CODEC_IO_Write>
 8004e56:	4603      	mov	r3, r0
 8004e58:	461a      	mov	r2, r3
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	4413      	add	r3, r2
 8004e5e:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8004e60:	88fb      	ldrh	r3, [r7, #6]
 8004e62:	b2db      	uxtb	r3, r3
 8004e64:	2202      	movs	r2, #2
 8004e66:	f240 6105 	movw	r1, #1541	@ 0x605
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f000 f942 	bl	80050f4 <CODEC_IO_Write>
 8004e70:	4603      	mov	r3, r0
 8004e72:	461a      	mov	r2, r3
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	4413      	add	r3, r2
 8004e78:	60fb      	str	r3, [r7, #12]
    break;
 8004e7a:	e041      	b.n	8004f00 <wm8994_SetOutputMode+0x23c>
    
  default:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8004e7c:	88fb      	ldrh	r3, [r7, #6]
 8004e7e:	b2db      	uxtb	r3, r3
 8004e80:	f240 3203 	movw	r2, #771	@ 0x303
 8004e84:	2105      	movs	r1, #5
 8004e86:	4618      	mov	r0, r3
 8004e88:	f000 f934 	bl	80050f4 <CODEC_IO_Write>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	461a      	mov	r2, r3
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	4413      	add	r3, r2
 8004e94:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8004e96:	88fb      	ldrh	r3, [r7, #6]
 8004e98:	b2db      	uxtb	r3, r3
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	f240 6101 	movw	r1, #1537	@ 0x601
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	f000 f927 	bl	80050f4 <CODEC_IO_Write>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	461a      	mov	r2, r3
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	4413      	add	r3, r2
 8004eae:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8004eb0:	88fb      	ldrh	r3, [r7, #6]
 8004eb2:	b2db      	uxtb	r3, r3
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	f240 6102 	movw	r1, #1538	@ 0x602
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f000 f91a 	bl	80050f4 <CODEC_IO_Write>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	461a      	mov	r2, r3
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	4413      	add	r3, r2
 8004ec8:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8004eca:	88fb      	ldrh	r3, [r7, #6]
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	2200      	movs	r2, #0
 8004ed0:	f240 6104 	movw	r1, #1540	@ 0x604
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	f000 f90d 	bl	80050f4 <CODEC_IO_Write>
 8004eda:	4603      	mov	r3, r0
 8004edc:	461a      	mov	r2, r3
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	4413      	add	r3, r2
 8004ee2:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8004ee4:	88fb      	ldrh	r3, [r7, #6]
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	2200      	movs	r2, #0
 8004eea:	f240 6105 	movw	r1, #1541	@ 0x605
 8004eee:	4618      	mov	r0, r3
 8004ef0:	f000 f900 	bl	80050f4 <CODEC_IO_Write>
 8004ef4:	4603      	mov	r3, r0
 8004ef6:	461a      	mov	r2, r3
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	4413      	add	r3, r2
 8004efc:	60fb      	str	r3, [r7, #12]
    break;    
 8004efe:	bf00      	nop
  }  
  return counter;
 8004f00:	68fb      	ldr	r3, [r7, #12]
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3710      	adds	r7, #16
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}
	...

08004f0c <wm8994_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	4603      	mov	r3, r0
 8004f14:	6039      	str	r1, [r7, #0]
 8004f16:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8004f18:	2300      	movs	r3, #0
 8004f1a:	60fb      	str	r3, [r7, #12]
 
  /*  Clock Configurations */
  switch (AudioFreq)
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	4a64      	ldr	r2, [pc, #400]	@ (80050b0 <wm8994_SetFrequency+0x1a4>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d079      	beq.n	8005018 <wm8994_SetFrequency+0x10c>
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	4a62      	ldr	r2, [pc, #392]	@ (80050b0 <wm8994_SetFrequency+0x1a4>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	f200 80ad 	bhi.w	8005088 <wm8994_SetFrequency+0x17c>
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d061      	beq.n	8004ffc <wm8994_SetFrequency+0xf0>
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	f200 80a2 	bhi.w	8005088 <wm8994_SetFrequency+0x17c>
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	f000 808e 	beq.w	800506c <wm8994_SetFrequency+0x160>
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8004f56:	4293      	cmp	r3, r2
 8004f58:	f200 8096 	bhi.w	8005088 <wm8994_SetFrequency+0x17c>
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8004f62:	d03d      	beq.n	8004fe0 <wm8994_SetFrequency+0xd4>
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8004f6a:	f200 808d 	bhi.w	8005088 <wm8994_SetFrequency+0x17c>
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	f245 6222 	movw	r2, #22050	@ 0x5622
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d06b      	beq.n	8005050 <wm8994_SetFrequency+0x144>
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	f245 6222 	movw	r2, #22050	@ 0x5622
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	f200 8082 	bhi.w	8005088 <wm8994_SetFrequency+0x17c>
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8004f8a:	d01b      	beq.n	8004fc4 <wm8994_SetFrequency+0xb8>
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8004f92:	d879      	bhi.n	8005088 <wm8994_SetFrequency+0x17c>
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8004f9a:	d005      	beq.n	8004fa8 <wm8994_SetFrequency+0x9c>
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d046      	beq.n	8005034 <wm8994_SetFrequency+0x128>
 8004fa6:	e06f      	b.n	8005088 <wm8994_SetFrequency+0x17c>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 8004fa8:	88fb      	ldrh	r3, [r7, #6]
 8004faa:	b2db      	uxtb	r3, r3
 8004fac:	2203      	movs	r2, #3
 8004fae:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	f000 f89e 	bl	80050f4 <CODEC_IO_Write>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	461a      	mov	r2, r3
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	4413      	add	r3, r2
 8004fc0:	60fb      	str	r3, [r7, #12]
    break;
 8004fc2:	e06f      	b.n	80050a4 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 8004fc4:	88fb      	ldrh	r3, [r7, #6]
 8004fc6:	b2db      	uxtb	r3, r3
 8004fc8:	2233      	movs	r2, #51	@ 0x33
 8004fca:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004fce:	4618      	mov	r0, r3
 8004fd0:	f000 f890 	bl	80050f4 <CODEC_IO_Write>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	461a      	mov	r2, r3
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	4413      	add	r3, r2
 8004fdc:	60fb      	str	r3, [r7, #12]
    break;
 8004fde:	e061      	b.n	80050a4 <wm8994_SetFrequency+0x198>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 8004fe0:	88fb      	ldrh	r3, [r7, #6]
 8004fe2:	b2db      	uxtb	r3, r3
 8004fe4:	2263      	movs	r2, #99	@ 0x63
 8004fe6:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004fea:	4618      	mov	r0, r3
 8004fec:	f000 f882 	bl	80050f4 <CODEC_IO_Write>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	461a      	mov	r2, r3
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	4413      	add	r3, r2
 8004ff8:	60fb      	str	r3, [r7, #12]
    break;
 8004ffa:	e053      	b.n	80050a4 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8004ffc:	88fb      	ldrh	r3, [r7, #6]
 8004ffe:	b2db      	uxtb	r3, r3
 8005000:	2283      	movs	r2, #131	@ 0x83
 8005002:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8005006:	4618      	mov	r0, r3
 8005008:	f000 f874 	bl	80050f4 <CODEC_IO_Write>
 800500c:	4603      	mov	r3, r0
 800500e:	461a      	mov	r2, r3
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	4413      	add	r3, r2
 8005014:	60fb      	str	r3, [r7, #12]
    break;
 8005016:	e045      	b.n	80050a4 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 8005018:	88fb      	ldrh	r3, [r7, #6]
 800501a:	b2db      	uxtb	r3, r3
 800501c:	22a3      	movs	r2, #163	@ 0xa3
 800501e:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8005022:	4618      	mov	r0, r3
 8005024:	f000 f866 	bl	80050f4 <CODEC_IO_Write>
 8005028:	4603      	mov	r3, r0
 800502a:	461a      	mov	r2, r3
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	4413      	add	r3, r2
 8005030:	60fb      	str	r3, [r7, #12]
    break;
 8005032:	e037      	b.n	80050a4 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 8005034:	88fb      	ldrh	r3, [r7, #6]
 8005036:	b2db      	uxtb	r3, r3
 8005038:	2213      	movs	r2, #19
 800503a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800503e:	4618      	mov	r0, r3
 8005040:	f000 f858 	bl	80050f4 <CODEC_IO_Write>
 8005044:	4603      	mov	r3, r0
 8005046:	461a      	mov	r2, r3
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	4413      	add	r3, r2
 800504c:	60fb      	str	r3, [r7, #12]
    break;
 800504e:	e029      	b.n	80050a4 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 8005050:	88fb      	ldrh	r3, [r7, #6]
 8005052:	b2db      	uxtb	r3, r3
 8005054:	2243      	movs	r2, #67	@ 0x43
 8005056:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800505a:	4618      	mov	r0, r3
 800505c:	f000 f84a 	bl	80050f4 <CODEC_IO_Write>
 8005060:	4603      	mov	r3, r0
 8005062:	461a      	mov	r2, r3
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	4413      	add	r3, r2
 8005068:	60fb      	str	r3, [r7, #12]
    break;
 800506a:	e01b      	b.n	80050a4 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 800506c:	88fb      	ldrh	r3, [r7, #6]
 800506e:	b2db      	uxtb	r3, r3
 8005070:	2273      	movs	r2, #115	@ 0x73
 8005072:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8005076:	4618      	mov	r0, r3
 8005078:	f000 f83c 	bl	80050f4 <CODEC_IO_Write>
 800507c:	4603      	mov	r3, r0
 800507e:	461a      	mov	r2, r3
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	4413      	add	r3, r2
 8005084:	60fb      	str	r3, [r7, #12]
    break; 
 8005086:	e00d      	b.n	80050a4 <wm8994_SetFrequency+0x198>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8005088:	88fb      	ldrh	r3, [r7, #6]
 800508a:	b2db      	uxtb	r3, r3
 800508c:	2283      	movs	r2, #131	@ 0x83
 800508e:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8005092:	4618      	mov	r0, r3
 8005094:	f000 f82e 	bl	80050f4 <CODEC_IO_Write>
 8005098:	4603      	mov	r3, r0
 800509a:	461a      	mov	r2, r3
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	4413      	add	r3, r2
 80050a0:	60fb      	str	r3, [r7, #12]
    break; 
 80050a2:	bf00      	nop
  }
  return counter;
 80050a4:	68fb      	ldr	r3, [r7, #12]
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	3710      	adds	r7, #16
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}
 80050ae:	bf00      	nop
 80050b0:	00017700 	.word	0x00017700

080050b4 <wm8994_Reset>:
  * @brief Resets wm8994 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Reset(uint16_t DeviceAddr)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b084      	sub	sp, #16
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	4603      	mov	r3, r0
 80050bc:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80050be:	2300      	movs	r3, #0
 80050c0:	60fb      	str	r3, [r7, #12]
  
  /* Reset Codec by writing in 0x0000 address register */
  counter = CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 80050c2:	88fb      	ldrh	r3, [r7, #6]
 80050c4:	b2db      	uxtb	r3, r3
 80050c6:	2200      	movs	r2, #0
 80050c8:	2100      	movs	r1, #0
 80050ca:	4618      	mov	r0, r3
 80050cc:	f000 f812 	bl	80050f4 <CODEC_IO_Write>
 80050d0:	4603      	mov	r3, r0
 80050d2:	60fb      	str	r3, [r7, #12]
  outputEnabled = 0;
 80050d4:	4b05      	ldr	r3, [pc, #20]	@ (80050ec <wm8994_Reset+0x38>)
 80050d6:	2200      	movs	r2, #0
 80050d8:	601a      	str	r2, [r3, #0]
  inputEnabled=0;
 80050da:	4b05      	ldr	r3, [pc, #20]	@ (80050f0 <wm8994_Reset+0x3c>)
 80050dc:	2200      	movs	r2, #0
 80050de:	601a      	str	r2, [r3, #0]

  return counter;
 80050e0:	68fb      	ldr	r3, [r7, #12]
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	3710      	adds	r7, #16
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}
 80050ea:	bf00      	nop
 80050ec:	200070e0 	.word	0x200070e0
 80050f0:	200070e4 	.word	0x200070e4

080050f4 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b084      	sub	sp, #16
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	4603      	mov	r3, r0
 80050fc:	71fb      	strb	r3, [r7, #7]
 80050fe:	460b      	mov	r3, r1
 8005100:	80bb      	strh	r3, [r7, #4]
 8005102:	4613      	mov	r3, r2
 8005104:	807b      	strh	r3, [r7, #2]
  uint32_t result = 0;
 8005106:	2300      	movs	r3, #0
 8005108:	60fb      	str	r3, [r7, #12]
  
 AUDIO_IO_Write(Addr, Reg, Value);
 800510a:	887a      	ldrh	r2, [r7, #2]
 800510c:	88b9      	ldrh	r1, [r7, #4]
 800510e:	79fb      	ldrb	r3, [r7, #7]
 8005110:	4618      	mov	r0, r3
 8005112:	f000 f96f 	bl	80053f4 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	b2db      	uxtb	r3, r3
}
 800511a:	4618      	mov	r0, r3
 800511c:	3710      	adds	r7, #16
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}
	...

08005124 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b08c      	sub	sp, #48	@ 0x30
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	4a51      	ldr	r2, [pc, #324]	@ (8005274 <I2Cx_MspInit+0x150>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d14d      	bne.n	80051d0 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8005134:	4b50      	ldr	r3, [pc, #320]	@ (8005278 <I2Cx_MspInit+0x154>)
 8005136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005138:	4a4f      	ldr	r2, [pc, #316]	@ (8005278 <I2Cx_MspInit+0x154>)
 800513a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800513e:	6313      	str	r3, [r2, #48]	@ 0x30
 8005140:	4b4d      	ldr	r3, [pc, #308]	@ (8005278 <I2Cx_MspInit+0x154>)
 8005142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005144:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005148:	61bb      	str	r3, [r7, #24]
 800514a:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 800514c:	2380      	movs	r3, #128	@ 0x80
 800514e:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8005150:	2312      	movs	r3, #18
 8005152:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8005154:	2300      	movs	r3, #0
 8005156:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8005158:	2302      	movs	r3, #2
 800515a:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 800515c:	2304      	movs	r3, #4
 800515e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8005160:	f107 031c 	add.w	r3, r7, #28
 8005164:	4619      	mov	r1, r3
 8005166:	4845      	ldr	r0, [pc, #276]	@ (800527c <I2Cx_MspInit+0x158>)
 8005168:	f002 fc1e 	bl	80079a8 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 800516c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005170:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8005172:	f107 031c 	add.w	r3, r7, #28
 8005176:	4619      	mov	r1, r3
 8005178:	4840      	ldr	r0, [pc, #256]	@ (800527c <I2Cx_MspInit+0x158>)
 800517a:	f002 fc15 	bl	80079a8 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 800517e:	4b3e      	ldr	r3, [pc, #248]	@ (8005278 <I2Cx_MspInit+0x154>)
 8005180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005182:	4a3d      	ldr	r2, [pc, #244]	@ (8005278 <I2Cx_MspInit+0x154>)
 8005184:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005188:	6413      	str	r3, [r2, #64]	@ 0x40
 800518a:	4b3b      	ldr	r3, [pc, #236]	@ (8005278 <I2Cx_MspInit+0x154>)
 800518c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800518e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005192:	617b      	str	r3, [r7, #20]
 8005194:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 8005196:	4b38      	ldr	r3, [pc, #224]	@ (8005278 <I2Cx_MspInit+0x154>)
 8005198:	6a1b      	ldr	r3, [r3, #32]
 800519a:	4a37      	ldr	r2, [pc, #220]	@ (8005278 <I2Cx_MspInit+0x154>)
 800519c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80051a0:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 80051a2:	4b35      	ldr	r3, [pc, #212]	@ (8005278 <I2Cx_MspInit+0x154>)
 80051a4:	6a1b      	ldr	r3, [r3, #32]
 80051a6:	4a34      	ldr	r2, [pc, #208]	@ (8005278 <I2Cx_MspInit+0x154>)
 80051a8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80051ac:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 80051ae:	2200      	movs	r2, #0
 80051b0:	210f      	movs	r1, #15
 80051b2:	2048      	movs	r0, #72	@ 0x48
 80051b4:	f001 f8b4 	bl	8006320 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 80051b8:	2048      	movs	r0, #72	@ 0x48
 80051ba:	f001 f8cd 	bl	8006358 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 80051be:	2200      	movs	r2, #0
 80051c0:	210f      	movs	r1, #15
 80051c2:	2049      	movs	r0, #73	@ 0x49
 80051c4:	f001 f8ac 	bl	8006320 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 80051c8:	2049      	movs	r0, #73	@ 0x49
 80051ca:	f001 f8c5 	bl	8006358 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 80051ce:	e04d      	b.n	800526c <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80051d0:	4b29      	ldr	r3, [pc, #164]	@ (8005278 <I2Cx_MspInit+0x154>)
 80051d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051d4:	4a28      	ldr	r2, [pc, #160]	@ (8005278 <I2Cx_MspInit+0x154>)
 80051d6:	f043 0302 	orr.w	r3, r3, #2
 80051da:	6313      	str	r3, [r2, #48]	@ 0x30
 80051dc:	4b26      	ldr	r3, [pc, #152]	@ (8005278 <I2Cx_MspInit+0x154>)
 80051de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051e0:	f003 0302 	and.w	r3, r3, #2
 80051e4:	613b      	str	r3, [r7, #16]
 80051e6:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 80051e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80051ec:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80051ee:	2312      	movs	r3, #18
 80051f0:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 80051f2:	2300      	movs	r3, #0
 80051f4:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80051f6:	2302      	movs	r3, #2
 80051f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 80051fa:	2304      	movs	r3, #4
 80051fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80051fe:	f107 031c 	add.w	r3, r7, #28
 8005202:	4619      	mov	r1, r3
 8005204:	481e      	ldr	r0, [pc, #120]	@ (8005280 <I2Cx_MspInit+0x15c>)
 8005206:	f002 fbcf 	bl	80079a8 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 800520a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800520e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8005210:	f107 031c 	add.w	r3, r7, #28
 8005214:	4619      	mov	r1, r3
 8005216:	481a      	ldr	r0, [pc, #104]	@ (8005280 <I2Cx_MspInit+0x15c>)
 8005218:	f002 fbc6 	bl	80079a8 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 800521c:	4b16      	ldr	r3, [pc, #88]	@ (8005278 <I2Cx_MspInit+0x154>)
 800521e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005220:	4a15      	ldr	r2, [pc, #84]	@ (8005278 <I2Cx_MspInit+0x154>)
 8005222:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005226:	6413      	str	r3, [r2, #64]	@ 0x40
 8005228:	4b13      	ldr	r3, [pc, #76]	@ (8005278 <I2Cx_MspInit+0x154>)
 800522a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800522c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005230:	60fb      	str	r3, [r7, #12]
 8005232:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8005234:	4b10      	ldr	r3, [pc, #64]	@ (8005278 <I2Cx_MspInit+0x154>)
 8005236:	6a1b      	ldr	r3, [r3, #32]
 8005238:	4a0f      	ldr	r2, [pc, #60]	@ (8005278 <I2Cx_MspInit+0x154>)
 800523a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800523e:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8005240:	4b0d      	ldr	r3, [pc, #52]	@ (8005278 <I2Cx_MspInit+0x154>)
 8005242:	6a1b      	ldr	r3, [r3, #32]
 8005244:	4a0c      	ldr	r2, [pc, #48]	@ (8005278 <I2Cx_MspInit+0x154>)
 8005246:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800524a:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 800524c:	2200      	movs	r2, #0
 800524e:	210f      	movs	r1, #15
 8005250:	201f      	movs	r0, #31
 8005252:	f001 f865 	bl	8006320 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 8005256:	201f      	movs	r0, #31
 8005258:	f001 f87e 	bl	8006358 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 800525c:	2200      	movs	r2, #0
 800525e:	210f      	movs	r1, #15
 8005260:	2020      	movs	r0, #32
 8005262:	f001 f85d 	bl	8006320 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8005266:	2020      	movs	r0, #32
 8005268:	f001 f876 	bl	8006358 <HAL_NVIC_EnableIRQ>
}
 800526c:	bf00      	nop
 800526e:	3730      	adds	r7, #48	@ 0x30
 8005270:	46bd      	mov	sp, r7
 8005272:	bd80      	pop	{r7, pc}
 8005274:	200070e8 	.word	0x200070e8
 8005278:	40023800 	.word	0x40023800
 800527c:	40021c00 	.word	0x40021c00
 8005280:	40020400 	.word	0x40020400

08005284 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b082      	sub	sp, #8
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 800528c:	6878      	ldr	r0, [r7, #4]
 800528e:	f004 ff2f 	bl	800a0f0 <HAL_I2C_GetState>
 8005292:	4603      	mov	r3, r0
 8005294:	2b00      	cmp	r3, #0
 8005296:	d125      	bne.n	80052e4 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	4a14      	ldr	r2, [pc, #80]	@ (80052ec <I2Cx_Init+0x68>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d103      	bne.n	80052a8 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	4a13      	ldr	r2, [pc, #76]	@ (80052f0 <I2Cx_Init+0x6c>)
 80052a4:	601a      	str	r2, [r3, #0]
 80052a6:	e002      	b.n	80052ae <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	4a12      	ldr	r2, [pc, #72]	@ (80052f4 <I2Cx_Init+0x70>)
 80052ac:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	4a11      	ldr	r2, [pc, #68]	@ (80052f8 <I2Cx_Init+0x74>)
 80052b2:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2201      	movs	r2, #1
 80052be:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2200      	movs	r2, #0
 80052c4:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2200      	movs	r2, #0
 80052ca:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2200      	movs	r2, #0
 80052d0:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2200      	movs	r2, #0
 80052d6:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 80052d8:	6878      	ldr	r0, [r7, #4]
 80052da:	f7ff ff23 	bl	8005124 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f004 fc0c 	bl	8009afc <HAL_I2C_Init>
  }
}
 80052e4:	bf00      	nop
 80052e6:	3708      	adds	r7, #8
 80052e8:	46bd      	mov	sp, r7
 80052ea:	bd80      	pop	{r7, pc}
 80052ec:	200070e8 	.word	0x200070e8
 80052f0:	40005c00 	.word	0x40005c00
 80052f4:	40005400 	.word	0x40005400
 80052f8:	40912732 	.word	0x40912732

080052fc <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b08a      	sub	sp, #40	@ 0x28
 8005300:	af04      	add	r7, sp, #16
 8005302:	60f8      	str	r0, [r7, #12]
 8005304:	4608      	mov	r0, r1
 8005306:	4611      	mov	r1, r2
 8005308:	461a      	mov	r2, r3
 800530a:	4603      	mov	r3, r0
 800530c:	72fb      	strb	r3, [r7, #11]
 800530e:	460b      	mov	r3, r1
 8005310:	813b      	strh	r3, [r7, #8]
 8005312:	4613      	mov	r3, r2
 8005314:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8005316:	2300      	movs	r3, #0
 8005318:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800531a:	7afb      	ldrb	r3, [r7, #11]
 800531c:	b299      	uxth	r1, r3
 800531e:	88f8      	ldrh	r0, [r7, #6]
 8005320:	893a      	ldrh	r2, [r7, #8]
 8005322:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005326:	9302      	str	r3, [sp, #8]
 8005328:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800532a:	9301      	str	r3, [sp, #4]
 800532c:	6a3b      	ldr	r3, [r7, #32]
 800532e:	9300      	str	r3, [sp, #0]
 8005330:	4603      	mov	r3, r0
 8005332:	68f8      	ldr	r0, [r7, #12]
 8005334:	f004 fdc2 	bl	8009ebc <HAL_I2C_Mem_Read>
 8005338:	4603      	mov	r3, r0
 800533a:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800533c:	7dfb      	ldrb	r3, [r7, #23]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d004      	beq.n	800534c <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8005342:	7afb      	ldrb	r3, [r7, #11]
 8005344:	4619      	mov	r1, r3
 8005346:	68f8      	ldr	r0, [r7, #12]
 8005348:	f000 f832 	bl	80053b0 <I2Cx_Error>
  }
  return status;    
 800534c:	7dfb      	ldrb	r3, [r7, #23]
}
 800534e:	4618      	mov	r0, r3
 8005350:	3718      	adds	r7, #24
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}

08005356 <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 8005356:	b580      	push	{r7, lr}
 8005358:	b08a      	sub	sp, #40	@ 0x28
 800535a:	af04      	add	r7, sp, #16
 800535c:	60f8      	str	r0, [r7, #12]
 800535e:	4608      	mov	r0, r1
 8005360:	4611      	mov	r1, r2
 8005362:	461a      	mov	r2, r3
 8005364:	4603      	mov	r3, r0
 8005366:	72fb      	strb	r3, [r7, #11]
 8005368:	460b      	mov	r3, r1
 800536a:	813b      	strh	r3, [r7, #8]
 800536c:	4613      	mov	r3, r2
 800536e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8005370:	2300      	movs	r3, #0
 8005372:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8005374:	7afb      	ldrb	r3, [r7, #11]
 8005376:	b299      	uxth	r1, r3
 8005378:	88f8      	ldrh	r0, [r7, #6]
 800537a:	893a      	ldrh	r2, [r7, #8]
 800537c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005380:	9302      	str	r3, [sp, #8]
 8005382:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005384:	9301      	str	r3, [sp, #4]
 8005386:	6a3b      	ldr	r3, [r7, #32]
 8005388:	9300      	str	r3, [sp, #0]
 800538a:	4603      	mov	r3, r0
 800538c:	68f8      	ldr	r0, [r7, #12]
 800538e:	f004 fc81 	bl	8009c94 <HAL_I2C_Mem_Write>
 8005392:	4603      	mov	r3, r0
 8005394:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8005396:	7dfb      	ldrb	r3, [r7, #23]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d004      	beq.n	80053a6 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 800539c:	7afb      	ldrb	r3, [r7, #11]
 800539e:	4619      	mov	r1, r3
 80053a0:	68f8      	ldr	r0, [r7, #12]
 80053a2:	f000 f805 	bl	80053b0 <I2Cx_Error>
  }
  return status;
 80053a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80053a8:	4618      	mov	r0, r3
 80053aa:	3718      	adds	r7, #24
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bd80      	pop	{r7, pc}

080053b0 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b082      	sub	sp, #8
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
 80053b8:	460b      	mov	r3, r1
 80053ba:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80053bc:	6878      	ldr	r0, [r7, #4]
 80053be:	f004 fc39 	bl	8009c34 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f7ff ff5e 	bl	8005284 <I2Cx_Init>
}
 80053c8:	bf00      	nop
 80053ca:	3708      	adds	r7, #8
 80053cc:	46bd      	mov	sp, r7
 80053ce:	bd80      	pop	{r7, pc}

080053d0 <AUDIO_IO_Init>:
/**
  * @brief  Initializes Audio low level.
  * @retval None
  */
void AUDIO_IO_Init(void) 
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 80053d4:	4802      	ldr	r0, [pc, #8]	@ (80053e0 <AUDIO_IO_Init+0x10>)
 80053d6:	f7ff ff55 	bl	8005284 <I2Cx_Init>
}
 80053da:	bf00      	nop
 80053dc:	bd80      	pop	{r7, pc}
 80053de:	bf00      	nop
 80053e0:	200070e8 	.word	0x200070e8

080053e4 <AUDIO_IO_DeInit>:
/**
  * @brief  Deinitializes Audio low level.
  * @retval None
  */
void AUDIO_IO_DeInit(void)
{
 80053e4:	b480      	push	{r7}
 80053e6:	af00      	add	r7, sp, #0
}
 80053e8:	bf00      	nop
 80053ea:	46bd      	mov	sp, r7
 80053ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f0:	4770      	bx	lr
	...

080053f4 <AUDIO_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b086      	sub	sp, #24
 80053f8:	af02      	add	r7, sp, #8
 80053fa:	4603      	mov	r3, r0
 80053fc:	71fb      	strb	r3, [r7, #7]
 80053fe:	460b      	mov	r3, r1
 8005400:	80bb      	strh	r3, [r7, #4]
 8005402:	4613      	mov	r3, r2
 8005404:	807b      	strh	r3, [r7, #2]
  uint16_t tmp = Value;
 8005406:	887b      	ldrh	r3, [r7, #2]
 8005408:	81fb      	strh	r3, [r7, #14]
  
  Value = ((uint16_t)(tmp >> 8) & 0x00FF);
 800540a:	89fb      	ldrh	r3, [r7, #14]
 800540c:	0a1b      	lsrs	r3, r3, #8
 800540e:	b29b      	uxth	r3, r3
 8005410:	807b      	strh	r3, [r7, #2]
  
  Value |= ((uint16_t)(tmp << 8)& 0xFF00);
 8005412:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005416:	021b      	lsls	r3, r3, #8
 8005418:	b21a      	sxth	r2, r3
 800541a:	887b      	ldrh	r3, [r7, #2]
 800541c:	b21b      	sxth	r3, r3
 800541e:	4313      	orrs	r3, r2
 8005420:	b21b      	sxth	r3, r3
 8005422:	b29b      	uxth	r3, r3
 8005424:	807b      	strh	r3, [r7, #2]
  
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT,(uint8_t*)&Value, 2);
 8005426:	88ba      	ldrh	r2, [r7, #4]
 8005428:	79f9      	ldrb	r1, [r7, #7]
 800542a:	2302      	movs	r3, #2
 800542c:	9301      	str	r3, [sp, #4]
 800542e:	1cbb      	adds	r3, r7, #2
 8005430:	9300      	str	r3, [sp, #0]
 8005432:	2302      	movs	r3, #2
 8005434:	4803      	ldr	r0, [pc, #12]	@ (8005444 <AUDIO_IO_Write+0x50>)
 8005436:	f7ff ff8e 	bl	8005356 <I2Cx_WriteMultiple>
}
 800543a:	bf00      	nop
 800543c:	3710      	adds	r7, #16
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}
 8005442:	bf00      	nop
 8005444:	200070e8 	.word	0x200070e8

08005448 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint16_t AUDIO_IO_Read(uint8_t Addr, uint16_t Reg)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b086      	sub	sp, #24
 800544c:	af02      	add	r7, sp, #8
 800544e:	4603      	mov	r3, r0
 8005450:	460a      	mov	r2, r1
 8005452:	71fb      	strb	r3, [r7, #7]
 8005454:	4613      	mov	r3, r2
 8005456:	80bb      	strh	r3, [r7, #4]
  uint16_t read_value = 0, tmp = 0;
 8005458:	2300      	movs	r3, #0
 800545a:	81bb      	strh	r3, [r7, #12]
 800545c:	2300      	movs	r3, #0
 800545e:	81fb      	strh	r3, [r7, #14]
  
  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&read_value, 2);
 8005460:	88ba      	ldrh	r2, [r7, #4]
 8005462:	79f9      	ldrb	r1, [r7, #7]
 8005464:	2302      	movs	r3, #2
 8005466:	9301      	str	r3, [sp, #4]
 8005468:	f107 030c 	add.w	r3, r7, #12
 800546c:	9300      	str	r3, [sp, #0]
 800546e:	2302      	movs	r3, #2
 8005470:	480a      	ldr	r0, [pc, #40]	@ (800549c <AUDIO_IO_Read+0x54>)
 8005472:	f7ff ff43 	bl	80052fc <I2Cx_ReadMultiple>
  
  tmp = ((uint16_t)(read_value >> 8) & 0x00FF);
 8005476:	89bb      	ldrh	r3, [r7, #12]
 8005478:	0a1b      	lsrs	r3, r3, #8
 800547a:	81fb      	strh	r3, [r7, #14]
  
  tmp |= ((uint16_t)(read_value << 8)& 0xFF00);
 800547c:	89bb      	ldrh	r3, [r7, #12]
 800547e:	b21b      	sxth	r3, r3
 8005480:	021b      	lsls	r3, r3, #8
 8005482:	b21a      	sxth	r2, r3
 8005484:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005488:	4313      	orrs	r3, r2
 800548a:	b21b      	sxth	r3, r3
 800548c:	81fb      	strh	r3, [r7, #14]
  
  read_value = tmp;
 800548e:	89fb      	ldrh	r3, [r7, #14]
 8005490:	81bb      	strh	r3, [r7, #12]
  
  return read_value;
 8005492:	89bb      	ldrh	r3, [r7, #12]
}
 8005494:	4618      	mov	r0, r3
 8005496:	3710      	adds	r7, #16
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}
 800549c:	200070e8 	.word	0x200070e8

080054a0 <AUDIO_IO_Delay>:
  * @brief  AUDIO Codec delay 
  * @param  Delay: Delay in ms
  * @retval None
  */
void AUDIO_IO_Delay(uint32_t Delay)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b082      	sub	sp, #8
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80054a8:	6878      	ldr	r0, [r7, #4]
 80054aa:	f000 fbc5 	bl	8005c38 <HAL_Delay>
}
 80054ae:	bf00      	nop
 80054b0:	3708      	adds	r7, #8
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}
	...

080054b8 <HAL_SAI_ErrorCallback>:
  * @brief  SAI error callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b084      	sub	sp, #16
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  HAL_SAI_StateTypeDef audio_out_state;
  HAL_SAI_StateTypeDef audio_in_state;

  audio_out_state = HAL_SAI_GetState(&haudio_out_sai);
 80054c0:	480e      	ldr	r0, [pc, #56]	@ (80054fc <HAL_SAI_ErrorCallback+0x44>)
 80054c2:	f007 ff2f 	bl	800d324 <HAL_SAI_GetState>
 80054c6:	4603      	mov	r3, r0
 80054c8:	73fb      	strb	r3, [r7, #15]
  audio_in_state = HAL_SAI_GetState(&haudio_in_sai);
 80054ca:	480d      	ldr	r0, [pc, #52]	@ (8005500 <HAL_SAI_ErrorCallback+0x48>)
 80054cc:	f007 ff2a 	bl	800d324 <HAL_SAI_GetState>
 80054d0:	4603      	mov	r3, r0
 80054d2:	73bb      	strb	r3, [r7, #14]

  /* Determines if it is an audio out or audio in error */
  if ((audio_out_state == HAL_SAI_STATE_BUSY) || (audio_out_state == HAL_SAI_STATE_BUSY_TX))
 80054d4:	7bfb      	ldrb	r3, [r7, #15]
 80054d6:	2b02      	cmp	r3, #2
 80054d8:	d002      	beq.n	80054e0 <HAL_SAI_ErrorCallback+0x28>
 80054da:	7bfb      	ldrb	r3, [r7, #15]
 80054dc:	2b12      	cmp	r3, #18
 80054de:	d101      	bne.n	80054e4 <HAL_SAI_ErrorCallback+0x2c>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 80054e0:	f000 f810 	bl	8005504 <BSP_AUDIO_OUT_Error_CallBack>
  }

  if ((audio_in_state == HAL_SAI_STATE_BUSY) || (audio_in_state == HAL_SAI_STATE_BUSY_RX))
 80054e4:	7bbb      	ldrb	r3, [r7, #14]
 80054e6:	2b02      	cmp	r3, #2
 80054e8:	d002      	beq.n	80054f0 <HAL_SAI_ErrorCallback+0x38>
 80054ea:	7bbb      	ldrb	r3, [r7, #14]
 80054ec:	2b22      	cmp	r3, #34	@ 0x22
 80054ee:	d101      	bne.n	80054f4 <HAL_SAI_ErrorCallback+0x3c>
  {
    BSP_AUDIO_IN_Error_CallBack();
 80054f0:	f7fc ffd0 	bl	8002494 <BSP_AUDIO_IN_Error_CallBack>
  }
}
 80054f4:	bf00      	nop
 80054f6:	3710      	adds	r7, #16
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bd80      	pop	{r7, pc}
 80054fc:	20007140 	.word	0x20007140
 8005500:	200071c4 	.word	0x200071c4

08005504 <BSP_AUDIO_OUT_Error_CallBack>:
/**
  * @brief  Manages the DMA FIFO error event.
  * @retval None
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8005504:	b480      	push	{r7}
 8005506:	af00      	add	r7, sp, #0
}
 8005508:	bf00      	nop
 800550a:	46bd      	mov	sp, r7
 800550c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005510:	4770      	bx	lr
	...

08005514 <BSP_AUDIO_OUT_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_OUT_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{ 
 8005514:	b580      	push	{r7, lr}
 8005516:	b08c      	sub	sp, #48	@ 0x30
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
 800551c:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_tx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_OUT_SAIx_CLK_ENABLE();
 800551e:	4b63      	ldr	r3, [pc, #396]	@ (80056ac <BSP_AUDIO_OUT_MspInit+0x198>)
 8005520:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005522:	4a62      	ldr	r2, [pc, #392]	@ (80056ac <BSP_AUDIO_OUT_MspInit+0x198>)
 8005524:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005528:	6453      	str	r3, [r2, #68]	@ 0x44
 800552a:	4b60      	ldr	r3, [pc, #384]	@ (80056ac <BSP_AUDIO_OUT_MspInit+0x198>)
 800552c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800552e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005532:	61bb      	str	r3, [r7, #24]
 8005534:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable GPIO clock */
  AUDIO_OUT_SAIx_MCLK_ENABLE();
 8005536:	4b5d      	ldr	r3, [pc, #372]	@ (80056ac <BSP_AUDIO_OUT_MspInit+0x198>)
 8005538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800553a:	4a5c      	ldr	r2, [pc, #368]	@ (80056ac <BSP_AUDIO_OUT_MspInit+0x198>)
 800553c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005540:	6313      	str	r3, [r2, #48]	@ 0x30
 8005542:	4b5a      	ldr	r3, [pc, #360]	@ (80056ac <BSP_AUDIO_OUT_MspInit+0x198>)
 8005544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005546:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800554a:	617b      	str	r3, [r7, #20]
 800554c:	697b      	ldr	r3, [r7, #20]
  AUDIO_OUT_SAIx_SCK_SD_ENABLE();
 800554e:	4b57      	ldr	r3, [pc, #348]	@ (80056ac <BSP_AUDIO_OUT_MspInit+0x198>)
 8005550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005552:	4a56      	ldr	r2, [pc, #344]	@ (80056ac <BSP_AUDIO_OUT_MspInit+0x198>)
 8005554:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005558:	6313      	str	r3, [r2, #48]	@ 0x30
 800555a:	4b54      	ldr	r3, [pc, #336]	@ (80056ac <BSP_AUDIO_OUT_MspInit+0x198>)
 800555c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800555e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005562:	613b      	str	r3, [r7, #16]
 8005564:	693b      	ldr	r3, [r7, #16]
  AUDIO_OUT_SAIx_FS_ENABLE();
 8005566:	4b51      	ldr	r3, [pc, #324]	@ (80056ac <BSP_AUDIO_OUT_MspInit+0x198>)
 8005568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800556a:	4a50      	ldr	r2, [pc, #320]	@ (80056ac <BSP_AUDIO_OUT_MspInit+0x198>)
 800556c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005570:	6313      	str	r3, [r2, #48]	@ 0x30
 8005572:	4b4e      	ldr	r3, [pc, #312]	@ (80056ac <BSP_AUDIO_OUT_MspInit+0x198>)
 8005574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005576:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800557a:	60fb      	str	r3, [r7, #12]
 800557c:	68fb      	ldr	r3, [r7, #12]
  /* CODEC_SAI pins configuration: FS, SCK, MCK and SD pins ------------------*/
  gpio_init_structure.Pin = AUDIO_OUT_SAIx_FS_PIN;
 800557e:	2380      	movs	r3, #128	@ 0x80
 8005580:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8005582:	2302      	movs	r3, #2
 8005584:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8005586:	2300      	movs	r3, #0
 8005588:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 800558a:	2303      	movs	r3, #3
 800558c:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 800558e:	230a      	movs	r3, #10
 8005590:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_FS_GPIO_PORT, &gpio_init_structure);
 8005592:	f107 031c 	add.w	r3, r7, #28
 8005596:	4619      	mov	r1, r3
 8005598:	4845      	ldr	r0, [pc, #276]	@ (80056b0 <BSP_AUDIO_OUT_MspInit+0x19c>)
 800559a:	f002 fa05 	bl	80079a8 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_SCK_PIN;
 800559e:	2320      	movs	r3, #32
 80055a0:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80055a2:	2302      	movs	r3, #2
 80055a4:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80055a6:	2300      	movs	r3, #0
 80055a8:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 80055aa:	2303      	movs	r3, #3
 80055ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_SCK_AF;
 80055ae:	230a      	movs	r3, #10
 80055b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 80055b2:	f107 031c 	add.w	r3, r7, #28
 80055b6:	4619      	mov	r1, r3
 80055b8:	483d      	ldr	r0, [pc, #244]	@ (80056b0 <BSP_AUDIO_OUT_MspInit+0x19c>)
 80055ba:	f002 f9f5 	bl	80079a8 <HAL_GPIO_Init>

  gpio_init_structure.Pin =  AUDIO_OUT_SAIx_SD_PIN;
 80055be:	2340      	movs	r3, #64	@ 0x40
 80055c0:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80055c2:	2302      	movs	r3, #2
 80055c4:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80055c6:	2300      	movs	r3, #0
 80055c8:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 80055ca:	2303      	movs	r3, #3
 80055cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 80055ce:	230a      	movs	r3, #10
 80055d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 80055d2:	f107 031c 	add.w	r3, r7, #28
 80055d6:	4619      	mov	r1, r3
 80055d8:	4835      	ldr	r0, [pc, #212]	@ (80056b0 <BSP_AUDIO_OUT_MspInit+0x19c>)
 80055da:	f002 f9e5 	bl	80079a8 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_MCLK_PIN;
 80055de:	2310      	movs	r3, #16
 80055e0:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80055e2:	2302      	movs	r3, #2
 80055e4:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80055e6:	2300      	movs	r3, #0
 80055e8:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 80055ea:	2303      	movs	r3, #3
 80055ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 80055ee:	230a      	movs	r3, #10
 80055f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_MCLK_GPIO_PORT, &gpio_init_structure);
 80055f2:	f107 031c 	add.w	r3, r7, #28
 80055f6:	4619      	mov	r1, r3
 80055f8:	482d      	ldr	r0, [pc, #180]	@ (80056b0 <BSP_AUDIO_OUT_MspInit+0x19c>)
 80055fa:	f002 f9d5 	bl	80079a8 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_OUT_SAIx_DMAx_CLK_ENABLE();
 80055fe:	4b2b      	ldr	r3, [pc, #172]	@ (80056ac <BSP_AUDIO_OUT_MspInit+0x198>)
 8005600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005602:	4a2a      	ldr	r2, [pc, #168]	@ (80056ac <BSP_AUDIO_OUT_MspInit+0x198>)
 8005604:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005608:	6313      	str	r3, [r2, #48]	@ 0x30
 800560a:	4b28      	ldr	r3, [pc, #160]	@ (80056ac <BSP_AUDIO_OUT_MspInit+0x198>)
 800560c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800560e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005612:	60bb      	str	r3, [r7, #8]
 8005614:	68bb      	ldr	r3, [r7, #8]
    
  if(hsai->Instance == AUDIO_OUT_SAIx)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a26      	ldr	r2, [pc, #152]	@ (80056b4 <BSP_AUDIO_OUT_MspInit+0x1a0>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d138      	bne.n	8005692 <BSP_AUDIO_OUT_MspInit+0x17e>
  {
    /* Configure the hdma_saiTx handle parameters */   
    hdma_sai_tx.Init.Channel             = AUDIO_OUT_SAIx_DMAx_CHANNEL;
 8005620:	4b25      	ldr	r3, [pc, #148]	@ (80056b8 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005622:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8005626:	605a      	str	r2, [r3, #4]
    hdma_sai_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8005628:	4b23      	ldr	r3, [pc, #140]	@ (80056b8 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800562a:	2240      	movs	r2, #64	@ 0x40
 800562c:	609a      	str	r2, [r3, #8]
    hdma_sai_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
 800562e:	4b22      	ldr	r3, [pc, #136]	@ (80056b8 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005630:	2200      	movs	r2, #0
 8005632:	60da      	str	r2, [r3, #12]
    hdma_sai_tx.Init.MemInc              = DMA_MINC_ENABLE;
 8005634:	4b20      	ldr	r3, [pc, #128]	@ (80056b8 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005636:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800563a:	611a      	str	r2, [r3, #16]
    hdma_sai_tx.Init.PeriphDataAlignment = AUDIO_OUT_SAIx_DMAx_PERIPH_DATA_SIZE;
 800563c:	4b1e      	ldr	r3, [pc, #120]	@ (80056b8 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800563e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005642:	615a      	str	r2, [r3, #20]
    hdma_sai_tx.Init.MemDataAlignment    = AUDIO_OUT_SAIx_DMAx_MEM_DATA_SIZE;
 8005644:	4b1c      	ldr	r3, [pc, #112]	@ (80056b8 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005646:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800564a:	619a      	str	r2, [r3, #24]
    hdma_sai_tx.Init.Mode                = DMA_CIRCULAR;
 800564c:	4b1a      	ldr	r3, [pc, #104]	@ (80056b8 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800564e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005652:	61da      	str	r2, [r3, #28]
    hdma_sai_tx.Init.Priority            = DMA_PRIORITY_HIGH;
 8005654:	4b18      	ldr	r3, [pc, #96]	@ (80056b8 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005656:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800565a:	621a      	str	r2, [r3, #32]
    hdma_sai_tx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 800565c:	4b16      	ldr	r3, [pc, #88]	@ (80056b8 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800565e:	2204      	movs	r2, #4
 8005660:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_tx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8005662:	4b15      	ldr	r3, [pc, #84]	@ (80056b8 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005664:	2203      	movs	r2, #3
 8005666:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_tx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8005668:	4b13      	ldr	r3, [pc, #76]	@ (80056b8 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800566a:	2200      	movs	r2, #0
 800566c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_tx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 800566e:	4b12      	ldr	r3, [pc, #72]	@ (80056b8 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005670:	2200      	movs	r2, #0
 8005672:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_tx.Instance = AUDIO_OUT_SAIx_DMAx_STREAM;
 8005674:	4b10      	ldr	r3, [pc, #64]	@ (80056b8 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005676:	4a11      	ldr	r2, [pc, #68]	@ (80056bc <BSP_AUDIO_OUT_MspInit+0x1a8>)
 8005678:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmatx, hdma_sai_tx);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	4a0e      	ldr	r2, [pc, #56]	@ (80056b8 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800567e:	66da      	str	r2, [r3, #108]	@ 0x6c
 8005680:	4a0d      	ldr	r2, [pc, #52]	@ (80056b8 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_tx);
 8005686:	480c      	ldr	r0, [pc, #48]	@ (80056b8 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005688:	f001 f88e 	bl	80067a8 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_tx);      
 800568c:	480a      	ldr	r0, [pc, #40]	@ (80056b8 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800568e:	f000 ffdd 	bl	800664c <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_OUT_SAIx_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8005692:	2200      	movs	r2, #0
 8005694:	210e      	movs	r1, #14
 8005696:	203c      	movs	r0, #60	@ 0x3c
 8005698:	f000 fe42 	bl	8006320 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_OUT_SAIx_DMAx_IRQ); 
 800569c:	203c      	movs	r0, #60	@ 0x3c
 800569e:	f000 fe5b 	bl	8006358 <HAL_NVIC_EnableIRQ>
}
 80056a2:	bf00      	nop
 80056a4:	3730      	adds	r7, #48	@ 0x30
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}
 80056aa:	bf00      	nop
 80056ac:	40023800 	.word	0x40023800
 80056b0:	40022000 	.word	0x40022000
 80056b4:	40015c04 	.word	0x40015c04
 80056b8:	20007248 	.word	0x20007248
 80056bc:	40026470 	.word	0x40026470

080056c0 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @retval None
  */
__weak void BSP_AUDIO_OUT_ClockConfig(SAI_HandleTypeDef *hsai, uint32_t AudioFreq, void *Params)
{ 
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b0a6      	sub	sp, #152	@ 0x98
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	60f8      	str	r0, [r7, #12]
 80056c8:	60b9      	str	r1, [r7, #8]
 80056ca:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rcc_ex_clk_init_struct;

  HAL_RCCEx_GetPeriphCLKConfig(&rcc_ex_clk_init_struct);
 80056cc:	f107 0314 	add.w	r3, r7, #20
 80056d0:	4618      	mov	r0, r3
 80056d2:	f006 fd55 	bl	800c180 <HAL_RCCEx_GetPeriphCLKConfig>
  
  /* Set the PLL configuration according to the audio frequency */
  if((AudioFreq == AUDIO_FREQUENCY_11K) || (AudioFreq == AUDIO_FREQUENCY_22K) || (AudioFreq == AUDIO_FREQUENCY_44K))
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	f642 3211 	movw	r2, #11025	@ 0x2b11
 80056dc:	4293      	cmp	r3, r2
 80056de:	d009      	beq.n	80056f4 <BSP_AUDIO_OUT_ClockConfig+0x34>
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	f245 6222 	movw	r2, #22050	@ 0x5622
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d004      	beq.n	80056f4 <BSP_AUDIO_OUT_ClockConfig+0x34>
 80056ea:	68bb      	ldr	r3, [r7, #8]
 80056ec:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d112      	bne.n	800571a <BSP_AUDIO_OUT_ClockConfig+0x5a>
  {
    /* Configure PLLI2S prescalers */
    /* PLLI2S_VCO: VCO_429M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 429/2 = 214.5 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 214.5/19 = 11.289 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 80056f4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80056f8:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 80056fa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80056fe:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 429;
 8005700:	f240 13ad 	movw	r3, #429	@ 0x1ad
 8005704:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 2;
 8005706:	2302      	movs	r3, #2
 8005708:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 19;
 800570a:	2313      	movs	r3, #19
 800570c:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 800570e:	f107 0314 	add.w	r3, r7, #20
 8005712:	4618      	mov	r0, r3
 8005714:	f006 f944 	bl	800b9a0 <HAL_RCCEx_PeriphCLKConfig>
 8005718:	e012      	b.n	8005740 <BSP_AUDIO_OUT_ClockConfig+0x80>
  {
    /* I2S clock config
    PLLI2S_VCO: VCO_344M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 344/7 = 49.142 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 49.142/1 = 49.142 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 800571a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800571e:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 8005720:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005724:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 344;
 8005726:	f44f 73ac 	mov.w	r3, #344	@ 0x158
 800572a:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 7;
 800572c:	2307      	movs	r3, #7
 800572e:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 1;
 8005730:	2301      	movs	r3, #1
 8005732:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 8005734:	f107 0314 	add.w	r3, r7, #20
 8005738:	4618      	mov	r0, r3
 800573a:	f006 f931 	bl	800b9a0 <HAL_RCCEx_PeriphCLKConfig>
  }
}
 800573e:	bf00      	nop
 8005740:	bf00      	nop
 8005742:	3798      	adds	r7, #152	@ 0x98
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}

08005748 <BSP_AUDIO_IN_Init>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_Init(uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b084      	sub	sp, #16
 800574c:	af00      	add	r7, sp, #0
 800574e:	60f8      	str	r0, [r7, #12]
 8005750:	60b9      	str	r1, [r7, #8]
 8005752:	607a      	str	r2, [r7, #4]
  return BSP_AUDIO_IN_InitEx(INPUT_DEVICE_DIGITAL_MICROPHONE_2, AudioFreq, BitRes, ChnlNbr); 
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	68ba      	ldr	r2, [r7, #8]
 8005758:	68f9      	ldr	r1, [r7, #12]
 800575a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800575e:	f000 f805 	bl	800576c <BSP_AUDIO_IN_InitEx>
 8005762:	4603      	mov	r3, r0
}
 8005764:	4618      	mov	r0, r3
 8005766:	3710      	adds	r7, #16
 8005768:	46bd      	mov	sp, r7
 800576a:	bd80      	pop	{r7, pc}

0800576c <BSP_AUDIO_IN_InitEx>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_InitEx(uint16_t InputDevice, uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 800576c:	b590      	push	{r4, r7, lr}
 800576e:	b089      	sub	sp, #36	@ 0x24
 8005770:	af00      	add	r7, sp, #0
 8005772:	60b9      	str	r1, [r7, #8]
 8005774:	607a      	str	r2, [r7, #4]
 8005776:	603b      	str	r3, [r7, #0]
 8005778:	4603      	mov	r3, r0
 800577a:	81fb      	strh	r3, [r7, #14]
  uint8_t ret = AUDIO_ERROR;
 800577c:	2301      	movs	r3, #1
 800577e:	77fb      	strb	r3, [r7, #31]
  uint32_t deviceid = 0x00;
 8005780:	2300      	movs	r3, #0
 8005782:	617b      	str	r3, [r7, #20]
  uint32_t slot_active;

  if ((InputDevice != INPUT_DEVICE_INPUT_LINE_1) &&       /* Only INPUT_LINE_1 and MICROPHONE_2 inputs supported */
 8005784:	89fb      	ldrh	r3, [r7, #14]
 8005786:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800578a:	d006      	beq.n	800579a <BSP_AUDIO_IN_InitEx+0x2e>
 800578c:	89fb      	ldrh	r3, [r7, #14]
 800578e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005792:	d002      	beq.n	800579a <BSP_AUDIO_IN_InitEx+0x2e>
      (InputDevice != INPUT_DEVICE_DIGITAL_MICROPHONE_2))
  {
    ret = AUDIO_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	77fb      	strb	r3, [r7, #31]
 8005798:	e046      	b.n	8005828 <BSP_AUDIO_IN_InitEx+0xbc>
  }
  else
  {
    /* Disable SAI */
    SAIx_In_DeInit();
 800579a:	f000 fa09 	bl	8005bb0 <SAIx_In_DeInit>

    /* PLL clock is set depending on the AudioFreq (44.1khz vs 48khz groups) */
    BSP_AUDIO_OUT_ClockConfig(&haudio_in_sai, AudioFreq, NULL); /* Clock config is shared between AUDIO IN and OUT */
 800579e:	2200      	movs	r2, #0
 80057a0:	68b9      	ldr	r1, [r7, #8]
 80057a2:	4824      	ldr	r0, [pc, #144]	@ (8005834 <BSP_AUDIO_IN_InitEx+0xc8>)
 80057a4:	f7ff ff8c 	bl	80056c0 <BSP_AUDIO_OUT_ClockConfig>

    /* SAI data transfer preparation:
    Prepare the Media to be used for the audio transfer from SAI peripheral to memory */
    haudio_in_sai.Instance = AUDIO_IN_SAIx;
 80057a8:	4b22      	ldr	r3, [pc, #136]	@ (8005834 <BSP_AUDIO_IN_InitEx+0xc8>)
 80057aa:	4a23      	ldr	r2, [pc, #140]	@ (8005838 <BSP_AUDIO_IN_InitEx+0xcc>)
 80057ac:	601a      	str	r2, [r3, #0]
    if(HAL_SAI_GetState(&haudio_in_sai) == HAL_SAI_STATE_RESET)
 80057ae:	4821      	ldr	r0, [pc, #132]	@ (8005834 <BSP_AUDIO_IN_InitEx+0xc8>)
 80057b0:	f007 fdb8 	bl	800d324 <HAL_SAI_GetState>
 80057b4:	4603      	mov	r3, r0
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d107      	bne.n	80057ca <BSP_AUDIO_IN_InitEx+0x5e>
    {
      /* Init the SAI MSP: this __weak function can be redefined by the application*/
      BSP_AUDIO_OUT_MspInit(&haudio_in_sai, NULL);  /* Initialize GPIOs for SAI2 block A Master signals */
 80057ba:	2100      	movs	r1, #0
 80057bc:	481d      	ldr	r0, [pc, #116]	@ (8005834 <BSP_AUDIO_IN_InitEx+0xc8>)
 80057be:	f7ff fea9 	bl	8005514 <BSP_AUDIO_OUT_MspInit>
      BSP_AUDIO_IN_MspInit(&haudio_in_sai, NULL);
 80057c2:	2100      	movs	r1, #0
 80057c4:	481b      	ldr	r0, [pc, #108]	@ (8005834 <BSP_AUDIO_IN_InitEx+0xc8>)
 80057c6:	f000 f88b 	bl	80058e0 <BSP_AUDIO_IN_MspInit>

    /* Configure SAI in master RX mode :
     *   - SAI2_block_A in master RX mode
     *   - SAI2_block_B in slave RX mode synchronous from SAI2_block_A
     */
    if (InputDevice == INPUT_DEVICE_DIGITAL_MICROPHONE_2)
 80057ca:	89fb      	ldrh	r3, [r7, #14]
 80057cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057d0:	d102      	bne.n	80057d8 <BSP_AUDIO_IN_InitEx+0x6c>
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_13;
 80057d2:	230a      	movs	r3, #10
 80057d4:	61bb      	str	r3, [r7, #24]
 80057d6:	e001      	b.n	80057dc <BSP_AUDIO_IN_InitEx+0x70>
    }
    else
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_02;
 80057d8:	2305      	movs	r3, #5
 80057da:	61bb      	str	r3, [r7, #24]
    }
    SAIx_In_Init(SAI_MODEMASTER_RX, slot_active, AudioFreq);
 80057dc:	68ba      	ldr	r2, [r7, #8]
 80057de:	69b9      	ldr	r1, [r7, #24]
 80057e0:	2001      	movs	r0, #1
 80057e2:	f000 f92f 	bl	8005a44 <SAIx_In_Init>

    /* wm8994 codec initialization */
    deviceid = wm8994_drv.ReadID(AUDIO_I2C_ADDRESS);
 80057e6:	4b15      	ldr	r3, [pc, #84]	@ (800583c <BSP_AUDIO_IN_InitEx+0xd0>)
 80057e8:	689b      	ldr	r3, [r3, #8]
 80057ea:	2034      	movs	r0, #52	@ 0x34
 80057ec:	4798      	blx	r3
 80057ee:	6178      	str	r0, [r7, #20]

    if((deviceid) == WM8994_ID)
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	f648 1294 	movw	r2, #35220	@ 0x8994
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d109      	bne.n	800580e <BSP_AUDIO_IN_InitEx+0xa2>
    {
      /* Reset the Codec Registers */
      wm8994_drv.Reset(AUDIO_I2C_ADDRESS);
 80057fa:	4b10      	ldr	r3, [pc, #64]	@ (800583c <BSP_AUDIO_IN_InitEx+0xd0>)
 80057fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057fe:	2034      	movs	r0, #52	@ 0x34
 8005800:	4798      	blx	r3
      /* Initialize the audio driver structure */
      audio_drv = &wm8994_drv;
 8005802:	4b0f      	ldr	r3, [pc, #60]	@ (8005840 <BSP_AUDIO_IN_InitEx+0xd4>)
 8005804:	4a0d      	ldr	r2, [pc, #52]	@ (800583c <BSP_AUDIO_IN_InitEx+0xd0>)
 8005806:	601a      	str	r2, [r3, #0]
      ret = AUDIO_OK;
 8005808:	2300      	movs	r3, #0
 800580a:	77fb      	strb	r3, [r7, #31]
 800580c:	e001      	b.n	8005812 <BSP_AUDIO_IN_InitEx+0xa6>
    }
    else
    {
      ret = AUDIO_ERROR;
 800580e:	2301      	movs	r3, #1
 8005810:	77fb      	strb	r3, [r7, #31]
    }

    if(ret == AUDIO_OK)
 8005812:	7ffb      	ldrb	r3, [r7, #31]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d107      	bne.n	8005828 <BSP_AUDIO_IN_InitEx+0xbc>
    {
      /* Initialize the codec internal registers */
      audio_drv->Init(AUDIO_I2C_ADDRESS, InputDevice, 100, AudioFreq);
 8005818:	4b09      	ldr	r3, [pc, #36]	@ (8005840 <BSP_AUDIO_IN_InitEx+0xd4>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	681c      	ldr	r4, [r3, #0]
 800581e:	89f9      	ldrh	r1, [r7, #14]
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	2264      	movs	r2, #100	@ 0x64
 8005824:	2034      	movs	r0, #52	@ 0x34
 8005826:	47a0      	blx	r4
    }
  }
  return ret;
 8005828:	7ffb      	ldrb	r3, [r7, #31]
}
 800582a:	4618      	mov	r0, r3
 800582c:	3724      	adds	r7, #36	@ 0x24
 800582e:	46bd      	mov	sp, r7
 8005830:	bd90      	pop	{r4, r7, pc}
 8005832:	bf00      	nop
 8005834:	200071c4 	.word	0x200071c4
 8005838:	40015c24 	.word	0x40015c24
 800583c:	2000000c 	.word	0x2000000c
 8005840:	2000713c 	.word	0x2000713c

08005844 <BSP_AUDIO_IN_Record>:
  * @param  size: size of the recorded buffer in number of elements (typically number of half-words)
  *               Be careful that it is not the same unit than BSP_AUDIO_OUT_Play function
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t  BSP_AUDIO_IN_Record(uint16_t* pbuf, uint32_t size)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b084      	sub	sp, #16
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
 800584c:	6039      	str	r1, [r7, #0]
  uint32_t ret = AUDIO_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	60fb      	str	r3, [r7, #12]
  
  /* Start the process receive DMA */
  HAL_SAI_Receive_DMA(&haudio_in_sai, (uint8_t*)pbuf, size);
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	b29b      	uxth	r3, r3
 8005856:	461a      	mov	r2, r3
 8005858:	6879      	ldr	r1, [r7, #4]
 800585a:	4805      	ldr	r0, [pc, #20]	@ (8005870 <BSP_AUDIO_IN_Record+0x2c>)
 800585c:	f007 fcd4 	bl	800d208 <HAL_SAI_Receive_DMA>
  
  /* Return AUDIO_OK when all operations are correctly done */
  ret = AUDIO_OK;
 8005860:	2300      	movs	r3, #0
 8005862:	60fb      	str	r3, [r7, #12]
  
  return ret;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	b2db      	uxtb	r3, r3
}
 8005868:	4618      	mov	r0, r3
 800586a:	3710      	adds	r7, #16
 800586c:	46bd      	mov	sp, r7
 800586e:	bd80      	pop	{r7, pc}
 8005870:	200071c4 	.word	0x200071c4

08005874 <BSP_AUDIO_IN_Stop>:
  *           - CODEC_PDWN_HW: completely shut down the codec (physically).
  *                            Then need to reconfigure the Codec after power on.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_Stop(uint32_t Option)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b082      	sub	sp, #8
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
  /* Call the Media layer stop function */
  HAL_SAI_DMAStop(&haudio_in_sai);
 800587c:	480c      	ldr	r0, [pc, #48]	@ (80058b0 <BSP_AUDIO_IN_Stop+0x3c>)
 800587e:	f007 fc50 	bl	800d122 <HAL_SAI_DMAStop>
  
  /* Call Audio Codec Stop function */
  if(audio_drv->Stop(AUDIO_I2C_ADDRESS, Option) != 0)
 8005882:	4b0c      	ldr	r3, [pc, #48]	@ (80058b4 <BSP_AUDIO_IN_Stop+0x40>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	699b      	ldr	r3, [r3, #24]
 8005888:	6879      	ldr	r1, [r7, #4]
 800588a:	2034      	movs	r0, #52	@ 0x34
 800588c:	4798      	blx	r3
 800588e:	4603      	mov	r3, r0
 8005890:	2b00      	cmp	r3, #0
 8005892:	d001      	beq.n	8005898 <BSP_AUDIO_IN_Stop+0x24>
  {
    return AUDIO_ERROR;
 8005894:	2301      	movs	r3, #1
 8005896:	e006      	b.n	80058a6 <BSP_AUDIO_IN_Stop+0x32>
  }
  else
  {
    if(Option == CODEC_PDWN_HW)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2b01      	cmp	r3, #1
 800589c:	d102      	bne.n	80058a4 <BSP_AUDIO_IN_Stop+0x30>
    {
      /* Wait at least 100us */
      HAL_Delay(1);
 800589e:	2001      	movs	r0, #1
 80058a0:	f000 f9ca 	bl	8005c38 <HAL_Delay>
    }
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80058a4:	2300      	movs	r3, #0
  }
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	3708      	adds	r7, #8
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}
 80058ae:	bf00      	nop
 80058b0:	200071c4 	.word	0x200071c4
 80058b4:	2000713c 	.word	0x2000713c

080058b8 <HAL_SAI_RxCpltCallback>:
  * @brief  Rx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b082      	sub	sp, #8
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 80058c0:	f7fc fdac 	bl	800241c <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 80058c4:	bf00      	nop
 80058c6:	3708      	adds	r7, #8
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bd80      	pop	{r7, pc}

080058cc <HAL_SAI_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b082      	sub	sp, #8
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_IN_HalfTransfer_CallBack();
 80058d4:	f7fc fd68 	bl	80023a8 <BSP_AUDIO_IN_HalfTransfer_CallBack>
}
 80058d8:	bf00      	nop
 80058da:	3708      	adds	r7, #8
 80058dc:	46bd      	mov	sp, r7
 80058de:	bd80      	pop	{r7, pc}

080058e0 <BSP_AUDIO_IN_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_IN_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b08c      	sub	sp, #48	@ 0x30
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
 80058e8:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_rx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_IN_SAIx_CLK_ENABLE();
 80058ea:	4b50      	ldr	r3, [pc, #320]	@ (8005a2c <BSP_AUDIO_IN_MspInit+0x14c>)
 80058ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058ee:	4a4f      	ldr	r2, [pc, #316]	@ (8005a2c <BSP_AUDIO_IN_MspInit+0x14c>)
 80058f0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80058f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80058f6:	4b4d      	ldr	r3, [pc, #308]	@ (8005a2c <BSP_AUDIO_IN_MspInit+0x14c>)
 80058f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80058fe:	61bb      	str	r3, [r7, #24]
 8005900:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable SD GPIO clock */
  AUDIO_IN_SAIx_SD_ENABLE();
 8005902:	4b4a      	ldr	r3, [pc, #296]	@ (8005a2c <BSP_AUDIO_IN_MspInit+0x14c>)
 8005904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005906:	4a49      	ldr	r2, [pc, #292]	@ (8005a2c <BSP_AUDIO_IN_MspInit+0x14c>)
 8005908:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800590c:	6313      	str	r3, [r2, #48]	@ 0x30
 800590e:	4b47      	ldr	r3, [pc, #284]	@ (8005a2c <BSP_AUDIO_IN_MspInit+0x14c>)
 8005910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005912:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005916:	617b      	str	r3, [r7, #20]
 8005918:	697b      	ldr	r3, [r7, #20]
  /* CODEC_SAI pin configuration: SD pin */
  gpio_init_structure.Pin = AUDIO_IN_SAIx_SD_PIN;
 800591a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800591e:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8005920:	2302      	movs	r3, #2
 8005922:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8005924:	2300      	movs	r3, #0
 8005926:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8005928:	2302      	movs	r3, #2
 800592a:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_IN_SAIx_SD_AF;
 800592c:	230a      	movs	r3, #10
 800592e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_IN_SAIx_SD_GPIO_PORT, &gpio_init_structure);
 8005930:	f107 031c 	add.w	r3, r7, #28
 8005934:	4619      	mov	r1, r3
 8005936:	483e      	ldr	r0, [pc, #248]	@ (8005a30 <BSP_AUDIO_IN_MspInit+0x150>)
 8005938:	f002 f836 	bl	80079a8 <HAL_GPIO_Init>

  /* Enable Audio INT GPIO clock */
  AUDIO_IN_INT_GPIO_ENABLE();
 800593c:	4b3b      	ldr	r3, [pc, #236]	@ (8005a2c <BSP_AUDIO_IN_MspInit+0x14c>)
 800593e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005940:	4a3a      	ldr	r2, [pc, #232]	@ (8005a2c <BSP_AUDIO_IN_MspInit+0x14c>)
 8005942:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005946:	6313      	str	r3, [r2, #48]	@ 0x30
 8005948:	4b38      	ldr	r3, [pc, #224]	@ (8005a2c <BSP_AUDIO_IN_MspInit+0x14c>)
 800594a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800594c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005950:	613b      	str	r3, [r7, #16]
 8005952:	693b      	ldr	r3, [r7, #16]
  /* Audio INT pin configuration: input */
  gpio_init_structure.Pin = AUDIO_IN_INT_GPIO_PIN;
 8005954:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005958:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800595a:	2300      	movs	r3, #0
 800595c:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 800595e:	2300      	movs	r3, #0
 8005960:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8005962:	2302      	movs	r3, #2
 8005964:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(AUDIO_IN_INT_GPIO_PORT, &gpio_init_structure);
 8005966:	f107 031c 	add.w	r3, r7, #28
 800596a:	4619      	mov	r1, r3
 800596c:	4831      	ldr	r0, [pc, #196]	@ (8005a34 <BSP_AUDIO_IN_MspInit+0x154>)
 800596e:	f002 f81b 	bl	80079a8 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_IN_SAIx_DMAx_CLK_ENABLE();
 8005972:	4b2e      	ldr	r3, [pc, #184]	@ (8005a2c <BSP_AUDIO_IN_MspInit+0x14c>)
 8005974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005976:	4a2d      	ldr	r2, [pc, #180]	@ (8005a2c <BSP_AUDIO_IN_MspInit+0x14c>)
 8005978:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800597c:	6313      	str	r3, [r2, #48]	@ 0x30
 800597e:	4b2b      	ldr	r3, [pc, #172]	@ (8005a2c <BSP_AUDIO_IN_MspInit+0x14c>)
 8005980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005982:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005986:	60fb      	str	r3, [r7, #12]
 8005988:	68fb      	ldr	r3, [r7, #12]
    
  if(hsai->Instance == AUDIO_IN_SAIx)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4a2a      	ldr	r2, [pc, #168]	@ (8005a38 <BSP_AUDIO_IN_MspInit+0x158>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d137      	bne.n	8005a04 <BSP_AUDIO_IN_MspInit+0x124>
  {
    /* Configure the hdma_sai_rx handle parameters */
    hdma_sai_rx.Init.Channel             = AUDIO_IN_SAIx_DMAx_CHANNEL;
 8005994:	4b29      	ldr	r3, [pc, #164]	@ (8005a3c <BSP_AUDIO_IN_MspInit+0x15c>)
 8005996:	2200      	movs	r2, #0
 8005998:	605a      	str	r2, [r3, #4]
    hdma_sai_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 800599a:	4b28      	ldr	r3, [pc, #160]	@ (8005a3c <BSP_AUDIO_IN_MspInit+0x15c>)
 800599c:	2200      	movs	r2, #0
 800599e:	609a      	str	r2, [r3, #8]
    hdma_sai_rx.Init.PeriphInc           = DMA_PINC_DISABLE;
 80059a0:	4b26      	ldr	r3, [pc, #152]	@ (8005a3c <BSP_AUDIO_IN_MspInit+0x15c>)
 80059a2:	2200      	movs	r2, #0
 80059a4:	60da      	str	r2, [r3, #12]
    hdma_sai_rx.Init.MemInc              = DMA_MINC_ENABLE;
 80059a6:	4b25      	ldr	r3, [pc, #148]	@ (8005a3c <BSP_AUDIO_IN_MspInit+0x15c>)
 80059a8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80059ac:	611a      	str	r2, [r3, #16]
    hdma_sai_rx.Init.PeriphDataAlignment = AUDIO_IN_SAIx_DMAx_PERIPH_DATA_SIZE;
 80059ae:	4b23      	ldr	r3, [pc, #140]	@ (8005a3c <BSP_AUDIO_IN_MspInit+0x15c>)
 80059b0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80059b4:	615a      	str	r2, [r3, #20]
    hdma_sai_rx.Init.MemDataAlignment    = AUDIO_IN_SAIx_DMAx_MEM_DATA_SIZE;
 80059b6:	4b21      	ldr	r3, [pc, #132]	@ (8005a3c <BSP_AUDIO_IN_MspInit+0x15c>)
 80059b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80059bc:	619a      	str	r2, [r3, #24]
    hdma_sai_rx.Init.Mode                = DMA_CIRCULAR;
 80059be:	4b1f      	ldr	r3, [pc, #124]	@ (8005a3c <BSP_AUDIO_IN_MspInit+0x15c>)
 80059c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80059c4:	61da      	str	r2, [r3, #28]
    hdma_sai_rx.Init.Priority            = DMA_PRIORITY_HIGH;
 80059c6:	4b1d      	ldr	r3, [pc, #116]	@ (8005a3c <BSP_AUDIO_IN_MspInit+0x15c>)
 80059c8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80059cc:	621a      	str	r2, [r3, #32]
    hdma_sai_rx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 80059ce:	4b1b      	ldr	r3, [pc, #108]	@ (8005a3c <BSP_AUDIO_IN_MspInit+0x15c>)
 80059d0:	2200      	movs	r2, #0
 80059d2:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_rx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80059d4:	4b19      	ldr	r3, [pc, #100]	@ (8005a3c <BSP_AUDIO_IN_MspInit+0x15c>)
 80059d6:	2203      	movs	r2, #3
 80059d8:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_rx.Init.MemBurst            = DMA_MBURST_SINGLE;
 80059da:	4b18      	ldr	r3, [pc, #96]	@ (8005a3c <BSP_AUDIO_IN_MspInit+0x15c>)
 80059dc:	2200      	movs	r2, #0
 80059de:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_rx.Init.PeriphBurst         = DMA_MBURST_SINGLE;
 80059e0:	4b16      	ldr	r3, [pc, #88]	@ (8005a3c <BSP_AUDIO_IN_MspInit+0x15c>)
 80059e2:	2200      	movs	r2, #0
 80059e4:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_rx.Instance = AUDIO_IN_SAIx_DMAx_STREAM;
 80059e6:	4b15      	ldr	r3, [pc, #84]	@ (8005a3c <BSP_AUDIO_IN_MspInit+0x15c>)
 80059e8:	4a15      	ldr	r2, [pc, #84]	@ (8005a40 <BSP_AUDIO_IN_MspInit+0x160>)
 80059ea:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmarx, hdma_sai_rx);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	4a13      	ldr	r2, [pc, #76]	@ (8005a3c <BSP_AUDIO_IN_MspInit+0x15c>)
 80059f0:	671a      	str	r2, [r3, #112]	@ 0x70
 80059f2:	4a12      	ldr	r2, [pc, #72]	@ (8005a3c <BSP_AUDIO_IN_MspInit+0x15c>)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_rx);
 80059f8:	4810      	ldr	r0, [pc, #64]	@ (8005a3c <BSP_AUDIO_IN_MspInit+0x15c>)
 80059fa:	f000 fed5 	bl	80067a8 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_rx);
 80059fe:	480f      	ldr	r0, [pc, #60]	@ (8005a3c <BSP_AUDIO_IN_MspInit+0x15c>)
 8005a00:	f000 fe24 	bl	800664c <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_SAIx_DMAx_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 8005a04:	2200      	movs	r2, #0
 8005a06:	210f      	movs	r1, #15
 8005a08:	2046      	movs	r0, #70	@ 0x46
 8005a0a:	f000 fc89 	bl	8006320 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_SAIx_DMAx_IRQ);
 8005a0e:	2046      	movs	r0, #70	@ 0x46
 8005a10:	f000 fca2 	bl	8006358 <HAL_NVIC_EnableIRQ>

  /* Audio INT IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_INT_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 8005a14:	2200      	movs	r2, #0
 8005a16:	210f      	movs	r1, #15
 8005a18:	2028      	movs	r0, #40	@ 0x28
 8005a1a:	f000 fc81 	bl	8006320 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_INT_IRQ);
 8005a1e:	2028      	movs	r0, #40	@ 0x28
 8005a20:	f000 fc9a 	bl	8006358 <HAL_NVIC_EnableIRQ>
}
 8005a24:	bf00      	nop
 8005a26:	3730      	adds	r7, #48	@ 0x30
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}
 8005a2c:	40023800 	.word	0x40023800
 8005a30:	40021800 	.word	0x40021800
 8005a34:	40021c00 	.word	0x40021c00
 8005a38:	40015c24 	.word	0x40015c24
 8005a3c:	200072a8 	.word	0x200072a8
 8005a40:	400264b8 	.word	0x400264b8

08005a44 <SAIx_In_Init>:
  * @param  SlotActive: CODEC_AUDIOFRAME_SLOT_02 or CODEC_AUDIOFRAME_SLOT_13
  * @param  AudioFreq: Audio frequency to be configured for the SAI peripheral.
  * @retval None
  */
static void SAIx_In_Init(uint32_t SaiOutMode, uint32_t SlotActive, uint32_t AudioFreq)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b084      	sub	sp, #16
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	60f8      	str	r0, [r7, #12]
 8005a4c:	60b9      	str	r1, [r7, #8]
 8005a4e:	607a      	str	r2, [r7, #4]
  /* Initialize SAI2 block A in MASTER RX */
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8005a50:	4b53      	ldr	r3, [pc, #332]	@ (8005ba0 <SAIx_In_Init+0x15c>)
 8005a52:	4a54      	ldr	r2, [pc, #336]	@ (8005ba4 <SAIx_In_Init+0x160>)
 8005a54:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 8005a56:	4b52      	ldr	r3, [pc, #328]	@ (8005ba0 <SAIx_In_Init+0x15c>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	681a      	ldr	r2, [r3, #0]
 8005a5c:	4b50      	ldr	r3, [pc, #320]	@ (8005ba0 <SAIx_In_Init+0x15c>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005a64:	601a      	str	r2, [r3, #0]

  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_out_sai.Init.AudioFrequency = AudioFreq;
 8005a66:	4a4e      	ldr	r2, [pc, #312]	@ (8005ba0 <SAIx_In_Init+0x15c>)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	61d3      	str	r3, [r2, #28]
  haudio_out_sai.Init.AudioMode = SaiOutMode;
 8005a6c:	4a4c      	ldr	r2, [pc, #304]	@ (8005ba0 <SAIx_In_Init+0x15c>)
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	6053      	str	r3, [r2, #4]
  haudio_out_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 8005a72:	4b4b      	ldr	r3, [pc, #300]	@ (8005ba0 <SAIx_In_Init+0x15c>)
 8005a74:	2200      	movs	r2, #0
 8005a76:	615a      	str	r2, [r3, #20]
  haudio_out_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 8005a78:	4b49      	ldr	r3, [pc, #292]	@ (8005ba0 <SAIx_In_Init+0x15c>)
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_out_sai.Init.DataSize = SAI_DATASIZE_16;
 8005a7e:	4b48      	ldr	r3, [pc, #288]	@ (8005ba0 <SAIx_In_Init+0x15c>)
 8005a80:	2280      	movs	r2, #128	@ 0x80
 8005a82:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_out_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8005a84:	4b46      	ldr	r3, [pc, #280]	@ (8005ba0 <SAIx_In_Init+0x15c>)
 8005a86:	2200      	movs	r2, #0
 8005a88:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_out_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 8005a8a:	4b45      	ldr	r3, [pc, #276]	@ (8005ba0 <SAIx_In_Init+0x15c>)
 8005a8c:	2201      	movs	r2, #1
 8005a8e:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_out_sai.Init.Synchro = SAI_ASYNCHRONOUS;
 8005a90:	4b43      	ldr	r3, [pc, #268]	@ (8005ba0 <SAIx_In_Init+0x15c>)
 8005a92:	2200      	movs	r2, #0
 8005a94:	609a      	str	r2, [r3, #8]
  haudio_out_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLED;
 8005a96:	4b42      	ldr	r3, [pc, #264]	@ (8005ba0 <SAIx_In_Init+0x15c>)
 8005a98:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005a9c:	611a      	str	r2, [r3, #16]
  haudio_out_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8005a9e:	4b40      	ldr	r3, [pc, #256]	@ (8005ba0 <SAIx_In_Init+0x15c>)
 8005aa0:	2201      	movs	r2, #1
 8005aa2:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_out_sai.FrameInit.FrameLength = 64;
 8005aa4:	4b3e      	ldr	r3, [pc, #248]	@ (8005ba0 <SAIx_In_Init+0x15c>)
 8005aa6:	2240      	movs	r2, #64	@ 0x40
 8005aa8:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_out_sai.FrameInit.ActiveFrameLength = 32;
 8005aaa:	4b3d      	ldr	r3, [pc, #244]	@ (8005ba0 <SAIx_In_Init+0x15c>)
 8005aac:	2220      	movs	r2, #32
 8005aae:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_out_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8005ab0:	4b3b      	ldr	r3, [pc, #236]	@ (8005ba0 <SAIx_In_Init+0x15c>)
 8005ab2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005ab6:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_out_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8005ab8:	4b39      	ldr	r3, [pc, #228]	@ (8005ba0 <SAIx_In_Init+0x15c>)
 8005aba:	2200      	movs	r2, #0
 8005abc:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_out_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8005abe:	4b38      	ldr	r3, [pc, #224]	@ (8005ba0 <SAIx_In_Init+0x15c>)
 8005ac0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005ac4:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot actives */
  haudio_out_sai.SlotInit.FirstBitOffset = 0;
 8005ac6:	4b36      	ldr	r3, [pc, #216]	@ (8005ba0 <SAIx_In_Init+0x15c>)
 8005ac8:	2200      	movs	r2, #0
 8005aca:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_out_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8005acc:	4b34      	ldr	r3, [pc, #208]	@ (8005ba0 <SAIx_In_Init+0x15c>)
 8005ace:	2200      	movs	r2, #0
 8005ad0:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_out_sai.SlotInit.SlotNumber = 4;
 8005ad2:	4b33      	ldr	r3, [pc, #204]	@ (8005ba0 <SAIx_In_Init+0x15c>)
 8005ad4:	2204      	movs	r2, #4
 8005ad6:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_out_sai.SlotInit.SlotActive = SlotActive;
 8005ad8:	4a31      	ldr	r2, [pc, #196]	@ (8005ba0 <SAIx_In_Init+0x15c>)
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_out_sai);
 8005ade:	4830      	ldr	r0, [pc, #192]	@ (8005ba0 <SAIx_In_Init+0x15c>)
 8005ae0:	f007 f96c 	bl	800cdbc <HAL_SAI_Init>

  /* Initialize SAI2 block B in SLAVE RX synchronous from SAI2 block A */
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 8005ae4:	4b30      	ldr	r3, [pc, #192]	@ (8005ba8 <SAIx_In_Init+0x164>)
 8005ae6:	4a31      	ldr	r2, [pc, #196]	@ (8005bac <SAIx_In_Init+0x168>)
 8005ae8:	601a      	str	r2, [r3, #0]
  
  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 8005aea:	4b2f      	ldr	r3, [pc, #188]	@ (8005ba8 <SAIx_In_Init+0x164>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	681a      	ldr	r2, [r3, #0]
 8005af0:	4b2d      	ldr	r3, [pc, #180]	@ (8005ba8 <SAIx_In_Init+0x164>)
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005af8:	601a      	str	r2, [r3, #0]
  
  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_in_sai.Init.AudioFrequency = AudioFreq;
 8005afa:	4a2b      	ldr	r2, [pc, #172]	@ (8005ba8 <SAIx_In_Init+0x164>)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	61d3      	str	r3, [r2, #28]
  haudio_in_sai.Init.AudioMode = SAI_MODESLAVE_RX;
 8005b00:	4b29      	ldr	r3, [pc, #164]	@ (8005ba8 <SAIx_In_Init+0x164>)
 8005b02:	2203      	movs	r2, #3
 8005b04:	605a      	str	r2, [r3, #4]
  haudio_in_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 8005b06:	4b28      	ldr	r3, [pc, #160]	@ (8005ba8 <SAIx_In_Init+0x164>)
 8005b08:	2200      	movs	r2, #0
 8005b0a:	615a      	str	r2, [r3, #20]
  haudio_in_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 8005b0c:	4b26      	ldr	r3, [pc, #152]	@ (8005ba8 <SAIx_In_Init+0x164>)
 8005b0e:	2200      	movs	r2, #0
 8005b10:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_in_sai.Init.DataSize = SAI_DATASIZE_16;
 8005b12:	4b25      	ldr	r3, [pc, #148]	@ (8005ba8 <SAIx_In_Init+0x164>)
 8005b14:	2280      	movs	r2, #128	@ 0x80
 8005b16:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_in_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8005b18:	4b23      	ldr	r3, [pc, #140]	@ (8005ba8 <SAIx_In_Init+0x164>)
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_in_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 8005b1e:	4b22      	ldr	r3, [pc, #136]	@ (8005ba8 <SAIx_In_Init+0x164>)
 8005b20:	2201      	movs	r2, #1
 8005b22:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_in_sai.Init.Synchro = SAI_SYNCHRONOUS;
 8005b24:	4b20      	ldr	r3, [pc, #128]	@ (8005ba8 <SAIx_In_Init+0x164>)
 8005b26:	2201      	movs	r2, #1
 8005b28:	609a      	str	r2, [r3, #8]
  haudio_in_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLED;
 8005b2a:	4b1f      	ldr	r3, [pc, #124]	@ (8005ba8 <SAIx_In_Init+0x164>)
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	611a      	str	r2, [r3, #16]
  haudio_in_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8005b30:	4b1d      	ldr	r3, [pc, #116]	@ (8005ba8 <SAIx_In_Init+0x164>)
 8005b32:	2201      	movs	r2, #1
 8005b34:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_in_sai.FrameInit.FrameLength = 64;
 8005b36:	4b1c      	ldr	r3, [pc, #112]	@ (8005ba8 <SAIx_In_Init+0x164>)
 8005b38:	2240      	movs	r2, #64	@ 0x40
 8005b3a:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_in_sai.FrameInit.ActiveFrameLength = 32;
 8005b3c:	4b1a      	ldr	r3, [pc, #104]	@ (8005ba8 <SAIx_In_Init+0x164>)
 8005b3e:	2220      	movs	r2, #32
 8005b40:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_in_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8005b42:	4b19      	ldr	r3, [pc, #100]	@ (8005ba8 <SAIx_In_Init+0x164>)
 8005b44:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005b48:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_in_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8005b4a:	4b17      	ldr	r3, [pc, #92]	@ (8005ba8 <SAIx_In_Init+0x164>)
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_in_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8005b50:	4b15      	ldr	r3, [pc, #84]	@ (8005ba8 <SAIx_In_Init+0x164>)
 8005b52:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005b56:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot active */
  haudio_in_sai.SlotInit.FirstBitOffset = 0;
 8005b58:	4b13      	ldr	r3, [pc, #76]	@ (8005ba8 <SAIx_In_Init+0x164>)
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_in_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8005b5e:	4b12      	ldr	r3, [pc, #72]	@ (8005ba8 <SAIx_In_Init+0x164>)
 8005b60:	2200      	movs	r2, #0
 8005b62:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_in_sai.SlotInit.SlotNumber = 4;
 8005b64:	4b10      	ldr	r3, [pc, #64]	@ (8005ba8 <SAIx_In_Init+0x164>)
 8005b66:	2204      	movs	r2, #4
 8005b68:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_in_sai.SlotInit.SlotActive = SlotActive;
 8005b6a:	4a0f      	ldr	r2, [pc, #60]	@ (8005ba8 <SAIx_In_Init+0x164>)
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_in_sai);
 8005b70:	480d      	ldr	r0, [pc, #52]	@ (8005ba8 <SAIx_In_Init+0x164>)
 8005b72:	f007 f923 	bl	800cdbc <HAL_SAI_Init>

  /* Enable SAI peripheral to generate MCLK */
  __HAL_SAI_ENABLE(&haudio_out_sai);
 8005b76:	4b0a      	ldr	r3, [pc, #40]	@ (8005ba0 <SAIx_In_Init+0x15c>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	681a      	ldr	r2, [r3, #0]
 8005b7c:	4b08      	ldr	r3, [pc, #32]	@ (8005ba0 <SAIx_In_Init+0x15c>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005b84:	601a      	str	r2, [r3, #0]

  /* Enable SAI peripheral */
  __HAL_SAI_ENABLE(&haudio_in_sai);
 8005b86:	4b08      	ldr	r3, [pc, #32]	@ (8005ba8 <SAIx_In_Init+0x164>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	4b06      	ldr	r3, [pc, #24]	@ (8005ba8 <SAIx_In_Init+0x164>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005b94:	601a      	str	r2, [r3, #0]
}
 8005b96:	bf00      	nop
 8005b98:	3710      	adds	r7, #16
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}
 8005b9e:	bf00      	nop
 8005ba0:	20007140 	.word	0x20007140
 8005ba4:	40015c04 	.word	0x40015c04
 8005ba8:	200071c4 	.word	0x200071c4
 8005bac:	40015c24 	.word	0x40015c24

08005bb0 <SAIx_In_DeInit>:
/**
  * @brief  Deinitializes the output Audio Codec audio interface (SAI).
  * @retval None
  */
static void SAIx_In_DeInit(void)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	af00      	add	r7, sp, #0
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 8005bb4:	4b07      	ldr	r3, [pc, #28]	@ (8005bd4 <SAIx_In_DeInit+0x24>)
 8005bb6:	4a08      	ldr	r2, [pc, #32]	@ (8005bd8 <SAIx_In_DeInit+0x28>)
 8005bb8:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 8005bba:	4b06      	ldr	r3, [pc, #24]	@ (8005bd4 <SAIx_In_DeInit+0x24>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	681a      	ldr	r2, [r3, #0]
 8005bc0:	4b04      	ldr	r3, [pc, #16]	@ (8005bd4 <SAIx_In_DeInit+0x24>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005bc8:	601a      	str	r2, [r3, #0]

  HAL_SAI_DeInit(&haudio_in_sai);
 8005bca:	4802      	ldr	r0, [pc, #8]	@ (8005bd4 <SAIx_In_DeInit+0x24>)
 8005bcc:	f007 fa74 	bl	800d0b8 <HAL_SAI_DeInit>
}
 8005bd0:	bf00      	nop
 8005bd2:	bd80      	pop	{r7, pc}
 8005bd4:	200071c4 	.word	0x200071c4
 8005bd8:	40015c24 	.word	0x40015c24

08005bdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005be0:	2003      	movs	r0, #3
 8005be2:	f000 fb92 	bl	800630a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005be6:	2000      	movs	r0, #0
 8005be8:	f7fd fe36 	bl	8003858 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005bec:	f7fc fc68 	bl	80024c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005bf0:	2300      	movs	r3, #0
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	bd80      	pop	{r7, pc}
	...

08005bf8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005bfc:	4b06      	ldr	r3, [pc, #24]	@ (8005c18 <HAL_IncTick+0x20>)
 8005bfe:	781b      	ldrb	r3, [r3, #0]
 8005c00:	461a      	mov	r2, r3
 8005c02:	4b06      	ldr	r3, [pc, #24]	@ (8005c1c <HAL_IncTick+0x24>)
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4413      	add	r3, r2
 8005c08:	4a04      	ldr	r2, [pc, #16]	@ (8005c1c <HAL_IncTick+0x24>)
 8005c0a:	6013      	str	r3, [r2, #0]
}
 8005c0c:	bf00      	nop
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c14:	4770      	bx	lr
 8005c16:	bf00      	nop
 8005c18:	20000044 	.word	0x20000044
 8005c1c:	20007308 	.word	0x20007308

08005c20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005c20:	b480      	push	{r7}
 8005c22:	af00      	add	r7, sp, #0
  return uwTick;
 8005c24:	4b03      	ldr	r3, [pc, #12]	@ (8005c34 <HAL_GetTick+0x14>)
 8005c26:	681b      	ldr	r3, [r3, #0]
}
 8005c28:	4618      	mov	r0, r3
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c30:	4770      	bx	lr
 8005c32:	bf00      	nop
 8005c34:	20007308 	.word	0x20007308

08005c38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b084      	sub	sp, #16
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005c40:	f7ff ffee 	bl	8005c20 <HAL_GetTick>
 8005c44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c50:	d005      	beq.n	8005c5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005c52:	4b0a      	ldr	r3, [pc, #40]	@ (8005c7c <HAL_Delay+0x44>)
 8005c54:	781b      	ldrb	r3, [r3, #0]
 8005c56:	461a      	mov	r2, r3
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	4413      	add	r3, r2
 8005c5c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005c5e:	bf00      	nop
 8005c60:	f7ff ffde 	bl	8005c20 <HAL_GetTick>
 8005c64:	4602      	mov	r2, r0
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	1ad3      	subs	r3, r2, r3
 8005c6a:	68fa      	ldr	r2, [r7, #12]
 8005c6c:	429a      	cmp	r2, r3
 8005c6e:	d8f7      	bhi.n	8005c60 <HAL_Delay+0x28>
  {
  }
}
 8005c70:	bf00      	nop
 8005c72:	bf00      	nop
 8005c74:	3710      	adds	r7, #16
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}
 8005c7a:	bf00      	nop
 8005c7c:	20000044 	.word	0x20000044

08005c80 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b084      	sub	sp, #16
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005c88:	2300      	movs	r3, #0
 8005c8a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d101      	bne.n	8005c96 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005c92:	2301      	movs	r3, #1
 8005c94:	e031      	b.n	8005cfa <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d109      	bne.n	8005cb2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f7fc fc36 	bl	8002510 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2200      	movs	r2, #0
 8005cae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cb6:	f003 0310 	and.w	r3, r3, #16
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d116      	bne.n	8005cec <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005cc2:	4b10      	ldr	r3, [pc, #64]	@ (8005d04 <HAL_ADC_Init+0x84>)
 8005cc4:	4013      	ands	r3, r2
 8005cc6:	f043 0202 	orr.w	r2, r3, #2
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f000 f974 	bl	8005fbc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cde:	f023 0303 	bic.w	r3, r3, #3
 8005ce2:	f043 0201 	orr.w	r2, r3, #1
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	641a      	str	r2, [r3, #64]	@ 0x40
 8005cea:	e001      	b.n	8005cf0 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005cec:	2301      	movs	r3, #1
 8005cee:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005cf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	3710      	adds	r7, #16
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}
 8005d02:	bf00      	nop
 8005d04:	ffffeefd 	.word	0xffffeefd

08005d08 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	b085      	sub	sp, #20
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
 8005d10:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8005d12:	2300      	movs	r3, #0
 8005d14:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d101      	bne.n	8005d24 <HAL_ADC_ConfigChannel+0x1c>
 8005d20:	2302      	movs	r3, #2
 8005d22:	e13a      	b.n	8005f9a <HAL_ADC_ConfigChannel+0x292>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2201      	movs	r2, #1
 8005d28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	2b09      	cmp	r3, #9
 8005d32:	d93a      	bls.n	8005daa <HAL_ADC_ConfigChannel+0xa2>
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005d3c:	d035      	beq.n	8005daa <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	68d9      	ldr	r1, [r3, #12]
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	461a      	mov	r2, r3
 8005d4c:	4613      	mov	r3, r2
 8005d4e:	005b      	lsls	r3, r3, #1
 8005d50:	4413      	add	r3, r2
 8005d52:	3b1e      	subs	r3, #30
 8005d54:	2207      	movs	r2, #7
 8005d56:	fa02 f303 	lsl.w	r3, r2, r3
 8005d5a:	43da      	mvns	r2, r3
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	400a      	ands	r2, r1
 8005d62:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	4a8f      	ldr	r2, [pc, #572]	@ (8005fa8 <HAL_ADC_ConfigChannel+0x2a0>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d10a      	bne.n	8005d84 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	68d9      	ldr	r1, [r3, #12]
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	061a      	lsls	r2, r3, #24
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	430a      	orrs	r2, r1
 8005d80:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005d82:	e039      	b.n	8005df8 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	68d9      	ldr	r1, [r3, #12]
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	689a      	ldr	r2, [r3, #8]
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	b29b      	uxth	r3, r3
 8005d94:	4618      	mov	r0, r3
 8005d96:	4603      	mov	r3, r0
 8005d98:	005b      	lsls	r3, r3, #1
 8005d9a:	4403      	add	r3, r0
 8005d9c:	3b1e      	subs	r3, #30
 8005d9e:	409a      	lsls	r2, r3
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	430a      	orrs	r2, r1
 8005da6:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005da8:	e026      	b.n	8005df8 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	6919      	ldr	r1, [r3, #16]
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	b29b      	uxth	r3, r3
 8005db6:	461a      	mov	r2, r3
 8005db8:	4613      	mov	r3, r2
 8005dba:	005b      	lsls	r3, r3, #1
 8005dbc:	4413      	add	r3, r2
 8005dbe:	f003 031f 	and.w	r3, r3, #31
 8005dc2:	2207      	movs	r2, #7
 8005dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8005dc8:	43da      	mvns	r2, r3
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	400a      	ands	r2, r1
 8005dd0:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	6919      	ldr	r1, [r3, #16]
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	689a      	ldr	r2, [r3, #8]
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	b29b      	uxth	r3, r3
 8005de2:	4618      	mov	r0, r3
 8005de4:	4603      	mov	r3, r0
 8005de6:	005b      	lsls	r3, r3, #1
 8005de8:	4403      	add	r3, r0
 8005dea:	f003 031f 	and.w	r3, r3, #31
 8005dee:	409a      	lsls	r2, r3
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	430a      	orrs	r2, r1
 8005df6:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	2b06      	cmp	r3, #6
 8005dfe:	d824      	bhi.n	8005e4a <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	685a      	ldr	r2, [r3, #4]
 8005e0a:	4613      	mov	r3, r2
 8005e0c:	009b      	lsls	r3, r3, #2
 8005e0e:	4413      	add	r3, r2
 8005e10:	3b05      	subs	r3, #5
 8005e12:	221f      	movs	r2, #31
 8005e14:	fa02 f303 	lsl.w	r3, r2, r3
 8005e18:	43da      	mvns	r2, r3
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	400a      	ands	r2, r1
 8005e20:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	b29b      	uxth	r3, r3
 8005e2e:	4618      	mov	r0, r3
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	685a      	ldr	r2, [r3, #4]
 8005e34:	4613      	mov	r3, r2
 8005e36:	009b      	lsls	r3, r3, #2
 8005e38:	4413      	add	r3, r2
 8005e3a:	3b05      	subs	r3, #5
 8005e3c:	fa00 f203 	lsl.w	r2, r0, r3
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	430a      	orrs	r2, r1
 8005e46:	635a      	str	r2, [r3, #52]	@ 0x34
 8005e48:	e04c      	b.n	8005ee4 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	2b0c      	cmp	r3, #12
 8005e50:	d824      	bhi.n	8005e9c <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	685a      	ldr	r2, [r3, #4]
 8005e5c:	4613      	mov	r3, r2
 8005e5e:	009b      	lsls	r3, r3, #2
 8005e60:	4413      	add	r3, r2
 8005e62:	3b23      	subs	r3, #35	@ 0x23
 8005e64:	221f      	movs	r2, #31
 8005e66:	fa02 f303 	lsl.w	r3, r2, r3
 8005e6a:	43da      	mvns	r2, r3
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	400a      	ands	r2, r1
 8005e72:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	b29b      	uxth	r3, r3
 8005e80:	4618      	mov	r0, r3
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	685a      	ldr	r2, [r3, #4]
 8005e86:	4613      	mov	r3, r2
 8005e88:	009b      	lsls	r3, r3, #2
 8005e8a:	4413      	add	r3, r2
 8005e8c:	3b23      	subs	r3, #35	@ 0x23
 8005e8e:	fa00 f203 	lsl.w	r2, r0, r3
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	430a      	orrs	r2, r1
 8005e98:	631a      	str	r2, [r3, #48]	@ 0x30
 8005e9a:	e023      	b.n	8005ee4 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	685a      	ldr	r2, [r3, #4]
 8005ea6:	4613      	mov	r3, r2
 8005ea8:	009b      	lsls	r3, r3, #2
 8005eaa:	4413      	add	r3, r2
 8005eac:	3b41      	subs	r3, #65	@ 0x41
 8005eae:	221f      	movs	r2, #31
 8005eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8005eb4:	43da      	mvns	r2, r3
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	400a      	ands	r2, r1
 8005ebc:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	b29b      	uxth	r3, r3
 8005eca:	4618      	mov	r0, r3
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	685a      	ldr	r2, [r3, #4]
 8005ed0:	4613      	mov	r3, r2
 8005ed2:	009b      	lsls	r3, r3, #2
 8005ed4:	4413      	add	r3, r2
 8005ed6:	3b41      	subs	r3, #65	@ 0x41
 8005ed8:	fa00 f203 	lsl.w	r2, r0, r3
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	430a      	orrs	r2, r1
 8005ee2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4a30      	ldr	r2, [pc, #192]	@ (8005fac <HAL_ADC_ConfigChannel+0x2a4>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d10a      	bne.n	8005f04 <HAL_ADC_ConfigChannel+0x1fc>
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005ef6:	d105      	bne.n	8005f04 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8005ef8:	4b2d      	ldr	r3, [pc, #180]	@ (8005fb0 <HAL_ADC_ConfigChannel+0x2a8>)
 8005efa:	685b      	ldr	r3, [r3, #4]
 8005efc:	4a2c      	ldr	r2, [pc, #176]	@ (8005fb0 <HAL_ADC_ConfigChannel+0x2a8>)
 8005efe:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8005f02:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a28      	ldr	r2, [pc, #160]	@ (8005fac <HAL_ADC_ConfigChannel+0x2a4>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d10f      	bne.n	8005f2e <HAL_ADC_ConfigChannel+0x226>
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	2b12      	cmp	r3, #18
 8005f14:	d10b      	bne.n	8005f2e <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8005f16:	4b26      	ldr	r3, [pc, #152]	@ (8005fb0 <HAL_ADC_ConfigChannel+0x2a8>)
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	4a25      	ldr	r2, [pc, #148]	@ (8005fb0 <HAL_ADC_ConfigChannel+0x2a8>)
 8005f1c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005f20:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8005f22:	4b23      	ldr	r3, [pc, #140]	@ (8005fb0 <HAL_ADC_ConfigChannel+0x2a8>)
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	4a22      	ldr	r2, [pc, #136]	@ (8005fb0 <HAL_ADC_ConfigChannel+0x2a8>)
 8005f28:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005f2c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a1e      	ldr	r2, [pc, #120]	@ (8005fac <HAL_ADC_ConfigChannel+0x2a4>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d12b      	bne.n	8005f90 <HAL_ADC_ConfigChannel+0x288>
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a1a      	ldr	r2, [pc, #104]	@ (8005fa8 <HAL_ADC_ConfigChannel+0x2a0>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d003      	beq.n	8005f4a <HAL_ADC_ConfigChannel+0x242>
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	2b11      	cmp	r3, #17
 8005f48:	d122      	bne.n	8005f90 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8005f4a:	4b19      	ldr	r3, [pc, #100]	@ (8005fb0 <HAL_ADC_ConfigChannel+0x2a8>)
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	4a18      	ldr	r2, [pc, #96]	@ (8005fb0 <HAL_ADC_ConfigChannel+0x2a8>)
 8005f50:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8005f54:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8005f56:	4b16      	ldr	r3, [pc, #88]	@ (8005fb0 <HAL_ADC_ConfigChannel+0x2a8>)
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	4a15      	ldr	r2, [pc, #84]	@ (8005fb0 <HAL_ADC_ConfigChannel+0x2a8>)
 8005f5c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005f60:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a10      	ldr	r2, [pc, #64]	@ (8005fa8 <HAL_ADC_ConfigChannel+0x2a0>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d111      	bne.n	8005f90 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8005f6c:	4b11      	ldr	r3, [pc, #68]	@ (8005fb4 <HAL_ADC_ConfigChannel+0x2ac>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a11      	ldr	r2, [pc, #68]	@ (8005fb8 <HAL_ADC_ConfigChannel+0x2b0>)
 8005f72:	fba2 2303 	umull	r2, r3, r2, r3
 8005f76:	0c9a      	lsrs	r2, r3, #18
 8005f78:	4613      	mov	r3, r2
 8005f7a:	009b      	lsls	r3, r3, #2
 8005f7c:	4413      	add	r3, r2
 8005f7e:	005b      	lsls	r3, r3, #1
 8005f80:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005f82:	e002      	b.n	8005f8a <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	3b01      	subs	r3, #1
 8005f88:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d1f9      	bne.n	8005f84 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2200      	movs	r2, #0
 8005f94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005f98:	2300      	movs	r3, #0
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	3714      	adds	r7, #20
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa4:	4770      	bx	lr
 8005fa6:	bf00      	nop
 8005fa8:	10000012 	.word	0x10000012
 8005fac:	40012000 	.word	0x40012000
 8005fb0:	40012300 	.word	0x40012300
 8005fb4:	20000008 	.word	0x20000008
 8005fb8:	431bde83 	.word	0x431bde83

08005fbc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b083      	sub	sp, #12
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8005fc4:	4b78      	ldr	r3, [pc, #480]	@ (80061a8 <ADC_Init+0x1ec>)
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	4a77      	ldr	r2, [pc, #476]	@ (80061a8 <ADC_Init+0x1ec>)
 8005fca:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8005fce:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8005fd0:	4b75      	ldr	r3, [pc, #468]	@ (80061a8 <ADC_Init+0x1ec>)
 8005fd2:	685a      	ldr	r2, [r3, #4]
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	4973      	ldr	r1, [pc, #460]	@ (80061a8 <ADC_Init+0x1ec>)
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	685a      	ldr	r2, [r3, #4]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005fec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	6859      	ldr	r1, [r3, #4]
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	691b      	ldr	r3, [r3, #16]
 8005ff8:	021a      	lsls	r2, r3, #8
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	430a      	orrs	r2, r1
 8006000:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	685a      	ldr	r2, [r3, #4]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8006010:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	6859      	ldr	r1, [r3, #4]
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	689a      	ldr	r2, [r3, #8]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	430a      	orrs	r2, r1
 8006022:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	689a      	ldr	r2, [r3, #8]
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006032:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	6899      	ldr	r1, [r3, #8]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	68da      	ldr	r2, [r3, #12]
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	430a      	orrs	r2, r1
 8006044:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800604a:	4a58      	ldr	r2, [pc, #352]	@ (80061ac <ADC_Init+0x1f0>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d022      	beq.n	8006096 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	689a      	ldr	r2, [r3, #8]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800605e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	6899      	ldr	r1, [r3, #8]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	430a      	orrs	r2, r1
 8006070:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	689a      	ldr	r2, [r3, #8]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006080:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	6899      	ldr	r1, [r3, #8]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	430a      	orrs	r2, r1
 8006092:	609a      	str	r2, [r3, #8]
 8006094:	e00f      	b.n	80060b6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	689a      	ldr	r2, [r3, #8]
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80060a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	689a      	ldr	r2, [r3, #8]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80060b4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	689a      	ldr	r2, [r3, #8]
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f022 0202 	bic.w	r2, r2, #2
 80060c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	6899      	ldr	r1, [r3, #8]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	699b      	ldr	r3, [r3, #24]
 80060d0:	005a      	lsls	r2, r3, #1
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	430a      	orrs	r2, r1
 80060d8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d01b      	beq.n	800611c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	685a      	ldr	r2, [r3, #4]
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80060f2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	685a      	ldr	r2, [r3, #4]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8006102:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	6859      	ldr	r1, [r3, #4]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800610e:	3b01      	subs	r3, #1
 8006110:	035a      	lsls	r2, r3, #13
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	430a      	orrs	r2, r1
 8006118:	605a      	str	r2, [r3, #4]
 800611a:	e007      	b.n	800612c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	685a      	ldr	r2, [r3, #4]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800612a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800613a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	69db      	ldr	r3, [r3, #28]
 8006146:	3b01      	subs	r3, #1
 8006148:	051a      	lsls	r2, r3, #20
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	430a      	orrs	r2, r1
 8006150:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	689a      	ldr	r2, [r3, #8]
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006160:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	6899      	ldr	r1, [r3, #8]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800616e:	025a      	lsls	r2, r3, #9
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	430a      	orrs	r2, r1
 8006176:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	689a      	ldr	r2, [r3, #8]
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006186:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	6899      	ldr	r1, [r3, #8]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	695b      	ldr	r3, [r3, #20]
 8006192:	029a      	lsls	r2, r3, #10
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	430a      	orrs	r2, r1
 800619a:	609a      	str	r2, [r3, #8]
}
 800619c:	bf00      	nop
 800619e:	370c      	adds	r7, #12
 80061a0:	46bd      	mov	sp, r7
 80061a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a6:	4770      	bx	lr
 80061a8:	40012300 	.word	0x40012300
 80061ac:	0f000001 	.word	0x0f000001

080061b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b085      	sub	sp, #20
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	f003 0307 	and.w	r3, r3, #7
 80061be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80061c0:	4b0b      	ldr	r3, [pc, #44]	@ (80061f0 <__NVIC_SetPriorityGrouping+0x40>)
 80061c2:	68db      	ldr	r3, [r3, #12]
 80061c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80061c6:	68ba      	ldr	r2, [r7, #8]
 80061c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80061cc:	4013      	ands	r3, r2
 80061ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80061d8:	4b06      	ldr	r3, [pc, #24]	@ (80061f4 <__NVIC_SetPriorityGrouping+0x44>)
 80061da:	4313      	orrs	r3, r2
 80061dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80061de:	4a04      	ldr	r2, [pc, #16]	@ (80061f0 <__NVIC_SetPriorityGrouping+0x40>)
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	60d3      	str	r3, [r2, #12]
}
 80061e4:	bf00      	nop
 80061e6:	3714      	adds	r7, #20
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr
 80061f0:	e000ed00 	.word	0xe000ed00
 80061f4:	05fa0000 	.word	0x05fa0000

080061f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80061f8:	b480      	push	{r7}
 80061fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80061fc:	4b04      	ldr	r3, [pc, #16]	@ (8006210 <__NVIC_GetPriorityGrouping+0x18>)
 80061fe:	68db      	ldr	r3, [r3, #12]
 8006200:	0a1b      	lsrs	r3, r3, #8
 8006202:	f003 0307 	and.w	r3, r3, #7
}
 8006206:	4618      	mov	r0, r3
 8006208:	46bd      	mov	sp, r7
 800620a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620e:	4770      	bx	lr
 8006210:	e000ed00 	.word	0xe000ed00

08006214 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006214:	b480      	push	{r7}
 8006216:	b083      	sub	sp, #12
 8006218:	af00      	add	r7, sp, #0
 800621a:	4603      	mov	r3, r0
 800621c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800621e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006222:	2b00      	cmp	r3, #0
 8006224:	db0b      	blt.n	800623e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006226:	79fb      	ldrb	r3, [r7, #7]
 8006228:	f003 021f 	and.w	r2, r3, #31
 800622c:	4907      	ldr	r1, [pc, #28]	@ (800624c <__NVIC_EnableIRQ+0x38>)
 800622e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006232:	095b      	lsrs	r3, r3, #5
 8006234:	2001      	movs	r0, #1
 8006236:	fa00 f202 	lsl.w	r2, r0, r2
 800623a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800623e:	bf00      	nop
 8006240:	370c      	adds	r7, #12
 8006242:	46bd      	mov	sp, r7
 8006244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006248:	4770      	bx	lr
 800624a:	bf00      	nop
 800624c:	e000e100 	.word	0xe000e100

08006250 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006250:	b480      	push	{r7}
 8006252:	b083      	sub	sp, #12
 8006254:	af00      	add	r7, sp, #0
 8006256:	4603      	mov	r3, r0
 8006258:	6039      	str	r1, [r7, #0]
 800625a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800625c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006260:	2b00      	cmp	r3, #0
 8006262:	db0a      	blt.n	800627a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	b2da      	uxtb	r2, r3
 8006268:	490c      	ldr	r1, [pc, #48]	@ (800629c <__NVIC_SetPriority+0x4c>)
 800626a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800626e:	0112      	lsls	r2, r2, #4
 8006270:	b2d2      	uxtb	r2, r2
 8006272:	440b      	add	r3, r1
 8006274:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006278:	e00a      	b.n	8006290 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	b2da      	uxtb	r2, r3
 800627e:	4908      	ldr	r1, [pc, #32]	@ (80062a0 <__NVIC_SetPriority+0x50>)
 8006280:	79fb      	ldrb	r3, [r7, #7]
 8006282:	f003 030f 	and.w	r3, r3, #15
 8006286:	3b04      	subs	r3, #4
 8006288:	0112      	lsls	r2, r2, #4
 800628a:	b2d2      	uxtb	r2, r2
 800628c:	440b      	add	r3, r1
 800628e:	761a      	strb	r2, [r3, #24]
}
 8006290:	bf00      	nop
 8006292:	370c      	adds	r7, #12
 8006294:	46bd      	mov	sp, r7
 8006296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629a:	4770      	bx	lr
 800629c:	e000e100 	.word	0xe000e100
 80062a0:	e000ed00 	.word	0xe000ed00

080062a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b089      	sub	sp, #36	@ 0x24
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	60f8      	str	r0, [r7, #12]
 80062ac:	60b9      	str	r1, [r7, #8]
 80062ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	f003 0307 	and.w	r3, r3, #7
 80062b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80062b8:	69fb      	ldr	r3, [r7, #28]
 80062ba:	f1c3 0307 	rsb	r3, r3, #7
 80062be:	2b04      	cmp	r3, #4
 80062c0:	bf28      	it	cs
 80062c2:	2304      	movcs	r3, #4
 80062c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80062c6:	69fb      	ldr	r3, [r7, #28]
 80062c8:	3304      	adds	r3, #4
 80062ca:	2b06      	cmp	r3, #6
 80062cc:	d902      	bls.n	80062d4 <NVIC_EncodePriority+0x30>
 80062ce:	69fb      	ldr	r3, [r7, #28]
 80062d0:	3b03      	subs	r3, #3
 80062d2:	e000      	b.n	80062d6 <NVIC_EncodePriority+0x32>
 80062d4:	2300      	movs	r3, #0
 80062d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80062d8:	f04f 32ff 	mov.w	r2, #4294967295
 80062dc:	69bb      	ldr	r3, [r7, #24]
 80062de:	fa02 f303 	lsl.w	r3, r2, r3
 80062e2:	43da      	mvns	r2, r3
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	401a      	ands	r2, r3
 80062e8:	697b      	ldr	r3, [r7, #20]
 80062ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80062ec:	f04f 31ff 	mov.w	r1, #4294967295
 80062f0:	697b      	ldr	r3, [r7, #20]
 80062f2:	fa01 f303 	lsl.w	r3, r1, r3
 80062f6:	43d9      	mvns	r1, r3
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80062fc:	4313      	orrs	r3, r2
         );
}
 80062fe:	4618      	mov	r0, r3
 8006300:	3724      	adds	r7, #36	@ 0x24
 8006302:	46bd      	mov	sp, r7
 8006304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006308:	4770      	bx	lr

0800630a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800630a:	b580      	push	{r7, lr}
 800630c:	b082      	sub	sp, #8
 800630e:	af00      	add	r7, sp, #0
 8006310:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	f7ff ff4c 	bl	80061b0 <__NVIC_SetPriorityGrouping>
}
 8006318:	bf00      	nop
 800631a:	3708      	adds	r7, #8
 800631c:	46bd      	mov	sp, r7
 800631e:	bd80      	pop	{r7, pc}

08006320 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006320:	b580      	push	{r7, lr}
 8006322:	b086      	sub	sp, #24
 8006324:	af00      	add	r7, sp, #0
 8006326:	4603      	mov	r3, r0
 8006328:	60b9      	str	r1, [r7, #8]
 800632a:	607a      	str	r2, [r7, #4]
 800632c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800632e:	2300      	movs	r3, #0
 8006330:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006332:	f7ff ff61 	bl	80061f8 <__NVIC_GetPriorityGrouping>
 8006336:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006338:	687a      	ldr	r2, [r7, #4]
 800633a:	68b9      	ldr	r1, [r7, #8]
 800633c:	6978      	ldr	r0, [r7, #20]
 800633e:	f7ff ffb1 	bl	80062a4 <NVIC_EncodePriority>
 8006342:	4602      	mov	r2, r0
 8006344:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006348:	4611      	mov	r1, r2
 800634a:	4618      	mov	r0, r3
 800634c:	f7ff ff80 	bl	8006250 <__NVIC_SetPriority>
}
 8006350:	bf00      	nop
 8006352:	3718      	adds	r7, #24
 8006354:	46bd      	mov	sp, r7
 8006356:	bd80      	pop	{r7, pc}

08006358 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b082      	sub	sp, #8
 800635c:	af00      	add	r7, sp, #0
 800635e:	4603      	mov	r3, r0
 8006360:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006366:	4618      	mov	r0, r3
 8006368:	f7ff ff54 	bl	8006214 <__NVIC_EnableIRQ>
}
 800636c:	bf00      	nop
 800636e:	3708      	adds	r7, #8
 8006370:	46bd      	mov	sp, r7
 8006372:	bd80      	pop	{r7, pc}

08006374 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b082      	sub	sp, #8
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d101      	bne.n	8006386 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8006382:	2301      	movs	r3, #1
 8006384:	e054      	b.n	8006430 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	7f5b      	ldrb	r3, [r3, #29]
 800638a:	b2db      	uxtb	r3, r3
 800638c:	2b00      	cmp	r3, #0
 800638e:	d105      	bne.n	800639c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2200      	movs	r2, #0
 8006394:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f7fc f914 	bl	80025c4 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2202      	movs	r2, #2
 80063a0:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	791b      	ldrb	r3, [r3, #4]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d10c      	bne.n	80063c4 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a22      	ldr	r2, [pc, #136]	@ (8006438 <HAL_CRC_Init+0xc4>)
 80063b0:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	689a      	ldr	r2, [r3, #8]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f022 0218 	bic.w	r2, r2, #24
 80063c0:	609a      	str	r2, [r3, #8]
 80063c2:	e00c      	b.n	80063de <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6899      	ldr	r1, [r3, #8]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	68db      	ldr	r3, [r3, #12]
 80063cc:	461a      	mov	r2, r3
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	f000 f834 	bl	800643c <HAL_CRCEx_Polynomial_Set>
 80063d4:	4603      	mov	r3, r0
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d001      	beq.n	80063de <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80063da:	2301      	movs	r3, #1
 80063dc:	e028      	b.n	8006430 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	795b      	ldrb	r3, [r3, #5]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d105      	bne.n	80063f2 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f04f 32ff 	mov.w	r2, #4294967295
 80063ee:	611a      	str	r2, [r3, #16]
 80063f0:	e004      	b.n	80063fc <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	687a      	ldr	r2, [r7, #4]
 80063f8:	6912      	ldr	r2, [r2, #16]
 80063fa:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	689b      	ldr	r3, [r3, #8]
 8006402:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	695a      	ldr	r2, [r3, #20]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	430a      	orrs	r2, r1
 8006410:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	689b      	ldr	r3, [r3, #8]
 8006418:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	699a      	ldr	r2, [r3, #24]
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	430a      	orrs	r2, r1
 8006426:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2201      	movs	r2, #1
 800642c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800642e:	2300      	movs	r3, #0
}
 8006430:	4618      	mov	r0, r3
 8006432:	3708      	adds	r7, #8
 8006434:	46bd      	mov	sp, r7
 8006436:	bd80      	pop	{r7, pc}
 8006438:	04c11db7 	.word	0x04c11db7

0800643c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800643c:	b480      	push	{r7}
 800643e:	b087      	sub	sp, #28
 8006440:	af00      	add	r7, sp, #0
 8006442:	60f8      	str	r0, [r7, #12]
 8006444:	60b9      	str	r1, [r7, #8]
 8006446:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006448:	2300      	movs	r3, #0
 800644a:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800644c:	231f      	movs	r3, #31
 800644e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	f003 0301 	and.w	r3, r3, #1
 8006456:	2b00      	cmp	r3, #0
 8006458:	d102      	bne.n	8006460 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800645a:	2301      	movs	r3, #1
 800645c:	75fb      	strb	r3, [r7, #23]
 800645e:	e063      	b.n	8006528 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8006460:	bf00      	nop
 8006462:	693b      	ldr	r3, [r7, #16]
 8006464:	1e5a      	subs	r2, r3, #1
 8006466:	613a      	str	r2, [r7, #16]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d009      	beq.n	8006480 <HAL_CRCEx_Polynomial_Set+0x44>
 800646c:	693b      	ldr	r3, [r7, #16]
 800646e:	f003 031f 	and.w	r3, r3, #31
 8006472:	68ba      	ldr	r2, [r7, #8]
 8006474:	fa22 f303 	lsr.w	r3, r2, r3
 8006478:	f003 0301 	and.w	r3, r3, #1
 800647c:	2b00      	cmp	r3, #0
 800647e:	d0f0      	beq.n	8006462 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2b18      	cmp	r3, #24
 8006484:	d846      	bhi.n	8006514 <HAL_CRCEx_Polynomial_Set+0xd8>
 8006486:	a201      	add	r2, pc, #4	@ (adr r2, 800648c <HAL_CRCEx_Polynomial_Set+0x50>)
 8006488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800648c:	0800651b 	.word	0x0800651b
 8006490:	08006515 	.word	0x08006515
 8006494:	08006515 	.word	0x08006515
 8006498:	08006515 	.word	0x08006515
 800649c:	08006515 	.word	0x08006515
 80064a0:	08006515 	.word	0x08006515
 80064a4:	08006515 	.word	0x08006515
 80064a8:	08006515 	.word	0x08006515
 80064ac:	08006509 	.word	0x08006509
 80064b0:	08006515 	.word	0x08006515
 80064b4:	08006515 	.word	0x08006515
 80064b8:	08006515 	.word	0x08006515
 80064bc:	08006515 	.word	0x08006515
 80064c0:	08006515 	.word	0x08006515
 80064c4:	08006515 	.word	0x08006515
 80064c8:	08006515 	.word	0x08006515
 80064cc:	080064fd 	.word	0x080064fd
 80064d0:	08006515 	.word	0x08006515
 80064d4:	08006515 	.word	0x08006515
 80064d8:	08006515 	.word	0x08006515
 80064dc:	08006515 	.word	0x08006515
 80064e0:	08006515 	.word	0x08006515
 80064e4:	08006515 	.word	0x08006515
 80064e8:	08006515 	.word	0x08006515
 80064ec:	080064f1 	.word	0x080064f1
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 80064f0:	693b      	ldr	r3, [r7, #16]
 80064f2:	2b06      	cmp	r3, #6
 80064f4:	d913      	bls.n	800651e <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 80064f6:	2301      	movs	r3, #1
 80064f8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80064fa:	e010      	b.n	800651e <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 80064fc:	693b      	ldr	r3, [r7, #16]
 80064fe:	2b07      	cmp	r3, #7
 8006500:	d90f      	bls.n	8006522 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8006502:	2301      	movs	r3, #1
 8006504:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8006506:	e00c      	b.n	8006522 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8006508:	693b      	ldr	r3, [r7, #16]
 800650a:	2b0f      	cmp	r3, #15
 800650c:	d90b      	bls.n	8006526 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 800650e:	2301      	movs	r3, #1
 8006510:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8006512:	e008      	b.n	8006526 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8006514:	2301      	movs	r3, #1
 8006516:	75fb      	strb	r3, [r7, #23]
        break;
 8006518:	e006      	b.n	8006528 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800651a:	bf00      	nop
 800651c:	e004      	b.n	8006528 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800651e:	bf00      	nop
 8006520:	e002      	b.n	8006528 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8006522:	bf00      	nop
 8006524:	e000      	b.n	8006528 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8006526:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8006528:	7dfb      	ldrb	r3, [r7, #23]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d10d      	bne.n	800654a <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	68ba      	ldr	r2, [r7, #8]
 8006534:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	689b      	ldr	r3, [r3, #8]
 800653c:	f023 0118 	bic.w	r1, r3, #24
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	687a      	ldr	r2, [r7, #4]
 8006546:	430a      	orrs	r2, r1
 8006548:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800654a:	7dfb      	ldrb	r3, [r7, #23]
}
 800654c:	4618      	mov	r0, r3
 800654e:	371c      	adds	r7, #28
 8006550:	46bd      	mov	sp, r7
 8006552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006556:	4770      	bx	lr

08006558 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b082      	sub	sp, #8
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d101      	bne.n	800656a <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 8006566:	2301      	movs	r3, #1
 8006568:	e069      	b.n	800663e <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006570:	b2db      	uxtb	r3, r3
 8006572:	2b00      	cmp	r3, #0
 8006574:	d102      	bne.n	800657c <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f7fc f844 	bl	8002604 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2202      	movs	r2, #2
 8006580:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

#ifdef DCMI_CR_BSM
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	699b      	ldr	r3, [r3, #24]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d002      	beq.n	8006592 <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2200      	movs	r2, #0
 8006590:	625a      	str	r2, [r3, #36]	@ 0x24
  }
#endif
  /* Configures the HS, VS, DE and PC polarity */
#ifdef DCMI_CR_BSM
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	6819      	ldr	r1, [r3, #0]
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681a      	ldr	r2, [r3, #0]
 800659c:	4b2a      	ldr	r3, [pc, #168]	@ (8006648 <HAL_DCMI_Init+0xf0>)
 800659e:	400b      	ands	r3, r1
 80065a0:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	6819      	ldr	r1, [r3, #0]
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	685a      	ldr	r2, [r3, #4]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	695b      	ldr	r3, [r3, #20]
 80065b0:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80065b6:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	691b      	ldr	r3, [r3, #16]
 80065bc:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 80065c2:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	699b      	ldr	r3, [r3, #24]
 80065c8:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 80065ce:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065d4:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 80065da:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065e0:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 80065e6:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	430a      	orrs	r2, r1
 80065ee:	601a      	str	r2, [r3, #0]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
                                    hdcmi->Init.JPEGMode);
#endif

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	2b10      	cmp	r3, #16
 80065f6:	d112      	bne.n	800661e <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	7f1b      	ldrb	r3, [r3, #28]
 80065fc:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	7f5b      	ldrb	r3, [r3, #29]
 8006602:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8006604:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	7f9b      	ldrb	r3, [r3, #30]
 800660a:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 800660c:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	7fdb      	ldrb	r3, [r3, #31]
 8006614:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 800661a:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 800661c:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	68da      	ldr	r2, [r3, #12]
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f042 021e 	orr.w	r2, r2, #30
 800662c:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2200      	movs	r2, #0
 8006632:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2201      	movs	r2, #1
 8006638:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800663c:	2300      	movs	r3, #0
}
 800663e:	4618      	mov	r0, r3
 8006640:	3708      	adds	r7, #8
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}
 8006646:	bf00      	nop
 8006648:	ffe0f007 	.word	0xffe0f007

0800664c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b086      	sub	sp, #24
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006654:	2300      	movs	r3, #0
 8006656:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006658:	f7ff fae2 	bl	8005c20 <HAL_GetTick>
 800665c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d101      	bne.n	8006668 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006664:	2301      	movs	r3, #1
 8006666:	e099      	b.n	800679c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2202      	movs	r2, #2
 800666c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2200      	movs	r2, #0
 8006674:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	681a      	ldr	r2, [r3, #0]
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f022 0201 	bic.w	r2, r2, #1
 8006686:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006688:	e00f      	b.n	80066aa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800668a:	f7ff fac9 	bl	8005c20 <HAL_GetTick>
 800668e:	4602      	mov	r2, r0
 8006690:	693b      	ldr	r3, [r7, #16]
 8006692:	1ad3      	subs	r3, r2, r3
 8006694:	2b05      	cmp	r3, #5
 8006696:	d908      	bls.n	80066aa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2220      	movs	r2, #32
 800669c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2203      	movs	r2, #3
 80066a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80066a6:	2303      	movs	r3, #3
 80066a8:	e078      	b.n	800679c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f003 0301 	and.w	r3, r3, #1
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d1e8      	bne.n	800668a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80066c0:	697a      	ldr	r2, [r7, #20]
 80066c2:	4b38      	ldr	r3, [pc, #224]	@ (80067a4 <HAL_DMA_Init+0x158>)
 80066c4:	4013      	ands	r3, r2
 80066c6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	685a      	ldr	r2, [r3, #4]
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	689b      	ldr	r3, [r3, #8]
 80066d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80066d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	691b      	ldr	r3, [r3, #16]
 80066dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80066e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	699b      	ldr	r3, [r3, #24]
 80066e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80066ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6a1b      	ldr	r3, [r3, #32]
 80066f4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80066f6:	697a      	ldr	r2, [r7, #20]
 80066f8:	4313      	orrs	r3, r2
 80066fa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006700:	2b04      	cmp	r3, #4
 8006702:	d107      	bne.n	8006714 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800670c:	4313      	orrs	r3, r2
 800670e:	697a      	ldr	r2, [r7, #20]
 8006710:	4313      	orrs	r3, r2
 8006712:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	697a      	ldr	r2, [r7, #20]
 800671a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	695b      	ldr	r3, [r3, #20]
 8006722:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006724:	697b      	ldr	r3, [r7, #20]
 8006726:	f023 0307 	bic.w	r3, r3, #7
 800672a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006730:	697a      	ldr	r2, [r7, #20]
 8006732:	4313      	orrs	r3, r2
 8006734:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800673a:	2b04      	cmp	r3, #4
 800673c:	d117      	bne.n	800676e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006742:	697a      	ldr	r2, [r7, #20]
 8006744:	4313      	orrs	r3, r2
 8006746:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800674c:	2b00      	cmp	r3, #0
 800674e:	d00e      	beq.n	800676e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006750:	6878      	ldr	r0, [r7, #4]
 8006752:	f000 fb73 	bl	8006e3c <DMA_CheckFifoParam>
 8006756:	4603      	mov	r3, r0
 8006758:	2b00      	cmp	r3, #0
 800675a:	d008      	beq.n	800676e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2240      	movs	r2, #64	@ 0x40
 8006760:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2200      	movs	r2, #0
 8006766:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800676a:	2301      	movs	r3, #1
 800676c:	e016      	b.n	800679c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	697a      	ldr	r2, [r7, #20]
 8006774:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	f000 fb2a 	bl	8006dd0 <DMA_CalcBaseAndBitshift>
 800677c:	4603      	mov	r3, r0
 800677e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006784:	223f      	movs	r2, #63	@ 0x3f
 8006786:	409a      	lsls	r2, r3
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2200      	movs	r2, #0
 8006790:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2201      	movs	r2, #1
 8006796:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800679a:	2300      	movs	r3, #0
}
 800679c:	4618      	mov	r0, r3
 800679e:	3718      	adds	r7, #24
 80067a0:	46bd      	mov	sp, r7
 80067a2:	bd80      	pop	{r7, pc}
 80067a4:	f010803f 	.word	0xf010803f

080067a8 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b084      	sub	sp, #16
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d101      	bne.n	80067ba <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80067b6:	2301      	movs	r3, #1
 80067b8:	e050      	b.n	800685c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80067c0:	b2db      	uxtb	r3, r3
 80067c2:	2b02      	cmp	r3, #2
 80067c4:	d101      	bne.n	80067ca <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80067c6:	2302      	movs	r3, #2
 80067c8:	e048      	b.n	800685c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	681a      	ldr	r2, [r3, #0]
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f022 0201 	bic.w	r2, r2, #1
 80067d8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	2200      	movs	r2, #0
 80067e0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	2200      	movs	r2, #0
 80067e8:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	2200      	movs	r2, #0
 80067f0:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	2200      	movs	r2, #0
 80067f8:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	2200      	movs	r2, #0
 8006800:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	2221      	movs	r2, #33	@ 0x21
 8006808:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	f000 fae0 	bl	8006dd0 <DMA_CalcBaseAndBitshift>
 8006810:	4603      	mov	r3, r0
 8006812:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006818:	223f      	movs	r2, #63	@ 0x3f
 800681a:	409a      	lsls	r2, r3
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2200      	movs	r2, #0
 8006824:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2200      	movs	r2, #0
 800682a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2200      	movs	r2, #0
 8006830:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2200      	movs	r2, #0
 8006836:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2200      	movs	r2, #0
 800683c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2200      	movs	r2, #0
 8006842:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2200      	movs	r2, #0
 8006848:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2200      	movs	r2, #0
 800684e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2200      	movs	r2, #0
 8006856:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800685a:	2300      	movs	r3, #0
}
 800685c:	4618      	mov	r0, r3
 800685e:	3710      	adds	r7, #16
 8006860:	46bd      	mov	sp, r7
 8006862:	bd80      	pop	{r7, pc}

08006864 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b086      	sub	sp, #24
 8006868:	af00      	add	r7, sp, #0
 800686a:	60f8      	str	r0, [r7, #12]
 800686c:	60b9      	str	r1, [r7, #8]
 800686e:	607a      	str	r2, [r7, #4]
 8006870:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006872:	2300      	movs	r3, #0
 8006874:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800687a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006882:	2b01      	cmp	r3, #1
 8006884:	d101      	bne.n	800688a <HAL_DMA_Start_IT+0x26>
 8006886:	2302      	movs	r3, #2
 8006888:	e048      	b.n	800691c <HAL_DMA_Start_IT+0xb8>
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	2201      	movs	r2, #1
 800688e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006898:	b2db      	uxtb	r3, r3
 800689a:	2b01      	cmp	r3, #1
 800689c:	d137      	bne.n	800690e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	2202      	movs	r2, #2
 80068a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2200      	movs	r2, #0
 80068aa:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	687a      	ldr	r2, [r7, #4]
 80068b0:	68b9      	ldr	r1, [r7, #8]
 80068b2:	68f8      	ldr	r0, [r7, #12]
 80068b4:	f000 fa5e 	bl	8006d74 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068bc:	223f      	movs	r2, #63	@ 0x3f
 80068be:	409a      	lsls	r2, r3
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	681a      	ldr	r2, [r3, #0]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f042 0216 	orr.w	r2, r2, #22
 80068d2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	695a      	ldr	r2, [r3, #20]
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80068e2:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d007      	beq.n	80068fc <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	681a      	ldr	r2, [r3, #0]
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f042 0208 	orr.w	r2, r2, #8
 80068fa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	681a      	ldr	r2, [r3, #0]
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f042 0201 	orr.w	r2, r2, #1
 800690a:	601a      	str	r2, [r3, #0]
 800690c:	e005      	b.n	800691a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	2200      	movs	r2, #0
 8006912:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006916:	2302      	movs	r3, #2
 8006918:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800691a:	7dfb      	ldrb	r3, [r7, #23]
}
 800691c:	4618      	mov	r0, r3
 800691e:	3718      	adds	r7, #24
 8006920:	46bd      	mov	sp, r7
 8006922:	bd80      	pop	{r7, pc}

08006924 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b084      	sub	sp, #16
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006930:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006932:	f7ff f975 	bl	8005c20 <HAL_GetTick>
 8006936:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800693e:	b2db      	uxtb	r3, r3
 8006940:	2b02      	cmp	r3, #2
 8006942:	d008      	beq.n	8006956 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2280      	movs	r2, #128	@ 0x80
 8006948:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2200      	movs	r2, #0
 800694e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8006952:	2301      	movs	r3, #1
 8006954:	e052      	b.n	80069fc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	681a      	ldr	r2, [r3, #0]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f022 0216 	bic.w	r2, r2, #22
 8006964:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	695a      	ldr	r2, [r3, #20]
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006974:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800697a:	2b00      	cmp	r3, #0
 800697c:	d103      	bne.n	8006986 <HAL_DMA_Abort+0x62>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006982:	2b00      	cmp	r3, #0
 8006984:	d007      	beq.n	8006996 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	681a      	ldr	r2, [r3, #0]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f022 0208 	bic.w	r2, r2, #8
 8006994:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	681a      	ldr	r2, [r3, #0]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f022 0201 	bic.w	r2, r2, #1
 80069a4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80069a6:	e013      	b.n	80069d0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80069a8:	f7ff f93a 	bl	8005c20 <HAL_GetTick>
 80069ac:	4602      	mov	r2, r0
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	1ad3      	subs	r3, r2, r3
 80069b2:	2b05      	cmp	r3, #5
 80069b4:	d90c      	bls.n	80069d0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2220      	movs	r2, #32
 80069ba:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2203      	movs	r2, #3
 80069c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2200      	movs	r2, #0
 80069c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80069cc:	2303      	movs	r3, #3
 80069ce:	e015      	b.n	80069fc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f003 0301 	and.w	r3, r3, #1
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d1e4      	bne.n	80069a8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069e2:	223f      	movs	r2, #63	@ 0x3f
 80069e4:	409a      	lsls	r2, r3
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2201      	movs	r2, #1
 80069ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2200      	movs	r2, #0
 80069f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 80069fa:	2300      	movs	r3, #0
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	3710      	adds	r7, #16
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bd80      	pop	{r7, pc}

08006a04 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006a04:	b480      	push	{r7}
 8006a06:	b083      	sub	sp, #12
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006a12:	b2db      	uxtb	r3, r3
 8006a14:	2b02      	cmp	r3, #2
 8006a16:	d004      	beq.n	8006a22 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2280      	movs	r2, #128	@ 0x80
 8006a1c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006a1e:	2301      	movs	r3, #1
 8006a20:	e00c      	b.n	8006a3c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2205      	movs	r2, #5
 8006a26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	681a      	ldr	r2, [r3, #0]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f022 0201 	bic.w	r2, r2, #1
 8006a38:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006a3a:	2300      	movs	r3, #0
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	370c      	adds	r7, #12
 8006a40:	46bd      	mov	sp, r7
 8006a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a46:	4770      	bx	lr

08006a48 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b086      	sub	sp, #24
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8006a50:	2300      	movs	r3, #0
 8006a52:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8006a54:	4b8e      	ldr	r3, [pc, #568]	@ (8006c90 <HAL_DMA_IRQHandler+0x248>)
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4a8e      	ldr	r2, [pc, #568]	@ (8006c94 <HAL_DMA_IRQHandler+0x24c>)
 8006a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8006a5e:	0a9b      	lsrs	r3, r3, #10
 8006a60:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a66:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006a68:	693b      	ldr	r3, [r7, #16]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a72:	2208      	movs	r2, #8
 8006a74:	409a      	lsls	r2, r3
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	4013      	ands	r3, r2
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d01a      	beq.n	8006ab4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f003 0304 	and.w	r3, r3, #4
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d013      	beq.n	8006ab4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	681a      	ldr	r2, [r3, #0]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f022 0204 	bic.w	r2, r2, #4
 8006a9a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006aa0:	2208      	movs	r2, #8
 8006aa2:	409a      	lsls	r2, r3
 8006aa4:	693b      	ldr	r3, [r7, #16]
 8006aa6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006aac:	f043 0201 	orr.w	r2, r3, #1
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ab8:	2201      	movs	r2, #1
 8006aba:	409a      	lsls	r2, r3
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	4013      	ands	r3, r2
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d012      	beq.n	8006aea <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	695b      	ldr	r3, [r3, #20]
 8006aca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d00b      	beq.n	8006aea <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ad6:	2201      	movs	r2, #1
 8006ad8:	409a      	lsls	r2, r3
 8006ada:	693b      	ldr	r3, [r7, #16]
 8006adc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ae2:	f043 0202 	orr.w	r2, r3, #2
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006aee:	2204      	movs	r2, #4
 8006af0:	409a      	lsls	r2, r3
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	4013      	ands	r3, r2
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d012      	beq.n	8006b20 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f003 0302 	and.w	r3, r3, #2
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d00b      	beq.n	8006b20 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b0c:	2204      	movs	r2, #4
 8006b0e:	409a      	lsls	r2, r3
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b18:	f043 0204 	orr.w	r2, r3, #4
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b24:	2210      	movs	r2, #16
 8006b26:	409a      	lsls	r2, r3
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	4013      	ands	r3, r2
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d043      	beq.n	8006bb8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f003 0308 	and.w	r3, r3, #8
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d03c      	beq.n	8006bb8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b42:	2210      	movs	r2, #16
 8006b44:	409a      	lsls	r2, r3
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d018      	beq.n	8006b8a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d108      	bne.n	8006b78 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d024      	beq.n	8006bb8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	4798      	blx	r3
 8006b76:	e01f      	b.n	8006bb8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d01b      	beq.n	8006bb8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b84:	6878      	ldr	r0, [r7, #4]
 8006b86:	4798      	blx	r3
 8006b88:	e016      	b.n	8006bb8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d107      	bne.n	8006ba8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	681a      	ldr	r2, [r3, #0]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f022 0208 	bic.w	r2, r2, #8
 8006ba6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d003      	beq.n	8006bb8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bb4:	6878      	ldr	r0, [r7, #4]
 8006bb6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bbc:	2220      	movs	r2, #32
 8006bbe:	409a      	lsls	r2, r3
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	4013      	ands	r3, r2
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	f000 808f 	beq.w	8006ce8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f003 0310 	and.w	r3, r3, #16
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	f000 8087 	beq.w	8006ce8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bde:	2220      	movs	r2, #32
 8006be0:	409a      	lsls	r2, r3
 8006be2:	693b      	ldr	r3, [r7, #16]
 8006be4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006bec:	b2db      	uxtb	r3, r3
 8006bee:	2b05      	cmp	r3, #5
 8006bf0:	d136      	bne.n	8006c60 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	681a      	ldr	r2, [r3, #0]
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f022 0216 	bic.w	r2, r2, #22
 8006c00:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	695a      	ldr	r2, [r3, #20]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006c10:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d103      	bne.n	8006c22 <HAL_DMA_IRQHandler+0x1da>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d007      	beq.n	8006c32 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	681a      	ldr	r2, [r3, #0]
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f022 0208 	bic.w	r2, r2, #8
 8006c30:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c36:	223f      	movs	r2, #63	@ 0x3f
 8006c38:	409a      	lsls	r2, r3
 8006c3a:	693b      	ldr	r3, [r7, #16]
 8006c3c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2201      	movs	r2, #1
 8006c42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2200      	movs	r2, #0
 8006c4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d07e      	beq.n	8006d54 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	4798      	blx	r3
        }
        return;
 8006c5e:	e079      	b.n	8006d54 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d01d      	beq.n	8006caa <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d10d      	bne.n	8006c98 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d031      	beq.n	8006ce8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c88:	6878      	ldr	r0, [r7, #4]
 8006c8a:	4798      	blx	r3
 8006c8c:	e02c      	b.n	8006ce8 <HAL_DMA_IRQHandler+0x2a0>
 8006c8e:	bf00      	nop
 8006c90:	20000008 	.word	0x20000008
 8006c94:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d023      	beq.n	8006ce8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	4798      	blx	r3
 8006ca8:	e01e      	b.n	8006ce8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d10f      	bne.n	8006cd8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	681a      	ldr	r2, [r3, #0]
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f022 0210 	bic.w	r2, r2, #16
 8006cc6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2201      	movs	r2, #1
 8006ccc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d003      	beq.n	8006ce8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ce4:	6878      	ldr	r0, [r7, #4]
 8006ce6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d032      	beq.n	8006d56 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cf4:	f003 0301 	and.w	r3, r3, #1
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d022      	beq.n	8006d42 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2205      	movs	r2, #5
 8006d00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	681a      	ldr	r2, [r3, #0]
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f022 0201 	bic.w	r2, r2, #1
 8006d12:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	3301      	adds	r3, #1
 8006d18:	60bb      	str	r3, [r7, #8]
 8006d1a:	697a      	ldr	r2, [r7, #20]
 8006d1c:	429a      	cmp	r2, r3
 8006d1e:	d307      	bcc.n	8006d30 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f003 0301 	and.w	r3, r3, #1
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d1f2      	bne.n	8006d14 <HAL_DMA_IRQHandler+0x2cc>
 8006d2e:	e000      	b.n	8006d32 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006d30:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2201      	movs	r2, #1
 8006d36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d005      	beq.n	8006d56 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	4798      	blx	r3
 8006d52:	e000      	b.n	8006d56 <HAL_DMA_IRQHandler+0x30e>
        return;
 8006d54:	bf00      	nop
    }
  }
}
 8006d56:	3718      	adds	r7, #24
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	bd80      	pop	{r7, pc}

08006d5c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b083      	sub	sp, #12
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8006d68:	4618      	mov	r0, r3
 8006d6a:	370c      	adds	r7, #12
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d72:	4770      	bx	lr

08006d74 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006d74:	b480      	push	{r7}
 8006d76:	b085      	sub	sp, #20
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	60f8      	str	r0, [r7, #12]
 8006d7c:	60b9      	str	r1, [r7, #8]
 8006d7e:	607a      	str	r2, [r7, #4]
 8006d80:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	681a      	ldr	r2, [r3, #0]
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006d90:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	683a      	ldr	r2, [r7, #0]
 8006d98:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	689b      	ldr	r3, [r3, #8]
 8006d9e:	2b40      	cmp	r3, #64	@ 0x40
 8006da0:	d108      	bne.n	8006db4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	687a      	ldr	r2, [r7, #4]
 8006da8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	68ba      	ldr	r2, [r7, #8]
 8006db0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006db2:	e007      	b.n	8006dc4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	68ba      	ldr	r2, [r7, #8]
 8006dba:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	687a      	ldr	r2, [r7, #4]
 8006dc2:	60da      	str	r2, [r3, #12]
}
 8006dc4:	bf00      	nop
 8006dc6:	3714      	adds	r7, #20
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dce:	4770      	bx	lr

08006dd0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006dd0:	b480      	push	{r7}
 8006dd2:	b085      	sub	sp, #20
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	b2db      	uxtb	r3, r3
 8006dde:	3b10      	subs	r3, #16
 8006de0:	4a13      	ldr	r2, [pc, #76]	@ (8006e30 <DMA_CalcBaseAndBitshift+0x60>)
 8006de2:	fba2 2303 	umull	r2, r3, r2, r3
 8006de6:	091b      	lsrs	r3, r3, #4
 8006de8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006dea:	4a12      	ldr	r2, [pc, #72]	@ (8006e34 <DMA_CalcBaseAndBitshift+0x64>)
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	4413      	add	r3, r2
 8006df0:	781b      	ldrb	r3, [r3, #0]
 8006df2:	461a      	mov	r2, r3
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	2b03      	cmp	r3, #3
 8006dfc:	d908      	bls.n	8006e10 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	461a      	mov	r2, r3
 8006e04:	4b0c      	ldr	r3, [pc, #48]	@ (8006e38 <DMA_CalcBaseAndBitshift+0x68>)
 8006e06:	4013      	ands	r3, r2
 8006e08:	1d1a      	adds	r2, r3, #4
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	659a      	str	r2, [r3, #88]	@ 0x58
 8006e0e:	e006      	b.n	8006e1e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	461a      	mov	r2, r3
 8006e16:	4b08      	ldr	r3, [pc, #32]	@ (8006e38 <DMA_CalcBaseAndBitshift+0x68>)
 8006e18:	4013      	ands	r3, r2
 8006e1a:	687a      	ldr	r2, [r7, #4]
 8006e1c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006e22:	4618      	mov	r0, r3
 8006e24:	3714      	adds	r7, #20
 8006e26:	46bd      	mov	sp, r7
 8006e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2c:	4770      	bx	lr
 8006e2e:	bf00      	nop
 8006e30:	aaaaaaab 	.word	0xaaaaaaab
 8006e34:	08018184 	.word	0x08018184
 8006e38:	fffffc00 	.word	0xfffffc00

08006e3c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b085      	sub	sp, #20
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006e44:	2300      	movs	r3, #0
 8006e46:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e4c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	699b      	ldr	r3, [r3, #24]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d11f      	bne.n	8006e96 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	2b03      	cmp	r3, #3
 8006e5a:	d856      	bhi.n	8006f0a <DMA_CheckFifoParam+0xce>
 8006e5c:	a201      	add	r2, pc, #4	@ (adr r2, 8006e64 <DMA_CheckFifoParam+0x28>)
 8006e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e62:	bf00      	nop
 8006e64:	08006e75 	.word	0x08006e75
 8006e68:	08006e87 	.word	0x08006e87
 8006e6c:	08006e75 	.word	0x08006e75
 8006e70:	08006f0b 	.word	0x08006f0b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e78:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d046      	beq.n	8006f0e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006e80:	2301      	movs	r3, #1
 8006e82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006e84:	e043      	b.n	8006f0e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e8a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006e8e:	d140      	bne.n	8006f12 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006e90:	2301      	movs	r3, #1
 8006e92:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006e94:	e03d      	b.n	8006f12 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	699b      	ldr	r3, [r3, #24]
 8006e9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e9e:	d121      	bne.n	8006ee4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006ea0:	68bb      	ldr	r3, [r7, #8]
 8006ea2:	2b03      	cmp	r3, #3
 8006ea4:	d837      	bhi.n	8006f16 <DMA_CheckFifoParam+0xda>
 8006ea6:	a201      	add	r2, pc, #4	@ (adr r2, 8006eac <DMA_CheckFifoParam+0x70>)
 8006ea8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eac:	08006ebd 	.word	0x08006ebd
 8006eb0:	08006ec3 	.word	0x08006ec3
 8006eb4:	08006ebd 	.word	0x08006ebd
 8006eb8:	08006ed5 	.word	0x08006ed5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	73fb      	strb	r3, [r7, #15]
      break;
 8006ec0:	e030      	b.n	8006f24 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ec6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d025      	beq.n	8006f1a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006ece:	2301      	movs	r3, #1
 8006ed0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006ed2:	e022      	b.n	8006f1a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ed8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006edc:	d11f      	bne.n	8006f1e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006ede:	2301      	movs	r3, #1
 8006ee0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006ee2:	e01c      	b.n	8006f1e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006ee4:	68bb      	ldr	r3, [r7, #8]
 8006ee6:	2b02      	cmp	r3, #2
 8006ee8:	d903      	bls.n	8006ef2 <DMA_CheckFifoParam+0xb6>
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	2b03      	cmp	r3, #3
 8006eee:	d003      	beq.n	8006ef8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006ef0:	e018      	b.n	8006f24 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	73fb      	strb	r3, [r7, #15]
      break;
 8006ef6:	e015      	b.n	8006f24 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006efc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d00e      	beq.n	8006f22 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006f04:	2301      	movs	r3, #1
 8006f06:	73fb      	strb	r3, [r7, #15]
      break;
 8006f08:	e00b      	b.n	8006f22 <DMA_CheckFifoParam+0xe6>
      break;
 8006f0a:	bf00      	nop
 8006f0c:	e00a      	b.n	8006f24 <DMA_CheckFifoParam+0xe8>
      break;
 8006f0e:	bf00      	nop
 8006f10:	e008      	b.n	8006f24 <DMA_CheckFifoParam+0xe8>
      break;
 8006f12:	bf00      	nop
 8006f14:	e006      	b.n	8006f24 <DMA_CheckFifoParam+0xe8>
      break;
 8006f16:	bf00      	nop
 8006f18:	e004      	b.n	8006f24 <DMA_CheckFifoParam+0xe8>
      break;
 8006f1a:	bf00      	nop
 8006f1c:	e002      	b.n	8006f24 <DMA_CheckFifoParam+0xe8>
      break;   
 8006f1e:	bf00      	nop
 8006f20:	e000      	b.n	8006f24 <DMA_CheckFifoParam+0xe8>
      break;
 8006f22:	bf00      	nop
    }
  } 
  
  return status; 
 8006f24:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f26:	4618      	mov	r0, r3
 8006f28:	3714      	adds	r7, #20
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f30:	4770      	bx	lr
 8006f32:	bf00      	nop

08006f34 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b082      	sub	sp, #8
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d101      	bne.n	8006f46 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8006f42:	2301      	movs	r3, #1
 8006f44:	e039      	b.n	8006fba <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8006f4c:	b2db      	uxtb	r3, r3
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d106      	bne.n	8006f60 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2200      	movs	r2, #0
 8006f56:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f7fb fc10 	bl	8002780 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2202      	movs	r2, #2
 8006f64:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	685a      	ldr	r2, [r3, #4]
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	430a      	orrs	r2, r1
 8006f7c:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f84:	f023 0107 	bic.w	r1, r3, #7
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	689a      	ldr	r2, [r3, #8]
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	430a      	orrs	r2, r1
 8006f92:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006f9a:	4b0a      	ldr	r3, [pc, #40]	@ (8006fc4 <HAL_DMA2D_Init+0x90>)
 8006f9c:	4013      	ands	r3, r2
 8006f9e:	687a      	ldr	r2, [r7, #4]
 8006fa0:	68d1      	ldr	r1, [r2, #12]
 8006fa2:	687a      	ldr	r2, [r7, #4]
 8006fa4:	6812      	ldr	r2, [r2, #0]
 8006fa6:	430b      	orrs	r3, r1
 8006fa8:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	2200      	movs	r2, #0
 8006fae:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8006fb8:	2300      	movs	r3, #0
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	3708      	adds	r7, #8
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd80      	pop	{r7, pc}
 8006fc2:	bf00      	nop
 8006fc4:	ffffc000 	.word	0xffffc000

08006fc8 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b084      	sub	sp, #16
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	f003 0301 	and.w	r3, r3, #1
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d026      	beq.n	8007038 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8006fea:	68bb      	ldr	r3, [r7, #8]
 8006fec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d021      	beq.n	8007038 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	681a      	ldr	r2, [r3, #0]
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007002:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007008:	f043 0201 	orr.w	r2, r3, #1
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	2201      	movs	r2, #1
 8007016:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2204      	movs	r2, #4
 800701c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2200      	movs	r2, #0
 8007024:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	695b      	ldr	r3, [r3, #20]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d003      	beq.n	8007038 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	695b      	ldr	r3, [r3, #20]
 8007034:	6878      	ldr	r0, [r7, #4]
 8007036:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	f003 0320 	and.w	r3, r3, #32
 800703e:	2b00      	cmp	r3, #0
 8007040:	d026      	beq.n	8007090 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8007042:	68bb      	ldr	r3, [r7, #8]
 8007044:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007048:	2b00      	cmp	r3, #0
 800704a:	d021      	beq.n	8007090 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	681a      	ldr	r2, [r3, #0]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800705a:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	2220      	movs	r2, #32
 8007062:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007068:	f043 0202 	orr.w	r2, r3, #2
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2204      	movs	r2, #4
 8007074:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2200      	movs	r2, #0
 800707c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	695b      	ldr	r3, [r3, #20]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d003      	beq.n	8007090 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	695b      	ldr	r3, [r3, #20]
 800708c:	6878      	ldr	r0, [r7, #4]
 800708e:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	f003 0308 	and.w	r3, r3, #8
 8007096:	2b00      	cmp	r3, #0
 8007098:	d026      	beq.n	80070e8 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d021      	beq.n	80070e8 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	681a      	ldr	r2, [r3, #0]
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80070b2:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	2208      	movs	r2, #8
 80070ba:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070c0:	f043 0204 	orr.w	r2, r3, #4
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2204      	movs	r2, #4
 80070cc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2200      	movs	r2, #0
 80070d4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	695b      	ldr	r3, [r3, #20]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d003      	beq.n	80070e8 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	695b      	ldr	r3, [r3, #20]
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	f003 0304 	and.w	r3, r3, #4
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d013      	beq.n	800711a <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d00e      	beq.n	800711a <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	681a      	ldr	r2, [r3, #0]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800710a:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	2204      	movs	r2, #4
 8007112:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8007114:	6878      	ldr	r0, [r7, #4]
 8007116:	f000 f853 	bl	80071c0 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	f003 0302 	and.w	r3, r3, #2
 8007120:	2b00      	cmp	r3, #0
 8007122:	d024      	beq.n	800716e <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800712a:	2b00      	cmp	r3, #0
 800712c:	d01f      	beq.n	800716e <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	681a      	ldr	r2, [r3, #0]
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800713c:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	2202      	movs	r2, #2
 8007144:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2201      	movs	r2, #1
 8007152:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2200      	movs	r2, #0
 800715a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	691b      	ldr	r3, [r3, #16]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d003      	beq.n	800716e <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	691b      	ldr	r3, [r3, #16]
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	f003 0310 	and.w	r3, r3, #16
 8007174:	2b00      	cmp	r3, #0
 8007176:	d01f      	beq.n	80071b8 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800717e:	2b00      	cmp	r3, #0
 8007180:	d01a      	beq.n	80071b8 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	681a      	ldr	r2, [r3, #0]
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007190:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	2210      	movs	r2, #16
 8007198:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2201      	movs	r2, #1
 80071a6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2200      	movs	r2, #0
 80071ae:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	f000 f80e 	bl	80071d4 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 80071b8:	bf00      	nop
 80071ba:	3710      	adds	r7, #16
 80071bc:	46bd      	mov	sp, r7
 80071be:	bd80      	pop	{r7, pc}

080071c0 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80071c0:	b480      	push	{r7}
 80071c2:	b083      	sub	sp, #12
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 80071c8:	bf00      	nop
 80071ca:	370c      	adds	r7, #12
 80071cc:	46bd      	mov	sp, r7
 80071ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d2:	4770      	bx	lr

080071d4 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80071d4:	b480      	push	{r7}
 80071d6:	b083      	sub	sp, #12
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 80071dc:	bf00      	nop
 80071de:	370c      	adds	r7, #12
 80071e0:	46bd      	mov	sp, r7
 80071e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e6:	4770      	bx	lr

080071e8 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80071e8:	b480      	push	{r7}
 80071ea:	b087      	sub	sp, #28
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
 80071f0:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	685b      	ldr	r3, [r3, #4]
 80071f6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007200:	2b01      	cmp	r3, #1
 8007202:	d101      	bne.n	8007208 <HAL_DMA2D_ConfigLayer+0x20>
 8007204:	2302      	movs	r3, #2
 8007206:	e079      	b.n	80072fc <HAL_DMA2D_ConfigLayer+0x114>
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2201      	movs	r2, #1
 800720c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2202      	movs	r2, #2
 8007214:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	011b      	lsls	r3, r3, #4
 800721c:	3318      	adds	r3, #24
 800721e:	687a      	ldr	r2, [r7, #4]
 8007220:	4413      	add	r3, r2
 8007222:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8007224:	693b      	ldr	r3, [r7, #16]
 8007226:	685a      	ldr	r2, [r3, #4]
 8007228:	693b      	ldr	r3, [r7, #16]
 800722a:	689b      	ldr	r3, [r3, #8]
 800722c:	041b      	lsls	r3, r3, #16
 800722e:	4313      	orrs	r3, r2
 8007230:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8007232:	4b35      	ldr	r3, [pc, #212]	@ (8007308 <HAL_DMA2D_ConfigLayer+0x120>)
 8007234:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8007236:	693b      	ldr	r3, [r7, #16]
 8007238:	685b      	ldr	r3, [r3, #4]
 800723a:	2b0a      	cmp	r3, #10
 800723c:	d003      	beq.n	8007246 <HAL_DMA2D_ConfigLayer+0x5e>
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	685b      	ldr	r3, [r3, #4]
 8007242:	2b09      	cmp	r3, #9
 8007244:	d107      	bne.n	8007256 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8007246:	693b      	ldr	r3, [r7, #16]
 8007248:	68db      	ldr	r3, [r3, #12]
 800724a:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800724e:	697a      	ldr	r2, [r7, #20]
 8007250:	4313      	orrs	r3, r2
 8007252:	617b      	str	r3, [r7, #20]
 8007254:	e005      	b.n	8007262 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8007256:	693b      	ldr	r3, [r7, #16]
 8007258:	68db      	ldr	r3, [r3, #12]
 800725a:	061b      	lsls	r3, r3, #24
 800725c:	697a      	ldr	r2, [r7, #20]
 800725e:	4313      	orrs	r3, r2
 8007260:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d120      	bne.n	80072aa <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	43db      	mvns	r3, r3
 8007272:	ea02 0103 	and.w	r1, r2, r3
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	697a      	ldr	r2, [r7, #20]
 800727c:	430a      	orrs	r2, r1
 800727e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	693a      	ldr	r2, [r7, #16]
 8007286:	6812      	ldr	r2, [r2, #0]
 8007288:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800728a:	693b      	ldr	r3, [r7, #16]
 800728c:	685b      	ldr	r3, [r3, #4]
 800728e:	2b0a      	cmp	r3, #10
 8007290:	d003      	beq.n	800729a <HAL_DMA2D_ConfigLayer+0xb2>
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	685b      	ldr	r3, [r3, #4]
 8007296:	2b09      	cmp	r3, #9
 8007298:	d127      	bne.n	80072ea <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 800729a:	693b      	ldr	r3, [r7, #16]
 800729c:	68da      	ldr	r2, [r3, #12]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 80072a6:	629a      	str	r2, [r3, #40]	@ 0x28
 80072a8:	e01f      	b.n	80072ea <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	69da      	ldr	r2, [r3, #28]
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	43db      	mvns	r3, r3
 80072b4:	ea02 0103 	and.w	r1, r2, r3
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	697a      	ldr	r2, [r7, #20]
 80072be:	430a      	orrs	r2, r1
 80072c0:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	693a      	ldr	r2, [r7, #16]
 80072c8:	6812      	ldr	r2, [r2, #0]
 80072ca:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80072cc:	693b      	ldr	r3, [r7, #16]
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	2b0a      	cmp	r3, #10
 80072d2:	d003      	beq.n	80072dc <HAL_DMA2D_ConfigLayer+0xf4>
 80072d4:	693b      	ldr	r3, [r7, #16]
 80072d6:	685b      	ldr	r3, [r3, #4]
 80072d8:	2b09      	cmp	r3, #9
 80072da:	d106      	bne.n	80072ea <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80072dc:	693b      	ldr	r3, [r7, #16]
 80072de:	68da      	ldr	r2, [r3, #12]
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 80072e8:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2201      	movs	r2, #1
 80072ee:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2200      	movs	r2, #0
 80072f6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 80072fa:	2300      	movs	r3, #0
}
 80072fc:	4618      	mov	r0, r3
 80072fe:	371c      	adds	r7, #28
 8007300:	46bd      	mov	sp, r7
 8007302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007306:	4770      	bx	lr
 8007308:	ff03000f 	.word	0xff03000f

0800730c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b084      	sub	sp, #16
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d101      	bne.n	800731e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800731a:	2301      	movs	r3, #1
 800731c:	e086      	b.n	800742c <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007324:	2b00      	cmp	r3, #0
 8007326:	d106      	bne.n	8007336 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2220      	movs	r2, #32
 800732c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8007330:	6878      	ldr	r0, [r7, #4]
 8007332:	f7fb fa4b 	bl	80027cc <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007336:	4b3f      	ldr	r3, [pc, #252]	@ (8007434 <HAL_ETH_Init+0x128>)
 8007338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800733a:	4a3e      	ldr	r2, [pc, #248]	@ (8007434 <HAL_ETH_Init+0x128>)
 800733c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007340:	6453      	str	r3, [r2, #68]	@ 0x44
 8007342:	4b3c      	ldr	r3, [pc, #240]	@ (8007434 <HAL_ETH_Init+0x128>)
 8007344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007346:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800734a:	60bb      	str	r3, [r7, #8]
 800734c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800734e:	4b3a      	ldr	r3, [pc, #232]	@ (8007438 <HAL_ETH_Init+0x12c>)
 8007350:	685b      	ldr	r3, [r3, #4]
 8007352:	4a39      	ldr	r2, [pc, #228]	@ (8007438 <HAL_ETH_Init+0x12c>)
 8007354:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007358:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800735a:	4b37      	ldr	r3, [pc, #220]	@ (8007438 <HAL_ETH_Init+0x12c>)
 800735c:	685a      	ldr	r2, [r3, #4]
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	689b      	ldr	r3, [r3, #8]
 8007362:	4935      	ldr	r1, [pc, #212]	@ (8007438 <HAL_ETH_Init+0x12c>)
 8007364:	4313      	orrs	r3, r2
 8007366:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8007368:	4b33      	ldr	r3, [pc, #204]	@ (8007438 <HAL_ETH_Init+0x12c>)
 800736a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	687a      	ldr	r2, [r7, #4]
 8007378:	6812      	ldr	r2, [r2, #0]
 800737a:	f043 0301 	orr.w	r3, r3, #1
 800737e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007382:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007384:	f7fe fc4c 	bl	8005c20 <HAL_GetTick>
 8007388:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800738a:	e011      	b.n	80073b0 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 800738c:	f7fe fc48 	bl	8005c20 <HAL_GetTick>
 8007390:	4602      	mov	r2, r0
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	1ad3      	subs	r3, r2, r3
 8007396:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800739a:	d909      	bls.n	80073b0 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2204      	movs	r2, #4
 80073a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	22e0      	movs	r2, #224	@ 0xe0
 80073a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80073ac:	2301      	movs	r3, #1
 80073ae:	e03d      	b.n	800742c <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f003 0301 	and.w	r3, r3, #1
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d1e4      	bne.n	800738c <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80073c2:	6878      	ldr	r0, [r7, #4]
 80073c4:	f000 f97a 	bl	80076bc <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	f000 fa25 	bl	8007818 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	f000 fa7b 	bl	80078ca <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	685b      	ldr	r3, [r3, #4]
 80073d8:	461a      	mov	r2, r3
 80073da:	2100      	movs	r1, #0
 80073dc:	6878      	ldr	r0, [r7, #4]
 80073de:	f000 f9e3 	bl	80077a8 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80073f0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681a      	ldr	r2, [r3, #0]
 80073fe:	4b0f      	ldr	r3, [pc, #60]	@ (800743c <HAL_ETH_Init+0x130>)
 8007400:	430b      	orrs	r3, r1
 8007402:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8007416:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2200      	movs	r2, #0
 800741e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2210      	movs	r2, #16
 8007426:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800742a:	2300      	movs	r3, #0
}
 800742c:	4618      	mov	r0, r3
 800742e:	3710      	adds	r7, #16
 8007430:	46bd      	mov	sp, r7
 8007432:	bd80      	pop	{r7, pc}
 8007434:	40023800 	.word	0x40023800
 8007438:	40013800 	.word	0x40013800
 800743c:	00020060 	.word	0x00020060

08007440 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b084      	sub	sp, #16
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
 8007448:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8007452:	68fa      	ldr	r2, [r7, #12]
 8007454:	4b53      	ldr	r3, [pc, #332]	@ (80075a4 <ETH_SetMACConfig+0x164>)
 8007456:	4013      	ands	r3, r2
 8007458:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	7b9b      	ldrb	r3, [r3, #14]
 800745e:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8007460:	683a      	ldr	r2, [r7, #0]
 8007462:	7c12      	ldrb	r2, [r2, #16]
 8007464:	2a00      	cmp	r2, #0
 8007466:	d102      	bne.n	800746e <ETH_SetMACConfig+0x2e>
 8007468:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800746c:	e000      	b.n	8007470 <ETH_SetMACConfig+0x30>
 800746e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8007470:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8007472:	683a      	ldr	r2, [r7, #0]
 8007474:	7c52      	ldrb	r2, [r2, #17]
 8007476:	2a00      	cmp	r2, #0
 8007478:	d102      	bne.n	8007480 <ETH_SetMACConfig+0x40>
 800747a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800747e:	e000      	b.n	8007482 <ETH_SetMACConfig+0x42>
 8007480:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8007482:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8007488:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	7fdb      	ldrb	r3, [r3, #31]
 800748e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8007490:	431a      	orrs	r2, r3
                        macconf->Speed |
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8007496:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8007498:	683a      	ldr	r2, [r7, #0]
 800749a:	7f92      	ldrb	r2, [r2, #30]
 800749c:	2a00      	cmp	r2, #0
 800749e:	d102      	bne.n	80074a6 <ETH_SetMACConfig+0x66>
 80074a0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80074a4:	e000      	b.n	80074a8 <ETH_SetMACConfig+0x68>
 80074a6:	2200      	movs	r2, #0
                        macconf->Speed |
 80074a8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	7f1b      	ldrb	r3, [r3, #28]
 80074ae:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80074b0:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80074b6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	791b      	ldrb	r3, [r3, #4]
 80074bc:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80074be:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80074c0:	683a      	ldr	r2, [r7, #0]
 80074c2:	f892 2020 	ldrb.w	r2, [r2, #32]
 80074c6:	2a00      	cmp	r2, #0
 80074c8:	d102      	bne.n	80074d0 <ETH_SetMACConfig+0x90>
 80074ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80074ce:	e000      	b.n	80074d2 <ETH_SetMACConfig+0x92>
 80074d0:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80074d2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	7bdb      	ldrb	r3, [r3, #15]
 80074d8:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80074da:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80074e0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80074e8:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80074ea:	4313      	orrs	r3, r2
 80074ec:	68fa      	ldr	r2, [r7, #12]
 80074ee:	4313      	orrs	r3, r2
 80074f0:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	68fa      	ldr	r2, [r7, #12]
 80074f8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007502:	2001      	movs	r0, #1
 8007504:	f7fe fb98 	bl	8005c38 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	68fa      	ldr	r2, [r7, #12]
 800750e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	699b      	ldr	r3, [r3, #24]
 8007516:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8007518:	68fa      	ldr	r2, [r7, #12]
 800751a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800751e:	4013      	ands	r3, r2
 8007520:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007526:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8007528:	683a      	ldr	r2, [r7, #0]
 800752a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800752e:	2a00      	cmp	r2, #0
 8007530:	d101      	bne.n	8007536 <ETH_SetMACConfig+0xf6>
 8007532:	2280      	movs	r2, #128	@ 0x80
 8007534:	e000      	b.n	8007538 <ETH_SetMACConfig+0xf8>
 8007536:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8007538:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800753e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8007540:	683a      	ldr	r2, [r7, #0]
 8007542:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8007546:	2a01      	cmp	r2, #1
 8007548:	d101      	bne.n	800754e <ETH_SetMACConfig+0x10e>
 800754a:	2208      	movs	r2, #8
 800754c:	e000      	b.n	8007550 <ETH_SetMACConfig+0x110>
 800754e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8007550:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8007552:	683a      	ldr	r2, [r7, #0]
 8007554:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8007558:	2a01      	cmp	r2, #1
 800755a:	d101      	bne.n	8007560 <ETH_SetMACConfig+0x120>
 800755c:	2204      	movs	r2, #4
 800755e:	e000      	b.n	8007562 <ETH_SetMACConfig+0x122>
 8007560:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8007562:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8007564:	683a      	ldr	r2, [r7, #0]
 8007566:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 800756a:	2a01      	cmp	r2, #1
 800756c:	d101      	bne.n	8007572 <ETH_SetMACConfig+0x132>
 800756e:	2202      	movs	r2, #2
 8007570:	e000      	b.n	8007574 <ETH_SetMACConfig+0x134>
 8007572:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8007574:	4313      	orrs	r3, r2
 8007576:	68fa      	ldr	r2, [r7, #12]
 8007578:	4313      	orrs	r3, r2
 800757a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	68fa      	ldr	r2, [r7, #12]
 8007582:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	699b      	ldr	r3, [r3, #24]
 800758a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800758c:	2001      	movs	r0, #1
 800758e:	f7fe fb53 	bl	8005c38 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	68fa      	ldr	r2, [r7, #12]
 8007598:	619a      	str	r2, [r3, #24]
}
 800759a:	bf00      	nop
 800759c:	3710      	adds	r7, #16
 800759e:	46bd      	mov	sp, r7
 80075a0:	bd80      	pop	{r7, pc}
 80075a2:	bf00      	nop
 80075a4:	fd20810f 	.word	0xfd20810f

080075a8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b084      	sub	sp, #16
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
 80075b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80075ba:	699b      	ldr	r3, [r3, #24]
 80075bc:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80075be:	68fa      	ldr	r2, [r7, #12]
 80075c0:	4b3d      	ldr	r3, [pc, #244]	@ (80076b8 <ETH_SetDMAConfig+0x110>)
 80075c2:	4013      	ands	r3, r2
 80075c4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	7b1b      	ldrb	r3, [r3, #12]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d102      	bne.n	80075d4 <ETH_SetDMAConfig+0x2c>
 80075ce:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80075d2:	e000      	b.n	80075d6 <ETH_SetDMAConfig+0x2e>
 80075d4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	7b5b      	ldrb	r3, [r3, #13]
 80075da:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80075dc:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80075de:	683a      	ldr	r2, [r7, #0]
 80075e0:	7f52      	ldrb	r2, [r2, #29]
 80075e2:	2a00      	cmp	r2, #0
 80075e4:	d102      	bne.n	80075ec <ETH_SetDMAConfig+0x44>
 80075e6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80075ea:	e000      	b.n	80075ee <ETH_SetDMAConfig+0x46>
 80075ec:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80075ee:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	7b9b      	ldrb	r3, [r3, #14]
 80075f4:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80075f6:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80075fc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	7f1b      	ldrb	r3, [r3, #28]
 8007602:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8007604:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	7f9b      	ldrb	r3, [r3, #30]
 800760a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800760c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8007612:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800761a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800761c:	4313      	orrs	r3, r2
 800761e:	68fa      	ldr	r2, [r7, #12]
 8007620:	4313      	orrs	r3, r2
 8007622:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800762c:	461a      	mov	r2, r3
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800763a:	699b      	ldr	r3, [r3, #24]
 800763c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800763e:	2001      	movs	r0, #1
 8007640:	f7fe fafa 	bl	8005c38 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800764c:	461a      	mov	r2, r3
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	791b      	ldrb	r3, [r3, #4]
 8007656:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800765c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8007662:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8007668:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007670:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8007672:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007678:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800767a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8007680:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8007682:	687a      	ldr	r2, [r7, #4]
 8007684:	6812      	ldr	r2, [r2, #0]
 8007686:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800768a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800768e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800769c:	2001      	movs	r0, #1
 800769e:	f7fe facb 	bl	8005c38 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80076aa:	461a      	mov	r2, r3
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	6013      	str	r3, [r2, #0]
}
 80076b0:	bf00      	nop
 80076b2:	3710      	adds	r7, #16
 80076b4:	46bd      	mov	sp, r7
 80076b6:	bd80      	pop	{r7, pc}
 80076b8:	f8de3f23 	.word	0xf8de3f23

080076bc <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b0a6      	sub	sp, #152	@ 0x98
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80076c4:	2301      	movs	r3, #1
 80076c6:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 80076ca:	2301      	movs	r3, #1
 80076cc:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80076d0:	2300      	movs	r3, #0
 80076d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80076d4:	2300      	movs	r3, #0
 80076d6:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80076da:	2301      	movs	r3, #1
 80076dc:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80076e0:	2300      	movs	r3, #0
 80076e2:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80076e6:	2301      	movs	r3, #1
 80076e8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80076ec:	2301      	movs	r3, #1
 80076ee:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80076f2:	2300      	movs	r3, #0
 80076f4:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80076f8:	2300      	movs	r3, #0
 80076fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80076fe:	2300      	movs	r3, #0
 8007700:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8007702:	2300      	movs	r3, #0
 8007704:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8007708:	2300      	movs	r3, #0
 800770a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800770c:	2300      	movs	r3, #0
 800770e:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8007712:	2300      	movs	r3, #0
 8007714:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8007718:	2300      	movs	r3, #0
 800771a:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800771e:	2300      	movs	r3, #0
 8007720:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8007724:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007728:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800772a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800772e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8007730:	2300      	movs	r3, #0
 8007732:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8007736:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800773a:	4619      	mov	r1, r3
 800773c:	6878      	ldr	r0, [r7, #4]
 800773e:	f7ff fe7f 	bl	8007440 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8007742:	2301      	movs	r3, #1
 8007744:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8007746:	2301      	movs	r3, #1
 8007748:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800774a:	2301      	movs	r3, #1
 800774c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8007750:	2301      	movs	r3, #1
 8007752:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8007754:	2300      	movs	r3, #0
 8007756:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8007758:	2300      	movs	r3, #0
 800775a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800775e:	2300      	movs	r3, #0
 8007760:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8007764:	2300      	movs	r3, #0
 8007766:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8007768:	2301      	movs	r3, #1
 800776a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800776e:	2301      	movs	r3, #1
 8007770:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8007772:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8007776:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8007778:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800777c:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800777e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007782:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8007784:	2301      	movs	r3, #1
 8007786:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800778a:	2300      	movs	r3, #0
 800778c:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800778e:	2300      	movs	r3, #0
 8007790:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8007792:	f107 0308 	add.w	r3, r7, #8
 8007796:	4619      	mov	r1, r3
 8007798:	6878      	ldr	r0, [r7, #4]
 800779a:	f7ff ff05 	bl	80075a8 <ETH_SetDMAConfig>
}
 800779e:	bf00      	nop
 80077a0:	3798      	adds	r7, #152	@ 0x98
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bd80      	pop	{r7, pc}
	...

080077a8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80077a8:	b480      	push	{r7}
 80077aa:	b087      	sub	sp, #28
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	60f8      	str	r0, [r7, #12]
 80077b0:	60b9      	str	r1, [r7, #8]
 80077b2:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	3305      	adds	r3, #5
 80077b8:	781b      	ldrb	r3, [r3, #0]
 80077ba:	021b      	lsls	r3, r3, #8
 80077bc:	687a      	ldr	r2, [r7, #4]
 80077be:	3204      	adds	r2, #4
 80077c0:	7812      	ldrb	r2, [r2, #0]
 80077c2:	4313      	orrs	r3, r2
 80077c4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80077c6:	68ba      	ldr	r2, [r7, #8]
 80077c8:	4b11      	ldr	r3, [pc, #68]	@ (8007810 <ETH_MACAddressConfig+0x68>)
 80077ca:	4413      	add	r3, r2
 80077cc:	461a      	mov	r2, r3
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	3303      	adds	r3, #3
 80077d6:	781b      	ldrb	r3, [r3, #0]
 80077d8:	061a      	lsls	r2, r3, #24
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	3302      	adds	r3, #2
 80077de:	781b      	ldrb	r3, [r3, #0]
 80077e0:	041b      	lsls	r3, r3, #16
 80077e2:	431a      	orrs	r2, r3
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	3301      	adds	r3, #1
 80077e8:	781b      	ldrb	r3, [r3, #0]
 80077ea:	021b      	lsls	r3, r3, #8
 80077ec:	4313      	orrs	r3, r2
 80077ee:	687a      	ldr	r2, [r7, #4]
 80077f0:	7812      	ldrb	r2, [r2, #0]
 80077f2:	4313      	orrs	r3, r2
 80077f4:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80077f6:	68ba      	ldr	r2, [r7, #8]
 80077f8:	4b06      	ldr	r3, [pc, #24]	@ (8007814 <ETH_MACAddressConfig+0x6c>)
 80077fa:	4413      	add	r3, r2
 80077fc:	461a      	mov	r2, r3
 80077fe:	697b      	ldr	r3, [r7, #20]
 8007800:	6013      	str	r3, [r2, #0]
}
 8007802:	bf00      	nop
 8007804:	371c      	adds	r7, #28
 8007806:	46bd      	mov	sp, r7
 8007808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780c:	4770      	bx	lr
 800780e:	bf00      	nop
 8007810:	40028040 	.word	0x40028040
 8007814:	40028044 	.word	0x40028044

08007818 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8007818:	b480      	push	{r7}
 800781a:	b085      	sub	sp, #20
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8007820:	2300      	movs	r3, #0
 8007822:	60fb      	str	r3, [r7, #12]
 8007824:	e03e      	b.n	80078a4 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	68d9      	ldr	r1, [r3, #12]
 800782a:	68fa      	ldr	r2, [r7, #12]
 800782c:	4613      	mov	r3, r2
 800782e:	009b      	lsls	r3, r3, #2
 8007830:	4413      	add	r3, r2
 8007832:	00db      	lsls	r3, r3, #3
 8007834:	440b      	add	r3, r1
 8007836:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	2200      	movs	r2, #0
 800783c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	2200      	movs	r2, #0
 8007842:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	2200      	movs	r2, #0
 8007848:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	2200      	movs	r2, #0
 800784e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8007850:	68b9      	ldr	r1, [r7, #8]
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	68fa      	ldr	r2, [r7, #12]
 8007856:	3206      	adds	r2, #6
 8007858:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 800785c:	68bb      	ldr	r3, [r7, #8]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	2b02      	cmp	r3, #2
 800786c:	d80c      	bhi.n	8007888 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	68d9      	ldr	r1, [r3, #12]
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	1c5a      	adds	r2, r3, #1
 8007876:	4613      	mov	r3, r2
 8007878:	009b      	lsls	r3, r3, #2
 800787a:	4413      	add	r3, r2
 800787c:	00db      	lsls	r3, r3, #3
 800787e:	440b      	add	r3, r1
 8007880:	461a      	mov	r2, r3
 8007882:	68bb      	ldr	r3, [r7, #8]
 8007884:	60da      	str	r2, [r3, #12]
 8007886:	e004      	b.n	8007892 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	68db      	ldr	r3, [r3, #12]
 800788c:	461a      	mov	r2, r3
 800788e:	68bb      	ldr	r3, [r7, #8]
 8007890:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800789a:	68bb      	ldr	r3, [r7, #8]
 800789c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	3301      	adds	r3, #1
 80078a2:	60fb      	str	r3, [r7, #12]
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	2b03      	cmp	r3, #3
 80078a8:	d9bd      	bls.n	8007826 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2200      	movs	r2, #0
 80078ae:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	68da      	ldr	r2, [r3, #12]
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80078bc:	611a      	str	r2, [r3, #16]
}
 80078be:	bf00      	nop
 80078c0:	3714      	adds	r7, #20
 80078c2:	46bd      	mov	sp, r7
 80078c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c8:	4770      	bx	lr

080078ca <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80078ca:	b480      	push	{r7}
 80078cc:	b085      	sub	sp, #20
 80078ce:	af00      	add	r7, sp, #0
 80078d0:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80078d2:	2300      	movs	r3, #0
 80078d4:	60fb      	str	r3, [r7, #12]
 80078d6:	e048      	b.n	800796a <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	6919      	ldr	r1, [r3, #16]
 80078dc:	68fa      	ldr	r2, [r7, #12]
 80078de:	4613      	mov	r3, r2
 80078e0:	009b      	lsls	r3, r3, #2
 80078e2:	4413      	add	r3, r2
 80078e4:	00db      	lsls	r3, r3, #3
 80078e6:	440b      	add	r3, r1
 80078e8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80078ea:	68bb      	ldr	r3, [r7, #8]
 80078ec:	2200      	movs	r2, #0
 80078ee:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	2200      	movs	r2, #0
 80078f4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	2200      	movs	r2, #0
 80078fa:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	2200      	movs	r2, #0
 8007900:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	2200      	movs	r2, #0
 8007906:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	2200      	movs	r2, #0
 800790c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800790e:	68bb      	ldr	r3, [r7, #8]
 8007910:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007914:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	695b      	ldr	r3, [r3, #20]
 800791a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8007922:	68bb      	ldr	r3, [r7, #8]
 8007924:	685b      	ldr	r3, [r3, #4]
 8007926:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800792a:	68bb      	ldr	r3, [r7, #8]
 800792c:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800792e:	68b9      	ldr	r1, [r7, #8]
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	68fa      	ldr	r2, [r7, #12]
 8007934:	3212      	adds	r2, #18
 8007936:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	2b02      	cmp	r3, #2
 800793e:	d80c      	bhi.n	800795a <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6919      	ldr	r1, [r3, #16]
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	1c5a      	adds	r2, r3, #1
 8007948:	4613      	mov	r3, r2
 800794a:	009b      	lsls	r3, r3, #2
 800794c:	4413      	add	r3, r2
 800794e:	00db      	lsls	r3, r3, #3
 8007950:	440b      	add	r3, r1
 8007952:	461a      	mov	r2, r3
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	60da      	str	r2, [r3, #12]
 8007958:	e004      	b.n	8007964 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	691b      	ldr	r3, [r3, #16]
 800795e:	461a      	mov	r2, r3
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	3301      	adds	r3, #1
 8007968:	60fb      	str	r3, [r7, #12]
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	2b03      	cmp	r3, #3
 800796e:	d9b3      	bls.n	80078d8 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2200      	movs	r2, #0
 8007974:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2200      	movs	r2, #0
 800797a:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	2200      	movs	r2, #0
 8007980:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2200      	movs	r2, #0
 8007986:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2200      	movs	r2, #0
 800798c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	691a      	ldr	r2, [r3, #16]
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800799a:	60da      	str	r2, [r3, #12]
}
 800799c:	bf00      	nop
 800799e:	3714      	adds	r7, #20
 80079a0:	46bd      	mov	sp, r7
 80079a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a6:	4770      	bx	lr

080079a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80079a8:	b480      	push	{r7}
 80079aa:	b089      	sub	sp, #36	@ 0x24
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
 80079b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80079b2:	2300      	movs	r3, #0
 80079b4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80079b6:	2300      	movs	r3, #0
 80079b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80079ba:	2300      	movs	r3, #0
 80079bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80079be:	2300      	movs	r3, #0
 80079c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80079c2:	2300      	movs	r3, #0
 80079c4:	61fb      	str	r3, [r7, #28]
 80079c6:	e175      	b.n	8007cb4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80079c8:	2201      	movs	r2, #1
 80079ca:	69fb      	ldr	r3, [r7, #28]
 80079cc:	fa02 f303 	lsl.w	r3, r2, r3
 80079d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	697a      	ldr	r2, [r7, #20]
 80079d8:	4013      	ands	r3, r2
 80079da:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80079dc:	693a      	ldr	r2, [r7, #16]
 80079de:	697b      	ldr	r3, [r7, #20]
 80079e0:	429a      	cmp	r2, r3
 80079e2:	f040 8164 	bne.w	8007cae <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	685b      	ldr	r3, [r3, #4]
 80079ea:	f003 0303 	and.w	r3, r3, #3
 80079ee:	2b01      	cmp	r3, #1
 80079f0:	d005      	beq.n	80079fe <HAL_GPIO_Init+0x56>
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	685b      	ldr	r3, [r3, #4]
 80079f6:	f003 0303 	and.w	r3, r3, #3
 80079fa:	2b02      	cmp	r3, #2
 80079fc:	d130      	bne.n	8007a60 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	689b      	ldr	r3, [r3, #8]
 8007a02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8007a04:	69fb      	ldr	r3, [r7, #28]
 8007a06:	005b      	lsls	r3, r3, #1
 8007a08:	2203      	movs	r2, #3
 8007a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8007a0e:	43db      	mvns	r3, r3
 8007a10:	69ba      	ldr	r2, [r7, #24]
 8007a12:	4013      	ands	r3, r2
 8007a14:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	68da      	ldr	r2, [r3, #12]
 8007a1a:	69fb      	ldr	r3, [r7, #28]
 8007a1c:	005b      	lsls	r3, r3, #1
 8007a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8007a22:	69ba      	ldr	r2, [r7, #24]
 8007a24:	4313      	orrs	r3, r2
 8007a26:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	69ba      	ldr	r2, [r7, #24]
 8007a2c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	685b      	ldr	r3, [r3, #4]
 8007a32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007a34:	2201      	movs	r2, #1
 8007a36:	69fb      	ldr	r3, [r7, #28]
 8007a38:	fa02 f303 	lsl.w	r3, r2, r3
 8007a3c:	43db      	mvns	r3, r3
 8007a3e:	69ba      	ldr	r2, [r7, #24]
 8007a40:	4013      	ands	r3, r2
 8007a42:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	685b      	ldr	r3, [r3, #4]
 8007a48:	091b      	lsrs	r3, r3, #4
 8007a4a:	f003 0201 	and.w	r2, r3, #1
 8007a4e:	69fb      	ldr	r3, [r7, #28]
 8007a50:	fa02 f303 	lsl.w	r3, r2, r3
 8007a54:	69ba      	ldr	r2, [r7, #24]
 8007a56:	4313      	orrs	r3, r2
 8007a58:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	69ba      	ldr	r2, [r7, #24]
 8007a5e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007a60:	683b      	ldr	r3, [r7, #0]
 8007a62:	685b      	ldr	r3, [r3, #4]
 8007a64:	f003 0303 	and.w	r3, r3, #3
 8007a68:	2b03      	cmp	r3, #3
 8007a6a:	d017      	beq.n	8007a9c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	68db      	ldr	r3, [r3, #12]
 8007a70:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8007a72:	69fb      	ldr	r3, [r7, #28]
 8007a74:	005b      	lsls	r3, r3, #1
 8007a76:	2203      	movs	r2, #3
 8007a78:	fa02 f303 	lsl.w	r3, r2, r3
 8007a7c:	43db      	mvns	r3, r3
 8007a7e:	69ba      	ldr	r2, [r7, #24]
 8007a80:	4013      	ands	r3, r2
 8007a82:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	689a      	ldr	r2, [r3, #8]
 8007a88:	69fb      	ldr	r3, [r7, #28]
 8007a8a:	005b      	lsls	r3, r3, #1
 8007a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8007a90:	69ba      	ldr	r2, [r7, #24]
 8007a92:	4313      	orrs	r3, r2
 8007a94:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	69ba      	ldr	r2, [r7, #24]
 8007a9a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007a9c:	683b      	ldr	r3, [r7, #0]
 8007a9e:	685b      	ldr	r3, [r3, #4]
 8007aa0:	f003 0303 	and.w	r3, r3, #3
 8007aa4:	2b02      	cmp	r3, #2
 8007aa6:	d123      	bne.n	8007af0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8007aa8:	69fb      	ldr	r3, [r7, #28]
 8007aaa:	08da      	lsrs	r2, r3, #3
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	3208      	adds	r2, #8
 8007ab0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ab4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8007ab6:	69fb      	ldr	r3, [r7, #28]
 8007ab8:	f003 0307 	and.w	r3, r3, #7
 8007abc:	009b      	lsls	r3, r3, #2
 8007abe:	220f      	movs	r2, #15
 8007ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ac4:	43db      	mvns	r3, r3
 8007ac6:	69ba      	ldr	r2, [r7, #24]
 8007ac8:	4013      	ands	r3, r2
 8007aca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	691a      	ldr	r2, [r3, #16]
 8007ad0:	69fb      	ldr	r3, [r7, #28]
 8007ad2:	f003 0307 	and.w	r3, r3, #7
 8007ad6:	009b      	lsls	r3, r3, #2
 8007ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8007adc:	69ba      	ldr	r2, [r7, #24]
 8007ade:	4313      	orrs	r3, r2
 8007ae0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8007ae2:	69fb      	ldr	r3, [r7, #28]
 8007ae4:	08da      	lsrs	r2, r3, #3
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	3208      	adds	r2, #8
 8007aea:	69b9      	ldr	r1, [r7, #24]
 8007aec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8007af6:	69fb      	ldr	r3, [r7, #28]
 8007af8:	005b      	lsls	r3, r3, #1
 8007afa:	2203      	movs	r2, #3
 8007afc:	fa02 f303 	lsl.w	r3, r2, r3
 8007b00:	43db      	mvns	r3, r3
 8007b02:	69ba      	ldr	r2, [r7, #24]
 8007b04:	4013      	ands	r3, r2
 8007b06:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	685b      	ldr	r3, [r3, #4]
 8007b0c:	f003 0203 	and.w	r2, r3, #3
 8007b10:	69fb      	ldr	r3, [r7, #28]
 8007b12:	005b      	lsls	r3, r3, #1
 8007b14:	fa02 f303 	lsl.w	r3, r2, r3
 8007b18:	69ba      	ldr	r2, [r7, #24]
 8007b1a:	4313      	orrs	r3, r2
 8007b1c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	69ba      	ldr	r2, [r7, #24]
 8007b22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	685b      	ldr	r3, [r3, #4]
 8007b28:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	f000 80be 	beq.w	8007cae <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007b32:	4b66      	ldr	r3, [pc, #408]	@ (8007ccc <HAL_GPIO_Init+0x324>)
 8007b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b36:	4a65      	ldr	r2, [pc, #404]	@ (8007ccc <HAL_GPIO_Init+0x324>)
 8007b38:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007b3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8007b3e:	4b63      	ldr	r3, [pc, #396]	@ (8007ccc <HAL_GPIO_Init+0x324>)
 8007b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b46:	60fb      	str	r3, [r7, #12]
 8007b48:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8007b4a:	4a61      	ldr	r2, [pc, #388]	@ (8007cd0 <HAL_GPIO_Init+0x328>)
 8007b4c:	69fb      	ldr	r3, [r7, #28]
 8007b4e:	089b      	lsrs	r3, r3, #2
 8007b50:	3302      	adds	r3, #2
 8007b52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007b56:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8007b58:	69fb      	ldr	r3, [r7, #28]
 8007b5a:	f003 0303 	and.w	r3, r3, #3
 8007b5e:	009b      	lsls	r3, r3, #2
 8007b60:	220f      	movs	r2, #15
 8007b62:	fa02 f303 	lsl.w	r3, r2, r3
 8007b66:	43db      	mvns	r3, r3
 8007b68:	69ba      	ldr	r2, [r7, #24]
 8007b6a:	4013      	ands	r3, r2
 8007b6c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	4a58      	ldr	r2, [pc, #352]	@ (8007cd4 <HAL_GPIO_Init+0x32c>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	d037      	beq.n	8007be6 <HAL_GPIO_Init+0x23e>
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	4a57      	ldr	r2, [pc, #348]	@ (8007cd8 <HAL_GPIO_Init+0x330>)
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d031      	beq.n	8007be2 <HAL_GPIO_Init+0x23a>
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	4a56      	ldr	r2, [pc, #344]	@ (8007cdc <HAL_GPIO_Init+0x334>)
 8007b82:	4293      	cmp	r3, r2
 8007b84:	d02b      	beq.n	8007bde <HAL_GPIO_Init+0x236>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	4a55      	ldr	r2, [pc, #340]	@ (8007ce0 <HAL_GPIO_Init+0x338>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d025      	beq.n	8007bda <HAL_GPIO_Init+0x232>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	4a54      	ldr	r2, [pc, #336]	@ (8007ce4 <HAL_GPIO_Init+0x33c>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d01f      	beq.n	8007bd6 <HAL_GPIO_Init+0x22e>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	4a53      	ldr	r2, [pc, #332]	@ (8007ce8 <HAL_GPIO_Init+0x340>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d019      	beq.n	8007bd2 <HAL_GPIO_Init+0x22a>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	4a52      	ldr	r2, [pc, #328]	@ (8007cec <HAL_GPIO_Init+0x344>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	d013      	beq.n	8007bce <HAL_GPIO_Init+0x226>
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	4a51      	ldr	r2, [pc, #324]	@ (8007cf0 <HAL_GPIO_Init+0x348>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d00d      	beq.n	8007bca <HAL_GPIO_Init+0x222>
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	4a50      	ldr	r2, [pc, #320]	@ (8007cf4 <HAL_GPIO_Init+0x34c>)
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	d007      	beq.n	8007bc6 <HAL_GPIO_Init+0x21e>
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	4a4f      	ldr	r2, [pc, #316]	@ (8007cf8 <HAL_GPIO_Init+0x350>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d101      	bne.n	8007bc2 <HAL_GPIO_Init+0x21a>
 8007bbe:	2309      	movs	r3, #9
 8007bc0:	e012      	b.n	8007be8 <HAL_GPIO_Init+0x240>
 8007bc2:	230a      	movs	r3, #10
 8007bc4:	e010      	b.n	8007be8 <HAL_GPIO_Init+0x240>
 8007bc6:	2308      	movs	r3, #8
 8007bc8:	e00e      	b.n	8007be8 <HAL_GPIO_Init+0x240>
 8007bca:	2307      	movs	r3, #7
 8007bcc:	e00c      	b.n	8007be8 <HAL_GPIO_Init+0x240>
 8007bce:	2306      	movs	r3, #6
 8007bd0:	e00a      	b.n	8007be8 <HAL_GPIO_Init+0x240>
 8007bd2:	2305      	movs	r3, #5
 8007bd4:	e008      	b.n	8007be8 <HAL_GPIO_Init+0x240>
 8007bd6:	2304      	movs	r3, #4
 8007bd8:	e006      	b.n	8007be8 <HAL_GPIO_Init+0x240>
 8007bda:	2303      	movs	r3, #3
 8007bdc:	e004      	b.n	8007be8 <HAL_GPIO_Init+0x240>
 8007bde:	2302      	movs	r3, #2
 8007be0:	e002      	b.n	8007be8 <HAL_GPIO_Init+0x240>
 8007be2:	2301      	movs	r3, #1
 8007be4:	e000      	b.n	8007be8 <HAL_GPIO_Init+0x240>
 8007be6:	2300      	movs	r3, #0
 8007be8:	69fa      	ldr	r2, [r7, #28]
 8007bea:	f002 0203 	and.w	r2, r2, #3
 8007bee:	0092      	lsls	r2, r2, #2
 8007bf0:	4093      	lsls	r3, r2
 8007bf2:	69ba      	ldr	r2, [r7, #24]
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8007bf8:	4935      	ldr	r1, [pc, #212]	@ (8007cd0 <HAL_GPIO_Init+0x328>)
 8007bfa:	69fb      	ldr	r3, [r7, #28]
 8007bfc:	089b      	lsrs	r3, r3, #2
 8007bfe:	3302      	adds	r3, #2
 8007c00:	69ba      	ldr	r2, [r7, #24]
 8007c02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007c06:	4b3d      	ldr	r3, [pc, #244]	@ (8007cfc <HAL_GPIO_Init+0x354>)
 8007c08:	689b      	ldr	r3, [r3, #8]
 8007c0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007c0c:	693b      	ldr	r3, [r7, #16]
 8007c0e:	43db      	mvns	r3, r3
 8007c10:	69ba      	ldr	r2, [r7, #24]
 8007c12:	4013      	ands	r3, r2
 8007c14:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	685b      	ldr	r3, [r3, #4]
 8007c1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d003      	beq.n	8007c2a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8007c22:	69ba      	ldr	r2, [r7, #24]
 8007c24:	693b      	ldr	r3, [r7, #16]
 8007c26:	4313      	orrs	r3, r2
 8007c28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007c2a:	4a34      	ldr	r2, [pc, #208]	@ (8007cfc <HAL_GPIO_Init+0x354>)
 8007c2c:	69bb      	ldr	r3, [r7, #24]
 8007c2e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007c30:	4b32      	ldr	r3, [pc, #200]	@ (8007cfc <HAL_GPIO_Init+0x354>)
 8007c32:	68db      	ldr	r3, [r3, #12]
 8007c34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007c36:	693b      	ldr	r3, [r7, #16]
 8007c38:	43db      	mvns	r3, r3
 8007c3a:	69ba      	ldr	r2, [r7, #24]
 8007c3c:	4013      	ands	r3, r2
 8007c3e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	685b      	ldr	r3, [r3, #4]
 8007c44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d003      	beq.n	8007c54 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8007c4c:	69ba      	ldr	r2, [r7, #24]
 8007c4e:	693b      	ldr	r3, [r7, #16]
 8007c50:	4313      	orrs	r3, r2
 8007c52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007c54:	4a29      	ldr	r2, [pc, #164]	@ (8007cfc <HAL_GPIO_Init+0x354>)
 8007c56:	69bb      	ldr	r3, [r7, #24]
 8007c58:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007c5a:	4b28      	ldr	r3, [pc, #160]	@ (8007cfc <HAL_GPIO_Init+0x354>)
 8007c5c:	685b      	ldr	r3, [r3, #4]
 8007c5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007c60:	693b      	ldr	r3, [r7, #16]
 8007c62:	43db      	mvns	r3, r3
 8007c64:	69ba      	ldr	r2, [r7, #24]
 8007c66:	4013      	ands	r3, r2
 8007c68:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	685b      	ldr	r3, [r3, #4]
 8007c6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d003      	beq.n	8007c7e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8007c76:	69ba      	ldr	r2, [r7, #24]
 8007c78:	693b      	ldr	r3, [r7, #16]
 8007c7a:	4313      	orrs	r3, r2
 8007c7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007c7e:	4a1f      	ldr	r2, [pc, #124]	@ (8007cfc <HAL_GPIO_Init+0x354>)
 8007c80:	69bb      	ldr	r3, [r7, #24]
 8007c82:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007c84:	4b1d      	ldr	r3, [pc, #116]	@ (8007cfc <HAL_GPIO_Init+0x354>)
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007c8a:	693b      	ldr	r3, [r7, #16]
 8007c8c:	43db      	mvns	r3, r3
 8007c8e:	69ba      	ldr	r2, [r7, #24]
 8007c90:	4013      	ands	r3, r2
 8007c92:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	685b      	ldr	r3, [r3, #4]
 8007c98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d003      	beq.n	8007ca8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8007ca0:	69ba      	ldr	r2, [r7, #24]
 8007ca2:	693b      	ldr	r3, [r7, #16]
 8007ca4:	4313      	orrs	r3, r2
 8007ca6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007ca8:	4a14      	ldr	r2, [pc, #80]	@ (8007cfc <HAL_GPIO_Init+0x354>)
 8007caa:	69bb      	ldr	r3, [r7, #24]
 8007cac:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8007cae:	69fb      	ldr	r3, [r7, #28]
 8007cb0:	3301      	adds	r3, #1
 8007cb2:	61fb      	str	r3, [r7, #28]
 8007cb4:	69fb      	ldr	r3, [r7, #28]
 8007cb6:	2b0f      	cmp	r3, #15
 8007cb8:	f67f ae86 	bls.w	80079c8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8007cbc:	bf00      	nop
 8007cbe:	bf00      	nop
 8007cc0:	3724      	adds	r7, #36	@ 0x24
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc8:	4770      	bx	lr
 8007cca:	bf00      	nop
 8007ccc:	40023800 	.word	0x40023800
 8007cd0:	40013800 	.word	0x40013800
 8007cd4:	40020000 	.word	0x40020000
 8007cd8:	40020400 	.word	0x40020400
 8007cdc:	40020800 	.word	0x40020800
 8007ce0:	40020c00 	.word	0x40020c00
 8007ce4:	40021000 	.word	0x40021000
 8007ce8:	40021400 	.word	0x40021400
 8007cec:	40021800 	.word	0x40021800
 8007cf0:	40021c00 	.word	0x40021c00
 8007cf4:	40022000 	.word	0x40022000
 8007cf8:	40022400 	.word	0x40022400
 8007cfc:	40013c00 	.word	0x40013c00

08007d00 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007d00:	b480      	push	{r7}
 8007d02:	b087      	sub	sp, #28
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
 8007d08:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8007d0e:	2300      	movs	r3, #0
 8007d10:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8007d12:	2300      	movs	r3, #0
 8007d14:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8007d16:	2300      	movs	r3, #0
 8007d18:	617b      	str	r3, [r7, #20]
 8007d1a:	e0d9      	b.n	8007ed0 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8007d1c:	2201      	movs	r2, #1
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	fa02 f303 	lsl.w	r3, r2, r3
 8007d24:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8007d26:	683a      	ldr	r2, [r7, #0]
 8007d28:	693b      	ldr	r3, [r7, #16]
 8007d2a:	4013      	ands	r3, r2
 8007d2c:	60fb      	str	r3, [r7, #12]

    if (iocurrent == ioposition)
 8007d2e:	68fa      	ldr	r2, [r7, #12]
 8007d30:	693b      	ldr	r3, [r7, #16]
 8007d32:	429a      	cmp	r2, r3
 8007d34:	f040 80c9 	bne.w	8007eca <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8007d38:	4a6b      	ldr	r2, [pc, #428]	@ (8007ee8 <HAL_GPIO_DeInit+0x1e8>)
 8007d3a:	697b      	ldr	r3, [r7, #20]
 8007d3c:	089b      	lsrs	r3, r3, #2
 8007d3e:	3302      	adds	r3, #2
 8007d40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d44:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8007d46:	697b      	ldr	r3, [r7, #20]
 8007d48:	f003 0303 	and.w	r3, r3, #3
 8007d4c:	009b      	lsls	r3, r3, #2
 8007d4e:	220f      	movs	r2, #15
 8007d50:	fa02 f303 	lsl.w	r3, r2, r3
 8007d54:	68ba      	ldr	r2, [r7, #8]
 8007d56:	4013      	ands	r3, r2
 8007d58:	60bb      	str	r3, [r7, #8]
      if (tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	4a63      	ldr	r2, [pc, #396]	@ (8007eec <HAL_GPIO_DeInit+0x1ec>)
 8007d5e:	4293      	cmp	r3, r2
 8007d60:	d037      	beq.n	8007dd2 <HAL_GPIO_DeInit+0xd2>
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	4a62      	ldr	r2, [pc, #392]	@ (8007ef0 <HAL_GPIO_DeInit+0x1f0>)
 8007d66:	4293      	cmp	r3, r2
 8007d68:	d031      	beq.n	8007dce <HAL_GPIO_DeInit+0xce>
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	4a61      	ldr	r2, [pc, #388]	@ (8007ef4 <HAL_GPIO_DeInit+0x1f4>)
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d02b      	beq.n	8007dca <HAL_GPIO_DeInit+0xca>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	4a60      	ldr	r2, [pc, #384]	@ (8007ef8 <HAL_GPIO_DeInit+0x1f8>)
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d025      	beq.n	8007dc6 <HAL_GPIO_DeInit+0xc6>
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	4a5f      	ldr	r2, [pc, #380]	@ (8007efc <HAL_GPIO_DeInit+0x1fc>)
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d01f      	beq.n	8007dc2 <HAL_GPIO_DeInit+0xc2>
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	4a5e      	ldr	r2, [pc, #376]	@ (8007f00 <HAL_GPIO_DeInit+0x200>)
 8007d86:	4293      	cmp	r3, r2
 8007d88:	d019      	beq.n	8007dbe <HAL_GPIO_DeInit+0xbe>
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	4a5d      	ldr	r2, [pc, #372]	@ (8007f04 <HAL_GPIO_DeInit+0x204>)
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d013      	beq.n	8007dba <HAL_GPIO_DeInit+0xba>
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	4a5c      	ldr	r2, [pc, #368]	@ (8007f08 <HAL_GPIO_DeInit+0x208>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d00d      	beq.n	8007db6 <HAL_GPIO_DeInit+0xb6>
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	4a5b      	ldr	r2, [pc, #364]	@ (8007f0c <HAL_GPIO_DeInit+0x20c>)
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	d007      	beq.n	8007db2 <HAL_GPIO_DeInit+0xb2>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	4a5a      	ldr	r2, [pc, #360]	@ (8007f10 <HAL_GPIO_DeInit+0x210>)
 8007da6:	4293      	cmp	r3, r2
 8007da8:	d101      	bne.n	8007dae <HAL_GPIO_DeInit+0xae>
 8007daa:	2309      	movs	r3, #9
 8007dac:	e012      	b.n	8007dd4 <HAL_GPIO_DeInit+0xd4>
 8007dae:	230a      	movs	r3, #10
 8007db0:	e010      	b.n	8007dd4 <HAL_GPIO_DeInit+0xd4>
 8007db2:	2308      	movs	r3, #8
 8007db4:	e00e      	b.n	8007dd4 <HAL_GPIO_DeInit+0xd4>
 8007db6:	2307      	movs	r3, #7
 8007db8:	e00c      	b.n	8007dd4 <HAL_GPIO_DeInit+0xd4>
 8007dba:	2306      	movs	r3, #6
 8007dbc:	e00a      	b.n	8007dd4 <HAL_GPIO_DeInit+0xd4>
 8007dbe:	2305      	movs	r3, #5
 8007dc0:	e008      	b.n	8007dd4 <HAL_GPIO_DeInit+0xd4>
 8007dc2:	2304      	movs	r3, #4
 8007dc4:	e006      	b.n	8007dd4 <HAL_GPIO_DeInit+0xd4>
 8007dc6:	2303      	movs	r3, #3
 8007dc8:	e004      	b.n	8007dd4 <HAL_GPIO_DeInit+0xd4>
 8007dca:	2302      	movs	r3, #2
 8007dcc:	e002      	b.n	8007dd4 <HAL_GPIO_DeInit+0xd4>
 8007dce:	2301      	movs	r3, #1
 8007dd0:	e000      	b.n	8007dd4 <HAL_GPIO_DeInit+0xd4>
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	697a      	ldr	r2, [r7, #20]
 8007dd6:	f002 0203 	and.w	r2, r2, #3
 8007dda:	0092      	lsls	r2, r2, #2
 8007ddc:	4093      	lsls	r3, r2
 8007dde:	68ba      	ldr	r2, [r7, #8]
 8007de0:	429a      	cmp	r2, r3
 8007de2:	d132      	bne.n	8007e4a <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8007de4:	4b4b      	ldr	r3, [pc, #300]	@ (8007f14 <HAL_GPIO_DeInit+0x214>)
 8007de6:	681a      	ldr	r2, [r3, #0]
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	43db      	mvns	r3, r3
 8007dec:	4949      	ldr	r1, [pc, #292]	@ (8007f14 <HAL_GPIO_DeInit+0x214>)
 8007dee:	4013      	ands	r3, r2
 8007df0:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8007df2:	4b48      	ldr	r3, [pc, #288]	@ (8007f14 <HAL_GPIO_DeInit+0x214>)
 8007df4:	685a      	ldr	r2, [r3, #4]
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	43db      	mvns	r3, r3
 8007dfa:	4946      	ldr	r1, [pc, #280]	@ (8007f14 <HAL_GPIO_DeInit+0x214>)
 8007dfc:	4013      	ands	r3, r2
 8007dfe:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8007e00:	4b44      	ldr	r3, [pc, #272]	@ (8007f14 <HAL_GPIO_DeInit+0x214>)
 8007e02:	68da      	ldr	r2, [r3, #12]
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	43db      	mvns	r3, r3
 8007e08:	4942      	ldr	r1, [pc, #264]	@ (8007f14 <HAL_GPIO_DeInit+0x214>)
 8007e0a:	4013      	ands	r3, r2
 8007e0c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8007e0e:	4b41      	ldr	r3, [pc, #260]	@ (8007f14 <HAL_GPIO_DeInit+0x214>)
 8007e10:	689a      	ldr	r2, [r3, #8]
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	43db      	mvns	r3, r3
 8007e16:	493f      	ldr	r1, [pc, #252]	@ (8007f14 <HAL_GPIO_DeInit+0x214>)
 8007e18:	4013      	ands	r3, r2
 8007e1a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8007e1c:	697b      	ldr	r3, [r7, #20]
 8007e1e:	f003 0303 	and.w	r3, r3, #3
 8007e22:	009b      	lsls	r3, r3, #2
 8007e24:	220f      	movs	r2, #15
 8007e26:	fa02 f303 	lsl.w	r3, r2, r3
 8007e2a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8007e2c:	4a2e      	ldr	r2, [pc, #184]	@ (8007ee8 <HAL_GPIO_DeInit+0x1e8>)
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	089b      	lsrs	r3, r3, #2
 8007e32:	3302      	adds	r3, #2
 8007e34:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007e38:	68bb      	ldr	r3, [r7, #8]
 8007e3a:	43da      	mvns	r2, r3
 8007e3c:	482a      	ldr	r0, [pc, #168]	@ (8007ee8 <HAL_GPIO_DeInit+0x1e8>)
 8007e3e:	697b      	ldr	r3, [r7, #20]
 8007e40:	089b      	lsrs	r3, r3, #2
 8007e42:	400a      	ands	r2, r1
 8007e44:	3302      	adds	r3, #2
 8007e46:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681a      	ldr	r2, [r3, #0]
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	005b      	lsls	r3, r3, #1
 8007e52:	2103      	movs	r1, #3
 8007e54:	fa01 f303 	lsl.w	r3, r1, r3
 8007e58:	43db      	mvns	r3, r3
 8007e5a:	401a      	ands	r2, r3
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8007e60:	697b      	ldr	r3, [r7, #20]
 8007e62:	08da      	lsrs	r2, r3, #3
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	3208      	adds	r2, #8
 8007e68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007e6c:	697b      	ldr	r3, [r7, #20]
 8007e6e:	f003 0307 	and.w	r3, r3, #7
 8007e72:	009b      	lsls	r3, r3, #2
 8007e74:	220f      	movs	r2, #15
 8007e76:	fa02 f303 	lsl.w	r3, r2, r3
 8007e7a:	43db      	mvns	r3, r3
 8007e7c:	697a      	ldr	r2, [r7, #20]
 8007e7e:	08d2      	lsrs	r2, r2, #3
 8007e80:	4019      	ands	r1, r3
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	3208      	adds	r2, #8
 8007e86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	68da      	ldr	r2, [r3, #12]
 8007e8e:	697b      	ldr	r3, [r7, #20]
 8007e90:	005b      	lsls	r3, r3, #1
 8007e92:	2103      	movs	r1, #3
 8007e94:	fa01 f303 	lsl.w	r3, r1, r3
 8007e98:	43db      	mvns	r3, r3
 8007e9a:	401a      	ands	r2, r3
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	685a      	ldr	r2, [r3, #4]
 8007ea4:	2101      	movs	r1, #1
 8007ea6:	697b      	ldr	r3, [r7, #20]
 8007ea8:	fa01 f303 	lsl.w	r3, r1, r3
 8007eac:	43db      	mvns	r3, r3
 8007eae:	401a      	ands	r2, r3
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	689a      	ldr	r2, [r3, #8]
 8007eb8:	697b      	ldr	r3, [r7, #20]
 8007eba:	005b      	lsls	r3, r3, #1
 8007ebc:	2103      	movs	r1, #3
 8007ebe:	fa01 f303 	lsl.w	r3, r1, r3
 8007ec2:	43db      	mvns	r3, r3
 8007ec4:	401a      	ands	r2, r3
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	609a      	str	r2, [r3, #8]
  for (position = 0; position < GPIO_NUMBER; position++)
 8007eca:	697b      	ldr	r3, [r7, #20]
 8007ecc:	3301      	adds	r3, #1
 8007ece:	617b      	str	r3, [r7, #20]
 8007ed0:	697b      	ldr	r3, [r7, #20]
 8007ed2:	2b0f      	cmp	r3, #15
 8007ed4:	f67f af22 	bls.w	8007d1c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8007ed8:	bf00      	nop
 8007eda:	bf00      	nop
 8007edc:	371c      	adds	r7, #28
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee4:	4770      	bx	lr
 8007ee6:	bf00      	nop
 8007ee8:	40013800 	.word	0x40013800
 8007eec:	40020000 	.word	0x40020000
 8007ef0:	40020400 	.word	0x40020400
 8007ef4:	40020800 	.word	0x40020800
 8007ef8:	40020c00 	.word	0x40020c00
 8007efc:	40021000 	.word	0x40021000
 8007f00:	40021400 	.word	0x40021400
 8007f04:	40021800 	.word	0x40021800
 8007f08:	40021c00 	.word	0x40021c00
 8007f0c:	40022000 	.word	0x40022000
 8007f10:	40022400 	.word	0x40022400
 8007f14:	40013c00 	.word	0x40013c00

08007f18 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b085      	sub	sp, #20
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
 8007f20:	460b      	mov	r3, r1
 8007f22:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	691a      	ldr	r2, [r3, #16]
 8007f28:	887b      	ldrh	r3, [r7, #2]
 8007f2a:	4013      	ands	r3, r2
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d002      	beq.n	8007f36 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007f30:	2301      	movs	r3, #1
 8007f32:	73fb      	strb	r3, [r7, #15]
 8007f34:	e001      	b.n	8007f3a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007f36:	2300      	movs	r3, #0
 8007f38:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007f3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	3714      	adds	r7, #20
 8007f40:	46bd      	mov	sp, r7
 8007f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f46:	4770      	bx	lr

08007f48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007f48:	b480      	push	{r7}
 8007f4a:	b083      	sub	sp, #12
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	6078      	str	r0, [r7, #4]
 8007f50:	460b      	mov	r3, r1
 8007f52:	807b      	strh	r3, [r7, #2]
 8007f54:	4613      	mov	r3, r2
 8007f56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007f58:	787b      	ldrb	r3, [r7, #1]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d003      	beq.n	8007f66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007f5e:	887a      	ldrh	r2, [r7, #2]
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8007f64:	e003      	b.n	8007f6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8007f66:	887b      	ldrh	r3, [r7, #2]
 8007f68:	041a      	lsls	r2, r3, #16
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	619a      	str	r2, [r3, #24]
}
 8007f6e:	bf00      	nop
 8007f70:	370c      	adds	r7, #12
 8007f72:	46bd      	mov	sp, r7
 8007f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f78:	4770      	bx	lr
	...

08007f7c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b082      	sub	sp, #8
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	4603      	mov	r3, r0
 8007f84:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8007f86:	4b08      	ldr	r3, [pc, #32]	@ (8007fa8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007f88:	695a      	ldr	r2, [r3, #20]
 8007f8a:	88fb      	ldrh	r3, [r7, #6]
 8007f8c:	4013      	ands	r3, r2
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d006      	beq.n	8007fa0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007f92:	4a05      	ldr	r2, [pc, #20]	@ (8007fa8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007f94:	88fb      	ldrh	r3, [r7, #6]
 8007f96:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007f98:	88fb      	ldrh	r3, [r7, #6]
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	f7f8 fb02 	bl	80005a4 <HAL_GPIO_EXTI_Callback>
  }
}
 8007fa0:	bf00      	nop
 8007fa2:	3708      	adds	r7, #8
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	bd80      	pop	{r7, pc}
 8007fa8:	40013c00 	.word	0x40013c00

08007fac <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b086      	sub	sp, #24
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fba:	693b      	ldr	r3, [r7, #16]
 8007fbc:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	f009 fb9c 	bl	8011700 <USB_GetMode>
 8007fc8:	4603      	mov	r3, r0
 8007fca:	2b01      	cmp	r3, #1
 8007fcc:	f040 80fb 	bne.w	80081c6 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	f009 fb5f 	bl	8011698 <USB_ReadInterrupts>
 8007fda:	4603      	mov	r3, r0
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	f000 80f1 	beq.w	80081c4 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	f009 fb56 	bl	8011698 <USB_ReadInterrupts>
 8007fec:	4603      	mov	r3, r0
 8007fee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007ff2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007ff6:	d104      	bne.n	8008002 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8008000:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	4618      	mov	r0, r3
 8008008:	f009 fb46 	bl	8011698 <USB_ReadInterrupts>
 800800c:	4603      	mov	r3, r0
 800800e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008012:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008016:	d104      	bne.n	8008022 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008020:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	4618      	mov	r0, r3
 8008028:	f009 fb36 	bl	8011698 <USB_ReadInterrupts>
 800802c:	4603      	mov	r3, r0
 800802e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008032:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008036:	d104      	bne.n	8008042 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8008040:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	4618      	mov	r0, r3
 8008048:	f009 fb26 	bl	8011698 <USB_ReadInterrupts>
 800804c:	4603      	mov	r3, r0
 800804e:	f003 0302 	and.w	r3, r3, #2
 8008052:	2b02      	cmp	r3, #2
 8008054:	d103      	bne.n	800805e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	2202      	movs	r2, #2
 800805c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	4618      	mov	r0, r3
 8008064:	f009 fb18 	bl	8011698 <USB_ReadInterrupts>
 8008068:	4603      	mov	r3, r0
 800806a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800806e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008072:	d120      	bne.n	80080b6 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800807c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f003 0301 	and.w	r3, r3, #1
 800808a:	2b00      	cmp	r3, #0
 800808c:	d113      	bne.n	80080b6 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800808e:	2110      	movs	r1, #16
 8008090:	6938      	ldr	r0, [r7, #16]
 8008092:	f009 fa49 	bl	8011528 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8008096:	6938      	ldr	r0, [r7, #16]
 8008098:	f009 fa78 	bl	801158c <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	7a5b      	ldrb	r3, [r3, #9]
 80080a0:	2b02      	cmp	r3, #2
 80080a2:	d105      	bne.n	80080b0 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	2101      	movs	r1, #1
 80080aa:	4618      	mov	r0, r3
 80080ac:	f009 fb36 	bl	801171c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80080b0:	6878      	ldr	r0, [r7, #4]
 80080b2:	f00f ff1b 	bl	8017eec <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	4618      	mov	r0, r3
 80080bc:	f009 faec 	bl	8011698 <USB_ReadInterrupts>
 80080c0:	4603      	mov	r3, r0
 80080c2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80080c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80080ca:	d102      	bne.n	80080d2 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f001 fca1 	bl	8009a14 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	4618      	mov	r0, r3
 80080d8:	f009 fade 	bl	8011698 <USB_ReadInterrupts>
 80080dc:	4603      	mov	r3, r0
 80080de:	f003 0308 	and.w	r3, r3, #8
 80080e2:	2b08      	cmp	r3, #8
 80080e4:	d106      	bne.n	80080f4 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f00f fee4 	bl	8017eb4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	2208      	movs	r2, #8
 80080f2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	4618      	mov	r0, r3
 80080fa:	f009 facd 	bl	8011698 <USB_ReadInterrupts>
 80080fe:	4603      	mov	r3, r0
 8008100:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008104:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008108:	d139      	bne.n	800817e <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	4618      	mov	r0, r3
 8008110:	f009 fb41 	bl	8011796 <USB_HC_ReadInterrupt>
 8008114:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8008116:	2300      	movs	r3, #0
 8008118:	617b      	str	r3, [r7, #20]
 800811a:	e025      	b.n	8008168 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800811c:	697b      	ldr	r3, [r7, #20]
 800811e:	f003 030f 	and.w	r3, r3, #15
 8008122:	68ba      	ldr	r2, [r7, #8]
 8008124:	fa22 f303 	lsr.w	r3, r2, r3
 8008128:	f003 0301 	and.w	r3, r3, #1
 800812c:	2b00      	cmp	r3, #0
 800812e:	d018      	beq.n	8008162 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8008130:	697b      	ldr	r3, [r7, #20]
 8008132:	015a      	lsls	r2, r3, #5
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	4413      	add	r3, r2
 8008138:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008142:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008146:	d106      	bne.n	8008156 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8008148:	697b      	ldr	r3, [r7, #20]
 800814a:	b2db      	uxtb	r3, r3
 800814c:	4619      	mov	r1, r3
 800814e:	6878      	ldr	r0, [r7, #4]
 8008150:	f000 f859 	bl	8008206 <HCD_HC_IN_IRQHandler>
 8008154:	e005      	b.n	8008162 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	b2db      	uxtb	r3, r3
 800815a:	4619      	mov	r1, r3
 800815c:	6878      	ldr	r0, [r7, #4]
 800815e:	f000 febb 	bl	8008ed8 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8008162:	697b      	ldr	r3, [r7, #20]
 8008164:	3301      	adds	r3, #1
 8008166:	617b      	str	r3, [r7, #20]
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	795b      	ldrb	r3, [r3, #5]
 800816c:	461a      	mov	r2, r3
 800816e:	697b      	ldr	r3, [r7, #20]
 8008170:	4293      	cmp	r3, r2
 8008172:	d3d3      	bcc.n	800811c <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800817c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	4618      	mov	r0, r3
 8008184:	f009 fa88 	bl	8011698 <USB_ReadInterrupts>
 8008188:	4603      	mov	r3, r0
 800818a:	f003 0310 	and.w	r3, r3, #16
 800818e:	2b10      	cmp	r3, #16
 8008190:	d101      	bne.n	8008196 <HAL_HCD_IRQHandler+0x1ea>
 8008192:	2301      	movs	r3, #1
 8008194:	e000      	b.n	8008198 <HAL_HCD_IRQHandler+0x1ec>
 8008196:	2300      	movs	r3, #0
 8008198:	2b00      	cmp	r3, #0
 800819a:	d014      	beq.n	80081c6 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	699a      	ldr	r2, [r3, #24]
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	f022 0210 	bic.w	r2, r2, #16
 80081aa:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80081ac:	6878      	ldr	r0, [r7, #4]
 80081ae:	f001 fb52 	bl	8009856 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	699a      	ldr	r2, [r3, #24]
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f042 0210 	orr.w	r2, r2, #16
 80081c0:	619a      	str	r2, [r3, #24]
 80081c2:	e000      	b.n	80081c6 <HAL_HCD_IRQHandler+0x21a>
      return;
 80081c4:	bf00      	nop
    }
  }
}
 80081c6:	3718      	adds	r7, #24
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}

080081cc <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b082      	sub	sp, #8
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80081da:	2b01      	cmp	r3, #1
 80081dc:	d101      	bne.n	80081e2 <HAL_HCD_Stop+0x16>
 80081de:	2302      	movs	r3, #2
 80081e0:	e00d      	b.n	80081fe <HAL_HCD_Stop+0x32>
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2201      	movs	r2, #1
 80081e6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	4618      	mov	r0, r3
 80081f0:	f009 fc02 	bl	80119f8 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2200      	movs	r2, #0
 80081f8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80081fc:	2300      	movs	r3, #0
}
 80081fe:	4618      	mov	r0, r3
 8008200:	3708      	adds	r7, #8
 8008202:	46bd      	mov	sp, r7
 8008204:	bd80      	pop	{r7, pc}

08008206 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8008206:	b580      	push	{r7, lr}
 8008208:	b086      	sub	sp, #24
 800820a:	af00      	add	r7, sp, #0
 800820c:	6078      	str	r0, [r7, #4]
 800820e:	460b      	mov	r3, r1
 8008210:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008218:	697b      	ldr	r3, [r7, #20]
 800821a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	78fa      	ldrb	r2, [r7, #3]
 8008222:	4611      	mov	r1, r2
 8008224:	4618      	mov	r0, r3
 8008226:	f009 fa4a 	bl	80116be <USB_ReadChInterrupts>
 800822a:	4603      	mov	r3, r0
 800822c:	f003 0304 	and.w	r3, r3, #4
 8008230:	2b04      	cmp	r3, #4
 8008232:	d11a      	bne.n	800826a <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8008234:	78fb      	ldrb	r3, [r7, #3]
 8008236:	015a      	lsls	r2, r3, #5
 8008238:	693b      	ldr	r3, [r7, #16]
 800823a:	4413      	add	r3, r2
 800823c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008240:	461a      	mov	r2, r3
 8008242:	2304      	movs	r3, #4
 8008244:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8008246:	78fa      	ldrb	r2, [r7, #3]
 8008248:	6879      	ldr	r1, [r7, #4]
 800824a:	4613      	mov	r3, r2
 800824c:	011b      	lsls	r3, r3, #4
 800824e:	1a9b      	subs	r3, r3, r2
 8008250:	009b      	lsls	r3, r3, #2
 8008252:	440b      	add	r3, r1
 8008254:	334d      	adds	r3, #77	@ 0x4d
 8008256:	2207      	movs	r2, #7
 8008258:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	78fa      	ldrb	r2, [r7, #3]
 8008260:	4611      	mov	r1, r2
 8008262:	4618      	mov	r0, r3
 8008264:	f009 faa8 	bl	80117b8 <USB_HC_Halt>
 8008268:	e09e      	b.n	80083a8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	78fa      	ldrb	r2, [r7, #3]
 8008270:	4611      	mov	r1, r2
 8008272:	4618      	mov	r0, r3
 8008274:	f009 fa23 	bl	80116be <USB_ReadChInterrupts>
 8008278:	4603      	mov	r3, r0
 800827a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800827e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008282:	d11b      	bne.n	80082bc <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8008284:	78fb      	ldrb	r3, [r7, #3]
 8008286:	015a      	lsls	r2, r3, #5
 8008288:	693b      	ldr	r3, [r7, #16]
 800828a:	4413      	add	r3, r2
 800828c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008290:	461a      	mov	r2, r3
 8008292:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008296:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8008298:	78fa      	ldrb	r2, [r7, #3]
 800829a:	6879      	ldr	r1, [r7, #4]
 800829c:	4613      	mov	r3, r2
 800829e:	011b      	lsls	r3, r3, #4
 80082a0:	1a9b      	subs	r3, r3, r2
 80082a2:	009b      	lsls	r3, r3, #2
 80082a4:	440b      	add	r3, r1
 80082a6:	334d      	adds	r3, #77	@ 0x4d
 80082a8:	2208      	movs	r2, #8
 80082aa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	78fa      	ldrb	r2, [r7, #3]
 80082b2:	4611      	mov	r1, r2
 80082b4:	4618      	mov	r0, r3
 80082b6:	f009 fa7f 	bl	80117b8 <USB_HC_Halt>
 80082ba:	e075      	b.n	80083a8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	78fa      	ldrb	r2, [r7, #3]
 80082c2:	4611      	mov	r1, r2
 80082c4:	4618      	mov	r0, r3
 80082c6:	f009 f9fa 	bl	80116be <USB_ReadChInterrupts>
 80082ca:	4603      	mov	r3, r0
 80082cc:	f003 0308 	and.w	r3, r3, #8
 80082d0:	2b08      	cmp	r3, #8
 80082d2:	d11a      	bne.n	800830a <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80082d4:	78fb      	ldrb	r3, [r7, #3]
 80082d6:	015a      	lsls	r2, r3, #5
 80082d8:	693b      	ldr	r3, [r7, #16]
 80082da:	4413      	add	r3, r2
 80082dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082e0:	461a      	mov	r2, r3
 80082e2:	2308      	movs	r3, #8
 80082e4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80082e6:	78fa      	ldrb	r2, [r7, #3]
 80082e8:	6879      	ldr	r1, [r7, #4]
 80082ea:	4613      	mov	r3, r2
 80082ec:	011b      	lsls	r3, r3, #4
 80082ee:	1a9b      	subs	r3, r3, r2
 80082f0:	009b      	lsls	r3, r3, #2
 80082f2:	440b      	add	r3, r1
 80082f4:	334d      	adds	r3, #77	@ 0x4d
 80082f6:	2206      	movs	r2, #6
 80082f8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	78fa      	ldrb	r2, [r7, #3]
 8008300:	4611      	mov	r1, r2
 8008302:	4618      	mov	r0, r3
 8008304:	f009 fa58 	bl	80117b8 <USB_HC_Halt>
 8008308:	e04e      	b.n	80083a8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	78fa      	ldrb	r2, [r7, #3]
 8008310:	4611      	mov	r1, r2
 8008312:	4618      	mov	r0, r3
 8008314:	f009 f9d3 	bl	80116be <USB_ReadChInterrupts>
 8008318:	4603      	mov	r3, r0
 800831a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800831e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008322:	d11b      	bne.n	800835c <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8008324:	78fb      	ldrb	r3, [r7, #3]
 8008326:	015a      	lsls	r2, r3, #5
 8008328:	693b      	ldr	r3, [r7, #16]
 800832a:	4413      	add	r3, r2
 800832c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008330:	461a      	mov	r2, r3
 8008332:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008336:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8008338:	78fa      	ldrb	r2, [r7, #3]
 800833a:	6879      	ldr	r1, [r7, #4]
 800833c:	4613      	mov	r3, r2
 800833e:	011b      	lsls	r3, r3, #4
 8008340:	1a9b      	subs	r3, r3, r2
 8008342:	009b      	lsls	r3, r3, #2
 8008344:	440b      	add	r3, r1
 8008346:	334d      	adds	r3, #77	@ 0x4d
 8008348:	2209      	movs	r2, #9
 800834a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	78fa      	ldrb	r2, [r7, #3]
 8008352:	4611      	mov	r1, r2
 8008354:	4618      	mov	r0, r3
 8008356:	f009 fa2f 	bl	80117b8 <USB_HC_Halt>
 800835a:	e025      	b.n	80083a8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	78fa      	ldrb	r2, [r7, #3]
 8008362:	4611      	mov	r1, r2
 8008364:	4618      	mov	r0, r3
 8008366:	f009 f9aa 	bl	80116be <USB_ReadChInterrupts>
 800836a:	4603      	mov	r3, r0
 800836c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008370:	2b80      	cmp	r3, #128	@ 0x80
 8008372:	d119      	bne.n	80083a8 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8008374:	78fb      	ldrb	r3, [r7, #3]
 8008376:	015a      	lsls	r2, r3, #5
 8008378:	693b      	ldr	r3, [r7, #16]
 800837a:	4413      	add	r3, r2
 800837c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008380:	461a      	mov	r2, r3
 8008382:	2380      	movs	r3, #128	@ 0x80
 8008384:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8008386:	78fa      	ldrb	r2, [r7, #3]
 8008388:	6879      	ldr	r1, [r7, #4]
 800838a:	4613      	mov	r3, r2
 800838c:	011b      	lsls	r3, r3, #4
 800838e:	1a9b      	subs	r3, r3, r2
 8008390:	009b      	lsls	r3, r3, #2
 8008392:	440b      	add	r3, r1
 8008394:	334d      	adds	r3, #77	@ 0x4d
 8008396:	2207      	movs	r2, #7
 8008398:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	78fa      	ldrb	r2, [r7, #3]
 80083a0:	4611      	mov	r1, r2
 80083a2:	4618      	mov	r0, r3
 80083a4:	f009 fa08 	bl	80117b8 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	78fa      	ldrb	r2, [r7, #3]
 80083ae:	4611      	mov	r1, r2
 80083b0:	4618      	mov	r0, r3
 80083b2:	f009 f984 	bl	80116be <USB_ReadChInterrupts>
 80083b6:	4603      	mov	r3, r0
 80083b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80083bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083c0:	d112      	bne.n	80083e8 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	78fa      	ldrb	r2, [r7, #3]
 80083c8:	4611      	mov	r1, r2
 80083ca:	4618      	mov	r0, r3
 80083cc:	f009 f9f4 	bl	80117b8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80083d0:	78fb      	ldrb	r3, [r7, #3]
 80083d2:	015a      	lsls	r2, r3, #5
 80083d4:	693b      	ldr	r3, [r7, #16]
 80083d6:	4413      	add	r3, r2
 80083d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083dc:	461a      	mov	r2, r3
 80083de:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80083e2:	6093      	str	r3, [r2, #8]
 80083e4:	f000 bd75 	b.w	8008ed2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	78fa      	ldrb	r2, [r7, #3]
 80083ee:	4611      	mov	r1, r2
 80083f0:	4618      	mov	r0, r3
 80083f2:	f009 f964 	bl	80116be <USB_ReadChInterrupts>
 80083f6:	4603      	mov	r3, r0
 80083f8:	f003 0301 	and.w	r3, r3, #1
 80083fc:	2b01      	cmp	r3, #1
 80083fe:	f040 8128 	bne.w	8008652 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8008402:	78fb      	ldrb	r3, [r7, #3]
 8008404:	015a      	lsls	r2, r3, #5
 8008406:	693b      	ldr	r3, [r7, #16]
 8008408:	4413      	add	r3, r2
 800840a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800840e:	461a      	mov	r2, r3
 8008410:	2320      	movs	r3, #32
 8008412:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8008414:	78fa      	ldrb	r2, [r7, #3]
 8008416:	6879      	ldr	r1, [r7, #4]
 8008418:	4613      	mov	r3, r2
 800841a:	011b      	lsls	r3, r3, #4
 800841c:	1a9b      	subs	r3, r3, r2
 800841e:	009b      	lsls	r3, r3, #2
 8008420:	440b      	add	r3, r1
 8008422:	331b      	adds	r3, #27
 8008424:	781b      	ldrb	r3, [r3, #0]
 8008426:	2b01      	cmp	r3, #1
 8008428:	d119      	bne.n	800845e <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800842a:	78fa      	ldrb	r2, [r7, #3]
 800842c:	6879      	ldr	r1, [r7, #4]
 800842e:	4613      	mov	r3, r2
 8008430:	011b      	lsls	r3, r3, #4
 8008432:	1a9b      	subs	r3, r3, r2
 8008434:	009b      	lsls	r3, r3, #2
 8008436:	440b      	add	r3, r1
 8008438:	331b      	adds	r3, #27
 800843a:	2200      	movs	r2, #0
 800843c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800843e:	78fb      	ldrb	r3, [r7, #3]
 8008440:	015a      	lsls	r2, r3, #5
 8008442:	693b      	ldr	r3, [r7, #16]
 8008444:	4413      	add	r3, r2
 8008446:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800844a:	685b      	ldr	r3, [r3, #4]
 800844c:	78fa      	ldrb	r2, [r7, #3]
 800844e:	0151      	lsls	r1, r2, #5
 8008450:	693a      	ldr	r2, [r7, #16]
 8008452:	440a      	add	r2, r1
 8008454:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008458:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800845c:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	799b      	ldrb	r3, [r3, #6]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d01b      	beq.n	800849e <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8008466:	78fa      	ldrb	r2, [r7, #3]
 8008468:	6879      	ldr	r1, [r7, #4]
 800846a:	4613      	mov	r3, r2
 800846c:	011b      	lsls	r3, r3, #4
 800846e:	1a9b      	subs	r3, r3, r2
 8008470:	009b      	lsls	r3, r3, #2
 8008472:	440b      	add	r3, r1
 8008474:	3330      	adds	r3, #48	@ 0x30
 8008476:	6819      	ldr	r1, [r3, #0]
 8008478:	78fb      	ldrb	r3, [r7, #3]
 800847a:	015a      	lsls	r2, r3, #5
 800847c:	693b      	ldr	r3, [r7, #16]
 800847e:	4413      	add	r3, r2
 8008480:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008484:	691b      	ldr	r3, [r3, #16]
 8008486:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800848a:	78fa      	ldrb	r2, [r7, #3]
 800848c:	1ac9      	subs	r1, r1, r3
 800848e:	6878      	ldr	r0, [r7, #4]
 8008490:	4613      	mov	r3, r2
 8008492:	011b      	lsls	r3, r3, #4
 8008494:	1a9b      	subs	r3, r3, r2
 8008496:	009b      	lsls	r3, r3, #2
 8008498:	4403      	add	r3, r0
 800849a:	3338      	adds	r3, #56	@ 0x38
 800849c:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800849e:	78fa      	ldrb	r2, [r7, #3]
 80084a0:	6879      	ldr	r1, [r7, #4]
 80084a2:	4613      	mov	r3, r2
 80084a4:	011b      	lsls	r3, r3, #4
 80084a6:	1a9b      	subs	r3, r3, r2
 80084a8:	009b      	lsls	r3, r3, #2
 80084aa:	440b      	add	r3, r1
 80084ac:	334d      	adds	r3, #77	@ 0x4d
 80084ae:	2201      	movs	r2, #1
 80084b0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80084b2:	78fa      	ldrb	r2, [r7, #3]
 80084b4:	6879      	ldr	r1, [r7, #4]
 80084b6:	4613      	mov	r3, r2
 80084b8:	011b      	lsls	r3, r3, #4
 80084ba:	1a9b      	subs	r3, r3, r2
 80084bc:	009b      	lsls	r3, r3, #2
 80084be:	440b      	add	r3, r1
 80084c0:	3344      	adds	r3, #68	@ 0x44
 80084c2:	2200      	movs	r2, #0
 80084c4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80084c6:	78fb      	ldrb	r3, [r7, #3]
 80084c8:	015a      	lsls	r2, r3, #5
 80084ca:	693b      	ldr	r3, [r7, #16]
 80084cc:	4413      	add	r3, r2
 80084ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084d2:	461a      	mov	r2, r3
 80084d4:	2301      	movs	r3, #1
 80084d6:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80084d8:	78fa      	ldrb	r2, [r7, #3]
 80084da:	6879      	ldr	r1, [r7, #4]
 80084dc:	4613      	mov	r3, r2
 80084de:	011b      	lsls	r3, r3, #4
 80084e0:	1a9b      	subs	r3, r3, r2
 80084e2:	009b      	lsls	r3, r3, #2
 80084e4:	440b      	add	r3, r1
 80084e6:	3326      	adds	r3, #38	@ 0x26
 80084e8:	781b      	ldrb	r3, [r3, #0]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d00a      	beq.n	8008504 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80084ee:	78fa      	ldrb	r2, [r7, #3]
 80084f0:	6879      	ldr	r1, [r7, #4]
 80084f2:	4613      	mov	r3, r2
 80084f4:	011b      	lsls	r3, r3, #4
 80084f6:	1a9b      	subs	r3, r3, r2
 80084f8:	009b      	lsls	r3, r3, #2
 80084fa:	440b      	add	r3, r1
 80084fc:	3326      	adds	r3, #38	@ 0x26
 80084fe:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008500:	2b02      	cmp	r3, #2
 8008502:	d110      	bne.n	8008526 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	78fa      	ldrb	r2, [r7, #3]
 800850a:	4611      	mov	r1, r2
 800850c:	4618      	mov	r0, r3
 800850e:	f009 f953 	bl	80117b8 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8008512:	78fb      	ldrb	r3, [r7, #3]
 8008514:	015a      	lsls	r2, r3, #5
 8008516:	693b      	ldr	r3, [r7, #16]
 8008518:	4413      	add	r3, r2
 800851a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800851e:	461a      	mov	r2, r3
 8008520:	2310      	movs	r3, #16
 8008522:	6093      	str	r3, [r2, #8]
 8008524:	e03d      	b.n	80085a2 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8008526:	78fa      	ldrb	r2, [r7, #3]
 8008528:	6879      	ldr	r1, [r7, #4]
 800852a:	4613      	mov	r3, r2
 800852c:	011b      	lsls	r3, r3, #4
 800852e:	1a9b      	subs	r3, r3, r2
 8008530:	009b      	lsls	r3, r3, #2
 8008532:	440b      	add	r3, r1
 8008534:	3326      	adds	r3, #38	@ 0x26
 8008536:	781b      	ldrb	r3, [r3, #0]
 8008538:	2b03      	cmp	r3, #3
 800853a:	d00a      	beq.n	8008552 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 800853c:	78fa      	ldrb	r2, [r7, #3]
 800853e:	6879      	ldr	r1, [r7, #4]
 8008540:	4613      	mov	r3, r2
 8008542:	011b      	lsls	r3, r3, #4
 8008544:	1a9b      	subs	r3, r3, r2
 8008546:	009b      	lsls	r3, r3, #2
 8008548:	440b      	add	r3, r1
 800854a:	3326      	adds	r3, #38	@ 0x26
 800854c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800854e:	2b01      	cmp	r3, #1
 8008550:	d127      	bne.n	80085a2 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8008552:	78fb      	ldrb	r3, [r7, #3]
 8008554:	015a      	lsls	r2, r3, #5
 8008556:	693b      	ldr	r3, [r7, #16]
 8008558:	4413      	add	r3, r2
 800855a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	78fa      	ldrb	r2, [r7, #3]
 8008562:	0151      	lsls	r1, r2, #5
 8008564:	693a      	ldr	r2, [r7, #16]
 8008566:	440a      	add	r2, r1
 8008568:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800856c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008570:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8008572:	78fa      	ldrb	r2, [r7, #3]
 8008574:	6879      	ldr	r1, [r7, #4]
 8008576:	4613      	mov	r3, r2
 8008578:	011b      	lsls	r3, r3, #4
 800857a:	1a9b      	subs	r3, r3, r2
 800857c:	009b      	lsls	r3, r3, #2
 800857e:	440b      	add	r3, r1
 8008580:	334c      	adds	r3, #76	@ 0x4c
 8008582:	2201      	movs	r2, #1
 8008584:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8008586:	78fa      	ldrb	r2, [r7, #3]
 8008588:	6879      	ldr	r1, [r7, #4]
 800858a:	4613      	mov	r3, r2
 800858c:	011b      	lsls	r3, r3, #4
 800858e:	1a9b      	subs	r3, r3, r2
 8008590:	009b      	lsls	r3, r3, #2
 8008592:	440b      	add	r3, r1
 8008594:	334c      	adds	r3, #76	@ 0x4c
 8008596:	781a      	ldrb	r2, [r3, #0]
 8008598:	78fb      	ldrb	r3, [r7, #3]
 800859a:	4619      	mov	r1, r3
 800859c:	6878      	ldr	r0, [r7, #4]
 800859e:	f00f fcb3 	bl	8017f08 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	799b      	ldrb	r3, [r3, #6]
 80085a6:	2b01      	cmp	r3, #1
 80085a8:	d13b      	bne.n	8008622 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80085aa:	78fa      	ldrb	r2, [r7, #3]
 80085ac:	6879      	ldr	r1, [r7, #4]
 80085ae:	4613      	mov	r3, r2
 80085b0:	011b      	lsls	r3, r3, #4
 80085b2:	1a9b      	subs	r3, r3, r2
 80085b4:	009b      	lsls	r3, r3, #2
 80085b6:	440b      	add	r3, r1
 80085b8:	3338      	adds	r3, #56	@ 0x38
 80085ba:	6819      	ldr	r1, [r3, #0]
 80085bc:	78fa      	ldrb	r2, [r7, #3]
 80085be:	6878      	ldr	r0, [r7, #4]
 80085c0:	4613      	mov	r3, r2
 80085c2:	011b      	lsls	r3, r3, #4
 80085c4:	1a9b      	subs	r3, r3, r2
 80085c6:	009b      	lsls	r3, r3, #2
 80085c8:	4403      	add	r3, r0
 80085ca:	3328      	adds	r3, #40	@ 0x28
 80085cc:	881b      	ldrh	r3, [r3, #0]
 80085ce:	440b      	add	r3, r1
 80085d0:	1e59      	subs	r1, r3, #1
 80085d2:	78fa      	ldrb	r2, [r7, #3]
 80085d4:	6878      	ldr	r0, [r7, #4]
 80085d6:	4613      	mov	r3, r2
 80085d8:	011b      	lsls	r3, r3, #4
 80085da:	1a9b      	subs	r3, r3, r2
 80085dc:	009b      	lsls	r3, r3, #2
 80085de:	4403      	add	r3, r0
 80085e0:	3328      	adds	r3, #40	@ 0x28
 80085e2:	881b      	ldrh	r3, [r3, #0]
 80085e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80085e8:	f003 0301 	and.w	r3, r3, #1
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	f000 8470 	beq.w	8008ed2 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80085f2:	78fa      	ldrb	r2, [r7, #3]
 80085f4:	6879      	ldr	r1, [r7, #4]
 80085f6:	4613      	mov	r3, r2
 80085f8:	011b      	lsls	r3, r3, #4
 80085fa:	1a9b      	subs	r3, r3, r2
 80085fc:	009b      	lsls	r3, r3, #2
 80085fe:	440b      	add	r3, r1
 8008600:	333c      	adds	r3, #60	@ 0x3c
 8008602:	781b      	ldrb	r3, [r3, #0]
 8008604:	78fa      	ldrb	r2, [r7, #3]
 8008606:	f083 0301 	eor.w	r3, r3, #1
 800860a:	b2d8      	uxtb	r0, r3
 800860c:	6879      	ldr	r1, [r7, #4]
 800860e:	4613      	mov	r3, r2
 8008610:	011b      	lsls	r3, r3, #4
 8008612:	1a9b      	subs	r3, r3, r2
 8008614:	009b      	lsls	r3, r3, #2
 8008616:	440b      	add	r3, r1
 8008618:	333c      	adds	r3, #60	@ 0x3c
 800861a:	4602      	mov	r2, r0
 800861c:	701a      	strb	r2, [r3, #0]
 800861e:	f000 bc58 	b.w	8008ed2 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8008622:	78fa      	ldrb	r2, [r7, #3]
 8008624:	6879      	ldr	r1, [r7, #4]
 8008626:	4613      	mov	r3, r2
 8008628:	011b      	lsls	r3, r3, #4
 800862a:	1a9b      	subs	r3, r3, r2
 800862c:	009b      	lsls	r3, r3, #2
 800862e:	440b      	add	r3, r1
 8008630:	333c      	adds	r3, #60	@ 0x3c
 8008632:	781b      	ldrb	r3, [r3, #0]
 8008634:	78fa      	ldrb	r2, [r7, #3]
 8008636:	f083 0301 	eor.w	r3, r3, #1
 800863a:	b2d8      	uxtb	r0, r3
 800863c:	6879      	ldr	r1, [r7, #4]
 800863e:	4613      	mov	r3, r2
 8008640:	011b      	lsls	r3, r3, #4
 8008642:	1a9b      	subs	r3, r3, r2
 8008644:	009b      	lsls	r3, r3, #2
 8008646:	440b      	add	r3, r1
 8008648:	333c      	adds	r3, #60	@ 0x3c
 800864a:	4602      	mov	r2, r0
 800864c:	701a      	strb	r2, [r3, #0]
 800864e:	f000 bc40 	b.w	8008ed2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	78fa      	ldrb	r2, [r7, #3]
 8008658:	4611      	mov	r1, r2
 800865a:	4618      	mov	r0, r3
 800865c:	f009 f82f 	bl	80116be <USB_ReadChInterrupts>
 8008660:	4603      	mov	r3, r0
 8008662:	f003 0320 	and.w	r3, r3, #32
 8008666:	2b20      	cmp	r3, #32
 8008668:	d131      	bne.n	80086ce <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800866a:	78fb      	ldrb	r3, [r7, #3]
 800866c:	015a      	lsls	r2, r3, #5
 800866e:	693b      	ldr	r3, [r7, #16]
 8008670:	4413      	add	r3, r2
 8008672:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008676:	461a      	mov	r2, r3
 8008678:	2320      	movs	r3, #32
 800867a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 800867c:	78fa      	ldrb	r2, [r7, #3]
 800867e:	6879      	ldr	r1, [r7, #4]
 8008680:	4613      	mov	r3, r2
 8008682:	011b      	lsls	r3, r3, #4
 8008684:	1a9b      	subs	r3, r3, r2
 8008686:	009b      	lsls	r3, r3, #2
 8008688:	440b      	add	r3, r1
 800868a:	331a      	adds	r3, #26
 800868c:	781b      	ldrb	r3, [r3, #0]
 800868e:	2b01      	cmp	r3, #1
 8008690:	f040 841f 	bne.w	8008ed2 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8008694:	78fa      	ldrb	r2, [r7, #3]
 8008696:	6879      	ldr	r1, [r7, #4]
 8008698:	4613      	mov	r3, r2
 800869a:	011b      	lsls	r3, r3, #4
 800869c:	1a9b      	subs	r3, r3, r2
 800869e:	009b      	lsls	r3, r3, #2
 80086a0:	440b      	add	r3, r1
 80086a2:	331b      	adds	r3, #27
 80086a4:	2201      	movs	r2, #1
 80086a6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80086a8:	78fa      	ldrb	r2, [r7, #3]
 80086aa:	6879      	ldr	r1, [r7, #4]
 80086ac:	4613      	mov	r3, r2
 80086ae:	011b      	lsls	r3, r3, #4
 80086b0:	1a9b      	subs	r3, r3, r2
 80086b2:	009b      	lsls	r3, r3, #2
 80086b4:	440b      	add	r3, r1
 80086b6:	334d      	adds	r3, #77	@ 0x4d
 80086b8:	2203      	movs	r2, #3
 80086ba:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	78fa      	ldrb	r2, [r7, #3]
 80086c2:	4611      	mov	r1, r2
 80086c4:	4618      	mov	r0, r3
 80086c6:	f009 f877 	bl	80117b8 <USB_HC_Halt>
 80086ca:	f000 bc02 	b.w	8008ed2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	78fa      	ldrb	r2, [r7, #3]
 80086d4:	4611      	mov	r1, r2
 80086d6:	4618      	mov	r0, r3
 80086d8:	f008 fff1 	bl	80116be <USB_ReadChInterrupts>
 80086dc:	4603      	mov	r3, r0
 80086de:	f003 0302 	and.w	r3, r3, #2
 80086e2:	2b02      	cmp	r3, #2
 80086e4:	f040 8305 	bne.w	8008cf2 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80086e8:	78fb      	ldrb	r3, [r7, #3]
 80086ea:	015a      	lsls	r2, r3, #5
 80086ec:	693b      	ldr	r3, [r7, #16]
 80086ee:	4413      	add	r3, r2
 80086f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086f4:	461a      	mov	r2, r3
 80086f6:	2302      	movs	r3, #2
 80086f8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80086fa:	78fa      	ldrb	r2, [r7, #3]
 80086fc:	6879      	ldr	r1, [r7, #4]
 80086fe:	4613      	mov	r3, r2
 8008700:	011b      	lsls	r3, r3, #4
 8008702:	1a9b      	subs	r3, r3, r2
 8008704:	009b      	lsls	r3, r3, #2
 8008706:	440b      	add	r3, r1
 8008708:	334d      	adds	r3, #77	@ 0x4d
 800870a:	781b      	ldrb	r3, [r3, #0]
 800870c:	2b01      	cmp	r3, #1
 800870e:	d114      	bne.n	800873a <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008710:	78fa      	ldrb	r2, [r7, #3]
 8008712:	6879      	ldr	r1, [r7, #4]
 8008714:	4613      	mov	r3, r2
 8008716:	011b      	lsls	r3, r3, #4
 8008718:	1a9b      	subs	r3, r3, r2
 800871a:	009b      	lsls	r3, r3, #2
 800871c:	440b      	add	r3, r1
 800871e:	334d      	adds	r3, #77	@ 0x4d
 8008720:	2202      	movs	r2, #2
 8008722:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8008724:	78fa      	ldrb	r2, [r7, #3]
 8008726:	6879      	ldr	r1, [r7, #4]
 8008728:	4613      	mov	r3, r2
 800872a:	011b      	lsls	r3, r3, #4
 800872c:	1a9b      	subs	r3, r3, r2
 800872e:	009b      	lsls	r3, r3, #2
 8008730:	440b      	add	r3, r1
 8008732:	334c      	adds	r3, #76	@ 0x4c
 8008734:	2201      	movs	r2, #1
 8008736:	701a      	strb	r2, [r3, #0]
 8008738:	e2cc      	b.n	8008cd4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800873a:	78fa      	ldrb	r2, [r7, #3]
 800873c:	6879      	ldr	r1, [r7, #4]
 800873e:	4613      	mov	r3, r2
 8008740:	011b      	lsls	r3, r3, #4
 8008742:	1a9b      	subs	r3, r3, r2
 8008744:	009b      	lsls	r3, r3, #2
 8008746:	440b      	add	r3, r1
 8008748:	334d      	adds	r3, #77	@ 0x4d
 800874a:	781b      	ldrb	r3, [r3, #0]
 800874c:	2b06      	cmp	r3, #6
 800874e:	d114      	bne.n	800877a <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008750:	78fa      	ldrb	r2, [r7, #3]
 8008752:	6879      	ldr	r1, [r7, #4]
 8008754:	4613      	mov	r3, r2
 8008756:	011b      	lsls	r3, r3, #4
 8008758:	1a9b      	subs	r3, r3, r2
 800875a:	009b      	lsls	r3, r3, #2
 800875c:	440b      	add	r3, r1
 800875e:	334d      	adds	r3, #77	@ 0x4d
 8008760:	2202      	movs	r2, #2
 8008762:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8008764:	78fa      	ldrb	r2, [r7, #3]
 8008766:	6879      	ldr	r1, [r7, #4]
 8008768:	4613      	mov	r3, r2
 800876a:	011b      	lsls	r3, r3, #4
 800876c:	1a9b      	subs	r3, r3, r2
 800876e:	009b      	lsls	r3, r3, #2
 8008770:	440b      	add	r3, r1
 8008772:	334c      	adds	r3, #76	@ 0x4c
 8008774:	2205      	movs	r2, #5
 8008776:	701a      	strb	r2, [r3, #0]
 8008778:	e2ac      	b.n	8008cd4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800877a:	78fa      	ldrb	r2, [r7, #3]
 800877c:	6879      	ldr	r1, [r7, #4]
 800877e:	4613      	mov	r3, r2
 8008780:	011b      	lsls	r3, r3, #4
 8008782:	1a9b      	subs	r3, r3, r2
 8008784:	009b      	lsls	r3, r3, #2
 8008786:	440b      	add	r3, r1
 8008788:	334d      	adds	r3, #77	@ 0x4d
 800878a:	781b      	ldrb	r3, [r3, #0]
 800878c:	2b07      	cmp	r3, #7
 800878e:	d00b      	beq.n	80087a8 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8008790:	78fa      	ldrb	r2, [r7, #3]
 8008792:	6879      	ldr	r1, [r7, #4]
 8008794:	4613      	mov	r3, r2
 8008796:	011b      	lsls	r3, r3, #4
 8008798:	1a9b      	subs	r3, r3, r2
 800879a:	009b      	lsls	r3, r3, #2
 800879c:	440b      	add	r3, r1
 800879e:	334d      	adds	r3, #77	@ 0x4d
 80087a0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80087a2:	2b09      	cmp	r3, #9
 80087a4:	f040 80a6 	bne.w	80088f4 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80087a8:	78fa      	ldrb	r2, [r7, #3]
 80087aa:	6879      	ldr	r1, [r7, #4]
 80087ac:	4613      	mov	r3, r2
 80087ae:	011b      	lsls	r3, r3, #4
 80087b0:	1a9b      	subs	r3, r3, r2
 80087b2:	009b      	lsls	r3, r3, #2
 80087b4:	440b      	add	r3, r1
 80087b6:	334d      	adds	r3, #77	@ 0x4d
 80087b8:	2202      	movs	r2, #2
 80087ba:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80087bc:	78fa      	ldrb	r2, [r7, #3]
 80087be:	6879      	ldr	r1, [r7, #4]
 80087c0:	4613      	mov	r3, r2
 80087c2:	011b      	lsls	r3, r3, #4
 80087c4:	1a9b      	subs	r3, r3, r2
 80087c6:	009b      	lsls	r3, r3, #2
 80087c8:	440b      	add	r3, r1
 80087ca:	3344      	adds	r3, #68	@ 0x44
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	1c59      	adds	r1, r3, #1
 80087d0:	6878      	ldr	r0, [r7, #4]
 80087d2:	4613      	mov	r3, r2
 80087d4:	011b      	lsls	r3, r3, #4
 80087d6:	1a9b      	subs	r3, r3, r2
 80087d8:	009b      	lsls	r3, r3, #2
 80087da:	4403      	add	r3, r0
 80087dc:	3344      	adds	r3, #68	@ 0x44
 80087de:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80087e0:	78fa      	ldrb	r2, [r7, #3]
 80087e2:	6879      	ldr	r1, [r7, #4]
 80087e4:	4613      	mov	r3, r2
 80087e6:	011b      	lsls	r3, r3, #4
 80087e8:	1a9b      	subs	r3, r3, r2
 80087ea:	009b      	lsls	r3, r3, #2
 80087ec:	440b      	add	r3, r1
 80087ee:	3344      	adds	r3, #68	@ 0x44
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	2b02      	cmp	r3, #2
 80087f4:	d943      	bls.n	800887e <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80087f6:	78fa      	ldrb	r2, [r7, #3]
 80087f8:	6879      	ldr	r1, [r7, #4]
 80087fa:	4613      	mov	r3, r2
 80087fc:	011b      	lsls	r3, r3, #4
 80087fe:	1a9b      	subs	r3, r3, r2
 8008800:	009b      	lsls	r3, r3, #2
 8008802:	440b      	add	r3, r1
 8008804:	3344      	adds	r3, #68	@ 0x44
 8008806:	2200      	movs	r2, #0
 8008808:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 800880a:	78fa      	ldrb	r2, [r7, #3]
 800880c:	6879      	ldr	r1, [r7, #4]
 800880e:	4613      	mov	r3, r2
 8008810:	011b      	lsls	r3, r3, #4
 8008812:	1a9b      	subs	r3, r3, r2
 8008814:	009b      	lsls	r3, r3, #2
 8008816:	440b      	add	r3, r1
 8008818:	331a      	adds	r3, #26
 800881a:	781b      	ldrb	r3, [r3, #0]
 800881c:	2b01      	cmp	r3, #1
 800881e:	d123      	bne.n	8008868 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8008820:	78fa      	ldrb	r2, [r7, #3]
 8008822:	6879      	ldr	r1, [r7, #4]
 8008824:	4613      	mov	r3, r2
 8008826:	011b      	lsls	r3, r3, #4
 8008828:	1a9b      	subs	r3, r3, r2
 800882a:	009b      	lsls	r3, r3, #2
 800882c:	440b      	add	r3, r1
 800882e:	331b      	adds	r3, #27
 8008830:	2200      	movs	r2, #0
 8008832:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8008834:	78fa      	ldrb	r2, [r7, #3]
 8008836:	6879      	ldr	r1, [r7, #4]
 8008838:	4613      	mov	r3, r2
 800883a:	011b      	lsls	r3, r3, #4
 800883c:	1a9b      	subs	r3, r3, r2
 800883e:	009b      	lsls	r3, r3, #2
 8008840:	440b      	add	r3, r1
 8008842:	331c      	adds	r3, #28
 8008844:	2200      	movs	r2, #0
 8008846:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008848:	78fb      	ldrb	r3, [r7, #3]
 800884a:	015a      	lsls	r2, r3, #5
 800884c:	693b      	ldr	r3, [r7, #16]
 800884e:	4413      	add	r3, r2
 8008850:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008854:	685b      	ldr	r3, [r3, #4]
 8008856:	78fa      	ldrb	r2, [r7, #3]
 8008858:	0151      	lsls	r1, r2, #5
 800885a:	693a      	ldr	r2, [r7, #16]
 800885c:	440a      	add	r2, r1
 800885e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008862:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008866:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8008868:	78fa      	ldrb	r2, [r7, #3]
 800886a:	6879      	ldr	r1, [r7, #4]
 800886c:	4613      	mov	r3, r2
 800886e:	011b      	lsls	r3, r3, #4
 8008870:	1a9b      	subs	r3, r3, r2
 8008872:	009b      	lsls	r3, r3, #2
 8008874:	440b      	add	r3, r1
 8008876:	334c      	adds	r3, #76	@ 0x4c
 8008878:	2204      	movs	r2, #4
 800887a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800887c:	e229      	b.n	8008cd2 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800887e:	78fa      	ldrb	r2, [r7, #3]
 8008880:	6879      	ldr	r1, [r7, #4]
 8008882:	4613      	mov	r3, r2
 8008884:	011b      	lsls	r3, r3, #4
 8008886:	1a9b      	subs	r3, r3, r2
 8008888:	009b      	lsls	r3, r3, #2
 800888a:	440b      	add	r3, r1
 800888c:	334c      	adds	r3, #76	@ 0x4c
 800888e:	2202      	movs	r2, #2
 8008890:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008892:	78fa      	ldrb	r2, [r7, #3]
 8008894:	6879      	ldr	r1, [r7, #4]
 8008896:	4613      	mov	r3, r2
 8008898:	011b      	lsls	r3, r3, #4
 800889a:	1a9b      	subs	r3, r3, r2
 800889c:	009b      	lsls	r3, r3, #2
 800889e:	440b      	add	r3, r1
 80088a0:	3326      	adds	r3, #38	@ 0x26
 80088a2:	781b      	ldrb	r3, [r3, #0]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d00b      	beq.n	80088c0 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80088a8:	78fa      	ldrb	r2, [r7, #3]
 80088aa:	6879      	ldr	r1, [r7, #4]
 80088ac:	4613      	mov	r3, r2
 80088ae:	011b      	lsls	r3, r3, #4
 80088b0:	1a9b      	subs	r3, r3, r2
 80088b2:	009b      	lsls	r3, r3, #2
 80088b4:	440b      	add	r3, r1
 80088b6:	3326      	adds	r3, #38	@ 0x26
 80088b8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80088ba:	2b02      	cmp	r3, #2
 80088bc:	f040 8209 	bne.w	8008cd2 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80088c0:	78fb      	ldrb	r3, [r7, #3]
 80088c2:	015a      	lsls	r2, r3, #5
 80088c4:	693b      	ldr	r3, [r7, #16]
 80088c6:	4413      	add	r3, r2
 80088c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80088d6:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80088de:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80088e0:	78fb      	ldrb	r3, [r7, #3]
 80088e2:	015a      	lsls	r2, r3, #5
 80088e4:	693b      	ldr	r3, [r7, #16]
 80088e6:	4413      	add	r3, r2
 80088e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088ec:	461a      	mov	r2, r3
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80088f2:	e1ee      	b.n	8008cd2 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80088f4:	78fa      	ldrb	r2, [r7, #3]
 80088f6:	6879      	ldr	r1, [r7, #4]
 80088f8:	4613      	mov	r3, r2
 80088fa:	011b      	lsls	r3, r3, #4
 80088fc:	1a9b      	subs	r3, r3, r2
 80088fe:	009b      	lsls	r3, r3, #2
 8008900:	440b      	add	r3, r1
 8008902:	334d      	adds	r3, #77	@ 0x4d
 8008904:	781b      	ldrb	r3, [r3, #0]
 8008906:	2b05      	cmp	r3, #5
 8008908:	f040 80c8 	bne.w	8008a9c <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800890c:	78fa      	ldrb	r2, [r7, #3]
 800890e:	6879      	ldr	r1, [r7, #4]
 8008910:	4613      	mov	r3, r2
 8008912:	011b      	lsls	r3, r3, #4
 8008914:	1a9b      	subs	r3, r3, r2
 8008916:	009b      	lsls	r3, r3, #2
 8008918:	440b      	add	r3, r1
 800891a:	334d      	adds	r3, #77	@ 0x4d
 800891c:	2202      	movs	r2, #2
 800891e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8008920:	78fa      	ldrb	r2, [r7, #3]
 8008922:	6879      	ldr	r1, [r7, #4]
 8008924:	4613      	mov	r3, r2
 8008926:	011b      	lsls	r3, r3, #4
 8008928:	1a9b      	subs	r3, r3, r2
 800892a:	009b      	lsls	r3, r3, #2
 800892c:	440b      	add	r3, r1
 800892e:	331b      	adds	r3, #27
 8008930:	781b      	ldrb	r3, [r3, #0]
 8008932:	2b01      	cmp	r3, #1
 8008934:	f040 81ce 	bne.w	8008cd4 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8008938:	78fa      	ldrb	r2, [r7, #3]
 800893a:	6879      	ldr	r1, [r7, #4]
 800893c:	4613      	mov	r3, r2
 800893e:	011b      	lsls	r3, r3, #4
 8008940:	1a9b      	subs	r3, r3, r2
 8008942:	009b      	lsls	r3, r3, #2
 8008944:	440b      	add	r3, r1
 8008946:	3326      	adds	r3, #38	@ 0x26
 8008948:	781b      	ldrb	r3, [r3, #0]
 800894a:	2b03      	cmp	r3, #3
 800894c:	d16b      	bne.n	8008a26 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800894e:	78fa      	ldrb	r2, [r7, #3]
 8008950:	6879      	ldr	r1, [r7, #4]
 8008952:	4613      	mov	r3, r2
 8008954:	011b      	lsls	r3, r3, #4
 8008956:	1a9b      	subs	r3, r3, r2
 8008958:	009b      	lsls	r3, r3, #2
 800895a:	440b      	add	r3, r1
 800895c:	3348      	adds	r3, #72	@ 0x48
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	1c59      	adds	r1, r3, #1
 8008962:	6878      	ldr	r0, [r7, #4]
 8008964:	4613      	mov	r3, r2
 8008966:	011b      	lsls	r3, r3, #4
 8008968:	1a9b      	subs	r3, r3, r2
 800896a:	009b      	lsls	r3, r3, #2
 800896c:	4403      	add	r3, r0
 800896e:	3348      	adds	r3, #72	@ 0x48
 8008970:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8008972:	78fa      	ldrb	r2, [r7, #3]
 8008974:	6879      	ldr	r1, [r7, #4]
 8008976:	4613      	mov	r3, r2
 8008978:	011b      	lsls	r3, r3, #4
 800897a:	1a9b      	subs	r3, r3, r2
 800897c:	009b      	lsls	r3, r3, #2
 800897e:	440b      	add	r3, r1
 8008980:	3348      	adds	r3, #72	@ 0x48
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	2b02      	cmp	r3, #2
 8008986:	d943      	bls.n	8008a10 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8008988:	78fa      	ldrb	r2, [r7, #3]
 800898a:	6879      	ldr	r1, [r7, #4]
 800898c:	4613      	mov	r3, r2
 800898e:	011b      	lsls	r3, r3, #4
 8008990:	1a9b      	subs	r3, r3, r2
 8008992:	009b      	lsls	r3, r3, #2
 8008994:	440b      	add	r3, r1
 8008996:	3348      	adds	r3, #72	@ 0x48
 8008998:	2200      	movs	r2, #0
 800899a:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 800899c:	78fa      	ldrb	r2, [r7, #3]
 800899e:	6879      	ldr	r1, [r7, #4]
 80089a0:	4613      	mov	r3, r2
 80089a2:	011b      	lsls	r3, r3, #4
 80089a4:	1a9b      	subs	r3, r3, r2
 80089a6:	009b      	lsls	r3, r3, #2
 80089a8:	440b      	add	r3, r1
 80089aa:	331b      	adds	r3, #27
 80089ac:	2200      	movs	r2, #0
 80089ae:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80089b0:	78fa      	ldrb	r2, [r7, #3]
 80089b2:	6879      	ldr	r1, [r7, #4]
 80089b4:	4613      	mov	r3, r2
 80089b6:	011b      	lsls	r3, r3, #4
 80089b8:	1a9b      	subs	r3, r3, r2
 80089ba:	009b      	lsls	r3, r3, #2
 80089bc:	440b      	add	r3, r1
 80089be:	3344      	adds	r3, #68	@ 0x44
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	2b02      	cmp	r3, #2
 80089c4:	d809      	bhi.n	80089da <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80089c6:	78fa      	ldrb	r2, [r7, #3]
 80089c8:	6879      	ldr	r1, [r7, #4]
 80089ca:	4613      	mov	r3, r2
 80089cc:	011b      	lsls	r3, r3, #4
 80089ce:	1a9b      	subs	r3, r3, r2
 80089d0:	009b      	lsls	r3, r3, #2
 80089d2:	440b      	add	r3, r1
 80089d4:	331c      	adds	r3, #28
 80089d6:	2201      	movs	r2, #1
 80089d8:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80089da:	78fb      	ldrb	r3, [r7, #3]
 80089dc:	015a      	lsls	r2, r3, #5
 80089de:	693b      	ldr	r3, [r7, #16]
 80089e0:	4413      	add	r3, r2
 80089e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089e6:	685b      	ldr	r3, [r3, #4]
 80089e8:	78fa      	ldrb	r2, [r7, #3]
 80089ea:	0151      	lsls	r1, r2, #5
 80089ec:	693a      	ldr	r2, [r7, #16]
 80089ee:	440a      	add	r2, r1
 80089f0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80089f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80089f8:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80089fa:	78fa      	ldrb	r2, [r7, #3]
 80089fc:	6879      	ldr	r1, [r7, #4]
 80089fe:	4613      	mov	r3, r2
 8008a00:	011b      	lsls	r3, r3, #4
 8008a02:	1a9b      	subs	r3, r3, r2
 8008a04:	009b      	lsls	r3, r3, #2
 8008a06:	440b      	add	r3, r1
 8008a08:	334c      	adds	r3, #76	@ 0x4c
 8008a0a:	2204      	movs	r2, #4
 8008a0c:	701a      	strb	r2, [r3, #0]
 8008a0e:	e014      	b.n	8008a3a <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008a10:	78fa      	ldrb	r2, [r7, #3]
 8008a12:	6879      	ldr	r1, [r7, #4]
 8008a14:	4613      	mov	r3, r2
 8008a16:	011b      	lsls	r3, r3, #4
 8008a18:	1a9b      	subs	r3, r3, r2
 8008a1a:	009b      	lsls	r3, r3, #2
 8008a1c:	440b      	add	r3, r1
 8008a1e:	334c      	adds	r3, #76	@ 0x4c
 8008a20:	2202      	movs	r2, #2
 8008a22:	701a      	strb	r2, [r3, #0]
 8008a24:	e009      	b.n	8008a3a <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008a26:	78fa      	ldrb	r2, [r7, #3]
 8008a28:	6879      	ldr	r1, [r7, #4]
 8008a2a:	4613      	mov	r3, r2
 8008a2c:	011b      	lsls	r3, r3, #4
 8008a2e:	1a9b      	subs	r3, r3, r2
 8008a30:	009b      	lsls	r3, r3, #2
 8008a32:	440b      	add	r3, r1
 8008a34:	334c      	adds	r3, #76	@ 0x4c
 8008a36:	2202      	movs	r2, #2
 8008a38:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008a3a:	78fa      	ldrb	r2, [r7, #3]
 8008a3c:	6879      	ldr	r1, [r7, #4]
 8008a3e:	4613      	mov	r3, r2
 8008a40:	011b      	lsls	r3, r3, #4
 8008a42:	1a9b      	subs	r3, r3, r2
 8008a44:	009b      	lsls	r3, r3, #2
 8008a46:	440b      	add	r3, r1
 8008a48:	3326      	adds	r3, #38	@ 0x26
 8008a4a:	781b      	ldrb	r3, [r3, #0]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d00b      	beq.n	8008a68 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008a50:	78fa      	ldrb	r2, [r7, #3]
 8008a52:	6879      	ldr	r1, [r7, #4]
 8008a54:	4613      	mov	r3, r2
 8008a56:	011b      	lsls	r3, r3, #4
 8008a58:	1a9b      	subs	r3, r3, r2
 8008a5a:	009b      	lsls	r3, r3, #2
 8008a5c:	440b      	add	r3, r1
 8008a5e:	3326      	adds	r3, #38	@ 0x26
 8008a60:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008a62:	2b02      	cmp	r3, #2
 8008a64:	f040 8136 	bne.w	8008cd4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8008a68:	78fb      	ldrb	r3, [r7, #3]
 8008a6a:	015a      	lsls	r2, r3, #5
 8008a6c:	693b      	ldr	r3, [r7, #16]
 8008a6e:	4413      	add	r3, r2
 8008a70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008a7e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008a86:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008a88:	78fb      	ldrb	r3, [r7, #3]
 8008a8a:	015a      	lsls	r2, r3, #5
 8008a8c:	693b      	ldr	r3, [r7, #16]
 8008a8e:	4413      	add	r3, r2
 8008a90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a94:	461a      	mov	r2, r3
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	6013      	str	r3, [r2, #0]
 8008a9a:	e11b      	b.n	8008cd4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8008a9c:	78fa      	ldrb	r2, [r7, #3]
 8008a9e:	6879      	ldr	r1, [r7, #4]
 8008aa0:	4613      	mov	r3, r2
 8008aa2:	011b      	lsls	r3, r3, #4
 8008aa4:	1a9b      	subs	r3, r3, r2
 8008aa6:	009b      	lsls	r3, r3, #2
 8008aa8:	440b      	add	r3, r1
 8008aaa:	334d      	adds	r3, #77	@ 0x4d
 8008aac:	781b      	ldrb	r3, [r3, #0]
 8008aae:	2b03      	cmp	r3, #3
 8008ab0:	f040 8081 	bne.w	8008bb6 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008ab4:	78fa      	ldrb	r2, [r7, #3]
 8008ab6:	6879      	ldr	r1, [r7, #4]
 8008ab8:	4613      	mov	r3, r2
 8008aba:	011b      	lsls	r3, r3, #4
 8008abc:	1a9b      	subs	r3, r3, r2
 8008abe:	009b      	lsls	r3, r3, #2
 8008ac0:	440b      	add	r3, r1
 8008ac2:	334d      	adds	r3, #77	@ 0x4d
 8008ac4:	2202      	movs	r2, #2
 8008ac6:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8008ac8:	78fa      	ldrb	r2, [r7, #3]
 8008aca:	6879      	ldr	r1, [r7, #4]
 8008acc:	4613      	mov	r3, r2
 8008ace:	011b      	lsls	r3, r3, #4
 8008ad0:	1a9b      	subs	r3, r3, r2
 8008ad2:	009b      	lsls	r3, r3, #2
 8008ad4:	440b      	add	r3, r1
 8008ad6:	331b      	adds	r3, #27
 8008ad8:	781b      	ldrb	r3, [r3, #0]
 8008ada:	2b01      	cmp	r3, #1
 8008adc:	f040 80fa 	bne.w	8008cd4 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008ae0:	78fa      	ldrb	r2, [r7, #3]
 8008ae2:	6879      	ldr	r1, [r7, #4]
 8008ae4:	4613      	mov	r3, r2
 8008ae6:	011b      	lsls	r3, r3, #4
 8008ae8:	1a9b      	subs	r3, r3, r2
 8008aea:	009b      	lsls	r3, r3, #2
 8008aec:	440b      	add	r3, r1
 8008aee:	334c      	adds	r3, #76	@ 0x4c
 8008af0:	2202      	movs	r2, #2
 8008af2:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8008af4:	78fb      	ldrb	r3, [r7, #3]
 8008af6:	015a      	lsls	r2, r3, #5
 8008af8:	693b      	ldr	r3, [r7, #16]
 8008afa:	4413      	add	r3, r2
 8008afc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b00:	685b      	ldr	r3, [r3, #4]
 8008b02:	78fa      	ldrb	r2, [r7, #3]
 8008b04:	0151      	lsls	r1, r2, #5
 8008b06:	693a      	ldr	r2, [r7, #16]
 8008b08:	440a      	add	r2, r1
 8008b0a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008b12:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8008b14:	78fb      	ldrb	r3, [r7, #3]
 8008b16:	015a      	lsls	r2, r3, #5
 8008b18:	693b      	ldr	r3, [r7, #16]
 8008b1a:	4413      	add	r3, r2
 8008b1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b20:	68db      	ldr	r3, [r3, #12]
 8008b22:	78fa      	ldrb	r2, [r7, #3]
 8008b24:	0151      	lsls	r1, r2, #5
 8008b26:	693a      	ldr	r2, [r7, #16]
 8008b28:	440a      	add	r2, r1
 8008b2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b32:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8008b34:	78fb      	ldrb	r3, [r7, #3]
 8008b36:	015a      	lsls	r2, r3, #5
 8008b38:	693b      	ldr	r3, [r7, #16]
 8008b3a:	4413      	add	r3, r2
 8008b3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b40:	68db      	ldr	r3, [r3, #12]
 8008b42:	78fa      	ldrb	r2, [r7, #3]
 8008b44:	0151      	lsls	r1, r2, #5
 8008b46:	693a      	ldr	r2, [r7, #16]
 8008b48:	440a      	add	r2, r1
 8008b4a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b4e:	f023 0320 	bic.w	r3, r3, #32
 8008b52:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008b54:	78fa      	ldrb	r2, [r7, #3]
 8008b56:	6879      	ldr	r1, [r7, #4]
 8008b58:	4613      	mov	r3, r2
 8008b5a:	011b      	lsls	r3, r3, #4
 8008b5c:	1a9b      	subs	r3, r3, r2
 8008b5e:	009b      	lsls	r3, r3, #2
 8008b60:	440b      	add	r3, r1
 8008b62:	3326      	adds	r3, #38	@ 0x26
 8008b64:	781b      	ldrb	r3, [r3, #0]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d00b      	beq.n	8008b82 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008b6a:	78fa      	ldrb	r2, [r7, #3]
 8008b6c:	6879      	ldr	r1, [r7, #4]
 8008b6e:	4613      	mov	r3, r2
 8008b70:	011b      	lsls	r3, r3, #4
 8008b72:	1a9b      	subs	r3, r3, r2
 8008b74:	009b      	lsls	r3, r3, #2
 8008b76:	440b      	add	r3, r1
 8008b78:	3326      	adds	r3, #38	@ 0x26
 8008b7a:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008b7c:	2b02      	cmp	r3, #2
 8008b7e:	f040 80a9 	bne.w	8008cd4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8008b82:	78fb      	ldrb	r3, [r7, #3]
 8008b84:	015a      	lsls	r2, r3, #5
 8008b86:	693b      	ldr	r3, [r7, #16]
 8008b88:	4413      	add	r3, r2
 8008b8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008b98:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008ba0:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008ba2:	78fb      	ldrb	r3, [r7, #3]
 8008ba4:	015a      	lsls	r2, r3, #5
 8008ba6:	693b      	ldr	r3, [r7, #16]
 8008ba8:	4413      	add	r3, r2
 8008baa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008bae:	461a      	mov	r2, r3
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	6013      	str	r3, [r2, #0]
 8008bb4:	e08e      	b.n	8008cd4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8008bb6:	78fa      	ldrb	r2, [r7, #3]
 8008bb8:	6879      	ldr	r1, [r7, #4]
 8008bba:	4613      	mov	r3, r2
 8008bbc:	011b      	lsls	r3, r3, #4
 8008bbe:	1a9b      	subs	r3, r3, r2
 8008bc0:	009b      	lsls	r3, r3, #2
 8008bc2:	440b      	add	r3, r1
 8008bc4:	334d      	adds	r3, #77	@ 0x4d
 8008bc6:	781b      	ldrb	r3, [r3, #0]
 8008bc8:	2b04      	cmp	r3, #4
 8008bca:	d143      	bne.n	8008c54 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008bcc:	78fa      	ldrb	r2, [r7, #3]
 8008bce:	6879      	ldr	r1, [r7, #4]
 8008bd0:	4613      	mov	r3, r2
 8008bd2:	011b      	lsls	r3, r3, #4
 8008bd4:	1a9b      	subs	r3, r3, r2
 8008bd6:	009b      	lsls	r3, r3, #2
 8008bd8:	440b      	add	r3, r1
 8008bda:	334d      	adds	r3, #77	@ 0x4d
 8008bdc:	2202      	movs	r2, #2
 8008bde:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008be0:	78fa      	ldrb	r2, [r7, #3]
 8008be2:	6879      	ldr	r1, [r7, #4]
 8008be4:	4613      	mov	r3, r2
 8008be6:	011b      	lsls	r3, r3, #4
 8008be8:	1a9b      	subs	r3, r3, r2
 8008bea:	009b      	lsls	r3, r3, #2
 8008bec:	440b      	add	r3, r1
 8008bee:	334c      	adds	r3, #76	@ 0x4c
 8008bf0:	2202      	movs	r2, #2
 8008bf2:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008bf4:	78fa      	ldrb	r2, [r7, #3]
 8008bf6:	6879      	ldr	r1, [r7, #4]
 8008bf8:	4613      	mov	r3, r2
 8008bfa:	011b      	lsls	r3, r3, #4
 8008bfc:	1a9b      	subs	r3, r3, r2
 8008bfe:	009b      	lsls	r3, r3, #2
 8008c00:	440b      	add	r3, r1
 8008c02:	3326      	adds	r3, #38	@ 0x26
 8008c04:	781b      	ldrb	r3, [r3, #0]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d00a      	beq.n	8008c20 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008c0a:	78fa      	ldrb	r2, [r7, #3]
 8008c0c:	6879      	ldr	r1, [r7, #4]
 8008c0e:	4613      	mov	r3, r2
 8008c10:	011b      	lsls	r3, r3, #4
 8008c12:	1a9b      	subs	r3, r3, r2
 8008c14:	009b      	lsls	r3, r3, #2
 8008c16:	440b      	add	r3, r1
 8008c18:	3326      	adds	r3, #38	@ 0x26
 8008c1a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008c1c:	2b02      	cmp	r3, #2
 8008c1e:	d159      	bne.n	8008cd4 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8008c20:	78fb      	ldrb	r3, [r7, #3]
 8008c22:	015a      	lsls	r2, r3, #5
 8008c24:	693b      	ldr	r3, [r7, #16]
 8008c26:	4413      	add	r3, r2
 8008c28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008c36:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008c3e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8008c40:	78fb      	ldrb	r3, [r7, #3]
 8008c42:	015a      	lsls	r2, r3, #5
 8008c44:	693b      	ldr	r3, [r7, #16]
 8008c46:	4413      	add	r3, r2
 8008c48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c4c:	461a      	mov	r2, r3
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	6013      	str	r3, [r2, #0]
 8008c52:	e03f      	b.n	8008cd4 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8008c54:	78fa      	ldrb	r2, [r7, #3]
 8008c56:	6879      	ldr	r1, [r7, #4]
 8008c58:	4613      	mov	r3, r2
 8008c5a:	011b      	lsls	r3, r3, #4
 8008c5c:	1a9b      	subs	r3, r3, r2
 8008c5e:	009b      	lsls	r3, r3, #2
 8008c60:	440b      	add	r3, r1
 8008c62:	334d      	adds	r3, #77	@ 0x4d
 8008c64:	781b      	ldrb	r3, [r3, #0]
 8008c66:	2b08      	cmp	r3, #8
 8008c68:	d126      	bne.n	8008cb8 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008c6a:	78fa      	ldrb	r2, [r7, #3]
 8008c6c:	6879      	ldr	r1, [r7, #4]
 8008c6e:	4613      	mov	r3, r2
 8008c70:	011b      	lsls	r3, r3, #4
 8008c72:	1a9b      	subs	r3, r3, r2
 8008c74:	009b      	lsls	r3, r3, #2
 8008c76:	440b      	add	r3, r1
 8008c78:	334d      	adds	r3, #77	@ 0x4d
 8008c7a:	2202      	movs	r2, #2
 8008c7c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8008c7e:	78fa      	ldrb	r2, [r7, #3]
 8008c80:	6879      	ldr	r1, [r7, #4]
 8008c82:	4613      	mov	r3, r2
 8008c84:	011b      	lsls	r3, r3, #4
 8008c86:	1a9b      	subs	r3, r3, r2
 8008c88:	009b      	lsls	r3, r3, #2
 8008c8a:	440b      	add	r3, r1
 8008c8c:	3344      	adds	r3, #68	@ 0x44
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	1c59      	adds	r1, r3, #1
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	4613      	mov	r3, r2
 8008c96:	011b      	lsls	r3, r3, #4
 8008c98:	1a9b      	subs	r3, r3, r2
 8008c9a:	009b      	lsls	r3, r3, #2
 8008c9c:	4403      	add	r3, r0
 8008c9e:	3344      	adds	r3, #68	@ 0x44
 8008ca0:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8008ca2:	78fa      	ldrb	r2, [r7, #3]
 8008ca4:	6879      	ldr	r1, [r7, #4]
 8008ca6:	4613      	mov	r3, r2
 8008ca8:	011b      	lsls	r3, r3, #4
 8008caa:	1a9b      	subs	r3, r3, r2
 8008cac:	009b      	lsls	r3, r3, #2
 8008cae:	440b      	add	r3, r1
 8008cb0:	334c      	adds	r3, #76	@ 0x4c
 8008cb2:	2204      	movs	r2, #4
 8008cb4:	701a      	strb	r2, [r3, #0]
 8008cb6:	e00d      	b.n	8008cd4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8008cb8:	78fa      	ldrb	r2, [r7, #3]
 8008cba:	6879      	ldr	r1, [r7, #4]
 8008cbc:	4613      	mov	r3, r2
 8008cbe:	011b      	lsls	r3, r3, #4
 8008cc0:	1a9b      	subs	r3, r3, r2
 8008cc2:	009b      	lsls	r3, r3, #2
 8008cc4:	440b      	add	r3, r1
 8008cc6:	334d      	adds	r3, #77	@ 0x4d
 8008cc8:	781b      	ldrb	r3, [r3, #0]
 8008cca:	2b02      	cmp	r3, #2
 8008ccc:	f000 8100 	beq.w	8008ed0 <HCD_HC_IN_IRQHandler+0xcca>
 8008cd0:	e000      	b.n	8008cd4 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008cd2:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8008cd4:	78fa      	ldrb	r2, [r7, #3]
 8008cd6:	6879      	ldr	r1, [r7, #4]
 8008cd8:	4613      	mov	r3, r2
 8008cda:	011b      	lsls	r3, r3, #4
 8008cdc:	1a9b      	subs	r3, r3, r2
 8008cde:	009b      	lsls	r3, r3, #2
 8008ce0:	440b      	add	r3, r1
 8008ce2:	334c      	adds	r3, #76	@ 0x4c
 8008ce4:	781a      	ldrb	r2, [r3, #0]
 8008ce6:	78fb      	ldrb	r3, [r7, #3]
 8008ce8:	4619      	mov	r1, r3
 8008cea:	6878      	ldr	r0, [r7, #4]
 8008cec:	f00f f90c 	bl	8017f08 <HAL_HCD_HC_NotifyURBChange_Callback>
 8008cf0:	e0ef      	b.n	8008ed2 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	78fa      	ldrb	r2, [r7, #3]
 8008cf8:	4611      	mov	r1, r2
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	f008 fcdf 	bl	80116be <USB_ReadChInterrupts>
 8008d00:	4603      	mov	r3, r0
 8008d02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d06:	2b40      	cmp	r3, #64	@ 0x40
 8008d08:	d12f      	bne.n	8008d6a <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8008d0a:	78fb      	ldrb	r3, [r7, #3]
 8008d0c:	015a      	lsls	r2, r3, #5
 8008d0e:	693b      	ldr	r3, [r7, #16]
 8008d10:	4413      	add	r3, r2
 8008d12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d16:	461a      	mov	r2, r3
 8008d18:	2340      	movs	r3, #64	@ 0x40
 8008d1a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8008d1c:	78fa      	ldrb	r2, [r7, #3]
 8008d1e:	6879      	ldr	r1, [r7, #4]
 8008d20:	4613      	mov	r3, r2
 8008d22:	011b      	lsls	r3, r3, #4
 8008d24:	1a9b      	subs	r3, r3, r2
 8008d26:	009b      	lsls	r3, r3, #2
 8008d28:	440b      	add	r3, r1
 8008d2a:	334d      	adds	r3, #77	@ 0x4d
 8008d2c:	2205      	movs	r2, #5
 8008d2e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8008d30:	78fa      	ldrb	r2, [r7, #3]
 8008d32:	6879      	ldr	r1, [r7, #4]
 8008d34:	4613      	mov	r3, r2
 8008d36:	011b      	lsls	r3, r3, #4
 8008d38:	1a9b      	subs	r3, r3, r2
 8008d3a:	009b      	lsls	r3, r3, #2
 8008d3c:	440b      	add	r3, r1
 8008d3e:	331a      	adds	r3, #26
 8008d40:	781b      	ldrb	r3, [r3, #0]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d109      	bne.n	8008d5a <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8008d46:	78fa      	ldrb	r2, [r7, #3]
 8008d48:	6879      	ldr	r1, [r7, #4]
 8008d4a:	4613      	mov	r3, r2
 8008d4c:	011b      	lsls	r3, r3, #4
 8008d4e:	1a9b      	subs	r3, r3, r2
 8008d50:	009b      	lsls	r3, r3, #2
 8008d52:	440b      	add	r3, r1
 8008d54:	3344      	adds	r3, #68	@ 0x44
 8008d56:	2200      	movs	r2, #0
 8008d58:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	78fa      	ldrb	r2, [r7, #3]
 8008d60:	4611      	mov	r1, r2
 8008d62:	4618      	mov	r0, r3
 8008d64:	f008 fd28 	bl	80117b8 <USB_HC_Halt>
 8008d68:	e0b3      	b.n	8008ed2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	78fa      	ldrb	r2, [r7, #3]
 8008d70:	4611      	mov	r1, r2
 8008d72:	4618      	mov	r0, r3
 8008d74:	f008 fca3 	bl	80116be <USB_ReadChInterrupts>
 8008d78:	4603      	mov	r3, r0
 8008d7a:	f003 0310 	and.w	r3, r3, #16
 8008d7e:	2b10      	cmp	r3, #16
 8008d80:	f040 80a7 	bne.w	8008ed2 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8008d84:	78fa      	ldrb	r2, [r7, #3]
 8008d86:	6879      	ldr	r1, [r7, #4]
 8008d88:	4613      	mov	r3, r2
 8008d8a:	011b      	lsls	r3, r3, #4
 8008d8c:	1a9b      	subs	r3, r3, r2
 8008d8e:	009b      	lsls	r3, r3, #2
 8008d90:	440b      	add	r3, r1
 8008d92:	3326      	adds	r3, #38	@ 0x26
 8008d94:	781b      	ldrb	r3, [r3, #0]
 8008d96:	2b03      	cmp	r3, #3
 8008d98:	d11b      	bne.n	8008dd2 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8008d9a:	78fa      	ldrb	r2, [r7, #3]
 8008d9c:	6879      	ldr	r1, [r7, #4]
 8008d9e:	4613      	mov	r3, r2
 8008da0:	011b      	lsls	r3, r3, #4
 8008da2:	1a9b      	subs	r3, r3, r2
 8008da4:	009b      	lsls	r3, r3, #2
 8008da6:	440b      	add	r3, r1
 8008da8:	3344      	adds	r3, #68	@ 0x44
 8008daa:	2200      	movs	r2, #0
 8008dac:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8008dae:	78fa      	ldrb	r2, [r7, #3]
 8008db0:	6879      	ldr	r1, [r7, #4]
 8008db2:	4613      	mov	r3, r2
 8008db4:	011b      	lsls	r3, r3, #4
 8008db6:	1a9b      	subs	r3, r3, r2
 8008db8:	009b      	lsls	r3, r3, #2
 8008dba:	440b      	add	r3, r1
 8008dbc:	334d      	adds	r3, #77	@ 0x4d
 8008dbe:	2204      	movs	r2, #4
 8008dc0:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	78fa      	ldrb	r2, [r7, #3]
 8008dc8:	4611      	mov	r1, r2
 8008dca:	4618      	mov	r0, r3
 8008dcc:	f008 fcf4 	bl	80117b8 <USB_HC_Halt>
 8008dd0:	e03f      	b.n	8008e52 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008dd2:	78fa      	ldrb	r2, [r7, #3]
 8008dd4:	6879      	ldr	r1, [r7, #4]
 8008dd6:	4613      	mov	r3, r2
 8008dd8:	011b      	lsls	r3, r3, #4
 8008dda:	1a9b      	subs	r3, r3, r2
 8008ddc:	009b      	lsls	r3, r3, #2
 8008dde:	440b      	add	r3, r1
 8008de0:	3326      	adds	r3, #38	@ 0x26
 8008de2:	781b      	ldrb	r3, [r3, #0]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d00a      	beq.n	8008dfe <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008de8:	78fa      	ldrb	r2, [r7, #3]
 8008dea:	6879      	ldr	r1, [r7, #4]
 8008dec:	4613      	mov	r3, r2
 8008dee:	011b      	lsls	r3, r3, #4
 8008df0:	1a9b      	subs	r3, r3, r2
 8008df2:	009b      	lsls	r3, r3, #2
 8008df4:	440b      	add	r3, r1
 8008df6:	3326      	adds	r3, #38	@ 0x26
 8008df8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008dfa:	2b02      	cmp	r3, #2
 8008dfc:	d129      	bne.n	8008e52 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8008dfe:	78fa      	ldrb	r2, [r7, #3]
 8008e00:	6879      	ldr	r1, [r7, #4]
 8008e02:	4613      	mov	r3, r2
 8008e04:	011b      	lsls	r3, r3, #4
 8008e06:	1a9b      	subs	r3, r3, r2
 8008e08:	009b      	lsls	r3, r3, #2
 8008e0a:	440b      	add	r3, r1
 8008e0c:	3344      	adds	r3, #68	@ 0x44
 8008e0e:	2200      	movs	r2, #0
 8008e10:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	799b      	ldrb	r3, [r3, #6]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d00a      	beq.n	8008e30 <HCD_HC_IN_IRQHandler+0xc2a>
 8008e1a:	78fa      	ldrb	r2, [r7, #3]
 8008e1c:	6879      	ldr	r1, [r7, #4]
 8008e1e:	4613      	mov	r3, r2
 8008e20:	011b      	lsls	r3, r3, #4
 8008e22:	1a9b      	subs	r3, r3, r2
 8008e24:	009b      	lsls	r3, r3, #2
 8008e26:	440b      	add	r3, r1
 8008e28:	331b      	adds	r3, #27
 8008e2a:	781b      	ldrb	r3, [r3, #0]
 8008e2c:	2b01      	cmp	r3, #1
 8008e2e:	d110      	bne.n	8008e52 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8008e30:	78fa      	ldrb	r2, [r7, #3]
 8008e32:	6879      	ldr	r1, [r7, #4]
 8008e34:	4613      	mov	r3, r2
 8008e36:	011b      	lsls	r3, r3, #4
 8008e38:	1a9b      	subs	r3, r3, r2
 8008e3a:	009b      	lsls	r3, r3, #2
 8008e3c:	440b      	add	r3, r1
 8008e3e:	334d      	adds	r3, #77	@ 0x4d
 8008e40:	2204      	movs	r2, #4
 8008e42:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	78fa      	ldrb	r2, [r7, #3]
 8008e4a:	4611      	mov	r1, r2
 8008e4c:	4618      	mov	r0, r3
 8008e4e:	f008 fcb3 	bl	80117b8 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8008e52:	78fa      	ldrb	r2, [r7, #3]
 8008e54:	6879      	ldr	r1, [r7, #4]
 8008e56:	4613      	mov	r3, r2
 8008e58:	011b      	lsls	r3, r3, #4
 8008e5a:	1a9b      	subs	r3, r3, r2
 8008e5c:	009b      	lsls	r3, r3, #2
 8008e5e:	440b      	add	r3, r1
 8008e60:	331b      	adds	r3, #27
 8008e62:	781b      	ldrb	r3, [r3, #0]
 8008e64:	2b01      	cmp	r3, #1
 8008e66:	d129      	bne.n	8008ebc <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8008e68:	78fa      	ldrb	r2, [r7, #3]
 8008e6a:	6879      	ldr	r1, [r7, #4]
 8008e6c:	4613      	mov	r3, r2
 8008e6e:	011b      	lsls	r3, r3, #4
 8008e70:	1a9b      	subs	r3, r3, r2
 8008e72:	009b      	lsls	r3, r3, #2
 8008e74:	440b      	add	r3, r1
 8008e76:	331b      	adds	r3, #27
 8008e78:	2200      	movs	r2, #0
 8008e7a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008e7c:	78fb      	ldrb	r3, [r7, #3]
 8008e7e:	015a      	lsls	r2, r3, #5
 8008e80:	693b      	ldr	r3, [r7, #16]
 8008e82:	4413      	add	r3, r2
 8008e84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e88:	685b      	ldr	r3, [r3, #4]
 8008e8a:	78fa      	ldrb	r2, [r7, #3]
 8008e8c:	0151      	lsls	r1, r2, #5
 8008e8e:	693a      	ldr	r2, [r7, #16]
 8008e90:	440a      	add	r2, r1
 8008e92:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008e96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008e9a:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8008e9c:	78fb      	ldrb	r3, [r7, #3]
 8008e9e:	015a      	lsls	r2, r3, #5
 8008ea0:	693b      	ldr	r3, [r7, #16]
 8008ea2:	4413      	add	r3, r2
 8008ea4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ea8:	68db      	ldr	r3, [r3, #12]
 8008eaa:	78fa      	ldrb	r2, [r7, #3]
 8008eac:	0151      	lsls	r1, r2, #5
 8008eae:	693a      	ldr	r2, [r7, #16]
 8008eb0:	440a      	add	r2, r1
 8008eb2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008eb6:	f043 0320 	orr.w	r3, r3, #32
 8008eba:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8008ebc:	78fb      	ldrb	r3, [r7, #3]
 8008ebe:	015a      	lsls	r2, r3, #5
 8008ec0:	693b      	ldr	r3, [r7, #16]
 8008ec2:	4413      	add	r3, r2
 8008ec4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ec8:	461a      	mov	r2, r3
 8008eca:	2310      	movs	r3, #16
 8008ecc:	6093      	str	r3, [r2, #8]
 8008ece:	e000      	b.n	8008ed2 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8008ed0:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8008ed2:	3718      	adds	r7, #24
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	bd80      	pop	{r7, pc}

08008ed8 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b086      	sub	sp, #24
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	6078      	str	r0, [r7, #4]
 8008ee0:	460b      	mov	r3, r1
 8008ee2:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008eea:	697b      	ldr	r3, [r7, #20]
 8008eec:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	78fa      	ldrb	r2, [r7, #3]
 8008ef4:	4611      	mov	r1, r2
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	f008 fbe1 	bl	80116be <USB_ReadChInterrupts>
 8008efc:	4603      	mov	r3, r0
 8008efe:	f003 0304 	and.w	r3, r3, #4
 8008f02:	2b04      	cmp	r3, #4
 8008f04:	d11b      	bne.n	8008f3e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8008f06:	78fb      	ldrb	r3, [r7, #3]
 8008f08:	015a      	lsls	r2, r3, #5
 8008f0a:	693b      	ldr	r3, [r7, #16]
 8008f0c:	4413      	add	r3, r2
 8008f0e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f12:	461a      	mov	r2, r3
 8008f14:	2304      	movs	r3, #4
 8008f16:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8008f18:	78fa      	ldrb	r2, [r7, #3]
 8008f1a:	6879      	ldr	r1, [r7, #4]
 8008f1c:	4613      	mov	r3, r2
 8008f1e:	011b      	lsls	r3, r3, #4
 8008f20:	1a9b      	subs	r3, r3, r2
 8008f22:	009b      	lsls	r3, r3, #2
 8008f24:	440b      	add	r3, r1
 8008f26:	334d      	adds	r3, #77	@ 0x4d
 8008f28:	2207      	movs	r2, #7
 8008f2a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	78fa      	ldrb	r2, [r7, #3]
 8008f32:	4611      	mov	r1, r2
 8008f34:	4618      	mov	r0, r3
 8008f36:	f008 fc3f 	bl	80117b8 <USB_HC_Halt>
 8008f3a:	f000 bc89 	b.w	8009850 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	78fa      	ldrb	r2, [r7, #3]
 8008f44:	4611      	mov	r1, r2
 8008f46:	4618      	mov	r0, r3
 8008f48:	f008 fbb9 	bl	80116be <USB_ReadChInterrupts>
 8008f4c:	4603      	mov	r3, r0
 8008f4e:	f003 0320 	and.w	r3, r3, #32
 8008f52:	2b20      	cmp	r3, #32
 8008f54:	f040 8082 	bne.w	800905c <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8008f58:	78fb      	ldrb	r3, [r7, #3]
 8008f5a:	015a      	lsls	r2, r3, #5
 8008f5c:	693b      	ldr	r3, [r7, #16]
 8008f5e:	4413      	add	r3, r2
 8008f60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f64:	461a      	mov	r2, r3
 8008f66:	2320      	movs	r3, #32
 8008f68:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8008f6a:	78fa      	ldrb	r2, [r7, #3]
 8008f6c:	6879      	ldr	r1, [r7, #4]
 8008f6e:	4613      	mov	r3, r2
 8008f70:	011b      	lsls	r3, r3, #4
 8008f72:	1a9b      	subs	r3, r3, r2
 8008f74:	009b      	lsls	r3, r3, #2
 8008f76:	440b      	add	r3, r1
 8008f78:	3319      	adds	r3, #25
 8008f7a:	781b      	ldrb	r3, [r3, #0]
 8008f7c:	2b01      	cmp	r3, #1
 8008f7e:	d124      	bne.n	8008fca <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8008f80:	78fa      	ldrb	r2, [r7, #3]
 8008f82:	6879      	ldr	r1, [r7, #4]
 8008f84:	4613      	mov	r3, r2
 8008f86:	011b      	lsls	r3, r3, #4
 8008f88:	1a9b      	subs	r3, r3, r2
 8008f8a:	009b      	lsls	r3, r3, #2
 8008f8c:	440b      	add	r3, r1
 8008f8e:	3319      	adds	r3, #25
 8008f90:	2200      	movs	r2, #0
 8008f92:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008f94:	78fa      	ldrb	r2, [r7, #3]
 8008f96:	6879      	ldr	r1, [r7, #4]
 8008f98:	4613      	mov	r3, r2
 8008f9a:	011b      	lsls	r3, r3, #4
 8008f9c:	1a9b      	subs	r3, r3, r2
 8008f9e:	009b      	lsls	r3, r3, #2
 8008fa0:	440b      	add	r3, r1
 8008fa2:	334c      	adds	r3, #76	@ 0x4c
 8008fa4:	2202      	movs	r2, #2
 8008fa6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8008fa8:	78fa      	ldrb	r2, [r7, #3]
 8008faa:	6879      	ldr	r1, [r7, #4]
 8008fac:	4613      	mov	r3, r2
 8008fae:	011b      	lsls	r3, r3, #4
 8008fb0:	1a9b      	subs	r3, r3, r2
 8008fb2:	009b      	lsls	r3, r3, #2
 8008fb4:	440b      	add	r3, r1
 8008fb6:	334d      	adds	r3, #77	@ 0x4d
 8008fb8:	2203      	movs	r2, #3
 8008fba:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	78fa      	ldrb	r2, [r7, #3]
 8008fc2:	4611      	mov	r1, r2
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	f008 fbf7 	bl	80117b8 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8008fca:	78fa      	ldrb	r2, [r7, #3]
 8008fcc:	6879      	ldr	r1, [r7, #4]
 8008fce:	4613      	mov	r3, r2
 8008fd0:	011b      	lsls	r3, r3, #4
 8008fd2:	1a9b      	subs	r3, r3, r2
 8008fd4:	009b      	lsls	r3, r3, #2
 8008fd6:	440b      	add	r3, r1
 8008fd8:	331a      	adds	r3, #26
 8008fda:	781b      	ldrb	r3, [r3, #0]
 8008fdc:	2b01      	cmp	r3, #1
 8008fde:	f040 8437 	bne.w	8009850 <HCD_HC_OUT_IRQHandler+0x978>
 8008fe2:	78fa      	ldrb	r2, [r7, #3]
 8008fe4:	6879      	ldr	r1, [r7, #4]
 8008fe6:	4613      	mov	r3, r2
 8008fe8:	011b      	lsls	r3, r3, #4
 8008fea:	1a9b      	subs	r3, r3, r2
 8008fec:	009b      	lsls	r3, r3, #2
 8008fee:	440b      	add	r3, r1
 8008ff0:	331b      	adds	r3, #27
 8008ff2:	781b      	ldrb	r3, [r3, #0]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	f040 842b 	bne.w	8009850 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8008ffa:	78fa      	ldrb	r2, [r7, #3]
 8008ffc:	6879      	ldr	r1, [r7, #4]
 8008ffe:	4613      	mov	r3, r2
 8009000:	011b      	lsls	r3, r3, #4
 8009002:	1a9b      	subs	r3, r3, r2
 8009004:	009b      	lsls	r3, r3, #2
 8009006:	440b      	add	r3, r1
 8009008:	3326      	adds	r3, #38	@ 0x26
 800900a:	781b      	ldrb	r3, [r3, #0]
 800900c:	2b01      	cmp	r3, #1
 800900e:	d009      	beq.n	8009024 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8009010:	78fa      	ldrb	r2, [r7, #3]
 8009012:	6879      	ldr	r1, [r7, #4]
 8009014:	4613      	mov	r3, r2
 8009016:	011b      	lsls	r3, r3, #4
 8009018:	1a9b      	subs	r3, r3, r2
 800901a:	009b      	lsls	r3, r3, #2
 800901c:	440b      	add	r3, r1
 800901e:	331b      	adds	r3, #27
 8009020:	2201      	movs	r2, #1
 8009022:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8009024:	78fa      	ldrb	r2, [r7, #3]
 8009026:	6879      	ldr	r1, [r7, #4]
 8009028:	4613      	mov	r3, r2
 800902a:	011b      	lsls	r3, r3, #4
 800902c:	1a9b      	subs	r3, r3, r2
 800902e:	009b      	lsls	r3, r3, #2
 8009030:	440b      	add	r3, r1
 8009032:	334d      	adds	r3, #77	@ 0x4d
 8009034:	2203      	movs	r2, #3
 8009036:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	78fa      	ldrb	r2, [r7, #3]
 800903e:	4611      	mov	r1, r2
 8009040:	4618      	mov	r0, r3
 8009042:	f008 fbb9 	bl	80117b8 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8009046:	78fa      	ldrb	r2, [r7, #3]
 8009048:	6879      	ldr	r1, [r7, #4]
 800904a:	4613      	mov	r3, r2
 800904c:	011b      	lsls	r3, r3, #4
 800904e:	1a9b      	subs	r3, r3, r2
 8009050:	009b      	lsls	r3, r3, #2
 8009052:	440b      	add	r3, r1
 8009054:	3344      	adds	r3, #68	@ 0x44
 8009056:	2200      	movs	r2, #0
 8009058:	601a      	str	r2, [r3, #0]
 800905a:	e3f9      	b.n	8009850 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	78fa      	ldrb	r2, [r7, #3]
 8009062:	4611      	mov	r1, r2
 8009064:	4618      	mov	r0, r3
 8009066:	f008 fb2a 	bl	80116be <USB_ReadChInterrupts>
 800906a:	4603      	mov	r3, r0
 800906c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009070:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009074:	d111      	bne.n	800909a <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8009076:	78fb      	ldrb	r3, [r7, #3]
 8009078:	015a      	lsls	r2, r3, #5
 800907a:	693b      	ldr	r3, [r7, #16]
 800907c:	4413      	add	r3, r2
 800907e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009082:	461a      	mov	r2, r3
 8009084:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009088:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	78fa      	ldrb	r2, [r7, #3]
 8009090:	4611      	mov	r1, r2
 8009092:	4618      	mov	r0, r3
 8009094:	f008 fb90 	bl	80117b8 <USB_HC_Halt>
 8009098:	e3da      	b.n	8009850 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	78fa      	ldrb	r2, [r7, #3]
 80090a0:	4611      	mov	r1, r2
 80090a2:	4618      	mov	r0, r3
 80090a4:	f008 fb0b 	bl	80116be <USB_ReadChInterrupts>
 80090a8:	4603      	mov	r3, r0
 80090aa:	f003 0301 	and.w	r3, r3, #1
 80090ae:	2b01      	cmp	r3, #1
 80090b0:	d168      	bne.n	8009184 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80090b2:	78fa      	ldrb	r2, [r7, #3]
 80090b4:	6879      	ldr	r1, [r7, #4]
 80090b6:	4613      	mov	r3, r2
 80090b8:	011b      	lsls	r3, r3, #4
 80090ba:	1a9b      	subs	r3, r3, r2
 80090bc:	009b      	lsls	r3, r3, #2
 80090be:	440b      	add	r3, r1
 80090c0:	3344      	adds	r3, #68	@ 0x44
 80090c2:	2200      	movs	r2, #0
 80090c4:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	78fa      	ldrb	r2, [r7, #3]
 80090cc:	4611      	mov	r1, r2
 80090ce:	4618      	mov	r0, r3
 80090d0:	f008 faf5 	bl	80116be <USB_ReadChInterrupts>
 80090d4:	4603      	mov	r3, r0
 80090d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090da:	2b40      	cmp	r3, #64	@ 0x40
 80090dc:	d112      	bne.n	8009104 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80090de:	78fa      	ldrb	r2, [r7, #3]
 80090e0:	6879      	ldr	r1, [r7, #4]
 80090e2:	4613      	mov	r3, r2
 80090e4:	011b      	lsls	r3, r3, #4
 80090e6:	1a9b      	subs	r3, r3, r2
 80090e8:	009b      	lsls	r3, r3, #2
 80090ea:	440b      	add	r3, r1
 80090ec:	3319      	adds	r3, #25
 80090ee:	2201      	movs	r2, #1
 80090f0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80090f2:	78fb      	ldrb	r3, [r7, #3]
 80090f4:	015a      	lsls	r2, r3, #5
 80090f6:	693b      	ldr	r3, [r7, #16]
 80090f8:	4413      	add	r3, r2
 80090fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090fe:	461a      	mov	r2, r3
 8009100:	2340      	movs	r3, #64	@ 0x40
 8009102:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8009104:	78fa      	ldrb	r2, [r7, #3]
 8009106:	6879      	ldr	r1, [r7, #4]
 8009108:	4613      	mov	r3, r2
 800910a:	011b      	lsls	r3, r3, #4
 800910c:	1a9b      	subs	r3, r3, r2
 800910e:	009b      	lsls	r3, r3, #2
 8009110:	440b      	add	r3, r1
 8009112:	331b      	adds	r3, #27
 8009114:	781b      	ldrb	r3, [r3, #0]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d019      	beq.n	800914e <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800911a:	78fa      	ldrb	r2, [r7, #3]
 800911c:	6879      	ldr	r1, [r7, #4]
 800911e:	4613      	mov	r3, r2
 8009120:	011b      	lsls	r3, r3, #4
 8009122:	1a9b      	subs	r3, r3, r2
 8009124:	009b      	lsls	r3, r3, #2
 8009126:	440b      	add	r3, r1
 8009128:	331b      	adds	r3, #27
 800912a:	2200      	movs	r2, #0
 800912c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800912e:	78fb      	ldrb	r3, [r7, #3]
 8009130:	015a      	lsls	r2, r3, #5
 8009132:	693b      	ldr	r3, [r7, #16]
 8009134:	4413      	add	r3, r2
 8009136:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800913a:	685b      	ldr	r3, [r3, #4]
 800913c:	78fa      	ldrb	r2, [r7, #3]
 800913e:	0151      	lsls	r1, r2, #5
 8009140:	693a      	ldr	r2, [r7, #16]
 8009142:	440a      	add	r2, r1
 8009144:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009148:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800914c:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800914e:	78fb      	ldrb	r3, [r7, #3]
 8009150:	015a      	lsls	r2, r3, #5
 8009152:	693b      	ldr	r3, [r7, #16]
 8009154:	4413      	add	r3, r2
 8009156:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800915a:	461a      	mov	r2, r3
 800915c:	2301      	movs	r3, #1
 800915e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8009160:	78fa      	ldrb	r2, [r7, #3]
 8009162:	6879      	ldr	r1, [r7, #4]
 8009164:	4613      	mov	r3, r2
 8009166:	011b      	lsls	r3, r3, #4
 8009168:	1a9b      	subs	r3, r3, r2
 800916a:	009b      	lsls	r3, r3, #2
 800916c:	440b      	add	r3, r1
 800916e:	334d      	adds	r3, #77	@ 0x4d
 8009170:	2201      	movs	r2, #1
 8009172:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	78fa      	ldrb	r2, [r7, #3]
 800917a:	4611      	mov	r1, r2
 800917c:	4618      	mov	r0, r3
 800917e:	f008 fb1b 	bl	80117b8 <USB_HC_Halt>
 8009182:	e365      	b.n	8009850 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	78fa      	ldrb	r2, [r7, #3]
 800918a:	4611      	mov	r1, r2
 800918c:	4618      	mov	r0, r3
 800918e:	f008 fa96 	bl	80116be <USB_ReadChInterrupts>
 8009192:	4603      	mov	r3, r0
 8009194:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009198:	2b40      	cmp	r3, #64	@ 0x40
 800919a:	d139      	bne.n	8009210 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 800919c:	78fa      	ldrb	r2, [r7, #3]
 800919e:	6879      	ldr	r1, [r7, #4]
 80091a0:	4613      	mov	r3, r2
 80091a2:	011b      	lsls	r3, r3, #4
 80091a4:	1a9b      	subs	r3, r3, r2
 80091a6:	009b      	lsls	r3, r3, #2
 80091a8:	440b      	add	r3, r1
 80091aa:	334d      	adds	r3, #77	@ 0x4d
 80091ac:	2205      	movs	r2, #5
 80091ae:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80091b0:	78fa      	ldrb	r2, [r7, #3]
 80091b2:	6879      	ldr	r1, [r7, #4]
 80091b4:	4613      	mov	r3, r2
 80091b6:	011b      	lsls	r3, r3, #4
 80091b8:	1a9b      	subs	r3, r3, r2
 80091ba:	009b      	lsls	r3, r3, #2
 80091bc:	440b      	add	r3, r1
 80091be:	331a      	adds	r3, #26
 80091c0:	781b      	ldrb	r3, [r3, #0]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d109      	bne.n	80091da <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80091c6:	78fa      	ldrb	r2, [r7, #3]
 80091c8:	6879      	ldr	r1, [r7, #4]
 80091ca:	4613      	mov	r3, r2
 80091cc:	011b      	lsls	r3, r3, #4
 80091ce:	1a9b      	subs	r3, r3, r2
 80091d0:	009b      	lsls	r3, r3, #2
 80091d2:	440b      	add	r3, r1
 80091d4:	3319      	adds	r3, #25
 80091d6:	2201      	movs	r2, #1
 80091d8:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80091da:	78fa      	ldrb	r2, [r7, #3]
 80091dc:	6879      	ldr	r1, [r7, #4]
 80091de:	4613      	mov	r3, r2
 80091e0:	011b      	lsls	r3, r3, #4
 80091e2:	1a9b      	subs	r3, r3, r2
 80091e4:	009b      	lsls	r3, r3, #2
 80091e6:	440b      	add	r3, r1
 80091e8:	3344      	adds	r3, #68	@ 0x44
 80091ea:	2200      	movs	r2, #0
 80091ec:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	78fa      	ldrb	r2, [r7, #3]
 80091f4:	4611      	mov	r1, r2
 80091f6:	4618      	mov	r0, r3
 80091f8:	f008 fade 	bl	80117b8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80091fc:	78fb      	ldrb	r3, [r7, #3]
 80091fe:	015a      	lsls	r2, r3, #5
 8009200:	693b      	ldr	r3, [r7, #16]
 8009202:	4413      	add	r3, r2
 8009204:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009208:	461a      	mov	r2, r3
 800920a:	2340      	movs	r3, #64	@ 0x40
 800920c:	6093      	str	r3, [r2, #8]
 800920e:	e31f      	b.n	8009850 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	78fa      	ldrb	r2, [r7, #3]
 8009216:	4611      	mov	r1, r2
 8009218:	4618      	mov	r0, r3
 800921a:	f008 fa50 	bl	80116be <USB_ReadChInterrupts>
 800921e:	4603      	mov	r3, r0
 8009220:	f003 0308 	and.w	r3, r3, #8
 8009224:	2b08      	cmp	r3, #8
 8009226:	d11a      	bne.n	800925e <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8009228:	78fb      	ldrb	r3, [r7, #3]
 800922a:	015a      	lsls	r2, r3, #5
 800922c:	693b      	ldr	r3, [r7, #16]
 800922e:	4413      	add	r3, r2
 8009230:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009234:	461a      	mov	r2, r3
 8009236:	2308      	movs	r3, #8
 8009238:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800923a:	78fa      	ldrb	r2, [r7, #3]
 800923c:	6879      	ldr	r1, [r7, #4]
 800923e:	4613      	mov	r3, r2
 8009240:	011b      	lsls	r3, r3, #4
 8009242:	1a9b      	subs	r3, r3, r2
 8009244:	009b      	lsls	r3, r3, #2
 8009246:	440b      	add	r3, r1
 8009248:	334d      	adds	r3, #77	@ 0x4d
 800924a:	2206      	movs	r2, #6
 800924c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	78fa      	ldrb	r2, [r7, #3]
 8009254:	4611      	mov	r1, r2
 8009256:	4618      	mov	r0, r3
 8009258:	f008 faae 	bl	80117b8 <USB_HC_Halt>
 800925c:	e2f8      	b.n	8009850 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	78fa      	ldrb	r2, [r7, #3]
 8009264:	4611      	mov	r1, r2
 8009266:	4618      	mov	r0, r3
 8009268:	f008 fa29 	bl	80116be <USB_ReadChInterrupts>
 800926c:	4603      	mov	r3, r0
 800926e:	f003 0310 	and.w	r3, r3, #16
 8009272:	2b10      	cmp	r3, #16
 8009274:	d144      	bne.n	8009300 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8009276:	78fa      	ldrb	r2, [r7, #3]
 8009278:	6879      	ldr	r1, [r7, #4]
 800927a:	4613      	mov	r3, r2
 800927c:	011b      	lsls	r3, r3, #4
 800927e:	1a9b      	subs	r3, r3, r2
 8009280:	009b      	lsls	r3, r3, #2
 8009282:	440b      	add	r3, r1
 8009284:	3344      	adds	r3, #68	@ 0x44
 8009286:	2200      	movs	r2, #0
 8009288:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800928a:	78fa      	ldrb	r2, [r7, #3]
 800928c:	6879      	ldr	r1, [r7, #4]
 800928e:	4613      	mov	r3, r2
 8009290:	011b      	lsls	r3, r3, #4
 8009292:	1a9b      	subs	r3, r3, r2
 8009294:	009b      	lsls	r3, r3, #2
 8009296:	440b      	add	r3, r1
 8009298:	334d      	adds	r3, #77	@ 0x4d
 800929a:	2204      	movs	r2, #4
 800929c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 800929e:	78fa      	ldrb	r2, [r7, #3]
 80092a0:	6879      	ldr	r1, [r7, #4]
 80092a2:	4613      	mov	r3, r2
 80092a4:	011b      	lsls	r3, r3, #4
 80092a6:	1a9b      	subs	r3, r3, r2
 80092a8:	009b      	lsls	r3, r3, #2
 80092aa:	440b      	add	r3, r1
 80092ac:	3319      	adds	r3, #25
 80092ae:	781b      	ldrb	r3, [r3, #0]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d114      	bne.n	80092de <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80092b4:	78fa      	ldrb	r2, [r7, #3]
 80092b6:	6879      	ldr	r1, [r7, #4]
 80092b8:	4613      	mov	r3, r2
 80092ba:	011b      	lsls	r3, r3, #4
 80092bc:	1a9b      	subs	r3, r3, r2
 80092be:	009b      	lsls	r3, r3, #2
 80092c0:	440b      	add	r3, r1
 80092c2:	3318      	adds	r3, #24
 80092c4:	781b      	ldrb	r3, [r3, #0]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d109      	bne.n	80092de <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80092ca:	78fa      	ldrb	r2, [r7, #3]
 80092cc:	6879      	ldr	r1, [r7, #4]
 80092ce:	4613      	mov	r3, r2
 80092d0:	011b      	lsls	r3, r3, #4
 80092d2:	1a9b      	subs	r3, r3, r2
 80092d4:	009b      	lsls	r3, r3, #2
 80092d6:	440b      	add	r3, r1
 80092d8:	3319      	adds	r3, #25
 80092da:	2201      	movs	r2, #1
 80092dc:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	78fa      	ldrb	r2, [r7, #3]
 80092e4:	4611      	mov	r1, r2
 80092e6:	4618      	mov	r0, r3
 80092e8:	f008 fa66 	bl	80117b8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80092ec:	78fb      	ldrb	r3, [r7, #3]
 80092ee:	015a      	lsls	r2, r3, #5
 80092f0:	693b      	ldr	r3, [r7, #16]
 80092f2:	4413      	add	r3, r2
 80092f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80092f8:	461a      	mov	r2, r3
 80092fa:	2310      	movs	r3, #16
 80092fc:	6093      	str	r3, [r2, #8]
 80092fe:	e2a7      	b.n	8009850 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	78fa      	ldrb	r2, [r7, #3]
 8009306:	4611      	mov	r1, r2
 8009308:	4618      	mov	r0, r3
 800930a:	f008 f9d8 	bl	80116be <USB_ReadChInterrupts>
 800930e:	4603      	mov	r3, r0
 8009310:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009314:	2b80      	cmp	r3, #128	@ 0x80
 8009316:	f040 8083 	bne.w	8009420 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	799b      	ldrb	r3, [r3, #6]
 800931e:	2b00      	cmp	r3, #0
 8009320:	d111      	bne.n	8009346 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8009322:	78fa      	ldrb	r2, [r7, #3]
 8009324:	6879      	ldr	r1, [r7, #4]
 8009326:	4613      	mov	r3, r2
 8009328:	011b      	lsls	r3, r3, #4
 800932a:	1a9b      	subs	r3, r3, r2
 800932c:	009b      	lsls	r3, r3, #2
 800932e:	440b      	add	r3, r1
 8009330:	334d      	adds	r3, #77	@ 0x4d
 8009332:	2207      	movs	r2, #7
 8009334:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	78fa      	ldrb	r2, [r7, #3]
 800933c:	4611      	mov	r1, r2
 800933e:	4618      	mov	r0, r3
 8009340:	f008 fa3a 	bl	80117b8 <USB_HC_Halt>
 8009344:	e062      	b.n	800940c <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8009346:	78fa      	ldrb	r2, [r7, #3]
 8009348:	6879      	ldr	r1, [r7, #4]
 800934a:	4613      	mov	r3, r2
 800934c:	011b      	lsls	r3, r3, #4
 800934e:	1a9b      	subs	r3, r3, r2
 8009350:	009b      	lsls	r3, r3, #2
 8009352:	440b      	add	r3, r1
 8009354:	3344      	adds	r3, #68	@ 0x44
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	1c59      	adds	r1, r3, #1
 800935a:	6878      	ldr	r0, [r7, #4]
 800935c:	4613      	mov	r3, r2
 800935e:	011b      	lsls	r3, r3, #4
 8009360:	1a9b      	subs	r3, r3, r2
 8009362:	009b      	lsls	r3, r3, #2
 8009364:	4403      	add	r3, r0
 8009366:	3344      	adds	r3, #68	@ 0x44
 8009368:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800936a:	78fa      	ldrb	r2, [r7, #3]
 800936c:	6879      	ldr	r1, [r7, #4]
 800936e:	4613      	mov	r3, r2
 8009370:	011b      	lsls	r3, r3, #4
 8009372:	1a9b      	subs	r3, r3, r2
 8009374:	009b      	lsls	r3, r3, #2
 8009376:	440b      	add	r3, r1
 8009378:	3344      	adds	r3, #68	@ 0x44
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	2b02      	cmp	r3, #2
 800937e:	d922      	bls.n	80093c6 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8009380:	78fa      	ldrb	r2, [r7, #3]
 8009382:	6879      	ldr	r1, [r7, #4]
 8009384:	4613      	mov	r3, r2
 8009386:	011b      	lsls	r3, r3, #4
 8009388:	1a9b      	subs	r3, r3, r2
 800938a:	009b      	lsls	r3, r3, #2
 800938c:	440b      	add	r3, r1
 800938e:	3344      	adds	r3, #68	@ 0x44
 8009390:	2200      	movs	r2, #0
 8009392:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8009394:	78fa      	ldrb	r2, [r7, #3]
 8009396:	6879      	ldr	r1, [r7, #4]
 8009398:	4613      	mov	r3, r2
 800939a:	011b      	lsls	r3, r3, #4
 800939c:	1a9b      	subs	r3, r3, r2
 800939e:	009b      	lsls	r3, r3, #2
 80093a0:	440b      	add	r3, r1
 80093a2:	334c      	adds	r3, #76	@ 0x4c
 80093a4:	2204      	movs	r2, #4
 80093a6:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80093a8:	78fa      	ldrb	r2, [r7, #3]
 80093aa:	6879      	ldr	r1, [r7, #4]
 80093ac:	4613      	mov	r3, r2
 80093ae:	011b      	lsls	r3, r3, #4
 80093b0:	1a9b      	subs	r3, r3, r2
 80093b2:	009b      	lsls	r3, r3, #2
 80093b4:	440b      	add	r3, r1
 80093b6:	334c      	adds	r3, #76	@ 0x4c
 80093b8:	781a      	ldrb	r2, [r3, #0]
 80093ba:	78fb      	ldrb	r3, [r7, #3]
 80093bc:	4619      	mov	r1, r3
 80093be:	6878      	ldr	r0, [r7, #4]
 80093c0:	f00e fda2 	bl	8017f08 <HAL_HCD_HC_NotifyURBChange_Callback>
 80093c4:	e022      	b.n	800940c <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80093c6:	78fa      	ldrb	r2, [r7, #3]
 80093c8:	6879      	ldr	r1, [r7, #4]
 80093ca:	4613      	mov	r3, r2
 80093cc:	011b      	lsls	r3, r3, #4
 80093ce:	1a9b      	subs	r3, r3, r2
 80093d0:	009b      	lsls	r3, r3, #2
 80093d2:	440b      	add	r3, r1
 80093d4:	334c      	adds	r3, #76	@ 0x4c
 80093d6:	2202      	movs	r2, #2
 80093d8:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80093da:	78fb      	ldrb	r3, [r7, #3]
 80093dc:	015a      	lsls	r2, r3, #5
 80093de:	693b      	ldr	r3, [r7, #16]
 80093e0:	4413      	add	r3, r2
 80093e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80093f0:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80093f8:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80093fa:	78fb      	ldrb	r3, [r7, #3]
 80093fc:	015a      	lsls	r2, r3, #5
 80093fe:	693b      	ldr	r3, [r7, #16]
 8009400:	4413      	add	r3, r2
 8009402:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009406:	461a      	mov	r2, r3
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800940c:	78fb      	ldrb	r3, [r7, #3]
 800940e:	015a      	lsls	r2, r3, #5
 8009410:	693b      	ldr	r3, [r7, #16]
 8009412:	4413      	add	r3, r2
 8009414:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009418:	461a      	mov	r2, r3
 800941a:	2380      	movs	r3, #128	@ 0x80
 800941c:	6093      	str	r3, [r2, #8]
 800941e:	e217      	b.n	8009850 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	78fa      	ldrb	r2, [r7, #3]
 8009426:	4611      	mov	r1, r2
 8009428:	4618      	mov	r0, r3
 800942a:	f008 f948 	bl	80116be <USB_ReadChInterrupts>
 800942e:	4603      	mov	r3, r0
 8009430:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009434:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009438:	d11b      	bne.n	8009472 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800943a:	78fa      	ldrb	r2, [r7, #3]
 800943c:	6879      	ldr	r1, [r7, #4]
 800943e:	4613      	mov	r3, r2
 8009440:	011b      	lsls	r3, r3, #4
 8009442:	1a9b      	subs	r3, r3, r2
 8009444:	009b      	lsls	r3, r3, #2
 8009446:	440b      	add	r3, r1
 8009448:	334d      	adds	r3, #77	@ 0x4d
 800944a:	2209      	movs	r2, #9
 800944c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	78fa      	ldrb	r2, [r7, #3]
 8009454:	4611      	mov	r1, r2
 8009456:	4618      	mov	r0, r3
 8009458:	f008 f9ae 	bl	80117b8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800945c:	78fb      	ldrb	r3, [r7, #3]
 800945e:	015a      	lsls	r2, r3, #5
 8009460:	693b      	ldr	r3, [r7, #16]
 8009462:	4413      	add	r3, r2
 8009464:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009468:	461a      	mov	r2, r3
 800946a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800946e:	6093      	str	r3, [r2, #8]
 8009470:	e1ee      	b.n	8009850 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	78fa      	ldrb	r2, [r7, #3]
 8009478:	4611      	mov	r1, r2
 800947a:	4618      	mov	r0, r3
 800947c:	f008 f91f 	bl	80116be <USB_ReadChInterrupts>
 8009480:	4603      	mov	r3, r0
 8009482:	f003 0302 	and.w	r3, r3, #2
 8009486:	2b02      	cmp	r3, #2
 8009488:	f040 81df 	bne.w	800984a <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800948c:	78fb      	ldrb	r3, [r7, #3]
 800948e:	015a      	lsls	r2, r3, #5
 8009490:	693b      	ldr	r3, [r7, #16]
 8009492:	4413      	add	r3, r2
 8009494:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009498:	461a      	mov	r2, r3
 800949a:	2302      	movs	r3, #2
 800949c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800949e:	78fa      	ldrb	r2, [r7, #3]
 80094a0:	6879      	ldr	r1, [r7, #4]
 80094a2:	4613      	mov	r3, r2
 80094a4:	011b      	lsls	r3, r3, #4
 80094a6:	1a9b      	subs	r3, r3, r2
 80094a8:	009b      	lsls	r3, r3, #2
 80094aa:	440b      	add	r3, r1
 80094ac:	334d      	adds	r3, #77	@ 0x4d
 80094ae:	781b      	ldrb	r3, [r3, #0]
 80094b0:	2b01      	cmp	r3, #1
 80094b2:	f040 8093 	bne.w	80095dc <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80094b6:	78fa      	ldrb	r2, [r7, #3]
 80094b8:	6879      	ldr	r1, [r7, #4]
 80094ba:	4613      	mov	r3, r2
 80094bc:	011b      	lsls	r3, r3, #4
 80094be:	1a9b      	subs	r3, r3, r2
 80094c0:	009b      	lsls	r3, r3, #2
 80094c2:	440b      	add	r3, r1
 80094c4:	334d      	adds	r3, #77	@ 0x4d
 80094c6:	2202      	movs	r2, #2
 80094c8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80094ca:	78fa      	ldrb	r2, [r7, #3]
 80094cc:	6879      	ldr	r1, [r7, #4]
 80094ce:	4613      	mov	r3, r2
 80094d0:	011b      	lsls	r3, r3, #4
 80094d2:	1a9b      	subs	r3, r3, r2
 80094d4:	009b      	lsls	r3, r3, #2
 80094d6:	440b      	add	r3, r1
 80094d8:	334c      	adds	r3, #76	@ 0x4c
 80094da:	2201      	movs	r2, #1
 80094dc:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80094de:	78fa      	ldrb	r2, [r7, #3]
 80094e0:	6879      	ldr	r1, [r7, #4]
 80094e2:	4613      	mov	r3, r2
 80094e4:	011b      	lsls	r3, r3, #4
 80094e6:	1a9b      	subs	r3, r3, r2
 80094e8:	009b      	lsls	r3, r3, #2
 80094ea:	440b      	add	r3, r1
 80094ec:	3326      	adds	r3, #38	@ 0x26
 80094ee:	781b      	ldrb	r3, [r3, #0]
 80094f0:	2b02      	cmp	r3, #2
 80094f2:	d00b      	beq.n	800950c <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80094f4:	78fa      	ldrb	r2, [r7, #3]
 80094f6:	6879      	ldr	r1, [r7, #4]
 80094f8:	4613      	mov	r3, r2
 80094fa:	011b      	lsls	r3, r3, #4
 80094fc:	1a9b      	subs	r3, r3, r2
 80094fe:	009b      	lsls	r3, r3, #2
 8009500:	440b      	add	r3, r1
 8009502:	3326      	adds	r3, #38	@ 0x26
 8009504:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8009506:	2b03      	cmp	r3, #3
 8009508:	f040 8190 	bne.w	800982c <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	799b      	ldrb	r3, [r3, #6]
 8009510:	2b00      	cmp	r3, #0
 8009512:	d115      	bne.n	8009540 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8009514:	78fa      	ldrb	r2, [r7, #3]
 8009516:	6879      	ldr	r1, [r7, #4]
 8009518:	4613      	mov	r3, r2
 800951a:	011b      	lsls	r3, r3, #4
 800951c:	1a9b      	subs	r3, r3, r2
 800951e:	009b      	lsls	r3, r3, #2
 8009520:	440b      	add	r3, r1
 8009522:	333d      	adds	r3, #61	@ 0x3d
 8009524:	781b      	ldrb	r3, [r3, #0]
 8009526:	78fa      	ldrb	r2, [r7, #3]
 8009528:	f083 0301 	eor.w	r3, r3, #1
 800952c:	b2d8      	uxtb	r0, r3
 800952e:	6879      	ldr	r1, [r7, #4]
 8009530:	4613      	mov	r3, r2
 8009532:	011b      	lsls	r3, r3, #4
 8009534:	1a9b      	subs	r3, r3, r2
 8009536:	009b      	lsls	r3, r3, #2
 8009538:	440b      	add	r3, r1
 800953a:	333d      	adds	r3, #61	@ 0x3d
 800953c:	4602      	mov	r2, r0
 800953e:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	799b      	ldrb	r3, [r3, #6]
 8009544:	2b01      	cmp	r3, #1
 8009546:	f040 8171 	bne.w	800982c <HCD_HC_OUT_IRQHandler+0x954>
 800954a:	78fa      	ldrb	r2, [r7, #3]
 800954c:	6879      	ldr	r1, [r7, #4]
 800954e:	4613      	mov	r3, r2
 8009550:	011b      	lsls	r3, r3, #4
 8009552:	1a9b      	subs	r3, r3, r2
 8009554:	009b      	lsls	r3, r3, #2
 8009556:	440b      	add	r3, r1
 8009558:	3334      	adds	r3, #52	@ 0x34
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	2b00      	cmp	r3, #0
 800955e:	f000 8165 	beq.w	800982c <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8009562:	78fa      	ldrb	r2, [r7, #3]
 8009564:	6879      	ldr	r1, [r7, #4]
 8009566:	4613      	mov	r3, r2
 8009568:	011b      	lsls	r3, r3, #4
 800956a:	1a9b      	subs	r3, r3, r2
 800956c:	009b      	lsls	r3, r3, #2
 800956e:	440b      	add	r3, r1
 8009570:	3334      	adds	r3, #52	@ 0x34
 8009572:	6819      	ldr	r1, [r3, #0]
 8009574:	78fa      	ldrb	r2, [r7, #3]
 8009576:	6878      	ldr	r0, [r7, #4]
 8009578:	4613      	mov	r3, r2
 800957a:	011b      	lsls	r3, r3, #4
 800957c:	1a9b      	subs	r3, r3, r2
 800957e:	009b      	lsls	r3, r3, #2
 8009580:	4403      	add	r3, r0
 8009582:	3328      	adds	r3, #40	@ 0x28
 8009584:	881b      	ldrh	r3, [r3, #0]
 8009586:	440b      	add	r3, r1
 8009588:	1e59      	subs	r1, r3, #1
 800958a:	78fa      	ldrb	r2, [r7, #3]
 800958c:	6878      	ldr	r0, [r7, #4]
 800958e:	4613      	mov	r3, r2
 8009590:	011b      	lsls	r3, r3, #4
 8009592:	1a9b      	subs	r3, r3, r2
 8009594:	009b      	lsls	r3, r3, #2
 8009596:	4403      	add	r3, r0
 8009598:	3328      	adds	r3, #40	@ 0x28
 800959a:	881b      	ldrh	r3, [r3, #0]
 800959c:	fbb1 f3f3 	udiv	r3, r1, r3
 80095a0:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80095a2:	68bb      	ldr	r3, [r7, #8]
 80095a4:	f003 0301 	and.w	r3, r3, #1
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	f000 813f 	beq.w	800982c <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80095ae:	78fa      	ldrb	r2, [r7, #3]
 80095b0:	6879      	ldr	r1, [r7, #4]
 80095b2:	4613      	mov	r3, r2
 80095b4:	011b      	lsls	r3, r3, #4
 80095b6:	1a9b      	subs	r3, r3, r2
 80095b8:	009b      	lsls	r3, r3, #2
 80095ba:	440b      	add	r3, r1
 80095bc:	333d      	adds	r3, #61	@ 0x3d
 80095be:	781b      	ldrb	r3, [r3, #0]
 80095c0:	78fa      	ldrb	r2, [r7, #3]
 80095c2:	f083 0301 	eor.w	r3, r3, #1
 80095c6:	b2d8      	uxtb	r0, r3
 80095c8:	6879      	ldr	r1, [r7, #4]
 80095ca:	4613      	mov	r3, r2
 80095cc:	011b      	lsls	r3, r3, #4
 80095ce:	1a9b      	subs	r3, r3, r2
 80095d0:	009b      	lsls	r3, r3, #2
 80095d2:	440b      	add	r3, r1
 80095d4:	333d      	adds	r3, #61	@ 0x3d
 80095d6:	4602      	mov	r2, r0
 80095d8:	701a      	strb	r2, [r3, #0]
 80095da:	e127      	b.n	800982c <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80095dc:	78fa      	ldrb	r2, [r7, #3]
 80095de:	6879      	ldr	r1, [r7, #4]
 80095e0:	4613      	mov	r3, r2
 80095e2:	011b      	lsls	r3, r3, #4
 80095e4:	1a9b      	subs	r3, r3, r2
 80095e6:	009b      	lsls	r3, r3, #2
 80095e8:	440b      	add	r3, r1
 80095ea:	334d      	adds	r3, #77	@ 0x4d
 80095ec:	781b      	ldrb	r3, [r3, #0]
 80095ee:	2b03      	cmp	r3, #3
 80095f0:	d120      	bne.n	8009634 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80095f2:	78fa      	ldrb	r2, [r7, #3]
 80095f4:	6879      	ldr	r1, [r7, #4]
 80095f6:	4613      	mov	r3, r2
 80095f8:	011b      	lsls	r3, r3, #4
 80095fa:	1a9b      	subs	r3, r3, r2
 80095fc:	009b      	lsls	r3, r3, #2
 80095fe:	440b      	add	r3, r1
 8009600:	334d      	adds	r3, #77	@ 0x4d
 8009602:	2202      	movs	r2, #2
 8009604:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009606:	78fa      	ldrb	r2, [r7, #3]
 8009608:	6879      	ldr	r1, [r7, #4]
 800960a:	4613      	mov	r3, r2
 800960c:	011b      	lsls	r3, r3, #4
 800960e:	1a9b      	subs	r3, r3, r2
 8009610:	009b      	lsls	r3, r3, #2
 8009612:	440b      	add	r3, r1
 8009614:	331b      	adds	r3, #27
 8009616:	781b      	ldrb	r3, [r3, #0]
 8009618:	2b01      	cmp	r3, #1
 800961a:	f040 8107 	bne.w	800982c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800961e:	78fa      	ldrb	r2, [r7, #3]
 8009620:	6879      	ldr	r1, [r7, #4]
 8009622:	4613      	mov	r3, r2
 8009624:	011b      	lsls	r3, r3, #4
 8009626:	1a9b      	subs	r3, r3, r2
 8009628:	009b      	lsls	r3, r3, #2
 800962a:	440b      	add	r3, r1
 800962c:	334c      	adds	r3, #76	@ 0x4c
 800962e:	2202      	movs	r2, #2
 8009630:	701a      	strb	r2, [r3, #0]
 8009632:	e0fb      	b.n	800982c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8009634:	78fa      	ldrb	r2, [r7, #3]
 8009636:	6879      	ldr	r1, [r7, #4]
 8009638:	4613      	mov	r3, r2
 800963a:	011b      	lsls	r3, r3, #4
 800963c:	1a9b      	subs	r3, r3, r2
 800963e:	009b      	lsls	r3, r3, #2
 8009640:	440b      	add	r3, r1
 8009642:	334d      	adds	r3, #77	@ 0x4d
 8009644:	781b      	ldrb	r3, [r3, #0]
 8009646:	2b04      	cmp	r3, #4
 8009648:	d13a      	bne.n	80096c0 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800964a:	78fa      	ldrb	r2, [r7, #3]
 800964c:	6879      	ldr	r1, [r7, #4]
 800964e:	4613      	mov	r3, r2
 8009650:	011b      	lsls	r3, r3, #4
 8009652:	1a9b      	subs	r3, r3, r2
 8009654:	009b      	lsls	r3, r3, #2
 8009656:	440b      	add	r3, r1
 8009658:	334d      	adds	r3, #77	@ 0x4d
 800965a:	2202      	movs	r2, #2
 800965c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800965e:	78fa      	ldrb	r2, [r7, #3]
 8009660:	6879      	ldr	r1, [r7, #4]
 8009662:	4613      	mov	r3, r2
 8009664:	011b      	lsls	r3, r3, #4
 8009666:	1a9b      	subs	r3, r3, r2
 8009668:	009b      	lsls	r3, r3, #2
 800966a:	440b      	add	r3, r1
 800966c:	334c      	adds	r3, #76	@ 0x4c
 800966e:	2202      	movs	r2, #2
 8009670:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009672:	78fa      	ldrb	r2, [r7, #3]
 8009674:	6879      	ldr	r1, [r7, #4]
 8009676:	4613      	mov	r3, r2
 8009678:	011b      	lsls	r3, r3, #4
 800967a:	1a9b      	subs	r3, r3, r2
 800967c:	009b      	lsls	r3, r3, #2
 800967e:	440b      	add	r3, r1
 8009680:	331b      	adds	r3, #27
 8009682:	781b      	ldrb	r3, [r3, #0]
 8009684:	2b01      	cmp	r3, #1
 8009686:	f040 80d1 	bne.w	800982c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 800968a:	78fa      	ldrb	r2, [r7, #3]
 800968c:	6879      	ldr	r1, [r7, #4]
 800968e:	4613      	mov	r3, r2
 8009690:	011b      	lsls	r3, r3, #4
 8009692:	1a9b      	subs	r3, r3, r2
 8009694:	009b      	lsls	r3, r3, #2
 8009696:	440b      	add	r3, r1
 8009698:	331b      	adds	r3, #27
 800969a:	2200      	movs	r2, #0
 800969c:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800969e:	78fb      	ldrb	r3, [r7, #3]
 80096a0:	015a      	lsls	r2, r3, #5
 80096a2:	693b      	ldr	r3, [r7, #16]
 80096a4:	4413      	add	r3, r2
 80096a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80096aa:	685b      	ldr	r3, [r3, #4]
 80096ac:	78fa      	ldrb	r2, [r7, #3]
 80096ae:	0151      	lsls	r1, r2, #5
 80096b0:	693a      	ldr	r2, [r7, #16]
 80096b2:	440a      	add	r2, r1
 80096b4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80096b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80096bc:	6053      	str	r3, [r2, #4]
 80096be:	e0b5      	b.n	800982c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80096c0:	78fa      	ldrb	r2, [r7, #3]
 80096c2:	6879      	ldr	r1, [r7, #4]
 80096c4:	4613      	mov	r3, r2
 80096c6:	011b      	lsls	r3, r3, #4
 80096c8:	1a9b      	subs	r3, r3, r2
 80096ca:	009b      	lsls	r3, r3, #2
 80096cc:	440b      	add	r3, r1
 80096ce:	334d      	adds	r3, #77	@ 0x4d
 80096d0:	781b      	ldrb	r3, [r3, #0]
 80096d2:	2b05      	cmp	r3, #5
 80096d4:	d114      	bne.n	8009700 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80096d6:	78fa      	ldrb	r2, [r7, #3]
 80096d8:	6879      	ldr	r1, [r7, #4]
 80096da:	4613      	mov	r3, r2
 80096dc:	011b      	lsls	r3, r3, #4
 80096de:	1a9b      	subs	r3, r3, r2
 80096e0:	009b      	lsls	r3, r3, #2
 80096e2:	440b      	add	r3, r1
 80096e4:	334d      	adds	r3, #77	@ 0x4d
 80096e6:	2202      	movs	r2, #2
 80096e8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80096ea:	78fa      	ldrb	r2, [r7, #3]
 80096ec:	6879      	ldr	r1, [r7, #4]
 80096ee:	4613      	mov	r3, r2
 80096f0:	011b      	lsls	r3, r3, #4
 80096f2:	1a9b      	subs	r3, r3, r2
 80096f4:	009b      	lsls	r3, r3, #2
 80096f6:	440b      	add	r3, r1
 80096f8:	334c      	adds	r3, #76	@ 0x4c
 80096fa:	2202      	movs	r2, #2
 80096fc:	701a      	strb	r2, [r3, #0]
 80096fe:	e095      	b.n	800982c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8009700:	78fa      	ldrb	r2, [r7, #3]
 8009702:	6879      	ldr	r1, [r7, #4]
 8009704:	4613      	mov	r3, r2
 8009706:	011b      	lsls	r3, r3, #4
 8009708:	1a9b      	subs	r3, r3, r2
 800970a:	009b      	lsls	r3, r3, #2
 800970c:	440b      	add	r3, r1
 800970e:	334d      	adds	r3, #77	@ 0x4d
 8009710:	781b      	ldrb	r3, [r3, #0]
 8009712:	2b06      	cmp	r3, #6
 8009714:	d114      	bne.n	8009740 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009716:	78fa      	ldrb	r2, [r7, #3]
 8009718:	6879      	ldr	r1, [r7, #4]
 800971a:	4613      	mov	r3, r2
 800971c:	011b      	lsls	r3, r3, #4
 800971e:	1a9b      	subs	r3, r3, r2
 8009720:	009b      	lsls	r3, r3, #2
 8009722:	440b      	add	r3, r1
 8009724:	334d      	adds	r3, #77	@ 0x4d
 8009726:	2202      	movs	r2, #2
 8009728:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800972a:	78fa      	ldrb	r2, [r7, #3]
 800972c:	6879      	ldr	r1, [r7, #4]
 800972e:	4613      	mov	r3, r2
 8009730:	011b      	lsls	r3, r3, #4
 8009732:	1a9b      	subs	r3, r3, r2
 8009734:	009b      	lsls	r3, r3, #2
 8009736:	440b      	add	r3, r1
 8009738:	334c      	adds	r3, #76	@ 0x4c
 800973a:	2205      	movs	r2, #5
 800973c:	701a      	strb	r2, [r3, #0]
 800973e:	e075      	b.n	800982c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8009740:	78fa      	ldrb	r2, [r7, #3]
 8009742:	6879      	ldr	r1, [r7, #4]
 8009744:	4613      	mov	r3, r2
 8009746:	011b      	lsls	r3, r3, #4
 8009748:	1a9b      	subs	r3, r3, r2
 800974a:	009b      	lsls	r3, r3, #2
 800974c:	440b      	add	r3, r1
 800974e:	334d      	adds	r3, #77	@ 0x4d
 8009750:	781b      	ldrb	r3, [r3, #0]
 8009752:	2b07      	cmp	r3, #7
 8009754:	d00a      	beq.n	800976c <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8009756:	78fa      	ldrb	r2, [r7, #3]
 8009758:	6879      	ldr	r1, [r7, #4]
 800975a:	4613      	mov	r3, r2
 800975c:	011b      	lsls	r3, r3, #4
 800975e:	1a9b      	subs	r3, r3, r2
 8009760:	009b      	lsls	r3, r3, #2
 8009762:	440b      	add	r3, r1
 8009764:	334d      	adds	r3, #77	@ 0x4d
 8009766:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8009768:	2b09      	cmp	r3, #9
 800976a:	d170      	bne.n	800984e <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800976c:	78fa      	ldrb	r2, [r7, #3]
 800976e:	6879      	ldr	r1, [r7, #4]
 8009770:	4613      	mov	r3, r2
 8009772:	011b      	lsls	r3, r3, #4
 8009774:	1a9b      	subs	r3, r3, r2
 8009776:	009b      	lsls	r3, r3, #2
 8009778:	440b      	add	r3, r1
 800977a:	334d      	adds	r3, #77	@ 0x4d
 800977c:	2202      	movs	r2, #2
 800977e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8009780:	78fa      	ldrb	r2, [r7, #3]
 8009782:	6879      	ldr	r1, [r7, #4]
 8009784:	4613      	mov	r3, r2
 8009786:	011b      	lsls	r3, r3, #4
 8009788:	1a9b      	subs	r3, r3, r2
 800978a:	009b      	lsls	r3, r3, #2
 800978c:	440b      	add	r3, r1
 800978e:	3344      	adds	r3, #68	@ 0x44
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	1c59      	adds	r1, r3, #1
 8009794:	6878      	ldr	r0, [r7, #4]
 8009796:	4613      	mov	r3, r2
 8009798:	011b      	lsls	r3, r3, #4
 800979a:	1a9b      	subs	r3, r3, r2
 800979c:	009b      	lsls	r3, r3, #2
 800979e:	4403      	add	r3, r0
 80097a0:	3344      	adds	r3, #68	@ 0x44
 80097a2:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80097a4:	78fa      	ldrb	r2, [r7, #3]
 80097a6:	6879      	ldr	r1, [r7, #4]
 80097a8:	4613      	mov	r3, r2
 80097aa:	011b      	lsls	r3, r3, #4
 80097ac:	1a9b      	subs	r3, r3, r2
 80097ae:	009b      	lsls	r3, r3, #2
 80097b0:	440b      	add	r3, r1
 80097b2:	3344      	adds	r3, #68	@ 0x44
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	2b02      	cmp	r3, #2
 80097b8:	d914      	bls.n	80097e4 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80097ba:	78fa      	ldrb	r2, [r7, #3]
 80097bc:	6879      	ldr	r1, [r7, #4]
 80097be:	4613      	mov	r3, r2
 80097c0:	011b      	lsls	r3, r3, #4
 80097c2:	1a9b      	subs	r3, r3, r2
 80097c4:	009b      	lsls	r3, r3, #2
 80097c6:	440b      	add	r3, r1
 80097c8:	3344      	adds	r3, #68	@ 0x44
 80097ca:	2200      	movs	r2, #0
 80097cc:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80097ce:	78fa      	ldrb	r2, [r7, #3]
 80097d0:	6879      	ldr	r1, [r7, #4]
 80097d2:	4613      	mov	r3, r2
 80097d4:	011b      	lsls	r3, r3, #4
 80097d6:	1a9b      	subs	r3, r3, r2
 80097d8:	009b      	lsls	r3, r3, #2
 80097da:	440b      	add	r3, r1
 80097dc:	334c      	adds	r3, #76	@ 0x4c
 80097de:	2204      	movs	r2, #4
 80097e0:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80097e2:	e022      	b.n	800982a <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80097e4:	78fa      	ldrb	r2, [r7, #3]
 80097e6:	6879      	ldr	r1, [r7, #4]
 80097e8:	4613      	mov	r3, r2
 80097ea:	011b      	lsls	r3, r3, #4
 80097ec:	1a9b      	subs	r3, r3, r2
 80097ee:	009b      	lsls	r3, r3, #2
 80097f0:	440b      	add	r3, r1
 80097f2:	334c      	adds	r3, #76	@ 0x4c
 80097f4:	2202      	movs	r2, #2
 80097f6:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80097f8:	78fb      	ldrb	r3, [r7, #3]
 80097fa:	015a      	lsls	r2, r3, #5
 80097fc:	693b      	ldr	r3, [r7, #16]
 80097fe:	4413      	add	r3, r2
 8009800:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800980e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009816:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8009818:	78fb      	ldrb	r3, [r7, #3]
 800981a:	015a      	lsls	r2, r3, #5
 800981c:	693b      	ldr	r3, [r7, #16]
 800981e:	4413      	add	r3, r2
 8009820:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009824:	461a      	mov	r2, r3
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800982a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800982c:	78fa      	ldrb	r2, [r7, #3]
 800982e:	6879      	ldr	r1, [r7, #4]
 8009830:	4613      	mov	r3, r2
 8009832:	011b      	lsls	r3, r3, #4
 8009834:	1a9b      	subs	r3, r3, r2
 8009836:	009b      	lsls	r3, r3, #2
 8009838:	440b      	add	r3, r1
 800983a:	334c      	adds	r3, #76	@ 0x4c
 800983c:	781a      	ldrb	r2, [r3, #0]
 800983e:	78fb      	ldrb	r3, [r7, #3]
 8009840:	4619      	mov	r1, r3
 8009842:	6878      	ldr	r0, [r7, #4]
 8009844:	f00e fb60 	bl	8017f08 <HAL_HCD_HC_NotifyURBChange_Callback>
 8009848:	e002      	b.n	8009850 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 800984a:	bf00      	nop
 800984c:	e000      	b.n	8009850 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 800984e:	bf00      	nop
  }
}
 8009850:	3718      	adds	r7, #24
 8009852:	46bd      	mov	sp, r7
 8009854:	bd80      	pop	{r7, pc}

08009856 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8009856:	b580      	push	{r7, lr}
 8009858:	b08a      	sub	sp, #40	@ 0x28
 800985a:	af00      	add	r7, sp, #0
 800985c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009866:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	6a1b      	ldr	r3, [r3, #32]
 800986e:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8009870:	69fb      	ldr	r3, [r7, #28]
 8009872:	f003 030f 	and.w	r3, r3, #15
 8009876:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8009878:	69fb      	ldr	r3, [r7, #28]
 800987a:	0c5b      	lsrs	r3, r3, #17
 800987c:	f003 030f 	and.w	r3, r3, #15
 8009880:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009882:	69fb      	ldr	r3, [r7, #28]
 8009884:	091b      	lsrs	r3, r3, #4
 8009886:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800988a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800988c:	697b      	ldr	r3, [r7, #20]
 800988e:	2b02      	cmp	r3, #2
 8009890:	d004      	beq.n	800989c <HCD_RXQLVL_IRQHandler+0x46>
 8009892:	697b      	ldr	r3, [r7, #20]
 8009894:	2b05      	cmp	r3, #5
 8009896:	f000 80b6 	beq.w	8009a06 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800989a:	e0b7      	b.n	8009a0c <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 800989c:	693b      	ldr	r3, [r7, #16]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	f000 80b3 	beq.w	8009a0a <HCD_RXQLVL_IRQHandler+0x1b4>
 80098a4:	6879      	ldr	r1, [r7, #4]
 80098a6:	69ba      	ldr	r2, [r7, #24]
 80098a8:	4613      	mov	r3, r2
 80098aa:	011b      	lsls	r3, r3, #4
 80098ac:	1a9b      	subs	r3, r3, r2
 80098ae:	009b      	lsls	r3, r3, #2
 80098b0:	440b      	add	r3, r1
 80098b2:	332c      	adds	r3, #44	@ 0x2c
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	f000 80a7 	beq.w	8009a0a <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80098bc:	6879      	ldr	r1, [r7, #4]
 80098be:	69ba      	ldr	r2, [r7, #24]
 80098c0:	4613      	mov	r3, r2
 80098c2:	011b      	lsls	r3, r3, #4
 80098c4:	1a9b      	subs	r3, r3, r2
 80098c6:	009b      	lsls	r3, r3, #2
 80098c8:	440b      	add	r3, r1
 80098ca:	3338      	adds	r3, #56	@ 0x38
 80098cc:	681a      	ldr	r2, [r3, #0]
 80098ce:	693b      	ldr	r3, [r7, #16]
 80098d0:	18d1      	adds	r1, r2, r3
 80098d2:	6878      	ldr	r0, [r7, #4]
 80098d4:	69ba      	ldr	r2, [r7, #24]
 80098d6:	4613      	mov	r3, r2
 80098d8:	011b      	lsls	r3, r3, #4
 80098da:	1a9b      	subs	r3, r3, r2
 80098dc:	009b      	lsls	r3, r3, #2
 80098de:	4403      	add	r3, r0
 80098e0:	3334      	adds	r3, #52	@ 0x34
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	4299      	cmp	r1, r3
 80098e6:	f200 8083 	bhi.w	80099f0 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	6818      	ldr	r0, [r3, #0]
 80098ee:	6879      	ldr	r1, [r7, #4]
 80098f0:	69ba      	ldr	r2, [r7, #24]
 80098f2:	4613      	mov	r3, r2
 80098f4:	011b      	lsls	r3, r3, #4
 80098f6:	1a9b      	subs	r3, r3, r2
 80098f8:	009b      	lsls	r3, r3, #2
 80098fa:	440b      	add	r3, r1
 80098fc:	332c      	adds	r3, #44	@ 0x2c
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	693a      	ldr	r2, [r7, #16]
 8009902:	b292      	uxth	r2, r2
 8009904:	4619      	mov	r1, r3
 8009906:	f007 fe6f 	bl	80115e8 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800990a:	6879      	ldr	r1, [r7, #4]
 800990c:	69ba      	ldr	r2, [r7, #24]
 800990e:	4613      	mov	r3, r2
 8009910:	011b      	lsls	r3, r3, #4
 8009912:	1a9b      	subs	r3, r3, r2
 8009914:	009b      	lsls	r3, r3, #2
 8009916:	440b      	add	r3, r1
 8009918:	332c      	adds	r3, #44	@ 0x2c
 800991a:	681a      	ldr	r2, [r3, #0]
 800991c:	693b      	ldr	r3, [r7, #16]
 800991e:	18d1      	adds	r1, r2, r3
 8009920:	6878      	ldr	r0, [r7, #4]
 8009922:	69ba      	ldr	r2, [r7, #24]
 8009924:	4613      	mov	r3, r2
 8009926:	011b      	lsls	r3, r3, #4
 8009928:	1a9b      	subs	r3, r3, r2
 800992a:	009b      	lsls	r3, r3, #2
 800992c:	4403      	add	r3, r0
 800992e:	332c      	adds	r3, #44	@ 0x2c
 8009930:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8009932:	6879      	ldr	r1, [r7, #4]
 8009934:	69ba      	ldr	r2, [r7, #24]
 8009936:	4613      	mov	r3, r2
 8009938:	011b      	lsls	r3, r3, #4
 800993a:	1a9b      	subs	r3, r3, r2
 800993c:	009b      	lsls	r3, r3, #2
 800993e:	440b      	add	r3, r1
 8009940:	3338      	adds	r3, #56	@ 0x38
 8009942:	681a      	ldr	r2, [r3, #0]
 8009944:	693b      	ldr	r3, [r7, #16]
 8009946:	18d1      	adds	r1, r2, r3
 8009948:	6878      	ldr	r0, [r7, #4]
 800994a:	69ba      	ldr	r2, [r7, #24]
 800994c:	4613      	mov	r3, r2
 800994e:	011b      	lsls	r3, r3, #4
 8009950:	1a9b      	subs	r3, r3, r2
 8009952:	009b      	lsls	r3, r3, #2
 8009954:	4403      	add	r3, r0
 8009956:	3338      	adds	r3, #56	@ 0x38
 8009958:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800995a:	69bb      	ldr	r3, [r7, #24]
 800995c:	015a      	lsls	r2, r3, #5
 800995e:	6a3b      	ldr	r3, [r7, #32]
 8009960:	4413      	add	r3, r2
 8009962:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009966:	691b      	ldr	r3, [r3, #16]
 8009968:	0cdb      	lsrs	r3, r3, #19
 800996a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800996e:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8009970:	6879      	ldr	r1, [r7, #4]
 8009972:	69ba      	ldr	r2, [r7, #24]
 8009974:	4613      	mov	r3, r2
 8009976:	011b      	lsls	r3, r3, #4
 8009978:	1a9b      	subs	r3, r3, r2
 800997a:	009b      	lsls	r3, r3, #2
 800997c:	440b      	add	r3, r1
 800997e:	3328      	adds	r3, #40	@ 0x28
 8009980:	881b      	ldrh	r3, [r3, #0]
 8009982:	461a      	mov	r2, r3
 8009984:	693b      	ldr	r3, [r7, #16]
 8009986:	4293      	cmp	r3, r2
 8009988:	d13f      	bne.n	8009a0a <HCD_RXQLVL_IRQHandler+0x1b4>
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d03c      	beq.n	8009a0a <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8009990:	69bb      	ldr	r3, [r7, #24]
 8009992:	015a      	lsls	r2, r3, #5
 8009994:	6a3b      	ldr	r3, [r7, #32]
 8009996:	4413      	add	r3, r2
 8009998:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80099a0:	68bb      	ldr	r3, [r7, #8]
 80099a2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80099a6:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80099a8:	68bb      	ldr	r3, [r7, #8]
 80099aa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80099ae:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80099b0:	69bb      	ldr	r3, [r7, #24]
 80099b2:	015a      	lsls	r2, r3, #5
 80099b4:	6a3b      	ldr	r3, [r7, #32]
 80099b6:	4413      	add	r3, r2
 80099b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099bc:	461a      	mov	r2, r3
 80099be:	68bb      	ldr	r3, [r7, #8]
 80099c0:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80099c2:	6879      	ldr	r1, [r7, #4]
 80099c4:	69ba      	ldr	r2, [r7, #24]
 80099c6:	4613      	mov	r3, r2
 80099c8:	011b      	lsls	r3, r3, #4
 80099ca:	1a9b      	subs	r3, r3, r2
 80099cc:	009b      	lsls	r3, r3, #2
 80099ce:	440b      	add	r3, r1
 80099d0:	333c      	adds	r3, #60	@ 0x3c
 80099d2:	781b      	ldrb	r3, [r3, #0]
 80099d4:	f083 0301 	eor.w	r3, r3, #1
 80099d8:	b2d8      	uxtb	r0, r3
 80099da:	6879      	ldr	r1, [r7, #4]
 80099dc:	69ba      	ldr	r2, [r7, #24]
 80099de:	4613      	mov	r3, r2
 80099e0:	011b      	lsls	r3, r3, #4
 80099e2:	1a9b      	subs	r3, r3, r2
 80099e4:	009b      	lsls	r3, r3, #2
 80099e6:	440b      	add	r3, r1
 80099e8:	333c      	adds	r3, #60	@ 0x3c
 80099ea:	4602      	mov	r2, r0
 80099ec:	701a      	strb	r2, [r3, #0]
      break;
 80099ee:	e00c      	b.n	8009a0a <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80099f0:	6879      	ldr	r1, [r7, #4]
 80099f2:	69ba      	ldr	r2, [r7, #24]
 80099f4:	4613      	mov	r3, r2
 80099f6:	011b      	lsls	r3, r3, #4
 80099f8:	1a9b      	subs	r3, r3, r2
 80099fa:	009b      	lsls	r3, r3, #2
 80099fc:	440b      	add	r3, r1
 80099fe:	334c      	adds	r3, #76	@ 0x4c
 8009a00:	2204      	movs	r2, #4
 8009a02:	701a      	strb	r2, [r3, #0]
      break;
 8009a04:	e001      	b.n	8009a0a <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8009a06:	bf00      	nop
 8009a08:	e000      	b.n	8009a0c <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8009a0a:	bf00      	nop
  }
}
 8009a0c:	bf00      	nop
 8009a0e:	3728      	adds	r7, #40	@ 0x28
 8009a10:	46bd      	mov	sp, r7
 8009a12:	bd80      	pop	{r7, pc}

08009a14 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b086      	sub	sp, #24
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a22:	697b      	ldr	r3, [r7, #20]
 8009a24:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8009a26:	693b      	ldr	r3, [r7, #16]
 8009a28:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8009a30:	693b      	ldr	r3, [r7, #16]
 8009a32:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8009a3a:	68bb      	ldr	r3, [r7, #8]
 8009a3c:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8009a40:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	f003 0302 	and.w	r3, r3, #2
 8009a48:	2b02      	cmp	r3, #2
 8009a4a:	d10b      	bne.n	8009a64 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	f003 0301 	and.w	r3, r3, #1
 8009a52:	2b01      	cmp	r3, #1
 8009a54:	d102      	bne.n	8009a5c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8009a56:	6878      	ldr	r0, [r7, #4]
 8009a58:	f00e fa3a 	bl	8017ed0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8009a5c:	68bb      	ldr	r3, [r7, #8]
 8009a5e:	f043 0302 	orr.w	r3, r3, #2
 8009a62:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	f003 0308 	and.w	r3, r3, #8
 8009a6a:	2b08      	cmp	r3, #8
 8009a6c:	d132      	bne.n	8009ad4 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8009a6e:	68bb      	ldr	r3, [r7, #8]
 8009a70:	f043 0308 	orr.w	r3, r3, #8
 8009a74:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	f003 0304 	and.w	r3, r3, #4
 8009a7c:	2b04      	cmp	r3, #4
 8009a7e:	d126      	bne.n	8009ace <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	7a5b      	ldrb	r3, [r3, #9]
 8009a84:	2b02      	cmp	r3, #2
 8009a86:	d113      	bne.n	8009ab0 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8009a8e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009a92:	d106      	bne.n	8009aa2 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	2102      	movs	r1, #2
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	f007 fe3e 	bl	801171c <USB_InitFSLSPClkSel>
 8009aa0:	e011      	b.n	8009ac6 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	2101      	movs	r1, #1
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	f007 fe37 	bl	801171c <USB_InitFSLSPClkSel>
 8009aae:	e00a      	b.n	8009ac6 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	79db      	ldrb	r3, [r3, #7]
 8009ab4:	2b01      	cmp	r3, #1
 8009ab6:	d106      	bne.n	8009ac6 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8009ab8:	693b      	ldr	r3, [r7, #16]
 8009aba:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009abe:	461a      	mov	r2, r3
 8009ac0:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8009ac4:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8009ac6:	6878      	ldr	r0, [r7, #4]
 8009ac8:	f00e fa30 	bl	8017f2c <HAL_HCD_PortEnabled_Callback>
 8009acc:	e002      	b.n	8009ad4 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8009ace:	6878      	ldr	r0, [r7, #4]
 8009ad0:	f00e fa3a 	bl	8017f48 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	f003 0320 	and.w	r3, r3, #32
 8009ada:	2b20      	cmp	r3, #32
 8009adc:	d103      	bne.n	8009ae6 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8009ade:	68bb      	ldr	r3, [r7, #8]
 8009ae0:	f043 0320 	orr.w	r3, r3, #32
 8009ae4:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8009ae6:	693b      	ldr	r3, [r7, #16]
 8009ae8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009aec:	461a      	mov	r2, r3
 8009aee:	68bb      	ldr	r3, [r7, #8]
 8009af0:	6013      	str	r3, [r2, #0]
}
 8009af2:	bf00      	nop
 8009af4:	3718      	adds	r7, #24
 8009af6:	46bd      	mov	sp, r7
 8009af8:	bd80      	pop	{r7, pc}
	...

08009afc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009afc:	b580      	push	{r7, lr}
 8009afe:	b082      	sub	sp, #8
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d101      	bne.n	8009b0e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009b0a:	2301      	movs	r3, #1
 8009b0c:	e08b      	b.n	8009c26 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b14:	b2db      	uxtb	r3, r3
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d106      	bne.n	8009b28 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	2200      	movs	r2, #0
 8009b1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009b22:	6878      	ldr	r0, [r7, #4]
 8009b24:	f7f8 feea 	bl	80028fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2224      	movs	r2, #36	@ 0x24
 8009b2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	681a      	ldr	r2, [r3, #0]
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	f022 0201 	bic.w	r2, r2, #1
 8009b3e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	685a      	ldr	r2, [r3, #4]
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009b4c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	689a      	ldr	r2, [r3, #8]
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009b5c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	68db      	ldr	r3, [r3, #12]
 8009b62:	2b01      	cmp	r3, #1
 8009b64:	d107      	bne.n	8009b76 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	689a      	ldr	r2, [r3, #8]
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009b72:	609a      	str	r2, [r3, #8]
 8009b74:	e006      	b.n	8009b84 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	689a      	ldr	r2, [r3, #8]
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8009b82:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	68db      	ldr	r3, [r3, #12]
 8009b88:	2b02      	cmp	r3, #2
 8009b8a:	d108      	bne.n	8009b9e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	685a      	ldr	r2, [r3, #4]
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009b9a:	605a      	str	r2, [r3, #4]
 8009b9c:	e007      	b.n	8009bae <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	685a      	ldr	r2, [r3, #4]
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009bac:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	6859      	ldr	r1, [r3, #4]
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681a      	ldr	r2, [r3, #0]
 8009bb8:	4b1d      	ldr	r3, [pc, #116]	@ (8009c30 <HAL_I2C_Init+0x134>)
 8009bba:	430b      	orrs	r3, r1
 8009bbc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	68da      	ldr	r2, [r3, #12]
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009bcc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	691a      	ldr	r2, [r3, #16]
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	695b      	ldr	r3, [r3, #20]
 8009bd6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	699b      	ldr	r3, [r3, #24]
 8009bde:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	430a      	orrs	r2, r1
 8009be6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	69d9      	ldr	r1, [r3, #28]
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	6a1a      	ldr	r2, [r3, #32]
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	430a      	orrs	r2, r1
 8009bf6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	681a      	ldr	r2, [r3, #0]
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	f042 0201 	orr.w	r2, r2, #1
 8009c06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	2200      	movs	r2, #0
 8009c0c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	2220      	movs	r2, #32
 8009c12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	2200      	movs	r2, #0
 8009c1a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	2200      	movs	r2, #0
 8009c20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8009c24:	2300      	movs	r3, #0
}
 8009c26:	4618      	mov	r0, r3
 8009c28:	3708      	adds	r7, #8
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	bd80      	pop	{r7, pc}
 8009c2e:	bf00      	nop
 8009c30:	02008000 	.word	0x02008000

08009c34 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b082      	sub	sp, #8
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d101      	bne.n	8009c46 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8009c42:	2301      	movs	r3, #1
 8009c44:	e021      	b.n	8009c8a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	2224      	movs	r2, #36	@ 0x24
 8009c4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	681a      	ldr	r2, [r3, #0]
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	f022 0201 	bic.w	r2, r2, #1
 8009c5c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8009c5e:	6878      	ldr	r0, [r7, #4]
 8009c60:	f7f8 fef4 	bl	8002a4c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	2200      	movs	r2, #0
 8009c68:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2200      	movs	r2, #0
 8009c6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	2200      	movs	r2, #0
 8009c76:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	2200      	movs	r2, #0
 8009c84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009c88:	2300      	movs	r3, #0
}
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	3708      	adds	r7, #8
 8009c8e:	46bd      	mov	sp, r7
 8009c90:	bd80      	pop	{r7, pc}
	...

08009c94 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009c94:	b580      	push	{r7, lr}
 8009c96:	b088      	sub	sp, #32
 8009c98:	af02      	add	r7, sp, #8
 8009c9a:	60f8      	str	r0, [r7, #12]
 8009c9c:	4608      	mov	r0, r1
 8009c9e:	4611      	mov	r1, r2
 8009ca0:	461a      	mov	r2, r3
 8009ca2:	4603      	mov	r3, r0
 8009ca4:	817b      	strh	r3, [r7, #10]
 8009ca6:	460b      	mov	r3, r1
 8009ca8:	813b      	strh	r3, [r7, #8]
 8009caa:	4613      	mov	r3, r2
 8009cac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009cb4:	b2db      	uxtb	r3, r3
 8009cb6:	2b20      	cmp	r3, #32
 8009cb8:	f040 80f9 	bne.w	8009eae <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009cbc:	6a3b      	ldr	r3, [r7, #32]
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d002      	beq.n	8009cc8 <HAL_I2C_Mem_Write+0x34>
 8009cc2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d105      	bne.n	8009cd4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009cce:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009cd0:	2301      	movs	r3, #1
 8009cd2:	e0ed      	b.n	8009eb0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009cda:	2b01      	cmp	r3, #1
 8009cdc:	d101      	bne.n	8009ce2 <HAL_I2C_Mem_Write+0x4e>
 8009cde:	2302      	movs	r3, #2
 8009ce0:	e0e6      	b.n	8009eb0 <HAL_I2C_Mem_Write+0x21c>
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	2201      	movs	r2, #1
 8009ce6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009cea:	f7fb ff99 	bl	8005c20 <HAL_GetTick>
 8009cee:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009cf0:	697b      	ldr	r3, [r7, #20]
 8009cf2:	9300      	str	r3, [sp, #0]
 8009cf4:	2319      	movs	r3, #25
 8009cf6:	2201      	movs	r2, #1
 8009cf8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009cfc:	68f8      	ldr	r0, [r7, #12]
 8009cfe:	f000 fad1 	bl	800a2a4 <I2C_WaitOnFlagUntilTimeout>
 8009d02:	4603      	mov	r3, r0
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d001      	beq.n	8009d0c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8009d08:	2301      	movs	r3, #1
 8009d0a:	e0d1      	b.n	8009eb0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	2221      	movs	r2, #33	@ 0x21
 8009d10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	2240      	movs	r2, #64	@ 0x40
 8009d18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	2200      	movs	r2, #0
 8009d20:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	6a3a      	ldr	r2, [r7, #32]
 8009d26:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009d2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	2200      	movs	r2, #0
 8009d32:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009d34:	88f8      	ldrh	r0, [r7, #6]
 8009d36:	893a      	ldrh	r2, [r7, #8]
 8009d38:	8979      	ldrh	r1, [r7, #10]
 8009d3a:	697b      	ldr	r3, [r7, #20]
 8009d3c:	9301      	str	r3, [sp, #4]
 8009d3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d40:	9300      	str	r3, [sp, #0]
 8009d42:	4603      	mov	r3, r0
 8009d44:	68f8      	ldr	r0, [r7, #12]
 8009d46:	f000 f9e1 	bl	800a10c <I2C_RequestMemoryWrite>
 8009d4a:	4603      	mov	r3, r0
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d005      	beq.n	8009d5c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	2200      	movs	r2, #0
 8009d54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8009d58:	2301      	movs	r3, #1
 8009d5a:	e0a9      	b.n	8009eb0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d60:	b29b      	uxth	r3, r3
 8009d62:	2bff      	cmp	r3, #255	@ 0xff
 8009d64:	d90e      	bls.n	8009d84 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	22ff      	movs	r2, #255	@ 0xff
 8009d6a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d70:	b2da      	uxtb	r2, r3
 8009d72:	8979      	ldrh	r1, [r7, #10]
 8009d74:	2300      	movs	r3, #0
 8009d76:	9300      	str	r3, [sp, #0]
 8009d78:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009d7c:	68f8      	ldr	r0, [r7, #12]
 8009d7e:	f000 fc55 	bl	800a62c <I2C_TransferConfig>
 8009d82:	e00f      	b.n	8009da4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d88:	b29a      	uxth	r2, r3
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d92:	b2da      	uxtb	r2, r3
 8009d94:	8979      	ldrh	r1, [r7, #10]
 8009d96:	2300      	movs	r3, #0
 8009d98:	9300      	str	r3, [sp, #0]
 8009d9a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009d9e:	68f8      	ldr	r0, [r7, #12]
 8009da0:	f000 fc44 	bl	800a62c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009da4:	697a      	ldr	r2, [r7, #20]
 8009da6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009da8:	68f8      	ldr	r0, [r7, #12]
 8009daa:	f000 fad4 	bl	800a356 <I2C_WaitOnTXISFlagUntilTimeout>
 8009dae:	4603      	mov	r3, r0
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d001      	beq.n	8009db8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8009db4:	2301      	movs	r3, #1
 8009db6:	e07b      	b.n	8009eb0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dbc:	781a      	ldrb	r2, [r3, #0]
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dc8:	1c5a      	adds	r2, r3, #1
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009dd2:	b29b      	uxth	r3, r3
 8009dd4:	3b01      	subs	r3, #1
 8009dd6:	b29a      	uxth	r2, r3
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009de0:	3b01      	subs	r3, #1
 8009de2:	b29a      	uxth	r2, r3
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009dec:	b29b      	uxth	r3, r3
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d034      	beq.n	8009e5c <HAL_I2C_Mem_Write+0x1c8>
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d130      	bne.n	8009e5c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009dfa:	697b      	ldr	r3, [r7, #20]
 8009dfc:	9300      	str	r3, [sp, #0]
 8009dfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e00:	2200      	movs	r2, #0
 8009e02:	2180      	movs	r1, #128	@ 0x80
 8009e04:	68f8      	ldr	r0, [r7, #12]
 8009e06:	f000 fa4d 	bl	800a2a4 <I2C_WaitOnFlagUntilTimeout>
 8009e0a:	4603      	mov	r3, r0
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d001      	beq.n	8009e14 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8009e10:	2301      	movs	r3, #1
 8009e12:	e04d      	b.n	8009eb0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e18:	b29b      	uxth	r3, r3
 8009e1a:	2bff      	cmp	r3, #255	@ 0xff
 8009e1c:	d90e      	bls.n	8009e3c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	22ff      	movs	r2, #255	@ 0xff
 8009e22:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e28:	b2da      	uxtb	r2, r3
 8009e2a:	8979      	ldrh	r1, [r7, #10]
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	9300      	str	r3, [sp, #0]
 8009e30:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009e34:	68f8      	ldr	r0, [r7, #12]
 8009e36:	f000 fbf9 	bl	800a62c <I2C_TransferConfig>
 8009e3a:	e00f      	b.n	8009e5c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e40:	b29a      	uxth	r2, r3
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e4a:	b2da      	uxtb	r2, r3
 8009e4c:	8979      	ldrh	r1, [r7, #10]
 8009e4e:	2300      	movs	r3, #0
 8009e50:	9300      	str	r3, [sp, #0]
 8009e52:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009e56:	68f8      	ldr	r0, [r7, #12]
 8009e58:	f000 fbe8 	bl	800a62c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e60:	b29b      	uxth	r3, r3
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d19e      	bne.n	8009da4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009e66:	697a      	ldr	r2, [r7, #20]
 8009e68:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009e6a:	68f8      	ldr	r0, [r7, #12]
 8009e6c:	f000 faba 	bl	800a3e4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009e70:	4603      	mov	r3, r0
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d001      	beq.n	8009e7a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8009e76:	2301      	movs	r3, #1
 8009e78:	e01a      	b.n	8009eb0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	2220      	movs	r2, #32
 8009e80:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	6859      	ldr	r1, [r3, #4]
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	681a      	ldr	r2, [r3, #0]
 8009e8c:	4b0a      	ldr	r3, [pc, #40]	@ (8009eb8 <HAL_I2C_Mem_Write+0x224>)
 8009e8e:	400b      	ands	r3, r1
 8009e90:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	2220      	movs	r2, #32
 8009e96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	2200      	movs	r2, #0
 8009ea6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009eaa:	2300      	movs	r3, #0
 8009eac:	e000      	b.n	8009eb0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8009eae:	2302      	movs	r3, #2
  }
}
 8009eb0:	4618      	mov	r0, r3
 8009eb2:	3718      	adds	r7, #24
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	bd80      	pop	{r7, pc}
 8009eb8:	fe00e800 	.word	0xfe00e800

08009ebc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009ebc:	b580      	push	{r7, lr}
 8009ebe:	b088      	sub	sp, #32
 8009ec0:	af02      	add	r7, sp, #8
 8009ec2:	60f8      	str	r0, [r7, #12]
 8009ec4:	4608      	mov	r0, r1
 8009ec6:	4611      	mov	r1, r2
 8009ec8:	461a      	mov	r2, r3
 8009eca:	4603      	mov	r3, r0
 8009ecc:	817b      	strh	r3, [r7, #10]
 8009ece:	460b      	mov	r3, r1
 8009ed0:	813b      	strh	r3, [r7, #8]
 8009ed2:	4613      	mov	r3, r2
 8009ed4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009edc:	b2db      	uxtb	r3, r3
 8009ede:	2b20      	cmp	r3, #32
 8009ee0:	f040 80fd 	bne.w	800a0de <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8009ee4:	6a3b      	ldr	r3, [r7, #32]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d002      	beq.n	8009ef0 <HAL_I2C_Mem_Read+0x34>
 8009eea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d105      	bne.n	8009efc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009ef6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009ef8:	2301      	movs	r3, #1
 8009efa:	e0f1      	b.n	800a0e0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009f02:	2b01      	cmp	r3, #1
 8009f04:	d101      	bne.n	8009f0a <HAL_I2C_Mem_Read+0x4e>
 8009f06:	2302      	movs	r3, #2
 8009f08:	e0ea      	b.n	800a0e0 <HAL_I2C_Mem_Read+0x224>
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	2201      	movs	r2, #1
 8009f0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009f12:	f7fb fe85 	bl	8005c20 <HAL_GetTick>
 8009f16:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009f18:	697b      	ldr	r3, [r7, #20]
 8009f1a:	9300      	str	r3, [sp, #0]
 8009f1c:	2319      	movs	r3, #25
 8009f1e:	2201      	movs	r2, #1
 8009f20:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009f24:	68f8      	ldr	r0, [r7, #12]
 8009f26:	f000 f9bd 	bl	800a2a4 <I2C_WaitOnFlagUntilTimeout>
 8009f2a:	4603      	mov	r3, r0
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d001      	beq.n	8009f34 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8009f30:	2301      	movs	r3, #1
 8009f32:	e0d5      	b.n	800a0e0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	2222      	movs	r2, #34	@ 0x22
 8009f38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	2240      	movs	r2, #64	@ 0x40
 8009f40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	2200      	movs	r2, #0
 8009f48:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	6a3a      	ldr	r2, [r7, #32]
 8009f4e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009f54:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	2200      	movs	r2, #0
 8009f5a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009f5c:	88f8      	ldrh	r0, [r7, #6]
 8009f5e:	893a      	ldrh	r2, [r7, #8]
 8009f60:	8979      	ldrh	r1, [r7, #10]
 8009f62:	697b      	ldr	r3, [r7, #20]
 8009f64:	9301      	str	r3, [sp, #4]
 8009f66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f68:	9300      	str	r3, [sp, #0]
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	68f8      	ldr	r0, [r7, #12]
 8009f6e:	f000 f921 	bl	800a1b4 <I2C_RequestMemoryRead>
 8009f72:	4603      	mov	r3, r0
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d005      	beq.n	8009f84 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8009f80:	2301      	movs	r3, #1
 8009f82:	e0ad      	b.n	800a0e0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009f88:	b29b      	uxth	r3, r3
 8009f8a:	2bff      	cmp	r3, #255	@ 0xff
 8009f8c:	d90e      	bls.n	8009fac <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	2201      	movs	r2, #1
 8009f92:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009f98:	b2da      	uxtb	r2, r3
 8009f9a:	8979      	ldrh	r1, [r7, #10]
 8009f9c:	4b52      	ldr	r3, [pc, #328]	@ (800a0e8 <HAL_I2C_Mem_Read+0x22c>)
 8009f9e:	9300      	str	r3, [sp, #0]
 8009fa0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009fa4:	68f8      	ldr	r0, [r7, #12]
 8009fa6:	f000 fb41 	bl	800a62c <I2C_TransferConfig>
 8009faa:	e00f      	b.n	8009fcc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009fb0:	b29a      	uxth	r2, r3
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009fba:	b2da      	uxtb	r2, r3
 8009fbc:	8979      	ldrh	r1, [r7, #10]
 8009fbe:	4b4a      	ldr	r3, [pc, #296]	@ (800a0e8 <HAL_I2C_Mem_Read+0x22c>)
 8009fc0:	9300      	str	r3, [sp, #0]
 8009fc2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009fc6:	68f8      	ldr	r0, [r7, #12]
 8009fc8:	f000 fb30 	bl	800a62c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8009fcc:	697b      	ldr	r3, [r7, #20]
 8009fce:	9300      	str	r3, [sp, #0]
 8009fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fd2:	2200      	movs	r2, #0
 8009fd4:	2104      	movs	r1, #4
 8009fd6:	68f8      	ldr	r0, [r7, #12]
 8009fd8:	f000 f964 	bl	800a2a4 <I2C_WaitOnFlagUntilTimeout>
 8009fdc:	4603      	mov	r3, r0
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d001      	beq.n	8009fe6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8009fe2:	2301      	movs	r3, #1
 8009fe4:	e07c      	b.n	800a0e0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ff0:	b2d2      	uxtb	r2, r2
 8009ff2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ff8:	1c5a      	adds	r2, r3, #1
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a002:	3b01      	subs	r3, #1
 800a004:	b29a      	uxth	r2, r3
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a00e:	b29b      	uxth	r3, r3
 800a010:	3b01      	subs	r3, #1
 800a012:	b29a      	uxth	r2, r3
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a01c:	b29b      	uxth	r3, r3
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d034      	beq.n	800a08c <HAL_I2C_Mem_Read+0x1d0>
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a026:	2b00      	cmp	r3, #0
 800a028:	d130      	bne.n	800a08c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a02a:	697b      	ldr	r3, [r7, #20]
 800a02c:	9300      	str	r3, [sp, #0]
 800a02e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a030:	2200      	movs	r2, #0
 800a032:	2180      	movs	r1, #128	@ 0x80
 800a034:	68f8      	ldr	r0, [r7, #12]
 800a036:	f000 f935 	bl	800a2a4 <I2C_WaitOnFlagUntilTimeout>
 800a03a:	4603      	mov	r3, r0
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d001      	beq.n	800a044 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800a040:	2301      	movs	r3, #1
 800a042:	e04d      	b.n	800a0e0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a048:	b29b      	uxth	r3, r3
 800a04a:	2bff      	cmp	r3, #255	@ 0xff
 800a04c:	d90e      	bls.n	800a06c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	2201      	movs	r2, #1
 800a052:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a058:	b2da      	uxtb	r2, r3
 800a05a:	8979      	ldrh	r1, [r7, #10]
 800a05c:	2300      	movs	r3, #0
 800a05e:	9300      	str	r3, [sp, #0]
 800a060:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a064:	68f8      	ldr	r0, [r7, #12]
 800a066:	f000 fae1 	bl	800a62c <I2C_TransferConfig>
 800a06a:	e00f      	b.n	800a08c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a070:	b29a      	uxth	r2, r3
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a07a:	b2da      	uxtb	r2, r3
 800a07c:	8979      	ldrh	r1, [r7, #10]
 800a07e:	2300      	movs	r3, #0
 800a080:	9300      	str	r3, [sp, #0]
 800a082:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a086:	68f8      	ldr	r0, [r7, #12]
 800a088:	f000 fad0 	bl	800a62c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a090:	b29b      	uxth	r3, r3
 800a092:	2b00      	cmp	r3, #0
 800a094:	d19a      	bne.n	8009fcc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a096:	697a      	ldr	r2, [r7, #20]
 800a098:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a09a:	68f8      	ldr	r0, [r7, #12]
 800a09c:	f000 f9a2 	bl	800a3e4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800a0a0:	4603      	mov	r3, r0
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d001      	beq.n	800a0aa <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800a0a6:	2301      	movs	r3, #1
 800a0a8:	e01a      	b.n	800a0e0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	2220      	movs	r2, #32
 800a0b0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	6859      	ldr	r1, [r3, #4]
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	681a      	ldr	r2, [r3, #0]
 800a0bc:	4b0b      	ldr	r3, [pc, #44]	@ (800a0ec <HAL_I2C_Mem_Read+0x230>)
 800a0be:	400b      	ands	r3, r1
 800a0c0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	2220      	movs	r2, #32
 800a0c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	2200      	movs	r2, #0
 800a0ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	2200      	movs	r2, #0
 800a0d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a0da:	2300      	movs	r3, #0
 800a0dc:	e000      	b.n	800a0e0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800a0de:	2302      	movs	r3, #2
  }
}
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	3718      	adds	r7, #24
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	bd80      	pop	{r7, pc}
 800a0e8:	80002400 	.word	0x80002400
 800a0ec:	fe00e800 	.word	0xfe00e800

0800a0f0 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 800a0f0:	b480      	push	{r7}
 800a0f2:	b083      	sub	sp, #12
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a0fe:	b2db      	uxtb	r3, r3
}
 800a100:	4618      	mov	r0, r3
 800a102:	370c      	adds	r7, #12
 800a104:	46bd      	mov	sp, r7
 800a106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10a:	4770      	bx	lr

0800a10c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800a10c:	b580      	push	{r7, lr}
 800a10e:	b086      	sub	sp, #24
 800a110:	af02      	add	r7, sp, #8
 800a112:	60f8      	str	r0, [r7, #12]
 800a114:	4608      	mov	r0, r1
 800a116:	4611      	mov	r1, r2
 800a118:	461a      	mov	r2, r3
 800a11a:	4603      	mov	r3, r0
 800a11c:	817b      	strh	r3, [r7, #10]
 800a11e:	460b      	mov	r3, r1
 800a120:	813b      	strh	r3, [r7, #8]
 800a122:	4613      	mov	r3, r2
 800a124:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800a126:	88fb      	ldrh	r3, [r7, #6]
 800a128:	b2da      	uxtb	r2, r3
 800a12a:	8979      	ldrh	r1, [r7, #10]
 800a12c:	4b20      	ldr	r3, [pc, #128]	@ (800a1b0 <I2C_RequestMemoryWrite+0xa4>)
 800a12e:	9300      	str	r3, [sp, #0]
 800a130:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a134:	68f8      	ldr	r0, [r7, #12]
 800a136:	f000 fa79 	bl	800a62c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a13a:	69fa      	ldr	r2, [r7, #28]
 800a13c:	69b9      	ldr	r1, [r7, #24]
 800a13e:	68f8      	ldr	r0, [r7, #12]
 800a140:	f000 f909 	bl	800a356 <I2C_WaitOnTXISFlagUntilTimeout>
 800a144:	4603      	mov	r3, r0
 800a146:	2b00      	cmp	r3, #0
 800a148:	d001      	beq.n	800a14e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800a14a:	2301      	movs	r3, #1
 800a14c:	e02c      	b.n	800a1a8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a14e:	88fb      	ldrh	r3, [r7, #6]
 800a150:	2b01      	cmp	r3, #1
 800a152:	d105      	bne.n	800a160 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a154:	893b      	ldrh	r3, [r7, #8]
 800a156:	b2da      	uxtb	r2, r3
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	629a      	str	r2, [r3, #40]	@ 0x28
 800a15e:	e015      	b.n	800a18c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800a160:	893b      	ldrh	r3, [r7, #8]
 800a162:	0a1b      	lsrs	r3, r3, #8
 800a164:	b29b      	uxth	r3, r3
 800a166:	b2da      	uxtb	r2, r3
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a16e:	69fa      	ldr	r2, [r7, #28]
 800a170:	69b9      	ldr	r1, [r7, #24]
 800a172:	68f8      	ldr	r0, [r7, #12]
 800a174:	f000 f8ef 	bl	800a356 <I2C_WaitOnTXISFlagUntilTimeout>
 800a178:	4603      	mov	r3, r0
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d001      	beq.n	800a182 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800a17e:	2301      	movs	r3, #1
 800a180:	e012      	b.n	800a1a8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a182:	893b      	ldrh	r3, [r7, #8]
 800a184:	b2da      	uxtb	r2, r3
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800a18c:	69fb      	ldr	r3, [r7, #28]
 800a18e:	9300      	str	r3, [sp, #0]
 800a190:	69bb      	ldr	r3, [r7, #24]
 800a192:	2200      	movs	r2, #0
 800a194:	2180      	movs	r1, #128	@ 0x80
 800a196:	68f8      	ldr	r0, [r7, #12]
 800a198:	f000 f884 	bl	800a2a4 <I2C_WaitOnFlagUntilTimeout>
 800a19c:	4603      	mov	r3, r0
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d001      	beq.n	800a1a6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800a1a2:	2301      	movs	r3, #1
 800a1a4:	e000      	b.n	800a1a8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800a1a6:	2300      	movs	r3, #0
}
 800a1a8:	4618      	mov	r0, r3
 800a1aa:	3710      	adds	r7, #16
 800a1ac:	46bd      	mov	sp, r7
 800a1ae:	bd80      	pop	{r7, pc}
 800a1b0:	80002000 	.word	0x80002000

0800a1b4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800a1b4:	b580      	push	{r7, lr}
 800a1b6:	b086      	sub	sp, #24
 800a1b8:	af02      	add	r7, sp, #8
 800a1ba:	60f8      	str	r0, [r7, #12]
 800a1bc:	4608      	mov	r0, r1
 800a1be:	4611      	mov	r1, r2
 800a1c0:	461a      	mov	r2, r3
 800a1c2:	4603      	mov	r3, r0
 800a1c4:	817b      	strh	r3, [r7, #10]
 800a1c6:	460b      	mov	r3, r1
 800a1c8:	813b      	strh	r3, [r7, #8]
 800a1ca:	4613      	mov	r3, r2
 800a1cc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800a1ce:	88fb      	ldrh	r3, [r7, #6]
 800a1d0:	b2da      	uxtb	r2, r3
 800a1d2:	8979      	ldrh	r1, [r7, #10]
 800a1d4:	4b20      	ldr	r3, [pc, #128]	@ (800a258 <I2C_RequestMemoryRead+0xa4>)
 800a1d6:	9300      	str	r3, [sp, #0]
 800a1d8:	2300      	movs	r3, #0
 800a1da:	68f8      	ldr	r0, [r7, #12]
 800a1dc:	f000 fa26 	bl	800a62c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a1e0:	69fa      	ldr	r2, [r7, #28]
 800a1e2:	69b9      	ldr	r1, [r7, #24]
 800a1e4:	68f8      	ldr	r0, [r7, #12]
 800a1e6:	f000 f8b6 	bl	800a356 <I2C_WaitOnTXISFlagUntilTimeout>
 800a1ea:	4603      	mov	r3, r0
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d001      	beq.n	800a1f4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800a1f0:	2301      	movs	r3, #1
 800a1f2:	e02c      	b.n	800a24e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a1f4:	88fb      	ldrh	r3, [r7, #6]
 800a1f6:	2b01      	cmp	r3, #1
 800a1f8:	d105      	bne.n	800a206 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a1fa:	893b      	ldrh	r3, [r7, #8]
 800a1fc:	b2da      	uxtb	r2, r3
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	629a      	str	r2, [r3, #40]	@ 0x28
 800a204:	e015      	b.n	800a232 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800a206:	893b      	ldrh	r3, [r7, #8]
 800a208:	0a1b      	lsrs	r3, r3, #8
 800a20a:	b29b      	uxth	r3, r3
 800a20c:	b2da      	uxtb	r2, r3
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a214:	69fa      	ldr	r2, [r7, #28]
 800a216:	69b9      	ldr	r1, [r7, #24]
 800a218:	68f8      	ldr	r0, [r7, #12]
 800a21a:	f000 f89c 	bl	800a356 <I2C_WaitOnTXISFlagUntilTimeout>
 800a21e:	4603      	mov	r3, r0
 800a220:	2b00      	cmp	r3, #0
 800a222:	d001      	beq.n	800a228 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800a224:	2301      	movs	r3, #1
 800a226:	e012      	b.n	800a24e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a228:	893b      	ldrh	r3, [r7, #8]
 800a22a:	b2da      	uxtb	r2, r3
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800a232:	69fb      	ldr	r3, [r7, #28]
 800a234:	9300      	str	r3, [sp, #0]
 800a236:	69bb      	ldr	r3, [r7, #24]
 800a238:	2200      	movs	r2, #0
 800a23a:	2140      	movs	r1, #64	@ 0x40
 800a23c:	68f8      	ldr	r0, [r7, #12]
 800a23e:	f000 f831 	bl	800a2a4 <I2C_WaitOnFlagUntilTimeout>
 800a242:	4603      	mov	r3, r0
 800a244:	2b00      	cmp	r3, #0
 800a246:	d001      	beq.n	800a24c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800a248:	2301      	movs	r3, #1
 800a24a:	e000      	b.n	800a24e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800a24c:	2300      	movs	r3, #0
}
 800a24e:	4618      	mov	r0, r3
 800a250:	3710      	adds	r7, #16
 800a252:	46bd      	mov	sp, r7
 800a254:	bd80      	pop	{r7, pc}
 800a256:	bf00      	nop
 800a258:	80002000 	.word	0x80002000

0800a25c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800a25c:	b480      	push	{r7}
 800a25e:	b083      	sub	sp, #12
 800a260:	af00      	add	r7, sp, #0
 800a262:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	699b      	ldr	r3, [r3, #24]
 800a26a:	f003 0302 	and.w	r3, r3, #2
 800a26e:	2b02      	cmp	r3, #2
 800a270:	d103      	bne.n	800a27a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	2200      	movs	r2, #0
 800a278:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	699b      	ldr	r3, [r3, #24]
 800a280:	f003 0301 	and.w	r3, r3, #1
 800a284:	2b01      	cmp	r3, #1
 800a286:	d007      	beq.n	800a298 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	699a      	ldr	r2, [r3, #24]
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	f042 0201 	orr.w	r2, r2, #1
 800a296:	619a      	str	r2, [r3, #24]
  }
}
 800a298:	bf00      	nop
 800a29a:	370c      	adds	r7, #12
 800a29c:	46bd      	mov	sp, r7
 800a29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a2:	4770      	bx	lr

0800a2a4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b084      	sub	sp, #16
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	60f8      	str	r0, [r7, #12]
 800a2ac:	60b9      	str	r1, [r7, #8]
 800a2ae:	603b      	str	r3, [r7, #0]
 800a2b0:	4613      	mov	r3, r2
 800a2b2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a2b4:	e03b      	b.n	800a32e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a2b6:	69ba      	ldr	r2, [r7, #24]
 800a2b8:	6839      	ldr	r1, [r7, #0]
 800a2ba:	68f8      	ldr	r0, [r7, #12]
 800a2bc:	f000 f8d6 	bl	800a46c <I2C_IsErrorOccurred>
 800a2c0:	4603      	mov	r3, r0
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d001      	beq.n	800a2ca <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800a2c6:	2301      	movs	r3, #1
 800a2c8:	e041      	b.n	800a34e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a2ca:	683b      	ldr	r3, [r7, #0]
 800a2cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2d0:	d02d      	beq.n	800a32e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a2d2:	f7fb fca5 	bl	8005c20 <HAL_GetTick>
 800a2d6:	4602      	mov	r2, r0
 800a2d8:	69bb      	ldr	r3, [r7, #24]
 800a2da:	1ad3      	subs	r3, r2, r3
 800a2dc:	683a      	ldr	r2, [r7, #0]
 800a2de:	429a      	cmp	r2, r3
 800a2e0:	d302      	bcc.n	800a2e8 <I2C_WaitOnFlagUntilTimeout+0x44>
 800a2e2:	683b      	ldr	r3, [r7, #0]
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d122      	bne.n	800a32e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	699a      	ldr	r2, [r3, #24]
 800a2ee:	68bb      	ldr	r3, [r7, #8]
 800a2f0:	4013      	ands	r3, r2
 800a2f2:	68ba      	ldr	r2, [r7, #8]
 800a2f4:	429a      	cmp	r2, r3
 800a2f6:	bf0c      	ite	eq
 800a2f8:	2301      	moveq	r3, #1
 800a2fa:	2300      	movne	r3, #0
 800a2fc:	b2db      	uxtb	r3, r3
 800a2fe:	461a      	mov	r2, r3
 800a300:	79fb      	ldrb	r3, [r7, #7]
 800a302:	429a      	cmp	r2, r3
 800a304:	d113      	bne.n	800a32e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a30a:	f043 0220 	orr.w	r2, r3, #32
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	2220      	movs	r2, #32
 800a316:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	2200      	movs	r2, #0
 800a31e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	2200      	movs	r2, #0
 800a326:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800a32a:	2301      	movs	r3, #1
 800a32c:	e00f      	b.n	800a34e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	699a      	ldr	r2, [r3, #24]
 800a334:	68bb      	ldr	r3, [r7, #8]
 800a336:	4013      	ands	r3, r2
 800a338:	68ba      	ldr	r2, [r7, #8]
 800a33a:	429a      	cmp	r2, r3
 800a33c:	bf0c      	ite	eq
 800a33e:	2301      	moveq	r3, #1
 800a340:	2300      	movne	r3, #0
 800a342:	b2db      	uxtb	r3, r3
 800a344:	461a      	mov	r2, r3
 800a346:	79fb      	ldrb	r3, [r7, #7]
 800a348:	429a      	cmp	r2, r3
 800a34a:	d0b4      	beq.n	800a2b6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a34c:	2300      	movs	r3, #0
}
 800a34e:	4618      	mov	r0, r3
 800a350:	3710      	adds	r7, #16
 800a352:	46bd      	mov	sp, r7
 800a354:	bd80      	pop	{r7, pc}

0800a356 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a356:	b580      	push	{r7, lr}
 800a358:	b084      	sub	sp, #16
 800a35a:	af00      	add	r7, sp, #0
 800a35c:	60f8      	str	r0, [r7, #12]
 800a35e:	60b9      	str	r1, [r7, #8]
 800a360:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a362:	e033      	b.n	800a3cc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a364:	687a      	ldr	r2, [r7, #4]
 800a366:	68b9      	ldr	r1, [r7, #8]
 800a368:	68f8      	ldr	r0, [r7, #12]
 800a36a:	f000 f87f 	bl	800a46c <I2C_IsErrorOccurred>
 800a36e:	4603      	mov	r3, r0
 800a370:	2b00      	cmp	r3, #0
 800a372:	d001      	beq.n	800a378 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a374:	2301      	movs	r3, #1
 800a376:	e031      	b.n	800a3dc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a378:	68bb      	ldr	r3, [r7, #8]
 800a37a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a37e:	d025      	beq.n	800a3cc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a380:	f7fb fc4e 	bl	8005c20 <HAL_GetTick>
 800a384:	4602      	mov	r2, r0
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	1ad3      	subs	r3, r2, r3
 800a38a:	68ba      	ldr	r2, [r7, #8]
 800a38c:	429a      	cmp	r2, r3
 800a38e:	d302      	bcc.n	800a396 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800a390:	68bb      	ldr	r3, [r7, #8]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d11a      	bne.n	800a3cc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	699b      	ldr	r3, [r3, #24]
 800a39c:	f003 0302 	and.w	r3, r3, #2
 800a3a0:	2b02      	cmp	r3, #2
 800a3a2:	d013      	beq.n	800a3cc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a3a8:	f043 0220 	orr.w	r2, r3, #32
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	2220      	movs	r2, #32
 800a3b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	2200      	movs	r2, #0
 800a3c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800a3c8:	2301      	movs	r3, #1
 800a3ca:	e007      	b.n	800a3dc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	699b      	ldr	r3, [r3, #24]
 800a3d2:	f003 0302 	and.w	r3, r3, #2
 800a3d6:	2b02      	cmp	r3, #2
 800a3d8:	d1c4      	bne.n	800a364 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800a3da:	2300      	movs	r3, #0
}
 800a3dc:	4618      	mov	r0, r3
 800a3de:	3710      	adds	r7, #16
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	bd80      	pop	{r7, pc}

0800a3e4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a3e4:	b580      	push	{r7, lr}
 800a3e6:	b084      	sub	sp, #16
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	60f8      	str	r0, [r7, #12]
 800a3ec:	60b9      	str	r1, [r7, #8]
 800a3ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a3f0:	e02f      	b.n	800a452 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a3f2:	687a      	ldr	r2, [r7, #4]
 800a3f4:	68b9      	ldr	r1, [r7, #8]
 800a3f6:	68f8      	ldr	r0, [r7, #12]
 800a3f8:	f000 f838 	bl	800a46c <I2C_IsErrorOccurred>
 800a3fc:	4603      	mov	r3, r0
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d001      	beq.n	800a406 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a402:	2301      	movs	r3, #1
 800a404:	e02d      	b.n	800a462 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a406:	f7fb fc0b 	bl	8005c20 <HAL_GetTick>
 800a40a:	4602      	mov	r2, r0
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	1ad3      	subs	r3, r2, r3
 800a410:	68ba      	ldr	r2, [r7, #8]
 800a412:	429a      	cmp	r2, r3
 800a414:	d302      	bcc.n	800a41c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800a416:	68bb      	ldr	r3, [r7, #8]
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d11a      	bne.n	800a452 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	699b      	ldr	r3, [r3, #24]
 800a422:	f003 0320 	and.w	r3, r3, #32
 800a426:	2b20      	cmp	r3, #32
 800a428:	d013      	beq.n	800a452 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a42e:	f043 0220 	orr.w	r2, r3, #32
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	2220      	movs	r2, #32
 800a43a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	2200      	movs	r2, #0
 800a442:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	2200      	movs	r2, #0
 800a44a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800a44e:	2301      	movs	r3, #1
 800a450:	e007      	b.n	800a462 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	699b      	ldr	r3, [r3, #24]
 800a458:	f003 0320 	and.w	r3, r3, #32
 800a45c:	2b20      	cmp	r3, #32
 800a45e:	d1c8      	bne.n	800a3f2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a460:	2300      	movs	r3, #0
}
 800a462:	4618      	mov	r0, r3
 800a464:	3710      	adds	r7, #16
 800a466:	46bd      	mov	sp, r7
 800a468:	bd80      	pop	{r7, pc}
	...

0800a46c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a46c:	b580      	push	{r7, lr}
 800a46e:	b08a      	sub	sp, #40	@ 0x28
 800a470:	af00      	add	r7, sp, #0
 800a472:	60f8      	str	r0, [r7, #12]
 800a474:	60b9      	str	r1, [r7, #8]
 800a476:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a478:	2300      	movs	r3, #0
 800a47a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	699b      	ldr	r3, [r3, #24]
 800a484:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800a486:	2300      	movs	r3, #0
 800a488:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800a48e:	69bb      	ldr	r3, [r7, #24]
 800a490:	f003 0310 	and.w	r3, r3, #16
 800a494:	2b00      	cmp	r3, #0
 800a496:	d068      	beq.n	800a56a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	2210      	movs	r2, #16
 800a49e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a4a0:	e049      	b.n	800a536 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800a4a2:	68bb      	ldr	r3, [r7, #8]
 800a4a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4a8:	d045      	beq.n	800a536 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a4aa:	f7fb fbb9 	bl	8005c20 <HAL_GetTick>
 800a4ae:	4602      	mov	r2, r0
 800a4b0:	69fb      	ldr	r3, [r7, #28]
 800a4b2:	1ad3      	subs	r3, r2, r3
 800a4b4:	68ba      	ldr	r2, [r7, #8]
 800a4b6:	429a      	cmp	r2, r3
 800a4b8:	d302      	bcc.n	800a4c0 <I2C_IsErrorOccurred+0x54>
 800a4ba:	68bb      	ldr	r3, [r7, #8]
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d13a      	bne.n	800a536 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	685b      	ldr	r3, [r3, #4]
 800a4c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a4ca:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a4d2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	699b      	ldr	r3, [r3, #24]
 800a4da:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a4de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a4e2:	d121      	bne.n	800a528 <I2C_IsErrorOccurred+0xbc>
 800a4e4:	697b      	ldr	r3, [r7, #20]
 800a4e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a4ea:	d01d      	beq.n	800a528 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800a4ec:	7cfb      	ldrb	r3, [r7, #19]
 800a4ee:	2b20      	cmp	r3, #32
 800a4f0:	d01a      	beq.n	800a528 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	685a      	ldr	r2, [r3, #4]
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a500:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800a502:	f7fb fb8d 	bl	8005c20 <HAL_GetTick>
 800a506:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a508:	e00e      	b.n	800a528 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800a50a:	f7fb fb89 	bl	8005c20 <HAL_GetTick>
 800a50e:	4602      	mov	r2, r0
 800a510:	69fb      	ldr	r3, [r7, #28]
 800a512:	1ad3      	subs	r3, r2, r3
 800a514:	2b19      	cmp	r3, #25
 800a516:	d907      	bls.n	800a528 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800a518:	6a3b      	ldr	r3, [r7, #32]
 800a51a:	f043 0320 	orr.w	r3, r3, #32
 800a51e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800a520:	2301      	movs	r3, #1
 800a522:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800a526:	e006      	b.n	800a536 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	699b      	ldr	r3, [r3, #24]
 800a52e:	f003 0320 	and.w	r3, r3, #32
 800a532:	2b20      	cmp	r3, #32
 800a534:	d1e9      	bne.n	800a50a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	699b      	ldr	r3, [r3, #24]
 800a53c:	f003 0320 	and.w	r3, r3, #32
 800a540:	2b20      	cmp	r3, #32
 800a542:	d003      	beq.n	800a54c <I2C_IsErrorOccurred+0xe0>
 800a544:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d0aa      	beq.n	800a4a2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800a54c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a550:	2b00      	cmp	r3, #0
 800a552:	d103      	bne.n	800a55c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	2220      	movs	r2, #32
 800a55a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800a55c:	6a3b      	ldr	r3, [r7, #32]
 800a55e:	f043 0304 	orr.w	r3, r3, #4
 800a562:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800a564:	2301      	movs	r3, #1
 800a566:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	699b      	ldr	r3, [r3, #24]
 800a570:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800a572:	69bb      	ldr	r3, [r7, #24]
 800a574:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d00b      	beq.n	800a594 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800a57c:	6a3b      	ldr	r3, [r7, #32]
 800a57e:	f043 0301 	orr.w	r3, r3, #1
 800a582:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a58c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a58e:	2301      	movs	r3, #1
 800a590:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800a594:	69bb      	ldr	r3, [r7, #24]
 800a596:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d00b      	beq.n	800a5b6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800a59e:	6a3b      	ldr	r3, [r7, #32]
 800a5a0:	f043 0308 	orr.w	r3, r3, #8
 800a5a4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a5ae:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a5b0:	2301      	movs	r3, #1
 800a5b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800a5b6:	69bb      	ldr	r3, [r7, #24]
 800a5b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d00b      	beq.n	800a5d8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800a5c0:	6a3b      	ldr	r3, [r7, #32]
 800a5c2:	f043 0302 	orr.w	r3, r3, #2
 800a5c6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a5d0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a5d2:	2301      	movs	r3, #1
 800a5d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800a5d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d01c      	beq.n	800a61a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a5e0:	68f8      	ldr	r0, [r7, #12]
 800a5e2:	f7ff fe3b 	bl	800a25c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	6859      	ldr	r1, [r3, #4]
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	681a      	ldr	r2, [r3, #0]
 800a5f0:	4b0d      	ldr	r3, [pc, #52]	@ (800a628 <I2C_IsErrorOccurred+0x1bc>)
 800a5f2:	400b      	ands	r3, r1
 800a5f4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a5fa:	6a3b      	ldr	r3, [r7, #32]
 800a5fc:	431a      	orrs	r2, r3
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	2220      	movs	r2, #32
 800a606:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	2200      	movs	r2, #0
 800a60e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	2200      	movs	r2, #0
 800a616:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800a61a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a61e:	4618      	mov	r0, r3
 800a620:	3728      	adds	r7, #40	@ 0x28
 800a622:	46bd      	mov	sp, r7
 800a624:	bd80      	pop	{r7, pc}
 800a626:	bf00      	nop
 800a628:	fe00e800 	.word	0xfe00e800

0800a62c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800a62c:	b480      	push	{r7}
 800a62e:	b087      	sub	sp, #28
 800a630:	af00      	add	r7, sp, #0
 800a632:	60f8      	str	r0, [r7, #12]
 800a634:	607b      	str	r3, [r7, #4]
 800a636:	460b      	mov	r3, r1
 800a638:	817b      	strh	r3, [r7, #10]
 800a63a:	4613      	mov	r3, r2
 800a63c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a63e:	897b      	ldrh	r3, [r7, #10]
 800a640:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a644:	7a7b      	ldrb	r3, [r7, #9]
 800a646:	041b      	lsls	r3, r3, #16
 800a648:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a64c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a652:	6a3b      	ldr	r3, [r7, #32]
 800a654:	4313      	orrs	r3, r2
 800a656:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a65a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	685a      	ldr	r2, [r3, #4]
 800a662:	6a3b      	ldr	r3, [r7, #32]
 800a664:	0d5b      	lsrs	r3, r3, #21
 800a666:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800a66a:	4b08      	ldr	r3, [pc, #32]	@ (800a68c <I2C_TransferConfig+0x60>)
 800a66c:	430b      	orrs	r3, r1
 800a66e:	43db      	mvns	r3, r3
 800a670:	ea02 0103 	and.w	r1, r2, r3
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	697a      	ldr	r2, [r7, #20]
 800a67a:	430a      	orrs	r2, r1
 800a67c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800a67e:	bf00      	nop
 800a680:	371c      	adds	r7, #28
 800a682:	46bd      	mov	sp, r7
 800a684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a688:	4770      	bx	lr
 800a68a:	bf00      	nop
 800a68c:	03ff63ff 	.word	0x03ff63ff

0800a690 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a690:	b480      	push	{r7}
 800a692:	b083      	sub	sp, #12
 800a694:	af00      	add	r7, sp, #0
 800a696:	6078      	str	r0, [r7, #4]
 800a698:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a6a0:	b2db      	uxtb	r3, r3
 800a6a2:	2b20      	cmp	r3, #32
 800a6a4:	d138      	bne.n	800a718 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a6ac:	2b01      	cmp	r3, #1
 800a6ae:	d101      	bne.n	800a6b4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a6b0:	2302      	movs	r3, #2
 800a6b2:	e032      	b.n	800a71a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	2201      	movs	r2, #1
 800a6b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2224      	movs	r2, #36	@ 0x24
 800a6c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	681a      	ldr	r2, [r3, #0]
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	f022 0201 	bic.w	r2, r2, #1
 800a6d2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	681a      	ldr	r2, [r3, #0]
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a6e2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	6819      	ldr	r1, [r3, #0]
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	683a      	ldr	r2, [r7, #0]
 800a6f0:	430a      	orrs	r2, r1
 800a6f2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	681a      	ldr	r2, [r3, #0]
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	f042 0201 	orr.w	r2, r2, #1
 800a702:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	2220      	movs	r2, #32
 800a708:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	2200      	movs	r2, #0
 800a710:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a714:	2300      	movs	r3, #0
 800a716:	e000      	b.n	800a71a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a718:	2302      	movs	r3, #2
  }
}
 800a71a:	4618      	mov	r0, r3
 800a71c:	370c      	adds	r7, #12
 800a71e:	46bd      	mov	sp, r7
 800a720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a724:	4770      	bx	lr

0800a726 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a726:	b480      	push	{r7}
 800a728:	b085      	sub	sp, #20
 800a72a:	af00      	add	r7, sp, #0
 800a72c:	6078      	str	r0, [r7, #4]
 800a72e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a736:	b2db      	uxtb	r3, r3
 800a738:	2b20      	cmp	r3, #32
 800a73a:	d139      	bne.n	800a7b0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a742:	2b01      	cmp	r3, #1
 800a744:	d101      	bne.n	800a74a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a746:	2302      	movs	r3, #2
 800a748:	e033      	b.n	800a7b2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	2201      	movs	r2, #1
 800a74e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	2224      	movs	r2, #36	@ 0x24
 800a756:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	681a      	ldr	r2, [r3, #0]
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	f022 0201 	bic.w	r2, r2, #1
 800a768:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a778:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a77a:	683b      	ldr	r3, [r7, #0]
 800a77c:	021b      	lsls	r3, r3, #8
 800a77e:	68fa      	ldr	r2, [r7, #12]
 800a780:	4313      	orrs	r3, r2
 800a782:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	68fa      	ldr	r2, [r7, #12]
 800a78a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	681a      	ldr	r2, [r3, #0]
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	f042 0201 	orr.w	r2, r2, #1
 800a79a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	2220      	movs	r2, #32
 800a7a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	2200      	movs	r2, #0
 800a7a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	e000      	b.n	800a7b2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a7b0:	2302      	movs	r3, #2
  }
}
 800a7b2:	4618      	mov	r0, r3
 800a7b4:	3714      	adds	r7, #20
 800a7b6:	46bd      	mov	sp, r7
 800a7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7bc:	4770      	bx	lr

0800a7be <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800a7be:	b580      	push	{r7, lr}
 800a7c0:	b084      	sub	sp, #16
 800a7c2:	af00      	add	r7, sp, #0
 800a7c4:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d101      	bne.n	800a7d0 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800a7cc:	2301      	movs	r3, #1
 800a7ce:	e08f      	b.n	800a8f0 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800a7d6:	b2db      	uxtb	r3, r3
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d106      	bne.n	800a7ea <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	2200      	movs	r2, #0
 800a7e0:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800a7e4:	6878      	ldr	r0, [r7, #4]
 800a7e6:	f7f8 f96d 	bl	8002ac4 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	2202      	movs	r2, #2
 800a7ee:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	699a      	ldr	r2, [r3, #24]
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800a800:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	6999      	ldr	r1, [r3, #24]
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	685a      	ldr	r2, [r3, #4]
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	689b      	ldr	r3, [r3, #8]
 800a810:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a816:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	691b      	ldr	r3, [r3, #16]
 800a81c:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	430a      	orrs	r2, r1
 800a824:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	695b      	ldr	r3, [r3, #20]
 800a82a:	041b      	lsls	r3, r3, #16
 800a82c:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	6999      	ldr	r1, [r3, #24]
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	68fa      	ldr	r2, [r7, #12]
 800a838:	430a      	orrs	r2, r1
 800a83a:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	69db      	ldr	r3, [r3, #28]
 800a840:	041b      	lsls	r3, r3, #16
 800a842:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	6a19      	ldr	r1, [r3, #32]
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	68fa      	ldr	r2, [r7, #12]
 800a84e:	430a      	orrs	r2, r1
 800a850:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a856:	041b      	lsls	r3, r3, #16
 800a858:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	68fa      	ldr	r2, [r7, #12]
 800a864:	430a      	orrs	r2, r1
 800a866:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a86c:	041b      	lsls	r3, r3, #16
 800a86e:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	68fa      	ldr	r2, [r7, #12]
 800a87a:	430a      	orrs	r2, r1
 800a87c:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800a884:	021b      	lsls	r3, r3, #8
 800a886:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800a88e:	041b      	lsls	r3, r3, #16
 800a890:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 800a8a0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800a8a8:	68ba      	ldr	r2, [r7, #8]
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	4313      	orrs	r3, r2
 800a8ae:	687a      	ldr	r2, [r7, #4]
 800a8b0:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 800a8b4:	431a      	orrs	r2, r3
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	430a      	orrs	r2, r1
 800a8bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	f042 0206 	orr.w	r2, r2, #6
 800a8cc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	699a      	ldr	r2, [r3, #24]
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	f042 0201 	orr.w	r2, r2, #1
 800a8dc:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	2200      	movs	r2, #0
 800a8e2:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	2201      	movs	r2, #1
 800a8ea:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 800a8ee:	2300      	movs	r3, #0
}
 800a8f0:	4618      	mov	r0, r3
 800a8f2:	3710      	adds	r7, #16
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	bd80      	pop	{r7, pc}

0800a8f8 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b084      	sub	sp, #16
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a906:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a90e:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	f003 0304 	and.w	r3, r3, #4
 800a916:	2b00      	cmp	r3, #0
 800a918:	d023      	beq.n	800a962 <HAL_LTDC_IRQHandler+0x6a>
 800a91a:	68bb      	ldr	r3, [r7, #8]
 800a91c:	f003 0304 	and.w	r3, r3, #4
 800a920:	2b00      	cmp	r3, #0
 800a922:	d01e      	beq.n	800a962 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	f022 0204 	bic.w	r2, r2, #4
 800a932:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	2204      	movs	r2, #4
 800a93a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a942:	f043 0201 	orr.w	r2, r3, #1
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	2204      	movs	r2, #4
 800a950:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	2200      	movs	r2, #0
 800a958:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800a95c:	6878      	ldr	r0, [r7, #4]
 800a95e:	f000 f86f 	bl	800aa40 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	f003 0302 	and.w	r3, r3, #2
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d023      	beq.n	800a9b4 <HAL_LTDC_IRQHandler+0xbc>
 800a96c:	68bb      	ldr	r3, [r7, #8]
 800a96e:	f003 0302 	and.w	r3, r3, #2
 800a972:	2b00      	cmp	r3, #0
 800a974:	d01e      	beq.n	800a9b4 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	f022 0202 	bic.w	r2, r2, #2
 800a984:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	2202      	movs	r2, #2
 800a98c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a994:	f043 0202 	orr.w	r2, r3, #2
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	2204      	movs	r2, #4
 800a9a2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	2200      	movs	r2, #0
 800a9aa:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800a9ae:	6878      	ldr	r0, [r7, #4]
 800a9b0:	f000 f846 	bl	800aa40 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	f003 0301 	and.w	r3, r3, #1
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d01b      	beq.n	800a9f6 <HAL_LTDC_IRQHandler+0xfe>
 800a9be:	68bb      	ldr	r3, [r7, #8]
 800a9c0:	f003 0301 	and.w	r3, r3, #1
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d016      	beq.n	800a9f6 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	f022 0201 	bic.w	r2, r2, #1
 800a9d6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	2201      	movs	r2, #1
 800a9de:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	2201      	movs	r2, #1
 800a9e4:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	2200      	movs	r2, #0
 800a9ec:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 800a9f0:	6878      	ldr	r0, [r7, #4]
 800a9f2:	f000 f82f 	bl	800aa54 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	f003 0308 	and.w	r3, r3, #8
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d01b      	beq.n	800aa38 <HAL_LTDC_IRQHandler+0x140>
 800aa00:	68bb      	ldr	r3, [r7, #8]
 800aa02:	f003 0308 	and.w	r3, r3, #8
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d016      	beq.n	800aa38 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	f022 0208 	bic.w	r2, r2, #8
 800aa18:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	2208      	movs	r2, #8
 800aa20:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	2201      	movs	r2, #1
 800aa26:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	2200      	movs	r2, #0
 800aa2e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 800aa32:	6878      	ldr	r0, [r7, #4]
 800aa34:	f000 f818 	bl	800aa68 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 800aa38:	bf00      	nop
 800aa3a:	3710      	adds	r7, #16
 800aa3c:	46bd      	mov	sp, r7
 800aa3e:	bd80      	pop	{r7, pc}

0800aa40 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 800aa40:	b480      	push	{r7}
 800aa42:	b083      	sub	sp, #12
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 800aa48:	bf00      	nop
 800aa4a:	370c      	adds	r7, #12
 800aa4c:	46bd      	mov	sp, r7
 800aa4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa52:	4770      	bx	lr

0800aa54 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800aa54:	b480      	push	{r7}
 800aa56:	b083      	sub	sp, #12
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 800aa5c:	bf00      	nop
 800aa5e:	370c      	adds	r7, #12
 800aa60:	46bd      	mov	sp, r7
 800aa62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa66:	4770      	bx	lr

0800aa68 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800aa68:	b480      	push	{r7}
 800aa6a:	b083      	sub	sp, #12
 800aa6c:	af00      	add	r7, sp, #0
 800aa6e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 800aa70:	bf00      	nop
 800aa72:	370c      	adds	r7, #12
 800aa74:	46bd      	mov	sp, r7
 800aa76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7a:	4770      	bx	lr

0800aa7c <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800aa7c:	b5b0      	push	{r4, r5, r7, lr}
 800aa7e:	b084      	sub	sp, #16
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	60f8      	str	r0, [r7, #12]
 800aa84:	60b9      	str	r1, [r7, #8]
 800aa86:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800aa8e:	2b01      	cmp	r3, #1
 800aa90:	d101      	bne.n	800aa96 <HAL_LTDC_ConfigLayer+0x1a>
 800aa92:	2302      	movs	r3, #2
 800aa94:	e02c      	b.n	800aaf0 <HAL_LTDC_ConfigLayer+0x74>
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	2201      	movs	r2, #1
 800aa9a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	2202      	movs	r2, #2
 800aaa2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800aaa6:	68fa      	ldr	r2, [r7, #12]
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	2134      	movs	r1, #52	@ 0x34
 800aaac:	fb01 f303 	mul.w	r3, r1, r3
 800aab0:	4413      	add	r3, r2
 800aab2:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800aab6:	68bb      	ldr	r3, [r7, #8]
 800aab8:	4614      	mov	r4, r2
 800aaba:	461d      	mov	r5, r3
 800aabc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aabe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aac0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aac2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aac4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aac6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aac8:	682b      	ldr	r3, [r5, #0]
 800aaca:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800aacc:	687a      	ldr	r2, [r7, #4]
 800aace:	68b9      	ldr	r1, [r7, #8]
 800aad0:	68f8      	ldr	r0, [r7, #12]
 800aad2:	f000 f811 	bl	800aaf8 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	2201      	movs	r2, #1
 800aadc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	2201      	movs	r2, #1
 800aae2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	2200      	movs	r2, #0
 800aaea:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800aaee:	2300      	movs	r3, #0
}
 800aaf0:	4618      	mov	r0, r3
 800aaf2:	3710      	adds	r7, #16
 800aaf4:	46bd      	mov	sp, r7
 800aaf6:	bdb0      	pop	{r4, r5, r7, pc}

0800aaf8 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800aaf8:	b480      	push	{r7}
 800aafa:	b089      	sub	sp, #36	@ 0x24
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	60f8      	str	r0, [r7, #12]
 800ab00:	60b9      	str	r1, [r7, #8]
 800ab02:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800ab04:	68bb      	ldr	r3, [r7, #8]
 800ab06:	685a      	ldr	r2, [r3, #4]
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	68db      	ldr	r3, [r3, #12]
 800ab0e:	0c1b      	lsrs	r3, r3, #16
 800ab10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ab14:	4413      	add	r3, r2
 800ab16:	041b      	lsls	r3, r3, #16
 800ab18:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	461a      	mov	r2, r3
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	01db      	lsls	r3, r3, #7
 800ab24:	4413      	add	r3, r2
 800ab26:	3384      	adds	r3, #132	@ 0x84
 800ab28:	685b      	ldr	r3, [r3, #4]
 800ab2a:	68fa      	ldr	r2, [r7, #12]
 800ab2c:	6812      	ldr	r2, [r2, #0]
 800ab2e:	4611      	mov	r1, r2
 800ab30:	687a      	ldr	r2, [r7, #4]
 800ab32:	01d2      	lsls	r2, r2, #7
 800ab34:	440a      	add	r2, r1
 800ab36:	3284      	adds	r2, #132	@ 0x84
 800ab38:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800ab3c:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800ab3e:	68bb      	ldr	r3, [r7, #8]
 800ab40:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	68db      	ldr	r3, [r3, #12]
 800ab48:	0c1b      	lsrs	r3, r3, #16
 800ab4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800ab4e:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800ab50:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	4619      	mov	r1, r3
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	01db      	lsls	r3, r3, #7
 800ab5c:	440b      	add	r3, r1
 800ab5e:	3384      	adds	r3, #132	@ 0x84
 800ab60:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800ab62:	69fb      	ldr	r3, [r7, #28]
 800ab64:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800ab66:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800ab68:	68bb      	ldr	r3, [r7, #8]
 800ab6a:	68da      	ldr	r2, [r3, #12]
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	68db      	ldr	r3, [r3, #12]
 800ab72:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ab76:	4413      	add	r3, r2
 800ab78:	041b      	lsls	r3, r3, #16
 800ab7a:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	461a      	mov	r2, r3
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	01db      	lsls	r3, r3, #7
 800ab86:	4413      	add	r3, r2
 800ab88:	3384      	adds	r3, #132	@ 0x84
 800ab8a:	689b      	ldr	r3, [r3, #8]
 800ab8c:	68fa      	ldr	r2, [r7, #12]
 800ab8e:	6812      	ldr	r2, [r2, #0]
 800ab90:	4611      	mov	r1, r2
 800ab92:	687a      	ldr	r2, [r7, #4]
 800ab94:	01d2      	lsls	r2, r2, #7
 800ab96:	440a      	add	r2, r1
 800ab98:	3284      	adds	r2, #132	@ 0x84
 800ab9a:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800ab9e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800aba0:	68bb      	ldr	r3, [r7, #8]
 800aba2:	689a      	ldr	r2, [r3, #8]
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	68db      	ldr	r3, [r3, #12]
 800abaa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800abae:	4413      	add	r3, r2
 800abb0:	1c5a      	adds	r2, r3, #1
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	4619      	mov	r1, r3
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	01db      	lsls	r3, r3, #7
 800abbc:	440b      	add	r3, r1
 800abbe:	3384      	adds	r3, #132	@ 0x84
 800abc0:	4619      	mov	r1, r3
 800abc2:	69fb      	ldr	r3, [r7, #28]
 800abc4:	4313      	orrs	r3, r2
 800abc6:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	461a      	mov	r2, r3
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	01db      	lsls	r3, r3, #7
 800abd2:	4413      	add	r3, r2
 800abd4:	3384      	adds	r3, #132	@ 0x84
 800abd6:	691b      	ldr	r3, [r3, #16]
 800abd8:	68fa      	ldr	r2, [r7, #12]
 800abda:	6812      	ldr	r2, [r2, #0]
 800abdc:	4611      	mov	r1, r2
 800abde:	687a      	ldr	r2, [r7, #4]
 800abe0:	01d2      	lsls	r2, r2, #7
 800abe2:	440a      	add	r2, r1
 800abe4:	3284      	adds	r2, #132	@ 0x84
 800abe6:	f023 0307 	bic.w	r3, r3, #7
 800abea:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	461a      	mov	r2, r3
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	01db      	lsls	r3, r3, #7
 800abf6:	4413      	add	r3, r2
 800abf8:	3384      	adds	r3, #132	@ 0x84
 800abfa:	461a      	mov	r2, r3
 800abfc:	68bb      	ldr	r3, [r7, #8]
 800abfe:	691b      	ldr	r3, [r3, #16]
 800ac00:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800ac02:	68bb      	ldr	r3, [r7, #8]
 800ac04:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800ac08:	021b      	lsls	r3, r3, #8
 800ac0a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800ac0c:	68bb      	ldr	r3, [r7, #8]
 800ac0e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800ac12:	041b      	lsls	r3, r3, #16
 800ac14:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800ac16:	68bb      	ldr	r3, [r7, #8]
 800ac18:	699b      	ldr	r3, [r3, #24]
 800ac1a:	061b      	lsls	r3, r3, #24
 800ac1c:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 800ac1e:	68bb      	ldr	r3, [r7, #8]
 800ac20:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ac24:	461a      	mov	r2, r3
 800ac26:	69fb      	ldr	r3, [r7, #28]
 800ac28:	431a      	orrs	r2, r3
 800ac2a:	69bb      	ldr	r3, [r7, #24]
 800ac2c:	431a      	orrs	r2, r3
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	4619      	mov	r1, r3
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	01db      	lsls	r3, r3, #7
 800ac38:	440b      	add	r3, r1
 800ac3a:	3384      	adds	r3, #132	@ 0x84
 800ac3c:	4619      	mov	r1, r3
 800ac3e:	697b      	ldr	r3, [r7, #20]
 800ac40:	4313      	orrs	r3, r2
 800ac42:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	461a      	mov	r2, r3
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	01db      	lsls	r3, r3, #7
 800ac4e:	4413      	add	r3, r2
 800ac50:	3384      	adds	r3, #132	@ 0x84
 800ac52:	695b      	ldr	r3, [r3, #20]
 800ac54:	68fa      	ldr	r2, [r7, #12]
 800ac56:	6812      	ldr	r2, [r2, #0]
 800ac58:	4611      	mov	r1, r2
 800ac5a:	687a      	ldr	r2, [r7, #4]
 800ac5c:	01d2      	lsls	r2, r2, #7
 800ac5e:	440a      	add	r2, r1
 800ac60:	3284      	adds	r2, #132	@ 0x84
 800ac62:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800ac66:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	461a      	mov	r2, r3
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	01db      	lsls	r3, r3, #7
 800ac72:	4413      	add	r3, r2
 800ac74:	3384      	adds	r3, #132	@ 0x84
 800ac76:	461a      	mov	r2, r3
 800ac78:	68bb      	ldr	r3, [r7, #8]
 800ac7a:	695b      	ldr	r3, [r3, #20]
 800ac7c:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	461a      	mov	r2, r3
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	01db      	lsls	r3, r3, #7
 800ac88:	4413      	add	r3, r2
 800ac8a:	3384      	adds	r3, #132	@ 0x84
 800ac8c:	69da      	ldr	r2, [r3, #28]
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	4619      	mov	r1, r3
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	01db      	lsls	r3, r3, #7
 800ac98:	440b      	add	r3, r1
 800ac9a:	3384      	adds	r3, #132	@ 0x84
 800ac9c:	4619      	mov	r1, r3
 800ac9e:	4b4f      	ldr	r3, [pc, #316]	@ (800addc <LTDC_SetConfig+0x2e4>)
 800aca0:	4013      	ands	r3, r2
 800aca2:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800aca4:	68bb      	ldr	r3, [r7, #8]
 800aca6:	69da      	ldr	r2, [r3, #28]
 800aca8:	68bb      	ldr	r3, [r7, #8]
 800acaa:	6a1b      	ldr	r3, [r3, #32]
 800acac:	68f9      	ldr	r1, [r7, #12]
 800acae:	6809      	ldr	r1, [r1, #0]
 800acb0:	4608      	mov	r0, r1
 800acb2:	6879      	ldr	r1, [r7, #4]
 800acb4:	01c9      	lsls	r1, r1, #7
 800acb6:	4401      	add	r1, r0
 800acb8:	3184      	adds	r1, #132	@ 0x84
 800acba:	4313      	orrs	r3, r2
 800acbc:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	461a      	mov	r2, r3
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	01db      	lsls	r3, r3, #7
 800acc8:	4413      	add	r3, r2
 800acca:	3384      	adds	r3, #132	@ 0x84
 800accc:	461a      	mov	r2, r3
 800acce:	68bb      	ldr	r3, [r7, #8]
 800acd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acd2:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800acd4:	68bb      	ldr	r3, [r7, #8]
 800acd6:	691b      	ldr	r3, [r3, #16]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d102      	bne.n	800ace2 <LTDC_SetConfig+0x1ea>
  {
    tmp = 4U;
 800acdc:	2304      	movs	r3, #4
 800acde:	61fb      	str	r3, [r7, #28]
 800ace0:	e01b      	b.n	800ad1a <LTDC_SetConfig+0x222>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800ace2:	68bb      	ldr	r3, [r7, #8]
 800ace4:	691b      	ldr	r3, [r3, #16]
 800ace6:	2b01      	cmp	r3, #1
 800ace8:	d102      	bne.n	800acf0 <LTDC_SetConfig+0x1f8>
  {
    tmp = 3U;
 800acea:	2303      	movs	r3, #3
 800acec:	61fb      	str	r3, [r7, #28]
 800acee:	e014      	b.n	800ad1a <LTDC_SetConfig+0x222>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800acf0:	68bb      	ldr	r3, [r7, #8]
 800acf2:	691b      	ldr	r3, [r3, #16]
 800acf4:	2b04      	cmp	r3, #4
 800acf6:	d00b      	beq.n	800ad10 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800acf8:	68bb      	ldr	r3, [r7, #8]
 800acfa:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800acfc:	2b02      	cmp	r3, #2
 800acfe:	d007      	beq.n	800ad10 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800ad00:	68bb      	ldr	r3, [r7, #8]
 800ad02:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800ad04:	2b03      	cmp	r3, #3
 800ad06:	d003      	beq.n	800ad10 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800ad08:	68bb      	ldr	r3, [r7, #8]
 800ad0a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800ad0c:	2b07      	cmp	r3, #7
 800ad0e:	d102      	bne.n	800ad16 <LTDC_SetConfig+0x21e>
  {
    tmp = 2U;
 800ad10:	2302      	movs	r3, #2
 800ad12:	61fb      	str	r3, [r7, #28]
 800ad14:	e001      	b.n	800ad1a <LTDC_SetConfig+0x222>
  }
  else
  {
    tmp = 1U;
 800ad16:	2301      	movs	r3, #1
 800ad18:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	461a      	mov	r2, r3
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	01db      	lsls	r3, r3, #7
 800ad24:	4413      	add	r3, r2
 800ad26:	3384      	adds	r3, #132	@ 0x84
 800ad28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad2a:	68fa      	ldr	r2, [r7, #12]
 800ad2c:	6812      	ldr	r2, [r2, #0]
 800ad2e:	4611      	mov	r1, r2
 800ad30:	687a      	ldr	r2, [r7, #4]
 800ad32:	01d2      	lsls	r2, r2, #7
 800ad34:	440a      	add	r2, r1
 800ad36:	3284      	adds	r2, #132	@ 0x84
 800ad38:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 800ad3c:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800ad3e:	68bb      	ldr	r3, [r7, #8]
 800ad40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad42:	69fa      	ldr	r2, [r7, #28]
 800ad44:	fb02 f303 	mul.w	r3, r2, r3
 800ad48:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800ad4a:	68bb      	ldr	r3, [r7, #8]
 800ad4c:	6859      	ldr	r1, [r3, #4]
 800ad4e:	68bb      	ldr	r3, [r7, #8]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	1acb      	subs	r3, r1, r3
 800ad54:	69f9      	ldr	r1, [r7, #28]
 800ad56:	fb01 f303 	mul.w	r3, r1, r3
 800ad5a:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800ad5c:	68f9      	ldr	r1, [r7, #12]
 800ad5e:	6809      	ldr	r1, [r1, #0]
 800ad60:	4608      	mov	r0, r1
 800ad62:	6879      	ldr	r1, [r7, #4]
 800ad64:	01c9      	lsls	r1, r1, #7
 800ad66:	4401      	add	r1, r0
 800ad68:	3184      	adds	r1, #132	@ 0x84
 800ad6a:	4313      	orrs	r3, r2
 800ad6c:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	461a      	mov	r2, r3
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	01db      	lsls	r3, r3, #7
 800ad78:	4413      	add	r3, r2
 800ad7a:	3384      	adds	r3, #132	@ 0x84
 800ad7c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	4619      	mov	r1, r3
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	01db      	lsls	r3, r3, #7
 800ad88:	440b      	add	r3, r1
 800ad8a:	3384      	adds	r3, #132	@ 0x84
 800ad8c:	4619      	mov	r1, r3
 800ad8e:	4b14      	ldr	r3, [pc, #80]	@ (800ade0 <LTDC_SetConfig+0x2e8>)
 800ad90:	4013      	ands	r3, r2
 800ad92:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	461a      	mov	r2, r3
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	01db      	lsls	r3, r3, #7
 800ad9e:	4413      	add	r3, r2
 800ada0:	3384      	adds	r3, #132	@ 0x84
 800ada2:	461a      	mov	r2, r3
 800ada4:	68bb      	ldr	r3, [r7, #8]
 800ada6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ada8:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	461a      	mov	r2, r3
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	01db      	lsls	r3, r3, #7
 800adb4:	4413      	add	r3, r2
 800adb6:	3384      	adds	r3, #132	@ 0x84
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	68fa      	ldr	r2, [r7, #12]
 800adbc:	6812      	ldr	r2, [r2, #0]
 800adbe:	4611      	mov	r1, r2
 800adc0:	687a      	ldr	r2, [r7, #4]
 800adc2:	01d2      	lsls	r2, r2, #7
 800adc4:	440a      	add	r2, r1
 800adc6:	3284      	adds	r2, #132	@ 0x84
 800adc8:	f043 0301 	orr.w	r3, r3, #1
 800adcc:	6013      	str	r3, [r2, #0]
}
 800adce:	bf00      	nop
 800add0:	3724      	adds	r7, #36	@ 0x24
 800add2:	46bd      	mov	sp, r7
 800add4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add8:	4770      	bx	lr
 800adda:	bf00      	nop
 800addc:	fffff8f8 	.word	0xfffff8f8
 800ade0:	fffff800 	.word	0xfffff800

0800ade4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800ade4:	b480      	push	{r7}
 800ade6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ade8:	4b05      	ldr	r3, [pc, #20]	@ (800ae00 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	4a04      	ldr	r2, [pc, #16]	@ (800ae00 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800adee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800adf2:	6013      	str	r3, [r2, #0]
}
 800adf4:	bf00      	nop
 800adf6:	46bd      	mov	sp, r7
 800adf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adfc:	4770      	bx	lr
 800adfe:	bf00      	nop
 800ae00:	40007000 	.word	0x40007000

0800ae04 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800ae04:	b580      	push	{r7, lr}
 800ae06:	b082      	sub	sp, #8
 800ae08:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800ae0e:	4b23      	ldr	r3, [pc, #140]	@ (800ae9c <HAL_PWREx_EnableOverDrive+0x98>)
 800ae10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae12:	4a22      	ldr	r2, [pc, #136]	@ (800ae9c <HAL_PWREx_EnableOverDrive+0x98>)
 800ae14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ae18:	6413      	str	r3, [r2, #64]	@ 0x40
 800ae1a:	4b20      	ldr	r3, [pc, #128]	@ (800ae9c <HAL_PWREx_EnableOverDrive+0x98>)
 800ae1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ae22:	603b      	str	r3, [r7, #0]
 800ae24:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800ae26:	4b1e      	ldr	r3, [pc, #120]	@ (800aea0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	4a1d      	ldr	r2, [pc, #116]	@ (800aea0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ae2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ae30:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800ae32:	f7fa fef5 	bl	8005c20 <HAL_GetTick>
 800ae36:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800ae38:	e009      	b.n	800ae4e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800ae3a:	f7fa fef1 	bl	8005c20 <HAL_GetTick>
 800ae3e:	4602      	mov	r2, r0
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	1ad3      	subs	r3, r2, r3
 800ae44:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ae48:	d901      	bls.n	800ae4e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800ae4a:	2303      	movs	r3, #3
 800ae4c:	e022      	b.n	800ae94 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800ae4e:	4b14      	ldr	r3, [pc, #80]	@ (800aea0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ae50:	685b      	ldr	r3, [r3, #4]
 800ae52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ae56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ae5a:	d1ee      	bne.n	800ae3a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800ae5c:	4b10      	ldr	r3, [pc, #64]	@ (800aea0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	4a0f      	ldr	r2, [pc, #60]	@ (800aea0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ae62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ae66:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800ae68:	f7fa feda 	bl	8005c20 <HAL_GetTick>
 800ae6c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800ae6e:	e009      	b.n	800ae84 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800ae70:	f7fa fed6 	bl	8005c20 <HAL_GetTick>
 800ae74:	4602      	mov	r2, r0
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	1ad3      	subs	r3, r2, r3
 800ae7a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ae7e:	d901      	bls.n	800ae84 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800ae80:	2303      	movs	r3, #3
 800ae82:	e007      	b.n	800ae94 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800ae84:	4b06      	ldr	r3, [pc, #24]	@ (800aea0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ae86:	685b      	ldr	r3, [r3, #4]
 800ae88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ae8c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ae90:	d1ee      	bne.n	800ae70 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800ae92:	2300      	movs	r3, #0
}
 800ae94:	4618      	mov	r0, r3
 800ae96:	3708      	adds	r7, #8
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	bd80      	pop	{r7, pc}
 800ae9c:	40023800 	.word	0x40023800
 800aea0:	40007000 	.word	0x40007000

0800aea4 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800aea4:	b580      	push	{r7, lr}
 800aea6:	b086      	sub	sp, #24
 800aea8:	af02      	add	r7, sp, #8
 800aeaa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800aeac:	f7fa feb8 	bl	8005c20 <HAL_GetTick>
 800aeb0:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d101      	bne.n	800aebc <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800aeb8:	2301      	movs	r3, #1
 800aeba:	e067      	b.n	800af8c <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aec2:	b2db      	uxtb	r3, r3
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d10b      	bne.n	800aee0 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	2200      	movs	r2, #0
 800aecc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800aed0:	6878      	ldr	r0, [r7, #4]
 800aed2:	f7f7 febf 	bl	8002c54 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800aed6:	f241 3188 	movw	r1, #5000	@ 0x1388
 800aeda:	6878      	ldr	r0, [r7, #4]
 800aedc:	f000 f85e 	bl	800af9c <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	689b      	ldr	r3, [r3, #8]
 800aeee:	3b01      	subs	r3, #1
 800aef0:	021a      	lsls	r2, r3, #8
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	430a      	orrs	r2, r1
 800aef8:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aefe:	9300      	str	r3, [sp, #0]
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	2200      	movs	r2, #0
 800af04:	2120      	movs	r1, #32
 800af06:	6878      	ldr	r0, [r7, #4]
 800af08:	f000 f856 	bl	800afb8 <QSPI_WaitFlagStateUntilTimeout>
 800af0c:	4603      	mov	r3, r0
 800af0e:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800af10:	7afb      	ldrb	r3, [r7, #11]
 800af12:	2b00      	cmp	r3, #0
 800af14:	d135      	bne.n	800af82 <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	681a      	ldr	r2, [r3, #0]
 800af1c:	4b1d      	ldr	r3, [pc, #116]	@ (800af94 <HAL_QSPI_Init+0xf0>)
 800af1e:	4013      	ands	r3, r2
 800af20:	687a      	ldr	r2, [r7, #4]
 800af22:	6852      	ldr	r2, [r2, #4]
 800af24:	0611      	lsls	r1, r2, #24
 800af26:	687a      	ldr	r2, [r7, #4]
 800af28:	68d2      	ldr	r2, [r2, #12]
 800af2a:	4311      	orrs	r1, r2
 800af2c:	687a      	ldr	r2, [r7, #4]
 800af2e:	69d2      	ldr	r2, [r2, #28]
 800af30:	4311      	orrs	r1, r2
 800af32:	687a      	ldr	r2, [r7, #4]
 800af34:	6a12      	ldr	r2, [r2, #32]
 800af36:	4311      	orrs	r1, r2
 800af38:	687a      	ldr	r2, [r7, #4]
 800af3a:	6812      	ldr	r2, [r2, #0]
 800af3c:	430b      	orrs	r3, r1
 800af3e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	685a      	ldr	r2, [r3, #4]
 800af46:	4b14      	ldr	r3, [pc, #80]	@ (800af98 <HAL_QSPI_Init+0xf4>)
 800af48:	4013      	ands	r3, r2
 800af4a:	687a      	ldr	r2, [r7, #4]
 800af4c:	6912      	ldr	r2, [r2, #16]
 800af4e:	0411      	lsls	r1, r2, #16
 800af50:	687a      	ldr	r2, [r7, #4]
 800af52:	6952      	ldr	r2, [r2, #20]
 800af54:	4311      	orrs	r1, r2
 800af56:	687a      	ldr	r2, [r7, #4]
 800af58:	6992      	ldr	r2, [r2, #24]
 800af5a:	4311      	orrs	r1, r2
 800af5c:	687a      	ldr	r2, [r7, #4]
 800af5e:	6812      	ldr	r2, [r2, #0]
 800af60:	430b      	orrs	r3, r1
 800af62:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	681a      	ldr	r2, [r3, #0]
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	f042 0201 	orr.w	r2, r2, #1
 800af72:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	2200      	movs	r2, #0
 800af78:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	2201      	movs	r2, #1
 800af7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	2200      	movs	r2, #0
 800af86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 800af8a:	7afb      	ldrb	r3, [r7, #11]
}
 800af8c:	4618      	mov	r0, r3
 800af8e:	3710      	adds	r7, #16
 800af90:	46bd      	mov	sp, r7
 800af92:	bd80      	pop	{r7, pc}
 800af94:	00ffff2f 	.word	0x00ffff2f
 800af98:	ffe0f8fe 	.word	0xffe0f8fe

0800af9c <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800af9c:	b480      	push	{r7}
 800af9e:	b083      	sub	sp, #12
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	6078      	str	r0, [r7, #4]
 800afa4:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	683a      	ldr	r2, [r7, #0]
 800afaa:	649a      	str	r2, [r3, #72]	@ 0x48
}
 800afac:	bf00      	nop
 800afae:	370c      	adds	r7, #12
 800afb0:	46bd      	mov	sp, r7
 800afb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb6:	4770      	bx	lr

0800afb8 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800afb8:	b580      	push	{r7, lr}
 800afba:	b084      	sub	sp, #16
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	60f8      	str	r0, [r7, #12]
 800afc0:	60b9      	str	r1, [r7, #8]
 800afc2:	603b      	str	r3, [r7, #0]
 800afc4:	4613      	mov	r3, r2
 800afc6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800afc8:	e01a      	b.n	800b000 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800afca:	69bb      	ldr	r3, [r7, #24]
 800afcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afd0:	d016      	beq.n	800b000 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800afd2:	f7fa fe25 	bl	8005c20 <HAL_GetTick>
 800afd6:	4602      	mov	r2, r0
 800afd8:	683b      	ldr	r3, [r7, #0]
 800afda:	1ad3      	subs	r3, r2, r3
 800afdc:	69ba      	ldr	r2, [r7, #24]
 800afde:	429a      	cmp	r2, r3
 800afe0:	d302      	bcc.n	800afe8 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800afe2:	69bb      	ldr	r3, [r7, #24]
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d10b      	bne.n	800b000 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	2204      	movs	r2, #4
 800afec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aff4:	f043 0201 	orr.w	r2, r3, #1
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 800affc:	2301      	movs	r3, #1
 800affe:	e00e      	b.n	800b01e <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	689a      	ldr	r2, [r3, #8]
 800b006:	68bb      	ldr	r3, [r7, #8]
 800b008:	4013      	ands	r3, r2
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	bf14      	ite	ne
 800b00e:	2301      	movne	r3, #1
 800b010:	2300      	moveq	r3, #0
 800b012:	b2db      	uxtb	r3, r3
 800b014:	461a      	mov	r2, r3
 800b016:	79fb      	ldrb	r3, [r7, #7]
 800b018:	429a      	cmp	r2, r3
 800b01a:	d1d6      	bne.n	800afca <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b01c:	2300      	movs	r3, #0
}
 800b01e:	4618      	mov	r0, r3
 800b020:	3710      	adds	r7, #16
 800b022:	46bd      	mov	sp, r7
 800b024:	bd80      	pop	{r7, pc}
	...

0800b028 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b028:	b580      	push	{r7, lr}
 800b02a:	b086      	sub	sp, #24
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800b030:	2300      	movs	r3, #0
 800b032:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	2b00      	cmp	r3, #0
 800b038:	d101      	bne.n	800b03e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800b03a:	2301      	movs	r3, #1
 800b03c:	e291      	b.n	800b562 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	f003 0301 	and.w	r3, r3, #1
 800b046:	2b00      	cmp	r3, #0
 800b048:	f000 8087 	beq.w	800b15a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800b04c:	4b96      	ldr	r3, [pc, #600]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b04e:	689b      	ldr	r3, [r3, #8]
 800b050:	f003 030c 	and.w	r3, r3, #12
 800b054:	2b04      	cmp	r3, #4
 800b056:	d00c      	beq.n	800b072 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b058:	4b93      	ldr	r3, [pc, #588]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b05a:	689b      	ldr	r3, [r3, #8]
 800b05c:	f003 030c 	and.w	r3, r3, #12
 800b060:	2b08      	cmp	r3, #8
 800b062:	d112      	bne.n	800b08a <HAL_RCC_OscConfig+0x62>
 800b064:	4b90      	ldr	r3, [pc, #576]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b066:	685b      	ldr	r3, [r3, #4]
 800b068:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b06c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b070:	d10b      	bne.n	800b08a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b072:	4b8d      	ldr	r3, [pc, #564]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d06c      	beq.n	800b158 <HAL_RCC_OscConfig+0x130>
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	685b      	ldr	r3, [r3, #4]
 800b082:	2b00      	cmp	r3, #0
 800b084:	d168      	bne.n	800b158 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800b086:	2301      	movs	r3, #1
 800b088:	e26b      	b.n	800b562 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	685b      	ldr	r3, [r3, #4]
 800b08e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b092:	d106      	bne.n	800b0a2 <HAL_RCC_OscConfig+0x7a>
 800b094:	4b84      	ldr	r3, [pc, #528]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	4a83      	ldr	r2, [pc, #524]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b09a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b09e:	6013      	str	r3, [r2, #0]
 800b0a0:	e02e      	b.n	800b100 <HAL_RCC_OscConfig+0xd8>
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	685b      	ldr	r3, [r3, #4]
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d10c      	bne.n	800b0c4 <HAL_RCC_OscConfig+0x9c>
 800b0aa:	4b7f      	ldr	r3, [pc, #508]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	4a7e      	ldr	r2, [pc, #504]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b0b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b0b4:	6013      	str	r3, [r2, #0]
 800b0b6:	4b7c      	ldr	r3, [pc, #496]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	4a7b      	ldr	r2, [pc, #492]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b0bc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b0c0:	6013      	str	r3, [r2, #0]
 800b0c2:	e01d      	b.n	800b100 <HAL_RCC_OscConfig+0xd8>
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	685b      	ldr	r3, [r3, #4]
 800b0c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b0cc:	d10c      	bne.n	800b0e8 <HAL_RCC_OscConfig+0xc0>
 800b0ce:	4b76      	ldr	r3, [pc, #472]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	4a75      	ldr	r2, [pc, #468]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b0d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b0d8:	6013      	str	r3, [r2, #0]
 800b0da:	4b73      	ldr	r3, [pc, #460]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	4a72      	ldr	r2, [pc, #456]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b0e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b0e4:	6013      	str	r3, [r2, #0]
 800b0e6:	e00b      	b.n	800b100 <HAL_RCC_OscConfig+0xd8>
 800b0e8:	4b6f      	ldr	r3, [pc, #444]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	4a6e      	ldr	r2, [pc, #440]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b0ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b0f2:	6013      	str	r3, [r2, #0]
 800b0f4:	4b6c      	ldr	r3, [pc, #432]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	4a6b      	ldr	r2, [pc, #428]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b0fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b0fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	685b      	ldr	r3, [r3, #4]
 800b104:	2b00      	cmp	r3, #0
 800b106:	d013      	beq.n	800b130 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b108:	f7fa fd8a 	bl	8005c20 <HAL_GetTick>
 800b10c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b10e:	e008      	b.n	800b122 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b110:	f7fa fd86 	bl	8005c20 <HAL_GetTick>
 800b114:	4602      	mov	r2, r0
 800b116:	693b      	ldr	r3, [r7, #16]
 800b118:	1ad3      	subs	r3, r2, r3
 800b11a:	2b64      	cmp	r3, #100	@ 0x64
 800b11c:	d901      	bls.n	800b122 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b11e:	2303      	movs	r3, #3
 800b120:	e21f      	b.n	800b562 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b122:	4b61      	ldr	r3, [pc, #388]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d0f0      	beq.n	800b110 <HAL_RCC_OscConfig+0xe8>
 800b12e:	e014      	b.n	800b15a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b130:	f7fa fd76 	bl	8005c20 <HAL_GetTick>
 800b134:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b136:	e008      	b.n	800b14a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b138:	f7fa fd72 	bl	8005c20 <HAL_GetTick>
 800b13c:	4602      	mov	r2, r0
 800b13e:	693b      	ldr	r3, [r7, #16]
 800b140:	1ad3      	subs	r3, r2, r3
 800b142:	2b64      	cmp	r3, #100	@ 0x64
 800b144:	d901      	bls.n	800b14a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800b146:	2303      	movs	r3, #3
 800b148:	e20b      	b.n	800b562 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b14a:	4b57      	ldr	r3, [pc, #348]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b152:	2b00      	cmp	r3, #0
 800b154:	d1f0      	bne.n	800b138 <HAL_RCC_OscConfig+0x110>
 800b156:	e000      	b.n	800b15a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b158:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	f003 0302 	and.w	r3, r3, #2
 800b162:	2b00      	cmp	r3, #0
 800b164:	d069      	beq.n	800b23a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800b166:	4b50      	ldr	r3, [pc, #320]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b168:	689b      	ldr	r3, [r3, #8]
 800b16a:	f003 030c 	and.w	r3, r3, #12
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d00b      	beq.n	800b18a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b172:	4b4d      	ldr	r3, [pc, #308]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b174:	689b      	ldr	r3, [r3, #8]
 800b176:	f003 030c 	and.w	r3, r3, #12
 800b17a:	2b08      	cmp	r3, #8
 800b17c:	d11c      	bne.n	800b1b8 <HAL_RCC_OscConfig+0x190>
 800b17e:	4b4a      	ldr	r3, [pc, #296]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b180:	685b      	ldr	r3, [r3, #4]
 800b182:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b186:	2b00      	cmp	r3, #0
 800b188:	d116      	bne.n	800b1b8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b18a:	4b47      	ldr	r3, [pc, #284]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	f003 0302 	and.w	r3, r3, #2
 800b192:	2b00      	cmp	r3, #0
 800b194:	d005      	beq.n	800b1a2 <HAL_RCC_OscConfig+0x17a>
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	68db      	ldr	r3, [r3, #12]
 800b19a:	2b01      	cmp	r3, #1
 800b19c:	d001      	beq.n	800b1a2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800b19e:	2301      	movs	r3, #1
 800b1a0:	e1df      	b.n	800b562 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b1a2:	4b41      	ldr	r3, [pc, #260]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	691b      	ldr	r3, [r3, #16]
 800b1ae:	00db      	lsls	r3, r3, #3
 800b1b0:	493d      	ldr	r1, [pc, #244]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b1b2:	4313      	orrs	r3, r2
 800b1b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b1b6:	e040      	b.n	800b23a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	68db      	ldr	r3, [r3, #12]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d023      	beq.n	800b208 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b1c0:	4b39      	ldr	r3, [pc, #228]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	4a38      	ldr	r2, [pc, #224]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b1c6:	f043 0301 	orr.w	r3, r3, #1
 800b1ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b1cc:	f7fa fd28 	bl	8005c20 <HAL_GetTick>
 800b1d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b1d2:	e008      	b.n	800b1e6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b1d4:	f7fa fd24 	bl	8005c20 <HAL_GetTick>
 800b1d8:	4602      	mov	r2, r0
 800b1da:	693b      	ldr	r3, [r7, #16]
 800b1dc:	1ad3      	subs	r3, r2, r3
 800b1de:	2b02      	cmp	r3, #2
 800b1e0:	d901      	bls.n	800b1e6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800b1e2:	2303      	movs	r3, #3
 800b1e4:	e1bd      	b.n	800b562 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b1e6:	4b30      	ldr	r3, [pc, #192]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	f003 0302 	and.w	r3, r3, #2
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d0f0      	beq.n	800b1d4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b1f2:	4b2d      	ldr	r3, [pc, #180]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	691b      	ldr	r3, [r3, #16]
 800b1fe:	00db      	lsls	r3, r3, #3
 800b200:	4929      	ldr	r1, [pc, #164]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b202:	4313      	orrs	r3, r2
 800b204:	600b      	str	r3, [r1, #0]
 800b206:	e018      	b.n	800b23a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b208:	4b27      	ldr	r3, [pc, #156]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	4a26      	ldr	r2, [pc, #152]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b20e:	f023 0301 	bic.w	r3, r3, #1
 800b212:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b214:	f7fa fd04 	bl	8005c20 <HAL_GetTick>
 800b218:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b21a:	e008      	b.n	800b22e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b21c:	f7fa fd00 	bl	8005c20 <HAL_GetTick>
 800b220:	4602      	mov	r2, r0
 800b222:	693b      	ldr	r3, [r7, #16]
 800b224:	1ad3      	subs	r3, r2, r3
 800b226:	2b02      	cmp	r3, #2
 800b228:	d901      	bls.n	800b22e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800b22a:	2303      	movs	r3, #3
 800b22c:	e199      	b.n	800b562 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b22e:	4b1e      	ldr	r3, [pc, #120]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	f003 0302 	and.w	r3, r3, #2
 800b236:	2b00      	cmp	r3, #0
 800b238:	d1f0      	bne.n	800b21c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	f003 0308 	and.w	r3, r3, #8
 800b242:	2b00      	cmp	r3, #0
 800b244:	d038      	beq.n	800b2b8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	695b      	ldr	r3, [r3, #20]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d019      	beq.n	800b282 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b24e:	4b16      	ldr	r3, [pc, #88]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b250:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b252:	4a15      	ldr	r2, [pc, #84]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b254:	f043 0301 	orr.w	r3, r3, #1
 800b258:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b25a:	f7fa fce1 	bl	8005c20 <HAL_GetTick>
 800b25e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b260:	e008      	b.n	800b274 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b262:	f7fa fcdd 	bl	8005c20 <HAL_GetTick>
 800b266:	4602      	mov	r2, r0
 800b268:	693b      	ldr	r3, [r7, #16]
 800b26a:	1ad3      	subs	r3, r2, r3
 800b26c:	2b02      	cmp	r3, #2
 800b26e:	d901      	bls.n	800b274 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800b270:	2303      	movs	r3, #3
 800b272:	e176      	b.n	800b562 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b274:	4b0c      	ldr	r3, [pc, #48]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b276:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b278:	f003 0302 	and.w	r3, r3, #2
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d0f0      	beq.n	800b262 <HAL_RCC_OscConfig+0x23a>
 800b280:	e01a      	b.n	800b2b8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b282:	4b09      	ldr	r3, [pc, #36]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b284:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b286:	4a08      	ldr	r2, [pc, #32]	@ (800b2a8 <HAL_RCC_OscConfig+0x280>)
 800b288:	f023 0301 	bic.w	r3, r3, #1
 800b28c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b28e:	f7fa fcc7 	bl	8005c20 <HAL_GetTick>
 800b292:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b294:	e00a      	b.n	800b2ac <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b296:	f7fa fcc3 	bl	8005c20 <HAL_GetTick>
 800b29a:	4602      	mov	r2, r0
 800b29c:	693b      	ldr	r3, [r7, #16]
 800b29e:	1ad3      	subs	r3, r2, r3
 800b2a0:	2b02      	cmp	r3, #2
 800b2a2:	d903      	bls.n	800b2ac <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800b2a4:	2303      	movs	r3, #3
 800b2a6:	e15c      	b.n	800b562 <HAL_RCC_OscConfig+0x53a>
 800b2a8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b2ac:	4b91      	ldr	r3, [pc, #580]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b2ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b2b0:	f003 0302 	and.w	r3, r3, #2
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d1ee      	bne.n	800b296 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	f003 0304 	and.w	r3, r3, #4
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	f000 80a4 	beq.w	800b40e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b2c6:	4b8b      	ldr	r3, [pc, #556]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b2c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d10d      	bne.n	800b2ee <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800b2d2:	4b88      	ldr	r3, [pc, #544]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b2d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2d6:	4a87      	ldr	r2, [pc, #540]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b2d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b2dc:	6413      	str	r3, [r2, #64]	@ 0x40
 800b2de:	4b85      	ldr	r3, [pc, #532]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b2e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b2e6:	60bb      	str	r3, [r7, #8]
 800b2e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b2ea:	2301      	movs	r3, #1
 800b2ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b2ee:	4b82      	ldr	r3, [pc, #520]	@ (800b4f8 <HAL_RCC_OscConfig+0x4d0>)
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d118      	bne.n	800b32c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800b2fa:	4b7f      	ldr	r3, [pc, #508]	@ (800b4f8 <HAL_RCC_OscConfig+0x4d0>)
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	4a7e      	ldr	r2, [pc, #504]	@ (800b4f8 <HAL_RCC_OscConfig+0x4d0>)
 800b300:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b304:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b306:	f7fa fc8b 	bl	8005c20 <HAL_GetTick>
 800b30a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b30c:	e008      	b.n	800b320 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b30e:	f7fa fc87 	bl	8005c20 <HAL_GetTick>
 800b312:	4602      	mov	r2, r0
 800b314:	693b      	ldr	r3, [r7, #16]
 800b316:	1ad3      	subs	r3, r2, r3
 800b318:	2b64      	cmp	r3, #100	@ 0x64
 800b31a:	d901      	bls.n	800b320 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800b31c:	2303      	movs	r3, #3
 800b31e:	e120      	b.n	800b562 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b320:	4b75      	ldr	r3, [pc, #468]	@ (800b4f8 <HAL_RCC_OscConfig+0x4d0>)
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d0f0      	beq.n	800b30e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	689b      	ldr	r3, [r3, #8]
 800b330:	2b01      	cmp	r3, #1
 800b332:	d106      	bne.n	800b342 <HAL_RCC_OscConfig+0x31a>
 800b334:	4b6f      	ldr	r3, [pc, #444]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b336:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b338:	4a6e      	ldr	r2, [pc, #440]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b33a:	f043 0301 	orr.w	r3, r3, #1
 800b33e:	6713      	str	r3, [r2, #112]	@ 0x70
 800b340:	e02d      	b.n	800b39e <HAL_RCC_OscConfig+0x376>
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	689b      	ldr	r3, [r3, #8]
 800b346:	2b00      	cmp	r3, #0
 800b348:	d10c      	bne.n	800b364 <HAL_RCC_OscConfig+0x33c>
 800b34a:	4b6a      	ldr	r3, [pc, #424]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b34c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b34e:	4a69      	ldr	r2, [pc, #420]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b350:	f023 0301 	bic.w	r3, r3, #1
 800b354:	6713      	str	r3, [r2, #112]	@ 0x70
 800b356:	4b67      	ldr	r3, [pc, #412]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b358:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b35a:	4a66      	ldr	r2, [pc, #408]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b35c:	f023 0304 	bic.w	r3, r3, #4
 800b360:	6713      	str	r3, [r2, #112]	@ 0x70
 800b362:	e01c      	b.n	800b39e <HAL_RCC_OscConfig+0x376>
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	689b      	ldr	r3, [r3, #8]
 800b368:	2b05      	cmp	r3, #5
 800b36a:	d10c      	bne.n	800b386 <HAL_RCC_OscConfig+0x35e>
 800b36c:	4b61      	ldr	r3, [pc, #388]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b36e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b370:	4a60      	ldr	r2, [pc, #384]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b372:	f043 0304 	orr.w	r3, r3, #4
 800b376:	6713      	str	r3, [r2, #112]	@ 0x70
 800b378:	4b5e      	ldr	r3, [pc, #376]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b37a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b37c:	4a5d      	ldr	r2, [pc, #372]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b37e:	f043 0301 	orr.w	r3, r3, #1
 800b382:	6713      	str	r3, [r2, #112]	@ 0x70
 800b384:	e00b      	b.n	800b39e <HAL_RCC_OscConfig+0x376>
 800b386:	4b5b      	ldr	r3, [pc, #364]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b388:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b38a:	4a5a      	ldr	r2, [pc, #360]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b38c:	f023 0301 	bic.w	r3, r3, #1
 800b390:	6713      	str	r3, [r2, #112]	@ 0x70
 800b392:	4b58      	ldr	r3, [pc, #352]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b394:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b396:	4a57      	ldr	r2, [pc, #348]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b398:	f023 0304 	bic.w	r3, r3, #4
 800b39c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	689b      	ldr	r3, [r3, #8]
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d015      	beq.n	800b3d2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b3a6:	f7fa fc3b 	bl	8005c20 <HAL_GetTick>
 800b3aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b3ac:	e00a      	b.n	800b3c4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b3ae:	f7fa fc37 	bl	8005c20 <HAL_GetTick>
 800b3b2:	4602      	mov	r2, r0
 800b3b4:	693b      	ldr	r3, [r7, #16]
 800b3b6:	1ad3      	subs	r3, r2, r3
 800b3b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b3bc:	4293      	cmp	r3, r2
 800b3be:	d901      	bls.n	800b3c4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800b3c0:	2303      	movs	r3, #3
 800b3c2:	e0ce      	b.n	800b562 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b3c4:	4b4b      	ldr	r3, [pc, #300]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b3c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3c8:	f003 0302 	and.w	r3, r3, #2
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d0ee      	beq.n	800b3ae <HAL_RCC_OscConfig+0x386>
 800b3d0:	e014      	b.n	800b3fc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b3d2:	f7fa fc25 	bl	8005c20 <HAL_GetTick>
 800b3d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b3d8:	e00a      	b.n	800b3f0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b3da:	f7fa fc21 	bl	8005c20 <HAL_GetTick>
 800b3de:	4602      	mov	r2, r0
 800b3e0:	693b      	ldr	r3, [r7, #16]
 800b3e2:	1ad3      	subs	r3, r2, r3
 800b3e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b3e8:	4293      	cmp	r3, r2
 800b3ea:	d901      	bls.n	800b3f0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800b3ec:	2303      	movs	r3, #3
 800b3ee:	e0b8      	b.n	800b562 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b3f0:	4b40      	ldr	r3, [pc, #256]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b3f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3f4:	f003 0302 	and.w	r3, r3, #2
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d1ee      	bne.n	800b3da <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b3fc:	7dfb      	ldrb	r3, [r7, #23]
 800b3fe:	2b01      	cmp	r3, #1
 800b400:	d105      	bne.n	800b40e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b402:	4b3c      	ldr	r3, [pc, #240]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b406:	4a3b      	ldr	r2, [pc, #236]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b408:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b40c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	699b      	ldr	r3, [r3, #24]
 800b412:	2b00      	cmp	r3, #0
 800b414:	f000 80a4 	beq.w	800b560 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800b418:	4b36      	ldr	r3, [pc, #216]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b41a:	689b      	ldr	r3, [r3, #8]
 800b41c:	f003 030c 	and.w	r3, r3, #12
 800b420:	2b08      	cmp	r3, #8
 800b422:	d06b      	beq.n	800b4fc <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	699b      	ldr	r3, [r3, #24]
 800b428:	2b02      	cmp	r3, #2
 800b42a:	d149      	bne.n	800b4c0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b42c:	4b31      	ldr	r3, [pc, #196]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	4a30      	ldr	r2, [pc, #192]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b432:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b436:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b438:	f7fa fbf2 	bl	8005c20 <HAL_GetTick>
 800b43c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b43e:	e008      	b.n	800b452 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b440:	f7fa fbee 	bl	8005c20 <HAL_GetTick>
 800b444:	4602      	mov	r2, r0
 800b446:	693b      	ldr	r3, [r7, #16]
 800b448:	1ad3      	subs	r3, r2, r3
 800b44a:	2b02      	cmp	r3, #2
 800b44c:	d901      	bls.n	800b452 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800b44e:	2303      	movs	r3, #3
 800b450:	e087      	b.n	800b562 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b452:	4b28      	ldr	r3, [pc, #160]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d1f0      	bne.n	800b440 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	69da      	ldr	r2, [r3, #28]
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	6a1b      	ldr	r3, [r3, #32]
 800b466:	431a      	orrs	r2, r3
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b46c:	019b      	lsls	r3, r3, #6
 800b46e:	431a      	orrs	r2, r3
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b474:	085b      	lsrs	r3, r3, #1
 800b476:	3b01      	subs	r3, #1
 800b478:	041b      	lsls	r3, r3, #16
 800b47a:	431a      	orrs	r2, r3
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b480:	061b      	lsls	r3, r3, #24
 800b482:	4313      	orrs	r3, r2
 800b484:	4a1b      	ldr	r2, [pc, #108]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b486:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b48a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b48c:	4b19      	ldr	r3, [pc, #100]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	4a18      	ldr	r2, [pc, #96]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b492:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b496:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b498:	f7fa fbc2 	bl	8005c20 <HAL_GetTick>
 800b49c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b49e:	e008      	b.n	800b4b2 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b4a0:	f7fa fbbe 	bl	8005c20 <HAL_GetTick>
 800b4a4:	4602      	mov	r2, r0
 800b4a6:	693b      	ldr	r3, [r7, #16]
 800b4a8:	1ad3      	subs	r3, r2, r3
 800b4aa:	2b02      	cmp	r3, #2
 800b4ac:	d901      	bls.n	800b4b2 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800b4ae:	2303      	movs	r3, #3
 800b4b0:	e057      	b.n	800b562 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b4b2:	4b10      	ldr	r3, [pc, #64]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d0f0      	beq.n	800b4a0 <HAL_RCC_OscConfig+0x478>
 800b4be:	e04f      	b.n	800b560 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b4c0:	4b0c      	ldr	r3, [pc, #48]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	4a0b      	ldr	r2, [pc, #44]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b4c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b4ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b4cc:	f7fa fba8 	bl	8005c20 <HAL_GetTick>
 800b4d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b4d2:	e008      	b.n	800b4e6 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b4d4:	f7fa fba4 	bl	8005c20 <HAL_GetTick>
 800b4d8:	4602      	mov	r2, r0
 800b4da:	693b      	ldr	r3, [r7, #16]
 800b4dc:	1ad3      	subs	r3, r2, r3
 800b4de:	2b02      	cmp	r3, #2
 800b4e0:	d901      	bls.n	800b4e6 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800b4e2:	2303      	movs	r3, #3
 800b4e4:	e03d      	b.n	800b562 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b4e6:	4b03      	ldr	r3, [pc, #12]	@ (800b4f4 <HAL_RCC_OscConfig+0x4cc>)
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d1f0      	bne.n	800b4d4 <HAL_RCC_OscConfig+0x4ac>
 800b4f2:	e035      	b.n	800b560 <HAL_RCC_OscConfig+0x538>
 800b4f4:	40023800 	.word	0x40023800
 800b4f8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800b4fc:	4b1b      	ldr	r3, [pc, #108]	@ (800b56c <HAL_RCC_OscConfig+0x544>)
 800b4fe:	685b      	ldr	r3, [r3, #4]
 800b500:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	699b      	ldr	r3, [r3, #24]
 800b506:	2b01      	cmp	r3, #1
 800b508:	d028      	beq.n	800b55c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b514:	429a      	cmp	r2, r3
 800b516:	d121      	bne.n	800b55c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b522:	429a      	cmp	r2, r3
 800b524:	d11a      	bne.n	800b55c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b526:	68fa      	ldr	r2, [r7, #12]
 800b528:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800b52c:	4013      	ands	r3, r2
 800b52e:	687a      	ldr	r2, [r7, #4]
 800b530:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800b532:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b534:	4293      	cmp	r3, r2
 800b536:	d111      	bne.n	800b55c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b542:	085b      	lsrs	r3, r3, #1
 800b544:	3b01      	subs	r3, #1
 800b546:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b548:	429a      	cmp	r2, r3
 800b54a:	d107      	bne.n	800b55c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b556:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800b558:	429a      	cmp	r2, r3
 800b55a:	d001      	beq.n	800b560 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800b55c:	2301      	movs	r3, #1
 800b55e:	e000      	b.n	800b562 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800b560:	2300      	movs	r3, #0
}
 800b562:	4618      	mov	r0, r3
 800b564:	3718      	adds	r7, #24
 800b566:	46bd      	mov	sp, r7
 800b568:	bd80      	pop	{r7, pc}
 800b56a:	bf00      	nop
 800b56c:	40023800 	.word	0x40023800

0800b570 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b570:	b580      	push	{r7, lr}
 800b572:	b084      	sub	sp, #16
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
 800b578:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800b57a:	2300      	movs	r3, #0
 800b57c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	2b00      	cmp	r3, #0
 800b582:	d101      	bne.n	800b588 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800b584:	2301      	movs	r3, #1
 800b586:	e0d0      	b.n	800b72a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b588:	4b6a      	ldr	r3, [pc, #424]	@ (800b734 <HAL_RCC_ClockConfig+0x1c4>)
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	f003 030f 	and.w	r3, r3, #15
 800b590:	683a      	ldr	r2, [r7, #0]
 800b592:	429a      	cmp	r2, r3
 800b594:	d910      	bls.n	800b5b8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b596:	4b67      	ldr	r3, [pc, #412]	@ (800b734 <HAL_RCC_ClockConfig+0x1c4>)
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	f023 020f 	bic.w	r2, r3, #15
 800b59e:	4965      	ldr	r1, [pc, #404]	@ (800b734 <HAL_RCC_ClockConfig+0x1c4>)
 800b5a0:	683b      	ldr	r3, [r7, #0]
 800b5a2:	4313      	orrs	r3, r2
 800b5a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b5a6:	4b63      	ldr	r3, [pc, #396]	@ (800b734 <HAL_RCC_ClockConfig+0x1c4>)
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	f003 030f 	and.w	r3, r3, #15
 800b5ae:	683a      	ldr	r2, [r7, #0]
 800b5b0:	429a      	cmp	r2, r3
 800b5b2:	d001      	beq.n	800b5b8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800b5b4:	2301      	movs	r3, #1
 800b5b6:	e0b8      	b.n	800b72a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	f003 0302 	and.w	r3, r3, #2
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d020      	beq.n	800b606 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	f003 0304 	and.w	r3, r3, #4
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d005      	beq.n	800b5dc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b5d0:	4b59      	ldr	r3, [pc, #356]	@ (800b738 <HAL_RCC_ClockConfig+0x1c8>)
 800b5d2:	689b      	ldr	r3, [r3, #8]
 800b5d4:	4a58      	ldr	r2, [pc, #352]	@ (800b738 <HAL_RCC_ClockConfig+0x1c8>)
 800b5d6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800b5da:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	f003 0308 	and.w	r3, r3, #8
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d005      	beq.n	800b5f4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b5e8:	4b53      	ldr	r3, [pc, #332]	@ (800b738 <HAL_RCC_ClockConfig+0x1c8>)
 800b5ea:	689b      	ldr	r3, [r3, #8]
 800b5ec:	4a52      	ldr	r2, [pc, #328]	@ (800b738 <HAL_RCC_ClockConfig+0x1c8>)
 800b5ee:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800b5f2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b5f4:	4b50      	ldr	r3, [pc, #320]	@ (800b738 <HAL_RCC_ClockConfig+0x1c8>)
 800b5f6:	689b      	ldr	r3, [r3, #8]
 800b5f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	689b      	ldr	r3, [r3, #8]
 800b600:	494d      	ldr	r1, [pc, #308]	@ (800b738 <HAL_RCC_ClockConfig+0x1c8>)
 800b602:	4313      	orrs	r3, r2
 800b604:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	f003 0301 	and.w	r3, r3, #1
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d040      	beq.n	800b694 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	685b      	ldr	r3, [r3, #4]
 800b616:	2b01      	cmp	r3, #1
 800b618:	d107      	bne.n	800b62a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b61a:	4b47      	ldr	r3, [pc, #284]	@ (800b738 <HAL_RCC_ClockConfig+0x1c8>)
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b622:	2b00      	cmp	r3, #0
 800b624:	d115      	bne.n	800b652 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b626:	2301      	movs	r3, #1
 800b628:	e07f      	b.n	800b72a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	685b      	ldr	r3, [r3, #4]
 800b62e:	2b02      	cmp	r3, #2
 800b630:	d107      	bne.n	800b642 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b632:	4b41      	ldr	r3, [pc, #260]	@ (800b738 <HAL_RCC_ClockConfig+0x1c8>)
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d109      	bne.n	800b652 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b63e:	2301      	movs	r3, #1
 800b640:	e073      	b.n	800b72a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b642:	4b3d      	ldr	r3, [pc, #244]	@ (800b738 <HAL_RCC_ClockConfig+0x1c8>)
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	f003 0302 	and.w	r3, r3, #2
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d101      	bne.n	800b652 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b64e:	2301      	movs	r3, #1
 800b650:	e06b      	b.n	800b72a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b652:	4b39      	ldr	r3, [pc, #228]	@ (800b738 <HAL_RCC_ClockConfig+0x1c8>)
 800b654:	689b      	ldr	r3, [r3, #8]
 800b656:	f023 0203 	bic.w	r2, r3, #3
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	685b      	ldr	r3, [r3, #4]
 800b65e:	4936      	ldr	r1, [pc, #216]	@ (800b738 <HAL_RCC_ClockConfig+0x1c8>)
 800b660:	4313      	orrs	r3, r2
 800b662:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b664:	f7fa fadc 	bl	8005c20 <HAL_GetTick>
 800b668:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b66a:	e00a      	b.n	800b682 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b66c:	f7fa fad8 	bl	8005c20 <HAL_GetTick>
 800b670:	4602      	mov	r2, r0
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	1ad3      	subs	r3, r2, r3
 800b676:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b67a:	4293      	cmp	r3, r2
 800b67c:	d901      	bls.n	800b682 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800b67e:	2303      	movs	r3, #3
 800b680:	e053      	b.n	800b72a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b682:	4b2d      	ldr	r3, [pc, #180]	@ (800b738 <HAL_RCC_ClockConfig+0x1c8>)
 800b684:	689b      	ldr	r3, [r3, #8]
 800b686:	f003 020c 	and.w	r2, r3, #12
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	685b      	ldr	r3, [r3, #4]
 800b68e:	009b      	lsls	r3, r3, #2
 800b690:	429a      	cmp	r2, r3
 800b692:	d1eb      	bne.n	800b66c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b694:	4b27      	ldr	r3, [pc, #156]	@ (800b734 <HAL_RCC_ClockConfig+0x1c4>)
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	f003 030f 	and.w	r3, r3, #15
 800b69c:	683a      	ldr	r2, [r7, #0]
 800b69e:	429a      	cmp	r2, r3
 800b6a0:	d210      	bcs.n	800b6c4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b6a2:	4b24      	ldr	r3, [pc, #144]	@ (800b734 <HAL_RCC_ClockConfig+0x1c4>)
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	f023 020f 	bic.w	r2, r3, #15
 800b6aa:	4922      	ldr	r1, [pc, #136]	@ (800b734 <HAL_RCC_ClockConfig+0x1c4>)
 800b6ac:	683b      	ldr	r3, [r7, #0]
 800b6ae:	4313      	orrs	r3, r2
 800b6b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b6b2:	4b20      	ldr	r3, [pc, #128]	@ (800b734 <HAL_RCC_ClockConfig+0x1c4>)
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	f003 030f 	and.w	r3, r3, #15
 800b6ba:	683a      	ldr	r2, [r7, #0]
 800b6bc:	429a      	cmp	r2, r3
 800b6be:	d001      	beq.n	800b6c4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800b6c0:	2301      	movs	r3, #1
 800b6c2:	e032      	b.n	800b72a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	f003 0304 	and.w	r3, r3, #4
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d008      	beq.n	800b6e2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b6d0:	4b19      	ldr	r3, [pc, #100]	@ (800b738 <HAL_RCC_ClockConfig+0x1c8>)
 800b6d2:	689b      	ldr	r3, [r3, #8]
 800b6d4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	68db      	ldr	r3, [r3, #12]
 800b6dc:	4916      	ldr	r1, [pc, #88]	@ (800b738 <HAL_RCC_ClockConfig+0x1c8>)
 800b6de:	4313      	orrs	r3, r2
 800b6e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	f003 0308 	and.w	r3, r3, #8
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d009      	beq.n	800b702 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800b6ee:	4b12      	ldr	r3, [pc, #72]	@ (800b738 <HAL_RCC_ClockConfig+0x1c8>)
 800b6f0:	689b      	ldr	r3, [r3, #8]
 800b6f2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	691b      	ldr	r3, [r3, #16]
 800b6fa:	00db      	lsls	r3, r3, #3
 800b6fc:	490e      	ldr	r1, [pc, #56]	@ (800b738 <HAL_RCC_ClockConfig+0x1c8>)
 800b6fe:	4313      	orrs	r3, r2
 800b700:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800b702:	f000 f821 	bl	800b748 <HAL_RCC_GetSysClockFreq>
 800b706:	4602      	mov	r2, r0
 800b708:	4b0b      	ldr	r3, [pc, #44]	@ (800b738 <HAL_RCC_ClockConfig+0x1c8>)
 800b70a:	689b      	ldr	r3, [r3, #8]
 800b70c:	091b      	lsrs	r3, r3, #4
 800b70e:	f003 030f 	and.w	r3, r3, #15
 800b712:	490a      	ldr	r1, [pc, #40]	@ (800b73c <HAL_RCC_ClockConfig+0x1cc>)
 800b714:	5ccb      	ldrb	r3, [r1, r3]
 800b716:	fa22 f303 	lsr.w	r3, r2, r3
 800b71a:	4a09      	ldr	r2, [pc, #36]	@ (800b740 <HAL_RCC_ClockConfig+0x1d0>)
 800b71c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800b71e:	4b09      	ldr	r3, [pc, #36]	@ (800b744 <HAL_RCC_ClockConfig+0x1d4>)
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	4618      	mov	r0, r3
 800b724:	f7f8 f898 	bl	8003858 <HAL_InitTick>

  return HAL_OK;
 800b728:	2300      	movs	r3, #0
}
 800b72a:	4618      	mov	r0, r3
 800b72c:	3710      	adds	r7, #16
 800b72e:	46bd      	mov	sp, r7
 800b730:	bd80      	pop	{r7, pc}
 800b732:	bf00      	nop
 800b734:	40023c00 	.word	0x40023c00
 800b738:	40023800 	.word	0x40023800
 800b73c:	0801816c 	.word	0x0801816c
 800b740:	20000008 	.word	0x20000008
 800b744:	20000040 	.word	0x20000040

0800b748 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b748:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b74c:	b090      	sub	sp, #64	@ 0x40
 800b74e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800b750:	2300      	movs	r3, #0
 800b752:	637b      	str	r3, [r7, #52]	@ 0x34
 800b754:	2300      	movs	r3, #0
 800b756:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b758:	2300      	movs	r3, #0
 800b75a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 800b75c:	2300      	movs	r3, #0
 800b75e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b760:	4b59      	ldr	r3, [pc, #356]	@ (800b8c8 <HAL_RCC_GetSysClockFreq+0x180>)
 800b762:	689b      	ldr	r3, [r3, #8]
 800b764:	f003 030c 	and.w	r3, r3, #12
 800b768:	2b08      	cmp	r3, #8
 800b76a:	d00d      	beq.n	800b788 <HAL_RCC_GetSysClockFreq+0x40>
 800b76c:	2b08      	cmp	r3, #8
 800b76e:	f200 80a1 	bhi.w	800b8b4 <HAL_RCC_GetSysClockFreq+0x16c>
 800b772:	2b00      	cmp	r3, #0
 800b774:	d002      	beq.n	800b77c <HAL_RCC_GetSysClockFreq+0x34>
 800b776:	2b04      	cmp	r3, #4
 800b778:	d003      	beq.n	800b782 <HAL_RCC_GetSysClockFreq+0x3a>
 800b77a:	e09b      	b.n	800b8b4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800b77c:	4b53      	ldr	r3, [pc, #332]	@ (800b8cc <HAL_RCC_GetSysClockFreq+0x184>)
 800b77e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b780:	e09b      	b.n	800b8ba <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800b782:	4b53      	ldr	r3, [pc, #332]	@ (800b8d0 <HAL_RCC_GetSysClockFreq+0x188>)
 800b784:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b786:	e098      	b.n	800b8ba <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b788:	4b4f      	ldr	r3, [pc, #316]	@ (800b8c8 <HAL_RCC_GetSysClockFreq+0x180>)
 800b78a:	685b      	ldr	r3, [r3, #4]
 800b78c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b790:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800b792:	4b4d      	ldr	r3, [pc, #308]	@ (800b8c8 <HAL_RCC_GetSysClockFreq+0x180>)
 800b794:	685b      	ldr	r3, [r3, #4]
 800b796:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d028      	beq.n	800b7f0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b79e:	4b4a      	ldr	r3, [pc, #296]	@ (800b8c8 <HAL_RCC_GetSysClockFreq+0x180>)
 800b7a0:	685b      	ldr	r3, [r3, #4]
 800b7a2:	099b      	lsrs	r3, r3, #6
 800b7a4:	2200      	movs	r2, #0
 800b7a6:	623b      	str	r3, [r7, #32]
 800b7a8:	627a      	str	r2, [r7, #36]	@ 0x24
 800b7aa:	6a3b      	ldr	r3, [r7, #32]
 800b7ac:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800b7b0:	2100      	movs	r1, #0
 800b7b2:	4b47      	ldr	r3, [pc, #284]	@ (800b8d0 <HAL_RCC_GetSysClockFreq+0x188>)
 800b7b4:	fb03 f201 	mul.w	r2, r3, r1
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	fb00 f303 	mul.w	r3, r0, r3
 800b7be:	4413      	add	r3, r2
 800b7c0:	4a43      	ldr	r2, [pc, #268]	@ (800b8d0 <HAL_RCC_GetSysClockFreq+0x188>)
 800b7c2:	fba0 1202 	umull	r1, r2, r0, r2
 800b7c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b7c8:	460a      	mov	r2, r1
 800b7ca:	62ba      	str	r2, [r7, #40]	@ 0x28
 800b7cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b7ce:	4413      	add	r3, r2
 800b7d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b7d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7d4:	2200      	movs	r2, #0
 800b7d6:	61bb      	str	r3, [r7, #24]
 800b7d8:	61fa      	str	r2, [r7, #28]
 800b7da:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b7de:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800b7e2:	f7f4 fd15 	bl	8000210 <__aeabi_uldivmod>
 800b7e6:	4602      	mov	r2, r0
 800b7e8:	460b      	mov	r3, r1
 800b7ea:	4613      	mov	r3, r2
 800b7ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b7ee:	e053      	b.n	800b898 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b7f0:	4b35      	ldr	r3, [pc, #212]	@ (800b8c8 <HAL_RCC_GetSysClockFreq+0x180>)
 800b7f2:	685b      	ldr	r3, [r3, #4]
 800b7f4:	099b      	lsrs	r3, r3, #6
 800b7f6:	2200      	movs	r2, #0
 800b7f8:	613b      	str	r3, [r7, #16]
 800b7fa:	617a      	str	r2, [r7, #20]
 800b7fc:	693b      	ldr	r3, [r7, #16]
 800b7fe:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800b802:	f04f 0b00 	mov.w	fp, #0
 800b806:	4652      	mov	r2, sl
 800b808:	465b      	mov	r3, fp
 800b80a:	f04f 0000 	mov.w	r0, #0
 800b80e:	f04f 0100 	mov.w	r1, #0
 800b812:	0159      	lsls	r1, r3, #5
 800b814:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800b818:	0150      	lsls	r0, r2, #5
 800b81a:	4602      	mov	r2, r0
 800b81c:	460b      	mov	r3, r1
 800b81e:	ebb2 080a 	subs.w	r8, r2, sl
 800b822:	eb63 090b 	sbc.w	r9, r3, fp
 800b826:	f04f 0200 	mov.w	r2, #0
 800b82a:	f04f 0300 	mov.w	r3, #0
 800b82e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800b832:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800b836:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800b83a:	ebb2 0408 	subs.w	r4, r2, r8
 800b83e:	eb63 0509 	sbc.w	r5, r3, r9
 800b842:	f04f 0200 	mov.w	r2, #0
 800b846:	f04f 0300 	mov.w	r3, #0
 800b84a:	00eb      	lsls	r3, r5, #3
 800b84c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b850:	00e2      	lsls	r2, r4, #3
 800b852:	4614      	mov	r4, r2
 800b854:	461d      	mov	r5, r3
 800b856:	eb14 030a 	adds.w	r3, r4, sl
 800b85a:	603b      	str	r3, [r7, #0]
 800b85c:	eb45 030b 	adc.w	r3, r5, fp
 800b860:	607b      	str	r3, [r7, #4]
 800b862:	f04f 0200 	mov.w	r2, #0
 800b866:	f04f 0300 	mov.w	r3, #0
 800b86a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800b86e:	4629      	mov	r1, r5
 800b870:	028b      	lsls	r3, r1, #10
 800b872:	4621      	mov	r1, r4
 800b874:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800b878:	4621      	mov	r1, r4
 800b87a:	028a      	lsls	r2, r1, #10
 800b87c:	4610      	mov	r0, r2
 800b87e:	4619      	mov	r1, r3
 800b880:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b882:	2200      	movs	r2, #0
 800b884:	60bb      	str	r3, [r7, #8]
 800b886:	60fa      	str	r2, [r7, #12]
 800b888:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b88c:	f7f4 fcc0 	bl	8000210 <__aeabi_uldivmod>
 800b890:	4602      	mov	r2, r0
 800b892:	460b      	mov	r3, r1
 800b894:	4613      	mov	r3, r2
 800b896:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800b898:	4b0b      	ldr	r3, [pc, #44]	@ (800b8c8 <HAL_RCC_GetSysClockFreq+0x180>)
 800b89a:	685b      	ldr	r3, [r3, #4]
 800b89c:	0c1b      	lsrs	r3, r3, #16
 800b89e:	f003 0303 	and.w	r3, r3, #3
 800b8a2:	3301      	adds	r3, #1
 800b8a4:	005b      	lsls	r3, r3, #1
 800b8a6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800b8a8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b8aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8ac:	fbb2 f3f3 	udiv	r3, r2, r3
 800b8b0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b8b2:	e002      	b.n	800b8ba <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b8b4:	4b05      	ldr	r3, [pc, #20]	@ (800b8cc <HAL_RCC_GetSysClockFreq+0x184>)
 800b8b6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b8b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b8ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800b8bc:	4618      	mov	r0, r3
 800b8be:	3740      	adds	r7, #64	@ 0x40
 800b8c0:	46bd      	mov	sp, r7
 800b8c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b8c6:	bf00      	nop
 800b8c8:	40023800 	.word	0x40023800
 800b8cc:	00f42400 	.word	0x00f42400
 800b8d0:	017d7840 	.word	0x017d7840

0800b8d4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b8d4:	b480      	push	{r7}
 800b8d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b8d8:	4b03      	ldr	r3, [pc, #12]	@ (800b8e8 <HAL_RCC_GetHCLKFreq+0x14>)
 800b8da:	681b      	ldr	r3, [r3, #0]
}
 800b8dc:	4618      	mov	r0, r3
 800b8de:	46bd      	mov	sp, r7
 800b8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e4:	4770      	bx	lr
 800b8e6:	bf00      	nop
 800b8e8:	20000008 	.word	0x20000008

0800b8ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b8ec:	b580      	push	{r7, lr}
 800b8ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800b8f0:	f7ff fff0 	bl	800b8d4 <HAL_RCC_GetHCLKFreq>
 800b8f4:	4602      	mov	r2, r0
 800b8f6:	4b05      	ldr	r3, [pc, #20]	@ (800b90c <HAL_RCC_GetPCLK1Freq+0x20>)
 800b8f8:	689b      	ldr	r3, [r3, #8]
 800b8fa:	0a9b      	lsrs	r3, r3, #10
 800b8fc:	f003 0307 	and.w	r3, r3, #7
 800b900:	4903      	ldr	r1, [pc, #12]	@ (800b910 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b902:	5ccb      	ldrb	r3, [r1, r3]
 800b904:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b908:	4618      	mov	r0, r3
 800b90a:	bd80      	pop	{r7, pc}
 800b90c:	40023800 	.word	0x40023800
 800b910:	0801817c 	.word	0x0801817c

0800b914 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b914:	b580      	push	{r7, lr}
 800b916:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800b918:	f7ff ffdc 	bl	800b8d4 <HAL_RCC_GetHCLKFreq>
 800b91c:	4602      	mov	r2, r0
 800b91e:	4b05      	ldr	r3, [pc, #20]	@ (800b934 <HAL_RCC_GetPCLK2Freq+0x20>)
 800b920:	689b      	ldr	r3, [r3, #8]
 800b922:	0b5b      	lsrs	r3, r3, #13
 800b924:	f003 0307 	and.w	r3, r3, #7
 800b928:	4903      	ldr	r1, [pc, #12]	@ (800b938 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b92a:	5ccb      	ldrb	r3, [r1, r3]
 800b92c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b930:	4618      	mov	r0, r3
 800b932:	bd80      	pop	{r7, pc}
 800b934:	40023800 	.word	0x40023800
 800b938:	0801817c 	.word	0x0801817c

0800b93c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800b93c:	b480      	push	{r7}
 800b93e:	b083      	sub	sp, #12
 800b940:	af00      	add	r7, sp, #0
 800b942:	6078      	str	r0, [r7, #4]
 800b944:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	220f      	movs	r2, #15
 800b94a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800b94c:	4b12      	ldr	r3, [pc, #72]	@ (800b998 <HAL_RCC_GetClockConfig+0x5c>)
 800b94e:	689b      	ldr	r3, [r3, #8]
 800b950:	f003 0203 	and.w	r2, r3, #3
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800b958:	4b0f      	ldr	r3, [pc, #60]	@ (800b998 <HAL_RCC_GetClockConfig+0x5c>)
 800b95a:	689b      	ldr	r3, [r3, #8]
 800b95c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800b964:	4b0c      	ldr	r3, [pc, #48]	@ (800b998 <HAL_RCC_GetClockConfig+0x5c>)
 800b966:	689b      	ldr	r3, [r3, #8]
 800b968:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800b970:	4b09      	ldr	r3, [pc, #36]	@ (800b998 <HAL_RCC_GetClockConfig+0x5c>)
 800b972:	689b      	ldr	r3, [r3, #8]
 800b974:	08db      	lsrs	r3, r3, #3
 800b976:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800b97e:	4b07      	ldr	r3, [pc, #28]	@ (800b99c <HAL_RCC_GetClockConfig+0x60>)
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	f003 020f 	and.w	r2, r3, #15
 800b986:	683b      	ldr	r3, [r7, #0]
 800b988:	601a      	str	r2, [r3, #0]
}
 800b98a:	bf00      	nop
 800b98c:	370c      	adds	r7, #12
 800b98e:	46bd      	mov	sp, r7
 800b990:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b994:	4770      	bx	lr
 800b996:	bf00      	nop
 800b998:	40023800 	.word	0x40023800
 800b99c:	40023c00 	.word	0x40023c00

0800b9a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b9a0:	b580      	push	{r7, lr}
 800b9a2:	b088      	sub	sp, #32
 800b9a4:	af00      	add	r7, sp, #0
 800b9a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800b9a8:	2300      	movs	r3, #0
 800b9aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800b9b0:	2300      	movs	r3, #0
 800b9b2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800b9b8:	2300      	movs	r3, #0
 800b9ba:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	f003 0301 	and.w	r3, r3, #1
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d012      	beq.n	800b9ee <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b9c8:	4b69      	ldr	r3, [pc, #420]	@ (800bb70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b9ca:	689b      	ldr	r3, [r3, #8]
 800b9cc:	4a68      	ldr	r2, [pc, #416]	@ (800bb70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b9ce:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b9d2:	6093      	str	r3, [r2, #8]
 800b9d4:	4b66      	ldr	r3, [pc, #408]	@ (800bb70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b9d6:	689a      	ldr	r2, [r3, #8]
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b9dc:	4964      	ldr	r1, [pc, #400]	@ (800bb70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b9de:	4313      	orrs	r3, r2
 800b9e0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d101      	bne.n	800b9ee <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800b9ea:	2301      	movs	r3, #1
 800b9ec:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d017      	beq.n	800ba2a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b9fa:	4b5d      	ldr	r3, [pc, #372]	@ (800bb70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b9fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ba00:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba08:	4959      	ldr	r1, [pc, #356]	@ (800bb70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800ba0a:	4313      	orrs	r3, r2
 800ba0c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba14:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ba18:	d101      	bne.n	800ba1e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800ba1a:	2301      	movs	r3, #1
 800ba1c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d101      	bne.n	800ba2a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800ba26:	2301      	movs	r3, #1
 800ba28:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d017      	beq.n	800ba66 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800ba36:	4b4e      	ldr	r3, [pc, #312]	@ (800bb70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800ba38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ba3c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba44:	494a      	ldr	r1, [pc, #296]	@ (800bb70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800ba46:	4313      	orrs	r3, r2
 800ba48:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba50:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ba54:	d101      	bne.n	800ba5a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800ba56:	2301      	movs	r3, #1
 800ba58:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d101      	bne.n	800ba66 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800ba62:	2301      	movs	r3, #1
 800ba64:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d001      	beq.n	800ba76 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800ba72:	2301      	movs	r3, #1
 800ba74:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	f003 0320 	and.w	r3, r3, #32
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	f000 808b 	beq.w	800bb9a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800ba84:	4b3a      	ldr	r3, [pc, #232]	@ (800bb70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800ba86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba88:	4a39      	ldr	r2, [pc, #228]	@ (800bb70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800ba8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ba8e:	6413      	str	r3, [r2, #64]	@ 0x40
 800ba90:	4b37      	ldr	r3, [pc, #220]	@ (800bb70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800ba92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ba98:	60bb      	str	r3, [r7, #8]
 800ba9a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800ba9c:	4b35      	ldr	r3, [pc, #212]	@ (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	4a34      	ldr	r2, [pc, #208]	@ (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800baa2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800baa6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800baa8:	f7fa f8ba 	bl	8005c20 <HAL_GetTick>
 800baac:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800baae:	e008      	b.n	800bac2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bab0:	f7fa f8b6 	bl	8005c20 <HAL_GetTick>
 800bab4:	4602      	mov	r2, r0
 800bab6:	697b      	ldr	r3, [r7, #20]
 800bab8:	1ad3      	subs	r3, r2, r3
 800baba:	2b64      	cmp	r3, #100	@ 0x64
 800babc:	d901      	bls.n	800bac2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800babe:	2303      	movs	r3, #3
 800bac0:	e357      	b.n	800c172 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800bac2:	4b2c      	ldr	r3, [pc, #176]	@ (800bb74 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d0f0      	beq.n	800bab0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800bace:	4b28      	ldr	r3, [pc, #160]	@ (800bb70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bad0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bad2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bad6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800bad8:	693b      	ldr	r3, [r7, #16]
 800bada:	2b00      	cmp	r3, #0
 800badc:	d035      	beq.n	800bb4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bae2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bae6:	693a      	ldr	r2, [r7, #16]
 800bae8:	429a      	cmp	r2, r3
 800baea:	d02e      	beq.n	800bb4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800baec:	4b20      	ldr	r3, [pc, #128]	@ (800bb70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800baee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800baf0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800baf4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800baf6:	4b1e      	ldr	r3, [pc, #120]	@ (800bb70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800baf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bafa:	4a1d      	ldr	r2, [pc, #116]	@ (800bb70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bafc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bb00:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800bb02:	4b1b      	ldr	r3, [pc, #108]	@ (800bb70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb06:	4a1a      	ldr	r2, [pc, #104]	@ (800bb70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb08:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bb0c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800bb0e:	4a18      	ldr	r2, [pc, #96]	@ (800bb70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb10:	693b      	ldr	r3, [r7, #16]
 800bb12:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800bb14:	4b16      	ldr	r3, [pc, #88]	@ (800bb70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb18:	f003 0301 	and.w	r3, r3, #1
 800bb1c:	2b01      	cmp	r3, #1
 800bb1e:	d114      	bne.n	800bb4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb20:	f7fa f87e 	bl	8005c20 <HAL_GetTick>
 800bb24:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bb26:	e00a      	b.n	800bb3e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800bb28:	f7fa f87a 	bl	8005c20 <HAL_GetTick>
 800bb2c:	4602      	mov	r2, r0
 800bb2e:	697b      	ldr	r3, [r7, #20]
 800bb30:	1ad3      	subs	r3, r2, r3
 800bb32:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bb36:	4293      	cmp	r3, r2
 800bb38:	d901      	bls.n	800bb3e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800bb3a:	2303      	movs	r3, #3
 800bb3c:	e319      	b.n	800c172 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bb3e:	4b0c      	ldr	r3, [pc, #48]	@ (800bb70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb42:	f003 0302 	and.w	r3, r3, #2
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d0ee      	beq.n	800bb28 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bb52:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bb56:	d111      	bne.n	800bb7c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800bb58:	4b05      	ldr	r3, [pc, #20]	@ (800bb70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb5a:	689b      	ldr	r3, [r3, #8]
 800bb5c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800bb64:	4b04      	ldr	r3, [pc, #16]	@ (800bb78 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800bb66:	400b      	ands	r3, r1
 800bb68:	4901      	ldr	r1, [pc, #4]	@ (800bb70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb6a:	4313      	orrs	r3, r2
 800bb6c:	608b      	str	r3, [r1, #8]
 800bb6e:	e00b      	b.n	800bb88 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800bb70:	40023800 	.word	0x40023800
 800bb74:	40007000 	.word	0x40007000
 800bb78:	0ffffcff 	.word	0x0ffffcff
 800bb7c:	4baa      	ldr	r3, [pc, #680]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bb7e:	689b      	ldr	r3, [r3, #8]
 800bb80:	4aa9      	ldr	r2, [pc, #676]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bb82:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800bb86:	6093      	str	r3, [r2, #8]
 800bb88:	4ba7      	ldr	r3, [pc, #668]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bb8a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800bb94:	49a4      	ldr	r1, [pc, #656]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bb96:	4313      	orrs	r3, r2
 800bb98:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	f003 0310 	and.w	r3, r3, #16
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d010      	beq.n	800bbc8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800bba6:	4ba0      	ldr	r3, [pc, #640]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bba8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bbac:	4a9e      	ldr	r2, [pc, #632]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bbb2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800bbb6:	4b9c      	ldr	r3, [pc, #624]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbb8:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bbc0:	4999      	ldr	r1, [pc, #612]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbc2:	4313      	orrs	r3, r2
 800bbc4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d00a      	beq.n	800bbea <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800bbd4:	4b94      	ldr	r3, [pc, #592]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bbda:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bbe2:	4991      	ldr	r1, [pc, #580]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbe4:	4313      	orrs	r3, r2
 800bbe6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	681b      	ldr	r3, [r3, #0]
 800bbee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d00a      	beq.n	800bc0c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800bbf6:	4b8c      	ldr	r3, [pc, #560]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bbfc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bc04:	4988      	ldr	r1, [pc, #544]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc06:	4313      	orrs	r3, r2
 800bc08:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d00a      	beq.n	800bc2e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800bc18:	4b83      	ldr	r3, [pc, #524]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc1e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bc26:	4980      	ldr	r1, [pc, #512]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc28:	4313      	orrs	r3, r2
 800bc2a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d00a      	beq.n	800bc50 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800bc3a:	4b7b      	ldr	r3, [pc, #492]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc40:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc48:	4977      	ldr	r1, [pc, #476]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc4a:	4313      	orrs	r3, r2
 800bc4c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d00a      	beq.n	800bc72 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800bc5c:	4b72      	ldr	r3, [pc, #456]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc62:	f023 0203 	bic.w	r2, r3, #3
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bc6a:	496f      	ldr	r1, [pc, #444]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc6c:	4313      	orrs	r3, r2
 800bc6e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d00a      	beq.n	800bc94 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800bc7e:	4b6a      	ldr	r3, [pc, #424]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc84:	f023 020c 	bic.w	r2, r3, #12
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bc8c:	4966      	ldr	r1, [pc, #408]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc8e:	4313      	orrs	r3, r2
 800bc90:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d00a      	beq.n	800bcb6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800bca0:	4b61      	ldr	r3, [pc, #388]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bca6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bcae:	495e      	ldr	r1, [pc, #376]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bcb0:	4313      	orrs	r3, r2
 800bcb2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d00a      	beq.n	800bcd8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800bcc2:	4b59      	ldr	r3, [pc, #356]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bcc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bcc8:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bcd0:	4955      	ldr	r1, [pc, #340]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bcd2:	4313      	orrs	r3, r2
 800bcd4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d00a      	beq.n	800bcfa <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800bce4:	4b50      	ldr	r3, [pc, #320]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bcea:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bcf2:	494d      	ldr	r1, [pc, #308]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bcf4:	4313      	orrs	r3, r2
 800bcf6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d00a      	beq.n	800bd1c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800bd06:	4b48      	ldr	r3, [pc, #288]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd0c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bd14:	4944      	ldr	r1, [pc, #272]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd16:	4313      	orrs	r3, r2
 800bd18:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d00a      	beq.n	800bd3e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800bd28:	4b3f      	ldr	r3, [pc, #252]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd2e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bd36:	493c      	ldr	r1, [pc, #240]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd38:	4313      	orrs	r3, r2
 800bd3a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d00a      	beq.n	800bd60 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800bd4a:	4b37      	ldr	r3, [pc, #220]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd50:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bd58:	4933      	ldr	r1, [pc, #204]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd5a:	4313      	orrs	r3, r2
 800bd5c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d00a      	beq.n	800bd82 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800bd6c:	4b2e      	ldr	r3, [pc, #184]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd72:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bd7a:	492b      	ldr	r1, [pc, #172]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd7c:	4313      	orrs	r3, r2
 800bd7e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d011      	beq.n	800bdb2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800bd8e:	4b26      	ldr	r3, [pc, #152]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd94:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bd9c:	4922      	ldr	r1, [pc, #136]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd9e:	4313      	orrs	r3, r2
 800bda0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bda8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bdac:	d101      	bne.n	800bdb2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800bdae:	2301      	movs	r3, #1
 800bdb0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	f003 0308 	and.w	r3, r3, #8
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d001      	beq.n	800bdc2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800bdbe:	2301      	movs	r3, #1
 800bdc0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d00a      	beq.n	800bde4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800bdce:	4b16      	ldr	r3, [pc, #88]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bdd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bdd4:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bddc:	4912      	ldr	r1, [pc, #72]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bdde:	4313      	orrs	r3, r2
 800bde0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d00b      	beq.n	800be08 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800bdf0:	4b0d      	ldr	r3, [pc, #52]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bdf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bdf6:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800be00:	4909      	ldr	r1, [pc, #36]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800be02:	4313      	orrs	r3, r2
 800be04:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800be08:	69fb      	ldr	r3, [r7, #28]
 800be0a:	2b01      	cmp	r3, #1
 800be0c:	d006      	beq.n	800be1c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800be16:	2b00      	cmp	r3, #0
 800be18:	f000 80d9 	beq.w	800bfce <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800be1c:	4b02      	ldr	r3, [pc, #8]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	4a01      	ldr	r2, [pc, #4]	@ (800be28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800be22:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800be26:	e001      	b.n	800be2c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800be28:	40023800 	.word	0x40023800
 800be2c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800be2e:	f7f9 fef7 	bl	8005c20 <HAL_GetTick>
 800be32:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800be34:	e008      	b.n	800be48 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800be36:	f7f9 fef3 	bl	8005c20 <HAL_GetTick>
 800be3a:	4602      	mov	r2, r0
 800be3c:	697b      	ldr	r3, [r7, #20]
 800be3e:	1ad3      	subs	r3, r2, r3
 800be40:	2b64      	cmp	r3, #100	@ 0x64
 800be42:	d901      	bls.n	800be48 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800be44:	2303      	movs	r3, #3
 800be46:	e194      	b.n	800c172 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800be48:	4b6c      	ldr	r3, [pc, #432]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800be50:	2b00      	cmp	r3, #0
 800be52:	d1f0      	bne.n	800be36 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	f003 0301 	and.w	r3, r3, #1
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d021      	beq.n	800bea4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800be64:	2b00      	cmp	r3, #0
 800be66:	d11d      	bne.n	800bea4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800be68:	4b64      	ldr	r3, [pc, #400]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800be6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be6e:	0c1b      	lsrs	r3, r3, #16
 800be70:	f003 0303 	and.w	r3, r3, #3
 800be74:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800be76:	4b61      	ldr	r3, [pc, #388]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800be78:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be7c:	0e1b      	lsrs	r3, r3, #24
 800be7e:	f003 030f 	and.w	r3, r3, #15
 800be82:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	685b      	ldr	r3, [r3, #4]
 800be88:	019a      	lsls	r2, r3, #6
 800be8a:	693b      	ldr	r3, [r7, #16]
 800be8c:	041b      	lsls	r3, r3, #16
 800be8e:	431a      	orrs	r2, r3
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	061b      	lsls	r3, r3, #24
 800be94:	431a      	orrs	r2, r3
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	689b      	ldr	r3, [r3, #8]
 800be9a:	071b      	lsls	r3, r3, #28
 800be9c:	4957      	ldr	r1, [pc, #348]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800be9e:	4313      	orrs	r3, r2
 800bea0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800beac:	2b00      	cmp	r3, #0
 800beae:	d004      	beq.n	800beba <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800beb4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800beb8:	d00a      	beq.n	800bed0 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d02e      	beq.n	800bf24 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800beca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800bece:	d129      	bne.n	800bf24 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800bed0:	4b4a      	ldr	r3, [pc, #296]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bed2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bed6:	0c1b      	lsrs	r3, r3, #16
 800bed8:	f003 0303 	and.w	r3, r3, #3
 800bedc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800bede:	4b47      	ldr	r3, [pc, #284]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bee0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bee4:	0f1b      	lsrs	r3, r3, #28
 800bee6:	f003 0307 	and.w	r3, r3, #7
 800beea:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	685b      	ldr	r3, [r3, #4]
 800bef0:	019a      	lsls	r2, r3, #6
 800bef2:	693b      	ldr	r3, [r7, #16]
 800bef4:	041b      	lsls	r3, r3, #16
 800bef6:	431a      	orrs	r2, r3
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	68db      	ldr	r3, [r3, #12]
 800befc:	061b      	lsls	r3, r3, #24
 800befe:	431a      	orrs	r2, r3
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	071b      	lsls	r3, r3, #28
 800bf04:	493d      	ldr	r1, [pc, #244]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf06:	4313      	orrs	r3, r2
 800bf08:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800bf0c:	4b3b      	ldr	r3, [pc, #236]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bf12:	f023 021f 	bic.w	r2, r3, #31
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf1a:	3b01      	subs	r3, #1
 800bf1c:	4937      	ldr	r1, [pc, #220]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf1e:	4313      	orrs	r3, r2
 800bf20:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d01d      	beq.n	800bf6c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800bf30:	4b32      	ldr	r3, [pc, #200]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf32:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bf36:	0e1b      	lsrs	r3, r3, #24
 800bf38:	f003 030f 	and.w	r3, r3, #15
 800bf3c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800bf3e:	4b2f      	ldr	r3, [pc, #188]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bf44:	0f1b      	lsrs	r3, r3, #28
 800bf46:	f003 0307 	and.w	r3, r3, #7
 800bf4a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	685b      	ldr	r3, [r3, #4]
 800bf50:	019a      	lsls	r2, r3, #6
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	691b      	ldr	r3, [r3, #16]
 800bf56:	041b      	lsls	r3, r3, #16
 800bf58:	431a      	orrs	r2, r3
 800bf5a:	693b      	ldr	r3, [r7, #16]
 800bf5c:	061b      	lsls	r3, r3, #24
 800bf5e:	431a      	orrs	r2, r3
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	071b      	lsls	r3, r3, #28
 800bf64:	4925      	ldr	r1, [pc, #148]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf66:	4313      	orrs	r3, r2
 800bf68:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d011      	beq.n	800bf9c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	685b      	ldr	r3, [r3, #4]
 800bf7c:	019a      	lsls	r2, r3, #6
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	691b      	ldr	r3, [r3, #16]
 800bf82:	041b      	lsls	r3, r3, #16
 800bf84:	431a      	orrs	r2, r3
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	68db      	ldr	r3, [r3, #12]
 800bf8a:	061b      	lsls	r3, r3, #24
 800bf8c:	431a      	orrs	r2, r3
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	689b      	ldr	r3, [r3, #8]
 800bf92:	071b      	lsls	r3, r3, #28
 800bf94:	4919      	ldr	r1, [pc, #100]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf96:	4313      	orrs	r3, r2
 800bf98:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800bf9c:	4b17      	ldr	r3, [pc, #92]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	4a16      	ldr	r2, [pc, #88]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bfa2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bfa6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bfa8:	f7f9 fe3a 	bl	8005c20 <HAL_GetTick>
 800bfac:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800bfae:	e008      	b.n	800bfc2 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800bfb0:	f7f9 fe36 	bl	8005c20 <HAL_GetTick>
 800bfb4:	4602      	mov	r2, r0
 800bfb6:	697b      	ldr	r3, [r7, #20]
 800bfb8:	1ad3      	subs	r3, r2, r3
 800bfba:	2b64      	cmp	r3, #100	@ 0x64
 800bfbc:	d901      	bls.n	800bfc2 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800bfbe:	2303      	movs	r3, #3
 800bfc0:	e0d7      	b.n	800c172 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800bfc2:	4b0e      	ldr	r3, [pc, #56]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d0f0      	beq.n	800bfb0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800bfce:	69bb      	ldr	r3, [r7, #24]
 800bfd0:	2b01      	cmp	r3, #1
 800bfd2:	f040 80cd 	bne.w	800c170 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800bfd6:	4b09      	ldr	r3, [pc, #36]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	4a08      	ldr	r2, [pc, #32]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bfdc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bfe0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bfe2:	f7f9 fe1d 	bl	8005c20 <HAL_GetTick>
 800bfe6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800bfe8:	e00a      	b.n	800c000 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800bfea:	f7f9 fe19 	bl	8005c20 <HAL_GetTick>
 800bfee:	4602      	mov	r2, r0
 800bff0:	697b      	ldr	r3, [r7, #20]
 800bff2:	1ad3      	subs	r3, r2, r3
 800bff4:	2b64      	cmp	r3, #100	@ 0x64
 800bff6:	d903      	bls.n	800c000 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800bff8:	2303      	movs	r3, #3
 800bffa:	e0ba      	b.n	800c172 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800bffc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c000:	4b5e      	ldr	r3, [pc, #376]	@ (800c17c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c008:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c00c:	d0ed      	beq.n	800bfea <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c016:	2b00      	cmp	r3, #0
 800c018:	d003      	beq.n	800c022 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d009      	beq.n	800c036 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d02e      	beq.n	800c08c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c032:	2b00      	cmp	r3, #0
 800c034:	d12a      	bne.n	800c08c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800c036:	4b51      	ldr	r3, [pc, #324]	@ (800c17c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c038:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c03c:	0c1b      	lsrs	r3, r3, #16
 800c03e:	f003 0303 	and.w	r3, r3, #3
 800c042:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c044:	4b4d      	ldr	r3, [pc, #308]	@ (800c17c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c046:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c04a:	0f1b      	lsrs	r3, r3, #28
 800c04c:	f003 0307 	and.w	r3, r3, #7
 800c050:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	695b      	ldr	r3, [r3, #20]
 800c056:	019a      	lsls	r2, r3, #6
 800c058:	693b      	ldr	r3, [r7, #16]
 800c05a:	041b      	lsls	r3, r3, #16
 800c05c:	431a      	orrs	r2, r3
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	699b      	ldr	r3, [r3, #24]
 800c062:	061b      	lsls	r3, r3, #24
 800c064:	431a      	orrs	r2, r3
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	071b      	lsls	r3, r3, #28
 800c06a:	4944      	ldr	r1, [pc, #272]	@ (800c17c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c06c:	4313      	orrs	r3, r2
 800c06e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800c072:	4b42      	ldr	r3, [pc, #264]	@ (800c17c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c074:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c078:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c080:	3b01      	subs	r3, #1
 800c082:	021b      	lsls	r3, r3, #8
 800c084:	493d      	ldr	r1, [pc, #244]	@ (800c17c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c086:	4313      	orrs	r3, r2
 800c088:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c094:	2b00      	cmp	r3, #0
 800c096:	d022      	beq.n	800c0de <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c09c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c0a0:	d11d      	bne.n	800c0de <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c0a2:	4b36      	ldr	r3, [pc, #216]	@ (800c17c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c0a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c0a8:	0e1b      	lsrs	r3, r3, #24
 800c0aa:	f003 030f 	and.w	r3, r3, #15
 800c0ae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c0b0:	4b32      	ldr	r3, [pc, #200]	@ (800c17c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c0b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c0b6:	0f1b      	lsrs	r3, r3, #28
 800c0b8:	f003 0307 	and.w	r3, r3, #7
 800c0bc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	695b      	ldr	r3, [r3, #20]
 800c0c2:	019a      	lsls	r2, r3, #6
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	6a1b      	ldr	r3, [r3, #32]
 800c0c8:	041b      	lsls	r3, r3, #16
 800c0ca:	431a      	orrs	r2, r3
 800c0cc:	693b      	ldr	r3, [r7, #16]
 800c0ce:	061b      	lsls	r3, r3, #24
 800c0d0:	431a      	orrs	r2, r3
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	071b      	lsls	r3, r3, #28
 800c0d6:	4929      	ldr	r1, [pc, #164]	@ (800c17c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c0d8:	4313      	orrs	r3, r2
 800c0da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	f003 0308 	and.w	r3, r3, #8
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d028      	beq.n	800c13c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c0ea:	4b24      	ldr	r3, [pc, #144]	@ (800c17c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c0ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c0f0:	0e1b      	lsrs	r3, r3, #24
 800c0f2:	f003 030f 	and.w	r3, r3, #15
 800c0f6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800c0f8:	4b20      	ldr	r3, [pc, #128]	@ (800c17c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c0fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c0fe:	0c1b      	lsrs	r3, r3, #16
 800c100:	f003 0303 	and.w	r3, r3, #3
 800c104:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	695b      	ldr	r3, [r3, #20]
 800c10a:	019a      	lsls	r2, r3, #6
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	041b      	lsls	r3, r3, #16
 800c110:	431a      	orrs	r2, r3
 800c112:	693b      	ldr	r3, [r7, #16]
 800c114:	061b      	lsls	r3, r3, #24
 800c116:	431a      	orrs	r2, r3
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	69db      	ldr	r3, [r3, #28]
 800c11c:	071b      	lsls	r3, r3, #28
 800c11e:	4917      	ldr	r1, [pc, #92]	@ (800c17c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c120:	4313      	orrs	r3, r2
 800c122:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800c126:	4b15      	ldr	r3, [pc, #84]	@ (800c17c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c128:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c12c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c134:	4911      	ldr	r1, [pc, #68]	@ (800c17c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c136:	4313      	orrs	r3, r2
 800c138:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800c13c:	4b0f      	ldr	r3, [pc, #60]	@ (800c17c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	4a0e      	ldr	r2, [pc, #56]	@ (800c17c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c142:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c146:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c148:	f7f9 fd6a 	bl	8005c20 <HAL_GetTick>
 800c14c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c14e:	e008      	b.n	800c162 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800c150:	f7f9 fd66 	bl	8005c20 <HAL_GetTick>
 800c154:	4602      	mov	r2, r0
 800c156:	697b      	ldr	r3, [r7, #20]
 800c158:	1ad3      	subs	r3, r2, r3
 800c15a:	2b64      	cmp	r3, #100	@ 0x64
 800c15c:	d901      	bls.n	800c162 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c15e:	2303      	movs	r3, #3
 800c160:	e007      	b.n	800c172 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c162:	4b06      	ldr	r3, [pc, #24]	@ (800c17c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c16a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c16e:	d1ef      	bne.n	800c150 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800c170:	2300      	movs	r3, #0
}
 800c172:	4618      	mov	r0, r3
 800c174:	3720      	adds	r7, #32
 800c176:	46bd      	mov	sp, r7
 800c178:	bd80      	pop	{r7, pc}
 800c17a:	bf00      	nop
 800c17c:	40023800 	.word	0x40023800

0800c180 <HAL_RCCEx_GetPeriphCLKConfig>:
  *         RCC configuration registers.
  * @param  PeriphClkInit pointer to the configured RCC_PeriphCLKInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c180:	b480      	push	{r7}
 800c182:	b085      	sub	sp, #20
 800c184:	af00      	add	r7, sp, #0
 800c186:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0;
 800c188:	2300      	movs	r3, #0
 800c18a:	60fb      	str	r3, [r7, #12]
                                        RCC_PERIPHCLK_USART6   | RCC_PERIPHCLK_UART7    |\
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48    | RCC_PERIPHCLK_SDMMC2   |\
                                        RCC_PERIPHCLK_DFSDM1   | RCC_PERIPHCLK_DFSDM1_AUDIO;
#else
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S      | RCC_PERIPHCLK_LPTIM1   |\
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	4a80      	ldr	r2, [pc, #512]	@ (800c390 <HAL_RCCEx_GetPeriphCLKConfig+0x210>)
 800c190:	601a      	str	r2, [r3, #0]
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48;
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the PLLI2S Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800c192:	4b80      	ldr	r3, [pc, #512]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c194:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c198:	099b      	lsrs	r3, r3, #6
 800c19a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SP = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800c1a2:	4b7c      	ldr	r3, [pc, #496]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c1a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c1a8:	0c1b      	lsrs	r3, r3, #16
 800c1aa:	f003 0203 	and.w	r2, r3, #3
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800c1b2:	4b78      	ldr	r3, [pc, #480]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c1b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c1b8:	0e1b      	lsrs	r3, r3, #24
 800c1ba:	f003 020f 	and.w	r2, r3, #15
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800c1c2:	4b74      	ldr	r3, [pc, #464]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c1c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c1c8:	0f1b      	lsrs	r3, r3, #28
 800c1ca:	f003 0207 	and.w	r2, r3, #7
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	609a      	str	r2, [r3, #8]

  /* Get the PLLSAI Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos);
 800c1d2:	4b70      	ldr	r3, [pc, #448]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c1d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1d8:	099b      	lsrs	r3, r3, #6
 800c1da:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	615a      	str	r2, [r3, #20]
  PeriphClkInit->PLLSAI.PLLSAIP = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800c1e2:	4b6c      	ldr	r3, [pc, #432]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c1e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1e8:	0c1b      	lsrs	r3, r3, #16
 800c1ea:	f003 0203 	and.w	r2, r3, #3
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	621a      	str	r2, [r3, #32]
  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c1f2:	4b68      	ldr	r3, [pc, #416]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c1f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1f8:	0e1b      	lsrs	r3, r3, #24
 800c1fa:	f003 020f 	and.w	r2, r3, #15
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	619a      	str	r2, [r3, #24]
  PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c202:	4b64      	ldr	r3, [pc, #400]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c204:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c208:	0f1b      	lsrs	r3, r3, #28
 800c20a:	f003 0207 	and.w	r2, r3, #7
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	61da      	str	r2, [r3, #28]

  /* Get the PLLSAI/PLLI2S division factors -------------------------------------------*/
  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) >> RCC_DCKCFGR1_PLLI2SDIVQ_Pos);
 800c212:	4b60      	ldr	r3, [pc, #384]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c214:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c218:	f003 021f 	and.w	r2, r3, #31
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	625a      	str	r2, [r3, #36]	@ 0x24
  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> RCC_DCKCFGR1_PLLSAIDIVQ_Pos);
 800c220:	4b5c      	ldr	r3, [pc, #368]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c222:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c226:	0a1b      	lsrs	r3, r3, #8
 800c228:	f003 021f 	and.w	r2, r3, #31
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	629a      	str	r2, [r3, #40]	@ 0x28
  PeriphClkInit->PLLSAIDivR = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVR) >> RCC_DCKCFGR1_PLLSAIDIVR_Pos);
 800c230:	4b58      	ldr	r3, [pc, #352]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c232:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c236:	0c1b      	lsrs	r3, r3, #16
 800c238:	f003 0203 	and.w	r2, r3, #3
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Get the SAI1 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();
 800c240:	4b54      	ldr	r3, [pc, #336]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c242:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c246:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Get the SAI2 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();
 800c24e:	4b51      	ldr	r3, [pc, #324]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c250:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c254:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get the I2S clock configuration ------------------------------------------*/
  PeriphClkInit->I2sClockSelection = __HAL_RCC_GET_I2SCLKSOURCE();
 800c25c:	4b4d      	ldr	r3, [pc, #308]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c25e:	689b      	ldr	r3, [r3, #8]
 800c260:	f403 0200 	and.w	r2, r3, #8388608	@ 0x800000
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Get the I2C1 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c1ClockSelection = __HAL_RCC_GET_I2C1_SOURCE();
 800c268:	4b4a      	ldr	r3, [pc, #296]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c26a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c26e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Get the I2C2 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c2ClockSelection = __HAL_RCC_GET_I2C2_SOURCE();
 800c276:	4b47      	ldr	r3, [pc, #284]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c278:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c27c:	f403 2240 	and.w	r2, r3, #786432	@ 0xc0000
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Get the I2C3 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c3ClockSelection = __HAL_RCC_GET_I2C3_SOURCE();
 800c284:	4b43      	ldr	r3, [pc, #268]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c286:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c28a:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Get the I2C4 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c4ClockSelection = __HAL_RCC_GET_I2C4_SOURCE();
 800c292:	4b40      	ldr	r3, [pc, #256]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c294:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c298:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Get the USART1 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart1ClockSelection = __HAL_RCC_GET_USART1_SOURCE();
 800c2a0:	4b3c      	ldr	r3, [pc, #240]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c2a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2a6:	f003 0203 	and.w	r2, r3, #3
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Get the USART2 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart2ClockSelection = __HAL_RCC_GET_USART2_SOURCE();
 800c2ae:	4b39      	ldr	r3, [pc, #228]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c2b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2b4:	f003 020c 	and.w	r2, r3, #12
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Get the USART3 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart3ClockSelection = __HAL_RCC_GET_USART3_SOURCE();
 800c2bc:	4b35      	ldr	r3, [pc, #212]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c2be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2c2:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the UART4 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart4ClockSelection = __HAL_RCC_GET_UART4_SOURCE();
 800c2ca:	4b32      	ldr	r3, [pc, #200]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c2cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2d0:	f003 02c0 	and.w	r2, r3, #192	@ 0xc0
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Get the UART5 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart5ClockSelection = __HAL_RCC_GET_UART5_SOURCE();
 800c2d8:	4b2e      	ldr	r3, [pc, #184]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c2da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2de:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get the USART6 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart6ClockSelection = __HAL_RCC_GET_USART6_SOURCE();
 800c2e6:	4b2b      	ldr	r3, [pc, #172]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c2e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2ec:	f403 6240 	and.w	r2, r3, #3072	@ 0xc00
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get the UART7 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart7ClockSelection = __HAL_RCC_GET_UART7_SOURCE();
 800c2f4:	4b27      	ldr	r3, [pc, #156]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c2f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2fa:	f403 5240 	and.w	r2, r3, #12288	@ 0x3000
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get the UART8 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart8ClockSelection = __HAL_RCC_GET_UART8_SOURCE();
 800c302:	4b24      	ldr	r3, [pc, #144]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c304:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c308:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Get the LPTIM1 clock configuration ------------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
 800c310:	4b20      	ldr	r3, [pc, #128]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c312:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c316:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Get the CEC clock configuration -----------------------------------------------*/
  PeriphClkInit->CecClockSelection = __HAL_RCC_GET_CEC_SOURCE();
 800c31e:	4b1d      	ldr	r3, [pc, #116]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c320:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c324:	f003 6280 	and.w	r2, r3, #67108864	@ 0x4000000
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Get the CK48 clock configuration -----------------------------------------------*/
  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
 800c32c:	4b19      	ldr	r3, [pc, #100]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c32e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c332:	f003 6200 	and.w	r2, r3, #134217728	@ 0x8000000
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Get the SDMMC1 clock configuration -----------------------------------------------*/
  PeriphClkInit->Sdmmc1ClockSelection = __HAL_RCC_GET_SDMMC1_SOURCE();
 800c33a:	4b16      	ldr	r3, [pc, #88]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c33c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c340:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  /* Get the DFSDM AUDIO clock configuration -----------------------------------------------*/
  PeriphClkInit->Dfsdm1AudioClockSelection = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the RTC Clock configuration -----------------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 800c34a:	4b12      	ldr	r3, [pc, #72]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c34c:	689b      	ldr	r3, [r3, #8]
 800c34e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800c352:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 800c354:	4b0f      	ldr	r3, [pc, #60]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c356:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c358:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	431a      	orrs	r2, r3
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Get the TIM Prescaler configuration --------------------------------------------*/
  if ((RCC->DCKCFGR1 & RCC_DCKCFGR1_TIMPRE) == RESET)
 800c364:	4b0b      	ldr	r3, [pc, #44]	@ (800c394 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c366:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c36a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d103      	bne.n	800c37a <HAL_RCCEx_GetPeriphCLKConfig+0x1fa>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	2200      	movs	r2, #0
 800c376:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 800c378:	e003      	b.n	800c382 <HAL_RCCEx_GetPeriphCLKConfig+0x202>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c380:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800c382:	bf00      	nop
 800c384:	3714      	adds	r7, #20
 800c386:	46bd      	mov	sp, r7
 800c388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c38c:	4770      	bx	lr
 800c38e:	bf00      	nop
 800c390:	00fffff1 	.word	0x00fffff1
 800c394:	40023800 	.word	0x40023800

0800c398 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800c398:	b480      	push	{r7}
 800c39a:	b087      	sub	sp, #28
 800c39c:	af00      	add	r7, sp, #0
 800c39e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800c3a0:	2300      	movs	r3, #0
 800c3a2:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 800c3a4:	2300      	movs	r3, #0
 800c3a6:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 800c3a8:	2300      	movs	r3, #0
 800c3aa:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 800c3ac:	2300      	movs	r3, #0
 800c3ae:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800c3b6:	f040 808d 	bne.w	800c4d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 800c3ba:	4b93      	ldr	r3, [pc, #588]	@ (800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c3bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c3c0:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 800c3c2:	68bb      	ldr	r3, [r7, #8]
 800c3c4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800c3c8:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800c3ca:	68bb      	ldr	r3, [r7, #8]
 800c3cc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c3d0:	d07c      	beq.n	800c4cc <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800c3d2:	68bb      	ldr	r3, [r7, #8]
 800c3d4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c3d8:	d87b      	bhi.n	800c4d2 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 800c3da:	68bb      	ldr	r3, [r7, #8]
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d004      	beq.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 800c3e0:	68bb      	ldr	r3, [r7, #8]
 800c3e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c3e6:	d039      	beq.n	800c45c <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800c3e8:	e073      	b.n	800c4d2 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c3ea:	4b87      	ldr	r3, [pc, #540]	@ (800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c3ec:	685b      	ldr	r3, [r3, #4]
 800c3ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d108      	bne.n	800c408 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c3f6:	4b84      	ldr	r3, [pc, #528]	@ (800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c3f8:	685b      	ldr	r3, [r3, #4]
 800c3fa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c3fe:	4a83      	ldr	r2, [pc, #524]	@ (800c60c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c400:	fbb2 f3f3 	udiv	r3, r2, r3
 800c404:	613b      	str	r3, [r7, #16]
 800c406:	e007      	b.n	800c418 <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c408:	4b7f      	ldr	r3, [pc, #508]	@ (800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c40a:	685b      	ldr	r3, [r3, #4]
 800c40c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c410:	4a7f      	ldr	r2, [pc, #508]	@ (800c610 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c412:	fbb2 f3f3 	udiv	r3, r2, r3
 800c416:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800c418:	4b7b      	ldr	r3, [pc, #492]	@ (800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c41a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c41e:	0e1b      	lsrs	r3, r3, #24
 800c420:	f003 030f 	and.w	r3, r3, #15
 800c424:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800c426:	4b78      	ldr	r3, [pc, #480]	@ (800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c428:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c42c:	099b      	lsrs	r3, r3, #6
 800c42e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c432:	693a      	ldr	r2, [r7, #16]
 800c434:	fb03 f202 	mul.w	r2, r3, r2
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c43e:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800c440:	4b71      	ldr	r3, [pc, #452]	@ (800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c442:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c446:	0a1b      	lsrs	r3, r3, #8
 800c448:	f003 031f 	and.w	r3, r3, #31
 800c44c:	3301      	adds	r3, #1
 800c44e:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800c450:	697a      	ldr	r2, [r7, #20]
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	fbb2 f3f3 	udiv	r3, r2, r3
 800c458:	617b      	str	r3, [r7, #20]
        break;
 800c45a:	e03b      	b.n	800c4d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c45c:	4b6a      	ldr	r3, [pc, #424]	@ (800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c45e:	685b      	ldr	r3, [r3, #4]
 800c460:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c464:	2b00      	cmp	r3, #0
 800c466:	d108      	bne.n	800c47a <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c468:	4b67      	ldr	r3, [pc, #412]	@ (800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c46a:	685b      	ldr	r3, [r3, #4]
 800c46c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c470:	4a66      	ldr	r2, [pc, #408]	@ (800c60c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c472:	fbb2 f3f3 	udiv	r3, r2, r3
 800c476:	613b      	str	r3, [r7, #16]
 800c478:	e007      	b.n	800c48a <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c47a:	4b63      	ldr	r3, [pc, #396]	@ (800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c47c:	685b      	ldr	r3, [r3, #4]
 800c47e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c482:	4a63      	ldr	r2, [pc, #396]	@ (800c610 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c484:	fbb2 f3f3 	udiv	r3, r2, r3
 800c488:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800c48a:	4b5f      	ldr	r3, [pc, #380]	@ (800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c48c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c490:	0e1b      	lsrs	r3, r3, #24
 800c492:	f003 030f 	and.w	r3, r3, #15
 800c496:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800c498:	4b5b      	ldr	r3, [pc, #364]	@ (800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c49a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c49e:	099b      	lsrs	r3, r3, #6
 800c4a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c4a4:	693a      	ldr	r2, [r7, #16]
 800c4a6:	fb03 f202 	mul.w	r2, r3, r2
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	fbb2 f3f3 	udiv	r3, r2, r3
 800c4b0:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800c4b2:	4b55      	ldr	r3, [pc, #340]	@ (800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c4b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c4b8:	f003 031f 	and.w	r3, r3, #31
 800c4bc:	3301      	adds	r3, #1
 800c4be:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800c4c0:	697a      	ldr	r2, [r7, #20]
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c4c8:	617b      	str	r3, [r7, #20]
        break;
 800c4ca:	e003      	b.n	800c4d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 800c4cc:	4b51      	ldr	r3, [pc, #324]	@ (800c614 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800c4ce:	617b      	str	r3, [r7, #20]
        break;
 800c4d0:	e000      	b.n	800c4d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 800c4d2:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c4da:	f040 808d 	bne.w	800c5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 800c4de:	4b4a      	ldr	r3, [pc, #296]	@ (800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c4e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c4e4:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 800c4e6:	68bb      	ldr	r3, [r7, #8]
 800c4e8:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800c4ec:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800c4ee:	68bb      	ldr	r3, [r7, #8]
 800c4f0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c4f4:	d07c      	beq.n	800c5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 800c4f6:	68bb      	ldr	r3, [r7, #8]
 800c4f8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c4fc:	d87b      	bhi.n	800c5f6 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 800c4fe:	68bb      	ldr	r3, [r7, #8]
 800c500:	2b00      	cmp	r3, #0
 800c502:	d004      	beq.n	800c50e <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 800c504:	68bb      	ldr	r3, [r7, #8]
 800c506:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c50a:	d039      	beq.n	800c580 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800c50c:	e073      	b.n	800c5f6 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c50e:	4b3e      	ldr	r3, [pc, #248]	@ (800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c510:	685b      	ldr	r3, [r3, #4]
 800c512:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c516:	2b00      	cmp	r3, #0
 800c518:	d108      	bne.n	800c52c <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c51a:	4b3b      	ldr	r3, [pc, #236]	@ (800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c51c:	685b      	ldr	r3, [r3, #4]
 800c51e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c522:	4a3a      	ldr	r2, [pc, #232]	@ (800c60c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c524:	fbb2 f3f3 	udiv	r3, r2, r3
 800c528:	613b      	str	r3, [r7, #16]
 800c52a:	e007      	b.n	800c53c <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c52c:	4b36      	ldr	r3, [pc, #216]	@ (800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c52e:	685b      	ldr	r3, [r3, #4]
 800c530:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c534:	4a36      	ldr	r2, [pc, #216]	@ (800c610 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c536:	fbb2 f3f3 	udiv	r3, r2, r3
 800c53a:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800c53c:	4b32      	ldr	r3, [pc, #200]	@ (800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c53e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c542:	0e1b      	lsrs	r3, r3, #24
 800c544:	f003 030f 	and.w	r3, r3, #15
 800c548:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800c54a:	4b2f      	ldr	r3, [pc, #188]	@ (800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c54c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c550:	099b      	lsrs	r3, r3, #6
 800c552:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c556:	693a      	ldr	r2, [r7, #16]
 800c558:	fb03 f202 	mul.w	r2, r3, r2
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c562:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800c564:	4b28      	ldr	r3, [pc, #160]	@ (800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c566:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c56a:	0a1b      	lsrs	r3, r3, #8
 800c56c:	f003 031f 	and.w	r3, r3, #31
 800c570:	3301      	adds	r3, #1
 800c572:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800c574:	697a      	ldr	r2, [r7, #20]
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	fbb2 f3f3 	udiv	r3, r2, r3
 800c57c:	617b      	str	r3, [r7, #20]
        break;
 800c57e:	e03b      	b.n	800c5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c580:	4b21      	ldr	r3, [pc, #132]	@ (800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c582:	685b      	ldr	r3, [r3, #4]
 800c584:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d108      	bne.n	800c59e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c58c:	4b1e      	ldr	r3, [pc, #120]	@ (800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c58e:	685b      	ldr	r3, [r3, #4]
 800c590:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c594:	4a1d      	ldr	r2, [pc, #116]	@ (800c60c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c596:	fbb2 f3f3 	udiv	r3, r2, r3
 800c59a:	613b      	str	r3, [r7, #16]
 800c59c:	e007      	b.n	800c5ae <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c59e:	4b1a      	ldr	r3, [pc, #104]	@ (800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c5a0:	685b      	ldr	r3, [r3, #4]
 800c5a2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c5a6:	4a1a      	ldr	r2, [pc, #104]	@ (800c610 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c5a8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5ac:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800c5ae:	4b16      	ldr	r3, [pc, #88]	@ (800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c5b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c5b4:	0e1b      	lsrs	r3, r3, #24
 800c5b6:	f003 030f 	and.w	r3, r3, #15
 800c5ba:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800c5bc:	4b12      	ldr	r3, [pc, #72]	@ (800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c5be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c5c2:	099b      	lsrs	r3, r3, #6
 800c5c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c5c8:	693a      	ldr	r2, [r7, #16]
 800c5ca:	fb03 f202 	mul.w	r2, r3, r2
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5d4:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800c5d6:	4b0c      	ldr	r3, [pc, #48]	@ (800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c5d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c5dc:	f003 031f 	and.w	r3, r3, #31
 800c5e0:	3301      	adds	r3, #1
 800c5e2:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800c5e4:	697a      	ldr	r2, [r7, #20]
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5ec:	617b      	str	r3, [r7, #20]
        break;
 800c5ee:	e003      	b.n	800c5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 800c5f0:	4b08      	ldr	r3, [pc, #32]	@ (800c614 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800c5f2:	617b      	str	r3, [r7, #20]
        break;
 800c5f4:	e000      	b.n	800c5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 800c5f6:	bf00      	nop
      }
    }
  }

  return frequency;
 800c5f8:	697b      	ldr	r3, [r7, #20]
}
 800c5fa:	4618      	mov	r0, r3
 800c5fc:	371c      	adds	r7, #28
 800c5fe:	46bd      	mov	sp, r7
 800c600:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c604:	4770      	bx	lr
 800c606:	bf00      	nop
 800c608:	40023800 	.word	0x40023800
 800c60c:	00f42400 	.word	0x00f42400
 800c610:	017d7840 	.word	0x017d7840
 800c614:	00bb8000 	.word	0x00bb8000

0800c618 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800c618:	b580      	push	{r7, lr}
 800c61a:	b084      	sub	sp, #16
 800c61c:	af00      	add	r7, sp, #0
 800c61e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	2b00      	cmp	r3, #0
 800c624:	d101      	bne.n	800c62a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800c626:	2301      	movs	r3, #1
 800c628:	e071      	b.n	800c70e <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	7f5b      	ldrb	r3, [r3, #29]
 800c62e:	b2db      	uxtb	r3, r3
 800c630:	2b00      	cmp	r3, #0
 800c632:	d105      	bne.n	800c640 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	2200      	movs	r2, #0
 800c638:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800c63a:	6878      	ldr	r0, [r7, #4]
 800c63c:	f7f6 fb9a 	bl	8002d74 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	2202      	movs	r2, #2
 800c644:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	68db      	ldr	r3, [r3, #12]
 800c64c:	f003 0310 	and.w	r3, r3, #16
 800c650:	2b10      	cmp	r3, #16
 800c652:	d053      	beq.n	800c6fc <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	22ca      	movs	r2, #202	@ 0xca
 800c65a:	625a      	str	r2, [r3, #36]	@ 0x24
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	2253      	movs	r2, #83	@ 0x53
 800c662:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800c664:	6878      	ldr	r0, [r7, #4]
 800c666:	f000 fac7 	bl	800cbf8 <RTC_EnterInitMode>
 800c66a:	4603      	mov	r3, r0
 800c66c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800c66e:	7bfb      	ldrb	r3, [r7, #15]
 800c670:	2b00      	cmp	r3, #0
 800c672:	d12a      	bne.n	800c6ca <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	6899      	ldr	r1, [r3, #8]
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	681a      	ldr	r2, [r3, #0]
 800c67e:	4b26      	ldr	r3, [pc, #152]	@ (800c718 <HAL_RTC_Init+0x100>)
 800c680:	400b      	ands	r3, r1
 800c682:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	6899      	ldr	r1, [r3, #8]
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	685a      	ldr	r2, [r3, #4]
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	691b      	ldr	r3, [r3, #16]
 800c692:	431a      	orrs	r2, r3
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	695b      	ldr	r3, [r3, #20]
 800c698:	431a      	orrs	r2, r3
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	430a      	orrs	r2, r1
 800c6a0:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	687a      	ldr	r2, [r7, #4]
 800c6a8:	68d2      	ldr	r2, [r2, #12]
 800c6aa:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	6919      	ldr	r1, [r3, #16]
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	689b      	ldr	r3, [r3, #8]
 800c6b6:	041a      	lsls	r2, r3, #16
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	430a      	orrs	r2, r1
 800c6be:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800c6c0:	6878      	ldr	r0, [r7, #4]
 800c6c2:	f000 fad0 	bl	800cc66 <RTC_ExitInitMode>
 800c6c6:	4603      	mov	r3, r0
 800c6c8:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800c6ca:	7bfb      	ldrb	r3, [r7, #15]
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d110      	bne.n	800c6f2 <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	f022 0208 	bic.w	r2, r2, #8
 800c6de:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	699a      	ldr	r2, [r3, #24]
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	430a      	orrs	r2, r1
 800c6f0:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	22ff      	movs	r2, #255	@ 0xff
 800c6f8:	625a      	str	r2, [r3, #36]	@ 0x24
 800c6fa:	e001      	b.n	800c700 <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800c6fc:	2300      	movs	r3, #0
 800c6fe:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800c700:	7bfb      	ldrb	r3, [r7, #15]
 800c702:	2b00      	cmp	r3, #0
 800c704:	d102      	bne.n	800c70c <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	2201      	movs	r2, #1
 800c70a:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800c70c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c70e:	4618      	mov	r0, r3
 800c710:	3710      	adds	r7, #16
 800c712:	46bd      	mov	sp, r7
 800c714:	bd80      	pop	{r7, pc}
 800c716:	bf00      	nop
 800c718:	ff8fffbf 	.word	0xff8fffbf

0800c71c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800c71c:	b590      	push	{r4, r7, lr}
 800c71e:	b087      	sub	sp, #28
 800c720:	af00      	add	r7, sp, #0
 800c722:	60f8      	str	r0, [r7, #12]
 800c724:	60b9      	str	r1, [r7, #8]
 800c726:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800c728:	2300      	movs	r3, #0
 800c72a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	7f1b      	ldrb	r3, [r3, #28]
 800c730:	2b01      	cmp	r3, #1
 800c732:	d101      	bne.n	800c738 <HAL_RTC_SetTime+0x1c>
 800c734:	2302      	movs	r3, #2
 800c736:	e085      	b.n	800c844 <HAL_RTC_SetTime+0x128>
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	2201      	movs	r2, #1
 800c73c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	2202      	movs	r2, #2
 800c742:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	2b00      	cmp	r3, #0
 800c748:	d126      	bne.n	800c798 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	689b      	ldr	r3, [r3, #8]
 800c750:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c754:	2b00      	cmp	r3, #0
 800c756:	d102      	bne.n	800c75e <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800c758:	68bb      	ldr	r3, [r7, #8]
 800c75a:	2200      	movs	r2, #0
 800c75c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c75e:	68bb      	ldr	r3, [r7, #8]
 800c760:	781b      	ldrb	r3, [r3, #0]
 800c762:	4618      	mov	r0, r3
 800c764:	f000 faa4 	bl	800ccb0 <RTC_ByteToBcd2>
 800c768:	4603      	mov	r3, r0
 800c76a:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c76c:	68bb      	ldr	r3, [r7, #8]
 800c76e:	785b      	ldrb	r3, [r3, #1]
 800c770:	4618      	mov	r0, r3
 800c772:	f000 fa9d 	bl	800ccb0 <RTC_ByteToBcd2>
 800c776:	4603      	mov	r3, r0
 800c778:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c77a:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800c77c:	68bb      	ldr	r3, [r7, #8]
 800c77e:	789b      	ldrb	r3, [r3, #2]
 800c780:	4618      	mov	r0, r3
 800c782:	f000 fa95 	bl	800ccb0 <RTC_ByteToBcd2>
 800c786:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c788:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800c78c:	68bb      	ldr	r3, [r7, #8]
 800c78e:	78db      	ldrb	r3, [r3, #3]
 800c790:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c792:	4313      	orrs	r3, r2
 800c794:	617b      	str	r3, [r7, #20]
 800c796:	e018      	b.n	800c7ca <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	689b      	ldr	r3, [r3, #8]
 800c79e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d102      	bne.n	800c7ac <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800c7a6:	68bb      	ldr	r3, [r7, #8]
 800c7a8:	2200      	movs	r2, #0
 800c7aa:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800c7ac:	68bb      	ldr	r3, [r7, #8]
 800c7ae:	781b      	ldrb	r3, [r3, #0]
 800c7b0:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800c7b2:	68bb      	ldr	r3, [r7, #8]
 800c7b4:	785b      	ldrb	r3, [r3, #1]
 800c7b6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800c7b8:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800c7ba:	68ba      	ldr	r2, [r7, #8]
 800c7bc:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800c7be:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800c7c0:	68bb      	ldr	r3, [r7, #8]
 800c7c2:	78db      	ldrb	r3, [r3, #3]
 800c7c4:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800c7c6:	4313      	orrs	r3, r2
 800c7c8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	22ca      	movs	r2, #202	@ 0xca
 800c7d0:	625a      	str	r2, [r3, #36]	@ 0x24
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	2253      	movs	r2, #83	@ 0x53
 800c7d8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c7da:	68f8      	ldr	r0, [r7, #12]
 800c7dc:	f000 fa0c 	bl	800cbf8 <RTC_EnterInitMode>
 800c7e0:	4603      	mov	r3, r0
 800c7e2:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800c7e4:	7cfb      	ldrb	r3, [r7, #19]
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d11e      	bne.n	800c828 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	681a      	ldr	r2, [r3, #0]
 800c7ee:	6979      	ldr	r1, [r7, #20]
 800c7f0:	4b16      	ldr	r3, [pc, #88]	@ (800c84c <HAL_RTC_SetTime+0x130>)
 800c7f2:	400b      	ands	r3, r1
 800c7f4:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	689a      	ldr	r2, [r3, #8]
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800c804:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	6899      	ldr	r1, [r3, #8]
 800c80c:	68bb      	ldr	r3, [r7, #8]
 800c80e:	68da      	ldr	r2, [r3, #12]
 800c810:	68bb      	ldr	r3, [r7, #8]
 800c812:	691b      	ldr	r3, [r3, #16]
 800c814:	431a      	orrs	r2, r3
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	430a      	orrs	r2, r1
 800c81c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800c81e:	68f8      	ldr	r0, [r7, #12]
 800c820:	f000 fa21 	bl	800cc66 <RTC_ExitInitMode>
 800c824:	4603      	mov	r3, r0
 800c826:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800c828:	7cfb      	ldrb	r3, [r7, #19]
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d102      	bne.n	800c834 <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	2201      	movs	r2, #1
 800c832:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	22ff      	movs	r2, #255	@ 0xff
 800c83a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	2200      	movs	r2, #0
 800c840:	771a      	strb	r2, [r3, #28]

  return status;
 800c842:	7cfb      	ldrb	r3, [r7, #19]
}
 800c844:	4618      	mov	r0, r3
 800c846:	371c      	adds	r7, #28
 800c848:	46bd      	mov	sp, r7
 800c84a:	bd90      	pop	{r4, r7, pc}
 800c84c:	007f7f7f 	.word	0x007f7f7f

0800c850 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800c850:	b590      	push	{r4, r7, lr}
 800c852:	b087      	sub	sp, #28
 800c854:	af00      	add	r7, sp, #0
 800c856:	60f8      	str	r0, [r7, #12]
 800c858:	60b9      	str	r1, [r7, #8]
 800c85a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800c85c:	2300      	movs	r3, #0
 800c85e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	7f1b      	ldrb	r3, [r3, #28]
 800c864:	2b01      	cmp	r3, #1
 800c866:	d101      	bne.n	800c86c <HAL_RTC_SetDate+0x1c>
 800c868:	2302      	movs	r3, #2
 800c86a:	e06f      	b.n	800c94c <HAL_RTC_SetDate+0xfc>
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	2201      	movs	r2, #1
 800c870:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	2202      	movs	r2, #2
 800c876:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d10e      	bne.n	800c89c <HAL_RTC_SetDate+0x4c>
 800c87e:	68bb      	ldr	r3, [r7, #8]
 800c880:	785b      	ldrb	r3, [r3, #1]
 800c882:	f003 0310 	and.w	r3, r3, #16
 800c886:	2b00      	cmp	r3, #0
 800c888:	d008      	beq.n	800c89c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800c88a:	68bb      	ldr	r3, [r7, #8]
 800c88c:	785b      	ldrb	r3, [r3, #1]
 800c88e:	f023 0310 	bic.w	r3, r3, #16
 800c892:	b2db      	uxtb	r3, r3
 800c894:	330a      	adds	r3, #10
 800c896:	b2da      	uxtb	r2, r3
 800c898:	68bb      	ldr	r3, [r7, #8]
 800c89a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d11c      	bne.n	800c8dc <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c8a2:	68bb      	ldr	r3, [r7, #8]
 800c8a4:	78db      	ldrb	r3, [r3, #3]
 800c8a6:	4618      	mov	r0, r3
 800c8a8:	f000 fa02 	bl	800ccb0 <RTC_ByteToBcd2>
 800c8ac:	4603      	mov	r3, r0
 800c8ae:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800c8b0:	68bb      	ldr	r3, [r7, #8]
 800c8b2:	785b      	ldrb	r3, [r3, #1]
 800c8b4:	4618      	mov	r0, r3
 800c8b6:	f000 f9fb 	bl	800ccb0 <RTC_ByteToBcd2>
 800c8ba:	4603      	mov	r3, r0
 800c8bc:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c8be:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800c8c0:	68bb      	ldr	r3, [r7, #8]
 800c8c2:	789b      	ldrb	r3, [r3, #2]
 800c8c4:	4618      	mov	r0, r3
 800c8c6:	f000 f9f3 	bl	800ccb0 <RTC_ByteToBcd2>
 800c8ca:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800c8cc:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800c8d0:	68bb      	ldr	r3, [r7, #8]
 800c8d2:	781b      	ldrb	r3, [r3, #0]
 800c8d4:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c8d6:	4313      	orrs	r3, r2
 800c8d8:	617b      	str	r3, [r7, #20]
 800c8da:	e00e      	b.n	800c8fa <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c8dc:	68bb      	ldr	r3, [r7, #8]
 800c8de:	78db      	ldrb	r3, [r3, #3]
 800c8e0:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800c8e2:	68bb      	ldr	r3, [r7, #8]
 800c8e4:	785b      	ldrb	r3, [r3, #1]
 800c8e6:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c8e8:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800c8ea:	68ba      	ldr	r2, [r7, #8]
 800c8ec:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800c8ee:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800c8f0:	68bb      	ldr	r3, [r7, #8]
 800c8f2:	781b      	ldrb	r3, [r3, #0]
 800c8f4:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c8f6:	4313      	orrs	r3, r2
 800c8f8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	22ca      	movs	r2, #202	@ 0xca
 800c900:	625a      	str	r2, [r3, #36]	@ 0x24
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	2253      	movs	r2, #83	@ 0x53
 800c908:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c90a:	68f8      	ldr	r0, [r7, #12]
 800c90c:	f000 f974 	bl	800cbf8 <RTC_EnterInitMode>
 800c910:	4603      	mov	r3, r0
 800c912:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800c914:	7cfb      	ldrb	r3, [r7, #19]
 800c916:	2b00      	cmp	r3, #0
 800c918:	d10a      	bne.n	800c930 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	681a      	ldr	r2, [r3, #0]
 800c91e:	6979      	ldr	r1, [r7, #20]
 800c920:	4b0c      	ldr	r3, [pc, #48]	@ (800c954 <HAL_RTC_SetDate+0x104>)
 800c922:	400b      	ands	r3, r1
 800c924:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800c926:	68f8      	ldr	r0, [r7, #12]
 800c928:	f000 f99d 	bl	800cc66 <RTC_ExitInitMode>
 800c92c:	4603      	mov	r3, r0
 800c92e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800c930:	7cfb      	ldrb	r3, [r7, #19]
 800c932:	2b00      	cmp	r3, #0
 800c934:	d102      	bne.n	800c93c <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	2201      	movs	r2, #1
 800c93a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	22ff      	movs	r2, #255	@ 0xff
 800c942:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	2200      	movs	r2, #0
 800c948:	771a      	strb	r2, [r3, #28]

  return status;
 800c94a:	7cfb      	ldrb	r3, [r7, #19]
}
 800c94c:	4618      	mov	r0, r3
 800c94e:	371c      	adds	r7, #28
 800c950:	46bd      	mov	sp, r7
 800c952:	bd90      	pop	{r4, r7, pc}
 800c954:	00ffff3f 	.word	0x00ffff3f

0800c958 <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800c958:	b590      	push	{r4, r7, lr}
 800c95a:	b089      	sub	sp, #36	@ 0x24
 800c95c:	af00      	add	r7, sp, #0
 800c95e:	60f8      	str	r0, [r7, #12]
 800c960:	60b9      	str	r1, [r7, #8]
 800c962:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 800c964:	2300      	movs	r3, #0
 800c966:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 800c968:	2300      	movs	r3, #0
 800c96a:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 800c96c:	2300      	movs	r3, #0
 800c96e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	7f1b      	ldrb	r3, [r3, #28]
 800c974:	2b01      	cmp	r3, #1
 800c976:	d101      	bne.n	800c97c <HAL_RTC_SetAlarm+0x24>
 800c978:	2302      	movs	r3, #2
 800c97a:	e113      	b.n	800cba4 <HAL_RTC_SetAlarm+0x24c>
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	2201      	movs	r2, #1
 800c980:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	2202      	movs	r2, #2
 800c986:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d137      	bne.n	800c9fe <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	689b      	ldr	r3, [r3, #8]
 800c994:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d102      	bne.n	800c9a2 <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800c99c:	68bb      	ldr	r3, [r7, #8]
 800c99e:	2200      	movs	r2, #0
 800c9a0:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800c9a2:	68bb      	ldr	r3, [r7, #8]
 800c9a4:	781b      	ldrb	r3, [r3, #0]
 800c9a6:	4618      	mov	r0, r3
 800c9a8:	f000 f982 	bl	800ccb0 <RTC_ByteToBcd2>
 800c9ac:	4603      	mov	r3, r0
 800c9ae:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800c9b0:	68bb      	ldr	r3, [r7, #8]
 800c9b2:	785b      	ldrb	r3, [r3, #1]
 800c9b4:	4618      	mov	r0, r3
 800c9b6:	f000 f97b 	bl	800ccb0 <RTC_ByteToBcd2>
 800c9ba:	4603      	mov	r3, r0
 800c9bc:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800c9be:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800c9c0:	68bb      	ldr	r3, [r7, #8]
 800c9c2:	789b      	ldrb	r3, [r3, #2]
 800c9c4:	4618      	mov	r0, r3
 800c9c6:	f000 f973 	bl	800ccb0 <RTC_ByteToBcd2>
 800c9ca:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800c9cc:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800c9d0:	68bb      	ldr	r3, [r7, #8]
 800c9d2:	78db      	ldrb	r3, [r3, #3]
 800c9d4:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800c9d6:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800c9da:	68bb      	ldr	r3, [r7, #8]
 800c9dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c9e0:	4618      	mov	r0, r3
 800c9e2:	f000 f965 	bl	800ccb0 <RTC_ByteToBcd2>
 800c9e6:	4603      	mov	r3, r0
 800c9e8:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800c9ea:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 800c9ee:	68bb      	ldr	r3, [r7, #8]
 800c9f0:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800c9f2:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800c9f4:	68bb      	ldr	r3, [r7, #8]
 800c9f6:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800c9f8:	4313      	orrs	r3, r2
 800c9fa:	61fb      	str	r3, [r7, #28]
 800c9fc:	e023      	b.n	800ca46 <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	689b      	ldr	r3, [r3, #8]
 800ca04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d102      	bne.n	800ca12 <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800ca0c:	68bb      	ldr	r3, [r7, #8]
 800ca0e:	2200      	movs	r2, #0
 800ca10:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800ca12:	68bb      	ldr	r3, [r7, #8]
 800ca14:	781b      	ldrb	r3, [r3, #0]
 800ca16:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800ca18:	68bb      	ldr	r3, [r7, #8]
 800ca1a:	785b      	ldrb	r3, [r3, #1]
 800ca1c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800ca1e:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800ca20:	68ba      	ldr	r2, [r7, #8]
 800ca22:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800ca24:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800ca26:	68bb      	ldr	r3, [r7, #8]
 800ca28:	78db      	ldrb	r3, [r3, #3]
 800ca2a:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800ca2c:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800ca2e:	68bb      	ldr	r3, [r7, #8]
 800ca30:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ca34:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800ca36:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 800ca38:	68bb      	ldr	r3, [r7, #8]
 800ca3a:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800ca3c:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 800ca3e:	68bb      	ldr	r3, [r7, #8]
 800ca40:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800ca42:	4313      	orrs	r3, r2
 800ca44:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800ca46:	68bb      	ldr	r3, [r7, #8]
 800ca48:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 800ca4a:	68bb      	ldr	r3, [r7, #8]
 800ca4c:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800ca4e:	4313      	orrs	r3, r2
 800ca50:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	22ca      	movs	r2, #202	@ 0xca
 800ca58:	625a      	str	r2, [r3, #36]	@ 0x24
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	2253      	movs	r2, #83	@ 0x53
 800ca60:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 800ca62:	68bb      	ldr	r3, [r7, #8]
 800ca64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ca6a:	d148      	bne.n	800cafe <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	689a      	ldr	r2, [r3, #8]
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ca7a:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	689a      	ldr	r2, [r3, #8]
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800ca8a:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	68db      	ldr	r3, [r3, #12]
 800ca92:	b2da      	uxtb	r2, r3
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 800ca9c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800ca9e:	f7f9 f8bf 	bl	8005c20 <HAL_GetTick>
 800caa2:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800caa4:	e013      	b.n	800cace <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800caa6:	f7f9 f8bb 	bl	8005c20 <HAL_GetTick>
 800caaa:	4602      	mov	r2, r0
 800caac:	69bb      	ldr	r3, [r7, #24]
 800caae:	1ad3      	subs	r3, r2, r3
 800cab0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800cab4:	d90b      	bls.n	800cace <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	22ff      	movs	r2, #255	@ 0xff
 800cabc:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800cabe:	68fb      	ldr	r3, [r7, #12]
 800cac0:	2203      	movs	r2, #3
 800cac2:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	2200      	movs	r2, #0
 800cac8:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800caca:	2303      	movs	r3, #3
 800cacc:	e06a      	b.n	800cba4 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	68db      	ldr	r3, [r3, #12]
 800cad4:	f003 0301 	and.w	r3, r3, #1
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d0e4      	beq.n	800caa6 <HAL_RTC_SetAlarm+0x14e>
      }
    }

    /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	69fa      	ldr	r2, [r7, #28]
 800cae2:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	697a      	ldr	r2, [r7, #20]
 800caea:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	681b      	ldr	r3, [r3, #0]
 800caf0:	689a      	ldr	r2, [r3, #8]
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800cafa:	609a      	str	r2, [r3, #8]
 800cafc:	e047      	b.n	800cb8e <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	689a      	ldr	r2, [r3, #8]
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800cb0c:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	689a      	ldr	r2, [r3, #8]
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800cb1c:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	68db      	ldr	r3, [r3, #12]
 800cb24:	b2da      	uxtb	r2, r3
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	f462 7220 	orn	r2, r2, #640	@ 0x280
 800cb2e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800cb30:	f7f9 f876 	bl	8005c20 <HAL_GetTick>
 800cb34:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800cb36:	e013      	b.n	800cb60 <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800cb38:	f7f9 f872 	bl	8005c20 <HAL_GetTick>
 800cb3c:	4602      	mov	r2, r0
 800cb3e:	69bb      	ldr	r3, [r7, #24]
 800cb40:	1ad3      	subs	r3, r2, r3
 800cb42:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800cb46:	d90b      	bls.n	800cb60 <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	22ff      	movs	r2, #255	@ 0xff
 800cb4e:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	2203      	movs	r2, #3
 800cb54:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	2200      	movs	r2, #0
 800cb5a:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800cb5c:	2303      	movs	r3, #3
 800cb5e:	e021      	b.n	800cba4 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800cb60:	68fb      	ldr	r3, [r7, #12]
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	68db      	ldr	r3, [r3, #12]
 800cb66:	f003 0302 	and.w	r3, r3, #2
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d0e4      	beq.n	800cb38 <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	69fa      	ldr	r2, [r7, #28]
 800cb74:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	681b      	ldr	r3, [r3, #0]
 800cb7a:	697a      	ldr	r2, [r7, #20]
 800cb7c:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	689a      	ldr	r2, [r3, #8]
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800cb8c:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	22ff      	movs	r2, #255	@ 0xff
 800cb94:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	2201      	movs	r2, #1
 800cb9a:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	2200      	movs	r2, #0
 800cba0:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800cba2:	2300      	movs	r3, #0
}
 800cba4:	4618      	mov	r0, r3
 800cba6:	3724      	adds	r7, #36	@ 0x24
 800cba8:	46bd      	mov	sp, r7
 800cbaa:	bd90      	pop	{r4, r7, pc}

0800cbac <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800cbac:	b580      	push	{r7, lr}
 800cbae:	b084      	sub	sp, #16
 800cbb0:	af00      	add	r7, sp, #0
 800cbb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800cbb4:	2300      	movs	r3, #0
 800cbb6:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	4a0d      	ldr	r2, [pc, #52]	@ (800cbf4 <HAL_RTC_WaitForSynchro+0x48>)
 800cbbe:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800cbc0:	f7f9 f82e 	bl	8005c20 <HAL_GetTick>
 800cbc4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800cbc6:	e009      	b.n	800cbdc <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800cbc8:	f7f9 f82a 	bl	8005c20 <HAL_GetTick>
 800cbcc:	4602      	mov	r2, r0
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	1ad3      	subs	r3, r2, r3
 800cbd2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800cbd6:	d901      	bls.n	800cbdc <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800cbd8:	2303      	movs	r3, #3
 800cbda:	e007      	b.n	800cbec <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	68db      	ldr	r3, [r3, #12]
 800cbe2:	f003 0320 	and.w	r3, r3, #32
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d0ee      	beq.n	800cbc8 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800cbea:	2300      	movs	r3, #0
}
 800cbec:	4618      	mov	r0, r3
 800cbee:	3710      	adds	r7, #16
 800cbf0:	46bd      	mov	sp, r7
 800cbf2:	bd80      	pop	{r7, pc}
 800cbf4:	0001ff5f 	.word	0x0001ff5f

0800cbf8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800cbf8:	b580      	push	{r7, lr}
 800cbfa:	b084      	sub	sp, #16
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800cc00:	2300      	movs	r3, #0
 800cc02:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800cc04:	2300      	movs	r3, #0
 800cc06:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	68db      	ldr	r3, [r3, #12]
 800cc0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d122      	bne.n	800cc5c <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	68da      	ldr	r2, [r3, #12]
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800cc24:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800cc26:	f7f8 fffb 	bl	8005c20 <HAL_GetTick>
 800cc2a:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800cc2c:	e00c      	b.n	800cc48 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800cc2e:	f7f8 fff7 	bl	8005c20 <HAL_GetTick>
 800cc32:	4602      	mov	r2, r0
 800cc34:	68bb      	ldr	r3, [r7, #8]
 800cc36:	1ad3      	subs	r3, r2, r3
 800cc38:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800cc3c:	d904      	bls.n	800cc48 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	2204      	movs	r2, #4
 800cc42:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800cc44:	2301      	movs	r3, #1
 800cc46:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	68db      	ldr	r3, [r3, #12]
 800cc4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d102      	bne.n	800cc5c <RTC_EnterInitMode+0x64>
 800cc56:	7bfb      	ldrb	r3, [r7, #15]
 800cc58:	2b01      	cmp	r3, #1
 800cc5a:	d1e8      	bne.n	800cc2e <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800cc5c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc5e:	4618      	mov	r0, r3
 800cc60:	3710      	adds	r7, #16
 800cc62:	46bd      	mov	sp, r7
 800cc64:	bd80      	pop	{r7, pc}

0800cc66 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800cc66:	b580      	push	{r7, lr}
 800cc68:	b084      	sub	sp, #16
 800cc6a:	af00      	add	r7, sp, #0
 800cc6c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cc6e:	2300      	movs	r3, #0
 800cc70:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	68da      	ldr	r2, [r3, #12]
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800cc80:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	689b      	ldr	r3, [r3, #8]
 800cc88:	f003 0320 	and.w	r3, r3, #32
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d10a      	bne.n	800cca6 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800cc90:	6878      	ldr	r0, [r7, #4]
 800cc92:	f7ff ff8b 	bl	800cbac <HAL_RTC_WaitForSynchro>
 800cc96:	4603      	mov	r3, r0
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d004      	beq.n	800cca6 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	2204      	movs	r2, #4
 800cca0:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800cca2:	2301      	movs	r3, #1
 800cca4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800cca6:	7bfb      	ldrb	r3, [r7, #15]
}
 800cca8:	4618      	mov	r0, r3
 800ccaa:	3710      	adds	r7, #16
 800ccac:	46bd      	mov	sp, r7
 800ccae:	bd80      	pop	{r7, pc}

0800ccb0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800ccb0:	b480      	push	{r7}
 800ccb2:	b085      	sub	sp, #20
 800ccb4:	af00      	add	r7, sp, #0
 800ccb6:	4603      	mov	r3, r0
 800ccb8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800ccba:	2300      	movs	r3, #0
 800ccbc:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800ccbe:	e005      	b.n	800cccc <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	3301      	adds	r3, #1
 800ccc4:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800ccc6:	79fb      	ldrb	r3, [r7, #7]
 800ccc8:	3b0a      	subs	r3, #10
 800ccca:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800cccc:	79fb      	ldrb	r3, [r7, #7]
 800ccce:	2b09      	cmp	r3, #9
 800ccd0:	d8f6      	bhi.n	800ccc0 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	b2db      	uxtb	r3, r3
 800ccd6:	011b      	lsls	r3, r3, #4
 800ccd8:	b2da      	uxtb	r2, r3
 800ccda:	79fb      	ldrb	r3, [r7, #7]
 800ccdc:	4313      	orrs	r3, r2
 800ccde:	b2db      	uxtb	r3, r3
}
 800cce0:	4618      	mov	r0, r3
 800cce2:	3714      	adds	r7, #20
 800cce4:	46bd      	mov	sp, r7
 800cce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccea:	4770      	bx	lr

0800ccec <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_POS1: PI8 is selected as RTC Timestamp Pin.
  *             @arg RTC_TIMESTAMPPIN_POS2: PC1 is selected as RTC Timestamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t RTC_TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 800ccec:	b480      	push	{r7}
 800ccee:	b087      	sub	sp, #28
 800ccf0:	af00      	add	r7, sp, #0
 800ccf2:	60f8      	str	r0, [r7, #12]
 800ccf4:	60b9      	str	r1, [r7, #8]
 800ccf6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800ccf8:	2300      	movs	r3, #0
 800ccfa:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(RTC_TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	7f1b      	ldrb	r3, [r3, #28]
 800cd00:	2b01      	cmp	r3, #1
 800cd02:	d101      	bne.n	800cd08 <HAL_RTCEx_SetTimeStamp+0x1c>
 800cd04:	2302      	movs	r3, #2
 800cd06:	e050      	b.n	800cdaa <HAL_RTCEx_SetTimeStamp+0xbe>
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	2201      	movs	r2, #1
 800cd0c:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	2202      	movs	r2, #2
 800cd12:	775a      	strb	r2, [r3, #29]

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	f022 0206 	bic.w	r2, r2, #6
 800cd22:	64da      	str	r2, [r3, #76]	@ 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 800cd24:	68fb      	ldr	r3, [r7, #12]
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	687a      	ldr	r2, [r7, #4]
 800cd30:	430a      	orrs	r2, r1
 800cd32:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	681b      	ldr	r3, [r3, #0]
 800cd38:	689a      	ldr	r2, [r3, #8]
 800cd3a:	4b1f      	ldr	r3, [pc, #124]	@ (800cdb8 <HAL_RTCEx_SetTimeStamp+0xcc>)
 800cd3c:	4013      	ands	r3, r2
 800cd3e:	617b      	str	r3, [r7, #20]

  /* Configure the Timestamp TSEDGE bit */
  tmpreg |= RTC_TimeStampEdge;
 800cd40:	697a      	ldr	r2, [r7, #20]
 800cd42:	68bb      	ldr	r3, [r7, #8]
 800cd44:	4313      	orrs	r3, r2
 800cd46:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	22ca      	movs	r2, #202	@ 0xca
 800cd4e:	625a      	str	r2, [r3, #36]	@ 0x24
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	2253      	movs	r2, #83	@ 0x53
 800cd56:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Copy the desired configuration into the CR register */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	697a      	ldr	r2, [r7, #20]
 800cd5e:	609a      	str	r2, [r3, #8]

  /* Clear RTC Timestamp flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	68db      	ldr	r3, [r3, #12]
 800cd66:	b2da      	uxtb	r2, r3
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	f462 6208 	orn	r2, r2, #2176	@ 0x880
 800cd70:	60da      	str	r2, [r3, #12]

  /* Clear RTC Timestamp overrun Flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF);
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	68db      	ldr	r3, [r3, #12]
 800cd78:	b2da      	uxtb	r2, r3
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	f462 5284 	orn	r2, r2, #4224	@ 0x1080
 800cd82:	60da      	str	r2, [r3, #12]

  /* Enable the Timestamp saving */
  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 800cd84:	68fb      	ldr	r3, [r7, #12]
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	689a      	ldr	r2, [r3, #8]
 800cd8a:	68fb      	ldr	r3, [r7, #12]
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cd92:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	681b      	ldr	r3, [r3, #0]
 800cd98:	22ff      	movs	r2, #255	@ 0xff
 800cd9a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	2201      	movs	r2, #1
 800cda0:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	2200      	movs	r2, #0
 800cda6:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800cda8:	2300      	movs	r3, #0
}
 800cdaa:	4618      	mov	r0, r3
 800cdac:	371c      	adds	r7, #28
 800cdae:	46bd      	mov	sp, r7
 800cdb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdb4:	4770      	bx	lr
 800cdb6:	bf00      	nop
 800cdb8:	fffff7f7 	.word	0xfffff7f7

0800cdbc <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800cdbc:	b580      	push	{r7, lr}
 800cdbe:	b088      	sub	sp, #32
 800cdc0:	af00      	add	r7, sp, #0
 800cdc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 800cdc4:	2300      	movs	r3, #0
 800cdc6:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 800cdc8:	2300      	movs	r3, #0
 800cdca:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 800cdcc:	2300      	movs	r3, #0
 800cdce:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	d101      	bne.n	800cdda <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 800cdd6:	2301      	movs	r3, #1
 800cdd8:	e156      	b.n	800d088 <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800cde0:	b2db      	uxtb	r3, r3
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d106      	bne.n	800cdf4 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	2200      	movs	r2, #0
 800cdea:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800cdee:	6878      	ldr	r0, [r7, #4]
 800cdf0:	f7f6 fbfa 	bl	80035e8 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	2202      	movs	r2, #2
 800cdf8:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 800cdfc:	6878      	ldr	r0, [r7, #4]
 800cdfe:	f000 fad5 	bl	800d3ac <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	68db      	ldr	r3, [r3, #12]
 800ce06:	2b02      	cmp	r3, #2
 800ce08:	d00c      	beq.n	800ce24 <HAL_SAI_Init+0x68>
 800ce0a:	2b02      	cmp	r3, #2
 800ce0c:	d80d      	bhi.n	800ce2a <HAL_SAI_Init+0x6e>
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d002      	beq.n	800ce18 <HAL_SAI_Init+0x5c>
 800ce12:	2b01      	cmp	r3, #1
 800ce14:	d003      	beq.n	800ce1e <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 800ce16:	e008      	b.n	800ce2a <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 800ce18:	2300      	movs	r3, #0
 800ce1a:	61fb      	str	r3, [r7, #28]
      break;
 800ce1c:	e006      	b.n	800ce2c <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800ce1e:	2310      	movs	r3, #16
 800ce20:	61fb      	str	r3, [r7, #28]
      break;
 800ce22:	e003      	b.n	800ce2c <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800ce24:	2320      	movs	r3, #32
 800ce26:	61fb      	str	r3, [r7, #28]
      break;
 800ce28:	e000      	b.n	800ce2c <HAL_SAI_Init+0x70>
      break;
 800ce2a:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	689b      	ldr	r3, [r3, #8]
 800ce30:	2b03      	cmp	r3, #3
 800ce32:	d81e      	bhi.n	800ce72 <HAL_SAI_Init+0xb6>
 800ce34:	a201      	add	r2, pc, #4	@ (adr r2, 800ce3c <HAL_SAI_Init+0x80>)
 800ce36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce3a:	bf00      	nop
 800ce3c:	0800ce4d 	.word	0x0800ce4d
 800ce40:	0800ce53 	.word	0x0800ce53
 800ce44:	0800ce5b 	.word	0x0800ce5b
 800ce48:	0800ce63 	.word	0x0800ce63
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 800ce4c:	2300      	movs	r3, #0
 800ce4e:	617b      	str	r3, [r7, #20]
    }
    break;
 800ce50:	e010      	b.n	800ce74 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800ce52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ce56:	617b      	str	r3, [r7, #20]
    }
    break;
 800ce58:	e00c      	b.n	800ce74 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800ce5a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ce5e:	617b      	str	r3, [r7, #20]
    }
    break;
 800ce60:	e008      	b.n	800ce74 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800ce62:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ce66:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800ce68:	69fb      	ldr	r3, [r7, #28]
 800ce6a:	f043 0301 	orr.w	r3, r3, #1
 800ce6e:	61fb      	str	r3, [r7, #28]
    }
    break;
 800ce70:	e000      	b.n	800ce74 <HAL_SAI_Init+0xb8>
    default:
      break;
 800ce72:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	4a85      	ldr	r2, [pc, #532]	@ (800d090 <HAL_SAI_Init+0x2d4>)
 800ce7a:	4293      	cmp	r3, r2
 800ce7c:	d004      	beq.n	800ce88 <HAL_SAI_Init+0xcc>
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	4a84      	ldr	r2, [pc, #528]	@ (800d094 <HAL_SAI_Init+0x2d8>)
 800ce84:	4293      	cmp	r3, r2
 800ce86:	d103      	bne.n	800ce90 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 800ce88:	4a83      	ldr	r2, [pc, #524]	@ (800d098 <HAL_SAI_Init+0x2dc>)
 800ce8a:	69fb      	ldr	r3, [r7, #28]
 800ce8c:	6013      	str	r3, [r2, #0]
 800ce8e:	e002      	b.n	800ce96 <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800ce90:	4a82      	ldr	r2, [pc, #520]	@ (800d09c <HAL_SAI_Init+0x2e0>)
 800ce92:	69fb      	ldr	r3, [r7, #28]
 800ce94:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	69db      	ldr	r3, [r3, #28]
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d04c      	beq.n	800cf38 <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 800ce9e:	2300      	movs	r3, #0
 800cea0:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	4a7a      	ldr	r2, [pc, #488]	@ (800d090 <HAL_SAI_Init+0x2d4>)
 800cea8:	4293      	cmp	r3, r2
 800ceaa:	d004      	beq.n	800ceb6 <HAL_SAI_Init+0xfa>
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	681b      	ldr	r3, [r3, #0]
 800ceb0:	4a78      	ldr	r2, [pc, #480]	@ (800d094 <HAL_SAI_Init+0x2d8>)
 800ceb2:	4293      	cmp	r3, r2
 800ceb4:	d104      	bne.n	800cec0 <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800ceb6:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800ceba:	f7ff fa6d 	bl	800c398 <HAL_RCCEx_GetPeriphCLKFreq>
 800cebe:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	4a76      	ldr	r2, [pc, #472]	@ (800d0a0 <HAL_SAI_Init+0x2e4>)
 800cec6:	4293      	cmp	r3, r2
 800cec8:	d004      	beq.n	800ced4 <HAL_SAI_Init+0x118>
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	4a75      	ldr	r2, [pc, #468]	@ (800d0a4 <HAL_SAI_Init+0x2e8>)
 800ced0:	4293      	cmp	r3, r2
 800ced2:	d104      	bne.n	800cede <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800ced4:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800ced8:	f7ff fa5e 	bl	800c398 <HAL_RCCEx_GetPeriphCLKFreq>
 800cedc:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 800cede:	693a      	ldr	r2, [r7, #16]
 800cee0:	4613      	mov	r3, r2
 800cee2:	009b      	lsls	r3, r3, #2
 800cee4:	4413      	add	r3, r2
 800cee6:	005b      	lsls	r3, r3, #1
 800cee8:	461a      	mov	r2, r3
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	69db      	ldr	r3, [r3, #28]
 800ceee:	025b      	lsls	r3, r3, #9
 800cef0:	fbb2 f3f3 	udiv	r3, r2, r3
 800cef4:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 800cef6:	68fb      	ldr	r3, [r7, #12]
 800cef8:	4a6b      	ldr	r2, [pc, #428]	@ (800d0a8 <HAL_SAI_Init+0x2ec>)
 800cefa:	fba2 2303 	umull	r2, r3, r2, r3
 800cefe:	08da      	lsrs	r2, r3, #3
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 800cf04:	68f9      	ldr	r1, [r7, #12]
 800cf06:	4b68      	ldr	r3, [pc, #416]	@ (800d0a8 <HAL_SAI_Init+0x2ec>)
 800cf08:	fba3 2301 	umull	r2, r3, r3, r1
 800cf0c:	08da      	lsrs	r2, r3, #3
 800cf0e:	4613      	mov	r3, r2
 800cf10:	009b      	lsls	r3, r3, #2
 800cf12:	4413      	add	r3, r2
 800cf14:	005b      	lsls	r3, r3, #1
 800cf16:	1aca      	subs	r2, r1, r3
 800cf18:	2a08      	cmp	r2, #8
 800cf1a:	d904      	bls.n	800cf26 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	6a1b      	ldr	r3, [r3, #32]
 800cf20:	1c5a      	adds	r2, r3, #1
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cf2a:	2b04      	cmp	r3, #4
 800cf2c:	d104      	bne.n	800cf38 <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	6a1b      	ldr	r3, [r3, #32]
 800cf32:	085a      	lsrs	r2, r3, #1
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	685b      	ldr	r3, [r3, #4]
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d003      	beq.n	800cf48 <HAL_SAI_Init+0x18c>
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	685b      	ldr	r3, [r3, #4]
 800cf44:	2b02      	cmp	r3, #2
 800cf46:	d109      	bne.n	800cf5c <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf4c:	2b01      	cmp	r3, #1
 800cf4e:	d101      	bne.n	800cf54 <HAL_SAI_Init+0x198>
 800cf50:	2300      	movs	r3, #0
 800cf52:	e001      	b.n	800cf58 <HAL_SAI_Init+0x19c>
 800cf54:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cf58:	61bb      	str	r3, [r7, #24]
 800cf5a:	e008      	b.n	800cf6e <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf60:	2b01      	cmp	r3, #1
 800cf62:	d102      	bne.n	800cf6a <HAL_SAI_Init+0x1ae>
 800cf64:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cf68:	e000      	b.n	800cf6c <HAL_SAI_Init+0x1b0>
 800cf6a:	2300      	movs	r3, #0
 800cf6c:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	6819      	ldr	r1, [r3, #0]
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	681a      	ldr	r2, [r3, #0]
 800cf78:	4b4c      	ldr	r3, [pc, #304]	@ (800d0ac <HAL_SAI_Init+0x2f0>)
 800cf7a:	400b      	ands	r3, r1
 800cf7c:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	6819      	ldr	r1, [r3, #0]
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	685a      	ldr	r2, [r3, #4]
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cf8c:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800cf92:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf98:	431a      	orrs	r2, r3
 800cf9a:	69bb      	ldr	r3, [r7, #24]
 800cf9c:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 800cf9e:	697b      	ldr	r3, [r7, #20]
 800cfa0:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 800cfa6:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	691b      	ldr	r3, [r3, #16]
 800cfac:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800cfb2:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	6a1b      	ldr	r3, [r3, #32]
 800cfb8:	051b      	lsls	r3, r3, #20
 800cfba:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	430a      	orrs	r2, r1
 800cfc2:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	6859      	ldr	r1, [r3, #4]
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	681a      	ldr	r2, [r3, #0]
 800cfce:	4b38      	ldr	r3, [pc, #224]	@ (800d0b0 <HAL_SAI_Init+0x2f4>)
 800cfd0:	400b      	ands	r3, r1
 800cfd2:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	6859      	ldr	r1, [r3, #4]
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	699a      	ldr	r2, [r3, #24]
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cfe2:	431a      	orrs	r2, r3
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cfe8:	431a      	orrs	r2, r3
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	430a      	orrs	r2, r1
 800cff0:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	6899      	ldr	r1, [r3, #8]
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	681a      	ldr	r2, [r3, #0]
 800cffc:	4b2d      	ldr	r3, [pc, #180]	@ (800d0b4 <HAL_SAI_Init+0x2f8>)
 800cffe:	400b      	ands	r3, r1
 800d000:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	6899      	ldr	r1, [r3, #8]
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d00c:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800d012:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 800d018:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 800d01e:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d024:	3b01      	subs	r3, #1
 800d026:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800d028:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	681b      	ldr	r3, [r3, #0]
 800d02e:	430a      	orrs	r2, r1
 800d030:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	68d9      	ldr	r1, [r3, #12]
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	681a      	ldr	r2, [r3, #0]
 800d03c:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800d040:	400b      	ands	r3, r1
 800d042:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	68d9      	ldr	r1, [r3, #12]
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d052:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d058:	041b      	lsls	r3, r3, #16
 800d05a:	431a      	orrs	r2, r3
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d060:	3b01      	subs	r3, #1
 800d062:	021b      	lsls	r3, r3, #8
 800d064:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	681b      	ldr	r3, [r3, #0]
 800d06a:	430a      	orrs	r2, r1
 800d06c:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	2200      	movs	r2, #0
 800d072:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	2201      	movs	r2, #1
 800d07a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	2200      	movs	r2, #0
 800d082:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800d086:	2300      	movs	r3, #0
}
 800d088:	4618      	mov	r0, r3
 800d08a:	3720      	adds	r7, #32
 800d08c:	46bd      	mov	sp, r7
 800d08e:	bd80      	pop	{r7, pc}
 800d090:	40015804 	.word	0x40015804
 800d094:	40015824 	.word	0x40015824
 800d098:	40015800 	.word	0x40015800
 800d09c:	40015c00 	.word	0x40015c00
 800d0a0:	40015c04 	.word	0x40015c04
 800d0a4:	40015c24 	.word	0x40015c24
 800d0a8:	cccccccd 	.word	0xcccccccd
 800d0ac:	ff05c010 	.word	0xff05c010
 800d0b0:	ffff1ff0 	.word	0xffff1ff0
 800d0b4:	fff88000 	.word	0xfff88000

0800d0b8 <HAL_SAI_DeInit>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DeInit(SAI_HandleTypeDef *hsai)
{
 800d0b8:	b580      	push	{r7, lr}
 800d0ba:	b082      	sub	sp, #8
 800d0bc:	af00      	add	r7, sp, #0
 800d0be:	6078      	str	r0, [r7, #4]
  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d101      	bne.n	800d0ca <HAL_SAI_DeInit+0x12>
  {
    return HAL_ERROR;
 800d0c6:	2301      	movs	r3, #1
 800d0c8:	e027      	b.n	800d11a <HAL_SAI_DeInit+0x62>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	2202      	movs	r2, #2
 800d0ce:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	681b      	ldr	r3, [r3, #0]
 800d0d6:	2200      	movs	r2, #0
 800d0d8:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	f04f 32ff 	mov.w	r2, #4294967295
 800d0e2:	619a      	str	r2, [r3, #24]

  /* Disable the SAI */
  SAI_Disable(hsai);
 800d0e4:	6878      	ldr	r0, [r7, #4]
 800d0e6:	f000 f961 	bl	800d3ac <SAI_Disable>

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	685a      	ldr	r2, [r3, #4]
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	f042 0208 	orr.w	r2, r2, #8
 800d0f8:	605a      	str	r2, [r3, #4]
  {
    hsai->MspDeInitCallback = HAL_SAI_MspDeInit;
  }
  hsai->MspDeInitCallback(hsai);
#else
  HAL_SAI_MspDeInit(hsai);
 800d0fa:	6878      	ldr	r0, [r7, #4]
 800d0fc:	f7f6 fb52 	bl	80037a4 <HAL_SAI_MspDeInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	2200      	movs	r2, #0
 800d104:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_RESET;
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	2200      	movs	r2, #0
 800d10c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	2200      	movs	r2, #0
 800d114:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800d118:	2300      	movs	r3, #0
}
 800d11a:	4618      	mov	r0, r3
 800d11c:	3708      	adds	r7, #8
 800d11e:	46bd      	mov	sp, r7
 800d120:	bd80      	pop	{r7, pc}

0800d122 <HAL_SAI_DMAStop>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DMAStop(SAI_HandleTypeDef *hsai)
{
 800d122:	b580      	push	{r7, lr}
 800d124:	b084      	sub	sp, #16
 800d126:	af00      	add	r7, sp, #0
 800d128:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d12a:	2300      	movs	r3, #0
 800d12c:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800d134:	2b01      	cmp	r3, #1
 800d136:	d101      	bne.n	800d13c <HAL_SAI_DMAStop+0x1a>
 800d138:	2302      	movs	r3, #2
 800d13a:	e061      	b.n	800d200 <HAL_SAI_DMAStop+0xde>
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	2201      	movs	r2, #1
 800d140:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable SAI peripheral */
  SAI_Disable(hsai);
 800d144:	6878      	ldr	r0, [r7, #4]
 800d146:	f000 f931 	bl	800d3ac <SAI_Disable>

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	681a      	ldr	r2, [r3, #0]
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800d158:	601a      	str	r2, [r3, #0]

  /* Abort the SAI Tx DMA Stream */
  if ((hsai->hdmatx != NULL) && (hsai->State == HAL_SAI_STATE_BUSY_TX))
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d01c      	beq.n	800d19c <HAL_SAI_DMAStop+0x7a>
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d168:	b2db      	uxtb	r3, r3
 800d16a:	2b12      	cmp	r3, #18
 800d16c:	d116      	bne.n	800d19c <HAL_SAI_DMAStop+0x7a>
  {
    if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d172:	4618      	mov	r0, r3
 800d174:	f7f9 fbd6 	bl	8006924 <HAL_DMA_Abort>
 800d178:	4603      	mov	r3, r0
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	d00e      	beq.n	800d19c <HAL_SAI_DMAStop+0x7a>
    {
      /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
      if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d182:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d184:	2b80      	cmp	r3, #128	@ 0x80
 800d186:	d009      	beq.n	800d19c <HAL_SAI_DMAStop+0x7a>
      {
        status = HAL_ERROR;
 800d188:	2301      	movs	r3, #1
 800d18a:	73fb      	strb	r3, [r7, #15]
        hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d192:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }
    }
  }

  /* Abort the SAI Rx DMA Stream */
  if ((hsai->hdmarx != NULL) && (hsai->State == HAL_SAI_STATE_BUSY_RX))
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d01c      	beq.n	800d1de <HAL_SAI_DMAStop+0xbc>
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d1aa:	b2db      	uxtb	r3, r3
 800d1ac:	2b22      	cmp	r3, #34	@ 0x22
 800d1ae:	d116      	bne.n	800d1de <HAL_SAI_DMAStop+0xbc>
  {
    if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d1b4:	4618      	mov	r0, r3
 800d1b6:	f7f9 fbb5 	bl	8006924 <HAL_DMA_Abort>
 800d1ba:	4603      	mov	r3, r0
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d00e      	beq.n	800d1de <HAL_SAI_DMAStop+0xbc>
    {
      /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
      if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d1c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d1c6:	2b80      	cmp	r3, #128	@ 0x80
 800d1c8:	d009      	beq.n	800d1de <HAL_SAI_DMAStop+0xbc>
      {
        status = HAL_ERROR;
 800d1ca:	2301      	movs	r3, #1
 800d1cc:	73fb      	strb	r3, [r7, #15]
        hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d1d4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }
    }
  }

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	685a      	ldr	r2, [r3, #4]
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	f042 0208 	orr.w	r2, r2, #8
 800d1ec:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	2201      	movs	r2, #1
 800d1f2:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	2200      	movs	r2, #0
 800d1fa:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 800d1fe:	7bfb      	ldrb	r3, [r7, #15]
}
 800d200:	4618      	mov	r0, r3
 800d202:	3710      	adds	r7, #16
 800d204:	46bd      	mov	sp, r7
 800d206:	bd80      	pop	{r7, pc}

0800d208 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800d208:	b580      	push	{r7, lr}
 800d20a:	b084      	sub	sp, #16
 800d20c:	af00      	add	r7, sp, #0
 800d20e:	60f8      	str	r0, [r7, #12]
 800d210:	60b9      	str	r1, [r7, #8]
 800d212:	4613      	mov	r3, r2
 800d214:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0))
 800d216:	68bb      	ldr	r3, [r7, #8]
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d002      	beq.n	800d222 <HAL_SAI_Receive_DMA+0x1a>
 800d21c:	88fb      	ldrh	r3, [r7, #6]
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d101      	bne.n	800d226 <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800d222:	2301      	movs	r3, #1
 800d224:	e074      	b.n	800d310 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800d226:	68fb      	ldr	r3, [r7, #12]
 800d228:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d22c:	b2db      	uxtb	r3, r3
 800d22e:	2b01      	cmp	r3, #1
 800d230:	d16d      	bne.n	800d30e <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800d238:	2b01      	cmp	r3, #1
 800d23a:	d101      	bne.n	800d240 <HAL_SAI_Receive_DMA+0x38>
 800d23c:	2302      	movs	r3, #2
 800d23e:	e067      	b.n	800d310 <HAL_SAI_Receive_DMA+0x108>
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	2201      	movs	r2, #1
 800d244:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	68ba      	ldr	r2, [r7, #8]
 800d24c:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	88fa      	ldrh	r2, [r7, #6]
 800d252:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	88fa      	ldrh	r2, [r7, #6]
 800d25a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	2200      	movs	r2, #0
 800d262:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	2222      	movs	r2, #34	@ 0x22
 800d26a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 800d26e:	68fb      	ldr	r3, [r7, #12]
 800d270:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d272:	4a29      	ldr	r2, [pc, #164]	@ (800d318 <HAL_SAI_Receive_DMA+0x110>)
 800d274:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d27a:	4a28      	ldr	r2, [pc, #160]	@ (800d31c <HAL_SAI_Receive_DMA+0x114>)
 800d27c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800d27e:	68fb      	ldr	r3, [r7, #12]
 800d280:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d282:	4a27      	ldr	r2, [pc, #156]	@ (800d320 <HAL_SAI_Receive_DMA+0x118>)
 800d284:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d28a:	2200      	movs	r2, #0
 800d28c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	331c      	adds	r3, #28
 800d298:	4619      	mov	r1, r3
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d29e:	461a      	mov	r2, r3
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d2a6:	f7f9 fadd 	bl	8006864 <HAL_DMA_Start_IT>
 800d2aa:	4603      	mov	r3, r0
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d005      	beq.n	800d2bc <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	2200      	movs	r2, #0
 800d2b4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 800d2b8:	2301      	movs	r3, #1
 800d2ba:	e029      	b.n	800d310 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800d2bc:	2100      	movs	r1, #0
 800d2be:	68f8      	ldr	r0, [r7, #12]
 800d2c0:	f000 f83e 	bl	800d340 <SAI_InterruptFlag>
 800d2c4:	4601      	mov	r1, r0
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	691a      	ldr	r2, [r3, #16]
 800d2cc:	68fb      	ldr	r3, [r7, #12]
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	430a      	orrs	r2, r1
 800d2d2:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	681a      	ldr	r2, [r3, #0]
 800d2da:	68fb      	ldr	r3, [r7, #12]
 800d2dc:	681b      	ldr	r3, [r3, #0]
 800d2de:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800d2e2:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	681b      	ldr	r3, [r3, #0]
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	d107      	bne.n	800d302 <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	681b      	ldr	r3, [r3, #0]
 800d2f6:	681a      	ldr	r2, [r3, #0]
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	681b      	ldr	r3, [r3, #0]
 800d2fc:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800d300:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800d302:	68fb      	ldr	r3, [r7, #12]
 800d304:	2200      	movs	r2, #0
 800d306:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800d30a:	2300      	movs	r3, #0
 800d30c:	e000      	b.n	800d310 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 800d30e:	2302      	movs	r3, #2
  }
}
 800d310:	4618      	mov	r0, r3
 800d312:	3710      	adds	r7, #16
 800d314:	46bd      	mov	sp, r7
 800d316:	bd80      	pop	{r7, pc}
 800d318:	0800d47d 	.word	0x0800d47d
 800d31c:	0800d41d 	.word	0x0800d41d
 800d320:	0800d499 	.word	0x0800d499

0800d324 <HAL_SAI_GetState>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL state
  */
HAL_SAI_StateTypeDef HAL_SAI_GetState(const SAI_HandleTypeDef *hsai)
{
 800d324:	b480      	push	{r7}
 800d326:	b083      	sub	sp, #12
 800d328:	af00      	add	r7, sp, #0
 800d32a:	6078      	str	r0, [r7, #4]
  return hsai->State;
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d332:	b2db      	uxtb	r3, r3
}
 800d334:	4618      	mov	r0, r3
 800d336:	370c      	adds	r7, #12
 800d338:	46bd      	mov	sp, r7
 800d33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d33e:	4770      	bx	lr

0800d340 <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, uint32_t mode)
{
 800d340:	b480      	push	{r7}
 800d342:	b085      	sub	sp, #20
 800d344:	af00      	add	r7, sp, #0
 800d346:	6078      	str	r0, [r7, #4]
 800d348:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800d34a:	2301      	movs	r3, #1
 800d34c:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800d34e:	683b      	ldr	r3, [r7, #0]
 800d350:	2b01      	cmp	r3, #1
 800d352:	d103      	bne.n	800d35c <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	f043 0308 	orr.w	r3, r3, #8
 800d35a:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d360:	2b08      	cmp	r3, #8
 800d362:	d10b      	bne.n	800d37c <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800d368:	2b03      	cmp	r3, #3
 800d36a:	d003      	beq.n	800d374 <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	685b      	ldr	r3, [r3, #4]
 800d370:	2b01      	cmp	r3, #1
 800d372:	d103      	bne.n	800d37c <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 800d374:	68fb      	ldr	r3, [r7, #12]
 800d376:	f043 0310 	orr.w	r3, r3, #16
 800d37a:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	685b      	ldr	r3, [r3, #4]
 800d380:	2b03      	cmp	r3, #3
 800d382:	d003      	beq.n	800d38c <SAI_InterruptFlag+0x4c>
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	685b      	ldr	r3, [r3, #4]
 800d388:	2b02      	cmp	r3, #2
 800d38a:	d104      	bne.n	800d396 <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800d392:	60fb      	str	r3, [r7, #12]
 800d394:	e003      	b.n	800d39e <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	f043 0304 	orr.w	r3, r3, #4
 800d39c:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800d39e:	68fb      	ldr	r3, [r7, #12]
}
 800d3a0:	4618      	mov	r0, r3
 800d3a2:	3714      	adds	r7, #20
 800d3a4:	46bd      	mov	sp, r7
 800d3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3aa:	4770      	bx	lr

0800d3ac <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800d3ac:	b480      	push	{r7}
 800d3ae:	b085      	sub	sp, #20
 800d3b0:	af00      	add	r7, sp, #0
 800d3b2:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 800d3b4:	4b17      	ldr	r3, [pc, #92]	@ (800d414 <SAI_Disable+0x68>)
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	4a17      	ldr	r2, [pc, #92]	@ (800d418 <SAI_Disable+0x6c>)
 800d3ba:	fba2 2303 	umull	r2, r3, r2, r3
 800d3be:	0b1b      	lsrs	r3, r3, #12
 800d3c0:	009b      	lsls	r3, r3, #2
 800d3c2:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800d3c4:	2300      	movs	r3, #0
 800d3c6:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	681a      	ldr	r2, [r3, #0]
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800d3d6:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	1e5a      	subs	r2, r3, #1
 800d3dc:	60fa      	str	r2, [r7, #12]
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d10a      	bne.n	800d3f8 <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d3e8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 800d3f2:	2303      	movs	r3, #3
 800d3f4:	72fb      	strb	r3, [r7, #11]
      break;
 800d3f6:	e006      	b.n	800d406 <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d402:	2b00      	cmp	r3, #0
 800d404:	d1e8      	bne.n	800d3d8 <SAI_Disable+0x2c>

  return status;
 800d406:	7afb      	ldrb	r3, [r7, #11]
}
 800d408:	4618      	mov	r0, r3
 800d40a:	3714      	adds	r7, #20
 800d40c:	46bd      	mov	sp, r7
 800d40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d412:	4770      	bx	lr
 800d414:	20000008 	.word	0x20000008
 800d418:	95cbec1b 	.word	0x95cbec1b

0800d41c <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800d41c:	b580      	push	{r7, lr}
 800d41e:	b084      	sub	sp, #16
 800d420:	af00      	add	r7, sp, #0
 800d422:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d428:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	69db      	ldr	r3, [r3, #28]
 800d42e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d432:	d01c      	beq.n	800d46e <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800d434:	68fb      	ldr	r3, [r7, #12]
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	681a      	ldr	r2, [r3, #0]
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	681b      	ldr	r3, [r3, #0]
 800d43e:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800d442:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	2200      	movs	r2, #0
 800d448:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800d44c:	2100      	movs	r1, #0
 800d44e:	68f8      	ldr	r0, [r7, #12]
 800d450:	f7ff ff76 	bl	800d340 <SAI_InterruptFlag>
 800d454:	4603      	mov	r3, r0
 800d456:	43d9      	mvns	r1, r3
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	691a      	ldr	r2, [r3, #16]
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	400a      	ands	r2, r1
 800d464:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800d466:	68fb      	ldr	r3, [r7, #12]
 800d468:	2201      	movs	r2, #1
 800d46a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800d46e:	68f8      	ldr	r0, [r7, #12]
 800d470:	f7f8 fa22 	bl	80058b8 <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800d474:	bf00      	nop
 800d476:	3710      	adds	r7, #16
 800d478:	46bd      	mov	sp, r7
 800d47a:	bd80      	pop	{r7, pc}

0800d47c <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d47c:	b580      	push	{r7, lr}
 800d47e:	b084      	sub	sp, #16
 800d480:	af00      	add	r7, sp, #0
 800d482:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d488:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800d48a:	68f8      	ldr	r0, [r7, #12]
 800d48c:	f7f8 fa1e 	bl	80058cc <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800d490:	bf00      	nop
 800d492:	3710      	adds	r7, #16
 800d494:	46bd      	mov	sp, r7
 800d496:	bd80      	pop	{r7, pc}

0800d498 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800d498:	b580      	push	{r7, lr}
 800d49a:	b084      	sub	sp, #16
 800d49c:	af00      	add	r7, sp, #0
 800d49e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d4a4:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d4ac:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 800d4b6:	68fb      	ldr	r3, [r7, #12]
 800d4b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d4ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d4bc:	2b01      	cmp	r3, #1
 800d4be:	d004      	beq.n	800d4ca <SAI_DMAError+0x32>
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d4c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d4c6:	2b01      	cmp	r3, #1
 800d4c8:	d112      	bne.n	800d4f0 <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	681a      	ldr	r2, [r3, #0]
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800d4d8:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 800d4da:	68f8      	ldr	r0, [r7, #12]
 800d4dc:	f7ff ff66 	bl	800d3ac <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	2201      	movs	r2, #1
 800d4e4:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	2200      	movs	r2, #0
 800d4ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800d4f0:	68f8      	ldr	r0, [r7, #12]
 800d4f2:	f7f7 ffe1 	bl	80054b8 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800d4f6:	bf00      	nop
 800d4f8:	3710      	adds	r7, #16
 800d4fa:	46bd      	mov	sp, r7
 800d4fc:	bd80      	pop	{r7, pc}

0800d4fe <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800d4fe:	b580      	push	{r7, lr}
 800d500:	b082      	sub	sp, #8
 800d502:	af00      	add	r7, sp, #0
 800d504:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	2b00      	cmp	r3, #0
 800d50a:	d101      	bne.n	800d510 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800d50c:	2301      	movs	r3, #1
 800d50e:	e022      	b.n	800d556 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d516:	b2db      	uxtb	r3, r3
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d105      	bne.n	800d528 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	2200      	movs	r2, #0
 800d520:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800d522:	6878      	ldr	r0, [r7, #4]
 800d524:	f7f5 fc54 	bl	8002dd0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	2203      	movs	r2, #3
 800d52c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800d530:	6878      	ldr	r0, [r7, #4]
 800d532:	f000 f815 	bl	800d560 <HAL_SD_InitCard>
 800d536:	4603      	mov	r3, r0
 800d538:	2b00      	cmp	r3, #0
 800d53a:	d001      	beq.n	800d540 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800d53c:	2301      	movs	r3, #1
 800d53e:	e00a      	b.n	800d556 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	2200      	movs	r2, #0
 800d544:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	2200      	movs	r2, #0
 800d54a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	2201      	movs	r2, #1
 800d550:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800d554:	2300      	movs	r3, #0
}
 800d556:	4618      	mov	r0, r3
 800d558:	3708      	adds	r7, #8
 800d55a:	46bd      	mov	sp, r7
 800d55c:	bd80      	pop	{r7, pc}
	...

0800d560 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800d560:	b5b0      	push	{r4, r5, r7, lr}
 800d562:	b08e      	sub	sp, #56	@ 0x38
 800d564:	af04      	add	r7, sp, #16
 800d566:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800d568:	2300      	movs	r3, #0
 800d56a:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 800d56c:	2300      	movs	r3, #0
 800d56e:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800d570:	2300      	movs	r3, #0
 800d572:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800d574:	2300      	movs	r3, #0
 800d576:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800d578:	2300      	movs	r3, #0
 800d57a:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800d57c:	2376      	movs	r3, #118	@ 0x76
 800d57e:	623b      	str	r3, [r7, #32]

  /* Initialize SDMMC peripheral interface with default configuration */
  SDMMC_Init(hsd->Instance, Init);
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	681d      	ldr	r5, [r3, #0]
 800d584:	466c      	mov	r4, sp
 800d586:	f107 0318 	add.w	r3, r7, #24
 800d58a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d58e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d592:	f107 030c 	add.w	r3, r7, #12
 800d596:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d598:	4628      	mov	r0, r5
 800d59a:	f003 fa2d 	bl	80109f8 <SDMMC_Init>

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	685a      	ldr	r2, [r3, #4]
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800d5ac:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	681b      	ldr	r3, [r3, #0]
 800d5b2:	4618      	mov	r0, r3
 800d5b4:	f003 fa6a 	bl	8010a8c <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	685a      	ldr	r2, [r3, #4]
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	681b      	ldr	r3, [r3, #0]
 800d5c2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d5c6:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800d5c8:	2002      	movs	r0, #2
 800d5ca:	f7f8 fb35 	bl	8005c38 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800d5ce:	6878      	ldr	r0, [r7, #4]
 800d5d0:	f000 fff4 	bl	800e5bc <SD_PowerON>
 800d5d4:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800d5d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	d00b      	beq.n	800d5f4 <HAL_SD_InitCard+0x94>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	2201      	movs	r2, #1
 800d5e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d5e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5ea:	431a      	orrs	r2, r3
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800d5f0:	2301      	movs	r3, #1
 800d5f2:	e02e      	b.n	800d652 <HAL_SD_InitCard+0xf2>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800d5f4:	6878      	ldr	r0, [r7, #4]
 800d5f6:	f000 ff13 	bl	800e420 <SD_InitCard>
 800d5fa:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800d5fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d00b      	beq.n	800d61a <HAL_SD_InitCard+0xba>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	2201      	movs	r2, #1
 800d606:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d60e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d610:	431a      	orrs	r2, r3
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800d616:	2301      	movs	r3, #1
 800d618:	e01b      	b.n	800d652 <HAL_SD_InitCard+0xf2>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800d622:	4618      	mov	r0, r3
 800d624:	f003 fac4 	bl	8010bb0 <SDMMC_CmdBlockLength>
 800d628:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800d62a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d00f      	beq.n	800d650 <HAL_SD_InitCard+0xf0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	4a09      	ldr	r2, [pc, #36]	@ (800d65c <HAL_SD_InitCard+0xfc>)
 800d636:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d63c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d63e:	431a      	orrs	r2, r3
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	2201      	movs	r2, #1
 800d648:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800d64c:	2301      	movs	r3, #1
 800d64e:	e000      	b.n	800d652 <HAL_SD_InitCard+0xf2>
  }

  return HAL_OK;
 800d650:	2300      	movs	r3, #0
}
 800d652:	4618      	mov	r0, r3
 800d654:	3728      	adds	r7, #40	@ 0x28
 800d656:	46bd      	mov	sp, r7
 800d658:	bdb0      	pop	{r4, r5, r7, pc}
 800d65a:	bf00      	nop
 800d65c:	004005ff 	.word	0x004005ff

0800d660 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800d660:	b580      	push	{r7, lr}
 800d662:	b08c      	sub	sp, #48	@ 0x30
 800d664:	af00      	add	r7, sp, #0
 800d666:	60f8      	str	r0, [r7, #12]
 800d668:	60b9      	str	r1, [r7, #8]
 800d66a:	607a      	str	r2, [r7, #4]
 800d66c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800d672:	68bb      	ldr	r3, [r7, #8]
 800d674:	2b00      	cmp	r3, #0
 800d676:	d107      	bne.n	800d688 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d678:	68fb      	ldr	r3, [r7, #12]
 800d67a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d67c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800d684:	2301      	movs	r3, #1
 800d686:	e0c3      	b.n	800d810 <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800d688:	68fb      	ldr	r3, [r7, #12]
 800d68a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d68e:	b2db      	uxtb	r3, r3
 800d690:	2b01      	cmp	r3, #1
 800d692:	f040 80bc 	bne.w	800d80e <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d696:	68fb      	ldr	r3, [r7, #12]
 800d698:	2200      	movs	r2, #0
 800d69a:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800d69c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d69e:	683b      	ldr	r3, [r7, #0]
 800d6a0:	441a      	add	r2, r3
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d6a6:	429a      	cmp	r2, r3
 800d6a8:	d907      	bls.n	800d6ba <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800d6aa:	68fb      	ldr	r3, [r7, #12]
 800d6ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d6ae:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800d6b2:	68fb      	ldr	r3, [r7, #12]
 800d6b4:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800d6b6:	2301      	movs	r3, #1
 800d6b8:	e0aa      	b.n	800d810 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	2203      	movs	r2, #3
 800d6be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800d6c2:	68fb      	ldr	r3, [r7, #12]
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	2200      	movs	r2, #0
 800d6c8:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 800d6d8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d6de:	4a4e      	ldr	r2, [pc, #312]	@ (800d818 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 800d6e0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d6e6:	4a4d      	ldr	r2, [pc, #308]	@ (800d81c <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800d6e8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d6ee:	2200      	movs	r2, #0
 800d6f0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800d6f2:	68fb      	ldr	r3, [r7, #12]
 800d6f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d6f6:	2200      	movs	r2, #0
 800d6f8:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800d706:	68fb      	ldr	r3, [r7, #12]
 800d708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d70a:	689a      	ldr	r2, [r3, #8]
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d710:	681b      	ldr	r3, [r3, #0]
 800d712:	430a      	orrs	r2, r1
 800d714:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	3380      	adds	r3, #128	@ 0x80
 800d720:	4619      	mov	r1, r3
 800d722:	68ba      	ldr	r2, [r7, #8]
 800d724:	683b      	ldr	r3, [r7, #0]
 800d726:	025b      	lsls	r3, r3, #9
 800d728:	089b      	lsrs	r3, r3, #2
 800d72a:	f7f9 f89b 	bl	8006864 <HAL_DMA_Start_IT>
 800d72e:	4603      	mov	r3, r0
 800d730:	2b00      	cmp	r3, #0
 800d732:	d017      	beq.n	800d764 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800d734:	68fb      	ldr	r3, [r7, #12]
 800d736:	681b      	ldr	r3, [r3, #0]
 800d738:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 800d742:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	4a35      	ldr	r2, [pc, #212]	@ (800d820 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800d74a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800d74c:	68fb      	ldr	r3, [r7, #12]
 800d74e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d750:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800d754:	68fb      	ldr	r3, [r7, #12]
 800d756:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d758:	68fb      	ldr	r3, [r7, #12]
 800d75a:	2201      	movs	r2, #1
 800d75c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800d760:	2301      	movs	r3, #1
 800d762:	e055      	b.n	800d810 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800d764:	68fb      	ldr	r3, [r7, #12]
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d76a:	68fb      	ldr	r3, [r7, #12]
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	f042 0208 	orr.w	r2, r2, #8
 800d772:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800d774:	68fb      	ldr	r3, [r7, #12]
 800d776:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d778:	2b01      	cmp	r3, #1
 800d77a:	d002      	beq.n	800d782 <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 800d77c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d77e:	025b      	lsls	r3, r3, #9
 800d780:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d782:	f04f 33ff 	mov.w	r3, #4294967295
 800d786:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800d788:	683b      	ldr	r3, [r7, #0]
 800d78a:	025b      	lsls	r3, r3, #9
 800d78c:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800d78e:	2390      	movs	r3, #144	@ 0x90
 800d790:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800d792:	2302      	movs	r3, #2
 800d794:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800d796:	2300      	movs	r3, #0
 800d798:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800d79a:	2301      	movs	r3, #1
 800d79c:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	681b      	ldr	r3, [r3, #0]
 800d7a2:	f107 0210 	add.w	r2, r7, #16
 800d7a6:	4611      	mov	r1, r2
 800d7a8:	4618      	mov	r0, r3
 800d7aa:	f003 f9d5 	bl	8010b58 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800d7ae:	683b      	ldr	r3, [r7, #0]
 800d7b0:	2b01      	cmp	r3, #1
 800d7b2:	d90a      	bls.n	800d7ca <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800d7b4:	68fb      	ldr	r3, [r7, #12]
 800d7b6:	2282      	movs	r2, #130	@ 0x82
 800d7b8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800d7ba:	68fb      	ldr	r3, [r7, #12]
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d7c0:	4618      	mov	r0, r3
 800d7c2:	f003 fa39 	bl	8010c38 <SDMMC_CmdReadMultiBlock>
 800d7c6:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800d7c8:	e009      	b.n	800d7de <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	2281      	movs	r2, #129	@ 0x81
 800d7ce:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800d7d0:	68fb      	ldr	r3, [r7, #12]
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d7d6:	4618      	mov	r0, r3
 800d7d8:	f003 fa0c 	bl	8010bf4 <SDMMC_CmdReadSingleBlock>
 800d7dc:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800d7de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d012      	beq.n	800d80a <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	4a0d      	ldr	r2, [pc, #52]	@ (800d820 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800d7ea:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d7f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7f2:	431a      	orrs	r2, r3
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800d7f8:	68fb      	ldr	r3, [r7, #12]
 800d7fa:	2201      	movs	r2, #1
 800d7fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	2200      	movs	r2, #0
 800d804:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800d806:	2301      	movs	r3, #1
 800d808:	e002      	b.n	800d810 <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 800d80a:	2300      	movs	r3, #0
 800d80c:	e000      	b.n	800d810 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 800d80e:	2302      	movs	r3, #2
  }
}
 800d810:	4618      	mov	r0, r3
 800d812:	3730      	adds	r7, #48	@ 0x30
 800d814:	46bd      	mov	sp, r7
 800d816:	bd80      	pop	{r7, pc}
 800d818:	0800e22f 	.word	0x0800e22f
 800d81c:	0800e2a1 	.word	0x0800e2a1
 800d820:	004005ff 	.word	0x004005ff

0800d824 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800d824:	b580      	push	{r7, lr}
 800d826:	b08c      	sub	sp, #48	@ 0x30
 800d828:	af00      	add	r7, sp, #0
 800d82a:	60f8      	str	r0, [r7, #12]
 800d82c:	60b9      	str	r1, [r7, #8]
 800d82e:	607a      	str	r2, [r7, #4]
 800d830:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800d836:	68bb      	ldr	r3, [r7, #8]
 800d838:	2b00      	cmp	r3, #0
 800d83a:	d107      	bne.n	800d84c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d840:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800d848:	2301      	movs	r3, #1
 800d84a:	e0c6      	b.n	800d9da <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800d84c:	68fb      	ldr	r3, [r7, #12]
 800d84e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d852:	b2db      	uxtb	r3, r3
 800d854:	2b01      	cmp	r3, #1
 800d856:	f040 80bf 	bne.w	800d9d8 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d85a:	68fb      	ldr	r3, [r7, #12]
 800d85c:	2200      	movs	r2, #0
 800d85e:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800d860:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d862:	683b      	ldr	r3, [r7, #0]
 800d864:	441a      	add	r2, r3
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d86a:	429a      	cmp	r2, r3
 800d86c:	d907      	bls.n	800d87e <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d872:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800d87a:	2301      	movs	r3, #1
 800d87c:	e0ad      	b.n	800d9da <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	2203      	movs	r2, #3
 800d882:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	2200      	movs	r2, #0
 800d88c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800d88e:	68fb      	ldr	r3, [r7, #12]
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d894:	68fb      	ldr	r3, [r7, #12]
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	f042 021a 	orr.w	r2, r2, #26
 800d89c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d8a2:	4a50      	ldr	r2, [pc, #320]	@ (800d9e4 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 800d8a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d8aa:	4a4f      	ldr	r2, [pc, #316]	@ (800d9e8 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 800d8ac:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800d8ae:	68fb      	ldr	r3, [r7, #12]
 800d8b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d8b2:	2200      	movs	r2, #0
 800d8b4:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d8ba:	2b01      	cmp	r3, #1
 800d8bc:	d002      	beq.n	800d8c4 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800d8be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8c0:	025b      	lsls	r3, r3, #9
 800d8c2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800d8c4:	683b      	ldr	r3, [r7, #0]
 800d8c6:	2b01      	cmp	r3, #1
 800d8c8:	d90a      	bls.n	800d8e0 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800d8ca:	68fb      	ldr	r3, [r7, #12]
 800d8cc:	22a0      	movs	r2, #160	@ 0xa0
 800d8ce:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800d8d0:	68fb      	ldr	r3, [r7, #12]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d8d6:	4618      	mov	r0, r3
 800d8d8:	f003 f9f2 	bl	8010cc0 <SDMMC_CmdWriteMultiBlock>
 800d8dc:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800d8de:	e009      	b.n	800d8f4 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800d8e0:	68fb      	ldr	r3, [r7, #12]
 800d8e2:	2290      	movs	r2, #144	@ 0x90
 800d8e4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800d8e6:	68fb      	ldr	r3, [r7, #12]
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d8ec:	4618      	mov	r0, r3
 800d8ee:	f003 f9c5 	bl	8010c7c <SDMMC_CmdWriteSingleBlock>
 800d8f2:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800d8f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d012      	beq.n	800d920 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d8fa:	68fb      	ldr	r3, [r7, #12]
 800d8fc:	681b      	ldr	r3, [r3, #0]
 800d8fe:	4a3b      	ldr	r2, [pc, #236]	@ (800d9ec <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800d900:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800d902:	68fb      	ldr	r3, [r7, #12]
 800d904:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d906:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d908:	431a      	orrs	r2, r3
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d90e:	68fb      	ldr	r3, [r7, #12]
 800d910:	2201      	movs	r2, #1
 800d912:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d916:	68fb      	ldr	r3, [r7, #12]
 800d918:	2200      	movs	r2, #0
 800d91a:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800d91c:	2301      	movs	r3, #1
 800d91e:	e05c      	b.n	800d9da <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d926:	68fb      	ldr	r3, [r7, #12]
 800d928:	681b      	ldr	r3, [r3, #0]
 800d92a:	f042 0208 	orr.w	r2, r2, #8
 800d92e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800d930:	68fb      	ldr	r3, [r7, #12]
 800d932:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d934:	2240      	movs	r2, #64	@ 0x40
 800d936:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800d938:	68fb      	ldr	r3, [r7, #12]
 800d93a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d93c:	681b      	ldr	r3, [r3, #0]
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800d944:	68fb      	ldr	r3, [r7, #12]
 800d946:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d948:	689a      	ldr	r2, [r3, #8]
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	430a      	orrs	r2, r1
 800d952:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800d954:	68fb      	ldr	r3, [r7, #12]
 800d956:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800d958:	68b9      	ldr	r1, [r7, #8]
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	3380      	adds	r3, #128	@ 0x80
 800d960:	461a      	mov	r2, r3
 800d962:	683b      	ldr	r3, [r7, #0]
 800d964:	025b      	lsls	r3, r3, #9
 800d966:	089b      	lsrs	r3, r3, #2
 800d968:	f7f8 ff7c 	bl	8006864 <HAL_DMA_Start_IT>
 800d96c:	4603      	mov	r3, r0
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d01a      	beq.n	800d9a8 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800d972:	68fb      	ldr	r3, [r7, #12]
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	f022 021a 	bic.w	r2, r2, #26
 800d980:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d982:	68fb      	ldr	r3, [r7, #12]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	4a19      	ldr	r2, [pc, #100]	@ (800d9ec <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800d988:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d98e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800d992:	68fb      	ldr	r3, [r7, #12]
 800d994:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d996:	68fb      	ldr	r3, [r7, #12]
 800d998:	2201      	movs	r2, #1
 800d99a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d99e:	68fb      	ldr	r3, [r7, #12]
 800d9a0:	2200      	movs	r2, #0
 800d9a2:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800d9a4:	2301      	movs	r3, #1
 800d9a6:	e018      	b.n	800d9da <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d9a8:	f04f 33ff 	mov.w	r3, #4294967295
 800d9ac:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800d9ae:	683b      	ldr	r3, [r7, #0]
 800d9b0:	025b      	lsls	r3, r3, #9
 800d9b2:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800d9b4:	2390      	movs	r3, #144	@ 0x90
 800d9b6:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800d9b8:	2300      	movs	r3, #0
 800d9ba:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800d9bc:	2300      	movs	r3, #0
 800d9be:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800d9c0:	2301      	movs	r3, #1
 800d9c2:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800d9c4:	68fb      	ldr	r3, [r7, #12]
 800d9c6:	681b      	ldr	r3, [r3, #0]
 800d9c8:	f107 0210 	add.w	r2, r7, #16
 800d9cc:	4611      	mov	r1, r2
 800d9ce:	4618      	mov	r0, r3
 800d9d0:	f003 f8c2 	bl	8010b58 <SDMMC_ConfigData>

      return HAL_OK;
 800d9d4:	2300      	movs	r3, #0
 800d9d6:	e000      	b.n	800d9da <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 800d9d8:	2302      	movs	r3, #2
  }
}
 800d9da:	4618      	mov	r0, r3
 800d9dc:	3730      	adds	r7, #48	@ 0x30
 800d9de:	46bd      	mov	sp, r7
 800d9e0:	bd80      	pop	{r7, pc}
 800d9e2:	bf00      	nop
 800d9e4:	0800e205 	.word	0x0800e205
 800d9e8:	0800e2a1 	.word	0x0800e2a1
 800d9ec:	004005ff 	.word	0x004005ff

0800d9f0 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800d9f0:	b580      	push	{r7, lr}
 800d9f2:	b084      	sub	sp, #16
 800d9f4:	af00      	add	r7, sp, #0
 800d9f6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d9fc:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800da04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d008      	beq.n	800da1e <HAL_SD_IRQHandler+0x2e>
 800da0c:	68fb      	ldr	r3, [r7, #12]
 800da0e:	f003 0308 	and.w	r3, r3, #8
 800da12:	2b00      	cmp	r3, #0
 800da14:	d003      	beq.n	800da1e <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800da16:	6878      	ldr	r0, [r7, #4]
 800da18:	f000 ffef 	bl	800e9fa <SD_Read_IT>
 800da1c:	e15a      	b.n	800dcd4 <HAL_SD_IRQHandler+0x2e4>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	681b      	ldr	r3, [r3, #0]
 800da22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800da24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800da28:	2b00      	cmp	r3, #0
 800da2a:	f000 808d 	beq.w	800db48 <HAL_SD_IRQHandler+0x158>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800da36:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	681a      	ldr	r2, [r3, #0]
 800da42:	4b9a      	ldr	r3, [pc, #616]	@ (800dcac <HAL_SD_IRQHandler+0x2bc>)
 800da44:	400b      	ands	r3, r1
 800da46:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	f022 0201 	bic.w	r2, r2, #1
 800da56:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	f003 0308 	and.w	r3, r3, #8
 800da5e:	2b00      	cmp	r3, #0
 800da60:	d039      	beq.n	800dad6 <HAL_SD_IRQHandler+0xe6>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	f003 0302 	and.w	r3, r3, #2
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d104      	bne.n	800da76 <HAL_SD_IRQHandler+0x86>
 800da6c:	68fb      	ldr	r3, [r7, #12]
 800da6e:	f003 0320 	and.w	r3, r3, #32
 800da72:	2b00      	cmp	r3, #0
 800da74:	d011      	beq.n	800da9a <HAL_SD_IRQHandler+0xaa>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	681b      	ldr	r3, [r3, #0]
 800da7a:	4618      	mov	r0, r3
 800da7c:	f003 f942 	bl	8010d04 <SDMMC_CmdStopTransfer>
 800da80:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800da82:	68bb      	ldr	r3, [r7, #8]
 800da84:	2b00      	cmp	r3, #0
 800da86:	d008      	beq.n	800da9a <HAL_SD_IRQHandler+0xaa>
        {
          hsd->ErrorCode |= errorstate;
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800da8c:	68bb      	ldr	r3, [r7, #8]
 800da8e:	431a      	orrs	r2, r3
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800da94:	6878      	ldr	r0, [r7, #4]
 800da96:	f000 f921 	bl	800dcdc <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	681b      	ldr	r3, [r3, #0]
 800da9e:	f240 523a 	movw	r2, #1338	@ 0x53a
 800daa2:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	2201      	movs	r2, #1
 800daa8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	2200      	movs	r2, #0
 800dab0:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800dab2:	68fb      	ldr	r3, [r7, #12]
 800dab4:	f003 0301 	and.w	r3, r3, #1
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d104      	bne.n	800dac6 <HAL_SD_IRQHandler+0xd6>
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	f003 0302 	and.w	r3, r3, #2
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d003      	beq.n	800dace <HAL_SD_IRQHandler+0xde>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800dac6:	6878      	ldr	r0, [r7, #4]
 800dac8:	f004 f8ce 	bl	8011c68 <HAL_SD_RxCpltCallback>
 800dacc:	e102      	b.n	800dcd4 <HAL_SD_IRQHandler+0x2e4>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800dace:	6878      	ldr	r0, [r7, #4]
 800dad0:	f004 f8c0 	bl	8011c54 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800dad4:	e0fe      	b.n	800dcd4 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dadc:	2b00      	cmp	r3, #0
 800dade:	f000 80f9 	beq.w	800dcd4 <HAL_SD_IRQHandler+0x2e4>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	f003 0320 	and.w	r3, r3, #32
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d011      	beq.n	800db10 <HAL_SD_IRQHandler+0x120>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	681b      	ldr	r3, [r3, #0]
 800daf0:	4618      	mov	r0, r3
 800daf2:	f003 f907 	bl	8010d04 <SDMMC_CmdStopTransfer>
 800daf6:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800daf8:	68bb      	ldr	r3, [r7, #8]
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	d008      	beq.n	800db10 <HAL_SD_IRQHandler+0x120>
          hsd->ErrorCode |= errorstate;
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800db02:	68bb      	ldr	r3, [r7, #8]
 800db04:	431a      	orrs	r2, r3
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 800db0a:	6878      	ldr	r0, [r7, #4]
 800db0c:	f000 f8e6 	bl	800dcdc <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800db10:	68fb      	ldr	r3, [r7, #12]
 800db12:	f003 0301 	and.w	r3, r3, #1
 800db16:	2b00      	cmp	r3, #0
 800db18:	f040 80dc 	bne.w	800dcd4 <HAL_SD_IRQHandler+0x2e4>
 800db1c:	68fb      	ldr	r3, [r7, #12]
 800db1e:	f003 0302 	and.w	r3, r3, #2
 800db22:	2b00      	cmp	r3, #0
 800db24:	f040 80d6 	bne.w	800dcd4 <HAL_SD_IRQHandler+0x2e4>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	681b      	ldr	r3, [r3, #0]
 800db2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	681b      	ldr	r3, [r3, #0]
 800db32:	f022 0208 	bic.w	r2, r2, #8
 800db36:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	2201      	movs	r2, #1
 800db3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 800db40:	6878      	ldr	r0, [r7, #4]
 800db42:	f004 f887 	bl	8011c54 <HAL_SD_TxCpltCallback>
}
 800db46:	e0c5      	b.n	800dcd4 <HAL_SD_IRQHandler+0x2e4>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	681b      	ldr	r3, [r3, #0]
 800db4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800db4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800db52:	2b00      	cmp	r3, #0
 800db54:	d008      	beq.n	800db68 <HAL_SD_IRQHandler+0x178>
 800db56:	68fb      	ldr	r3, [r7, #12]
 800db58:	f003 0308 	and.w	r3, r3, #8
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	d003      	beq.n	800db68 <HAL_SD_IRQHandler+0x178>
    SD_Write_IT(hsd);
 800db60:	6878      	ldr	r0, [r7, #4]
 800db62:	f000 ff9b 	bl	800ea9c <SD_Write_IT>
 800db66:	e0b5      	b.n	800dcd4 <HAL_SD_IRQHandler+0x2e4>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800db6e:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 800db72:	2b00      	cmp	r3, #0
 800db74:	f000 80ae 	beq.w	800dcd4 <HAL_SD_IRQHandler+0x2e4>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL) != RESET)
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800db7e:	f003 0302 	and.w	r3, r3, #2
 800db82:	2b00      	cmp	r3, #0
 800db84:	d005      	beq.n	800db92 <HAL_SD_IRQHandler+0x1a2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db8a:	f043 0202 	orr.w	r2, r3, #2
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT) != RESET)
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800db98:	f003 0308 	and.w	r3, r3, #8
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d005      	beq.n	800dbac <HAL_SD_IRQHandler+0x1bc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dba4:	f043 0208 	orr.w	r2, r3, #8
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR) != RESET)
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	681b      	ldr	r3, [r3, #0]
 800dbb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dbb2:	f003 0320 	and.w	r3, r3, #32
 800dbb6:	2b00      	cmp	r3, #0
 800dbb8:	d005      	beq.n	800dbc6 <HAL_SD_IRQHandler+0x1d6>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dbbe:	f043 0220 	orr.w	r2, r3, #32
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR) != RESET)
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	681b      	ldr	r3, [r3, #0]
 800dbca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dbcc:	f003 0310 	and.w	r3, r3, #16
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d005      	beq.n	800dbe0 <HAL_SD_IRQHandler+0x1f0>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dbd8:	f043 0210 	orr.w	r2, r3, #16
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	f240 523a 	movw	r2, #1338	@ 0x53a
 800dbe8:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800dbf8:	63da      	str	r2, [r3, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	4618      	mov	r0, r3
 800dc00:	f003 f880 	bl	8010d04 <SDMMC_CmdStopTransfer>
 800dc04:	4602      	mov	r2, r0
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc0a:	431a      	orrs	r2, r3
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	f003 0308 	and.w	r3, r3, #8
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d00a      	beq.n	800dc30 <HAL_SD_IRQHandler+0x240>
      hsd->State = HAL_SD_STATE_READY;
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	2201      	movs	r2, #1
 800dc1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	2200      	movs	r2, #0
 800dc26:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 800dc28:	6878      	ldr	r0, [r7, #4]
 800dc2a:	f000 f857 	bl	800dcdc <HAL_SD_ErrorCallback>
}
 800dc2e:	e051      	b.n	800dcd4 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	d04c      	beq.n	800dcd4 <HAL_SD_IRQHandler+0x2e4>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800dc3a:	68fb      	ldr	r3, [r7, #12]
 800dc3c:	f003 0310 	and.w	r3, r3, #16
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	d104      	bne.n	800dc4e <HAL_SD_IRQHandler+0x25e>
 800dc44:	68fb      	ldr	r3, [r7, #12]
 800dc46:	f003 0320 	and.w	r3, r3, #32
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	d011      	beq.n	800dc72 <HAL_SD_IRQHandler+0x282>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dc52:	4a17      	ldr	r2, [pc, #92]	@ (800dcb0 <HAL_SD_IRQHandler+0x2c0>)
 800dc54:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dc5a:	4618      	mov	r0, r3
 800dc5c:	f7f8 fed2 	bl	8006a04 <HAL_DMA_Abort_IT>
 800dc60:	4603      	mov	r3, r0
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d036      	beq.n	800dcd4 <HAL_SD_IRQHandler+0x2e4>
          SD_DMATxAbort(hsd->hdmatx);
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dc6a:	4618      	mov	r0, r3
 800dc6c:	f000 fb6a 	bl	800e344 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800dc70:	e030      	b.n	800dcd4 <HAL_SD_IRQHandler+0x2e4>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800dc72:	68fb      	ldr	r3, [r7, #12]
 800dc74:	f003 0301 	and.w	r3, r3, #1
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	d104      	bne.n	800dc86 <HAL_SD_IRQHandler+0x296>
 800dc7c:	68fb      	ldr	r3, [r7, #12]
 800dc7e:	f003 0302 	and.w	r3, r3, #2
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	d018      	beq.n	800dcb8 <HAL_SD_IRQHandler+0x2c8>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc8a:	4a0a      	ldr	r2, [pc, #40]	@ (800dcb4 <HAL_SD_IRQHandler+0x2c4>)
 800dc8c:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc92:	4618      	mov	r0, r3
 800dc94:	f7f8 feb6 	bl	8006a04 <HAL_DMA_Abort_IT>
 800dc98:	4603      	mov	r3, r0
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	d01a      	beq.n	800dcd4 <HAL_SD_IRQHandler+0x2e4>
          SD_DMARxAbort(hsd->hdmarx);
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dca2:	4618      	mov	r0, r3
 800dca4:	f000 fb85 	bl	800e3b2 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800dca8:	e014      	b.n	800dcd4 <HAL_SD_IRQHandler+0x2e4>
 800dcaa:	bf00      	nop
 800dcac:	ffff3ec5 	.word	0xffff3ec5
 800dcb0:	0800e345 	.word	0x0800e345
 800dcb4:	0800e3b3 	.word	0x0800e3b3
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	2200      	movs	r2, #0
 800dcbc:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	2201      	movs	r2, #1
 800dcc2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	2200      	movs	r2, #0
 800dcca:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 800dccc:	6878      	ldr	r0, [r7, #4]
 800dcce:	f003 ffb7 	bl	8011c40 <HAL_SD_AbortCallback>
}
 800dcd2:	e7ff      	b.n	800dcd4 <HAL_SD_IRQHandler+0x2e4>
 800dcd4:	bf00      	nop
 800dcd6:	3710      	adds	r7, #16
 800dcd8:	46bd      	mov	sp, r7
 800dcda:	bd80      	pop	{r7, pc}

0800dcdc <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800dcdc:	b480      	push	{r7}
 800dcde:	b083      	sub	sp, #12
 800dce0:	af00      	add	r7, sp, #0
 800dce2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800dce4:	bf00      	nop
 800dce6:	370c      	adds	r7, #12
 800dce8:	46bd      	mov	sp, r7
 800dcea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcee:	4770      	bx	lr

0800dcf0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800dcf0:	b480      	push	{r7}
 800dcf2:	b083      	sub	sp, #12
 800dcf4:	af00      	add	r7, sp, #0
 800dcf6:	6078      	str	r0, [r7, #4]
 800dcf8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dcfe:	0f9b      	lsrs	r3, r3, #30
 800dd00:	b2da      	uxtb	r2, r3
 800dd02:	683b      	ldr	r3, [r7, #0]
 800dd04:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dd0a:	0e9b      	lsrs	r3, r3, #26
 800dd0c:	b2db      	uxtb	r3, r3
 800dd0e:	f003 030f 	and.w	r3, r3, #15
 800dd12:	b2da      	uxtb	r2, r3
 800dd14:	683b      	ldr	r3, [r7, #0]
 800dd16:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dd1c:	0e1b      	lsrs	r3, r3, #24
 800dd1e:	b2db      	uxtb	r3, r3
 800dd20:	f003 0303 	and.w	r3, r3, #3
 800dd24:	b2da      	uxtb	r2, r3
 800dd26:	683b      	ldr	r3, [r7, #0]
 800dd28:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dd2e:	0c1b      	lsrs	r3, r3, #16
 800dd30:	b2da      	uxtb	r2, r3
 800dd32:	683b      	ldr	r3, [r7, #0]
 800dd34:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dd3a:	0a1b      	lsrs	r3, r3, #8
 800dd3c:	b2da      	uxtb	r2, r3
 800dd3e:	683b      	ldr	r3, [r7, #0]
 800dd40:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dd46:	b2da      	uxtb	r2, r3
 800dd48:	683b      	ldr	r3, [r7, #0]
 800dd4a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800dd50:	0d1b      	lsrs	r3, r3, #20
 800dd52:	b29a      	uxth	r2, r3
 800dd54:	683b      	ldr	r3, [r7, #0]
 800dd56:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800dd5c:	0c1b      	lsrs	r3, r3, #16
 800dd5e:	b2db      	uxtb	r3, r3
 800dd60:	f003 030f 	and.w	r3, r3, #15
 800dd64:	b2da      	uxtb	r2, r3
 800dd66:	683b      	ldr	r3, [r7, #0]
 800dd68:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800dd6e:	0bdb      	lsrs	r3, r3, #15
 800dd70:	b2db      	uxtb	r3, r3
 800dd72:	f003 0301 	and.w	r3, r3, #1
 800dd76:	b2da      	uxtb	r2, r3
 800dd78:	683b      	ldr	r3, [r7, #0]
 800dd7a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800dd80:	0b9b      	lsrs	r3, r3, #14
 800dd82:	b2db      	uxtb	r3, r3
 800dd84:	f003 0301 	and.w	r3, r3, #1
 800dd88:	b2da      	uxtb	r2, r3
 800dd8a:	683b      	ldr	r3, [r7, #0]
 800dd8c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800dd92:	0b5b      	lsrs	r3, r3, #13
 800dd94:	b2db      	uxtb	r3, r3
 800dd96:	f003 0301 	and.w	r3, r3, #1
 800dd9a:	b2da      	uxtb	r2, r3
 800dd9c:	683b      	ldr	r3, [r7, #0]
 800dd9e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800dda4:	0b1b      	lsrs	r3, r3, #12
 800dda6:	b2db      	uxtb	r3, r3
 800dda8:	f003 0301 	and.w	r3, r3, #1
 800ddac:	b2da      	uxtb	r2, r3
 800ddae:	683b      	ldr	r3, [r7, #0]
 800ddb0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800ddb2:	683b      	ldr	r3, [r7, #0]
 800ddb4:	2200      	movs	r2, #0
 800ddb6:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d163      	bne.n	800de88 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ddc4:	009a      	lsls	r2, r3, #2
 800ddc6:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800ddca:	4013      	ands	r3, r2
 800ddcc:	687a      	ldr	r2, [r7, #4]
 800ddce:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800ddd0:	0f92      	lsrs	r2, r2, #30
 800ddd2:	431a      	orrs	r2, r3
 800ddd4:	683b      	ldr	r3, [r7, #0]
 800ddd6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dddc:	0edb      	lsrs	r3, r3, #27
 800ddde:	b2db      	uxtb	r3, r3
 800dde0:	f003 0307 	and.w	r3, r3, #7
 800dde4:	b2da      	uxtb	r2, r3
 800dde6:	683b      	ldr	r3, [r7, #0]
 800dde8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ddee:	0e1b      	lsrs	r3, r3, #24
 800ddf0:	b2db      	uxtb	r3, r3
 800ddf2:	f003 0307 	and.w	r3, r3, #7
 800ddf6:	b2da      	uxtb	r2, r3
 800ddf8:	683b      	ldr	r3, [r7, #0]
 800ddfa:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800de00:	0d5b      	lsrs	r3, r3, #21
 800de02:	b2db      	uxtb	r3, r3
 800de04:	f003 0307 	and.w	r3, r3, #7
 800de08:	b2da      	uxtb	r2, r3
 800de0a:	683b      	ldr	r3, [r7, #0]
 800de0c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800de12:	0c9b      	lsrs	r3, r3, #18
 800de14:	b2db      	uxtb	r3, r3
 800de16:	f003 0307 	and.w	r3, r3, #7
 800de1a:	b2da      	uxtb	r2, r3
 800de1c:	683b      	ldr	r3, [r7, #0]
 800de1e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800de24:	0bdb      	lsrs	r3, r3, #15
 800de26:	b2db      	uxtb	r3, r3
 800de28:	f003 0307 	and.w	r3, r3, #7
 800de2c:	b2da      	uxtb	r2, r3
 800de2e:	683b      	ldr	r3, [r7, #0]
 800de30:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800de32:	683b      	ldr	r3, [r7, #0]
 800de34:	691b      	ldr	r3, [r3, #16]
 800de36:	1c5a      	adds	r2, r3, #1
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800de3c:	683b      	ldr	r3, [r7, #0]
 800de3e:	7e1b      	ldrb	r3, [r3, #24]
 800de40:	b2db      	uxtb	r3, r3
 800de42:	f003 0307 	and.w	r3, r3, #7
 800de46:	3302      	adds	r3, #2
 800de48:	2201      	movs	r2, #1
 800de4a:	fa02 f303 	lsl.w	r3, r2, r3
 800de4e:	687a      	ldr	r2, [r7, #4]
 800de50:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800de52:	fb03 f202 	mul.w	r2, r3, r2
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800de5a:	683b      	ldr	r3, [r7, #0]
 800de5c:	7a1b      	ldrb	r3, [r3, #8]
 800de5e:	b2db      	uxtb	r3, r3
 800de60:	f003 030f 	and.w	r3, r3, #15
 800de64:	2201      	movs	r2, #1
 800de66:	409a      	lsls	r2, r3
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800de70:	687a      	ldr	r2, [r7, #4]
 800de72:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800de74:	0a52      	lsrs	r2, r2, #9
 800de76:	fb03 f202 	mul.w	r2, r3, r2
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800de84:	661a      	str	r2, [r3, #96]	@ 0x60
 800de86:	e031      	b.n	800deec <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800de8c:	2b01      	cmp	r3, #1
 800de8e:	d11d      	bne.n	800decc <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800de94:	041b      	lsls	r3, r3, #16
 800de96:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800de9e:	0c1b      	lsrs	r3, r3, #16
 800dea0:	431a      	orrs	r2, r3
 800dea2:	683b      	ldr	r3, [r7, #0]
 800dea4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800dea6:	683b      	ldr	r3, [r7, #0]
 800dea8:	691b      	ldr	r3, [r3, #16]
 800deaa:	3301      	adds	r3, #1
 800deac:	029a      	lsls	r2, r3, #10
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800dec0:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	661a      	str	r2, [r3, #96]	@ 0x60
 800deca:	e00f      	b.n	800deec <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	681b      	ldr	r3, [r3, #0]
 800ded0:	4a58      	ldr	r2, [pc, #352]	@ (800e034 <HAL_SD_GetCardCSD+0x344>)
 800ded2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ded8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	2201      	movs	r2, #1
 800dee4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800dee8:	2301      	movs	r3, #1
 800deea:	e09d      	b.n	800e028 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800def0:	0b9b      	lsrs	r3, r3, #14
 800def2:	b2db      	uxtb	r3, r3
 800def4:	f003 0301 	and.w	r3, r3, #1
 800def8:	b2da      	uxtb	r2, r3
 800defa:	683b      	ldr	r3, [r7, #0]
 800defc:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800df02:	09db      	lsrs	r3, r3, #7
 800df04:	b2db      	uxtb	r3, r3
 800df06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800df0a:	b2da      	uxtb	r2, r3
 800df0c:	683b      	ldr	r3, [r7, #0]
 800df0e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800df14:	b2db      	uxtb	r3, r3
 800df16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800df1a:	b2da      	uxtb	r2, r3
 800df1c:	683b      	ldr	r3, [r7, #0]
 800df1e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800df24:	0fdb      	lsrs	r3, r3, #31
 800df26:	b2da      	uxtb	r2, r3
 800df28:	683b      	ldr	r3, [r7, #0]
 800df2a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800df30:	0f5b      	lsrs	r3, r3, #29
 800df32:	b2db      	uxtb	r3, r3
 800df34:	f003 0303 	and.w	r3, r3, #3
 800df38:	b2da      	uxtb	r2, r3
 800df3a:	683b      	ldr	r3, [r7, #0]
 800df3c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800df42:	0e9b      	lsrs	r3, r3, #26
 800df44:	b2db      	uxtb	r3, r3
 800df46:	f003 0307 	and.w	r3, r3, #7
 800df4a:	b2da      	uxtb	r2, r3
 800df4c:	683b      	ldr	r3, [r7, #0]
 800df4e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800df54:	0d9b      	lsrs	r3, r3, #22
 800df56:	b2db      	uxtb	r3, r3
 800df58:	f003 030f 	and.w	r3, r3, #15
 800df5c:	b2da      	uxtb	r2, r3
 800df5e:	683b      	ldr	r3, [r7, #0]
 800df60:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800df66:	0d5b      	lsrs	r3, r3, #21
 800df68:	b2db      	uxtb	r3, r3
 800df6a:	f003 0301 	and.w	r3, r3, #1
 800df6e:	b2da      	uxtb	r2, r3
 800df70:	683b      	ldr	r3, [r7, #0]
 800df72:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800df76:	683b      	ldr	r3, [r7, #0]
 800df78:	2200      	movs	r2, #0
 800df7a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800df82:	0c1b      	lsrs	r3, r3, #16
 800df84:	b2db      	uxtb	r3, r3
 800df86:	f003 0301 	and.w	r3, r3, #1
 800df8a:	b2da      	uxtb	r2, r3
 800df8c:	683b      	ldr	r3, [r7, #0]
 800df8e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800df96:	0bdb      	lsrs	r3, r3, #15
 800df98:	b2db      	uxtb	r3, r3
 800df9a:	f003 0301 	and.w	r3, r3, #1
 800df9e:	b2da      	uxtb	r2, r3
 800dfa0:	683b      	ldr	r3, [r7, #0]
 800dfa2:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dfaa:	0b9b      	lsrs	r3, r3, #14
 800dfac:	b2db      	uxtb	r3, r3
 800dfae:	f003 0301 	and.w	r3, r3, #1
 800dfb2:	b2da      	uxtb	r2, r3
 800dfb4:	683b      	ldr	r3, [r7, #0]
 800dfb6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dfbe:	0b5b      	lsrs	r3, r3, #13
 800dfc0:	b2db      	uxtb	r3, r3
 800dfc2:	f003 0301 	and.w	r3, r3, #1
 800dfc6:	b2da      	uxtb	r2, r3
 800dfc8:	683b      	ldr	r3, [r7, #0]
 800dfca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dfd2:	0b1b      	lsrs	r3, r3, #12
 800dfd4:	b2db      	uxtb	r3, r3
 800dfd6:	f003 0301 	and.w	r3, r3, #1
 800dfda:	b2da      	uxtb	r2, r3
 800dfdc:	683b      	ldr	r3, [r7, #0]
 800dfde:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dfe6:	0a9b      	lsrs	r3, r3, #10
 800dfe8:	b2db      	uxtb	r3, r3
 800dfea:	f003 0303 	and.w	r3, r3, #3
 800dfee:	b2da      	uxtb	r2, r3
 800dff0:	683b      	ldr	r3, [r7, #0]
 800dff2:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dffa:	0a1b      	lsrs	r3, r3, #8
 800dffc:	b2db      	uxtb	r3, r3
 800dffe:	f003 0303 	and.w	r3, r3, #3
 800e002:	b2da      	uxtb	r2, r3
 800e004:	683b      	ldr	r3, [r7, #0]
 800e006:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e00e:	085b      	lsrs	r3, r3, #1
 800e010:	b2db      	uxtb	r3, r3
 800e012:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e016:	b2da      	uxtb	r2, r3
 800e018:	683b      	ldr	r3, [r7, #0]
 800e01a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800e01e:	683b      	ldr	r3, [r7, #0]
 800e020:	2201      	movs	r2, #1
 800e022:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800e026:	2300      	movs	r3, #0
}
 800e028:	4618      	mov	r0, r3
 800e02a:	370c      	adds	r7, #12
 800e02c:	46bd      	mov	sp, r7
 800e02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e032:	4770      	bx	lr
 800e034:	004005ff 	.word	0x004005ff

0800e038 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800e038:	b480      	push	{r7}
 800e03a:	b083      	sub	sp, #12
 800e03c:	af00      	add	r7, sp, #0
 800e03e:	6078      	str	r0, [r7, #4]
 800e040:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e046:	683b      	ldr	r3, [r7, #0]
 800e048:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e04e:	683b      	ldr	r3, [r7, #0]
 800e050:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e056:	683b      	ldr	r3, [r7, #0]
 800e058:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e05e:	683b      	ldr	r3, [r7, #0]
 800e060:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e066:	683b      	ldr	r3, [r7, #0]
 800e068:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800e06e:	683b      	ldr	r3, [r7, #0]
 800e070:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e076:	683b      	ldr	r3, [r7, #0]
 800e078:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800e07e:	683b      	ldr	r3, [r7, #0]
 800e080:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800e082:	2300      	movs	r3, #0
}
 800e084:	4618      	mov	r0, r3
 800e086:	370c      	adds	r7, #12
 800e088:	46bd      	mov	sp, r7
 800e08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e08e:	4770      	bx	lr

0800e090 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800e090:	b5b0      	push	{r4, r5, r7, lr}
 800e092:	b08e      	sub	sp, #56	@ 0x38
 800e094:	af04      	add	r7, sp, #16
 800e096:	6078      	str	r0, [r7, #4]
 800e098:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800e09a:	2300      	movs	r3, #0
 800e09c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	2203      	movs	r2, #3
 800e0a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e0ac:	2b03      	cmp	r3, #3
 800e0ae:	d02e      	beq.n	800e10e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800e0b0:	683b      	ldr	r3, [r7, #0]
 800e0b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e0b6:	d106      	bne.n	800e0c6 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0bc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	639a      	str	r2, [r3, #56]	@ 0x38
 800e0c4:	e029      	b.n	800e11a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800e0c6:	683b      	ldr	r3, [r7, #0]
 800e0c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e0cc:	d10a      	bne.n	800e0e4 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800e0ce:	6878      	ldr	r0, [r7, #4]
 800e0d0:	f000 fb2a 	bl	800e728 <SD_WideBus_Enable>
 800e0d4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e0da:	6a3b      	ldr	r3, [r7, #32]
 800e0dc:	431a      	orrs	r2, r3
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	639a      	str	r2, [r3, #56]	@ 0x38
 800e0e2:	e01a      	b.n	800e11a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800e0e4:	683b      	ldr	r3, [r7, #0]
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	d10a      	bne.n	800e100 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800e0ea:	6878      	ldr	r0, [r7, #4]
 800e0ec:	f000 fb67 	bl	800e7be <SD_WideBus_Disable>
 800e0f0:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e0f6:	6a3b      	ldr	r3, [r7, #32]
 800e0f8:	431a      	orrs	r2, r3
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	639a      	str	r2, [r3, #56]	@ 0x38
 800e0fe:	e00c      	b.n	800e11a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e104:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	639a      	str	r2, [r3, #56]	@ 0x38
 800e10c:	e005      	b.n	800e11a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e112:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d00b      	beq.n	800e13a <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	4a26      	ldr	r2, [pc, #152]	@ (800e1c0 <HAL_SD_ConfigWideBusOperation+0x130>)
 800e128:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	2201      	movs	r2, #1
 800e12e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800e132:	2301      	movs	r3, #1
 800e134:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e138:	e01f      	b.n	800e17a <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	685b      	ldr	r3, [r3, #4]
 800e13e:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	689b      	ldr	r3, [r3, #8]
 800e144:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	68db      	ldr	r3, [r3, #12]
 800e14a:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800e14c:	683b      	ldr	r3, [r7, #0]
 800e14e:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	695b      	ldr	r3, [r3, #20]
 800e154:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	699b      	ldr	r3, [r3, #24]
 800e15a:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	681d      	ldr	r5, [r3, #0]
 800e160:	466c      	mov	r4, sp
 800e162:	f107 0314 	add.w	r3, r7, #20
 800e166:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e16a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800e16e:	f107 0308 	add.w	r3, r7, #8
 800e172:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e174:	4628      	mov	r0, r5
 800e176:	f002 fc3f 	bl	80109f8 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	681b      	ldr	r3, [r3, #0]
 800e17e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800e182:	4618      	mov	r0, r3
 800e184:	f002 fd14 	bl	8010bb0 <SDMMC_CmdBlockLength>
 800e188:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e18a:	6a3b      	ldr	r3, [r7, #32]
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d00c      	beq.n	800e1aa <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	4a0a      	ldr	r2, [pc, #40]	@ (800e1c0 <HAL_SD_ConfigWideBusOperation+0x130>)
 800e196:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e19c:	6a3b      	ldr	r3, [r7, #32]
 800e19e:	431a      	orrs	r2, r3
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800e1a4:	2301      	movs	r3, #1
 800e1a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	2201      	movs	r2, #1
 800e1ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 800e1b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800e1b6:	4618      	mov	r0, r3
 800e1b8:	3728      	adds	r7, #40	@ 0x28
 800e1ba:	46bd      	mov	sp, r7
 800e1bc:	bdb0      	pop	{r4, r5, r7, pc}
 800e1be:	bf00      	nop
 800e1c0:	004005ff 	.word	0x004005ff

0800e1c4 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800e1c4:	b580      	push	{r7, lr}
 800e1c6:	b086      	sub	sp, #24
 800e1c8:	af00      	add	r7, sp, #0
 800e1ca:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800e1cc:	2300      	movs	r3, #0
 800e1ce:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800e1d0:	f107 030c 	add.w	r3, r7, #12
 800e1d4:	4619      	mov	r1, r3
 800e1d6:	6878      	ldr	r0, [r7, #4]
 800e1d8:	f000 fa7e 	bl	800e6d8 <SD_SendStatus>
 800e1dc:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e1de:	697b      	ldr	r3, [r7, #20]
 800e1e0:	2b00      	cmp	r3, #0
 800e1e2:	d005      	beq.n	800e1f0 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e1e8:	697b      	ldr	r3, [r7, #20]
 800e1ea:	431a      	orrs	r2, r3
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800e1f0:	68fb      	ldr	r3, [r7, #12]
 800e1f2:	0a5b      	lsrs	r3, r3, #9
 800e1f4:	f003 030f 	and.w	r3, r3, #15
 800e1f8:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800e1fa:	693b      	ldr	r3, [r7, #16]
}
 800e1fc:	4618      	mov	r0, r3
 800e1fe:	3718      	adds	r7, #24
 800e200:	46bd      	mov	sp, r7
 800e202:	bd80      	pop	{r7, pc}

0800e204 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800e204:	b480      	push	{r7}
 800e206:	b085      	sub	sp, #20
 800e208:	af00      	add	r7, sp, #0
 800e20a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e210:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e218:	68fb      	ldr	r3, [r7, #12]
 800e21a:	681b      	ldr	r3, [r3, #0]
 800e21c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e220:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800e222:	bf00      	nop
 800e224:	3714      	adds	r7, #20
 800e226:	46bd      	mov	sp, r7
 800e228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e22c:	4770      	bx	lr

0800e22e <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e22e:	b580      	push	{r7, lr}
 800e230:	b084      	sub	sp, #16
 800e232:	af00      	add	r7, sp, #0
 800e234:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e23a:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e240:	2b82      	cmp	r3, #130	@ 0x82
 800e242:	d111      	bne.n	800e268 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	681b      	ldr	r3, [r3, #0]
 800e248:	4618      	mov	r0, r3
 800e24a:	f002 fd5b 	bl	8010d04 <SDMMC_CmdStopTransfer>
 800e24e:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e250:	68bb      	ldr	r3, [r7, #8]
 800e252:	2b00      	cmp	r3, #0
 800e254:	d008      	beq.n	800e268 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e25a:	68bb      	ldr	r3, [r7, #8]
 800e25c:	431a      	orrs	r2, r3
 800e25e:	68fb      	ldr	r3, [r7, #12]
 800e260:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800e262:	68f8      	ldr	r0, [r7, #12]
 800e264:	f7ff fd3a 	bl	800dcdc <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 800e268:	68fb      	ldr	r3, [r7, #12]
 800e26a:	681b      	ldr	r3, [r3, #0]
 800e26c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e26e:	68fb      	ldr	r3, [r7, #12]
 800e270:	681b      	ldr	r3, [r3, #0]
 800e272:	f022 0208 	bic.w	r2, r2, #8
 800e276:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	681b      	ldr	r3, [r3, #0]
 800e27c:	f240 523a 	movw	r2, #1338	@ 0x53a
 800e280:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800e282:	68fb      	ldr	r3, [r7, #12]
 800e284:	2201      	movs	r2, #1
 800e286:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800e28a:	68fb      	ldr	r3, [r7, #12]
 800e28c:	2200      	movs	r2, #0
 800e28e:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800e290:	68f8      	ldr	r0, [r7, #12]
 800e292:	f003 fce9 	bl	8011c68 <HAL_SD_RxCpltCallback>
#endif
}
 800e296:	bf00      	nop
 800e298:	3710      	adds	r7, #16
 800e29a:	46bd      	mov	sp, r7
 800e29c:	bd80      	pop	{r7, pc}
	...

0800e2a0 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800e2a0:	b580      	push	{r7, lr}
 800e2a2:	b086      	sub	sp, #24
 800e2a4:	af00      	add	r7, sp, #0
 800e2a6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2ac:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800e2ae:	6878      	ldr	r0, [r7, #4]
 800e2b0:	f7f8 fd54 	bl	8006d5c <HAL_DMA_GetError>
 800e2b4:	4603      	mov	r3, r0
 800e2b6:	2b02      	cmp	r3, #2
 800e2b8:	d03e      	beq.n	800e338 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800e2ba:	697b      	ldr	r3, [r7, #20]
 800e2bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e2be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e2c0:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800e2c2:	697b      	ldr	r3, [r7, #20]
 800e2c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e2c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e2c8:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800e2ca:	693b      	ldr	r3, [r7, #16]
 800e2cc:	2b01      	cmp	r3, #1
 800e2ce:	d002      	beq.n	800e2d6 <SD_DMAError+0x36>
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	2b01      	cmp	r3, #1
 800e2d4:	d12d      	bne.n	800e332 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e2d6:	697b      	ldr	r3, [r7, #20]
 800e2d8:	681b      	ldr	r3, [r3, #0]
 800e2da:	4a19      	ldr	r2, [pc, #100]	@ (800e340 <SD_DMAError+0xa0>)
 800e2dc:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800e2de:	697b      	ldr	r3, [r7, #20]
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e2e4:	697b      	ldr	r3, [r7, #20]
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800e2ec:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800e2ee:	697b      	ldr	r3, [r7, #20]
 800e2f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2f2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800e2f6:	697b      	ldr	r3, [r7, #20]
 800e2f8:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800e2fa:	6978      	ldr	r0, [r7, #20]
 800e2fc:	f7ff ff62 	bl	800e1c4 <HAL_SD_GetCardState>
 800e300:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800e302:	68bb      	ldr	r3, [r7, #8]
 800e304:	2b06      	cmp	r3, #6
 800e306:	d002      	beq.n	800e30e <SD_DMAError+0x6e>
 800e308:	68bb      	ldr	r3, [r7, #8]
 800e30a:	2b05      	cmp	r3, #5
 800e30c:	d10a      	bne.n	800e324 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800e30e:	697b      	ldr	r3, [r7, #20]
 800e310:	681b      	ldr	r3, [r3, #0]
 800e312:	4618      	mov	r0, r3
 800e314:	f002 fcf6 	bl	8010d04 <SDMMC_CmdStopTransfer>
 800e318:	4602      	mov	r2, r0
 800e31a:	697b      	ldr	r3, [r7, #20]
 800e31c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e31e:	431a      	orrs	r2, r3
 800e320:	697b      	ldr	r3, [r7, #20]
 800e322:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800e324:	697b      	ldr	r3, [r7, #20]
 800e326:	2201      	movs	r2, #1
 800e328:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800e32c:	697b      	ldr	r3, [r7, #20]
 800e32e:	2200      	movs	r2, #0
 800e330:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800e332:	6978      	ldr	r0, [r7, #20]
 800e334:	f7ff fcd2 	bl	800dcdc <HAL_SD_ErrorCallback>
#endif
  }
}
 800e338:	bf00      	nop
 800e33a:	3718      	adds	r7, #24
 800e33c:	46bd      	mov	sp, r7
 800e33e:	bd80      	pop	{r7, pc}
 800e340:	004005ff 	.word	0x004005ff

0800e344 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800e344:	b580      	push	{r7, lr}
 800e346:	b084      	sub	sp, #16
 800e348:	af00      	add	r7, sp, #0
 800e34a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e350:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	f240 523a 	movw	r2, #1338	@ 0x53a
 800e35a:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800e35c:	68f8      	ldr	r0, [r7, #12]
 800e35e:	f7ff ff31 	bl	800e1c4 <HAL_SD_GetCardState>
 800e362:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800e364:	68fb      	ldr	r3, [r7, #12]
 800e366:	2201      	movs	r2, #1
 800e368:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800e36c:	68fb      	ldr	r3, [r7, #12]
 800e36e:	2200      	movs	r2, #0
 800e370:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800e372:	68bb      	ldr	r3, [r7, #8]
 800e374:	2b06      	cmp	r3, #6
 800e376:	d002      	beq.n	800e37e <SD_DMATxAbort+0x3a>
 800e378:	68bb      	ldr	r3, [r7, #8]
 800e37a:	2b05      	cmp	r3, #5
 800e37c:	d10a      	bne.n	800e394 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800e37e:	68fb      	ldr	r3, [r7, #12]
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	4618      	mov	r0, r3
 800e384:	f002 fcbe 	bl	8010d04 <SDMMC_CmdStopTransfer>
 800e388:	4602      	mov	r2, r0
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e38e:	431a      	orrs	r2, r3
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e398:	2b00      	cmp	r3, #0
 800e39a:	d103      	bne.n	800e3a4 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800e39c:	68f8      	ldr	r0, [r7, #12]
 800e39e:	f003 fc4f 	bl	8011c40 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800e3a2:	e002      	b.n	800e3aa <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800e3a4:	68f8      	ldr	r0, [r7, #12]
 800e3a6:	f7ff fc99 	bl	800dcdc <HAL_SD_ErrorCallback>
}
 800e3aa:	bf00      	nop
 800e3ac:	3710      	adds	r7, #16
 800e3ae:	46bd      	mov	sp, r7
 800e3b0:	bd80      	pop	{r7, pc}

0800e3b2 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800e3b2:	b580      	push	{r7, lr}
 800e3b4:	b084      	sub	sp, #16
 800e3b6:	af00      	add	r7, sp, #0
 800e3b8:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e3be:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e3c0:	68fb      	ldr	r3, [r7, #12]
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	f240 523a 	movw	r2, #1338	@ 0x53a
 800e3c8:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800e3ca:	68f8      	ldr	r0, [r7, #12]
 800e3cc:	f7ff fefa 	bl	800e1c4 <HAL_SD_GetCardState>
 800e3d0:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800e3d2:	68fb      	ldr	r3, [r7, #12]
 800e3d4:	2201      	movs	r2, #1
 800e3d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800e3da:	68fb      	ldr	r3, [r7, #12]
 800e3dc:	2200      	movs	r2, #0
 800e3de:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800e3e0:	68bb      	ldr	r3, [r7, #8]
 800e3e2:	2b06      	cmp	r3, #6
 800e3e4:	d002      	beq.n	800e3ec <SD_DMARxAbort+0x3a>
 800e3e6:	68bb      	ldr	r3, [r7, #8]
 800e3e8:	2b05      	cmp	r3, #5
 800e3ea:	d10a      	bne.n	800e402 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800e3ec:	68fb      	ldr	r3, [r7, #12]
 800e3ee:	681b      	ldr	r3, [r3, #0]
 800e3f0:	4618      	mov	r0, r3
 800e3f2:	f002 fc87 	bl	8010d04 <SDMMC_CmdStopTransfer>
 800e3f6:	4602      	mov	r2, r0
 800e3f8:	68fb      	ldr	r3, [r7, #12]
 800e3fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e3fc:	431a      	orrs	r2, r3
 800e3fe:	68fb      	ldr	r3, [r7, #12]
 800e400:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800e402:	68fb      	ldr	r3, [r7, #12]
 800e404:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e406:	2b00      	cmp	r3, #0
 800e408:	d103      	bne.n	800e412 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800e40a:	68f8      	ldr	r0, [r7, #12]
 800e40c:	f003 fc18 	bl	8011c40 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800e410:	e002      	b.n	800e418 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800e412:	68f8      	ldr	r0, [r7, #12]
 800e414:	f7ff fc62 	bl	800dcdc <HAL_SD_ErrorCallback>
}
 800e418:	bf00      	nop
 800e41a:	3710      	adds	r7, #16
 800e41c:	46bd      	mov	sp, r7
 800e41e:	bd80      	pop	{r7, pc}

0800e420 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800e420:	b5b0      	push	{r4, r5, r7, lr}
 800e422:	b094      	sub	sp, #80	@ 0x50
 800e424:	af04      	add	r7, sp, #16
 800e426:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800e428:	2301      	movs	r3, #1
 800e42a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	4618      	mov	r0, r3
 800e432:	f002 fb39 	bl	8010aa8 <SDMMC_GetPowerState>
 800e436:	4603      	mov	r3, r0
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d102      	bne.n	800e442 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e43c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800e440:	e0b8      	b.n	800e5b4 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e446:	2b03      	cmp	r3, #3
 800e448:	d02f      	beq.n	800e4aa <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	4618      	mov	r0, r3
 800e450:	f002 fd63 	bl	8010f1a <SDMMC_CmdSendCID>
 800e454:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e456:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d001      	beq.n	800e460 <SD_InitCard+0x40>
    {
      return errorstate;
 800e45c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e45e:	e0a9      	b.n	800e5b4 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	2100      	movs	r1, #0
 800e466:	4618      	mov	r0, r3
 800e468:	f002 fb63 	bl	8010b32 <SDMMC_GetResponse>
 800e46c:	4602      	mov	r2, r0
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	2104      	movs	r1, #4
 800e478:	4618      	mov	r0, r3
 800e47a:	f002 fb5a 	bl	8010b32 <SDMMC_GetResponse>
 800e47e:	4602      	mov	r2, r0
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	2108      	movs	r1, #8
 800e48a:	4618      	mov	r0, r3
 800e48c:	f002 fb51 	bl	8010b32 <SDMMC_GetResponse>
 800e490:	4602      	mov	r2, r0
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	681b      	ldr	r3, [r3, #0]
 800e49a:	210c      	movs	r1, #12
 800e49c:	4618      	mov	r0, r3
 800e49e:	f002 fb48 	bl	8010b32 <SDMMC_GetResponse>
 800e4a2:	4602      	mov	r2, r0
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e4ae:	2b03      	cmp	r3, #3
 800e4b0:	d00d      	beq.n	800e4ce <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	f107 020e 	add.w	r2, r7, #14
 800e4ba:	4611      	mov	r1, r2
 800e4bc:	4618      	mov	r0, r3
 800e4be:	f002 fd69 	bl	8010f94 <SDMMC_CmdSetRelAdd>
 800e4c2:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e4c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e4c6:	2b00      	cmp	r3, #0
 800e4c8:	d001      	beq.n	800e4ce <SD_InitCard+0xae>
    {
      return errorstate;
 800e4ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e4cc:	e072      	b.n	800e5b4 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e4d2:	2b03      	cmp	r3, #3
 800e4d4:	d036      	beq.n	800e544 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800e4d6:	89fb      	ldrh	r3, [r7, #14]
 800e4d8:	461a      	mov	r2, r3
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	681a      	ldr	r2, [r3, #0]
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e4e6:	041b      	lsls	r3, r3, #16
 800e4e8:	4619      	mov	r1, r3
 800e4ea:	4610      	mov	r0, r2
 800e4ec:	f002 fd33 	bl	8010f56 <SDMMC_CmdSendCSD>
 800e4f0:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e4f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e4f4:	2b00      	cmp	r3, #0
 800e4f6:	d001      	beq.n	800e4fc <SD_InitCard+0xdc>
    {
      return errorstate;
 800e4f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e4fa:	e05b      	b.n	800e5b4 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e4fc:	687b      	ldr	r3, [r7, #4]
 800e4fe:	681b      	ldr	r3, [r3, #0]
 800e500:	2100      	movs	r1, #0
 800e502:	4618      	mov	r0, r3
 800e504:	f002 fb15 	bl	8010b32 <SDMMC_GetResponse>
 800e508:	4602      	mov	r2, r0
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	2104      	movs	r1, #4
 800e514:	4618      	mov	r0, r3
 800e516:	f002 fb0c 	bl	8010b32 <SDMMC_GetResponse>
 800e51a:	4602      	mov	r2, r0
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	681b      	ldr	r3, [r3, #0]
 800e524:	2108      	movs	r1, #8
 800e526:	4618      	mov	r0, r3
 800e528:	f002 fb03 	bl	8010b32 <SDMMC_GetResponse>
 800e52c:	4602      	mov	r2, r0
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	681b      	ldr	r3, [r3, #0]
 800e536:	210c      	movs	r1, #12
 800e538:	4618      	mov	r0, r3
 800e53a:	f002 fafa 	bl	8010b32 <SDMMC_GetResponse>
 800e53e:	4602      	mov	r2, r0
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	2104      	movs	r1, #4
 800e54a:	4618      	mov	r0, r3
 800e54c:	f002 faf1 	bl	8010b32 <SDMMC_GetResponse>
 800e550:	4603      	mov	r3, r0
 800e552:	0d1a      	lsrs	r2, r3, #20
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800e558:	f107 0310 	add.w	r3, r7, #16
 800e55c:	4619      	mov	r1, r3
 800e55e:	6878      	ldr	r0, [r7, #4]
 800e560:	f7ff fbc6 	bl	800dcf0 <HAL_SD_GetCardCSD>
 800e564:	4603      	mov	r3, r0
 800e566:	2b00      	cmp	r3, #0
 800e568:	d002      	beq.n	800e570 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e56a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e56e:	e021      	b.n	800e5b4 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	6819      	ldr	r1, [r3, #0]
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e578:	041b      	lsls	r3, r3, #16
 800e57a:	2200      	movs	r2, #0
 800e57c:	461c      	mov	r4, r3
 800e57e:	4615      	mov	r5, r2
 800e580:	4622      	mov	r2, r4
 800e582:	462b      	mov	r3, r5
 800e584:	4608      	mov	r0, r1
 800e586:	f002 fbdf 	bl	8010d48 <SDMMC_CmdSelDesel>
 800e58a:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800e58c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e58e:	2b00      	cmp	r3, #0
 800e590:	d001      	beq.n	800e596 <SD_InitCard+0x176>
  {
    return errorstate;
 800e592:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e594:	e00e      	b.n	800e5b4 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	681d      	ldr	r5, [r3, #0]
 800e59a:	687b      	ldr	r3, [r7, #4]
 800e59c:	466c      	mov	r4, sp
 800e59e:	f103 0210 	add.w	r2, r3, #16
 800e5a2:	ca07      	ldmia	r2, {r0, r1, r2}
 800e5a4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800e5a8:	3304      	adds	r3, #4
 800e5aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e5ac:	4628      	mov	r0, r5
 800e5ae:	f002 fa23 	bl	80109f8 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800e5b2:	2300      	movs	r3, #0
}
 800e5b4:	4618      	mov	r0, r3
 800e5b6:	3740      	adds	r7, #64	@ 0x40
 800e5b8:	46bd      	mov	sp, r7
 800e5ba:	bdb0      	pop	{r4, r5, r7, pc}

0800e5bc <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800e5bc:	b580      	push	{r7, lr}
 800e5be:	b086      	sub	sp, #24
 800e5c0:	af00      	add	r7, sp, #0
 800e5c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e5c4:	2300      	movs	r3, #0
 800e5c6:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800e5c8:	2300      	movs	r3, #0
 800e5ca:	617b      	str	r3, [r7, #20]
 800e5cc:	2300      	movs	r3, #0
 800e5ce:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	4618      	mov	r0, r3
 800e5d6:	f002 fbda 	bl	8010d8e <SDMMC_CmdGoIdleState>
 800e5da:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e5dc:	68fb      	ldr	r3, [r7, #12]
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d001      	beq.n	800e5e6 <SD_PowerON+0x2a>
  {
    return errorstate;
 800e5e2:	68fb      	ldr	r3, [r7, #12]
 800e5e4:	e072      	b.n	800e6cc <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	681b      	ldr	r3, [r3, #0]
 800e5ea:	4618      	mov	r0, r3
 800e5ec:	f002 fbed 	bl	8010dca <SDMMC_CmdOperCond>
 800e5f0:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e5f2:	68fb      	ldr	r3, [r7, #12]
 800e5f4:	2b00      	cmp	r3, #0
 800e5f6:	d00d      	beq.n	800e614 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	2200      	movs	r2, #0
 800e5fc:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	681b      	ldr	r3, [r3, #0]
 800e602:	4618      	mov	r0, r3
 800e604:	f002 fbc3 	bl	8010d8e <SDMMC_CmdGoIdleState>
 800e608:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e60a:	68fb      	ldr	r3, [r7, #12]
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	d004      	beq.n	800e61a <SD_PowerON+0x5e>
    {
      return errorstate;
 800e610:	68fb      	ldr	r3, [r7, #12]
 800e612:	e05b      	b.n	800e6cc <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	2201      	movs	r2, #1
 800e618:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e61e:	2b01      	cmp	r3, #1
 800e620:	d137      	bne.n	800e692 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	2100      	movs	r1, #0
 800e628:	4618      	mov	r0, r3
 800e62a:	f002 fbed 	bl	8010e08 <SDMMC_CmdAppCommand>
 800e62e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e630:	68fb      	ldr	r3, [r7, #12]
 800e632:	2b00      	cmp	r3, #0
 800e634:	d02d      	beq.n	800e692 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e636:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e63a:	e047      	b.n	800e6cc <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	2100      	movs	r1, #0
 800e642:	4618      	mov	r0, r3
 800e644:	f002 fbe0 	bl	8010e08 <SDMMC_CmdAppCommand>
 800e648:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e64a:	68fb      	ldr	r3, [r7, #12]
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	d001      	beq.n	800e654 <SD_PowerON+0x98>
    {
      return errorstate;
 800e650:	68fb      	ldr	r3, [r7, #12]
 800e652:	e03b      	b.n	800e6cc <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	681b      	ldr	r3, [r3, #0]
 800e658:	491e      	ldr	r1, [pc, #120]	@ (800e6d4 <SD_PowerON+0x118>)
 800e65a:	4618      	mov	r0, r3
 800e65c:	f002 fbf6 	bl	8010e4c <SDMMC_CmdAppOperCommand>
 800e660:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e662:	68fb      	ldr	r3, [r7, #12]
 800e664:	2b00      	cmp	r3, #0
 800e666:	d002      	beq.n	800e66e <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e668:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e66c:	e02e      	b.n	800e6cc <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	681b      	ldr	r3, [r3, #0]
 800e672:	2100      	movs	r1, #0
 800e674:	4618      	mov	r0, r3
 800e676:	f002 fa5c 	bl	8010b32 <SDMMC_GetResponse>
 800e67a:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800e67c:	697b      	ldr	r3, [r7, #20]
 800e67e:	0fdb      	lsrs	r3, r3, #31
 800e680:	2b01      	cmp	r3, #1
 800e682:	d101      	bne.n	800e688 <SD_PowerON+0xcc>
 800e684:	2301      	movs	r3, #1
 800e686:	e000      	b.n	800e68a <SD_PowerON+0xce>
 800e688:	2300      	movs	r3, #0
 800e68a:	613b      	str	r3, [r7, #16]

    count++;
 800e68c:	68bb      	ldr	r3, [r7, #8]
 800e68e:	3301      	adds	r3, #1
 800e690:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800e692:	68bb      	ldr	r3, [r7, #8]
 800e694:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800e698:	4293      	cmp	r3, r2
 800e69a:	d802      	bhi.n	800e6a2 <SD_PowerON+0xe6>
 800e69c:	693b      	ldr	r3, [r7, #16]
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	d0cc      	beq.n	800e63c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800e6a2:	68bb      	ldr	r3, [r7, #8]
 800e6a4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800e6a8:	4293      	cmp	r3, r2
 800e6aa:	d902      	bls.n	800e6b2 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800e6ac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800e6b0:	e00c      	b.n	800e6cc <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800e6b2:	697b      	ldr	r3, [r7, #20]
 800e6b4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d003      	beq.n	800e6c4 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	2201      	movs	r2, #1
 800e6c0:	645a      	str	r2, [r3, #68]	@ 0x44
 800e6c2:	e002      	b.n	800e6ca <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	2200      	movs	r2, #0
 800e6c8:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800e6ca:	2300      	movs	r3, #0
}
 800e6cc:	4618      	mov	r0, r3
 800e6ce:	3718      	adds	r7, #24
 800e6d0:	46bd      	mov	sp, r7
 800e6d2:	bd80      	pop	{r7, pc}
 800e6d4:	c1100000 	.word	0xc1100000

0800e6d8 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800e6d8:	b580      	push	{r7, lr}
 800e6da:	b084      	sub	sp, #16
 800e6dc:	af00      	add	r7, sp, #0
 800e6de:	6078      	str	r0, [r7, #4]
 800e6e0:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800e6e2:	683b      	ldr	r3, [r7, #0]
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d102      	bne.n	800e6ee <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800e6e8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e6ec:	e018      	b.n	800e720 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	681a      	ldr	r2, [r3, #0]
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e6f6:	041b      	lsls	r3, r3, #16
 800e6f8:	4619      	mov	r1, r3
 800e6fa:	4610      	mov	r0, r2
 800e6fc:	f002 fc6b 	bl	8010fd6 <SDMMC_CmdSendStatus>
 800e700:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e702:	68fb      	ldr	r3, [r7, #12]
 800e704:	2b00      	cmp	r3, #0
 800e706:	d001      	beq.n	800e70c <SD_SendStatus+0x34>
  {
    return errorstate;
 800e708:	68fb      	ldr	r3, [r7, #12]
 800e70a:	e009      	b.n	800e720 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	2100      	movs	r1, #0
 800e712:	4618      	mov	r0, r3
 800e714:	f002 fa0d 	bl	8010b32 <SDMMC_GetResponse>
 800e718:	4602      	mov	r2, r0
 800e71a:	683b      	ldr	r3, [r7, #0]
 800e71c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800e71e:	2300      	movs	r3, #0
}
 800e720:	4618      	mov	r0, r3
 800e722:	3710      	adds	r7, #16
 800e724:	46bd      	mov	sp, r7
 800e726:	bd80      	pop	{r7, pc}

0800e728 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800e728:	b580      	push	{r7, lr}
 800e72a:	b086      	sub	sp, #24
 800e72c:	af00      	add	r7, sp, #0
 800e72e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800e730:	2300      	movs	r3, #0
 800e732:	60fb      	str	r3, [r7, #12]
 800e734:	2300      	movs	r3, #0
 800e736:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	2100      	movs	r1, #0
 800e73e:	4618      	mov	r0, r3
 800e740:	f002 f9f7 	bl	8010b32 <SDMMC_GetResponse>
 800e744:	4603      	mov	r3, r0
 800e746:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e74a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e74e:	d102      	bne.n	800e756 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e750:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e754:	e02f      	b.n	800e7b6 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e756:	f107 030c 	add.w	r3, r7, #12
 800e75a:	4619      	mov	r1, r3
 800e75c:	6878      	ldr	r0, [r7, #4]
 800e75e:	f000 f879 	bl	800e854 <SD_FindSCR>
 800e762:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e764:	697b      	ldr	r3, [r7, #20]
 800e766:	2b00      	cmp	r3, #0
 800e768:	d001      	beq.n	800e76e <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800e76a:	697b      	ldr	r3, [r7, #20]
 800e76c:	e023      	b.n	800e7b6 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e76e:	693b      	ldr	r3, [r7, #16]
 800e770:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e774:	2b00      	cmp	r3, #0
 800e776:	d01c      	beq.n	800e7b2 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	681a      	ldr	r2, [r3, #0]
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e780:	041b      	lsls	r3, r3, #16
 800e782:	4619      	mov	r1, r3
 800e784:	4610      	mov	r0, r2
 800e786:	f002 fb3f 	bl	8010e08 <SDMMC_CmdAppCommand>
 800e78a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e78c:	697b      	ldr	r3, [r7, #20]
 800e78e:	2b00      	cmp	r3, #0
 800e790:	d001      	beq.n	800e796 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800e792:	697b      	ldr	r3, [r7, #20]
 800e794:	e00f      	b.n	800e7b6 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	2102      	movs	r1, #2
 800e79c:	4618      	mov	r0, r3
 800e79e:	f002 fb79 	bl	8010e94 <SDMMC_CmdBusWidth>
 800e7a2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e7a4:	697b      	ldr	r3, [r7, #20]
 800e7a6:	2b00      	cmp	r3, #0
 800e7a8:	d001      	beq.n	800e7ae <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800e7aa:	697b      	ldr	r3, [r7, #20]
 800e7ac:	e003      	b.n	800e7b6 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e7ae:	2300      	movs	r3, #0
 800e7b0:	e001      	b.n	800e7b6 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e7b2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800e7b6:	4618      	mov	r0, r3
 800e7b8:	3718      	adds	r7, #24
 800e7ba:	46bd      	mov	sp, r7
 800e7bc:	bd80      	pop	{r7, pc}

0800e7be <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800e7be:	b580      	push	{r7, lr}
 800e7c0:	b086      	sub	sp, #24
 800e7c2:	af00      	add	r7, sp, #0
 800e7c4:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800e7c6:	2300      	movs	r3, #0
 800e7c8:	60fb      	str	r3, [r7, #12]
 800e7ca:	2300      	movs	r3, #0
 800e7cc:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	681b      	ldr	r3, [r3, #0]
 800e7d2:	2100      	movs	r1, #0
 800e7d4:	4618      	mov	r0, r3
 800e7d6:	f002 f9ac 	bl	8010b32 <SDMMC_GetResponse>
 800e7da:	4603      	mov	r3, r0
 800e7dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e7e0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e7e4:	d102      	bne.n	800e7ec <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e7e6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e7ea:	e02f      	b.n	800e84c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e7ec:	f107 030c 	add.w	r3, r7, #12
 800e7f0:	4619      	mov	r1, r3
 800e7f2:	6878      	ldr	r0, [r7, #4]
 800e7f4:	f000 f82e 	bl	800e854 <SD_FindSCR>
 800e7f8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e7fa:	697b      	ldr	r3, [r7, #20]
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	d001      	beq.n	800e804 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800e800:	697b      	ldr	r3, [r7, #20]
 800e802:	e023      	b.n	800e84c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e804:	693b      	ldr	r3, [r7, #16]
 800e806:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	d01c      	beq.n	800e848 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	681a      	ldr	r2, [r3, #0]
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e816:	041b      	lsls	r3, r3, #16
 800e818:	4619      	mov	r1, r3
 800e81a:	4610      	mov	r0, r2
 800e81c:	f002 faf4 	bl	8010e08 <SDMMC_CmdAppCommand>
 800e820:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e822:	697b      	ldr	r3, [r7, #20]
 800e824:	2b00      	cmp	r3, #0
 800e826:	d001      	beq.n	800e82c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800e828:	697b      	ldr	r3, [r7, #20]
 800e82a:	e00f      	b.n	800e84c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	2100      	movs	r1, #0
 800e832:	4618      	mov	r0, r3
 800e834:	f002 fb2e 	bl	8010e94 <SDMMC_CmdBusWidth>
 800e838:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e83a:	697b      	ldr	r3, [r7, #20]
 800e83c:	2b00      	cmp	r3, #0
 800e83e:	d001      	beq.n	800e844 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800e840:	697b      	ldr	r3, [r7, #20]
 800e842:	e003      	b.n	800e84c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e844:	2300      	movs	r3, #0
 800e846:	e001      	b.n	800e84c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e848:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800e84c:	4618      	mov	r0, r3
 800e84e:	3718      	adds	r7, #24
 800e850:	46bd      	mov	sp, r7
 800e852:	bd80      	pop	{r7, pc}

0800e854 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800e854:	b590      	push	{r4, r7, lr}
 800e856:	b08f      	sub	sp, #60	@ 0x3c
 800e858:	af00      	add	r7, sp, #0
 800e85a:	6078      	str	r0, [r7, #4]
 800e85c:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800e85e:	f7f7 f9df 	bl	8005c20 <HAL_GetTick>
 800e862:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800e864:	2300      	movs	r3, #0
 800e866:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800e868:	2300      	movs	r3, #0
 800e86a:	60bb      	str	r3, [r7, #8]
 800e86c:	2300      	movs	r3, #0
 800e86e:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800e870:	683b      	ldr	r3, [r7, #0]
 800e872:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	681b      	ldr	r3, [r3, #0]
 800e878:	2108      	movs	r1, #8
 800e87a:	4618      	mov	r0, r3
 800e87c:	f002 f998 	bl	8010bb0 <SDMMC_CmdBlockLength>
 800e880:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e884:	2b00      	cmp	r3, #0
 800e886:	d001      	beq.n	800e88c <SD_FindSCR+0x38>
  {
    return errorstate;
 800e888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e88a:	e0b2      	b.n	800e9f2 <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	681a      	ldr	r2, [r3, #0]
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e894:	041b      	lsls	r3, r3, #16
 800e896:	4619      	mov	r1, r3
 800e898:	4610      	mov	r0, r2
 800e89a:	f002 fab5 	bl	8010e08 <SDMMC_CmdAppCommand>
 800e89e:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e8a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	d001      	beq.n	800e8aa <SD_FindSCR+0x56>
  {
    return errorstate;
 800e8a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8a8:	e0a3      	b.n	800e9f2 <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e8aa:	f04f 33ff 	mov.w	r3, #4294967295
 800e8ae:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800e8b0:	2308      	movs	r3, #8
 800e8b2:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800e8b4:	2330      	movs	r3, #48	@ 0x30
 800e8b6:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800e8b8:	2302      	movs	r3, #2
 800e8ba:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e8bc:	2300      	movs	r3, #0
 800e8be:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800e8c0:	2301      	movs	r3, #1
 800e8c2:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	f107 0210 	add.w	r2, r7, #16
 800e8cc:	4611      	mov	r1, r2
 800e8ce:	4618      	mov	r0, r3
 800e8d0:	f002 f942 	bl	8010b58 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	4618      	mov	r0, r3
 800e8da:	f002 fafd 	bl	8010ed8 <SDMMC_CmdSendSCR>
 800e8de:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e8e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	d02a      	beq.n	800e93c <SD_FindSCR+0xe8>
  {
    return errorstate;
 800e8e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8e8:	e083      	b.n	800e9f2 <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	681b      	ldr	r3, [r3, #0]
 800e8ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e8f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	d00f      	beq.n	800e918 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	6819      	ldr	r1, [r3, #0]
 800e8fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e8fe:	009b      	lsls	r3, r3, #2
 800e900:	f107 0208 	add.w	r2, r7, #8
 800e904:	18d4      	adds	r4, r2, r3
 800e906:	4608      	mov	r0, r1
 800e908:	f002 f8a2 	bl	8010a50 <SDMMC_ReadFIFO>
 800e90c:	4603      	mov	r3, r0
 800e90e:	6023      	str	r3, [r4, #0]
      index++;
 800e910:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e912:	3301      	adds	r3, #1
 800e914:	637b      	str	r3, [r7, #52]	@ 0x34
 800e916:	e006      	b.n	800e926 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	681b      	ldr	r3, [r3, #0]
 800e91c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e91e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e922:	2b00      	cmp	r3, #0
 800e924:	d012      	beq.n	800e94c <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800e926:	f7f7 f97b 	bl	8005c20 <HAL_GetTick>
 800e92a:	4602      	mov	r2, r0
 800e92c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e92e:	1ad3      	subs	r3, r2, r3
 800e930:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e934:	d102      	bne.n	800e93c <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e936:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e93a:	e05a      	b.n	800e9f2 <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e942:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800e946:	2b00      	cmp	r3, #0
 800e948:	d0cf      	beq.n	800e8ea <SD_FindSCR+0x96>
 800e94a:	e000      	b.n	800e94e <SD_FindSCR+0xfa>
      break;
 800e94c:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	681b      	ldr	r3, [r3, #0]
 800e952:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e954:	f003 0308 	and.w	r3, r3, #8
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d005      	beq.n	800e968 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	681b      	ldr	r3, [r3, #0]
 800e960:	2208      	movs	r2, #8
 800e962:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800e964:	2308      	movs	r3, #8
 800e966:	e044      	b.n	800e9f2 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	681b      	ldr	r3, [r3, #0]
 800e96c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e96e:	f003 0302 	and.w	r3, r3, #2
 800e972:	2b00      	cmp	r3, #0
 800e974:	d005      	beq.n	800e982 <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	681b      	ldr	r3, [r3, #0]
 800e97a:	2202      	movs	r2, #2
 800e97c:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800e97e:	2302      	movs	r3, #2
 800e980:	e037      	b.n	800e9f2 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	681b      	ldr	r3, [r3, #0]
 800e986:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e988:	f003 0320 	and.w	r3, r3, #32
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	d005      	beq.n	800e99c <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	681b      	ldr	r3, [r3, #0]
 800e994:	2220      	movs	r2, #32
 800e996:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800e998:	2320      	movs	r3, #32
 800e99a:	e02a      	b.n	800e9f2 <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	681b      	ldr	r3, [r3, #0]
 800e9a0:	f240 523a 	movw	r2, #1338	@ 0x53a
 800e9a4:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e9a6:	68fb      	ldr	r3, [r7, #12]
 800e9a8:	061a      	lsls	r2, r3, #24
 800e9aa:	68fb      	ldr	r3, [r7, #12]
 800e9ac:	021b      	lsls	r3, r3, #8
 800e9ae:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800e9b2:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e9b4:	68fb      	ldr	r3, [r7, #12]
 800e9b6:	0a1b      	lsrs	r3, r3, #8
 800e9b8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e9bc:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e9be:	68fb      	ldr	r3, [r7, #12]
 800e9c0:	0e1b      	lsrs	r3, r3, #24
 800e9c2:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e9c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9c6:	601a      	str	r2, [r3, #0]
    scr++;
 800e9c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9ca:	3304      	adds	r3, #4
 800e9cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e9ce:	68bb      	ldr	r3, [r7, #8]
 800e9d0:	061a      	lsls	r2, r3, #24
 800e9d2:	68bb      	ldr	r3, [r7, #8]
 800e9d4:	021b      	lsls	r3, r3, #8
 800e9d6:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800e9da:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e9dc:	68bb      	ldr	r3, [r7, #8]
 800e9de:	0a1b      	lsrs	r3, r3, #8
 800e9e0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e9e4:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e9e6:	68bb      	ldr	r3, [r7, #8]
 800e9e8:	0e1b      	lsrs	r3, r3, #24
 800e9ea:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e9ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9ee:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800e9f0:	2300      	movs	r3, #0
}
 800e9f2:	4618      	mov	r0, r3
 800e9f4:	373c      	adds	r7, #60	@ 0x3c
 800e9f6:	46bd      	mov	sp, r7
 800e9f8:	bd90      	pop	{r4, r7, pc}

0800e9fa <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800e9fa:	b580      	push	{r7, lr}
 800e9fc:	b086      	sub	sp, #24
 800e9fe:	af00      	add	r7, sp, #0
 800ea00:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ea06:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ea0c:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800ea0e:	693b      	ldr	r3, [r7, #16]
 800ea10:	2b00      	cmp	r3, #0
 800ea12:	d03f      	beq.n	800ea94 <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800ea14:	2300      	movs	r3, #0
 800ea16:	617b      	str	r3, [r7, #20]
 800ea18:	e033      	b.n	800ea82 <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	681b      	ldr	r3, [r3, #0]
 800ea1e:	4618      	mov	r0, r3
 800ea20:	f002 f816 	bl	8010a50 <SDMMC_ReadFIFO>
 800ea24:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800ea26:	68bb      	ldr	r3, [r7, #8]
 800ea28:	b2da      	uxtb	r2, r3
 800ea2a:	68fb      	ldr	r3, [r7, #12]
 800ea2c:	701a      	strb	r2, [r3, #0]
      tmp++;
 800ea2e:	68fb      	ldr	r3, [r7, #12]
 800ea30:	3301      	adds	r3, #1
 800ea32:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800ea34:	693b      	ldr	r3, [r7, #16]
 800ea36:	3b01      	subs	r3, #1
 800ea38:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800ea3a:	68bb      	ldr	r3, [r7, #8]
 800ea3c:	0a1b      	lsrs	r3, r3, #8
 800ea3e:	b2da      	uxtb	r2, r3
 800ea40:	68fb      	ldr	r3, [r7, #12]
 800ea42:	701a      	strb	r2, [r3, #0]
      tmp++;
 800ea44:	68fb      	ldr	r3, [r7, #12]
 800ea46:	3301      	adds	r3, #1
 800ea48:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800ea4a:	693b      	ldr	r3, [r7, #16]
 800ea4c:	3b01      	subs	r3, #1
 800ea4e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800ea50:	68bb      	ldr	r3, [r7, #8]
 800ea52:	0c1b      	lsrs	r3, r3, #16
 800ea54:	b2da      	uxtb	r2, r3
 800ea56:	68fb      	ldr	r3, [r7, #12]
 800ea58:	701a      	strb	r2, [r3, #0]
      tmp++;
 800ea5a:	68fb      	ldr	r3, [r7, #12]
 800ea5c:	3301      	adds	r3, #1
 800ea5e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800ea60:	693b      	ldr	r3, [r7, #16]
 800ea62:	3b01      	subs	r3, #1
 800ea64:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800ea66:	68bb      	ldr	r3, [r7, #8]
 800ea68:	0e1b      	lsrs	r3, r3, #24
 800ea6a:	b2da      	uxtb	r2, r3
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	701a      	strb	r2, [r3, #0]
      tmp++;
 800ea70:	68fb      	ldr	r3, [r7, #12]
 800ea72:	3301      	adds	r3, #1
 800ea74:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800ea76:	693b      	ldr	r3, [r7, #16]
 800ea78:	3b01      	subs	r3, #1
 800ea7a:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800ea7c:	697b      	ldr	r3, [r7, #20]
 800ea7e:	3301      	adds	r3, #1
 800ea80:	617b      	str	r3, [r7, #20]
 800ea82:	697b      	ldr	r3, [r7, #20]
 800ea84:	2b07      	cmp	r3, #7
 800ea86:	d9c8      	bls.n	800ea1a <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	68fa      	ldr	r2, [r7, #12]
 800ea8c:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	693a      	ldr	r2, [r7, #16]
 800ea92:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 800ea94:	bf00      	nop
 800ea96:	3718      	adds	r7, #24
 800ea98:	46bd      	mov	sp, r7
 800ea9a:	bd80      	pop	{r7, pc}

0800ea9c <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800ea9c:	b580      	push	{r7, lr}
 800ea9e:	b086      	sub	sp, #24
 800eaa0:	af00      	add	r7, sp, #0
 800eaa2:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	6a1b      	ldr	r3, [r3, #32]
 800eaa8:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eaae:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800eab0:	693b      	ldr	r3, [r7, #16]
 800eab2:	2b00      	cmp	r3, #0
 800eab4:	d043      	beq.n	800eb3e <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800eab6:	2300      	movs	r3, #0
 800eab8:	617b      	str	r3, [r7, #20]
 800eaba:	e037      	b.n	800eb2c <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800eabc:	68fb      	ldr	r3, [r7, #12]
 800eabe:	781b      	ldrb	r3, [r3, #0]
 800eac0:	60bb      	str	r3, [r7, #8]
      tmp++;
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	3301      	adds	r3, #1
 800eac6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800eac8:	693b      	ldr	r3, [r7, #16]
 800eaca:	3b01      	subs	r3, #1
 800eacc:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	781b      	ldrb	r3, [r3, #0]
 800ead2:	021a      	lsls	r2, r3, #8
 800ead4:	68bb      	ldr	r3, [r7, #8]
 800ead6:	4313      	orrs	r3, r2
 800ead8:	60bb      	str	r3, [r7, #8]
      tmp++;
 800eada:	68fb      	ldr	r3, [r7, #12]
 800eadc:	3301      	adds	r3, #1
 800eade:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800eae0:	693b      	ldr	r3, [r7, #16]
 800eae2:	3b01      	subs	r3, #1
 800eae4:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800eae6:	68fb      	ldr	r3, [r7, #12]
 800eae8:	781b      	ldrb	r3, [r3, #0]
 800eaea:	041a      	lsls	r2, r3, #16
 800eaec:	68bb      	ldr	r3, [r7, #8]
 800eaee:	4313      	orrs	r3, r2
 800eaf0:	60bb      	str	r3, [r7, #8]
      tmp++;
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	3301      	adds	r3, #1
 800eaf6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800eaf8:	693b      	ldr	r3, [r7, #16]
 800eafa:	3b01      	subs	r3, #1
 800eafc:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	781b      	ldrb	r3, [r3, #0]
 800eb02:	061a      	lsls	r2, r3, #24
 800eb04:	68bb      	ldr	r3, [r7, #8]
 800eb06:	4313      	orrs	r3, r2
 800eb08:	60bb      	str	r3, [r7, #8]
      tmp++;
 800eb0a:	68fb      	ldr	r3, [r7, #12]
 800eb0c:	3301      	adds	r3, #1
 800eb0e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800eb10:	693b      	ldr	r3, [r7, #16]
 800eb12:	3b01      	subs	r3, #1
 800eb14:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	681b      	ldr	r3, [r3, #0]
 800eb1a:	f107 0208 	add.w	r2, r7, #8
 800eb1e:	4611      	mov	r1, r2
 800eb20:	4618      	mov	r0, r3
 800eb22:	f001 ffa2 	bl	8010a6a <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800eb26:	697b      	ldr	r3, [r7, #20]
 800eb28:	3301      	adds	r3, #1
 800eb2a:	617b      	str	r3, [r7, #20]
 800eb2c:	697b      	ldr	r3, [r7, #20]
 800eb2e:	2b07      	cmp	r3, #7
 800eb30:	d9c4      	bls.n	800eabc <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	68fa      	ldr	r2, [r7, #12]
 800eb36:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	693a      	ldr	r2, [r7, #16]
 800eb3c:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 800eb3e:	bf00      	nop
 800eb40:	3718      	adds	r7, #24
 800eb42:	46bd      	mov	sp, r7
 800eb44:	bd80      	pop	{r7, pc}

0800eb46 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800eb46:	b580      	push	{r7, lr}
 800eb48:	b082      	sub	sp, #8
 800eb4a:	af00      	add	r7, sp, #0
 800eb4c:	6078      	str	r0, [r7, #4]
 800eb4e:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	2b00      	cmp	r3, #0
 800eb54:	d101      	bne.n	800eb5a <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800eb56:	2301      	movs	r3, #1
 800eb58:	e025      	b.n	800eba6 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800eb60:	b2db      	uxtb	r3, r3
 800eb62:	2b00      	cmp	r3, #0
 800eb64:	d106      	bne.n	800eb74 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	2200      	movs	r2, #0
 800eb6a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800eb6e:	6878      	ldr	r0, [r7, #4]
 800eb70:	f7f4 fd30 	bl	80035d4 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	2202      	movs	r2, #2
 800eb78:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	681a      	ldr	r2, [r3, #0]
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	3304      	adds	r3, #4
 800eb84:	4619      	mov	r1, r3
 800eb86:	4610      	mov	r0, r2
 800eb88:	f001 fe70 	bl	801086c <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	6818      	ldr	r0, [r3, #0]
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	685b      	ldr	r3, [r3, #4]
 800eb94:	461a      	mov	r2, r3
 800eb96:	6839      	ldr	r1, [r7, #0]
 800eb98:	f001 fec4 	bl	8010924 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	2201      	movs	r2, #1
 800eba0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800eba4:	2300      	movs	r3, #0
}
 800eba6:	4618      	mov	r0, r3
 800eba8:	3708      	adds	r7, #8
 800ebaa:	46bd      	mov	sp, r7
 800ebac:	bd80      	pop	{r7, pc}
	...

0800ebb0 <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 800ebb0:	b580      	push	{r7, lr}
 800ebb2:	b084      	sub	sp, #16
 800ebb4:	af00      	add	r7, sp, #0
 800ebb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if (hspdif == NULL)
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d101      	bne.n	800ebc2 <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 800ebbe:	2301      	movs	r3, #1
 800ebc0:	e04c      	b.n	800ec5c <HAL_SPDIFRX_Init+0xac>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if (hspdif->State == HAL_SPDIFRX_STATE_RESET)
 800ebc2:	687b      	ldr	r3, [r7, #4]
 800ebc4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ebc8:	b2db      	uxtb	r3, r3
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d106      	bne.n	800ebdc <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	2200      	movs	r2, #0
 800ebd2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 800ebd6:	6878      	ldr	r0, [r7, #4]
 800ebd8:	f7f4 f9e4 	bl	8002fa4 <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	2202      	movs	r2, #2
 800ebe0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	681b      	ldr	r3, [r3, #0]
 800ebe8:	681a      	ldr	r2, [r3, #0]
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	681b      	ldr	r3, [r3, #0]
 800ebee:	f022 0203 	bic.w	r2, r2, #3
 800ebf2:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	681b      	ldr	r3, [r3, #0]
 800ebf8:	681b      	ldr	r3, [r3, #0]
 800ebfa:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 800ebfc:	68fa      	ldr	r2, [r7, #12]
 800ebfe:	4b19      	ldr	r3, [pc, #100]	@ (800ec64 <HAL_SPDIFRX_Init+0xb4>)
 800ec00:	4013      	ands	r3, r2
 800ec02:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_VMSK | SPDIFRX_CR_CUMSK | SPDIFRX_CR_PTMSK  |
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 800ec0c:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 800ec12:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 800ec18:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 800ec1e:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 800ec24:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 800ec2a:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 800ec30:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             hspdif->Init.ChannelStatusMask |
 800ec36:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             hspdif->Init.ValidityBitMask |
 800ec3c:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 800ec3e:	68fa      	ldr	r2, [r7, #12]
 800ec40:	4313      	orrs	r3, r2
 800ec42:	60fb      	str	r3, [r7, #12]
            );


  hspdif->Instance->CR = tmpreg;
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	681b      	ldr	r3, [r3, #0]
 800ec48:	68fa      	ldr	r2, [r7, #12]
 800ec4a:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	2200      	movs	r2, #0
 800ec50:	649a      	str	r2, [r3, #72]	@ 0x48

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	2201      	movs	r2, #1
 800ec56:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  return HAL_OK;
 800ec5a:	2300      	movs	r3, #0
}
 800ec5c:	4618      	mov	r0, r3
 800ec5e:	3710      	adds	r7, #16
 800ec60:	46bd      	mov	sp, r7
 800ec62:	bd80      	pop	{r7, pc}
 800ec64:	fff88407 	.word	0xfff88407

0800ec68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ec68:	b580      	push	{r7, lr}
 800ec6a:	b082      	sub	sp, #8
 800ec6c:	af00      	add	r7, sp, #0
 800ec6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d101      	bne.n	800ec7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ec76:	2301      	movs	r3, #1
 800ec78:	e049      	b.n	800ed0e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ec80:	b2db      	uxtb	r3, r3
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	d106      	bne.n	800ec94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	2200      	movs	r2, #0
 800ec8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ec8e:	6878      	ldr	r0, [r7, #4]
 800ec90:	f7f4 f9ec 	bl	800306c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	2202      	movs	r2, #2
 800ec98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	681a      	ldr	r2, [r3, #0]
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	3304      	adds	r3, #4
 800eca4:	4619      	mov	r1, r3
 800eca6:	4610      	mov	r0, r2
 800eca8:	f000 fc12 	bl	800f4d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	2201      	movs	r2, #1
 800ecb0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	2201      	movs	r2, #1
 800ecb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	2201      	movs	r2, #1
 800ecc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	2201      	movs	r2, #1
 800ecc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	2201      	movs	r2, #1
 800ecd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	2201      	movs	r2, #1
 800ecd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	2201      	movs	r2, #1
 800ece0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	2201      	movs	r2, #1
 800ece8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	2201      	movs	r2, #1
 800ecf0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	2201      	movs	r2, #1
 800ecf8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	2201      	movs	r2, #1
 800ed00:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	2201      	movs	r2, #1
 800ed08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ed0c:	2300      	movs	r3, #0
}
 800ed0e:	4618      	mov	r0, r3
 800ed10:	3708      	adds	r7, #8
 800ed12:	46bd      	mov	sp, r7
 800ed14:	bd80      	pop	{r7, pc}
	...

0800ed18 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ed18:	b480      	push	{r7}
 800ed1a:	b085      	sub	sp, #20
 800ed1c:	af00      	add	r7, sp, #0
 800ed1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ed26:	b2db      	uxtb	r3, r3
 800ed28:	2b01      	cmp	r3, #1
 800ed2a:	d001      	beq.n	800ed30 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ed2c:	2301      	movs	r3, #1
 800ed2e:	e054      	b.n	800edda <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	2202      	movs	r2, #2
 800ed34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	681b      	ldr	r3, [r3, #0]
 800ed3c:	68da      	ldr	r2, [r3, #12]
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	681b      	ldr	r3, [r3, #0]
 800ed42:	f042 0201 	orr.w	r2, r2, #1
 800ed46:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	681b      	ldr	r3, [r3, #0]
 800ed4c:	4a26      	ldr	r2, [pc, #152]	@ (800ede8 <HAL_TIM_Base_Start_IT+0xd0>)
 800ed4e:	4293      	cmp	r3, r2
 800ed50:	d022      	beq.n	800ed98 <HAL_TIM_Base_Start_IT+0x80>
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	681b      	ldr	r3, [r3, #0]
 800ed56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ed5a:	d01d      	beq.n	800ed98 <HAL_TIM_Base_Start_IT+0x80>
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	681b      	ldr	r3, [r3, #0]
 800ed60:	4a22      	ldr	r2, [pc, #136]	@ (800edec <HAL_TIM_Base_Start_IT+0xd4>)
 800ed62:	4293      	cmp	r3, r2
 800ed64:	d018      	beq.n	800ed98 <HAL_TIM_Base_Start_IT+0x80>
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	4a21      	ldr	r2, [pc, #132]	@ (800edf0 <HAL_TIM_Base_Start_IT+0xd8>)
 800ed6c:	4293      	cmp	r3, r2
 800ed6e:	d013      	beq.n	800ed98 <HAL_TIM_Base_Start_IT+0x80>
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	681b      	ldr	r3, [r3, #0]
 800ed74:	4a1f      	ldr	r2, [pc, #124]	@ (800edf4 <HAL_TIM_Base_Start_IT+0xdc>)
 800ed76:	4293      	cmp	r3, r2
 800ed78:	d00e      	beq.n	800ed98 <HAL_TIM_Base_Start_IT+0x80>
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	4a1e      	ldr	r2, [pc, #120]	@ (800edf8 <HAL_TIM_Base_Start_IT+0xe0>)
 800ed80:	4293      	cmp	r3, r2
 800ed82:	d009      	beq.n	800ed98 <HAL_TIM_Base_Start_IT+0x80>
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	681b      	ldr	r3, [r3, #0]
 800ed88:	4a1c      	ldr	r2, [pc, #112]	@ (800edfc <HAL_TIM_Base_Start_IT+0xe4>)
 800ed8a:	4293      	cmp	r3, r2
 800ed8c:	d004      	beq.n	800ed98 <HAL_TIM_Base_Start_IT+0x80>
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	681b      	ldr	r3, [r3, #0]
 800ed92:	4a1b      	ldr	r2, [pc, #108]	@ (800ee00 <HAL_TIM_Base_Start_IT+0xe8>)
 800ed94:	4293      	cmp	r3, r2
 800ed96:	d115      	bne.n	800edc4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	689a      	ldr	r2, [r3, #8]
 800ed9e:	4b19      	ldr	r3, [pc, #100]	@ (800ee04 <HAL_TIM_Base_Start_IT+0xec>)
 800eda0:	4013      	ands	r3, r2
 800eda2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eda4:	68fb      	ldr	r3, [r7, #12]
 800eda6:	2b06      	cmp	r3, #6
 800eda8:	d015      	beq.n	800edd6 <HAL_TIM_Base_Start_IT+0xbe>
 800edaa:	68fb      	ldr	r3, [r7, #12]
 800edac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800edb0:	d011      	beq.n	800edd6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	681b      	ldr	r3, [r3, #0]
 800edb6:	681a      	ldr	r2, [r3, #0]
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	681b      	ldr	r3, [r3, #0]
 800edbc:	f042 0201 	orr.w	r2, r2, #1
 800edc0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800edc2:	e008      	b.n	800edd6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	681b      	ldr	r3, [r3, #0]
 800edc8:	681a      	ldr	r2, [r3, #0]
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	681b      	ldr	r3, [r3, #0]
 800edce:	f042 0201 	orr.w	r2, r2, #1
 800edd2:	601a      	str	r2, [r3, #0]
 800edd4:	e000      	b.n	800edd8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800edd6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800edd8:	2300      	movs	r3, #0
}
 800edda:	4618      	mov	r0, r3
 800eddc:	3714      	adds	r7, #20
 800edde:	46bd      	mov	sp, r7
 800ede0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ede4:	4770      	bx	lr
 800ede6:	bf00      	nop
 800ede8:	40010000 	.word	0x40010000
 800edec:	40000400 	.word	0x40000400
 800edf0:	40000800 	.word	0x40000800
 800edf4:	40000c00 	.word	0x40000c00
 800edf8:	40010400 	.word	0x40010400
 800edfc:	40014000 	.word	0x40014000
 800ee00:	40001800 	.word	0x40001800
 800ee04:	00010007 	.word	0x00010007

0800ee08 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ee08:	b580      	push	{r7, lr}
 800ee0a:	b082      	sub	sp, #8
 800ee0c:	af00      	add	r7, sp, #0
 800ee0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	d101      	bne.n	800ee1a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ee16:	2301      	movs	r3, #1
 800ee18:	e049      	b.n	800eeae <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ee20:	b2db      	uxtb	r3, r3
 800ee22:	2b00      	cmp	r3, #0
 800ee24:	d106      	bne.n	800ee34 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	2200      	movs	r2, #0
 800ee2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ee2e:	6878      	ldr	r0, [r7, #4]
 800ee30:	f7f4 f98a 	bl	8003148 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ee34:	687b      	ldr	r3, [r7, #4]
 800ee36:	2202      	movs	r2, #2
 800ee38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	681a      	ldr	r2, [r3, #0]
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	3304      	adds	r3, #4
 800ee44:	4619      	mov	r1, r3
 800ee46:	4610      	mov	r0, r2
 800ee48:	f000 fb42 	bl	800f4d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	2201      	movs	r2, #1
 800ee50:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	2201      	movs	r2, #1
 800ee58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	2201      	movs	r2, #1
 800ee60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	2201      	movs	r2, #1
 800ee68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	2201      	movs	r2, #1
 800ee70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	2201      	movs	r2, #1
 800ee78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	2201      	movs	r2, #1
 800ee80:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	2201      	movs	r2, #1
 800ee88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	2201      	movs	r2, #1
 800ee90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	2201      	movs	r2, #1
 800ee98:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	2201      	movs	r2, #1
 800eea0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	2201      	movs	r2, #1
 800eea8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800eeac:	2300      	movs	r3, #0
}
 800eeae:	4618      	mov	r0, r3
 800eeb0:	3708      	adds	r7, #8
 800eeb2:	46bd      	mov	sp, r7
 800eeb4:	bd80      	pop	{r7, pc}

0800eeb6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800eeb6:	b580      	push	{r7, lr}
 800eeb8:	b084      	sub	sp, #16
 800eeba:	af00      	add	r7, sp, #0
 800eebc:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	681b      	ldr	r3, [r3, #0]
 800eec2:	68db      	ldr	r3, [r3, #12]
 800eec4:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	681b      	ldr	r3, [r3, #0]
 800eeca:	691b      	ldr	r3, [r3, #16]
 800eecc:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800eece:	68bb      	ldr	r3, [r7, #8]
 800eed0:	f003 0302 	and.w	r3, r3, #2
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d020      	beq.n	800ef1a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800eed8:	68fb      	ldr	r3, [r7, #12]
 800eeda:	f003 0302 	and.w	r3, r3, #2
 800eede:	2b00      	cmp	r3, #0
 800eee0:	d01b      	beq.n	800ef1a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	681b      	ldr	r3, [r3, #0]
 800eee6:	f06f 0202 	mvn.w	r2, #2
 800eeea:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	2201      	movs	r2, #1
 800eef0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	681b      	ldr	r3, [r3, #0]
 800eef6:	699b      	ldr	r3, [r3, #24]
 800eef8:	f003 0303 	and.w	r3, r3, #3
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d003      	beq.n	800ef08 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ef00:	6878      	ldr	r0, [r7, #4]
 800ef02:	f000 fac7 	bl	800f494 <HAL_TIM_IC_CaptureCallback>
 800ef06:	e005      	b.n	800ef14 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ef08:	6878      	ldr	r0, [r7, #4]
 800ef0a:	f000 fab9 	bl	800f480 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ef0e:	6878      	ldr	r0, [r7, #4]
 800ef10:	f000 faca 	bl	800f4a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	2200      	movs	r2, #0
 800ef18:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ef1a:	68bb      	ldr	r3, [r7, #8]
 800ef1c:	f003 0304 	and.w	r3, r3, #4
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	d020      	beq.n	800ef66 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ef24:	68fb      	ldr	r3, [r7, #12]
 800ef26:	f003 0304 	and.w	r3, r3, #4
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d01b      	beq.n	800ef66 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	681b      	ldr	r3, [r3, #0]
 800ef32:	f06f 0204 	mvn.w	r2, #4
 800ef36:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	2202      	movs	r2, #2
 800ef3c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	681b      	ldr	r3, [r3, #0]
 800ef42:	699b      	ldr	r3, [r3, #24]
 800ef44:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	d003      	beq.n	800ef54 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ef4c:	6878      	ldr	r0, [r7, #4]
 800ef4e:	f000 faa1 	bl	800f494 <HAL_TIM_IC_CaptureCallback>
 800ef52:	e005      	b.n	800ef60 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ef54:	6878      	ldr	r0, [r7, #4]
 800ef56:	f000 fa93 	bl	800f480 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ef5a:	6878      	ldr	r0, [r7, #4]
 800ef5c:	f000 faa4 	bl	800f4a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	2200      	movs	r2, #0
 800ef64:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ef66:	68bb      	ldr	r3, [r7, #8]
 800ef68:	f003 0308 	and.w	r3, r3, #8
 800ef6c:	2b00      	cmp	r3, #0
 800ef6e:	d020      	beq.n	800efb2 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ef70:	68fb      	ldr	r3, [r7, #12]
 800ef72:	f003 0308 	and.w	r3, r3, #8
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d01b      	beq.n	800efb2 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	681b      	ldr	r3, [r3, #0]
 800ef7e:	f06f 0208 	mvn.w	r2, #8
 800ef82:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	2204      	movs	r2, #4
 800ef88:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	681b      	ldr	r3, [r3, #0]
 800ef8e:	69db      	ldr	r3, [r3, #28]
 800ef90:	f003 0303 	and.w	r3, r3, #3
 800ef94:	2b00      	cmp	r3, #0
 800ef96:	d003      	beq.n	800efa0 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ef98:	6878      	ldr	r0, [r7, #4]
 800ef9a:	f000 fa7b 	bl	800f494 <HAL_TIM_IC_CaptureCallback>
 800ef9e:	e005      	b.n	800efac <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800efa0:	6878      	ldr	r0, [r7, #4]
 800efa2:	f000 fa6d 	bl	800f480 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800efa6:	6878      	ldr	r0, [r7, #4]
 800efa8:	f000 fa7e 	bl	800f4a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	2200      	movs	r2, #0
 800efb0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800efb2:	68bb      	ldr	r3, [r7, #8]
 800efb4:	f003 0310 	and.w	r3, r3, #16
 800efb8:	2b00      	cmp	r3, #0
 800efba:	d020      	beq.n	800effe <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800efbc:	68fb      	ldr	r3, [r7, #12]
 800efbe:	f003 0310 	and.w	r3, r3, #16
 800efc2:	2b00      	cmp	r3, #0
 800efc4:	d01b      	beq.n	800effe <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	f06f 0210 	mvn.w	r2, #16
 800efce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	2208      	movs	r2, #8
 800efd4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	681b      	ldr	r3, [r3, #0]
 800efda:	69db      	ldr	r3, [r3, #28]
 800efdc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800efe0:	2b00      	cmp	r3, #0
 800efe2:	d003      	beq.n	800efec <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800efe4:	6878      	ldr	r0, [r7, #4]
 800efe6:	f000 fa55 	bl	800f494 <HAL_TIM_IC_CaptureCallback>
 800efea:	e005      	b.n	800eff8 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800efec:	6878      	ldr	r0, [r7, #4]
 800efee:	f000 fa47 	bl	800f480 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800eff2:	6878      	ldr	r0, [r7, #4]
 800eff4:	f000 fa58 	bl	800f4a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	2200      	movs	r2, #0
 800effc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800effe:	68bb      	ldr	r3, [r7, #8]
 800f000:	f003 0301 	and.w	r3, r3, #1
 800f004:	2b00      	cmp	r3, #0
 800f006:	d00c      	beq.n	800f022 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800f008:	68fb      	ldr	r3, [r7, #12]
 800f00a:	f003 0301 	and.w	r3, r3, #1
 800f00e:	2b00      	cmp	r3, #0
 800f010:	d007      	beq.n	800f022 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	f06f 0201 	mvn.w	r2, #1
 800f01a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f01c:	6878      	ldr	r0, [r7, #4]
 800f01e:	f7f2 febd 	bl	8001d9c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f022:	68bb      	ldr	r3, [r7, #8]
 800f024:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f028:	2b00      	cmp	r3, #0
 800f02a:	d104      	bne.n	800f036 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800f02c:	68bb      	ldr	r3, [r7, #8]
 800f02e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f032:	2b00      	cmp	r3, #0
 800f034:	d00c      	beq.n	800f050 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f03c:	2b00      	cmp	r3, #0
 800f03e:	d007      	beq.n	800f050 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	681b      	ldr	r3, [r3, #0]
 800f044:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800f048:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f04a:	6878      	ldr	r0, [r7, #4]
 800f04c:	f000 fef4 	bl	800fe38 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800f050:	68bb      	ldr	r3, [r7, #8]
 800f052:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f056:	2b00      	cmp	r3, #0
 800f058:	d00c      	beq.n	800f074 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f05a:	68fb      	ldr	r3, [r7, #12]
 800f05c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f060:	2b00      	cmp	r3, #0
 800f062:	d007      	beq.n	800f074 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	681b      	ldr	r3, [r3, #0]
 800f068:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800f06c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f06e:	6878      	ldr	r0, [r7, #4]
 800f070:	f000 feec 	bl	800fe4c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800f074:	68bb      	ldr	r3, [r7, #8]
 800f076:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f07a:	2b00      	cmp	r3, #0
 800f07c:	d00c      	beq.n	800f098 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800f07e:	68fb      	ldr	r3, [r7, #12]
 800f080:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f084:	2b00      	cmp	r3, #0
 800f086:	d007      	beq.n	800f098 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	681b      	ldr	r3, [r3, #0]
 800f08c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800f090:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f092:	6878      	ldr	r0, [r7, #4]
 800f094:	f000 fa12 	bl	800f4bc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800f098:	68bb      	ldr	r3, [r7, #8]
 800f09a:	f003 0320 	and.w	r3, r3, #32
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	d00c      	beq.n	800f0bc <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800f0a2:	68fb      	ldr	r3, [r7, #12]
 800f0a4:	f003 0320 	and.w	r3, r3, #32
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d007      	beq.n	800f0bc <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	681b      	ldr	r3, [r3, #0]
 800f0b0:	f06f 0220 	mvn.w	r2, #32
 800f0b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f0b6:	6878      	ldr	r0, [r7, #4]
 800f0b8:	f000 feb4 	bl	800fe24 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f0bc:	bf00      	nop
 800f0be:	3710      	adds	r7, #16
 800f0c0:	46bd      	mov	sp, r7
 800f0c2:	bd80      	pop	{r7, pc}

0800f0c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f0c4:	b580      	push	{r7, lr}
 800f0c6:	b086      	sub	sp, #24
 800f0c8:	af00      	add	r7, sp, #0
 800f0ca:	60f8      	str	r0, [r7, #12]
 800f0cc:	60b9      	str	r1, [r7, #8]
 800f0ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f0d0:	2300      	movs	r3, #0
 800f0d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f0da:	2b01      	cmp	r3, #1
 800f0dc:	d101      	bne.n	800f0e2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800f0de:	2302      	movs	r3, #2
 800f0e0:	e0ff      	b.n	800f2e2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800f0e2:	68fb      	ldr	r3, [r7, #12]
 800f0e4:	2201      	movs	r2, #1
 800f0e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	2b14      	cmp	r3, #20
 800f0ee:	f200 80f0 	bhi.w	800f2d2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800f0f2:	a201      	add	r2, pc, #4	@ (adr r2, 800f0f8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800f0f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0f8:	0800f14d 	.word	0x0800f14d
 800f0fc:	0800f2d3 	.word	0x0800f2d3
 800f100:	0800f2d3 	.word	0x0800f2d3
 800f104:	0800f2d3 	.word	0x0800f2d3
 800f108:	0800f18d 	.word	0x0800f18d
 800f10c:	0800f2d3 	.word	0x0800f2d3
 800f110:	0800f2d3 	.word	0x0800f2d3
 800f114:	0800f2d3 	.word	0x0800f2d3
 800f118:	0800f1cf 	.word	0x0800f1cf
 800f11c:	0800f2d3 	.word	0x0800f2d3
 800f120:	0800f2d3 	.word	0x0800f2d3
 800f124:	0800f2d3 	.word	0x0800f2d3
 800f128:	0800f20f 	.word	0x0800f20f
 800f12c:	0800f2d3 	.word	0x0800f2d3
 800f130:	0800f2d3 	.word	0x0800f2d3
 800f134:	0800f2d3 	.word	0x0800f2d3
 800f138:	0800f251 	.word	0x0800f251
 800f13c:	0800f2d3 	.word	0x0800f2d3
 800f140:	0800f2d3 	.word	0x0800f2d3
 800f144:	0800f2d3 	.word	0x0800f2d3
 800f148:	0800f291 	.word	0x0800f291
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f14c:	68fb      	ldr	r3, [r7, #12]
 800f14e:	681b      	ldr	r3, [r3, #0]
 800f150:	68b9      	ldr	r1, [r7, #8]
 800f152:	4618      	mov	r0, r3
 800f154:	f000 fa62 	bl	800f61c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f158:	68fb      	ldr	r3, [r7, #12]
 800f15a:	681b      	ldr	r3, [r3, #0]
 800f15c:	699a      	ldr	r2, [r3, #24]
 800f15e:	68fb      	ldr	r3, [r7, #12]
 800f160:	681b      	ldr	r3, [r3, #0]
 800f162:	f042 0208 	orr.w	r2, r2, #8
 800f166:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	681b      	ldr	r3, [r3, #0]
 800f16c:	699a      	ldr	r2, [r3, #24]
 800f16e:	68fb      	ldr	r3, [r7, #12]
 800f170:	681b      	ldr	r3, [r3, #0]
 800f172:	f022 0204 	bic.w	r2, r2, #4
 800f176:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f178:	68fb      	ldr	r3, [r7, #12]
 800f17a:	681b      	ldr	r3, [r3, #0]
 800f17c:	6999      	ldr	r1, [r3, #24]
 800f17e:	68bb      	ldr	r3, [r7, #8]
 800f180:	691a      	ldr	r2, [r3, #16]
 800f182:	68fb      	ldr	r3, [r7, #12]
 800f184:	681b      	ldr	r3, [r3, #0]
 800f186:	430a      	orrs	r2, r1
 800f188:	619a      	str	r2, [r3, #24]
      break;
 800f18a:	e0a5      	b.n	800f2d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f18c:	68fb      	ldr	r3, [r7, #12]
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	68b9      	ldr	r1, [r7, #8]
 800f192:	4618      	mov	r0, r3
 800f194:	f000 fab4 	bl	800f700 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f198:	68fb      	ldr	r3, [r7, #12]
 800f19a:	681b      	ldr	r3, [r3, #0]
 800f19c:	699a      	ldr	r2, [r3, #24]
 800f19e:	68fb      	ldr	r3, [r7, #12]
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f1a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800f1a8:	68fb      	ldr	r3, [r7, #12]
 800f1aa:	681b      	ldr	r3, [r3, #0]
 800f1ac:	699a      	ldr	r2, [r3, #24]
 800f1ae:	68fb      	ldr	r3, [r7, #12]
 800f1b0:	681b      	ldr	r3, [r3, #0]
 800f1b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f1b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	681b      	ldr	r3, [r3, #0]
 800f1bc:	6999      	ldr	r1, [r3, #24]
 800f1be:	68bb      	ldr	r3, [r7, #8]
 800f1c0:	691b      	ldr	r3, [r3, #16]
 800f1c2:	021a      	lsls	r2, r3, #8
 800f1c4:	68fb      	ldr	r3, [r7, #12]
 800f1c6:	681b      	ldr	r3, [r3, #0]
 800f1c8:	430a      	orrs	r2, r1
 800f1ca:	619a      	str	r2, [r3, #24]
      break;
 800f1cc:	e084      	b.n	800f2d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f1ce:	68fb      	ldr	r3, [r7, #12]
 800f1d0:	681b      	ldr	r3, [r3, #0]
 800f1d2:	68b9      	ldr	r1, [r7, #8]
 800f1d4:	4618      	mov	r0, r3
 800f1d6:	f000 fb0b 	bl	800f7f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f1da:	68fb      	ldr	r3, [r7, #12]
 800f1dc:	681b      	ldr	r3, [r3, #0]
 800f1de:	69da      	ldr	r2, [r3, #28]
 800f1e0:	68fb      	ldr	r3, [r7, #12]
 800f1e2:	681b      	ldr	r3, [r3, #0]
 800f1e4:	f042 0208 	orr.w	r2, r2, #8
 800f1e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800f1ea:	68fb      	ldr	r3, [r7, #12]
 800f1ec:	681b      	ldr	r3, [r3, #0]
 800f1ee:	69da      	ldr	r2, [r3, #28]
 800f1f0:	68fb      	ldr	r3, [r7, #12]
 800f1f2:	681b      	ldr	r3, [r3, #0]
 800f1f4:	f022 0204 	bic.w	r2, r2, #4
 800f1f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f1fa:	68fb      	ldr	r3, [r7, #12]
 800f1fc:	681b      	ldr	r3, [r3, #0]
 800f1fe:	69d9      	ldr	r1, [r3, #28]
 800f200:	68bb      	ldr	r3, [r7, #8]
 800f202:	691a      	ldr	r2, [r3, #16]
 800f204:	68fb      	ldr	r3, [r7, #12]
 800f206:	681b      	ldr	r3, [r3, #0]
 800f208:	430a      	orrs	r2, r1
 800f20a:	61da      	str	r2, [r3, #28]
      break;
 800f20c:	e064      	b.n	800f2d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f20e:	68fb      	ldr	r3, [r7, #12]
 800f210:	681b      	ldr	r3, [r3, #0]
 800f212:	68b9      	ldr	r1, [r7, #8]
 800f214:	4618      	mov	r0, r3
 800f216:	f000 fb61 	bl	800f8dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f21a:	68fb      	ldr	r3, [r7, #12]
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	69da      	ldr	r2, [r3, #28]
 800f220:	68fb      	ldr	r3, [r7, #12]
 800f222:	681b      	ldr	r3, [r3, #0]
 800f224:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f228:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f22a:	68fb      	ldr	r3, [r7, #12]
 800f22c:	681b      	ldr	r3, [r3, #0]
 800f22e:	69da      	ldr	r2, [r3, #28]
 800f230:	68fb      	ldr	r3, [r7, #12]
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f238:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	681b      	ldr	r3, [r3, #0]
 800f23e:	69d9      	ldr	r1, [r3, #28]
 800f240:	68bb      	ldr	r3, [r7, #8]
 800f242:	691b      	ldr	r3, [r3, #16]
 800f244:	021a      	lsls	r2, r3, #8
 800f246:	68fb      	ldr	r3, [r7, #12]
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	430a      	orrs	r2, r1
 800f24c:	61da      	str	r2, [r3, #28]
      break;
 800f24e:	e043      	b.n	800f2d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800f250:	68fb      	ldr	r3, [r7, #12]
 800f252:	681b      	ldr	r3, [r3, #0]
 800f254:	68b9      	ldr	r1, [r7, #8]
 800f256:	4618      	mov	r0, r3
 800f258:	f000 fb98 	bl	800f98c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800f25c:	68fb      	ldr	r3, [r7, #12]
 800f25e:	681b      	ldr	r3, [r3, #0]
 800f260:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f262:	68fb      	ldr	r3, [r7, #12]
 800f264:	681b      	ldr	r3, [r3, #0]
 800f266:	f042 0208 	orr.w	r2, r2, #8
 800f26a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800f26c:	68fb      	ldr	r3, [r7, #12]
 800f26e:	681b      	ldr	r3, [r3, #0]
 800f270:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f272:	68fb      	ldr	r3, [r7, #12]
 800f274:	681b      	ldr	r3, [r3, #0]
 800f276:	f022 0204 	bic.w	r2, r2, #4
 800f27a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800f27c:	68fb      	ldr	r3, [r7, #12]
 800f27e:	681b      	ldr	r3, [r3, #0]
 800f280:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800f282:	68bb      	ldr	r3, [r7, #8]
 800f284:	691a      	ldr	r2, [r3, #16]
 800f286:	68fb      	ldr	r3, [r7, #12]
 800f288:	681b      	ldr	r3, [r3, #0]
 800f28a:	430a      	orrs	r2, r1
 800f28c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800f28e:	e023      	b.n	800f2d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800f290:	68fb      	ldr	r3, [r7, #12]
 800f292:	681b      	ldr	r3, [r3, #0]
 800f294:	68b9      	ldr	r1, [r7, #8]
 800f296:	4618      	mov	r0, r3
 800f298:	f000 fbca 	bl	800fa30 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800f29c:	68fb      	ldr	r3, [r7, #12]
 800f29e:	681b      	ldr	r3, [r3, #0]
 800f2a0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f2a2:	68fb      	ldr	r3, [r7, #12]
 800f2a4:	681b      	ldr	r3, [r3, #0]
 800f2a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f2aa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800f2ac:	68fb      	ldr	r3, [r7, #12]
 800f2ae:	681b      	ldr	r3, [r3, #0]
 800f2b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f2b2:	68fb      	ldr	r3, [r7, #12]
 800f2b4:	681b      	ldr	r3, [r3, #0]
 800f2b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f2ba:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800f2bc:	68fb      	ldr	r3, [r7, #12]
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800f2c2:	68bb      	ldr	r3, [r7, #8]
 800f2c4:	691b      	ldr	r3, [r3, #16]
 800f2c6:	021a      	lsls	r2, r3, #8
 800f2c8:	68fb      	ldr	r3, [r7, #12]
 800f2ca:	681b      	ldr	r3, [r3, #0]
 800f2cc:	430a      	orrs	r2, r1
 800f2ce:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800f2d0:	e002      	b.n	800f2d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800f2d2:	2301      	movs	r3, #1
 800f2d4:	75fb      	strb	r3, [r7, #23]
      break;
 800f2d6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800f2d8:	68fb      	ldr	r3, [r7, #12]
 800f2da:	2200      	movs	r2, #0
 800f2dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f2e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800f2e2:	4618      	mov	r0, r3
 800f2e4:	3718      	adds	r7, #24
 800f2e6:	46bd      	mov	sp, r7
 800f2e8:	bd80      	pop	{r7, pc}
 800f2ea:	bf00      	nop

0800f2ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f2ec:	b580      	push	{r7, lr}
 800f2ee:	b084      	sub	sp, #16
 800f2f0:	af00      	add	r7, sp, #0
 800f2f2:	6078      	str	r0, [r7, #4]
 800f2f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f2f6:	2300      	movs	r3, #0
 800f2f8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f300:	2b01      	cmp	r3, #1
 800f302:	d101      	bne.n	800f308 <HAL_TIM_ConfigClockSource+0x1c>
 800f304:	2302      	movs	r3, #2
 800f306:	e0b4      	b.n	800f472 <HAL_TIM_ConfigClockSource+0x186>
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	2201      	movs	r2, #1
 800f30c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	2202      	movs	r2, #2
 800f314:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	681b      	ldr	r3, [r3, #0]
 800f31c:	689b      	ldr	r3, [r3, #8]
 800f31e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f320:	68ba      	ldr	r2, [r7, #8]
 800f322:	4b56      	ldr	r3, [pc, #344]	@ (800f47c <HAL_TIM_ConfigClockSource+0x190>)
 800f324:	4013      	ands	r3, r2
 800f326:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f328:	68bb      	ldr	r3, [r7, #8]
 800f32a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f32e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	681b      	ldr	r3, [r3, #0]
 800f334:	68ba      	ldr	r2, [r7, #8]
 800f336:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f338:	683b      	ldr	r3, [r7, #0]
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f340:	d03e      	beq.n	800f3c0 <HAL_TIM_ConfigClockSource+0xd4>
 800f342:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f346:	f200 8087 	bhi.w	800f458 <HAL_TIM_ConfigClockSource+0x16c>
 800f34a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f34e:	f000 8086 	beq.w	800f45e <HAL_TIM_ConfigClockSource+0x172>
 800f352:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f356:	d87f      	bhi.n	800f458 <HAL_TIM_ConfigClockSource+0x16c>
 800f358:	2b70      	cmp	r3, #112	@ 0x70
 800f35a:	d01a      	beq.n	800f392 <HAL_TIM_ConfigClockSource+0xa6>
 800f35c:	2b70      	cmp	r3, #112	@ 0x70
 800f35e:	d87b      	bhi.n	800f458 <HAL_TIM_ConfigClockSource+0x16c>
 800f360:	2b60      	cmp	r3, #96	@ 0x60
 800f362:	d050      	beq.n	800f406 <HAL_TIM_ConfigClockSource+0x11a>
 800f364:	2b60      	cmp	r3, #96	@ 0x60
 800f366:	d877      	bhi.n	800f458 <HAL_TIM_ConfigClockSource+0x16c>
 800f368:	2b50      	cmp	r3, #80	@ 0x50
 800f36a:	d03c      	beq.n	800f3e6 <HAL_TIM_ConfigClockSource+0xfa>
 800f36c:	2b50      	cmp	r3, #80	@ 0x50
 800f36e:	d873      	bhi.n	800f458 <HAL_TIM_ConfigClockSource+0x16c>
 800f370:	2b40      	cmp	r3, #64	@ 0x40
 800f372:	d058      	beq.n	800f426 <HAL_TIM_ConfigClockSource+0x13a>
 800f374:	2b40      	cmp	r3, #64	@ 0x40
 800f376:	d86f      	bhi.n	800f458 <HAL_TIM_ConfigClockSource+0x16c>
 800f378:	2b30      	cmp	r3, #48	@ 0x30
 800f37a:	d064      	beq.n	800f446 <HAL_TIM_ConfigClockSource+0x15a>
 800f37c:	2b30      	cmp	r3, #48	@ 0x30
 800f37e:	d86b      	bhi.n	800f458 <HAL_TIM_ConfigClockSource+0x16c>
 800f380:	2b20      	cmp	r3, #32
 800f382:	d060      	beq.n	800f446 <HAL_TIM_ConfigClockSource+0x15a>
 800f384:	2b20      	cmp	r3, #32
 800f386:	d867      	bhi.n	800f458 <HAL_TIM_ConfigClockSource+0x16c>
 800f388:	2b00      	cmp	r3, #0
 800f38a:	d05c      	beq.n	800f446 <HAL_TIM_ConfigClockSource+0x15a>
 800f38c:	2b10      	cmp	r3, #16
 800f38e:	d05a      	beq.n	800f446 <HAL_TIM_ConfigClockSource+0x15a>
 800f390:	e062      	b.n	800f458 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f396:	683b      	ldr	r3, [r7, #0]
 800f398:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f39a:	683b      	ldr	r3, [r7, #0]
 800f39c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f39e:	683b      	ldr	r3, [r7, #0]
 800f3a0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f3a2:	f000 fc13 	bl	800fbcc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	681b      	ldr	r3, [r3, #0]
 800f3aa:	689b      	ldr	r3, [r3, #8]
 800f3ac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f3ae:	68bb      	ldr	r3, [r7, #8]
 800f3b0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800f3b4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	681b      	ldr	r3, [r3, #0]
 800f3ba:	68ba      	ldr	r2, [r7, #8]
 800f3bc:	609a      	str	r2, [r3, #8]
      break;
 800f3be:	e04f      	b.n	800f460 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f3c4:	683b      	ldr	r3, [r7, #0]
 800f3c6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f3c8:	683b      	ldr	r3, [r7, #0]
 800f3ca:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f3cc:	683b      	ldr	r3, [r7, #0]
 800f3ce:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f3d0:	f000 fbfc 	bl	800fbcc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	689a      	ldr	r2, [r3, #8]
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	681b      	ldr	r3, [r3, #0]
 800f3de:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f3e2:	609a      	str	r2, [r3, #8]
      break;
 800f3e4:	e03c      	b.n	800f460 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f3ea:	683b      	ldr	r3, [r7, #0]
 800f3ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f3ee:	683b      	ldr	r3, [r7, #0]
 800f3f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f3f2:	461a      	mov	r2, r3
 800f3f4:	f000 fb70 	bl	800fad8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	681b      	ldr	r3, [r3, #0]
 800f3fc:	2150      	movs	r1, #80	@ 0x50
 800f3fe:	4618      	mov	r0, r3
 800f400:	f000 fbc9 	bl	800fb96 <TIM_ITRx_SetConfig>
      break;
 800f404:	e02c      	b.n	800f460 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f40a:	683b      	ldr	r3, [r7, #0]
 800f40c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f40e:	683b      	ldr	r3, [r7, #0]
 800f410:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f412:	461a      	mov	r2, r3
 800f414:	f000 fb8f 	bl	800fb36 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	681b      	ldr	r3, [r3, #0]
 800f41c:	2160      	movs	r1, #96	@ 0x60
 800f41e:	4618      	mov	r0, r3
 800f420:	f000 fbb9 	bl	800fb96 <TIM_ITRx_SetConfig>
      break;
 800f424:	e01c      	b.n	800f460 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f42a:	683b      	ldr	r3, [r7, #0]
 800f42c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f42e:	683b      	ldr	r3, [r7, #0]
 800f430:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f432:	461a      	mov	r2, r3
 800f434:	f000 fb50 	bl	800fad8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	681b      	ldr	r3, [r3, #0]
 800f43c:	2140      	movs	r1, #64	@ 0x40
 800f43e:	4618      	mov	r0, r3
 800f440:	f000 fba9 	bl	800fb96 <TIM_ITRx_SetConfig>
      break;
 800f444:	e00c      	b.n	800f460 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	681a      	ldr	r2, [r3, #0]
 800f44a:	683b      	ldr	r3, [r7, #0]
 800f44c:	681b      	ldr	r3, [r3, #0]
 800f44e:	4619      	mov	r1, r3
 800f450:	4610      	mov	r0, r2
 800f452:	f000 fba0 	bl	800fb96 <TIM_ITRx_SetConfig>
      break;
 800f456:	e003      	b.n	800f460 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800f458:	2301      	movs	r3, #1
 800f45a:	73fb      	strb	r3, [r7, #15]
      break;
 800f45c:	e000      	b.n	800f460 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800f45e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	2201      	movs	r2, #1
 800f464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	2200      	movs	r2, #0
 800f46c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f470:	7bfb      	ldrb	r3, [r7, #15]
}
 800f472:	4618      	mov	r0, r3
 800f474:	3710      	adds	r7, #16
 800f476:	46bd      	mov	sp, r7
 800f478:	bd80      	pop	{r7, pc}
 800f47a:	bf00      	nop
 800f47c:	fffeff88 	.word	0xfffeff88

0800f480 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f480:	b480      	push	{r7}
 800f482:	b083      	sub	sp, #12
 800f484:	af00      	add	r7, sp, #0
 800f486:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f488:	bf00      	nop
 800f48a:	370c      	adds	r7, #12
 800f48c:	46bd      	mov	sp, r7
 800f48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f492:	4770      	bx	lr

0800f494 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f494:	b480      	push	{r7}
 800f496:	b083      	sub	sp, #12
 800f498:	af00      	add	r7, sp, #0
 800f49a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f49c:	bf00      	nop
 800f49e:	370c      	adds	r7, #12
 800f4a0:	46bd      	mov	sp, r7
 800f4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4a6:	4770      	bx	lr

0800f4a8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f4a8:	b480      	push	{r7}
 800f4aa:	b083      	sub	sp, #12
 800f4ac:	af00      	add	r7, sp, #0
 800f4ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f4b0:	bf00      	nop
 800f4b2:	370c      	adds	r7, #12
 800f4b4:	46bd      	mov	sp, r7
 800f4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ba:	4770      	bx	lr

0800f4bc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f4bc:	b480      	push	{r7}
 800f4be:	b083      	sub	sp, #12
 800f4c0:	af00      	add	r7, sp, #0
 800f4c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f4c4:	bf00      	nop
 800f4c6:	370c      	adds	r7, #12
 800f4c8:	46bd      	mov	sp, r7
 800f4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ce:	4770      	bx	lr

0800f4d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f4d0:	b480      	push	{r7}
 800f4d2:	b085      	sub	sp, #20
 800f4d4:	af00      	add	r7, sp, #0
 800f4d6:	6078      	str	r0, [r7, #4]
 800f4d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	681b      	ldr	r3, [r3, #0]
 800f4de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	4a43      	ldr	r2, [pc, #268]	@ (800f5f0 <TIM_Base_SetConfig+0x120>)
 800f4e4:	4293      	cmp	r3, r2
 800f4e6:	d013      	beq.n	800f510 <TIM_Base_SetConfig+0x40>
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f4ee:	d00f      	beq.n	800f510 <TIM_Base_SetConfig+0x40>
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	4a40      	ldr	r2, [pc, #256]	@ (800f5f4 <TIM_Base_SetConfig+0x124>)
 800f4f4:	4293      	cmp	r3, r2
 800f4f6:	d00b      	beq.n	800f510 <TIM_Base_SetConfig+0x40>
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	4a3f      	ldr	r2, [pc, #252]	@ (800f5f8 <TIM_Base_SetConfig+0x128>)
 800f4fc:	4293      	cmp	r3, r2
 800f4fe:	d007      	beq.n	800f510 <TIM_Base_SetConfig+0x40>
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	4a3e      	ldr	r2, [pc, #248]	@ (800f5fc <TIM_Base_SetConfig+0x12c>)
 800f504:	4293      	cmp	r3, r2
 800f506:	d003      	beq.n	800f510 <TIM_Base_SetConfig+0x40>
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	4a3d      	ldr	r2, [pc, #244]	@ (800f600 <TIM_Base_SetConfig+0x130>)
 800f50c:	4293      	cmp	r3, r2
 800f50e:	d108      	bne.n	800f522 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f510:	68fb      	ldr	r3, [r7, #12]
 800f512:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f516:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f518:	683b      	ldr	r3, [r7, #0]
 800f51a:	685b      	ldr	r3, [r3, #4]
 800f51c:	68fa      	ldr	r2, [r7, #12]
 800f51e:	4313      	orrs	r3, r2
 800f520:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	4a32      	ldr	r2, [pc, #200]	@ (800f5f0 <TIM_Base_SetConfig+0x120>)
 800f526:	4293      	cmp	r3, r2
 800f528:	d02b      	beq.n	800f582 <TIM_Base_SetConfig+0xb2>
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f530:	d027      	beq.n	800f582 <TIM_Base_SetConfig+0xb2>
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	4a2f      	ldr	r2, [pc, #188]	@ (800f5f4 <TIM_Base_SetConfig+0x124>)
 800f536:	4293      	cmp	r3, r2
 800f538:	d023      	beq.n	800f582 <TIM_Base_SetConfig+0xb2>
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	4a2e      	ldr	r2, [pc, #184]	@ (800f5f8 <TIM_Base_SetConfig+0x128>)
 800f53e:	4293      	cmp	r3, r2
 800f540:	d01f      	beq.n	800f582 <TIM_Base_SetConfig+0xb2>
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	4a2d      	ldr	r2, [pc, #180]	@ (800f5fc <TIM_Base_SetConfig+0x12c>)
 800f546:	4293      	cmp	r3, r2
 800f548:	d01b      	beq.n	800f582 <TIM_Base_SetConfig+0xb2>
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	4a2c      	ldr	r2, [pc, #176]	@ (800f600 <TIM_Base_SetConfig+0x130>)
 800f54e:	4293      	cmp	r3, r2
 800f550:	d017      	beq.n	800f582 <TIM_Base_SetConfig+0xb2>
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	4a2b      	ldr	r2, [pc, #172]	@ (800f604 <TIM_Base_SetConfig+0x134>)
 800f556:	4293      	cmp	r3, r2
 800f558:	d013      	beq.n	800f582 <TIM_Base_SetConfig+0xb2>
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	4a2a      	ldr	r2, [pc, #168]	@ (800f608 <TIM_Base_SetConfig+0x138>)
 800f55e:	4293      	cmp	r3, r2
 800f560:	d00f      	beq.n	800f582 <TIM_Base_SetConfig+0xb2>
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	4a29      	ldr	r2, [pc, #164]	@ (800f60c <TIM_Base_SetConfig+0x13c>)
 800f566:	4293      	cmp	r3, r2
 800f568:	d00b      	beq.n	800f582 <TIM_Base_SetConfig+0xb2>
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	4a28      	ldr	r2, [pc, #160]	@ (800f610 <TIM_Base_SetConfig+0x140>)
 800f56e:	4293      	cmp	r3, r2
 800f570:	d007      	beq.n	800f582 <TIM_Base_SetConfig+0xb2>
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	4a27      	ldr	r2, [pc, #156]	@ (800f614 <TIM_Base_SetConfig+0x144>)
 800f576:	4293      	cmp	r3, r2
 800f578:	d003      	beq.n	800f582 <TIM_Base_SetConfig+0xb2>
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	4a26      	ldr	r2, [pc, #152]	@ (800f618 <TIM_Base_SetConfig+0x148>)
 800f57e:	4293      	cmp	r3, r2
 800f580:	d108      	bne.n	800f594 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f582:	68fb      	ldr	r3, [r7, #12]
 800f584:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f588:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f58a:	683b      	ldr	r3, [r7, #0]
 800f58c:	68db      	ldr	r3, [r3, #12]
 800f58e:	68fa      	ldr	r2, [r7, #12]
 800f590:	4313      	orrs	r3, r2
 800f592:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f594:	68fb      	ldr	r3, [r7, #12]
 800f596:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800f59a:	683b      	ldr	r3, [r7, #0]
 800f59c:	695b      	ldr	r3, [r3, #20]
 800f59e:	4313      	orrs	r3, r2
 800f5a0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f5a2:	683b      	ldr	r3, [r7, #0]
 800f5a4:	689a      	ldr	r2, [r3, #8]
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f5aa:	683b      	ldr	r3, [r7, #0]
 800f5ac:	681a      	ldr	r2, [r3, #0]
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	4a0e      	ldr	r2, [pc, #56]	@ (800f5f0 <TIM_Base_SetConfig+0x120>)
 800f5b6:	4293      	cmp	r3, r2
 800f5b8:	d003      	beq.n	800f5c2 <TIM_Base_SetConfig+0xf2>
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	4a10      	ldr	r2, [pc, #64]	@ (800f600 <TIM_Base_SetConfig+0x130>)
 800f5be:	4293      	cmp	r3, r2
 800f5c0:	d103      	bne.n	800f5ca <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f5c2:	683b      	ldr	r3, [r7, #0]
 800f5c4:	691a      	ldr	r2, [r3, #16]
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	681b      	ldr	r3, [r3, #0]
 800f5ce:	f043 0204 	orr.w	r2, r3, #4
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	2201      	movs	r2, #1
 800f5da:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	68fa      	ldr	r2, [r7, #12]
 800f5e0:	601a      	str	r2, [r3, #0]
}
 800f5e2:	bf00      	nop
 800f5e4:	3714      	adds	r7, #20
 800f5e6:	46bd      	mov	sp, r7
 800f5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5ec:	4770      	bx	lr
 800f5ee:	bf00      	nop
 800f5f0:	40010000 	.word	0x40010000
 800f5f4:	40000400 	.word	0x40000400
 800f5f8:	40000800 	.word	0x40000800
 800f5fc:	40000c00 	.word	0x40000c00
 800f600:	40010400 	.word	0x40010400
 800f604:	40014000 	.word	0x40014000
 800f608:	40014400 	.word	0x40014400
 800f60c:	40014800 	.word	0x40014800
 800f610:	40001800 	.word	0x40001800
 800f614:	40001c00 	.word	0x40001c00
 800f618:	40002000 	.word	0x40002000

0800f61c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f61c:	b480      	push	{r7}
 800f61e:	b087      	sub	sp, #28
 800f620:	af00      	add	r7, sp, #0
 800f622:	6078      	str	r0, [r7, #4]
 800f624:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	6a1b      	ldr	r3, [r3, #32]
 800f62a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	6a1b      	ldr	r3, [r3, #32]
 800f630:	f023 0201 	bic.w	r2, r3, #1
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	685b      	ldr	r3, [r3, #4]
 800f63c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	699b      	ldr	r3, [r3, #24]
 800f642:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f644:	68fa      	ldr	r2, [r7, #12]
 800f646:	4b2b      	ldr	r3, [pc, #172]	@ (800f6f4 <TIM_OC1_SetConfig+0xd8>)
 800f648:	4013      	ands	r3, r2
 800f64a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f64c:	68fb      	ldr	r3, [r7, #12]
 800f64e:	f023 0303 	bic.w	r3, r3, #3
 800f652:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f654:	683b      	ldr	r3, [r7, #0]
 800f656:	681b      	ldr	r3, [r3, #0]
 800f658:	68fa      	ldr	r2, [r7, #12]
 800f65a:	4313      	orrs	r3, r2
 800f65c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f65e:	697b      	ldr	r3, [r7, #20]
 800f660:	f023 0302 	bic.w	r3, r3, #2
 800f664:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f666:	683b      	ldr	r3, [r7, #0]
 800f668:	689b      	ldr	r3, [r3, #8]
 800f66a:	697a      	ldr	r2, [r7, #20]
 800f66c:	4313      	orrs	r3, r2
 800f66e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	4a21      	ldr	r2, [pc, #132]	@ (800f6f8 <TIM_OC1_SetConfig+0xdc>)
 800f674:	4293      	cmp	r3, r2
 800f676:	d003      	beq.n	800f680 <TIM_OC1_SetConfig+0x64>
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	4a20      	ldr	r2, [pc, #128]	@ (800f6fc <TIM_OC1_SetConfig+0xe0>)
 800f67c:	4293      	cmp	r3, r2
 800f67e:	d10c      	bne.n	800f69a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f680:	697b      	ldr	r3, [r7, #20]
 800f682:	f023 0308 	bic.w	r3, r3, #8
 800f686:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f688:	683b      	ldr	r3, [r7, #0]
 800f68a:	68db      	ldr	r3, [r3, #12]
 800f68c:	697a      	ldr	r2, [r7, #20]
 800f68e:	4313      	orrs	r3, r2
 800f690:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f692:	697b      	ldr	r3, [r7, #20]
 800f694:	f023 0304 	bic.w	r3, r3, #4
 800f698:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	4a16      	ldr	r2, [pc, #88]	@ (800f6f8 <TIM_OC1_SetConfig+0xdc>)
 800f69e:	4293      	cmp	r3, r2
 800f6a0:	d003      	beq.n	800f6aa <TIM_OC1_SetConfig+0x8e>
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	4a15      	ldr	r2, [pc, #84]	@ (800f6fc <TIM_OC1_SetConfig+0xe0>)
 800f6a6:	4293      	cmp	r3, r2
 800f6a8:	d111      	bne.n	800f6ce <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f6aa:	693b      	ldr	r3, [r7, #16]
 800f6ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f6b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f6b2:	693b      	ldr	r3, [r7, #16]
 800f6b4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f6b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f6ba:	683b      	ldr	r3, [r7, #0]
 800f6bc:	695b      	ldr	r3, [r3, #20]
 800f6be:	693a      	ldr	r2, [r7, #16]
 800f6c0:	4313      	orrs	r3, r2
 800f6c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f6c4:	683b      	ldr	r3, [r7, #0]
 800f6c6:	699b      	ldr	r3, [r3, #24]
 800f6c8:	693a      	ldr	r2, [r7, #16]
 800f6ca:	4313      	orrs	r3, r2
 800f6cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	693a      	ldr	r2, [r7, #16]
 800f6d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	68fa      	ldr	r2, [r7, #12]
 800f6d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f6da:	683b      	ldr	r3, [r7, #0]
 800f6dc:	685a      	ldr	r2, [r3, #4]
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	697a      	ldr	r2, [r7, #20]
 800f6e6:	621a      	str	r2, [r3, #32]
}
 800f6e8:	bf00      	nop
 800f6ea:	371c      	adds	r7, #28
 800f6ec:	46bd      	mov	sp, r7
 800f6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6f2:	4770      	bx	lr
 800f6f4:	fffeff8f 	.word	0xfffeff8f
 800f6f8:	40010000 	.word	0x40010000
 800f6fc:	40010400 	.word	0x40010400

0800f700 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f700:	b480      	push	{r7}
 800f702:	b087      	sub	sp, #28
 800f704:	af00      	add	r7, sp, #0
 800f706:	6078      	str	r0, [r7, #4]
 800f708:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	6a1b      	ldr	r3, [r3, #32]
 800f70e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	6a1b      	ldr	r3, [r3, #32]
 800f714:	f023 0210 	bic.w	r2, r3, #16
 800f718:	687b      	ldr	r3, [r7, #4]
 800f71a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	685b      	ldr	r3, [r3, #4]
 800f720:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	699b      	ldr	r3, [r3, #24]
 800f726:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f728:	68fa      	ldr	r2, [r7, #12]
 800f72a:	4b2e      	ldr	r3, [pc, #184]	@ (800f7e4 <TIM_OC2_SetConfig+0xe4>)
 800f72c:	4013      	ands	r3, r2
 800f72e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f730:	68fb      	ldr	r3, [r7, #12]
 800f732:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f736:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f738:	683b      	ldr	r3, [r7, #0]
 800f73a:	681b      	ldr	r3, [r3, #0]
 800f73c:	021b      	lsls	r3, r3, #8
 800f73e:	68fa      	ldr	r2, [r7, #12]
 800f740:	4313      	orrs	r3, r2
 800f742:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f744:	697b      	ldr	r3, [r7, #20]
 800f746:	f023 0320 	bic.w	r3, r3, #32
 800f74a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f74c:	683b      	ldr	r3, [r7, #0]
 800f74e:	689b      	ldr	r3, [r3, #8]
 800f750:	011b      	lsls	r3, r3, #4
 800f752:	697a      	ldr	r2, [r7, #20]
 800f754:	4313      	orrs	r3, r2
 800f756:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	4a23      	ldr	r2, [pc, #140]	@ (800f7e8 <TIM_OC2_SetConfig+0xe8>)
 800f75c:	4293      	cmp	r3, r2
 800f75e:	d003      	beq.n	800f768 <TIM_OC2_SetConfig+0x68>
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	4a22      	ldr	r2, [pc, #136]	@ (800f7ec <TIM_OC2_SetConfig+0xec>)
 800f764:	4293      	cmp	r3, r2
 800f766:	d10d      	bne.n	800f784 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f768:	697b      	ldr	r3, [r7, #20]
 800f76a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f76e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f770:	683b      	ldr	r3, [r7, #0]
 800f772:	68db      	ldr	r3, [r3, #12]
 800f774:	011b      	lsls	r3, r3, #4
 800f776:	697a      	ldr	r2, [r7, #20]
 800f778:	4313      	orrs	r3, r2
 800f77a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f77c:	697b      	ldr	r3, [r7, #20]
 800f77e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f782:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	4a18      	ldr	r2, [pc, #96]	@ (800f7e8 <TIM_OC2_SetConfig+0xe8>)
 800f788:	4293      	cmp	r3, r2
 800f78a:	d003      	beq.n	800f794 <TIM_OC2_SetConfig+0x94>
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	4a17      	ldr	r2, [pc, #92]	@ (800f7ec <TIM_OC2_SetConfig+0xec>)
 800f790:	4293      	cmp	r3, r2
 800f792:	d113      	bne.n	800f7bc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f794:	693b      	ldr	r3, [r7, #16]
 800f796:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f79a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f79c:	693b      	ldr	r3, [r7, #16]
 800f79e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f7a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f7a4:	683b      	ldr	r3, [r7, #0]
 800f7a6:	695b      	ldr	r3, [r3, #20]
 800f7a8:	009b      	lsls	r3, r3, #2
 800f7aa:	693a      	ldr	r2, [r7, #16]
 800f7ac:	4313      	orrs	r3, r2
 800f7ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f7b0:	683b      	ldr	r3, [r7, #0]
 800f7b2:	699b      	ldr	r3, [r3, #24]
 800f7b4:	009b      	lsls	r3, r3, #2
 800f7b6:	693a      	ldr	r2, [r7, #16]
 800f7b8:	4313      	orrs	r3, r2
 800f7ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	693a      	ldr	r2, [r7, #16]
 800f7c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	68fa      	ldr	r2, [r7, #12]
 800f7c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f7c8:	683b      	ldr	r3, [r7, #0]
 800f7ca:	685a      	ldr	r2, [r3, #4]
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	697a      	ldr	r2, [r7, #20]
 800f7d4:	621a      	str	r2, [r3, #32]
}
 800f7d6:	bf00      	nop
 800f7d8:	371c      	adds	r7, #28
 800f7da:	46bd      	mov	sp, r7
 800f7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7e0:	4770      	bx	lr
 800f7e2:	bf00      	nop
 800f7e4:	feff8fff 	.word	0xfeff8fff
 800f7e8:	40010000 	.word	0x40010000
 800f7ec:	40010400 	.word	0x40010400

0800f7f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f7f0:	b480      	push	{r7}
 800f7f2:	b087      	sub	sp, #28
 800f7f4:	af00      	add	r7, sp, #0
 800f7f6:	6078      	str	r0, [r7, #4]
 800f7f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	6a1b      	ldr	r3, [r3, #32]
 800f7fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	6a1b      	ldr	r3, [r3, #32]
 800f804:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	685b      	ldr	r3, [r3, #4]
 800f810:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	69db      	ldr	r3, [r3, #28]
 800f816:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f818:	68fa      	ldr	r2, [r7, #12]
 800f81a:	4b2d      	ldr	r3, [pc, #180]	@ (800f8d0 <TIM_OC3_SetConfig+0xe0>)
 800f81c:	4013      	ands	r3, r2
 800f81e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f820:	68fb      	ldr	r3, [r7, #12]
 800f822:	f023 0303 	bic.w	r3, r3, #3
 800f826:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f828:	683b      	ldr	r3, [r7, #0]
 800f82a:	681b      	ldr	r3, [r3, #0]
 800f82c:	68fa      	ldr	r2, [r7, #12]
 800f82e:	4313      	orrs	r3, r2
 800f830:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f832:	697b      	ldr	r3, [r7, #20]
 800f834:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f838:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f83a:	683b      	ldr	r3, [r7, #0]
 800f83c:	689b      	ldr	r3, [r3, #8]
 800f83e:	021b      	lsls	r3, r3, #8
 800f840:	697a      	ldr	r2, [r7, #20]
 800f842:	4313      	orrs	r3, r2
 800f844:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	4a22      	ldr	r2, [pc, #136]	@ (800f8d4 <TIM_OC3_SetConfig+0xe4>)
 800f84a:	4293      	cmp	r3, r2
 800f84c:	d003      	beq.n	800f856 <TIM_OC3_SetConfig+0x66>
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	4a21      	ldr	r2, [pc, #132]	@ (800f8d8 <TIM_OC3_SetConfig+0xe8>)
 800f852:	4293      	cmp	r3, r2
 800f854:	d10d      	bne.n	800f872 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f856:	697b      	ldr	r3, [r7, #20]
 800f858:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f85c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f85e:	683b      	ldr	r3, [r7, #0]
 800f860:	68db      	ldr	r3, [r3, #12]
 800f862:	021b      	lsls	r3, r3, #8
 800f864:	697a      	ldr	r2, [r7, #20]
 800f866:	4313      	orrs	r3, r2
 800f868:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f86a:	697b      	ldr	r3, [r7, #20]
 800f86c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f870:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	4a17      	ldr	r2, [pc, #92]	@ (800f8d4 <TIM_OC3_SetConfig+0xe4>)
 800f876:	4293      	cmp	r3, r2
 800f878:	d003      	beq.n	800f882 <TIM_OC3_SetConfig+0x92>
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	4a16      	ldr	r2, [pc, #88]	@ (800f8d8 <TIM_OC3_SetConfig+0xe8>)
 800f87e:	4293      	cmp	r3, r2
 800f880:	d113      	bne.n	800f8aa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f882:	693b      	ldr	r3, [r7, #16]
 800f884:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f888:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f88a:	693b      	ldr	r3, [r7, #16]
 800f88c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f890:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f892:	683b      	ldr	r3, [r7, #0]
 800f894:	695b      	ldr	r3, [r3, #20]
 800f896:	011b      	lsls	r3, r3, #4
 800f898:	693a      	ldr	r2, [r7, #16]
 800f89a:	4313      	orrs	r3, r2
 800f89c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f89e:	683b      	ldr	r3, [r7, #0]
 800f8a0:	699b      	ldr	r3, [r3, #24]
 800f8a2:	011b      	lsls	r3, r3, #4
 800f8a4:	693a      	ldr	r2, [r7, #16]
 800f8a6:	4313      	orrs	r3, r2
 800f8a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	693a      	ldr	r2, [r7, #16]
 800f8ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f8b0:	687b      	ldr	r3, [r7, #4]
 800f8b2:	68fa      	ldr	r2, [r7, #12]
 800f8b4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f8b6:	683b      	ldr	r3, [r7, #0]
 800f8b8:	685a      	ldr	r2, [r3, #4]
 800f8ba:	687b      	ldr	r3, [r7, #4]
 800f8bc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	697a      	ldr	r2, [r7, #20]
 800f8c2:	621a      	str	r2, [r3, #32]
}
 800f8c4:	bf00      	nop
 800f8c6:	371c      	adds	r7, #28
 800f8c8:	46bd      	mov	sp, r7
 800f8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ce:	4770      	bx	lr
 800f8d0:	fffeff8f 	.word	0xfffeff8f
 800f8d4:	40010000 	.word	0x40010000
 800f8d8:	40010400 	.word	0x40010400

0800f8dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f8dc:	b480      	push	{r7}
 800f8de:	b087      	sub	sp, #28
 800f8e0:	af00      	add	r7, sp, #0
 800f8e2:	6078      	str	r0, [r7, #4]
 800f8e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	6a1b      	ldr	r3, [r3, #32]
 800f8ea:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	6a1b      	ldr	r3, [r3, #32]
 800f8f0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	685b      	ldr	r3, [r3, #4]
 800f8fc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	69db      	ldr	r3, [r3, #28]
 800f902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f904:	68fa      	ldr	r2, [r7, #12]
 800f906:	4b1e      	ldr	r3, [pc, #120]	@ (800f980 <TIM_OC4_SetConfig+0xa4>)
 800f908:	4013      	ands	r3, r2
 800f90a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f90c:	68fb      	ldr	r3, [r7, #12]
 800f90e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f912:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f914:	683b      	ldr	r3, [r7, #0]
 800f916:	681b      	ldr	r3, [r3, #0]
 800f918:	021b      	lsls	r3, r3, #8
 800f91a:	68fa      	ldr	r2, [r7, #12]
 800f91c:	4313      	orrs	r3, r2
 800f91e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f920:	693b      	ldr	r3, [r7, #16]
 800f922:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f926:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f928:	683b      	ldr	r3, [r7, #0]
 800f92a:	689b      	ldr	r3, [r3, #8]
 800f92c:	031b      	lsls	r3, r3, #12
 800f92e:	693a      	ldr	r2, [r7, #16]
 800f930:	4313      	orrs	r3, r2
 800f932:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	4a13      	ldr	r2, [pc, #76]	@ (800f984 <TIM_OC4_SetConfig+0xa8>)
 800f938:	4293      	cmp	r3, r2
 800f93a:	d003      	beq.n	800f944 <TIM_OC4_SetConfig+0x68>
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	4a12      	ldr	r2, [pc, #72]	@ (800f988 <TIM_OC4_SetConfig+0xac>)
 800f940:	4293      	cmp	r3, r2
 800f942:	d109      	bne.n	800f958 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f944:	697b      	ldr	r3, [r7, #20]
 800f946:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f94a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f94c:	683b      	ldr	r3, [r7, #0]
 800f94e:	695b      	ldr	r3, [r3, #20]
 800f950:	019b      	lsls	r3, r3, #6
 800f952:	697a      	ldr	r2, [r7, #20]
 800f954:	4313      	orrs	r3, r2
 800f956:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	697a      	ldr	r2, [r7, #20]
 800f95c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	68fa      	ldr	r2, [r7, #12]
 800f962:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f964:	683b      	ldr	r3, [r7, #0]
 800f966:	685a      	ldr	r2, [r3, #4]
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	693a      	ldr	r2, [r7, #16]
 800f970:	621a      	str	r2, [r3, #32]
}
 800f972:	bf00      	nop
 800f974:	371c      	adds	r7, #28
 800f976:	46bd      	mov	sp, r7
 800f978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f97c:	4770      	bx	lr
 800f97e:	bf00      	nop
 800f980:	feff8fff 	.word	0xfeff8fff
 800f984:	40010000 	.word	0x40010000
 800f988:	40010400 	.word	0x40010400

0800f98c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f98c:	b480      	push	{r7}
 800f98e:	b087      	sub	sp, #28
 800f990:	af00      	add	r7, sp, #0
 800f992:	6078      	str	r0, [r7, #4]
 800f994:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	6a1b      	ldr	r3, [r3, #32]
 800f99a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	6a1b      	ldr	r3, [r3, #32]
 800f9a0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	685b      	ldr	r3, [r3, #4]
 800f9ac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f9b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800f9b4:	68fa      	ldr	r2, [r7, #12]
 800f9b6:	4b1b      	ldr	r3, [pc, #108]	@ (800fa24 <TIM_OC5_SetConfig+0x98>)
 800f9b8:	4013      	ands	r3, r2
 800f9ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f9bc:	683b      	ldr	r3, [r7, #0]
 800f9be:	681b      	ldr	r3, [r3, #0]
 800f9c0:	68fa      	ldr	r2, [r7, #12]
 800f9c2:	4313      	orrs	r3, r2
 800f9c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800f9c6:	693b      	ldr	r3, [r7, #16]
 800f9c8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800f9cc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800f9ce:	683b      	ldr	r3, [r7, #0]
 800f9d0:	689b      	ldr	r3, [r3, #8]
 800f9d2:	041b      	lsls	r3, r3, #16
 800f9d4:	693a      	ldr	r2, [r7, #16]
 800f9d6:	4313      	orrs	r3, r2
 800f9d8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	4a12      	ldr	r2, [pc, #72]	@ (800fa28 <TIM_OC5_SetConfig+0x9c>)
 800f9de:	4293      	cmp	r3, r2
 800f9e0:	d003      	beq.n	800f9ea <TIM_OC5_SetConfig+0x5e>
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	4a11      	ldr	r2, [pc, #68]	@ (800fa2c <TIM_OC5_SetConfig+0xa0>)
 800f9e6:	4293      	cmp	r3, r2
 800f9e8:	d109      	bne.n	800f9fe <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800f9ea:	697b      	ldr	r3, [r7, #20]
 800f9ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f9f0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800f9f2:	683b      	ldr	r3, [r7, #0]
 800f9f4:	695b      	ldr	r3, [r3, #20]
 800f9f6:	021b      	lsls	r3, r3, #8
 800f9f8:	697a      	ldr	r2, [r7, #20]
 800f9fa:	4313      	orrs	r3, r2
 800f9fc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	697a      	ldr	r2, [r7, #20]
 800fa02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	68fa      	ldr	r2, [r7, #12]
 800fa08:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800fa0a:	683b      	ldr	r3, [r7, #0]
 800fa0c:	685a      	ldr	r2, [r3, #4]
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	693a      	ldr	r2, [r7, #16]
 800fa16:	621a      	str	r2, [r3, #32]
}
 800fa18:	bf00      	nop
 800fa1a:	371c      	adds	r7, #28
 800fa1c:	46bd      	mov	sp, r7
 800fa1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa22:	4770      	bx	lr
 800fa24:	fffeff8f 	.word	0xfffeff8f
 800fa28:	40010000 	.word	0x40010000
 800fa2c:	40010400 	.word	0x40010400

0800fa30 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800fa30:	b480      	push	{r7}
 800fa32:	b087      	sub	sp, #28
 800fa34:	af00      	add	r7, sp, #0
 800fa36:	6078      	str	r0, [r7, #4]
 800fa38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	6a1b      	ldr	r3, [r3, #32]
 800fa3e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	6a1b      	ldr	r3, [r3, #32]
 800fa44:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	685b      	ldr	r3, [r3, #4]
 800fa50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fa56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800fa58:	68fa      	ldr	r2, [r7, #12]
 800fa5a:	4b1c      	ldr	r3, [pc, #112]	@ (800facc <TIM_OC6_SetConfig+0x9c>)
 800fa5c:	4013      	ands	r3, r2
 800fa5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fa60:	683b      	ldr	r3, [r7, #0]
 800fa62:	681b      	ldr	r3, [r3, #0]
 800fa64:	021b      	lsls	r3, r3, #8
 800fa66:	68fa      	ldr	r2, [r7, #12]
 800fa68:	4313      	orrs	r3, r2
 800fa6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800fa6c:	693b      	ldr	r3, [r7, #16]
 800fa6e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800fa72:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800fa74:	683b      	ldr	r3, [r7, #0]
 800fa76:	689b      	ldr	r3, [r3, #8]
 800fa78:	051b      	lsls	r3, r3, #20
 800fa7a:	693a      	ldr	r2, [r7, #16]
 800fa7c:	4313      	orrs	r3, r2
 800fa7e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	4a13      	ldr	r2, [pc, #76]	@ (800fad0 <TIM_OC6_SetConfig+0xa0>)
 800fa84:	4293      	cmp	r3, r2
 800fa86:	d003      	beq.n	800fa90 <TIM_OC6_SetConfig+0x60>
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	4a12      	ldr	r2, [pc, #72]	@ (800fad4 <TIM_OC6_SetConfig+0xa4>)
 800fa8c:	4293      	cmp	r3, r2
 800fa8e:	d109      	bne.n	800faa4 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800fa90:	697b      	ldr	r3, [r7, #20]
 800fa92:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800fa96:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800fa98:	683b      	ldr	r3, [r7, #0]
 800fa9a:	695b      	ldr	r3, [r3, #20]
 800fa9c:	029b      	lsls	r3, r3, #10
 800fa9e:	697a      	ldr	r2, [r7, #20]
 800faa0:	4313      	orrs	r3, r2
 800faa2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	697a      	ldr	r2, [r7, #20]
 800faa8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	68fa      	ldr	r2, [r7, #12]
 800faae:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800fab0:	683b      	ldr	r3, [r7, #0]
 800fab2:	685a      	ldr	r2, [r3, #4]
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	693a      	ldr	r2, [r7, #16]
 800fabc:	621a      	str	r2, [r3, #32]
}
 800fabe:	bf00      	nop
 800fac0:	371c      	adds	r7, #28
 800fac2:	46bd      	mov	sp, r7
 800fac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fac8:	4770      	bx	lr
 800faca:	bf00      	nop
 800facc:	feff8fff 	.word	0xfeff8fff
 800fad0:	40010000 	.word	0x40010000
 800fad4:	40010400 	.word	0x40010400

0800fad8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fad8:	b480      	push	{r7}
 800fada:	b087      	sub	sp, #28
 800fadc:	af00      	add	r7, sp, #0
 800fade:	60f8      	str	r0, [r7, #12]
 800fae0:	60b9      	str	r1, [r7, #8]
 800fae2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800fae4:	68fb      	ldr	r3, [r7, #12]
 800fae6:	6a1b      	ldr	r3, [r3, #32]
 800fae8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800faea:	68fb      	ldr	r3, [r7, #12]
 800faec:	6a1b      	ldr	r3, [r3, #32]
 800faee:	f023 0201 	bic.w	r2, r3, #1
 800faf2:	68fb      	ldr	r3, [r7, #12]
 800faf4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800faf6:	68fb      	ldr	r3, [r7, #12]
 800faf8:	699b      	ldr	r3, [r3, #24]
 800fafa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800fafc:	693b      	ldr	r3, [r7, #16]
 800fafe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800fb02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	011b      	lsls	r3, r3, #4
 800fb08:	693a      	ldr	r2, [r7, #16]
 800fb0a:	4313      	orrs	r3, r2
 800fb0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800fb0e:	697b      	ldr	r3, [r7, #20]
 800fb10:	f023 030a 	bic.w	r3, r3, #10
 800fb14:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800fb16:	697a      	ldr	r2, [r7, #20]
 800fb18:	68bb      	ldr	r3, [r7, #8]
 800fb1a:	4313      	orrs	r3, r2
 800fb1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800fb1e:	68fb      	ldr	r3, [r7, #12]
 800fb20:	693a      	ldr	r2, [r7, #16]
 800fb22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fb24:	68fb      	ldr	r3, [r7, #12]
 800fb26:	697a      	ldr	r2, [r7, #20]
 800fb28:	621a      	str	r2, [r3, #32]
}
 800fb2a:	bf00      	nop
 800fb2c:	371c      	adds	r7, #28
 800fb2e:	46bd      	mov	sp, r7
 800fb30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb34:	4770      	bx	lr

0800fb36 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fb36:	b480      	push	{r7}
 800fb38:	b087      	sub	sp, #28
 800fb3a:	af00      	add	r7, sp, #0
 800fb3c:	60f8      	str	r0, [r7, #12]
 800fb3e:	60b9      	str	r1, [r7, #8]
 800fb40:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800fb42:	68fb      	ldr	r3, [r7, #12]
 800fb44:	6a1b      	ldr	r3, [r3, #32]
 800fb46:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fb48:	68fb      	ldr	r3, [r7, #12]
 800fb4a:	6a1b      	ldr	r3, [r3, #32]
 800fb4c:	f023 0210 	bic.w	r2, r3, #16
 800fb50:	68fb      	ldr	r3, [r7, #12]
 800fb52:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fb54:	68fb      	ldr	r3, [r7, #12]
 800fb56:	699b      	ldr	r3, [r3, #24]
 800fb58:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800fb5a:	693b      	ldr	r3, [r7, #16]
 800fb5c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800fb60:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	031b      	lsls	r3, r3, #12
 800fb66:	693a      	ldr	r2, [r7, #16]
 800fb68:	4313      	orrs	r3, r2
 800fb6a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800fb6c:	697b      	ldr	r3, [r7, #20]
 800fb6e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800fb72:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800fb74:	68bb      	ldr	r3, [r7, #8]
 800fb76:	011b      	lsls	r3, r3, #4
 800fb78:	697a      	ldr	r2, [r7, #20]
 800fb7a:	4313      	orrs	r3, r2
 800fb7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800fb7e:	68fb      	ldr	r3, [r7, #12]
 800fb80:	693a      	ldr	r2, [r7, #16]
 800fb82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fb84:	68fb      	ldr	r3, [r7, #12]
 800fb86:	697a      	ldr	r2, [r7, #20]
 800fb88:	621a      	str	r2, [r3, #32]
}
 800fb8a:	bf00      	nop
 800fb8c:	371c      	adds	r7, #28
 800fb8e:	46bd      	mov	sp, r7
 800fb90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb94:	4770      	bx	lr

0800fb96 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800fb96:	b480      	push	{r7}
 800fb98:	b085      	sub	sp, #20
 800fb9a:	af00      	add	r7, sp, #0
 800fb9c:	6078      	str	r0, [r7, #4]
 800fb9e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	689b      	ldr	r3, [r3, #8]
 800fba4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800fba6:	68fb      	ldr	r3, [r7, #12]
 800fba8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fbac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800fbae:	683a      	ldr	r2, [r7, #0]
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	4313      	orrs	r3, r2
 800fbb4:	f043 0307 	orr.w	r3, r3, #7
 800fbb8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	68fa      	ldr	r2, [r7, #12]
 800fbbe:	609a      	str	r2, [r3, #8]
}
 800fbc0:	bf00      	nop
 800fbc2:	3714      	adds	r7, #20
 800fbc4:	46bd      	mov	sp, r7
 800fbc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbca:	4770      	bx	lr

0800fbcc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800fbcc:	b480      	push	{r7}
 800fbce:	b087      	sub	sp, #28
 800fbd0:	af00      	add	r7, sp, #0
 800fbd2:	60f8      	str	r0, [r7, #12]
 800fbd4:	60b9      	str	r1, [r7, #8]
 800fbd6:	607a      	str	r2, [r7, #4]
 800fbd8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800fbda:	68fb      	ldr	r3, [r7, #12]
 800fbdc:	689b      	ldr	r3, [r3, #8]
 800fbde:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fbe0:	697b      	ldr	r3, [r7, #20]
 800fbe2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800fbe6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800fbe8:	683b      	ldr	r3, [r7, #0]
 800fbea:	021a      	lsls	r2, r3, #8
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	431a      	orrs	r2, r3
 800fbf0:	68bb      	ldr	r3, [r7, #8]
 800fbf2:	4313      	orrs	r3, r2
 800fbf4:	697a      	ldr	r2, [r7, #20]
 800fbf6:	4313      	orrs	r3, r2
 800fbf8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fbfa:	68fb      	ldr	r3, [r7, #12]
 800fbfc:	697a      	ldr	r2, [r7, #20]
 800fbfe:	609a      	str	r2, [r3, #8]
}
 800fc00:	bf00      	nop
 800fc02:	371c      	adds	r7, #28
 800fc04:	46bd      	mov	sp, r7
 800fc06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc0a:	4770      	bx	lr

0800fc0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800fc0c:	b480      	push	{r7}
 800fc0e:	b085      	sub	sp, #20
 800fc10:	af00      	add	r7, sp, #0
 800fc12:	6078      	str	r0, [r7, #4]
 800fc14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fc1c:	2b01      	cmp	r3, #1
 800fc1e:	d101      	bne.n	800fc24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800fc20:	2302      	movs	r3, #2
 800fc22:	e06d      	b.n	800fd00 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	2201      	movs	r2, #1
 800fc28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	2202      	movs	r2, #2
 800fc30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	681b      	ldr	r3, [r3, #0]
 800fc38:	685b      	ldr	r3, [r3, #4]
 800fc3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	681b      	ldr	r3, [r3, #0]
 800fc40:	689b      	ldr	r3, [r3, #8]
 800fc42:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	681b      	ldr	r3, [r3, #0]
 800fc48:	4a30      	ldr	r2, [pc, #192]	@ (800fd0c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800fc4a:	4293      	cmp	r3, r2
 800fc4c:	d004      	beq.n	800fc58 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	4a2f      	ldr	r2, [pc, #188]	@ (800fd10 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800fc54:	4293      	cmp	r3, r2
 800fc56:	d108      	bne.n	800fc6a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800fc58:	68fb      	ldr	r3, [r7, #12]
 800fc5a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800fc5e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800fc60:	683b      	ldr	r3, [r7, #0]
 800fc62:	685b      	ldr	r3, [r3, #4]
 800fc64:	68fa      	ldr	r2, [r7, #12]
 800fc66:	4313      	orrs	r3, r2
 800fc68:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800fc6a:	68fb      	ldr	r3, [r7, #12]
 800fc6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fc70:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800fc72:	683b      	ldr	r3, [r7, #0]
 800fc74:	681b      	ldr	r3, [r3, #0]
 800fc76:	68fa      	ldr	r2, [r7, #12]
 800fc78:	4313      	orrs	r3, r2
 800fc7a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	681b      	ldr	r3, [r3, #0]
 800fc80:	68fa      	ldr	r2, [r7, #12]
 800fc82:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	681b      	ldr	r3, [r3, #0]
 800fc88:	4a20      	ldr	r2, [pc, #128]	@ (800fd0c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800fc8a:	4293      	cmp	r3, r2
 800fc8c:	d022      	beq.n	800fcd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	681b      	ldr	r3, [r3, #0]
 800fc92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fc96:	d01d      	beq.n	800fcd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	681b      	ldr	r3, [r3, #0]
 800fc9c:	4a1d      	ldr	r2, [pc, #116]	@ (800fd14 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800fc9e:	4293      	cmp	r3, r2
 800fca0:	d018      	beq.n	800fcd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	4a1c      	ldr	r2, [pc, #112]	@ (800fd18 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800fca8:	4293      	cmp	r3, r2
 800fcaa:	d013      	beq.n	800fcd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	681b      	ldr	r3, [r3, #0]
 800fcb0:	4a1a      	ldr	r2, [pc, #104]	@ (800fd1c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800fcb2:	4293      	cmp	r3, r2
 800fcb4:	d00e      	beq.n	800fcd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	681b      	ldr	r3, [r3, #0]
 800fcba:	4a15      	ldr	r2, [pc, #84]	@ (800fd10 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800fcbc:	4293      	cmp	r3, r2
 800fcbe:	d009      	beq.n	800fcd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	681b      	ldr	r3, [r3, #0]
 800fcc4:	4a16      	ldr	r2, [pc, #88]	@ (800fd20 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800fcc6:	4293      	cmp	r3, r2
 800fcc8:	d004      	beq.n	800fcd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	681b      	ldr	r3, [r3, #0]
 800fcce:	4a15      	ldr	r2, [pc, #84]	@ (800fd24 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800fcd0:	4293      	cmp	r3, r2
 800fcd2:	d10c      	bne.n	800fcee <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fcd4:	68bb      	ldr	r3, [r7, #8]
 800fcd6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fcda:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800fcdc:	683b      	ldr	r3, [r7, #0]
 800fcde:	689b      	ldr	r3, [r3, #8]
 800fce0:	68ba      	ldr	r2, [r7, #8]
 800fce2:	4313      	orrs	r3, r2
 800fce4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	681b      	ldr	r3, [r3, #0]
 800fcea:	68ba      	ldr	r2, [r7, #8]
 800fcec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	2201      	movs	r2, #1
 800fcf2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	2200      	movs	r2, #0
 800fcfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800fcfe:	2300      	movs	r3, #0
}
 800fd00:	4618      	mov	r0, r3
 800fd02:	3714      	adds	r7, #20
 800fd04:	46bd      	mov	sp, r7
 800fd06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd0a:	4770      	bx	lr
 800fd0c:	40010000 	.word	0x40010000
 800fd10:	40010400 	.word	0x40010400
 800fd14:	40000400 	.word	0x40000400
 800fd18:	40000800 	.word	0x40000800
 800fd1c:	40000c00 	.word	0x40000c00
 800fd20:	40014000 	.word	0x40014000
 800fd24:	40001800 	.word	0x40001800

0800fd28 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800fd28:	b480      	push	{r7}
 800fd2a:	b085      	sub	sp, #20
 800fd2c:	af00      	add	r7, sp, #0
 800fd2e:	6078      	str	r0, [r7, #4]
 800fd30:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800fd32:	2300      	movs	r3, #0
 800fd34:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fd3c:	2b01      	cmp	r3, #1
 800fd3e:	d101      	bne.n	800fd44 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800fd40:	2302      	movs	r3, #2
 800fd42:	e065      	b.n	800fe10 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	2201      	movs	r2, #1
 800fd48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800fd4c:	68fb      	ldr	r3, [r7, #12]
 800fd4e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800fd52:	683b      	ldr	r3, [r7, #0]
 800fd54:	68db      	ldr	r3, [r3, #12]
 800fd56:	4313      	orrs	r3, r2
 800fd58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800fd5a:	68fb      	ldr	r3, [r7, #12]
 800fd5c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800fd60:	683b      	ldr	r3, [r7, #0]
 800fd62:	689b      	ldr	r3, [r3, #8]
 800fd64:	4313      	orrs	r3, r2
 800fd66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800fd68:	68fb      	ldr	r3, [r7, #12]
 800fd6a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800fd6e:	683b      	ldr	r3, [r7, #0]
 800fd70:	685b      	ldr	r3, [r3, #4]
 800fd72:	4313      	orrs	r3, r2
 800fd74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800fd76:	68fb      	ldr	r3, [r7, #12]
 800fd78:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800fd7c:	683b      	ldr	r3, [r7, #0]
 800fd7e:	681b      	ldr	r3, [r3, #0]
 800fd80:	4313      	orrs	r3, r2
 800fd82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800fd84:	68fb      	ldr	r3, [r7, #12]
 800fd86:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800fd8a:	683b      	ldr	r3, [r7, #0]
 800fd8c:	691b      	ldr	r3, [r3, #16]
 800fd8e:	4313      	orrs	r3, r2
 800fd90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800fd92:	68fb      	ldr	r3, [r7, #12]
 800fd94:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800fd98:	683b      	ldr	r3, [r7, #0]
 800fd9a:	695b      	ldr	r3, [r3, #20]
 800fd9c:	4313      	orrs	r3, r2
 800fd9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800fda0:	68fb      	ldr	r3, [r7, #12]
 800fda2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800fda6:	683b      	ldr	r3, [r7, #0]
 800fda8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fdaa:	4313      	orrs	r3, r2
 800fdac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800fdae:	68fb      	ldr	r3, [r7, #12]
 800fdb0:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800fdb4:	683b      	ldr	r3, [r7, #0]
 800fdb6:	699b      	ldr	r3, [r3, #24]
 800fdb8:	041b      	lsls	r3, r3, #16
 800fdba:	4313      	orrs	r3, r2
 800fdbc:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800fdbe:	687b      	ldr	r3, [r7, #4]
 800fdc0:	681b      	ldr	r3, [r3, #0]
 800fdc2:	4a16      	ldr	r2, [pc, #88]	@ (800fe1c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800fdc4:	4293      	cmp	r3, r2
 800fdc6:	d004      	beq.n	800fdd2 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	681b      	ldr	r3, [r3, #0]
 800fdcc:	4a14      	ldr	r2, [pc, #80]	@ (800fe20 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800fdce:	4293      	cmp	r3, r2
 800fdd0:	d115      	bne.n	800fdfe <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800fdd2:	68fb      	ldr	r3, [r7, #12]
 800fdd4:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800fdd8:	683b      	ldr	r3, [r7, #0]
 800fdda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fddc:	051b      	lsls	r3, r3, #20
 800fdde:	4313      	orrs	r3, r2
 800fde0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800fde2:	68fb      	ldr	r3, [r7, #12]
 800fde4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800fde8:	683b      	ldr	r3, [r7, #0]
 800fdea:	69db      	ldr	r3, [r3, #28]
 800fdec:	4313      	orrs	r3, r2
 800fdee:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800fdf0:	68fb      	ldr	r3, [r7, #12]
 800fdf2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800fdf6:	683b      	ldr	r3, [r7, #0]
 800fdf8:	6a1b      	ldr	r3, [r3, #32]
 800fdfa:	4313      	orrs	r3, r2
 800fdfc:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	681b      	ldr	r3, [r3, #0]
 800fe02:	68fa      	ldr	r2, [r7, #12]
 800fe04:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	2200      	movs	r2, #0
 800fe0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800fe0e:	2300      	movs	r3, #0
}
 800fe10:	4618      	mov	r0, r3
 800fe12:	3714      	adds	r7, #20
 800fe14:	46bd      	mov	sp, r7
 800fe16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe1a:	4770      	bx	lr
 800fe1c:	40010000 	.word	0x40010000
 800fe20:	40010400 	.word	0x40010400

0800fe24 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800fe24:	b480      	push	{r7}
 800fe26:	b083      	sub	sp, #12
 800fe28:	af00      	add	r7, sp, #0
 800fe2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fe2c:	bf00      	nop
 800fe2e:	370c      	adds	r7, #12
 800fe30:	46bd      	mov	sp, r7
 800fe32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe36:	4770      	bx	lr

0800fe38 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800fe38:	b480      	push	{r7}
 800fe3a:	b083      	sub	sp, #12
 800fe3c:	af00      	add	r7, sp, #0
 800fe3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800fe40:	bf00      	nop
 800fe42:	370c      	adds	r7, #12
 800fe44:	46bd      	mov	sp, r7
 800fe46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe4a:	4770      	bx	lr

0800fe4c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800fe4c:	b480      	push	{r7}
 800fe4e:	b083      	sub	sp, #12
 800fe50:	af00      	add	r7, sp, #0
 800fe52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800fe54:	bf00      	nop
 800fe56:	370c      	adds	r7, #12
 800fe58:	46bd      	mov	sp, r7
 800fe5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe5e:	4770      	bx	lr

0800fe60 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800fe60:	b580      	push	{r7, lr}
 800fe62:	b082      	sub	sp, #8
 800fe64:	af00      	add	r7, sp, #0
 800fe66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	2b00      	cmp	r3, #0
 800fe6c:	d101      	bne.n	800fe72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fe6e:	2301      	movs	r3, #1
 800fe70:	e040      	b.n	800fef4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fe76:	2b00      	cmp	r3, #0
 800fe78:	d106      	bne.n	800fe88 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	2200      	movs	r2, #0
 800fe7e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fe82:	6878      	ldr	r0, [r7, #4]
 800fe84:	f7f3 fa4e 	bl	8003324 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	2224      	movs	r2, #36	@ 0x24
 800fe8c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	681b      	ldr	r3, [r3, #0]
 800fe92:	681a      	ldr	r2, [r3, #0]
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	681b      	ldr	r3, [r3, #0]
 800fe98:	f022 0201 	bic.w	r2, r2, #1
 800fe9c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	d002      	beq.n	800feac <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800fea6:	6878      	ldr	r0, [r7, #4]
 800fea8:	f000 fb16 	bl	80104d8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800feac:	6878      	ldr	r0, [r7, #4]
 800feae:	f000 f8af 	bl	8010010 <UART_SetConfig>
 800feb2:	4603      	mov	r3, r0
 800feb4:	2b01      	cmp	r3, #1
 800feb6:	d101      	bne.n	800febc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800feb8:	2301      	movs	r3, #1
 800feba:	e01b      	b.n	800fef4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	681b      	ldr	r3, [r3, #0]
 800fec0:	685a      	ldr	r2, [r3, #4]
 800fec2:	687b      	ldr	r3, [r7, #4]
 800fec4:	681b      	ldr	r3, [r3, #0]
 800fec6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800feca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	681b      	ldr	r3, [r3, #0]
 800fed0:	689a      	ldr	r2, [r3, #8]
 800fed2:	687b      	ldr	r3, [r7, #4]
 800fed4:	681b      	ldr	r3, [r3, #0]
 800fed6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800feda:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	681b      	ldr	r3, [r3, #0]
 800fee0:	681a      	ldr	r2, [r3, #0]
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	681b      	ldr	r3, [r3, #0]
 800fee6:	f042 0201 	orr.w	r2, r2, #1
 800feea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800feec:	6878      	ldr	r0, [r7, #4]
 800feee:	f000 fb95 	bl	801061c <UART_CheckIdleState>
 800fef2:	4603      	mov	r3, r0
}
 800fef4:	4618      	mov	r0, r3
 800fef6:	3708      	adds	r7, #8
 800fef8:	46bd      	mov	sp, r7
 800fefa:	bd80      	pop	{r7, pc}

0800fefc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fefc:	b580      	push	{r7, lr}
 800fefe:	b08a      	sub	sp, #40	@ 0x28
 800ff00:	af02      	add	r7, sp, #8
 800ff02:	60f8      	str	r0, [r7, #12]
 800ff04:	60b9      	str	r1, [r7, #8]
 800ff06:	603b      	str	r3, [r7, #0]
 800ff08:	4613      	mov	r3, r2
 800ff0a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ff0c:	68fb      	ldr	r3, [r7, #12]
 800ff0e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ff10:	2b20      	cmp	r3, #32
 800ff12:	d177      	bne.n	8010004 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800ff14:	68bb      	ldr	r3, [r7, #8]
 800ff16:	2b00      	cmp	r3, #0
 800ff18:	d002      	beq.n	800ff20 <HAL_UART_Transmit+0x24>
 800ff1a:	88fb      	ldrh	r3, [r7, #6]
 800ff1c:	2b00      	cmp	r3, #0
 800ff1e:	d101      	bne.n	800ff24 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800ff20:	2301      	movs	r3, #1
 800ff22:	e070      	b.n	8010006 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ff24:	68fb      	ldr	r3, [r7, #12]
 800ff26:	2200      	movs	r2, #0
 800ff28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ff2c:	68fb      	ldr	r3, [r7, #12]
 800ff2e:	2221      	movs	r2, #33	@ 0x21
 800ff30:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ff32:	f7f5 fe75 	bl	8005c20 <HAL_GetTick>
 800ff36:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800ff38:	68fb      	ldr	r3, [r7, #12]
 800ff3a:	88fa      	ldrh	r2, [r7, #6]
 800ff3c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800ff40:	68fb      	ldr	r3, [r7, #12]
 800ff42:	88fa      	ldrh	r2, [r7, #6]
 800ff44:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ff48:	68fb      	ldr	r3, [r7, #12]
 800ff4a:	689b      	ldr	r3, [r3, #8]
 800ff4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ff50:	d108      	bne.n	800ff64 <HAL_UART_Transmit+0x68>
 800ff52:	68fb      	ldr	r3, [r7, #12]
 800ff54:	691b      	ldr	r3, [r3, #16]
 800ff56:	2b00      	cmp	r3, #0
 800ff58:	d104      	bne.n	800ff64 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800ff5a:	2300      	movs	r3, #0
 800ff5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800ff5e:	68bb      	ldr	r3, [r7, #8]
 800ff60:	61bb      	str	r3, [r7, #24]
 800ff62:	e003      	b.n	800ff6c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800ff64:	68bb      	ldr	r3, [r7, #8]
 800ff66:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ff68:	2300      	movs	r3, #0
 800ff6a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800ff6c:	e02f      	b.n	800ffce <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ff6e:	683b      	ldr	r3, [r7, #0]
 800ff70:	9300      	str	r3, [sp, #0]
 800ff72:	697b      	ldr	r3, [r7, #20]
 800ff74:	2200      	movs	r2, #0
 800ff76:	2180      	movs	r1, #128	@ 0x80
 800ff78:	68f8      	ldr	r0, [r7, #12]
 800ff7a:	f000 fba6 	bl	80106ca <UART_WaitOnFlagUntilTimeout>
 800ff7e:	4603      	mov	r3, r0
 800ff80:	2b00      	cmp	r3, #0
 800ff82:	d004      	beq.n	800ff8e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800ff84:	68fb      	ldr	r3, [r7, #12]
 800ff86:	2220      	movs	r2, #32
 800ff88:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800ff8a:	2303      	movs	r3, #3
 800ff8c:	e03b      	b.n	8010006 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800ff8e:	69fb      	ldr	r3, [r7, #28]
 800ff90:	2b00      	cmp	r3, #0
 800ff92:	d10b      	bne.n	800ffac <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ff94:	69bb      	ldr	r3, [r7, #24]
 800ff96:	881b      	ldrh	r3, [r3, #0]
 800ff98:	461a      	mov	r2, r3
 800ff9a:	68fb      	ldr	r3, [r7, #12]
 800ff9c:	681b      	ldr	r3, [r3, #0]
 800ff9e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ffa2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800ffa4:	69bb      	ldr	r3, [r7, #24]
 800ffa6:	3302      	adds	r3, #2
 800ffa8:	61bb      	str	r3, [r7, #24]
 800ffaa:	e007      	b.n	800ffbc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ffac:	69fb      	ldr	r3, [r7, #28]
 800ffae:	781a      	ldrb	r2, [r3, #0]
 800ffb0:	68fb      	ldr	r3, [r7, #12]
 800ffb2:	681b      	ldr	r3, [r3, #0]
 800ffb4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800ffb6:	69fb      	ldr	r3, [r7, #28]
 800ffb8:	3301      	adds	r3, #1
 800ffba:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ffbc:	68fb      	ldr	r3, [r7, #12]
 800ffbe:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800ffc2:	b29b      	uxth	r3, r3
 800ffc4:	3b01      	subs	r3, #1
 800ffc6:	b29a      	uxth	r2, r3
 800ffc8:	68fb      	ldr	r3, [r7, #12]
 800ffca:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800ffce:	68fb      	ldr	r3, [r7, #12]
 800ffd0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800ffd4:	b29b      	uxth	r3, r3
 800ffd6:	2b00      	cmp	r3, #0
 800ffd8:	d1c9      	bne.n	800ff6e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ffda:	683b      	ldr	r3, [r7, #0]
 800ffdc:	9300      	str	r3, [sp, #0]
 800ffde:	697b      	ldr	r3, [r7, #20]
 800ffe0:	2200      	movs	r2, #0
 800ffe2:	2140      	movs	r1, #64	@ 0x40
 800ffe4:	68f8      	ldr	r0, [r7, #12]
 800ffe6:	f000 fb70 	bl	80106ca <UART_WaitOnFlagUntilTimeout>
 800ffea:	4603      	mov	r3, r0
 800ffec:	2b00      	cmp	r3, #0
 800ffee:	d004      	beq.n	800fffa <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800fff0:	68fb      	ldr	r3, [r7, #12]
 800fff2:	2220      	movs	r2, #32
 800fff4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800fff6:	2303      	movs	r3, #3
 800fff8:	e005      	b.n	8010006 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800fffa:	68fb      	ldr	r3, [r7, #12]
 800fffc:	2220      	movs	r2, #32
 800fffe:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8010000:	2300      	movs	r3, #0
 8010002:	e000      	b.n	8010006 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8010004:	2302      	movs	r3, #2
  }
}
 8010006:	4618      	mov	r0, r3
 8010008:	3720      	adds	r7, #32
 801000a:	46bd      	mov	sp, r7
 801000c:	bd80      	pop	{r7, pc}
	...

08010010 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010010:	b580      	push	{r7, lr}
 8010012:	b088      	sub	sp, #32
 8010014:	af00      	add	r7, sp, #0
 8010016:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8010018:	2300      	movs	r3, #0
 801001a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	689a      	ldr	r2, [r3, #8]
 8010020:	687b      	ldr	r3, [r7, #4]
 8010022:	691b      	ldr	r3, [r3, #16]
 8010024:	431a      	orrs	r2, r3
 8010026:	687b      	ldr	r3, [r7, #4]
 8010028:	695b      	ldr	r3, [r3, #20]
 801002a:	431a      	orrs	r2, r3
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	69db      	ldr	r3, [r3, #28]
 8010030:	4313      	orrs	r3, r2
 8010032:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	681b      	ldr	r3, [r3, #0]
 8010038:	681a      	ldr	r2, [r3, #0]
 801003a:	4ba6      	ldr	r3, [pc, #664]	@ (80102d4 <UART_SetConfig+0x2c4>)
 801003c:	4013      	ands	r3, r2
 801003e:	687a      	ldr	r2, [r7, #4]
 8010040:	6812      	ldr	r2, [r2, #0]
 8010042:	6979      	ldr	r1, [r7, #20]
 8010044:	430b      	orrs	r3, r1
 8010046:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	681b      	ldr	r3, [r3, #0]
 801004c:	685b      	ldr	r3, [r3, #4]
 801004e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	68da      	ldr	r2, [r3, #12]
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	681b      	ldr	r3, [r3, #0]
 801005a:	430a      	orrs	r2, r1
 801005c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 801005e:	687b      	ldr	r3, [r7, #4]
 8010060:	699b      	ldr	r3, [r3, #24]
 8010062:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	6a1b      	ldr	r3, [r3, #32]
 8010068:	697a      	ldr	r2, [r7, #20]
 801006a:	4313      	orrs	r3, r2
 801006c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	681b      	ldr	r3, [r3, #0]
 8010072:	689b      	ldr	r3, [r3, #8]
 8010074:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	681b      	ldr	r3, [r3, #0]
 801007c:	697a      	ldr	r2, [r7, #20]
 801007e:	430a      	orrs	r2, r1
 8010080:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010082:	687b      	ldr	r3, [r7, #4]
 8010084:	681b      	ldr	r3, [r3, #0]
 8010086:	4a94      	ldr	r2, [pc, #592]	@ (80102d8 <UART_SetConfig+0x2c8>)
 8010088:	4293      	cmp	r3, r2
 801008a:	d120      	bne.n	80100ce <UART_SetConfig+0xbe>
 801008c:	4b93      	ldr	r3, [pc, #588]	@ (80102dc <UART_SetConfig+0x2cc>)
 801008e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010092:	f003 0303 	and.w	r3, r3, #3
 8010096:	2b03      	cmp	r3, #3
 8010098:	d816      	bhi.n	80100c8 <UART_SetConfig+0xb8>
 801009a:	a201      	add	r2, pc, #4	@ (adr r2, 80100a0 <UART_SetConfig+0x90>)
 801009c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80100a0:	080100b1 	.word	0x080100b1
 80100a4:	080100bd 	.word	0x080100bd
 80100a8:	080100b7 	.word	0x080100b7
 80100ac:	080100c3 	.word	0x080100c3
 80100b0:	2301      	movs	r3, #1
 80100b2:	77fb      	strb	r3, [r7, #31]
 80100b4:	e150      	b.n	8010358 <UART_SetConfig+0x348>
 80100b6:	2302      	movs	r3, #2
 80100b8:	77fb      	strb	r3, [r7, #31]
 80100ba:	e14d      	b.n	8010358 <UART_SetConfig+0x348>
 80100bc:	2304      	movs	r3, #4
 80100be:	77fb      	strb	r3, [r7, #31]
 80100c0:	e14a      	b.n	8010358 <UART_SetConfig+0x348>
 80100c2:	2308      	movs	r3, #8
 80100c4:	77fb      	strb	r3, [r7, #31]
 80100c6:	e147      	b.n	8010358 <UART_SetConfig+0x348>
 80100c8:	2310      	movs	r3, #16
 80100ca:	77fb      	strb	r3, [r7, #31]
 80100cc:	e144      	b.n	8010358 <UART_SetConfig+0x348>
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	681b      	ldr	r3, [r3, #0]
 80100d2:	4a83      	ldr	r2, [pc, #524]	@ (80102e0 <UART_SetConfig+0x2d0>)
 80100d4:	4293      	cmp	r3, r2
 80100d6:	d132      	bne.n	801013e <UART_SetConfig+0x12e>
 80100d8:	4b80      	ldr	r3, [pc, #512]	@ (80102dc <UART_SetConfig+0x2cc>)
 80100da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80100de:	f003 030c 	and.w	r3, r3, #12
 80100e2:	2b0c      	cmp	r3, #12
 80100e4:	d828      	bhi.n	8010138 <UART_SetConfig+0x128>
 80100e6:	a201      	add	r2, pc, #4	@ (adr r2, 80100ec <UART_SetConfig+0xdc>)
 80100e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80100ec:	08010121 	.word	0x08010121
 80100f0:	08010139 	.word	0x08010139
 80100f4:	08010139 	.word	0x08010139
 80100f8:	08010139 	.word	0x08010139
 80100fc:	0801012d 	.word	0x0801012d
 8010100:	08010139 	.word	0x08010139
 8010104:	08010139 	.word	0x08010139
 8010108:	08010139 	.word	0x08010139
 801010c:	08010127 	.word	0x08010127
 8010110:	08010139 	.word	0x08010139
 8010114:	08010139 	.word	0x08010139
 8010118:	08010139 	.word	0x08010139
 801011c:	08010133 	.word	0x08010133
 8010120:	2300      	movs	r3, #0
 8010122:	77fb      	strb	r3, [r7, #31]
 8010124:	e118      	b.n	8010358 <UART_SetConfig+0x348>
 8010126:	2302      	movs	r3, #2
 8010128:	77fb      	strb	r3, [r7, #31]
 801012a:	e115      	b.n	8010358 <UART_SetConfig+0x348>
 801012c:	2304      	movs	r3, #4
 801012e:	77fb      	strb	r3, [r7, #31]
 8010130:	e112      	b.n	8010358 <UART_SetConfig+0x348>
 8010132:	2308      	movs	r3, #8
 8010134:	77fb      	strb	r3, [r7, #31]
 8010136:	e10f      	b.n	8010358 <UART_SetConfig+0x348>
 8010138:	2310      	movs	r3, #16
 801013a:	77fb      	strb	r3, [r7, #31]
 801013c:	e10c      	b.n	8010358 <UART_SetConfig+0x348>
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	681b      	ldr	r3, [r3, #0]
 8010142:	4a68      	ldr	r2, [pc, #416]	@ (80102e4 <UART_SetConfig+0x2d4>)
 8010144:	4293      	cmp	r3, r2
 8010146:	d120      	bne.n	801018a <UART_SetConfig+0x17a>
 8010148:	4b64      	ldr	r3, [pc, #400]	@ (80102dc <UART_SetConfig+0x2cc>)
 801014a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801014e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8010152:	2b30      	cmp	r3, #48	@ 0x30
 8010154:	d013      	beq.n	801017e <UART_SetConfig+0x16e>
 8010156:	2b30      	cmp	r3, #48	@ 0x30
 8010158:	d814      	bhi.n	8010184 <UART_SetConfig+0x174>
 801015a:	2b20      	cmp	r3, #32
 801015c:	d009      	beq.n	8010172 <UART_SetConfig+0x162>
 801015e:	2b20      	cmp	r3, #32
 8010160:	d810      	bhi.n	8010184 <UART_SetConfig+0x174>
 8010162:	2b00      	cmp	r3, #0
 8010164:	d002      	beq.n	801016c <UART_SetConfig+0x15c>
 8010166:	2b10      	cmp	r3, #16
 8010168:	d006      	beq.n	8010178 <UART_SetConfig+0x168>
 801016a:	e00b      	b.n	8010184 <UART_SetConfig+0x174>
 801016c:	2300      	movs	r3, #0
 801016e:	77fb      	strb	r3, [r7, #31]
 8010170:	e0f2      	b.n	8010358 <UART_SetConfig+0x348>
 8010172:	2302      	movs	r3, #2
 8010174:	77fb      	strb	r3, [r7, #31]
 8010176:	e0ef      	b.n	8010358 <UART_SetConfig+0x348>
 8010178:	2304      	movs	r3, #4
 801017a:	77fb      	strb	r3, [r7, #31]
 801017c:	e0ec      	b.n	8010358 <UART_SetConfig+0x348>
 801017e:	2308      	movs	r3, #8
 8010180:	77fb      	strb	r3, [r7, #31]
 8010182:	e0e9      	b.n	8010358 <UART_SetConfig+0x348>
 8010184:	2310      	movs	r3, #16
 8010186:	77fb      	strb	r3, [r7, #31]
 8010188:	e0e6      	b.n	8010358 <UART_SetConfig+0x348>
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	681b      	ldr	r3, [r3, #0]
 801018e:	4a56      	ldr	r2, [pc, #344]	@ (80102e8 <UART_SetConfig+0x2d8>)
 8010190:	4293      	cmp	r3, r2
 8010192:	d120      	bne.n	80101d6 <UART_SetConfig+0x1c6>
 8010194:	4b51      	ldr	r3, [pc, #324]	@ (80102dc <UART_SetConfig+0x2cc>)
 8010196:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801019a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 801019e:	2bc0      	cmp	r3, #192	@ 0xc0
 80101a0:	d013      	beq.n	80101ca <UART_SetConfig+0x1ba>
 80101a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80101a4:	d814      	bhi.n	80101d0 <UART_SetConfig+0x1c0>
 80101a6:	2b80      	cmp	r3, #128	@ 0x80
 80101a8:	d009      	beq.n	80101be <UART_SetConfig+0x1ae>
 80101aa:	2b80      	cmp	r3, #128	@ 0x80
 80101ac:	d810      	bhi.n	80101d0 <UART_SetConfig+0x1c0>
 80101ae:	2b00      	cmp	r3, #0
 80101b0:	d002      	beq.n	80101b8 <UART_SetConfig+0x1a8>
 80101b2:	2b40      	cmp	r3, #64	@ 0x40
 80101b4:	d006      	beq.n	80101c4 <UART_SetConfig+0x1b4>
 80101b6:	e00b      	b.n	80101d0 <UART_SetConfig+0x1c0>
 80101b8:	2300      	movs	r3, #0
 80101ba:	77fb      	strb	r3, [r7, #31]
 80101bc:	e0cc      	b.n	8010358 <UART_SetConfig+0x348>
 80101be:	2302      	movs	r3, #2
 80101c0:	77fb      	strb	r3, [r7, #31]
 80101c2:	e0c9      	b.n	8010358 <UART_SetConfig+0x348>
 80101c4:	2304      	movs	r3, #4
 80101c6:	77fb      	strb	r3, [r7, #31]
 80101c8:	e0c6      	b.n	8010358 <UART_SetConfig+0x348>
 80101ca:	2308      	movs	r3, #8
 80101cc:	77fb      	strb	r3, [r7, #31]
 80101ce:	e0c3      	b.n	8010358 <UART_SetConfig+0x348>
 80101d0:	2310      	movs	r3, #16
 80101d2:	77fb      	strb	r3, [r7, #31]
 80101d4:	e0c0      	b.n	8010358 <UART_SetConfig+0x348>
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	4a44      	ldr	r2, [pc, #272]	@ (80102ec <UART_SetConfig+0x2dc>)
 80101dc:	4293      	cmp	r3, r2
 80101de:	d125      	bne.n	801022c <UART_SetConfig+0x21c>
 80101e0:	4b3e      	ldr	r3, [pc, #248]	@ (80102dc <UART_SetConfig+0x2cc>)
 80101e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80101e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80101ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80101ee:	d017      	beq.n	8010220 <UART_SetConfig+0x210>
 80101f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80101f4:	d817      	bhi.n	8010226 <UART_SetConfig+0x216>
 80101f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80101fa:	d00b      	beq.n	8010214 <UART_SetConfig+0x204>
 80101fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010200:	d811      	bhi.n	8010226 <UART_SetConfig+0x216>
 8010202:	2b00      	cmp	r3, #0
 8010204:	d003      	beq.n	801020e <UART_SetConfig+0x1fe>
 8010206:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801020a:	d006      	beq.n	801021a <UART_SetConfig+0x20a>
 801020c:	e00b      	b.n	8010226 <UART_SetConfig+0x216>
 801020e:	2300      	movs	r3, #0
 8010210:	77fb      	strb	r3, [r7, #31]
 8010212:	e0a1      	b.n	8010358 <UART_SetConfig+0x348>
 8010214:	2302      	movs	r3, #2
 8010216:	77fb      	strb	r3, [r7, #31]
 8010218:	e09e      	b.n	8010358 <UART_SetConfig+0x348>
 801021a:	2304      	movs	r3, #4
 801021c:	77fb      	strb	r3, [r7, #31]
 801021e:	e09b      	b.n	8010358 <UART_SetConfig+0x348>
 8010220:	2308      	movs	r3, #8
 8010222:	77fb      	strb	r3, [r7, #31]
 8010224:	e098      	b.n	8010358 <UART_SetConfig+0x348>
 8010226:	2310      	movs	r3, #16
 8010228:	77fb      	strb	r3, [r7, #31]
 801022a:	e095      	b.n	8010358 <UART_SetConfig+0x348>
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	681b      	ldr	r3, [r3, #0]
 8010230:	4a2f      	ldr	r2, [pc, #188]	@ (80102f0 <UART_SetConfig+0x2e0>)
 8010232:	4293      	cmp	r3, r2
 8010234:	d125      	bne.n	8010282 <UART_SetConfig+0x272>
 8010236:	4b29      	ldr	r3, [pc, #164]	@ (80102dc <UART_SetConfig+0x2cc>)
 8010238:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801023c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8010240:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010244:	d017      	beq.n	8010276 <UART_SetConfig+0x266>
 8010246:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801024a:	d817      	bhi.n	801027c <UART_SetConfig+0x26c>
 801024c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010250:	d00b      	beq.n	801026a <UART_SetConfig+0x25a>
 8010252:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010256:	d811      	bhi.n	801027c <UART_SetConfig+0x26c>
 8010258:	2b00      	cmp	r3, #0
 801025a:	d003      	beq.n	8010264 <UART_SetConfig+0x254>
 801025c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010260:	d006      	beq.n	8010270 <UART_SetConfig+0x260>
 8010262:	e00b      	b.n	801027c <UART_SetConfig+0x26c>
 8010264:	2301      	movs	r3, #1
 8010266:	77fb      	strb	r3, [r7, #31]
 8010268:	e076      	b.n	8010358 <UART_SetConfig+0x348>
 801026a:	2302      	movs	r3, #2
 801026c:	77fb      	strb	r3, [r7, #31]
 801026e:	e073      	b.n	8010358 <UART_SetConfig+0x348>
 8010270:	2304      	movs	r3, #4
 8010272:	77fb      	strb	r3, [r7, #31]
 8010274:	e070      	b.n	8010358 <UART_SetConfig+0x348>
 8010276:	2308      	movs	r3, #8
 8010278:	77fb      	strb	r3, [r7, #31]
 801027a:	e06d      	b.n	8010358 <UART_SetConfig+0x348>
 801027c:	2310      	movs	r3, #16
 801027e:	77fb      	strb	r3, [r7, #31]
 8010280:	e06a      	b.n	8010358 <UART_SetConfig+0x348>
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	681b      	ldr	r3, [r3, #0]
 8010286:	4a1b      	ldr	r2, [pc, #108]	@ (80102f4 <UART_SetConfig+0x2e4>)
 8010288:	4293      	cmp	r3, r2
 801028a:	d138      	bne.n	80102fe <UART_SetConfig+0x2ee>
 801028c:	4b13      	ldr	r3, [pc, #76]	@ (80102dc <UART_SetConfig+0x2cc>)
 801028e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010292:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8010296:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 801029a:	d017      	beq.n	80102cc <UART_SetConfig+0x2bc>
 801029c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80102a0:	d82a      	bhi.n	80102f8 <UART_SetConfig+0x2e8>
 80102a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80102a6:	d00b      	beq.n	80102c0 <UART_SetConfig+0x2b0>
 80102a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80102ac:	d824      	bhi.n	80102f8 <UART_SetConfig+0x2e8>
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	d003      	beq.n	80102ba <UART_SetConfig+0x2aa>
 80102b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80102b6:	d006      	beq.n	80102c6 <UART_SetConfig+0x2b6>
 80102b8:	e01e      	b.n	80102f8 <UART_SetConfig+0x2e8>
 80102ba:	2300      	movs	r3, #0
 80102bc:	77fb      	strb	r3, [r7, #31]
 80102be:	e04b      	b.n	8010358 <UART_SetConfig+0x348>
 80102c0:	2302      	movs	r3, #2
 80102c2:	77fb      	strb	r3, [r7, #31]
 80102c4:	e048      	b.n	8010358 <UART_SetConfig+0x348>
 80102c6:	2304      	movs	r3, #4
 80102c8:	77fb      	strb	r3, [r7, #31]
 80102ca:	e045      	b.n	8010358 <UART_SetConfig+0x348>
 80102cc:	2308      	movs	r3, #8
 80102ce:	77fb      	strb	r3, [r7, #31]
 80102d0:	e042      	b.n	8010358 <UART_SetConfig+0x348>
 80102d2:	bf00      	nop
 80102d4:	efff69f3 	.word	0xefff69f3
 80102d8:	40011000 	.word	0x40011000
 80102dc:	40023800 	.word	0x40023800
 80102e0:	40004400 	.word	0x40004400
 80102e4:	40004800 	.word	0x40004800
 80102e8:	40004c00 	.word	0x40004c00
 80102ec:	40005000 	.word	0x40005000
 80102f0:	40011400 	.word	0x40011400
 80102f4:	40007800 	.word	0x40007800
 80102f8:	2310      	movs	r3, #16
 80102fa:	77fb      	strb	r3, [r7, #31]
 80102fc:	e02c      	b.n	8010358 <UART_SetConfig+0x348>
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	681b      	ldr	r3, [r3, #0]
 8010302:	4a72      	ldr	r2, [pc, #456]	@ (80104cc <UART_SetConfig+0x4bc>)
 8010304:	4293      	cmp	r3, r2
 8010306:	d125      	bne.n	8010354 <UART_SetConfig+0x344>
 8010308:	4b71      	ldr	r3, [pc, #452]	@ (80104d0 <UART_SetConfig+0x4c0>)
 801030a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801030e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8010312:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8010316:	d017      	beq.n	8010348 <UART_SetConfig+0x338>
 8010318:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 801031c:	d817      	bhi.n	801034e <UART_SetConfig+0x33e>
 801031e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010322:	d00b      	beq.n	801033c <UART_SetConfig+0x32c>
 8010324:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010328:	d811      	bhi.n	801034e <UART_SetConfig+0x33e>
 801032a:	2b00      	cmp	r3, #0
 801032c:	d003      	beq.n	8010336 <UART_SetConfig+0x326>
 801032e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010332:	d006      	beq.n	8010342 <UART_SetConfig+0x332>
 8010334:	e00b      	b.n	801034e <UART_SetConfig+0x33e>
 8010336:	2300      	movs	r3, #0
 8010338:	77fb      	strb	r3, [r7, #31]
 801033a:	e00d      	b.n	8010358 <UART_SetConfig+0x348>
 801033c:	2302      	movs	r3, #2
 801033e:	77fb      	strb	r3, [r7, #31]
 8010340:	e00a      	b.n	8010358 <UART_SetConfig+0x348>
 8010342:	2304      	movs	r3, #4
 8010344:	77fb      	strb	r3, [r7, #31]
 8010346:	e007      	b.n	8010358 <UART_SetConfig+0x348>
 8010348:	2308      	movs	r3, #8
 801034a:	77fb      	strb	r3, [r7, #31]
 801034c:	e004      	b.n	8010358 <UART_SetConfig+0x348>
 801034e:	2310      	movs	r3, #16
 8010350:	77fb      	strb	r3, [r7, #31]
 8010352:	e001      	b.n	8010358 <UART_SetConfig+0x348>
 8010354:	2310      	movs	r3, #16
 8010356:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	69db      	ldr	r3, [r3, #28]
 801035c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010360:	d15b      	bne.n	801041a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8010362:	7ffb      	ldrb	r3, [r7, #31]
 8010364:	2b08      	cmp	r3, #8
 8010366:	d828      	bhi.n	80103ba <UART_SetConfig+0x3aa>
 8010368:	a201      	add	r2, pc, #4	@ (adr r2, 8010370 <UART_SetConfig+0x360>)
 801036a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801036e:	bf00      	nop
 8010370:	08010395 	.word	0x08010395
 8010374:	0801039d 	.word	0x0801039d
 8010378:	080103a5 	.word	0x080103a5
 801037c:	080103bb 	.word	0x080103bb
 8010380:	080103ab 	.word	0x080103ab
 8010384:	080103bb 	.word	0x080103bb
 8010388:	080103bb 	.word	0x080103bb
 801038c:	080103bb 	.word	0x080103bb
 8010390:	080103b3 	.word	0x080103b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010394:	f7fb faaa 	bl	800b8ec <HAL_RCC_GetPCLK1Freq>
 8010398:	61b8      	str	r0, [r7, #24]
        break;
 801039a:	e013      	b.n	80103c4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801039c:	f7fb faba 	bl	800b914 <HAL_RCC_GetPCLK2Freq>
 80103a0:	61b8      	str	r0, [r7, #24]
        break;
 80103a2:	e00f      	b.n	80103c4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80103a4:	4b4b      	ldr	r3, [pc, #300]	@ (80104d4 <UART_SetConfig+0x4c4>)
 80103a6:	61bb      	str	r3, [r7, #24]
        break;
 80103a8:	e00c      	b.n	80103c4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80103aa:	f7fb f9cd 	bl	800b748 <HAL_RCC_GetSysClockFreq>
 80103ae:	61b8      	str	r0, [r7, #24]
        break;
 80103b0:	e008      	b.n	80103c4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80103b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80103b6:	61bb      	str	r3, [r7, #24]
        break;
 80103b8:	e004      	b.n	80103c4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80103ba:	2300      	movs	r3, #0
 80103bc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80103be:	2301      	movs	r3, #1
 80103c0:	77bb      	strb	r3, [r7, #30]
        break;
 80103c2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80103c4:	69bb      	ldr	r3, [r7, #24]
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	d074      	beq.n	80104b4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80103ca:	69bb      	ldr	r3, [r7, #24]
 80103cc:	005a      	lsls	r2, r3, #1
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	685b      	ldr	r3, [r3, #4]
 80103d2:	085b      	lsrs	r3, r3, #1
 80103d4:	441a      	add	r2, r3
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	685b      	ldr	r3, [r3, #4]
 80103da:	fbb2 f3f3 	udiv	r3, r2, r3
 80103de:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80103e0:	693b      	ldr	r3, [r7, #16]
 80103e2:	2b0f      	cmp	r3, #15
 80103e4:	d916      	bls.n	8010414 <UART_SetConfig+0x404>
 80103e6:	693b      	ldr	r3, [r7, #16]
 80103e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80103ec:	d212      	bcs.n	8010414 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80103ee:	693b      	ldr	r3, [r7, #16]
 80103f0:	b29b      	uxth	r3, r3
 80103f2:	f023 030f 	bic.w	r3, r3, #15
 80103f6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80103f8:	693b      	ldr	r3, [r7, #16]
 80103fa:	085b      	lsrs	r3, r3, #1
 80103fc:	b29b      	uxth	r3, r3
 80103fe:	f003 0307 	and.w	r3, r3, #7
 8010402:	b29a      	uxth	r2, r3
 8010404:	89fb      	ldrh	r3, [r7, #14]
 8010406:	4313      	orrs	r3, r2
 8010408:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	681b      	ldr	r3, [r3, #0]
 801040e:	89fa      	ldrh	r2, [r7, #14]
 8010410:	60da      	str	r2, [r3, #12]
 8010412:	e04f      	b.n	80104b4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8010414:	2301      	movs	r3, #1
 8010416:	77bb      	strb	r3, [r7, #30]
 8010418:	e04c      	b.n	80104b4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 801041a:	7ffb      	ldrb	r3, [r7, #31]
 801041c:	2b08      	cmp	r3, #8
 801041e:	d828      	bhi.n	8010472 <UART_SetConfig+0x462>
 8010420:	a201      	add	r2, pc, #4	@ (adr r2, 8010428 <UART_SetConfig+0x418>)
 8010422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010426:	bf00      	nop
 8010428:	0801044d 	.word	0x0801044d
 801042c:	08010455 	.word	0x08010455
 8010430:	0801045d 	.word	0x0801045d
 8010434:	08010473 	.word	0x08010473
 8010438:	08010463 	.word	0x08010463
 801043c:	08010473 	.word	0x08010473
 8010440:	08010473 	.word	0x08010473
 8010444:	08010473 	.word	0x08010473
 8010448:	0801046b 	.word	0x0801046b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801044c:	f7fb fa4e 	bl	800b8ec <HAL_RCC_GetPCLK1Freq>
 8010450:	61b8      	str	r0, [r7, #24]
        break;
 8010452:	e013      	b.n	801047c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010454:	f7fb fa5e 	bl	800b914 <HAL_RCC_GetPCLK2Freq>
 8010458:	61b8      	str	r0, [r7, #24]
        break;
 801045a:	e00f      	b.n	801047c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 801045c:	4b1d      	ldr	r3, [pc, #116]	@ (80104d4 <UART_SetConfig+0x4c4>)
 801045e:	61bb      	str	r3, [r7, #24]
        break;
 8010460:	e00c      	b.n	801047c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010462:	f7fb f971 	bl	800b748 <HAL_RCC_GetSysClockFreq>
 8010466:	61b8      	str	r0, [r7, #24]
        break;
 8010468:	e008      	b.n	801047c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801046a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801046e:	61bb      	str	r3, [r7, #24]
        break;
 8010470:	e004      	b.n	801047c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8010472:	2300      	movs	r3, #0
 8010474:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8010476:	2301      	movs	r3, #1
 8010478:	77bb      	strb	r3, [r7, #30]
        break;
 801047a:	bf00      	nop
    }

    if (pclk != 0U)
 801047c:	69bb      	ldr	r3, [r7, #24]
 801047e:	2b00      	cmp	r3, #0
 8010480:	d018      	beq.n	80104b4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8010482:	687b      	ldr	r3, [r7, #4]
 8010484:	685b      	ldr	r3, [r3, #4]
 8010486:	085a      	lsrs	r2, r3, #1
 8010488:	69bb      	ldr	r3, [r7, #24]
 801048a:	441a      	add	r2, r3
 801048c:	687b      	ldr	r3, [r7, #4]
 801048e:	685b      	ldr	r3, [r3, #4]
 8010490:	fbb2 f3f3 	udiv	r3, r2, r3
 8010494:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010496:	693b      	ldr	r3, [r7, #16]
 8010498:	2b0f      	cmp	r3, #15
 801049a:	d909      	bls.n	80104b0 <UART_SetConfig+0x4a0>
 801049c:	693b      	ldr	r3, [r7, #16]
 801049e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80104a2:	d205      	bcs.n	80104b0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80104a4:	693b      	ldr	r3, [r7, #16]
 80104a6:	b29a      	uxth	r2, r3
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	681b      	ldr	r3, [r3, #0]
 80104ac:	60da      	str	r2, [r3, #12]
 80104ae:	e001      	b.n	80104b4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80104b0:	2301      	movs	r3, #1
 80104b2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80104b4:	687b      	ldr	r3, [r7, #4]
 80104b6:	2200      	movs	r2, #0
 80104b8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	2200      	movs	r2, #0
 80104be:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80104c0:	7fbb      	ldrb	r3, [r7, #30]
}
 80104c2:	4618      	mov	r0, r3
 80104c4:	3720      	adds	r7, #32
 80104c6:	46bd      	mov	sp, r7
 80104c8:	bd80      	pop	{r7, pc}
 80104ca:	bf00      	nop
 80104cc:	40007c00 	.word	0x40007c00
 80104d0:	40023800 	.word	0x40023800
 80104d4:	00f42400 	.word	0x00f42400

080104d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80104d8:	b480      	push	{r7}
 80104da:	b083      	sub	sp, #12
 80104dc:	af00      	add	r7, sp, #0
 80104de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80104e0:	687b      	ldr	r3, [r7, #4]
 80104e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80104e4:	f003 0308 	and.w	r3, r3, #8
 80104e8:	2b00      	cmp	r3, #0
 80104ea:	d00a      	beq.n	8010502 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80104ec:	687b      	ldr	r3, [r7, #4]
 80104ee:	681b      	ldr	r3, [r3, #0]
 80104f0:	685b      	ldr	r3, [r3, #4]
 80104f2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80104fa:	687b      	ldr	r3, [r7, #4]
 80104fc:	681b      	ldr	r3, [r3, #0]
 80104fe:	430a      	orrs	r2, r1
 8010500:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010502:	687b      	ldr	r3, [r7, #4]
 8010504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010506:	f003 0301 	and.w	r3, r3, #1
 801050a:	2b00      	cmp	r3, #0
 801050c:	d00a      	beq.n	8010524 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	681b      	ldr	r3, [r3, #0]
 8010512:	685b      	ldr	r3, [r3, #4]
 8010514:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801051c:	687b      	ldr	r3, [r7, #4]
 801051e:	681b      	ldr	r3, [r3, #0]
 8010520:	430a      	orrs	r2, r1
 8010522:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010528:	f003 0302 	and.w	r3, r3, #2
 801052c:	2b00      	cmp	r3, #0
 801052e:	d00a      	beq.n	8010546 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010530:	687b      	ldr	r3, [r7, #4]
 8010532:	681b      	ldr	r3, [r3, #0]
 8010534:	685b      	ldr	r3, [r3, #4]
 8010536:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	681b      	ldr	r3, [r3, #0]
 8010542:	430a      	orrs	r2, r1
 8010544:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801054a:	f003 0304 	and.w	r3, r3, #4
 801054e:	2b00      	cmp	r3, #0
 8010550:	d00a      	beq.n	8010568 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	681b      	ldr	r3, [r3, #0]
 8010556:	685b      	ldr	r3, [r3, #4]
 8010558:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010560:	687b      	ldr	r3, [r7, #4]
 8010562:	681b      	ldr	r3, [r3, #0]
 8010564:	430a      	orrs	r2, r1
 8010566:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801056c:	f003 0310 	and.w	r3, r3, #16
 8010570:	2b00      	cmp	r3, #0
 8010572:	d00a      	beq.n	801058a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	681b      	ldr	r3, [r3, #0]
 8010578:	689b      	ldr	r3, [r3, #8]
 801057a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	681b      	ldr	r3, [r3, #0]
 8010586:	430a      	orrs	r2, r1
 8010588:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801058a:	687b      	ldr	r3, [r7, #4]
 801058c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801058e:	f003 0320 	and.w	r3, r3, #32
 8010592:	2b00      	cmp	r3, #0
 8010594:	d00a      	beq.n	80105ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	681b      	ldr	r3, [r3, #0]
 801059a:	689b      	ldr	r3, [r3, #8]
 801059c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80105a4:	687b      	ldr	r3, [r7, #4]
 80105a6:	681b      	ldr	r3, [r3, #0]
 80105a8:	430a      	orrs	r2, r1
 80105aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80105b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80105b4:	2b00      	cmp	r3, #0
 80105b6:	d01a      	beq.n	80105ee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	681b      	ldr	r3, [r3, #0]
 80105bc:	685b      	ldr	r3, [r3, #4]
 80105be:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80105c2:	687b      	ldr	r3, [r7, #4]
 80105c4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	681b      	ldr	r3, [r3, #0]
 80105ca:	430a      	orrs	r2, r1
 80105cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80105d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80105d6:	d10a      	bne.n	80105ee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	681b      	ldr	r3, [r3, #0]
 80105dc:	685b      	ldr	r3, [r3, #4]
 80105de:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80105e2:	687b      	ldr	r3, [r7, #4]
 80105e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80105e6:	687b      	ldr	r3, [r7, #4]
 80105e8:	681b      	ldr	r3, [r3, #0]
 80105ea:	430a      	orrs	r2, r1
 80105ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80105f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80105f6:	2b00      	cmp	r3, #0
 80105f8:	d00a      	beq.n	8010610 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	681b      	ldr	r3, [r3, #0]
 80105fe:	685b      	ldr	r3, [r3, #4]
 8010600:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010608:	687b      	ldr	r3, [r7, #4]
 801060a:	681b      	ldr	r3, [r3, #0]
 801060c:	430a      	orrs	r2, r1
 801060e:	605a      	str	r2, [r3, #4]
  }
}
 8010610:	bf00      	nop
 8010612:	370c      	adds	r7, #12
 8010614:	46bd      	mov	sp, r7
 8010616:	f85d 7b04 	ldr.w	r7, [sp], #4
 801061a:	4770      	bx	lr

0801061c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801061c:	b580      	push	{r7, lr}
 801061e:	b08c      	sub	sp, #48	@ 0x30
 8010620:	af02      	add	r7, sp, #8
 8010622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010624:	687b      	ldr	r3, [r7, #4]
 8010626:	2200      	movs	r2, #0
 8010628:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801062c:	f7f5 faf8 	bl	8005c20 <HAL_GetTick>
 8010630:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	681b      	ldr	r3, [r3, #0]
 8010636:	681b      	ldr	r3, [r3, #0]
 8010638:	f003 0308 	and.w	r3, r3, #8
 801063c:	2b08      	cmp	r3, #8
 801063e:	d12e      	bne.n	801069e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010640:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010644:	9300      	str	r3, [sp, #0]
 8010646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010648:	2200      	movs	r2, #0
 801064a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 801064e:	6878      	ldr	r0, [r7, #4]
 8010650:	f000 f83b 	bl	80106ca <UART_WaitOnFlagUntilTimeout>
 8010654:	4603      	mov	r3, r0
 8010656:	2b00      	cmp	r3, #0
 8010658:	d021      	beq.n	801069e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	681b      	ldr	r3, [r3, #0]
 801065e:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010660:	693b      	ldr	r3, [r7, #16]
 8010662:	e853 3f00 	ldrex	r3, [r3]
 8010666:	60fb      	str	r3, [r7, #12]
   return(result);
 8010668:	68fb      	ldr	r3, [r7, #12]
 801066a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801066e:	623b      	str	r3, [r7, #32]
 8010670:	687b      	ldr	r3, [r7, #4]
 8010672:	681b      	ldr	r3, [r3, #0]
 8010674:	461a      	mov	r2, r3
 8010676:	6a3b      	ldr	r3, [r7, #32]
 8010678:	61fb      	str	r3, [r7, #28]
 801067a:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801067c:	69b9      	ldr	r1, [r7, #24]
 801067e:	69fa      	ldr	r2, [r7, #28]
 8010680:	e841 2300 	strex	r3, r2, [r1]
 8010684:	617b      	str	r3, [r7, #20]
   return(result);
 8010686:	697b      	ldr	r3, [r7, #20]
 8010688:	2b00      	cmp	r3, #0
 801068a:	d1e6      	bne.n	801065a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 801068c:	687b      	ldr	r3, [r7, #4]
 801068e:	2220      	movs	r2, #32
 8010690:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	2200      	movs	r2, #0
 8010696:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801069a:	2303      	movs	r3, #3
 801069c:	e011      	b.n	80106c2 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801069e:	687b      	ldr	r3, [r7, #4]
 80106a0:	2220      	movs	r2, #32
 80106a2:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	2220      	movs	r2, #32
 80106a8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	2200      	movs	r2, #0
 80106b0:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80106b2:	687b      	ldr	r3, [r7, #4]
 80106b4:	2200      	movs	r2, #0
 80106b6:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80106b8:	687b      	ldr	r3, [r7, #4]
 80106ba:	2200      	movs	r2, #0
 80106bc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80106c0:	2300      	movs	r3, #0
}
 80106c2:	4618      	mov	r0, r3
 80106c4:	3728      	adds	r7, #40	@ 0x28
 80106c6:	46bd      	mov	sp, r7
 80106c8:	bd80      	pop	{r7, pc}

080106ca <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80106ca:	b580      	push	{r7, lr}
 80106cc:	b084      	sub	sp, #16
 80106ce:	af00      	add	r7, sp, #0
 80106d0:	60f8      	str	r0, [r7, #12]
 80106d2:	60b9      	str	r1, [r7, #8]
 80106d4:	603b      	str	r3, [r7, #0]
 80106d6:	4613      	mov	r3, r2
 80106d8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80106da:	e04f      	b.n	801077c <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80106dc:	69bb      	ldr	r3, [r7, #24]
 80106de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80106e2:	d04b      	beq.n	801077c <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80106e4:	f7f5 fa9c 	bl	8005c20 <HAL_GetTick>
 80106e8:	4602      	mov	r2, r0
 80106ea:	683b      	ldr	r3, [r7, #0]
 80106ec:	1ad3      	subs	r3, r2, r3
 80106ee:	69ba      	ldr	r2, [r7, #24]
 80106f0:	429a      	cmp	r2, r3
 80106f2:	d302      	bcc.n	80106fa <UART_WaitOnFlagUntilTimeout+0x30>
 80106f4:	69bb      	ldr	r3, [r7, #24]
 80106f6:	2b00      	cmp	r3, #0
 80106f8:	d101      	bne.n	80106fe <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80106fa:	2303      	movs	r3, #3
 80106fc:	e04e      	b.n	801079c <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80106fe:	68fb      	ldr	r3, [r7, #12]
 8010700:	681b      	ldr	r3, [r3, #0]
 8010702:	681b      	ldr	r3, [r3, #0]
 8010704:	f003 0304 	and.w	r3, r3, #4
 8010708:	2b00      	cmp	r3, #0
 801070a:	d037      	beq.n	801077c <UART_WaitOnFlagUntilTimeout+0xb2>
 801070c:	68bb      	ldr	r3, [r7, #8]
 801070e:	2b80      	cmp	r3, #128	@ 0x80
 8010710:	d034      	beq.n	801077c <UART_WaitOnFlagUntilTimeout+0xb2>
 8010712:	68bb      	ldr	r3, [r7, #8]
 8010714:	2b40      	cmp	r3, #64	@ 0x40
 8010716:	d031      	beq.n	801077c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010718:	68fb      	ldr	r3, [r7, #12]
 801071a:	681b      	ldr	r3, [r3, #0]
 801071c:	69db      	ldr	r3, [r3, #28]
 801071e:	f003 0308 	and.w	r3, r3, #8
 8010722:	2b08      	cmp	r3, #8
 8010724:	d110      	bne.n	8010748 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010726:	68fb      	ldr	r3, [r7, #12]
 8010728:	681b      	ldr	r3, [r3, #0]
 801072a:	2208      	movs	r2, #8
 801072c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801072e:	68f8      	ldr	r0, [r7, #12]
 8010730:	f000 f838 	bl	80107a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010734:	68fb      	ldr	r3, [r7, #12]
 8010736:	2208      	movs	r2, #8
 8010738:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801073c:	68fb      	ldr	r3, [r7, #12]
 801073e:	2200      	movs	r2, #0
 8010740:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8010744:	2301      	movs	r3, #1
 8010746:	e029      	b.n	801079c <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010748:	68fb      	ldr	r3, [r7, #12]
 801074a:	681b      	ldr	r3, [r3, #0]
 801074c:	69db      	ldr	r3, [r3, #28]
 801074e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010752:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010756:	d111      	bne.n	801077c <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010758:	68fb      	ldr	r3, [r7, #12]
 801075a:	681b      	ldr	r3, [r3, #0]
 801075c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010760:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010762:	68f8      	ldr	r0, [r7, #12]
 8010764:	f000 f81e 	bl	80107a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010768:	68fb      	ldr	r3, [r7, #12]
 801076a:	2220      	movs	r2, #32
 801076c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010770:	68fb      	ldr	r3, [r7, #12]
 8010772:	2200      	movs	r2, #0
 8010774:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8010778:	2303      	movs	r3, #3
 801077a:	e00f      	b.n	801079c <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801077c:	68fb      	ldr	r3, [r7, #12]
 801077e:	681b      	ldr	r3, [r3, #0]
 8010780:	69da      	ldr	r2, [r3, #28]
 8010782:	68bb      	ldr	r3, [r7, #8]
 8010784:	4013      	ands	r3, r2
 8010786:	68ba      	ldr	r2, [r7, #8]
 8010788:	429a      	cmp	r2, r3
 801078a:	bf0c      	ite	eq
 801078c:	2301      	moveq	r3, #1
 801078e:	2300      	movne	r3, #0
 8010790:	b2db      	uxtb	r3, r3
 8010792:	461a      	mov	r2, r3
 8010794:	79fb      	ldrb	r3, [r7, #7]
 8010796:	429a      	cmp	r2, r3
 8010798:	d0a0      	beq.n	80106dc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 801079a:	2300      	movs	r3, #0
}
 801079c:	4618      	mov	r0, r3
 801079e:	3710      	adds	r7, #16
 80107a0:	46bd      	mov	sp, r7
 80107a2:	bd80      	pop	{r7, pc}

080107a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80107a4:	b480      	push	{r7}
 80107a6:	b095      	sub	sp, #84	@ 0x54
 80107a8:	af00      	add	r7, sp, #0
 80107aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	681b      	ldr	r3, [r3, #0]
 80107b0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80107b4:	e853 3f00 	ldrex	r3, [r3]
 80107b8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80107ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80107c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	681b      	ldr	r3, [r3, #0]
 80107c6:	461a      	mov	r2, r3
 80107c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80107ca:	643b      	str	r3, [r7, #64]	@ 0x40
 80107cc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107ce:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80107d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80107d2:	e841 2300 	strex	r3, r2, [r1]
 80107d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80107d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107da:	2b00      	cmp	r3, #0
 80107dc:	d1e6      	bne.n	80107ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80107de:	687b      	ldr	r3, [r7, #4]
 80107e0:	681b      	ldr	r3, [r3, #0]
 80107e2:	3308      	adds	r3, #8
 80107e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107e6:	6a3b      	ldr	r3, [r7, #32]
 80107e8:	e853 3f00 	ldrex	r3, [r3]
 80107ec:	61fb      	str	r3, [r7, #28]
   return(result);
 80107ee:	69fb      	ldr	r3, [r7, #28]
 80107f0:	f023 0301 	bic.w	r3, r3, #1
 80107f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	681b      	ldr	r3, [r3, #0]
 80107fa:	3308      	adds	r3, #8
 80107fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80107fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010800:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010802:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010804:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010806:	e841 2300 	strex	r3, r2, [r1]
 801080a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801080c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801080e:	2b00      	cmp	r3, #0
 8010810:	d1e5      	bne.n	80107de <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010812:	687b      	ldr	r3, [r7, #4]
 8010814:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010816:	2b01      	cmp	r3, #1
 8010818:	d118      	bne.n	801084c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801081a:	687b      	ldr	r3, [r7, #4]
 801081c:	681b      	ldr	r3, [r3, #0]
 801081e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010820:	68fb      	ldr	r3, [r7, #12]
 8010822:	e853 3f00 	ldrex	r3, [r3]
 8010826:	60bb      	str	r3, [r7, #8]
   return(result);
 8010828:	68bb      	ldr	r3, [r7, #8]
 801082a:	f023 0310 	bic.w	r3, r3, #16
 801082e:	647b      	str	r3, [r7, #68]	@ 0x44
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	681b      	ldr	r3, [r3, #0]
 8010834:	461a      	mov	r2, r3
 8010836:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010838:	61bb      	str	r3, [r7, #24]
 801083a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801083c:	6979      	ldr	r1, [r7, #20]
 801083e:	69ba      	ldr	r2, [r7, #24]
 8010840:	e841 2300 	strex	r3, r2, [r1]
 8010844:	613b      	str	r3, [r7, #16]
   return(result);
 8010846:	693b      	ldr	r3, [r7, #16]
 8010848:	2b00      	cmp	r3, #0
 801084a:	d1e6      	bne.n	801081a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	2220      	movs	r2, #32
 8010850:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	2200      	movs	r2, #0
 8010858:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	2200      	movs	r2, #0
 801085e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8010860:	bf00      	nop
 8010862:	3754      	adds	r7, #84	@ 0x54
 8010864:	46bd      	mov	sp, r7
 8010866:	f85d 7b04 	ldr.w	r7, [sp], #4
 801086a:	4770      	bx	lr

0801086c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 801086c:	b480      	push	{r7}
 801086e:	b083      	sub	sp, #12
 8010870:	af00      	add	r7, sp, #0
 8010872:	6078      	str	r0, [r7, #4]
 8010874:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8010876:	683b      	ldr	r3, [r7, #0]
 8010878:	681b      	ldr	r3, [r3, #0]
 801087a:	2b00      	cmp	r3, #0
 801087c:	d121      	bne.n	80108c2 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	681a      	ldr	r2, [r3, #0]
 8010882:	4b27      	ldr	r3, [pc, #156]	@ (8010920 <FMC_SDRAM_Init+0xb4>)
 8010884:	4013      	ands	r3, r2
 8010886:	683a      	ldr	r2, [r7, #0]
 8010888:	6851      	ldr	r1, [r2, #4]
 801088a:	683a      	ldr	r2, [r7, #0]
 801088c:	6892      	ldr	r2, [r2, #8]
 801088e:	4311      	orrs	r1, r2
 8010890:	683a      	ldr	r2, [r7, #0]
 8010892:	68d2      	ldr	r2, [r2, #12]
 8010894:	4311      	orrs	r1, r2
 8010896:	683a      	ldr	r2, [r7, #0]
 8010898:	6912      	ldr	r2, [r2, #16]
 801089a:	4311      	orrs	r1, r2
 801089c:	683a      	ldr	r2, [r7, #0]
 801089e:	6952      	ldr	r2, [r2, #20]
 80108a0:	4311      	orrs	r1, r2
 80108a2:	683a      	ldr	r2, [r7, #0]
 80108a4:	6992      	ldr	r2, [r2, #24]
 80108a6:	4311      	orrs	r1, r2
 80108a8:	683a      	ldr	r2, [r7, #0]
 80108aa:	69d2      	ldr	r2, [r2, #28]
 80108ac:	4311      	orrs	r1, r2
 80108ae:	683a      	ldr	r2, [r7, #0]
 80108b0:	6a12      	ldr	r2, [r2, #32]
 80108b2:	4311      	orrs	r1, r2
 80108b4:	683a      	ldr	r2, [r7, #0]
 80108b6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80108b8:	430a      	orrs	r2, r1
 80108ba:	431a      	orrs	r2, r3
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	601a      	str	r2, [r3, #0]
 80108c0:	e026      	b.n	8010910 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	681b      	ldr	r3, [r3, #0]
 80108c6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80108ca:	683b      	ldr	r3, [r7, #0]
 80108cc:	69d9      	ldr	r1, [r3, #28]
 80108ce:	683b      	ldr	r3, [r7, #0]
 80108d0:	6a1b      	ldr	r3, [r3, #32]
 80108d2:	4319      	orrs	r1, r3
 80108d4:	683b      	ldr	r3, [r7, #0]
 80108d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108d8:	430b      	orrs	r3, r1
 80108da:	431a      	orrs	r2, r3
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80108e0:	687b      	ldr	r3, [r7, #4]
 80108e2:	685a      	ldr	r2, [r3, #4]
 80108e4:	4b0e      	ldr	r3, [pc, #56]	@ (8010920 <FMC_SDRAM_Init+0xb4>)
 80108e6:	4013      	ands	r3, r2
 80108e8:	683a      	ldr	r2, [r7, #0]
 80108ea:	6851      	ldr	r1, [r2, #4]
 80108ec:	683a      	ldr	r2, [r7, #0]
 80108ee:	6892      	ldr	r2, [r2, #8]
 80108f0:	4311      	orrs	r1, r2
 80108f2:	683a      	ldr	r2, [r7, #0]
 80108f4:	68d2      	ldr	r2, [r2, #12]
 80108f6:	4311      	orrs	r1, r2
 80108f8:	683a      	ldr	r2, [r7, #0]
 80108fa:	6912      	ldr	r2, [r2, #16]
 80108fc:	4311      	orrs	r1, r2
 80108fe:	683a      	ldr	r2, [r7, #0]
 8010900:	6952      	ldr	r2, [r2, #20]
 8010902:	4311      	orrs	r1, r2
 8010904:	683a      	ldr	r2, [r7, #0]
 8010906:	6992      	ldr	r2, [r2, #24]
 8010908:	430a      	orrs	r2, r1
 801090a:	431a      	orrs	r2, r3
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8010910:	2300      	movs	r3, #0
}
 8010912:	4618      	mov	r0, r3
 8010914:	370c      	adds	r7, #12
 8010916:	46bd      	mov	sp, r7
 8010918:	f85d 7b04 	ldr.w	r7, [sp], #4
 801091c:	4770      	bx	lr
 801091e:	bf00      	nop
 8010920:	ffff8000 	.word	0xffff8000

08010924 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8010924:	b480      	push	{r7}
 8010926:	b085      	sub	sp, #20
 8010928:	af00      	add	r7, sp, #0
 801092a:	60f8      	str	r0, [r7, #12]
 801092c:	60b9      	str	r1, [r7, #8]
 801092e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	2b00      	cmp	r3, #0
 8010934:	d128      	bne.n	8010988 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8010936:	68fb      	ldr	r3, [r7, #12]
 8010938:	689b      	ldr	r3, [r3, #8]
 801093a:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 801093e:	68bb      	ldr	r3, [r7, #8]
 8010940:	681b      	ldr	r3, [r3, #0]
 8010942:	1e59      	subs	r1, r3, #1
 8010944:	68bb      	ldr	r3, [r7, #8]
 8010946:	685b      	ldr	r3, [r3, #4]
 8010948:	3b01      	subs	r3, #1
 801094a:	011b      	lsls	r3, r3, #4
 801094c:	4319      	orrs	r1, r3
 801094e:	68bb      	ldr	r3, [r7, #8]
 8010950:	689b      	ldr	r3, [r3, #8]
 8010952:	3b01      	subs	r3, #1
 8010954:	021b      	lsls	r3, r3, #8
 8010956:	4319      	orrs	r1, r3
 8010958:	68bb      	ldr	r3, [r7, #8]
 801095a:	68db      	ldr	r3, [r3, #12]
 801095c:	3b01      	subs	r3, #1
 801095e:	031b      	lsls	r3, r3, #12
 8010960:	4319      	orrs	r1, r3
 8010962:	68bb      	ldr	r3, [r7, #8]
 8010964:	691b      	ldr	r3, [r3, #16]
 8010966:	3b01      	subs	r3, #1
 8010968:	041b      	lsls	r3, r3, #16
 801096a:	4319      	orrs	r1, r3
 801096c:	68bb      	ldr	r3, [r7, #8]
 801096e:	695b      	ldr	r3, [r3, #20]
 8010970:	3b01      	subs	r3, #1
 8010972:	051b      	lsls	r3, r3, #20
 8010974:	4319      	orrs	r1, r3
 8010976:	68bb      	ldr	r3, [r7, #8]
 8010978:	699b      	ldr	r3, [r3, #24]
 801097a:	3b01      	subs	r3, #1
 801097c:	061b      	lsls	r3, r3, #24
 801097e:	430b      	orrs	r3, r1
 8010980:	431a      	orrs	r2, r3
 8010982:	68fb      	ldr	r3, [r7, #12]
 8010984:	609a      	str	r2, [r3, #8]
 8010986:	e02d      	b.n	80109e4 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8010988:	68fb      	ldr	r3, [r7, #12]
 801098a:	689a      	ldr	r2, [r3, #8]
 801098c:	4b19      	ldr	r3, [pc, #100]	@ (80109f4 <FMC_SDRAM_Timing_Init+0xd0>)
 801098e:	4013      	ands	r3, r2
 8010990:	68ba      	ldr	r2, [r7, #8]
 8010992:	68d2      	ldr	r2, [r2, #12]
 8010994:	3a01      	subs	r2, #1
 8010996:	0311      	lsls	r1, r2, #12
 8010998:	68ba      	ldr	r2, [r7, #8]
 801099a:	6952      	ldr	r2, [r2, #20]
 801099c:	3a01      	subs	r2, #1
 801099e:	0512      	lsls	r2, r2, #20
 80109a0:	430a      	orrs	r2, r1
 80109a2:	431a      	orrs	r2, r3
 80109a4:	68fb      	ldr	r3, [r7, #12]
 80109a6:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 80109a8:	68fb      	ldr	r3, [r7, #12]
 80109aa:	68db      	ldr	r3, [r3, #12]
 80109ac:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 80109b0:	68bb      	ldr	r3, [r7, #8]
 80109b2:	681b      	ldr	r3, [r3, #0]
 80109b4:	1e59      	subs	r1, r3, #1
 80109b6:	68bb      	ldr	r3, [r7, #8]
 80109b8:	685b      	ldr	r3, [r3, #4]
 80109ba:	3b01      	subs	r3, #1
 80109bc:	011b      	lsls	r3, r3, #4
 80109be:	4319      	orrs	r1, r3
 80109c0:	68bb      	ldr	r3, [r7, #8]
 80109c2:	689b      	ldr	r3, [r3, #8]
 80109c4:	3b01      	subs	r3, #1
 80109c6:	021b      	lsls	r3, r3, #8
 80109c8:	4319      	orrs	r1, r3
 80109ca:	68bb      	ldr	r3, [r7, #8]
 80109cc:	691b      	ldr	r3, [r3, #16]
 80109ce:	3b01      	subs	r3, #1
 80109d0:	041b      	lsls	r3, r3, #16
 80109d2:	4319      	orrs	r1, r3
 80109d4:	68bb      	ldr	r3, [r7, #8]
 80109d6:	699b      	ldr	r3, [r3, #24]
 80109d8:	3b01      	subs	r3, #1
 80109da:	061b      	lsls	r3, r3, #24
 80109dc:	430b      	orrs	r3, r1
 80109de:	431a      	orrs	r2, r3
 80109e0:	68fb      	ldr	r3, [r7, #12]
 80109e2:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 80109e4:	2300      	movs	r3, #0
}
 80109e6:	4618      	mov	r0, r3
 80109e8:	3714      	adds	r7, #20
 80109ea:	46bd      	mov	sp, r7
 80109ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109f0:	4770      	bx	lr
 80109f2:	bf00      	nop
 80109f4:	ff0f0fff 	.word	0xff0f0fff

080109f8 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 80109f8:	b084      	sub	sp, #16
 80109fa:	b480      	push	{r7}
 80109fc:	b085      	sub	sp, #20
 80109fe:	af00      	add	r7, sp, #0
 8010a00:	6078      	str	r0, [r7, #4]
 8010a02:	f107 001c 	add.w	r0, r7, #28
 8010a06:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8010a0a:	2300      	movs	r3, #0
 8010a0c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8010a0e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8010a10:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8010a12:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8010a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 8010a16:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8010a18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8010a1a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8010a1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8010a1e:	431a      	orrs	r2, r3
             Init.ClockDiv
 8010a20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8010a22:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8010a24:	68fa      	ldr	r2, [r7, #12]
 8010a26:	4313      	orrs	r3, r2
 8010a28:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	685a      	ldr	r2, [r3, #4]
 8010a2e:	4b07      	ldr	r3, [pc, #28]	@ (8010a4c <SDMMC_Init+0x54>)
 8010a30:	4013      	ands	r3, r2
 8010a32:	68fa      	ldr	r2, [r7, #12]
 8010a34:	431a      	orrs	r2, r3
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8010a3a:	2300      	movs	r3, #0
}
 8010a3c:	4618      	mov	r0, r3
 8010a3e:	3714      	adds	r7, #20
 8010a40:	46bd      	mov	sp, r7
 8010a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a46:	b004      	add	sp, #16
 8010a48:	4770      	bx	lr
 8010a4a:	bf00      	nop
 8010a4c:	ffff8100 	.word	0xffff8100

08010a50 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8010a50:	b480      	push	{r7}
 8010a52:	b083      	sub	sp, #12
 8010a54:	af00      	add	r7, sp, #0
 8010a56:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8010a5e:	4618      	mov	r0, r3
 8010a60:	370c      	adds	r7, #12
 8010a62:	46bd      	mov	sp, r7
 8010a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a68:	4770      	bx	lr

08010a6a <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 8010a6a:	b480      	push	{r7}
 8010a6c:	b083      	sub	sp, #12
 8010a6e:	af00      	add	r7, sp, #0
 8010a70:	6078      	str	r0, [r7, #4]
 8010a72:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 8010a74:	683b      	ldr	r3, [r7, #0]
 8010a76:	681a      	ldr	r2, [r3, #0]
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8010a7e:	2300      	movs	r3, #0
}
 8010a80:	4618      	mov	r0, r3
 8010a82:	370c      	adds	r7, #12
 8010a84:	46bd      	mov	sp, r7
 8010a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a8a:	4770      	bx	lr

08010a8c <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 8010a8c:	b480      	push	{r7}
 8010a8e:	b083      	sub	sp, #12
 8010a90:	af00      	add	r7, sp, #0
 8010a92:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 8010a94:	687b      	ldr	r3, [r7, #4]
 8010a96:	2203      	movs	r2, #3
 8010a98:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8010a9a:	2300      	movs	r3, #0
}
 8010a9c:	4618      	mov	r0, r3
 8010a9e:	370c      	adds	r7, #12
 8010aa0:	46bd      	mov	sp, r7
 8010aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aa6:	4770      	bx	lr

08010aa8 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 8010aa8:	b480      	push	{r7}
 8010aaa:	b083      	sub	sp, #12
 8010aac:	af00      	add	r7, sp, #0
 8010aae:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	681b      	ldr	r3, [r3, #0]
 8010ab4:	f003 0303 	and.w	r3, r3, #3
}
 8010ab8:	4618      	mov	r0, r3
 8010aba:	370c      	adds	r7, #12
 8010abc:	46bd      	mov	sp, r7
 8010abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ac2:	4770      	bx	lr

08010ac4 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8010ac4:	b480      	push	{r7}
 8010ac6:	b085      	sub	sp, #20
 8010ac8:	af00      	add	r7, sp, #0
 8010aca:	6078      	str	r0, [r7, #4]
 8010acc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8010ace:	2300      	movs	r3, #0
 8010ad0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8010ad2:	683b      	ldr	r3, [r7, #0]
 8010ad4:	681a      	ldr	r2, [r3, #0]
 8010ad6:	687b      	ldr	r3, [r7, #4]
 8010ad8:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8010ada:	683b      	ldr	r3, [r7, #0]
 8010adc:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8010ade:	683b      	ldr	r3, [r7, #0]
 8010ae0:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8010ae2:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8010ae4:	683b      	ldr	r3, [r7, #0]
 8010ae6:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8010ae8:	431a      	orrs	r2, r3
                       Command->CPSM);
 8010aea:	683b      	ldr	r3, [r7, #0]
 8010aec:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8010aee:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8010af0:	68fa      	ldr	r2, [r7, #12]
 8010af2:	4313      	orrs	r3, r2
 8010af4:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8010af6:	687b      	ldr	r3, [r7, #4]
 8010af8:	68da      	ldr	r2, [r3, #12]
 8010afa:	4b06      	ldr	r3, [pc, #24]	@ (8010b14 <SDMMC_SendCommand+0x50>)
 8010afc:	4013      	ands	r3, r2
 8010afe:	68fa      	ldr	r2, [r7, #12]
 8010b00:	431a      	orrs	r2, r3
 8010b02:	687b      	ldr	r3, [r7, #4]
 8010b04:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8010b06:	2300      	movs	r3, #0
}
 8010b08:	4618      	mov	r0, r3
 8010b0a:	3714      	adds	r7, #20
 8010b0c:	46bd      	mov	sp, r7
 8010b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b12:	4770      	bx	lr
 8010b14:	fffff000 	.word	0xfffff000

08010b18 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8010b18:	b480      	push	{r7}
 8010b1a:	b083      	sub	sp, #12
 8010b1c:	af00      	add	r7, sp, #0
 8010b1e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	691b      	ldr	r3, [r3, #16]
 8010b24:	b2db      	uxtb	r3, r3
}
 8010b26:	4618      	mov	r0, r3
 8010b28:	370c      	adds	r7, #12
 8010b2a:	46bd      	mov	sp, r7
 8010b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b30:	4770      	bx	lr

08010b32 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8010b32:	b480      	push	{r7}
 8010b34:	b085      	sub	sp, #20
 8010b36:	af00      	add	r7, sp, #0
 8010b38:	6078      	str	r0, [r7, #4]
 8010b3a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8010b3c:	687b      	ldr	r3, [r7, #4]
 8010b3e:	3314      	adds	r3, #20
 8010b40:	461a      	mov	r2, r3
 8010b42:	683b      	ldr	r3, [r7, #0]
 8010b44:	4413      	add	r3, r2
 8010b46:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8010b48:	68fb      	ldr	r3, [r7, #12]
 8010b4a:	681b      	ldr	r3, [r3, #0]
}  
 8010b4c:	4618      	mov	r0, r3
 8010b4e:	3714      	adds	r7, #20
 8010b50:	46bd      	mov	sp, r7
 8010b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b56:	4770      	bx	lr

08010b58 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8010b58:	b480      	push	{r7}
 8010b5a:	b085      	sub	sp, #20
 8010b5c:	af00      	add	r7, sp, #0
 8010b5e:	6078      	str	r0, [r7, #4]
 8010b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8010b62:	2300      	movs	r3, #0
 8010b64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8010b66:	683b      	ldr	r3, [r7, #0]
 8010b68:	681a      	ldr	r2, [r3, #0]
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8010b6e:	683b      	ldr	r3, [r7, #0]
 8010b70:	685a      	ldr	r2, [r3, #4]
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010b76:	683b      	ldr	r3, [r7, #0]
 8010b78:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8010b7a:	683b      	ldr	r3, [r7, #0]
 8010b7c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010b7e:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8010b80:	683b      	ldr	r3, [r7, #0]
 8010b82:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8010b84:	431a      	orrs	r2, r3
                       Data->DPSM);
 8010b86:	683b      	ldr	r3, [r7, #0]
 8010b88:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8010b8a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010b8c:	68fa      	ldr	r2, [r7, #12]
 8010b8e:	4313      	orrs	r3, r2
 8010b90:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8010b92:	687b      	ldr	r3, [r7, #4]
 8010b94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b96:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8010b9a:	68fb      	ldr	r3, [r7, #12]
 8010b9c:	431a      	orrs	r2, r3
 8010b9e:	687b      	ldr	r3, [r7, #4]
 8010ba0:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8010ba2:	2300      	movs	r3, #0

}
 8010ba4:	4618      	mov	r0, r3
 8010ba6:	3714      	adds	r7, #20
 8010ba8:	46bd      	mov	sp, r7
 8010baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bae:	4770      	bx	lr

08010bb0 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8010bb0:	b580      	push	{r7, lr}
 8010bb2:	b088      	sub	sp, #32
 8010bb4:	af00      	add	r7, sp, #0
 8010bb6:	6078      	str	r0, [r7, #4]
 8010bb8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8010bba:	683b      	ldr	r3, [r7, #0]
 8010bbc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8010bbe:	2310      	movs	r3, #16
 8010bc0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010bc2:	2340      	movs	r3, #64	@ 0x40
 8010bc4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010bc6:	2300      	movs	r3, #0
 8010bc8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010bca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010bce:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010bd0:	f107 0308 	add.w	r3, r7, #8
 8010bd4:	4619      	mov	r1, r3
 8010bd6:	6878      	ldr	r0, [r7, #4]
 8010bd8:	f7ff ff74 	bl	8010ac4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8010bdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010be0:	2110      	movs	r1, #16
 8010be2:	6878      	ldr	r0, [r7, #4]
 8010be4:	f000 fa1a 	bl	801101c <SDMMC_GetCmdResp1>
 8010be8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010bea:	69fb      	ldr	r3, [r7, #28]
}
 8010bec:	4618      	mov	r0, r3
 8010bee:	3720      	adds	r7, #32
 8010bf0:	46bd      	mov	sp, r7
 8010bf2:	bd80      	pop	{r7, pc}

08010bf4 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8010bf4:	b580      	push	{r7, lr}
 8010bf6:	b088      	sub	sp, #32
 8010bf8:	af00      	add	r7, sp, #0
 8010bfa:	6078      	str	r0, [r7, #4]
 8010bfc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8010bfe:	683b      	ldr	r3, [r7, #0]
 8010c00:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8010c02:	2311      	movs	r3, #17
 8010c04:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010c06:	2340      	movs	r3, #64	@ 0x40
 8010c08:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010c0a:	2300      	movs	r3, #0
 8010c0c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010c0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010c12:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010c14:	f107 0308 	add.w	r3, r7, #8
 8010c18:	4619      	mov	r1, r3
 8010c1a:	6878      	ldr	r0, [r7, #4]
 8010c1c:	f7ff ff52 	bl	8010ac4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8010c20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010c24:	2111      	movs	r1, #17
 8010c26:	6878      	ldr	r0, [r7, #4]
 8010c28:	f000 f9f8 	bl	801101c <SDMMC_GetCmdResp1>
 8010c2c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010c2e:	69fb      	ldr	r3, [r7, #28]
}
 8010c30:	4618      	mov	r0, r3
 8010c32:	3720      	adds	r7, #32
 8010c34:	46bd      	mov	sp, r7
 8010c36:	bd80      	pop	{r7, pc}

08010c38 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8010c38:	b580      	push	{r7, lr}
 8010c3a:	b088      	sub	sp, #32
 8010c3c:	af00      	add	r7, sp, #0
 8010c3e:	6078      	str	r0, [r7, #4]
 8010c40:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8010c42:	683b      	ldr	r3, [r7, #0]
 8010c44:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8010c46:	2312      	movs	r3, #18
 8010c48:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010c4a:	2340      	movs	r3, #64	@ 0x40
 8010c4c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010c4e:	2300      	movs	r3, #0
 8010c50:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010c52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010c56:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010c58:	f107 0308 	add.w	r3, r7, #8
 8010c5c:	4619      	mov	r1, r3
 8010c5e:	6878      	ldr	r0, [r7, #4]
 8010c60:	f7ff ff30 	bl	8010ac4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8010c64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010c68:	2112      	movs	r1, #18
 8010c6a:	6878      	ldr	r0, [r7, #4]
 8010c6c:	f000 f9d6 	bl	801101c <SDMMC_GetCmdResp1>
 8010c70:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010c72:	69fb      	ldr	r3, [r7, #28]
}
 8010c74:	4618      	mov	r0, r3
 8010c76:	3720      	adds	r7, #32
 8010c78:	46bd      	mov	sp, r7
 8010c7a:	bd80      	pop	{r7, pc}

08010c7c <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8010c7c:	b580      	push	{r7, lr}
 8010c7e:	b088      	sub	sp, #32
 8010c80:	af00      	add	r7, sp, #0
 8010c82:	6078      	str	r0, [r7, #4]
 8010c84:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8010c86:	683b      	ldr	r3, [r7, #0]
 8010c88:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8010c8a:	2318      	movs	r3, #24
 8010c8c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010c8e:	2340      	movs	r3, #64	@ 0x40
 8010c90:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010c92:	2300      	movs	r3, #0
 8010c94:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010c96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010c9a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010c9c:	f107 0308 	add.w	r3, r7, #8
 8010ca0:	4619      	mov	r1, r3
 8010ca2:	6878      	ldr	r0, [r7, #4]
 8010ca4:	f7ff ff0e 	bl	8010ac4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8010ca8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010cac:	2118      	movs	r1, #24
 8010cae:	6878      	ldr	r0, [r7, #4]
 8010cb0:	f000 f9b4 	bl	801101c <SDMMC_GetCmdResp1>
 8010cb4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010cb6:	69fb      	ldr	r3, [r7, #28]
}
 8010cb8:	4618      	mov	r0, r3
 8010cba:	3720      	adds	r7, #32
 8010cbc:	46bd      	mov	sp, r7
 8010cbe:	bd80      	pop	{r7, pc}

08010cc0 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8010cc0:	b580      	push	{r7, lr}
 8010cc2:	b088      	sub	sp, #32
 8010cc4:	af00      	add	r7, sp, #0
 8010cc6:	6078      	str	r0, [r7, #4]
 8010cc8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8010cca:	683b      	ldr	r3, [r7, #0]
 8010ccc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8010cce:	2319      	movs	r3, #25
 8010cd0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010cd2:	2340      	movs	r3, #64	@ 0x40
 8010cd4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010cd6:	2300      	movs	r3, #0
 8010cd8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010cda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010cde:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010ce0:	f107 0308 	add.w	r3, r7, #8
 8010ce4:	4619      	mov	r1, r3
 8010ce6:	6878      	ldr	r0, [r7, #4]
 8010ce8:	f7ff feec 	bl	8010ac4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8010cec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010cf0:	2119      	movs	r1, #25
 8010cf2:	6878      	ldr	r0, [r7, #4]
 8010cf4:	f000 f992 	bl	801101c <SDMMC_GetCmdResp1>
 8010cf8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010cfa:	69fb      	ldr	r3, [r7, #28]
}
 8010cfc:	4618      	mov	r0, r3
 8010cfe:	3720      	adds	r7, #32
 8010d00:	46bd      	mov	sp, r7
 8010d02:	bd80      	pop	{r7, pc}

08010d04 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8010d04:	b580      	push	{r7, lr}
 8010d06:	b088      	sub	sp, #32
 8010d08:	af00      	add	r7, sp, #0
 8010d0a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8010d0c:	2300      	movs	r3, #0
 8010d0e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8010d10:	230c      	movs	r3, #12
 8010d12:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010d14:	2340      	movs	r3, #64	@ 0x40
 8010d16:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010d18:	2300      	movs	r3, #0
 8010d1a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010d1c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010d20:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010d22:	f107 0308 	add.w	r3, r7, #8
 8010d26:	4619      	mov	r1, r3
 8010d28:	6878      	ldr	r0, [r7, #4]
 8010d2a:	f7ff fecb 	bl	8010ac4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8010d2e:	4a05      	ldr	r2, [pc, #20]	@ (8010d44 <SDMMC_CmdStopTransfer+0x40>)
 8010d30:	210c      	movs	r1, #12
 8010d32:	6878      	ldr	r0, [r7, #4]
 8010d34:	f000 f972 	bl	801101c <SDMMC_GetCmdResp1>
 8010d38:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010d3a:	69fb      	ldr	r3, [r7, #28]
}
 8010d3c:	4618      	mov	r0, r3
 8010d3e:	3720      	adds	r7, #32
 8010d40:	46bd      	mov	sp, r7
 8010d42:	bd80      	pop	{r7, pc}
 8010d44:	05f5e100 	.word	0x05f5e100

08010d48 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8010d48:	b580      	push	{r7, lr}
 8010d4a:	b08a      	sub	sp, #40	@ 0x28
 8010d4c:	af00      	add	r7, sp, #0
 8010d4e:	60f8      	str	r0, [r7, #12]
 8010d50:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8010d54:	683b      	ldr	r3, [r7, #0]
 8010d56:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8010d58:	2307      	movs	r3, #7
 8010d5a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010d5c:	2340      	movs	r3, #64	@ 0x40
 8010d5e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010d60:	2300      	movs	r3, #0
 8010d62:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010d64:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010d68:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010d6a:	f107 0310 	add.w	r3, r7, #16
 8010d6e:	4619      	mov	r1, r3
 8010d70:	68f8      	ldr	r0, [r7, #12]
 8010d72:	f7ff fea7 	bl	8010ac4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8010d76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010d7a:	2107      	movs	r1, #7
 8010d7c:	68f8      	ldr	r0, [r7, #12]
 8010d7e:	f000 f94d 	bl	801101c <SDMMC_GetCmdResp1>
 8010d82:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8010d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010d86:	4618      	mov	r0, r3
 8010d88:	3728      	adds	r7, #40	@ 0x28
 8010d8a:	46bd      	mov	sp, r7
 8010d8c:	bd80      	pop	{r7, pc}

08010d8e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8010d8e:	b580      	push	{r7, lr}
 8010d90:	b088      	sub	sp, #32
 8010d92:	af00      	add	r7, sp, #0
 8010d94:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8010d96:	2300      	movs	r3, #0
 8010d98:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8010d9a:	2300      	movs	r3, #0
 8010d9c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8010d9e:	2300      	movs	r3, #0
 8010da0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010da2:	2300      	movs	r3, #0
 8010da4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010da6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010daa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010dac:	f107 0308 	add.w	r3, r7, #8
 8010db0:	4619      	mov	r1, r3
 8010db2:	6878      	ldr	r0, [r7, #4]
 8010db4:	f7ff fe86 	bl	8010ac4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8010db8:	6878      	ldr	r0, [r7, #4]
 8010dba:	f000 fb67 	bl	801148c <SDMMC_GetCmdError>
 8010dbe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010dc0:	69fb      	ldr	r3, [r7, #28]
}
 8010dc2:	4618      	mov	r0, r3
 8010dc4:	3720      	adds	r7, #32
 8010dc6:	46bd      	mov	sp, r7
 8010dc8:	bd80      	pop	{r7, pc}

08010dca <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8010dca:	b580      	push	{r7, lr}
 8010dcc:	b088      	sub	sp, #32
 8010dce:	af00      	add	r7, sp, #0
 8010dd0:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8010dd2:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8010dd6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8010dd8:	2308      	movs	r3, #8
 8010dda:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010ddc:	2340      	movs	r3, #64	@ 0x40
 8010dde:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010de0:	2300      	movs	r3, #0
 8010de2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010de4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010de8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010dea:	f107 0308 	add.w	r3, r7, #8
 8010dee:	4619      	mov	r1, r3
 8010df0:	6878      	ldr	r0, [r7, #4]
 8010df2:	f7ff fe67 	bl	8010ac4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8010df6:	6878      	ldr	r0, [r7, #4]
 8010df8:	f000 fafa 	bl	80113f0 <SDMMC_GetCmdResp7>
 8010dfc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010dfe:	69fb      	ldr	r3, [r7, #28]
}
 8010e00:	4618      	mov	r0, r3
 8010e02:	3720      	adds	r7, #32
 8010e04:	46bd      	mov	sp, r7
 8010e06:	bd80      	pop	{r7, pc}

08010e08 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010e08:	b580      	push	{r7, lr}
 8010e0a:	b088      	sub	sp, #32
 8010e0c:	af00      	add	r7, sp, #0
 8010e0e:	6078      	str	r0, [r7, #4]
 8010e10:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8010e12:	683b      	ldr	r3, [r7, #0]
 8010e14:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8010e16:	2337      	movs	r3, #55	@ 0x37
 8010e18:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010e1a:	2340      	movs	r3, #64	@ 0x40
 8010e1c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010e1e:	2300      	movs	r3, #0
 8010e20:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010e22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010e26:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010e28:	f107 0308 	add.w	r3, r7, #8
 8010e2c:	4619      	mov	r1, r3
 8010e2e:	6878      	ldr	r0, [r7, #4]
 8010e30:	f7ff fe48 	bl	8010ac4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8010e34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010e38:	2137      	movs	r1, #55	@ 0x37
 8010e3a:	6878      	ldr	r0, [r7, #4]
 8010e3c:	f000 f8ee 	bl	801101c <SDMMC_GetCmdResp1>
 8010e40:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010e42:	69fb      	ldr	r3, [r7, #28]
}
 8010e44:	4618      	mov	r0, r3
 8010e46:	3720      	adds	r7, #32
 8010e48:	46bd      	mov	sp, r7
 8010e4a:	bd80      	pop	{r7, pc}

08010e4c <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010e4c:	b580      	push	{r7, lr}
 8010e4e:	b088      	sub	sp, #32
 8010e50:	af00      	add	r7, sp, #0
 8010e52:	6078      	str	r0, [r7, #4]
 8010e54:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8010e56:	683a      	ldr	r2, [r7, #0]
 8010e58:	4b0d      	ldr	r3, [pc, #52]	@ (8010e90 <SDMMC_CmdAppOperCommand+0x44>)
 8010e5a:	4313      	orrs	r3, r2
 8010e5c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8010e5e:	2329      	movs	r3, #41	@ 0x29
 8010e60:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010e62:	2340      	movs	r3, #64	@ 0x40
 8010e64:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010e66:	2300      	movs	r3, #0
 8010e68:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010e6a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010e6e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010e70:	f107 0308 	add.w	r3, r7, #8
 8010e74:	4619      	mov	r1, r3
 8010e76:	6878      	ldr	r0, [r7, #4]
 8010e78:	f7ff fe24 	bl	8010ac4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8010e7c:	6878      	ldr	r0, [r7, #4]
 8010e7e:	f000 fa03 	bl	8011288 <SDMMC_GetCmdResp3>
 8010e82:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010e84:	69fb      	ldr	r3, [r7, #28]
}
 8010e86:	4618      	mov	r0, r3
 8010e88:	3720      	adds	r7, #32
 8010e8a:	46bd      	mov	sp, r7
 8010e8c:	bd80      	pop	{r7, pc}
 8010e8e:	bf00      	nop
 8010e90:	80100000 	.word	0x80100000

08010e94 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8010e94:	b580      	push	{r7, lr}
 8010e96:	b088      	sub	sp, #32
 8010e98:	af00      	add	r7, sp, #0
 8010e9a:	6078      	str	r0, [r7, #4]
 8010e9c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8010e9e:	683b      	ldr	r3, [r7, #0]
 8010ea0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8010ea2:	2306      	movs	r3, #6
 8010ea4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010ea6:	2340      	movs	r3, #64	@ 0x40
 8010ea8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010eaa:	2300      	movs	r3, #0
 8010eac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010eae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010eb2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010eb4:	f107 0308 	add.w	r3, r7, #8
 8010eb8:	4619      	mov	r1, r3
 8010eba:	6878      	ldr	r0, [r7, #4]
 8010ebc:	f7ff fe02 	bl	8010ac4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8010ec0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010ec4:	2106      	movs	r1, #6
 8010ec6:	6878      	ldr	r0, [r7, #4]
 8010ec8:	f000 f8a8 	bl	801101c <SDMMC_GetCmdResp1>
 8010ecc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010ece:	69fb      	ldr	r3, [r7, #28]
}
 8010ed0:	4618      	mov	r0, r3
 8010ed2:	3720      	adds	r7, #32
 8010ed4:	46bd      	mov	sp, r7
 8010ed6:	bd80      	pop	{r7, pc}

08010ed8 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8010ed8:	b580      	push	{r7, lr}
 8010eda:	b088      	sub	sp, #32
 8010edc:	af00      	add	r7, sp, #0
 8010ede:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8010ee0:	2300      	movs	r3, #0
 8010ee2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8010ee4:	2333      	movs	r3, #51	@ 0x33
 8010ee6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010ee8:	2340      	movs	r3, #64	@ 0x40
 8010eea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010eec:	2300      	movs	r3, #0
 8010eee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010ef0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010ef4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010ef6:	f107 0308 	add.w	r3, r7, #8
 8010efa:	4619      	mov	r1, r3
 8010efc:	6878      	ldr	r0, [r7, #4]
 8010efe:	f7ff fde1 	bl	8010ac4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8010f02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010f06:	2133      	movs	r1, #51	@ 0x33
 8010f08:	6878      	ldr	r0, [r7, #4]
 8010f0a:	f000 f887 	bl	801101c <SDMMC_GetCmdResp1>
 8010f0e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010f10:	69fb      	ldr	r3, [r7, #28]
}
 8010f12:	4618      	mov	r0, r3
 8010f14:	3720      	adds	r7, #32
 8010f16:	46bd      	mov	sp, r7
 8010f18:	bd80      	pop	{r7, pc}

08010f1a <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8010f1a:	b580      	push	{r7, lr}
 8010f1c:	b088      	sub	sp, #32
 8010f1e:	af00      	add	r7, sp, #0
 8010f20:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8010f22:	2300      	movs	r3, #0
 8010f24:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8010f26:	2302      	movs	r3, #2
 8010f28:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8010f2a:	23c0      	movs	r3, #192	@ 0xc0
 8010f2c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010f2e:	2300      	movs	r3, #0
 8010f30:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010f32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010f36:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010f38:	f107 0308 	add.w	r3, r7, #8
 8010f3c:	4619      	mov	r1, r3
 8010f3e:	6878      	ldr	r0, [r7, #4]
 8010f40:	f7ff fdc0 	bl	8010ac4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8010f44:	6878      	ldr	r0, [r7, #4]
 8010f46:	f000 f957 	bl	80111f8 <SDMMC_GetCmdResp2>
 8010f4a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010f4c:	69fb      	ldr	r3, [r7, #28]
}
 8010f4e:	4618      	mov	r0, r3
 8010f50:	3720      	adds	r7, #32
 8010f52:	46bd      	mov	sp, r7
 8010f54:	bd80      	pop	{r7, pc}

08010f56 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010f56:	b580      	push	{r7, lr}
 8010f58:	b088      	sub	sp, #32
 8010f5a:	af00      	add	r7, sp, #0
 8010f5c:	6078      	str	r0, [r7, #4]
 8010f5e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8010f60:	683b      	ldr	r3, [r7, #0]
 8010f62:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8010f64:	2309      	movs	r3, #9
 8010f66:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8010f68:	23c0      	movs	r3, #192	@ 0xc0
 8010f6a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010f6c:	2300      	movs	r3, #0
 8010f6e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010f70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010f74:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010f76:	f107 0308 	add.w	r3, r7, #8
 8010f7a:	4619      	mov	r1, r3
 8010f7c:	6878      	ldr	r0, [r7, #4]
 8010f7e:	f7ff fda1 	bl	8010ac4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8010f82:	6878      	ldr	r0, [r7, #4]
 8010f84:	f000 f938 	bl	80111f8 <SDMMC_GetCmdResp2>
 8010f88:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010f8a:	69fb      	ldr	r3, [r7, #28]
}
 8010f8c:	4618      	mov	r0, r3
 8010f8e:	3720      	adds	r7, #32
 8010f90:	46bd      	mov	sp, r7
 8010f92:	bd80      	pop	{r7, pc}

08010f94 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8010f94:	b580      	push	{r7, lr}
 8010f96:	b088      	sub	sp, #32
 8010f98:	af00      	add	r7, sp, #0
 8010f9a:	6078      	str	r0, [r7, #4]
 8010f9c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8010f9e:	2300      	movs	r3, #0
 8010fa0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8010fa2:	2303      	movs	r3, #3
 8010fa4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010fa6:	2340      	movs	r3, #64	@ 0x40
 8010fa8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010faa:	2300      	movs	r3, #0
 8010fac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010fae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010fb2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010fb4:	f107 0308 	add.w	r3, r7, #8
 8010fb8:	4619      	mov	r1, r3
 8010fba:	6878      	ldr	r0, [r7, #4]
 8010fbc:	f7ff fd82 	bl	8010ac4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8010fc0:	683a      	ldr	r2, [r7, #0]
 8010fc2:	2103      	movs	r1, #3
 8010fc4:	6878      	ldr	r0, [r7, #4]
 8010fc6:	f000 f99d 	bl	8011304 <SDMMC_GetCmdResp6>
 8010fca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010fcc:	69fb      	ldr	r3, [r7, #28]
}
 8010fce:	4618      	mov	r0, r3
 8010fd0:	3720      	adds	r7, #32
 8010fd2:	46bd      	mov	sp, r7
 8010fd4:	bd80      	pop	{r7, pc}

08010fd6 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010fd6:	b580      	push	{r7, lr}
 8010fd8:	b088      	sub	sp, #32
 8010fda:	af00      	add	r7, sp, #0
 8010fdc:	6078      	str	r0, [r7, #4]
 8010fde:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8010fe0:	683b      	ldr	r3, [r7, #0]
 8010fe2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8010fe4:	230d      	movs	r3, #13
 8010fe6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010fe8:	2340      	movs	r3, #64	@ 0x40
 8010fea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010fec:	2300      	movs	r3, #0
 8010fee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010ff0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010ff4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010ff6:	f107 0308 	add.w	r3, r7, #8
 8010ffa:	4619      	mov	r1, r3
 8010ffc:	6878      	ldr	r0, [r7, #4]
 8010ffe:	f7ff fd61 	bl	8010ac4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8011002:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011006:	210d      	movs	r1, #13
 8011008:	6878      	ldr	r0, [r7, #4]
 801100a:	f000 f807 	bl	801101c <SDMMC_GetCmdResp1>
 801100e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011010:	69fb      	ldr	r3, [r7, #28]
}
 8011012:	4618      	mov	r0, r3
 8011014:	3720      	adds	r7, #32
 8011016:	46bd      	mov	sp, r7
 8011018:	bd80      	pop	{r7, pc}
	...

0801101c <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 801101c:	b580      	push	{r7, lr}
 801101e:	b088      	sub	sp, #32
 8011020:	af00      	add	r7, sp, #0
 8011022:	60f8      	str	r0, [r7, #12]
 8011024:	460b      	mov	r3, r1
 8011026:	607a      	str	r2, [r7, #4]
 8011028:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 801102a:	4b70      	ldr	r3, [pc, #448]	@ (80111ec <SDMMC_GetCmdResp1+0x1d0>)
 801102c:	681b      	ldr	r3, [r3, #0]
 801102e:	4a70      	ldr	r2, [pc, #448]	@ (80111f0 <SDMMC_GetCmdResp1+0x1d4>)
 8011030:	fba2 2303 	umull	r2, r3, r2, r3
 8011034:	0a5a      	lsrs	r2, r3, #9
 8011036:	687b      	ldr	r3, [r7, #4]
 8011038:	fb02 f303 	mul.w	r3, r2, r3
 801103c:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 801103e:	69fb      	ldr	r3, [r7, #28]
 8011040:	1e5a      	subs	r2, r3, #1
 8011042:	61fa      	str	r2, [r7, #28]
 8011044:	2b00      	cmp	r3, #0
 8011046:	d102      	bne.n	801104e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011048:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801104c:	e0c9      	b.n	80111e2 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 801104e:	68fb      	ldr	r3, [r7, #12]
 8011050:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011052:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011054:	69bb      	ldr	r3, [r7, #24]
 8011056:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801105a:	2b00      	cmp	r3, #0
 801105c:	d0ef      	beq.n	801103e <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 801105e:	69bb      	ldr	r3, [r7, #24]
 8011060:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011064:	2b00      	cmp	r3, #0
 8011066:	d1ea      	bne.n	801103e <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011068:	68fb      	ldr	r3, [r7, #12]
 801106a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801106c:	f003 0304 	and.w	r3, r3, #4
 8011070:	2b00      	cmp	r3, #0
 8011072:	d004      	beq.n	801107e <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011074:	68fb      	ldr	r3, [r7, #12]
 8011076:	2204      	movs	r2, #4
 8011078:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801107a:	2304      	movs	r3, #4
 801107c:	e0b1      	b.n	80111e2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801107e:	68fb      	ldr	r3, [r7, #12]
 8011080:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011082:	f003 0301 	and.w	r3, r3, #1
 8011086:	2b00      	cmp	r3, #0
 8011088:	d004      	beq.n	8011094 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 801108a:	68fb      	ldr	r3, [r7, #12]
 801108c:	2201      	movs	r2, #1
 801108e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011090:	2301      	movs	r3, #1
 8011092:	e0a6      	b.n	80111e2 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011094:	68fb      	ldr	r3, [r7, #12]
 8011096:	22c5      	movs	r2, #197	@ 0xc5
 8011098:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 801109a:	68f8      	ldr	r0, [r7, #12]
 801109c:	f7ff fd3c 	bl	8010b18 <SDMMC_GetCommandResponse>
 80110a0:	4603      	mov	r3, r0
 80110a2:	461a      	mov	r2, r3
 80110a4:	7afb      	ldrb	r3, [r7, #11]
 80110a6:	4293      	cmp	r3, r2
 80110a8:	d001      	beq.n	80110ae <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80110aa:	2301      	movs	r3, #1
 80110ac:	e099      	b.n	80111e2 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80110ae:	2100      	movs	r1, #0
 80110b0:	68f8      	ldr	r0, [r7, #12]
 80110b2:	f7ff fd3e 	bl	8010b32 <SDMMC_GetResponse>
 80110b6:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80110b8:	697a      	ldr	r2, [r7, #20]
 80110ba:	4b4e      	ldr	r3, [pc, #312]	@ (80111f4 <SDMMC_GetCmdResp1+0x1d8>)
 80110bc:	4013      	ands	r3, r2
 80110be:	2b00      	cmp	r3, #0
 80110c0:	d101      	bne.n	80110c6 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 80110c2:	2300      	movs	r3, #0
 80110c4:	e08d      	b.n	80111e2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80110c6:	697b      	ldr	r3, [r7, #20]
 80110c8:	2b00      	cmp	r3, #0
 80110ca:	da02      	bge.n	80110d2 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80110cc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80110d0:	e087      	b.n	80111e2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80110d2:	697b      	ldr	r3, [r7, #20]
 80110d4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80110d8:	2b00      	cmp	r3, #0
 80110da:	d001      	beq.n	80110e0 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80110dc:	2340      	movs	r3, #64	@ 0x40
 80110de:	e080      	b.n	80111e2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80110e0:	697b      	ldr	r3, [r7, #20]
 80110e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80110e6:	2b00      	cmp	r3, #0
 80110e8:	d001      	beq.n	80110ee <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80110ea:	2380      	movs	r3, #128	@ 0x80
 80110ec:	e079      	b.n	80111e2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80110ee:	697b      	ldr	r3, [r7, #20]
 80110f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80110f4:	2b00      	cmp	r3, #0
 80110f6:	d002      	beq.n	80110fe <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80110f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80110fc:	e071      	b.n	80111e2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80110fe:	697b      	ldr	r3, [r7, #20]
 8011100:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011104:	2b00      	cmp	r3, #0
 8011106:	d002      	beq.n	801110e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8011108:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801110c:	e069      	b.n	80111e2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 801110e:	697b      	ldr	r3, [r7, #20]
 8011110:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8011114:	2b00      	cmp	r3, #0
 8011116:	d002      	beq.n	801111e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8011118:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801111c:	e061      	b.n	80111e2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 801111e:	697b      	ldr	r3, [r7, #20]
 8011120:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8011124:	2b00      	cmp	r3, #0
 8011126:	d002      	beq.n	801112e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8011128:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801112c:	e059      	b.n	80111e2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 801112e:	697b      	ldr	r3, [r7, #20]
 8011130:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011134:	2b00      	cmp	r3, #0
 8011136:	d002      	beq.n	801113e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8011138:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801113c:	e051      	b.n	80111e2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 801113e:	697b      	ldr	r3, [r7, #20]
 8011140:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8011144:	2b00      	cmp	r3, #0
 8011146:	d002      	beq.n	801114e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8011148:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 801114c:	e049      	b.n	80111e2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 801114e:	697b      	ldr	r3, [r7, #20]
 8011150:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8011154:	2b00      	cmp	r3, #0
 8011156:	d002      	beq.n	801115e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8011158:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 801115c:	e041      	b.n	80111e2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 801115e:	697b      	ldr	r3, [r7, #20]
 8011160:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8011164:	2b00      	cmp	r3, #0
 8011166:	d002      	beq.n	801116e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8011168:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801116c:	e039      	b.n	80111e2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 801116e:	697b      	ldr	r3, [r7, #20]
 8011170:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8011174:	2b00      	cmp	r3, #0
 8011176:	d002      	beq.n	801117e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8011178:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 801117c:	e031      	b.n	80111e2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 801117e:	697b      	ldr	r3, [r7, #20]
 8011180:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011184:	2b00      	cmp	r3, #0
 8011186:	d002      	beq.n	801118e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8011188:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 801118c:	e029      	b.n	80111e2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 801118e:	697b      	ldr	r3, [r7, #20]
 8011190:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8011194:	2b00      	cmp	r3, #0
 8011196:	d002      	beq.n	801119e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8011198:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801119c:	e021      	b.n	80111e2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 801119e:	697b      	ldr	r3, [r7, #20]
 80111a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80111a4:	2b00      	cmp	r3, #0
 80111a6:	d002      	beq.n	80111ae <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80111a8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80111ac:	e019      	b.n	80111e2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80111ae:	697b      	ldr	r3, [r7, #20]
 80111b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80111b4:	2b00      	cmp	r3, #0
 80111b6:	d002      	beq.n	80111be <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80111b8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80111bc:	e011      	b.n	80111e2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80111be:	697b      	ldr	r3, [r7, #20]
 80111c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80111c4:	2b00      	cmp	r3, #0
 80111c6:	d002      	beq.n	80111ce <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80111c8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80111cc:	e009      	b.n	80111e2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80111ce:	697b      	ldr	r3, [r7, #20]
 80111d0:	f003 0308 	and.w	r3, r3, #8
 80111d4:	2b00      	cmp	r3, #0
 80111d6:	d002      	beq.n	80111de <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80111d8:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80111dc:	e001      	b.n	80111e2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80111de:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80111e2:	4618      	mov	r0, r3
 80111e4:	3720      	adds	r7, #32
 80111e6:	46bd      	mov	sp, r7
 80111e8:	bd80      	pop	{r7, pc}
 80111ea:	bf00      	nop
 80111ec:	20000008 	.word	0x20000008
 80111f0:	10624dd3 	.word	0x10624dd3
 80111f4:	fdffe008 	.word	0xfdffe008

080111f8 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 80111f8:	b480      	push	{r7}
 80111fa:	b085      	sub	sp, #20
 80111fc:	af00      	add	r7, sp, #0
 80111fe:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011200:	4b1f      	ldr	r3, [pc, #124]	@ (8011280 <SDMMC_GetCmdResp2+0x88>)
 8011202:	681b      	ldr	r3, [r3, #0]
 8011204:	4a1f      	ldr	r2, [pc, #124]	@ (8011284 <SDMMC_GetCmdResp2+0x8c>)
 8011206:	fba2 2303 	umull	r2, r3, r2, r3
 801120a:	0a5b      	lsrs	r3, r3, #9
 801120c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011210:	fb02 f303 	mul.w	r3, r2, r3
 8011214:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8011216:	68fb      	ldr	r3, [r7, #12]
 8011218:	1e5a      	subs	r2, r3, #1
 801121a:	60fa      	str	r2, [r7, #12]
 801121c:	2b00      	cmp	r3, #0
 801121e:	d102      	bne.n	8011226 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011220:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011224:	e026      	b.n	8011274 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8011226:	687b      	ldr	r3, [r7, #4]
 8011228:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801122a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801122c:	68bb      	ldr	r3, [r7, #8]
 801122e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8011232:	2b00      	cmp	r3, #0
 8011234:	d0ef      	beq.n	8011216 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011236:	68bb      	ldr	r3, [r7, #8]
 8011238:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801123c:	2b00      	cmp	r3, #0
 801123e:	d1ea      	bne.n	8011216 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011244:	f003 0304 	and.w	r3, r3, #4
 8011248:	2b00      	cmp	r3, #0
 801124a:	d004      	beq.n	8011256 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801124c:	687b      	ldr	r3, [r7, #4]
 801124e:	2204      	movs	r2, #4
 8011250:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011252:	2304      	movs	r3, #4
 8011254:	e00e      	b.n	8011274 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011256:	687b      	ldr	r3, [r7, #4]
 8011258:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801125a:	f003 0301 	and.w	r3, r3, #1
 801125e:	2b00      	cmp	r3, #0
 8011260:	d004      	beq.n	801126c <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8011262:	687b      	ldr	r3, [r7, #4]
 8011264:	2201      	movs	r2, #1
 8011266:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011268:	2301      	movs	r3, #1
 801126a:	e003      	b.n	8011274 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801126c:	687b      	ldr	r3, [r7, #4]
 801126e:	22c5      	movs	r2, #197	@ 0xc5
 8011270:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8011272:	2300      	movs	r3, #0
}
 8011274:	4618      	mov	r0, r3
 8011276:	3714      	adds	r7, #20
 8011278:	46bd      	mov	sp, r7
 801127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801127e:	4770      	bx	lr
 8011280:	20000008 	.word	0x20000008
 8011284:	10624dd3 	.word	0x10624dd3

08011288 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8011288:	b480      	push	{r7}
 801128a:	b085      	sub	sp, #20
 801128c:	af00      	add	r7, sp, #0
 801128e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011290:	4b1a      	ldr	r3, [pc, #104]	@ (80112fc <SDMMC_GetCmdResp3+0x74>)
 8011292:	681b      	ldr	r3, [r3, #0]
 8011294:	4a1a      	ldr	r2, [pc, #104]	@ (8011300 <SDMMC_GetCmdResp3+0x78>)
 8011296:	fba2 2303 	umull	r2, r3, r2, r3
 801129a:	0a5b      	lsrs	r3, r3, #9
 801129c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80112a0:	fb02 f303 	mul.w	r3, r2, r3
 80112a4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80112a6:	68fb      	ldr	r3, [r7, #12]
 80112a8:	1e5a      	subs	r2, r3, #1
 80112aa:	60fa      	str	r2, [r7, #12]
 80112ac:	2b00      	cmp	r3, #0
 80112ae:	d102      	bne.n	80112b6 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80112b0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80112b4:	e01b      	b.n	80112ee <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80112ba:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80112bc:	68bb      	ldr	r3, [r7, #8]
 80112be:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80112c2:	2b00      	cmp	r3, #0
 80112c4:	d0ef      	beq.n	80112a6 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80112c6:	68bb      	ldr	r3, [r7, #8]
 80112c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80112cc:	2b00      	cmp	r3, #0
 80112ce:	d1ea      	bne.n	80112a6 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80112d0:	687b      	ldr	r3, [r7, #4]
 80112d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80112d4:	f003 0304 	and.w	r3, r3, #4
 80112d8:	2b00      	cmp	r3, #0
 80112da:	d004      	beq.n	80112e6 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80112dc:	687b      	ldr	r3, [r7, #4]
 80112de:	2204      	movs	r2, #4
 80112e0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80112e2:	2304      	movs	r3, #4
 80112e4:	e003      	b.n	80112ee <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80112e6:	687b      	ldr	r3, [r7, #4]
 80112e8:	22c5      	movs	r2, #197	@ 0xc5
 80112ea:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80112ec:	2300      	movs	r3, #0
}
 80112ee:	4618      	mov	r0, r3
 80112f0:	3714      	adds	r7, #20
 80112f2:	46bd      	mov	sp, r7
 80112f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112f8:	4770      	bx	lr
 80112fa:	bf00      	nop
 80112fc:	20000008 	.word	0x20000008
 8011300:	10624dd3 	.word	0x10624dd3

08011304 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8011304:	b580      	push	{r7, lr}
 8011306:	b088      	sub	sp, #32
 8011308:	af00      	add	r7, sp, #0
 801130a:	60f8      	str	r0, [r7, #12]
 801130c:	460b      	mov	r3, r1
 801130e:	607a      	str	r2, [r7, #4]
 8011310:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011312:	4b35      	ldr	r3, [pc, #212]	@ (80113e8 <SDMMC_GetCmdResp6+0xe4>)
 8011314:	681b      	ldr	r3, [r3, #0]
 8011316:	4a35      	ldr	r2, [pc, #212]	@ (80113ec <SDMMC_GetCmdResp6+0xe8>)
 8011318:	fba2 2303 	umull	r2, r3, r2, r3
 801131c:	0a5b      	lsrs	r3, r3, #9
 801131e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011322:	fb02 f303 	mul.w	r3, r2, r3
 8011326:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8011328:	69fb      	ldr	r3, [r7, #28]
 801132a:	1e5a      	subs	r2, r3, #1
 801132c:	61fa      	str	r2, [r7, #28]
 801132e:	2b00      	cmp	r3, #0
 8011330:	d102      	bne.n	8011338 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011332:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011336:	e052      	b.n	80113de <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8011338:	68fb      	ldr	r3, [r7, #12]
 801133a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801133c:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801133e:	69bb      	ldr	r3, [r7, #24]
 8011340:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8011344:	2b00      	cmp	r3, #0
 8011346:	d0ef      	beq.n	8011328 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011348:	69bb      	ldr	r3, [r7, #24]
 801134a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801134e:	2b00      	cmp	r3, #0
 8011350:	d1ea      	bne.n	8011328 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011352:	68fb      	ldr	r3, [r7, #12]
 8011354:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011356:	f003 0304 	and.w	r3, r3, #4
 801135a:	2b00      	cmp	r3, #0
 801135c:	d004      	beq.n	8011368 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801135e:	68fb      	ldr	r3, [r7, #12]
 8011360:	2204      	movs	r2, #4
 8011362:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011364:	2304      	movs	r3, #4
 8011366:	e03a      	b.n	80113de <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011368:	68fb      	ldr	r3, [r7, #12]
 801136a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801136c:	f003 0301 	and.w	r3, r3, #1
 8011370:	2b00      	cmp	r3, #0
 8011372:	d004      	beq.n	801137e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8011374:	68fb      	ldr	r3, [r7, #12]
 8011376:	2201      	movs	r2, #1
 8011378:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 801137a:	2301      	movs	r3, #1
 801137c:	e02f      	b.n	80113de <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 801137e:	68f8      	ldr	r0, [r7, #12]
 8011380:	f7ff fbca 	bl	8010b18 <SDMMC_GetCommandResponse>
 8011384:	4603      	mov	r3, r0
 8011386:	461a      	mov	r2, r3
 8011388:	7afb      	ldrb	r3, [r7, #11]
 801138a:	4293      	cmp	r3, r2
 801138c:	d001      	beq.n	8011392 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 801138e:	2301      	movs	r3, #1
 8011390:	e025      	b.n	80113de <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011392:	68fb      	ldr	r3, [r7, #12]
 8011394:	22c5      	movs	r2, #197	@ 0xc5
 8011396:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8011398:	2100      	movs	r1, #0
 801139a:	68f8      	ldr	r0, [r7, #12]
 801139c:	f7ff fbc9 	bl	8010b32 <SDMMC_GetResponse>
 80113a0:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80113a2:	697b      	ldr	r3, [r7, #20]
 80113a4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 80113a8:	2b00      	cmp	r3, #0
 80113aa:	d106      	bne.n	80113ba <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 80113ac:	697b      	ldr	r3, [r7, #20]
 80113ae:	0c1b      	lsrs	r3, r3, #16
 80113b0:	b29a      	uxth	r2, r3
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 80113b6:	2300      	movs	r3, #0
 80113b8:	e011      	b.n	80113de <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80113ba:	697b      	ldr	r3, [r7, #20]
 80113bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80113c0:	2b00      	cmp	r3, #0
 80113c2:	d002      	beq.n	80113ca <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80113c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80113c8:	e009      	b.n	80113de <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80113ca:	697b      	ldr	r3, [r7, #20]
 80113cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80113d0:	2b00      	cmp	r3, #0
 80113d2:	d002      	beq.n	80113da <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80113d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80113d8:	e001      	b.n	80113de <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80113da:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80113de:	4618      	mov	r0, r3
 80113e0:	3720      	adds	r7, #32
 80113e2:	46bd      	mov	sp, r7
 80113e4:	bd80      	pop	{r7, pc}
 80113e6:	bf00      	nop
 80113e8:	20000008 	.word	0x20000008
 80113ec:	10624dd3 	.word	0x10624dd3

080113f0 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 80113f0:	b480      	push	{r7}
 80113f2:	b085      	sub	sp, #20
 80113f4:	af00      	add	r7, sp, #0
 80113f6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80113f8:	4b22      	ldr	r3, [pc, #136]	@ (8011484 <SDMMC_GetCmdResp7+0x94>)
 80113fa:	681b      	ldr	r3, [r3, #0]
 80113fc:	4a22      	ldr	r2, [pc, #136]	@ (8011488 <SDMMC_GetCmdResp7+0x98>)
 80113fe:	fba2 2303 	umull	r2, r3, r2, r3
 8011402:	0a5b      	lsrs	r3, r3, #9
 8011404:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011408:	fb02 f303 	mul.w	r3, r2, r3
 801140c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 801140e:	68fb      	ldr	r3, [r7, #12]
 8011410:	1e5a      	subs	r2, r3, #1
 8011412:	60fa      	str	r2, [r7, #12]
 8011414:	2b00      	cmp	r3, #0
 8011416:	d102      	bne.n	801141e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011418:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801141c:	e02c      	b.n	8011478 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 801141e:	687b      	ldr	r3, [r7, #4]
 8011420:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011422:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011424:	68bb      	ldr	r3, [r7, #8]
 8011426:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801142a:	2b00      	cmp	r3, #0
 801142c:	d0ef      	beq.n	801140e <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 801142e:	68bb      	ldr	r3, [r7, #8]
 8011430:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011434:	2b00      	cmp	r3, #0
 8011436:	d1ea      	bne.n	801140e <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801143c:	f003 0304 	and.w	r3, r3, #4
 8011440:	2b00      	cmp	r3, #0
 8011442:	d004      	beq.n	801144e <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011444:	687b      	ldr	r3, [r7, #4]
 8011446:	2204      	movs	r2, #4
 8011448:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801144a:	2304      	movs	r3, #4
 801144c:	e014      	b.n	8011478 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801144e:	687b      	ldr	r3, [r7, #4]
 8011450:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011452:	f003 0301 	and.w	r3, r3, #1
 8011456:	2b00      	cmp	r3, #0
 8011458:	d004      	beq.n	8011464 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	2201      	movs	r2, #1
 801145e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011460:	2301      	movs	r3, #1
 8011462:	e009      	b.n	8011478 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8011464:	687b      	ldr	r3, [r7, #4]
 8011466:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011468:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801146c:	2b00      	cmp	r3, #0
 801146e:	d002      	beq.n	8011476 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	2240      	movs	r2, #64	@ 0x40
 8011474:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8011476:	2300      	movs	r3, #0
  
}
 8011478:	4618      	mov	r0, r3
 801147a:	3714      	adds	r7, #20
 801147c:	46bd      	mov	sp, r7
 801147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011482:	4770      	bx	lr
 8011484:	20000008 	.word	0x20000008
 8011488:	10624dd3 	.word	0x10624dd3

0801148c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 801148c:	b480      	push	{r7}
 801148e:	b085      	sub	sp, #20
 8011490:	af00      	add	r7, sp, #0
 8011492:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011494:	4b11      	ldr	r3, [pc, #68]	@ (80114dc <SDMMC_GetCmdError+0x50>)
 8011496:	681b      	ldr	r3, [r3, #0]
 8011498:	4a11      	ldr	r2, [pc, #68]	@ (80114e0 <SDMMC_GetCmdError+0x54>)
 801149a:	fba2 2303 	umull	r2, r3, r2, r3
 801149e:	0a5b      	lsrs	r3, r3, #9
 80114a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80114a4:	fb02 f303 	mul.w	r3, r2, r3
 80114a8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80114aa:	68fb      	ldr	r3, [r7, #12]
 80114ac:	1e5a      	subs	r2, r3, #1
 80114ae:	60fa      	str	r2, [r7, #12]
 80114b0:	2b00      	cmp	r3, #0
 80114b2:	d102      	bne.n	80114ba <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80114b4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80114b8:	e009      	b.n	80114ce <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80114ba:	687b      	ldr	r3, [r7, #4]
 80114bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80114be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80114c2:	2b00      	cmp	r3, #0
 80114c4:	d0f1      	beq.n	80114aa <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80114c6:	687b      	ldr	r3, [r7, #4]
 80114c8:	22c5      	movs	r2, #197	@ 0xc5
 80114ca:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 80114cc:	2300      	movs	r3, #0
}
 80114ce:	4618      	mov	r0, r3
 80114d0:	3714      	adds	r7, #20
 80114d2:	46bd      	mov	sp, r7
 80114d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114d8:	4770      	bx	lr
 80114da:	bf00      	nop
 80114dc:	20000008 	.word	0x20000008
 80114e0:	10624dd3 	.word	0x10624dd3

080114e4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80114e4:	b480      	push	{r7}
 80114e6:	b083      	sub	sp, #12
 80114e8:	af00      	add	r7, sp, #0
 80114ea:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80114ec:	687b      	ldr	r3, [r7, #4]
 80114ee:	689b      	ldr	r3, [r3, #8]
 80114f0:	f043 0201 	orr.w	r2, r3, #1
 80114f4:	687b      	ldr	r3, [r7, #4]
 80114f6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80114f8:	2300      	movs	r3, #0
}
 80114fa:	4618      	mov	r0, r3
 80114fc:	370c      	adds	r7, #12
 80114fe:	46bd      	mov	sp, r7
 8011500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011504:	4770      	bx	lr

08011506 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8011506:	b480      	push	{r7}
 8011508:	b083      	sub	sp, #12
 801150a:	af00      	add	r7, sp, #0
 801150c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 801150e:	687b      	ldr	r3, [r7, #4]
 8011510:	689b      	ldr	r3, [r3, #8]
 8011512:	f023 0201 	bic.w	r2, r3, #1
 8011516:	687b      	ldr	r3, [r7, #4]
 8011518:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801151a:	2300      	movs	r3, #0
}
 801151c:	4618      	mov	r0, r3
 801151e:	370c      	adds	r7, #12
 8011520:	46bd      	mov	sp, r7
 8011522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011526:	4770      	bx	lr

08011528 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8011528:	b480      	push	{r7}
 801152a:	b085      	sub	sp, #20
 801152c:	af00      	add	r7, sp, #0
 801152e:	6078      	str	r0, [r7, #4]
 8011530:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8011532:	2300      	movs	r3, #0
 8011534:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8011536:	68fb      	ldr	r3, [r7, #12]
 8011538:	3301      	adds	r3, #1
 801153a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801153c:	68fb      	ldr	r3, [r7, #12]
 801153e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011542:	d901      	bls.n	8011548 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8011544:	2303      	movs	r3, #3
 8011546:	e01b      	b.n	8011580 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011548:	687b      	ldr	r3, [r7, #4]
 801154a:	691b      	ldr	r3, [r3, #16]
 801154c:	2b00      	cmp	r3, #0
 801154e:	daf2      	bge.n	8011536 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8011550:	2300      	movs	r3, #0
 8011552:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8011554:	683b      	ldr	r3, [r7, #0]
 8011556:	019b      	lsls	r3, r3, #6
 8011558:	f043 0220 	orr.w	r2, r3, #32
 801155c:	687b      	ldr	r3, [r7, #4]
 801155e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011560:	68fb      	ldr	r3, [r7, #12]
 8011562:	3301      	adds	r3, #1
 8011564:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011566:	68fb      	ldr	r3, [r7, #12]
 8011568:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801156c:	d901      	bls.n	8011572 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 801156e:	2303      	movs	r3, #3
 8011570:	e006      	b.n	8011580 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8011572:	687b      	ldr	r3, [r7, #4]
 8011574:	691b      	ldr	r3, [r3, #16]
 8011576:	f003 0320 	and.w	r3, r3, #32
 801157a:	2b20      	cmp	r3, #32
 801157c:	d0f0      	beq.n	8011560 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 801157e:	2300      	movs	r3, #0
}
 8011580:	4618      	mov	r0, r3
 8011582:	3714      	adds	r7, #20
 8011584:	46bd      	mov	sp, r7
 8011586:	f85d 7b04 	ldr.w	r7, [sp], #4
 801158a:	4770      	bx	lr

0801158c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 801158c:	b480      	push	{r7}
 801158e:	b085      	sub	sp, #20
 8011590:	af00      	add	r7, sp, #0
 8011592:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8011594:	2300      	movs	r3, #0
 8011596:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8011598:	68fb      	ldr	r3, [r7, #12]
 801159a:	3301      	adds	r3, #1
 801159c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801159e:	68fb      	ldr	r3, [r7, #12]
 80115a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80115a4:	d901      	bls.n	80115aa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80115a6:	2303      	movs	r3, #3
 80115a8:	e018      	b.n	80115dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80115aa:	687b      	ldr	r3, [r7, #4]
 80115ac:	691b      	ldr	r3, [r3, #16]
 80115ae:	2b00      	cmp	r3, #0
 80115b0:	daf2      	bge.n	8011598 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80115b2:	2300      	movs	r3, #0
 80115b4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	2210      	movs	r2, #16
 80115ba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80115bc:	68fb      	ldr	r3, [r7, #12]
 80115be:	3301      	adds	r3, #1
 80115c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80115c2:	68fb      	ldr	r3, [r7, #12]
 80115c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80115c8:	d901      	bls.n	80115ce <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80115ca:	2303      	movs	r3, #3
 80115cc:	e006      	b.n	80115dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80115ce:	687b      	ldr	r3, [r7, #4]
 80115d0:	691b      	ldr	r3, [r3, #16]
 80115d2:	f003 0310 	and.w	r3, r3, #16
 80115d6:	2b10      	cmp	r3, #16
 80115d8:	d0f0      	beq.n	80115bc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80115da:	2300      	movs	r3, #0
}
 80115dc:	4618      	mov	r0, r3
 80115de:	3714      	adds	r7, #20
 80115e0:	46bd      	mov	sp, r7
 80115e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115e6:	4770      	bx	lr

080115e8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80115e8:	b480      	push	{r7}
 80115ea:	b08b      	sub	sp, #44	@ 0x2c
 80115ec:	af00      	add	r7, sp, #0
 80115ee:	60f8      	str	r0, [r7, #12]
 80115f0:	60b9      	str	r1, [r7, #8]
 80115f2:	4613      	mov	r3, r2
 80115f4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80115f6:	68fb      	ldr	r3, [r7, #12]
 80115f8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80115fa:	68bb      	ldr	r3, [r7, #8]
 80115fc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80115fe:	88fb      	ldrh	r3, [r7, #6]
 8011600:	089b      	lsrs	r3, r3, #2
 8011602:	b29b      	uxth	r3, r3
 8011604:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8011606:	88fb      	ldrh	r3, [r7, #6]
 8011608:	f003 0303 	and.w	r3, r3, #3
 801160c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 801160e:	2300      	movs	r3, #0
 8011610:	623b      	str	r3, [r7, #32]
 8011612:	e014      	b.n	801163e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8011614:	69bb      	ldr	r3, [r7, #24]
 8011616:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801161a:	681a      	ldr	r2, [r3, #0]
 801161c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801161e:	601a      	str	r2, [r3, #0]
    pDest++;
 8011620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011622:	3301      	adds	r3, #1
 8011624:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8011626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011628:	3301      	adds	r3, #1
 801162a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801162c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801162e:	3301      	adds	r3, #1
 8011630:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8011632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011634:	3301      	adds	r3, #1
 8011636:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8011638:	6a3b      	ldr	r3, [r7, #32]
 801163a:	3301      	adds	r3, #1
 801163c:	623b      	str	r3, [r7, #32]
 801163e:	6a3a      	ldr	r2, [r7, #32]
 8011640:	697b      	ldr	r3, [r7, #20]
 8011642:	429a      	cmp	r2, r3
 8011644:	d3e6      	bcc.n	8011614 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8011646:	8bfb      	ldrh	r3, [r7, #30]
 8011648:	2b00      	cmp	r3, #0
 801164a:	d01e      	beq.n	801168a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 801164c:	2300      	movs	r3, #0
 801164e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8011650:	69bb      	ldr	r3, [r7, #24]
 8011652:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011656:	461a      	mov	r2, r3
 8011658:	f107 0310 	add.w	r3, r7, #16
 801165c:	6812      	ldr	r2, [r2, #0]
 801165e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8011660:	693a      	ldr	r2, [r7, #16]
 8011662:	6a3b      	ldr	r3, [r7, #32]
 8011664:	b2db      	uxtb	r3, r3
 8011666:	00db      	lsls	r3, r3, #3
 8011668:	fa22 f303 	lsr.w	r3, r2, r3
 801166c:	b2da      	uxtb	r2, r3
 801166e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011670:	701a      	strb	r2, [r3, #0]
      i++;
 8011672:	6a3b      	ldr	r3, [r7, #32]
 8011674:	3301      	adds	r3, #1
 8011676:	623b      	str	r3, [r7, #32]
      pDest++;
 8011678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801167a:	3301      	adds	r3, #1
 801167c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 801167e:	8bfb      	ldrh	r3, [r7, #30]
 8011680:	3b01      	subs	r3, #1
 8011682:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8011684:	8bfb      	ldrh	r3, [r7, #30]
 8011686:	2b00      	cmp	r3, #0
 8011688:	d1ea      	bne.n	8011660 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 801168a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801168c:	4618      	mov	r0, r3
 801168e:	372c      	adds	r7, #44	@ 0x2c
 8011690:	46bd      	mov	sp, r7
 8011692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011696:	4770      	bx	lr

08011698 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8011698:	b480      	push	{r7}
 801169a:	b085      	sub	sp, #20
 801169c:	af00      	add	r7, sp, #0
 801169e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80116a0:	687b      	ldr	r3, [r7, #4]
 80116a2:	695b      	ldr	r3, [r3, #20]
 80116a4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80116a6:	687b      	ldr	r3, [r7, #4]
 80116a8:	699b      	ldr	r3, [r3, #24]
 80116aa:	68fa      	ldr	r2, [r7, #12]
 80116ac:	4013      	ands	r3, r2
 80116ae:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80116b0:	68fb      	ldr	r3, [r7, #12]
}
 80116b2:	4618      	mov	r0, r3
 80116b4:	3714      	adds	r7, #20
 80116b6:	46bd      	mov	sp, r7
 80116b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116bc:	4770      	bx	lr

080116be <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80116be:	b480      	push	{r7}
 80116c0:	b085      	sub	sp, #20
 80116c2:	af00      	add	r7, sp, #0
 80116c4:	6078      	str	r0, [r7, #4]
 80116c6:	460b      	mov	r3, r1
 80116c8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80116ca:	687b      	ldr	r3, [r7, #4]
 80116cc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80116ce:	78fb      	ldrb	r3, [r7, #3]
 80116d0:	015a      	lsls	r2, r3, #5
 80116d2:	68fb      	ldr	r3, [r7, #12]
 80116d4:	4413      	add	r3, r2
 80116d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80116da:	689b      	ldr	r3, [r3, #8]
 80116dc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80116de:	78fb      	ldrb	r3, [r7, #3]
 80116e0:	015a      	lsls	r2, r3, #5
 80116e2:	68fb      	ldr	r3, [r7, #12]
 80116e4:	4413      	add	r3, r2
 80116e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80116ea:	68db      	ldr	r3, [r3, #12]
 80116ec:	68ba      	ldr	r2, [r7, #8]
 80116ee:	4013      	ands	r3, r2
 80116f0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80116f2:	68bb      	ldr	r3, [r7, #8]
}
 80116f4:	4618      	mov	r0, r3
 80116f6:	3714      	adds	r7, #20
 80116f8:	46bd      	mov	sp, r7
 80116fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116fe:	4770      	bx	lr

08011700 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8011700:	b480      	push	{r7}
 8011702:	b083      	sub	sp, #12
 8011704:	af00      	add	r7, sp, #0
 8011706:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8011708:	687b      	ldr	r3, [r7, #4]
 801170a:	695b      	ldr	r3, [r3, #20]
 801170c:	f003 0301 	and.w	r3, r3, #1
}
 8011710:	4618      	mov	r0, r3
 8011712:	370c      	adds	r7, #12
 8011714:	46bd      	mov	sp, r7
 8011716:	f85d 7b04 	ldr.w	r7, [sp], #4
 801171a:	4770      	bx	lr

0801171c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 801171c:	b480      	push	{r7}
 801171e:	b085      	sub	sp, #20
 8011720:	af00      	add	r7, sp, #0
 8011722:	6078      	str	r0, [r7, #4]
 8011724:	460b      	mov	r3, r1
 8011726:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011728:	687b      	ldr	r3, [r7, #4]
 801172a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 801172c:	68fb      	ldr	r3, [r7, #12]
 801172e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011732:	681b      	ldr	r3, [r3, #0]
 8011734:	68fa      	ldr	r2, [r7, #12]
 8011736:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 801173a:	f023 0303 	bic.w	r3, r3, #3
 801173e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8011740:	68fb      	ldr	r3, [r7, #12]
 8011742:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011746:	681a      	ldr	r2, [r3, #0]
 8011748:	78fb      	ldrb	r3, [r7, #3]
 801174a:	f003 0303 	and.w	r3, r3, #3
 801174e:	68f9      	ldr	r1, [r7, #12]
 8011750:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8011754:	4313      	orrs	r3, r2
 8011756:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8011758:	78fb      	ldrb	r3, [r7, #3]
 801175a:	2b01      	cmp	r3, #1
 801175c:	d107      	bne.n	801176e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 801175e:	68fb      	ldr	r3, [r7, #12]
 8011760:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011764:	461a      	mov	r2, r3
 8011766:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 801176a:	6053      	str	r3, [r2, #4]
 801176c:	e00c      	b.n	8011788 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 801176e:	78fb      	ldrb	r3, [r7, #3]
 8011770:	2b02      	cmp	r3, #2
 8011772:	d107      	bne.n	8011784 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8011774:	68fb      	ldr	r3, [r7, #12]
 8011776:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801177a:	461a      	mov	r2, r3
 801177c:	f241 7370 	movw	r3, #6000	@ 0x1770
 8011780:	6053      	str	r3, [r2, #4]
 8011782:	e001      	b.n	8011788 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8011784:	2301      	movs	r3, #1
 8011786:	e000      	b.n	801178a <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8011788:	2300      	movs	r3, #0
}
 801178a:	4618      	mov	r0, r3
 801178c:	3714      	adds	r7, #20
 801178e:	46bd      	mov	sp, r7
 8011790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011794:	4770      	bx	lr

08011796 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8011796:	b480      	push	{r7}
 8011798:	b085      	sub	sp, #20
 801179a:	af00      	add	r7, sp, #0
 801179c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801179e:	687b      	ldr	r3, [r7, #4]
 80117a0:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80117a2:	68fb      	ldr	r3, [r7, #12]
 80117a4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80117a8:	695b      	ldr	r3, [r3, #20]
 80117aa:	b29b      	uxth	r3, r3
}
 80117ac:	4618      	mov	r0, r3
 80117ae:	3714      	adds	r7, #20
 80117b0:	46bd      	mov	sp, r7
 80117b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117b6:	4770      	bx	lr

080117b8 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80117b8:	b480      	push	{r7}
 80117ba:	b089      	sub	sp, #36	@ 0x24
 80117bc:	af00      	add	r7, sp, #0
 80117be:	6078      	str	r0, [r7, #4]
 80117c0:	460b      	mov	r3, r1
 80117c2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80117c8:	78fb      	ldrb	r3, [r7, #3]
 80117ca:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80117cc:	2300      	movs	r3, #0
 80117ce:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80117d0:	69bb      	ldr	r3, [r7, #24]
 80117d2:	015a      	lsls	r2, r3, #5
 80117d4:	69fb      	ldr	r3, [r7, #28]
 80117d6:	4413      	add	r3, r2
 80117d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80117dc:	681b      	ldr	r3, [r3, #0]
 80117de:	0c9b      	lsrs	r3, r3, #18
 80117e0:	f003 0303 	and.w	r3, r3, #3
 80117e4:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80117e6:	69bb      	ldr	r3, [r7, #24]
 80117e8:	015a      	lsls	r2, r3, #5
 80117ea:	69fb      	ldr	r3, [r7, #28]
 80117ec:	4413      	add	r3, r2
 80117ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80117f2:	681b      	ldr	r3, [r3, #0]
 80117f4:	0fdb      	lsrs	r3, r3, #31
 80117f6:	f003 0301 	and.w	r3, r3, #1
 80117fa:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 80117fc:	69bb      	ldr	r3, [r7, #24]
 80117fe:	015a      	lsls	r2, r3, #5
 8011800:	69fb      	ldr	r3, [r7, #28]
 8011802:	4413      	add	r3, r2
 8011804:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011808:	685b      	ldr	r3, [r3, #4]
 801180a:	0fdb      	lsrs	r3, r3, #31
 801180c:	f003 0301 	and.w	r3, r3, #1
 8011810:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	689b      	ldr	r3, [r3, #8]
 8011816:	f003 0320 	and.w	r3, r3, #32
 801181a:	2b20      	cmp	r3, #32
 801181c:	d10d      	bne.n	801183a <USB_HC_Halt+0x82>
 801181e:	68fb      	ldr	r3, [r7, #12]
 8011820:	2b00      	cmp	r3, #0
 8011822:	d10a      	bne.n	801183a <USB_HC_Halt+0x82>
 8011824:	693b      	ldr	r3, [r7, #16]
 8011826:	2b00      	cmp	r3, #0
 8011828:	d005      	beq.n	8011836 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 801182a:	697b      	ldr	r3, [r7, #20]
 801182c:	2b01      	cmp	r3, #1
 801182e:	d002      	beq.n	8011836 <USB_HC_Halt+0x7e>
 8011830:	697b      	ldr	r3, [r7, #20]
 8011832:	2b03      	cmp	r3, #3
 8011834:	d101      	bne.n	801183a <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8011836:	2300      	movs	r3, #0
 8011838:	e0d8      	b.n	80119ec <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 801183a:	697b      	ldr	r3, [r7, #20]
 801183c:	2b00      	cmp	r3, #0
 801183e:	d002      	beq.n	8011846 <USB_HC_Halt+0x8e>
 8011840:	697b      	ldr	r3, [r7, #20]
 8011842:	2b02      	cmp	r3, #2
 8011844:	d173      	bne.n	801192e <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8011846:	69bb      	ldr	r3, [r7, #24]
 8011848:	015a      	lsls	r2, r3, #5
 801184a:	69fb      	ldr	r3, [r7, #28]
 801184c:	4413      	add	r3, r2
 801184e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011852:	681b      	ldr	r3, [r3, #0]
 8011854:	69ba      	ldr	r2, [r7, #24]
 8011856:	0151      	lsls	r1, r2, #5
 8011858:	69fa      	ldr	r2, [r7, #28]
 801185a:	440a      	add	r2, r1
 801185c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011860:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011864:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8011866:	687b      	ldr	r3, [r7, #4]
 8011868:	689b      	ldr	r3, [r3, #8]
 801186a:	f003 0320 	and.w	r3, r3, #32
 801186e:	2b00      	cmp	r3, #0
 8011870:	d14a      	bne.n	8011908 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011876:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 801187a:	2b00      	cmp	r3, #0
 801187c:	d133      	bne.n	80118e6 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 801187e:	69bb      	ldr	r3, [r7, #24]
 8011880:	015a      	lsls	r2, r3, #5
 8011882:	69fb      	ldr	r3, [r7, #28]
 8011884:	4413      	add	r3, r2
 8011886:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801188a:	681b      	ldr	r3, [r3, #0]
 801188c:	69ba      	ldr	r2, [r7, #24]
 801188e:	0151      	lsls	r1, r2, #5
 8011890:	69fa      	ldr	r2, [r7, #28]
 8011892:	440a      	add	r2, r1
 8011894:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011898:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801189c:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 801189e:	69bb      	ldr	r3, [r7, #24]
 80118a0:	015a      	lsls	r2, r3, #5
 80118a2:	69fb      	ldr	r3, [r7, #28]
 80118a4:	4413      	add	r3, r2
 80118a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80118aa:	681b      	ldr	r3, [r3, #0]
 80118ac:	69ba      	ldr	r2, [r7, #24]
 80118ae:	0151      	lsls	r1, r2, #5
 80118b0:	69fa      	ldr	r2, [r7, #28]
 80118b2:	440a      	add	r2, r1
 80118b4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80118b8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80118bc:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80118be:	68bb      	ldr	r3, [r7, #8]
 80118c0:	3301      	adds	r3, #1
 80118c2:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 80118c4:	68bb      	ldr	r3, [r7, #8]
 80118c6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80118ca:	d82e      	bhi.n	801192a <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80118cc:	69bb      	ldr	r3, [r7, #24]
 80118ce:	015a      	lsls	r2, r3, #5
 80118d0:	69fb      	ldr	r3, [r7, #28]
 80118d2:	4413      	add	r3, r2
 80118d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80118d8:	681b      	ldr	r3, [r3, #0]
 80118da:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80118de:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80118e2:	d0ec      	beq.n	80118be <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80118e4:	e081      	b.n	80119ea <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80118e6:	69bb      	ldr	r3, [r7, #24]
 80118e8:	015a      	lsls	r2, r3, #5
 80118ea:	69fb      	ldr	r3, [r7, #28]
 80118ec:	4413      	add	r3, r2
 80118ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80118f2:	681b      	ldr	r3, [r3, #0]
 80118f4:	69ba      	ldr	r2, [r7, #24]
 80118f6:	0151      	lsls	r1, r2, #5
 80118f8:	69fa      	ldr	r2, [r7, #28]
 80118fa:	440a      	add	r2, r1
 80118fc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011900:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011904:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8011906:	e070      	b.n	80119ea <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8011908:	69bb      	ldr	r3, [r7, #24]
 801190a:	015a      	lsls	r2, r3, #5
 801190c:	69fb      	ldr	r3, [r7, #28]
 801190e:	4413      	add	r3, r2
 8011910:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011914:	681b      	ldr	r3, [r3, #0]
 8011916:	69ba      	ldr	r2, [r7, #24]
 8011918:	0151      	lsls	r1, r2, #5
 801191a:	69fa      	ldr	r2, [r7, #28]
 801191c:	440a      	add	r2, r1
 801191e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011922:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011926:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8011928:	e05f      	b.n	80119ea <USB_HC_Halt+0x232>
            break;
 801192a:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 801192c:	e05d      	b.n	80119ea <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 801192e:	69bb      	ldr	r3, [r7, #24]
 8011930:	015a      	lsls	r2, r3, #5
 8011932:	69fb      	ldr	r3, [r7, #28]
 8011934:	4413      	add	r3, r2
 8011936:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801193a:	681b      	ldr	r3, [r3, #0]
 801193c:	69ba      	ldr	r2, [r7, #24]
 801193e:	0151      	lsls	r1, r2, #5
 8011940:	69fa      	ldr	r2, [r7, #28]
 8011942:	440a      	add	r2, r1
 8011944:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011948:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801194c:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 801194e:	69fb      	ldr	r3, [r7, #28]
 8011950:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011954:	691b      	ldr	r3, [r3, #16]
 8011956:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 801195a:	2b00      	cmp	r3, #0
 801195c:	d133      	bne.n	80119c6 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 801195e:	69bb      	ldr	r3, [r7, #24]
 8011960:	015a      	lsls	r2, r3, #5
 8011962:	69fb      	ldr	r3, [r7, #28]
 8011964:	4413      	add	r3, r2
 8011966:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801196a:	681b      	ldr	r3, [r3, #0]
 801196c:	69ba      	ldr	r2, [r7, #24]
 801196e:	0151      	lsls	r1, r2, #5
 8011970:	69fa      	ldr	r2, [r7, #28]
 8011972:	440a      	add	r2, r1
 8011974:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011978:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801197c:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 801197e:	69bb      	ldr	r3, [r7, #24]
 8011980:	015a      	lsls	r2, r3, #5
 8011982:	69fb      	ldr	r3, [r7, #28]
 8011984:	4413      	add	r3, r2
 8011986:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801198a:	681b      	ldr	r3, [r3, #0]
 801198c:	69ba      	ldr	r2, [r7, #24]
 801198e:	0151      	lsls	r1, r2, #5
 8011990:	69fa      	ldr	r2, [r7, #28]
 8011992:	440a      	add	r2, r1
 8011994:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011998:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 801199c:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 801199e:	68bb      	ldr	r3, [r7, #8]
 80119a0:	3301      	adds	r3, #1
 80119a2:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80119a4:	68bb      	ldr	r3, [r7, #8]
 80119a6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80119aa:	d81d      	bhi.n	80119e8 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80119ac:	69bb      	ldr	r3, [r7, #24]
 80119ae:	015a      	lsls	r2, r3, #5
 80119b0:	69fb      	ldr	r3, [r7, #28]
 80119b2:	4413      	add	r3, r2
 80119b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80119b8:	681b      	ldr	r3, [r3, #0]
 80119ba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80119be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80119c2:	d0ec      	beq.n	801199e <USB_HC_Halt+0x1e6>
 80119c4:	e011      	b.n	80119ea <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80119c6:	69bb      	ldr	r3, [r7, #24]
 80119c8:	015a      	lsls	r2, r3, #5
 80119ca:	69fb      	ldr	r3, [r7, #28]
 80119cc:	4413      	add	r3, r2
 80119ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80119d2:	681b      	ldr	r3, [r3, #0]
 80119d4:	69ba      	ldr	r2, [r7, #24]
 80119d6:	0151      	lsls	r1, r2, #5
 80119d8:	69fa      	ldr	r2, [r7, #28]
 80119da:	440a      	add	r2, r1
 80119dc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80119e0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80119e4:	6013      	str	r3, [r2, #0]
 80119e6:	e000      	b.n	80119ea <USB_HC_Halt+0x232>
          break;
 80119e8:	bf00      	nop
    }
  }

  return HAL_OK;
 80119ea:	2300      	movs	r3, #0
}
 80119ec:	4618      	mov	r0, r3
 80119ee:	3724      	adds	r7, #36	@ 0x24
 80119f0:	46bd      	mov	sp, r7
 80119f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119f6:	4770      	bx	lr

080119f8 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80119f8:	b580      	push	{r7, lr}
 80119fa:	b088      	sub	sp, #32
 80119fc:	af00      	add	r7, sp, #0
 80119fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8011a00:	2300      	movs	r3, #0
 8011a02:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8011a08:	2300      	movs	r3, #0
 8011a0a:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8011a0c:	6878      	ldr	r0, [r7, #4]
 8011a0e:	f7ff fd7a 	bl	8011506 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8011a12:	2110      	movs	r1, #16
 8011a14:	6878      	ldr	r0, [r7, #4]
 8011a16:	f7ff fd87 	bl	8011528 <USB_FlushTxFifo>
 8011a1a:	4603      	mov	r3, r0
 8011a1c:	2b00      	cmp	r3, #0
 8011a1e:	d001      	beq.n	8011a24 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8011a20:	2301      	movs	r3, #1
 8011a22:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8011a24:	6878      	ldr	r0, [r7, #4]
 8011a26:	f7ff fdb1 	bl	801158c <USB_FlushRxFifo>
 8011a2a:	4603      	mov	r3, r0
 8011a2c:	2b00      	cmp	r3, #0
 8011a2e:	d001      	beq.n	8011a34 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8011a30:	2301      	movs	r3, #1
 8011a32:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8011a34:	2300      	movs	r3, #0
 8011a36:	61bb      	str	r3, [r7, #24]
 8011a38:	e01f      	b.n	8011a7a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8011a3a:	69bb      	ldr	r3, [r7, #24]
 8011a3c:	015a      	lsls	r2, r3, #5
 8011a3e:	697b      	ldr	r3, [r7, #20]
 8011a40:	4413      	add	r3, r2
 8011a42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011a46:	681b      	ldr	r3, [r3, #0]
 8011a48:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8011a4a:	693b      	ldr	r3, [r7, #16]
 8011a4c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011a50:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8011a52:	693b      	ldr	r3, [r7, #16]
 8011a54:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011a58:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8011a5a:	693b      	ldr	r3, [r7, #16]
 8011a5c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8011a60:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8011a62:	69bb      	ldr	r3, [r7, #24]
 8011a64:	015a      	lsls	r2, r3, #5
 8011a66:	697b      	ldr	r3, [r7, #20]
 8011a68:	4413      	add	r3, r2
 8011a6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011a6e:	461a      	mov	r2, r3
 8011a70:	693b      	ldr	r3, [r7, #16]
 8011a72:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8011a74:	69bb      	ldr	r3, [r7, #24]
 8011a76:	3301      	adds	r3, #1
 8011a78:	61bb      	str	r3, [r7, #24]
 8011a7a:	69bb      	ldr	r3, [r7, #24]
 8011a7c:	2b0f      	cmp	r3, #15
 8011a7e:	d9dc      	bls.n	8011a3a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8011a80:	2300      	movs	r3, #0
 8011a82:	61bb      	str	r3, [r7, #24]
 8011a84:	e034      	b.n	8011af0 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8011a86:	69bb      	ldr	r3, [r7, #24]
 8011a88:	015a      	lsls	r2, r3, #5
 8011a8a:	697b      	ldr	r3, [r7, #20]
 8011a8c:	4413      	add	r3, r2
 8011a8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011a92:	681b      	ldr	r3, [r3, #0]
 8011a94:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8011a96:	693b      	ldr	r3, [r7, #16]
 8011a98:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011a9c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8011a9e:	693b      	ldr	r3, [r7, #16]
 8011aa0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011aa4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8011aa6:	693b      	ldr	r3, [r7, #16]
 8011aa8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8011aac:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8011aae:	69bb      	ldr	r3, [r7, #24]
 8011ab0:	015a      	lsls	r2, r3, #5
 8011ab2:	697b      	ldr	r3, [r7, #20]
 8011ab4:	4413      	add	r3, r2
 8011ab6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011aba:	461a      	mov	r2, r3
 8011abc:	693b      	ldr	r3, [r7, #16]
 8011abe:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8011ac0:	68fb      	ldr	r3, [r7, #12]
 8011ac2:	3301      	adds	r3, #1
 8011ac4:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8011ac6:	68fb      	ldr	r3, [r7, #12]
 8011ac8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8011acc:	d80c      	bhi.n	8011ae8 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8011ace:	69bb      	ldr	r3, [r7, #24]
 8011ad0:	015a      	lsls	r2, r3, #5
 8011ad2:	697b      	ldr	r3, [r7, #20]
 8011ad4:	4413      	add	r3, r2
 8011ad6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011ada:	681b      	ldr	r3, [r3, #0]
 8011adc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011ae0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011ae4:	d0ec      	beq.n	8011ac0 <USB_StopHost+0xc8>
 8011ae6:	e000      	b.n	8011aea <USB_StopHost+0xf2>
        break;
 8011ae8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8011aea:	69bb      	ldr	r3, [r7, #24]
 8011aec:	3301      	adds	r3, #1
 8011aee:	61bb      	str	r3, [r7, #24]
 8011af0:	69bb      	ldr	r3, [r7, #24]
 8011af2:	2b0f      	cmp	r3, #15
 8011af4:	d9c7      	bls.n	8011a86 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8011af6:	697b      	ldr	r3, [r7, #20]
 8011af8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011afc:	461a      	mov	r2, r3
 8011afe:	f04f 33ff 	mov.w	r3, #4294967295
 8011b02:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	f04f 32ff 	mov.w	r2, #4294967295
 8011b0a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8011b0c:	6878      	ldr	r0, [r7, #4]
 8011b0e:	f7ff fce9 	bl	80114e4 <USB_EnableGlobalInt>

  return ret;
 8011b12:	7ffb      	ldrb	r3, [r7, #31]
}
 8011b14:	4618      	mov	r0, r3
 8011b16:	3720      	adds	r7, #32
 8011b18:	46bd      	mov	sp, r7
 8011b1a:	bd80      	pop	{r7, pc}

08011b1c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8011b1c:	b580      	push	{r7, lr}
 8011b1e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8011b20:	4904      	ldr	r1, [pc, #16]	@ (8011b34 <MX_FATFS_Init+0x18>)
 8011b22:	4805      	ldr	r0, [pc, #20]	@ (8011b38 <MX_FATFS_Init+0x1c>)
 8011b24:	f003 f80a 	bl	8014b3c <FATFS_LinkDriver>
 8011b28:	4603      	mov	r3, r0
 8011b2a:	461a      	mov	r2, r3
 8011b2c:	4b03      	ldr	r3, [pc, #12]	@ (8011b3c <MX_FATFS_Init+0x20>)
 8011b2e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8011b30:	bf00      	nop
 8011b32:	bd80      	pop	{r7, pc}
 8011b34:	20007310 	.word	0x20007310
 8011b38:	0801818c 	.word	0x0801818c
 8011b3c:	2000730c 	.word	0x2000730c

08011b40 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8011b40:	b480      	push	{r7}
 8011b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8011b44:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8011b46:	4618      	mov	r0, r3
 8011b48:	46bd      	mov	sp, r7
 8011b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b4e:	4770      	bx	lr

08011b50 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8011b50:	b580      	push	{r7, lr}
 8011b52:	b082      	sub	sp, #8
 8011b54:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8011b56:	2300      	movs	r3, #0
 8011b58:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8011b5a:	f000 f896 	bl	8011c8a <BSP_SD_IsDetected>
 8011b5e:	4603      	mov	r3, r0
 8011b60:	2b01      	cmp	r3, #1
 8011b62:	d001      	beq.n	8011b68 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8011b64:	2302      	movs	r3, #2
 8011b66:	e012      	b.n	8011b8e <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8011b68:	480b      	ldr	r0, [pc, #44]	@ (8011b98 <BSP_SD_Init+0x48>)
 8011b6a:	f7fb fcc8 	bl	800d4fe <HAL_SD_Init>
 8011b6e:	4603      	mov	r3, r0
 8011b70:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8011b72:	79fb      	ldrb	r3, [r7, #7]
 8011b74:	2b00      	cmp	r3, #0
 8011b76:	d109      	bne.n	8011b8c <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8011b78:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8011b7c:	4806      	ldr	r0, [pc, #24]	@ (8011b98 <BSP_SD_Init+0x48>)
 8011b7e:	f7fc fa87 	bl	800e090 <HAL_SD_ConfigWideBusOperation>
 8011b82:	4603      	mov	r3, r0
 8011b84:	2b00      	cmp	r3, #0
 8011b86:	d001      	beq.n	8011b8c <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8011b88:	2301      	movs	r3, #1
 8011b8a:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8011b8c:	79fb      	ldrb	r3, [r7, #7]
}
 8011b8e:	4618      	mov	r0, r3
 8011b90:	3708      	adds	r7, #8
 8011b92:	46bd      	mov	sp, r7
 8011b94:	bd80      	pop	{r7, pc}
 8011b96:	bf00      	nop
 8011b98:	20000b6c 	.word	0x20000b6c

08011b9c <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8011b9c:	b580      	push	{r7, lr}
 8011b9e:	b086      	sub	sp, #24
 8011ba0:	af00      	add	r7, sp, #0
 8011ba2:	60f8      	str	r0, [r7, #12]
 8011ba4:	60b9      	str	r1, [r7, #8]
 8011ba6:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8011ba8:	2300      	movs	r3, #0
 8011baa:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8011bac:	687b      	ldr	r3, [r7, #4]
 8011bae:	68ba      	ldr	r2, [r7, #8]
 8011bb0:	68f9      	ldr	r1, [r7, #12]
 8011bb2:	4806      	ldr	r0, [pc, #24]	@ (8011bcc <BSP_SD_ReadBlocks_DMA+0x30>)
 8011bb4:	f7fb fd54 	bl	800d660 <HAL_SD_ReadBlocks_DMA>
 8011bb8:	4603      	mov	r3, r0
 8011bba:	2b00      	cmp	r3, #0
 8011bbc:	d001      	beq.n	8011bc2 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8011bbe:	2301      	movs	r3, #1
 8011bc0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8011bc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8011bc4:	4618      	mov	r0, r3
 8011bc6:	3718      	adds	r7, #24
 8011bc8:	46bd      	mov	sp, r7
 8011bca:	bd80      	pop	{r7, pc}
 8011bcc:	20000b6c 	.word	0x20000b6c

08011bd0 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8011bd0:	b580      	push	{r7, lr}
 8011bd2:	b086      	sub	sp, #24
 8011bd4:	af00      	add	r7, sp, #0
 8011bd6:	60f8      	str	r0, [r7, #12]
 8011bd8:	60b9      	str	r1, [r7, #8]
 8011bda:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8011bdc:	2300      	movs	r3, #0
 8011bde:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8011be0:	687b      	ldr	r3, [r7, #4]
 8011be2:	68ba      	ldr	r2, [r7, #8]
 8011be4:	68f9      	ldr	r1, [r7, #12]
 8011be6:	4806      	ldr	r0, [pc, #24]	@ (8011c00 <BSP_SD_WriteBlocks_DMA+0x30>)
 8011be8:	f7fb fe1c 	bl	800d824 <HAL_SD_WriteBlocks_DMA>
 8011bec:	4603      	mov	r3, r0
 8011bee:	2b00      	cmp	r3, #0
 8011bf0:	d001      	beq.n	8011bf6 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8011bf2:	2301      	movs	r3, #1
 8011bf4:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8011bf6:	7dfb      	ldrb	r3, [r7, #23]
}
 8011bf8:	4618      	mov	r0, r3
 8011bfa:	3718      	adds	r7, #24
 8011bfc:	46bd      	mov	sp, r7
 8011bfe:	bd80      	pop	{r7, pc}
 8011c00:	20000b6c 	.word	0x20000b6c

08011c04 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8011c04:	b580      	push	{r7, lr}
 8011c06:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8011c08:	4805      	ldr	r0, [pc, #20]	@ (8011c20 <BSP_SD_GetCardState+0x1c>)
 8011c0a:	f7fc fadb 	bl	800e1c4 <HAL_SD_GetCardState>
 8011c0e:	4603      	mov	r3, r0
 8011c10:	2b04      	cmp	r3, #4
 8011c12:	bf14      	ite	ne
 8011c14:	2301      	movne	r3, #1
 8011c16:	2300      	moveq	r3, #0
 8011c18:	b2db      	uxtb	r3, r3
}
 8011c1a:	4618      	mov	r0, r3
 8011c1c:	bd80      	pop	{r7, pc}
 8011c1e:	bf00      	nop
 8011c20:	20000b6c 	.word	0x20000b6c

08011c24 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8011c24:	b580      	push	{r7, lr}
 8011c26:	b082      	sub	sp, #8
 8011c28:	af00      	add	r7, sp, #0
 8011c2a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8011c2c:	6879      	ldr	r1, [r7, #4]
 8011c2e:	4803      	ldr	r0, [pc, #12]	@ (8011c3c <BSP_SD_GetCardInfo+0x18>)
 8011c30:	f7fc fa02 	bl	800e038 <HAL_SD_GetCardInfo>
}
 8011c34:	bf00      	nop
 8011c36:	3708      	adds	r7, #8
 8011c38:	46bd      	mov	sp, r7
 8011c3a:	bd80      	pop	{r7, pc}
 8011c3c:	20000b6c 	.word	0x20000b6c

08011c40 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8011c40:	b580      	push	{r7, lr}
 8011c42:	b082      	sub	sp, #8
 8011c44:	af00      	add	r7, sp, #0
 8011c46:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8011c48:	f000 f818 	bl	8011c7c <BSP_SD_AbortCallback>
}
 8011c4c:	bf00      	nop
 8011c4e:	3708      	adds	r7, #8
 8011c50:	46bd      	mov	sp, r7
 8011c52:	bd80      	pop	{r7, pc}

08011c54 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8011c54:	b580      	push	{r7, lr}
 8011c56:	b082      	sub	sp, #8
 8011c58:	af00      	add	r7, sp, #0
 8011c5a:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8011c5c:	f000 f9c4 	bl	8011fe8 <BSP_SD_WriteCpltCallback>
}
 8011c60:	bf00      	nop
 8011c62:	3708      	adds	r7, #8
 8011c64:	46bd      	mov	sp, r7
 8011c66:	bd80      	pop	{r7, pc}

08011c68 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8011c68:	b580      	push	{r7, lr}
 8011c6a:	b082      	sub	sp, #8
 8011c6c:	af00      	add	r7, sp, #0
 8011c6e:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8011c70:	f000 f9c8 	bl	8012004 <BSP_SD_ReadCpltCallback>
}
 8011c74:	bf00      	nop
 8011c76:	3708      	adds	r7, #8
 8011c78:	46bd      	mov	sp, r7
 8011c7a:	bd80      	pop	{r7, pc}

08011c7c <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8011c7c:	b480      	push	{r7}
 8011c7e:	af00      	add	r7, sp, #0

}
 8011c80:	bf00      	nop
 8011c82:	46bd      	mov	sp, r7
 8011c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c88:	4770      	bx	lr

08011c8a <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8011c8a:	b580      	push	{r7, lr}
 8011c8c:	b082      	sub	sp, #8
 8011c8e:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8011c90:	2301      	movs	r3, #1
 8011c92:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8011c94:	f000 f80c 	bl	8011cb0 <BSP_PlatformIsDetected>
 8011c98:	4603      	mov	r3, r0
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	d101      	bne.n	8011ca2 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8011c9e:	2300      	movs	r3, #0
 8011ca0:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8011ca2:	79fb      	ldrb	r3, [r7, #7]
 8011ca4:	b2db      	uxtb	r3, r3
}
 8011ca6:	4618      	mov	r0, r3
 8011ca8:	3708      	adds	r7, #8
 8011caa:	46bd      	mov	sp, r7
 8011cac:	bd80      	pop	{r7, pc}
	...

08011cb0 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8011cb0:	b580      	push	{r7, lr}
 8011cb2:	b082      	sub	sp, #8
 8011cb4:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8011cb6:	2301      	movs	r3, #1
 8011cb8:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8011cba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8011cbe:	4806      	ldr	r0, [pc, #24]	@ (8011cd8 <BSP_PlatformIsDetected+0x28>)
 8011cc0:	f7f6 f92a 	bl	8007f18 <HAL_GPIO_ReadPin>
 8011cc4:	4603      	mov	r3, r0
 8011cc6:	2b00      	cmp	r3, #0
 8011cc8:	d001      	beq.n	8011cce <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 8011cca:	2300      	movs	r3, #0
 8011ccc:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8011cce:	79fb      	ldrb	r3, [r7, #7]
}
 8011cd0:	4618      	mov	r0, r3
 8011cd2:	3708      	adds	r7, #8
 8011cd4:	46bd      	mov	sp, r7
 8011cd6:	bd80      	pop	{r7, pc}
 8011cd8:	40020800 	.word	0x40020800

08011cdc <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8011cdc:	b580      	push	{r7, lr}
 8011cde:	b084      	sub	sp, #16
 8011ce0:	af00      	add	r7, sp, #0
 8011ce2:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 8011ce4:	f002 ffc2 	bl	8014c6c <osKernelSysTick>
 8011ce8:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 8011cea:	e006      	b.n	8011cfa <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8011cec:	f7ff ff8a 	bl	8011c04 <BSP_SD_GetCardState>
 8011cf0:	4603      	mov	r3, r0
 8011cf2:	2b00      	cmp	r3, #0
 8011cf4:	d101      	bne.n	8011cfa <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8011cf6:	2300      	movs	r3, #0
 8011cf8:	e009      	b.n	8011d0e <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 8011cfa:	f002 ffb7 	bl	8014c6c <osKernelSysTick>
 8011cfe:	4602      	mov	r2, r0
 8011d00:	68fb      	ldr	r3, [r7, #12]
 8011d02:	1ad3      	subs	r3, r2, r3
 8011d04:	687a      	ldr	r2, [r7, #4]
 8011d06:	429a      	cmp	r2, r3
 8011d08:	d8f0      	bhi.n	8011cec <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8011d0a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8011d0e:	4618      	mov	r0, r3
 8011d10:	3710      	adds	r7, #16
 8011d12:	46bd      	mov	sp, r7
 8011d14:	bd80      	pop	{r7, pc}
	...

08011d18 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8011d18:	b580      	push	{r7, lr}
 8011d1a:	b082      	sub	sp, #8
 8011d1c:	af00      	add	r7, sp, #0
 8011d1e:	4603      	mov	r3, r0
 8011d20:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8011d22:	4b0b      	ldr	r3, [pc, #44]	@ (8011d50 <SD_CheckStatus+0x38>)
 8011d24:	2201      	movs	r2, #1
 8011d26:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8011d28:	f7ff ff6c 	bl	8011c04 <BSP_SD_GetCardState>
 8011d2c:	4603      	mov	r3, r0
 8011d2e:	2b00      	cmp	r3, #0
 8011d30:	d107      	bne.n	8011d42 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8011d32:	4b07      	ldr	r3, [pc, #28]	@ (8011d50 <SD_CheckStatus+0x38>)
 8011d34:	781b      	ldrb	r3, [r3, #0]
 8011d36:	b2db      	uxtb	r3, r3
 8011d38:	f023 0301 	bic.w	r3, r3, #1
 8011d3c:	b2da      	uxtb	r2, r3
 8011d3e:	4b04      	ldr	r3, [pc, #16]	@ (8011d50 <SD_CheckStatus+0x38>)
 8011d40:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8011d42:	4b03      	ldr	r3, [pc, #12]	@ (8011d50 <SD_CheckStatus+0x38>)
 8011d44:	781b      	ldrb	r3, [r3, #0]
 8011d46:	b2db      	uxtb	r3, r3
}
 8011d48:	4618      	mov	r0, r3
 8011d4a:	3708      	adds	r7, #8
 8011d4c:	46bd      	mov	sp, r7
 8011d4e:	bd80      	pop	{r7, pc}
 8011d50:	20000045 	.word	0x20000045

08011d54 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8011d54:	b590      	push	{r4, r7, lr}
 8011d56:	b087      	sub	sp, #28
 8011d58:	af00      	add	r7, sp, #0
 8011d5a:	4603      	mov	r3, r0
 8011d5c:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8011d5e:	4b20      	ldr	r3, [pc, #128]	@ (8011de0 <SD_initialize+0x8c>)
 8011d60:	2201      	movs	r2, #1
 8011d62:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 8011d64:	f002 ff76 	bl	8014c54 <osKernelRunning>
 8011d68:	4603      	mov	r3, r0
 8011d6a:	2b00      	cmp	r3, #0
 8011d6c:	d030      	beq.n	8011dd0 <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 8011d6e:	f7ff feef 	bl	8011b50 <BSP_SD_Init>
 8011d72:	4603      	mov	r3, r0
 8011d74:	2b00      	cmp	r3, #0
 8011d76:	d107      	bne.n	8011d88 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 8011d78:	79fb      	ldrb	r3, [r7, #7]
 8011d7a:	4618      	mov	r0, r3
 8011d7c:	f7ff ffcc 	bl	8011d18 <SD_CheckStatus>
 8011d80:	4603      	mov	r3, r0
 8011d82:	461a      	mov	r2, r3
 8011d84:	4b16      	ldr	r3, [pc, #88]	@ (8011de0 <SD_initialize+0x8c>)
 8011d86:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 8011d88:	4b15      	ldr	r3, [pc, #84]	@ (8011de0 <SD_initialize+0x8c>)
 8011d8a:	781b      	ldrb	r3, [r3, #0]
 8011d8c:	b2db      	uxtb	r3, r3
 8011d8e:	2b01      	cmp	r3, #1
 8011d90:	d01e      	beq.n	8011dd0 <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 8011d92:	4b14      	ldr	r3, [pc, #80]	@ (8011de4 <SD_initialize+0x90>)
 8011d94:	681b      	ldr	r3, [r3, #0]
 8011d96:	2b00      	cmp	r3, #0
 8011d98:	d10e      	bne.n	8011db8 <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 8011d9a:	4b13      	ldr	r3, [pc, #76]	@ (8011de8 <SD_initialize+0x94>)
 8011d9c:	f107 0408 	add.w	r4, r7, #8
 8011da0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8011da2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 8011da6:	f107 0308 	add.w	r3, r7, #8
 8011daa:	2100      	movs	r1, #0
 8011dac:	4618      	mov	r0, r3
 8011dae:	f003 f890 	bl	8014ed2 <osMessageCreate>
 8011db2:	4603      	mov	r3, r0
 8011db4:	4a0b      	ldr	r2, [pc, #44]	@ (8011de4 <SD_initialize+0x90>)
 8011db6:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 8011db8:	4b0a      	ldr	r3, [pc, #40]	@ (8011de4 <SD_initialize+0x90>)
 8011dba:	681b      	ldr	r3, [r3, #0]
 8011dbc:	2b00      	cmp	r3, #0
 8011dbe:	d107      	bne.n	8011dd0 <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 8011dc0:	4b07      	ldr	r3, [pc, #28]	@ (8011de0 <SD_initialize+0x8c>)
 8011dc2:	781b      	ldrb	r3, [r3, #0]
 8011dc4:	b2db      	uxtb	r3, r3
 8011dc6:	f043 0301 	orr.w	r3, r3, #1
 8011dca:	b2da      	uxtb	r2, r3
 8011dcc:	4b04      	ldr	r3, [pc, #16]	@ (8011de0 <SD_initialize+0x8c>)
 8011dce:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 8011dd0:	4b03      	ldr	r3, [pc, #12]	@ (8011de0 <SD_initialize+0x8c>)
 8011dd2:	781b      	ldrb	r3, [r3, #0]
 8011dd4:	b2db      	uxtb	r3, r3
}
 8011dd6:	4618      	mov	r0, r3
 8011dd8:	371c      	adds	r7, #28
 8011dda:	46bd      	mov	sp, r7
 8011ddc:	bd90      	pop	{r4, r7, pc}
 8011dde:	bf00      	nop
 8011de0:	20000045 	.word	0x20000045
 8011de4:	20007778 	.word	0x20007778
 8011de8:	08018110 	.word	0x08018110

08011dec <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8011dec:	b580      	push	{r7, lr}
 8011dee:	b082      	sub	sp, #8
 8011df0:	af00      	add	r7, sp, #0
 8011df2:	4603      	mov	r3, r0
 8011df4:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8011df6:	79fb      	ldrb	r3, [r7, #7]
 8011df8:	4618      	mov	r0, r3
 8011dfa:	f7ff ff8d 	bl	8011d18 <SD_CheckStatus>
 8011dfe:	4603      	mov	r3, r0
}
 8011e00:	4618      	mov	r0, r3
 8011e02:	3708      	adds	r7, #8
 8011e04:	46bd      	mov	sp, r7
 8011e06:	bd80      	pop	{r7, pc}

08011e08 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8011e08:	b580      	push	{r7, lr}
 8011e0a:	b08a      	sub	sp, #40	@ 0x28
 8011e0c:	af00      	add	r7, sp, #0
 8011e0e:	60b9      	str	r1, [r7, #8]
 8011e10:	607a      	str	r2, [r7, #4]
 8011e12:	603b      	str	r3, [r7, #0]
 8011e14:	4603      	mov	r3, r0
 8011e16:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 8011e18:	2301      	movs	r3, #1
 8011e1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8011e1e:	f247 5030 	movw	r0, #30000	@ 0x7530
 8011e22:	f7ff ff5b 	bl	8011cdc <SD_CheckStatusWithTimeout>
 8011e26:	4603      	mov	r3, r0
 8011e28:	2b00      	cmp	r3, #0
 8011e2a:	da02      	bge.n	8011e32 <SD_read+0x2a>
  {
    return res;
 8011e2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011e30:	e032      	b.n	8011e98 <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 8011e32:	683a      	ldr	r2, [r7, #0]
 8011e34:	6879      	ldr	r1, [r7, #4]
 8011e36:	68b8      	ldr	r0, [r7, #8]
 8011e38:	f7ff feb0 	bl	8011b9c <BSP_SD_ReadBlocks_DMA>
 8011e3c:	4603      	mov	r3, r0
 8011e3e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 8011e42:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011e46:	2b00      	cmp	r3, #0
 8011e48:	d124      	bne.n	8011e94 <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 8011e4a:	4b15      	ldr	r3, [pc, #84]	@ (8011ea0 <SD_read+0x98>)
 8011e4c:	6819      	ldr	r1, [r3, #0]
 8011e4e:	f107 0314 	add.w	r3, r7, #20
 8011e52:	f247 5230 	movw	r2, #30000	@ 0x7530
 8011e56:	4618      	mov	r0, r3
 8011e58:	f003 f8a4 	bl	8014fa4 <osMessageGet>

    if (event.status == osEventMessage)
 8011e5c:	697b      	ldr	r3, [r7, #20]
 8011e5e:	2b10      	cmp	r3, #16
 8011e60:	d118      	bne.n	8011e94 <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 8011e62:	69bb      	ldr	r3, [r7, #24]
 8011e64:	2b01      	cmp	r3, #1
 8011e66:	d115      	bne.n	8011e94 <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 8011e68:	f002 ff00 	bl	8014c6c <osKernelSysTick>
 8011e6c:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 8011e6e:	e008      	b.n	8011e82 <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8011e70:	f7ff fec8 	bl	8011c04 <BSP_SD_GetCardState>
 8011e74:	4603      	mov	r3, r0
 8011e76:	2b00      	cmp	r3, #0
 8011e78:	d103      	bne.n	8011e82 <SD_read+0x7a>
              {
                res = RES_OK;
 8011e7a:	2300      	movs	r3, #0
 8011e7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 8011e80:	e008      	b.n	8011e94 <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 8011e82:	f002 fef3 	bl	8014c6c <osKernelSysTick>
 8011e86:	4602      	mov	r2, r0
 8011e88:	6a3b      	ldr	r3, [r7, #32]
 8011e8a:	1ad3      	subs	r3, r2, r3
 8011e8c:	f247 522f 	movw	r2, #29999	@ 0x752f
 8011e90:	4293      	cmp	r3, r2
 8011e92:	d9ed      	bls.n	8011e70 <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 8011e94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8011e98:	4618      	mov	r0, r3
 8011e9a:	3728      	adds	r7, #40	@ 0x28
 8011e9c:	46bd      	mov	sp, r7
 8011e9e:	bd80      	pop	{r7, pc}
 8011ea0:	20007778 	.word	0x20007778

08011ea4 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8011ea4:	b580      	push	{r7, lr}
 8011ea6:	b08a      	sub	sp, #40	@ 0x28
 8011ea8:	af00      	add	r7, sp, #0
 8011eaa:	60b9      	str	r1, [r7, #8]
 8011eac:	607a      	str	r2, [r7, #4]
 8011eae:	603b      	str	r3, [r7, #0]
 8011eb0:	4603      	mov	r3, r0
 8011eb2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8011eb4:	2301      	movs	r3, #1
 8011eb6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8011eba:	f247 5030 	movw	r0, #30000	@ 0x7530
 8011ebe:	f7ff ff0d 	bl	8011cdc <SD_CheckStatusWithTimeout>
 8011ec2:	4603      	mov	r3, r0
 8011ec4:	2b00      	cmp	r3, #0
 8011ec6:	da02      	bge.n	8011ece <SD_write+0x2a>
  {
    return res;
 8011ec8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011ecc:	e02e      	b.n	8011f2c <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8011ece:	683a      	ldr	r2, [r7, #0]
 8011ed0:	6879      	ldr	r1, [r7, #4]
 8011ed2:	68b8      	ldr	r0, [r7, #8]
 8011ed4:	f7ff fe7c 	bl	8011bd0 <BSP_SD_WriteBlocks_DMA>
 8011ed8:	4603      	mov	r3, r0
 8011eda:	2b00      	cmp	r3, #0
 8011edc:	d124      	bne.n	8011f28 <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 8011ede:	4b15      	ldr	r3, [pc, #84]	@ (8011f34 <SD_write+0x90>)
 8011ee0:	6819      	ldr	r1, [r3, #0]
 8011ee2:	f107 0314 	add.w	r3, r7, #20
 8011ee6:	f247 5230 	movw	r2, #30000	@ 0x7530
 8011eea:	4618      	mov	r0, r3
 8011eec:	f003 f85a 	bl	8014fa4 <osMessageGet>

    if (event.status == osEventMessage)
 8011ef0:	697b      	ldr	r3, [r7, #20]
 8011ef2:	2b10      	cmp	r3, #16
 8011ef4:	d118      	bne.n	8011f28 <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 8011ef6:	69bb      	ldr	r3, [r7, #24]
 8011ef8:	2b02      	cmp	r3, #2
 8011efa:	d115      	bne.n	8011f28 <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 8011efc:	f002 feb6 	bl	8014c6c <osKernelSysTick>
 8011f00:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 8011f02:	e008      	b.n	8011f16 <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8011f04:	f7ff fe7e 	bl	8011c04 <BSP_SD_GetCardState>
 8011f08:	4603      	mov	r3, r0
 8011f0a:	2b00      	cmp	r3, #0
 8011f0c:	d103      	bne.n	8011f16 <SD_write+0x72>
          {
            res = RES_OK;
 8011f0e:	2300      	movs	r3, #0
 8011f10:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8011f14:	e008      	b.n	8011f28 <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 8011f16:	f002 fea9 	bl	8014c6c <osKernelSysTick>
 8011f1a:	4602      	mov	r2, r0
 8011f1c:	6a3b      	ldr	r3, [r7, #32]
 8011f1e:	1ad3      	subs	r3, r2, r3
 8011f20:	f247 522f 	movw	r2, #29999	@ 0x752f
 8011f24:	4293      	cmp	r3, r2
 8011f26:	d9ed      	bls.n	8011f04 <SD_write+0x60>
        res = RES_OK;
    }

#endif

  return res;
 8011f28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8011f2c:	4618      	mov	r0, r3
 8011f2e:	3728      	adds	r7, #40	@ 0x28
 8011f30:	46bd      	mov	sp, r7
 8011f32:	bd80      	pop	{r7, pc}
 8011f34:	20007778 	.word	0x20007778

08011f38 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8011f38:	b580      	push	{r7, lr}
 8011f3a:	b08c      	sub	sp, #48	@ 0x30
 8011f3c:	af00      	add	r7, sp, #0
 8011f3e:	4603      	mov	r3, r0
 8011f40:	603a      	str	r2, [r7, #0]
 8011f42:	71fb      	strb	r3, [r7, #7]
 8011f44:	460b      	mov	r3, r1
 8011f46:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8011f48:	2301      	movs	r3, #1
 8011f4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8011f4e:	4b25      	ldr	r3, [pc, #148]	@ (8011fe4 <SD_ioctl+0xac>)
 8011f50:	781b      	ldrb	r3, [r3, #0]
 8011f52:	b2db      	uxtb	r3, r3
 8011f54:	f003 0301 	and.w	r3, r3, #1
 8011f58:	2b00      	cmp	r3, #0
 8011f5a:	d001      	beq.n	8011f60 <SD_ioctl+0x28>
 8011f5c:	2303      	movs	r3, #3
 8011f5e:	e03c      	b.n	8011fda <SD_ioctl+0xa2>

  switch (cmd)
 8011f60:	79bb      	ldrb	r3, [r7, #6]
 8011f62:	2b03      	cmp	r3, #3
 8011f64:	d834      	bhi.n	8011fd0 <SD_ioctl+0x98>
 8011f66:	a201      	add	r2, pc, #4	@ (adr r2, 8011f6c <SD_ioctl+0x34>)
 8011f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011f6c:	08011f7d 	.word	0x08011f7d
 8011f70:	08011f85 	.word	0x08011f85
 8011f74:	08011f9d 	.word	0x08011f9d
 8011f78:	08011fb7 	.word	0x08011fb7
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8011f7c:	2300      	movs	r3, #0
 8011f7e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8011f82:	e028      	b.n	8011fd6 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8011f84:	f107 030c 	add.w	r3, r7, #12
 8011f88:	4618      	mov	r0, r3
 8011f8a:	f7ff fe4b 	bl	8011c24 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8011f8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011f90:	683b      	ldr	r3, [r7, #0]
 8011f92:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8011f94:	2300      	movs	r3, #0
 8011f96:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8011f9a:	e01c      	b.n	8011fd6 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8011f9c:	f107 030c 	add.w	r3, r7, #12
 8011fa0:	4618      	mov	r0, r3
 8011fa2:	f7ff fe3f 	bl	8011c24 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8011fa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011fa8:	b29a      	uxth	r2, r3
 8011faa:	683b      	ldr	r3, [r7, #0]
 8011fac:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8011fae:	2300      	movs	r3, #0
 8011fb0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8011fb4:	e00f      	b.n	8011fd6 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8011fb6:	f107 030c 	add.w	r3, r7, #12
 8011fba:	4618      	mov	r0, r3
 8011fbc:	f7ff fe32 	bl	8011c24 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8011fc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011fc2:	0a5a      	lsrs	r2, r3, #9
 8011fc4:	683b      	ldr	r3, [r7, #0]
 8011fc6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8011fc8:	2300      	movs	r3, #0
 8011fca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8011fce:	e002      	b.n	8011fd6 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8011fd0:	2304      	movs	r3, #4
 8011fd2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 8011fd6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8011fda:	4618      	mov	r0, r3
 8011fdc:	3730      	adds	r7, #48	@ 0x30
 8011fde:	46bd      	mov	sp, r7
 8011fe0:	bd80      	pop	{r7, pc}
 8011fe2:	bf00      	nop
 8011fe4:	20000045 	.word	0x20000045

08011fe8 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8011fe8:	b580      	push	{r7, lr}
 8011fea:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
 8011fec:	4b04      	ldr	r3, [pc, #16]	@ (8012000 <BSP_SD_WriteCpltCallback+0x18>)
 8011fee:	681b      	ldr	r3, [r3, #0]
 8011ff0:	2200      	movs	r2, #0
 8011ff2:	2102      	movs	r1, #2
 8011ff4:	4618      	mov	r0, r3
 8011ff6:	f002 ff95 	bl	8014f24 <osMessagePut>
#else
   const uint16_t msg = WRITE_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 8011ffa:	bf00      	nop
 8011ffc:	bd80      	pop	{r7, pc}
 8011ffe:	bf00      	nop
 8012000:	20007778 	.word	0x20007778

08012004 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8012004:	b580      	push	{r7, lr}
 8012006:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 8012008:	4b04      	ldr	r3, [pc, #16]	@ (801201c <BSP_SD_ReadCpltCallback+0x18>)
 801200a:	681b      	ldr	r3, [r3, #0]
 801200c:	2200      	movs	r2, #0
 801200e:	2101      	movs	r1, #1
 8012010:	4618      	mov	r0, r3
 8012012:	f002 ff87 	bl	8014f24 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 8012016:	bf00      	nop
 8012018:	bd80      	pop	{r7, pc}
 801201a:	bf00      	nop
 801201c:	20007778 	.word	0x20007778

08012020 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8012020:	b580      	push	{r7, lr}
 8012022:	b082      	sub	sp, #8
 8012024:	af00      	add	r7, sp, #0
 8012026:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8012028:	687b      	ldr	r3, [r7, #4]
 801202a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 801202e:	1c5a      	adds	r2, r3, #1
 8012030:	687b      	ldr	r3, [r7, #4]
 8012032:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8012036:	6878      	ldr	r0, [r7, #4]
 8012038:	f000 f804 	bl	8012044 <USBH_HandleSof>
}
 801203c:	bf00      	nop
 801203e:	3708      	adds	r7, #8
 8012040:	46bd      	mov	sp, r7
 8012042:	bd80      	pop	{r7, pc}

08012044 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8012044:	b580      	push	{r7, lr}
 8012046:	b082      	sub	sp, #8
 8012048:	af00      	add	r7, sp, #0
 801204a:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 801204c:	687b      	ldr	r3, [r7, #4]
 801204e:	781b      	ldrb	r3, [r3, #0]
 8012050:	b2db      	uxtb	r3, r3
 8012052:	2b0b      	cmp	r3, #11
 8012054:	d10a      	bne.n	801206c <USBH_HandleSof+0x28>
 8012056:	687b      	ldr	r3, [r7, #4]
 8012058:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801205c:	2b00      	cmp	r3, #0
 801205e:	d005      	beq.n	801206c <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8012060:	687b      	ldr	r3, [r7, #4]
 8012062:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012066:	699b      	ldr	r3, [r3, #24]
 8012068:	6878      	ldr	r0, [r7, #4]
 801206a:	4798      	blx	r3
  }
}
 801206c:	bf00      	nop
 801206e:	3708      	adds	r7, #8
 8012070:	46bd      	mov	sp, r7
 8012072:	bd80      	pop	{r7, pc}

08012074 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8012074:	b580      	push	{r7, lr}
 8012076:	b082      	sub	sp, #8
 8012078:	af00      	add	r7, sp, #0
 801207a:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 801207c:	687b      	ldr	r3, [r7, #4]
 801207e:	2201      	movs	r2, #1
 8012080:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8012084:	2300      	movs	r3, #0
 8012086:	2200      	movs	r2, #0
 8012088:	2101      	movs	r1, #1
 801208a:	6878      	ldr	r0, [r7, #4]
 801208c:	f000 f85b 	bl	8012146 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 8012090:	bf00      	nop
}
 8012092:	3708      	adds	r7, #8
 8012094:	46bd      	mov	sp, r7
 8012096:	bd80      	pop	{r7, pc}

08012098 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8012098:	b480      	push	{r7}
 801209a:	b083      	sub	sp, #12
 801209c:	af00      	add	r7, sp, #0
 801209e:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80120a0:	687b      	ldr	r3, [r7, #4]
 80120a2:	2200      	movs	r2, #0
 80120a4:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 80120a8:	687b      	ldr	r3, [r7, #4]
 80120aa:	2201      	movs	r2, #1
 80120ac:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 80120b0:	bf00      	nop
}
 80120b2:	370c      	adds	r7, #12
 80120b4:	46bd      	mov	sp, r7
 80120b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120ba:	4770      	bx	lr

080120bc <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80120bc:	b580      	push	{r7, lr}
 80120be:	b082      	sub	sp, #8
 80120c0:	af00      	add	r7, sp, #0
 80120c2:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80120c4:	687b      	ldr	r3, [r7, #4]
 80120c6:	2201      	movs	r2, #1
 80120c8:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80120cc:	687b      	ldr	r3, [r7, #4]
 80120ce:	2200      	movs	r2, #0
 80120d0:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80120d4:	687b      	ldr	r3, [r7, #4]
 80120d6:	2200      	movs	r2, #0
 80120d8:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80120dc:	2300      	movs	r3, #0
 80120de:	2200      	movs	r2, #0
 80120e0:	2101      	movs	r1, #1
 80120e2:	6878      	ldr	r0, [r7, #4]
 80120e4:	f000 f82f 	bl	8012146 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80120e8:	2300      	movs	r3, #0
}
 80120ea:	4618      	mov	r0, r3
 80120ec:	3708      	adds	r7, #8
 80120ee:	46bd      	mov	sp, r7
 80120f0:	bd80      	pop	{r7, pc}

080120f2 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80120f2:	b580      	push	{r7, lr}
 80120f4:	b082      	sub	sp, #8
 80120f6:	af00      	add	r7, sp, #0
 80120f8:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80120fa:	687b      	ldr	r3, [r7, #4]
 80120fc:	2201      	movs	r2, #1
 80120fe:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8012102:	687b      	ldr	r3, [r7, #4]
 8012104:	2200      	movs	r2, #0
 8012106:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 801210a:	687b      	ldr	r3, [r7, #4]
 801210c:	2200      	movs	r2, #0
 801210e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8012112:	6878      	ldr	r0, [r7, #4]
 8012114:	f005 ff26 	bl	8017f64 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8012118:	687b      	ldr	r3, [r7, #4]
 801211a:	791b      	ldrb	r3, [r3, #4]
 801211c:	4619      	mov	r1, r3
 801211e:	6878      	ldr	r0, [r7, #4]
 8012120:	f000 f847 	bl	80121b2 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	795b      	ldrb	r3, [r3, #5]
 8012128:	4619      	mov	r1, r3
 801212a:	6878      	ldr	r0, [r7, #4]
 801212c:	f000 f841 	bl	80121b2 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8012130:	2300      	movs	r3, #0
 8012132:	2200      	movs	r2, #0
 8012134:	2101      	movs	r1, #1
 8012136:	6878      	ldr	r0, [r7, #4]
 8012138:	f000 f805 	bl	8012146 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 801213c:	2300      	movs	r3, #0
}
 801213e:	4618      	mov	r0, r3
 8012140:	3708      	adds	r7, #8
 8012142:	46bd      	mov	sp, r7
 8012144:	bd80      	pop	{r7, pc}

08012146 <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 8012146:	b580      	push	{r7, lr}
 8012148:	b086      	sub	sp, #24
 801214a:	af00      	add	r7, sp, #0
 801214c:	60f8      	str	r0, [r7, #12]
 801214e:	607a      	str	r2, [r7, #4]
 8012150:	603b      	str	r3, [r7, #0]
 8012152:	460b      	mov	r3, r1
 8012154:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 8012156:	7afa      	ldrb	r2, [r7, #11]
 8012158:	68fb      	ldr	r3, [r7, #12]
 801215a:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  UNUSED(priority);

  /* Calculate the number of available spaces */
  uint32_t available_spaces = MSGQUEUE_OBJECTS - osMessageWaiting(phost->os_event);
 801215e:	68fb      	ldr	r3, [r7, #12]
 8012160:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 8012164:	4618      	mov	r0, r3
 8012166:	f002 ff91 	bl	801508c <osMessageWaiting>
 801216a:	4603      	mov	r3, r0
 801216c:	f1c3 0310 	rsb	r3, r3, #16
 8012170:	617b      	str	r3, [r7, #20]

  if (available_spaces != 0U)
 8012172:	697b      	ldr	r3, [r7, #20]
 8012174:	2b00      	cmp	r3, #0
 8012176:	d009      	beq.n	801218c <USBH_OS_PutMessage+0x46>
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
 8012178:	68fb      	ldr	r3, [r7, #12]
 801217a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 801217e:	68fb      	ldr	r3, [r7, #12]
 8012180:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8012184:	687a      	ldr	r2, [r7, #4]
 8012186:	4619      	mov	r1, r3
 8012188:	f002 fecc 	bl	8014f24 <osMessagePut>
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
  }
#endif /* (osCMSIS < 0x20000U) */
}
 801218c:	bf00      	nop
 801218e:	3718      	adds	r7, #24
 8012190:	46bd      	mov	sp, r7
 8012192:	bd80      	pop	{r7, pc}

08012194 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8012194:	b580      	push	{r7, lr}
 8012196:	b082      	sub	sp, #8
 8012198:	af00      	add	r7, sp, #0
 801219a:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 801219c:	2300      	movs	r3, #0
 801219e:	2200      	movs	r2, #0
 80121a0:	2101      	movs	r1, #1
 80121a2:	6878      	ldr	r0, [r7, #4]
 80121a4:	f7ff ffcf 	bl	8012146 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80121a8:	2300      	movs	r3, #0
}
 80121aa:	4618      	mov	r0, r3
 80121ac:	3708      	adds	r7, #8
 80121ae:	46bd      	mov	sp, r7
 80121b0:	bd80      	pop	{r7, pc}

080121b2 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80121b2:	b480      	push	{r7}
 80121b4:	b083      	sub	sp, #12
 80121b6:	af00      	add	r7, sp, #0
 80121b8:	6078      	str	r0, [r7, #4]
 80121ba:	460b      	mov	r3, r1
 80121bc:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 80121be:	78fb      	ldrb	r3, [r7, #3]
 80121c0:	2b0f      	cmp	r3, #15
 80121c2:	d80d      	bhi.n	80121e0 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80121c4:	78fb      	ldrb	r3, [r7, #3]
 80121c6:	687a      	ldr	r2, [r7, #4]
 80121c8:	33e0      	adds	r3, #224	@ 0xe0
 80121ca:	009b      	lsls	r3, r3, #2
 80121cc:	4413      	add	r3, r2
 80121ce:	685a      	ldr	r2, [r3, #4]
 80121d0:	78fb      	ldrb	r3, [r7, #3]
 80121d2:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80121d6:	6879      	ldr	r1, [r7, #4]
 80121d8:	33e0      	adds	r3, #224	@ 0xe0
 80121da:	009b      	lsls	r3, r3, #2
 80121dc:	440b      	add	r3, r1
 80121de:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80121e0:	2300      	movs	r3, #0
}
 80121e2:	4618      	mov	r0, r3
 80121e4:	370c      	adds	r7, #12
 80121e6:	46bd      	mov	sp, r7
 80121e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121ec:	4770      	bx	lr
	...

080121f0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80121f0:	b580      	push	{r7, lr}
 80121f2:	b084      	sub	sp, #16
 80121f4:	af00      	add	r7, sp, #0
 80121f6:	4603      	mov	r3, r0
 80121f8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80121fa:	79fb      	ldrb	r3, [r7, #7]
 80121fc:	4a08      	ldr	r2, [pc, #32]	@ (8012220 <disk_status+0x30>)
 80121fe:	009b      	lsls	r3, r3, #2
 8012200:	4413      	add	r3, r2
 8012202:	685b      	ldr	r3, [r3, #4]
 8012204:	685b      	ldr	r3, [r3, #4]
 8012206:	79fa      	ldrb	r2, [r7, #7]
 8012208:	4905      	ldr	r1, [pc, #20]	@ (8012220 <disk_status+0x30>)
 801220a:	440a      	add	r2, r1
 801220c:	7a12      	ldrb	r2, [r2, #8]
 801220e:	4610      	mov	r0, r2
 8012210:	4798      	blx	r3
 8012212:	4603      	mov	r3, r0
 8012214:	73fb      	strb	r3, [r7, #15]
  return stat;
 8012216:	7bfb      	ldrb	r3, [r7, #15]
}
 8012218:	4618      	mov	r0, r3
 801221a:	3710      	adds	r7, #16
 801221c:	46bd      	mov	sp, r7
 801221e:	bd80      	pop	{r7, pc}
 8012220:	200077a4 	.word	0x200077a4

08012224 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8012224:	b580      	push	{r7, lr}
 8012226:	b084      	sub	sp, #16
 8012228:	af00      	add	r7, sp, #0
 801222a:	4603      	mov	r3, r0
 801222c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 801222e:	2300      	movs	r3, #0
 8012230:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8012232:	79fb      	ldrb	r3, [r7, #7]
 8012234:	4a0d      	ldr	r2, [pc, #52]	@ (801226c <disk_initialize+0x48>)
 8012236:	5cd3      	ldrb	r3, [r2, r3]
 8012238:	2b00      	cmp	r3, #0
 801223a:	d111      	bne.n	8012260 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 801223c:	79fb      	ldrb	r3, [r7, #7]
 801223e:	4a0b      	ldr	r2, [pc, #44]	@ (801226c <disk_initialize+0x48>)
 8012240:	2101      	movs	r1, #1
 8012242:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8012244:	79fb      	ldrb	r3, [r7, #7]
 8012246:	4a09      	ldr	r2, [pc, #36]	@ (801226c <disk_initialize+0x48>)
 8012248:	009b      	lsls	r3, r3, #2
 801224a:	4413      	add	r3, r2
 801224c:	685b      	ldr	r3, [r3, #4]
 801224e:	681b      	ldr	r3, [r3, #0]
 8012250:	79fa      	ldrb	r2, [r7, #7]
 8012252:	4906      	ldr	r1, [pc, #24]	@ (801226c <disk_initialize+0x48>)
 8012254:	440a      	add	r2, r1
 8012256:	7a12      	ldrb	r2, [r2, #8]
 8012258:	4610      	mov	r0, r2
 801225a:	4798      	blx	r3
 801225c:	4603      	mov	r3, r0
 801225e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8012260:	7bfb      	ldrb	r3, [r7, #15]
}
 8012262:	4618      	mov	r0, r3
 8012264:	3710      	adds	r7, #16
 8012266:	46bd      	mov	sp, r7
 8012268:	bd80      	pop	{r7, pc}
 801226a:	bf00      	nop
 801226c:	200077a4 	.word	0x200077a4

08012270 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8012270:	b590      	push	{r4, r7, lr}
 8012272:	b087      	sub	sp, #28
 8012274:	af00      	add	r7, sp, #0
 8012276:	60b9      	str	r1, [r7, #8]
 8012278:	607a      	str	r2, [r7, #4]
 801227a:	603b      	str	r3, [r7, #0]
 801227c:	4603      	mov	r3, r0
 801227e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8012280:	7bfb      	ldrb	r3, [r7, #15]
 8012282:	4a0a      	ldr	r2, [pc, #40]	@ (80122ac <disk_read+0x3c>)
 8012284:	009b      	lsls	r3, r3, #2
 8012286:	4413      	add	r3, r2
 8012288:	685b      	ldr	r3, [r3, #4]
 801228a:	689c      	ldr	r4, [r3, #8]
 801228c:	7bfb      	ldrb	r3, [r7, #15]
 801228e:	4a07      	ldr	r2, [pc, #28]	@ (80122ac <disk_read+0x3c>)
 8012290:	4413      	add	r3, r2
 8012292:	7a18      	ldrb	r0, [r3, #8]
 8012294:	683b      	ldr	r3, [r7, #0]
 8012296:	687a      	ldr	r2, [r7, #4]
 8012298:	68b9      	ldr	r1, [r7, #8]
 801229a:	47a0      	blx	r4
 801229c:	4603      	mov	r3, r0
 801229e:	75fb      	strb	r3, [r7, #23]
  return res;
 80122a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80122a2:	4618      	mov	r0, r3
 80122a4:	371c      	adds	r7, #28
 80122a6:	46bd      	mov	sp, r7
 80122a8:	bd90      	pop	{r4, r7, pc}
 80122aa:	bf00      	nop
 80122ac:	200077a4 	.word	0x200077a4

080122b0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80122b0:	b590      	push	{r4, r7, lr}
 80122b2:	b087      	sub	sp, #28
 80122b4:	af00      	add	r7, sp, #0
 80122b6:	60b9      	str	r1, [r7, #8]
 80122b8:	607a      	str	r2, [r7, #4]
 80122ba:	603b      	str	r3, [r7, #0]
 80122bc:	4603      	mov	r3, r0
 80122be:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80122c0:	7bfb      	ldrb	r3, [r7, #15]
 80122c2:	4a0a      	ldr	r2, [pc, #40]	@ (80122ec <disk_write+0x3c>)
 80122c4:	009b      	lsls	r3, r3, #2
 80122c6:	4413      	add	r3, r2
 80122c8:	685b      	ldr	r3, [r3, #4]
 80122ca:	68dc      	ldr	r4, [r3, #12]
 80122cc:	7bfb      	ldrb	r3, [r7, #15]
 80122ce:	4a07      	ldr	r2, [pc, #28]	@ (80122ec <disk_write+0x3c>)
 80122d0:	4413      	add	r3, r2
 80122d2:	7a18      	ldrb	r0, [r3, #8]
 80122d4:	683b      	ldr	r3, [r7, #0]
 80122d6:	687a      	ldr	r2, [r7, #4]
 80122d8:	68b9      	ldr	r1, [r7, #8]
 80122da:	47a0      	blx	r4
 80122dc:	4603      	mov	r3, r0
 80122de:	75fb      	strb	r3, [r7, #23]
  return res;
 80122e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80122e2:	4618      	mov	r0, r3
 80122e4:	371c      	adds	r7, #28
 80122e6:	46bd      	mov	sp, r7
 80122e8:	bd90      	pop	{r4, r7, pc}
 80122ea:	bf00      	nop
 80122ec:	200077a4 	.word	0x200077a4

080122f0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80122f0:	b580      	push	{r7, lr}
 80122f2:	b084      	sub	sp, #16
 80122f4:	af00      	add	r7, sp, #0
 80122f6:	4603      	mov	r3, r0
 80122f8:	603a      	str	r2, [r7, #0]
 80122fa:	71fb      	strb	r3, [r7, #7]
 80122fc:	460b      	mov	r3, r1
 80122fe:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8012300:	79fb      	ldrb	r3, [r7, #7]
 8012302:	4a09      	ldr	r2, [pc, #36]	@ (8012328 <disk_ioctl+0x38>)
 8012304:	009b      	lsls	r3, r3, #2
 8012306:	4413      	add	r3, r2
 8012308:	685b      	ldr	r3, [r3, #4]
 801230a:	691b      	ldr	r3, [r3, #16]
 801230c:	79fa      	ldrb	r2, [r7, #7]
 801230e:	4906      	ldr	r1, [pc, #24]	@ (8012328 <disk_ioctl+0x38>)
 8012310:	440a      	add	r2, r1
 8012312:	7a10      	ldrb	r0, [r2, #8]
 8012314:	79b9      	ldrb	r1, [r7, #6]
 8012316:	683a      	ldr	r2, [r7, #0]
 8012318:	4798      	blx	r3
 801231a:	4603      	mov	r3, r0
 801231c:	73fb      	strb	r3, [r7, #15]
  return res;
 801231e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012320:	4618      	mov	r0, r3
 8012322:	3710      	adds	r7, #16
 8012324:	46bd      	mov	sp, r7
 8012326:	bd80      	pop	{r7, pc}
 8012328:	200077a4 	.word	0x200077a4

0801232c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 801232c:	b480      	push	{r7}
 801232e:	b085      	sub	sp, #20
 8012330:	af00      	add	r7, sp, #0
 8012332:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8012334:	687b      	ldr	r3, [r7, #4]
 8012336:	3301      	adds	r3, #1
 8012338:	781b      	ldrb	r3, [r3, #0]
 801233a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 801233c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8012340:	021b      	lsls	r3, r3, #8
 8012342:	b21a      	sxth	r2, r3
 8012344:	687b      	ldr	r3, [r7, #4]
 8012346:	781b      	ldrb	r3, [r3, #0]
 8012348:	b21b      	sxth	r3, r3
 801234a:	4313      	orrs	r3, r2
 801234c:	b21b      	sxth	r3, r3
 801234e:	81fb      	strh	r3, [r7, #14]
	return rv;
 8012350:	89fb      	ldrh	r3, [r7, #14]
}
 8012352:	4618      	mov	r0, r3
 8012354:	3714      	adds	r7, #20
 8012356:	46bd      	mov	sp, r7
 8012358:	f85d 7b04 	ldr.w	r7, [sp], #4
 801235c:	4770      	bx	lr

0801235e <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 801235e:	b480      	push	{r7}
 8012360:	b085      	sub	sp, #20
 8012362:	af00      	add	r7, sp, #0
 8012364:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8012366:	687b      	ldr	r3, [r7, #4]
 8012368:	3303      	adds	r3, #3
 801236a:	781b      	ldrb	r3, [r3, #0]
 801236c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 801236e:	68fb      	ldr	r3, [r7, #12]
 8012370:	021b      	lsls	r3, r3, #8
 8012372:	687a      	ldr	r2, [r7, #4]
 8012374:	3202      	adds	r2, #2
 8012376:	7812      	ldrb	r2, [r2, #0]
 8012378:	4313      	orrs	r3, r2
 801237a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 801237c:	68fb      	ldr	r3, [r7, #12]
 801237e:	021b      	lsls	r3, r3, #8
 8012380:	687a      	ldr	r2, [r7, #4]
 8012382:	3201      	adds	r2, #1
 8012384:	7812      	ldrb	r2, [r2, #0]
 8012386:	4313      	orrs	r3, r2
 8012388:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 801238a:	68fb      	ldr	r3, [r7, #12]
 801238c:	021b      	lsls	r3, r3, #8
 801238e:	687a      	ldr	r2, [r7, #4]
 8012390:	7812      	ldrb	r2, [r2, #0]
 8012392:	4313      	orrs	r3, r2
 8012394:	60fb      	str	r3, [r7, #12]
	return rv;
 8012396:	68fb      	ldr	r3, [r7, #12]
}
 8012398:	4618      	mov	r0, r3
 801239a:	3714      	adds	r7, #20
 801239c:	46bd      	mov	sp, r7
 801239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123a2:	4770      	bx	lr

080123a4 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80123a4:	b480      	push	{r7}
 80123a6:	b083      	sub	sp, #12
 80123a8:	af00      	add	r7, sp, #0
 80123aa:	6078      	str	r0, [r7, #4]
 80123ac:	460b      	mov	r3, r1
 80123ae:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80123b0:	687b      	ldr	r3, [r7, #4]
 80123b2:	1c5a      	adds	r2, r3, #1
 80123b4:	607a      	str	r2, [r7, #4]
 80123b6:	887a      	ldrh	r2, [r7, #2]
 80123b8:	b2d2      	uxtb	r2, r2
 80123ba:	701a      	strb	r2, [r3, #0]
 80123bc:	887b      	ldrh	r3, [r7, #2]
 80123be:	0a1b      	lsrs	r3, r3, #8
 80123c0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80123c2:	687b      	ldr	r3, [r7, #4]
 80123c4:	1c5a      	adds	r2, r3, #1
 80123c6:	607a      	str	r2, [r7, #4]
 80123c8:	887a      	ldrh	r2, [r7, #2]
 80123ca:	b2d2      	uxtb	r2, r2
 80123cc:	701a      	strb	r2, [r3, #0]
}
 80123ce:	bf00      	nop
 80123d0:	370c      	adds	r7, #12
 80123d2:	46bd      	mov	sp, r7
 80123d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123d8:	4770      	bx	lr

080123da <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80123da:	b480      	push	{r7}
 80123dc:	b083      	sub	sp, #12
 80123de:	af00      	add	r7, sp, #0
 80123e0:	6078      	str	r0, [r7, #4]
 80123e2:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80123e4:	687b      	ldr	r3, [r7, #4]
 80123e6:	1c5a      	adds	r2, r3, #1
 80123e8:	607a      	str	r2, [r7, #4]
 80123ea:	683a      	ldr	r2, [r7, #0]
 80123ec:	b2d2      	uxtb	r2, r2
 80123ee:	701a      	strb	r2, [r3, #0]
 80123f0:	683b      	ldr	r3, [r7, #0]
 80123f2:	0a1b      	lsrs	r3, r3, #8
 80123f4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80123f6:	687b      	ldr	r3, [r7, #4]
 80123f8:	1c5a      	adds	r2, r3, #1
 80123fa:	607a      	str	r2, [r7, #4]
 80123fc:	683a      	ldr	r2, [r7, #0]
 80123fe:	b2d2      	uxtb	r2, r2
 8012400:	701a      	strb	r2, [r3, #0]
 8012402:	683b      	ldr	r3, [r7, #0]
 8012404:	0a1b      	lsrs	r3, r3, #8
 8012406:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012408:	687b      	ldr	r3, [r7, #4]
 801240a:	1c5a      	adds	r2, r3, #1
 801240c:	607a      	str	r2, [r7, #4]
 801240e:	683a      	ldr	r2, [r7, #0]
 8012410:	b2d2      	uxtb	r2, r2
 8012412:	701a      	strb	r2, [r3, #0]
 8012414:	683b      	ldr	r3, [r7, #0]
 8012416:	0a1b      	lsrs	r3, r3, #8
 8012418:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 801241a:	687b      	ldr	r3, [r7, #4]
 801241c:	1c5a      	adds	r2, r3, #1
 801241e:	607a      	str	r2, [r7, #4]
 8012420:	683a      	ldr	r2, [r7, #0]
 8012422:	b2d2      	uxtb	r2, r2
 8012424:	701a      	strb	r2, [r3, #0]
}
 8012426:	bf00      	nop
 8012428:	370c      	adds	r7, #12
 801242a:	46bd      	mov	sp, r7
 801242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012430:	4770      	bx	lr

08012432 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8012432:	b480      	push	{r7}
 8012434:	b087      	sub	sp, #28
 8012436:	af00      	add	r7, sp, #0
 8012438:	60f8      	str	r0, [r7, #12]
 801243a:	60b9      	str	r1, [r7, #8]
 801243c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 801243e:	68fb      	ldr	r3, [r7, #12]
 8012440:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8012442:	68bb      	ldr	r3, [r7, #8]
 8012444:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8012446:	687b      	ldr	r3, [r7, #4]
 8012448:	2b00      	cmp	r3, #0
 801244a:	d00d      	beq.n	8012468 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 801244c:	693a      	ldr	r2, [r7, #16]
 801244e:	1c53      	adds	r3, r2, #1
 8012450:	613b      	str	r3, [r7, #16]
 8012452:	697b      	ldr	r3, [r7, #20]
 8012454:	1c59      	adds	r1, r3, #1
 8012456:	6179      	str	r1, [r7, #20]
 8012458:	7812      	ldrb	r2, [r2, #0]
 801245a:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 801245c:	687b      	ldr	r3, [r7, #4]
 801245e:	3b01      	subs	r3, #1
 8012460:	607b      	str	r3, [r7, #4]
 8012462:	687b      	ldr	r3, [r7, #4]
 8012464:	2b00      	cmp	r3, #0
 8012466:	d1f1      	bne.n	801244c <mem_cpy+0x1a>
	}
}
 8012468:	bf00      	nop
 801246a:	371c      	adds	r7, #28
 801246c:	46bd      	mov	sp, r7
 801246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012472:	4770      	bx	lr

08012474 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8012474:	b480      	push	{r7}
 8012476:	b087      	sub	sp, #28
 8012478:	af00      	add	r7, sp, #0
 801247a:	60f8      	str	r0, [r7, #12]
 801247c:	60b9      	str	r1, [r7, #8]
 801247e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8012480:	68fb      	ldr	r3, [r7, #12]
 8012482:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8012484:	697b      	ldr	r3, [r7, #20]
 8012486:	1c5a      	adds	r2, r3, #1
 8012488:	617a      	str	r2, [r7, #20]
 801248a:	68ba      	ldr	r2, [r7, #8]
 801248c:	b2d2      	uxtb	r2, r2
 801248e:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8012490:	687b      	ldr	r3, [r7, #4]
 8012492:	3b01      	subs	r3, #1
 8012494:	607b      	str	r3, [r7, #4]
 8012496:	687b      	ldr	r3, [r7, #4]
 8012498:	2b00      	cmp	r3, #0
 801249a:	d1f3      	bne.n	8012484 <mem_set+0x10>
}
 801249c:	bf00      	nop
 801249e:	bf00      	nop
 80124a0:	371c      	adds	r7, #28
 80124a2:	46bd      	mov	sp, r7
 80124a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124a8:	4770      	bx	lr

080124aa <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80124aa:	b480      	push	{r7}
 80124ac:	b089      	sub	sp, #36	@ 0x24
 80124ae:	af00      	add	r7, sp, #0
 80124b0:	60f8      	str	r0, [r7, #12]
 80124b2:	60b9      	str	r1, [r7, #8]
 80124b4:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80124b6:	68fb      	ldr	r3, [r7, #12]
 80124b8:	61fb      	str	r3, [r7, #28]
 80124ba:	68bb      	ldr	r3, [r7, #8]
 80124bc:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80124be:	2300      	movs	r3, #0
 80124c0:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80124c2:	69fb      	ldr	r3, [r7, #28]
 80124c4:	1c5a      	adds	r2, r3, #1
 80124c6:	61fa      	str	r2, [r7, #28]
 80124c8:	781b      	ldrb	r3, [r3, #0]
 80124ca:	4619      	mov	r1, r3
 80124cc:	69bb      	ldr	r3, [r7, #24]
 80124ce:	1c5a      	adds	r2, r3, #1
 80124d0:	61ba      	str	r2, [r7, #24]
 80124d2:	781b      	ldrb	r3, [r3, #0]
 80124d4:	1acb      	subs	r3, r1, r3
 80124d6:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80124d8:	687b      	ldr	r3, [r7, #4]
 80124da:	3b01      	subs	r3, #1
 80124dc:	607b      	str	r3, [r7, #4]
 80124de:	687b      	ldr	r3, [r7, #4]
 80124e0:	2b00      	cmp	r3, #0
 80124e2:	d002      	beq.n	80124ea <mem_cmp+0x40>
 80124e4:	697b      	ldr	r3, [r7, #20]
 80124e6:	2b00      	cmp	r3, #0
 80124e8:	d0eb      	beq.n	80124c2 <mem_cmp+0x18>

	return r;
 80124ea:	697b      	ldr	r3, [r7, #20]
}
 80124ec:	4618      	mov	r0, r3
 80124ee:	3724      	adds	r7, #36	@ 0x24
 80124f0:	46bd      	mov	sp, r7
 80124f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124f6:	4770      	bx	lr

080124f8 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80124f8:	b480      	push	{r7}
 80124fa:	b083      	sub	sp, #12
 80124fc:	af00      	add	r7, sp, #0
 80124fe:	6078      	str	r0, [r7, #4]
 8012500:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8012502:	e002      	b.n	801250a <chk_chr+0x12>
 8012504:	687b      	ldr	r3, [r7, #4]
 8012506:	3301      	adds	r3, #1
 8012508:	607b      	str	r3, [r7, #4]
 801250a:	687b      	ldr	r3, [r7, #4]
 801250c:	781b      	ldrb	r3, [r3, #0]
 801250e:	2b00      	cmp	r3, #0
 8012510:	d005      	beq.n	801251e <chk_chr+0x26>
 8012512:	687b      	ldr	r3, [r7, #4]
 8012514:	781b      	ldrb	r3, [r3, #0]
 8012516:	461a      	mov	r2, r3
 8012518:	683b      	ldr	r3, [r7, #0]
 801251a:	4293      	cmp	r3, r2
 801251c:	d1f2      	bne.n	8012504 <chk_chr+0xc>
	return *str;
 801251e:	687b      	ldr	r3, [r7, #4]
 8012520:	781b      	ldrb	r3, [r3, #0]
}
 8012522:	4618      	mov	r0, r3
 8012524:	370c      	adds	r7, #12
 8012526:	46bd      	mov	sp, r7
 8012528:	f85d 7b04 	ldr.w	r7, [sp], #4
 801252c:	4770      	bx	lr

0801252e <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 801252e:	b580      	push	{r7, lr}
 8012530:	b082      	sub	sp, #8
 8012532:	af00      	add	r7, sp, #0
 8012534:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8012536:	687b      	ldr	r3, [r7, #4]
 8012538:	2b00      	cmp	r3, #0
 801253a:	d009      	beq.n	8012550 <lock_fs+0x22>
 801253c:	687b      	ldr	r3, [r7, #4]
 801253e:	68db      	ldr	r3, [r3, #12]
 8012540:	4618      	mov	r0, r3
 8012542:	f002 fb36 	bl	8014bb2 <ff_req_grant>
 8012546:	4603      	mov	r3, r0
 8012548:	2b00      	cmp	r3, #0
 801254a:	d001      	beq.n	8012550 <lock_fs+0x22>
 801254c:	2301      	movs	r3, #1
 801254e:	e000      	b.n	8012552 <lock_fs+0x24>
 8012550:	2300      	movs	r3, #0
}
 8012552:	4618      	mov	r0, r3
 8012554:	3708      	adds	r7, #8
 8012556:	46bd      	mov	sp, r7
 8012558:	bd80      	pop	{r7, pc}

0801255a <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 801255a:	b580      	push	{r7, lr}
 801255c:	b082      	sub	sp, #8
 801255e:	af00      	add	r7, sp, #0
 8012560:	6078      	str	r0, [r7, #4]
 8012562:	460b      	mov	r3, r1
 8012564:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 8012566:	687b      	ldr	r3, [r7, #4]
 8012568:	2b00      	cmp	r3, #0
 801256a:	d00d      	beq.n	8012588 <unlock_fs+0x2e>
 801256c:	78fb      	ldrb	r3, [r7, #3]
 801256e:	2b0c      	cmp	r3, #12
 8012570:	d00a      	beq.n	8012588 <unlock_fs+0x2e>
 8012572:	78fb      	ldrb	r3, [r7, #3]
 8012574:	2b0b      	cmp	r3, #11
 8012576:	d007      	beq.n	8012588 <unlock_fs+0x2e>
 8012578:	78fb      	ldrb	r3, [r7, #3]
 801257a:	2b0f      	cmp	r3, #15
 801257c:	d004      	beq.n	8012588 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 801257e:	687b      	ldr	r3, [r7, #4]
 8012580:	68db      	ldr	r3, [r3, #12]
 8012582:	4618      	mov	r0, r3
 8012584:	f002 fb2a 	bl	8014bdc <ff_rel_grant>
	}
}
 8012588:	bf00      	nop
 801258a:	3708      	adds	r7, #8
 801258c:	46bd      	mov	sp, r7
 801258e:	bd80      	pop	{r7, pc}

08012590 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8012590:	b480      	push	{r7}
 8012592:	b085      	sub	sp, #20
 8012594:	af00      	add	r7, sp, #0
 8012596:	6078      	str	r0, [r7, #4]
 8012598:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 801259a:	2300      	movs	r3, #0
 801259c:	60bb      	str	r3, [r7, #8]
 801259e:	68bb      	ldr	r3, [r7, #8]
 80125a0:	60fb      	str	r3, [r7, #12]
 80125a2:	e029      	b.n	80125f8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80125a4:	4a27      	ldr	r2, [pc, #156]	@ (8012644 <chk_lock+0xb4>)
 80125a6:	68fb      	ldr	r3, [r7, #12]
 80125a8:	011b      	lsls	r3, r3, #4
 80125aa:	4413      	add	r3, r2
 80125ac:	681b      	ldr	r3, [r3, #0]
 80125ae:	2b00      	cmp	r3, #0
 80125b0:	d01d      	beq.n	80125ee <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80125b2:	4a24      	ldr	r2, [pc, #144]	@ (8012644 <chk_lock+0xb4>)
 80125b4:	68fb      	ldr	r3, [r7, #12]
 80125b6:	011b      	lsls	r3, r3, #4
 80125b8:	4413      	add	r3, r2
 80125ba:	681a      	ldr	r2, [r3, #0]
 80125bc:	687b      	ldr	r3, [r7, #4]
 80125be:	681b      	ldr	r3, [r3, #0]
 80125c0:	429a      	cmp	r2, r3
 80125c2:	d116      	bne.n	80125f2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80125c4:	4a1f      	ldr	r2, [pc, #124]	@ (8012644 <chk_lock+0xb4>)
 80125c6:	68fb      	ldr	r3, [r7, #12]
 80125c8:	011b      	lsls	r3, r3, #4
 80125ca:	4413      	add	r3, r2
 80125cc:	3304      	adds	r3, #4
 80125ce:	681a      	ldr	r2, [r3, #0]
 80125d0:	687b      	ldr	r3, [r7, #4]
 80125d2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80125d4:	429a      	cmp	r2, r3
 80125d6:	d10c      	bne.n	80125f2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80125d8:	4a1a      	ldr	r2, [pc, #104]	@ (8012644 <chk_lock+0xb4>)
 80125da:	68fb      	ldr	r3, [r7, #12]
 80125dc:	011b      	lsls	r3, r3, #4
 80125de:	4413      	add	r3, r2
 80125e0:	3308      	adds	r3, #8
 80125e2:	681a      	ldr	r2, [r3, #0]
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80125e8:	429a      	cmp	r2, r3
 80125ea:	d102      	bne.n	80125f2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80125ec:	e007      	b.n	80125fe <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80125ee:	2301      	movs	r3, #1
 80125f0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80125f2:	68fb      	ldr	r3, [r7, #12]
 80125f4:	3301      	adds	r3, #1
 80125f6:	60fb      	str	r3, [r7, #12]
 80125f8:	68fb      	ldr	r3, [r7, #12]
 80125fa:	2b01      	cmp	r3, #1
 80125fc:	d9d2      	bls.n	80125a4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80125fe:	68fb      	ldr	r3, [r7, #12]
 8012600:	2b02      	cmp	r3, #2
 8012602:	d109      	bne.n	8012618 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8012604:	68bb      	ldr	r3, [r7, #8]
 8012606:	2b00      	cmp	r3, #0
 8012608:	d102      	bne.n	8012610 <chk_lock+0x80>
 801260a:	683b      	ldr	r3, [r7, #0]
 801260c:	2b02      	cmp	r3, #2
 801260e:	d101      	bne.n	8012614 <chk_lock+0x84>
 8012610:	2300      	movs	r3, #0
 8012612:	e010      	b.n	8012636 <chk_lock+0xa6>
 8012614:	2312      	movs	r3, #18
 8012616:	e00e      	b.n	8012636 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8012618:	683b      	ldr	r3, [r7, #0]
 801261a:	2b00      	cmp	r3, #0
 801261c:	d108      	bne.n	8012630 <chk_lock+0xa0>
 801261e:	4a09      	ldr	r2, [pc, #36]	@ (8012644 <chk_lock+0xb4>)
 8012620:	68fb      	ldr	r3, [r7, #12]
 8012622:	011b      	lsls	r3, r3, #4
 8012624:	4413      	add	r3, r2
 8012626:	330c      	adds	r3, #12
 8012628:	881b      	ldrh	r3, [r3, #0]
 801262a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801262e:	d101      	bne.n	8012634 <chk_lock+0xa4>
 8012630:	2310      	movs	r3, #16
 8012632:	e000      	b.n	8012636 <chk_lock+0xa6>
 8012634:	2300      	movs	r3, #0
}
 8012636:	4618      	mov	r0, r3
 8012638:	3714      	adds	r7, #20
 801263a:	46bd      	mov	sp, r7
 801263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012640:	4770      	bx	lr
 8012642:	bf00      	nop
 8012644:	20007784 	.word	0x20007784

08012648 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8012648:	b480      	push	{r7}
 801264a:	b083      	sub	sp, #12
 801264c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 801264e:	2300      	movs	r3, #0
 8012650:	607b      	str	r3, [r7, #4]
 8012652:	e002      	b.n	801265a <enq_lock+0x12>
 8012654:	687b      	ldr	r3, [r7, #4]
 8012656:	3301      	adds	r3, #1
 8012658:	607b      	str	r3, [r7, #4]
 801265a:	687b      	ldr	r3, [r7, #4]
 801265c:	2b01      	cmp	r3, #1
 801265e:	d806      	bhi.n	801266e <enq_lock+0x26>
 8012660:	4a09      	ldr	r2, [pc, #36]	@ (8012688 <enq_lock+0x40>)
 8012662:	687b      	ldr	r3, [r7, #4]
 8012664:	011b      	lsls	r3, r3, #4
 8012666:	4413      	add	r3, r2
 8012668:	681b      	ldr	r3, [r3, #0]
 801266a:	2b00      	cmp	r3, #0
 801266c:	d1f2      	bne.n	8012654 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 801266e:	687b      	ldr	r3, [r7, #4]
 8012670:	2b02      	cmp	r3, #2
 8012672:	bf14      	ite	ne
 8012674:	2301      	movne	r3, #1
 8012676:	2300      	moveq	r3, #0
 8012678:	b2db      	uxtb	r3, r3
}
 801267a:	4618      	mov	r0, r3
 801267c:	370c      	adds	r7, #12
 801267e:	46bd      	mov	sp, r7
 8012680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012684:	4770      	bx	lr
 8012686:	bf00      	nop
 8012688:	20007784 	.word	0x20007784

0801268c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 801268c:	b480      	push	{r7}
 801268e:	b085      	sub	sp, #20
 8012690:	af00      	add	r7, sp, #0
 8012692:	6078      	str	r0, [r7, #4]
 8012694:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8012696:	2300      	movs	r3, #0
 8012698:	60fb      	str	r3, [r7, #12]
 801269a:	e01f      	b.n	80126dc <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 801269c:	4a41      	ldr	r2, [pc, #260]	@ (80127a4 <inc_lock+0x118>)
 801269e:	68fb      	ldr	r3, [r7, #12]
 80126a0:	011b      	lsls	r3, r3, #4
 80126a2:	4413      	add	r3, r2
 80126a4:	681a      	ldr	r2, [r3, #0]
 80126a6:	687b      	ldr	r3, [r7, #4]
 80126a8:	681b      	ldr	r3, [r3, #0]
 80126aa:	429a      	cmp	r2, r3
 80126ac:	d113      	bne.n	80126d6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80126ae:	4a3d      	ldr	r2, [pc, #244]	@ (80127a4 <inc_lock+0x118>)
 80126b0:	68fb      	ldr	r3, [r7, #12]
 80126b2:	011b      	lsls	r3, r3, #4
 80126b4:	4413      	add	r3, r2
 80126b6:	3304      	adds	r3, #4
 80126b8:	681a      	ldr	r2, [r3, #0]
 80126ba:	687b      	ldr	r3, [r7, #4]
 80126bc:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80126be:	429a      	cmp	r2, r3
 80126c0:	d109      	bne.n	80126d6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80126c2:	4a38      	ldr	r2, [pc, #224]	@ (80127a4 <inc_lock+0x118>)
 80126c4:	68fb      	ldr	r3, [r7, #12]
 80126c6:	011b      	lsls	r3, r3, #4
 80126c8:	4413      	add	r3, r2
 80126ca:	3308      	adds	r3, #8
 80126cc:	681a      	ldr	r2, [r3, #0]
 80126ce:	687b      	ldr	r3, [r7, #4]
 80126d0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80126d2:	429a      	cmp	r2, r3
 80126d4:	d006      	beq.n	80126e4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80126d6:	68fb      	ldr	r3, [r7, #12]
 80126d8:	3301      	adds	r3, #1
 80126da:	60fb      	str	r3, [r7, #12]
 80126dc:	68fb      	ldr	r3, [r7, #12]
 80126de:	2b01      	cmp	r3, #1
 80126e0:	d9dc      	bls.n	801269c <inc_lock+0x10>
 80126e2:	e000      	b.n	80126e6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80126e4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80126e6:	68fb      	ldr	r3, [r7, #12]
 80126e8:	2b02      	cmp	r3, #2
 80126ea:	d132      	bne.n	8012752 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80126ec:	2300      	movs	r3, #0
 80126ee:	60fb      	str	r3, [r7, #12]
 80126f0:	e002      	b.n	80126f8 <inc_lock+0x6c>
 80126f2:	68fb      	ldr	r3, [r7, #12]
 80126f4:	3301      	adds	r3, #1
 80126f6:	60fb      	str	r3, [r7, #12]
 80126f8:	68fb      	ldr	r3, [r7, #12]
 80126fa:	2b01      	cmp	r3, #1
 80126fc:	d806      	bhi.n	801270c <inc_lock+0x80>
 80126fe:	4a29      	ldr	r2, [pc, #164]	@ (80127a4 <inc_lock+0x118>)
 8012700:	68fb      	ldr	r3, [r7, #12]
 8012702:	011b      	lsls	r3, r3, #4
 8012704:	4413      	add	r3, r2
 8012706:	681b      	ldr	r3, [r3, #0]
 8012708:	2b00      	cmp	r3, #0
 801270a:	d1f2      	bne.n	80126f2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 801270c:	68fb      	ldr	r3, [r7, #12]
 801270e:	2b02      	cmp	r3, #2
 8012710:	d101      	bne.n	8012716 <inc_lock+0x8a>
 8012712:	2300      	movs	r3, #0
 8012714:	e040      	b.n	8012798 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8012716:	687b      	ldr	r3, [r7, #4]
 8012718:	681a      	ldr	r2, [r3, #0]
 801271a:	4922      	ldr	r1, [pc, #136]	@ (80127a4 <inc_lock+0x118>)
 801271c:	68fb      	ldr	r3, [r7, #12]
 801271e:	011b      	lsls	r3, r3, #4
 8012720:	440b      	add	r3, r1
 8012722:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8012724:	687b      	ldr	r3, [r7, #4]
 8012726:	689a      	ldr	r2, [r3, #8]
 8012728:	491e      	ldr	r1, [pc, #120]	@ (80127a4 <inc_lock+0x118>)
 801272a:	68fb      	ldr	r3, [r7, #12]
 801272c:	011b      	lsls	r3, r3, #4
 801272e:	440b      	add	r3, r1
 8012730:	3304      	adds	r3, #4
 8012732:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8012734:	687b      	ldr	r3, [r7, #4]
 8012736:	695a      	ldr	r2, [r3, #20]
 8012738:	491a      	ldr	r1, [pc, #104]	@ (80127a4 <inc_lock+0x118>)
 801273a:	68fb      	ldr	r3, [r7, #12]
 801273c:	011b      	lsls	r3, r3, #4
 801273e:	440b      	add	r3, r1
 8012740:	3308      	adds	r3, #8
 8012742:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8012744:	4a17      	ldr	r2, [pc, #92]	@ (80127a4 <inc_lock+0x118>)
 8012746:	68fb      	ldr	r3, [r7, #12]
 8012748:	011b      	lsls	r3, r3, #4
 801274a:	4413      	add	r3, r2
 801274c:	330c      	adds	r3, #12
 801274e:	2200      	movs	r2, #0
 8012750:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8012752:	683b      	ldr	r3, [r7, #0]
 8012754:	2b00      	cmp	r3, #0
 8012756:	d009      	beq.n	801276c <inc_lock+0xe0>
 8012758:	4a12      	ldr	r2, [pc, #72]	@ (80127a4 <inc_lock+0x118>)
 801275a:	68fb      	ldr	r3, [r7, #12]
 801275c:	011b      	lsls	r3, r3, #4
 801275e:	4413      	add	r3, r2
 8012760:	330c      	adds	r3, #12
 8012762:	881b      	ldrh	r3, [r3, #0]
 8012764:	2b00      	cmp	r3, #0
 8012766:	d001      	beq.n	801276c <inc_lock+0xe0>
 8012768:	2300      	movs	r3, #0
 801276a:	e015      	b.n	8012798 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 801276c:	683b      	ldr	r3, [r7, #0]
 801276e:	2b00      	cmp	r3, #0
 8012770:	d108      	bne.n	8012784 <inc_lock+0xf8>
 8012772:	4a0c      	ldr	r2, [pc, #48]	@ (80127a4 <inc_lock+0x118>)
 8012774:	68fb      	ldr	r3, [r7, #12]
 8012776:	011b      	lsls	r3, r3, #4
 8012778:	4413      	add	r3, r2
 801277a:	330c      	adds	r3, #12
 801277c:	881b      	ldrh	r3, [r3, #0]
 801277e:	3301      	adds	r3, #1
 8012780:	b29a      	uxth	r2, r3
 8012782:	e001      	b.n	8012788 <inc_lock+0xfc>
 8012784:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8012788:	4906      	ldr	r1, [pc, #24]	@ (80127a4 <inc_lock+0x118>)
 801278a:	68fb      	ldr	r3, [r7, #12]
 801278c:	011b      	lsls	r3, r3, #4
 801278e:	440b      	add	r3, r1
 8012790:	330c      	adds	r3, #12
 8012792:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8012794:	68fb      	ldr	r3, [r7, #12]
 8012796:	3301      	adds	r3, #1
}
 8012798:	4618      	mov	r0, r3
 801279a:	3714      	adds	r7, #20
 801279c:	46bd      	mov	sp, r7
 801279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127a2:	4770      	bx	lr
 80127a4:	20007784 	.word	0x20007784

080127a8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80127a8:	b480      	push	{r7}
 80127aa:	b085      	sub	sp, #20
 80127ac:	af00      	add	r7, sp, #0
 80127ae:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	3b01      	subs	r3, #1
 80127b4:	607b      	str	r3, [r7, #4]
 80127b6:	687b      	ldr	r3, [r7, #4]
 80127b8:	2b01      	cmp	r3, #1
 80127ba:	d825      	bhi.n	8012808 <dec_lock+0x60>
		n = Files[i].ctr;
 80127bc:	4a17      	ldr	r2, [pc, #92]	@ (801281c <dec_lock+0x74>)
 80127be:	687b      	ldr	r3, [r7, #4]
 80127c0:	011b      	lsls	r3, r3, #4
 80127c2:	4413      	add	r3, r2
 80127c4:	330c      	adds	r3, #12
 80127c6:	881b      	ldrh	r3, [r3, #0]
 80127c8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80127ca:	89fb      	ldrh	r3, [r7, #14]
 80127cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80127d0:	d101      	bne.n	80127d6 <dec_lock+0x2e>
 80127d2:	2300      	movs	r3, #0
 80127d4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80127d6:	89fb      	ldrh	r3, [r7, #14]
 80127d8:	2b00      	cmp	r3, #0
 80127da:	d002      	beq.n	80127e2 <dec_lock+0x3a>
 80127dc:	89fb      	ldrh	r3, [r7, #14]
 80127de:	3b01      	subs	r3, #1
 80127e0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80127e2:	4a0e      	ldr	r2, [pc, #56]	@ (801281c <dec_lock+0x74>)
 80127e4:	687b      	ldr	r3, [r7, #4]
 80127e6:	011b      	lsls	r3, r3, #4
 80127e8:	4413      	add	r3, r2
 80127ea:	330c      	adds	r3, #12
 80127ec:	89fa      	ldrh	r2, [r7, #14]
 80127ee:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80127f0:	89fb      	ldrh	r3, [r7, #14]
 80127f2:	2b00      	cmp	r3, #0
 80127f4:	d105      	bne.n	8012802 <dec_lock+0x5a>
 80127f6:	4a09      	ldr	r2, [pc, #36]	@ (801281c <dec_lock+0x74>)
 80127f8:	687b      	ldr	r3, [r7, #4]
 80127fa:	011b      	lsls	r3, r3, #4
 80127fc:	4413      	add	r3, r2
 80127fe:	2200      	movs	r2, #0
 8012800:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8012802:	2300      	movs	r3, #0
 8012804:	737b      	strb	r3, [r7, #13]
 8012806:	e001      	b.n	801280c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8012808:	2302      	movs	r3, #2
 801280a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 801280c:	7b7b      	ldrb	r3, [r7, #13]
}
 801280e:	4618      	mov	r0, r3
 8012810:	3714      	adds	r7, #20
 8012812:	46bd      	mov	sp, r7
 8012814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012818:	4770      	bx	lr
 801281a:	bf00      	nop
 801281c:	20007784 	.word	0x20007784

08012820 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8012820:	b480      	push	{r7}
 8012822:	b085      	sub	sp, #20
 8012824:	af00      	add	r7, sp, #0
 8012826:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8012828:	2300      	movs	r3, #0
 801282a:	60fb      	str	r3, [r7, #12]
 801282c:	e010      	b.n	8012850 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 801282e:	4a0d      	ldr	r2, [pc, #52]	@ (8012864 <clear_lock+0x44>)
 8012830:	68fb      	ldr	r3, [r7, #12]
 8012832:	011b      	lsls	r3, r3, #4
 8012834:	4413      	add	r3, r2
 8012836:	681b      	ldr	r3, [r3, #0]
 8012838:	687a      	ldr	r2, [r7, #4]
 801283a:	429a      	cmp	r2, r3
 801283c:	d105      	bne.n	801284a <clear_lock+0x2a>
 801283e:	4a09      	ldr	r2, [pc, #36]	@ (8012864 <clear_lock+0x44>)
 8012840:	68fb      	ldr	r3, [r7, #12]
 8012842:	011b      	lsls	r3, r3, #4
 8012844:	4413      	add	r3, r2
 8012846:	2200      	movs	r2, #0
 8012848:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 801284a:	68fb      	ldr	r3, [r7, #12]
 801284c:	3301      	adds	r3, #1
 801284e:	60fb      	str	r3, [r7, #12]
 8012850:	68fb      	ldr	r3, [r7, #12]
 8012852:	2b01      	cmp	r3, #1
 8012854:	d9eb      	bls.n	801282e <clear_lock+0xe>
	}
}
 8012856:	bf00      	nop
 8012858:	bf00      	nop
 801285a:	3714      	adds	r7, #20
 801285c:	46bd      	mov	sp, r7
 801285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012862:	4770      	bx	lr
 8012864:	20007784 	.word	0x20007784

08012868 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8012868:	b580      	push	{r7, lr}
 801286a:	b086      	sub	sp, #24
 801286c:	af00      	add	r7, sp, #0
 801286e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8012870:	2300      	movs	r3, #0
 8012872:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8012874:	687b      	ldr	r3, [r7, #4]
 8012876:	78db      	ldrb	r3, [r3, #3]
 8012878:	2b00      	cmp	r3, #0
 801287a:	d034      	beq.n	80128e6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 801287c:	687b      	ldr	r3, [r7, #4]
 801287e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012880:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8012882:	687b      	ldr	r3, [r7, #4]
 8012884:	7858      	ldrb	r0, [r3, #1]
 8012886:	687b      	ldr	r3, [r7, #4]
 8012888:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 801288c:	2301      	movs	r3, #1
 801288e:	697a      	ldr	r2, [r7, #20]
 8012890:	f7ff fd0e 	bl	80122b0 <disk_write>
 8012894:	4603      	mov	r3, r0
 8012896:	2b00      	cmp	r3, #0
 8012898:	d002      	beq.n	80128a0 <sync_window+0x38>
			res = FR_DISK_ERR;
 801289a:	2301      	movs	r3, #1
 801289c:	73fb      	strb	r3, [r7, #15]
 801289e:	e022      	b.n	80128e6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80128a0:	687b      	ldr	r3, [r7, #4]
 80128a2:	2200      	movs	r2, #0
 80128a4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80128a6:	687b      	ldr	r3, [r7, #4]
 80128a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80128aa:	697a      	ldr	r2, [r7, #20]
 80128ac:	1ad2      	subs	r2, r2, r3
 80128ae:	687b      	ldr	r3, [r7, #4]
 80128b0:	69db      	ldr	r3, [r3, #28]
 80128b2:	429a      	cmp	r2, r3
 80128b4:	d217      	bcs.n	80128e6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80128b6:	687b      	ldr	r3, [r7, #4]
 80128b8:	789b      	ldrb	r3, [r3, #2]
 80128ba:	613b      	str	r3, [r7, #16]
 80128bc:	e010      	b.n	80128e0 <sync_window+0x78>
					wsect += fs->fsize;
 80128be:	687b      	ldr	r3, [r7, #4]
 80128c0:	69db      	ldr	r3, [r3, #28]
 80128c2:	697a      	ldr	r2, [r7, #20]
 80128c4:	4413      	add	r3, r2
 80128c6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80128c8:	687b      	ldr	r3, [r7, #4]
 80128ca:	7858      	ldrb	r0, [r3, #1]
 80128cc:	687b      	ldr	r3, [r7, #4]
 80128ce:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80128d2:	2301      	movs	r3, #1
 80128d4:	697a      	ldr	r2, [r7, #20]
 80128d6:	f7ff fceb 	bl	80122b0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80128da:	693b      	ldr	r3, [r7, #16]
 80128dc:	3b01      	subs	r3, #1
 80128de:	613b      	str	r3, [r7, #16]
 80128e0:	693b      	ldr	r3, [r7, #16]
 80128e2:	2b01      	cmp	r3, #1
 80128e4:	d8eb      	bhi.n	80128be <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80128e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80128e8:	4618      	mov	r0, r3
 80128ea:	3718      	adds	r7, #24
 80128ec:	46bd      	mov	sp, r7
 80128ee:	bd80      	pop	{r7, pc}

080128f0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80128f0:	b580      	push	{r7, lr}
 80128f2:	b084      	sub	sp, #16
 80128f4:	af00      	add	r7, sp, #0
 80128f6:	6078      	str	r0, [r7, #4]
 80128f8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80128fa:	2300      	movs	r3, #0
 80128fc:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80128fe:	687b      	ldr	r3, [r7, #4]
 8012900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012902:	683a      	ldr	r2, [r7, #0]
 8012904:	429a      	cmp	r2, r3
 8012906:	d01b      	beq.n	8012940 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8012908:	6878      	ldr	r0, [r7, #4]
 801290a:	f7ff ffad 	bl	8012868 <sync_window>
 801290e:	4603      	mov	r3, r0
 8012910:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8012912:	7bfb      	ldrb	r3, [r7, #15]
 8012914:	2b00      	cmp	r3, #0
 8012916:	d113      	bne.n	8012940 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8012918:	687b      	ldr	r3, [r7, #4]
 801291a:	7858      	ldrb	r0, [r3, #1]
 801291c:	687b      	ldr	r3, [r7, #4]
 801291e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8012922:	2301      	movs	r3, #1
 8012924:	683a      	ldr	r2, [r7, #0]
 8012926:	f7ff fca3 	bl	8012270 <disk_read>
 801292a:	4603      	mov	r3, r0
 801292c:	2b00      	cmp	r3, #0
 801292e:	d004      	beq.n	801293a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8012930:	f04f 33ff 	mov.w	r3, #4294967295
 8012934:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8012936:	2301      	movs	r3, #1
 8012938:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 801293a:	687b      	ldr	r3, [r7, #4]
 801293c:	683a      	ldr	r2, [r7, #0]
 801293e:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 8012940:	7bfb      	ldrb	r3, [r7, #15]
}
 8012942:	4618      	mov	r0, r3
 8012944:	3710      	adds	r7, #16
 8012946:	46bd      	mov	sp, r7
 8012948:	bd80      	pop	{r7, pc}
	...

0801294c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 801294c:	b580      	push	{r7, lr}
 801294e:	b084      	sub	sp, #16
 8012950:	af00      	add	r7, sp, #0
 8012952:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8012954:	6878      	ldr	r0, [r7, #4]
 8012956:	f7ff ff87 	bl	8012868 <sync_window>
 801295a:	4603      	mov	r3, r0
 801295c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 801295e:	7bfb      	ldrb	r3, [r7, #15]
 8012960:	2b00      	cmp	r3, #0
 8012962:	d158      	bne.n	8012a16 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8012964:	687b      	ldr	r3, [r7, #4]
 8012966:	781b      	ldrb	r3, [r3, #0]
 8012968:	2b03      	cmp	r3, #3
 801296a:	d148      	bne.n	80129fe <sync_fs+0xb2>
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	791b      	ldrb	r3, [r3, #4]
 8012970:	2b01      	cmp	r3, #1
 8012972:	d144      	bne.n	80129fe <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	3334      	adds	r3, #52	@ 0x34
 8012978:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801297c:	2100      	movs	r1, #0
 801297e:	4618      	mov	r0, r3
 8012980:	f7ff fd78 	bl	8012474 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	3334      	adds	r3, #52	@ 0x34
 8012988:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801298c:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8012990:	4618      	mov	r0, r3
 8012992:	f7ff fd07 	bl	80123a4 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8012996:	687b      	ldr	r3, [r7, #4]
 8012998:	3334      	adds	r3, #52	@ 0x34
 801299a:	4921      	ldr	r1, [pc, #132]	@ (8012a20 <sync_fs+0xd4>)
 801299c:	4618      	mov	r0, r3
 801299e:	f7ff fd1c 	bl	80123da <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80129a2:	687b      	ldr	r3, [r7, #4]
 80129a4:	3334      	adds	r3, #52	@ 0x34
 80129a6:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80129aa:	491e      	ldr	r1, [pc, #120]	@ (8012a24 <sync_fs+0xd8>)
 80129ac:	4618      	mov	r0, r3
 80129ae:	f7ff fd14 	bl	80123da <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	3334      	adds	r3, #52	@ 0x34
 80129b6:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 80129ba:	687b      	ldr	r3, [r7, #4]
 80129bc:	695b      	ldr	r3, [r3, #20]
 80129be:	4619      	mov	r1, r3
 80129c0:	4610      	mov	r0, r2
 80129c2:	f7ff fd0a 	bl	80123da <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80129c6:	687b      	ldr	r3, [r7, #4]
 80129c8:	3334      	adds	r3, #52	@ 0x34
 80129ca:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 80129ce:	687b      	ldr	r3, [r7, #4]
 80129d0:	691b      	ldr	r3, [r3, #16]
 80129d2:	4619      	mov	r1, r3
 80129d4:	4610      	mov	r0, r2
 80129d6:	f7ff fd00 	bl	80123da <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80129da:	687b      	ldr	r3, [r7, #4]
 80129dc:	6a1b      	ldr	r3, [r3, #32]
 80129de:	1c5a      	adds	r2, r3, #1
 80129e0:	687b      	ldr	r3, [r7, #4]
 80129e2:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80129e4:	687b      	ldr	r3, [r7, #4]
 80129e6:	7858      	ldrb	r0, [r3, #1]
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80129ee:	687b      	ldr	r3, [r7, #4]
 80129f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80129f2:	2301      	movs	r3, #1
 80129f4:	f7ff fc5c 	bl	80122b0 <disk_write>
			fs->fsi_flag = 0;
 80129f8:	687b      	ldr	r3, [r7, #4]
 80129fa:	2200      	movs	r2, #0
 80129fc:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80129fe:	687b      	ldr	r3, [r7, #4]
 8012a00:	785b      	ldrb	r3, [r3, #1]
 8012a02:	2200      	movs	r2, #0
 8012a04:	2100      	movs	r1, #0
 8012a06:	4618      	mov	r0, r3
 8012a08:	f7ff fc72 	bl	80122f0 <disk_ioctl>
 8012a0c:	4603      	mov	r3, r0
 8012a0e:	2b00      	cmp	r3, #0
 8012a10:	d001      	beq.n	8012a16 <sync_fs+0xca>
 8012a12:	2301      	movs	r3, #1
 8012a14:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8012a16:	7bfb      	ldrb	r3, [r7, #15]
}
 8012a18:	4618      	mov	r0, r3
 8012a1a:	3710      	adds	r7, #16
 8012a1c:	46bd      	mov	sp, r7
 8012a1e:	bd80      	pop	{r7, pc}
 8012a20:	41615252 	.word	0x41615252
 8012a24:	61417272 	.word	0x61417272

08012a28 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8012a28:	b480      	push	{r7}
 8012a2a:	b083      	sub	sp, #12
 8012a2c:	af00      	add	r7, sp, #0
 8012a2e:	6078      	str	r0, [r7, #4]
 8012a30:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8012a32:	683b      	ldr	r3, [r7, #0]
 8012a34:	3b02      	subs	r3, #2
 8012a36:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8012a38:	687b      	ldr	r3, [r7, #4]
 8012a3a:	699b      	ldr	r3, [r3, #24]
 8012a3c:	3b02      	subs	r3, #2
 8012a3e:	683a      	ldr	r2, [r7, #0]
 8012a40:	429a      	cmp	r2, r3
 8012a42:	d301      	bcc.n	8012a48 <clust2sect+0x20>
 8012a44:	2300      	movs	r3, #0
 8012a46:	e008      	b.n	8012a5a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8012a48:	687b      	ldr	r3, [r7, #4]
 8012a4a:	895b      	ldrh	r3, [r3, #10]
 8012a4c:	461a      	mov	r2, r3
 8012a4e:	683b      	ldr	r3, [r7, #0]
 8012a50:	fb03 f202 	mul.w	r2, r3, r2
 8012a54:	687b      	ldr	r3, [r7, #4]
 8012a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012a58:	4413      	add	r3, r2
}
 8012a5a:	4618      	mov	r0, r3
 8012a5c:	370c      	adds	r7, #12
 8012a5e:	46bd      	mov	sp, r7
 8012a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a64:	4770      	bx	lr

08012a66 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8012a66:	b580      	push	{r7, lr}
 8012a68:	b086      	sub	sp, #24
 8012a6a:	af00      	add	r7, sp, #0
 8012a6c:	6078      	str	r0, [r7, #4]
 8012a6e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8012a70:	687b      	ldr	r3, [r7, #4]
 8012a72:	681b      	ldr	r3, [r3, #0]
 8012a74:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8012a76:	683b      	ldr	r3, [r7, #0]
 8012a78:	2b01      	cmp	r3, #1
 8012a7a:	d904      	bls.n	8012a86 <get_fat+0x20>
 8012a7c:	693b      	ldr	r3, [r7, #16]
 8012a7e:	699b      	ldr	r3, [r3, #24]
 8012a80:	683a      	ldr	r2, [r7, #0]
 8012a82:	429a      	cmp	r2, r3
 8012a84:	d302      	bcc.n	8012a8c <get_fat+0x26>
		val = 1;	/* Internal error */
 8012a86:	2301      	movs	r3, #1
 8012a88:	617b      	str	r3, [r7, #20]
 8012a8a:	e08e      	b.n	8012baa <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8012a8c:	f04f 33ff 	mov.w	r3, #4294967295
 8012a90:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8012a92:	693b      	ldr	r3, [r7, #16]
 8012a94:	781b      	ldrb	r3, [r3, #0]
 8012a96:	2b03      	cmp	r3, #3
 8012a98:	d061      	beq.n	8012b5e <get_fat+0xf8>
 8012a9a:	2b03      	cmp	r3, #3
 8012a9c:	dc7b      	bgt.n	8012b96 <get_fat+0x130>
 8012a9e:	2b01      	cmp	r3, #1
 8012aa0:	d002      	beq.n	8012aa8 <get_fat+0x42>
 8012aa2:	2b02      	cmp	r3, #2
 8012aa4:	d041      	beq.n	8012b2a <get_fat+0xc4>
 8012aa6:	e076      	b.n	8012b96 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8012aa8:	683b      	ldr	r3, [r7, #0]
 8012aaa:	60fb      	str	r3, [r7, #12]
 8012aac:	68fb      	ldr	r3, [r7, #12]
 8012aae:	085b      	lsrs	r3, r3, #1
 8012ab0:	68fa      	ldr	r2, [r7, #12]
 8012ab2:	4413      	add	r3, r2
 8012ab4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8012ab6:	693b      	ldr	r3, [r7, #16]
 8012ab8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012aba:	68fb      	ldr	r3, [r7, #12]
 8012abc:	0a5b      	lsrs	r3, r3, #9
 8012abe:	4413      	add	r3, r2
 8012ac0:	4619      	mov	r1, r3
 8012ac2:	6938      	ldr	r0, [r7, #16]
 8012ac4:	f7ff ff14 	bl	80128f0 <move_window>
 8012ac8:	4603      	mov	r3, r0
 8012aca:	2b00      	cmp	r3, #0
 8012acc:	d166      	bne.n	8012b9c <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8012ace:	68fb      	ldr	r3, [r7, #12]
 8012ad0:	1c5a      	adds	r2, r3, #1
 8012ad2:	60fa      	str	r2, [r7, #12]
 8012ad4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012ad8:	693a      	ldr	r2, [r7, #16]
 8012ada:	4413      	add	r3, r2
 8012adc:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8012ae0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8012ae2:	693b      	ldr	r3, [r7, #16]
 8012ae4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012ae6:	68fb      	ldr	r3, [r7, #12]
 8012ae8:	0a5b      	lsrs	r3, r3, #9
 8012aea:	4413      	add	r3, r2
 8012aec:	4619      	mov	r1, r3
 8012aee:	6938      	ldr	r0, [r7, #16]
 8012af0:	f7ff fefe 	bl	80128f0 <move_window>
 8012af4:	4603      	mov	r3, r0
 8012af6:	2b00      	cmp	r3, #0
 8012af8:	d152      	bne.n	8012ba0 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8012afa:	68fb      	ldr	r3, [r7, #12]
 8012afc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012b00:	693a      	ldr	r2, [r7, #16]
 8012b02:	4413      	add	r3, r2
 8012b04:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8012b08:	021b      	lsls	r3, r3, #8
 8012b0a:	68ba      	ldr	r2, [r7, #8]
 8012b0c:	4313      	orrs	r3, r2
 8012b0e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8012b10:	683b      	ldr	r3, [r7, #0]
 8012b12:	f003 0301 	and.w	r3, r3, #1
 8012b16:	2b00      	cmp	r3, #0
 8012b18:	d002      	beq.n	8012b20 <get_fat+0xba>
 8012b1a:	68bb      	ldr	r3, [r7, #8]
 8012b1c:	091b      	lsrs	r3, r3, #4
 8012b1e:	e002      	b.n	8012b26 <get_fat+0xc0>
 8012b20:	68bb      	ldr	r3, [r7, #8]
 8012b22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8012b26:	617b      	str	r3, [r7, #20]
			break;
 8012b28:	e03f      	b.n	8012baa <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8012b2a:	693b      	ldr	r3, [r7, #16]
 8012b2c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012b2e:	683b      	ldr	r3, [r7, #0]
 8012b30:	0a1b      	lsrs	r3, r3, #8
 8012b32:	4413      	add	r3, r2
 8012b34:	4619      	mov	r1, r3
 8012b36:	6938      	ldr	r0, [r7, #16]
 8012b38:	f7ff feda 	bl	80128f0 <move_window>
 8012b3c:	4603      	mov	r3, r0
 8012b3e:	2b00      	cmp	r3, #0
 8012b40:	d130      	bne.n	8012ba4 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8012b42:	693b      	ldr	r3, [r7, #16]
 8012b44:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8012b48:	683b      	ldr	r3, [r7, #0]
 8012b4a:	005b      	lsls	r3, r3, #1
 8012b4c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8012b50:	4413      	add	r3, r2
 8012b52:	4618      	mov	r0, r3
 8012b54:	f7ff fbea 	bl	801232c <ld_word>
 8012b58:	4603      	mov	r3, r0
 8012b5a:	617b      	str	r3, [r7, #20]
			break;
 8012b5c:	e025      	b.n	8012baa <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8012b5e:	693b      	ldr	r3, [r7, #16]
 8012b60:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012b62:	683b      	ldr	r3, [r7, #0]
 8012b64:	09db      	lsrs	r3, r3, #7
 8012b66:	4413      	add	r3, r2
 8012b68:	4619      	mov	r1, r3
 8012b6a:	6938      	ldr	r0, [r7, #16]
 8012b6c:	f7ff fec0 	bl	80128f0 <move_window>
 8012b70:	4603      	mov	r3, r0
 8012b72:	2b00      	cmp	r3, #0
 8012b74:	d118      	bne.n	8012ba8 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8012b76:	693b      	ldr	r3, [r7, #16]
 8012b78:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8012b7c:	683b      	ldr	r3, [r7, #0]
 8012b7e:	009b      	lsls	r3, r3, #2
 8012b80:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8012b84:	4413      	add	r3, r2
 8012b86:	4618      	mov	r0, r3
 8012b88:	f7ff fbe9 	bl	801235e <ld_dword>
 8012b8c:	4603      	mov	r3, r0
 8012b8e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8012b92:	617b      	str	r3, [r7, #20]
			break;
 8012b94:	e009      	b.n	8012baa <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8012b96:	2301      	movs	r3, #1
 8012b98:	617b      	str	r3, [r7, #20]
 8012b9a:	e006      	b.n	8012baa <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8012b9c:	bf00      	nop
 8012b9e:	e004      	b.n	8012baa <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8012ba0:	bf00      	nop
 8012ba2:	e002      	b.n	8012baa <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8012ba4:	bf00      	nop
 8012ba6:	e000      	b.n	8012baa <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8012ba8:	bf00      	nop
		}
	}

	return val;
 8012baa:	697b      	ldr	r3, [r7, #20]
}
 8012bac:	4618      	mov	r0, r3
 8012bae:	3718      	adds	r7, #24
 8012bb0:	46bd      	mov	sp, r7
 8012bb2:	bd80      	pop	{r7, pc}

08012bb4 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8012bb4:	b590      	push	{r4, r7, lr}
 8012bb6:	b089      	sub	sp, #36	@ 0x24
 8012bb8:	af00      	add	r7, sp, #0
 8012bba:	60f8      	str	r0, [r7, #12]
 8012bbc:	60b9      	str	r1, [r7, #8]
 8012bbe:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8012bc0:	2302      	movs	r3, #2
 8012bc2:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8012bc4:	68bb      	ldr	r3, [r7, #8]
 8012bc6:	2b01      	cmp	r3, #1
 8012bc8:	f240 80d9 	bls.w	8012d7e <put_fat+0x1ca>
 8012bcc:	68fb      	ldr	r3, [r7, #12]
 8012bce:	699b      	ldr	r3, [r3, #24]
 8012bd0:	68ba      	ldr	r2, [r7, #8]
 8012bd2:	429a      	cmp	r2, r3
 8012bd4:	f080 80d3 	bcs.w	8012d7e <put_fat+0x1ca>
		switch (fs->fs_type) {
 8012bd8:	68fb      	ldr	r3, [r7, #12]
 8012bda:	781b      	ldrb	r3, [r3, #0]
 8012bdc:	2b03      	cmp	r3, #3
 8012bde:	f000 8096 	beq.w	8012d0e <put_fat+0x15a>
 8012be2:	2b03      	cmp	r3, #3
 8012be4:	f300 80cb 	bgt.w	8012d7e <put_fat+0x1ca>
 8012be8:	2b01      	cmp	r3, #1
 8012bea:	d002      	beq.n	8012bf2 <put_fat+0x3e>
 8012bec:	2b02      	cmp	r3, #2
 8012bee:	d06e      	beq.n	8012cce <put_fat+0x11a>
 8012bf0:	e0c5      	b.n	8012d7e <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8012bf2:	68bb      	ldr	r3, [r7, #8]
 8012bf4:	61bb      	str	r3, [r7, #24]
 8012bf6:	69bb      	ldr	r3, [r7, #24]
 8012bf8:	085b      	lsrs	r3, r3, #1
 8012bfa:	69ba      	ldr	r2, [r7, #24]
 8012bfc:	4413      	add	r3, r2
 8012bfe:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8012c00:	68fb      	ldr	r3, [r7, #12]
 8012c02:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012c04:	69bb      	ldr	r3, [r7, #24]
 8012c06:	0a5b      	lsrs	r3, r3, #9
 8012c08:	4413      	add	r3, r2
 8012c0a:	4619      	mov	r1, r3
 8012c0c:	68f8      	ldr	r0, [r7, #12]
 8012c0e:	f7ff fe6f 	bl	80128f0 <move_window>
 8012c12:	4603      	mov	r3, r0
 8012c14:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012c16:	7ffb      	ldrb	r3, [r7, #31]
 8012c18:	2b00      	cmp	r3, #0
 8012c1a:	f040 80a9 	bne.w	8012d70 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8012c1e:	68fb      	ldr	r3, [r7, #12]
 8012c20:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8012c24:	69bb      	ldr	r3, [r7, #24]
 8012c26:	1c59      	adds	r1, r3, #1
 8012c28:	61b9      	str	r1, [r7, #24]
 8012c2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012c2e:	4413      	add	r3, r2
 8012c30:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8012c32:	68bb      	ldr	r3, [r7, #8]
 8012c34:	f003 0301 	and.w	r3, r3, #1
 8012c38:	2b00      	cmp	r3, #0
 8012c3a:	d00d      	beq.n	8012c58 <put_fat+0xa4>
 8012c3c:	697b      	ldr	r3, [r7, #20]
 8012c3e:	781b      	ldrb	r3, [r3, #0]
 8012c40:	b25b      	sxtb	r3, r3
 8012c42:	f003 030f 	and.w	r3, r3, #15
 8012c46:	b25a      	sxtb	r2, r3
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	b25b      	sxtb	r3, r3
 8012c4c:	011b      	lsls	r3, r3, #4
 8012c4e:	b25b      	sxtb	r3, r3
 8012c50:	4313      	orrs	r3, r2
 8012c52:	b25b      	sxtb	r3, r3
 8012c54:	b2db      	uxtb	r3, r3
 8012c56:	e001      	b.n	8012c5c <put_fat+0xa8>
 8012c58:	687b      	ldr	r3, [r7, #4]
 8012c5a:	b2db      	uxtb	r3, r3
 8012c5c:	697a      	ldr	r2, [r7, #20]
 8012c5e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8012c60:	68fb      	ldr	r3, [r7, #12]
 8012c62:	2201      	movs	r2, #1
 8012c64:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8012c66:	68fb      	ldr	r3, [r7, #12]
 8012c68:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012c6a:	69bb      	ldr	r3, [r7, #24]
 8012c6c:	0a5b      	lsrs	r3, r3, #9
 8012c6e:	4413      	add	r3, r2
 8012c70:	4619      	mov	r1, r3
 8012c72:	68f8      	ldr	r0, [r7, #12]
 8012c74:	f7ff fe3c 	bl	80128f0 <move_window>
 8012c78:	4603      	mov	r3, r0
 8012c7a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012c7c:	7ffb      	ldrb	r3, [r7, #31]
 8012c7e:	2b00      	cmp	r3, #0
 8012c80:	d178      	bne.n	8012d74 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8012c82:	68fb      	ldr	r3, [r7, #12]
 8012c84:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8012c88:	69bb      	ldr	r3, [r7, #24]
 8012c8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012c8e:	4413      	add	r3, r2
 8012c90:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8012c92:	68bb      	ldr	r3, [r7, #8]
 8012c94:	f003 0301 	and.w	r3, r3, #1
 8012c98:	2b00      	cmp	r3, #0
 8012c9a:	d003      	beq.n	8012ca4 <put_fat+0xf0>
 8012c9c:	687b      	ldr	r3, [r7, #4]
 8012c9e:	091b      	lsrs	r3, r3, #4
 8012ca0:	b2db      	uxtb	r3, r3
 8012ca2:	e00e      	b.n	8012cc2 <put_fat+0x10e>
 8012ca4:	697b      	ldr	r3, [r7, #20]
 8012ca6:	781b      	ldrb	r3, [r3, #0]
 8012ca8:	b25b      	sxtb	r3, r3
 8012caa:	f023 030f 	bic.w	r3, r3, #15
 8012cae:	b25a      	sxtb	r2, r3
 8012cb0:	687b      	ldr	r3, [r7, #4]
 8012cb2:	0a1b      	lsrs	r3, r3, #8
 8012cb4:	b25b      	sxtb	r3, r3
 8012cb6:	f003 030f 	and.w	r3, r3, #15
 8012cba:	b25b      	sxtb	r3, r3
 8012cbc:	4313      	orrs	r3, r2
 8012cbe:	b25b      	sxtb	r3, r3
 8012cc0:	b2db      	uxtb	r3, r3
 8012cc2:	697a      	ldr	r2, [r7, #20]
 8012cc4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8012cc6:	68fb      	ldr	r3, [r7, #12]
 8012cc8:	2201      	movs	r2, #1
 8012cca:	70da      	strb	r2, [r3, #3]
			break;
 8012ccc:	e057      	b.n	8012d7e <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8012cce:	68fb      	ldr	r3, [r7, #12]
 8012cd0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012cd2:	68bb      	ldr	r3, [r7, #8]
 8012cd4:	0a1b      	lsrs	r3, r3, #8
 8012cd6:	4413      	add	r3, r2
 8012cd8:	4619      	mov	r1, r3
 8012cda:	68f8      	ldr	r0, [r7, #12]
 8012cdc:	f7ff fe08 	bl	80128f0 <move_window>
 8012ce0:	4603      	mov	r3, r0
 8012ce2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012ce4:	7ffb      	ldrb	r3, [r7, #31]
 8012ce6:	2b00      	cmp	r3, #0
 8012ce8:	d146      	bne.n	8012d78 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8012cea:	68fb      	ldr	r3, [r7, #12]
 8012cec:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8012cf0:	68bb      	ldr	r3, [r7, #8]
 8012cf2:	005b      	lsls	r3, r3, #1
 8012cf4:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8012cf8:	4413      	add	r3, r2
 8012cfa:	687a      	ldr	r2, [r7, #4]
 8012cfc:	b292      	uxth	r2, r2
 8012cfe:	4611      	mov	r1, r2
 8012d00:	4618      	mov	r0, r3
 8012d02:	f7ff fb4f 	bl	80123a4 <st_word>
			fs->wflag = 1;
 8012d06:	68fb      	ldr	r3, [r7, #12]
 8012d08:	2201      	movs	r2, #1
 8012d0a:	70da      	strb	r2, [r3, #3]
			break;
 8012d0c:	e037      	b.n	8012d7e <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8012d0e:	68fb      	ldr	r3, [r7, #12]
 8012d10:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012d12:	68bb      	ldr	r3, [r7, #8]
 8012d14:	09db      	lsrs	r3, r3, #7
 8012d16:	4413      	add	r3, r2
 8012d18:	4619      	mov	r1, r3
 8012d1a:	68f8      	ldr	r0, [r7, #12]
 8012d1c:	f7ff fde8 	bl	80128f0 <move_window>
 8012d20:	4603      	mov	r3, r0
 8012d22:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012d24:	7ffb      	ldrb	r3, [r7, #31]
 8012d26:	2b00      	cmp	r3, #0
 8012d28:	d128      	bne.n	8012d7c <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8012d2a:	687b      	ldr	r3, [r7, #4]
 8012d2c:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8012d30:	68fb      	ldr	r3, [r7, #12]
 8012d32:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8012d36:	68bb      	ldr	r3, [r7, #8]
 8012d38:	009b      	lsls	r3, r3, #2
 8012d3a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8012d3e:	4413      	add	r3, r2
 8012d40:	4618      	mov	r0, r3
 8012d42:	f7ff fb0c 	bl	801235e <ld_dword>
 8012d46:	4603      	mov	r3, r0
 8012d48:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8012d4c:	4323      	orrs	r3, r4
 8012d4e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8012d50:	68fb      	ldr	r3, [r7, #12]
 8012d52:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8012d56:	68bb      	ldr	r3, [r7, #8]
 8012d58:	009b      	lsls	r3, r3, #2
 8012d5a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8012d5e:	4413      	add	r3, r2
 8012d60:	6879      	ldr	r1, [r7, #4]
 8012d62:	4618      	mov	r0, r3
 8012d64:	f7ff fb39 	bl	80123da <st_dword>
			fs->wflag = 1;
 8012d68:	68fb      	ldr	r3, [r7, #12]
 8012d6a:	2201      	movs	r2, #1
 8012d6c:	70da      	strb	r2, [r3, #3]
			break;
 8012d6e:	e006      	b.n	8012d7e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8012d70:	bf00      	nop
 8012d72:	e004      	b.n	8012d7e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8012d74:	bf00      	nop
 8012d76:	e002      	b.n	8012d7e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8012d78:	bf00      	nop
 8012d7a:	e000      	b.n	8012d7e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8012d7c:	bf00      	nop
		}
	}
	return res;
 8012d7e:	7ffb      	ldrb	r3, [r7, #31]
}
 8012d80:	4618      	mov	r0, r3
 8012d82:	3724      	adds	r7, #36	@ 0x24
 8012d84:	46bd      	mov	sp, r7
 8012d86:	bd90      	pop	{r4, r7, pc}

08012d88 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8012d88:	b580      	push	{r7, lr}
 8012d8a:	b088      	sub	sp, #32
 8012d8c:	af00      	add	r7, sp, #0
 8012d8e:	60f8      	str	r0, [r7, #12]
 8012d90:	60b9      	str	r1, [r7, #8]
 8012d92:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8012d94:	2300      	movs	r3, #0
 8012d96:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8012d98:	68fb      	ldr	r3, [r7, #12]
 8012d9a:	681b      	ldr	r3, [r3, #0]
 8012d9c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8012d9e:	68bb      	ldr	r3, [r7, #8]
 8012da0:	2b01      	cmp	r3, #1
 8012da2:	d904      	bls.n	8012dae <remove_chain+0x26>
 8012da4:	69bb      	ldr	r3, [r7, #24]
 8012da6:	699b      	ldr	r3, [r3, #24]
 8012da8:	68ba      	ldr	r2, [r7, #8]
 8012daa:	429a      	cmp	r2, r3
 8012dac:	d301      	bcc.n	8012db2 <remove_chain+0x2a>
 8012dae:	2302      	movs	r3, #2
 8012db0:	e04b      	b.n	8012e4a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8012db2:	687b      	ldr	r3, [r7, #4]
 8012db4:	2b00      	cmp	r3, #0
 8012db6:	d00c      	beq.n	8012dd2 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8012db8:	f04f 32ff 	mov.w	r2, #4294967295
 8012dbc:	6879      	ldr	r1, [r7, #4]
 8012dbe:	69b8      	ldr	r0, [r7, #24]
 8012dc0:	f7ff fef8 	bl	8012bb4 <put_fat>
 8012dc4:	4603      	mov	r3, r0
 8012dc6:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8012dc8:	7ffb      	ldrb	r3, [r7, #31]
 8012dca:	2b00      	cmp	r3, #0
 8012dcc:	d001      	beq.n	8012dd2 <remove_chain+0x4a>
 8012dce:	7ffb      	ldrb	r3, [r7, #31]
 8012dd0:	e03b      	b.n	8012e4a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8012dd2:	68b9      	ldr	r1, [r7, #8]
 8012dd4:	68f8      	ldr	r0, [r7, #12]
 8012dd6:	f7ff fe46 	bl	8012a66 <get_fat>
 8012dda:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8012ddc:	697b      	ldr	r3, [r7, #20]
 8012dde:	2b00      	cmp	r3, #0
 8012de0:	d031      	beq.n	8012e46 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8012de2:	697b      	ldr	r3, [r7, #20]
 8012de4:	2b01      	cmp	r3, #1
 8012de6:	d101      	bne.n	8012dec <remove_chain+0x64>
 8012de8:	2302      	movs	r3, #2
 8012dea:	e02e      	b.n	8012e4a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8012dec:	697b      	ldr	r3, [r7, #20]
 8012dee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012df2:	d101      	bne.n	8012df8 <remove_chain+0x70>
 8012df4:	2301      	movs	r3, #1
 8012df6:	e028      	b.n	8012e4a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8012df8:	2200      	movs	r2, #0
 8012dfa:	68b9      	ldr	r1, [r7, #8]
 8012dfc:	69b8      	ldr	r0, [r7, #24]
 8012dfe:	f7ff fed9 	bl	8012bb4 <put_fat>
 8012e02:	4603      	mov	r3, r0
 8012e04:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8012e06:	7ffb      	ldrb	r3, [r7, #31]
 8012e08:	2b00      	cmp	r3, #0
 8012e0a:	d001      	beq.n	8012e10 <remove_chain+0x88>
 8012e0c:	7ffb      	ldrb	r3, [r7, #31]
 8012e0e:	e01c      	b.n	8012e4a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8012e10:	69bb      	ldr	r3, [r7, #24]
 8012e12:	695a      	ldr	r2, [r3, #20]
 8012e14:	69bb      	ldr	r3, [r7, #24]
 8012e16:	699b      	ldr	r3, [r3, #24]
 8012e18:	3b02      	subs	r3, #2
 8012e1a:	429a      	cmp	r2, r3
 8012e1c:	d20b      	bcs.n	8012e36 <remove_chain+0xae>
			fs->free_clst++;
 8012e1e:	69bb      	ldr	r3, [r7, #24]
 8012e20:	695b      	ldr	r3, [r3, #20]
 8012e22:	1c5a      	adds	r2, r3, #1
 8012e24:	69bb      	ldr	r3, [r7, #24]
 8012e26:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8012e28:	69bb      	ldr	r3, [r7, #24]
 8012e2a:	791b      	ldrb	r3, [r3, #4]
 8012e2c:	f043 0301 	orr.w	r3, r3, #1
 8012e30:	b2da      	uxtb	r2, r3
 8012e32:	69bb      	ldr	r3, [r7, #24]
 8012e34:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8012e36:	697b      	ldr	r3, [r7, #20]
 8012e38:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8012e3a:	69bb      	ldr	r3, [r7, #24]
 8012e3c:	699b      	ldr	r3, [r3, #24]
 8012e3e:	68ba      	ldr	r2, [r7, #8]
 8012e40:	429a      	cmp	r2, r3
 8012e42:	d3c6      	bcc.n	8012dd2 <remove_chain+0x4a>
 8012e44:	e000      	b.n	8012e48 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8012e46:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8012e48:	2300      	movs	r3, #0
}
 8012e4a:	4618      	mov	r0, r3
 8012e4c:	3720      	adds	r7, #32
 8012e4e:	46bd      	mov	sp, r7
 8012e50:	bd80      	pop	{r7, pc}

08012e52 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8012e52:	b580      	push	{r7, lr}
 8012e54:	b088      	sub	sp, #32
 8012e56:	af00      	add	r7, sp, #0
 8012e58:	6078      	str	r0, [r7, #4]
 8012e5a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8012e5c:	687b      	ldr	r3, [r7, #4]
 8012e5e:	681b      	ldr	r3, [r3, #0]
 8012e60:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8012e62:	683b      	ldr	r3, [r7, #0]
 8012e64:	2b00      	cmp	r3, #0
 8012e66:	d10d      	bne.n	8012e84 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8012e68:	693b      	ldr	r3, [r7, #16]
 8012e6a:	691b      	ldr	r3, [r3, #16]
 8012e6c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8012e6e:	69bb      	ldr	r3, [r7, #24]
 8012e70:	2b00      	cmp	r3, #0
 8012e72:	d004      	beq.n	8012e7e <create_chain+0x2c>
 8012e74:	693b      	ldr	r3, [r7, #16]
 8012e76:	699b      	ldr	r3, [r3, #24]
 8012e78:	69ba      	ldr	r2, [r7, #24]
 8012e7a:	429a      	cmp	r2, r3
 8012e7c:	d31b      	bcc.n	8012eb6 <create_chain+0x64>
 8012e7e:	2301      	movs	r3, #1
 8012e80:	61bb      	str	r3, [r7, #24]
 8012e82:	e018      	b.n	8012eb6 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8012e84:	6839      	ldr	r1, [r7, #0]
 8012e86:	6878      	ldr	r0, [r7, #4]
 8012e88:	f7ff fded 	bl	8012a66 <get_fat>
 8012e8c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8012e8e:	68fb      	ldr	r3, [r7, #12]
 8012e90:	2b01      	cmp	r3, #1
 8012e92:	d801      	bhi.n	8012e98 <create_chain+0x46>
 8012e94:	2301      	movs	r3, #1
 8012e96:	e070      	b.n	8012f7a <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8012e98:	68fb      	ldr	r3, [r7, #12]
 8012e9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012e9e:	d101      	bne.n	8012ea4 <create_chain+0x52>
 8012ea0:	68fb      	ldr	r3, [r7, #12]
 8012ea2:	e06a      	b.n	8012f7a <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8012ea4:	693b      	ldr	r3, [r7, #16]
 8012ea6:	699b      	ldr	r3, [r3, #24]
 8012ea8:	68fa      	ldr	r2, [r7, #12]
 8012eaa:	429a      	cmp	r2, r3
 8012eac:	d201      	bcs.n	8012eb2 <create_chain+0x60>
 8012eae:	68fb      	ldr	r3, [r7, #12]
 8012eb0:	e063      	b.n	8012f7a <create_chain+0x128>
		scl = clst;
 8012eb2:	683b      	ldr	r3, [r7, #0]
 8012eb4:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8012eb6:	69bb      	ldr	r3, [r7, #24]
 8012eb8:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8012eba:	69fb      	ldr	r3, [r7, #28]
 8012ebc:	3301      	adds	r3, #1
 8012ebe:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8012ec0:	693b      	ldr	r3, [r7, #16]
 8012ec2:	699b      	ldr	r3, [r3, #24]
 8012ec4:	69fa      	ldr	r2, [r7, #28]
 8012ec6:	429a      	cmp	r2, r3
 8012ec8:	d307      	bcc.n	8012eda <create_chain+0x88>
				ncl = 2;
 8012eca:	2302      	movs	r3, #2
 8012ecc:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8012ece:	69fa      	ldr	r2, [r7, #28]
 8012ed0:	69bb      	ldr	r3, [r7, #24]
 8012ed2:	429a      	cmp	r2, r3
 8012ed4:	d901      	bls.n	8012eda <create_chain+0x88>
 8012ed6:	2300      	movs	r3, #0
 8012ed8:	e04f      	b.n	8012f7a <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8012eda:	69f9      	ldr	r1, [r7, #28]
 8012edc:	6878      	ldr	r0, [r7, #4]
 8012ede:	f7ff fdc2 	bl	8012a66 <get_fat>
 8012ee2:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8012ee4:	68fb      	ldr	r3, [r7, #12]
 8012ee6:	2b00      	cmp	r3, #0
 8012ee8:	d00e      	beq.n	8012f08 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8012eea:	68fb      	ldr	r3, [r7, #12]
 8012eec:	2b01      	cmp	r3, #1
 8012eee:	d003      	beq.n	8012ef8 <create_chain+0xa6>
 8012ef0:	68fb      	ldr	r3, [r7, #12]
 8012ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012ef6:	d101      	bne.n	8012efc <create_chain+0xaa>
 8012ef8:	68fb      	ldr	r3, [r7, #12]
 8012efa:	e03e      	b.n	8012f7a <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8012efc:	69fa      	ldr	r2, [r7, #28]
 8012efe:	69bb      	ldr	r3, [r7, #24]
 8012f00:	429a      	cmp	r2, r3
 8012f02:	d1da      	bne.n	8012eba <create_chain+0x68>
 8012f04:	2300      	movs	r3, #0
 8012f06:	e038      	b.n	8012f7a <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8012f08:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8012f0a:	f04f 32ff 	mov.w	r2, #4294967295
 8012f0e:	69f9      	ldr	r1, [r7, #28]
 8012f10:	6938      	ldr	r0, [r7, #16]
 8012f12:	f7ff fe4f 	bl	8012bb4 <put_fat>
 8012f16:	4603      	mov	r3, r0
 8012f18:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8012f1a:	7dfb      	ldrb	r3, [r7, #23]
 8012f1c:	2b00      	cmp	r3, #0
 8012f1e:	d109      	bne.n	8012f34 <create_chain+0xe2>
 8012f20:	683b      	ldr	r3, [r7, #0]
 8012f22:	2b00      	cmp	r3, #0
 8012f24:	d006      	beq.n	8012f34 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8012f26:	69fa      	ldr	r2, [r7, #28]
 8012f28:	6839      	ldr	r1, [r7, #0]
 8012f2a:	6938      	ldr	r0, [r7, #16]
 8012f2c:	f7ff fe42 	bl	8012bb4 <put_fat>
 8012f30:	4603      	mov	r3, r0
 8012f32:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8012f34:	7dfb      	ldrb	r3, [r7, #23]
 8012f36:	2b00      	cmp	r3, #0
 8012f38:	d116      	bne.n	8012f68 <create_chain+0x116>
		fs->last_clst = ncl;
 8012f3a:	693b      	ldr	r3, [r7, #16]
 8012f3c:	69fa      	ldr	r2, [r7, #28]
 8012f3e:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8012f40:	693b      	ldr	r3, [r7, #16]
 8012f42:	695a      	ldr	r2, [r3, #20]
 8012f44:	693b      	ldr	r3, [r7, #16]
 8012f46:	699b      	ldr	r3, [r3, #24]
 8012f48:	3b02      	subs	r3, #2
 8012f4a:	429a      	cmp	r2, r3
 8012f4c:	d804      	bhi.n	8012f58 <create_chain+0x106>
 8012f4e:	693b      	ldr	r3, [r7, #16]
 8012f50:	695b      	ldr	r3, [r3, #20]
 8012f52:	1e5a      	subs	r2, r3, #1
 8012f54:	693b      	ldr	r3, [r7, #16]
 8012f56:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8012f58:	693b      	ldr	r3, [r7, #16]
 8012f5a:	791b      	ldrb	r3, [r3, #4]
 8012f5c:	f043 0301 	orr.w	r3, r3, #1
 8012f60:	b2da      	uxtb	r2, r3
 8012f62:	693b      	ldr	r3, [r7, #16]
 8012f64:	711a      	strb	r2, [r3, #4]
 8012f66:	e007      	b.n	8012f78 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8012f68:	7dfb      	ldrb	r3, [r7, #23]
 8012f6a:	2b01      	cmp	r3, #1
 8012f6c:	d102      	bne.n	8012f74 <create_chain+0x122>
 8012f6e:	f04f 33ff 	mov.w	r3, #4294967295
 8012f72:	e000      	b.n	8012f76 <create_chain+0x124>
 8012f74:	2301      	movs	r3, #1
 8012f76:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8012f78:	69fb      	ldr	r3, [r7, #28]
}
 8012f7a:	4618      	mov	r0, r3
 8012f7c:	3720      	adds	r7, #32
 8012f7e:	46bd      	mov	sp, r7
 8012f80:	bd80      	pop	{r7, pc}

08012f82 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8012f82:	b480      	push	{r7}
 8012f84:	b087      	sub	sp, #28
 8012f86:	af00      	add	r7, sp, #0
 8012f88:	6078      	str	r0, [r7, #4]
 8012f8a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8012f8c:	687b      	ldr	r3, [r7, #4]
 8012f8e:	681b      	ldr	r3, [r3, #0]
 8012f90:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8012f92:	687b      	ldr	r3, [r7, #4]
 8012f94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f96:	3304      	adds	r3, #4
 8012f98:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8012f9a:	683b      	ldr	r3, [r7, #0]
 8012f9c:	0a5b      	lsrs	r3, r3, #9
 8012f9e:	68fa      	ldr	r2, [r7, #12]
 8012fa0:	8952      	ldrh	r2, [r2, #10]
 8012fa2:	fbb3 f3f2 	udiv	r3, r3, r2
 8012fa6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8012fa8:	693b      	ldr	r3, [r7, #16]
 8012faa:	1d1a      	adds	r2, r3, #4
 8012fac:	613a      	str	r2, [r7, #16]
 8012fae:	681b      	ldr	r3, [r3, #0]
 8012fb0:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8012fb2:	68bb      	ldr	r3, [r7, #8]
 8012fb4:	2b00      	cmp	r3, #0
 8012fb6:	d101      	bne.n	8012fbc <clmt_clust+0x3a>
 8012fb8:	2300      	movs	r3, #0
 8012fba:	e010      	b.n	8012fde <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8012fbc:	697a      	ldr	r2, [r7, #20]
 8012fbe:	68bb      	ldr	r3, [r7, #8]
 8012fc0:	429a      	cmp	r2, r3
 8012fc2:	d307      	bcc.n	8012fd4 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8012fc4:	697a      	ldr	r2, [r7, #20]
 8012fc6:	68bb      	ldr	r3, [r7, #8]
 8012fc8:	1ad3      	subs	r3, r2, r3
 8012fca:	617b      	str	r3, [r7, #20]
 8012fcc:	693b      	ldr	r3, [r7, #16]
 8012fce:	3304      	adds	r3, #4
 8012fd0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8012fd2:	e7e9      	b.n	8012fa8 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8012fd4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8012fd6:	693b      	ldr	r3, [r7, #16]
 8012fd8:	681a      	ldr	r2, [r3, #0]
 8012fda:	697b      	ldr	r3, [r7, #20]
 8012fdc:	4413      	add	r3, r2
}
 8012fde:	4618      	mov	r0, r3
 8012fe0:	371c      	adds	r7, #28
 8012fe2:	46bd      	mov	sp, r7
 8012fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fe8:	4770      	bx	lr

08012fea <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8012fea:	b580      	push	{r7, lr}
 8012fec:	b086      	sub	sp, #24
 8012fee:	af00      	add	r7, sp, #0
 8012ff0:	6078      	str	r0, [r7, #4]
 8012ff2:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8012ff4:	687b      	ldr	r3, [r7, #4]
 8012ff6:	681b      	ldr	r3, [r3, #0]
 8012ff8:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8012ffa:	683b      	ldr	r3, [r7, #0]
 8012ffc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8013000:	d204      	bcs.n	801300c <dir_sdi+0x22>
 8013002:	683b      	ldr	r3, [r7, #0]
 8013004:	f003 031f 	and.w	r3, r3, #31
 8013008:	2b00      	cmp	r3, #0
 801300a:	d001      	beq.n	8013010 <dir_sdi+0x26>
		return FR_INT_ERR;
 801300c:	2302      	movs	r3, #2
 801300e:	e063      	b.n	80130d8 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8013010:	687b      	ldr	r3, [r7, #4]
 8013012:	683a      	ldr	r2, [r7, #0]
 8013014:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8013016:	687b      	ldr	r3, [r7, #4]
 8013018:	689b      	ldr	r3, [r3, #8]
 801301a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 801301c:	697b      	ldr	r3, [r7, #20]
 801301e:	2b00      	cmp	r3, #0
 8013020:	d106      	bne.n	8013030 <dir_sdi+0x46>
 8013022:	693b      	ldr	r3, [r7, #16]
 8013024:	781b      	ldrb	r3, [r3, #0]
 8013026:	2b02      	cmp	r3, #2
 8013028:	d902      	bls.n	8013030 <dir_sdi+0x46>
		clst = fs->dirbase;
 801302a:	693b      	ldr	r3, [r7, #16]
 801302c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801302e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8013030:	697b      	ldr	r3, [r7, #20]
 8013032:	2b00      	cmp	r3, #0
 8013034:	d10c      	bne.n	8013050 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8013036:	683b      	ldr	r3, [r7, #0]
 8013038:	095b      	lsrs	r3, r3, #5
 801303a:	693a      	ldr	r2, [r7, #16]
 801303c:	8912      	ldrh	r2, [r2, #8]
 801303e:	4293      	cmp	r3, r2
 8013040:	d301      	bcc.n	8013046 <dir_sdi+0x5c>
 8013042:	2302      	movs	r3, #2
 8013044:	e048      	b.n	80130d8 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8013046:	693b      	ldr	r3, [r7, #16]
 8013048:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801304a:	687b      	ldr	r3, [r7, #4]
 801304c:	61da      	str	r2, [r3, #28]
 801304e:	e029      	b.n	80130a4 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8013050:	693b      	ldr	r3, [r7, #16]
 8013052:	895b      	ldrh	r3, [r3, #10]
 8013054:	025b      	lsls	r3, r3, #9
 8013056:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8013058:	e019      	b.n	801308e <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 801305a:	687b      	ldr	r3, [r7, #4]
 801305c:	6979      	ldr	r1, [r7, #20]
 801305e:	4618      	mov	r0, r3
 8013060:	f7ff fd01 	bl	8012a66 <get_fat>
 8013064:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8013066:	697b      	ldr	r3, [r7, #20]
 8013068:	f1b3 3fff 	cmp.w	r3, #4294967295
 801306c:	d101      	bne.n	8013072 <dir_sdi+0x88>
 801306e:	2301      	movs	r3, #1
 8013070:	e032      	b.n	80130d8 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8013072:	697b      	ldr	r3, [r7, #20]
 8013074:	2b01      	cmp	r3, #1
 8013076:	d904      	bls.n	8013082 <dir_sdi+0x98>
 8013078:	693b      	ldr	r3, [r7, #16]
 801307a:	699b      	ldr	r3, [r3, #24]
 801307c:	697a      	ldr	r2, [r7, #20]
 801307e:	429a      	cmp	r2, r3
 8013080:	d301      	bcc.n	8013086 <dir_sdi+0x9c>
 8013082:	2302      	movs	r3, #2
 8013084:	e028      	b.n	80130d8 <dir_sdi+0xee>
			ofs -= csz;
 8013086:	683a      	ldr	r2, [r7, #0]
 8013088:	68fb      	ldr	r3, [r7, #12]
 801308a:	1ad3      	subs	r3, r2, r3
 801308c:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 801308e:	683a      	ldr	r2, [r7, #0]
 8013090:	68fb      	ldr	r3, [r7, #12]
 8013092:	429a      	cmp	r2, r3
 8013094:	d2e1      	bcs.n	801305a <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8013096:	6979      	ldr	r1, [r7, #20]
 8013098:	6938      	ldr	r0, [r7, #16]
 801309a:	f7ff fcc5 	bl	8012a28 <clust2sect>
 801309e:	4602      	mov	r2, r0
 80130a0:	687b      	ldr	r3, [r7, #4]
 80130a2:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80130a4:	687b      	ldr	r3, [r7, #4]
 80130a6:	697a      	ldr	r2, [r7, #20]
 80130a8:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80130aa:	687b      	ldr	r3, [r7, #4]
 80130ac:	69db      	ldr	r3, [r3, #28]
 80130ae:	2b00      	cmp	r3, #0
 80130b0:	d101      	bne.n	80130b6 <dir_sdi+0xcc>
 80130b2:	2302      	movs	r3, #2
 80130b4:	e010      	b.n	80130d8 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80130b6:	687b      	ldr	r3, [r7, #4]
 80130b8:	69da      	ldr	r2, [r3, #28]
 80130ba:	683b      	ldr	r3, [r7, #0]
 80130bc:	0a5b      	lsrs	r3, r3, #9
 80130be:	441a      	add	r2, r3
 80130c0:	687b      	ldr	r3, [r7, #4]
 80130c2:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80130c4:	693b      	ldr	r3, [r7, #16]
 80130c6:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80130ca:	683b      	ldr	r3, [r7, #0]
 80130cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80130d0:	441a      	add	r2, r3
 80130d2:	687b      	ldr	r3, [r7, #4]
 80130d4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80130d6:	2300      	movs	r3, #0
}
 80130d8:	4618      	mov	r0, r3
 80130da:	3718      	adds	r7, #24
 80130dc:	46bd      	mov	sp, r7
 80130de:	bd80      	pop	{r7, pc}

080130e0 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80130e0:	b580      	push	{r7, lr}
 80130e2:	b086      	sub	sp, #24
 80130e4:	af00      	add	r7, sp, #0
 80130e6:	6078      	str	r0, [r7, #4]
 80130e8:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80130ea:	687b      	ldr	r3, [r7, #4]
 80130ec:	681b      	ldr	r3, [r3, #0]
 80130ee:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80130f0:	687b      	ldr	r3, [r7, #4]
 80130f2:	695b      	ldr	r3, [r3, #20]
 80130f4:	3320      	adds	r3, #32
 80130f6:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80130f8:	687b      	ldr	r3, [r7, #4]
 80130fa:	69db      	ldr	r3, [r3, #28]
 80130fc:	2b00      	cmp	r3, #0
 80130fe:	d003      	beq.n	8013108 <dir_next+0x28>
 8013100:	68bb      	ldr	r3, [r7, #8]
 8013102:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8013106:	d301      	bcc.n	801310c <dir_next+0x2c>
 8013108:	2304      	movs	r3, #4
 801310a:	e0aa      	b.n	8013262 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 801310c:	68bb      	ldr	r3, [r7, #8]
 801310e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013112:	2b00      	cmp	r3, #0
 8013114:	f040 8098 	bne.w	8013248 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8013118:	687b      	ldr	r3, [r7, #4]
 801311a:	69db      	ldr	r3, [r3, #28]
 801311c:	1c5a      	adds	r2, r3, #1
 801311e:	687b      	ldr	r3, [r7, #4]
 8013120:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8013122:	687b      	ldr	r3, [r7, #4]
 8013124:	699b      	ldr	r3, [r3, #24]
 8013126:	2b00      	cmp	r3, #0
 8013128:	d10b      	bne.n	8013142 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 801312a:	68bb      	ldr	r3, [r7, #8]
 801312c:	095b      	lsrs	r3, r3, #5
 801312e:	68fa      	ldr	r2, [r7, #12]
 8013130:	8912      	ldrh	r2, [r2, #8]
 8013132:	4293      	cmp	r3, r2
 8013134:	f0c0 8088 	bcc.w	8013248 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8013138:	687b      	ldr	r3, [r7, #4]
 801313a:	2200      	movs	r2, #0
 801313c:	61da      	str	r2, [r3, #28]
 801313e:	2304      	movs	r3, #4
 8013140:	e08f      	b.n	8013262 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8013142:	68bb      	ldr	r3, [r7, #8]
 8013144:	0a5b      	lsrs	r3, r3, #9
 8013146:	68fa      	ldr	r2, [r7, #12]
 8013148:	8952      	ldrh	r2, [r2, #10]
 801314a:	3a01      	subs	r2, #1
 801314c:	4013      	ands	r3, r2
 801314e:	2b00      	cmp	r3, #0
 8013150:	d17a      	bne.n	8013248 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8013152:	687a      	ldr	r2, [r7, #4]
 8013154:	687b      	ldr	r3, [r7, #4]
 8013156:	699b      	ldr	r3, [r3, #24]
 8013158:	4619      	mov	r1, r3
 801315a:	4610      	mov	r0, r2
 801315c:	f7ff fc83 	bl	8012a66 <get_fat>
 8013160:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8013162:	697b      	ldr	r3, [r7, #20]
 8013164:	2b01      	cmp	r3, #1
 8013166:	d801      	bhi.n	801316c <dir_next+0x8c>
 8013168:	2302      	movs	r3, #2
 801316a:	e07a      	b.n	8013262 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 801316c:	697b      	ldr	r3, [r7, #20]
 801316e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013172:	d101      	bne.n	8013178 <dir_next+0x98>
 8013174:	2301      	movs	r3, #1
 8013176:	e074      	b.n	8013262 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8013178:	68fb      	ldr	r3, [r7, #12]
 801317a:	699b      	ldr	r3, [r3, #24]
 801317c:	697a      	ldr	r2, [r7, #20]
 801317e:	429a      	cmp	r2, r3
 8013180:	d358      	bcc.n	8013234 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8013182:	683b      	ldr	r3, [r7, #0]
 8013184:	2b00      	cmp	r3, #0
 8013186:	d104      	bne.n	8013192 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8013188:	687b      	ldr	r3, [r7, #4]
 801318a:	2200      	movs	r2, #0
 801318c:	61da      	str	r2, [r3, #28]
 801318e:	2304      	movs	r3, #4
 8013190:	e067      	b.n	8013262 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8013192:	687a      	ldr	r2, [r7, #4]
 8013194:	687b      	ldr	r3, [r7, #4]
 8013196:	699b      	ldr	r3, [r3, #24]
 8013198:	4619      	mov	r1, r3
 801319a:	4610      	mov	r0, r2
 801319c:	f7ff fe59 	bl	8012e52 <create_chain>
 80131a0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80131a2:	697b      	ldr	r3, [r7, #20]
 80131a4:	2b00      	cmp	r3, #0
 80131a6:	d101      	bne.n	80131ac <dir_next+0xcc>
 80131a8:	2307      	movs	r3, #7
 80131aa:	e05a      	b.n	8013262 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80131ac:	697b      	ldr	r3, [r7, #20]
 80131ae:	2b01      	cmp	r3, #1
 80131b0:	d101      	bne.n	80131b6 <dir_next+0xd6>
 80131b2:	2302      	movs	r3, #2
 80131b4:	e055      	b.n	8013262 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80131b6:	697b      	ldr	r3, [r7, #20]
 80131b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80131bc:	d101      	bne.n	80131c2 <dir_next+0xe2>
 80131be:	2301      	movs	r3, #1
 80131c0:	e04f      	b.n	8013262 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80131c2:	68f8      	ldr	r0, [r7, #12]
 80131c4:	f7ff fb50 	bl	8012868 <sync_window>
 80131c8:	4603      	mov	r3, r0
 80131ca:	2b00      	cmp	r3, #0
 80131cc:	d001      	beq.n	80131d2 <dir_next+0xf2>
 80131ce:	2301      	movs	r3, #1
 80131d0:	e047      	b.n	8013262 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80131d2:	68fb      	ldr	r3, [r7, #12]
 80131d4:	3334      	adds	r3, #52	@ 0x34
 80131d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80131da:	2100      	movs	r1, #0
 80131dc:	4618      	mov	r0, r3
 80131de:	f7ff f949 	bl	8012474 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80131e2:	2300      	movs	r3, #0
 80131e4:	613b      	str	r3, [r7, #16]
 80131e6:	6979      	ldr	r1, [r7, #20]
 80131e8:	68f8      	ldr	r0, [r7, #12]
 80131ea:	f7ff fc1d 	bl	8012a28 <clust2sect>
 80131ee:	4602      	mov	r2, r0
 80131f0:	68fb      	ldr	r3, [r7, #12]
 80131f2:	631a      	str	r2, [r3, #48]	@ 0x30
 80131f4:	e012      	b.n	801321c <dir_next+0x13c>
						fs->wflag = 1;
 80131f6:	68fb      	ldr	r3, [r7, #12]
 80131f8:	2201      	movs	r2, #1
 80131fa:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80131fc:	68f8      	ldr	r0, [r7, #12]
 80131fe:	f7ff fb33 	bl	8012868 <sync_window>
 8013202:	4603      	mov	r3, r0
 8013204:	2b00      	cmp	r3, #0
 8013206:	d001      	beq.n	801320c <dir_next+0x12c>
 8013208:	2301      	movs	r3, #1
 801320a:	e02a      	b.n	8013262 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801320c:	693b      	ldr	r3, [r7, #16]
 801320e:	3301      	adds	r3, #1
 8013210:	613b      	str	r3, [r7, #16]
 8013212:	68fb      	ldr	r3, [r7, #12]
 8013214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013216:	1c5a      	adds	r2, r3, #1
 8013218:	68fb      	ldr	r3, [r7, #12]
 801321a:	631a      	str	r2, [r3, #48]	@ 0x30
 801321c:	68fb      	ldr	r3, [r7, #12]
 801321e:	895b      	ldrh	r3, [r3, #10]
 8013220:	461a      	mov	r2, r3
 8013222:	693b      	ldr	r3, [r7, #16]
 8013224:	4293      	cmp	r3, r2
 8013226:	d3e6      	bcc.n	80131f6 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8013228:	68fb      	ldr	r3, [r7, #12]
 801322a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801322c:	693b      	ldr	r3, [r7, #16]
 801322e:	1ad2      	subs	r2, r2, r3
 8013230:	68fb      	ldr	r3, [r7, #12]
 8013232:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8013234:	687b      	ldr	r3, [r7, #4]
 8013236:	697a      	ldr	r2, [r7, #20]
 8013238:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 801323a:	6979      	ldr	r1, [r7, #20]
 801323c:	68f8      	ldr	r0, [r7, #12]
 801323e:	f7ff fbf3 	bl	8012a28 <clust2sect>
 8013242:	4602      	mov	r2, r0
 8013244:	687b      	ldr	r3, [r7, #4]
 8013246:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8013248:	687b      	ldr	r3, [r7, #4]
 801324a:	68ba      	ldr	r2, [r7, #8]
 801324c:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 801324e:	68fb      	ldr	r3, [r7, #12]
 8013250:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8013254:	68bb      	ldr	r3, [r7, #8]
 8013256:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801325a:	441a      	add	r2, r3
 801325c:	687b      	ldr	r3, [r7, #4]
 801325e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8013260:	2300      	movs	r3, #0
}
 8013262:	4618      	mov	r0, r3
 8013264:	3718      	adds	r7, #24
 8013266:	46bd      	mov	sp, r7
 8013268:	bd80      	pop	{r7, pc}

0801326a <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 801326a:	b580      	push	{r7, lr}
 801326c:	b086      	sub	sp, #24
 801326e:	af00      	add	r7, sp, #0
 8013270:	6078      	str	r0, [r7, #4]
 8013272:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8013274:	687b      	ldr	r3, [r7, #4]
 8013276:	681b      	ldr	r3, [r3, #0]
 8013278:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 801327a:	2100      	movs	r1, #0
 801327c:	6878      	ldr	r0, [r7, #4]
 801327e:	f7ff feb4 	bl	8012fea <dir_sdi>
 8013282:	4603      	mov	r3, r0
 8013284:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8013286:	7dfb      	ldrb	r3, [r7, #23]
 8013288:	2b00      	cmp	r3, #0
 801328a:	d12b      	bne.n	80132e4 <dir_alloc+0x7a>
		n = 0;
 801328c:	2300      	movs	r3, #0
 801328e:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8013290:	687b      	ldr	r3, [r7, #4]
 8013292:	69db      	ldr	r3, [r3, #28]
 8013294:	4619      	mov	r1, r3
 8013296:	68f8      	ldr	r0, [r7, #12]
 8013298:	f7ff fb2a 	bl	80128f0 <move_window>
 801329c:	4603      	mov	r3, r0
 801329e:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80132a0:	7dfb      	ldrb	r3, [r7, #23]
 80132a2:	2b00      	cmp	r3, #0
 80132a4:	d11d      	bne.n	80132e2 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80132a6:	687b      	ldr	r3, [r7, #4]
 80132a8:	6a1b      	ldr	r3, [r3, #32]
 80132aa:	781b      	ldrb	r3, [r3, #0]
 80132ac:	2be5      	cmp	r3, #229	@ 0xe5
 80132ae:	d004      	beq.n	80132ba <dir_alloc+0x50>
 80132b0:	687b      	ldr	r3, [r7, #4]
 80132b2:	6a1b      	ldr	r3, [r3, #32]
 80132b4:	781b      	ldrb	r3, [r3, #0]
 80132b6:	2b00      	cmp	r3, #0
 80132b8:	d107      	bne.n	80132ca <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80132ba:	693b      	ldr	r3, [r7, #16]
 80132bc:	3301      	adds	r3, #1
 80132be:	613b      	str	r3, [r7, #16]
 80132c0:	693a      	ldr	r2, [r7, #16]
 80132c2:	683b      	ldr	r3, [r7, #0]
 80132c4:	429a      	cmp	r2, r3
 80132c6:	d102      	bne.n	80132ce <dir_alloc+0x64>
 80132c8:	e00c      	b.n	80132e4 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80132ca:	2300      	movs	r3, #0
 80132cc:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80132ce:	2101      	movs	r1, #1
 80132d0:	6878      	ldr	r0, [r7, #4]
 80132d2:	f7ff ff05 	bl	80130e0 <dir_next>
 80132d6:	4603      	mov	r3, r0
 80132d8:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80132da:	7dfb      	ldrb	r3, [r7, #23]
 80132dc:	2b00      	cmp	r3, #0
 80132de:	d0d7      	beq.n	8013290 <dir_alloc+0x26>
 80132e0:	e000      	b.n	80132e4 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80132e2:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80132e4:	7dfb      	ldrb	r3, [r7, #23]
 80132e6:	2b04      	cmp	r3, #4
 80132e8:	d101      	bne.n	80132ee <dir_alloc+0x84>
 80132ea:	2307      	movs	r3, #7
 80132ec:	75fb      	strb	r3, [r7, #23]
	return res;
 80132ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80132f0:	4618      	mov	r0, r3
 80132f2:	3718      	adds	r7, #24
 80132f4:	46bd      	mov	sp, r7
 80132f6:	bd80      	pop	{r7, pc}

080132f8 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80132f8:	b580      	push	{r7, lr}
 80132fa:	b084      	sub	sp, #16
 80132fc:	af00      	add	r7, sp, #0
 80132fe:	6078      	str	r0, [r7, #4]
 8013300:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8013302:	683b      	ldr	r3, [r7, #0]
 8013304:	331a      	adds	r3, #26
 8013306:	4618      	mov	r0, r3
 8013308:	f7ff f810 	bl	801232c <ld_word>
 801330c:	4603      	mov	r3, r0
 801330e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8013310:	687b      	ldr	r3, [r7, #4]
 8013312:	781b      	ldrb	r3, [r3, #0]
 8013314:	2b03      	cmp	r3, #3
 8013316:	d109      	bne.n	801332c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8013318:	683b      	ldr	r3, [r7, #0]
 801331a:	3314      	adds	r3, #20
 801331c:	4618      	mov	r0, r3
 801331e:	f7ff f805 	bl	801232c <ld_word>
 8013322:	4603      	mov	r3, r0
 8013324:	041b      	lsls	r3, r3, #16
 8013326:	68fa      	ldr	r2, [r7, #12]
 8013328:	4313      	orrs	r3, r2
 801332a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 801332c:	68fb      	ldr	r3, [r7, #12]
}
 801332e:	4618      	mov	r0, r3
 8013330:	3710      	adds	r7, #16
 8013332:	46bd      	mov	sp, r7
 8013334:	bd80      	pop	{r7, pc}

08013336 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8013336:	b580      	push	{r7, lr}
 8013338:	b084      	sub	sp, #16
 801333a:	af00      	add	r7, sp, #0
 801333c:	60f8      	str	r0, [r7, #12]
 801333e:	60b9      	str	r1, [r7, #8]
 8013340:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8013342:	68bb      	ldr	r3, [r7, #8]
 8013344:	331a      	adds	r3, #26
 8013346:	687a      	ldr	r2, [r7, #4]
 8013348:	b292      	uxth	r2, r2
 801334a:	4611      	mov	r1, r2
 801334c:	4618      	mov	r0, r3
 801334e:	f7ff f829 	bl	80123a4 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8013352:	68fb      	ldr	r3, [r7, #12]
 8013354:	781b      	ldrb	r3, [r3, #0]
 8013356:	2b03      	cmp	r3, #3
 8013358:	d109      	bne.n	801336e <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 801335a:	68bb      	ldr	r3, [r7, #8]
 801335c:	f103 0214 	add.w	r2, r3, #20
 8013360:	687b      	ldr	r3, [r7, #4]
 8013362:	0c1b      	lsrs	r3, r3, #16
 8013364:	b29b      	uxth	r3, r3
 8013366:	4619      	mov	r1, r3
 8013368:	4610      	mov	r0, r2
 801336a:	f7ff f81b 	bl	80123a4 <st_word>
	}
}
 801336e:	bf00      	nop
 8013370:	3710      	adds	r7, #16
 8013372:	46bd      	mov	sp, r7
 8013374:	bd80      	pop	{r7, pc}

08013376 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8013376:	b580      	push	{r7, lr}
 8013378:	b086      	sub	sp, #24
 801337a:	af00      	add	r7, sp, #0
 801337c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801337e:	687b      	ldr	r3, [r7, #4]
 8013380:	681b      	ldr	r3, [r3, #0]
 8013382:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8013384:	2100      	movs	r1, #0
 8013386:	6878      	ldr	r0, [r7, #4]
 8013388:	f7ff fe2f 	bl	8012fea <dir_sdi>
 801338c:	4603      	mov	r3, r0
 801338e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8013390:	7dfb      	ldrb	r3, [r7, #23]
 8013392:	2b00      	cmp	r3, #0
 8013394:	d001      	beq.n	801339a <dir_find+0x24>
 8013396:	7dfb      	ldrb	r3, [r7, #23]
 8013398:	e03e      	b.n	8013418 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 801339a:	687b      	ldr	r3, [r7, #4]
 801339c:	69db      	ldr	r3, [r3, #28]
 801339e:	4619      	mov	r1, r3
 80133a0:	6938      	ldr	r0, [r7, #16]
 80133a2:	f7ff faa5 	bl	80128f0 <move_window>
 80133a6:	4603      	mov	r3, r0
 80133a8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80133aa:	7dfb      	ldrb	r3, [r7, #23]
 80133ac:	2b00      	cmp	r3, #0
 80133ae:	d12f      	bne.n	8013410 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80133b0:	687b      	ldr	r3, [r7, #4]
 80133b2:	6a1b      	ldr	r3, [r3, #32]
 80133b4:	781b      	ldrb	r3, [r3, #0]
 80133b6:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80133b8:	7bfb      	ldrb	r3, [r7, #15]
 80133ba:	2b00      	cmp	r3, #0
 80133bc:	d102      	bne.n	80133c4 <dir_find+0x4e>
 80133be:	2304      	movs	r3, #4
 80133c0:	75fb      	strb	r3, [r7, #23]
 80133c2:	e028      	b.n	8013416 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80133c4:	687b      	ldr	r3, [r7, #4]
 80133c6:	6a1b      	ldr	r3, [r3, #32]
 80133c8:	330b      	adds	r3, #11
 80133ca:	781b      	ldrb	r3, [r3, #0]
 80133cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80133d0:	b2da      	uxtb	r2, r3
 80133d2:	687b      	ldr	r3, [r7, #4]
 80133d4:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80133d6:	687b      	ldr	r3, [r7, #4]
 80133d8:	6a1b      	ldr	r3, [r3, #32]
 80133da:	330b      	adds	r3, #11
 80133dc:	781b      	ldrb	r3, [r3, #0]
 80133de:	f003 0308 	and.w	r3, r3, #8
 80133e2:	2b00      	cmp	r3, #0
 80133e4:	d10a      	bne.n	80133fc <dir_find+0x86>
 80133e6:	687b      	ldr	r3, [r7, #4]
 80133e8:	6a18      	ldr	r0, [r3, #32]
 80133ea:	687b      	ldr	r3, [r7, #4]
 80133ec:	3324      	adds	r3, #36	@ 0x24
 80133ee:	220b      	movs	r2, #11
 80133f0:	4619      	mov	r1, r3
 80133f2:	f7ff f85a 	bl	80124aa <mem_cmp>
 80133f6:	4603      	mov	r3, r0
 80133f8:	2b00      	cmp	r3, #0
 80133fa:	d00b      	beq.n	8013414 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80133fc:	2100      	movs	r1, #0
 80133fe:	6878      	ldr	r0, [r7, #4]
 8013400:	f7ff fe6e 	bl	80130e0 <dir_next>
 8013404:	4603      	mov	r3, r0
 8013406:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8013408:	7dfb      	ldrb	r3, [r7, #23]
 801340a:	2b00      	cmp	r3, #0
 801340c:	d0c5      	beq.n	801339a <dir_find+0x24>
 801340e:	e002      	b.n	8013416 <dir_find+0xa0>
		if (res != FR_OK) break;
 8013410:	bf00      	nop
 8013412:	e000      	b.n	8013416 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8013414:	bf00      	nop

	return res;
 8013416:	7dfb      	ldrb	r3, [r7, #23]
}
 8013418:	4618      	mov	r0, r3
 801341a:	3718      	adds	r7, #24
 801341c:	46bd      	mov	sp, r7
 801341e:	bd80      	pop	{r7, pc}

08013420 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8013420:	b580      	push	{r7, lr}
 8013422:	b084      	sub	sp, #16
 8013424:	af00      	add	r7, sp, #0
 8013426:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8013428:	687b      	ldr	r3, [r7, #4]
 801342a:	681b      	ldr	r3, [r3, #0]
 801342c:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 801342e:	2101      	movs	r1, #1
 8013430:	6878      	ldr	r0, [r7, #4]
 8013432:	f7ff ff1a 	bl	801326a <dir_alloc>
 8013436:	4603      	mov	r3, r0
 8013438:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 801343a:	7bfb      	ldrb	r3, [r7, #15]
 801343c:	2b00      	cmp	r3, #0
 801343e:	d11c      	bne.n	801347a <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8013440:	687b      	ldr	r3, [r7, #4]
 8013442:	69db      	ldr	r3, [r3, #28]
 8013444:	4619      	mov	r1, r3
 8013446:	68b8      	ldr	r0, [r7, #8]
 8013448:	f7ff fa52 	bl	80128f0 <move_window>
 801344c:	4603      	mov	r3, r0
 801344e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8013450:	7bfb      	ldrb	r3, [r7, #15]
 8013452:	2b00      	cmp	r3, #0
 8013454:	d111      	bne.n	801347a <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8013456:	687b      	ldr	r3, [r7, #4]
 8013458:	6a1b      	ldr	r3, [r3, #32]
 801345a:	2220      	movs	r2, #32
 801345c:	2100      	movs	r1, #0
 801345e:	4618      	mov	r0, r3
 8013460:	f7ff f808 	bl	8012474 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8013464:	687b      	ldr	r3, [r7, #4]
 8013466:	6a18      	ldr	r0, [r3, #32]
 8013468:	687b      	ldr	r3, [r7, #4]
 801346a:	3324      	adds	r3, #36	@ 0x24
 801346c:	220b      	movs	r2, #11
 801346e:	4619      	mov	r1, r3
 8013470:	f7fe ffdf 	bl	8012432 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8013474:	68bb      	ldr	r3, [r7, #8]
 8013476:	2201      	movs	r2, #1
 8013478:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 801347a:	7bfb      	ldrb	r3, [r7, #15]
}
 801347c:	4618      	mov	r0, r3
 801347e:	3710      	adds	r7, #16
 8013480:	46bd      	mov	sp, r7
 8013482:	bd80      	pop	{r7, pc}

08013484 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8013484:	b580      	push	{r7, lr}
 8013486:	b088      	sub	sp, #32
 8013488:	af00      	add	r7, sp, #0
 801348a:	6078      	str	r0, [r7, #4]
 801348c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 801348e:	683b      	ldr	r3, [r7, #0]
 8013490:	681b      	ldr	r3, [r3, #0]
 8013492:	60fb      	str	r3, [r7, #12]
 8013494:	687b      	ldr	r3, [r7, #4]
 8013496:	3324      	adds	r3, #36	@ 0x24
 8013498:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 801349a:	220b      	movs	r2, #11
 801349c:	2120      	movs	r1, #32
 801349e:	68b8      	ldr	r0, [r7, #8]
 80134a0:	f7fe ffe8 	bl	8012474 <mem_set>
	si = i = 0; ni = 8;
 80134a4:	2300      	movs	r3, #0
 80134a6:	613b      	str	r3, [r7, #16]
 80134a8:	693b      	ldr	r3, [r7, #16]
 80134aa:	61fb      	str	r3, [r7, #28]
 80134ac:	2308      	movs	r3, #8
 80134ae:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80134b0:	69fb      	ldr	r3, [r7, #28]
 80134b2:	1c5a      	adds	r2, r3, #1
 80134b4:	61fa      	str	r2, [r7, #28]
 80134b6:	68fa      	ldr	r2, [r7, #12]
 80134b8:	4413      	add	r3, r2
 80134ba:	781b      	ldrb	r3, [r3, #0]
 80134bc:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80134be:	7efb      	ldrb	r3, [r7, #27]
 80134c0:	2b20      	cmp	r3, #32
 80134c2:	d94e      	bls.n	8013562 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80134c4:	7efb      	ldrb	r3, [r7, #27]
 80134c6:	2b2f      	cmp	r3, #47	@ 0x2f
 80134c8:	d006      	beq.n	80134d8 <create_name+0x54>
 80134ca:	7efb      	ldrb	r3, [r7, #27]
 80134cc:	2b5c      	cmp	r3, #92	@ 0x5c
 80134ce:	d110      	bne.n	80134f2 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80134d0:	e002      	b.n	80134d8 <create_name+0x54>
 80134d2:	69fb      	ldr	r3, [r7, #28]
 80134d4:	3301      	adds	r3, #1
 80134d6:	61fb      	str	r3, [r7, #28]
 80134d8:	68fa      	ldr	r2, [r7, #12]
 80134da:	69fb      	ldr	r3, [r7, #28]
 80134dc:	4413      	add	r3, r2
 80134de:	781b      	ldrb	r3, [r3, #0]
 80134e0:	2b2f      	cmp	r3, #47	@ 0x2f
 80134e2:	d0f6      	beq.n	80134d2 <create_name+0x4e>
 80134e4:	68fa      	ldr	r2, [r7, #12]
 80134e6:	69fb      	ldr	r3, [r7, #28]
 80134e8:	4413      	add	r3, r2
 80134ea:	781b      	ldrb	r3, [r3, #0]
 80134ec:	2b5c      	cmp	r3, #92	@ 0x5c
 80134ee:	d0f0      	beq.n	80134d2 <create_name+0x4e>
			break;
 80134f0:	e038      	b.n	8013564 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80134f2:	7efb      	ldrb	r3, [r7, #27]
 80134f4:	2b2e      	cmp	r3, #46	@ 0x2e
 80134f6:	d003      	beq.n	8013500 <create_name+0x7c>
 80134f8:	693a      	ldr	r2, [r7, #16]
 80134fa:	697b      	ldr	r3, [r7, #20]
 80134fc:	429a      	cmp	r2, r3
 80134fe:	d30c      	bcc.n	801351a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8013500:	697b      	ldr	r3, [r7, #20]
 8013502:	2b0b      	cmp	r3, #11
 8013504:	d002      	beq.n	801350c <create_name+0x88>
 8013506:	7efb      	ldrb	r3, [r7, #27]
 8013508:	2b2e      	cmp	r3, #46	@ 0x2e
 801350a:	d001      	beq.n	8013510 <create_name+0x8c>
 801350c:	2306      	movs	r3, #6
 801350e:	e044      	b.n	801359a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8013510:	2308      	movs	r3, #8
 8013512:	613b      	str	r3, [r7, #16]
 8013514:	230b      	movs	r3, #11
 8013516:	617b      	str	r3, [r7, #20]
			continue;
 8013518:	e022      	b.n	8013560 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 801351a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801351e:	2b00      	cmp	r3, #0
 8013520:	da04      	bge.n	801352c <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8013522:	7efb      	ldrb	r3, [r7, #27]
 8013524:	3b80      	subs	r3, #128	@ 0x80
 8013526:	4a1f      	ldr	r2, [pc, #124]	@ (80135a4 <create_name+0x120>)
 8013528:	5cd3      	ldrb	r3, [r2, r3]
 801352a:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 801352c:	7efb      	ldrb	r3, [r7, #27]
 801352e:	4619      	mov	r1, r3
 8013530:	481d      	ldr	r0, [pc, #116]	@ (80135a8 <create_name+0x124>)
 8013532:	f7fe ffe1 	bl	80124f8 <chk_chr>
 8013536:	4603      	mov	r3, r0
 8013538:	2b00      	cmp	r3, #0
 801353a:	d001      	beq.n	8013540 <create_name+0xbc>
 801353c:	2306      	movs	r3, #6
 801353e:	e02c      	b.n	801359a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8013540:	7efb      	ldrb	r3, [r7, #27]
 8013542:	2b60      	cmp	r3, #96	@ 0x60
 8013544:	d905      	bls.n	8013552 <create_name+0xce>
 8013546:	7efb      	ldrb	r3, [r7, #27]
 8013548:	2b7a      	cmp	r3, #122	@ 0x7a
 801354a:	d802      	bhi.n	8013552 <create_name+0xce>
 801354c:	7efb      	ldrb	r3, [r7, #27]
 801354e:	3b20      	subs	r3, #32
 8013550:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8013552:	693b      	ldr	r3, [r7, #16]
 8013554:	1c5a      	adds	r2, r3, #1
 8013556:	613a      	str	r2, [r7, #16]
 8013558:	68ba      	ldr	r2, [r7, #8]
 801355a:	4413      	add	r3, r2
 801355c:	7efa      	ldrb	r2, [r7, #27]
 801355e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8013560:	e7a6      	b.n	80134b0 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8013562:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8013564:	68fa      	ldr	r2, [r7, #12]
 8013566:	69fb      	ldr	r3, [r7, #28]
 8013568:	441a      	add	r2, r3
 801356a:	683b      	ldr	r3, [r7, #0]
 801356c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 801356e:	693b      	ldr	r3, [r7, #16]
 8013570:	2b00      	cmp	r3, #0
 8013572:	d101      	bne.n	8013578 <create_name+0xf4>
 8013574:	2306      	movs	r3, #6
 8013576:	e010      	b.n	801359a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8013578:	68bb      	ldr	r3, [r7, #8]
 801357a:	781b      	ldrb	r3, [r3, #0]
 801357c:	2be5      	cmp	r3, #229	@ 0xe5
 801357e:	d102      	bne.n	8013586 <create_name+0x102>
 8013580:	68bb      	ldr	r3, [r7, #8]
 8013582:	2205      	movs	r2, #5
 8013584:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8013586:	7efb      	ldrb	r3, [r7, #27]
 8013588:	2b20      	cmp	r3, #32
 801358a:	d801      	bhi.n	8013590 <create_name+0x10c>
 801358c:	2204      	movs	r2, #4
 801358e:	e000      	b.n	8013592 <create_name+0x10e>
 8013590:	2200      	movs	r2, #0
 8013592:	68bb      	ldr	r3, [r7, #8]
 8013594:	330b      	adds	r3, #11
 8013596:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8013598:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 801359a:	4618      	mov	r0, r3
 801359c:	3720      	adds	r7, #32
 801359e:	46bd      	mov	sp, r7
 80135a0:	bd80      	pop	{r7, pc}
 80135a2:	bf00      	nop
 80135a4:	080181a0 	.word	0x080181a0
 80135a8:	08018120 	.word	0x08018120

080135ac <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80135ac:	b580      	push	{r7, lr}
 80135ae:	b086      	sub	sp, #24
 80135b0:	af00      	add	r7, sp, #0
 80135b2:	6078      	str	r0, [r7, #4]
 80135b4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80135b6:	687b      	ldr	r3, [r7, #4]
 80135b8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80135ba:	693b      	ldr	r3, [r7, #16]
 80135bc:	681b      	ldr	r3, [r3, #0]
 80135be:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80135c0:	e002      	b.n	80135c8 <follow_path+0x1c>
 80135c2:	683b      	ldr	r3, [r7, #0]
 80135c4:	3301      	adds	r3, #1
 80135c6:	603b      	str	r3, [r7, #0]
 80135c8:	683b      	ldr	r3, [r7, #0]
 80135ca:	781b      	ldrb	r3, [r3, #0]
 80135cc:	2b2f      	cmp	r3, #47	@ 0x2f
 80135ce:	d0f8      	beq.n	80135c2 <follow_path+0x16>
 80135d0:	683b      	ldr	r3, [r7, #0]
 80135d2:	781b      	ldrb	r3, [r3, #0]
 80135d4:	2b5c      	cmp	r3, #92	@ 0x5c
 80135d6:	d0f4      	beq.n	80135c2 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80135d8:	693b      	ldr	r3, [r7, #16]
 80135da:	2200      	movs	r2, #0
 80135dc:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80135de:	683b      	ldr	r3, [r7, #0]
 80135e0:	781b      	ldrb	r3, [r3, #0]
 80135e2:	2b1f      	cmp	r3, #31
 80135e4:	d80a      	bhi.n	80135fc <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80135e6:	687b      	ldr	r3, [r7, #4]
 80135e8:	2280      	movs	r2, #128	@ 0x80
 80135ea:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 80135ee:	2100      	movs	r1, #0
 80135f0:	6878      	ldr	r0, [r7, #4]
 80135f2:	f7ff fcfa 	bl	8012fea <dir_sdi>
 80135f6:	4603      	mov	r3, r0
 80135f8:	75fb      	strb	r3, [r7, #23]
 80135fa:	e043      	b.n	8013684 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80135fc:	463b      	mov	r3, r7
 80135fe:	4619      	mov	r1, r3
 8013600:	6878      	ldr	r0, [r7, #4]
 8013602:	f7ff ff3f 	bl	8013484 <create_name>
 8013606:	4603      	mov	r3, r0
 8013608:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801360a:	7dfb      	ldrb	r3, [r7, #23]
 801360c:	2b00      	cmp	r3, #0
 801360e:	d134      	bne.n	801367a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8013610:	6878      	ldr	r0, [r7, #4]
 8013612:	f7ff feb0 	bl	8013376 <dir_find>
 8013616:	4603      	mov	r3, r0
 8013618:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 801361a:	687b      	ldr	r3, [r7, #4]
 801361c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8013620:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8013622:	7dfb      	ldrb	r3, [r7, #23]
 8013624:	2b00      	cmp	r3, #0
 8013626:	d00a      	beq.n	801363e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8013628:	7dfb      	ldrb	r3, [r7, #23]
 801362a:	2b04      	cmp	r3, #4
 801362c:	d127      	bne.n	801367e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 801362e:	7afb      	ldrb	r3, [r7, #11]
 8013630:	f003 0304 	and.w	r3, r3, #4
 8013634:	2b00      	cmp	r3, #0
 8013636:	d122      	bne.n	801367e <follow_path+0xd2>
 8013638:	2305      	movs	r3, #5
 801363a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 801363c:	e01f      	b.n	801367e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801363e:	7afb      	ldrb	r3, [r7, #11]
 8013640:	f003 0304 	and.w	r3, r3, #4
 8013644:	2b00      	cmp	r3, #0
 8013646:	d11c      	bne.n	8013682 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8013648:	693b      	ldr	r3, [r7, #16]
 801364a:	799b      	ldrb	r3, [r3, #6]
 801364c:	f003 0310 	and.w	r3, r3, #16
 8013650:	2b00      	cmp	r3, #0
 8013652:	d102      	bne.n	801365a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8013654:	2305      	movs	r3, #5
 8013656:	75fb      	strb	r3, [r7, #23]
 8013658:	e014      	b.n	8013684 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 801365a:	68fb      	ldr	r3, [r7, #12]
 801365c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8013660:	687b      	ldr	r3, [r7, #4]
 8013662:	695b      	ldr	r3, [r3, #20]
 8013664:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013668:	4413      	add	r3, r2
 801366a:	4619      	mov	r1, r3
 801366c:	68f8      	ldr	r0, [r7, #12]
 801366e:	f7ff fe43 	bl	80132f8 <ld_clust>
 8013672:	4602      	mov	r2, r0
 8013674:	693b      	ldr	r3, [r7, #16]
 8013676:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8013678:	e7c0      	b.n	80135fc <follow_path+0x50>
			if (res != FR_OK) break;
 801367a:	bf00      	nop
 801367c:	e002      	b.n	8013684 <follow_path+0xd8>
				break;
 801367e:	bf00      	nop
 8013680:	e000      	b.n	8013684 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8013682:	bf00      	nop
			}
		}
	}

	return res;
 8013684:	7dfb      	ldrb	r3, [r7, #23]
}
 8013686:	4618      	mov	r0, r3
 8013688:	3718      	adds	r7, #24
 801368a:	46bd      	mov	sp, r7
 801368c:	bd80      	pop	{r7, pc}

0801368e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 801368e:	b480      	push	{r7}
 8013690:	b087      	sub	sp, #28
 8013692:	af00      	add	r7, sp, #0
 8013694:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8013696:	f04f 33ff 	mov.w	r3, #4294967295
 801369a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 801369c:	687b      	ldr	r3, [r7, #4]
 801369e:	681b      	ldr	r3, [r3, #0]
 80136a0:	2b00      	cmp	r3, #0
 80136a2:	d031      	beq.n	8013708 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80136a4:	687b      	ldr	r3, [r7, #4]
 80136a6:	681b      	ldr	r3, [r3, #0]
 80136a8:	617b      	str	r3, [r7, #20]
 80136aa:	e002      	b.n	80136b2 <get_ldnumber+0x24>
 80136ac:	697b      	ldr	r3, [r7, #20]
 80136ae:	3301      	adds	r3, #1
 80136b0:	617b      	str	r3, [r7, #20]
 80136b2:	697b      	ldr	r3, [r7, #20]
 80136b4:	781b      	ldrb	r3, [r3, #0]
 80136b6:	2b20      	cmp	r3, #32
 80136b8:	d903      	bls.n	80136c2 <get_ldnumber+0x34>
 80136ba:	697b      	ldr	r3, [r7, #20]
 80136bc:	781b      	ldrb	r3, [r3, #0]
 80136be:	2b3a      	cmp	r3, #58	@ 0x3a
 80136c0:	d1f4      	bne.n	80136ac <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80136c2:	697b      	ldr	r3, [r7, #20]
 80136c4:	781b      	ldrb	r3, [r3, #0]
 80136c6:	2b3a      	cmp	r3, #58	@ 0x3a
 80136c8:	d11c      	bne.n	8013704 <get_ldnumber+0x76>
			tp = *path;
 80136ca:	687b      	ldr	r3, [r7, #4]
 80136cc:	681b      	ldr	r3, [r3, #0]
 80136ce:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80136d0:	68fb      	ldr	r3, [r7, #12]
 80136d2:	1c5a      	adds	r2, r3, #1
 80136d4:	60fa      	str	r2, [r7, #12]
 80136d6:	781b      	ldrb	r3, [r3, #0]
 80136d8:	3b30      	subs	r3, #48	@ 0x30
 80136da:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80136dc:	68bb      	ldr	r3, [r7, #8]
 80136de:	2b09      	cmp	r3, #9
 80136e0:	d80e      	bhi.n	8013700 <get_ldnumber+0x72>
 80136e2:	68fa      	ldr	r2, [r7, #12]
 80136e4:	697b      	ldr	r3, [r7, #20]
 80136e6:	429a      	cmp	r2, r3
 80136e8:	d10a      	bne.n	8013700 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80136ea:	68bb      	ldr	r3, [r7, #8]
 80136ec:	2b00      	cmp	r3, #0
 80136ee:	d107      	bne.n	8013700 <get_ldnumber+0x72>
					vol = (int)i;
 80136f0:	68bb      	ldr	r3, [r7, #8]
 80136f2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80136f4:	697b      	ldr	r3, [r7, #20]
 80136f6:	3301      	adds	r3, #1
 80136f8:	617b      	str	r3, [r7, #20]
 80136fa:	687b      	ldr	r3, [r7, #4]
 80136fc:	697a      	ldr	r2, [r7, #20]
 80136fe:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8013700:	693b      	ldr	r3, [r7, #16]
 8013702:	e002      	b.n	801370a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8013704:	2300      	movs	r3, #0
 8013706:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8013708:	693b      	ldr	r3, [r7, #16]
}
 801370a:	4618      	mov	r0, r3
 801370c:	371c      	adds	r7, #28
 801370e:	46bd      	mov	sp, r7
 8013710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013714:	4770      	bx	lr
	...

08013718 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8013718:	b580      	push	{r7, lr}
 801371a:	b082      	sub	sp, #8
 801371c:	af00      	add	r7, sp, #0
 801371e:	6078      	str	r0, [r7, #4]
 8013720:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8013722:	687b      	ldr	r3, [r7, #4]
 8013724:	2200      	movs	r2, #0
 8013726:	70da      	strb	r2, [r3, #3]
 8013728:	687b      	ldr	r3, [r7, #4]
 801372a:	f04f 32ff 	mov.w	r2, #4294967295
 801372e:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8013730:	6839      	ldr	r1, [r7, #0]
 8013732:	6878      	ldr	r0, [r7, #4]
 8013734:	f7ff f8dc 	bl	80128f0 <move_window>
 8013738:	4603      	mov	r3, r0
 801373a:	2b00      	cmp	r3, #0
 801373c:	d001      	beq.n	8013742 <check_fs+0x2a>
 801373e:	2304      	movs	r3, #4
 8013740:	e038      	b.n	80137b4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8013742:	687b      	ldr	r3, [r7, #4]
 8013744:	3334      	adds	r3, #52	@ 0x34
 8013746:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801374a:	4618      	mov	r0, r3
 801374c:	f7fe fdee 	bl	801232c <ld_word>
 8013750:	4603      	mov	r3, r0
 8013752:	461a      	mov	r2, r3
 8013754:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8013758:	429a      	cmp	r2, r3
 801375a:	d001      	beq.n	8013760 <check_fs+0x48>
 801375c:	2303      	movs	r3, #3
 801375e:	e029      	b.n	80137b4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8013760:	687b      	ldr	r3, [r7, #4]
 8013762:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8013766:	2be9      	cmp	r3, #233	@ 0xe9
 8013768:	d009      	beq.n	801377e <check_fs+0x66>
 801376a:	687b      	ldr	r3, [r7, #4]
 801376c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8013770:	2beb      	cmp	r3, #235	@ 0xeb
 8013772:	d11e      	bne.n	80137b2 <check_fs+0x9a>
 8013774:	687b      	ldr	r3, [r7, #4]
 8013776:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 801377a:	2b90      	cmp	r3, #144	@ 0x90
 801377c:	d119      	bne.n	80137b2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 801377e:	687b      	ldr	r3, [r7, #4]
 8013780:	3334      	adds	r3, #52	@ 0x34
 8013782:	3336      	adds	r3, #54	@ 0x36
 8013784:	4618      	mov	r0, r3
 8013786:	f7fe fdea 	bl	801235e <ld_dword>
 801378a:	4603      	mov	r3, r0
 801378c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8013790:	4a0a      	ldr	r2, [pc, #40]	@ (80137bc <check_fs+0xa4>)
 8013792:	4293      	cmp	r3, r2
 8013794:	d101      	bne.n	801379a <check_fs+0x82>
 8013796:	2300      	movs	r3, #0
 8013798:	e00c      	b.n	80137b4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 801379a:	687b      	ldr	r3, [r7, #4]
 801379c:	3334      	adds	r3, #52	@ 0x34
 801379e:	3352      	adds	r3, #82	@ 0x52
 80137a0:	4618      	mov	r0, r3
 80137a2:	f7fe fddc 	bl	801235e <ld_dword>
 80137a6:	4603      	mov	r3, r0
 80137a8:	4a05      	ldr	r2, [pc, #20]	@ (80137c0 <check_fs+0xa8>)
 80137aa:	4293      	cmp	r3, r2
 80137ac:	d101      	bne.n	80137b2 <check_fs+0x9a>
 80137ae:	2300      	movs	r3, #0
 80137b0:	e000      	b.n	80137b4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80137b2:	2302      	movs	r3, #2
}
 80137b4:	4618      	mov	r0, r3
 80137b6:	3708      	adds	r7, #8
 80137b8:	46bd      	mov	sp, r7
 80137ba:	bd80      	pop	{r7, pc}
 80137bc:	00544146 	.word	0x00544146
 80137c0:	33544146 	.word	0x33544146

080137c4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80137c4:	b580      	push	{r7, lr}
 80137c6:	b096      	sub	sp, #88	@ 0x58
 80137c8:	af00      	add	r7, sp, #0
 80137ca:	60f8      	str	r0, [r7, #12]
 80137cc:	60b9      	str	r1, [r7, #8]
 80137ce:	4613      	mov	r3, r2
 80137d0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80137d2:	68bb      	ldr	r3, [r7, #8]
 80137d4:	2200      	movs	r2, #0
 80137d6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80137d8:	68f8      	ldr	r0, [r7, #12]
 80137da:	f7ff ff58 	bl	801368e <get_ldnumber>
 80137de:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80137e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80137e2:	2b00      	cmp	r3, #0
 80137e4:	da01      	bge.n	80137ea <find_volume+0x26>
 80137e6:	230b      	movs	r3, #11
 80137e8:	e235      	b.n	8013c56 <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80137ea:	4aa5      	ldr	r2, [pc, #660]	@ (8013a80 <find_volume+0x2bc>)
 80137ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80137ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80137f2:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80137f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80137f6:	2b00      	cmp	r3, #0
 80137f8:	d101      	bne.n	80137fe <find_volume+0x3a>
 80137fa:	230c      	movs	r3, #12
 80137fc:	e22b      	b.n	8013c56 <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 80137fe:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8013800:	f7fe fe95 	bl	801252e <lock_fs>
 8013804:	4603      	mov	r3, r0
 8013806:	2b00      	cmp	r3, #0
 8013808:	d101      	bne.n	801380e <find_volume+0x4a>
 801380a:	230f      	movs	r3, #15
 801380c:	e223      	b.n	8013c56 <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 801380e:	68bb      	ldr	r3, [r7, #8]
 8013810:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013812:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8013814:	79fb      	ldrb	r3, [r7, #7]
 8013816:	f023 0301 	bic.w	r3, r3, #1
 801381a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 801381c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801381e:	781b      	ldrb	r3, [r3, #0]
 8013820:	2b00      	cmp	r3, #0
 8013822:	d01a      	beq.n	801385a <find_volume+0x96>
		stat = disk_status(fs->drv);
 8013824:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013826:	785b      	ldrb	r3, [r3, #1]
 8013828:	4618      	mov	r0, r3
 801382a:	f7fe fce1 	bl	80121f0 <disk_status>
 801382e:	4603      	mov	r3, r0
 8013830:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8013834:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8013838:	f003 0301 	and.w	r3, r3, #1
 801383c:	2b00      	cmp	r3, #0
 801383e:	d10c      	bne.n	801385a <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8013840:	79fb      	ldrb	r3, [r7, #7]
 8013842:	2b00      	cmp	r3, #0
 8013844:	d007      	beq.n	8013856 <find_volume+0x92>
 8013846:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801384a:	f003 0304 	and.w	r3, r3, #4
 801384e:	2b00      	cmp	r3, #0
 8013850:	d001      	beq.n	8013856 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 8013852:	230a      	movs	r3, #10
 8013854:	e1ff      	b.n	8013c56 <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 8013856:	2300      	movs	r3, #0
 8013858:	e1fd      	b.n	8013c56 <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801385a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801385c:	2200      	movs	r2, #0
 801385e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8013860:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013862:	b2da      	uxtb	r2, r3
 8013864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013866:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8013868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801386a:	785b      	ldrb	r3, [r3, #1]
 801386c:	4618      	mov	r0, r3
 801386e:	f7fe fcd9 	bl	8012224 <disk_initialize>
 8013872:	4603      	mov	r3, r0
 8013874:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8013878:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801387c:	f003 0301 	and.w	r3, r3, #1
 8013880:	2b00      	cmp	r3, #0
 8013882:	d001      	beq.n	8013888 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8013884:	2303      	movs	r3, #3
 8013886:	e1e6      	b.n	8013c56 <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8013888:	79fb      	ldrb	r3, [r7, #7]
 801388a:	2b00      	cmp	r3, #0
 801388c:	d007      	beq.n	801389e <find_volume+0xda>
 801388e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8013892:	f003 0304 	and.w	r3, r3, #4
 8013896:	2b00      	cmp	r3, #0
 8013898:	d001      	beq.n	801389e <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 801389a:	230a      	movs	r3, #10
 801389c:	e1db      	b.n	8013c56 <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 801389e:	2300      	movs	r3, #0
 80138a0:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80138a2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80138a4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80138a6:	f7ff ff37 	bl	8013718 <check_fs>
 80138aa:	4603      	mov	r3, r0
 80138ac:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80138b0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80138b4:	2b02      	cmp	r3, #2
 80138b6:	d149      	bne.n	801394c <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80138b8:	2300      	movs	r3, #0
 80138ba:	643b      	str	r3, [r7, #64]	@ 0x40
 80138bc:	e01e      	b.n	80138fc <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80138be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80138c0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80138c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80138c6:	011b      	lsls	r3, r3, #4
 80138c8:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 80138cc:	4413      	add	r3, r2
 80138ce:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80138d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80138d2:	3304      	adds	r3, #4
 80138d4:	781b      	ldrb	r3, [r3, #0]
 80138d6:	2b00      	cmp	r3, #0
 80138d8:	d006      	beq.n	80138e8 <find_volume+0x124>
 80138da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80138dc:	3308      	adds	r3, #8
 80138de:	4618      	mov	r0, r3
 80138e0:	f7fe fd3d 	bl	801235e <ld_dword>
 80138e4:	4602      	mov	r2, r0
 80138e6:	e000      	b.n	80138ea <find_volume+0x126>
 80138e8:	2200      	movs	r2, #0
 80138ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80138ec:	009b      	lsls	r3, r3, #2
 80138ee:	3358      	adds	r3, #88	@ 0x58
 80138f0:	443b      	add	r3, r7
 80138f2:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80138f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80138f8:	3301      	adds	r3, #1
 80138fa:	643b      	str	r3, [r7, #64]	@ 0x40
 80138fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80138fe:	2b03      	cmp	r3, #3
 8013900:	d9dd      	bls.n	80138be <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8013902:	2300      	movs	r3, #0
 8013904:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8013906:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013908:	2b00      	cmp	r3, #0
 801390a:	d002      	beq.n	8013912 <find_volume+0x14e>
 801390c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801390e:	3b01      	subs	r3, #1
 8013910:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8013912:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013914:	009b      	lsls	r3, r3, #2
 8013916:	3358      	adds	r3, #88	@ 0x58
 8013918:	443b      	add	r3, r7
 801391a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 801391e:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8013920:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013922:	2b00      	cmp	r3, #0
 8013924:	d005      	beq.n	8013932 <find_volume+0x16e>
 8013926:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8013928:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801392a:	f7ff fef5 	bl	8013718 <check_fs>
 801392e:	4603      	mov	r3, r0
 8013930:	e000      	b.n	8013934 <find_volume+0x170>
 8013932:	2303      	movs	r3, #3
 8013934:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8013938:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801393c:	2b01      	cmp	r3, #1
 801393e:	d905      	bls.n	801394c <find_volume+0x188>
 8013940:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013942:	3301      	adds	r3, #1
 8013944:	643b      	str	r3, [r7, #64]	@ 0x40
 8013946:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013948:	2b03      	cmp	r3, #3
 801394a:	d9e2      	bls.n	8013912 <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 801394c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8013950:	2b04      	cmp	r3, #4
 8013952:	d101      	bne.n	8013958 <find_volume+0x194>
 8013954:	2301      	movs	r3, #1
 8013956:	e17e      	b.n	8013c56 <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8013958:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801395c:	2b01      	cmp	r3, #1
 801395e:	d901      	bls.n	8013964 <find_volume+0x1a0>
 8013960:	230d      	movs	r3, #13
 8013962:	e178      	b.n	8013c56 <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8013964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013966:	3334      	adds	r3, #52	@ 0x34
 8013968:	330b      	adds	r3, #11
 801396a:	4618      	mov	r0, r3
 801396c:	f7fe fcde 	bl	801232c <ld_word>
 8013970:	4603      	mov	r3, r0
 8013972:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013976:	d001      	beq.n	801397c <find_volume+0x1b8>
 8013978:	230d      	movs	r3, #13
 801397a:	e16c      	b.n	8013c56 <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 801397c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801397e:	3334      	adds	r3, #52	@ 0x34
 8013980:	3316      	adds	r3, #22
 8013982:	4618      	mov	r0, r3
 8013984:	f7fe fcd2 	bl	801232c <ld_word>
 8013988:	4603      	mov	r3, r0
 801398a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 801398c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801398e:	2b00      	cmp	r3, #0
 8013990:	d106      	bne.n	80139a0 <find_volume+0x1dc>
 8013992:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013994:	3334      	adds	r3, #52	@ 0x34
 8013996:	3324      	adds	r3, #36	@ 0x24
 8013998:	4618      	mov	r0, r3
 801399a:	f7fe fce0 	bl	801235e <ld_dword>
 801399e:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 80139a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80139a2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80139a4:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80139a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80139a8:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80139ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80139ae:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80139b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80139b2:	789b      	ldrb	r3, [r3, #2]
 80139b4:	2b01      	cmp	r3, #1
 80139b6:	d005      	beq.n	80139c4 <find_volume+0x200>
 80139b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80139ba:	789b      	ldrb	r3, [r3, #2]
 80139bc:	2b02      	cmp	r3, #2
 80139be:	d001      	beq.n	80139c4 <find_volume+0x200>
 80139c0:	230d      	movs	r3, #13
 80139c2:	e148      	b.n	8013c56 <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80139c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80139c6:	789b      	ldrb	r3, [r3, #2]
 80139c8:	461a      	mov	r2, r3
 80139ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80139cc:	fb02 f303 	mul.w	r3, r2, r3
 80139d0:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80139d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80139d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80139d8:	461a      	mov	r2, r3
 80139da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80139dc:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80139de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80139e0:	895b      	ldrh	r3, [r3, #10]
 80139e2:	2b00      	cmp	r3, #0
 80139e4:	d008      	beq.n	80139f8 <find_volume+0x234>
 80139e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80139e8:	895b      	ldrh	r3, [r3, #10]
 80139ea:	461a      	mov	r2, r3
 80139ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80139ee:	895b      	ldrh	r3, [r3, #10]
 80139f0:	3b01      	subs	r3, #1
 80139f2:	4013      	ands	r3, r2
 80139f4:	2b00      	cmp	r3, #0
 80139f6:	d001      	beq.n	80139fc <find_volume+0x238>
 80139f8:	230d      	movs	r3, #13
 80139fa:	e12c      	b.n	8013c56 <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80139fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80139fe:	3334      	adds	r3, #52	@ 0x34
 8013a00:	3311      	adds	r3, #17
 8013a02:	4618      	mov	r0, r3
 8013a04:	f7fe fc92 	bl	801232c <ld_word>
 8013a08:	4603      	mov	r3, r0
 8013a0a:	461a      	mov	r2, r3
 8013a0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a0e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8013a10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a12:	891b      	ldrh	r3, [r3, #8]
 8013a14:	f003 030f 	and.w	r3, r3, #15
 8013a18:	b29b      	uxth	r3, r3
 8013a1a:	2b00      	cmp	r3, #0
 8013a1c:	d001      	beq.n	8013a22 <find_volume+0x25e>
 8013a1e:	230d      	movs	r3, #13
 8013a20:	e119      	b.n	8013c56 <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8013a22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a24:	3334      	adds	r3, #52	@ 0x34
 8013a26:	3313      	adds	r3, #19
 8013a28:	4618      	mov	r0, r3
 8013a2a:	f7fe fc7f 	bl	801232c <ld_word>
 8013a2e:	4603      	mov	r3, r0
 8013a30:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8013a32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013a34:	2b00      	cmp	r3, #0
 8013a36:	d106      	bne.n	8013a46 <find_volume+0x282>
 8013a38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a3a:	3334      	adds	r3, #52	@ 0x34
 8013a3c:	3320      	adds	r3, #32
 8013a3e:	4618      	mov	r0, r3
 8013a40:	f7fe fc8d 	bl	801235e <ld_dword>
 8013a44:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8013a46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a48:	3334      	adds	r3, #52	@ 0x34
 8013a4a:	330e      	adds	r3, #14
 8013a4c:	4618      	mov	r0, r3
 8013a4e:	f7fe fc6d 	bl	801232c <ld_word>
 8013a52:	4603      	mov	r3, r0
 8013a54:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8013a56:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8013a58:	2b00      	cmp	r3, #0
 8013a5a:	d101      	bne.n	8013a60 <find_volume+0x29c>
 8013a5c:	230d      	movs	r3, #13
 8013a5e:	e0fa      	b.n	8013c56 <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8013a60:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8013a62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013a64:	4413      	add	r3, r2
 8013a66:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013a68:	8912      	ldrh	r2, [r2, #8]
 8013a6a:	0912      	lsrs	r2, r2, #4
 8013a6c:	b292      	uxth	r2, r2
 8013a6e:	4413      	add	r3, r2
 8013a70:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8013a72:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8013a74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013a76:	429a      	cmp	r2, r3
 8013a78:	d204      	bcs.n	8013a84 <find_volume+0x2c0>
 8013a7a:	230d      	movs	r3, #13
 8013a7c:	e0eb      	b.n	8013c56 <find_volume+0x492>
 8013a7e:	bf00      	nop
 8013a80:	2000777c 	.word	0x2000777c
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8013a84:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8013a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013a88:	1ad3      	subs	r3, r2, r3
 8013a8a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013a8c:	8952      	ldrh	r2, [r2, #10]
 8013a8e:	fbb3 f3f2 	udiv	r3, r3, r2
 8013a92:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8013a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a96:	2b00      	cmp	r3, #0
 8013a98:	d101      	bne.n	8013a9e <find_volume+0x2da>
 8013a9a:	230d      	movs	r3, #13
 8013a9c:	e0db      	b.n	8013c56 <find_volume+0x492>
		fmt = FS_FAT32;
 8013a9e:	2303      	movs	r3, #3
 8013aa0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8013aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013aa6:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8013aaa:	4293      	cmp	r3, r2
 8013aac:	d802      	bhi.n	8013ab4 <find_volume+0x2f0>
 8013aae:	2302      	movs	r3, #2
 8013ab0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8013ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ab6:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8013aba:	4293      	cmp	r3, r2
 8013abc:	d802      	bhi.n	8013ac4 <find_volume+0x300>
 8013abe:	2301      	movs	r3, #1
 8013ac0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8013ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ac6:	1c9a      	adds	r2, r3, #2
 8013ac8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013aca:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8013acc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013ace:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8013ad0:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8013ad2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8013ad4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013ad6:	441a      	add	r2, r3
 8013ad8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013ada:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8013adc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8013ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013ae0:	441a      	add	r2, r3
 8013ae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013ae4:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 8013ae6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8013aea:	2b03      	cmp	r3, #3
 8013aec:	d11e      	bne.n	8013b2c <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8013aee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013af0:	3334      	adds	r3, #52	@ 0x34
 8013af2:	332a      	adds	r3, #42	@ 0x2a
 8013af4:	4618      	mov	r0, r3
 8013af6:	f7fe fc19 	bl	801232c <ld_word>
 8013afa:	4603      	mov	r3, r0
 8013afc:	2b00      	cmp	r3, #0
 8013afe:	d001      	beq.n	8013b04 <find_volume+0x340>
 8013b00:	230d      	movs	r3, #13
 8013b02:	e0a8      	b.n	8013c56 <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8013b04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013b06:	891b      	ldrh	r3, [r3, #8]
 8013b08:	2b00      	cmp	r3, #0
 8013b0a:	d001      	beq.n	8013b10 <find_volume+0x34c>
 8013b0c:	230d      	movs	r3, #13
 8013b0e:	e0a2      	b.n	8013c56 <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8013b10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013b12:	3334      	adds	r3, #52	@ 0x34
 8013b14:	332c      	adds	r3, #44	@ 0x2c
 8013b16:	4618      	mov	r0, r3
 8013b18:	f7fe fc21 	bl	801235e <ld_dword>
 8013b1c:	4602      	mov	r2, r0
 8013b1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013b20:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8013b22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013b24:	699b      	ldr	r3, [r3, #24]
 8013b26:	009b      	lsls	r3, r3, #2
 8013b28:	647b      	str	r3, [r7, #68]	@ 0x44
 8013b2a:	e01f      	b.n	8013b6c <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8013b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013b2e:	891b      	ldrh	r3, [r3, #8]
 8013b30:	2b00      	cmp	r3, #0
 8013b32:	d101      	bne.n	8013b38 <find_volume+0x374>
 8013b34:	230d      	movs	r3, #13
 8013b36:	e08e      	b.n	8013c56 <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8013b38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013b3a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013b3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013b3e:	441a      	add	r2, r3
 8013b40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013b42:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8013b44:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8013b48:	2b02      	cmp	r3, #2
 8013b4a:	d103      	bne.n	8013b54 <find_volume+0x390>
 8013b4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013b4e:	699b      	ldr	r3, [r3, #24]
 8013b50:	005b      	lsls	r3, r3, #1
 8013b52:	e00a      	b.n	8013b6a <find_volume+0x3a6>
 8013b54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013b56:	699a      	ldr	r2, [r3, #24]
 8013b58:	4613      	mov	r3, r2
 8013b5a:	005b      	lsls	r3, r3, #1
 8013b5c:	4413      	add	r3, r2
 8013b5e:	085a      	lsrs	r2, r3, #1
 8013b60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013b62:	699b      	ldr	r3, [r3, #24]
 8013b64:	f003 0301 	and.w	r3, r3, #1
 8013b68:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8013b6a:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8013b6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013b6e:	69da      	ldr	r2, [r3, #28]
 8013b70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013b72:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8013b76:	0a5b      	lsrs	r3, r3, #9
 8013b78:	429a      	cmp	r2, r3
 8013b7a:	d201      	bcs.n	8013b80 <find_volume+0x3bc>
 8013b7c:	230d      	movs	r3, #13
 8013b7e:	e06a      	b.n	8013c56 <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8013b80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013b82:	f04f 32ff 	mov.w	r2, #4294967295
 8013b86:	615a      	str	r2, [r3, #20]
 8013b88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013b8a:	695a      	ldr	r2, [r3, #20]
 8013b8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013b8e:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8013b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013b92:	2280      	movs	r2, #128	@ 0x80
 8013b94:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8013b96:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8013b9a:	2b03      	cmp	r3, #3
 8013b9c:	d149      	bne.n	8013c32 <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8013b9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013ba0:	3334      	adds	r3, #52	@ 0x34
 8013ba2:	3330      	adds	r3, #48	@ 0x30
 8013ba4:	4618      	mov	r0, r3
 8013ba6:	f7fe fbc1 	bl	801232c <ld_word>
 8013baa:	4603      	mov	r3, r0
 8013bac:	2b01      	cmp	r3, #1
 8013bae:	d140      	bne.n	8013c32 <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8013bb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013bb2:	3301      	adds	r3, #1
 8013bb4:	4619      	mov	r1, r3
 8013bb6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8013bb8:	f7fe fe9a 	bl	80128f0 <move_window>
 8013bbc:	4603      	mov	r3, r0
 8013bbe:	2b00      	cmp	r3, #0
 8013bc0:	d137      	bne.n	8013c32 <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 8013bc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013bc4:	2200      	movs	r2, #0
 8013bc6:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8013bc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013bca:	3334      	adds	r3, #52	@ 0x34
 8013bcc:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8013bd0:	4618      	mov	r0, r3
 8013bd2:	f7fe fbab 	bl	801232c <ld_word>
 8013bd6:	4603      	mov	r3, r0
 8013bd8:	461a      	mov	r2, r3
 8013bda:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8013bde:	429a      	cmp	r2, r3
 8013be0:	d127      	bne.n	8013c32 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8013be2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013be4:	3334      	adds	r3, #52	@ 0x34
 8013be6:	4618      	mov	r0, r3
 8013be8:	f7fe fbb9 	bl	801235e <ld_dword>
 8013bec:	4603      	mov	r3, r0
 8013bee:	4a1c      	ldr	r2, [pc, #112]	@ (8013c60 <find_volume+0x49c>)
 8013bf0:	4293      	cmp	r3, r2
 8013bf2:	d11e      	bne.n	8013c32 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8013bf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013bf6:	3334      	adds	r3, #52	@ 0x34
 8013bf8:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8013bfc:	4618      	mov	r0, r3
 8013bfe:	f7fe fbae 	bl	801235e <ld_dword>
 8013c02:	4603      	mov	r3, r0
 8013c04:	4a17      	ldr	r2, [pc, #92]	@ (8013c64 <find_volume+0x4a0>)
 8013c06:	4293      	cmp	r3, r2
 8013c08:	d113      	bne.n	8013c32 <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8013c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013c0c:	3334      	adds	r3, #52	@ 0x34
 8013c0e:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8013c12:	4618      	mov	r0, r3
 8013c14:	f7fe fba3 	bl	801235e <ld_dword>
 8013c18:	4602      	mov	r2, r0
 8013c1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013c1c:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8013c1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013c20:	3334      	adds	r3, #52	@ 0x34
 8013c22:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8013c26:	4618      	mov	r0, r3
 8013c28:	f7fe fb99 	bl	801235e <ld_dword>
 8013c2c:	4602      	mov	r2, r0
 8013c2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013c30:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8013c32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013c34:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8013c38:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8013c3a:	4b0b      	ldr	r3, [pc, #44]	@ (8013c68 <find_volume+0x4a4>)
 8013c3c:	881b      	ldrh	r3, [r3, #0]
 8013c3e:	3301      	adds	r3, #1
 8013c40:	b29a      	uxth	r2, r3
 8013c42:	4b09      	ldr	r3, [pc, #36]	@ (8013c68 <find_volume+0x4a4>)
 8013c44:	801a      	strh	r2, [r3, #0]
 8013c46:	4b08      	ldr	r3, [pc, #32]	@ (8013c68 <find_volume+0x4a4>)
 8013c48:	881a      	ldrh	r2, [r3, #0]
 8013c4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013c4c:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8013c4e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8013c50:	f7fe fde6 	bl	8012820 <clear_lock>
#endif
	return FR_OK;
 8013c54:	2300      	movs	r3, #0
}
 8013c56:	4618      	mov	r0, r3
 8013c58:	3758      	adds	r7, #88	@ 0x58
 8013c5a:	46bd      	mov	sp, r7
 8013c5c:	bd80      	pop	{r7, pc}
 8013c5e:	bf00      	nop
 8013c60:	41615252 	.word	0x41615252
 8013c64:	61417272 	.word	0x61417272
 8013c68:	20007780 	.word	0x20007780

08013c6c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8013c6c:	b580      	push	{r7, lr}
 8013c6e:	b084      	sub	sp, #16
 8013c70:	af00      	add	r7, sp, #0
 8013c72:	6078      	str	r0, [r7, #4]
 8013c74:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8013c76:	2309      	movs	r3, #9
 8013c78:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8013c7a:	687b      	ldr	r3, [r7, #4]
 8013c7c:	2b00      	cmp	r3, #0
 8013c7e:	d02e      	beq.n	8013cde <validate+0x72>
 8013c80:	687b      	ldr	r3, [r7, #4]
 8013c82:	681b      	ldr	r3, [r3, #0]
 8013c84:	2b00      	cmp	r3, #0
 8013c86:	d02a      	beq.n	8013cde <validate+0x72>
 8013c88:	687b      	ldr	r3, [r7, #4]
 8013c8a:	681b      	ldr	r3, [r3, #0]
 8013c8c:	781b      	ldrb	r3, [r3, #0]
 8013c8e:	2b00      	cmp	r3, #0
 8013c90:	d025      	beq.n	8013cde <validate+0x72>
 8013c92:	687b      	ldr	r3, [r7, #4]
 8013c94:	889a      	ldrh	r2, [r3, #4]
 8013c96:	687b      	ldr	r3, [r7, #4]
 8013c98:	681b      	ldr	r3, [r3, #0]
 8013c9a:	88db      	ldrh	r3, [r3, #6]
 8013c9c:	429a      	cmp	r2, r3
 8013c9e:	d11e      	bne.n	8013cde <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 8013ca0:	687b      	ldr	r3, [r7, #4]
 8013ca2:	681b      	ldr	r3, [r3, #0]
 8013ca4:	4618      	mov	r0, r3
 8013ca6:	f7fe fc42 	bl	801252e <lock_fs>
 8013caa:	4603      	mov	r3, r0
 8013cac:	2b00      	cmp	r3, #0
 8013cae:	d014      	beq.n	8013cda <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8013cb0:	687b      	ldr	r3, [r7, #4]
 8013cb2:	681b      	ldr	r3, [r3, #0]
 8013cb4:	785b      	ldrb	r3, [r3, #1]
 8013cb6:	4618      	mov	r0, r3
 8013cb8:	f7fe fa9a 	bl	80121f0 <disk_status>
 8013cbc:	4603      	mov	r3, r0
 8013cbe:	f003 0301 	and.w	r3, r3, #1
 8013cc2:	2b00      	cmp	r3, #0
 8013cc4:	d102      	bne.n	8013ccc <validate+0x60>
				res = FR_OK;
 8013cc6:	2300      	movs	r3, #0
 8013cc8:	73fb      	strb	r3, [r7, #15]
 8013cca:	e008      	b.n	8013cde <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 8013ccc:	687b      	ldr	r3, [r7, #4]
 8013cce:	681b      	ldr	r3, [r3, #0]
 8013cd0:	2100      	movs	r1, #0
 8013cd2:	4618      	mov	r0, r3
 8013cd4:	f7fe fc41 	bl	801255a <unlock_fs>
 8013cd8:	e001      	b.n	8013cde <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 8013cda:	230f      	movs	r3, #15
 8013cdc:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8013cde:	7bfb      	ldrb	r3, [r7, #15]
 8013ce0:	2b00      	cmp	r3, #0
 8013ce2:	d102      	bne.n	8013cea <validate+0x7e>
 8013ce4:	687b      	ldr	r3, [r7, #4]
 8013ce6:	681b      	ldr	r3, [r3, #0]
 8013ce8:	e000      	b.n	8013cec <validate+0x80>
 8013cea:	2300      	movs	r3, #0
 8013cec:	683a      	ldr	r2, [r7, #0]
 8013cee:	6013      	str	r3, [r2, #0]
	return res;
 8013cf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8013cf2:	4618      	mov	r0, r3
 8013cf4:	3710      	adds	r7, #16
 8013cf6:	46bd      	mov	sp, r7
 8013cf8:	bd80      	pop	{r7, pc}
	...

08013cfc <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8013cfc:	b580      	push	{r7, lr}
 8013cfe:	b088      	sub	sp, #32
 8013d00:	af00      	add	r7, sp, #0
 8013d02:	60f8      	str	r0, [r7, #12]
 8013d04:	60b9      	str	r1, [r7, #8]
 8013d06:	4613      	mov	r3, r2
 8013d08:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8013d0a:	68bb      	ldr	r3, [r7, #8]
 8013d0c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8013d0e:	f107 0310 	add.w	r3, r7, #16
 8013d12:	4618      	mov	r0, r3
 8013d14:	f7ff fcbb 	bl	801368e <get_ldnumber>
 8013d18:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8013d1a:	69fb      	ldr	r3, [r7, #28]
 8013d1c:	2b00      	cmp	r3, #0
 8013d1e:	da01      	bge.n	8013d24 <f_mount+0x28>
 8013d20:	230b      	movs	r3, #11
 8013d22:	e048      	b.n	8013db6 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8013d24:	4a26      	ldr	r2, [pc, #152]	@ (8013dc0 <f_mount+0xc4>)
 8013d26:	69fb      	ldr	r3, [r7, #28]
 8013d28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013d2c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8013d2e:	69bb      	ldr	r3, [r7, #24]
 8013d30:	2b00      	cmp	r3, #0
 8013d32:	d00f      	beq.n	8013d54 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8013d34:	69b8      	ldr	r0, [r7, #24]
 8013d36:	f7fe fd73 	bl	8012820 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 8013d3a:	69bb      	ldr	r3, [r7, #24]
 8013d3c:	68db      	ldr	r3, [r3, #12]
 8013d3e:	4618      	mov	r0, r3
 8013d40:	f000 ff2b 	bl	8014b9a <ff_del_syncobj>
 8013d44:	4603      	mov	r3, r0
 8013d46:	2b00      	cmp	r3, #0
 8013d48:	d101      	bne.n	8013d4e <f_mount+0x52>
 8013d4a:	2302      	movs	r3, #2
 8013d4c:	e033      	b.n	8013db6 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8013d4e:	69bb      	ldr	r3, [r7, #24]
 8013d50:	2200      	movs	r2, #0
 8013d52:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8013d54:	68fb      	ldr	r3, [r7, #12]
 8013d56:	2b00      	cmp	r3, #0
 8013d58:	d00f      	beq.n	8013d7a <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 8013d5a:	68fb      	ldr	r3, [r7, #12]
 8013d5c:	2200      	movs	r2, #0
 8013d5e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8013d60:	69fb      	ldr	r3, [r7, #28]
 8013d62:	b2da      	uxtb	r2, r3
 8013d64:	68fb      	ldr	r3, [r7, #12]
 8013d66:	330c      	adds	r3, #12
 8013d68:	4619      	mov	r1, r3
 8013d6a:	4610      	mov	r0, r2
 8013d6c:	f000 fef5 	bl	8014b5a <ff_cre_syncobj>
 8013d70:	4603      	mov	r3, r0
 8013d72:	2b00      	cmp	r3, #0
 8013d74:	d101      	bne.n	8013d7a <f_mount+0x7e>
 8013d76:	2302      	movs	r3, #2
 8013d78:	e01d      	b.n	8013db6 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8013d7a:	68fa      	ldr	r2, [r7, #12]
 8013d7c:	4910      	ldr	r1, [pc, #64]	@ (8013dc0 <f_mount+0xc4>)
 8013d7e:	69fb      	ldr	r3, [r7, #28]
 8013d80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8013d84:	68fb      	ldr	r3, [r7, #12]
 8013d86:	2b00      	cmp	r3, #0
 8013d88:	d002      	beq.n	8013d90 <f_mount+0x94>
 8013d8a:	79fb      	ldrb	r3, [r7, #7]
 8013d8c:	2b01      	cmp	r3, #1
 8013d8e:	d001      	beq.n	8013d94 <f_mount+0x98>
 8013d90:	2300      	movs	r3, #0
 8013d92:	e010      	b.n	8013db6 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8013d94:	f107 010c 	add.w	r1, r7, #12
 8013d98:	f107 0308 	add.w	r3, r7, #8
 8013d9c:	2200      	movs	r2, #0
 8013d9e:	4618      	mov	r0, r3
 8013da0:	f7ff fd10 	bl	80137c4 <find_volume>
 8013da4:	4603      	mov	r3, r0
 8013da6:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8013da8:	68fb      	ldr	r3, [r7, #12]
 8013daa:	7dfa      	ldrb	r2, [r7, #23]
 8013dac:	4611      	mov	r1, r2
 8013dae:	4618      	mov	r0, r3
 8013db0:	f7fe fbd3 	bl	801255a <unlock_fs>
 8013db4:	7dfb      	ldrb	r3, [r7, #23]
}
 8013db6:	4618      	mov	r0, r3
 8013db8:	3720      	adds	r7, #32
 8013dba:	46bd      	mov	sp, r7
 8013dbc:	bd80      	pop	{r7, pc}
 8013dbe:	bf00      	nop
 8013dc0:	2000777c 	.word	0x2000777c

08013dc4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8013dc4:	b580      	push	{r7, lr}
 8013dc6:	b098      	sub	sp, #96	@ 0x60
 8013dc8:	af00      	add	r7, sp, #0
 8013dca:	60f8      	str	r0, [r7, #12]
 8013dcc:	60b9      	str	r1, [r7, #8]
 8013dce:	4613      	mov	r3, r2
 8013dd0:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8013dd2:	68fb      	ldr	r3, [r7, #12]
 8013dd4:	2b00      	cmp	r3, #0
 8013dd6:	d101      	bne.n	8013ddc <f_open+0x18>
 8013dd8:	2309      	movs	r3, #9
 8013dda:	e1b0      	b.n	801413e <f_open+0x37a>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8013ddc:	79fb      	ldrb	r3, [r7, #7]
 8013dde:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8013de2:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8013de4:	79fa      	ldrb	r2, [r7, #7]
 8013de6:	f107 0110 	add.w	r1, r7, #16
 8013dea:	f107 0308 	add.w	r3, r7, #8
 8013dee:	4618      	mov	r0, r3
 8013df0:	f7ff fce8 	bl	80137c4 <find_volume>
 8013df4:	4603      	mov	r3, r0
 8013df6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 8013dfa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013dfe:	2b00      	cmp	r3, #0
 8013e00:	f040 818d 	bne.w	801411e <f_open+0x35a>
		dj.obj.fs = fs;
 8013e04:	693b      	ldr	r3, [r7, #16]
 8013e06:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8013e08:	68ba      	ldr	r2, [r7, #8]
 8013e0a:	f107 0314 	add.w	r3, r7, #20
 8013e0e:	4611      	mov	r1, r2
 8013e10:	4618      	mov	r0, r3
 8013e12:	f7ff fbcb 	bl	80135ac <follow_path>
 8013e16:	4603      	mov	r3, r0
 8013e18:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8013e1c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013e20:	2b00      	cmp	r3, #0
 8013e22:	d118      	bne.n	8013e56 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8013e24:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8013e28:	b25b      	sxtb	r3, r3
 8013e2a:	2b00      	cmp	r3, #0
 8013e2c:	da03      	bge.n	8013e36 <f_open+0x72>
				res = FR_INVALID_NAME;
 8013e2e:	2306      	movs	r3, #6
 8013e30:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8013e34:	e00f      	b.n	8013e56 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8013e36:	79fb      	ldrb	r3, [r7, #7]
 8013e38:	2b01      	cmp	r3, #1
 8013e3a:	bf8c      	ite	hi
 8013e3c:	2301      	movhi	r3, #1
 8013e3e:	2300      	movls	r3, #0
 8013e40:	b2db      	uxtb	r3, r3
 8013e42:	461a      	mov	r2, r3
 8013e44:	f107 0314 	add.w	r3, r7, #20
 8013e48:	4611      	mov	r1, r2
 8013e4a:	4618      	mov	r0, r3
 8013e4c:	f7fe fba0 	bl	8012590 <chk_lock>
 8013e50:	4603      	mov	r3, r0
 8013e52:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8013e56:	79fb      	ldrb	r3, [r7, #7]
 8013e58:	f003 031c 	and.w	r3, r3, #28
 8013e5c:	2b00      	cmp	r3, #0
 8013e5e:	d07f      	beq.n	8013f60 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8013e60:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013e64:	2b00      	cmp	r3, #0
 8013e66:	d017      	beq.n	8013e98 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8013e68:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013e6c:	2b04      	cmp	r3, #4
 8013e6e:	d10e      	bne.n	8013e8e <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8013e70:	f7fe fbea 	bl	8012648 <enq_lock>
 8013e74:	4603      	mov	r3, r0
 8013e76:	2b00      	cmp	r3, #0
 8013e78:	d006      	beq.n	8013e88 <f_open+0xc4>
 8013e7a:	f107 0314 	add.w	r3, r7, #20
 8013e7e:	4618      	mov	r0, r3
 8013e80:	f7ff face 	bl	8013420 <dir_register>
 8013e84:	4603      	mov	r3, r0
 8013e86:	e000      	b.n	8013e8a <f_open+0xc6>
 8013e88:	2312      	movs	r3, #18
 8013e8a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8013e8e:	79fb      	ldrb	r3, [r7, #7]
 8013e90:	f043 0308 	orr.w	r3, r3, #8
 8013e94:	71fb      	strb	r3, [r7, #7]
 8013e96:	e010      	b.n	8013eba <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8013e98:	7ebb      	ldrb	r3, [r7, #26]
 8013e9a:	f003 0311 	and.w	r3, r3, #17
 8013e9e:	2b00      	cmp	r3, #0
 8013ea0:	d003      	beq.n	8013eaa <f_open+0xe6>
					res = FR_DENIED;
 8013ea2:	2307      	movs	r3, #7
 8013ea4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8013ea8:	e007      	b.n	8013eba <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8013eaa:	79fb      	ldrb	r3, [r7, #7]
 8013eac:	f003 0304 	and.w	r3, r3, #4
 8013eb0:	2b00      	cmp	r3, #0
 8013eb2:	d002      	beq.n	8013eba <f_open+0xf6>
 8013eb4:	2308      	movs	r3, #8
 8013eb6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8013eba:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013ebe:	2b00      	cmp	r3, #0
 8013ec0:	d168      	bne.n	8013f94 <f_open+0x1d0>
 8013ec2:	79fb      	ldrb	r3, [r7, #7]
 8013ec4:	f003 0308 	and.w	r3, r3, #8
 8013ec8:	2b00      	cmp	r3, #0
 8013eca:	d063      	beq.n	8013f94 <f_open+0x1d0>
				dw = GET_FATTIME();
 8013ecc:	f7fd fe38 	bl	8011b40 <get_fattime>
 8013ed0:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8013ed2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013ed4:	330e      	adds	r3, #14
 8013ed6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8013ed8:	4618      	mov	r0, r3
 8013eda:	f7fe fa7e 	bl	80123da <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8013ede:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013ee0:	3316      	adds	r3, #22
 8013ee2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8013ee4:	4618      	mov	r0, r3
 8013ee6:	f7fe fa78 	bl	80123da <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8013eea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013eec:	330b      	adds	r3, #11
 8013eee:	2220      	movs	r2, #32
 8013ef0:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8013ef2:	693b      	ldr	r3, [r7, #16]
 8013ef4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013ef6:	4611      	mov	r1, r2
 8013ef8:	4618      	mov	r0, r3
 8013efa:	f7ff f9fd 	bl	80132f8 <ld_clust>
 8013efe:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8013f00:	693b      	ldr	r3, [r7, #16]
 8013f02:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8013f04:	2200      	movs	r2, #0
 8013f06:	4618      	mov	r0, r3
 8013f08:	f7ff fa15 	bl	8013336 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8013f0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013f0e:	331c      	adds	r3, #28
 8013f10:	2100      	movs	r1, #0
 8013f12:	4618      	mov	r0, r3
 8013f14:	f7fe fa61 	bl	80123da <st_dword>
					fs->wflag = 1;
 8013f18:	693b      	ldr	r3, [r7, #16]
 8013f1a:	2201      	movs	r2, #1
 8013f1c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8013f1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013f20:	2b00      	cmp	r3, #0
 8013f22:	d037      	beq.n	8013f94 <f_open+0x1d0>
						dw = fs->winsect;
 8013f24:	693b      	ldr	r3, [r7, #16]
 8013f26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013f28:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8013f2a:	f107 0314 	add.w	r3, r7, #20
 8013f2e:	2200      	movs	r2, #0
 8013f30:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8013f32:	4618      	mov	r0, r3
 8013f34:	f7fe ff28 	bl	8012d88 <remove_chain>
 8013f38:	4603      	mov	r3, r0
 8013f3a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8013f3e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013f42:	2b00      	cmp	r3, #0
 8013f44:	d126      	bne.n	8013f94 <f_open+0x1d0>
							res = move_window(fs, dw);
 8013f46:	693b      	ldr	r3, [r7, #16]
 8013f48:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8013f4a:	4618      	mov	r0, r3
 8013f4c:	f7fe fcd0 	bl	80128f0 <move_window>
 8013f50:	4603      	mov	r3, r0
 8013f52:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8013f56:	693b      	ldr	r3, [r7, #16]
 8013f58:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8013f5a:	3a01      	subs	r2, #1
 8013f5c:	611a      	str	r2, [r3, #16]
 8013f5e:	e019      	b.n	8013f94 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8013f60:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013f64:	2b00      	cmp	r3, #0
 8013f66:	d115      	bne.n	8013f94 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8013f68:	7ebb      	ldrb	r3, [r7, #26]
 8013f6a:	f003 0310 	and.w	r3, r3, #16
 8013f6e:	2b00      	cmp	r3, #0
 8013f70:	d003      	beq.n	8013f7a <f_open+0x1b6>
					res = FR_NO_FILE;
 8013f72:	2304      	movs	r3, #4
 8013f74:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8013f78:	e00c      	b.n	8013f94 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8013f7a:	79fb      	ldrb	r3, [r7, #7]
 8013f7c:	f003 0302 	and.w	r3, r3, #2
 8013f80:	2b00      	cmp	r3, #0
 8013f82:	d007      	beq.n	8013f94 <f_open+0x1d0>
 8013f84:	7ebb      	ldrb	r3, [r7, #26]
 8013f86:	f003 0301 	and.w	r3, r3, #1
 8013f8a:	2b00      	cmp	r3, #0
 8013f8c:	d002      	beq.n	8013f94 <f_open+0x1d0>
						res = FR_DENIED;
 8013f8e:	2307      	movs	r3, #7
 8013f90:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8013f94:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013f98:	2b00      	cmp	r3, #0
 8013f9a:	d126      	bne.n	8013fea <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8013f9c:	79fb      	ldrb	r3, [r7, #7]
 8013f9e:	f003 0308 	and.w	r3, r3, #8
 8013fa2:	2b00      	cmp	r3, #0
 8013fa4:	d003      	beq.n	8013fae <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8013fa6:	79fb      	ldrb	r3, [r7, #7]
 8013fa8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013fac:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8013fae:	693b      	ldr	r3, [r7, #16]
 8013fb0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8013fb2:	68fb      	ldr	r3, [r7, #12]
 8013fb4:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8013fb6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013fb8:	68fb      	ldr	r3, [r7, #12]
 8013fba:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8013fbc:	79fb      	ldrb	r3, [r7, #7]
 8013fbe:	2b01      	cmp	r3, #1
 8013fc0:	bf8c      	ite	hi
 8013fc2:	2301      	movhi	r3, #1
 8013fc4:	2300      	movls	r3, #0
 8013fc6:	b2db      	uxtb	r3, r3
 8013fc8:	461a      	mov	r2, r3
 8013fca:	f107 0314 	add.w	r3, r7, #20
 8013fce:	4611      	mov	r1, r2
 8013fd0:	4618      	mov	r0, r3
 8013fd2:	f7fe fb5b 	bl	801268c <inc_lock>
 8013fd6:	4602      	mov	r2, r0
 8013fd8:	68fb      	ldr	r3, [r7, #12]
 8013fda:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8013fdc:	68fb      	ldr	r3, [r7, #12]
 8013fde:	691b      	ldr	r3, [r3, #16]
 8013fe0:	2b00      	cmp	r3, #0
 8013fe2:	d102      	bne.n	8013fea <f_open+0x226>
 8013fe4:	2302      	movs	r3, #2
 8013fe6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8013fea:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013fee:	2b00      	cmp	r3, #0
 8013ff0:	f040 8095 	bne.w	801411e <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8013ff4:	693b      	ldr	r3, [r7, #16]
 8013ff6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013ff8:	4611      	mov	r1, r2
 8013ffa:	4618      	mov	r0, r3
 8013ffc:	f7ff f97c 	bl	80132f8 <ld_clust>
 8014000:	4602      	mov	r2, r0
 8014002:	68fb      	ldr	r3, [r7, #12]
 8014004:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8014006:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014008:	331c      	adds	r3, #28
 801400a:	4618      	mov	r0, r3
 801400c:	f7fe f9a7 	bl	801235e <ld_dword>
 8014010:	4602      	mov	r2, r0
 8014012:	68fb      	ldr	r3, [r7, #12]
 8014014:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8014016:	68fb      	ldr	r3, [r7, #12]
 8014018:	2200      	movs	r2, #0
 801401a:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 801401c:	693a      	ldr	r2, [r7, #16]
 801401e:	68fb      	ldr	r3, [r7, #12]
 8014020:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8014022:	693b      	ldr	r3, [r7, #16]
 8014024:	88da      	ldrh	r2, [r3, #6]
 8014026:	68fb      	ldr	r3, [r7, #12]
 8014028:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 801402a:	68fb      	ldr	r3, [r7, #12]
 801402c:	79fa      	ldrb	r2, [r7, #7]
 801402e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8014030:	68fb      	ldr	r3, [r7, #12]
 8014032:	2200      	movs	r2, #0
 8014034:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8014036:	68fb      	ldr	r3, [r7, #12]
 8014038:	2200      	movs	r2, #0
 801403a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 801403c:	68fb      	ldr	r3, [r7, #12]
 801403e:	2200      	movs	r2, #0
 8014040:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8014042:	68fb      	ldr	r3, [r7, #12]
 8014044:	3330      	adds	r3, #48	@ 0x30
 8014046:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801404a:	2100      	movs	r1, #0
 801404c:	4618      	mov	r0, r3
 801404e:	f7fe fa11 	bl	8012474 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8014052:	79fb      	ldrb	r3, [r7, #7]
 8014054:	f003 0320 	and.w	r3, r3, #32
 8014058:	2b00      	cmp	r3, #0
 801405a:	d060      	beq.n	801411e <f_open+0x35a>
 801405c:	68fb      	ldr	r3, [r7, #12]
 801405e:	68db      	ldr	r3, [r3, #12]
 8014060:	2b00      	cmp	r3, #0
 8014062:	d05c      	beq.n	801411e <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8014064:	68fb      	ldr	r3, [r7, #12]
 8014066:	68da      	ldr	r2, [r3, #12]
 8014068:	68fb      	ldr	r3, [r7, #12]
 801406a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 801406c:	693b      	ldr	r3, [r7, #16]
 801406e:	895b      	ldrh	r3, [r3, #10]
 8014070:	025b      	lsls	r3, r3, #9
 8014072:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8014074:	68fb      	ldr	r3, [r7, #12]
 8014076:	689b      	ldr	r3, [r3, #8]
 8014078:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801407a:	68fb      	ldr	r3, [r7, #12]
 801407c:	68db      	ldr	r3, [r3, #12]
 801407e:	657b      	str	r3, [r7, #84]	@ 0x54
 8014080:	e016      	b.n	80140b0 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8014082:	68fb      	ldr	r3, [r7, #12]
 8014084:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8014086:	4618      	mov	r0, r3
 8014088:	f7fe fced 	bl	8012a66 <get_fat>
 801408c:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 801408e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8014090:	2b01      	cmp	r3, #1
 8014092:	d802      	bhi.n	801409a <f_open+0x2d6>
 8014094:	2302      	movs	r3, #2
 8014096:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 801409a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801409c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80140a0:	d102      	bne.n	80140a8 <f_open+0x2e4>
 80140a2:	2301      	movs	r3, #1
 80140a4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80140a8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80140aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80140ac:	1ad3      	subs	r3, r2, r3
 80140ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80140b0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80140b4:	2b00      	cmp	r3, #0
 80140b6:	d103      	bne.n	80140c0 <f_open+0x2fc>
 80140b8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80140ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80140bc:	429a      	cmp	r2, r3
 80140be:	d8e0      	bhi.n	8014082 <f_open+0x2be>
				}
				fp->clust = clst;
 80140c0:	68fb      	ldr	r3, [r7, #12]
 80140c2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80140c4:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80140c6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80140ca:	2b00      	cmp	r3, #0
 80140cc:	d127      	bne.n	801411e <f_open+0x35a>
 80140ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80140d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80140d4:	2b00      	cmp	r3, #0
 80140d6:	d022      	beq.n	801411e <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80140d8:	693b      	ldr	r3, [r7, #16]
 80140da:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80140dc:	4618      	mov	r0, r3
 80140de:	f7fe fca3 	bl	8012a28 <clust2sect>
 80140e2:	6478      	str	r0, [r7, #68]	@ 0x44
 80140e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80140e6:	2b00      	cmp	r3, #0
 80140e8:	d103      	bne.n	80140f2 <f_open+0x32e>
						res = FR_INT_ERR;
 80140ea:	2302      	movs	r3, #2
 80140ec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80140f0:	e015      	b.n	801411e <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80140f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80140f4:	0a5a      	lsrs	r2, r3, #9
 80140f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80140f8:	441a      	add	r2, r3
 80140fa:	68fb      	ldr	r3, [r7, #12]
 80140fc:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80140fe:	693b      	ldr	r3, [r7, #16]
 8014100:	7858      	ldrb	r0, [r3, #1]
 8014102:	68fb      	ldr	r3, [r7, #12]
 8014104:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8014108:	68fb      	ldr	r3, [r7, #12]
 801410a:	6a1a      	ldr	r2, [r3, #32]
 801410c:	2301      	movs	r3, #1
 801410e:	f7fe f8af 	bl	8012270 <disk_read>
 8014112:	4603      	mov	r3, r0
 8014114:	2b00      	cmp	r3, #0
 8014116:	d002      	beq.n	801411e <f_open+0x35a>
 8014118:	2301      	movs	r3, #1
 801411a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 801411e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8014122:	2b00      	cmp	r3, #0
 8014124:	d002      	beq.n	801412c <f_open+0x368>
 8014126:	68fb      	ldr	r3, [r7, #12]
 8014128:	2200      	movs	r2, #0
 801412a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 801412c:	693b      	ldr	r3, [r7, #16]
 801412e:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 8014132:	4611      	mov	r1, r2
 8014134:	4618      	mov	r0, r3
 8014136:	f7fe fa10 	bl	801255a <unlock_fs>
 801413a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 801413e:	4618      	mov	r0, r3
 8014140:	3760      	adds	r7, #96	@ 0x60
 8014142:	46bd      	mov	sp, r7
 8014144:	bd80      	pop	{r7, pc}

08014146 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8014146:	b580      	push	{r7, lr}
 8014148:	b08c      	sub	sp, #48	@ 0x30
 801414a:	af00      	add	r7, sp, #0
 801414c:	60f8      	str	r0, [r7, #12]
 801414e:	60b9      	str	r1, [r7, #8]
 8014150:	607a      	str	r2, [r7, #4]
 8014152:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8014154:	68bb      	ldr	r3, [r7, #8]
 8014156:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8014158:	683b      	ldr	r3, [r7, #0]
 801415a:	2200      	movs	r2, #0
 801415c:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 801415e:	68fb      	ldr	r3, [r7, #12]
 8014160:	f107 0210 	add.w	r2, r7, #16
 8014164:	4611      	mov	r1, r2
 8014166:	4618      	mov	r0, r3
 8014168:	f7ff fd80 	bl	8013c6c <validate>
 801416c:	4603      	mov	r3, r0
 801416e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8014172:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8014176:	2b00      	cmp	r3, #0
 8014178:	d107      	bne.n	801418a <f_write+0x44>
 801417a:	68fb      	ldr	r3, [r7, #12]
 801417c:	7d5b      	ldrb	r3, [r3, #21]
 801417e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8014182:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8014186:	2b00      	cmp	r3, #0
 8014188:	d009      	beq.n	801419e <f_write+0x58>
 801418a:	693b      	ldr	r3, [r7, #16]
 801418c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8014190:	4611      	mov	r1, r2
 8014192:	4618      	mov	r0, r3
 8014194:	f7fe f9e1 	bl	801255a <unlock_fs>
 8014198:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801419c:	e173      	b.n	8014486 <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 801419e:	68fb      	ldr	r3, [r7, #12]
 80141a0:	7d1b      	ldrb	r3, [r3, #20]
 80141a2:	f003 0302 	and.w	r3, r3, #2
 80141a6:	2b00      	cmp	r3, #0
 80141a8:	d106      	bne.n	80141b8 <f_write+0x72>
 80141aa:	693b      	ldr	r3, [r7, #16]
 80141ac:	2107      	movs	r1, #7
 80141ae:	4618      	mov	r0, r3
 80141b0:	f7fe f9d3 	bl	801255a <unlock_fs>
 80141b4:	2307      	movs	r3, #7
 80141b6:	e166      	b.n	8014486 <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80141b8:	68fb      	ldr	r3, [r7, #12]
 80141ba:	699a      	ldr	r2, [r3, #24]
 80141bc:	687b      	ldr	r3, [r7, #4]
 80141be:	441a      	add	r2, r3
 80141c0:	68fb      	ldr	r3, [r7, #12]
 80141c2:	699b      	ldr	r3, [r3, #24]
 80141c4:	429a      	cmp	r2, r3
 80141c6:	f080 814b 	bcs.w	8014460 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80141ca:	68fb      	ldr	r3, [r7, #12]
 80141cc:	699b      	ldr	r3, [r3, #24]
 80141ce:	43db      	mvns	r3, r3
 80141d0:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80141d2:	e145      	b.n	8014460 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80141d4:	68fb      	ldr	r3, [r7, #12]
 80141d6:	699b      	ldr	r3, [r3, #24]
 80141d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80141dc:	2b00      	cmp	r3, #0
 80141de:	f040 8101 	bne.w	80143e4 <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80141e2:	68fb      	ldr	r3, [r7, #12]
 80141e4:	699b      	ldr	r3, [r3, #24]
 80141e6:	0a5b      	lsrs	r3, r3, #9
 80141e8:	693a      	ldr	r2, [r7, #16]
 80141ea:	8952      	ldrh	r2, [r2, #10]
 80141ec:	3a01      	subs	r2, #1
 80141ee:	4013      	ands	r3, r2
 80141f0:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80141f2:	69bb      	ldr	r3, [r7, #24]
 80141f4:	2b00      	cmp	r3, #0
 80141f6:	d14d      	bne.n	8014294 <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80141f8:	68fb      	ldr	r3, [r7, #12]
 80141fa:	699b      	ldr	r3, [r3, #24]
 80141fc:	2b00      	cmp	r3, #0
 80141fe:	d10c      	bne.n	801421a <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8014200:	68fb      	ldr	r3, [r7, #12]
 8014202:	689b      	ldr	r3, [r3, #8]
 8014204:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8014206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014208:	2b00      	cmp	r3, #0
 801420a:	d11a      	bne.n	8014242 <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 801420c:	68fb      	ldr	r3, [r7, #12]
 801420e:	2100      	movs	r1, #0
 8014210:	4618      	mov	r0, r3
 8014212:	f7fe fe1e 	bl	8012e52 <create_chain>
 8014216:	62b8      	str	r0, [r7, #40]	@ 0x28
 8014218:	e013      	b.n	8014242 <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801421a:	68fb      	ldr	r3, [r7, #12]
 801421c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801421e:	2b00      	cmp	r3, #0
 8014220:	d007      	beq.n	8014232 <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8014222:	68fb      	ldr	r3, [r7, #12]
 8014224:	699b      	ldr	r3, [r3, #24]
 8014226:	4619      	mov	r1, r3
 8014228:	68f8      	ldr	r0, [r7, #12]
 801422a:	f7fe feaa 	bl	8012f82 <clmt_clust>
 801422e:	62b8      	str	r0, [r7, #40]	@ 0x28
 8014230:	e007      	b.n	8014242 <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8014232:	68fa      	ldr	r2, [r7, #12]
 8014234:	68fb      	ldr	r3, [r7, #12]
 8014236:	69db      	ldr	r3, [r3, #28]
 8014238:	4619      	mov	r1, r3
 801423a:	4610      	mov	r0, r2
 801423c:	f7fe fe09 	bl	8012e52 <create_chain>
 8014240:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8014242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014244:	2b00      	cmp	r3, #0
 8014246:	f000 8110 	beq.w	801446a <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 801424a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801424c:	2b01      	cmp	r3, #1
 801424e:	d109      	bne.n	8014264 <f_write+0x11e>
 8014250:	68fb      	ldr	r3, [r7, #12]
 8014252:	2202      	movs	r2, #2
 8014254:	755a      	strb	r2, [r3, #21]
 8014256:	693b      	ldr	r3, [r7, #16]
 8014258:	2102      	movs	r1, #2
 801425a:	4618      	mov	r0, r3
 801425c:	f7fe f97d 	bl	801255a <unlock_fs>
 8014260:	2302      	movs	r3, #2
 8014262:	e110      	b.n	8014486 <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8014264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014266:	f1b3 3fff 	cmp.w	r3, #4294967295
 801426a:	d109      	bne.n	8014280 <f_write+0x13a>
 801426c:	68fb      	ldr	r3, [r7, #12]
 801426e:	2201      	movs	r2, #1
 8014270:	755a      	strb	r2, [r3, #21]
 8014272:	693b      	ldr	r3, [r7, #16]
 8014274:	2101      	movs	r1, #1
 8014276:	4618      	mov	r0, r3
 8014278:	f7fe f96f 	bl	801255a <unlock_fs>
 801427c:	2301      	movs	r3, #1
 801427e:	e102      	b.n	8014486 <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 8014280:	68fb      	ldr	r3, [r7, #12]
 8014282:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014284:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8014286:	68fb      	ldr	r3, [r7, #12]
 8014288:	689b      	ldr	r3, [r3, #8]
 801428a:	2b00      	cmp	r3, #0
 801428c:	d102      	bne.n	8014294 <f_write+0x14e>
 801428e:	68fb      	ldr	r3, [r7, #12]
 8014290:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014292:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8014294:	68fb      	ldr	r3, [r7, #12]
 8014296:	7d1b      	ldrb	r3, [r3, #20]
 8014298:	b25b      	sxtb	r3, r3
 801429a:	2b00      	cmp	r3, #0
 801429c:	da1d      	bge.n	80142da <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801429e:	693b      	ldr	r3, [r7, #16]
 80142a0:	7858      	ldrb	r0, [r3, #1]
 80142a2:	68fb      	ldr	r3, [r7, #12]
 80142a4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80142a8:	68fb      	ldr	r3, [r7, #12]
 80142aa:	6a1a      	ldr	r2, [r3, #32]
 80142ac:	2301      	movs	r3, #1
 80142ae:	f7fd ffff 	bl	80122b0 <disk_write>
 80142b2:	4603      	mov	r3, r0
 80142b4:	2b00      	cmp	r3, #0
 80142b6:	d009      	beq.n	80142cc <f_write+0x186>
 80142b8:	68fb      	ldr	r3, [r7, #12]
 80142ba:	2201      	movs	r2, #1
 80142bc:	755a      	strb	r2, [r3, #21]
 80142be:	693b      	ldr	r3, [r7, #16]
 80142c0:	2101      	movs	r1, #1
 80142c2:	4618      	mov	r0, r3
 80142c4:	f7fe f949 	bl	801255a <unlock_fs>
 80142c8:	2301      	movs	r3, #1
 80142ca:	e0dc      	b.n	8014486 <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 80142cc:	68fb      	ldr	r3, [r7, #12]
 80142ce:	7d1b      	ldrb	r3, [r3, #20]
 80142d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80142d4:	b2da      	uxtb	r2, r3
 80142d6:	68fb      	ldr	r3, [r7, #12]
 80142d8:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80142da:	693a      	ldr	r2, [r7, #16]
 80142dc:	68fb      	ldr	r3, [r7, #12]
 80142de:	69db      	ldr	r3, [r3, #28]
 80142e0:	4619      	mov	r1, r3
 80142e2:	4610      	mov	r0, r2
 80142e4:	f7fe fba0 	bl	8012a28 <clust2sect>
 80142e8:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80142ea:	697b      	ldr	r3, [r7, #20]
 80142ec:	2b00      	cmp	r3, #0
 80142ee:	d109      	bne.n	8014304 <f_write+0x1be>
 80142f0:	68fb      	ldr	r3, [r7, #12]
 80142f2:	2202      	movs	r2, #2
 80142f4:	755a      	strb	r2, [r3, #21]
 80142f6:	693b      	ldr	r3, [r7, #16]
 80142f8:	2102      	movs	r1, #2
 80142fa:	4618      	mov	r0, r3
 80142fc:	f7fe f92d 	bl	801255a <unlock_fs>
 8014300:	2302      	movs	r3, #2
 8014302:	e0c0      	b.n	8014486 <f_write+0x340>
			sect += csect;
 8014304:	697a      	ldr	r2, [r7, #20]
 8014306:	69bb      	ldr	r3, [r7, #24]
 8014308:	4413      	add	r3, r2
 801430a:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 801430c:	687b      	ldr	r3, [r7, #4]
 801430e:	0a5b      	lsrs	r3, r3, #9
 8014310:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8014312:	6a3b      	ldr	r3, [r7, #32]
 8014314:	2b00      	cmp	r3, #0
 8014316:	d041      	beq.n	801439c <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8014318:	69ba      	ldr	r2, [r7, #24]
 801431a:	6a3b      	ldr	r3, [r7, #32]
 801431c:	4413      	add	r3, r2
 801431e:	693a      	ldr	r2, [r7, #16]
 8014320:	8952      	ldrh	r2, [r2, #10]
 8014322:	4293      	cmp	r3, r2
 8014324:	d905      	bls.n	8014332 <f_write+0x1ec>
					cc = fs->csize - csect;
 8014326:	693b      	ldr	r3, [r7, #16]
 8014328:	895b      	ldrh	r3, [r3, #10]
 801432a:	461a      	mov	r2, r3
 801432c:	69bb      	ldr	r3, [r7, #24]
 801432e:	1ad3      	subs	r3, r2, r3
 8014330:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8014332:	693b      	ldr	r3, [r7, #16]
 8014334:	7858      	ldrb	r0, [r3, #1]
 8014336:	6a3b      	ldr	r3, [r7, #32]
 8014338:	697a      	ldr	r2, [r7, #20]
 801433a:	69f9      	ldr	r1, [r7, #28]
 801433c:	f7fd ffb8 	bl	80122b0 <disk_write>
 8014340:	4603      	mov	r3, r0
 8014342:	2b00      	cmp	r3, #0
 8014344:	d009      	beq.n	801435a <f_write+0x214>
 8014346:	68fb      	ldr	r3, [r7, #12]
 8014348:	2201      	movs	r2, #1
 801434a:	755a      	strb	r2, [r3, #21]
 801434c:	693b      	ldr	r3, [r7, #16]
 801434e:	2101      	movs	r1, #1
 8014350:	4618      	mov	r0, r3
 8014352:	f7fe f902 	bl	801255a <unlock_fs>
 8014356:	2301      	movs	r3, #1
 8014358:	e095      	b.n	8014486 <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 801435a:	68fb      	ldr	r3, [r7, #12]
 801435c:	6a1a      	ldr	r2, [r3, #32]
 801435e:	697b      	ldr	r3, [r7, #20]
 8014360:	1ad3      	subs	r3, r2, r3
 8014362:	6a3a      	ldr	r2, [r7, #32]
 8014364:	429a      	cmp	r2, r3
 8014366:	d915      	bls.n	8014394 <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8014368:	68fb      	ldr	r3, [r7, #12]
 801436a:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 801436e:	68fb      	ldr	r3, [r7, #12]
 8014370:	6a1a      	ldr	r2, [r3, #32]
 8014372:	697b      	ldr	r3, [r7, #20]
 8014374:	1ad3      	subs	r3, r2, r3
 8014376:	025b      	lsls	r3, r3, #9
 8014378:	69fa      	ldr	r2, [r7, #28]
 801437a:	4413      	add	r3, r2
 801437c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8014380:	4619      	mov	r1, r3
 8014382:	f7fe f856 	bl	8012432 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8014386:	68fb      	ldr	r3, [r7, #12]
 8014388:	7d1b      	ldrb	r3, [r3, #20]
 801438a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801438e:	b2da      	uxtb	r2, r3
 8014390:	68fb      	ldr	r3, [r7, #12]
 8014392:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8014394:	6a3b      	ldr	r3, [r7, #32]
 8014396:	025b      	lsls	r3, r3, #9
 8014398:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 801439a:	e044      	b.n	8014426 <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801439c:	68fb      	ldr	r3, [r7, #12]
 801439e:	6a1b      	ldr	r3, [r3, #32]
 80143a0:	697a      	ldr	r2, [r7, #20]
 80143a2:	429a      	cmp	r2, r3
 80143a4:	d01b      	beq.n	80143de <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 80143a6:	68fb      	ldr	r3, [r7, #12]
 80143a8:	699a      	ldr	r2, [r3, #24]
 80143aa:	68fb      	ldr	r3, [r7, #12]
 80143ac:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80143ae:	429a      	cmp	r2, r3
 80143b0:	d215      	bcs.n	80143de <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80143b2:	693b      	ldr	r3, [r7, #16]
 80143b4:	7858      	ldrb	r0, [r3, #1]
 80143b6:	68fb      	ldr	r3, [r7, #12]
 80143b8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80143bc:	2301      	movs	r3, #1
 80143be:	697a      	ldr	r2, [r7, #20]
 80143c0:	f7fd ff56 	bl	8012270 <disk_read>
 80143c4:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80143c6:	2b00      	cmp	r3, #0
 80143c8:	d009      	beq.n	80143de <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 80143ca:	68fb      	ldr	r3, [r7, #12]
 80143cc:	2201      	movs	r2, #1
 80143ce:	755a      	strb	r2, [r3, #21]
 80143d0:	693b      	ldr	r3, [r7, #16]
 80143d2:	2101      	movs	r1, #1
 80143d4:	4618      	mov	r0, r3
 80143d6:	f7fe f8c0 	bl	801255a <unlock_fs>
 80143da:	2301      	movs	r3, #1
 80143dc:	e053      	b.n	8014486 <f_write+0x340>
			}
#endif
			fp->sect = sect;
 80143de:	68fb      	ldr	r3, [r7, #12]
 80143e0:	697a      	ldr	r2, [r7, #20]
 80143e2:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80143e4:	68fb      	ldr	r3, [r7, #12]
 80143e6:	699b      	ldr	r3, [r3, #24]
 80143e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80143ec:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80143f0:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80143f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80143f4:	687b      	ldr	r3, [r7, #4]
 80143f6:	429a      	cmp	r2, r3
 80143f8:	d901      	bls.n	80143fe <f_write+0x2b8>
 80143fa:	687b      	ldr	r3, [r7, #4]
 80143fc:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80143fe:	68fb      	ldr	r3, [r7, #12]
 8014400:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8014404:	68fb      	ldr	r3, [r7, #12]
 8014406:	699b      	ldr	r3, [r3, #24]
 8014408:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801440c:	4413      	add	r3, r2
 801440e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014410:	69f9      	ldr	r1, [r7, #28]
 8014412:	4618      	mov	r0, r3
 8014414:	f7fe f80d 	bl	8012432 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8014418:	68fb      	ldr	r3, [r7, #12]
 801441a:	7d1b      	ldrb	r3, [r3, #20]
 801441c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8014420:	b2da      	uxtb	r2, r3
 8014422:	68fb      	ldr	r3, [r7, #12]
 8014424:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8014426:	69fa      	ldr	r2, [r7, #28]
 8014428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801442a:	4413      	add	r3, r2
 801442c:	61fb      	str	r3, [r7, #28]
 801442e:	68fb      	ldr	r3, [r7, #12]
 8014430:	699a      	ldr	r2, [r3, #24]
 8014432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014434:	441a      	add	r2, r3
 8014436:	68fb      	ldr	r3, [r7, #12]
 8014438:	619a      	str	r2, [r3, #24]
 801443a:	68fb      	ldr	r3, [r7, #12]
 801443c:	68da      	ldr	r2, [r3, #12]
 801443e:	68fb      	ldr	r3, [r7, #12]
 8014440:	699b      	ldr	r3, [r3, #24]
 8014442:	429a      	cmp	r2, r3
 8014444:	bf38      	it	cc
 8014446:	461a      	movcc	r2, r3
 8014448:	68fb      	ldr	r3, [r7, #12]
 801444a:	60da      	str	r2, [r3, #12]
 801444c:	683b      	ldr	r3, [r7, #0]
 801444e:	681a      	ldr	r2, [r3, #0]
 8014450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014452:	441a      	add	r2, r3
 8014454:	683b      	ldr	r3, [r7, #0]
 8014456:	601a      	str	r2, [r3, #0]
 8014458:	687a      	ldr	r2, [r7, #4]
 801445a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801445c:	1ad3      	subs	r3, r2, r3
 801445e:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8014460:	687b      	ldr	r3, [r7, #4]
 8014462:	2b00      	cmp	r3, #0
 8014464:	f47f aeb6 	bne.w	80141d4 <f_write+0x8e>
 8014468:	e000      	b.n	801446c <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801446a:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 801446c:	68fb      	ldr	r3, [r7, #12]
 801446e:	7d1b      	ldrb	r3, [r3, #20]
 8014470:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014474:	b2da      	uxtb	r2, r3
 8014476:	68fb      	ldr	r3, [r7, #12]
 8014478:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 801447a:	693b      	ldr	r3, [r7, #16]
 801447c:	2100      	movs	r1, #0
 801447e:	4618      	mov	r0, r3
 8014480:	f7fe f86b 	bl	801255a <unlock_fs>
 8014484:	2300      	movs	r3, #0
}
 8014486:	4618      	mov	r0, r3
 8014488:	3730      	adds	r7, #48	@ 0x30
 801448a:	46bd      	mov	sp, r7
 801448c:	bd80      	pop	{r7, pc}

0801448e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 801448e:	b580      	push	{r7, lr}
 8014490:	b086      	sub	sp, #24
 8014492:	af00      	add	r7, sp, #0
 8014494:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8014496:	687b      	ldr	r3, [r7, #4]
 8014498:	f107 0208 	add.w	r2, r7, #8
 801449c:	4611      	mov	r1, r2
 801449e:	4618      	mov	r0, r3
 80144a0:	f7ff fbe4 	bl	8013c6c <validate>
 80144a4:	4603      	mov	r3, r0
 80144a6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80144a8:	7dfb      	ldrb	r3, [r7, #23]
 80144aa:	2b00      	cmp	r3, #0
 80144ac:	d16d      	bne.n	801458a <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80144ae:	687b      	ldr	r3, [r7, #4]
 80144b0:	7d1b      	ldrb	r3, [r3, #20]
 80144b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80144b6:	2b00      	cmp	r3, #0
 80144b8:	d067      	beq.n	801458a <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80144ba:	687b      	ldr	r3, [r7, #4]
 80144bc:	7d1b      	ldrb	r3, [r3, #20]
 80144be:	b25b      	sxtb	r3, r3
 80144c0:	2b00      	cmp	r3, #0
 80144c2:	da1a      	bge.n	80144fa <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80144c4:	68bb      	ldr	r3, [r7, #8]
 80144c6:	7858      	ldrb	r0, [r3, #1]
 80144c8:	687b      	ldr	r3, [r7, #4]
 80144ca:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80144ce:	687b      	ldr	r3, [r7, #4]
 80144d0:	6a1a      	ldr	r2, [r3, #32]
 80144d2:	2301      	movs	r3, #1
 80144d4:	f7fd feec 	bl	80122b0 <disk_write>
 80144d8:	4603      	mov	r3, r0
 80144da:	2b00      	cmp	r3, #0
 80144dc:	d006      	beq.n	80144ec <f_sync+0x5e>
 80144de:	68bb      	ldr	r3, [r7, #8]
 80144e0:	2101      	movs	r1, #1
 80144e2:	4618      	mov	r0, r3
 80144e4:	f7fe f839 	bl	801255a <unlock_fs>
 80144e8:	2301      	movs	r3, #1
 80144ea:	e055      	b.n	8014598 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 80144ec:	687b      	ldr	r3, [r7, #4]
 80144ee:	7d1b      	ldrb	r3, [r3, #20]
 80144f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80144f4:	b2da      	uxtb	r2, r3
 80144f6:	687b      	ldr	r3, [r7, #4]
 80144f8:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80144fa:	f7fd fb21 	bl	8011b40 <get_fattime>
 80144fe:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8014500:	68ba      	ldr	r2, [r7, #8]
 8014502:	687b      	ldr	r3, [r7, #4]
 8014504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014506:	4619      	mov	r1, r3
 8014508:	4610      	mov	r0, r2
 801450a:	f7fe f9f1 	bl	80128f0 <move_window>
 801450e:	4603      	mov	r3, r0
 8014510:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8014512:	7dfb      	ldrb	r3, [r7, #23]
 8014514:	2b00      	cmp	r3, #0
 8014516:	d138      	bne.n	801458a <f_sync+0xfc>
					dir = fp->dir_ptr;
 8014518:	687b      	ldr	r3, [r7, #4]
 801451a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801451c:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 801451e:	68fb      	ldr	r3, [r7, #12]
 8014520:	330b      	adds	r3, #11
 8014522:	781a      	ldrb	r2, [r3, #0]
 8014524:	68fb      	ldr	r3, [r7, #12]
 8014526:	330b      	adds	r3, #11
 8014528:	f042 0220 	orr.w	r2, r2, #32
 801452c:	b2d2      	uxtb	r2, r2
 801452e:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8014530:	687b      	ldr	r3, [r7, #4]
 8014532:	6818      	ldr	r0, [r3, #0]
 8014534:	687b      	ldr	r3, [r7, #4]
 8014536:	689b      	ldr	r3, [r3, #8]
 8014538:	461a      	mov	r2, r3
 801453a:	68f9      	ldr	r1, [r7, #12]
 801453c:	f7fe fefb 	bl	8013336 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8014540:	68fb      	ldr	r3, [r7, #12]
 8014542:	f103 021c 	add.w	r2, r3, #28
 8014546:	687b      	ldr	r3, [r7, #4]
 8014548:	68db      	ldr	r3, [r3, #12]
 801454a:	4619      	mov	r1, r3
 801454c:	4610      	mov	r0, r2
 801454e:	f7fd ff44 	bl	80123da <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8014552:	68fb      	ldr	r3, [r7, #12]
 8014554:	3316      	adds	r3, #22
 8014556:	6939      	ldr	r1, [r7, #16]
 8014558:	4618      	mov	r0, r3
 801455a:	f7fd ff3e 	bl	80123da <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 801455e:	68fb      	ldr	r3, [r7, #12]
 8014560:	3312      	adds	r3, #18
 8014562:	2100      	movs	r1, #0
 8014564:	4618      	mov	r0, r3
 8014566:	f7fd ff1d 	bl	80123a4 <st_word>
					fs->wflag = 1;
 801456a:	68bb      	ldr	r3, [r7, #8]
 801456c:	2201      	movs	r2, #1
 801456e:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8014570:	68bb      	ldr	r3, [r7, #8]
 8014572:	4618      	mov	r0, r3
 8014574:	f7fe f9ea 	bl	801294c <sync_fs>
 8014578:	4603      	mov	r3, r0
 801457a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 801457c:	687b      	ldr	r3, [r7, #4]
 801457e:	7d1b      	ldrb	r3, [r3, #20]
 8014580:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8014584:	b2da      	uxtb	r2, r3
 8014586:	687b      	ldr	r3, [r7, #4]
 8014588:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 801458a:	68bb      	ldr	r3, [r7, #8]
 801458c:	7dfa      	ldrb	r2, [r7, #23]
 801458e:	4611      	mov	r1, r2
 8014590:	4618      	mov	r0, r3
 8014592:	f7fd ffe2 	bl	801255a <unlock_fs>
 8014596:	7dfb      	ldrb	r3, [r7, #23]
}
 8014598:	4618      	mov	r0, r3
 801459a:	3718      	adds	r7, #24
 801459c:	46bd      	mov	sp, r7
 801459e:	bd80      	pop	{r7, pc}

080145a0 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80145a0:	b580      	push	{r7, lr}
 80145a2:	b084      	sub	sp, #16
 80145a4:	af00      	add	r7, sp, #0
 80145a6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80145a8:	6878      	ldr	r0, [r7, #4]
 80145aa:	f7ff ff70 	bl	801448e <f_sync>
 80145ae:	4603      	mov	r3, r0
 80145b0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80145b2:	7bfb      	ldrb	r3, [r7, #15]
 80145b4:	2b00      	cmp	r3, #0
 80145b6:	d11d      	bne.n	80145f4 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80145b8:	687b      	ldr	r3, [r7, #4]
 80145ba:	f107 0208 	add.w	r2, r7, #8
 80145be:	4611      	mov	r1, r2
 80145c0:	4618      	mov	r0, r3
 80145c2:	f7ff fb53 	bl	8013c6c <validate>
 80145c6:	4603      	mov	r3, r0
 80145c8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80145ca:	7bfb      	ldrb	r3, [r7, #15]
 80145cc:	2b00      	cmp	r3, #0
 80145ce:	d111      	bne.n	80145f4 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80145d0:	687b      	ldr	r3, [r7, #4]
 80145d2:	691b      	ldr	r3, [r3, #16]
 80145d4:	4618      	mov	r0, r3
 80145d6:	f7fe f8e7 	bl	80127a8 <dec_lock>
 80145da:	4603      	mov	r3, r0
 80145dc:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80145de:	7bfb      	ldrb	r3, [r7, #15]
 80145e0:	2b00      	cmp	r3, #0
 80145e2:	d102      	bne.n	80145ea <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80145e4:	687b      	ldr	r3, [r7, #4]
 80145e6:	2200      	movs	r2, #0
 80145e8:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 80145ea:	68bb      	ldr	r3, [r7, #8]
 80145ec:	2100      	movs	r1, #0
 80145ee:	4618      	mov	r0, r3
 80145f0:	f7fd ffb3 	bl	801255a <unlock_fs>
#endif
		}
	}
	return res;
 80145f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80145f6:	4618      	mov	r0, r3
 80145f8:	3710      	adds	r7, #16
 80145fa:	46bd      	mov	sp, r7
 80145fc:	bd80      	pop	{r7, pc}

080145fe <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 80145fe:	b580      	push	{r7, lr}
 8014600:	b090      	sub	sp, #64	@ 0x40
 8014602:	af00      	add	r7, sp, #0
 8014604:	6078      	str	r0, [r7, #4]
 8014606:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8014608:	687b      	ldr	r3, [r7, #4]
 801460a:	f107 0208 	add.w	r2, r7, #8
 801460e:	4611      	mov	r1, r2
 8014610:	4618      	mov	r0, r3
 8014612:	f7ff fb2b 	bl	8013c6c <validate>
 8014616:	4603      	mov	r3, r0
 8014618:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 801461c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8014620:	2b00      	cmp	r3, #0
 8014622:	d103      	bne.n	801462c <f_lseek+0x2e>
 8014624:	687b      	ldr	r3, [r7, #4]
 8014626:	7d5b      	ldrb	r3, [r3, #21]
 8014628:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 801462c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8014630:	2b00      	cmp	r3, #0
 8014632:	d009      	beq.n	8014648 <f_lseek+0x4a>
 8014634:	68bb      	ldr	r3, [r7, #8]
 8014636:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 801463a:	4611      	mov	r1, r2
 801463c:	4618      	mov	r0, r3
 801463e:	f7fd ff8c 	bl	801255a <unlock_fs>
 8014642:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8014646:	e229      	b.n	8014a9c <f_lseek+0x49e>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8014648:	687b      	ldr	r3, [r7, #4]
 801464a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801464c:	2b00      	cmp	r3, #0
 801464e:	f000 80ea 	beq.w	8014826 <f_lseek+0x228>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8014652:	683b      	ldr	r3, [r7, #0]
 8014654:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014658:	d164      	bne.n	8014724 <f_lseek+0x126>
			tbl = fp->cltbl;
 801465a:	687b      	ldr	r3, [r7, #4]
 801465c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801465e:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8014660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014662:	1d1a      	adds	r2, r3, #4
 8014664:	627a      	str	r2, [r7, #36]	@ 0x24
 8014666:	681b      	ldr	r3, [r3, #0]
 8014668:	617b      	str	r3, [r7, #20]
 801466a:	2302      	movs	r3, #2
 801466c:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 801466e:	687b      	ldr	r3, [r7, #4]
 8014670:	689b      	ldr	r3, [r3, #8]
 8014672:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 8014674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014676:	2b00      	cmp	r3, #0
 8014678:	d044      	beq.n	8014704 <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 801467a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801467c:	613b      	str	r3, [r7, #16]
 801467e:	2300      	movs	r3, #0
 8014680:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014684:	3302      	adds	r3, #2
 8014686:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 8014688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801468a:	60fb      	str	r3, [r7, #12]
 801468c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801468e:	3301      	adds	r3, #1
 8014690:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 8014692:	687b      	ldr	r3, [r7, #4]
 8014694:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014696:	4618      	mov	r0, r3
 8014698:	f7fe f9e5 	bl	8012a66 <get_fat>
 801469c:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 801469e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80146a0:	2b01      	cmp	r3, #1
 80146a2:	d809      	bhi.n	80146b8 <f_lseek+0xba>
 80146a4:	687b      	ldr	r3, [r7, #4]
 80146a6:	2202      	movs	r2, #2
 80146a8:	755a      	strb	r2, [r3, #21]
 80146aa:	68bb      	ldr	r3, [r7, #8]
 80146ac:	2102      	movs	r1, #2
 80146ae:	4618      	mov	r0, r3
 80146b0:	f7fd ff53 	bl	801255a <unlock_fs>
 80146b4:	2302      	movs	r3, #2
 80146b6:	e1f1      	b.n	8014a9c <f_lseek+0x49e>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80146b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80146ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80146be:	d109      	bne.n	80146d4 <f_lseek+0xd6>
 80146c0:	687b      	ldr	r3, [r7, #4]
 80146c2:	2201      	movs	r2, #1
 80146c4:	755a      	strb	r2, [r3, #21]
 80146c6:	68bb      	ldr	r3, [r7, #8]
 80146c8:	2101      	movs	r1, #1
 80146ca:	4618      	mov	r0, r3
 80146cc:	f7fd ff45 	bl	801255a <unlock_fs>
 80146d0:	2301      	movs	r3, #1
 80146d2:	e1e3      	b.n	8014a9c <f_lseek+0x49e>
					} while (cl == pcl + 1);
 80146d4:	68fb      	ldr	r3, [r7, #12]
 80146d6:	3301      	adds	r3, #1
 80146d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80146da:	429a      	cmp	r2, r3
 80146dc:	d0d4      	beq.n	8014688 <f_lseek+0x8a>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 80146de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80146e0:	697b      	ldr	r3, [r7, #20]
 80146e2:	429a      	cmp	r2, r3
 80146e4:	d809      	bhi.n	80146fa <f_lseek+0xfc>
						*tbl++ = ncl; *tbl++ = tcl;
 80146e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80146e8:	1d1a      	adds	r2, r3, #4
 80146ea:	627a      	str	r2, [r7, #36]	@ 0x24
 80146ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80146ee:	601a      	str	r2, [r3, #0]
 80146f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80146f2:	1d1a      	adds	r2, r3, #4
 80146f4:	627a      	str	r2, [r7, #36]	@ 0x24
 80146f6:	693a      	ldr	r2, [r7, #16]
 80146f8:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 80146fa:	68bb      	ldr	r3, [r7, #8]
 80146fc:	699b      	ldr	r3, [r3, #24]
 80146fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014700:	429a      	cmp	r2, r3
 8014702:	d3ba      	bcc.n	801467a <f_lseek+0x7c>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8014704:	687b      	ldr	r3, [r7, #4]
 8014706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014708:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801470a:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 801470c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801470e:	697b      	ldr	r3, [r7, #20]
 8014710:	429a      	cmp	r2, r3
 8014712:	d803      	bhi.n	801471c <f_lseek+0x11e>
				*tbl = 0;		/* Terminate table */
 8014714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014716:	2200      	movs	r2, #0
 8014718:	601a      	str	r2, [r3, #0]
 801471a:	e1b6      	b.n	8014a8a <f_lseek+0x48c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 801471c:	2311      	movs	r3, #17
 801471e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8014722:	e1b2      	b.n	8014a8a <f_lseek+0x48c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8014724:	687b      	ldr	r3, [r7, #4]
 8014726:	68db      	ldr	r3, [r3, #12]
 8014728:	683a      	ldr	r2, [r7, #0]
 801472a:	429a      	cmp	r2, r3
 801472c:	d902      	bls.n	8014734 <f_lseek+0x136>
 801472e:	687b      	ldr	r3, [r7, #4]
 8014730:	68db      	ldr	r3, [r3, #12]
 8014732:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8014734:	687b      	ldr	r3, [r7, #4]
 8014736:	683a      	ldr	r2, [r7, #0]
 8014738:	619a      	str	r2, [r3, #24]
			if (ofs) {
 801473a:	683b      	ldr	r3, [r7, #0]
 801473c:	2b00      	cmp	r3, #0
 801473e:	f000 81a4 	beq.w	8014a8a <f_lseek+0x48c>
				fp->clust = clmt_clust(fp, ofs - 1);
 8014742:	683b      	ldr	r3, [r7, #0]
 8014744:	3b01      	subs	r3, #1
 8014746:	4619      	mov	r1, r3
 8014748:	6878      	ldr	r0, [r7, #4]
 801474a:	f7fe fc1a 	bl	8012f82 <clmt_clust>
 801474e:	4602      	mov	r2, r0
 8014750:	687b      	ldr	r3, [r7, #4]
 8014752:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8014754:	68ba      	ldr	r2, [r7, #8]
 8014756:	687b      	ldr	r3, [r7, #4]
 8014758:	69db      	ldr	r3, [r3, #28]
 801475a:	4619      	mov	r1, r3
 801475c:	4610      	mov	r0, r2
 801475e:	f7fe f963 	bl	8012a28 <clust2sect>
 8014762:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8014764:	69bb      	ldr	r3, [r7, #24]
 8014766:	2b00      	cmp	r3, #0
 8014768:	d109      	bne.n	801477e <f_lseek+0x180>
 801476a:	687b      	ldr	r3, [r7, #4]
 801476c:	2202      	movs	r2, #2
 801476e:	755a      	strb	r2, [r3, #21]
 8014770:	68bb      	ldr	r3, [r7, #8]
 8014772:	2102      	movs	r1, #2
 8014774:	4618      	mov	r0, r3
 8014776:	f7fd fef0 	bl	801255a <unlock_fs>
 801477a:	2302      	movs	r3, #2
 801477c:	e18e      	b.n	8014a9c <f_lseek+0x49e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 801477e:	683b      	ldr	r3, [r7, #0]
 8014780:	3b01      	subs	r3, #1
 8014782:	0a5b      	lsrs	r3, r3, #9
 8014784:	68ba      	ldr	r2, [r7, #8]
 8014786:	8952      	ldrh	r2, [r2, #10]
 8014788:	3a01      	subs	r2, #1
 801478a:	4013      	ands	r3, r2
 801478c:	69ba      	ldr	r2, [r7, #24]
 801478e:	4413      	add	r3, r2
 8014790:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8014792:	687b      	ldr	r3, [r7, #4]
 8014794:	699b      	ldr	r3, [r3, #24]
 8014796:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801479a:	2b00      	cmp	r3, #0
 801479c:	f000 8175 	beq.w	8014a8a <f_lseek+0x48c>
 80147a0:	687b      	ldr	r3, [r7, #4]
 80147a2:	6a1b      	ldr	r3, [r3, #32]
 80147a4:	69ba      	ldr	r2, [r7, #24]
 80147a6:	429a      	cmp	r2, r3
 80147a8:	f000 816f 	beq.w	8014a8a <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80147ac:	687b      	ldr	r3, [r7, #4]
 80147ae:	7d1b      	ldrb	r3, [r3, #20]
 80147b0:	b25b      	sxtb	r3, r3
 80147b2:	2b00      	cmp	r3, #0
 80147b4:	da1d      	bge.n	80147f2 <f_lseek+0x1f4>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80147b6:	68bb      	ldr	r3, [r7, #8]
 80147b8:	7858      	ldrb	r0, [r3, #1]
 80147ba:	687b      	ldr	r3, [r7, #4]
 80147bc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80147c0:	687b      	ldr	r3, [r7, #4]
 80147c2:	6a1a      	ldr	r2, [r3, #32]
 80147c4:	2301      	movs	r3, #1
 80147c6:	f7fd fd73 	bl	80122b0 <disk_write>
 80147ca:	4603      	mov	r3, r0
 80147cc:	2b00      	cmp	r3, #0
 80147ce:	d009      	beq.n	80147e4 <f_lseek+0x1e6>
 80147d0:	687b      	ldr	r3, [r7, #4]
 80147d2:	2201      	movs	r2, #1
 80147d4:	755a      	strb	r2, [r3, #21]
 80147d6:	68bb      	ldr	r3, [r7, #8]
 80147d8:	2101      	movs	r1, #1
 80147da:	4618      	mov	r0, r3
 80147dc:	f7fd febd 	bl	801255a <unlock_fs>
 80147e0:	2301      	movs	r3, #1
 80147e2:	e15b      	b.n	8014a9c <f_lseek+0x49e>
						fp->flag &= (BYTE)~FA_DIRTY;
 80147e4:	687b      	ldr	r3, [r7, #4]
 80147e6:	7d1b      	ldrb	r3, [r3, #20]
 80147e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80147ec:	b2da      	uxtb	r2, r3
 80147ee:	687b      	ldr	r3, [r7, #4]
 80147f0:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 80147f2:	68bb      	ldr	r3, [r7, #8]
 80147f4:	7858      	ldrb	r0, [r3, #1]
 80147f6:	687b      	ldr	r3, [r7, #4]
 80147f8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80147fc:	2301      	movs	r3, #1
 80147fe:	69ba      	ldr	r2, [r7, #24]
 8014800:	f7fd fd36 	bl	8012270 <disk_read>
 8014804:	4603      	mov	r3, r0
 8014806:	2b00      	cmp	r3, #0
 8014808:	d009      	beq.n	801481e <f_lseek+0x220>
 801480a:	687b      	ldr	r3, [r7, #4]
 801480c:	2201      	movs	r2, #1
 801480e:	755a      	strb	r2, [r3, #21]
 8014810:	68bb      	ldr	r3, [r7, #8]
 8014812:	2101      	movs	r1, #1
 8014814:	4618      	mov	r0, r3
 8014816:	f7fd fea0 	bl	801255a <unlock_fs>
 801481a:	2301      	movs	r3, #1
 801481c:	e13e      	b.n	8014a9c <f_lseek+0x49e>
#endif
					fp->sect = dsc;
 801481e:	687b      	ldr	r3, [r7, #4]
 8014820:	69ba      	ldr	r2, [r7, #24]
 8014822:	621a      	str	r2, [r3, #32]
 8014824:	e131      	b.n	8014a8a <f_lseek+0x48c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8014826:	687b      	ldr	r3, [r7, #4]
 8014828:	68db      	ldr	r3, [r3, #12]
 801482a:	683a      	ldr	r2, [r7, #0]
 801482c:	429a      	cmp	r2, r3
 801482e:	d908      	bls.n	8014842 <f_lseek+0x244>
 8014830:	687b      	ldr	r3, [r7, #4]
 8014832:	7d1b      	ldrb	r3, [r3, #20]
 8014834:	f003 0302 	and.w	r3, r3, #2
 8014838:	2b00      	cmp	r3, #0
 801483a:	d102      	bne.n	8014842 <f_lseek+0x244>
			ofs = fp->obj.objsize;
 801483c:	687b      	ldr	r3, [r7, #4]
 801483e:	68db      	ldr	r3, [r3, #12]
 8014840:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8014842:	687b      	ldr	r3, [r7, #4]
 8014844:	699b      	ldr	r3, [r3, #24]
 8014846:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8014848:	2300      	movs	r3, #0
 801484a:	637b      	str	r3, [r7, #52]	@ 0x34
 801484c:	687b      	ldr	r3, [r7, #4]
 801484e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014850:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8014852:	683b      	ldr	r3, [r7, #0]
 8014854:	2b00      	cmp	r3, #0
 8014856:	f000 80c0 	beq.w	80149da <f_lseek+0x3dc>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 801485a:	68bb      	ldr	r3, [r7, #8]
 801485c:	895b      	ldrh	r3, [r3, #10]
 801485e:	025b      	lsls	r3, r3, #9
 8014860:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8014862:	6a3b      	ldr	r3, [r7, #32]
 8014864:	2b00      	cmp	r3, #0
 8014866:	d01b      	beq.n	80148a0 <f_lseek+0x2a2>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8014868:	683b      	ldr	r3, [r7, #0]
 801486a:	1e5a      	subs	r2, r3, #1
 801486c:	69fb      	ldr	r3, [r7, #28]
 801486e:	fbb2 f2f3 	udiv	r2, r2, r3
 8014872:	6a3b      	ldr	r3, [r7, #32]
 8014874:	1e59      	subs	r1, r3, #1
 8014876:	69fb      	ldr	r3, [r7, #28]
 8014878:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 801487c:	429a      	cmp	r2, r3
 801487e:	d30f      	bcc.n	80148a0 <f_lseek+0x2a2>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8014880:	6a3b      	ldr	r3, [r7, #32]
 8014882:	1e5a      	subs	r2, r3, #1
 8014884:	69fb      	ldr	r3, [r7, #28]
 8014886:	425b      	negs	r3, r3
 8014888:	401a      	ands	r2, r3
 801488a:	687b      	ldr	r3, [r7, #4]
 801488c:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 801488e:	687b      	ldr	r3, [r7, #4]
 8014890:	699b      	ldr	r3, [r3, #24]
 8014892:	683a      	ldr	r2, [r7, #0]
 8014894:	1ad3      	subs	r3, r2, r3
 8014896:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8014898:	687b      	ldr	r3, [r7, #4]
 801489a:	69db      	ldr	r3, [r3, #28]
 801489c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801489e:	e02c      	b.n	80148fa <f_lseek+0x2fc>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 80148a0:	687b      	ldr	r3, [r7, #4]
 80148a2:	689b      	ldr	r3, [r3, #8]
 80148a4:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 80148a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80148a8:	2b00      	cmp	r3, #0
 80148aa:	d123      	bne.n	80148f4 <f_lseek+0x2f6>
					clst = create_chain(&fp->obj, 0);
 80148ac:	687b      	ldr	r3, [r7, #4]
 80148ae:	2100      	movs	r1, #0
 80148b0:	4618      	mov	r0, r3
 80148b2:	f7fe face 	bl	8012e52 <create_chain>
 80148b6:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 80148b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80148ba:	2b01      	cmp	r3, #1
 80148bc:	d109      	bne.n	80148d2 <f_lseek+0x2d4>
 80148be:	687b      	ldr	r3, [r7, #4]
 80148c0:	2202      	movs	r2, #2
 80148c2:	755a      	strb	r2, [r3, #21]
 80148c4:	68bb      	ldr	r3, [r7, #8]
 80148c6:	2102      	movs	r1, #2
 80148c8:	4618      	mov	r0, r3
 80148ca:	f7fd fe46 	bl	801255a <unlock_fs>
 80148ce:	2302      	movs	r3, #2
 80148d0:	e0e4      	b.n	8014a9c <f_lseek+0x49e>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80148d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80148d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80148d8:	d109      	bne.n	80148ee <f_lseek+0x2f0>
 80148da:	687b      	ldr	r3, [r7, #4]
 80148dc:	2201      	movs	r2, #1
 80148de:	755a      	strb	r2, [r3, #21]
 80148e0:	68bb      	ldr	r3, [r7, #8]
 80148e2:	2101      	movs	r1, #1
 80148e4:	4618      	mov	r0, r3
 80148e6:	f7fd fe38 	bl	801255a <unlock_fs>
 80148ea:	2301      	movs	r3, #1
 80148ec:	e0d6      	b.n	8014a9c <f_lseek+0x49e>
					fp->obj.sclust = clst;
 80148ee:	687b      	ldr	r3, [r7, #4]
 80148f0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80148f2:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 80148f4:	687b      	ldr	r3, [r7, #4]
 80148f6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80148f8:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 80148fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80148fc:	2b00      	cmp	r3, #0
 80148fe:	d06c      	beq.n	80149da <f_lseek+0x3dc>
				while (ofs > bcs) {						/* Cluster following loop */
 8014900:	e044      	b.n	801498c <f_lseek+0x38e>
					ofs -= bcs; fp->fptr += bcs;
 8014902:	683a      	ldr	r2, [r7, #0]
 8014904:	69fb      	ldr	r3, [r7, #28]
 8014906:	1ad3      	subs	r3, r2, r3
 8014908:	603b      	str	r3, [r7, #0]
 801490a:	687b      	ldr	r3, [r7, #4]
 801490c:	699a      	ldr	r2, [r3, #24]
 801490e:	69fb      	ldr	r3, [r7, #28]
 8014910:	441a      	add	r2, r3
 8014912:	687b      	ldr	r3, [r7, #4]
 8014914:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8014916:	687b      	ldr	r3, [r7, #4]
 8014918:	7d1b      	ldrb	r3, [r3, #20]
 801491a:	f003 0302 	and.w	r3, r3, #2
 801491e:	2b00      	cmp	r3, #0
 8014920:	d00b      	beq.n	801493a <f_lseek+0x33c>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8014922:	687b      	ldr	r3, [r7, #4]
 8014924:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8014926:	4618      	mov	r0, r3
 8014928:	f7fe fa93 	bl	8012e52 <create_chain>
 801492c:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 801492e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014930:	2b00      	cmp	r3, #0
 8014932:	d108      	bne.n	8014946 <f_lseek+0x348>
							ofs = 0; break;
 8014934:	2300      	movs	r3, #0
 8014936:	603b      	str	r3, [r7, #0]
 8014938:	e02c      	b.n	8014994 <f_lseek+0x396>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 801493a:	687b      	ldr	r3, [r7, #4]
 801493c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801493e:	4618      	mov	r0, r3
 8014940:	f7fe f891 	bl	8012a66 <get_fat>
 8014944:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8014946:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014948:	f1b3 3fff 	cmp.w	r3, #4294967295
 801494c:	d109      	bne.n	8014962 <f_lseek+0x364>
 801494e:	687b      	ldr	r3, [r7, #4]
 8014950:	2201      	movs	r2, #1
 8014952:	755a      	strb	r2, [r3, #21]
 8014954:	68bb      	ldr	r3, [r7, #8]
 8014956:	2101      	movs	r1, #1
 8014958:	4618      	mov	r0, r3
 801495a:	f7fd fdfe 	bl	801255a <unlock_fs>
 801495e:	2301      	movs	r3, #1
 8014960:	e09c      	b.n	8014a9c <f_lseek+0x49e>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8014962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014964:	2b01      	cmp	r3, #1
 8014966:	d904      	bls.n	8014972 <f_lseek+0x374>
 8014968:	68bb      	ldr	r3, [r7, #8]
 801496a:	699b      	ldr	r3, [r3, #24]
 801496c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801496e:	429a      	cmp	r2, r3
 8014970:	d309      	bcc.n	8014986 <f_lseek+0x388>
 8014972:	687b      	ldr	r3, [r7, #4]
 8014974:	2202      	movs	r2, #2
 8014976:	755a      	strb	r2, [r3, #21]
 8014978:	68bb      	ldr	r3, [r7, #8]
 801497a:	2102      	movs	r1, #2
 801497c:	4618      	mov	r0, r3
 801497e:	f7fd fdec 	bl	801255a <unlock_fs>
 8014982:	2302      	movs	r3, #2
 8014984:	e08a      	b.n	8014a9c <f_lseek+0x49e>
					fp->clust = clst;
 8014986:	687b      	ldr	r3, [r7, #4]
 8014988:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801498a:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 801498c:	683a      	ldr	r2, [r7, #0]
 801498e:	69fb      	ldr	r3, [r7, #28]
 8014990:	429a      	cmp	r2, r3
 8014992:	d8b6      	bhi.n	8014902 <f_lseek+0x304>
				}
				fp->fptr += ofs;
 8014994:	687b      	ldr	r3, [r7, #4]
 8014996:	699a      	ldr	r2, [r3, #24]
 8014998:	683b      	ldr	r3, [r7, #0]
 801499a:	441a      	add	r2, r3
 801499c:	687b      	ldr	r3, [r7, #4]
 801499e:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 80149a0:	683b      	ldr	r3, [r7, #0]
 80149a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80149a6:	2b00      	cmp	r3, #0
 80149a8:	d017      	beq.n	80149da <f_lseek+0x3dc>
					nsect = clust2sect(fs, clst);	/* Current sector */
 80149aa:	68bb      	ldr	r3, [r7, #8]
 80149ac:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80149ae:	4618      	mov	r0, r3
 80149b0:	f7fe f83a 	bl	8012a28 <clust2sect>
 80149b4:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 80149b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80149b8:	2b00      	cmp	r3, #0
 80149ba:	d109      	bne.n	80149d0 <f_lseek+0x3d2>
 80149bc:	687b      	ldr	r3, [r7, #4]
 80149be:	2202      	movs	r2, #2
 80149c0:	755a      	strb	r2, [r3, #21]
 80149c2:	68bb      	ldr	r3, [r7, #8]
 80149c4:	2102      	movs	r1, #2
 80149c6:	4618      	mov	r0, r3
 80149c8:	f7fd fdc7 	bl	801255a <unlock_fs>
 80149cc:	2302      	movs	r3, #2
 80149ce:	e065      	b.n	8014a9c <f_lseek+0x49e>
					nsect += (DWORD)(ofs / SS(fs));
 80149d0:	683b      	ldr	r3, [r7, #0]
 80149d2:	0a5b      	lsrs	r3, r3, #9
 80149d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80149d6:	4413      	add	r3, r2
 80149d8:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 80149da:	687b      	ldr	r3, [r7, #4]
 80149dc:	699a      	ldr	r2, [r3, #24]
 80149de:	687b      	ldr	r3, [r7, #4]
 80149e0:	68db      	ldr	r3, [r3, #12]
 80149e2:	429a      	cmp	r2, r3
 80149e4:	d90a      	bls.n	80149fc <f_lseek+0x3fe>
			fp->obj.objsize = fp->fptr;
 80149e6:	687b      	ldr	r3, [r7, #4]
 80149e8:	699a      	ldr	r2, [r3, #24]
 80149ea:	687b      	ldr	r3, [r7, #4]
 80149ec:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 80149ee:	687b      	ldr	r3, [r7, #4]
 80149f0:	7d1b      	ldrb	r3, [r3, #20]
 80149f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80149f6:	b2da      	uxtb	r2, r3
 80149f8:	687b      	ldr	r3, [r7, #4]
 80149fa:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 80149fc:	687b      	ldr	r3, [r7, #4]
 80149fe:	699b      	ldr	r3, [r3, #24]
 8014a00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014a04:	2b00      	cmp	r3, #0
 8014a06:	d040      	beq.n	8014a8a <f_lseek+0x48c>
 8014a08:	687b      	ldr	r3, [r7, #4]
 8014a0a:	6a1b      	ldr	r3, [r3, #32]
 8014a0c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014a0e:	429a      	cmp	r2, r3
 8014a10:	d03b      	beq.n	8014a8a <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8014a12:	687b      	ldr	r3, [r7, #4]
 8014a14:	7d1b      	ldrb	r3, [r3, #20]
 8014a16:	b25b      	sxtb	r3, r3
 8014a18:	2b00      	cmp	r3, #0
 8014a1a:	da1d      	bge.n	8014a58 <f_lseek+0x45a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8014a1c:	68bb      	ldr	r3, [r7, #8]
 8014a1e:	7858      	ldrb	r0, [r3, #1]
 8014a20:	687b      	ldr	r3, [r7, #4]
 8014a22:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8014a26:	687b      	ldr	r3, [r7, #4]
 8014a28:	6a1a      	ldr	r2, [r3, #32]
 8014a2a:	2301      	movs	r3, #1
 8014a2c:	f7fd fc40 	bl	80122b0 <disk_write>
 8014a30:	4603      	mov	r3, r0
 8014a32:	2b00      	cmp	r3, #0
 8014a34:	d009      	beq.n	8014a4a <f_lseek+0x44c>
 8014a36:	687b      	ldr	r3, [r7, #4]
 8014a38:	2201      	movs	r2, #1
 8014a3a:	755a      	strb	r2, [r3, #21]
 8014a3c:	68bb      	ldr	r3, [r7, #8]
 8014a3e:	2101      	movs	r1, #1
 8014a40:	4618      	mov	r0, r3
 8014a42:	f7fd fd8a 	bl	801255a <unlock_fs>
 8014a46:	2301      	movs	r3, #1
 8014a48:	e028      	b.n	8014a9c <f_lseek+0x49e>
				fp->flag &= (BYTE)~FA_DIRTY;
 8014a4a:	687b      	ldr	r3, [r7, #4]
 8014a4c:	7d1b      	ldrb	r3, [r3, #20]
 8014a4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8014a52:	b2da      	uxtb	r2, r3
 8014a54:	687b      	ldr	r3, [r7, #4]
 8014a56:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8014a58:	68bb      	ldr	r3, [r7, #8]
 8014a5a:	7858      	ldrb	r0, [r3, #1]
 8014a5c:	687b      	ldr	r3, [r7, #4]
 8014a5e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8014a62:	2301      	movs	r3, #1
 8014a64:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014a66:	f7fd fc03 	bl	8012270 <disk_read>
 8014a6a:	4603      	mov	r3, r0
 8014a6c:	2b00      	cmp	r3, #0
 8014a6e:	d009      	beq.n	8014a84 <f_lseek+0x486>
 8014a70:	687b      	ldr	r3, [r7, #4]
 8014a72:	2201      	movs	r2, #1
 8014a74:	755a      	strb	r2, [r3, #21]
 8014a76:	68bb      	ldr	r3, [r7, #8]
 8014a78:	2101      	movs	r1, #1
 8014a7a:	4618      	mov	r0, r3
 8014a7c:	f7fd fd6d 	bl	801255a <unlock_fs>
 8014a80:	2301      	movs	r3, #1
 8014a82:	e00b      	b.n	8014a9c <f_lseek+0x49e>
#endif
			fp->sect = nsect;
 8014a84:	687b      	ldr	r3, [r7, #4]
 8014a86:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014a88:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8014a8a:	68bb      	ldr	r3, [r7, #8]
 8014a8c:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8014a90:	4611      	mov	r1, r2
 8014a92:	4618      	mov	r0, r3
 8014a94:	f7fd fd61 	bl	801255a <unlock_fs>
 8014a98:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8014a9c:	4618      	mov	r0, r3
 8014a9e:	3740      	adds	r7, #64	@ 0x40
 8014aa0:	46bd      	mov	sp, r7
 8014aa2:	bd80      	pop	{r7, pc}

08014aa4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8014aa4:	b480      	push	{r7}
 8014aa6:	b087      	sub	sp, #28
 8014aa8:	af00      	add	r7, sp, #0
 8014aaa:	60f8      	str	r0, [r7, #12]
 8014aac:	60b9      	str	r1, [r7, #8]
 8014aae:	4613      	mov	r3, r2
 8014ab0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8014ab2:	2301      	movs	r3, #1
 8014ab4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8014ab6:	2300      	movs	r3, #0
 8014ab8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8014aba:	4b1f      	ldr	r3, [pc, #124]	@ (8014b38 <FATFS_LinkDriverEx+0x94>)
 8014abc:	7a5b      	ldrb	r3, [r3, #9]
 8014abe:	b2db      	uxtb	r3, r3
 8014ac0:	2b00      	cmp	r3, #0
 8014ac2:	d131      	bne.n	8014b28 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8014ac4:	4b1c      	ldr	r3, [pc, #112]	@ (8014b38 <FATFS_LinkDriverEx+0x94>)
 8014ac6:	7a5b      	ldrb	r3, [r3, #9]
 8014ac8:	b2db      	uxtb	r3, r3
 8014aca:	461a      	mov	r2, r3
 8014acc:	4b1a      	ldr	r3, [pc, #104]	@ (8014b38 <FATFS_LinkDriverEx+0x94>)
 8014ace:	2100      	movs	r1, #0
 8014ad0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8014ad2:	4b19      	ldr	r3, [pc, #100]	@ (8014b38 <FATFS_LinkDriverEx+0x94>)
 8014ad4:	7a5b      	ldrb	r3, [r3, #9]
 8014ad6:	b2db      	uxtb	r3, r3
 8014ad8:	4a17      	ldr	r2, [pc, #92]	@ (8014b38 <FATFS_LinkDriverEx+0x94>)
 8014ada:	009b      	lsls	r3, r3, #2
 8014adc:	4413      	add	r3, r2
 8014ade:	68fa      	ldr	r2, [r7, #12]
 8014ae0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8014ae2:	4b15      	ldr	r3, [pc, #84]	@ (8014b38 <FATFS_LinkDriverEx+0x94>)
 8014ae4:	7a5b      	ldrb	r3, [r3, #9]
 8014ae6:	b2db      	uxtb	r3, r3
 8014ae8:	461a      	mov	r2, r3
 8014aea:	4b13      	ldr	r3, [pc, #76]	@ (8014b38 <FATFS_LinkDriverEx+0x94>)
 8014aec:	4413      	add	r3, r2
 8014aee:	79fa      	ldrb	r2, [r7, #7]
 8014af0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8014af2:	4b11      	ldr	r3, [pc, #68]	@ (8014b38 <FATFS_LinkDriverEx+0x94>)
 8014af4:	7a5b      	ldrb	r3, [r3, #9]
 8014af6:	b2db      	uxtb	r3, r3
 8014af8:	1c5a      	adds	r2, r3, #1
 8014afa:	b2d1      	uxtb	r1, r2
 8014afc:	4a0e      	ldr	r2, [pc, #56]	@ (8014b38 <FATFS_LinkDriverEx+0x94>)
 8014afe:	7251      	strb	r1, [r2, #9]
 8014b00:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8014b02:	7dbb      	ldrb	r3, [r7, #22]
 8014b04:	3330      	adds	r3, #48	@ 0x30
 8014b06:	b2da      	uxtb	r2, r3
 8014b08:	68bb      	ldr	r3, [r7, #8]
 8014b0a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8014b0c:	68bb      	ldr	r3, [r7, #8]
 8014b0e:	3301      	adds	r3, #1
 8014b10:	223a      	movs	r2, #58	@ 0x3a
 8014b12:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8014b14:	68bb      	ldr	r3, [r7, #8]
 8014b16:	3302      	adds	r3, #2
 8014b18:	222f      	movs	r2, #47	@ 0x2f
 8014b1a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8014b1c:	68bb      	ldr	r3, [r7, #8]
 8014b1e:	3303      	adds	r3, #3
 8014b20:	2200      	movs	r2, #0
 8014b22:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8014b24:	2300      	movs	r3, #0
 8014b26:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8014b28:	7dfb      	ldrb	r3, [r7, #23]
}
 8014b2a:	4618      	mov	r0, r3
 8014b2c:	371c      	adds	r7, #28
 8014b2e:	46bd      	mov	sp, r7
 8014b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b34:	4770      	bx	lr
 8014b36:	bf00      	nop
 8014b38:	200077a4 	.word	0x200077a4

08014b3c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8014b3c:	b580      	push	{r7, lr}
 8014b3e:	b082      	sub	sp, #8
 8014b40:	af00      	add	r7, sp, #0
 8014b42:	6078      	str	r0, [r7, #4]
 8014b44:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8014b46:	2200      	movs	r2, #0
 8014b48:	6839      	ldr	r1, [r7, #0]
 8014b4a:	6878      	ldr	r0, [r7, #4]
 8014b4c:	f7ff ffaa 	bl	8014aa4 <FATFS_LinkDriverEx>
 8014b50:	4603      	mov	r3, r0
}
 8014b52:	4618      	mov	r0, r3
 8014b54:	3708      	adds	r7, #8
 8014b56:	46bd      	mov	sp, r7
 8014b58:	bd80      	pop	{r7, pc}

08014b5a <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8014b5a:	b580      	push	{r7, lr}
 8014b5c:	b086      	sub	sp, #24
 8014b5e:	af00      	add	r7, sp, #0
 8014b60:	4603      	mov	r3, r0
 8014b62:	6039      	str	r1, [r7, #0]
 8014b64:	71fb      	strb	r3, [r7, #7]
#endif

#else

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
 8014b66:	2300      	movs	r3, #0
 8014b68:	60fb      	str	r3, [r7, #12]
 8014b6a:	2300      	movs	r3, #0
 8014b6c:	613b      	str	r3, [r7, #16]
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 8014b6e:	f107 030c 	add.w	r3, r7, #12
 8014b72:	2101      	movs	r1, #1
 8014b74:	4618      	mov	r0, r3
 8014b76:	f000 f8d5 	bl	8014d24 <osSemaphoreCreate>
 8014b7a:	4602      	mov	r2, r0
 8014b7c:	683b      	ldr	r3, [r7, #0]
 8014b7e:	601a      	str	r2, [r3, #0]
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
#endif

#endif
    ret = (*sobj != NULL);
 8014b80:	683b      	ldr	r3, [r7, #0]
 8014b82:	681b      	ldr	r3, [r3, #0]
 8014b84:	2b00      	cmp	r3, #0
 8014b86:	bf14      	ite	ne
 8014b88:	2301      	movne	r3, #1
 8014b8a:	2300      	moveq	r3, #0
 8014b8c:	b2db      	uxtb	r3, r3
 8014b8e:	617b      	str	r3, [r7, #20]

    return ret;
 8014b90:	697b      	ldr	r3, [r7, #20]
}
 8014b92:	4618      	mov	r0, r3
 8014b94:	3718      	adds	r7, #24
 8014b96:	46bd      	mov	sp, r7
 8014b98:	bd80      	pop	{r7, pc}

08014b9a <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8014b9a:	b580      	push	{r7, lr}
 8014b9c:	b082      	sub	sp, #8
 8014b9e:	af00      	add	r7, sp, #0
 8014ba0:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8014ba2:	6878      	ldr	r0, [r7, #4]
 8014ba4:	f000 f982 	bl	8014eac <osSemaphoreDelete>
#endif
    return 1;
 8014ba8:	2301      	movs	r3, #1
}
 8014baa:	4618      	mov	r0, r3
 8014bac:	3708      	adds	r7, #8
 8014bae:	46bd      	mov	sp, r7
 8014bb0:	bd80      	pop	{r7, pc}

08014bb2 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8014bb2:	b580      	push	{r7, lr}
 8014bb4:	b084      	sub	sp, #16
 8014bb6:	af00      	add	r7, sp, #0
 8014bb8:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8014bba:	2300      	movs	r3, #0
 8014bbc:	60fb      	str	r3, [r7, #12]
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 8014bbe:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8014bc2:	6878      	ldr	r0, [r7, #4]
 8014bc4:	f000 f8ee 	bl	8014da4 <osSemaphoreWait>
 8014bc8:	4603      	mov	r3, r0
 8014bca:	2b00      	cmp	r3, #0
 8014bcc:	d101      	bne.n	8014bd2 <ff_req_grant+0x20>
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
 8014bce:	2301      	movs	r3, #1
 8014bd0:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8014bd2:	68fb      	ldr	r3, [r7, #12]
}
 8014bd4:	4618      	mov	r0, r3
 8014bd6:	3710      	adds	r7, #16
 8014bd8:	46bd      	mov	sp, r7
 8014bda:	bd80      	pop	{r7, pc}

08014bdc <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8014bdc:	b580      	push	{r7, lr}
 8014bde:	b082      	sub	sp, #8
 8014be0:	af00      	add	r7, sp, #0
 8014be2:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8014be4:	6878      	ldr	r0, [r7, #4]
 8014be6:	f000 f92b 	bl	8014e40 <osSemaphoreRelease>
#endif
}
 8014bea:	bf00      	nop
 8014bec:	3708      	adds	r7, #8
 8014bee:	46bd      	mov	sp, r7
 8014bf0:	bd80      	pop	{r7, pc}

08014bf2 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8014bf2:	b480      	push	{r7}
 8014bf4:	b085      	sub	sp, #20
 8014bf6:	af00      	add	r7, sp, #0
 8014bf8:	4603      	mov	r3, r0
 8014bfa:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8014bfc:	2300      	movs	r3, #0
 8014bfe:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8014c00:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8014c04:	2b84      	cmp	r3, #132	@ 0x84
 8014c06:	d005      	beq.n	8014c14 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8014c08:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8014c0c:	68fb      	ldr	r3, [r7, #12]
 8014c0e:	4413      	add	r3, r2
 8014c10:	3303      	adds	r3, #3
 8014c12:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8014c14:	68fb      	ldr	r3, [r7, #12]
}
 8014c16:	4618      	mov	r0, r3
 8014c18:	3714      	adds	r7, #20
 8014c1a:	46bd      	mov	sp, r7
 8014c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c20:	4770      	bx	lr

08014c22 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8014c22:	b480      	push	{r7}
 8014c24:	b083      	sub	sp, #12
 8014c26:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8014c28:	f3ef 8305 	mrs	r3, IPSR
 8014c2c:	607b      	str	r3, [r7, #4]
  return(result);
 8014c2e:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8014c30:	2b00      	cmp	r3, #0
 8014c32:	bf14      	ite	ne
 8014c34:	2301      	movne	r3, #1
 8014c36:	2300      	moveq	r3, #0
 8014c38:	b2db      	uxtb	r3, r3
}
 8014c3a:	4618      	mov	r0, r3
 8014c3c:	370c      	adds	r7, #12
 8014c3e:	46bd      	mov	sp, r7
 8014c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c44:	4770      	bx	lr

08014c46 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8014c46:	b580      	push	{r7, lr}
 8014c48:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8014c4a:	f001 fd1f 	bl	801668c <vTaskStartScheduler>
  
  return osOK;
 8014c4e:	2300      	movs	r3, #0
}
 8014c50:	4618      	mov	r0, r3
 8014c52:	bd80      	pop	{r7, pc}

08014c54 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 8014c54:	b580      	push	{r7, lr}
 8014c56:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 8014c58:	f002 f980 	bl	8016f5c <xTaskGetSchedulerState>
 8014c5c:	4603      	mov	r3, r0
 8014c5e:	2b01      	cmp	r3, #1
 8014c60:	d101      	bne.n	8014c66 <osKernelRunning+0x12>
    return 0;
 8014c62:	2300      	movs	r3, #0
 8014c64:	e000      	b.n	8014c68 <osKernelRunning+0x14>
  else
    return 1;
 8014c66:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 8014c68:	4618      	mov	r0, r3
 8014c6a:	bd80      	pop	{r7, pc}

08014c6c <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8014c6c:	b580      	push	{r7, lr}
 8014c6e:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8014c70:	f7ff ffd7 	bl	8014c22 <inHandlerMode>
 8014c74:	4603      	mov	r3, r0
 8014c76:	2b00      	cmp	r3, #0
 8014c78:	d003      	beq.n	8014c82 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8014c7a:	f001 fe2b 	bl	80168d4 <xTaskGetTickCountFromISR>
 8014c7e:	4603      	mov	r3, r0
 8014c80:	e002      	b.n	8014c88 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8014c82:	f001 fe17 	bl	80168b4 <xTaskGetTickCount>
 8014c86:	4603      	mov	r3, r0
  }
}
 8014c88:	4618      	mov	r0, r3
 8014c8a:	bd80      	pop	{r7, pc}

08014c8c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8014c8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014c8e:	b089      	sub	sp, #36	@ 0x24
 8014c90:	af04      	add	r7, sp, #16
 8014c92:	6078      	str	r0, [r7, #4]
 8014c94:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8014c96:	687b      	ldr	r3, [r7, #4]
 8014c98:	695b      	ldr	r3, [r3, #20]
 8014c9a:	2b00      	cmp	r3, #0
 8014c9c:	d020      	beq.n	8014ce0 <osThreadCreate+0x54>
 8014c9e:	687b      	ldr	r3, [r7, #4]
 8014ca0:	699b      	ldr	r3, [r3, #24]
 8014ca2:	2b00      	cmp	r3, #0
 8014ca4:	d01c      	beq.n	8014ce0 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014ca6:	687b      	ldr	r3, [r7, #4]
 8014ca8:	685c      	ldr	r4, [r3, #4]
 8014caa:	687b      	ldr	r3, [r7, #4]
 8014cac:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8014cae:	687b      	ldr	r3, [r7, #4]
 8014cb0:	691e      	ldr	r6, [r3, #16]
 8014cb2:	687b      	ldr	r3, [r7, #4]
 8014cb4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014cb8:	4618      	mov	r0, r3
 8014cba:	f7ff ff9a 	bl	8014bf2 <makeFreeRtosPriority>
 8014cbe:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8014cc0:	687b      	ldr	r3, [r7, #4]
 8014cc2:	695b      	ldr	r3, [r3, #20]
 8014cc4:	687a      	ldr	r2, [r7, #4]
 8014cc6:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014cc8:	9202      	str	r2, [sp, #8]
 8014cca:	9301      	str	r3, [sp, #4]
 8014ccc:	9100      	str	r1, [sp, #0]
 8014cce:	683b      	ldr	r3, [r7, #0]
 8014cd0:	4632      	mov	r2, r6
 8014cd2:	4629      	mov	r1, r5
 8014cd4:	4620      	mov	r0, r4
 8014cd6:	f001 faf7 	bl	80162c8 <xTaskCreateStatic>
 8014cda:	4603      	mov	r3, r0
 8014cdc:	60fb      	str	r3, [r7, #12]
 8014cde:	e01c      	b.n	8014d1a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014ce0:	687b      	ldr	r3, [r7, #4]
 8014ce2:	685c      	ldr	r4, [r3, #4]
 8014ce4:	687b      	ldr	r3, [r7, #4]
 8014ce6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8014ce8:	687b      	ldr	r3, [r7, #4]
 8014cea:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014cec:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8014cee:	687b      	ldr	r3, [r7, #4]
 8014cf0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014cf4:	4618      	mov	r0, r3
 8014cf6:	f7ff ff7c 	bl	8014bf2 <makeFreeRtosPriority>
 8014cfa:	4602      	mov	r2, r0
 8014cfc:	f107 030c 	add.w	r3, r7, #12
 8014d00:	9301      	str	r3, [sp, #4]
 8014d02:	9200      	str	r2, [sp, #0]
 8014d04:	683b      	ldr	r3, [r7, #0]
 8014d06:	4632      	mov	r2, r6
 8014d08:	4629      	mov	r1, r5
 8014d0a:	4620      	mov	r0, r4
 8014d0c:	f001 fb42 	bl	8016394 <xTaskCreate>
 8014d10:	4603      	mov	r3, r0
 8014d12:	2b01      	cmp	r3, #1
 8014d14:	d001      	beq.n	8014d1a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8014d16:	2300      	movs	r3, #0
 8014d18:	e000      	b.n	8014d1c <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8014d1a:	68fb      	ldr	r3, [r7, #12]
}
 8014d1c:	4618      	mov	r0, r3
 8014d1e:	3714      	adds	r7, #20
 8014d20:	46bd      	mov	sp, r7
 8014d22:	bdf0      	pop	{r4, r5, r6, r7, pc}

08014d24 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8014d24:	b580      	push	{r7, lr}
 8014d26:	b086      	sub	sp, #24
 8014d28:	af02      	add	r7, sp, #8
 8014d2a:	6078      	str	r0, [r7, #4]
 8014d2c:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8014d2e:	687b      	ldr	r3, [r7, #4]
 8014d30:	685b      	ldr	r3, [r3, #4]
 8014d32:	2b00      	cmp	r3, #0
 8014d34:	d016      	beq.n	8014d64 <osSemaphoreCreate+0x40>
    if (count == 1) {
 8014d36:	683b      	ldr	r3, [r7, #0]
 8014d38:	2b01      	cmp	r3, #1
 8014d3a:	d10a      	bne.n	8014d52 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8014d3c:	687b      	ldr	r3, [r7, #4]
 8014d3e:	685b      	ldr	r3, [r3, #4]
 8014d40:	2203      	movs	r2, #3
 8014d42:	9200      	str	r2, [sp, #0]
 8014d44:	2200      	movs	r2, #0
 8014d46:	2100      	movs	r1, #0
 8014d48:	2001      	movs	r0, #1
 8014d4a:	f000 fad5 	bl	80152f8 <xQueueGenericCreateStatic>
 8014d4e:	4603      	mov	r3, r0
 8014d50:	e023      	b.n	8014d9a <osSemaphoreCreate+0x76>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
 8014d52:	6838      	ldr	r0, [r7, #0]
 8014d54:	6839      	ldr	r1, [r7, #0]
 8014d56:	687b      	ldr	r3, [r7, #4]
 8014d58:	685b      	ldr	r3, [r3, #4]
 8014d5a:	461a      	mov	r2, r3
 8014d5c:	f000 fbb5 	bl	80154ca <xQueueCreateCountingSemaphoreStatic>
 8014d60:	4603      	mov	r3, r0
 8014d62:	e01a      	b.n	8014d9a <osSemaphoreCreate+0x76>
      return NULL;
#endif
    }
  }
  else {
    if (count == 1) {
 8014d64:	683b      	ldr	r3, [r7, #0]
 8014d66:	2b01      	cmp	r3, #1
 8014d68:	d110      	bne.n	8014d8c <osSemaphoreCreate+0x68>
      vSemaphoreCreateBinary(sema);
 8014d6a:	2203      	movs	r2, #3
 8014d6c:	2100      	movs	r1, #0
 8014d6e:	2001      	movs	r0, #1
 8014d70:	f000 fb49 	bl	8015406 <xQueueGenericCreate>
 8014d74:	60f8      	str	r0, [r7, #12]
 8014d76:	68fb      	ldr	r3, [r7, #12]
 8014d78:	2b00      	cmp	r3, #0
 8014d7a:	d005      	beq.n	8014d88 <osSemaphoreCreate+0x64>
 8014d7c:	2300      	movs	r3, #0
 8014d7e:	2200      	movs	r2, #0
 8014d80:	2100      	movs	r1, #0
 8014d82:	68f8      	ldr	r0, [r7, #12]
 8014d84:	f000 fc18 	bl	80155b8 <xQueueGenericSend>
      return sema;
 8014d88:	68fb      	ldr	r3, [r7, #12]
 8014d8a:	e006      	b.n	8014d9a <osSemaphoreCreate+0x76>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
 8014d8c:	683b      	ldr	r3, [r7, #0]
 8014d8e:	683a      	ldr	r2, [r7, #0]
 8014d90:	4611      	mov	r1, r2
 8014d92:	4618      	mov	r0, r3
 8014d94:	f000 fbd6 	bl	8015544 <xQueueCreateCountingSemaphore>
 8014d98:	4603      	mov	r3, r0
#else
    return NULL;
#endif
  }
#endif
}
 8014d9a:	4618      	mov	r0, r3
 8014d9c:	3710      	adds	r7, #16
 8014d9e:	46bd      	mov	sp, r7
 8014da0:	bd80      	pop	{r7, pc}
	...

08014da4 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8014da4:	b580      	push	{r7, lr}
 8014da6:	b084      	sub	sp, #16
 8014da8:	af00      	add	r7, sp, #0
 8014daa:	6078      	str	r0, [r7, #4]
 8014dac:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8014dae:	2300      	movs	r3, #0
 8014db0:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8014db2:	687b      	ldr	r3, [r7, #4]
 8014db4:	2b00      	cmp	r3, #0
 8014db6:	d101      	bne.n	8014dbc <osSemaphoreWait+0x18>
    return osErrorParameter;
 8014db8:	2380      	movs	r3, #128	@ 0x80
 8014dba:	e03a      	b.n	8014e32 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8014dbc:	2300      	movs	r3, #0
 8014dbe:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8014dc0:	683b      	ldr	r3, [r7, #0]
 8014dc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014dc6:	d103      	bne.n	8014dd0 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8014dc8:	f04f 33ff 	mov.w	r3, #4294967295
 8014dcc:	60fb      	str	r3, [r7, #12]
 8014dce:	e009      	b.n	8014de4 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8014dd0:	683b      	ldr	r3, [r7, #0]
 8014dd2:	2b00      	cmp	r3, #0
 8014dd4:	d006      	beq.n	8014de4 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8014dd6:	683b      	ldr	r3, [r7, #0]
 8014dd8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8014dda:	68fb      	ldr	r3, [r7, #12]
 8014ddc:	2b00      	cmp	r3, #0
 8014dde:	d101      	bne.n	8014de4 <osSemaphoreWait+0x40>
      ticks = 1;
 8014de0:	2301      	movs	r3, #1
 8014de2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8014de4:	f7ff ff1d 	bl	8014c22 <inHandlerMode>
 8014de8:	4603      	mov	r3, r0
 8014dea:	2b00      	cmp	r3, #0
 8014dec:	d017      	beq.n	8014e1e <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8014dee:	f107 0308 	add.w	r3, r7, #8
 8014df2:	461a      	mov	r2, r3
 8014df4:	2100      	movs	r1, #0
 8014df6:	6878      	ldr	r0, [r7, #4]
 8014df8:	f001 f824 	bl	8015e44 <xQueueReceiveFromISR>
 8014dfc:	4603      	mov	r3, r0
 8014dfe:	2b01      	cmp	r3, #1
 8014e00:	d001      	beq.n	8014e06 <osSemaphoreWait+0x62>
      return osErrorOS;
 8014e02:	23ff      	movs	r3, #255	@ 0xff
 8014e04:	e015      	b.n	8014e32 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8014e06:	68bb      	ldr	r3, [r7, #8]
 8014e08:	2b00      	cmp	r3, #0
 8014e0a:	d011      	beq.n	8014e30 <osSemaphoreWait+0x8c>
 8014e0c:	4b0b      	ldr	r3, [pc, #44]	@ (8014e3c <osSemaphoreWait+0x98>)
 8014e0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014e12:	601a      	str	r2, [r3, #0]
 8014e14:	f3bf 8f4f 	dsb	sy
 8014e18:	f3bf 8f6f 	isb	sy
 8014e1c:	e008      	b.n	8014e30 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8014e1e:	68f9      	ldr	r1, [r7, #12]
 8014e20:	6878      	ldr	r0, [r7, #4]
 8014e22:	f000 fef7 	bl	8015c14 <xQueueSemaphoreTake>
 8014e26:	4603      	mov	r3, r0
 8014e28:	2b01      	cmp	r3, #1
 8014e2a:	d001      	beq.n	8014e30 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8014e2c:	23ff      	movs	r3, #255	@ 0xff
 8014e2e:	e000      	b.n	8014e32 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8014e30:	2300      	movs	r3, #0
}
 8014e32:	4618      	mov	r0, r3
 8014e34:	3710      	adds	r7, #16
 8014e36:	46bd      	mov	sp, r7
 8014e38:	bd80      	pop	{r7, pc}
 8014e3a:	bf00      	nop
 8014e3c:	e000ed04 	.word	0xe000ed04

08014e40 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8014e40:	b580      	push	{r7, lr}
 8014e42:	b084      	sub	sp, #16
 8014e44:	af00      	add	r7, sp, #0
 8014e46:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8014e48:	2300      	movs	r3, #0
 8014e4a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8014e4c:	2300      	movs	r3, #0
 8014e4e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8014e50:	f7ff fee7 	bl	8014c22 <inHandlerMode>
 8014e54:	4603      	mov	r3, r0
 8014e56:	2b00      	cmp	r3, #0
 8014e58:	d016      	beq.n	8014e88 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8014e5a:	f107 0308 	add.w	r3, r7, #8
 8014e5e:	4619      	mov	r1, r3
 8014e60:	6878      	ldr	r0, [r7, #4]
 8014e62:	f000 fd56 	bl	8015912 <xQueueGiveFromISR>
 8014e66:	4603      	mov	r3, r0
 8014e68:	2b01      	cmp	r3, #1
 8014e6a:	d001      	beq.n	8014e70 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8014e6c:	23ff      	movs	r3, #255	@ 0xff
 8014e6e:	e017      	b.n	8014ea0 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8014e70:	68bb      	ldr	r3, [r7, #8]
 8014e72:	2b00      	cmp	r3, #0
 8014e74:	d013      	beq.n	8014e9e <osSemaphoreRelease+0x5e>
 8014e76:	4b0c      	ldr	r3, [pc, #48]	@ (8014ea8 <osSemaphoreRelease+0x68>)
 8014e78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014e7c:	601a      	str	r2, [r3, #0]
 8014e7e:	f3bf 8f4f 	dsb	sy
 8014e82:	f3bf 8f6f 	isb	sy
 8014e86:	e00a      	b.n	8014e9e <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8014e88:	2300      	movs	r3, #0
 8014e8a:	2200      	movs	r2, #0
 8014e8c:	2100      	movs	r1, #0
 8014e8e:	6878      	ldr	r0, [r7, #4]
 8014e90:	f000 fb92 	bl	80155b8 <xQueueGenericSend>
 8014e94:	4603      	mov	r3, r0
 8014e96:	2b01      	cmp	r3, #1
 8014e98:	d001      	beq.n	8014e9e <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8014e9a:	23ff      	movs	r3, #255	@ 0xff
 8014e9c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8014e9e:	68fb      	ldr	r3, [r7, #12]
}
 8014ea0:	4618      	mov	r0, r3
 8014ea2:	3710      	adds	r7, #16
 8014ea4:	46bd      	mov	sp, r7
 8014ea6:	bd80      	pop	{r7, pc}
 8014ea8:	e000ed04 	.word	0xe000ed04

08014eac <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 8014eac:	b580      	push	{r7, lr}
 8014eae:	b082      	sub	sp, #8
 8014eb0:	af00      	add	r7, sp, #0
 8014eb2:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8014eb4:	f7ff feb5 	bl	8014c22 <inHandlerMode>
 8014eb8:	4603      	mov	r3, r0
 8014eba:	2b00      	cmp	r3, #0
 8014ebc:	d001      	beq.n	8014ec2 <osSemaphoreDelete+0x16>
    return osErrorISR;
 8014ebe:	2382      	movs	r3, #130	@ 0x82
 8014ec0:	e003      	b.n	8014eca <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 8014ec2:	6878      	ldr	r0, [r7, #4]
 8014ec4:	f001 f888 	bl	8015fd8 <vQueueDelete>

  return osOK; 
 8014ec8:	2300      	movs	r3, #0
}
 8014eca:	4618      	mov	r0, r3
 8014ecc:	3708      	adds	r7, #8
 8014ece:	46bd      	mov	sp, r7
 8014ed0:	bd80      	pop	{r7, pc}

08014ed2 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8014ed2:	b590      	push	{r4, r7, lr}
 8014ed4:	b085      	sub	sp, #20
 8014ed6:	af02      	add	r7, sp, #8
 8014ed8:	6078      	str	r0, [r7, #4]
 8014eda:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8014edc:	687b      	ldr	r3, [r7, #4]
 8014ede:	689b      	ldr	r3, [r3, #8]
 8014ee0:	2b00      	cmp	r3, #0
 8014ee2:	d011      	beq.n	8014f08 <osMessageCreate+0x36>
 8014ee4:	687b      	ldr	r3, [r7, #4]
 8014ee6:	68db      	ldr	r3, [r3, #12]
 8014ee8:	2b00      	cmp	r3, #0
 8014eea:	d00d      	beq.n	8014f08 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8014eec:	687b      	ldr	r3, [r7, #4]
 8014eee:	6818      	ldr	r0, [r3, #0]
 8014ef0:	687b      	ldr	r3, [r7, #4]
 8014ef2:	6859      	ldr	r1, [r3, #4]
 8014ef4:	687b      	ldr	r3, [r7, #4]
 8014ef6:	689a      	ldr	r2, [r3, #8]
 8014ef8:	687b      	ldr	r3, [r7, #4]
 8014efa:	68db      	ldr	r3, [r3, #12]
 8014efc:	2400      	movs	r4, #0
 8014efe:	9400      	str	r4, [sp, #0]
 8014f00:	f000 f9fa 	bl	80152f8 <xQueueGenericCreateStatic>
 8014f04:	4603      	mov	r3, r0
 8014f06:	e008      	b.n	8014f1a <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8014f08:	687b      	ldr	r3, [r7, #4]
 8014f0a:	6818      	ldr	r0, [r3, #0]
 8014f0c:	687b      	ldr	r3, [r7, #4]
 8014f0e:	685b      	ldr	r3, [r3, #4]
 8014f10:	2200      	movs	r2, #0
 8014f12:	4619      	mov	r1, r3
 8014f14:	f000 fa77 	bl	8015406 <xQueueGenericCreate>
 8014f18:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8014f1a:	4618      	mov	r0, r3
 8014f1c:	370c      	adds	r7, #12
 8014f1e:	46bd      	mov	sp, r7
 8014f20:	bd90      	pop	{r4, r7, pc}
	...

08014f24 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8014f24:	b580      	push	{r7, lr}
 8014f26:	b086      	sub	sp, #24
 8014f28:	af00      	add	r7, sp, #0
 8014f2a:	60f8      	str	r0, [r7, #12]
 8014f2c:	60b9      	str	r1, [r7, #8]
 8014f2e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8014f30:	2300      	movs	r3, #0
 8014f32:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8014f34:	687b      	ldr	r3, [r7, #4]
 8014f36:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8014f38:	697b      	ldr	r3, [r7, #20]
 8014f3a:	2b00      	cmp	r3, #0
 8014f3c:	d101      	bne.n	8014f42 <osMessagePut+0x1e>
    ticks = 1;
 8014f3e:	2301      	movs	r3, #1
 8014f40:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8014f42:	f7ff fe6e 	bl	8014c22 <inHandlerMode>
 8014f46:	4603      	mov	r3, r0
 8014f48:	2b00      	cmp	r3, #0
 8014f4a:	d018      	beq.n	8014f7e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8014f4c:	f107 0210 	add.w	r2, r7, #16
 8014f50:	f107 0108 	add.w	r1, r7, #8
 8014f54:	2300      	movs	r3, #0
 8014f56:	68f8      	ldr	r0, [r7, #12]
 8014f58:	f000 fc38 	bl	80157cc <xQueueGenericSendFromISR>
 8014f5c:	4603      	mov	r3, r0
 8014f5e:	2b01      	cmp	r3, #1
 8014f60:	d001      	beq.n	8014f66 <osMessagePut+0x42>
      return osErrorOS;
 8014f62:	23ff      	movs	r3, #255	@ 0xff
 8014f64:	e018      	b.n	8014f98 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8014f66:	693b      	ldr	r3, [r7, #16]
 8014f68:	2b00      	cmp	r3, #0
 8014f6a:	d014      	beq.n	8014f96 <osMessagePut+0x72>
 8014f6c:	4b0c      	ldr	r3, [pc, #48]	@ (8014fa0 <osMessagePut+0x7c>)
 8014f6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014f72:	601a      	str	r2, [r3, #0]
 8014f74:	f3bf 8f4f 	dsb	sy
 8014f78:	f3bf 8f6f 	isb	sy
 8014f7c:	e00b      	b.n	8014f96 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8014f7e:	f107 0108 	add.w	r1, r7, #8
 8014f82:	2300      	movs	r3, #0
 8014f84:	697a      	ldr	r2, [r7, #20]
 8014f86:	68f8      	ldr	r0, [r7, #12]
 8014f88:	f000 fb16 	bl	80155b8 <xQueueGenericSend>
 8014f8c:	4603      	mov	r3, r0
 8014f8e:	2b01      	cmp	r3, #1
 8014f90:	d001      	beq.n	8014f96 <osMessagePut+0x72>
      return osErrorOS;
 8014f92:	23ff      	movs	r3, #255	@ 0xff
 8014f94:	e000      	b.n	8014f98 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8014f96:	2300      	movs	r3, #0
}
 8014f98:	4618      	mov	r0, r3
 8014f9a:	3718      	adds	r7, #24
 8014f9c:	46bd      	mov	sp, r7
 8014f9e:	bd80      	pop	{r7, pc}
 8014fa0:	e000ed04 	.word	0xe000ed04

08014fa4 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8014fa4:	b590      	push	{r4, r7, lr}
 8014fa6:	b08b      	sub	sp, #44	@ 0x2c
 8014fa8:	af00      	add	r7, sp, #0
 8014faa:	60f8      	str	r0, [r7, #12]
 8014fac:	60b9      	str	r1, [r7, #8]
 8014fae:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8014fb0:	68bb      	ldr	r3, [r7, #8]
 8014fb2:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8014fb4:	2300      	movs	r3, #0
 8014fb6:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8014fb8:	68bb      	ldr	r3, [r7, #8]
 8014fba:	2b00      	cmp	r3, #0
 8014fbc:	d10a      	bne.n	8014fd4 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8014fbe:	2380      	movs	r3, #128	@ 0x80
 8014fc0:	617b      	str	r3, [r7, #20]
    return event;
 8014fc2:	68fb      	ldr	r3, [r7, #12]
 8014fc4:	461c      	mov	r4, r3
 8014fc6:	f107 0314 	add.w	r3, r7, #20
 8014fca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8014fce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8014fd2:	e054      	b.n	801507e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8014fd4:	2300      	movs	r3, #0
 8014fd6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8014fd8:	2300      	movs	r3, #0
 8014fda:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8014fdc:	687b      	ldr	r3, [r7, #4]
 8014fde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014fe2:	d103      	bne.n	8014fec <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8014fe4:	f04f 33ff 	mov.w	r3, #4294967295
 8014fe8:	627b      	str	r3, [r7, #36]	@ 0x24
 8014fea:	e009      	b.n	8015000 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8014fec:	687b      	ldr	r3, [r7, #4]
 8014fee:	2b00      	cmp	r3, #0
 8014ff0:	d006      	beq.n	8015000 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8014ff2:	687b      	ldr	r3, [r7, #4]
 8014ff4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8014ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014ff8:	2b00      	cmp	r3, #0
 8014ffa:	d101      	bne.n	8015000 <osMessageGet+0x5c>
      ticks = 1;
 8014ffc:	2301      	movs	r3, #1
 8014ffe:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8015000:	f7ff fe0f 	bl	8014c22 <inHandlerMode>
 8015004:	4603      	mov	r3, r0
 8015006:	2b00      	cmp	r3, #0
 8015008:	d01c      	beq.n	8015044 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 801500a:	f107 0220 	add.w	r2, r7, #32
 801500e:	f107 0314 	add.w	r3, r7, #20
 8015012:	3304      	adds	r3, #4
 8015014:	4619      	mov	r1, r3
 8015016:	68b8      	ldr	r0, [r7, #8]
 8015018:	f000 ff14 	bl	8015e44 <xQueueReceiveFromISR>
 801501c:	4603      	mov	r3, r0
 801501e:	2b01      	cmp	r3, #1
 8015020:	d102      	bne.n	8015028 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8015022:	2310      	movs	r3, #16
 8015024:	617b      	str	r3, [r7, #20]
 8015026:	e001      	b.n	801502c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8015028:	2300      	movs	r3, #0
 801502a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 801502c:	6a3b      	ldr	r3, [r7, #32]
 801502e:	2b00      	cmp	r3, #0
 8015030:	d01d      	beq.n	801506e <osMessageGet+0xca>
 8015032:	4b15      	ldr	r3, [pc, #84]	@ (8015088 <osMessageGet+0xe4>)
 8015034:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015038:	601a      	str	r2, [r3, #0]
 801503a:	f3bf 8f4f 	dsb	sy
 801503e:	f3bf 8f6f 	isb	sy
 8015042:	e014      	b.n	801506e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8015044:	f107 0314 	add.w	r3, r7, #20
 8015048:	3304      	adds	r3, #4
 801504a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801504c:	4619      	mov	r1, r3
 801504e:	68b8      	ldr	r0, [r7, #8]
 8015050:	f000 fcf8 	bl	8015a44 <xQueueReceive>
 8015054:	4603      	mov	r3, r0
 8015056:	2b01      	cmp	r3, #1
 8015058:	d102      	bne.n	8015060 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 801505a:	2310      	movs	r3, #16
 801505c:	617b      	str	r3, [r7, #20]
 801505e:	e006      	b.n	801506e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8015060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015062:	2b00      	cmp	r3, #0
 8015064:	d101      	bne.n	801506a <osMessageGet+0xc6>
 8015066:	2300      	movs	r3, #0
 8015068:	e000      	b.n	801506c <osMessageGet+0xc8>
 801506a:	2340      	movs	r3, #64	@ 0x40
 801506c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 801506e:	68fb      	ldr	r3, [r7, #12]
 8015070:	461c      	mov	r4, r3
 8015072:	f107 0314 	add.w	r3, r7, #20
 8015076:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801507a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 801507e:	68f8      	ldr	r0, [r7, #12]
 8015080:	372c      	adds	r7, #44	@ 0x2c
 8015082:	46bd      	mov	sp, r7
 8015084:	bd90      	pop	{r4, r7, pc}
 8015086:	bf00      	nop
 8015088:	e000ed04 	.word	0xe000ed04

0801508c <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 801508c:	b580      	push	{r7, lr}
 801508e:	b082      	sub	sp, #8
 8015090:	af00      	add	r7, sp, #0
 8015092:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8015094:	f7ff fdc5 	bl	8014c22 <inHandlerMode>
 8015098:	4603      	mov	r3, r0
 801509a:	2b00      	cmp	r3, #0
 801509c:	d004      	beq.n	80150a8 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 801509e:	6878      	ldr	r0, [r7, #4]
 80150a0:	f000 ff79 	bl	8015f96 <uxQueueMessagesWaitingFromISR>
 80150a4:	4603      	mov	r3, r0
 80150a6:	e003      	b.n	80150b0 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 80150a8:	6878      	ldr	r0, [r7, #4]
 80150aa:	f000 ff53 	bl	8015f54 <uxQueueMessagesWaiting>
 80150ae:	4603      	mov	r3, r0
  }
}
 80150b0:	4618      	mov	r0, r3
 80150b2:	3708      	adds	r7, #8
 80150b4:	46bd      	mov	sp, r7
 80150b6:	bd80      	pop	{r7, pc}

080150b8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80150b8:	b480      	push	{r7}
 80150ba:	b083      	sub	sp, #12
 80150bc:	af00      	add	r7, sp, #0
 80150be:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80150c0:	687b      	ldr	r3, [r7, #4]
 80150c2:	f103 0208 	add.w	r2, r3, #8
 80150c6:	687b      	ldr	r3, [r7, #4]
 80150c8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80150ca:	687b      	ldr	r3, [r7, #4]
 80150cc:	f04f 32ff 	mov.w	r2, #4294967295
 80150d0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80150d2:	687b      	ldr	r3, [r7, #4]
 80150d4:	f103 0208 	add.w	r2, r3, #8
 80150d8:	687b      	ldr	r3, [r7, #4]
 80150da:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80150dc:	687b      	ldr	r3, [r7, #4]
 80150de:	f103 0208 	add.w	r2, r3, #8
 80150e2:	687b      	ldr	r3, [r7, #4]
 80150e4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80150e6:	687b      	ldr	r3, [r7, #4]
 80150e8:	2200      	movs	r2, #0
 80150ea:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80150ec:	bf00      	nop
 80150ee:	370c      	adds	r7, #12
 80150f0:	46bd      	mov	sp, r7
 80150f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150f6:	4770      	bx	lr

080150f8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80150f8:	b480      	push	{r7}
 80150fa:	b083      	sub	sp, #12
 80150fc:	af00      	add	r7, sp, #0
 80150fe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8015100:	687b      	ldr	r3, [r7, #4]
 8015102:	2200      	movs	r2, #0
 8015104:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8015106:	bf00      	nop
 8015108:	370c      	adds	r7, #12
 801510a:	46bd      	mov	sp, r7
 801510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015110:	4770      	bx	lr

08015112 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8015112:	b480      	push	{r7}
 8015114:	b085      	sub	sp, #20
 8015116:	af00      	add	r7, sp, #0
 8015118:	6078      	str	r0, [r7, #4]
 801511a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 801511c:	687b      	ldr	r3, [r7, #4]
 801511e:	685b      	ldr	r3, [r3, #4]
 8015120:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8015122:	683b      	ldr	r3, [r7, #0]
 8015124:	68fa      	ldr	r2, [r7, #12]
 8015126:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8015128:	68fb      	ldr	r3, [r7, #12]
 801512a:	689a      	ldr	r2, [r3, #8]
 801512c:	683b      	ldr	r3, [r7, #0]
 801512e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8015130:	68fb      	ldr	r3, [r7, #12]
 8015132:	689b      	ldr	r3, [r3, #8]
 8015134:	683a      	ldr	r2, [r7, #0]
 8015136:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8015138:	68fb      	ldr	r3, [r7, #12]
 801513a:	683a      	ldr	r2, [r7, #0]
 801513c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 801513e:	683b      	ldr	r3, [r7, #0]
 8015140:	687a      	ldr	r2, [r7, #4]
 8015142:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8015144:	687b      	ldr	r3, [r7, #4]
 8015146:	681b      	ldr	r3, [r3, #0]
 8015148:	1c5a      	adds	r2, r3, #1
 801514a:	687b      	ldr	r3, [r7, #4]
 801514c:	601a      	str	r2, [r3, #0]
}
 801514e:	bf00      	nop
 8015150:	3714      	adds	r7, #20
 8015152:	46bd      	mov	sp, r7
 8015154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015158:	4770      	bx	lr

0801515a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801515a:	b480      	push	{r7}
 801515c:	b085      	sub	sp, #20
 801515e:	af00      	add	r7, sp, #0
 8015160:	6078      	str	r0, [r7, #4]
 8015162:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8015164:	683b      	ldr	r3, [r7, #0]
 8015166:	681b      	ldr	r3, [r3, #0]
 8015168:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801516a:	68bb      	ldr	r3, [r7, #8]
 801516c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015170:	d103      	bne.n	801517a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8015172:	687b      	ldr	r3, [r7, #4]
 8015174:	691b      	ldr	r3, [r3, #16]
 8015176:	60fb      	str	r3, [r7, #12]
 8015178:	e00c      	b.n	8015194 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801517a:	687b      	ldr	r3, [r7, #4]
 801517c:	3308      	adds	r3, #8
 801517e:	60fb      	str	r3, [r7, #12]
 8015180:	e002      	b.n	8015188 <vListInsert+0x2e>
 8015182:	68fb      	ldr	r3, [r7, #12]
 8015184:	685b      	ldr	r3, [r3, #4]
 8015186:	60fb      	str	r3, [r7, #12]
 8015188:	68fb      	ldr	r3, [r7, #12]
 801518a:	685b      	ldr	r3, [r3, #4]
 801518c:	681b      	ldr	r3, [r3, #0]
 801518e:	68ba      	ldr	r2, [r7, #8]
 8015190:	429a      	cmp	r2, r3
 8015192:	d2f6      	bcs.n	8015182 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8015194:	68fb      	ldr	r3, [r7, #12]
 8015196:	685a      	ldr	r2, [r3, #4]
 8015198:	683b      	ldr	r3, [r7, #0]
 801519a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801519c:	683b      	ldr	r3, [r7, #0]
 801519e:	685b      	ldr	r3, [r3, #4]
 80151a0:	683a      	ldr	r2, [r7, #0]
 80151a2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80151a4:	683b      	ldr	r3, [r7, #0]
 80151a6:	68fa      	ldr	r2, [r7, #12]
 80151a8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80151aa:	68fb      	ldr	r3, [r7, #12]
 80151ac:	683a      	ldr	r2, [r7, #0]
 80151ae:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80151b0:	683b      	ldr	r3, [r7, #0]
 80151b2:	687a      	ldr	r2, [r7, #4]
 80151b4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80151b6:	687b      	ldr	r3, [r7, #4]
 80151b8:	681b      	ldr	r3, [r3, #0]
 80151ba:	1c5a      	adds	r2, r3, #1
 80151bc:	687b      	ldr	r3, [r7, #4]
 80151be:	601a      	str	r2, [r3, #0]
}
 80151c0:	bf00      	nop
 80151c2:	3714      	adds	r7, #20
 80151c4:	46bd      	mov	sp, r7
 80151c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151ca:	4770      	bx	lr

080151cc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80151cc:	b480      	push	{r7}
 80151ce:	b085      	sub	sp, #20
 80151d0:	af00      	add	r7, sp, #0
 80151d2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80151d4:	687b      	ldr	r3, [r7, #4]
 80151d6:	691b      	ldr	r3, [r3, #16]
 80151d8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80151da:	687b      	ldr	r3, [r7, #4]
 80151dc:	685b      	ldr	r3, [r3, #4]
 80151de:	687a      	ldr	r2, [r7, #4]
 80151e0:	6892      	ldr	r2, [r2, #8]
 80151e2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80151e4:	687b      	ldr	r3, [r7, #4]
 80151e6:	689b      	ldr	r3, [r3, #8]
 80151e8:	687a      	ldr	r2, [r7, #4]
 80151ea:	6852      	ldr	r2, [r2, #4]
 80151ec:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80151ee:	68fb      	ldr	r3, [r7, #12]
 80151f0:	685b      	ldr	r3, [r3, #4]
 80151f2:	687a      	ldr	r2, [r7, #4]
 80151f4:	429a      	cmp	r2, r3
 80151f6:	d103      	bne.n	8015200 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80151f8:	687b      	ldr	r3, [r7, #4]
 80151fa:	689a      	ldr	r2, [r3, #8]
 80151fc:	68fb      	ldr	r3, [r7, #12]
 80151fe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8015200:	687b      	ldr	r3, [r7, #4]
 8015202:	2200      	movs	r2, #0
 8015204:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8015206:	68fb      	ldr	r3, [r7, #12]
 8015208:	681b      	ldr	r3, [r3, #0]
 801520a:	1e5a      	subs	r2, r3, #1
 801520c:	68fb      	ldr	r3, [r7, #12]
 801520e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8015210:	68fb      	ldr	r3, [r7, #12]
 8015212:	681b      	ldr	r3, [r3, #0]
}
 8015214:	4618      	mov	r0, r3
 8015216:	3714      	adds	r7, #20
 8015218:	46bd      	mov	sp, r7
 801521a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801521e:	4770      	bx	lr

08015220 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8015220:	b580      	push	{r7, lr}
 8015222:	b084      	sub	sp, #16
 8015224:	af00      	add	r7, sp, #0
 8015226:	6078      	str	r0, [r7, #4]
 8015228:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 801522a:	687b      	ldr	r3, [r7, #4]
 801522c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801522e:	68fb      	ldr	r3, [r7, #12]
 8015230:	2b00      	cmp	r3, #0
 8015232:	d10d      	bne.n	8015250 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8015234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015238:	b672      	cpsid	i
 801523a:	f383 8811 	msr	BASEPRI, r3
 801523e:	f3bf 8f6f 	isb	sy
 8015242:	f3bf 8f4f 	dsb	sy
 8015246:	b662      	cpsie	i
 8015248:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 801524a:	bf00      	nop
 801524c:	bf00      	nop
 801524e:	e7fd      	b.n	801524c <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8015250:	f002 fb14 	bl	801787c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015254:	68fb      	ldr	r3, [r7, #12]
 8015256:	681a      	ldr	r2, [r3, #0]
 8015258:	68fb      	ldr	r3, [r7, #12]
 801525a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801525c:	68f9      	ldr	r1, [r7, #12]
 801525e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8015260:	fb01 f303 	mul.w	r3, r1, r3
 8015264:	441a      	add	r2, r3
 8015266:	68fb      	ldr	r3, [r7, #12]
 8015268:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801526a:	68fb      	ldr	r3, [r7, #12]
 801526c:	2200      	movs	r2, #0
 801526e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8015270:	68fb      	ldr	r3, [r7, #12]
 8015272:	681a      	ldr	r2, [r3, #0]
 8015274:	68fb      	ldr	r3, [r7, #12]
 8015276:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015278:	68fb      	ldr	r3, [r7, #12]
 801527a:	681a      	ldr	r2, [r3, #0]
 801527c:	68fb      	ldr	r3, [r7, #12]
 801527e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015280:	3b01      	subs	r3, #1
 8015282:	68f9      	ldr	r1, [r7, #12]
 8015284:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8015286:	fb01 f303 	mul.w	r3, r1, r3
 801528a:	441a      	add	r2, r3
 801528c:	68fb      	ldr	r3, [r7, #12]
 801528e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8015290:	68fb      	ldr	r3, [r7, #12]
 8015292:	22ff      	movs	r2, #255	@ 0xff
 8015294:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8015298:	68fb      	ldr	r3, [r7, #12]
 801529a:	22ff      	movs	r2, #255	@ 0xff
 801529c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80152a0:	683b      	ldr	r3, [r7, #0]
 80152a2:	2b00      	cmp	r3, #0
 80152a4:	d114      	bne.n	80152d0 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80152a6:	68fb      	ldr	r3, [r7, #12]
 80152a8:	691b      	ldr	r3, [r3, #16]
 80152aa:	2b00      	cmp	r3, #0
 80152ac:	d01a      	beq.n	80152e4 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80152ae:	68fb      	ldr	r3, [r7, #12]
 80152b0:	3310      	adds	r3, #16
 80152b2:	4618      	mov	r0, r3
 80152b4:	f001 fc88 	bl	8016bc8 <xTaskRemoveFromEventList>
 80152b8:	4603      	mov	r3, r0
 80152ba:	2b00      	cmp	r3, #0
 80152bc:	d012      	beq.n	80152e4 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80152be:	4b0d      	ldr	r3, [pc, #52]	@ (80152f4 <xQueueGenericReset+0xd4>)
 80152c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80152c4:	601a      	str	r2, [r3, #0]
 80152c6:	f3bf 8f4f 	dsb	sy
 80152ca:	f3bf 8f6f 	isb	sy
 80152ce:	e009      	b.n	80152e4 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80152d0:	68fb      	ldr	r3, [r7, #12]
 80152d2:	3310      	adds	r3, #16
 80152d4:	4618      	mov	r0, r3
 80152d6:	f7ff feef 	bl	80150b8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80152da:	68fb      	ldr	r3, [r7, #12]
 80152dc:	3324      	adds	r3, #36	@ 0x24
 80152de:	4618      	mov	r0, r3
 80152e0:	f7ff feea 	bl	80150b8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80152e4:	f002 fb00 	bl	80178e8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80152e8:	2301      	movs	r3, #1
}
 80152ea:	4618      	mov	r0, r3
 80152ec:	3710      	adds	r7, #16
 80152ee:	46bd      	mov	sp, r7
 80152f0:	bd80      	pop	{r7, pc}
 80152f2:	bf00      	nop
 80152f4:	e000ed04 	.word	0xe000ed04

080152f8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80152f8:	b580      	push	{r7, lr}
 80152fa:	b08e      	sub	sp, #56	@ 0x38
 80152fc:	af02      	add	r7, sp, #8
 80152fe:	60f8      	str	r0, [r7, #12]
 8015300:	60b9      	str	r1, [r7, #8]
 8015302:	607a      	str	r2, [r7, #4]
 8015304:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8015306:	68fb      	ldr	r3, [r7, #12]
 8015308:	2b00      	cmp	r3, #0
 801530a:	d10d      	bne.n	8015328 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 801530c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015310:	b672      	cpsid	i
 8015312:	f383 8811 	msr	BASEPRI, r3
 8015316:	f3bf 8f6f 	isb	sy
 801531a:	f3bf 8f4f 	dsb	sy
 801531e:	b662      	cpsie	i
 8015320:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8015322:	bf00      	nop
 8015324:	bf00      	nop
 8015326:	e7fd      	b.n	8015324 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8015328:	683b      	ldr	r3, [r7, #0]
 801532a:	2b00      	cmp	r3, #0
 801532c:	d10d      	bne.n	801534a <xQueueGenericCreateStatic+0x52>
	__asm volatile
 801532e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015332:	b672      	cpsid	i
 8015334:	f383 8811 	msr	BASEPRI, r3
 8015338:	f3bf 8f6f 	isb	sy
 801533c:	f3bf 8f4f 	dsb	sy
 8015340:	b662      	cpsie	i
 8015342:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8015344:	bf00      	nop
 8015346:	bf00      	nop
 8015348:	e7fd      	b.n	8015346 <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 801534a:	687b      	ldr	r3, [r7, #4]
 801534c:	2b00      	cmp	r3, #0
 801534e:	d002      	beq.n	8015356 <xQueueGenericCreateStatic+0x5e>
 8015350:	68bb      	ldr	r3, [r7, #8]
 8015352:	2b00      	cmp	r3, #0
 8015354:	d001      	beq.n	801535a <xQueueGenericCreateStatic+0x62>
 8015356:	2301      	movs	r3, #1
 8015358:	e000      	b.n	801535c <xQueueGenericCreateStatic+0x64>
 801535a:	2300      	movs	r3, #0
 801535c:	2b00      	cmp	r3, #0
 801535e:	d10d      	bne.n	801537c <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8015360:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015364:	b672      	cpsid	i
 8015366:	f383 8811 	msr	BASEPRI, r3
 801536a:	f3bf 8f6f 	isb	sy
 801536e:	f3bf 8f4f 	dsb	sy
 8015372:	b662      	cpsie	i
 8015374:	623b      	str	r3, [r7, #32]
}
 8015376:	bf00      	nop
 8015378:	bf00      	nop
 801537a:	e7fd      	b.n	8015378 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 801537c:	687b      	ldr	r3, [r7, #4]
 801537e:	2b00      	cmp	r3, #0
 8015380:	d102      	bne.n	8015388 <xQueueGenericCreateStatic+0x90>
 8015382:	68bb      	ldr	r3, [r7, #8]
 8015384:	2b00      	cmp	r3, #0
 8015386:	d101      	bne.n	801538c <xQueueGenericCreateStatic+0x94>
 8015388:	2301      	movs	r3, #1
 801538a:	e000      	b.n	801538e <xQueueGenericCreateStatic+0x96>
 801538c:	2300      	movs	r3, #0
 801538e:	2b00      	cmp	r3, #0
 8015390:	d10d      	bne.n	80153ae <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8015392:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015396:	b672      	cpsid	i
 8015398:	f383 8811 	msr	BASEPRI, r3
 801539c:	f3bf 8f6f 	isb	sy
 80153a0:	f3bf 8f4f 	dsb	sy
 80153a4:	b662      	cpsie	i
 80153a6:	61fb      	str	r3, [r7, #28]
}
 80153a8:	bf00      	nop
 80153aa:	bf00      	nop
 80153ac:	e7fd      	b.n	80153aa <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80153ae:	2348      	movs	r3, #72	@ 0x48
 80153b0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80153b2:	697b      	ldr	r3, [r7, #20]
 80153b4:	2b48      	cmp	r3, #72	@ 0x48
 80153b6:	d00d      	beq.n	80153d4 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 80153b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80153bc:	b672      	cpsid	i
 80153be:	f383 8811 	msr	BASEPRI, r3
 80153c2:	f3bf 8f6f 	isb	sy
 80153c6:	f3bf 8f4f 	dsb	sy
 80153ca:	b662      	cpsie	i
 80153cc:	61bb      	str	r3, [r7, #24]
}
 80153ce:	bf00      	nop
 80153d0:	bf00      	nop
 80153d2:	e7fd      	b.n	80153d0 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80153d4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80153d6:	683b      	ldr	r3, [r7, #0]
 80153d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80153da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153dc:	2b00      	cmp	r3, #0
 80153de:	d00d      	beq.n	80153fc <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80153e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153e2:	2201      	movs	r2, #1
 80153e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80153e8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80153ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153ee:	9300      	str	r3, [sp, #0]
 80153f0:	4613      	mov	r3, r2
 80153f2:	687a      	ldr	r2, [r7, #4]
 80153f4:	68b9      	ldr	r1, [r7, #8]
 80153f6:	68f8      	ldr	r0, [r7, #12]
 80153f8:	f000 f848 	bl	801548c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80153fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80153fe:	4618      	mov	r0, r3
 8015400:	3730      	adds	r7, #48	@ 0x30
 8015402:	46bd      	mov	sp, r7
 8015404:	bd80      	pop	{r7, pc}

08015406 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8015406:	b580      	push	{r7, lr}
 8015408:	b08a      	sub	sp, #40	@ 0x28
 801540a:	af02      	add	r7, sp, #8
 801540c:	60f8      	str	r0, [r7, #12]
 801540e:	60b9      	str	r1, [r7, #8]
 8015410:	4613      	mov	r3, r2
 8015412:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8015414:	68fb      	ldr	r3, [r7, #12]
 8015416:	2b00      	cmp	r3, #0
 8015418:	d10d      	bne.n	8015436 <xQueueGenericCreate+0x30>
	__asm volatile
 801541a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801541e:	b672      	cpsid	i
 8015420:	f383 8811 	msr	BASEPRI, r3
 8015424:	f3bf 8f6f 	isb	sy
 8015428:	f3bf 8f4f 	dsb	sy
 801542c:	b662      	cpsie	i
 801542e:	613b      	str	r3, [r7, #16]
}
 8015430:	bf00      	nop
 8015432:	bf00      	nop
 8015434:	e7fd      	b.n	8015432 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8015436:	68bb      	ldr	r3, [r7, #8]
 8015438:	2b00      	cmp	r3, #0
 801543a:	d102      	bne.n	8015442 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 801543c:	2300      	movs	r3, #0
 801543e:	61fb      	str	r3, [r7, #28]
 8015440:	e004      	b.n	801544c <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015442:	68fb      	ldr	r3, [r7, #12]
 8015444:	68ba      	ldr	r2, [r7, #8]
 8015446:	fb02 f303 	mul.w	r3, r2, r3
 801544a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 801544c:	69fb      	ldr	r3, [r7, #28]
 801544e:	3348      	adds	r3, #72	@ 0x48
 8015450:	4618      	mov	r0, r3
 8015452:	f002 fb41 	bl	8017ad8 <pvPortMalloc>
 8015456:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8015458:	69bb      	ldr	r3, [r7, #24]
 801545a:	2b00      	cmp	r3, #0
 801545c:	d011      	beq.n	8015482 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 801545e:	69bb      	ldr	r3, [r7, #24]
 8015460:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015462:	697b      	ldr	r3, [r7, #20]
 8015464:	3348      	adds	r3, #72	@ 0x48
 8015466:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8015468:	69bb      	ldr	r3, [r7, #24]
 801546a:	2200      	movs	r2, #0
 801546c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8015470:	79fa      	ldrb	r2, [r7, #7]
 8015472:	69bb      	ldr	r3, [r7, #24]
 8015474:	9300      	str	r3, [sp, #0]
 8015476:	4613      	mov	r3, r2
 8015478:	697a      	ldr	r2, [r7, #20]
 801547a:	68b9      	ldr	r1, [r7, #8]
 801547c:	68f8      	ldr	r0, [r7, #12]
 801547e:	f000 f805 	bl	801548c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8015482:	69bb      	ldr	r3, [r7, #24]
	}
 8015484:	4618      	mov	r0, r3
 8015486:	3720      	adds	r7, #32
 8015488:	46bd      	mov	sp, r7
 801548a:	bd80      	pop	{r7, pc}

0801548c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 801548c:	b580      	push	{r7, lr}
 801548e:	b084      	sub	sp, #16
 8015490:	af00      	add	r7, sp, #0
 8015492:	60f8      	str	r0, [r7, #12]
 8015494:	60b9      	str	r1, [r7, #8]
 8015496:	607a      	str	r2, [r7, #4]
 8015498:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801549a:	68bb      	ldr	r3, [r7, #8]
 801549c:	2b00      	cmp	r3, #0
 801549e:	d103      	bne.n	80154a8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80154a0:	69bb      	ldr	r3, [r7, #24]
 80154a2:	69ba      	ldr	r2, [r7, #24]
 80154a4:	601a      	str	r2, [r3, #0]
 80154a6:	e002      	b.n	80154ae <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80154a8:	69bb      	ldr	r3, [r7, #24]
 80154aa:	687a      	ldr	r2, [r7, #4]
 80154ac:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80154ae:	69bb      	ldr	r3, [r7, #24]
 80154b0:	68fa      	ldr	r2, [r7, #12]
 80154b2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80154b4:	69bb      	ldr	r3, [r7, #24]
 80154b6:	68ba      	ldr	r2, [r7, #8]
 80154b8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80154ba:	2101      	movs	r1, #1
 80154bc:	69b8      	ldr	r0, [r7, #24]
 80154be:	f7ff feaf 	bl	8015220 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80154c2:	bf00      	nop
 80154c4:	3710      	adds	r7, #16
 80154c6:	46bd      	mov	sp, r7
 80154c8:	bd80      	pop	{r7, pc}

080154ca <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80154ca:	b580      	push	{r7, lr}
 80154cc:	b08a      	sub	sp, #40	@ 0x28
 80154ce:	af02      	add	r7, sp, #8
 80154d0:	60f8      	str	r0, [r7, #12]
 80154d2:	60b9      	str	r1, [r7, #8]
 80154d4:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80154d6:	68fb      	ldr	r3, [r7, #12]
 80154d8:	2b00      	cmp	r3, #0
 80154da:	d10d      	bne.n	80154f8 <xQueueCreateCountingSemaphoreStatic+0x2e>
	__asm volatile
 80154dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80154e0:	b672      	cpsid	i
 80154e2:	f383 8811 	msr	BASEPRI, r3
 80154e6:	f3bf 8f6f 	isb	sy
 80154ea:	f3bf 8f4f 	dsb	sy
 80154ee:	b662      	cpsie	i
 80154f0:	61bb      	str	r3, [r7, #24]
}
 80154f2:	bf00      	nop
 80154f4:	bf00      	nop
 80154f6:	e7fd      	b.n	80154f4 <xQueueCreateCountingSemaphoreStatic+0x2a>
		configASSERT( uxInitialCount <= uxMaxCount );
 80154f8:	68ba      	ldr	r2, [r7, #8]
 80154fa:	68fb      	ldr	r3, [r7, #12]
 80154fc:	429a      	cmp	r2, r3
 80154fe:	d90d      	bls.n	801551c <xQueueCreateCountingSemaphoreStatic+0x52>
	__asm volatile
 8015500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015504:	b672      	cpsid	i
 8015506:	f383 8811 	msr	BASEPRI, r3
 801550a:	f3bf 8f6f 	isb	sy
 801550e:	f3bf 8f4f 	dsb	sy
 8015512:	b662      	cpsie	i
 8015514:	617b      	str	r3, [r7, #20]
}
 8015516:	bf00      	nop
 8015518:	bf00      	nop
 801551a:	e7fd      	b.n	8015518 <xQueueCreateCountingSemaphoreStatic+0x4e>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 801551c:	2302      	movs	r3, #2
 801551e:	9300      	str	r3, [sp, #0]
 8015520:	687b      	ldr	r3, [r7, #4]
 8015522:	2200      	movs	r2, #0
 8015524:	2100      	movs	r1, #0
 8015526:	68f8      	ldr	r0, [r7, #12]
 8015528:	f7ff fee6 	bl	80152f8 <xQueueGenericCreateStatic>
 801552c:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 801552e:	69fb      	ldr	r3, [r7, #28]
 8015530:	2b00      	cmp	r3, #0
 8015532:	d002      	beq.n	801553a <xQueueCreateCountingSemaphoreStatic+0x70>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8015534:	69fb      	ldr	r3, [r7, #28]
 8015536:	68ba      	ldr	r2, [r7, #8]
 8015538:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 801553a:	69fb      	ldr	r3, [r7, #28]
	}
 801553c:	4618      	mov	r0, r3
 801553e:	3720      	adds	r7, #32
 8015540:	46bd      	mov	sp, r7
 8015542:	bd80      	pop	{r7, pc}

08015544 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8015544:	b580      	push	{r7, lr}
 8015546:	b086      	sub	sp, #24
 8015548:	af00      	add	r7, sp, #0
 801554a:	6078      	str	r0, [r7, #4]
 801554c:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 801554e:	687b      	ldr	r3, [r7, #4]
 8015550:	2b00      	cmp	r3, #0
 8015552:	d10d      	bne.n	8015570 <xQueueCreateCountingSemaphore+0x2c>
	__asm volatile
 8015554:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015558:	b672      	cpsid	i
 801555a:	f383 8811 	msr	BASEPRI, r3
 801555e:	f3bf 8f6f 	isb	sy
 8015562:	f3bf 8f4f 	dsb	sy
 8015566:	b662      	cpsie	i
 8015568:	613b      	str	r3, [r7, #16]
}
 801556a:	bf00      	nop
 801556c:	bf00      	nop
 801556e:	e7fd      	b.n	801556c <xQueueCreateCountingSemaphore+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 8015570:	683a      	ldr	r2, [r7, #0]
 8015572:	687b      	ldr	r3, [r7, #4]
 8015574:	429a      	cmp	r2, r3
 8015576:	d90d      	bls.n	8015594 <xQueueCreateCountingSemaphore+0x50>
	__asm volatile
 8015578:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801557c:	b672      	cpsid	i
 801557e:	f383 8811 	msr	BASEPRI, r3
 8015582:	f3bf 8f6f 	isb	sy
 8015586:	f3bf 8f4f 	dsb	sy
 801558a:	b662      	cpsie	i
 801558c:	60fb      	str	r3, [r7, #12]
}
 801558e:	bf00      	nop
 8015590:	bf00      	nop
 8015592:	e7fd      	b.n	8015590 <xQueueCreateCountingSemaphore+0x4c>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8015594:	2202      	movs	r2, #2
 8015596:	2100      	movs	r1, #0
 8015598:	6878      	ldr	r0, [r7, #4]
 801559a:	f7ff ff34 	bl	8015406 <xQueueGenericCreate>
 801559e:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80155a0:	697b      	ldr	r3, [r7, #20]
 80155a2:	2b00      	cmp	r3, #0
 80155a4:	d002      	beq.n	80155ac <xQueueCreateCountingSemaphore+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80155a6:	697b      	ldr	r3, [r7, #20]
 80155a8:	683a      	ldr	r2, [r7, #0]
 80155aa:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80155ac:	697b      	ldr	r3, [r7, #20]
	}
 80155ae:	4618      	mov	r0, r3
 80155b0:	3718      	adds	r7, #24
 80155b2:	46bd      	mov	sp, r7
 80155b4:	bd80      	pop	{r7, pc}
	...

080155b8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80155b8:	b580      	push	{r7, lr}
 80155ba:	b08e      	sub	sp, #56	@ 0x38
 80155bc:	af00      	add	r7, sp, #0
 80155be:	60f8      	str	r0, [r7, #12]
 80155c0:	60b9      	str	r1, [r7, #8]
 80155c2:	607a      	str	r2, [r7, #4]
 80155c4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80155c6:	2300      	movs	r3, #0
 80155c8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80155ca:	68fb      	ldr	r3, [r7, #12]
 80155cc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80155ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80155d0:	2b00      	cmp	r3, #0
 80155d2:	d10d      	bne.n	80155f0 <xQueueGenericSend+0x38>
	__asm volatile
 80155d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80155d8:	b672      	cpsid	i
 80155da:	f383 8811 	msr	BASEPRI, r3
 80155de:	f3bf 8f6f 	isb	sy
 80155e2:	f3bf 8f4f 	dsb	sy
 80155e6:	b662      	cpsie	i
 80155e8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80155ea:	bf00      	nop
 80155ec:	bf00      	nop
 80155ee:	e7fd      	b.n	80155ec <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80155f0:	68bb      	ldr	r3, [r7, #8]
 80155f2:	2b00      	cmp	r3, #0
 80155f4:	d103      	bne.n	80155fe <xQueueGenericSend+0x46>
 80155f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80155f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80155fa:	2b00      	cmp	r3, #0
 80155fc:	d101      	bne.n	8015602 <xQueueGenericSend+0x4a>
 80155fe:	2301      	movs	r3, #1
 8015600:	e000      	b.n	8015604 <xQueueGenericSend+0x4c>
 8015602:	2300      	movs	r3, #0
 8015604:	2b00      	cmp	r3, #0
 8015606:	d10d      	bne.n	8015624 <xQueueGenericSend+0x6c>
	__asm volatile
 8015608:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801560c:	b672      	cpsid	i
 801560e:	f383 8811 	msr	BASEPRI, r3
 8015612:	f3bf 8f6f 	isb	sy
 8015616:	f3bf 8f4f 	dsb	sy
 801561a:	b662      	cpsie	i
 801561c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801561e:	bf00      	nop
 8015620:	bf00      	nop
 8015622:	e7fd      	b.n	8015620 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015624:	683b      	ldr	r3, [r7, #0]
 8015626:	2b02      	cmp	r3, #2
 8015628:	d103      	bne.n	8015632 <xQueueGenericSend+0x7a>
 801562a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801562c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801562e:	2b01      	cmp	r3, #1
 8015630:	d101      	bne.n	8015636 <xQueueGenericSend+0x7e>
 8015632:	2301      	movs	r3, #1
 8015634:	e000      	b.n	8015638 <xQueueGenericSend+0x80>
 8015636:	2300      	movs	r3, #0
 8015638:	2b00      	cmp	r3, #0
 801563a:	d10d      	bne.n	8015658 <xQueueGenericSend+0xa0>
	__asm volatile
 801563c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015640:	b672      	cpsid	i
 8015642:	f383 8811 	msr	BASEPRI, r3
 8015646:	f3bf 8f6f 	isb	sy
 801564a:	f3bf 8f4f 	dsb	sy
 801564e:	b662      	cpsie	i
 8015650:	623b      	str	r3, [r7, #32]
}
 8015652:	bf00      	nop
 8015654:	bf00      	nop
 8015656:	e7fd      	b.n	8015654 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8015658:	f001 fc80 	bl	8016f5c <xTaskGetSchedulerState>
 801565c:	4603      	mov	r3, r0
 801565e:	2b00      	cmp	r3, #0
 8015660:	d102      	bne.n	8015668 <xQueueGenericSend+0xb0>
 8015662:	687b      	ldr	r3, [r7, #4]
 8015664:	2b00      	cmp	r3, #0
 8015666:	d101      	bne.n	801566c <xQueueGenericSend+0xb4>
 8015668:	2301      	movs	r3, #1
 801566a:	e000      	b.n	801566e <xQueueGenericSend+0xb6>
 801566c:	2300      	movs	r3, #0
 801566e:	2b00      	cmp	r3, #0
 8015670:	d10d      	bne.n	801568e <xQueueGenericSend+0xd6>
	__asm volatile
 8015672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015676:	b672      	cpsid	i
 8015678:	f383 8811 	msr	BASEPRI, r3
 801567c:	f3bf 8f6f 	isb	sy
 8015680:	f3bf 8f4f 	dsb	sy
 8015684:	b662      	cpsie	i
 8015686:	61fb      	str	r3, [r7, #28]
}
 8015688:	bf00      	nop
 801568a:	bf00      	nop
 801568c:	e7fd      	b.n	801568a <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801568e:	f002 f8f5 	bl	801787c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8015692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015694:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015698:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801569a:	429a      	cmp	r2, r3
 801569c:	d302      	bcc.n	80156a4 <xQueueGenericSend+0xec>
 801569e:	683b      	ldr	r3, [r7, #0]
 80156a0:	2b02      	cmp	r3, #2
 80156a2:	d129      	bne.n	80156f8 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80156a4:	683a      	ldr	r2, [r7, #0]
 80156a6:	68b9      	ldr	r1, [r7, #8]
 80156a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80156aa:	f000 fcd3 	bl	8016054 <prvCopyDataToQueue>
 80156ae:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80156b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80156b4:	2b00      	cmp	r3, #0
 80156b6:	d010      	beq.n	80156da <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80156b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156ba:	3324      	adds	r3, #36	@ 0x24
 80156bc:	4618      	mov	r0, r3
 80156be:	f001 fa83 	bl	8016bc8 <xTaskRemoveFromEventList>
 80156c2:	4603      	mov	r3, r0
 80156c4:	2b00      	cmp	r3, #0
 80156c6:	d013      	beq.n	80156f0 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80156c8:	4b3f      	ldr	r3, [pc, #252]	@ (80157c8 <xQueueGenericSend+0x210>)
 80156ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80156ce:	601a      	str	r2, [r3, #0]
 80156d0:	f3bf 8f4f 	dsb	sy
 80156d4:	f3bf 8f6f 	isb	sy
 80156d8:	e00a      	b.n	80156f0 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80156da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80156dc:	2b00      	cmp	r3, #0
 80156de:	d007      	beq.n	80156f0 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80156e0:	4b39      	ldr	r3, [pc, #228]	@ (80157c8 <xQueueGenericSend+0x210>)
 80156e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80156e6:	601a      	str	r2, [r3, #0]
 80156e8:	f3bf 8f4f 	dsb	sy
 80156ec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80156f0:	f002 f8fa 	bl	80178e8 <vPortExitCritical>
				return pdPASS;
 80156f4:	2301      	movs	r3, #1
 80156f6:	e063      	b.n	80157c0 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80156f8:	687b      	ldr	r3, [r7, #4]
 80156fa:	2b00      	cmp	r3, #0
 80156fc:	d103      	bne.n	8015706 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80156fe:	f002 f8f3 	bl	80178e8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8015702:	2300      	movs	r3, #0
 8015704:	e05c      	b.n	80157c0 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015706:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015708:	2b00      	cmp	r3, #0
 801570a:	d106      	bne.n	801571a <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801570c:	f107 0314 	add.w	r3, r7, #20
 8015710:	4618      	mov	r0, r3
 8015712:	f001 fabf 	bl	8016c94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015716:	2301      	movs	r3, #1
 8015718:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801571a:	f002 f8e5 	bl	80178e8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801571e:	f001 f81b 	bl	8016758 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8015722:	f002 f8ab 	bl	801787c <vPortEnterCritical>
 8015726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015728:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801572c:	b25b      	sxtb	r3, r3
 801572e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015732:	d103      	bne.n	801573c <xQueueGenericSend+0x184>
 8015734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015736:	2200      	movs	r2, #0
 8015738:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801573c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801573e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015742:	b25b      	sxtb	r3, r3
 8015744:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015748:	d103      	bne.n	8015752 <xQueueGenericSend+0x19a>
 801574a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801574c:	2200      	movs	r2, #0
 801574e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015752:	f002 f8c9 	bl	80178e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8015756:	1d3a      	adds	r2, r7, #4
 8015758:	f107 0314 	add.w	r3, r7, #20
 801575c:	4611      	mov	r1, r2
 801575e:	4618      	mov	r0, r3
 8015760:	f001 faae 	bl	8016cc0 <xTaskCheckForTimeOut>
 8015764:	4603      	mov	r3, r0
 8015766:	2b00      	cmp	r3, #0
 8015768:	d124      	bne.n	80157b4 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 801576a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801576c:	f000 fd6a 	bl	8016244 <prvIsQueueFull>
 8015770:	4603      	mov	r3, r0
 8015772:	2b00      	cmp	r3, #0
 8015774:	d018      	beq.n	80157a8 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8015776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015778:	3310      	adds	r3, #16
 801577a:	687a      	ldr	r2, [r7, #4]
 801577c:	4611      	mov	r1, r2
 801577e:	4618      	mov	r0, r3
 8015780:	f001 f9fa 	bl	8016b78 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8015784:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015786:	f000 fcf5 	bl	8016174 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 801578a:	f000 fff3 	bl	8016774 <xTaskResumeAll>
 801578e:	4603      	mov	r3, r0
 8015790:	2b00      	cmp	r3, #0
 8015792:	f47f af7c 	bne.w	801568e <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8015796:	4b0c      	ldr	r3, [pc, #48]	@ (80157c8 <xQueueGenericSend+0x210>)
 8015798:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801579c:	601a      	str	r2, [r3, #0]
 801579e:	f3bf 8f4f 	dsb	sy
 80157a2:	f3bf 8f6f 	isb	sy
 80157a6:	e772      	b.n	801568e <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80157a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80157aa:	f000 fce3 	bl	8016174 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80157ae:	f000 ffe1 	bl	8016774 <xTaskResumeAll>
 80157b2:	e76c      	b.n	801568e <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80157b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80157b6:	f000 fcdd 	bl	8016174 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80157ba:	f000 ffdb 	bl	8016774 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80157be:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80157c0:	4618      	mov	r0, r3
 80157c2:	3738      	adds	r7, #56	@ 0x38
 80157c4:	46bd      	mov	sp, r7
 80157c6:	bd80      	pop	{r7, pc}
 80157c8:	e000ed04 	.word	0xe000ed04

080157cc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80157cc:	b580      	push	{r7, lr}
 80157ce:	b08e      	sub	sp, #56	@ 0x38
 80157d0:	af00      	add	r7, sp, #0
 80157d2:	60f8      	str	r0, [r7, #12]
 80157d4:	60b9      	str	r1, [r7, #8]
 80157d6:	607a      	str	r2, [r7, #4]
 80157d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80157da:	68fb      	ldr	r3, [r7, #12]
 80157dc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80157de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157e0:	2b00      	cmp	r3, #0
 80157e2:	d10d      	bne.n	8015800 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 80157e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80157e8:	b672      	cpsid	i
 80157ea:	f383 8811 	msr	BASEPRI, r3
 80157ee:	f3bf 8f6f 	isb	sy
 80157f2:	f3bf 8f4f 	dsb	sy
 80157f6:	b662      	cpsie	i
 80157f8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80157fa:	bf00      	nop
 80157fc:	bf00      	nop
 80157fe:	e7fd      	b.n	80157fc <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015800:	68bb      	ldr	r3, [r7, #8]
 8015802:	2b00      	cmp	r3, #0
 8015804:	d103      	bne.n	801580e <xQueueGenericSendFromISR+0x42>
 8015806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801580a:	2b00      	cmp	r3, #0
 801580c:	d101      	bne.n	8015812 <xQueueGenericSendFromISR+0x46>
 801580e:	2301      	movs	r3, #1
 8015810:	e000      	b.n	8015814 <xQueueGenericSendFromISR+0x48>
 8015812:	2300      	movs	r3, #0
 8015814:	2b00      	cmp	r3, #0
 8015816:	d10d      	bne.n	8015834 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8015818:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801581c:	b672      	cpsid	i
 801581e:	f383 8811 	msr	BASEPRI, r3
 8015822:	f3bf 8f6f 	isb	sy
 8015826:	f3bf 8f4f 	dsb	sy
 801582a:	b662      	cpsie	i
 801582c:	623b      	str	r3, [r7, #32]
}
 801582e:	bf00      	nop
 8015830:	bf00      	nop
 8015832:	e7fd      	b.n	8015830 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015834:	683b      	ldr	r3, [r7, #0]
 8015836:	2b02      	cmp	r3, #2
 8015838:	d103      	bne.n	8015842 <xQueueGenericSendFromISR+0x76>
 801583a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801583c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801583e:	2b01      	cmp	r3, #1
 8015840:	d101      	bne.n	8015846 <xQueueGenericSendFromISR+0x7a>
 8015842:	2301      	movs	r3, #1
 8015844:	e000      	b.n	8015848 <xQueueGenericSendFromISR+0x7c>
 8015846:	2300      	movs	r3, #0
 8015848:	2b00      	cmp	r3, #0
 801584a:	d10d      	bne.n	8015868 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 801584c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015850:	b672      	cpsid	i
 8015852:	f383 8811 	msr	BASEPRI, r3
 8015856:	f3bf 8f6f 	isb	sy
 801585a:	f3bf 8f4f 	dsb	sy
 801585e:	b662      	cpsie	i
 8015860:	61fb      	str	r3, [r7, #28]
}
 8015862:	bf00      	nop
 8015864:	bf00      	nop
 8015866:	e7fd      	b.n	8015864 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015868:	f002 f8f0 	bl	8017a4c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 801586c:	f3ef 8211 	mrs	r2, BASEPRI
 8015870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015874:	b672      	cpsid	i
 8015876:	f383 8811 	msr	BASEPRI, r3
 801587a:	f3bf 8f6f 	isb	sy
 801587e:	f3bf 8f4f 	dsb	sy
 8015882:	b662      	cpsie	i
 8015884:	61ba      	str	r2, [r7, #24]
 8015886:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8015888:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801588a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801588c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801588e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015892:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015894:	429a      	cmp	r2, r3
 8015896:	d302      	bcc.n	801589e <xQueueGenericSendFromISR+0xd2>
 8015898:	683b      	ldr	r3, [r7, #0]
 801589a:	2b02      	cmp	r3, #2
 801589c:	d12c      	bne.n	80158f8 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801589e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80158a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80158a8:	683a      	ldr	r2, [r7, #0]
 80158aa:	68b9      	ldr	r1, [r7, #8]
 80158ac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80158ae:	f000 fbd1 	bl	8016054 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80158b2:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80158b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80158ba:	d112      	bne.n	80158e2 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80158bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80158c0:	2b00      	cmp	r3, #0
 80158c2:	d016      	beq.n	80158f2 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80158c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158c6:	3324      	adds	r3, #36	@ 0x24
 80158c8:	4618      	mov	r0, r3
 80158ca:	f001 f97d 	bl	8016bc8 <xTaskRemoveFromEventList>
 80158ce:	4603      	mov	r3, r0
 80158d0:	2b00      	cmp	r3, #0
 80158d2:	d00e      	beq.n	80158f2 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80158d4:	687b      	ldr	r3, [r7, #4]
 80158d6:	2b00      	cmp	r3, #0
 80158d8:	d00b      	beq.n	80158f2 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80158da:	687b      	ldr	r3, [r7, #4]
 80158dc:	2201      	movs	r2, #1
 80158de:	601a      	str	r2, [r3, #0]
 80158e0:	e007      	b.n	80158f2 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80158e2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80158e6:	3301      	adds	r3, #1
 80158e8:	b2db      	uxtb	r3, r3
 80158ea:	b25a      	sxtb	r2, r3
 80158ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80158f2:	2301      	movs	r3, #1
 80158f4:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 80158f6:	e001      	b.n	80158fc <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80158f8:	2300      	movs	r3, #0
 80158fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80158fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158fe:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8015900:	693b      	ldr	r3, [r7, #16]
 8015902:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8015906:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015908:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801590a:	4618      	mov	r0, r3
 801590c:	3738      	adds	r7, #56	@ 0x38
 801590e:	46bd      	mov	sp, r7
 8015910:	bd80      	pop	{r7, pc}

08015912 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8015912:	b580      	push	{r7, lr}
 8015914:	b08e      	sub	sp, #56	@ 0x38
 8015916:	af00      	add	r7, sp, #0
 8015918:	6078      	str	r0, [r7, #4]
 801591a:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801591c:	687b      	ldr	r3, [r7, #4]
 801591e:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8015920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015922:	2b00      	cmp	r3, #0
 8015924:	d10d      	bne.n	8015942 <xQueueGiveFromISR+0x30>
	__asm volatile
 8015926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801592a:	b672      	cpsid	i
 801592c:	f383 8811 	msr	BASEPRI, r3
 8015930:	f3bf 8f6f 	isb	sy
 8015934:	f3bf 8f4f 	dsb	sy
 8015938:	b662      	cpsie	i
 801593a:	623b      	str	r3, [r7, #32]
}
 801593c:	bf00      	nop
 801593e:	bf00      	nop
 8015940:	e7fd      	b.n	801593e <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8015942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015946:	2b00      	cmp	r3, #0
 8015948:	d00d      	beq.n	8015966 <xQueueGiveFromISR+0x54>
	__asm volatile
 801594a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801594e:	b672      	cpsid	i
 8015950:	f383 8811 	msr	BASEPRI, r3
 8015954:	f3bf 8f6f 	isb	sy
 8015958:	f3bf 8f4f 	dsb	sy
 801595c:	b662      	cpsie	i
 801595e:	61fb      	str	r3, [r7, #28]
}
 8015960:	bf00      	nop
 8015962:	bf00      	nop
 8015964:	e7fd      	b.n	8015962 <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8015966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015968:	681b      	ldr	r3, [r3, #0]
 801596a:	2b00      	cmp	r3, #0
 801596c:	d103      	bne.n	8015976 <xQueueGiveFromISR+0x64>
 801596e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015970:	689b      	ldr	r3, [r3, #8]
 8015972:	2b00      	cmp	r3, #0
 8015974:	d101      	bne.n	801597a <xQueueGiveFromISR+0x68>
 8015976:	2301      	movs	r3, #1
 8015978:	e000      	b.n	801597c <xQueueGiveFromISR+0x6a>
 801597a:	2300      	movs	r3, #0
 801597c:	2b00      	cmp	r3, #0
 801597e:	d10d      	bne.n	801599c <xQueueGiveFromISR+0x8a>
	__asm volatile
 8015980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015984:	b672      	cpsid	i
 8015986:	f383 8811 	msr	BASEPRI, r3
 801598a:	f3bf 8f6f 	isb	sy
 801598e:	f3bf 8f4f 	dsb	sy
 8015992:	b662      	cpsie	i
 8015994:	61bb      	str	r3, [r7, #24]
}
 8015996:	bf00      	nop
 8015998:	bf00      	nop
 801599a:	e7fd      	b.n	8015998 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801599c:	f002 f856 	bl	8017a4c <vPortValidateInterruptPriority>
	__asm volatile
 80159a0:	f3ef 8211 	mrs	r2, BASEPRI
 80159a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80159a8:	b672      	cpsid	i
 80159aa:	f383 8811 	msr	BASEPRI, r3
 80159ae:	f3bf 8f6f 	isb	sy
 80159b2:	f3bf 8f4f 	dsb	sy
 80159b6:	b662      	cpsie	i
 80159b8:	617a      	str	r2, [r7, #20]
 80159ba:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80159bc:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80159be:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80159c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80159c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80159c4:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80159c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80159c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80159ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80159cc:	429a      	cmp	r2, r3
 80159ce:	d22b      	bcs.n	8015a28 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80159d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80159d2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80159d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80159da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80159dc:	1c5a      	adds	r2, r3, #1
 80159de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80159e0:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80159e2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80159e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80159ea:	d112      	bne.n	8015a12 <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80159ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80159ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80159f0:	2b00      	cmp	r3, #0
 80159f2:	d016      	beq.n	8015a22 <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80159f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80159f6:	3324      	adds	r3, #36	@ 0x24
 80159f8:	4618      	mov	r0, r3
 80159fa:	f001 f8e5 	bl	8016bc8 <xTaskRemoveFromEventList>
 80159fe:	4603      	mov	r3, r0
 8015a00:	2b00      	cmp	r3, #0
 8015a02:	d00e      	beq.n	8015a22 <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8015a04:	683b      	ldr	r3, [r7, #0]
 8015a06:	2b00      	cmp	r3, #0
 8015a08:	d00b      	beq.n	8015a22 <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8015a0a:	683b      	ldr	r3, [r7, #0]
 8015a0c:	2201      	movs	r2, #1
 8015a0e:	601a      	str	r2, [r3, #0]
 8015a10:	e007      	b.n	8015a22 <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8015a12:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015a16:	3301      	adds	r3, #1
 8015a18:	b2db      	uxtb	r3, r3
 8015a1a:	b25a      	sxtb	r2, r3
 8015a1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a1e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8015a22:	2301      	movs	r3, #1
 8015a24:	637b      	str	r3, [r7, #52]	@ 0x34
 8015a26:	e001      	b.n	8015a2c <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8015a28:	2300      	movs	r3, #0
 8015a2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8015a2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a2e:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8015a30:	68fb      	ldr	r3, [r7, #12]
 8015a32:	f383 8811 	msr	BASEPRI, r3
}
 8015a36:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015a38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8015a3a:	4618      	mov	r0, r3
 8015a3c:	3738      	adds	r7, #56	@ 0x38
 8015a3e:	46bd      	mov	sp, r7
 8015a40:	bd80      	pop	{r7, pc}
	...

08015a44 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8015a44:	b580      	push	{r7, lr}
 8015a46:	b08c      	sub	sp, #48	@ 0x30
 8015a48:	af00      	add	r7, sp, #0
 8015a4a:	60f8      	str	r0, [r7, #12]
 8015a4c:	60b9      	str	r1, [r7, #8]
 8015a4e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8015a50:	2300      	movs	r3, #0
 8015a52:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8015a54:	68fb      	ldr	r3, [r7, #12]
 8015a56:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8015a58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a5a:	2b00      	cmp	r3, #0
 8015a5c:	d10d      	bne.n	8015a7a <xQueueReceive+0x36>
	__asm volatile
 8015a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a62:	b672      	cpsid	i
 8015a64:	f383 8811 	msr	BASEPRI, r3
 8015a68:	f3bf 8f6f 	isb	sy
 8015a6c:	f3bf 8f4f 	dsb	sy
 8015a70:	b662      	cpsie	i
 8015a72:	623b      	str	r3, [r7, #32]
}
 8015a74:	bf00      	nop
 8015a76:	bf00      	nop
 8015a78:	e7fd      	b.n	8015a76 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015a7a:	68bb      	ldr	r3, [r7, #8]
 8015a7c:	2b00      	cmp	r3, #0
 8015a7e:	d103      	bne.n	8015a88 <xQueueReceive+0x44>
 8015a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015a84:	2b00      	cmp	r3, #0
 8015a86:	d101      	bne.n	8015a8c <xQueueReceive+0x48>
 8015a88:	2301      	movs	r3, #1
 8015a8a:	e000      	b.n	8015a8e <xQueueReceive+0x4a>
 8015a8c:	2300      	movs	r3, #0
 8015a8e:	2b00      	cmp	r3, #0
 8015a90:	d10d      	bne.n	8015aae <xQueueReceive+0x6a>
	__asm volatile
 8015a92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a96:	b672      	cpsid	i
 8015a98:	f383 8811 	msr	BASEPRI, r3
 8015a9c:	f3bf 8f6f 	isb	sy
 8015aa0:	f3bf 8f4f 	dsb	sy
 8015aa4:	b662      	cpsie	i
 8015aa6:	61fb      	str	r3, [r7, #28]
}
 8015aa8:	bf00      	nop
 8015aaa:	bf00      	nop
 8015aac:	e7fd      	b.n	8015aaa <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8015aae:	f001 fa55 	bl	8016f5c <xTaskGetSchedulerState>
 8015ab2:	4603      	mov	r3, r0
 8015ab4:	2b00      	cmp	r3, #0
 8015ab6:	d102      	bne.n	8015abe <xQueueReceive+0x7a>
 8015ab8:	687b      	ldr	r3, [r7, #4]
 8015aba:	2b00      	cmp	r3, #0
 8015abc:	d101      	bne.n	8015ac2 <xQueueReceive+0x7e>
 8015abe:	2301      	movs	r3, #1
 8015ac0:	e000      	b.n	8015ac4 <xQueueReceive+0x80>
 8015ac2:	2300      	movs	r3, #0
 8015ac4:	2b00      	cmp	r3, #0
 8015ac6:	d10d      	bne.n	8015ae4 <xQueueReceive+0xa0>
	__asm volatile
 8015ac8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015acc:	b672      	cpsid	i
 8015ace:	f383 8811 	msr	BASEPRI, r3
 8015ad2:	f3bf 8f6f 	isb	sy
 8015ad6:	f3bf 8f4f 	dsb	sy
 8015ada:	b662      	cpsie	i
 8015adc:	61bb      	str	r3, [r7, #24]
}
 8015ade:	bf00      	nop
 8015ae0:	bf00      	nop
 8015ae2:	e7fd      	b.n	8015ae0 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8015ae4:	f001 feca 	bl	801787c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015ae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015aea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015aec:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015af0:	2b00      	cmp	r3, #0
 8015af2:	d01f      	beq.n	8015b34 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8015af4:	68b9      	ldr	r1, [r7, #8]
 8015af6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015af8:	f000 fb16 	bl	8016128 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8015afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015afe:	1e5a      	subs	r2, r3, #1
 8015b00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b02:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015b04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b06:	691b      	ldr	r3, [r3, #16]
 8015b08:	2b00      	cmp	r3, #0
 8015b0a:	d00f      	beq.n	8015b2c <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015b0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b0e:	3310      	adds	r3, #16
 8015b10:	4618      	mov	r0, r3
 8015b12:	f001 f859 	bl	8016bc8 <xTaskRemoveFromEventList>
 8015b16:	4603      	mov	r3, r0
 8015b18:	2b00      	cmp	r3, #0
 8015b1a:	d007      	beq.n	8015b2c <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8015b1c:	4b3c      	ldr	r3, [pc, #240]	@ (8015c10 <xQueueReceive+0x1cc>)
 8015b1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015b22:	601a      	str	r2, [r3, #0]
 8015b24:	f3bf 8f4f 	dsb	sy
 8015b28:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8015b2c:	f001 fedc 	bl	80178e8 <vPortExitCritical>
				return pdPASS;
 8015b30:	2301      	movs	r3, #1
 8015b32:	e069      	b.n	8015c08 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015b34:	687b      	ldr	r3, [r7, #4]
 8015b36:	2b00      	cmp	r3, #0
 8015b38:	d103      	bne.n	8015b42 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8015b3a:	f001 fed5 	bl	80178e8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8015b3e:	2300      	movs	r3, #0
 8015b40:	e062      	b.n	8015c08 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015b42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015b44:	2b00      	cmp	r3, #0
 8015b46:	d106      	bne.n	8015b56 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015b48:	f107 0310 	add.w	r3, r7, #16
 8015b4c:	4618      	mov	r0, r3
 8015b4e:	f001 f8a1 	bl	8016c94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015b52:	2301      	movs	r3, #1
 8015b54:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8015b56:	f001 fec7 	bl	80178e8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8015b5a:	f000 fdfd 	bl	8016758 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8015b5e:	f001 fe8d 	bl	801787c <vPortEnterCritical>
 8015b62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b64:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015b68:	b25b      	sxtb	r3, r3
 8015b6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015b6e:	d103      	bne.n	8015b78 <xQueueReceive+0x134>
 8015b70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b72:	2200      	movs	r2, #0
 8015b74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015b78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b7a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015b7e:	b25b      	sxtb	r3, r3
 8015b80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015b84:	d103      	bne.n	8015b8e <xQueueReceive+0x14a>
 8015b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b88:	2200      	movs	r2, #0
 8015b8a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015b8e:	f001 feab 	bl	80178e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8015b92:	1d3a      	adds	r2, r7, #4
 8015b94:	f107 0310 	add.w	r3, r7, #16
 8015b98:	4611      	mov	r1, r2
 8015b9a:	4618      	mov	r0, r3
 8015b9c:	f001 f890 	bl	8016cc0 <xTaskCheckForTimeOut>
 8015ba0:	4603      	mov	r3, r0
 8015ba2:	2b00      	cmp	r3, #0
 8015ba4:	d123      	bne.n	8015bee <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015ba6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015ba8:	f000 fb36 	bl	8016218 <prvIsQueueEmpty>
 8015bac:	4603      	mov	r3, r0
 8015bae:	2b00      	cmp	r3, #0
 8015bb0:	d017      	beq.n	8015be2 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8015bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015bb4:	3324      	adds	r3, #36	@ 0x24
 8015bb6:	687a      	ldr	r2, [r7, #4]
 8015bb8:	4611      	mov	r1, r2
 8015bba:	4618      	mov	r0, r3
 8015bbc:	f000 ffdc 	bl	8016b78 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8015bc0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015bc2:	f000 fad7 	bl	8016174 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8015bc6:	f000 fdd5 	bl	8016774 <xTaskResumeAll>
 8015bca:	4603      	mov	r3, r0
 8015bcc:	2b00      	cmp	r3, #0
 8015bce:	d189      	bne.n	8015ae4 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8015bd0:	4b0f      	ldr	r3, [pc, #60]	@ (8015c10 <xQueueReceive+0x1cc>)
 8015bd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015bd6:	601a      	str	r2, [r3, #0]
 8015bd8:	f3bf 8f4f 	dsb	sy
 8015bdc:	f3bf 8f6f 	isb	sy
 8015be0:	e780      	b.n	8015ae4 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8015be2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015be4:	f000 fac6 	bl	8016174 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8015be8:	f000 fdc4 	bl	8016774 <xTaskResumeAll>
 8015bec:	e77a      	b.n	8015ae4 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8015bee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015bf0:	f000 fac0 	bl	8016174 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8015bf4:	f000 fdbe 	bl	8016774 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015bf8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015bfa:	f000 fb0d 	bl	8016218 <prvIsQueueEmpty>
 8015bfe:	4603      	mov	r3, r0
 8015c00:	2b00      	cmp	r3, #0
 8015c02:	f43f af6f 	beq.w	8015ae4 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8015c06:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8015c08:	4618      	mov	r0, r3
 8015c0a:	3730      	adds	r7, #48	@ 0x30
 8015c0c:	46bd      	mov	sp, r7
 8015c0e:	bd80      	pop	{r7, pc}
 8015c10:	e000ed04 	.word	0xe000ed04

08015c14 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8015c14:	b580      	push	{r7, lr}
 8015c16:	b08e      	sub	sp, #56	@ 0x38
 8015c18:	af00      	add	r7, sp, #0
 8015c1a:	6078      	str	r0, [r7, #4]
 8015c1c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8015c1e:	2300      	movs	r3, #0
 8015c20:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8015c22:	687b      	ldr	r3, [r7, #4]
 8015c24:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8015c26:	2300      	movs	r3, #0
 8015c28:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8015c2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015c2c:	2b00      	cmp	r3, #0
 8015c2e:	d10d      	bne.n	8015c4c <xQueueSemaphoreTake+0x38>
	__asm volatile
 8015c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015c34:	b672      	cpsid	i
 8015c36:	f383 8811 	msr	BASEPRI, r3
 8015c3a:	f3bf 8f6f 	isb	sy
 8015c3e:	f3bf 8f4f 	dsb	sy
 8015c42:	b662      	cpsie	i
 8015c44:	623b      	str	r3, [r7, #32]
}
 8015c46:	bf00      	nop
 8015c48:	bf00      	nop
 8015c4a:	e7fd      	b.n	8015c48 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8015c4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015c50:	2b00      	cmp	r3, #0
 8015c52:	d00d      	beq.n	8015c70 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 8015c54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015c58:	b672      	cpsid	i
 8015c5a:	f383 8811 	msr	BASEPRI, r3
 8015c5e:	f3bf 8f6f 	isb	sy
 8015c62:	f3bf 8f4f 	dsb	sy
 8015c66:	b662      	cpsie	i
 8015c68:	61fb      	str	r3, [r7, #28]
}
 8015c6a:	bf00      	nop
 8015c6c:	bf00      	nop
 8015c6e:	e7fd      	b.n	8015c6c <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8015c70:	f001 f974 	bl	8016f5c <xTaskGetSchedulerState>
 8015c74:	4603      	mov	r3, r0
 8015c76:	2b00      	cmp	r3, #0
 8015c78:	d102      	bne.n	8015c80 <xQueueSemaphoreTake+0x6c>
 8015c7a:	683b      	ldr	r3, [r7, #0]
 8015c7c:	2b00      	cmp	r3, #0
 8015c7e:	d101      	bne.n	8015c84 <xQueueSemaphoreTake+0x70>
 8015c80:	2301      	movs	r3, #1
 8015c82:	e000      	b.n	8015c86 <xQueueSemaphoreTake+0x72>
 8015c84:	2300      	movs	r3, #0
 8015c86:	2b00      	cmp	r3, #0
 8015c88:	d10d      	bne.n	8015ca6 <xQueueSemaphoreTake+0x92>
	__asm volatile
 8015c8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015c8e:	b672      	cpsid	i
 8015c90:	f383 8811 	msr	BASEPRI, r3
 8015c94:	f3bf 8f6f 	isb	sy
 8015c98:	f3bf 8f4f 	dsb	sy
 8015c9c:	b662      	cpsie	i
 8015c9e:	61bb      	str	r3, [r7, #24]
}
 8015ca0:	bf00      	nop
 8015ca2:	bf00      	nop
 8015ca4:	e7fd      	b.n	8015ca2 <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8015ca6:	f001 fde9 	bl	801787c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8015caa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015cac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015cae:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8015cb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015cb2:	2b00      	cmp	r3, #0
 8015cb4:	d024      	beq.n	8015d00 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8015cb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015cb8:	1e5a      	subs	r2, r3, #1
 8015cba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015cbc:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8015cbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015cc0:	681b      	ldr	r3, [r3, #0]
 8015cc2:	2b00      	cmp	r3, #0
 8015cc4:	d104      	bne.n	8015cd0 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8015cc6:	f001 fb13 	bl	80172f0 <pvTaskIncrementMutexHeldCount>
 8015cca:	4602      	mov	r2, r0
 8015ccc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015cce:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015cd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015cd2:	691b      	ldr	r3, [r3, #16]
 8015cd4:	2b00      	cmp	r3, #0
 8015cd6:	d00f      	beq.n	8015cf8 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015cd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015cda:	3310      	adds	r3, #16
 8015cdc:	4618      	mov	r0, r3
 8015cde:	f000 ff73 	bl	8016bc8 <xTaskRemoveFromEventList>
 8015ce2:	4603      	mov	r3, r0
 8015ce4:	2b00      	cmp	r3, #0
 8015ce6:	d007      	beq.n	8015cf8 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8015ce8:	4b55      	ldr	r3, [pc, #340]	@ (8015e40 <xQueueSemaphoreTake+0x22c>)
 8015cea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015cee:	601a      	str	r2, [r3, #0]
 8015cf0:	f3bf 8f4f 	dsb	sy
 8015cf4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8015cf8:	f001 fdf6 	bl	80178e8 <vPortExitCritical>
				return pdPASS;
 8015cfc:	2301      	movs	r3, #1
 8015cfe:	e09a      	b.n	8015e36 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015d00:	683b      	ldr	r3, [r7, #0]
 8015d02:	2b00      	cmp	r3, #0
 8015d04:	d114      	bne.n	8015d30 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8015d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d08:	2b00      	cmp	r3, #0
 8015d0a:	d00d      	beq.n	8015d28 <xQueueSemaphoreTake+0x114>
	__asm volatile
 8015d0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d10:	b672      	cpsid	i
 8015d12:	f383 8811 	msr	BASEPRI, r3
 8015d16:	f3bf 8f6f 	isb	sy
 8015d1a:	f3bf 8f4f 	dsb	sy
 8015d1e:	b662      	cpsie	i
 8015d20:	617b      	str	r3, [r7, #20]
}
 8015d22:	bf00      	nop
 8015d24:	bf00      	nop
 8015d26:	e7fd      	b.n	8015d24 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8015d28:	f001 fdde 	bl	80178e8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8015d2c:	2300      	movs	r3, #0
 8015d2e:	e082      	b.n	8015e36 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015d30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015d32:	2b00      	cmp	r3, #0
 8015d34:	d106      	bne.n	8015d44 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015d36:	f107 030c 	add.w	r3, r7, #12
 8015d3a:	4618      	mov	r0, r3
 8015d3c:	f000 ffaa 	bl	8016c94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015d40:	2301      	movs	r3, #1
 8015d42:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8015d44:	f001 fdd0 	bl	80178e8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8015d48:	f000 fd06 	bl	8016758 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8015d4c:	f001 fd96 	bl	801787c <vPortEnterCritical>
 8015d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015d52:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015d56:	b25b      	sxtb	r3, r3
 8015d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015d5c:	d103      	bne.n	8015d66 <xQueueSemaphoreTake+0x152>
 8015d5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015d60:	2200      	movs	r2, #0
 8015d62:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015d66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015d68:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015d6c:	b25b      	sxtb	r3, r3
 8015d6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015d72:	d103      	bne.n	8015d7c <xQueueSemaphoreTake+0x168>
 8015d74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015d76:	2200      	movs	r2, #0
 8015d78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015d7c:	f001 fdb4 	bl	80178e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8015d80:	463a      	mov	r2, r7
 8015d82:	f107 030c 	add.w	r3, r7, #12
 8015d86:	4611      	mov	r1, r2
 8015d88:	4618      	mov	r0, r3
 8015d8a:	f000 ff99 	bl	8016cc0 <xTaskCheckForTimeOut>
 8015d8e:	4603      	mov	r3, r0
 8015d90:	2b00      	cmp	r3, #0
 8015d92:	d132      	bne.n	8015dfa <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015d94:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015d96:	f000 fa3f 	bl	8016218 <prvIsQueueEmpty>
 8015d9a:	4603      	mov	r3, r0
 8015d9c:	2b00      	cmp	r3, #0
 8015d9e:	d026      	beq.n	8015dee <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8015da0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015da2:	681b      	ldr	r3, [r3, #0]
 8015da4:	2b00      	cmp	r3, #0
 8015da6:	d109      	bne.n	8015dbc <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 8015da8:	f001 fd68 	bl	801787c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8015dac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015dae:	689b      	ldr	r3, [r3, #8]
 8015db0:	4618      	mov	r0, r3
 8015db2:	f001 f8f1 	bl	8016f98 <xTaskPriorityInherit>
 8015db6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8015db8:	f001 fd96 	bl	80178e8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8015dbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015dbe:	3324      	adds	r3, #36	@ 0x24
 8015dc0:	683a      	ldr	r2, [r7, #0]
 8015dc2:	4611      	mov	r1, r2
 8015dc4:	4618      	mov	r0, r3
 8015dc6:	f000 fed7 	bl	8016b78 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8015dca:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015dcc:	f000 f9d2 	bl	8016174 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8015dd0:	f000 fcd0 	bl	8016774 <xTaskResumeAll>
 8015dd4:	4603      	mov	r3, r0
 8015dd6:	2b00      	cmp	r3, #0
 8015dd8:	f47f af65 	bne.w	8015ca6 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 8015ddc:	4b18      	ldr	r3, [pc, #96]	@ (8015e40 <xQueueSemaphoreTake+0x22c>)
 8015dde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015de2:	601a      	str	r2, [r3, #0]
 8015de4:	f3bf 8f4f 	dsb	sy
 8015de8:	f3bf 8f6f 	isb	sy
 8015dec:	e75b      	b.n	8015ca6 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8015dee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015df0:	f000 f9c0 	bl	8016174 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8015df4:	f000 fcbe 	bl	8016774 <xTaskResumeAll>
 8015df8:	e755      	b.n	8015ca6 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8015dfa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015dfc:	f000 f9ba 	bl	8016174 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8015e00:	f000 fcb8 	bl	8016774 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015e04:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015e06:	f000 fa07 	bl	8016218 <prvIsQueueEmpty>
 8015e0a:	4603      	mov	r3, r0
 8015e0c:	2b00      	cmp	r3, #0
 8015e0e:	f43f af4a 	beq.w	8015ca6 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8015e12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e14:	2b00      	cmp	r3, #0
 8015e16:	d00d      	beq.n	8015e34 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 8015e18:	f001 fd30 	bl	801787c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8015e1c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015e1e:	f000 f901 	bl	8016024 <prvGetDisinheritPriorityAfterTimeout>
 8015e22:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8015e24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015e26:	689b      	ldr	r3, [r3, #8]
 8015e28:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8015e2a:	4618      	mov	r0, r3
 8015e2c:	f001 f9c0 	bl	80171b0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8015e30:	f001 fd5a 	bl	80178e8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8015e34:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8015e36:	4618      	mov	r0, r3
 8015e38:	3738      	adds	r7, #56	@ 0x38
 8015e3a:	46bd      	mov	sp, r7
 8015e3c:	bd80      	pop	{r7, pc}
 8015e3e:	bf00      	nop
 8015e40:	e000ed04 	.word	0xe000ed04

08015e44 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8015e44:	b580      	push	{r7, lr}
 8015e46:	b08e      	sub	sp, #56	@ 0x38
 8015e48:	af00      	add	r7, sp, #0
 8015e4a:	60f8      	str	r0, [r7, #12]
 8015e4c:	60b9      	str	r1, [r7, #8]
 8015e4e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8015e50:	68fb      	ldr	r3, [r7, #12]
 8015e52:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8015e54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e56:	2b00      	cmp	r3, #0
 8015e58:	d10d      	bne.n	8015e76 <xQueueReceiveFromISR+0x32>
	__asm volatile
 8015e5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015e5e:	b672      	cpsid	i
 8015e60:	f383 8811 	msr	BASEPRI, r3
 8015e64:	f3bf 8f6f 	isb	sy
 8015e68:	f3bf 8f4f 	dsb	sy
 8015e6c:	b662      	cpsie	i
 8015e6e:	623b      	str	r3, [r7, #32]
}
 8015e70:	bf00      	nop
 8015e72:	bf00      	nop
 8015e74:	e7fd      	b.n	8015e72 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015e76:	68bb      	ldr	r3, [r7, #8]
 8015e78:	2b00      	cmp	r3, #0
 8015e7a:	d103      	bne.n	8015e84 <xQueueReceiveFromISR+0x40>
 8015e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015e80:	2b00      	cmp	r3, #0
 8015e82:	d101      	bne.n	8015e88 <xQueueReceiveFromISR+0x44>
 8015e84:	2301      	movs	r3, #1
 8015e86:	e000      	b.n	8015e8a <xQueueReceiveFromISR+0x46>
 8015e88:	2300      	movs	r3, #0
 8015e8a:	2b00      	cmp	r3, #0
 8015e8c:	d10d      	bne.n	8015eaa <xQueueReceiveFromISR+0x66>
	__asm volatile
 8015e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015e92:	b672      	cpsid	i
 8015e94:	f383 8811 	msr	BASEPRI, r3
 8015e98:	f3bf 8f6f 	isb	sy
 8015e9c:	f3bf 8f4f 	dsb	sy
 8015ea0:	b662      	cpsie	i
 8015ea2:	61fb      	str	r3, [r7, #28]
}
 8015ea4:	bf00      	nop
 8015ea6:	bf00      	nop
 8015ea8:	e7fd      	b.n	8015ea6 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015eaa:	f001 fdcf 	bl	8017a4c <vPortValidateInterruptPriority>
	__asm volatile
 8015eae:	f3ef 8211 	mrs	r2, BASEPRI
 8015eb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015eb6:	b672      	cpsid	i
 8015eb8:	f383 8811 	msr	BASEPRI, r3
 8015ebc:	f3bf 8f6f 	isb	sy
 8015ec0:	f3bf 8f4f 	dsb	sy
 8015ec4:	b662      	cpsie	i
 8015ec6:	61ba      	str	r2, [r7, #24]
 8015ec8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8015eca:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8015ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ed0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015ed2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015ed4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ed6:	2b00      	cmp	r3, #0
 8015ed8:	d02f      	beq.n	8015f3a <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8015eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015edc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015ee0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8015ee4:	68b9      	ldr	r1, [r7, #8]
 8015ee6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015ee8:	f000 f91e 	bl	8016128 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8015eec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015eee:	1e5a      	subs	r2, r3, #1
 8015ef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ef2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8015ef4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8015ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015efc:	d112      	bne.n	8015f24 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015efe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f00:	691b      	ldr	r3, [r3, #16]
 8015f02:	2b00      	cmp	r3, #0
 8015f04:	d016      	beq.n	8015f34 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f08:	3310      	adds	r3, #16
 8015f0a:	4618      	mov	r0, r3
 8015f0c:	f000 fe5c 	bl	8016bc8 <xTaskRemoveFromEventList>
 8015f10:	4603      	mov	r3, r0
 8015f12:	2b00      	cmp	r3, #0
 8015f14:	d00e      	beq.n	8015f34 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8015f16:	687b      	ldr	r3, [r7, #4]
 8015f18:	2b00      	cmp	r3, #0
 8015f1a:	d00b      	beq.n	8015f34 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8015f1c:	687b      	ldr	r3, [r7, #4]
 8015f1e:	2201      	movs	r2, #1
 8015f20:	601a      	str	r2, [r3, #0]
 8015f22:	e007      	b.n	8015f34 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8015f24:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015f28:	3301      	adds	r3, #1
 8015f2a:	b2db      	uxtb	r3, r3
 8015f2c:	b25a      	sxtb	r2, r3
 8015f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8015f34:	2301      	movs	r3, #1
 8015f36:	637b      	str	r3, [r7, #52]	@ 0x34
 8015f38:	e001      	b.n	8015f3e <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 8015f3a:	2300      	movs	r3, #0
 8015f3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8015f3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015f40:	613b      	str	r3, [r7, #16]
	__asm volatile
 8015f42:	693b      	ldr	r3, [r7, #16]
 8015f44:	f383 8811 	msr	BASEPRI, r3
}
 8015f48:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015f4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8015f4c:	4618      	mov	r0, r3
 8015f4e:	3738      	adds	r7, #56	@ 0x38
 8015f50:	46bd      	mov	sp, r7
 8015f52:	bd80      	pop	{r7, pc}

08015f54 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8015f54:	b580      	push	{r7, lr}
 8015f56:	b084      	sub	sp, #16
 8015f58:	af00      	add	r7, sp, #0
 8015f5a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8015f5c:	687b      	ldr	r3, [r7, #4]
 8015f5e:	2b00      	cmp	r3, #0
 8015f60:	d10d      	bne.n	8015f7e <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 8015f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015f66:	b672      	cpsid	i
 8015f68:	f383 8811 	msr	BASEPRI, r3
 8015f6c:	f3bf 8f6f 	isb	sy
 8015f70:	f3bf 8f4f 	dsb	sy
 8015f74:	b662      	cpsie	i
 8015f76:	60bb      	str	r3, [r7, #8]
}
 8015f78:	bf00      	nop
 8015f7a:	bf00      	nop
 8015f7c:	e7fd      	b.n	8015f7a <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 8015f7e:	f001 fc7d 	bl	801787c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8015f82:	687b      	ldr	r3, [r7, #4]
 8015f84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015f86:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8015f88:	f001 fcae 	bl	80178e8 <vPortExitCritical>

	return uxReturn;
 8015f8c:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8015f8e:	4618      	mov	r0, r3
 8015f90:	3710      	adds	r7, #16
 8015f92:	46bd      	mov	sp, r7
 8015f94:	bd80      	pop	{r7, pc}

08015f96 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8015f96:	b480      	push	{r7}
 8015f98:	b087      	sub	sp, #28
 8015f9a:	af00      	add	r7, sp, #0
 8015f9c:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8015f9e:	687b      	ldr	r3, [r7, #4]
 8015fa0:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8015fa2:	697b      	ldr	r3, [r7, #20]
 8015fa4:	2b00      	cmp	r3, #0
 8015fa6:	d10d      	bne.n	8015fc4 <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 8015fa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015fac:	b672      	cpsid	i
 8015fae:	f383 8811 	msr	BASEPRI, r3
 8015fb2:	f3bf 8f6f 	isb	sy
 8015fb6:	f3bf 8f4f 	dsb	sy
 8015fba:	b662      	cpsie	i
 8015fbc:	60fb      	str	r3, [r7, #12]
}
 8015fbe:	bf00      	nop
 8015fc0:	bf00      	nop
 8015fc2:	e7fd      	b.n	8015fc0 <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 8015fc4:	697b      	ldr	r3, [r7, #20]
 8015fc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015fc8:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8015fca:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8015fcc:	4618      	mov	r0, r3
 8015fce:	371c      	adds	r7, #28
 8015fd0:	46bd      	mov	sp, r7
 8015fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fd6:	4770      	bx	lr

08015fd8 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8015fd8:	b580      	push	{r7, lr}
 8015fda:	b084      	sub	sp, #16
 8015fdc:	af00      	add	r7, sp, #0
 8015fde:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8015fe0:	687b      	ldr	r3, [r7, #4]
 8015fe2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8015fe4:	68fb      	ldr	r3, [r7, #12]
 8015fe6:	2b00      	cmp	r3, #0
 8015fe8:	d10d      	bne.n	8016006 <vQueueDelete+0x2e>
	__asm volatile
 8015fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015fee:	b672      	cpsid	i
 8015ff0:	f383 8811 	msr	BASEPRI, r3
 8015ff4:	f3bf 8f6f 	isb	sy
 8015ff8:	f3bf 8f4f 	dsb	sy
 8015ffc:	b662      	cpsie	i
 8015ffe:	60bb      	str	r3, [r7, #8]
}
 8016000:	bf00      	nop
 8016002:	bf00      	nop
 8016004:	e7fd      	b.n	8016002 <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8016006:	68f8      	ldr	r0, [r7, #12]
 8016008:	f000 f934 	bl	8016274 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 801600c:	68fb      	ldr	r3, [r7, #12]
 801600e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8016012:	2b00      	cmp	r3, #0
 8016014:	d102      	bne.n	801601c <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 8016016:	68f8      	ldr	r0, [r7, #12]
 8016018:	f001 fe30 	bl	8017c7c <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 801601c:	bf00      	nop
 801601e:	3710      	adds	r7, #16
 8016020:	46bd      	mov	sp, r7
 8016022:	bd80      	pop	{r7, pc}

08016024 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8016024:	b480      	push	{r7}
 8016026:	b085      	sub	sp, #20
 8016028:	af00      	add	r7, sp, #0
 801602a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 801602c:	687b      	ldr	r3, [r7, #4]
 801602e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016030:	2b00      	cmp	r3, #0
 8016032:	d006      	beq.n	8016042 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8016034:	687b      	ldr	r3, [r7, #4]
 8016036:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016038:	681b      	ldr	r3, [r3, #0]
 801603a:	f1c3 0307 	rsb	r3, r3, #7
 801603e:	60fb      	str	r3, [r7, #12]
 8016040:	e001      	b.n	8016046 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8016042:	2300      	movs	r3, #0
 8016044:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8016046:	68fb      	ldr	r3, [r7, #12]
	}
 8016048:	4618      	mov	r0, r3
 801604a:	3714      	adds	r7, #20
 801604c:	46bd      	mov	sp, r7
 801604e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016052:	4770      	bx	lr

08016054 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8016054:	b580      	push	{r7, lr}
 8016056:	b086      	sub	sp, #24
 8016058:	af00      	add	r7, sp, #0
 801605a:	60f8      	str	r0, [r7, #12]
 801605c:	60b9      	str	r1, [r7, #8]
 801605e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8016060:	2300      	movs	r3, #0
 8016062:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016064:	68fb      	ldr	r3, [r7, #12]
 8016066:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016068:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801606a:	68fb      	ldr	r3, [r7, #12]
 801606c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801606e:	2b00      	cmp	r3, #0
 8016070:	d10d      	bne.n	801608e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8016072:	68fb      	ldr	r3, [r7, #12]
 8016074:	681b      	ldr	r3, [r3, #0]
 8016076:	2b00      	cmp	r3, #0
 8016078:	d14d      	bne.n	8016116 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801607a:	68fb      	ldr	r3, [r7, #12]
 801607c:	689b      	ldr	r3, [r3, #8]
 801607e:	4618      	mov	r0, r3
 8016080:	f001 f80a 	bl	8017098 <xTaskPriorityDisinherit>
 8016084:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8016086:	68fb      	ldr	r3, [r7, #12]
 8016088:	2200      	movs	r2, #0
 801608a:	609a      	str	r2, [r3, #8]
 801608c:	e043      	b.n	8016116 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801608e:	687b      	ldr	r3, [r7, #4]
 8016090:	2b00      	cmp	r3, #0
 8016092:	d119      	bne.n	80160c8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8016094:	68fb      	ldr	r3, [r7, #12]
 8016096:	6858      	ldr	r0, [r3, #4]
 8016098:	68fb      	ldr	r3, [r7, #12]
 801609a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801609c:	461a      	mov	r2, r3
 801609e:	68b9      	ldr	r1, [r7, #8]
 80160a0:	f001 ffd4 	bl	801804c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80160a4:	68fb      	ldr	r3, [r7, #12]
 80160a6:	685a      	ldr	r2, [r3, #4]
 80160a8:	68fb      	ldr	r3, [r7, #12]
 80160aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80160ac:	441a      	add	r2, r3
 80160ae:	68fb      	ldr	r3, [r7, #12]
 80160b0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80160b2:	68fb      	ldr	r3, [r7, #12]
 80160b4:	685a      	ldr	r2, [r3, #4]
 80160b6:	68fb      	ldr	r3, [r7, #12]
 80160b8:	689b      	ldr	r3, [r3, #8]
 80160ba:	429a      	cmp	r2, r3
 80160bc:	d32b      	bcc.n	8016116 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80160be:	68fb      	ldr	r3, [r7, #12]
 80160c0:	681a      	ldr	r2, [r3, #0]
 80160c2:	68fb      	ldr	r3, [r7, #12]
 80160c4:	605a      	str	r2, [r3, #4]
 80160c6:	e026      	b.n	8016116 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80160c8:	68fb      	ldr	r3, [r7, #12]
 80160ca:	68d8      	ldr	r0, [r3, #12]
 80160cc:	68fb      	ldr	r3, [r7, #12]
 80160ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80160d0:	461a      	mov	r2, r3
 80160d2:	68b9      	ldr	r1, [r7, #8]
 80160d4:	f001 ffba 	bl	801804c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80160d8:	68fb      	ldr	r3, [r7, #12]
 80160da:	68da      	ldr	r2, [r3, #12]
 80160dc:	68fb      	ldr	r3, [r7, #12]
 80160de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80160e0:	425b      	negs	r3, r3
 80160e2:	441a      	add	r2, r3
 80160e4:	68fb      	ldr	r3, [r7, #12]
 80160e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80160e8:	68fb      	ldr	r3, [r7, #12]
 80160ea:	68da      	ldr	r2, [r3, #12]
 80160ec:	68fb      	ldr	r3, [r7, #12]
 80160ee:	681b      	ldr	r3, [r3, #0]
 80160f0:	429a      	cmp	r2, r3
 80160f2:	d207      	bcs.n	8016104 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80160f4:	68fb      	ldr	r3, [r7, #12]
 80160f6:	689a      	ldr	r2, [r3, #8]
 80160f8:	68fb      	ldr	r3, [r7, #12]
 80160fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80160fc:	425b      	negs	r3, r3
 80160fe:	441a      	add	r2, r3
 8016100:	68fb      	ldr	r3, [r7, #12]
 8016102:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8016104:	687b      	ldr	r3, [r7, #4]
 8016106:	2b02      	cmp	r3, #2
 8016108:	d105      	bne.n	8016116 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801610a:	693b      	ldr	r3, [r7, #16]
 801610c:	2b00      	cmp	r3, #0
 801610e:	d002      	beq.n	8016116 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8016110:	693b      	ldr	r3, [r7, #16]
 8016112:	3b01      	subs	r3, #1
 8016114:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8016116:	693b      	ldr	r3, [r7, #16]
 8016118:	1c5a      	adds	r2, r3, #1
 801611a:	68fb      	ldr	r3, [r7, #12]
 801611c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 801611e:	697b      	ldr	r3, [r7, #20]
}
 8016120:	4618      	mov	r0, r3
 8016122:	3718      	adds	r7, #24
 8016124:	46bd      	mov	sp, r7
 8016126:	bd80      	pop	{r7, pc}

08016128 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8016128:	b580      	push	{r7, lr}
 801612a:	b082      	sub	sp, #8
 801612c:	af00      	add	r7, sp, #0
 801612e:	6078      	str	r0, [r7, #4]
 8016130:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8016132:	687b      	ldr	r3, [r7, #4]
 8016134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016136:	2b00      	cmp	r3, #0
 8016138:	d018      	beq.n	801616c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801613a:	687b      	ldr	r3, [r7, #4]
 801613c:	68da      	ldr	r2, [r3, #12]
 801613e:	687b      	ldr	r3, [r7, #4]
 8016140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016142:	441a      	add	r2, r3
 8016144:	687b      	ldr	r3, [r7, #4]
 8016146:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8016148:	687b      	ldr	r3, [r7, #4]
 801614a:	68da      	ldr	r2, [r3, #12]
 801614c:	687b      	ldr	r3, [r7, #4]
 801614e:	689b      	ldr	r3, [r3, #8]
 8016150:	429a      	cmp	r2, r3
 8016152:	d303      	bcc.n	801615c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8016154:	687b      	ldr	r3, [r7, #4]
 8016156:	681a      	ldr	r2, [r3, #0]
 8016158:	687b      	ldr	r3, [r7, #4]
 801615a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801615c:	687b      	ldr	r3, [r7, #4]
 801615e:	68d9      	ldr	r1, [r3, #12]
 8016160:	687b      	ldr	r3, [r7, #4]
 8016162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016164:	461a      	mov	r2, r3
 8016166:	6838      	ldr	r0, [r7, #0]
 8016168:	f001 ff70 	bl	801804c <memcpy>
	}
}
 801616c:	bf00      	nop
 801616e:	3708      	adds	r7, #8
 8016170:	46bd      	mov	sp, r7
 8016172:	bd80      	pop	{r7, pc}

08016174 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8016174:	b580      	push	{r7, lr}
 8016176:	b084      	sub	sp, #16
 8016178:	af00      	add	r7, sp, #0
 801617a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801617c:	f001 fb7e 	bl	801787c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8016180:	687b      	ldr	r3, [r7, #4]
 8016182:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8016186:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8016188:	e011      	b.n	80161ae <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801618a:	687b      	ldr	r3, [r7, #4]
 801618c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801618e:	2b00      	cmp	r3, #0
 8016190:	d012      	beq.n	80161b8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016192:	687b      	ldr	r3, [r7, #4]
 8016194:	3324      	adds	r3, #36	@ 0x24
 8016196:	4618      	mov	r0, r3
 8016198:	f000 fd16 	bl	8016bc8 <xTaskRemoveFromEventList>
 801619c:	4603      	mov	r3, r0
 801619e:	2b00      	cmp	r3, #0
 80161a0:	d001      	beq.n	80161a6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80161a2:	f000 fdf5 	bl	8016d90 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80161a6:	7bfb      	ldrb	r3, [r7, #15]
 80161a8:	3b01      	subs	r3, #1
 80161aa:	b2db      	uxtb	r3, r3
 80161ac:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80161ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80161b2:	2b00      	cmp	r3, #0
 80161b4:	dce9      	bgt.n	801618a <prvUnlockQueue+0x16>
 80161b6:	e000      	b.n	80161ba <prvUnlockQueue+0x46>
					break;
 80161b8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80161ba:	687b      	ldr	r3, [r7, #4]
 80161bc:	22ff      	movs	r2, #255	@ 0xff
 80161be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80161c2:	f001 fb91 	bl	80178e8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80161c6:	f001 fb59 	bl	801787c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80161ca:	687b      	ldr	r3, [r7, #4]
 80161cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80161d0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80161d2:	e011      	b.n	80161f8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80161d4:	687b      	ldr	r3, [r7, #4]
 80161d6:	691b      	ldr	r3, [r3, #16]
 80161d8:	2b00      	cmp	r3, #0
 80161da:	d012      	beq.n	8016202 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80161dc:	687b      	ldr	r3, [r7, #4]
 80161de:	3310      	adds	r3, #16
 80161e0:	4618      	mov	r0, r3
 80161e2:	f000 fcf1 	bl	8016bc8 <xTaskRemoveFromEventList>
 80161e6:	4603      	mov	r3, r0
 80161e8:	2b00      	cmp	r3, #0
 80161ea:	d001      	beq.n	80161f0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80161ec:	f000 fdd0 	bl	8016d90 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80161f0:	7bbb      	ldrb	r3, [r7, #14]
 80161f2:	3b01      	subs	r3, #1
 80161f4:	b2db      	uxtb	r3, r3
 80161f6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80161f8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80161fc:	2b00      	cmp	r3, #0
 80161fe:	dce9      	bgt.n	80161d4 <prvUnlockQueue+0x60>
 8016200:	e000      	b.n	8016204 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8016202:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8016204:	687b      	ldr	r3, [r7, #4]
 8016206:	22ff      	movs	r2, #255	@ 0xff
 8016208:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 801620c:	f001 fb6c 	bl	80178e8 <vPortExitCritical>
}
 8016210:	bf00      	nop
 8016212:	3710      	adds	r7, #16
 8016214:	46bd      	mov	sp, r7
 8016216:	bd80      	pop	{r7, pc}

08016218 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8016218:	b580      	push	{r7, lr}
 801621a:	b084      	sub	sp, #16
 801621c:	af00      	add	r7, sp, #0
 801621e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8016220:	f001 fb2c 	bl	801787c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8016224:	687b      	ldr	r3, [r7, #4]
 8016226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016228:	2b00      	cmp	r3, #0
 801622a:	d102      	bne.n	8016232 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 801622c:	2301      	movs	r3, #1
 801622e:	60fb      	str	r3, [r7, #12]
 8016230:	e001      	b.n	8016236 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8016232:	2300      	movs	r3, #0
 8016234:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8016236:	f001 fb57 	bl	80178e8 <vPortExitCritical>

	return xReturn;
 801623a:	68fb      	ldr	r3, [r7, #12]
}
 801623c:	4618      	mov	r0, r3
 801623e:	3710      	adds	r7, #16
 8016240:	46bd      	mov	sp, r7
 8016242:	bd80      	pop	{r7, pc}

08016244 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8016244:	b580      	push	{r7, lr}
 8016246:	b084      	sub	sp, #16
 8016248:	af00      	add	r7, sp, #0
 801624a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801624c:	f001 fb16 	bl	801787c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8016250:	687b      	ldr	r3, [r7, #4]
 8016252:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8016254:	687b      	ldr	r3, [r7, #4]
 8016256:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016258:	429a      	cmp	r2, r3
 801625a:	d102      	bne.n	8016262 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 801625c:	2301      	movs	r3, #1
 801625e:	60fb      	str	r3, [r7, #12]
 8016260:	e001      	b.n	8016266 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8016262:	2300      	movs	r3, #0
 8016264:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8016266:	f001 fb3f 	bl	80178e8 <vPortExitCritical>

	return xReturn;
 801626a:	68fb      	ldr	r3, [r7, #12]
}
 801626c:	4618      	mov	r0, r3
 801626e:	3710      	adds	r7, #16
 8016270:	46bd      	mov	sp, r7
 8016272:	bd80      	pop	{r7, pc}

08016274 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8016274:	b480      	push	{r7}
 8016276:	b085      	sub	sp, #20
 8016278:	af00      	add	r7, sp, #0
 801627a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801627c:	2300      	movs	r3, #0
 801627e:	60fb      	str	r3, [r7, #12]
 8016280:	e016      	b.n	80162b0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8016282:	4a10      	ldr	r2, [pc, #64]	@ (80162c4 <vQueueUnregisterQueue+0x50>)
 8016284:	68fb      	ldr	r3, [r7, #12]
 8016286:	00db      	lsls	r3, r3, #3
 8016288:	4413      	add	r3, r2
 801628a:	685b      	ldr	r3, [r3, #4]
 801628c:	687a      	ldr	r2, [r7, #4]
 801628e:	429a      	cmp	r2, r3
 8016290:	d10b      	bne.n	80162aa <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8016292:	4a0c      	ldr	r2, [pc, #48]	@ (80162c4 <vQueueUnregisterQueue+0x50>)
 8016294:	68fb      	ldr	r3, [r7, #12]
 8016296:	2100      	movs	r1, #0
 8016298:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 801629c:	4a09      	ldr	r2, [pc, #36]	@ (80162c4 <vQueueUnregisterQueue+0x50>)
 801629e:	68fb      	ldr	r3, [r7, #12]
 80162a0:	00db      	lsls	r3, r3, #3
 80162a2:	4413      	add	r3, r2
 80162a4:	2200      	movs	r2, #0
 80162a6:	605a      	str	r2, [r3, #4]
				break;
 80162a8:	e006      	b.n	80162b8 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80162aa:	68fb      	ldr	r3, [r7, #12]
 80162ac:	3301      	adds	r3, #1
 80162ae:	60fb      	str	r3, [r7, #12]
 80162b0:	68fb      	ldr	r3, [r7, #12]
 80162b2:	2b07      	cmp	r3, #7
 80162b4:	d9e5      	bls.n	8016282 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80162b6:	bf00      	nop
 80162b8:	bf00      	nop
 80162ba:	3714      	adds	r7, #20
 80162bc:	46bd      	mov	sp, r7
 80162be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162c2:	4770      	bx	lr
 80162c4:	200077b0 	.word	0x200077b0

080162c8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80162c8:	b580      	push	{r7, lr}
 80162ca:	b08e      	sub	sp, #56	@ 0x38
 80162cc:	af04      	add	r7, sp, #16
 80162ce:	60f8      	str	r0, [r7, #12]
 80162d0:	60b9      	str	r1, [r7, #8]
 80162d2:	607a      	str	r2, [r7, #4]
 80162d4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80162d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80162d8:	2b00      	cmp	r3, #0
 80162da:	d10d      	bne.n	80162f8 <xTaskCreateStatic+0x30>
	__asm volatile
 80162dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80162e0:	b672      	cpsid	i
 80162e2:	f383 8811 	msr	BASEPRI, r3
 80162e6:	f3bf 8f6f 	isb	sy
 80162ea:	f3bf 8f4f 	dsb	sy
 80162ee:	b662      	cpsie	i
 80162f0:	623b      	str	r3, [r7, #32]
}
 80162f2:	bf00      	nop
 80162f4:	bf00      	nop
 80162f6:	e7fd      	b.n	80162f4 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 80162f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80162fa:	2b00      	cmp	r3, #0
 80162fc:	d10d      	bne.n	801631a <xTaskCreateStatic+0x52>
	__asm volatile
 80162fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016302:	b672      	cpsid	i
 8016304:	f383 8811 	msr	BASEPRI, r3
 8016308:	f3bf 8f6f 	isb	sy
 801630c:	f3bf 8f4f 	dsb	sy
 8016310:	b662      	cpsie	i
 8016312:	61fb      	str	r3, [r7, #28]
}
 8016314:	bf00      	nop
 8016316:	bf00      	nop
 8016318:	e7fd      	b.n	8016316 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801631a:	2358      	movs	r3, #88	@ 0x58
 801631c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801631e:	693b      	ldr	r3, [r7, #16]
 8016320:	2b58      	cmp	r3, #88	@ 0x58
 8016322:	d00d      	beq.n	8016340 <xTaskCreateStatic+0x78>
	__asm volatile
 8016324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016328:	b672      	cpsid	i
 801632a:	f383 8811 	msr	BASEPRI, r3
 801632e:	f3bf 8f6f 	isb	sy
 8016332:	f3bf 8f4f 	dsb	sy
 8016336:	b662      	cpsie	i
 8016338:	61bb      	str	r3, [r7, #24]
}
 801633a:	bf00      	nop
 801633c:	bf00      	nop
 801633e:	e7fd      	b.n	801633c <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8016340:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8016342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016344:	2b00      	cmp	r3, #0
 8016346:	d01e      	beq.n	8016386 <xTaskCreateStatic+0xbe>
 8016348:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801634a:	2b00      	cmp	r3, #0
 801634c:	d01b      	beq.n	8016386 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801634e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016350:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8016352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016354:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016356:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8016358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801635a:	2202      	movs	r2, #2
 801635c:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8016360:	2300      	movs	r3, #0
 8016362:	9303      	str	r3, [sp, #12]
 8016364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016366:	9302      	str	r3, [sp, #8]
 8016368:	f107 0314 	add.w	r3, r7, #20
 801636c:	9301      	str	r3, [sp, #4]
 801636e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016370:	9300      	str	r3, [sp, #0]
 8016372:	683b      	ldr	r3, [r7, #0]
 8016374:	687a      	ldr	r2, [r7, #4]
 8016376:	68b9      	ldr	r1, [r7, #8]
 8016378:	68f8      	ldr	r0, [r7, #12]
 801637a:	f000 f850 	bl	801641e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801637e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8016380:	f000 f8e2 	bl	8016548 <prvAddNewTaskToReadyList>
 8016384:	e001      	b.n	801638a <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8016386:	2300      	movs	r3, #0
 8016388:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 801638a:	697b      	ldr	r3, [r7, #20]
	}
 801638c:	4618      	mov	r0, r3
 801638e:	3728      	adds	r7, #40	@ 0x28
 8016390:	46bd      	mov	sp, r7
 8016392:	bd80      	pop	{r7, pc}

08016394 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8016394:	b580      	push	{r7, lr}
 8016396:	b08c      	sub	sp, #48	@ 0x30
 8016398:	af04      	add	r7, sp, #16
 801639a:	60f8      	str	r0, [r7, #12]
 801639c:	60b9      	str	r1, [r7, #8]
 801639e:	603b      	str	r3, [r7, #0]
 80163a0:	4613      	mov	r3, r2
 80163a2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80163a4:	88fb      	ldrh	r3, [r7, #6]
 80163a6:	009b      	lsls	r3, r3, #2
 80163a8:	4618      	mov	r0, r3
 80163aa:	f001 fb95 	bl	8017ad8 <pvPortMalloc>
 80163ae:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80163b0:	697b      	ldr	r3, [r7, #20]
 80163b2:	2b00      	cmp	r3, #0
 80163b4:	d00e      	beq.n	80163d4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80163b6:	2058      	movs	r0, #88	@ 0x58
 80163b8:	f001 fb8e 	bl	8017ad8 <pvPortMalloc>
 80163bc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80163be:	69fb      	ldr	r3, [r7, #28]
 80163c0:	2b00      	cmp	r3, #0
 80163c2:	d003      	beq.n	80163cc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80163c4:	69fb      	ldr	r3, [r7, #28]
 80163c6:	697a      	ldr	r2, [r7, #20]
 80163c8:	631a      	str	r2, [r3, #48]	@ 0x30
 80163ca:	e005      	b.n	80163d8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80163cc:	6978      	ldr	r0, [r7, #20]
 80163ce:	f001 fc55 	bl	8017c7c <vPortFree>
 80163d2:	e001      	b.n	80163d8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80163d4:	2300      	movs	r3, #0
 80163d6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80163d8:	69fb      	ldr	r3, [r7, #28]
 80163da:	2b00      	cmp	r3, #0
 80163dc:	d017      	beq.n	801640e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80163de:	69fb      	ldr	r3, [r7, #28]
 80163e0:	2200      	movs	r2, #0
 80163e2:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80163e6:	88fa      	ldrh	r2, [r7, #6]
 80163e8:	2300      	movs	r3, #0
 80163ea:	9303      	str	r3, [sp, #12]
 80163ec:	69fb      	ldr	r3, [r7, #28]
 80163ee:	9302      	str	r3, [sp, #8]
 80163f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80163f2:	9301      	str	r3, [sp, #4]
 80163f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80163f6:	9300      	str	r3, [sp, #0]
 80163f8:	683b      	ldr	r3, [r7, #0]
 80163fa:	68b9      	ldr	r1, [r7, #8]
 80163fc:	68f8      	ldr	r0, [r7, #12]
 80163fe:	f000 f80e 	bl	801641e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8016402:	69f8      	ldr	r0, [r7, #28]
 8016404:	f000 f8a0 	bl	8016548 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8016408:	2301      	movs	r3, #1
 801640a:	61bb      	str	r3, [r7, #24]
 801640c:	e002      	b.n	8016414 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801640e:	f04f 33ff 	mov.w	r3, #4294967295
 8016412:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8016414:	69bb      	ldr	r3, [r7, #24]
	}
 8016416:	4618      	mov	r0, r3
 8016418:	3720      	adds	r7, #32
 801641a:	46bd      	mov	sp, r7
 801641c:	bd80      	pop	{r7, pc}

0801641e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801641e:	b580      	push	{r7, lr}
 8016420:	b088      	sub	sp, #32
 8016422:	af00      	add	r7, sp, #0
 8016424:	60f8      	str	r0, [r7, #12]
 8016426:	60b9      	str	r1, [r7, #8]
 8016428:	607a      	str	r2, [r7, #4]
 801642a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801642c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801642e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8016430:	687b      	ldr	r3, [r7, #4]
 8016432:	009b      	lsls	r3, r3, #2
 8016434:	461a      	mov	r2, r3
 8016436:	21a5      	movs	r1, #165	@ 0xa5
 8016438:	f001 fddc 	bl	8017ff4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801643c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801643e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8016440:	6879      	ldr	r1, [r7, #4]
 8016442:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8016446:	440b      	add	r3, r1
 8016448:	009b      	lsls	r3, r3, #2
 801644a:	4413      	add	r3, r2
 801644c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801644e:	69bb      	ldr	r3, [r7, #24]
 8016450:	f023 0307 	bic.w	r3, r3, #7
 8016454:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8016456:	69bb      	ldr	r3, [r7, #24]
 8016458:	f003 0307 	and.w	r3, r3, #7
 801645c:	2b00      	cmp	r3, #0
 801645e:	d00d      	beq.n	801647c <prvInitialiseNewTask+0x5e>
	__asm volatile
 8016460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016464:	b672      	cpsid	i
 8016466:	f383 8811 	msr	BASEPRI, r3
 801646a:	f3bf 8f6f 	isb	sy
 801646e:	f3bf 8f4f 	dsb	sy
 8016472:	b662      	cpsie	i
 8016474:	617b      	str	r3, [r7, #20]
}
 8016476:	bf00      	nop
 8016478:	bf00      	nop
 801647a:	e7fd      	b.n	8016478 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 801647c:	68bb      	ldr	r3, [r7, #8]
 801647e:	2b00      	cmp	r3, #0
 8016480:	d01f      	beq.n	80164c2 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8016482:	2300      	movs	r3, #0
 8016484:	61fb      	str	r3, [r7, #28]
 8016486:	e012      	b.n	80164ae <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8016488:	68ba      	ldr	r2, [r7, #8]
 801648a:	69fb      	ldr	r3, [r7, #28]
 801648c:	4413      	add	r3, r2
 801648e:	7819      	ldrb	r1, [r3, #0]
 8016490:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016492:	69fb      	ldr	r3, [r7, #28]
 8016494:	4413      	add	r3, r2
 8016496:	3334      	adds	r3, #52	@ 0x34
 8016498:	460a      	mov	r2, r1
 801649a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 801649c:	68ba      	ldr	r2, [r7, #8]
 801649e:	69fb      	ldr	r3, [r7, #28]
 80164a0:	4413      	add	r3, r2
 80164a2:	781b      	ldrb	r3, [r3, #0]
 80164a4:	2b00      	cmp	r3, #0
 80164a6:	d006      	beq.n	80164b6 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80164a8:	69fb      	ldr	r3, [r7, #28]
 80164aa:	3301      	adds	r3, #1
 80164ac:	61fb      	str	r3, [r7, #28]
 80164ae:	69fb      	ldr	r3, [r7, #28]
 80164b0:	2b0f      	cmp	r3, #15
 80164b2:	d9e9      	bls.n	8016488 <prvInitialiseNewTask+0x6a>
 80164b4:	e000      	b.n	80164b8 <prvInitialiseNewTask+0x9a>
			{
				break;
 80164b6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80164b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80164ba:	2200      	movs	r2, #0
 80164bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80164c0:	e003      	b.n	80164ca <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80164c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80164c4:	2200      	movs	r2, #0
 80164c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80164ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80164cc:	2b06      	cmp	r3, #6
 80164ce:	d901      	bls.n	80164d4 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80164d0:	2306      	movs	r3, #6
 80164d2:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80164d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80164d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80164d8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80164da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80164dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80164de:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80164e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80164e2:	2200      	movs	r2, #0
 80164e4:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80164e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80164e8:	3304      	adds	r3, #4
 80164ea:	4618      	mov	r0, r3
 80164ec:	f7fe fe04 	bl	80150f8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80164f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80164f2:	3318      	adds	r3, #24
 80164f4:	4618      	mov	r0, r3
 80164f6:	f7fe fdff 	bl	80150f8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80164fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80164fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80164fe:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016502:	f1c3 0207 	rsb	r2, r3, #7
 8016506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016508:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801650a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801650c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801650e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 8016510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016512:	2200      	movs	r2, #0
 8016514:	64da      	str	r2, [r3, #76]	@ 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8016516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016518:	2200      	movs	r2, #0
 801651a:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801651c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801651e:	2200      	movs	r2, #0
 8016520:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8016524:	683a      	ldr	r2, [r7, #0]
 8016526:	68f9      	ldr	r1, [r7, #12]
 8016528:	69b8      	ldr	r0, [r7, #24]
 801652a:	f001 f89b 	bl	8017664 <pxPortInitialiseStack>
 801652e:	4602      	mov	r2, r0
 8016530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016532:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8016534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016536:	2b00      	cmp	r3, #0
 8016538:	d002      	beq.n	8016540 <prvInitialiseNewTask+0x122>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801653a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801653c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801653e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016540:	bf00      	nop
 8016542:	3720      	adds	r7, #32
 8016544:	46bd      	mov	sp, r7
 8016546:	bd80      	pop	{r7, pc}

08016548 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8016548:	b580      	push	{r7, lr}
 801654a:	b082      	sub	sp, #8
 801654c:	af00      	add	r7, sp, #0
 801654e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8016550:	f001 f994 	bl	801787c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8016554:	4b2a      	ldr	r3, [pc, #168]	@ (8016600 <prvAddNewTaskToReadyList+0xb8>)
 8016556:	681b      	ldr	r3, [r3, #0]
 8016558:	3301      	adds	r3, #1
 801655a:	4a29      	ldr	r2, [pc, #164]	@ (8016600 <prvAddNewTaskToReadyList+0xb8>)
 801655c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 801655e:	4b29      	ldr	r3, [pc, #164]	@ (8016604 <prvAddNewTaskToReadyList+0xbc>)
 8016560:	681b      	ldr	r3, [r3, #0]
 8016562:	2b00      	cmp	r3, #0
 8016564:	d109      	bne.n	801657a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8016566:	4a27      	ldr	r2, [pc, #156]	@ (8016604 <prvAddNewTaskToReadyList+0xbc>)
 8016568:	687b      	ldr	r3, [r7, #4]
 801656a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 801656c:	4b24      	ldr	r3, [pc, #144]	@ (8016600 <prvAddNewTaskToReadyList+0xb8>)
 801656e:	681b      	ldr	r3, [r3, #0]
 8016570:	2b01      	cmp	r3, #1
 8016572:	d110      	bne.n	8016596 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8016574:	f000 fc32 	bl	8016ddc <prvInitialiseTaskLists>
 8016578:	e00d      	b.n	8016596 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801657a:	4b23      	ldr	r3, [pc, #140]	@ (8016608 <prvAddNewTaskToReadyList+0xc0>)
 801657c:	681b      	ldr	r3, [r3, #0]
 801657e:	2b00      	cmp	r3, #0
 8016580:	d109      	bne.n	8016596 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8016582:	4b20      	ldr	r3, [pc, #128]	@ (8016604 <prvAddNewTaskToReadyList+0xbc>)
 8016584:	681b      	ldr	r3, [r3, #0]
 8016586:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016588:	687b      	ldr	r3, [r7, #4]
 801658a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801658c:	429a      	cmp	r2, r3
 801658e:	d802      	bhi.n	8016596 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8016590:	4a1c      	ldr	r2, [pc, #112]	@ (8016604 <prvAddNewTaskToReadyList+0xbc>)
 8016592:	687b      	ldr	r3, [r7, #4]
 8016594:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8016596:	4b1d      	ldr	r3, [pc, #116]	@ (801660c <prvAddNewTaskToReadyList+0xc4>)
 8016598:	681b      	ldr	r3, [r3, #0]
 801659a:	3301      	adds	r3, #1
 801659c:	4a1b      	ldr	r2, [pc, #108]	@ (801660c <prvAddNewTaskToReadyList+0xc4>)
 801659e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80165a0:	687b      	ldr	r3, [r7, #4]
 80165a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80165a4:	2201      	movs	r2, #1
 80165a6:	409a      	lsls	r2, r3
 80165a8:	4b19      	ldr	r3, [pc, #100]	@ (8016610 <prvAddNewTaskToReadyList+0xc8>)
 80165aa:	681b      	ldr	r3, [r3, #0]
 80165ac:	4313      	orrs	r3, r2
 80165ae:	4a18      	ldr	r2, [pc, #96]	@ (8016610 <prvAddNewTaskToReadyList+0xc8>)
 80165b0:	6013      	str	r3, [r2, #0]
 80165b2:	687b      	ldr	r3, [r7, #4]
 80165b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80165b6:	4613      	mov	r3, r2
 80165b8:	009b      	lsls	r3, r3, #2
 80165ba:	4413      	add	r3, r2
 80165bc:	009b      	lsls	r3, r3, #2
 80165be:	4a15      	ldr	r2, [pc, #84]	@ (8016614 <prvAddNewTaskToReadyList+0xcc>)
 80165c0:	441a      	add	r2, r3
 80165c2:	687b      	ldr	r3, [r7, #4]
 80165c4:	3304      	adds	r3, #4
 80165c6:	4619      	mov	r1, r3
 80165c8:	4610      	mov	r0, r2
 80165ca:	f7fe fda2 	bl	8015112 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80165ce:	f001 f98b 	bl	80178e8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80165d2:	4b0d      	ldr	r3, [pc, #52]	@ (8016608 <prvAddNewTaskToReadyList+0xc0>)
 80165d4:	681b      	ldr	r3, [r3, #0]
 80165d6:	2b00      	cmp	r3, #0
 80165d8:	d00e      	beq.n	80165f8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80165da:	4b0a      	ldr	r3, [pc, #40]	@ (8016604 <prvAddNewTaskToReadyList+0xbc>)
 80165dc:	681b      	ldr	r3, [r3, #0]
 80165de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80165e0:	687b      	ldr	r3, [r7, #4]
 80165e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80165e4:	429a      	cmp	r2, r3
 80165e6:	d207      	bcs.n	80165f8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80165e8:	4b0b      	ldr	r3, [pc, #44]	@ (8016618 <prvAddNewTaskToReadyList+0xd0>)
 80165ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80165ee:	601a      	str	r2, [r3, #0]
 80165f0:	f3bf 8f4f 	dsb	sy
 80165f4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80165f8:	bf00      	nop
 80165fa:	3708      	adds	r7, #8
 80165fc:	46bd      	mov	sp, r7
 80165fe:	bd80      	pop	{r7, pc}
 8016600:	200078f0 	.word	0x200078f0
 8016604:	200077f0 	.word	0x200077f0
 8016608:	200078fc 	.word	0x200078fc
 801660c:	2000790c 	.word	0x2000790c
 8016610:	200078f8 	.word	0x200078f8
 8016614:	200077f4 	.word	0x200077f4
 8016618:	e000ed04 	.word	0xe000ed04

0801661c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 801661c:	b580      	push	{r7, lr}
 801661e:	b084      	sub	sp, #16
 8016620:	af00      	add	r7, sp, #0
 8016622:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8016624:	2300      	movs	r3, #0
 8016626:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8016628:	687b      	ldr	r3, [r7, #4]
 801662a:	2b00      	cmp	r3, #0
 801662c:	d01a      	beq.n	8016664 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801662e:	4b15      	ldr	r3, [pc, #84]	@ (8016684 <vTaskDelay+0x68>)
 8016630:	681b      	ldr	r3, [r3, #0]
 8016632:	2b00      	cmp	r3, #0
 8016634:	d00d      	beq.n	8016652 <vTaskDelay+0x36>
	__asm volatile
 8016636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801663a:	b672      	cpsid	i
 801663c:	f383 8811 	msr	BASEPRI, r3
 8016640:	f3bf 8f6f 	isb	sy
 8016644:	f3bf 8f4f 	dsb	sy
 8016648:	b662      	cpsie	i
 801664a:	60bb      	str	r3, [r7, #8]
}
 801664c:	bf00      	nop
 801664e:	bf00      	nop
 8016650:	e7fd      	b.n	801664e <vTaskDelay+0x32>
			vTaskSuspendAll();
 8016652:	f000 f881 	bl	8016758 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8016656:	2100      	movs	r1, #0
 8016658:	6878      	ldr	r0, [r7, #4]
 801665a:	f000 ff9d 	bl	8017598 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801665e:	f000 f889 	bl	8016774 <xTaskResumeAll>
 8016662:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8016664:	68fb      	ldr	r3, [r7, #12]
 8016666:	2b00      	cmp	r3, #0
 8016668:	d107      	bne.n	801667a <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 801666a:	4b07      	ldr	r3, [pc, #28]	@ (8016688 <vTaskDelay+0x6c>)
 801666c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016670:	601a      	str	r2, [r3, #0]
 8016672:	f3bf 8f4f 	dsb	sy
 8016676:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801667a:	bf00      	nop
 801667c:	3710      	adds	r7, #16
 801667e:	46bd      	mov	sp, r7
 8016680:	bd80      	pop	{r7, pc}
 8016682:	bf00      	nop
 8016684:	20007918 	.word	0x20007918
 8016688:	e000ed04 	.word	0xe000ed04

0801668c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 801668c:	b580      	push	{r7, lr}
 801668e:	b08a      	sub	sp, #40	@ 0x28
 8016690:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8016692:	2300      	movs	r3, #0
 8016694:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8016696:	2300      	movs	r3, #0
 8016698:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801669a:	463a      	mov	r2, r7
 801669c:	1d39      	adds	r1, r7, #4
 801669e:	f107 0308 	add.w	r3, r7, #8
 80166a2:	4618      	mov	r0, r3
 80166a4:	f7e9 ff64 	bl	8000570 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80166a8:	6839      	ldr	r1, [r7, #0]
 80166aa:	687b      	ldr	r3, [r7, #4]
 80166ac:	68ba      	ldr	r2, [r7, #8]
 80166ae:	9202      	str	r2, [sp, #8]
 80166b0:	9301      	str	r3, [sp, #4]
 80166b2:	2300      	movs	r3, #0
 80166b4:	9300      	str	r3, [sp, #0]
 80166b6:	2300      	movs	r3, #0
 80166b8:	460a      	mov	r2, r1
 80166ba:	4921      	ldr	r1, [pc, #132]	@ (8016740 <vTaskStartScheduler+0xb4>)
 80166bc:	4821      	ldr	r0, [pc, #132]	@ (8016744 <vTaskStartScheduler+0xb8>)
 80166be:	f7ff fe03 	bl	80162c8 <xTaskCreateStatic>
 80166c2:	4603      	mov	r3, r0
 80166c4:	4a20      	ldr	r2, [pc, #128]	@ (8016748 <vTaskStartScheduler+0xbc>)
 80166c6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80166c8:	4b1f      	ldr	r3, [pc, #124]	@ (8016748 <vTaskStartScheduler+0xbc>)
 80166ca:	681b      	ldr	r3, [r3, #0]
 80166cc:	2b00      	cmp	r3, #0
 80166ce:	d002      	beq.n	80166d6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80166d0:	2301      	movs	r3, #1
 80166d2:	617b      	str	r3, [r7, #20]
 80166d4:	e001      	b.n	80166da <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80166d6:	2300      	movs	r3, #0
 80166d8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80166da:	697b      	ldr	r3, [r7, #20]
 80166dc:	2b01      	cmp	r3, #1
 80166de:	d118      	bne.n	8016712 <vTaskStartScheduler+0x86>
	__asm volatile
 80166e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80166e4:	b672      	cpsid	i
 80166e6:	f383 8811 	msr	BASEPRI, r3
 80166ea:	f3bf 8f6f 	isb	sy
 80166ee:	f3bf 8f4f 	dsb	sy
 80166f2:	b662      	cpsie	i
 80166f4:	613b      	str	r3, [r7, #16]
}
 80166f6:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80166f8:	4b14      	ldr	r3, [pc, #80]	@ (801674c <vTaskStartScheduler+0xc0>)
 80166fa:	f04f 32ff 	mov.w	r2, #4294967295
 80166fe:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8016700:	4b13      	ldr	r3, [pc, #76]	@ (8016750 <vTaskStartScheduler+0xc4>)
 8016702:	2201      	movs	r2, #1
 8016704:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8016706:	4b13      	ldr	r3, [pc, #76]	@ (8016754 <vTaskStartScheduler+0xc8>)
 8016708:	2200      	movs	r2, #0
 801670a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801670c:	f001 f838 	bl	8017780 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8016710:	e011      	b.n	8016736 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8016712:	697b      	ldr	r3, [r7, #20]
 8016714:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016718:	d10d      	bne.n	8016736 <vTaskStartScheduler+0xaa>
	__asm volatile
 801671a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801671e:	b672      	cpsid	i
 8016720:	f383 8811 	msr	BASEPRI, r3
 8016724:	f3bf 8f6f 	isb	sy
 8016728:	f3bf 8f4f 	dsb	sy
 801672c:	b662      	cpsie	i
 801672e:	60fb      	str	r3, [r7, #12]
}
 8016730:	bf00      	nop
 8016732:	bf00      	nop
 8016734:	e7fd      	b.n	8016732 <vTaskStartScheduler+0xa6>
}
 8016736:	bf00      	nop
 8016738:	3718      	adds	r7, #24
 801673a:	46bd      	mov	sp, r7
 801673c:	bd80      	pop	{r7, pc}
 801673e:	bf00      	nop
 8016740:	08018164 	.word	0x08018164
 8016744:	08016da9 	.word	0x08016da9
 8016748:	20007914 	.word	0x20007914
 801674c:	20007910 	.word	0x20007910
 8016750:	200078fc 	.word	0x200078fc
 8016754:	200078f4 	.word	0x200078f4

08016758 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8016758:	b480      	push	{r7}
 801675a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 801675c:	4b04      	ldr	r3, [pc, #16]	@ (8016770 <vTaskSuspendAll+0x18>)
 801675e:	681b      	ldr	r3, [r3, #0]
 8016760:	3301      	adds	r3, #1
 8016762:	4a03      	ldr	r2, [pc, #12]	@ (8016770 <vTaskSuspendAll+0x18>)
 8016764:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8016766:	bf00      	nop
 8016768:	46bd      	mov	sp, r7
 801676a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801676e:	4770      	bx	lr
 8016770:	20007918 	.word	0x20007918

08016774 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8016774:	b580      	push	{r7, lr}
 8016776:	b084      	sub	sp, #16
 8016778:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801677a:	2300      	movs	r3, #0
 801677c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801677e:	2300      	movs	r3, #0
 8016780:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8016782:	4b43      	ldr	r3, [pc, #268]	@ (8016890 <xTaskResumeAll+0x11c>)
 8016784:	681b      	ldr	r3, [r3, #0]
 8016786:	2b00      	cmp	r3, #0
 8016788:	d10d      	bne.n	80167a6 <xTaskResumeAll+0x32>
	__asm volatile
 801678a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801678e:	b672      	cpsid	i
 8016790:	f383 8811 	msr	BASEPRI, r3
 8016794:	f3bf 8f6f 	isb	sy
 8016798:	f3bf 8f4f 	dsb	sy
 801679c:	b662      	cpsie	i
 801679e:	603b      	str	r3, [r7, #0]
}
 80167a0:	bf00      	nop
 80167a2:	bf00      	nop
 80167a4:	e7fd      	b.n	80167a2 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80167a6:	f001 f869 	bl	801787c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80167aa:	4b39      	ldr	r3, [pc, #228]	@ (8016890 <xTaskResumeAll+0x11c>)
 80167ac:	681b      	ldr	r3, [r3, #0]
 80167ae:	3b01      	subs	r3, #1
 80167b0:	4a37      	ldr	r2, [pc, #220]	@ (8016890 <xTaskResumeAll+0x11c>)
 80167b2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80167b4:	4b36      	ldr	r3, [pc, #216]	@ (8016890 <xTaskResumeAll+0x11c>)
 80167b6:	681b      	ldr	r3, [r3, #0]
 80167b8:	2b00      	cmp	r3, #0
 80167ba:	d161      	bne.n	8016880 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80167bc:	4b35      	ldr	r3, [pc, #212]	@ (8016894 <xTaskResumeAll+0x120>)
 80167be:	681b      	ldr	r3, [r3, #0]
 80167c0:	2b00      	cmp	r3, #0
 80167c2:	d05d      	beq.n	8016880 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80167c4:	e02e      	b.n	8016824 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80167c6:	4b34      	ldr	r3, [pc, #208]	@ (8016898 <xTaskResumeAll+0x124>)
 80167c8:	68db      	ldr	r3, [r3, #12]
 80167ca:	68db      	ldr	r3, [r3, #12]
 80167cc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80167ce:	68fb      	ldr	r3, [r7, #12]
 80167d0:	3318      	adds	r3, #24
 80167d2:	4618      	mov	r0, r3
 80167d4:	f7fe fcfa 	bl	80151cc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80167d8:	68fb      	ldr	r3, [r7, #12]
 80167da:	3304      	adds	r3, #4
 80167dc:	4618      	mov	r0, r3
 80167de:	f7fe fcf5 	bl	80151cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80167e2:	68fb      	ldr	r3, [r7, #12]
 80167e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80167e6:	2201      	movs	r2, #1
 80167e8:	409a      	lsls	r2, r3
 80167ea:	4b2c      	ldr	r3, [pc, #176]	@ (801689c <xTaskResumeAll+0x128>)
 80167ec:	681b      	ldr	r3, [r3, #0]
 80167ee:	4313      	orrs	r3, r2
 80167f0:	4a2a      	ldr	r2, [pc, #168]	@ (801689c <xTaskResumeAll+0x128>)
 80167f2:	6013      	str	r3, [r2, #0]
 80167f4:	68fb      	ldr	r3, [r7, #12]
 80167f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80167f8:	4613      	mov	r3, r2
 80167fa:	009b      	lsls	r3, r3, #2
 80167fc:	4413      	add	r3, r2
 80167fe:	009b      	lsls	r3, r3, #2
 8016800:	4a27      	ldr	r2, [pc, #156]	@ (80168a0 <xTaskResumeAll+0x12c>)
 8016802:	441a      	add	r2, r3
 8016804:	68fb      	ldr	r3, [r7, #12]
 8016806:	3304      	adds	r3, #4
 8016808:	4619      	mov	r1, r3
 801680a:	4610      	mov	r0, r2
 801680c:	f7fe fc81 	bl	8015112 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8016810:	68fb      	ldr	r3, [r7, #12]
 8016812:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016814:	4b23      	ldr	r3, [pc, #140]	@ (80168a4 <xTaskResumeAll+0x130>)
 8016816:	681b      	ldr	r3, [r3, #0]
 8016818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801681a:	429a      	cmp	r2, r3
 801681c:	d302      	bcc.n	8016824 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 801681e:	4b22      	ldr	r3, [pc, #136]	@ (80168a8 <xTaskResumeAll+0x134>)
 8016820:	2201      	movs	r2, #1
 8016822:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8016824:	4b1c      	ldr	r3, [pc, #112]	@ (8016898 <xTaskResumeAll+0x124>)
 8016826:	681b      	ldr	r3, [r3, #0]
 8016828:	2b00      	cmp	r3, #0
 801682a:	d1cc      	bne.n	80167c6 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801682c:	68fb      	ldr	r3, [r7, #12]
 801682e:	2b00      	cmp	r3, #0
 8016830:	d001      	beq.n	8016836 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8016832:	f000 fb73 	bl	8016f1c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8016836:	4b1d      	ldr	r3, [pc, #116]	@ (80168ac <xTaskResumeAll+0x138>)
 8016838:	681b      	ldr	r3, [r3, #0]
 801683a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 801683c:	687b      	ldr	r3, [r7, #4]
 801683e:	2b00      	cmp	r3, #0
 8016840:	d010      	beq.n	8016864 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8016842:	f000 f859 	bl	80168f8 <xTaskIncrementTick>
 8016846:	4603      	mov	r3, r0
 8016848:	2b00      	cmp	r3, #0
 801684a:	d002      	beq.n	8016852 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 801684c:	4b16      	ldr	r3, [pc, #88]	@ (80168a8 <xTaskResumeAll+0x134>)
 801684e:	2201      	movs	r2, #1
 8016850:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8016852:	687b      	ldr	r3, [r7, #4]
 8016854:	3b01      	subs	r3, #1
 8016856:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8016858:	687b      	ldr	r3, [r7, #4]
 801685a:	2b00      	cmp	r3, #0
 801685c:	d1f1      	bne.n	8016842 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 801685e:	4b13      	ldr	r3, [pc, #76]	@ (80168ac <xTaskResumeAll+0x138>)
 8016860:	2200      	movs	r2, #0
 8016862:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8016864:	4b10      	ldr	r3, [pc, #64]	@ (80168a8 <xTaskResumeAll+0x134>)
 8016866:	681b      	ldr	r3, [r3, #0]
 8016868:	2b00      	cmp	r3, #0
 801686a:	d009      	beq.n	8016880 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801686c:	2301      	movs	r3, #1
 801686e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8016870:	4b0f      	ldr	r3, [pc, #60]	@ (80168b0 <xTaskResumeAll+0x13c>)
 8016872:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016876:	601a      	str	r2, [r3, #0]
 8016878:	f3bf 8f4f 	dsb	sy
 801687c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8016880:	f001 f832 	bl	80178e8 <vPortExitCritical>

	return xAlreadyYielded;
 8016884:	68bb      	ldr	r3, [r7, #8]
}
 8016886:	4618      	mov	r0, r3
 8016888:	3710      	adds	r7, #16
 801688a:	46bd      	mov	sp, r7
 801688c:	bd80      	pop	{r7, pc}
 801688e:	bf00      	nop
 8016890:	20007918 	.word	0x20007918
 8016894:	200078f0 	.word	0x200078f0
 8016898:	200078b0 	.word	0x200078b0
 801689c:	200078f8 	.word	0x200078f8
 80168a0:	200077f4 	.word	0x200077f4
 80168a4:	200077f0 	.word	0x200077f0
 80168a8:	20007904 	.word	0x20007904
 80168ac:	20007900 	.word	0x20007900
 80168b0:	e000ed04 	.word	0xe000ed04

080168b4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80168b4:	b480      	push	{r7}
 80168b6:	b083      	sub	sp, #12
 80168b8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80168ba:	4b05      	ldr	r3, [pc, #20]	@ (80168d0 <xTaskGetTickCount+0x1c>)
 80168bc:	681b      	ldr	r3, [r3, #0]
 80168be:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80168c0:	687b      	ldr	r3, [r7, #4]
}
 80168c2:	4618      	mov	r0, r3
 80168c4:	370c      	adds	r7, #12
 80168c6:	46bd      	mov	sp, r7
 80168c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168cc:	4770      	bx	lr
 80168ce:	bf00      	nop
 80168d0:	200078f4 	.word	0x200078f4

080168d4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80168d4:	b580      	push	{r7, lr}
 80168d6:	b082      	sub	sp, #8
 80168d8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80168da:	f001 f8b7 	bl	8017a4c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80168de:	2300      	movs	r3, #0
 80168e0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80168e2:	4b04      	ldr	r3, [pc, #16]	@ (80168f4 <xTaskGetTickCountFromISR+0x20>)
 80168e4:	681b      	ldr	r3, [r3, #0]
 80168e6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80168e8:	683b      	ldr	r3, [r7, #0]
}
 80168ea:	4618      	mov	r0, r3
 80168ec:	3708      	adds	r7, #8
 80168ee:	46bd      	mov	sp, r7
 80168f0:	bd80      	pop	{r7, pc}
 80168f2:	bf00      	nop
 80168f4:	200078f4 	.word	0x200078f4

080168f8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80168f8:	b580      	push	{r7, lr}
 80168fa:	b086      	sub	sp, #24
 80168fc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80168fe:	2300      	movs	r3, #0
 8016900:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016902:	4b50      	ldr	r3, [pc, #320]	@ (8016a44 <xTaskIncrementTick+0x14c>)
 8016904:	681b      	ldr	r3, [r3, #0]
 8016906:	2b00      	cmp	r3, #0
 8016908:	f040 808b 	bne.w	8016a22 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801690c:	4b4e      	ldr	r3, [pc, #312]	@ (8016a48 <xTaskIncrementTick+0x150>)
 801690e:	681b      	ldr	r3, [r3, #0]
 8016910:	3301      	adds	r3, #1
 8016912:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8016914:	4a4c      	ldr	r2, [pc, #304]	@ (8016a48 <xTaskIncrementTick+0x150>)
 8016916:	693b      	ldr	r3, [r7, #16]
 8016918:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801691a:	693b      	ldr	r3, [r7, #16]
 801691c:	2b00      	cmp	r3, #0
 801691e:	d123      	bne.n	8016968 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8016920:	4b4a      	ldr	r3, [pc, #296]	@ (8016a4c <xTaskIncrementTick+0x154>)
 8016922:	681b      	ldr	r3, [r3, #0]
 8016924:	681b      	ldr	r3, [r3, #0]
 8016926:	2b00      	cmp	r3, #0
 8016928:	d00d      	beq.n	8016946 <xTaskIncrementTick+0x4e>
	__asm volatile
 801692a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801692e:	b672      	cpsid	i
 8016930:	f383 8811 	msr	BASEPRI, r3
 8016934:	f3bf 8f6f 	isb	sy
 8016938:	f3bf 8f4f 	dsb	sy
 801693c:	b662      	cpsie	i
 801693e:	603b      	str	r3, [r7, #0]
}
 8016940:	bf00      	nop
 8016942:	bf00      	nop
 8016944:	e7fd      	b.n	8016942 <xTaskIncrementTick+0x4a>
 8016946:	4b41      	ldr	r3, [pc, #260]	@ (8016a4c <xTaskIncrementTick+0x154>)
 8016948:	681b      	ldr	r3, [r3, #0]
 801694a:	60fb      	str	r3, [r7, #12]
 801694c:	4b40      	ldr	r3, [pc, #256]	@ (8016a50 <xTaskIncrementTick+0x158>)
 801694e:	681b      	ldr	r3, [r3, #0]
 8016950:	4a3e      	ldr	r2, [pc, #248]	@ (8016a4c <xTaskIncrementTick+0x154>)
 8016952:	6013      	str	r3, [r2, #0]
 8016954:	4a3e      	ldr	r2, [pc, #248]	@ (8016a50 <xTaskIncrementTick+0x158>)
 8016956:	68fb      	ldr	r3, [r7, #12]
 8016958:	6013      	str	r3, [r2, #0]
 801695a:	4b3e      	ldr	r3, [pc, #248]	@ (8016a54 <xTaskIncrementTick+0x15c>)
 801695c:	681b      	ldr	r3, [r3, #0]
 801695e:	3301      	adds	r3, #1
 8016960:	4a3c      	ldr	r2, [pc, #240]	@ (8016a54 <xTaskIncrementTick+0x15c>)
 8016962:	6013      	str	r3, [r2, #0]
 8016964:	f000 fada 	bl	8016f1c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8016968:	4b3b      	ldr	r3, [pc, #236]	@ (8016a58 <xTaskIncrementTick+0x160>)
 801696a:	681b      	ldr	r3, [r3, #0]
 801696c:	693a      	ldr	r2, [r7, #16]
 801696e:	429a      	cmp	r2, r3
 8016970:	d348      	bcc.n	8016a04 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8016972:	4b36      	ldr	r3, [pc, #216]	@ (8016a4c <xTaskIncrementTick+0x154>)
 8016974:	681b      	ldr	r3, [r3, #0]
 8016976:	681b      	ldr	r3, [r3, #0]
 8016978:	2b00      	cmp	r3, #0
 801697a:	d104      	bne.n	8016986 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801697c:	4b36      	ldr	r3, [pc, #216]	@ (8016a58 <xTaskIncrementTick+0x160>)
 801697e:	f04f 32ff 	mov.w	r2, #4294967295
 8016982:	601a      	str	r2, [r3, #0]
					break;
 8016984:	e03e      	b.n	8016a04 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016986:	4b31      	ldr	r3, [pc, #196]	@ (8016a4c <xTaskIncrementTick+0x154>)
 8016988:	681b      	ldr	r3, [r3, #0]
 801698a:	68db      	ldr	r3, [r3, #12]
 801698c:	68db      	ldr	r3, [r3, #12]
 801698e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8016990:	68bb      	ldr	r3, [r7, #8]
 8016992:	685b      	ldr	r3, [r3, #4]
 8016994:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8016996:	693a      	ldr	r2, [r7, #16]
 8016998:	687b      	ldr	r3, [r7, #4]
 801699a:	429a      	cmp	r2, r3
 801699c:	d203      	bcs.n	80169a6 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801699e:	4a2e      	ldr	r2, [pc, #184]	@ (8016a58 <xTaskIncrementTick+0x160>)
 80169a0:	687b      	ldr	r3, [r7, #4]
 80169a2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80169a4:	e02e      	b.n	8016a04 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80169a6:	68bb      	ldr	r3, [r7, #8]
 80169a8:	3304      	adds	r3, #4
 80169aa:	4618      	mov	r0, r3
 80169ac:	f7fe fc0e 	bl	80151cc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80169b0:	68bb      	ldr	r3, [r7, #8]
 80169b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80169b4:	2b00      	cmp	r3, #0
 80169b6:	d004      	beq.n	80169c2 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80169b8:	68bb      	ldr	r3, [r7, #8]
 80169ba:	3318      	adds	r3, #24
 80169bc:	4618      	mov	r0, r3
 80169be:	f7fe fc05 	bl	80151cc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80169c2:	68bb      	ldr	r3, [r7, #8]
 80169c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80169c6:	2201      	movs	r2, #1
 80169c8:	409a      	lsls	r2, r3
 80169ca:	4b24      	ldr	r3, [pc, #144]	@ (8016a5c <xTaskIncrementTick+0x164>)
 80169cc:	681b      	ldr	r3, [r3, #0]
 80169ce:	4313      	orrs	r3, r2
 80169d0:	4a22      	ldr	r2, [pc, #136]	@ (8016a5c <xTaskIncrementTick+0x164>)
 80169d2:	6013      	str	r3, [r2, #0]
 80169d4:	68bb      	ldr	r3, [r7, #8]
 80169d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80169d8:	4613      	mov	r3, r2
 80169da:	009b      	lsls	r3, r3, #2
 80169dc:	4413      	add	r3, r2
 80169de:	009b      	lsls	r3, r3, #2
 80169e0:	4a1f      	ldr	r2, [pc, #124]	@ (8016a60 <xTaskIncrementTick+0x168>)
 80169e2:	441a      	add	r2, r3
 80169e4:	68bb      	ldr	r3, [r7, #8]
 80169e6:	3304      	adds	r3, #4
 80169e8:	4619      	mov	r1, r3
 80169ea:	4610      	mov	r0, r2
 80169ec:	f7fe fb91 	bl	8015112 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80169f0:	68bb      	ldr	r3, [r7, #8]
 80169f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80169f4:	4b1b      	ldr	r3, [pc, #108]	@ (8016a64 <xTaskIncrementTick+0x16c>)
 80169f6:	681b      	ldr	r3, [r3, #0]
 80169f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80169fa:	429a      	cmp	r2, r3
 80169fc:	d3b9      	bcc.n	8016972 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 80169fe:	2301      	movs	r3, #1
 8016a00:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8016a02:	e7b6      	b.n	8016972 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8016a04:	4b17      	ldr	r3, [pc, #92]	@ (8016a64 <xTaskIncrementTick+0x16c>)
 8016a06:	681b      	ldr	r3, [r3, #0]
 8016a08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016a0a:	4915      	ldr	r1, [pc, #84]	@ (8016a60 <xTaskIncrementTick+0x168>)
 8016a0c:	4613      	mov	r3, r2
 8016a0e:	009b      	lsls	r3, r3, #2
 8016a10:	4413      	add	r3, r2
 8016a12:	009b      	lsls	r3, r3, #2
 8016a14:	440b      	add	r3, r1
 8016a16:	681b      	ldr	r3, [r3, #0]
 8016a18:	2b01      	cmp	r3, #1
 8016a1a:	d907      	bls.n	8016a2c <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8016a1c:	2301      	movs	r3, #1
 8016a1e:	617b      	str	r3, [r7, #20]
 8016a20:	e004      	b.n	8016a2c <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8016a22:	4b11      	ldr	r3, [pc, #68]	@ (8016a68 <xTaskIncrementTick+0x170>)
 8016a24:	681b      	ldr	r3, [r3, #0]
 8016a26:	3301      	adds	r3, #1
 8016a28:	4a0f      	ldr	r2, [pc, #60]	@ (8016a68 <xTaskIncrementTick+0x170>)
 8016a2a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8016a2c:	4b0f      	ldr	r3, [pc, #60]	@ (8016a6c <xTaskIncrementTick+0x174>)
 8016a2e:	681b      	ldr	r3, [r3, #0]
 8016a30:	2b00      	cmp	r3, #0
 8016a32:	d001      	beq.n	8016a38 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8016a34:	2301      	movs	r3, #1
 8016a36:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8016a38:	697b      	ldr	r3, [r7, #20]
}
 8016a3a:	4618      	mov	r0, r3
 8016a3c:	3718      	adds	r7, #24
 8016a3e:	46bd      	mov	sp, r7
 8016a40:	bd80      	pop	{r7, pc}
 8016a42:	bf00      	nop
 8016a44:	20007918 	.word	0x20007918
 8016a48:	200078f4 	.word	0x200078f4
 8016a4c:	200078a8 	.word	0x200078a8
 8016a50:	200078ac 	.word	0x200078ac
 8016a54:	20007908 	.word	0x20007908
 8016a58:	20007910 	.word	0x20007910
 8016a5c:	200078f8 	.word	0x200078f8
 8016a60:	200077f4 	.word	0x200077f4
 8016a64:	200077f0 	.word	0x200077f0
 8016a68:	20007900 	.word	0x20007900
 8016a6c:	20007904 	.word	0x20007904

08016a70 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8016a70:	b580      	push	{r7, lr}
 8016a72:	b088      	sub	sp, #32
 8016a74:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8016a76:	4b3b      	ldr	r3, [pc, #236]	@ (8016b64 <vTaskSwitchContext+0xf4>)
 8016a78:	681b      	ldr	r3, [r3, #0]
 8016a7a:	2b00      	cmp	r3, #0
 8016a7c:	d003      	beq.n	8016a86 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8016a7e:	4b3a      	ldr	r3, [pc, #232]	@ (8016b68 <vTaskSwitchContext+0xf8>)
 8016a80:	2201      	movs	r2, #1
 8016a82:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8016a84:	e069      	b.n	8016b5a <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 8016a86:	4b38      	ldr	r3, [pc, #224]	@ (8016b68 <vTaskSwitchContext+0xf8>)
 8016a88:	2200      	movs	r2, #0
 8016a8a:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8016a8c:	4b37      	ldr	r3, [pc, #220]	@ (8016b6c <vTaskSwitchContext+0xfc>)
 8016a8e:	681b      	ldr	r3, [r3, #0]
 8016a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016a92:	61fb      	str	r3, [r7, #28]
 8016a94:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8016a98:	61bb      	str	r3, [r7, #24]
 8016a9a:	69fb      	ldr	r3, [r7, #28]
 8016a9c:	681b      	ldr	r3, [r3, #0]
 8016a9e:	69ba      	ldr	r2, [r7, #24]
 8016aa0:	429a      	cmp	r2, r3
 8016aa2:	d111      	bne.n	8016ac8 <vTaskSwitchContext+0x58>
 8016aa4:	69fb      	ldr	r3, [r7, #28]
 8016aa6:	3304      	adds	r3, #4
 8016aa8:	681b      	ldr	r3, [r3, #0]
 8016aaa:	69ba      	ldr	r2, [r7, #24]
 8016aac:	429a      	cmp	r2, r3
 8016aae:	d10b      	bne.n	8016ac8 <vTaskSwitchContext+0x58>
 8016ab0:	69fb      	ldr	r3, [r7, #28]
 8016ab2:	3308      	adds	r3, #8
 8016ab4:	681b      	ldr	r3, [r3, #0]
 8016ab6:	69ba      	ldr	r2, [r7, #24]
 8016ab8:	429a      	cmp	r2, r3
 8016aba:	d105      	bne.n	8016ac8 <vTaskSwitchContext+0x58>
 8016abc:	69fb      	ldr	r3, [r7, #28]
 8016abe:	330c      	adds	r3, #12
 8016ac0:	681b      	ldr	r3, [r3, #0]
 8016ac2:	69ba      	ldr	r2, [r7, #24]
 8016ac4:	429a      	cmp	r2, r3
 8016ac6:	d008      	beq.n	8016ada <vTaskSwitchContext+0x6a>
 8016ac8:	4b28      	ldr	r3, [pc, #160]	@ (8016b6c <vTaskSwitchContext+0xfc>)
 8016aca:	681a      	ldr	r2, [r3, #0]
 8016acc:	4b27      	ldr	r3, [pc, #156]	@ (8016b6c <vTaskSwitchContext+0xfc>)
 8016ace:	681b      	ldr	r3, [r3, #0]
 8016ad0:	3334      	adds	r3, #52	@ 0x34
 8016ad2:	4619      	mov	r1, r3
 8016ad4:	4610      	mov	r0, r2
 8016ad6:	f7e9 fd38 	bl	800054a <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016ada:	4b25      	ldr	r3, [pc, #148]	@ (8016b70 <vTaskSwitchContext+0x100>)
 8016adc:	681b      	ldr	r3, [r3, #0]
 8016ade:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8016ae0:	68fb      	ldr	r3, [r7, #12]
 8016ae2:	fab3 f383 	clz	r3, r3
 8016ae6:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8016ae8:	7afb      	ldrb	r3, [r7, #11]
 8016aea:	f1c3 031f 	rsb	r3, r3, #31
 8016aee:	617b      	str	r3, [r7, #20]
 8016af0:	4920      	ldr	r1, [pc, #128]	@ (8016b74 <vTaskSwitchContext+0x104>)
 8016af2:	697a      	ldr	r2, [r7, #20]
 8016af4:	4613      	mov	r3, r2
 8016af6:	009b      	lsls	r3, r3, #2
 8016af8:	4413      	add	r3, r2
 8016afa:	009b      	lsls	r3, r3, #2
 8016afc:	440b      	add	r3, r1
 8016afe:	681b      	ldr	r3, [r3, #0]
 8016b00:	2b00      	cmp	r3, #0
 8016b02:	d10d      	bne.n	8016b20 <vTaskSwitchContext+0xb0>
	__asm volatile
 8016b04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016b08:	b672      	cpsid	i
 8016b0a:	f383 8811 	msr	BASEPRI, r3
 8016b0e:	f3bf 8f6f 	isb	sy
 8016b12:	f3bf 8f4f 	dsb	sy
 8016b16:	b662      	cpsie	i
 8016b18:	607b      	str	r3, [r7, #4]
}
 8016b1a:	bf00      	nop
 8016b1c:	bf00      	nop
 8016b1e:	e7fd      	b.n	8016b1c <vTaskSwitchContext+0xac>
 8016b20:	697a      	ldr	r2, [r7, #20]
 8016b22:	4613      	mov	r3, r2
 8016b24:	009b      	lsls	r3, r3, #2
 8016b26:	4413      	add	r3, r2
 8016b28:	009b      	lsls	r3, r3, #2
 8016b2a:	4a12      	ldr	r2, [pc, #72]	@ (8016b74 <vTaskSwitchContext+0x104>)
 8016b2c:	4413      	add	r3, r2
 8016b2e:	613b      	str	r3, [r7, #16]
 8016b30:	693b      	ldr	r3, [r7, #16]
 8016b32:	685b      	ldr	r3, [r3, #4]
 8016b34:	685a      	ldr	r2, [r3, #4]
 8016b36:	693b      	ldr	r3, [r7, #16]
 8016b38:	605a      	str	r2, [r3, #4]
 8016b3a:	693b      	ldr	r3, [r7, #16]
 8016b3c:	685a      	ldr	r2, [r3, #4]
 8016b3e:	693b      	ldr	r3, [r7, #16]
 8016b40:	3308      	adds	r3, #8
 8016b42:	429a      	cmp	r2, r3
 8016b44:	d104      	bne.n	8016b50 <vTaskSwitchContext+0xe0>
 8016b46:	693b      	ldr	r3, [r7, #16]
 8016b48:	685b      	ldr	r3, [r3, #4]
 8016b4a:	685a      	ldr	r2, [r3, #4]
 8016b4c:	693b      	ldr	r3, [r7, #16]
 8016b4e:	605a      	str	r2, [r3, #4]
 8016b50:	693b      	ldr	r3, [r7, #16]
 8016b52:	685b      	ldr	r3, [r3, #4]
 8016b54:	68db      	ldr	r3, [r3, #12]
 8016b56:	4a05      	ldr	r2, [pc, #20]	@ (8016b6c <vTaskSwitchContext+0xfc>)
 8016b58:	6013      	str	r3, [r2, #0]
}
 8016b5a:	bf00      	nop
 8016b5c:	3720      	adds	r7, #32
 8016b5e:	46bd      	mov	sp, r7
 8016b60:	bd80      	pop	{r7, pc}
 8016b62:	bf00      	nop
 8016b64:	20007918 	.word	0x20007918
 8016b68:	20007904 	.word	0x20007904
 8016b6c:	200077f0 	.word	0x200077f0
 8016b70:	200078f8 	.word	0x200078f8
 8016b74:	200077f4 	.word	0x200077f4

08016b78 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8016b78:	b580      	push	{r7, lr}
 8016b7a:	b084      	sub	sp, #16
 8016b7c:	af00      	add	r7, sp, #0
 8016b7e:	6078      	str	r0, [r7, #4]
 8016b80:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8016b82:	687b      	ldr	r3, [r7, #4]
 8016b84:	2b00      	cmp	r3, #0
 8016b86:	d10d      	bne.n	8016ba4 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8016b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016b8c:	b672      	cpsid	i
 8016b8e:	f383 8811 	msr	BASEPRI, r3
 8016b92:	f3bf 8f6f 	isb	sy
 8016b96:	f3bf 8f4f 	dsb	sy
 8016b9a:	b662      	cpsie	i
 8016b9c:	60fb      	str	r3, [r7, #12]
}
 8016b9e:	bf00      	nop
 8016ba0:	bf00      	nop
 8016ba2:	e7fd      	b.n	8016ba0 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8016ba4:	4b07      	ldr	r3, [pc, #28]	@ (8016bc4 <vTaskPlaceOnEventList+0x4c>)
 8016ba6:	681b      	ldr	r3, [r3, #0]
 8016ba8:	3318      	adds	r3, #24
 8016baa:	4619      	mov	r1, r3
 8016bac:	6878      	ldr	r0, [r7, #4]
 8016bae:	f7fe fad4 	bl	801515a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8016bb2:	2101      	movs	r1, #1
 8016bb4:	6838      	ldr	r0, [r7, #0]
 8016bb6:	f000 fcef 	bl	8017598 <prvAddCurrentTaskToDelayedList>
}
 8016bba:	bf00      	nop
 8016bbc:	3710      	adds	r7, #16
 8016bbe:	46bd      	mov	sp, r7
 8016bc0:	bd80      	pop	{r7, pc}
 8016bc2:	bf00      	nop
 8016bc4:	200077f0 	.word	0x200077f0

08016bc8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8016bc8:	b580      	push	{r7, lr}
 8016bca:	b086      	sub	sp, #24
 8016bcc:	af00      	add	r7, sp, #0
 8016bce:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016bd0:	687b      	ldr	r3, [r7, #4]
 8016bd2:	68db      	ldr	r3, [r3, #12]
 8016bd4:	68db      	ldr	r3, [r3, #12]
 8016bd6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8016bd8:	693b      	ldr	r3, [r7, #16]
 8016bda:	2b00      	cmp	r3, #0
 8016bdc:	d10d      	bne.n	8016bfa <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8016bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016be2:	b672      	cpsid	i
 8016be4:	f383 8811 	msr	BASEPRI, r3
 8016be8:	f3bf 8f6f 	isb	sy
 8016bec:	f3bf 8f4f 	dsb	sy
 8016bf0:	b662      	cpsie	i
 8016bf2:	60fb      	str	r3, [r7, #12]
}
 8016bf4:	bf00      	nop
 8016bf6:	bf00      	nop
 8016bf8:	e7fd      	b.n	8016bf6 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8016bfa:	693b      	ldr	r3, [r7, #16]
 8016bfc:	3318      	adds	r3, #24
 8016bfe:	4618      	mov	r0, r3
 8016c00:	f7fe fae4 	bl	80151cc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016c04:	4b1d      	ldr	r3, [pc, #116]	@ (8016c7c <xTaskRemoveFromEventList+0xb4>)
 8016c06:	681b      	ldr	r3, [r3, #0]
 8016c08:	2b00      	cmp	r3, #0
 8016c0a:	d11c      	bne.n	8016c46 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8016c0c:	693b      	ldr	r3, [r7, #16]
 8016c0e:	3304      	adds	r3, #4
 8016c10:	4618      	mov	r0, r3
 8016c12:	f7fe fadb 	bl	80151cc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8016c16:	693b      	ldr	r3, [r7, #16]
 8016c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016c1a:	2201      	movs	r2, #1
 8016c1c:	409a      	lsls	r2, r3
 8016c1e:	4b18      	ldr	r3, [pc, #96]	@ (8016c80 <xTaskRemoveFromEventList+0xb8>)
 8016c20:	681b      	ldr	r3, [r3, #0]
 8016c22:	4313      	orrs	r3, r2
 8016c24:	4a16      	ldr	r2, [pc, #88]	@ (8016c80 <xTaskRemoveFromEventList+0xb8>)
 8016c26:	6013      	str	r3, [r2, #0]
 8016c28:	693b      	ldr	r3, [r7, #16]
 8016c2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016c2c:	4613      	mov	r3, r2
 8016c2e:	009b      	lsls	r3, r3, #2
 8016c30:	4413      	add	r3, r2
 8016c32:	009b      	lsls	r3, r3, #2
 8016c34:	4a13      	ldr	r2, [pc, #76]	@ (8016c84 <xTaskRemoveFromEventList+0xbc>)
 8016c36:	441a      	add	r2, r3
 8016c38:	693b      	ldr	r3, [r7, #16]
 8016c3a:	3304      	adds	r3, #4
 8016c3c:	4619      	mov	r1, r3
 8016c3e:	4610      	mov	r0, r2
 8016c40:	f7fe fa67 	bl	8015112 <vListInsertEnd>
 8016c44:	e005      	b.n	8016c52 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8016c46:	693b      	ldr	r3, [r7, #16]
 8016c48:	3318      	adds	r3, #24
 8016c4a:	4619      	mov	r1, r3
 8016c4c:	480e      	ldr	r0, [pc, #56]	@ (8016c88 <xTaskRemoveFromEventList+0xc0>)
 8016c4e:	f7fe fa60 	bl	8015112 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8016c52:	693b      	ldr	r3, [r7, #16]
 8016c54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016c56:	4b0d      	ldr	r3, [pc, #52]	@ (8016c8c <xTaskRemoveFromEventList+0xc4>)
 8016c58:	681b      	ldr	r3, [r3, #0]
 8016c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016c5c:	429a      	cmp	r2, r3
 8016c5e:	d905      	bls.n	8016c6c <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8016c60:	2301      	movs	r3, #1
 8016c62:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8016c64:	4b0a      	ldr	r3, [pc, #40]	@ (8016c90 <xTaskRemoveFromEventList+0xc8>)
 8016c66:	2201      	movs	r2, #1
 8016c68:	601a      	str	r2, [r3, #0]
 8016c6a:	e001      	b.n	8016c70 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8016c6c:	2300      	movs	r3, #0
 8016c6e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8016c70:	697b      	ldr	r3, [r7, #20]
}
 8016c72:	4618      	mov	r0, r3
 8016c74:	3718      	adds	r7, #24
 8016c76:	46bd      	mov	sp, r7
 8016c78:	bd80      	pop	{r7, pc}
 8016c7a:	bf00      	nop
 8016c7c:	20007918 	.word	0x20007918
 8016c80:	200078f8 	.word	0x200078f8
 8016c84:	200077f4 	.word	0x200077f4
 8016c88:	200078b0 	.word	0x200078b0
 8016c8c:	200077f0 	.word	0x200077f0
 8016c90:	20007904 	.word	0x20007904

08016c94 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8016c94:	b480      	push	{r7}
 8016c96:	b083      	sub	sp, #12
 8016c98:	af00      	add	r7, sp, #0
 8016c9a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8016c9c:	4b06      	ldr	r3, [pc, #24]	@ (8016cb8 <vTaskInternalSetTimeOutState+0x24>)
 8016c9e:	681a      	ldr	r2, [r3, #0]
 8016ca0:	687b      	ldr	r3, [r7, #4]
 8016ca2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8016ca4:	4b05      	ldr	r3, [pc, #20]	@ (8016cbc <vTaskInternalSetTimeOutState+0x28>)
 8016ca6:	681a      	ldr	r2, [r3, #0]
 8016ca8:	687b      	ldr	r3, [r7, #4]
 8016caa:	605a      	str	r2, [r3, #4]
}
 8016cac:	bf00      	nop
 8016cae:	370c      	adds	r7, #12
 8016cb0:	46bd      	mov	sp, r7
 8016cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016cb6:	4770      	bx	lr
 8016cb8:	20007908 	.word	0x20007908
 8016cbc:	200078f4 	.word	0x200078f4

08016cc0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8016cc0:	b580      	push	{r7, lr}
 8016cc2:	b088      	sub	sp, #32
 8016cc4:	af00      	add	r7, sp, #0
 8016cc6:	6078      	str	r0, [r7, #4]
 8016cc8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8016cca:	687b      	ldr	r3, [r7, #4]
 8016ccc:	2b00      	cmp	r3, #0
 8016cce:	d10d      	bne.n	8016cec <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8016cd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016cd4:	b672      	cpsid	i
 8016cd6:	f383 8811 	msr	BASEPRI, r3
 8016cda:	f3bf 8f6f 	isb	sy
 8016cde:	f3bf 8f4f 	dsb	sy
 8016ce2:	b662      	cpsie	i
 8016ce4:	613b      	str	r3, [r7, #16]
}
 8016ce6:	bf00      	nop
 8016ce8:	bf00      	nop
 8016cea:	e7fd      	b.n	8016ce8 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8016cec:	683b      	ldr	r3, [r7, #0]
 8016cee:	2b00      	cmp	r3, #0
 8016cf0:	d10d      	bne.n	8016d0e <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8016cf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016cf6:	b672      	cpsid	i
 8016cf8:	f383 8811 	msr	BASEPRI, r3
 8016cfc:	f3bf 8f6f 	isb	sy
 8016d00:	f3bf 8f4f 	dsb	sy
 8016d04:	b662      	cpsie	i
 8016d06:	60fb      	str	r3, [r7, #12]
}
 8016d08:	bf00      	nop
 8016d0a:	bf00      	nop
 8016d0c:	e7fd      	b.n	8016d0a <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8016d0e:	f000 fdb5 	bl	801787c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8016d12:	4b1d      	ldr	r3, [pc, #116]	@ (8016d88 <xTaskCheckForTimeOut+0xc8>)
 8016d14:	681b      	ldr	r3, [r3, #0]
 8016d16:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8016d18:	687b      	ldr	r3, [r7, #4]
 8016d1a:	685b      	ldr	r3, [r3, #4]
 8016d1c:	69ba      	ldr	r2, [r7, #24]
 8016d1e:	1ad3      	subs	r3, r2, r3
 8016d20:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8016d22:	683b      	ldr	r3, [r7, #0]
 8016d24:	681b      	ldr	r3, [r3, #0]
 8016d26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016d2a:	d102      	bne.n	8016d32 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8016d2c:	2300      	movs	r3, #0
 8016d2e:	61fb      	str	r3, [r7, #28]
 8016d30:	e023      	b.n	8016d7a <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8016d32:	687b      	ldr	r3, [r7, #4]
 8016d34:	681a      	ldr	r2, [r3, #0]
 8016d36:	4b15      	ldr	r3, [pc, #84]	@ (8016d8c <xTaskCheckForTimeOut+0xcc>)
 8016d38:	681b      	ldr	r3, [r3, #0]
 8016d3a:	429a      	cmp	r2, r3
 8016d3c:	d007      	beq.n	8016d4e <xTaskCheckForTimeOut+0x8e>
 8016d3e:	687b      	ldr	r3, [r7, #4]
 8016d40:	685b      	ldr	r3, [r3, #4]
 8016d42:	69ba      	ldr	r2, [r7, #24]
 8016d44:	429a      	cmp	r2, r3
 8016d46:	d302      	bcc.n	8016d4e <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8016d48:	2301      	movs	r3, #1
 8016d4a:	61fb      	str	r3, [r7, #28]
 8016d4c:	e015      	b.n	8016d7a <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8016d4e:	683b      	ldr	r3, [r7, #0]
 8016d50:	681b      	ldr	r3, [r3, #0]
 8016d52:	697a      	ldr	r2, [r7, #20]
 8016d54:	429a      	cmp	r2, r3
 8016d56:	d20b      	bcs.n	8016d70 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8016d58:	683b      	ldr	r3, [r7, #0]
 8016d5a:	681a      	ldr	r2, [r3, #0]
 8016d5c:	697b      	ldr	r3, [r7, #20]
 8016d5e:	1ad2      	subs	r2, r2, r3
 8016d60:	683b      	ldr	r3, [r7, #0]
 8016d62:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8016d64:	6878      	ldr	r0, [r7, #4]
 8016d66:	f7ff ff95 	bl	8016c94 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8016d6a:	2300      	movs	r3, #0
 8016d6c:	61fb      	str	r3, [r7, #28]
 8016d6e:	e004      	b.n	8016d7a <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8016d70:	683b      	ldr	r3, [r7, #0]
 8016d72:	2200      	movs	r2, #0
 8016d74:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8016d76:	2301      	movs	r3, #1
 8016d78:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8016d7a:	f000 fdb5 	bl	80178e8 <vPortExitCritical>

	return xReturn;
 8016d7e:	69fb      	ldr	r3, [r7, #28]
}
 8016d80:	4618      	mov	r0, r3
 8016d82:	3720      	adds	r7, #32
 8016d84:	46bd      	mov	sp, r7
 8016d86:	bd80      	pop	{r7, pc}
 8016d88:	200078f4 	.word	0x200078f4
 8016d8c:	20007908 	.word	0x20007908

08016d90 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8016d90:	b480      	push	{r7}
 8016d92:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8016d94:	4b03      	ldr	r3, [pc, #12]	@ (8016da4 <vTaskMissedYield+0x14>)
 8016d96:	2201      	movs	r2, #1
 8016d98:	601a      	str	r2, [r3, #0]
}
 8016d9a:	bf00      	nop
 8016d9c:	46bd      	mov	sp, r7
 8016d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016da2:	4770      	bx	lr
 8016da4:	20007904 	.word	0x20007904

08016da8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8016da8:	b580      	push	{r7, lr}
 8016daa:	b082      	sub	sp, #8
 8016dac:	af00      	add	r7, sp, #0
 8016dae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8016db0:	f000 f854 	bl	8016e5c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8016db4:	4b07      	ldr	r3, [pc, #28]	@ (8016dd4 <prvIdleTask+0x2c>)
 8016db6:	681b      	ldr	r3, [r3, #0]
 8016db8:	2b01      	cmp	r3, #1
 8016dba:	d907      	bls.n	8016dcc <prvIdleTask+0x24>
			{
				taskYIELD();
 8016dbc:	4b06      	ldr	r3, [pc, #24]	@ (8016dd8 <prvIdleTask+0x30>)
 8016dbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016dc2:	601a      	str	r2, [r3, #0]
 8016dc4:	f3bf 8f4f 	dsb	sy
 8016dc8:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8016dcc:	f7e9 fbb6 	bl	800053c <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8016dd0:	e7ee      	b.n	8016db0 <prvIdleTask+0x8>
 8016dd2:	bf00      	nop
 8016dd4:	200077f4 	.word	0x200077f4
 8016dd8:	e000ed04 	.word	0xe000ed04

08016ddc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8016ddc:	b580      	push	{r7, lr}
 8016dde:	b082      	sub	sp, #8
 8016de0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016de2:	2300      	movs	r3, #0
 8016de4:	607b      	str	r3, [r7, #4]
 8016de6:	e00c      	b.n	8016e02 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8016de8:	687a      	ldr	r2, [r7, #4]
 8016dea:	4613      	mov	r3, r2
 8016dec:	009b      	lsls	r3, r3, #2
 8016dee:	4413      	add	r3, r2
 8016df0:	009b      	lsls	r3, r3, #2
 8016df2:	4a12      	ldr	r2, [pc, #72]	@ (8016e3c <prvInitialiseTaskLists+0x60>)
 8016df4:	4413      	add	r3, r2
 8016df6:	4618      	mov	r0, r3
 8016df8:	f7fe f95e 	bl	80150b8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016dfc:	687b      	ldr	r3, [r7, #4]
 8016dfe:	3301      	adds	r3, #1
 8016e00:	607b      	str	r3, [r7, #4]
 8016e02:	687b      	ldr	r3, [r7, #4]
 8016e04:	2b06      	cmp	r3, #6
 8016e06:	d9ef      	bls.n	8016de8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8016e08:	480d      	ldr	r0, [pc, #52]	@ (8016e40 <prvInitialiseTaskLists+0x64>)
 8016e0a:	f7fe f955 	bl	80150b8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8016e0e:	480d      	ldr	r0, [pc, #52]	@ (8016e44 <prvInitialiseTaskLists+0x68>)
 8016e10:	f7fe f952 	bl	80150b8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8016e14:	480c      	ldr	r0, [pc, #48]	@ (8016e48 <prvInitialiseTaskLists+0x6c>)
 8016e16:	f7fe f94f 	bl	80150b8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8016e1a:	480c      	ldr	r0, [pc, #48]	@ (8016e4c <prvInitialiseTaskLists+0x70>)
 8016e1c:	f7fe f94c 	bl	80150b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8016e20:	480b      	ldr	r0, [pc, #44]	@ (8016e50 <prvInitialiseTaskLists+0x74>)
 8016e22:	f7fe f949 	bl	80150b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8016e26:	4b0b      	ldr	r3, [pc, #44]	@ (8016e54 <prvInitialiseTaskLists+0x78>)
 8016e28:	4a05      	ldr	r2, [pc, #20]	@ (8016e40 <prvInitialiseTaskLists+0x64>)
 8016e2a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8016e2c:	4b0a      	ldr	r3, [pc, #40]	@ (8016e58 <prvInitialiseTaskLists+0x7c>)
 8016e2e:	4a05      	ldr	r2, [pc, #20]	@ (8016e44 <prvInitialiseTaskLists+0x68>)
 8016e30:	601a      	str	r2, [r3, #0]
}
 8016e32:	bf00      	nop
 8016e34:	3708      	adds	r7, #8
 8016e36:	46bd      	mov	sp, r7
 8016e38:	bd80      	pop	{r7, pc}
 8016e3a:	bf00      	nop
 8016e3c:	200077f4 	.word	0x200077f4
 8016e40:	20007880 	.word	0x20007880
 8016e44:	20007894 	.word	0x20007894
 8016e48:	200078b0 	.word	0x200078b0
 8016e4c:	200078c4 	.word	0x200078c4
 8016e50:	200078dc 	.word	0x200078dc
 8016e54:	200078a8 	.word	0x200078a8
 8016e58:	200078ac 	.word	0x200078ac

08016e5c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8016e5c:	b580      	push	{r7, lr}
 8016e5e:	b082      	sub	sp, #8
 8016e60:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016e62:	e019      	b.n	8016e98 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8016e64:	f000 fd0a 	bl	801787c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016e68:	4b10      	ldr	r3, [pc, #64]	@ (8016eac <prvCheckTasksWaitingTermination+0x50>)
 8016e6a:	68db      	ldr	r3, [r3, #12]
 8016e6c:	68db      	ldr	r3, [r3, #12]
 8016e6e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016e70:	687b      	ldr	r3, [r7, #4]
 8016e72:	3304      	adds	r3, #4
 8016e74:	4618      	mov	r0, r3
 8016e76:	f7fe f9a9 	bl	80151cc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8016e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8016eb0 <prvCheckTasksWaitingTermination+0x54>)
 8016e7c:	681b      	ldr	r3, [r3, #0]
 8016e7e:	3b01      	subs	r3, #1
 8016e80:	4a0b      	ldr	r2, [pc, #44]	@ (8016eb0 <prvCheckTasksWaitingTermination+0x54>)
 8016e82:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8016e84:	4b0b      	ldr	r3, [pc, #44]	@ (8016eb4 <prvCheckTasksWaitingTermination+0x58>)
 8016e86:	681b      	ldr	r3, [r3, #0]
 8016e88:	3b01      	subs	r3, #1
 8016e8a:	4a0a      	ldr	r2, [pc, #40]	@ (8016eb4 <prvCheckTasksWaitingTermination+0x58>)
 8016e8c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8016e8e:	f000 fd2b 	bl	80178e8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8016e92:	6878      	ldr	r0, [r7, #4]
 8016e94:	f000 f810 	bl	8016eb8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016e98:	4b06      	ldr	r3, [pc, #24]	@ (8016eb4 <prvCheckTasksWaitingTermination+0x58>)
 8016e9a:	681b      	ldr	r3, [r3, #0]
 8016e9c:	2b00      	cmp	r3, #0
 8016e9e:	d1e1      	bne.n	8016e64 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8016ea0:	bf00      	nop
 8016ea2:	bf00      	nop
 8016ea4:	3708      	adds	r7, #8
 8016ea6:	46bd      	mov	sp, r7
 8016ea8:	bd80      	pop	{r7, pc}
 8016eaa:	bf00      	nop
 8016eac:	200078c4 	.word	0x200078c4
 8016eb0:	200078f0 	.word	0x200078f0
 8016eb4:	200078d8 	.word	0x200078d8

08016eb8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8016eb8:	b580      	push	{r7, lr}
 8016eba:	b084      	sub	sp, #16
 8016ebc:	af00      	add	r7, sp, #0
 8016ebe:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8016ec0:	687b      	ldr	r3, [r7, #4]
 8016ec2:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8016ec6:	2b00      	cmp	r3, #0
 8016ec8:	d108      	bne.n	8016edc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8016eca:	687b      	ldr	r3, [r7, #4]
 8016ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016ece:	4618      	mov	r0, r3
 8016ed0:	f000 fed4 	bl	8017c7c <vPortFree>
				vPortFree( pxTCB );
 8016ed4:	6878      	ldr	r0, [r7, #4]
 8016ed6:	f000 fed1 	bl	8017c7c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8016eda:	e01b      	b.n	8016f14 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8016edc:	687b      	ldr	r3, [r7, #4]
 8016ede:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8016ee2:	2b01      	cmp	r3, #1
 8016ee4:	d103      	bne.n	8016eee <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8016ee6:	6878      	ldr	r0, [r7, #4]
 8016ee8:	f000 fec8 	bl	8017c7c <vPortFree>
	}
 8016eec:	e012      	b.n	8016f14 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8016eee:	687b      	ldr	r3, [r7, #4]
 8016ef0:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8016ef4:	2b02      	cmp	r3, #2
 8016ef6:	d00d      	beq.n	8016f14 <prvDeleteTCB+0x5c>
	__asm volatile
 8016ef8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016efc:	b672      	cpsid	i
 8016efe:	f383 8811 	msr	BASEPRI, r3
 8016f02:	f3bf 8f6f 	isb	sy
 8016f06:	f3bf 8f4f 	dsb	sy
 8016f0a:	b662      	cpsie	i
 8016f0c:	60fb      	str	r3, [r7, #12]
}
 8016f0e:	bf00      	nop
 8016f10:	bf00      	nop
 8016f12:	e7fd      	b.n	8016f10 <prvDeleteTCB+0x58>
	}
 8016f14:	bf00      	nop
 8016f16:	3710      	adds	r7, #16
 8016f18:	46bd      	mov	sp, r7
 8016f1a:	bd80      	pop	{r7, pc}

08016f1c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8016f1c:	b480      	push	{r7}
 8016f1e:	b083      	sub	sp, #12
 8016f20:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8016f22:	4b0c      	ldr	r3, [pc, #48]	@ (8016f54 <prvResetNextTaskUnblockTime+0x38>)
 8016f24:	681b      	ldr	r3, [r3, #0]
 8016f26:	681b      	ldr	r3, [r3, #0]
 8016f28:	2b00      	cmp	r3, #0
 8016f2a:	d104      	bne.n	8016f36 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8016f2c:	4b0a      	ldr	r3, [pc, #40]	@ (8016f58 <prvResetNextTaskUnblockTime+0x3c>)
 8016f2e:	f04f 32ff 	mov.w	r2, #4294967295
 8016f32:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8016f34:	e008      	b.n	8016f48 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016f36:	4b07      	ldr	r3, [pc, #28]	@ (8016f54 <prvResetNextTaskUnblockTime+0x38>)
 8016f38:	681b      	ldr	r3, [r3, #0]
 8016f3a:	68db      	ldr	r3, [r3, #12]
 8016f3c:	68db      	ldr	r3, [r3, #12]
 8016f3e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8016f40:	687b      	ldr	r3, [r7, #4]
 8016f42:	685b      	ldr	r3, [r3, #4]
 8016f44:	4a04      	ldr	r2, [pc, #16]	@ (8016f58 <prvResetNextTaskUnblockTime+0x3c>)
 8016f46:	6013      	str	r3, [r2, #0]
}
 8016f48:	bf00      	nop
 8016f4a:	370c      	adds	r7, #12
 8016f4c:	46bd      	mov	sp, r7
 8016f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f52:	4770      	bx	lr
 8016f54:	200078a8 	.word	0x200078a8
 8016f58:	20007910 	.word	0x20007910

08016f5c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8016f5c:	b480      	push	{r7}
 8016f5e:	b083      	sub	sp, #12
 8016f60:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8016f62:	4b0b      	ldr	r3, [pc, #44]	@ (8016f90 <xTaskGetSchedulerState+0x34>)
 8016f64:	681b      	ldr	r3, [r3, #0]
 8016f66:	2b00      	cmp	r3, #0
 8016f68:	d102      	bne.n	8016f70 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8016f6a:	2301      	movs	r3, #1
 8016f6c:	607b      	str	r3, [r7, #4]
 8016f6e:	e008      	b.n	8016f82 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016f70:	4b08      	ldr	r3, [pc, #32]	@ (8016f94 <xTaskGetSchedulerState+0x38>)
 8016f72:	681b      	ldr	r3, [r3, #0]
 8016f74:	2b00      	cmp	r3, #0
 8016f76:	d102      	bne.n	8016f7e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8016f78:	2302      	movs	r3, #2
 8016f7a:	607b      	str	r3, [r7, #4]
 8016f7c:	e001      	b.n	8016f82 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8016f7e:	2300      	movs	r3, #0
 8016f80:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8016f82:	687b      	ldr	r3, [r7, #4]
	}
 8016f84:	4618      	mov	r0, r3
 8016f86:	370c      	adds	r7, #12
 8016f88:	46bd      	mov	sp, r7
 8016f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f8e:	4770      	bx	lr
 8016f90:	200078fc 	.word	0x200078fc
 8016f94:	20007918 	.word	0x20007918

08016f98 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8016f98:	b580      	push	{r7, lr}
 8016f9a:	b084      	sub	sp, #16
 8016f9c:	af00      	add	r7, sp, #0
 8016f9e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8016fa0:	687b      	ldr	r3, [r7, #4]
 8016fa2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8016fa4:	2300      	movs	r3, #0
 8016fa6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8016fa8:	687b      	ldr	r3, [r7, #4]
 8016faa:	2b00      	cmp	r3, #0
 8016fac:	d069      	beq.n	8017082 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8016fae:	68bb      	ldr	r3, [r7, #8]
 8016fb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016fb2:	4b36      	ldr	r3, [pc, #216]	@ (801708c <xTaskPriorityInherit+0xf4>)
 8016fb4:	681b      	ldr	r3, [r3, #0]
 8016fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016fb8:	429a      	cmp	r2, r3
 8016fba:	d259      	bcs.n	8017070 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8016fbc:	68bb      	ldr	r3, [r7, #8]
 8016fbe:	699b      	ldr	r3, [r3, #24]
 8016fc0:	2b00      	cmp	r3, #0
 8016fc2:	db06      	blt.n	8016fd2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016fc4:	4b31      	ldr	r3, [pc, #196]	@ (801708c <xTaskPriorityInherit+0xf4>)
 8016fc6:	681b      	ldr	r3, [r3, #0]
 8016fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016fca:	f1c3 0207 	rsb	r2, r3, #7
 8016fce:	68bb      	ldr	r3, [r7, #8]
 8016fd0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8016fd2:	68bb      	ldr	r3, [r7, #8]
 8016fd4:	6959      	ldr	r1, [r3, #20]
 8016fd6:	68bb      	ldr	r3, [r7, #8]
 8016fd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016fda:	4613      	mov	r3, r2
 8016fdc:	009b      	lsls	r3, r3, #2
 8016fde:	4413      	add	r3, r2
 8016fe0:	009b      	lsls	r3, r3, #2
 8016fe2:	4a2b      	ldr	r2, [pc, #172]	@ (8017090 <xTaskPriorityInherit+0xf8>)
 8016fe4:	4413      	add	r3, r2
 8016fe6:	4299      	cmp	r1, r3
 8016fe8:	d13a      	bne.n	8017060 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016fea:	68bb      	ldr	r3, [r7, #8]
 8016fec:	3304      	adds	r3, #4
 8016fee:	4618      	mov	r0, r3
 8016ff0:	f7fe f8ec 	bl	80151cc <uxListRemove>
 8016ff4:	4603      	mov	r3, r0
 8016ff6:	2b00      	cmp	r3, #0
 8016ff8:	d115      	bne.n	8017026 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8016ffa:	68bb      	ldr	r3, [r7, #8]
 8016ffc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016ffe:	4924      	ldr	r1, [pc, #144]	@ (8017090 <xTaskPriorityInherit+0xf8>)
 8017000:	4613      	mov	r3, r2
 8017002:	009b      	lsls	r3, r3, #2
 8017004:	4413      	add	r3, r2
 8017006:	009b      	lsls	r3, r3, #2
 8017008:	440b      	add	r3, r1
 801700a:	681b      	ldr	r3, [r3, #0]
 801700c:	2b00      	cmp	r3, #0
 801700e:	d10a      	bne.n	8017026 <xTaskPriorityInherit+0x8e>
 8017010:	68bb      	ldr	r3, [r7, #8]
 8017012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017014:	2201      	movs	r2, #1
 8017016:	fa02 f303 	lsl.w	r3, r2, r3
 801701a:	43da      	mvns	r2, r3
 801701c:	4b1d      	ldr	r3, [pc, #116]	@ (8017094 <xTaskPriorityInherit+0xfc>)
 801701e:	681b      	ldr	r3, [r3, #0]
 8017020:	4013      	ands	r3, r2
 8017022:	4a1c      	ldr	r2, [pc, #112]	@ (8017094 <xTaskPriorityInherit+0xfc>)
 8017024:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8017026:	4b19      	ldr	r3, [pc, #100]	@ (801708c <xTaskPriorityInherit+0xf4>)
 8017028:	681b      	ldr	r3, [r3, #0]
 801702a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801702c:	68bb      	ldr	r3, [r7, #8]
 801702e:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8017030:	68bb      	ldr	r3, [r7, #8]
 8017032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017034:	2201      	movs	r2, #1
 8017036:	409a      	lsls	r2, r3
 8017038:	4b16      	ldr	r3, [pc, #88]	@ (8017094 <xTaskPriorityInherit+0xfc>)
 801703a:	681b      	ldr	r3, [r3, #0]
 801703c:	4313      	orrs	r3, r2
 801703e:	4a15      	ldr	r2, [pc, #84]	@ (8017094 <xTaskPriorityInherit+0xfc>)
 8017040:	6013      	str	r3, [r2, #0]
 8017042:	68bb      	ldr	r3, [r7, #8]
 8017044:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017046:	4613      	mov	r3, r2
 8017048:	009b      	lsls	r3, r3, #2
 801704a:	4413      	add	r3, r2
 801704c:	009b      	lsls	r3, r3, #2
 801704e:	4a10      	ldr	r2, [pc, #64]	@ (8017090 <xTaskPriorityInherit+0xf8>)
 8017050:	441a      	add	r2, r3
 8017052:	68bb      	ldr	r3, [r7, #8]
 8017054:	3304      	adds	r3, #4
 8017056:	4619      	mov	r1, r3
 8017058:	4610      	mov	r0, r2
 801705a:	f7fe f85a 	bl	8015112 <vListInsertEnd>
 801705e:	e004      	b.n	801706a <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8017060:	4b0a      	ldr	r3, [pc, #40]	@ (801708c <xTaskPriorityInherit+0xf4>)
 8017062:	681b      	ldr	r3, [r3, #0]
 8017064:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017066:	68bb      	ldr	r3, [r7, #8]
 8017068:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 801706a:	2301      	movs	r3, #1
 801706c:	60fb      	str	r3, [r7, #12]
 801706e:	e008      	b.n	8017082 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8017070:	68bb      	ldr	r3, [r7, #8]
 8017072:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8017074:	4b05      	ldr	r3, [pc, #20]	@ (801708c <xTaskPriorityInherit+0xf4>)
 8017076:	681b      	ldr	r3, [r3, #0]
 8017078:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801707a:	429a      	cmp	r2, r3
 801707c:	d201      	bcs.n	8017082 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 801707e:	2301      	movs	r3, #1
 8017080:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8017082:	68fb      	ldr	r3, [r7, #12]
	}
 8017084:	4618      	mov	r0, r3
 8017086:	3710      	adds	r7, #16
 8017088:	46bd      	mov	sp, r7
 801708a:	bd80      	pop	{r7, pc}
 801708c:	200077f0 	.word	0x200077f0
 8017090:	200077f4 	.word	0x200077f4
 8017094:	200078f8 	.word	0x200078f8

08017098 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8017098:	b580      	push	{r7, lr}
 801709a:	b086      	sub	sp, #24
 801709c:	af00      	add	r7, sp, #0
 801709e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80170a0:	687b      	ldr	r3, [r7, #4]
 80170a2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80170a4:	2300      	movs	r3, #0
 80170a6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80170a8:	687b      	ldr	r3, [r7, #4]
 80170aa:	2b00      	cmp	r3, #0
 80170ac:	d074      	beq.n	8017198 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80170ae:	4b3d      	ldr	r3, [pc, #244]	@ (80171a4 <xTaskPriorityDisinherit+0x10c>)
 80170b0:	681b      	ldr	r3, [r3, #0]
 80170b2:	693a      	ldr	r2, [r7, #16]
 80170b4:	429a      	cmp	r2, r3
 80170b6:	d00d      	beq.n	80170d4 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 80170b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80170bc:	b672      	cpsid	i
 80170be:	f383 8811 	msr	BASEPRI, r3
 80170c2:	f3bf 8f6f 	isb	sy
 80170c6:	f3bf 8f4f 	dsb	sy
 80170ca:	b662      	cpsie	i
 80170cc:	60fb      	str	r3, [r7, #12]
}
 80170ce:	bf00      	nop
 80170d0:	bf00      	nop
 80170d2:	e7fd      	b.n	80170d0 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 80170d4:	693b      	ldr	r3, [r7, #16]
 80170d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80170d8:	2b00      	cmp	r3, #0
 80170da:	d10d      	bne.n	80170f8 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 80170dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80170e0:	b672      	cpsid	i
 80170e2:	f383 8811 	msr	BASEPRI, r3
 80170e6:	f3bf 8f6f 	isb	sy
 80170ea:	f3bf 8f4f 	dsb	sy
 80170ee:	b662      	cpsie	i
 80170f0:	60bb      	str	r3, [r7, #8]
}
 80170f2:	bf00      	nop
 80170f4:	bf00      	nop
 80170f6:	e7fd      	b.n	80170f4 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 80170f8:	693b      	ldr	r3, [r7, #16]
 80170fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80170fc:	1e5a      	subs	r2, r3, #1
 80170fe:	693b      	ldr	r3, [r7, #16]
 8017100:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8017102:	693b      	ldr	r3, [r7, #16]
 8017104:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017106:	693b      	ldr	r3, [r7, #16]
 8017108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801710a:	429a      	cmp	r2, r3
 801710c:	d044      	beq.n	8017198 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801710e:	693b      	ldr	r3, [r7, #16]
 8017110:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8017112:	2b00      	cmp	r3, #0
 8017114:	d140      	bne.n	8017198 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8017116:	693b      	ldr	r3, [r7, #16]
 8017118:	3304      	adds	r3, #4
 801711a:	4618      	mov	r0, r3
 801711c:	f7fe f856 	bl	80151cc <uxListRemove>
 8017120:	4603      	mov	r3, r0
 8017122:	2b00      	cmp	r3, #0
 8017124:	d115      	bne.n	8017152 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8017126:	693b      	ldr	r3, [r7, #16]
 8017128:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801712a:	491f      	ldr	r1, [pc, #124]	@ (80171a8 <xTaskPriorityDisinherit+0x110>)
 801712c:	4613      	mov	r3, r2
 801712e:	009b      	lsls	r3, r3, #2
 8017130:	4413      	add	r3, r2
 8017132:	009b      	lsls	r3, r3, #2
 8017134:	440b      	add	r3, r1
 8017136:	681b      	ldr	r3, [r3, #0]
 8017138:	2b00      	cmp	r3, #0
 801713a:	d10a      	bne.n	8017152 <xTaskPriorityDisinherit+0xba>
 801713c:	693b      	ldr	r3, [r7, #16]
 801713e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017140:	2201      	movs	r2, #1
 8017142:	fa02 f303 	lsl.w	r3, r2, r3
 8017146:	43da      	mvns	r2, r3
 8017148:	4b18      	ldr	r3, [pc, #96]	@ (80171ac <xTaskPriorityDisinherit+0x114>)
 801714a:	681b      	ldr	r3, [r3, #0]
 801714c:	4013      	ands	r3, r2
 801714e:	4a17      	ldr	r2, [pc, #92]	@ (80171ac <xTaskPriorityDisinherit+0x114>)
 8017150:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8017152:	693b      	ldr	r3, [r7, #16]
 8017154:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8017156:	693b      	ldr	r3, [r7, #16]
 8017158:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801715a:	693b      	ldr	r3, [r7, #16]
 801715c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801715e:	f1c3 0207 	rsb	r2, r3, #7
 8017162:	693b      	ldr	r3, [r7, #16]
 8017164:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8017166:	693b      	ldr	r3, [r7, #16]
 8017168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801716a:	2201      	movs	r2, #1
 801716c:	409a      	lsls	r2, r3
 801716e:	4b0f      	ldr	r3, [pc, #60]	@ (80171ac <xTaskPriorityDisinherit+0x114>)
 8017170:	681b      	ldr	r3, [r3, #0]
 8017172:	4313      	orrs	r3, r2
 8017174:	4a0d      	ldr	r2, [pc, #52]	@ (80171ac <xTaskPriorityDisinherit+0x114>)
 8017176:	6013      	str	r3, [r2, #0]
 8017178:	693b      	ldr	r3, [r7, #16]
 801717a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801717c:	4613      	mov	r3, r2
 801717e:	009b      	lsls	r3, r3, #2
 8017180:	4413      	add	r3, r2
 8017182:	009b      	lsls	r3, r3, #2
 8017184:	4a08      	ldr	r2, [pc, #32]	@ (80171a8 <xTaskPriorityDisinherit+0x110>)
 8017186:	441a      	add	r2, r3
 8017188:	693b      	ldr	r3, [r7, #16]
 801718a:	3304      	adds	r3, #4
 801718c:	4619      	mov	r1, r3
 801718e:	4610      	mov	r0, r2
 8017190:	f7fd ffbf 	bl	8015112 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8017194:	2301      	movs	r3, #1
 8017196:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8017198:	697b      	ldr	r3, [r7, #20]
	}
 801719a:	4618      	mov	r0, r3
 801719c:	3718      	adds	r7, #24
 801719e:	46bd      	mov	sp, r7
 80171a0:	bd80      	pop	{r7, pc}
 80171a2:	bf00      	nop
 80171a4:	200077f0 	.word	0x200077f0
 80171a8:	200077f4 	.word	0x200077f4
 80171ac:	200078f8 	.word	0x200078f8

080171b0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80171b0:	b580      	push	{r7, lr}
 80171b2:	b088      	sub	sp, #32
 80171b4:	af00      	add	r7, sp, #0
 80171b6:	6078      	str	r0, [r7, #4]
 80171b8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80171ba:	687b      	ldr	r3, [r7, #4]
 80171bc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80171be:	2301      	movs	r3, #1
 80171c0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80171c2:	687b      	ldr	r3, [r7, #4]
 80171c4:	2b00      	cmp	r3, #0
 80171c6:	f000 8089 	beq.w	80172dc <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80171ca:	69bb      	ldr	r3, [r7, #24]
 80171cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80171ce:	2b00      	cmp	r3, #0
 80171d0:	d10d      	bne.n	80171ee <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 80171d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80171d6:	b672      	cpsid	i
 80171d8:	f383 8811 	msr	BASEPRI, r3
 80171dc:	f3bf 8f6f 	isb	sy
 80171e0:	f3bf 8f4f 	dsb	sy
 80171e4:	b662      	cpsie	i
 80171e6:	60fb      	str	r3, [r7, #12]
}
 80171e8:	bf00      	nop
 80171ea:	bf00      	nop
 80171ec:	e7fd      	b.n	80171ea <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80171ee:	69bb      	ldr	r3, [r7, #24]
 80171f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80171f2:	683a      	ldr	r2, [r7, #0]
 80171f4:	429a      	cmp	r2, r3
 80171f6:	d902      	bls.n	80171fe <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80171f8:	683b      	ldr	r3, [r7, #0]
 80171fa:	61fb      	str	r3, [r7, #28]
 80171fc:	e002      	b.n	8017204 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80171fe:	69bb      	ldr	r3, [r7, #24]
 8017200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017202:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8017204:	69bb      	ldr	r3, [r7, #24]
 8017206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017208:	69fa      	ldr	r2, [r7, #28]
 801720a:	429a      	cmp	r2, r3
 801720c:	d066      	beq.n	80172dc <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 801720e:	69bb      	ldr	r3, [r7, #24]
 8017210:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8017212:	697a      	ldr	r2, [r7, #20]
 8017214:	429a      	cmp	r2, r3
 8017216:	d161      	bne.n	80172dc <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8017218:	4b32      	ldr	r3, [pc, #200]	@ (80172e4 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 801721a:	681b      	ldr	r3, [r3, #0]
 801721c:	69ba      	ldr	r2, [r7, #24]
 801721e:	429a      	cmp	r2, r3
 8017220:	d10d      	bne.n	801723e <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 8017222:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017226:	b672      	cpsid	i
 8017228:	f383 8811 	msr	BASEPRI, r3
 801722c:	f3bf 8f6f 	isb	sy
 8017230:	f3bf 8f4f 	dsb	sy
 8017234:	b662      	cpsie	i
 8017236:	60bb      	str	r3, [r7, #8]
}
 8017238:	bf00      	nop
 801723a:	bf00      	nop
 801723c:	e7fd      	b.n	801723a <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 801723e:	69bb      	ldr	r3, [r7, #24]
 8017240:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017242:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8017244:	69bb      	ldr	r3, [r7, #24]
 8017246:	69fa      	ldr	r2, [r7, #28]
 8017248:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801724a:	69bb      	ldr	r3, [r7, #24]
 801724c:	699b      	ldr	r3, [r3, #24]
 801724e:	2b00      	cmp	r3, #0
 8017250:	db04      	blt.n	801725c <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017252:	69fb      	ldr	r3, [r7, #28]
 8017254:	f1c3 0207 	rsb	r2, r3, #7
 8017258:	69bb      	ldr	r3, [r7, #24]
 801725a:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 801725c:	69bb      	ldr	r3, [r7, #24]
 801725e:	6959      	ldr	r1, [r3, #20]
 8017260:	693a      	ldr	r2, [r7, #16]
 8017262:	4613      	mov	r3, r2
 8017264:	009b      	lsls	r3, r3, #2
 8017266:	4413      	add	r3, r2
 8017268:	009b      	lsls	r3, r3, #2
 801726a:	4a1f      	ldr	r2, [pc, #124]	@ (80172e8 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 801726c:	4413      	add	r3, r2
 801726e:	4299      	cmp	r1, r3
 8017270:	d134      	bne.n	80172dc <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8017272:	69bb      	ldr	r3, [r7, #24]
 8017274:	3304      	adds	r3, #4
 8017276:	4618      	mov	r0, r3
 8017278:	f7fd ffa8 	bl	80151cc <uxListRemove>
 801727c:	4603      	mov	r3, r0
 801727e:	2b00      	cmp	r3, #0
 8017280:	d115      	bne.n	80172ae <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8017282:	69bb      	ldr	r3, [r7, #24]
 8017284:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017286:	4918      	ldr	r1, [pc, #96]	@ (80172e8 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8017288:	4613      	mov	r3, r2
 801728a:	009b      	lsls	r3, r3, #2
 801728c:	4413      	add	r3, r2
 801728e:	009b      	lsls	r3, r3, #2
 8017290:	440b      	add	r3, r1
 8017292:	681b      	ldr	r3, [r3, #0]
 8017294:	2b00      	cmp	r3, #0
 8017296:	d10a      	bne.n	80172ae <vTaskPriorityDisinheritAfterTimeout+0xfe>
 8017298:	69bb      	ldr	r3, [r7, #24]
 801729a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801729c:	2201      	movs	r2, #1
 801729e:	fa02 f303 	lsl.w	r3, r2, r3
 80172a2:	43da      	mvns	r2, r3
 80172a4:	4b11      	ldr	r3, [pc, #68]	@ (80172ec <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80172a6:	681b      	ldr	r3, [r3, #0]
 80172a8:	4013      	ands	r3, r2
 80172aa:	4a10      	ldr	r2, [pc, #64]	@ (80172ec <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80172ac:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80172ae:	69bb      	ldr	r3, [r7, #24]
 80172b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80172b2:	2201      	movs	r2, #1
 80172b4:	409a      	lsls	r2, r3
 80172b6:	4b0d      	ldr	r3, [pc, #52]	@ (80172ec <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80172b8:	681b      	ldr	r3, [r3, #0]
 80172ba:	4313      	orrs	r3, r2
 80172bc:	4a0b      	ldr	r2, [pc, #44]	@ (80172ec <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80172be:	6013      	str	r3, [r2, #0]
 80172c0:	69bb      	ldr	r3, [r7, #24]
 80172c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80172c4:	4613      	mov	r3, r2
 80172c6:	009b      	lsls	r3, r3, #2
 80172c8:	4413      	add	r3, r2
 80172ca:	009b      	lsls	r3, r3, #2
 80172cc:	4a06      	ldr	r2, [pc, #24]	@ (80172e8 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80172ce:	441a      	add	r2, r3
 80172d0:	69bb      	ldr	r3, [r7, #24]
 80172d2:	3304      	adds	r3, #4
 80172d4:	4619      	mov	r1, r3
 80172d6:	4610      	mov	r0, r2
 80172d8:	f7fd ff1b 	bl	8015112 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80172dc:	bf00      	nop
 80172de:	3720      	adds	r7, #32
 80172e0:	46bd      	mov	sp, r7
 80172e2:	bd80      	pop	{r7, pc}
 80172e4:	200077f0 	.word	0x200077f0
 80172e8:	200077f4 	.word	0x200077f4
 80172ec:	200078f8 	.word	0x200078f8

080172f0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80172f0:	b480      	push	{r7}
 80172f2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80172f4:	4b07      	ldr	r3, [pc, #28]	@ (8017314 <pvTaskIncrementMutexHeldCount+0x24>)
 80172f6:	681b      	ldr	r3, [r3, #0]
 80172f8:	2b00      	cmp	r3, #0
 80172fa:	d004      	beq.n	8017306 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80172fc:	4b05      	ldr	r3, [pc, #20]	@ (8017314 <pvTaskIncrementMutexHeldCount+0x24>)
 80172fe:	681b      	ldr	r3, [r3, #0]
 8017300:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8017302:	3201      	adds	r2, #1
 8017304:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8017306:	4b03      	ldr	r3, [pc, #12]	@ (8017314 <pvTaskIncrementMutexHeldCount+0x24>)
 8017308:	681b      	ldr	r3, [r3, #0]
	}
 801730a:	4618      	mov	r0, r3
 801730c:	46bd      	mov	sp, r7
 801730e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017312:	4770      	bx	lr
 8017314:	200077f0 	.word	0x200077f0

08017318 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8017318:	b580      	push	{r7, lr}
 801731a:	b086      	sub	sp, #24
 801731c:	af00      	add	r7, sp, #0
 801731e:	60f8      	str	r0, [r7, #12]
 8017320:	60b9      	str	r1, [r7, #8]
 8017322:	607a      	str	r2, [r7, #4]
 8017324:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8017326:	f000 faa9 	bl	801787c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 801732a:	4b26      	ldr	r3, [pc, #152]	@ (80173c4 <xTaskNotifyWait+0xac>)
 801732c:	681b      	ldr	r3, [r3, #0]
 801732e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8017332:	b2db      	uxtb	r3, r3
 8017334:	2b02      	cmp	r3, #2
 8017336:	d01a      	beq.n	801736e <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8017338:	4b22      	ldr	r3, [pc, #136]	@ (80173c4 <xTaskNotifyWait+0xac>)
 801733a:	681b      	ldr	r3, [r3, #0]
 801733c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 801733e:	68fa      	ldr	r2, [r7, #12]
 8017340:	43d2      	mvns	r2, r2
 8017342:	400a      	ands	r2, r1
 8017344:	651a      	str	r2, [r3, #80]	@ 0x50

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8017346:	4b1f      	ldr	r3, [pc, #124]	@ (80173c4 <xTaskNotifyWait+0xac>)
 8017348:	681b      	ldr	r3, [r3, #0]
 801734a:	2201      	movs	r2, #1
 801734c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

				if( xTicksToWait > ( TickType_t ) 0 )
 8017350:	683b      	ldr	r3, [r7, #0]
 8017352:	2b00      	cmp	r3, #0
 8017354:	d00b      	beq.n	801736e <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8017356:	2101      	movs	r1, #1
 8017358:	6838      	ldr	r0, [r7, #0]
 801735a:	f000 f91d 	bl	8017598 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 801735e:	4b1a      	ldr	r3, [pc, #104]	@ (80173c8 <xTaskNotifyWait+0xb0>)
 8017360:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017364:	601a      	str	r2, [r3, #0]
 8017366:	f3bf 8f4f 	dsb	sy
 801736a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801736e:	f000 fabb 	bl	80178e8 <vPortExitCritical>

		taskENTER_CRITICAL();
 8017372:	f000 fa83 	bl	801787c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8017376:	687b      	ldr	r3, [r7, #4]
 8017378:	2b00      	cmp	r3, #0
 801737a:	d004      	beq.n	8017386 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 801737c:	4b11      	ldr	r3, [pc, #68]	@ (80173c4 <xTaskNotifyWait+0xac>)
 801737e:	681b      	ldr	r3, [r3, #0]
 8017380:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8017382:	687b      	ldr	r3, [r7, #4]
 8017384:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8017386:	4b0f      	ldr	r3, [pc, #60]	@ (80173c4 <xTaskNotifyWait+0xac>)
 8017388:	681b      	ldr	r3, [r3, #0]
 801738a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 801738e:	b2db      	uxtb	r3, r3
 8017390:	2b02      	cmp	r3, #2
 8017392:	d002      	beq.n	801739a <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8017394:	2300      	movs	r3, #0
 8017396:	617b      	str	r3, [r7, #20]
 8017398:	e008      	b.n	80173ac <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 801739a:	4b0a      	ldr	r3, [pc, #40]	@ (80173c4 <xTaskNotifyWait+0xac>)
 801739c:	681b      	ldr	r3, [r3, #0]
 801739e:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80173a0:	68ba      	ldr	r2, [r7, #8]
 80173a2:	43d2      	mvns	r2, r2
 80173a4:	400a      	ands	r2, r1
 80173a6:	651a      	str	r2, [r3, #80]	@ 0x50
				xReturn = pdTRUE;
 80173a8:	2301      	movs	r3, #1
 80173aa:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80173ac:	4b05      	ldr	r3, [pc, #20]	@ (80173c4 <xTaskNotifyWait+0xac>)
 80173ae:	681b      	ldr	r3, [r3, #0]
 80173b0:	2200      	movs	r2, #0
 80173b2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
		}
		taskEXIT_CRITICAL();
 80173b6:	f000 fa97 	bl	80178e8 <vPortExitCritical>

		return xReturn;
 80173ba:	697b      	ldr	r3, [r7, #20]
	}
 80173bc:	4618      	mov	r0, r3
 80173be:	3718      	adds	r7, #24
 80173c0:	46bd      	mov	sp, r7
 80173c2:	bd80      	pop	{r7, pc}
 80173c4:	200077f0 	.word	0x200077f0
 80173c8:	e000ed04 	.word	0xe000ed04

080173cc <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80173cc:	b580      	push	{r7, lr}
 80173ce:	b08e      	sub	sp, #56	@ 0x38
 80173d0:	af00      	add	r7, sp, #0
 80173d2:	60f8      	str	r0, [r7, #12]
 80173d4:	60b9      	str	r1, [r7, #8]
 80173d6:	603b      	str	r3, [r7, #0]
 80173d8:	4613      	mov	r3, r2
 80173da:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 80173dc:	2301      	movs	r3, #1
 80173de:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80173e0:	68fb      	ldr	r3, [r7, #12]
 80173e2:	2b00      	cmp	r3, #0
 80173e4:	d10d      	bne.n	8017402 <xTaskGenericNotifyFromISR+0x36>
	__asm volatile
 80173e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80173ea:	b672      	cpsid	i
 80173ec:	f383 8811 	msr	BASEPRI, r3
 80173f0:	f3bf 8f6f 	isb	sy
 80173f4:	f3bf 8f4f 	dsb	sy
 80173f8:	b662      	cpsie	i
 80173fa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80173fc:	bf00      	nop
 80173fe:	bf00      	nop
 8017400:	e7fd      	b.n	80173fe <xTaskGenericNotifyFromISR+0x32>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8017402:	f000 fb23 	bl	8017a4c <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8017406:	68fb      	ldr	r3, [r7, #12]
 8017408:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 801740a:	f3ef 8211 	mrs	r2, BASEPRI
 801740e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017412:	b672      	cpsid	i
 8017414:	f383 8811 	msr	BASEPRI, r3
 8017418:	f3bf 8f6f 	isb	sy
 801741c:	f3bf 8f4f 	dsb	sy
 8017420:	b662      	cpsie	i
 8017422:	623a      	str	r2, [r7, #32]
 8017424:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8017426:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8017428:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 801742a:	683b      	ldr	r3, [r7, #0]
 801742c:	2b00      	cmp	r3, #0
 801742e:	d003      	beq.n	8017438 <xTaskGenericNotifyFromISR+0x6c>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8017430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017432:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8017434:	683b      	ldr	r3, [r7, #0]
 8017436:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8017438:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801743a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 801743e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8017442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017444:	2202      	movs	r2, #2
 8017446:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

			switch( eAction )
 801744a:	79fb      	ldrb	r3, [r7, #7]
 801744c:	2b04      	cmp	r3, #4
 801744e:	d829      	bhi.n	80174a4 <xTaskGenericNotifyFromISR+0xd8>
 8017450:	a201      	add	r2, pc, #4	@ (adr r2, 8017458 <xTaskGenericNotifyFromISR+0x8c>)
 8017452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017456:	bf00      	nop
 8017458:	080174cb 	.word	0x080174cb
 801745c:	0801746d 	.word	0x0801746d
 8017460:	0801747b 	.word	0x0801747b
 8017464:	08017487 	.word	0x08017487
 8017468:	0801748f 	.word	0x0801748f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 801746c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801746e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8017470:	68bb      	ldr	r3, [r7, #8]
 8017472:	431a      	orrs	r2, r3
 8017474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017476:	651a      	str	r2, [r3, #80]	@ 0x50
					break;
 8017478:	e02a      	b.n	80174d0 <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 801747a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801747c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801747e:	1c5a      	adds	r2, r3, #1
 8017480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017482:	651a      	str	r2, [r3, #80]	@ 0x50
					break;
 8017484:	e024      	b.n	80174d0 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8017486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017488:	68ba      	ldr	r2, [r7, #8]
 801748a:	651a      	str	r2, [r3, #80]	@ 0x50
					break;
 801748c:	e020      	b.n	80174d0 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 801748e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8017492:	2b02      	cmp	r3, #2
 8017494:	d003      	beq.n	801749e <xTaskGenericNotifyFromISR+0xd2>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8017496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017498:	68ba      	ldr	r2, [r7, #8]
 801749a:	651a      	str	r2, [r3, #80]	@ 0x50
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 801749c:	e018      	b.n	80174d0 <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 801749e:	2300      	movs	r3, #0
 80174a0:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 80174a2:	e015      	b.n	80174d0 <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80174a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80174a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80174a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80174ac:	d00f      	beq.n	80174ce <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 80174ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80174b2:	b672      	cpsid	i
 80174b4:	f383 8811 	msr	BASEPRI, r3
 80174b8:	f3bf 8f6f 	isb	sy
 80174bc:	f3bf 8f4f 	dsb	sy
 80174c0:	b662      	cpsie	i
 80174c2:	61bb      	str	r3, [r7, #24]
}
 80174c4:	bf00      	nop
 80174c6:	bf00      	nop
 80174c8:	e7fd      	b.n	80174c6 <xTaskGenericNotifyFromISR+0xfa>
					break;
 80174ca:	bf00      	nop
 80174cc:	e000      	b.n	80174d0 <xTaskGenericNotifyFromISR+0x104>
					break;
 80174ce:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80174d0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80174d4:	2b01      	cmp	r3, #1
 80174d6:	d148      	bne.n	801756a <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80174d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80174da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80174dc:	2b00      	cmp	r3, #0
 80174de:	d00d      	beq.n	80174fc <xTaskGenericNotifyFromISR+0x130>
	__asm volatile
 80174e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80174e4:	b672      	cpsid	i
 80174e6:	f383 8811 	msr	BASEPRI, r3
 80174ea:	f3bf 8f6f 	isb	sy
 80174ee:	f3bf 8f4f 	dsb	sy
 80174f2:	b662      	cpsie	i
 80174f4:	617b      	str	r3, [r7, #20]
}
 80174f6:	bf00      	nop
 80174f8:	bf00      	nop
 80174fa:	e7fd      	b.n	80174f8 <xTaskGenericNotifyFromISR+0x12c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80174fc:	4b20      	ldr	r3, [pc, #128]	@ (8017580 <xTaskGenericNotifyFromISR+0x1b4>)
 80174fe:	681b      	ldr	r3, [r3, #0]
 8017500:	2b00      	cmp	r3, #0
 8017502:	d11c      	bne.n	801753e <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8017504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017506:	3304      	adds	r3, #4
 8017508:	4618      	mov	r0, r3
 801750a:	f7fd fe5f 	bl	80151cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801750e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017510:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017512:	2201      	movs	r2, #1
 8017514:	409a      	lsls	r2, r3
 8017516:	4b1b      	ldr	r3, [pc, #108]	@ (8017584 <xTaskGenericNotifyFromISR+0x1b8>)
 8017518:	681b      	ldr	r3, [r3, #0]
 801751a:	4313      	orrs	r3, r2
 801751c:	4a19      	ldr	r2, [pc, #100]	@ (8017584 <xTaskGenericNotifyFromISR+0x1b8>)
 801751e:	6013      	str	r3, [r2, #0]
 8017520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017522:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017524:	4613      	mov	r3, r2
 8017526:	009b      	lsls	r3, r3, #2
 8017528:	4413      	add	r3, r2
 801752a:	009b      	lsls	r3, r3, #2
 801752c:	4a16      	ldr	r2, [pc, #88]	@ (8017588 <xTaskGenericNotifyFromISR+0x1bc>)
 801752e:	441a      	add	r2, r3
 8017530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017532:	3304      	adds	r3, #4
 8017534:	4619      	mov	r1, r3
 8017536:	4610      	mov	r0, r2
 8017538:	f7fd fdeb 	bl	8015112 <vListInsertEnd>
 801753c:	e005      	b.n	801754a <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 801753e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017540:	3318      	adds	r3, #24
 8017542:	4619      	mov	r1, r3
 8017544:	4811      	ldr	r0, [pc, #68]	@ (801758c <xTaskGenericNotifyFromISR+0x1c0>)
 8017546:	f7fd fde4 	bl	8015112 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 801754a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801754c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801754e:	4b10      	ldr	r3, [pc, #64]	@ (8017590 <xTaskGenericNotifyFromISR+0x1c4>)
 8017550:	681b      	ldr	r3, [r3, #0]
 8017552:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017554:	429a      	cmp	r2, r3
 8017556:	d908      	bls.n	801756a <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8017558:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801755a:	2b00      	cmp	r3, #0
 801755c:	d002      	beq.n	8017564 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 801755e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017560:	2201      	movs	r2, #1
 8017562:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8017564:	4b0b      	ldr	r3, [pc, #44]	@ (8017594 <xTaskGenericNotifyFromISR+0x1c8>)
 8017566:	2201      	movs	r2, #1
 8017568:	601a      	str	r2, [r3, #0]
 801756a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801756c:	613b      	str	r3, [r7, #16]
	__asm volatile
 801756e:	693b      	ldr	r3, [r7, #16]
 8017570:	f383 8811 	msr	BASEPRI, r3
}
 8017574:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8017576:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8017578:	4618      	mov	r0, r3
 801757a:	3738      	adds	r7, #56	@ 0x38
 801757c:	46bd      	mov	sp, r7
 801757e:	bd80      	pop	{r7, pc}
 8017580:	20007918 	.word	0x20007918
 8017584:	200078f8 	.word	0x200078f8
 8017588:	200077f4 	.word	0x200077f4
 801758c:	200078b0 	.word	0x200078b0
 8017590:	200077f0 	.word	0x200077f0
 8017594:	20007904 	.word	0x20007904

08017598 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8017598:	b580      	push	{r7, lr}
 801759a:	b084      	sub	sp, #16
 801759c:	af00      	add	r7, sp, #0
 801759e:	6078      	str	r0, [r7, #4]
 80175a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80175a2:	4b29      	ldr	r3, [pc, #164]	@ (8017648 <prvAddCurrentTaskToDelayedList+0xb0>)
 80175a4:	681b      	ldr	r3, [r3, #0]
 80175a6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80175a8:	4b28      	ldr	r3, [pc, #160]	@ (801764c <prvAddCurrentTaskToDelayedList+0xb4>)
 80175aa:	681b      	ldr	r3, [r3, #0]
 80175ac:	3304      	adds	r3, #4
 80175ae:	4618      	mov	r0, r3
 80175b0:	f7fd fe0c 	bl	80151cc <uxListRemove>
 80175b4:	4603      	mov	r3, r0
 80175b6:	2b00      	cmp	r3, #0
 80175b8:	d10b      	bne.n	80175d2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80175ba:	4b24      	ldr	r3, [pc, #144]	@ (801764c <prvAddCurrentTaskToDelayedList+0xb4>)
 80175bc:	681b      	ldr	r3, [r3, #0]
 80175be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80175c0:	2201      	movs	r2, #1
 80175c2:	fa02 f303 	lsl.w	r3, r2, r3
 80175c6:	43da      	mvns	r2, r3
 80175c8:	4b21      	ldr	r3, [pc, #132]	@ (8017650 <prvAddCurrentTaskToDelayedList+0xb8>)
 80175ca:	681b      	ldr	r3, [r3, #0]
 80175cc:	4013      	ands	r3, r2
 80175ce:	4a20      	ldr	r2, [pc, #128]	@ (8017650 <prvAddCurrentTaskToDelayedList+0xb8>)
 80175d0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80175d2:	687b      	ldr	r3, [r7, #4]
 80175d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80175d8:	d10a      	bne.n	80175f0 <prvAddCurrentTaskToDelayedList+0x58>
 80175da:	683b      	ldr	r3, [r7, #0]
 80175dc:	2b00      	cmp	r3, #0
 80175de:	d007      	beq.n	80175f0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80175e0:	4b1a      	ldr	r3, [pc, #104]	@ (801764c <prvAddCurrentTaskToDelayedList+0xb4>)
 80175e2:	681b      	ldr	r3, [r3, #0]
 80175e4:	3304      	adds	r3, #4
 80175e6:	4619      	mov	r1, r3
 80175e8:	481a      	ldr	r0, [pc, #104]	@ (8017654 <prvAddCurrentTaskToDelayedList+0xbc>)
 80175ea:	f7fd fd92 	bl	8015112 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80175ee:	e026      	b.n	801763e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80175f0:	68fa      	ldr	r2, [r7, #12]
 80175f2:	687b      	ldr	r3, [r7, #4]
 80175f4:	4413      	add	r3, r2
 80175f6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80175f8:	4b14      	ldr	r3, [pc, #80]	@ (801764c <prvAddCurrentTaskToDelayedList+0xb4>)
 80175fa:	681b      	ldr	r3, [r3, #0]
 80175fc:	68ba      	ldr	r2, [r7, #8]
 80175fe:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8017600:	68ba      	ldr	r2, [r7, #8]
 8017602:	68fb      	ldr	r3, [r7, #12]
 8017604:	429a      	cmp	r2, r3
 8017606:	d209      	bcs.n	801761c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8017608:	4b13      	ldr	r3, [pc, #76]	@ (8017658 <prvAddCurrentTaskToDelayedList+0xc0>)
 801760a:	681a      	ldr	r2, [r3, #0]
 801760c:	4b0f      	ldr	r3, [pc, #60]	@ (801764c <prvAddCurrentTaskToDelayedList+0xb4>)
 801760e:	681b      	ldr	r3, [r3, #0]
 8017610:	3304      	adds	r3, #4
 8017612:	4619      	mov	r1, r3
 8017614:	4610      	mov	r0, r2
 8017616:	f7fd fda0 	bl	801515a <vListInsert>
}
 801761a:	e010      	b.n	801763e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801761c:	4b0f      	ldr	r3, [pc, #60]	@ (801765c <prvAddCurrentTaskToDelayedList+0xc4>)
 801761e:	681a      	ldr	r2, [r3, #0]
 8017620:	4b0a      	ldr	r3, [pc, #40]	@ (801764c <prvAddCurrentTaskToDelayedList+0xb4>)
 8017622:	681b      	ldr	r3, [r3, #0]
 8017624:	3304      	adds	r3, #4
 8017626:	4619      	mov	r1, r3
 8017628:	4610      	mov	r0, r2
 801762a:	f7fd fd96 	bl	801515a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801762e:	4b0c      	ldr	r3, [pc, #48]	@ (8017660 <prvAddCurrentTaskToDelayedList+0xc8>)
 8017630:	681b      	ldr	r3, [r3, #0]
 8017632:	68ba      	ldr	r2, [r7, #8]
 8017634:	429a      	cmp	r2, r3
 8017636:	d202      	bcs.n	801763e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8017638:	4a09      	ldr	r2, [pc, #36]	@ (8017660 <prvAddCurrentTaskToDelayedList+0xc8>)
 801763a:	68bb      	ldr	r3, [r7, #8]
 801763c:	6013      	str	r3, [r2, #0]
}
 801763e:	bf00      	nop
 8017640:	3710      	adds	r7, #16
 8017642:	46bd      	mov	sp, r7
 8017644:	bd80      	pop	{r7, pc}
 8017646:	bf00      	nop
 8017648:	200078f4 	.word	0x200078f4
 801764c:	200077f0 	.word	0x200077f0
 8017650:	200078f8 	.word	0x200078f8
 8017654:	200078dc 	.word	0x200078dc
 8017658:	200078ac 	.word	0x200078ac
 801765c:	200078a8 	.word	0x200078a8
 8017660:	20007910 	.word	0x20007910

08017664 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8017664:	b480      	push	{r7}
 8017666:	b085      	sub	sp, #20
 8017668:	af00      	add	r7, sp, #0
 801766a:	60f8      	str	r0, [r7, #12]
 801766c:	60b9      	str	r1, [r7, #8]
 801766e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8017670:	68fb      	ldr	r3, [r7, #12]
 8017672:	3b04      	subs	r3, #4
 8017674:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8017676:	68fb      	ldr	r3, [r7, #12]
 8017678:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 801767c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801767e:	68fb      	ldr	r3, [r7, #12]
 8017680:	3b04      	subs	r3, #4
 8017682:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8017684:	68bb      	ldr	r3, [r7, #8]
 8017686:	f023 0201 	bic.w	r2, r3, #1
 801768a:	68fb      	ldr	r3, [r7, #12]
 801768c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801768e:	68fb      	ldr	r3, [r7, #12]
 8017690:	3b04      	subs	r3, #4
 8017692:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8017694:	4a0c      	ldr	r2, [pc, #48]	@ (80176c8 <pxPortInitialiseStack+0x64>)
 8017696:	68fb      	ldr	r3, [r7, #12]
 8017698:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801769a:	68fb      	ldr	r3, [r7, #12]
 801769c:	3b14      	subs	r3, #20
 801769e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80176a0:	687a      	ldr	r2, [r7, #4]
 80176a2:	68fb      	ldr	r3, [r7, #12]
 80176a4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80176a6:	68fb      	ldr	r3, [r7, #12]
 80176a8:	3b04      	subs	r3, #4
 80176aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80176ac:	68fb      	ldr	r3, [r7, #12]
 80176ae:	f06f 0202 	mvn.w	r2, #2
 80176b2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80176b4:	68fb      	ldr	r3, [r7, #12]
 80176b6:	3b20      	subs	r3, #32
 80176b8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80176ba:	68fb      	ldr	r3, [r7, #12]
}
 80176bc:	4618      	mov	r0, r3
 80176be:	3714      	adds	r7, #20
 80176c0:	46bd      	mov	sp, r7
 80176c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176c6:	4770      	bx	lr
 80176c8:	080176cd 	.word	0x080176cd

080176cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80176cc:	b480      	push	{r7}
 80176ce:	b085      	sub	sp, #20
 80176d0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80176d2:	2300      	movs	r3, #0
 80176d4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80176d6:	4b15      	ldr	r3, [pc, #84]	@ (801772c <prvTaskExitError+0x60>)
 80176d8:	681b      	ldr	r3, [r3, #0]
 80176da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80176de:	d00d      	beq.n	80176fc <prvTaskExitError+0x30>
	__asm volatile
 80176e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80176e4:	b672      	cpsid	i
 80176e6:	f383 8811 	msr	BASEPRI, r3
 80176ea:	f3bf 8f6f 	isb	sy
 80176ee:	f3bf 8f4f 	dsb	sy
 80176f2:	b662      	cpsie	i
 80176f4:	60fb      	str	r3, [r7, #12]
}
 80176f6:	bf00      	nop
 80176f8:	bf00      	nop
 80176fa:	e7fd      	b.n	80176f8 <prvTaskExitError+0x2c>
	__asm volatile
 80176fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017700:	b672      	cpsid	i
 8017702:	f383 8811 	msr	BASEPRI, r3
 8017706:	f3bf 8f6f 	isb	sy
 801770a:	f3bf 8f4f 	dsb	sy
 801770e:	b662      	cpsie	i
 8017710:	60bb      	str	r3, [r7, #8]
}
 8017712:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8017714:	bf00      	nop
 8017716:	687b      	ldr	r3, [r7, #4]
 8017718:	2b00      	cmp	r3, #0
 801771a:	d0fc      	beq.n	8017716 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801771c:	bf00      	nop
 801771e:	bf00      	nop
 8017720:	3714      	adds	r7, #20
 8017722:	46bd      	mov	sp, r7
 8017724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017728:	4770      	bx	lr
 801772a:	bf00      	nop
 801772c:	20000048 	.word	0x20000048

08017730 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8017730:	4b07      	ldr	r3, [pc, #28]	@ (8017750 <pxCurrentTCBConst2>)
 8017732:	6819      	ldr	r1, [r3, #0]
 8017734:	6808      	ldr	r0, [r1, #0]
 8017736:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801773a:	f380 8809 	msr	PSP, r0
 801773e:	f3bf 8f6f 	isb	sy
 8017742:	f04f 0000 	mov.w	r0, #0
 8017746:	f380 8811 	msr	BASEPRI, r0
 801774a:	4770      	bx	lr
 801774c:	f3af 8000 	nop.w

08017750 <pxCurrentTCBConst2>:
 8017750:	200077f0 	.word	0x200077f0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8017754:	bf00      	nop
 8017756:	bf00      	nop

08017758 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8017758:	4808      	ldr	r0, [pc, #32]	@ (801777c <prvPortStartFirstTask+0x24>)
 801775a:	6800      	ldr	r0, [r0, #0]
 801775c:	6800      	ldr	r0, [r0, #0]
 801775e:	f380 8808 	msr	MSP, r0
 8017762:	f04f 0000 	mov.w	r0, #0
 8017766:	f380 8814 	msr	CONTROL, r0
 801776a:	b662      	cpsie	i
 801776c:	b661      	cpsie	f
 801776e:	f3bf 8f4f 	dsb	sy
 8017772:	f3bf 8f6f 	isb	sy
 8017776:	df00      	svc	0
 8017778:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801777a:	bf00      	nop
 801777c:	e000ed08 	.word	0xe000ed08

08017780 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8017780:	b580      	push	{r7, lr}
 8017782:	b084      	sub	sp, #16
 8017784:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8017786:	4b37      	ldr	r3, [pc, #220]	@ (8017864 <xPortStartScheduler+0xe4>)
 8017788:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801778a:	68fb      	ldr	r3, [r7, #12]
 801778c:	781b      	ldrb	r3, [r3, #0]
 801778e:	b2db      	uxtb	r3, r3
 8017790:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8017792:	68fb      	ldr	r3, [r7, #12]
 8017794:	22ff      	movs	r2, #255	@ 0xff
 8017796:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8017798:	68fb      	ldr	r3, [r7, #12]
 801779a:	781b      	ldrb	r3, [r3, #0]
 801779c:	b2db      	uxtb	r3, r3
 801779e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80177a0:	78fb      	ldrb	r3, [r7, #3]
 80177a2:	b2db      	uxtb	r3, r3
 80177a4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80177a8:	b2da      	uxtb	r2, r3
 80177aa:	4b2f      	ldr	r3, [pc, #188]	@ (8017868 <xPortStartScheduler+0xe8>)
 80177ac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80177ae:	4b2f      	ldr	r3, [pc, #188]	@ (801786c <xPortStartScheduler+0xec>)
 80177b0:	2207      	movs	r2, #7
 80177b2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80177b4:	e009      	b.n	80177ca <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80177b6:	4b2d      	ldr	r3, [pc, #180]	@ (801786c <xPortStartScheduler+0xec>)
 80177b8:	681b      	ldr	r3, [r3, #0]
 80177ba:	3b01      	subs	r3, #1
 80177bc:	4a2b      	ldr	r2, [pc, #172]	@ (801786c <xPortStartScheduler+0xec>)
 80177be:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80177c0:	78fb      	ldrb	r3, [r7, #3]
 80177c2:	b2db      	uxtb	r3, r3
 80177c4:	005b      	lsls	r3, r3, #1
 80177c6:	b2db      	uxtb	r3, r3
 80177c8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80177ca:	78fb      	ldrb	r3, [r7, #3]
 80177cc:	b2db      	uxtb	r3, r3
 80177ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80177d2:	2b80      	cmp	r3, #128	@ 0x80
 80177d4:	d0ef      	beq.n	80177b6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80177d6:	4b25      	ldr	r3, [pc, #148]	@ (801786c <xPortStartScheduler+0xec>)
 80177d8:	681b      	ldr	r3, [r3, #0]
 80177da:	f1c3 0307 	rsb	r3, r3, #7
 80177de:	2b04      	cmp	r3, #4
 80177e0:	d00d      	beq.n	80177fe <xPortStartScheduler+0x7e>
	__asm volatile
 80177e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80177e6:	b672      	cpsid	i
 80177e8:	f383 8811 	msr	BASEPRI, r3
 80177ec:	f3bf 8f6f 	isb	sy
 80177f0:	f3bf 8f4f 	dsb	sy
 80177f4:	b662      	cpsie	i
 80177f6:	60bb      	str	r3, [r7, #8]
}
 80177f8:	bf00      	nop
 80177fa:	bf00      	nop
 80177fc:	e7fd      	b.n	80177fa <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80177fe:	4b1b      	ldr	r3, [pc, #108]	@ (801786c <xPortStartScheduler+0xec>)
 8017800:	681b      	ldr	r3, [r3, #0]
 8017802:	021b      	lsls	r3, r3, #8
 8017804:	4a19      	ldr	r2, [pc, #100]	@ (801786c <xPortStartScheduler+0xec>)
 8017806:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8017808:	4b18      	ldr	r3, [pc, #96]	@ (801786c <xPortStartScheduler+0xec>)
 801780a:	681b      	ldr	r3, [r3, #0]
 801780c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8017810:	4a16      	ldr	r2, [pc, #88]	@ (801786c <xPortStartScheduler+0xec>)
 8017812:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8017814:	687b      	ldr	r3, [r7, #4]
 8017816:	b2da      	uxtb	r2, r3
 8017818:	68fb      	ldr	r3, [r7, #12]
 801781a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801781c:	4b14      	ldr	r3, [pc, #80]	@ (8017870 <xPortStartScheduler+0xf0>)
 801781e:	681b      	ldr	r3, [r3, #0]
 8017820:	4a13      	ldr	r2, [pc, #76]	@ (8017870 <xPortStartScheduler+0xf0>)
 8017822:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8017826:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8017828:	4b11      	ldr	r3, [pc, #68]	@ (8017870 <xPortStartScheduler+0xf0>)
 801782a:	681b      	ldr	r3, [r3, #0]
 801782c:	4a10      	ldr	r2, [pc, #64]	@ (8017870 <xPortStartScheduler+0xf0>)
 801782e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8017832:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8017834:	f000 f8dc 	bl	80179f0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8017838:	4b0e      	ldr	r3, [pc, #56]	@ (8017874 <xPortStartScheduler+0xf4>)
 801783a:	2200      	movs	r2, #0
 801783c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801783e:	f000 f8fb 	bl	8017a38 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8017842:	4b0d      	ldr	r3, [pc, #52]	@ (8017878 <xPortStartScheduler+0xf8>)
 8017844:	681b      	ldr	r3, [r3, #0]
 8017846:	4a0c      	ldr	r2, [pc, #48]	@ (8017878 <xPortStartScheduler+0xf8>)
 8017848:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801784c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801784e:	f7ff ff83 	bl	8017758 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8017852:	f7ff f90d 	bl	8016a70 <vTaskSwitchContext>
	prvTaskExitError();
 8017856:	f7ff ff39 	bl	80176cc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801785a:	2300      	movs	r3, #0
}
 801785c:	4618      	mov	r0, r3
 801785e:	3710      	adds	r7, #16
 8017860:	46bd      	mov	sp, r7
 8017862:	bd80      	pop	{r7, pc}
 8017864:	e000e400 	.word	0xe000e400
 8017868:	2000791c 	.word	0x2000791c
 801786c:	20007920 	.word	0x20007920
 8017870:	e000ed20 	.word	0xe000ed20
 8017874:	20000048 	.word	0x20000048
 8017878:	e000ef34 	.word	0xe000ef34

0801787c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 801787c:	b480      	push	{r7}
 801787e:	b083      	sub	sp, #12
 8017880:	af00      	add	r7, sp, #0
	__asm volatile
 8017882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017886:	b672      	cpsid	i
 8017888:	f383 8811 	msr	BASEPRI, r3
 801788c:	f3bf 8f6f 	isb	sy
 8017890:	f3bf 8f4f 	dsb	sy
 8017894:	b662      	cpsie	i
 8017896:	607b      	str	r3, [r7, #4]
}
 8017898:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801789a:	4b11      	ldr	r3, [pc, #68]	@ (80178e0 <vPortEnterCritical+0x64>)
 801789c:	681b      	ldr	r3, [r3, #0]
 801789e:	3301      	adds	r3, #1
 80178a0:	4a0f      	ldr	r2, [pc, #60]	@ (80178e0 <vPortEnterCritical+0x64>)
 80178a2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80178a4:	4b0e      	ldr	r3, [pc, #56]	@ (80178e0 <vPortEnterCritical+0x64>)
 80178a6:	681b      	ldr	r3, [r3, #0]
 80178a8:	2b01      	cmp	r3, #1
 80178aa:	d112      	bne.n	80178d2 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80178ac:	4b0d      	ldr	r3, [pc, #52]	@ (80178e4 <vPortEnterCritical+0x68>)
 80178ae:	681b      	ldr	r3, [r3, #0]
 80178b0:	b2db      	uxtb	r3, r3
 80178b2:	2b00      	cmp	r3, #0
 80178b4:	d00d      	beq.n	80178d2 <vPortEnterCritical+0x56>
	__asm volatile
 80178b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80178ba:	b672      	cpsid	i
 80178bc:	f383 8811 	msr	BASEPRI, r3
 80178c0:	f3bf 8f6f 	isb	sy
 80178c4:	f3bf 8f4f 	dsb	sy
 80178c8:	b662      	cpsie	i
 80178ca:	603b      	str	r3, [r7, #0]
}
 80178cc:	bf00      	nop
 80178ce:	bf00      	nop
 80178d0:	e7fd      	b.n	80178ce <vPortEnterCritical+0x52>
	}
}
 80178d2:	bf00      	nop
 80178d4:	370c      	adds	r7, #12
 80178d6:	46bd      	mov	sp, r7
 80178d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178dc:	4770      	bx	lr
 80178de:	bf00      	nop
 80178e0:	20000048 	.word	0x20000048
 80178e4:	e000ed04 	.word	0xe000ed04

080178e8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80178e8:	b480      	push	{r7}
 80178ea:	b083      	sub	sp, #12
 80178ec:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80178ee:	4b13      	ldr	r3, [pc, #76]	@ (801793c <vPortExitCritical+0x54>)
 80178f0:	681b      	ldr	r3, [r3, #0]
 80178f2:	2b00      	cmp	r3, #0
 80178f4:	d10d      	bne.n	8017912 <vPortExitCritical+0x2a>
	__asm volatile
 80178f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80178fa:	b672      	cpsid	i
 80178fc:	f383 8811 	msr	BASEPRI, r3
 8017900:	f3bf 8f6f 	isb	sy
 8017904:	f3bf 8f4f 	dsb	sy
 8017908:	b662      	cpsie	i
 801790a:	607b      	str	r3, [r7, #4]
}
 801790c:	bf00      	nop
 801790e:	bf00      	nop
 8017910:	e7fd      	b.n	801790e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8017912:	4b0a      	ldr	r3, [pc, #40]	@ (801793c <vPortExitCritical+0x54>)
 8017914:	681b      	ldr	r3, [r3, #0]
 8017916:	3b01      	subs	r3, #1
 8017918:	4a08      	ldr	r2, [pc, #32]	@ (801793c <vPortExitCritical+0x54>)
 801791a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801791c:	4b07      	ldr	r3, [pc, #28]	@ (801793c <vPortExitCritical+0x54>)
 801791e:	681b      	ldr	r3, [r3, #0]
 8017920:	2b00      	cmp	r3, #0
 8017922:	d105      	bne.n	8017930 <vPortExitCritical+0x48>
 8017924:	2300      	movs	r3, #0
 8017926:	603b      	str	r3, [r7, #0]
	__asm volatile
 8017928:	683b      	ldr	r3, [r7, #0]
 801792a:	f383 8811 	msr	BASEPRI, r3
}
 801792e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8017930:	bf00      	nop
 8017932:	370c      	adds	r7, #12
 8017934:	46bd      	mov	sp, r7
 8017936:	f85d 7b04 	ldr.w	r7, [sp], #4
 801793a:	4770      	bx	lr
 801793c:	20000048 	.word	0x20000048

08017940 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8017940:	f3ef 8009 	mrs	r0, PSP
 8017944:	f3bf 8f6f 	isb	sy
 8017948:	4b15      	ldr	r3, [pc, #84]	@ (80179a0 <pxCurrentTCBConst>)
 801794a:	681a      	ldr	r2, [r3, #0]
 801794c:	f01e 0f10 	tst.w	lr, #16
 8017950:	bf08      	it	eq
 8017952:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8017956:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801795a:	6010      	str	r0, [r2, #0]
 801795c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8017960:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8017964:	b672      	cpsid	i
 8017966:	f380 8811 	msr	BASEPRI, r0
 801796a:	f3bf 8f4f 	dsb	sy
 801796e:	f3bf 8f6f 	isb	sy
 8017972:	b662      	cpsie	i
 8017974:	f7ff f87c 	bl	8016a70 <vTaskSwitchContext>
 8017978:	f04f 0000 	mov.w	r0, #0
 801797c:	f380 8811 	msr	BASEPRI, r0
 8017980:	bc09      	pop	{r0, r3}
 8017982:	6819      	ldr	r1, [r3, #0]
 8017984:	6808      	ldr	r0, [r1, #0]
 8017986:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801798a:	f01e 0f10 	tst.w	lr, #16
 801798e:	bf08      	it	eq
 8017990:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8017994:	f380 8809 	msr	PSP, r0
 8017998:	f3bf 8f6f 	isb	sy
 801799c:	4770      	bx	lr
 801799e:	bf00      	nop

080179a0 <pxCurrentTCBConst>:
 80179a0:	200077f0 	.word	0x200077f0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80179a4:	bf00      	nop
 80179a6:	bf00      	nop

080179a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80179a8:	b580      	push	{r7, lr}
 80179aa:	b082      	sub	sp, #8
 80179ac:	af00      	add	r7, sp, #0
	__asm volatile
 80179ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80179b2:	b672      	cpsid	i
 80179b4:	f383 8811 	msr	BASEPRI, r3
 80179b8:	f3bf 8f6f 	isb	sy
 80179bc:	f3bf 8f4f 	dsb	sy
 80179c0:	b662      	cpsie	i
 80179c2:	607b      	str	r3, [r7, #4]
}
 80179c4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80179c6:	f7fe ff97 	bl	80168f8 <xTaskIncrementTick>
 80179ca:	4603      	mov	r3, r0
 80179cc:	2b00      	cmp	r3, #0
 80179ce:	d003      	beq.n	80179d8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80179d0:	4b06      	ldr	r3, [pc, #24]	@ (80179ec <SysTick_Handler+0x44>)
 80179d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80179d6:	601a      	str	r2, [r3, #0]
 80179d8:	2300      	movs	r3, #0
 80179da:	603b      	str	r3, [r7, #0]
	__asm volatile
 80179dc:	683b      	ldr	r3, [r7, #0]
 80179de:	f383 8811 	msr	BASEPRI, r3
}
 80179e2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80179e4:	bf00      	nop
 80179e6:	3708      	adds	r7, #8
 80179e8:	46bd      	mov	sp, r7
 80179ea:	bd80      	pop	{r7, pc}
 80179ec:	e000ed04 	.word	0xe000ed04

080179f0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80179f0:	b480      	push	{r7}
 80179f2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80179f4:	4b0b      	ldr	r3, [pc, #44]	@ (8017a24 <vPortSetupTimerInterrupt+0x34>)
 80179f6:	2200      	movs	r2, #0
 80179f8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80179fa:	4b0b      	ldr	r3, [pc, #44]	@ (8017a28 <vPortSetupTimerInterrupt+0x38>)
 80179fc:	2200      	movs	r2, #0
 80179fe:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8017a00:	4b0a      	ldr	r3, [pc, #40]	@ (8017a2c <vPortSetupTimerInterrupt+0x3c>)
 8017a02:	681b      	ldr	r3, [r3, #0]
 8017a04:	4a0a      	ldr	r2, [pc, #40]	@ (8017a30 <vPortSetupTimerInterrupt+0x40>)
 8017a06:	fba2 2303 	umull	r2, r3, r2, r3
 8017a0a:	099b      	lsrs	r3, r3, #6
 8017a0c:	4a09      	ldr	r2, [pc, #36]	@ (8017a34 <vPortSetupTimerInterrupt+0x44>)
 8017a0e:	3b01      	subs	r3, #1
 8017a10:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8017a12:	4b04      	ldr	r3, [pc, #16]	@ (8017a24 <vPortSetupTimerInterrupt+0x34>)
 8017a14:	2207      	movs	r2, #7
 8017a16:	601a      	str	r2, [r3, #0]
}
 8017a18:	bf00      	nop
 8017a1a:	46bd      	mov	sp, r7
 8017a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a20:	4770      	bx	lr
 8017a22:	bf00      	nop
 8017a24:	e000e010 	.word	0xe000e010
 8017a28:	e000e018 	.word	0xe000e018
 8017a2c:	20000008 	.word	0x20000008
 8017a30:	10624dd3 	.word	0x10624dd3
 8017a34:	e000e014 	.word	0xe000e014

08017a38 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8017a38:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8017a48 <vPortEnableVFP+0x10>
 8017a3c:	6801      	ldr	r1, [r0, #0]
 8017a3e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8017a42:	6001      	str	r1, [r0, #0]
 8017a44:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8017a46:	bf00      	nop
 8017a48:	e000ed88 	.word	0xe000ed88

08017a4c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8017a4c:	b480      	push	{r7}
 8017a4e:	b085      	sub	sp, #20
 8017a50:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8017a52:	f3ef 8305 	mrs	r3, IPSR
 8017a56:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8017a58:	68fb      	ldr	r3, [r7, #12]
 8017a5a:	2b0f      	cmp	r3, #15
 8017a5c:	d917      	bls.n	8017a8e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8017a5e:	4a1a      	ldr	r2, [pc, #104]	@ (8017ac8 <vPortValidateInterruptPriority+0x7c>)
 8017a60:	68fb      	ldr	r3, [r7, #12]
 8017a62:	4413      	add	r3, r2
 8017a64:	781b      	ldrb	r3, [r3, #0]
 8017a66:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8017a68:	4b18      	ldr	r3, [pc, #96]	@ (8017acc <vPortValidateInterruptPriority+0x80>)
 8017a6a:	781b      	ldrb	r3, [r3, #0]
 8017a6c:	7afa      	ldrb	r2, [r7, #11]
 8017a6e:	429a      	cmp	r2, r3
 8017a70:	d20d      	bcs.n	8017a8e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8017a72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017a76:	b672      	cpsid	i
 8017a78:	f383 8811 	msr	BASEPRI, r3
 8017a7c:	f3bf 8f6f 	isb	sy
 8017a80:	f3bf 8f4f 	dsb	sy
 8017a84:	b662      	cpsie	i
 8017a86:	607b      	str	r3, [r7, #4]
}
 8017a88:	bf00      	nop
 8017a8a:	bf00      	nop
 8017a8c:	e7fd      	b.n	8017a8a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8017a8e:	4b10      	ldr	r3, [pc, #64]	@ (8017ad0 <vPortValidateInterruptPriority+0x84>)
 8017a90:	681b      	ldr	r3, [r3, #0]
 8017a92:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8017a96:	4b0f      	ldr	r3, [pc, #60]	@ (8017ad4 <vPortValidateInterruptPriority+0x88>)
 8017a98:	681b      	ldr	r3, [r3, #0]
 8017a9a:	429a      	cmp	r2, r3
 8017a9c:	d90d      	bls.n	8017aba <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 8017a9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017aa2:	b672      	cpsid	i
 8017aa4:	f383 8811 	msr	BASEPRI, r3
 8017aa8:	f3bf 8f6f 	isb	sy
 8017aac:	f3bf 8f4f 	dsb	sy
 8017ab0:	b662      	cpsie	i
 8017ab2:	603b      	str	r3, [r7, #0]
}
 8017ab4:	bf00      	nop
 8017ab6:	bf00      	nop
 8017ab8:	e7fd      	b.n	8017ab6 <vPortValidateInterruptPriority+0x6a>
	}
 8017aba:	bf00      	nop
 8017abc:	3714      	adds	r7, #20
 8017abe:	46bd      	mov	sp, r7
 8017ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ac4:	4770      	bx	lr
 8017ac6:	bf00      	nop
 8017ac8:	e000e3f0 	.word	0xe000e3f0
 8017acc:	2000791c 	.word	0x2000791c
 8017ad0:	e000ed0c 	.word	0xe000ed0c
 8017ad4:	20007920 	.word	0x20007920

08017ad8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8017ad8:	b580      	push	{r7, lr}
 8017ada:	b08a      	sub	sp, #40	@ 0x28
 8017adc:	af00      	add	r7, sp, #0
 8017ade:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8017ae0:	2300      	movs	r3, #0
 8017ae2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8017ae4:	f7fe fe38 	bl	8016758 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8017ae8:	4b5f      	ldr	r3, [pc, #380]	@ (8017c68 <pvPortMalloc+0x190>)
 8017aea:	681b      	ldr	r3, [r3, #0]
 8017aec:	2b00      	cmp	r3, #0
 8017aee:	d101      	bne.n	8017af4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8017af0:	f000 f924 	bl	8017d3c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8017af4:	4b5d      	ldr	r3, [pc, #372]	@ (8017c6c <pvPortMalloc+0x194>)
 8017af6:	681a      	ldr	r2, [r3, #0]
 8017af8:	687b      	ldr	r3, [r7, #4]
 8017afa:	4013      	ands	r3, r2
 8017afc:	2b00      	cmp	r3, #0
 8017afe:	f040 8094 	bne.w	8017c2a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8017b02:	687b      	ldr	r3, [r7, #4]
 8017b04:	2b00      	cmp	r3, #0
 8017b06:	d020      	beq.n	8017b4a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8017b08:	2208      	movs	r2, #8
 8017b0a:	687b      	ldr	r3, [r7, #4]
 8017b0c:	4413      	add	r3, r2
 8017b0e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8017b10:	687b      	ldr	r3, [r7, #4]
 8017b12:	f003 0307 	and.w	r3, r3, #7
 8017b16:	2b00      	cmp	r3, #0
 8017b18:	d017      	beq.n	8017b4a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8017b1a:	687b      	ldr	r3, [r7, #4]
 8017b1c:	f023 0307 	bic.w	r3, r3, #7
 8017b20:	3308      	adds	r3, #8
 8017b22:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8017b24:	687b      	ldr	r3, [r7, #4]
 8017b26:	f003 0307 	and.w	r3, r3, #7
 8017b2a:	2b00      	cmp	r3, #0
 8017b2c:	d00d      	beq.n	8017b4a <pvPortMalloc+0x72>
	__asm volatile
 8017b2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017b32:	b672      	cpsid	i
 8017b34:	f383 8811 	msr	BASEPRI, r3
 8017b38:	f3bf 8f6f 	isb	sy
 8017b3c:	f3bf 8f4f 	dsb	sy
 8017b40:	b662      	cpsie	i
 8017b42:	617b      	str	r3, [r7, #20]
}
 8017b44:	bf00      	nop
 8017b46:	bf00      	nop
 8017b48:	e7fd      	b.n	8017b46 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8017b4a:	687b      	ldr	r3, [r7, #4]
 8017b4c:	2b00      	cmp	r3, #0
 8017b4e:	d06c      	beq.n	8017c2a <pvPortMalloc+0x152>
 8017b50:	4b47      	ldr	r3, [pc, #284]	@ (8017c70 <pvPortMalloc+0x198>)
 8017b52:	681b      	ldr	r3, [r3, #0]
 8017b54:	687a      	ldr	r2, [r7, #4]
 8017b56:	429a      	cmp	r2, r3
 8017b58:	d867      	bhi.n	8017c2a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8017b5a:	4b46      	ldr	r3, [pc, #280]	@ (8017c74 <pvPortMalloc+0x19c>)
 8017b5c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8017b5e:	4b45      	ldr	r3, [pc, #276]	@ (8017c74 <pvPortMalloc+0x19c>)
 8017b60:	681b      	ldr	r3, [r3, #0]
 8017b62:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017b64:	e004      	b.n	8017b70 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8017b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017b68:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8017b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017b6c:	681b      	ldr	r3, [r3, #0]
 8017b6e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017b72:	685b      	ldr	r3, [r3, #4]
 8017b74:	687a      	ldr	r2, [r7, #4]
 8017b76:	429a      	cmp	r2, r3
 8017b78:	d903      	bls.n	8017b82 <pvPortMalloc+0xaa>
 8017b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017b7c:	681b      	ldr	r3, [r3, #0]
 8017b7e:	2b00      	cmp	r3, #0
 8017b80:	d1f1      	bne.n	8017b66 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8017b82:	4b39      	ldr	r3, [pc, #228]	@ (8017c68 <pvPortMalloc+0x190>)
 8017b84:	681b      	ldr	r3, [r3, #0]
 8017b86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017b88:	429a      	cmp	r2, r3
 8017b8a:	d04e      	beq.n	8017c2a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8017b8c:	6a3b      	ldr	r3, [r7, #32]
 8017b8e:	681b      	ldr	r3, [r3, #0]
 8017b90:	2208      	movs	r2, #8
 8017b92:	4413      	add	r3, r2
 8017b94:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8017b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017b98:	681a      	ldr	r2, [r3, #0]
 8017b9a:	6a3b      	ldr	r3, [r7, #32]
 8017b9c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8017b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017ba0:	685a      	ldr	r2, [r3, #4]
 8017ba2:	687b      	ldr	r3, [r7, #4]
 8017ba4:	1ad2      	subs	r2, r2, r3
 8017ba6:	2308      	movs	r3, #8
 8017ba8:	005b      	lsls	r3, r3, #1
 8017baa:	429a      	cmp	r2, r3
 8017bac:	d922      	bls.n	8017bf4 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8017bae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017bb0:	687b      	ldr	r3, [r7, #4]
 8017bb2:	4413      	add	r3, r2
 8017bb4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8017bb6:	69bb      	ldr	r3, [r7, #24]
 8017bb8:	f003 0307 	and.w	r3, r3, #7
 8017bbc:	2b00      	cmp	r3, #0
 8017bbe:	d00d      	beq.n	8017bdc <pvPortMalloc+0x104>
	__asm volatile
 8017bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017bc4:	b672      	cpsid	i
 8017bc6:	f383 8811 	msr	BASEPRI, r3
 8017bca:	f3bf 8f6f 	isb	sy
 8017bce:	f3bf 8f4f 	dsb	sy
 8017bd2:	b662      	cpsie	i
 8017bd4:	613b      	str	r3, [r7, #16]
}
 8017bd6:	bf00      	nop
 8017bd8:	bf00      	nop
 8017bda:	e7fd      	b.n	8017bd8 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8017bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017bde:	685a      	ldr	r2, [r3, #4]
 8017be0:	687b      	ldr	r3, [r7, #4]
 8017be2:	1ad2      	subs	r2, r2, r3
 8017be4:	69bb      	ldr	r3, [r7, #24]
 8017be6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8017be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017bea:	687a      	ldr	r2, [r7, #4]
 8017bec:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8017bee:	69b8      	ldr	r0, [r7, #24]
 8017bf0:	f000 f906 	bl	8017e00 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8017bf4:	4b1e      	ldr	r3, [pc, #120]	@ (8017c70 <pvPortMalloc+0x198>)
 8017bf6:	681a      	ldr	r2, [r3, #0]
 8017bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017bfa:	685b      	ldr	r3, [r3, #4]
 8017bfc:	1ad3      	subs	r3, r2, r3
 8017bfe:	4a1c      	ldr	r2, [pc, #112]	@ (8017c70 <pvPortMalloc+0x198>)
 8017c00:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8017c02:	4b1b      	ldr	r3, [pc, #108]	@ (8017c70 <pvPortMalloc+0x198>)
 8017c04:	681a      	ldr	r2, [r3, #0]
 8017c06:	4b1c      	ldr	r3, [pc, #112]	@ (8017c78 <pvPortMalloc+0x1a0>)
 8017c08:	681b      	ldr	r3, [r3, #0]
 8017c0a:	429a      	cmp	r2, r3
 8017c0c:	d203      	bcs.n	8017c16 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8017c0e:	4b18      	ldr	r3, [pc, #96]	@ (8017c70 <pvPortMalloc+0x198>)
 8017c10:	681b      	ldr	r3, [r3, #0]
 8017c12:	4a19      	ldr	r2, [pc, #100]	@ (8017c78 <pvPortMalloc+0x1a0>)
 8017c14:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8017c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017c18:	685a      	ldr	r2, [r3, #4]
 8017c1a:	4b14      	ldr	r3, [pc, #80]	@ (8017c6c <pvPortMalloc+0x194>)
 8017c1c:	681b      	ldr	r3, [r3, #0]
 8017c1e:	431a      	orrs	r2, r3
 8017c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017c22:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8017c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017c26:	2200      	movs	r2, #0
 8017c28:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8017c2a:	f7fe fda3 	bl	8016774 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8017c2e:	69fb      	ldr	r3, [r7, #28]
 8017c30:	2b00      	cmp	r3, #0
 8017c32:	d101      	bne.n	8017c38 <pvPortMalloc+0x160>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8017c34:	f7e8 fc94 	bl	8000560 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8017c38:	69fb      	ldr	r3, [r7, #28]
 8017c3a:	f003 0307 	and.w	r3, r3, #7
 8017c3e:	2b00      	cmp	r3, #0
 8017c40:	d00d      	beq.n	8017c5e <pvPortMalloc+0x186>
	__asm volatile
 8017c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017c46:	b672      	cpsid	i
 8017c48:	f383 8811 	msr	BASEPRI, r3
 8017c4c:	f3bf 8f6f 	isb	sy
 8017c50:	f3bf 8f4f 	dsb	sy
 8017c54:	b662      	cpsie	i
 8017c56:	60fb      	str	r3, [r7, #12]
}
 8017c58:	bf00      	nop
 8017c5a:	bf00      	nop
 8017c5c:	e7fd      	b.n	8017c5a <pvPortMalloc+0x182>
	return pvReturn;
 8017c5e:	69fb      	ldr	r3, [r7, #28]
}
 8017c60:	4618      	mov	r0, r3
 8017c62:	3728      	adds	r7, #40	@ 0x28
 8017c64:	46bd      	mov	sp, r7
 8017c66:	bd80      	pop	{r7, pc}
 8017c68:	2000f92c 	.word	0x2000f92c
 8017c6c:	2000f938 	.word	0x2000f938
 8017c70:	2000f930 	.word	0x2000f930
 8017c74:	2000f924 	.word	0x2000f924
 8017c78:	2000f934 	.word	0x2000f934

08017c7c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8017c7c:	b580      	push	{r7, lr}
 8017c7e:	b086      	sub	sp, #24
 8017c80:	af00      	add	r7, sp, #0
 8017c82:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8017c84:	687b      	ldr	r3, [r7, #4]
 8017c86:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8017c88:	687b      	ldr	r3, [r7, #4]
 8017c8a:	2b00      	cmp	r3, #0
 8017c8c:	d04e      	beq.n	8017d2c <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8017c8e:	2308      	movs	r3, #8
 8017c90:	425b      	negs	r3, r3
 8017c92:	697a      	ldr	r2, [r7, #20]
 8017c94:	4413      	add	r3, r2
 8017c96:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8017c98:	697b      	ldr	r3, [r7, #20]
 8017c9a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8017c9c:	693b      	ldr	r3, [r7, #16]
 8017c9e:	685a      	ldr	r2, [r3, #4]
 8017ca0:	4b24      	ldr	r3, [pc, #144]	@ (8017d34 <vPortFree+0xb8>)
 8017ca2:	681b      	ldr	r3, [r3, #0]
 8017ca4:	4013      	ands	r3, r2
 8017ca6:	2b00      	cmp	r3, #0
 8017ca8:	d10d      	bne.n	8017cc6 <vPortFree+0x4a>
	__asm volatile
 8017caa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017cae:	b672      	cpsid	i
 8017cb0:	f383 8811 	msr	BASEPRI, r3
 8017cb4:	f3bf 8f6f 	isb	sy
 8017cb8:	f3bf 8f4f 	dsb	sy
 8017cbc:	b662      	cpsie	i
 8017cbe:	60fb      	str	r3, [r7, #12]
}
 8017cc0:	bf00      	nop
 8017cc2:	bf00      	nop
 8017cc4:	e7fd      	b.n	8017cc2 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8017cc6:	693b      	ldr	r3, [r7, #16]
 8017cc8:	681b      	ldr	r3, [r3, #0]
 8017cca:	2b00      	cmp	r3, #0
 8017ccc:	d00d      	beq.n	8017cea <vPortFree+0x6e>
	__asm volatile
 8017cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017cd2:	b672      	cpsid	i
 8017cd4:	f383 8811 	msr	BASEPRI, r3
 8017cd8:	f3bf 8f6f 	isb	sy
 8017cdc:	f3bf 8f4f 	dsb	sy
 8017ce0:	b662      	cpsie	i
 8017ce2:	60bb      	str	r3, [r7, #8]
}
 8017ce4:	bf00      	nop
 8017ce6:	bf00      	nop
 8017ce8:	e7fd      	b.n	8017ce6 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8017cea:	693b      	ldr	r3, [r7, #16]
 8017cec:	685a      	ldr	r2, [r3, #4]
 8017cee:	4b11      	ldr	r3, [pc, #68]	@ (8017d34 <vPortFree+0xb8>)
 8017cf0:	681b      	ldr	r3, [r3, #0]
 8017cf2:	4013      	ands	r3, r2
 8017cf4:	2b00      	cmp	r3, #0
 8017cf6:	d019      	beq.n	8017d2c <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8017cf8:	693b      	ldr	r3, [r7, #16]
 8017cfa:	681b      	ldr	r3, [r3, #0]
 8017cfc:	2b00      	cmp	r3, #0
 8017cfe:	d115      	bne.n	8017d2c <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8017d00:	693b      	ldr	r3, [r7, #16]
 8017d02:	685a      	ldr	r2, [r3, #4]
 8017d04:	4b0b      	ldr	r3, [pc, #44]	@ (8017d34 <vPortFree+0xb8>)
 8017d06:	681b      	ldr	r3, [r3, #0]
 8017d08:	43db      	mvns	r3, r3
 8017d0a:	401a      	ands	r2, r3
 8017d0c:	693b      	ldr	r3, [r7, #16]
 8017d0e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8017d10:	f7fe fd22 	bl	8016758 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8017d14:	693b      	ldr	r3, [r7, #16]
 8017d16:	685a      	ldr	r2, [r3, #4]
 8017d18:	4b07      	ldr	r3, [pc, #28]	@ (8017d38 <vPortFree+0xbc>)
 8017d1a:	681b      	ldr	r3, [r3, #0]
 8017d1c:	4413      	add	r3, r2
 8017d1e:	4a06      	ldr	r2, [pc, #24]	@ (8017d38 <vPortFree+0xbc>)
 8017d20:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8017d22:	6938      	ldr	r0, [r7, #16]
 8017d24:	f000 f86c 	bl	8017e00 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8017d28:	f7fe fd24 	bl	8016774 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8017d2c:	bf00      	nop
 8017d2e:	3718      	adds	r7, #24
 8017d30:	46bd      	mov	sp, r7
 8017d32:	bd80      	pop	{r7, pc}
 8017d34:	2000f938 	.word	0x2000f938
 8017d38:	2000f930 	.word	0x2000f930

08017d3c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8017d3c:	b480      	push	{r7}
 8017d3e:	b085      	sub	sp, #20
 8017d40:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8017d42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8017d46:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8017d48:	4b27      	ldr	r3, [pc, #156]	@ (8017de8 <prvHeapInit+0xac>)
 8017d4a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8017d4c:	68fb      	ldr	r3, [r7, #12]
 8017d4e:	f003 0307 	and.w	r3, r3, #7
 8017d52:	2b00      	cmp	r3, #0
 8017d54:	d00c      	beq.n	8017d70 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8017d56:	68fb      	ldr	r3, [r7, #12]
 8017d58:	3307      	adds	r3, #7
 8017d5a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8017d5c:	68fb      	ldr	r3, [r7, #12]
 8017d5e:	f023 0307 	bic.w	r3, r3, #7
 8017d62:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8017d64:	68ba      	ldr	r2, [r7, #8]
 8017d66:	68fb      	ldr	r3, [r7, #12]
 8017d68:	1ad3      	subs	r3, r2, r3
 8017d6a:	4a1f      	ldr	r2, [pc, #124]	@ (8017de8 <prvHeapInit+0xac>)
 8017d6c:	4413      	add	r3, r2
 8017d6e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8017d70:	68fb      	ldr	r3, [r7, #12]
 8017d72:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8017d74:	4a1d      	ldr	r2, [pc, #116]	@ (8017dec <prvHeapInit+0xb0>)
 8017d76:	687b      	ldr	r3, [r7, #4]
 8017d78:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8017d7a:	4b1c      	ldr	r3, [pc, #112]	@ (8017dec <prvHeapInit+0xb0>)
 8017d7c:	2200      	movs	r2, #0
 8017d7e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8017d80:	687b      	ldr	r3, [r7, #4]
 8017d82:	68ba      	ldr	r2, [r7, #8]
 8017d84:	4413      	add	r3, r2
 8017d86:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8017d88:	2208      	movs	r2, #8
 8017d8a:	68fb      	ldr	r3, [r7, #12]
 8017d8c:	1a9b      	subs	r3, r3, r2
 8017d8e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8017d90:	68fb      	ldr	r3, [r7, #12]
 8017d92:	f023 0307 	bic.w	r3, r3, #7
 8017d96:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8017d98:	68fb      	ldr	r3, [r7, #12]
 8017d9a:	4a15      	ldr	r2, [pc, #84]	@ (8017df0 <prvHeapInit+0xb4>)
 8017d9c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8017d9e:	4b14      	ldr	r3, [pc, #80]	@ (8017df0 <prvHeapInit+0xb4>)
 8017da0:	681b      	ldr	r3, [r3, #0]
 8017da2:	2200      	movs	r2, #0
 8017da4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8017da6:	4b12      	ldr	r3, [pc, #72]	@ (8017df0 <prvHeapInit+0xb4>)
 8017da8:	681b      	ldr	r3, [r3, #0]
 8017daa:	2200      	movs	r2, #0
 8017dac:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8017dae:	687b      	ldr	r3, [r7, #4]
 8017db0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8017db2:	683b      	ldr	r3, [r7, #0]
 8017db4:	68fa      	ldr	r2, [r7, #12]
 8017db6:	1ad2      	subs	r2, r2, r3
 8017db8:	683b      	ldr	r3, [r7, #0]
 8017dba:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8017dbc:	4b0c      	ldr	r3, [pc, #48]	@ (8017df0 <prvHeapInit+0xb4>)
 8017dbe:	681a      	ldr	r2, [r3, #0]
 8017dc0:	683b      	ldr	r3, [r7, #0]
 8017dc2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8017dc4:	683b      	ldr	r3, [r7, #0]
 8017dc6:	685b      	ldr	r3, [r3, #4]
 8017dc8:	4a0a      	ldr	r2, [pc, #40]	@ (8017df4 <prvHeapInit+0xb8>)
 8017dca:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8017dcc:	683b      	ldr	r3, [r7, #0]
 8017dce:	685b      	ldr	r3, [r3, #4]
 8017dd0:	4a09      	ldr	r2, [pc, #36]	@ (8017df8 <prvHeapInit+0xbc>)
 8017dd2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8017dd4:	4b09      	ldr	r3, [pc, #36]	@ (8017dfc <prvHeapInit+0xc0>)
 8017dd6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8017dda:	601a      	str	r2, [r3, #0]
}
 8017ddc:	bf00      	nop
 8017dde:	3714      	adds	r7, #20
 8017de0:	46bd      	mov	sp, r7
 8017de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017de6:	4770      	bx	lr
 8017de8:	20007924 	.word	0x20007924
 8017dec:	2000f924 	.word	0x2000f924
 8017df0:	2000f92c 	.word	0x2000f92c
 8017df4:	2000f934 	.word	0x2000f934
 8017df8:	2000f930 	.word	0x2000f930
 8017dfc:	2000f938 	.word	0x2000f938

08017e00 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8017e00:	b480      	push	{r7}
 8017e02:	b085      	sub	sp, #20
 8017e04:	af00      	add	r7, sp, #0
 8017e06:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8017e08:	4b28      	ldr	r3, [pc, #160]	@ (8017eac <prvInsertBlockIntoFreeList+0xac>)
 8017e0a:	60fb      	str	r3, [r7, #12]
 8017e0c:	e002      	b.n	8017e14 <prvInsertBlockIntoFreeList+0x14>
 8017e0e:	68fb      	ldr	r3, [r7, #12]
 8017e10:	681b      	ldr	r3, [r3, #0]
 8017e12:	60fb      	str	r3, [r7, #12]
 8017e14:	68fb      	ldr	r3, [r7, #12]
 8017e16:	681b      	ldr	r3, [r3, #0]
 8017e18:	687a      	ldr	r2, [r7, #4]
 8017e1a:	429a      	cmp	r2, r3
 8017e1c:	d8f7      	bhi.n	8017e0e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8017e1e:	68fb      	ldr	r3, [r7, #12]
 8017e20:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8017e22:	68fb      	ldr	r3, [r7, #12]
 8017e24:	685b      	ldr	r3, [r3, #4]
 8017e26:	68ba      	ldr	r2, [r7, #8]
 8017e28:	4413      	add	r3, r2
 8017e2a:	687a      	ldr	r2, [r7, #4]
 8017e2c:	429a      	cmp	r2, r3
 8017e2e:	d108      	bne.n	8017e42 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8017e30:	68fb      	ldr	r3, [r7, #12]
 8017e32:	685a      	ldr	r2, [r3, #4]
 8017e34:	687b      	ldr	r3, [r7, #4]
 8017e36:	685b      	ldr	r3, [r3, #4]
 8017e38:	441a      	add	r2, r3
 8017e3a:	68fb      	ldr	r3, [r7, #12]
 8017e3c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8017e3e:	68fb      	ldr	r3, [r7, #12]
 8017e40:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8017e42:	687b      	ldr	r3, [r7, #4]
 8017e44:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8017e46:	687b      	ldr	r3, [r7, #4]
 8017e48:	685b      	ldr	r3, [r3, #4]
 8017e4a:	68ba      	ldr	r2, [r7, #8]
 8017e4c:	441a      	add	r2, r3
 8017e4e:	68fb      	ldr	r3, [r7, #12]
 8017e50:	681b      	ldr	r3, [r3, #0]
 8017e52:	429a      	cmp	r2, r3
 8017e54:	d118      	bne.n	8017e88 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8017e56:	68fb      	ldr	r3, [r7, #12]
 8017e58:	681a      	ldr	r2, [r3, #0]
 8017e5a:	4b15      	ldr	r3, [pc, #84]	@ (8017eb0 <prvInsertBlockIntoFreeList+0xb0>)
 8017e5c:	681b      	ldr	r3, [r3, #0]
 8017e5e:	429a      	cmp	r2, r3
 8017e60:	d00d      	beq.n	8017e7e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8017e62:	687b      	ldr	r3, [r7, #4]
 8017e64:	685a      	ldr	r2, [r3, #4]
 8017e66:	68fb      	ldr	r3, [r7, #12]
 8017e68:	681b      	ldr	r3, [r3, #0]
 8017e6a:	685b      	ldr	r3, [r3, #4]
 8017e6c:	441a      	add	r2, r3
 8017e6e:	687b      	ldr	r3, [r7, #4]
 8017e70:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8017e72:	68fb      	ldr	r3, [r7, #12]
 8017e74:	681b      	ldr	r3, [r3, #0]
 8017e76:	681a      	ldr	r2, [r3, #0]
 8017e78:	687b      	ldr	r3, [r7, #4]
 8017e7a:	601a      	str	r2, [r3, #0]
 8017e7c:	e008      	b.n	8017e90 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8017e7e:	4b0c      	ldr	r3, [pc, #48]	@ (8017eb0 <prvInsertBlockIntoFreeList+0xb0>)
 8017e80:	681a      	ldr	r2, [r3, #0]
 8017e82:	687b      	ldr	r3, [r7, #4]
 8017e84:	601a      	str	r2, [r3, #0]
 8017e86:	e003      	b.n	8017e90 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8017e88:	68fb      	ldr	r3, [r7, #12]
 8017e8a:	681a      	ldr	r2, [r3, #0]
 8017e8c:	687b      	ldr	r3, [r7, #4]
 8017e8e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8017e90:	68fa      	ldr	r2, [r7, #12]
 8017e92:	687b      	ldr	r3, [r7, #4]
 8017e94:	429a      	cmp	r2, r3
 8017e96:	d002      	beq.n	8017e9e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8017e98:	68fb      	ldr	r3, [r7, #12]
 8017e9a:	687a      	ldr	r2, [r7, #4]
 8017e9c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8017e9e:	bf00      	nop
 8017ea0:	3714      	adds	r7, #20
 8017ea2:	46bd      	mov	sp, r7
 8017ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ea8:	4770      	bx	lr
 8017eaa:	bf00      	nop
 8017eac:	2000f924 	.word	0x2000f924
 8017eb0:	2000f92c 	.word	0x2000f92c

08017eb4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8017eb4:	b580      	push	{r7, lr}
 8017eb6:	b082      	sub	sp, #8
 8017eb8:	af00      	add	r7, sp, #0
 8017eba:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8017ebc:	687b      	ldr	r3, [r7, #4]
 8017ebe:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017ec2:	4618      	mov	r0, r3
 8017ec4:	f7fa f8ac 	bl	8012020 <USBH_LL_IncTimer>
}
 8017ec8:	bf00      	nop
 8017eca:	3708      	adds	r7, #8
 8017ecc:	46bd      	mov	sp, r7
 8017ece:	bd80      	pop	{r7, pc}

08017ed0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8017ed0:	b580      	push	{r7, lr}
 8017ed2:	b082      	sub	sp, #8
 8017ed4:	af00      	add	r7, sp, #0
 8017ed6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8017ed8:	687b      	ldr	r3, [r7, #4]
 8017eda:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017ede:	4618      	mov	r0, r3
 8017ee0:	f7fa f8ec 	bl	80120bc <USBH_LL_Connect>
}
 8017ee4:	bf00      	nop
 8017ee6:	3708      	adds	r7, #8
 8017ee8:	46bd      	mov	sp, r7
 8017eea:	bd80      	pop	{r7, pc}

08017eec <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8017eec:	b580      	push	{r7, lr}
 8017eee:	b082      	sub	sp, #8
 8017ef0:	af00      	add	r7, sp, #0
 8017ef2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8017ef4:	687b      	ldr	r3, [r7, #4]
 8017ef6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017efa:	4618      	mov	r0, r3
 8017efc:	f7fa f8f9 	bl	80120f2 <USBH_LL_Disconnect>
}
 8017f00:	bf00      	nop
 8017f02:	3708      	adds	r7, #8
 8017f04:	46bd      	mov	sp, r7
 8017f06:	bd80      	pop	{r7, pc}

08017f08 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8017f08:	b580      	push	{r7, lr}
 8017f0a:	b082      	sub	sp, #8
 8017f0c:	af00      	add	r7, sp, #0
 8017f0e:	6078      	str	r0, [r7, #4]
 8017f10:	460b      	mov	r3, r1
 8017f12:	70fb      	strb	r3, [r7, #3]
 8017f14:	4613      	mov	r3, r2
 8017f16:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 8017f18:	687b      	ldr	r3, [r7, #4]
 8017f1a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017f1e:	4618      	mov	r0, r3
 8017f20:	f7fa f938 	bl	8012194 <USBH_LL_NotifyURBChange>
#endif
}
 8017f24:	bf00      	nop
 8017f26:	3708      	adds	r7, #8
 8017f28:	46bd      	mov	sp, r7
 8017f2a:	bd80      	pop	{r7, pc}

08017f2c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8017f2c:	b580      	push	{r7, lr}
 8017f2e:	b082      	sub	sp, #8
 8017f30:	af00      	add	r7, sp, #0
 8017f32:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8017f34:	687b      	ldr	r3, [r7, #4]
 8017f36:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017f3a:	4618      	mov	r0, r3
 8017f3c:	f7fa f89a 	bl	8012074 <USBH_LL_PortEnabled>
}
 8017f40:	bf00      	nop
 8017f42:	3708      	adds	r7, #8
 8017f44:	46bd      	mov	sp, r7
 8017f46:	bd80      	pop	{r7, pc}

08017f48 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8017f48:	b580      	push	{r7, lr}
 8017f4a:	b082      	sub	sp, #8
 8017f4c:	af00      	add	r7, sp, #0
 8017f4e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8017f50:	687b      	ldr	r3, [r7, #4]
 8017f52:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017f56:	4618      	mov	r0, r3
 8017f58:	f7fa f89e 	bl	8012098 <USBH_LL_PortDisabled>
}
 8017f5c:	bf00      	nop
 8017f5e:	3708      	adds	r7, #8
 8017f60:	46bd      	mov	sp, r7
 8017f62:	bd80      	pop	{r7, pc}

08017f64 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8017f64:	b580      	push	{r7, lr}
 8017f66:	b084      	sub	sp, #16
 8017f68:	af00      	add	r7, sp, #0
 8017f6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017f6c:	2300      	movs	r3, #0
 8017f6e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017f70:	2300      	movs	r3, #0
 8017f72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8017f74:	687b      	ldr	r3, [r7, #4]
 8017f76:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017f7a:	4618      	mov	r0, r3
 8017f7c:	f7f0 f926 	bl	80081cc <HAL_HCD_Stop>
 8017f80:	4603      	mov	r3, r0
 8017f82:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8017f84:	7bfb      	ldrb	r3, [r7, #15]
 8017f86:	4618      	mov	r0, r3
 8017f88:	f000 f808 	bl	8017f9c <USBH_Get_USB_Status>
 8017f8c:	4603      	mov	r3, r0
 8017f8e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017f90:	7bbb      	ldrb	r3, [r7, #14]
}
 8017f92:	4618      	mov	r0, r3
 8017f94:	3710      	adds	r7, #16
 8017f96:	46bd      	mov	sp, r7
 8017f98:	bd80      	pop	{r7, pc}
	...

08017f9c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8017f9c:	b480      	push	{r7}
 8017f9e:	b085      	sub	sp, #20
 8017fa0:	af00      	add	r7, sp, #0
 8017fa2:	4603      	mov	r3, r0
 8017fa4:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017fa6:	2300      	movs	r3, #0
 8017fa8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8017faa:	79fb      	ldrb	r3, [r7, #7]
 8017fac:	2b03      	cmp	r3, #3
 8017fae:	d817      	bhi.n	8017fe0 <USBH_Get_USB_Status+0x44>
 8017fb0:	a201      	add	r2, pc, #4	@ (adr r2, 8017fb8 <USBH_Get_USB_Status+0x1c>)
 8017fb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017fb6:	bf00      	nop
 8017fb8:	08017fc9 	.word	0x08017fc9
 8017fbc:	08017fcf 	.word	0x08017fcf
 8017fc0:	08017fd5 	.word	0x08017fd5
 8017fc4:	08017fdb 	.word	0x08017fdb
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8017fc8:	2300      	movs	r3, #0
 8017fca:	73fb      	strb	r3, [r7, #15]
    break;
 8017fcc:	e00b      	b.n	8017fe6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8017fce:	2302      	movs	r3, #2
 8017fd0:	73fb      	strb	r3, [r7, #15]
    break;
 8017fd2:	e008      	b.n	8017fe6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8017fd4:	2301      	movs	r3, #1
 8017fd6:	73fb      	strb	r3, [r7, #15]
    break;
 8017fd8:	e005      	b.n	8017fe6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8017fda:	2302      	movs	r3, #2
 8017fdc:	73fb      	strb	r3, [r7, #15]
    break;
 8017fde:	e002      	b.n	8017fe6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8017fe0:	2302      	movs	r3, #2
 8017fe2:	73fb      	strb	r3, [r7, #15]
    break;
 8017fe4:	bf00      	nop
  }
  return usb_status;
 8017fe6:	7bfb      	ldrb	r3, [r7, #15]
}
 8017fe8:	4618      	mov	r0, r3
 8017fea:	3714      	adds	r7, #20
 8017fec:	46bd      	mov	sp, r7
 8017fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ff2:	4770      	bx	lr

08017ff4 <memset>:
 8017ff4:	4402      	add	r2, r0
 8017ff6:	4603      	mov	r3, r0
 8017ff8:	4293      	cmp	r3, r2
 8017ffa:	d100      	bne.n	8017ffe <memset+0xa>
 8017ffc:	4770      	bx	lr
 8017ffe:	f803 1b01 	strb.w	r1, [r3], #1
 8018002:	e7f9      	b.n	8017ff8 <memset+0x4>

08018004 <__libc_init_array>:
 8018004:	b570      	push	{r4, r5, r6, lr}
 8018006:	4d0d      	ldr	r5, [pc, #52]	@ (801803c <__libc_init_array+0x38>)
 8018008:	4c0d      	ldr	r4, [pc, #52]	@ (8018040 <__libc_init_array+0x3c>)
 801800a:	1b64      	subs	r4, r4, r5
 801800c:	10a4      	asrs	r4, r4, #2
 801800e:	2600      	movs	r6, #0
 8018010:	42a6      	cmp	r6, r4
 8018012:	d109      	bne.n	8018028 <__libc_init_array+0x24>
 8018014:	4d0b      	ldr	r5, [pc, #44]	@ (8018044 <__libc_init_array+0x40>)
 8018016:	4c0c      	ldr	r4, [pc, #48]	@ (8018048 <__libc_init_array+0x44>)
 8018018:	f000 f826 	bl	8018068 <_init>
 801801c:	1b64      	subs	r4, r4, r5
 801801e:	10a4      	asrs	r4, r4, #2
 8018020:	2600      	movs	r6, #0
 8018022:	42a6      	cmp	r6, r4
 8018024:	d105      	bne.n	8018032 <__libc_init_array+0x2e>
 8018026:	bd70      	pop	{r4, r5, r6, pc}
 8018028:	f855 3b04 	ldr.w	r3, [r5], #4
 801802c:	4798      	blx	r3
 801802e:	3601      	adds	r6, #1
 8018030:	e7ee      	b.n	8018010 <__libc_init_array+0xc>
 8018032:	f855 3b04 	ldr.w	r3, [r5], #4
 8018036:	4798      	blx	r3
 8018038:	3601      	adds	r6, #1
 801803a:	e7f2      	b.n	8018022 <__libc_init_array+0x1e>
 801803c:	08018228 	.word	0x08018228
 8018040:	08018228 	.word	0x08018228
 8018044:	08018228 	.word	0x08018228
 8018048:	0801822c 	.word	0x0801822c

0801804c <memcpy>:
 801804c:	440a      	add	r2, r1
 801804e:	4291      	cmp	r1, r2
 8018050:	f100 33ff 	add.w	r3, r0, #4294967295
 8018054:	d100      	bne.n	8018058 <memcpy+0xc>
 8018056:	4770      	bx	lr
 8018058:	b510      	push	{r4, lr}
 801805a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801805e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018062:	4291      	cmp	r1, r2
 8018064:	d1f9      	bne.n	801805a <memcpy+0xe>
 8018066:	bd10      	pop	{r4, pc}

08018068 <_init>:
 8018068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801806a:	bf00      	nop
 801806c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801806e:	bc08      	pop	{r3}
 8018070:	469e      	mov	lr, r3
 8018072:	4770      	bx	lr

08018074 <_fini>:
 8018074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018076:	bf00      	nop
 8018078:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801807a:	bc08      	pop	{r3}
 801807c:	469e      	mov	lr, r3
 801807e:	4770      	bx	lr
