
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003610                       # Number of seconds simulated
sim_ticks                                  3610355559                       # Number of ticks simulated
final_tick                               533181699813                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 375599                       # Simulator instruction rate (inst/s)
host_op_rate                                   475359                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 334591                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912824                       # Number of bytes of host memory used
host_seconds                                 10790.36                       # Real time elapsed on the host
sim_insts                                  4052848888                       # Number of instructions simulated
sim_ops                                    5129295964                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       464640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       262400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       215296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       343680                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1306752                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       396928                       # Number of bytes written to this memory
system.physmem.bytes_written::total            396928                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3630                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2050                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1682                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2685                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10209                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3101                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3101                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1418143                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    128696466                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1489050                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     72679822                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1382689                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     59632908                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1453596                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     95192840                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               361945514                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1418143                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1489050                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1382689                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1453596                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5743479                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         109941526                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              109941526                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         109941526                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1418143                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    128696466                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1489050                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     72679822                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1382689                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     59632908                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1453596                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     95192840                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              471887041                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8657928                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3084159                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2530865                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206507                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1249546                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194607                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300509                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8786                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3320418                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16791336                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3084159                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1495116                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3596760                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1038325                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        740004                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1634677                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        93281                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8485874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.428591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.318831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4889114     57.61%     57.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          353414      4.16%     61.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337033      3.97%     65.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316407      3.73%     69.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          259960      3.06%     72.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189124      2.23%     74.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135010      1.59%     76.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210001      2.47%     78.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1795811     21.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8485874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.356224                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.939417                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3476261                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       705988                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437049                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41733                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824840                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496986                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3870                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19968022                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10421                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824840                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3658926                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         351680                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        73325                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289418                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       287682                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19371324                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           61                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156543                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81111                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26858486                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90247918                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90247918                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10063308                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3587                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1861                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           700385                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1899231                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015936                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23448                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       421272                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18053320                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3476                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14611758                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23441                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5722467                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17479292                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          224                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8485874                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.721892                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841332                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3005986     35.42%     35.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1709426     20.14%     55.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1357672     16.00%     71.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815631      9.61%     81.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       834809      9.84%     91.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380552      4.48%     95.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244463      2.88%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67359      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69976      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8485874                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64094     58.33%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21429     19.50%     77.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24363     22.17%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12018323     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200540      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1543888     10.57%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847413      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14611758                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.687674                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109886                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007520                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37842715                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23779476                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14239334                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14721644                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        44855                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       666868                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          356                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          219                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233967                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           74                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824840                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         265111                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14398                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18056797                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84019                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1899231                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015936                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1854                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9794                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1370                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          219                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122157                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116542                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238699                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14369880                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465693                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241876                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2299842                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019041                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834149                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.659737                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14249987                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14239334                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9204501                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24911453                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.644658                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369489                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5818378                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205631                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7661034                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.597590                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.114995                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3071836     40.10%     40.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048915     26.74%     66.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850286     11.10%     77.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429257      5.60%     83.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450950      5.89%     89.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226532      2.96%     92.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155524      2.03%     94.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89543      1.17%     95.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338191      4.41%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7661034                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009335                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338191                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25380256                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36940542                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4658                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 172054                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.865793                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.865793                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.155011                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.155011                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64954219                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19486899                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18727551                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3244                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8657928                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3230578                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2631740                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       214842                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1360553                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1257605                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          345654                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9563                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3332016                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17654976                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3230578                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1603259                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3700132                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1155770                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        518009                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1635579                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        93617                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8487932                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.576760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.370292                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4787800     56.41%     56.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          257595      3.03%     59.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          269335      3.17%     62.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          425221      5.01%     67.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          200729      2.36%     69.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          285165      3.36%     73.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          192140      2.26%     75.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          141722      1.67%     77.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1928225     22.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8487932                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.373135                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.039169                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3509086                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       472292                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3540629                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        29427                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        936497                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       548109                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1275                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21093662                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4686                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        936497                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3685777                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         109885                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       136017                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3391511                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       228237                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20335702                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        131403                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        67513                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28468270                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94819830                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94819830                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17365673                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11102531                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3494                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1780                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           600011                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1893611                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       979152                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10737                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       420705                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19058768                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3510                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15131727                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26854                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6569672                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20296256                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8487932                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.782734                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.923517                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2945943     34.71%     34.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1814811     21.38%     56.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1244676     14.66%     70.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       813341      9.58%     80.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       724786      8.54%     88.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       414796      4.89%     93.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       370295      4.36%     98.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        81625      0.96%     99.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        77659      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8487932                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         113941     78.26%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16003     10.99%     89.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15654     10.75%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12633020     83.49%     83.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       201172      1.33%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1709      0.01%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1504142      9.94%     94.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       791684      5.23%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15131727                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.747731                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             145598                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009622                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38923836                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25632069                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14702491                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15277325                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21936                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       756829                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       259450                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        936497                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          67885                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13498                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19062281                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        47971                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1893611                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       979152                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1776                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         11269                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          125                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       129456                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120550                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       250006                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14861745                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1402908                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       269980                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2170222                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2112107                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            767314                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.716548                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14713691                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14702491                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9648848                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27435163                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.698154                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351696                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10119972                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12460517                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6601755                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3481                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216664                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7551435                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.650086                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.169746                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2900823     38.41%     38.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2131305     28.22%     66.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       846461     11.21%     77.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       425051      5.63%     83.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       395195      5.23%     88.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       182116      2.41%     91.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       196685      2.60%     93.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       100725      1.33%     95.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       373074      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7551435                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10119972                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12460517                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1856481                       # Number of memory references committed
system.switch_cpus1.commit.loads              1136779                       # Number of loads committed
system.switch_cpus1.commit.membars               1734                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1799192                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11225210                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       256955                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       373074                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26240464                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39062118                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4410                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 169996                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10119972                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12460517                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10119972                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.855529                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.855529                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.168868                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.168868                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66732034                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20390597                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19416017                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3468                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                 8657928                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3184810                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2593111                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       215481                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1317085                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1244621                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          336759                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9580                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3341620                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17382412                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3184810                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1581380                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3855129                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1106001                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        498579                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1637302                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        87610                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8583896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.504558                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.322337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4728767     55.09%     55.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          399660      4.66%     59.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          398528      4.64%     64.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          496233      5.78%     70.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          153039      1.78%     71.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          194852      2.27%     74.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          162980      1.90%     76.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          149538      1.74%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1900299     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8583896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.367849                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.007687                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3503755                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       471318                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3685641                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        34921                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        888254                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       540430                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          303                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20725693                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1782                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        888254                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3662397                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          56876                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       230351                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3559866                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       186145                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20014990                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        115852                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        49686                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28100361                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93266819                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93266819                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17482284                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10618047                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3776                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2035                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           509812                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1852181                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       960771                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8906                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       388575                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18818187                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3790                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15162291                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30893                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6251094                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18915352                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          244                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8583896                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.766365                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.903382                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3048185     35.51%     35.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1758788     20.49%     56.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1235785     14.40%     70.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       835659      9.74%     80.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       804392      9.37%     89.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       398625      4.64%     94.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       372799      4.34%     98.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        59835      0.70%     99.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        69828      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8583896                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          96124     76.09%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15616     12.36%     88.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14596     11.55%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12677127     83.61%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       189833      1.25%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1734      0.01%     84.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1503499      9.92%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       790098      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15162291                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.751261                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             126336                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008332                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39065701                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25073193                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14740763                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15288627                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        19233                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       711043                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       236327                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        888254                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          33672                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4853                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18821981                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        41919                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1852181                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       960771                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2021                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3802                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          125                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       130885                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120885                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       251770                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14902531                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1402461                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       259754                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2168953                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2128973                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            766492                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.721258                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14758226                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14740763                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9573506                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27020221                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.702574                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354309                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10169168                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12535574                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6286432                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3546                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       217075                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7695642                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.628919                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.158684                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3035493     39.44%     39.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2096985     27.25%     66.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       851610     11.07%     77.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       464077      6.03%     83.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       409739      5.32%     89.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       169266      2.20%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       189773      2.47%     93.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       110378      1.43%     95.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       368321      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7695642                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10169168                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12535574                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1865582                       # Number of memory references committed
system.switch_cpus2.commit.loads              1141138                       # Number of loads committed
system.switch_cpus2.commit.membars               1762                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1819183                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11284457                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       259083                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       368321                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26149145                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38533106                       # The number of ROB writes
system.switch_cpus2.timesIdled                   2543                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  74032                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10169168                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12535574                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10169168                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.851390                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.851390                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.174550                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.174550                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66895402                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20493324                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19140978                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3540                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8657928                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3112897                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2535565                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       208422                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1267404                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1202540                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          328635                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9203                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3102260                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17181948                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3112897                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1531175                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3780893                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1120274                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        675692                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1518963                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        88285                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8466796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.510644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.305530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4685903     55.34%     55.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          330810      3.91%     59.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          268732      3.17%     62.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          649423      7.67%     70.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          173753      2.05%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          233698      2.76%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          161721      1.91%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           95312      1.13%     77.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1867444     22.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8466796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.359543                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.984533                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3238618                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       661394                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3635837                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23311                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        907634                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       528380                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20581348                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1651                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        907634                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3476141                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         111169                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       206187                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3416811                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       348849                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19854123                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          289                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        139829                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       112817                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27762262                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92694664                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92694664                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17044308                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10717878                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4210                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2545                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           974840                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1866380                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       968916                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18968                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       261151                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18748652                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4217                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14876408                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30652                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6448325                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19848140                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          826                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8466796                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.757029                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.899391                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2985473     35.26%     35.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1821534     21.51%     56.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1140967     13.48%     70.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       875030     10.33%     80.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       767335      9.06%     89.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       394502      4.66%     94.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       341366      4.03%     98.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        66908      0.79%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73681      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8466796                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88454     69.35%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             3      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19730     15.47%     84.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19367     15.18%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12362263     83.10%     83.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       207616      1.40%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1661      0.01%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1484208      9.98%     94.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       820660      5.52%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14876408                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.718241                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             127554                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008574                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38377817                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25201375                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14495577                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15003962                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        57002                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       737264                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          368                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          187                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       244938                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        907634                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          62465                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8185                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18752872                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        43973                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1866380                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       968916                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2526                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6588                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          187                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       125850                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119691                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       245541                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14640740                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1391262                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       235667                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2189692                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2062962                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            798430                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.691021                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14505329                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14495577                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9426857                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26788524                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.674255                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351899                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9988180                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12276675                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6476248                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3391                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       211889                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7559162                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.624079                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.146561                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2952755     39.06%     39.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2086792     27.61%     66.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       843221     11.15%     77.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       484476      6.41%     84.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       384546      5.09%     89.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       159379      2.11%     91.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       187629      2.48%     93.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        93752      1.24%     95.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       366612      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7559162                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9988180                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12276675                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1853091                       # Number of memory references committed
system.switch_cpus3.commit.loads              1129113                       # Number of loads committed
system.switch_cpus3.commit.membars               1686                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1761026                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11065100                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       250314                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       366612                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25945304                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38414120                       # The number of ROB writes
system.switch_cpus3.timesIdled                   4096                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 191132                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9988180                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12276675                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9988180                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.866817                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.866817                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.153646                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.153646                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65867970                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20013653                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18982193                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3384                       # number of misc regfile writes
system.l2.replacements                          10229                       # number of replacements
system.l2.tagsinuse                       4092.353001                       # Cycle average of tags in use
system.l2.total_refs                           181457                       # Total number of references to valid blocks.
system.l2.sampled_refs                          14318                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.673348                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            42.323951                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.585501                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    921.419188                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.053209                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    546.325733                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.250560                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    478.912678                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      9.405794                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    714.949947                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            517.160278                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            280.663434                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            227.643622                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            319.659106                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.010333                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002828                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.224956                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002943                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.133380                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002503                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.116922                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002296                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.174548                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.126260                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.068521                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.055577                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.078042                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999110                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         6750                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2443                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2271                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2844                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   14313                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4624                       # number of Writeback hits
system.l2.Writeback_hits::total                  4624                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           40                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   192                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         6798                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2495                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2311                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2896                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14505                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         6798                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2495                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2311                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2896                       # number of overall hits
system.l2.overall_hits::total                   14505                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         3630                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2050                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1682                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2684                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 10208                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3630                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2050                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1682                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2685                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10209                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3630                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2050                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1682                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2685                       # number of overall misses
system.l2.overall_misses::total                 10209                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1854602                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    179137371                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2058212                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     94544335                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1834009                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     77216790                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1737642                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    120347217                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       478730178                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        53881                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         53881                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1854602                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    179137371                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2058212                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     94544335                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1834009                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     77216790                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1737642                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    120401098                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        478784059                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1854602                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    179137371                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2058212                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     94544335                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1834009                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     77216790                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1737642                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    120401098                       # number of overall miss cycles
system.l2.overall_miss_latency::total       478784059                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10380                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4493                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3953                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5528                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               24521                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4624                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4624                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           40                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               193                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10428                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4545                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3993                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5581                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                24714                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10428                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4545                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3993                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5581                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               24714                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.349711                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.456265                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.425500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.485528                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.416296                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.018868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.005181                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.348101                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.451045                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.421237                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.481097                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.413086                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.348101                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.451045                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.421237                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.481097                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.413086                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 46365.050000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 49349.138017                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 49005.047619                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46119.187805                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 47025.871795                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45907.722949                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 42381.512195                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 44838.754471                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46897.548785                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        53881                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        53881                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 46365.050000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 49349.138017                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 49005.047619                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46119.187805                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 47025.871795                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45907.722949                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 42381.512195                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 44842.122160                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46898.232834                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 46365.050000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 49349.138017                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 49005.047619                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46119.187805                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 47025.871795                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45907.722949                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 42381.512195                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 44842.122160                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46898.232834                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3101                       # number of writebacks
system.l2.writebacks::total                      3101                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         3630                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2050                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1682                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2684                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            10208                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3630                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2050                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1682                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2685                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10209                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3630                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2050                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1682                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2685                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10209                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1626469                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    158474369                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1816811                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     82697420                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1612927                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     67500485                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1501556                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    104765344                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    419995381                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        47790                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        47790                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1626469                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    158474369                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1816811                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     82697420                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1612927                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     67500485                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1501556                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    104813134                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    420043171                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1626469                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    158474369                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1816811                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     82697420                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1612927                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     67500485                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1501556                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    104813134                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    420043171                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.349711                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.456265                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.425500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.485528                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.416296                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.005181                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.348101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.451045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.421237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.481097                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.413086                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.348101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.451045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.421237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.481097                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.413086                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40661.725000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43656.850964                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43257.404762                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40340.204878                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 41357.102564                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40131.085018                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 36623.317073                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39033.287630                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41143.748139                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        47790                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        47790                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 40661.725000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 43656.850964                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 43257.404762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40340.204878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 41357.102564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40131.085018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 36623.317073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39036.548976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41144.399158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 40661.725000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 43656.850964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 43257.404762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40340.204878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 41357.102564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40131.085018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 36623.317073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39036.548976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41144.399158                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               577.107404                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001643319                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   582                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1721036.630584                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.985818                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   539.121586                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.060875                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.863977                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.924852                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634625                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634625                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634625                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634625                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634625                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634625                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           52                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2832762                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2832762                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2832762                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2832762                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2832762                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2832762                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634677                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634677                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634677                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634677                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634677                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634677                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 54476.192308                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54476.192308                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 54476.192308                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54476.192308                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 54476.192308                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54476.192308                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2226489                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2226489                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2226489                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2226489                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2226489                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2226489                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 54304.609756                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54304.609756                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 54304.609756                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54304.609756                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 54304.609756                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54304.609756                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10428                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174374678                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10684                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16321.104268                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.220238                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.779762                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899298                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100702                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1129916                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1129916                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778491                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778491                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1743                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1743                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1622                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1622                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1908407                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1908407                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1908407                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1908407                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37338                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37338                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          154                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          154                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37492                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37492                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37492                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37492                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1304370878                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1304370878                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4350253                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4350253                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1308721131                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1308721131                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1308721131                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1308721131                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1167254                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1167254                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945899                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945899                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945899                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945899                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031988                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031988                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019267                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019267                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019267                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019267                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34934.138893                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34934.138893                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 28248.396104                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28248.396104                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34906.676918                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34906.676918                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34906.676918                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34906.676918                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1031                       # number of writebacks
system.cpu0.dcache.writebacks::total             1031                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26958                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26958                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27064                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27064                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27064                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27064                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10380                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10380                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10428                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10428                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10428                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10428                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    250185944                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    250185944                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       926745                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       926745                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    251112689                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    251112689                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    251112689                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    251112689                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008893                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008893                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005359                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005359                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005359                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005359                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24102.692100                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24102.692100                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19307.187500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19307.187500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24080.618431                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24080.618431                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24080.618431                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24080.618431                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               500.133147                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004684091                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1985541.681818                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.133147                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061111                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.801495                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1635528                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1635528                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1635528                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1635528                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1635528                       # number of overall hits
system.cpu1.icache.overall_hits::total        1635528                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3007243                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3007243                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3007243                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3007243                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3007243                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3007243                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1635579                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1635579                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1635579                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1635579                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1635579                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1635579                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 58965.549020                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58965.549020                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 58965.549020                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58965.549020                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 58965.549020                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58965.549020                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2493151                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2493151                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2493151                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2493151                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2493151                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2493151                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 56662.522727                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56662.522727                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 56662.522727                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56662.522727                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 56662.522727                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56662.522727                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4545                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153823836                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4801                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              32039.957509                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.167699                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.832301                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.879561                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.120439                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1097922                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1097922                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       716052                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        716052                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1734                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1734                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1734                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1734                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1813974                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1813974                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1813974                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1813974                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11599                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11599                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          166                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11765                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11765                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11765                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11765                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    483150726                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    483150726                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5282269                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5282269                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    488432995                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    488432995                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    488432995                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    488432995                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1109521                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1109521                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       716218                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       716218                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1825739                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1825739                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1825739                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1825739                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010454                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010454                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000232                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000232                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006444                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006444                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006444                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006444                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41654.515562                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41654.515562                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 31820.897590                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31820.897590                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41515.766681                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41515.766681                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41515.766681                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41515.766681                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          945                       # number of writebacks
system.cpu1.dcache.writebacks::total              945                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7106                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7106                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7220                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7220                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7220                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7220                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4493                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4493                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4545                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4545                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4545                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4545                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    123029583                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    123029583                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1134110                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1134110                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    124163693                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    124163693                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    124163693                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    124163693                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004049                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004049                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002489                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002489                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002489                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002489                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 27382.502337                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27382.502337                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21809.807692                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21809.807692                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 27318.744334                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27318.744334                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 27318.744334                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27318.744334                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               506.042697                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1007969998                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1984192.909449                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.042697                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.060966                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.810966                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1637250                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1637250                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1637250                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1637250                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1637250                       # number of overall hits
system.cpu2.icache.overall_hits::total        1637250                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2696958                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2696958                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2696958                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2696958                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2696958                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2696958                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1637302                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1637302                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1637302                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1637302                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1637302                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1637302                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 51864.576923                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51864.576923                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 51864.576923                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51864.576923                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 51864.576923                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51864.576923                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2136093                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2136093                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2136093                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2136093                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2136093                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2136093                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 53402.325000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 53402.325000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 53402.325000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 53402.325000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 53402.325000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 53402.325000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3993                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148896282                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4249                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35042.664627                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.216628                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.783372                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.871940                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.128060                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1098199                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1098199                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       720615                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        720615                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1959                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1959                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1770                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1770                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1818814                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1818814                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1818814                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1818814                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         8185                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         8185                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          171                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          171                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         8356                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          8356                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         8356                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8356                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    310296832                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    310296832                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6324124                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6324124                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    316620956                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    316620956                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    316620956                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    316620956                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1106384                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1106384                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       720786                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       720786                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1959                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1959                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1770                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1770                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1827170                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1827170                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1827170                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1827170                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007398                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007398                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000237                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000237                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004573                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004573                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004573                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004573                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 37910.425412                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 37910.425412                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 36983.181287                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 36983.181287                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 37891.449976                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 37891.449976                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 37891.449976                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 37891.449976                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          867                       # number of writebacks
system.cpu2.dcache.writebacks::total              867                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         4232                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         4232                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          131                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          131                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         4363                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4363                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         4363                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4363                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3953                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3953                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           40                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           40                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3993                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3993                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3993                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3993                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    106478886                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    106478886                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1093829                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1093829                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    107572715                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    107572715                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    107572715                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    107572715                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003573                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003573                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002185                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002185                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002185                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002185                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 26936.222110                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 26936.222110                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 27345.725000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 27345.725000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 26940.324318                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26940.324318                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 26940.324318                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26940.324318                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               513.566005                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004735570                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1947161.957364                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.566005                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063407                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.823022                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1518906                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1518906                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1518906                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1518906                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1518906                       # number of overall hits
system.cpu3.icache.overall_hits::total        1518906                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           57                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           57                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           57                       # number of overall misses
system.cpu3.icache.overall_misses::total           57                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2529472                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2529472                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2529472                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2529472                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2529472                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2529472                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1518963                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1518963                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1518963                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1518963                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1518963                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1518963                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 44376.701754                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 44376.701754                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 44376.701754                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 44376.701754                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 44376.701754                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 44376.701754                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1873653                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1873653                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1873653                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1873653                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1873653                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1873653                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 44610.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 44610.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 44610.785714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 44610.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 44610.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 44610.785714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5581                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158192400                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5837                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27101.661813                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.346334                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.653666                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884165                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115835                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1055316                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1055316                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       719952                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        719952                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1839                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1839                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1692                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1692                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1775268                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1775268                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1775268                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1775268                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14647                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14647                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          462                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          462                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        15109                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         15109                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        15109                       # number of overall misses
system.cpu3.dcache.overall_misses::total        15109                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    642269012                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    642269012                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     20356645                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     20356645                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    662625657                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    662625657                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    662625657                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    662625657                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1069963                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1069963                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       720414                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       720414                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1692                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1692                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1790377                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1790377                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1790377                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1790377                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013689                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013689                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000641                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000641                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008439                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008439                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008439                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008439                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 43849.867686                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 43849.867686                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 44062.002165                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 44062.002165                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 43856.354292                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 43856.354292                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 43856.354292                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 43856.354292                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        48828                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        24414                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1781                       # number of writebacks
system.cpu3.dcache.writebacks::total             1781                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9119                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9119                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          409                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          409                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9528                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9528                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9528                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9528                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5528                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5528                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5581                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5581                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5581                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5581                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    156037853                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    156037853                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1199713                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1199713                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    157237566                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    157237566                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    157237566                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    157237566                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005167                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005167                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003117                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003117                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003117                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003117                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 28226.818560                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 28226.818560                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 22636.094340                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 22636.094340                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 28173.726214                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 28173.726214                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 28173.726214                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 28173.726214                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
