

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Wed Mar  6 22:51:09 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       W_Row_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  784345|  784345|  784345|  784345|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                       |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop             |  784344|  784344|     71304|          -|          -|    11|    no    |
        | + Col_Loop            |   71302|   71302|      6482|          -|          -|    11|    no    |
        |  ++ Filter2_Loop      |    6480|    6480|       405|          -|          -|    16|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 13 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 6 
13 --> 14 21 
14 --> 15 13 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 14 
21 --> 29 22 
22 --> 23 21 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 22 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %input_r) nounwind, !map !7"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1936 x float]* %conv_out) nounwind, !map !14"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind"   --->   Operation 36 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "br label %1" [conv/conv.cpp:8]   --->   Operation 37 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.22>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 38 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %0 ], [ %add_ln8_1, %Row_Loop_end ]" [conv/conv.cpp:8]   --->   Operation 39 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%phi_mul12 = phi i7 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]" [conv/conv.cpp:8]   --->   Operation 40 'phi' 'phi_mul12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.87ns)   --->   "%add_ln8 = add i7 %phi_mul12, 11" [conv/conv.cpp:8]   --->   Operation 41 'add' 'add_ln8' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.91ns)   --->   "%add_ln8_1 = add i8 %phi_mul, 13" [conv/conv.cpp:8]   --->   Operation 42 'add' 'add_ln8_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.30ns)   --->   "%icmp_ln8 = icmp eq i4 %r_0, -5" [conv/conv.cpp:8]   --->   Operation 43 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [conv/conv.cpp:26]   --->   Operation 45 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %13, label %Row_Loop_begin" [conv/conv.cpp:8]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv/conv.cpp:9]   --->   Operation 47 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv.cpp:9]   --->   Operation 48 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i4 %r to i8" [conv/conv.cpp:26]   --->   Operation 49 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (3.49ns)   --->   "%mul_ln26 = mul i8 %zext_ln26_1, 13" [conv/conv.cpp:26]   --->   Operation 50 'mul' 'mul_ln26' <Predicate = (!icmp_ln8)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.73ns)   --->   "%add_ln26_2 = add i4 %r_0, 2" [conv/conv.cpp:26]   --->   Operation 51 'add' 'add_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i4 %add_ln26_2 to i8" [conv/conv.cpp:26]   --->   Operation 52 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (3.49ns)   --->   "%mul_ln26_1 = mul i8 %zext_ln26_2, 13" [conv/conv.cpp:26]   --->   Operation 53 'mul' 'mul_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.76ns)   --->   "br label %2" [conv/conv.cpp:11]   --->   Operation 54 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "ret void" [conv/conv.cpp:41]   --->   Operation 55 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 56 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.30ns)   --->   "%icmp_ln11 = icmp eq i4 %c_0, -5" [conv/conv.cpp:11]   --->   Operation 57 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 58 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [conv/conv.cpp:11]   --->   Operation 59 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [conv/conv.cpp:11]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [conv/conv.cpp:12]   --->   Operation 61 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv.cpp:12]   --->   Operation 62 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %c_0 to i7" [conv/conv.cpp:35]   --->   Operation 63 'zext' 'zext_ln35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.87ns)   --->   "%add_ln35 = add i7 %phi_mul12, %zext_ln35" [conv/conv.cpp:35]   --->   Operation 64 'add' 'add_ln35' <Predicate = (!icmp_ln11)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_10 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln35, i4 0)" [conv/conv.cpp:14]   --->   Operation 65 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i11 %tmp_10 to i12" [conv/conv.cpp:14]   --->   Operation 66 'zext' 'zext_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.76ns)   --->   "br label %3" [conv/conv.cpp:14]   --->   Operation 67 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_1) nounwind" [conv/conv.cpp:40]   --->   Operation 68 'specregionend' 'empty_19' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br label %1" [conv/conv.cpp:8]   --->   Operation 69 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %Col_Loop_begin ], [ %f, %W_Row_Loop_end ]"   --->   Operation 70 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.36ns)   --->   "%icmp_ln14 = icmp eq i5 %f_0, -16" [conv/conv.cpp:14]   --->   Operation 71 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 72 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.78ns)   --->   "%f = add i5 %f_0, 1" [conv/conv.cpp:14]   --->   Operation 73 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %W_Row_Loop_begin" [conv/conv.cpp:14]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 75 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %f_0 to i64" [conv/conv.cpp:26]   --->   Operation 76 'zext' 'zext_ln26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %f_0 to i10" [conv/conv.cpp:35]   --->   Operation 77 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %f_0 to i12" [conv/conv.cpp:35]   --->   Operation 78 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.63ns)   --->   "%add_ln35_1 = add i12 %zext_ln14, %zext_ln35_2" [conv/conv.cpp:35]   --->   Operation 79 'add' 'add_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i12 %add_ln35_1 to i64" [conv/conv.cpp:35]   --->   Operation 80 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_3" [conv/conv.cpp:35]   --->   Operation 81 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv/conv.cpp:19]   --->   Operation 82 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.76ns)   --->   "br label %4" [conv/conv.cpp:21]   --->   Operation 83 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2) nounwind" [conv/conv.cpp:39]   --->   Operation 84 'specregionend' 'empty_18' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "br label %2" [conv/conv.cpp:11]   --->   Operation 85 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.28>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%w_sum_1_0 = phi float [ 0.000000e+00, %W_Row_Loop_begin ], [ %w_sum_2_0, %W_Col_Loop_end ]" [conv/conv.cpp:26]   --->   Operation 86 'phi' 'w_sum_1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%wc_0_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %add_ln21, %W_Col_Loop_end ]" [conv/conv.cpp:21]   --->   Operation 87 'phi' 'wc_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0_0 to i4" [conv/conv.cpp:21]   --->   Operation 88 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0_0, -1" [conv/conv.cpp:21]   --->   Operation 89 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 90 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.56ns)   --->   "%add_ln21 = add i2 %wc_0_0, 1" [conv/conv.cpp:21]   --->   Operation 91 'add' 'add_ln21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop, label %W_Col_Loop_begin" [conv/conv.cpp:21]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 93 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 94 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_11 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %wc_0_0, i3 0)" [conv/conv.cpp:26]   --->   Operation 95 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i5 %tmp_11 to i6" [conv/conv.cpp:26]   --->   Operation 96 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_12 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %wc_0_0, i1 false)" [conv/conv.cpp:26]   --->   Operation 97 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i3 %tmp_12 to i6" [conv/conv.cpp:26]   --->   Operation 98 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (1.78ns)   --->   "%sub_ln26 = sub i6 %zext_ln26_3, %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 99 'sub' 'sub_ln26' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (1.73ns)   --->   "%add_ln26_1 = add i4 %c_0, %zext_ln21" [conv/conv.cpp:26]   --->   Operation 100 'add' 'add_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i4 %add_ln26_1 to i8" [conv/conv.cpp:26]   --->   Operation 101 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (1.91ns)   --->   "%add_ln26_5 = add i8 %zext_ln26_5, %phi_mul" [conv/conv.cpp:26]   --->   Operation 102 'add' 'add_ln26_5' <Predicate = (!icmp_ln21)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%p_shl_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_5, i3 0)" [conv/conv.cpp:26]   --->   Operation 103 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_13 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_5, i1 false)" [conv/conv.cpp:26]   --->   Operation 104 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i9 %tmp_13 to i11" [conv/conv.cpp:26]   --->   Operation 105 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (1.63ns)   --->   "%sub_ln26_1 = sub i11 %p_shl_cast, %zext_ln26_6" [conv/conv.cpp:26]   --->   Operation 106 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (1.76ns)   --->   "br label %5" [conv/conv.cpp:24]   --->   Operation 107 'br' <Predicate = (!icmp_ln21)> <Delay = 1.76>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_3) nounwind" [conv/conv.cpp:29]   --->   Operation 108 'specregionend' 'empty_6' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv/conv.cpp:19]   --->   Operation 109 'specregionbegin' 'tmp_4' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.76ns)   --->   "br label %7" [conv/conv.cpp:21]   --->   Operation 110 'br' <Predicate = (icmp_ln21)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 6.81>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%w_sum_2_0 = phi float [ %w_sum_1_0, %W_Col_Loop_begin ], [ %w_sum_3, %6 ]" [conv/conv.cpp:26]   --->   Operation 111 'phi' 'w_sum_2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%ch_0_0 = phi i3 [ 0, %W_Col_Loop_begin ], [ %add_ln24, %6 ]" [conv/conv.cpp:24]   --->   Operation 112 'phi' 'ch_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (1.13ns)   --->   "%icmp_ln24 = icmp eq i3 %ch_0_0, -2" [conv/conv.cpp:24]   --->   Operation 113 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 114 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (1.65ns)   --->   "%add_ln24 = add i3 %ch_0_0, 1" [conv/conv.cpp:24]   --->   Operation 115 'add' 'add_ln24' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %W_Col_Loop_end, label %6" [conv/conv.cpp:24]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i3 %ch_0_0 to i11" [conv/conv.cpp:26]   --->   Operation 117 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i3 %ch_0_0 to i6" [conv/conv.cpp:26]   --->   Operation 118 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (1.82ns)   --->   "%add_ln26_7 = add i6 %zext_ln26_12, %sub_ln26" [conv/conv.cpp:26]   --->   Operation 119 'add' 'add_ln26_7' <Predicate = (!icmp_ln24)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_21_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln26_7, i4 0)" [conv/conv.cpp:26]   --->   Operation 120 'bitconcatenate' 'tmp_21_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (1.73ns)   --->   "%add_ln26_8 = add i10 %zext_ln35_1, %tmp_21_cast" [conv/conv.cpp:26]   --->   Operation 121 'add' 'add_ln26_8' <Predicate = (!icmp_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i10 %add_ln26_8 to i64" [conv/conv.cpp:26]   --->   Operation 122 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%conv_weights_0_addr = getelementptr [288 x float]* @conv_weights_0, i64 0, i64 %zext_ln26_13" [conv/conv.cpp:26]   --->   Operation 123 'getelementptr' 'conv_weights_0_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (1.63ns)   --->   "%add_ln26_9 = add i11 %zext_ln26_11, %sub_ln26_1" [conv/conv.cpp:26]   --->   Operation 124 'add' 'add_ln26_9' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i11 %add_ln26_9 to i64" [conv/conv.cpp:26]   --->   Operation 125 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_14" [conv/conv.cpp:26]   --->   Operation 126 'getelementptr' 'input_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 127 [2/2] (3.25ns)   --->   "%conv_weights_0_load = load float* %conv_weights_0_addr, align 4" [conv/conv.cpp:26]   --->   Operation 127 'load' 'conv_weights_0_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 128 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [conv/conv.cpp:26]   --->   Operation 128 'load' 'input_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_5) nounwind" [conv/conv.cpp:28]   --->   Operation 129 'specregionend' 'empty_8' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "br label %4" [conv/conv.cpp:21]   --->   Operation 130 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 15.6>
ST_7 : Operation 131 [1/2] (3.25ns)   --->   "%conv_weights_0_load = load float* %conv_weights_0_addr, align 4" [conv/conv.cpp:26]   --->   Operation 131 'load' 'conv_weights_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_7 : Operation 132 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [conv/conv.cpp:26]   --->   Operation 132 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_7 : Operation 133 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_weights_0_load, %input_load" [conv/conv.cpp:26]   --->   Operation 133 'fmul' 'tmp_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 12.3>
ST_8 : Operation 134 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_weights_0_load, %input_load" [conv/conv.cpp:26]   --->   Operation 134 'fmul' 'tmp_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.5>
ST_9 : Operation 135 [4/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv/conv.cpp:26]   --->   Operation 135 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 136 [3/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv/conv.cpp:26]   --->   Operation 136 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.5>
ST_11 : Operation 137 [2/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv/conv.cpp:26]   --->   Operation 137 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.5>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 138 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv/conv.cpp:26]   --->   Operation 139 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "br label %5" [conv/conv.cpp:24]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 5> <Delay = 5.28>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%w_sum_1_1 = phi float [ %w_sum_1_0, %W_Row_Loop ], [ %w_sum_2_1, %W_Col_Loop_end1 ]" [conv/conv.cpp:26]   --->   Operation 141 'phi' 'w_sum_1_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%wc_0_1 = phi i2 [ 0, %W_Row_Loop ], [ %add_ln21_1, %W_Col_Loop_end1 ]" [conv/conv.cpp:21]   --->   Operation 142 'phi' 'wc_0_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i2 %wc_0_1 to i4" [conv/conv.cpp:21]   --->   Operation 143 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.95ns)   --->   "%icmp_ln21_1 = icmp eq i2 %wc_0_1, -1" [conv/conv.cpp:21]   --->   Operation 144 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 145 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (1.56ns)   --->   "%add_ln21_1 = add i2 %wc_0_1, 1" [conv/conv.cpp:21]   --->   Operation 146 'add' 'add_ln21_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_1, label %W_Row_Loop1, label %W_Col_Loop_begin1" [conv/conv.cpp:21]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 148 'specloopname' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 149 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_14 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %wc_0_1, i3 0)" [conv/conv.cpp:26]   --->   Operation 150 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i5 %tmp_14 to i6" [conv/conv.cpp:26]   --->   Operation 151 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_15 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %wc_0_1, i1 false)" [conv/conv.cpp:26]   --->   Operation 152 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i3 %tmp_15 to i6" [conv/conv.cpp:26]   --->   Operation 153 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (1.78ns)   --->   "%sub_ln26_2 = sub i6 %zext_ln26_7, %zext_ln26_8" [conv/conv.cpp:26]   --->   Operation 154 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln21_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (1.73ns)   --->   "%add_ln26 = add i4 %c_0, %zext_ln21_1" [conv/conv.cpp:26]   --->   Operation 155 'add' 'add_ln26' <Predicate = (!icmp_ln21_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i4 %add_ln26 to i8" [conv/conv.cpp:26]   --->   Operation 156 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (1.91ns)   --->   "%add_ln26_6 = add i8 %zext_ln26_9, %mul_ln26" [conv/conv.cpp:26]   --->   Operation 157 'add' 'add_ln26_6' <Predicate = (!icmp_ln21_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_6, i3 0)" [conv/conv.cpp:26]   --->   Operation 158 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_16 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_6, i1 false)" [conv/conv.cpp:26]   --->   Operation 159 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i9 %tmp_16 to i11" [conv/conv.cpp:26]   --->   Operation 160 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (1.63ns)   --->   "%sub_ln26_3 = sub i11 %p_shl4_cast, %zext_ln26_10" [conv/conv.cpp:26]   --->   Operation 161 'sub' 'sub_ln26_3' <Predicate = (!icmp_ln21_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [1/1] (1.76ns)   --->   "br label %8" [conv/conv.cpp:24]   --->   Operation 162 'br' <Predicate = (!icmp_ln21_1)> <Delay = 1.76>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_4) nounwind" [conv/conv.cpp:29]   --->   Operation 163 'specregionend' 'empty_10' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv/conv.cpp:19]   --->   Operation 164 'specregionbegin' 'tmp_6' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (1.76ns)   --->   "br label %10" [conv/conv.cpp:21]   --->   Operation 165 'br' <Predicate = (icmp_ln21_1)> <Delay = 1.76>

State 14 <SV = 6> <Delay = 6.81>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%w_sum_2_1 = phi float [ %w_sum_1_1, %W_Col_Loop_begin1 ], [ %w_sum_3_1, %9 ]" [conv/conv.cpp:26]   --->   Operation 166 'phi' 'w_sum_2_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%ch_0_1 = phi i3 [ 0, %W_Col_Loop_begin1 ], [ %add_ln24_1, %9 ]" [conv/conv.cpp:24]   --->   Operation 167 'phi' 'ch_0_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (1.13ns)   --->   "%icmp_ln24_1 = icmp eq i3 %ch_0_1, -2" [conv/conv.cpp:24]   --->   Operation 168 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 169 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (1.65ns)   --->   "%add_ln24_1 = add i3 %ch_0_1, 1" [conv/conv.cpp:24]   --->   Operation 170 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_1, label %W_Col_Loop_end1, label %9" [conv/conv.cpp:24]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln26_19 = zext i3 %ch_0_1 to i11" [conv/conv.cpp:26]   --->   Operation 172 'zext' 'zext_ln26_19' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln26_20 = zext i3 %ch_0_1 to i6" [conv/conv.cpp:26]   --->   Operation 173 'zext' 'zext_ln26_20' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (1.82ns)   --->   "%add_ln26_11 = add i6 %zext_ln26_20, %sub_ln26_2" [conv/conv.cpp:26]   --->   Operation 174 'add' 'add_ln26_11' <Predicate = (!icmp_ln24_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_27_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln26_11, i4 0)" [conv/conv.cpp:26]   --->   Operation 175 'bitconcatenate' 'tmp_27_cast' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (1.73ns)   --->   "%add_ln26_12 = add i10 %zext_ln35_1, %tmp_27_cast" [conv/conv.cpp:26]   --->   Operation 176 'add' 'add_ln26_12' <Predicate = (!icmp_ln24_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln26_21 = zext i10 %add_ln26_12 to i64" [conv/conv.cpp:26]   --->   Operation 177 'zext' 'zext_ln26_21' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%conv_weights_1_addr = getelementptr [288 x float]* @conv_weights_1, i64 0, i64 %zext_ln26_21" [conv/conv.cpp:26]   --->   Operation 178 'getelementptr' 'conv_weights_1_addr' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (1.63ns)   --->   "%add_ln26_13 = add i11 %zext_ln26_19, %sub_ln26_3" [conv/conv.cpp:26]   --->   Operation 179 'add' 'add_ln26_13' <Predicate = (!icmp_ln24_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln26_22 = zext i11 %add_ln26_13 to i64" [conv/conv.cpp:26]   --->   Operation 180 'zext' 'zext_ln26_22' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_22" [conv/conv.cpp:26]   --->   Operation 181 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_14 : Operation 182 [2/2] (3.25ns)   --->   "%conv_weights_1_load = load float* %conv_weights_1_addr, align 4" [conv/conv.cpp:26]   --->   Operation 182 'load' 'conv_weights_1_load' <Predicate = (!icmp_ln24_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 183 [2/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 183 'load' 'input_load_1' <Predicate = (!icmp_ln24_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_7) nounwind" [conv/conv.cpp:28]   --->   Operation 184 'specregionend' 'empty_12' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "br label %7" [conv/conv.cpp:21]   --->   Operation 185 'br' <Predicate = (icmp_ln24_1)> <Delay = 0.00>

State 15 <SV = 7> <Delay = 15.6>
ST_15 : Operation 186 [1/2] (3.25ns)   --->   "%conv_weights_1_load = load float* %conv_weights_1_addr, align 4" [conv/conv.cpp:26]   --->   Operation 186 'load' 'conv_weights_1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_15 : Operation 187 [1/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 187 'load' 'input_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_15 : Operation 188 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_load, %input_load_1" [conv/conv.cpp:26]   --->   Operation 188 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 8> <Delay = 12.3>
ST_16 : Operation 189 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_load, %input_load_1" [conv/conv.cpp:26]   --->   Operation 189 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 9> <Delay = 10.5>
ST_17 : Operation 190 [4/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 190 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 10> <Delay = 10.5>
ST_18 : Operation 191 [3/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 191 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 11> <Delay = 10.5>
ST_19 : Operation 192 [2/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 192 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 12> <Delay = 10.5>
ST_20 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 193 'specloopname' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 194 [1/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 194 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "br label %8" [conv/conv.cpp:24]   --->   Operation 195 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 6> <Delay = 5.28>
ST_21 : Operation 196 [1/1] (0.00ns)   --->   "%w_sum_1_2 = phi float [ %w_sum_1_1, %W_Row_Loop1 ], [ %w_sum_2_2, %W_Col_Loop_end2 ]" [conv/conv.cpp:26]   --->   Operation 196 'phi' 'w_sum_1_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 197 [1/1] (0.00ns)   --->   "%wc_0_2 = phi i2 [ 0, %W_Row_Loop1 ], [ %add_ln21_2, %W_Col_Loop_end2 ]" [conv/conv.cpp:21]   --->   Operation 197 'phi' 'wc_0_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i2 %wc_0_2 to i4" [conv/conv.cpp:21]   --->   Operation 198 'zext' 'zext_ln21_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 199 [1/1] (0.95ns)   --->   "%icmp_ln21_2 = icmp eq i2 %wc_0_2, -1" [conv/conv.cpp:21]   --->   Operation 199 'icmp' 'icmp_ln21_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 200 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 200 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 201 [1/1] (1.56ns)   --->   "%add_ln21_2 = add i2 %wc_0_2, 1" [conv/conv.cpp:21]   --->   Operation 201 'add' 'add_ln21_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_2, label %W_Row_Loop_end, label %W_Col_Loop_begin2" [conv/conv.cpp:21]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 203 'specloopname' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 204 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_17 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %wc_0_2, i3 0)" [conv/conv.cpp:26]   --->   Operation 205 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i5 %tmp_17 to i6" [conv/conv.cpp:26]   --->   Operation 206 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_18 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %wc_0_2, i1 false)" [conv/conv.cpp:26]   --->   Operation 207 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i3 %tmp_18 to i6" [conv/conv.cpp:26]   --->   Operation 208 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 209 [1/1] (1.78ns)   --->   "%sub_ln26_4 = sub i6 %zext_ln26_15, %zext_ln26_16" [conv/conv.cpp:26]   --->   Operation 209 'sub' 'sub_ln26_4' <Predicate = (!icmp_ln21_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 210 [1/1] (1.73ns)   --->   "%add_ln26_3 = add i4 %c_0, %zext_ln21_2" [conv/conv.cpp:26]   --->   Operation 210 'add' 'add_ln26_3' <Predicate = (!icmp_ln21_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln26_17 = zext i4 %add_ln26_3 to i8" [conv/conv.cpp:26]   --->   Operation 211 'zext' 'zext_ln26_17' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 212 [1/1] (1.91ns)   --->   "%add_ln26_10 = add i8 %zext_ln26_17, %mul_ln26_1" [conv/conv.cpp:26]   --->   Operation 212 'add' 'add_ln26_10' <Predicate = (!icmp_ln21_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 213 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_10, i3 0)" [conv/conv.cpp:26]   --->   Operation 213 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_19 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_10, i1 false)" [conv/conv.cpp:26]   --->   Operation 214 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln26_18 = zext i9 %tmp_19 to i11" [conv/conv.cpp:26]   --->   Operation 215 'zext' 'zext_ln26_18' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 216 [1/1] (1.63ns)   --->   "%sub_ln26_5 = sub i11 %p_shl8_cast, %zext_ln26_18" [conv/conv.cpp:26]   --->   Operation 216 'sub' 'sub_ln26_5' <Predicate = (!icmp_ln21_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 217 [1/1] (1.76ns)   --->   "br label %11" [conv/conv.cpp:24]   --->   Operation 217 'br' <Predicate = (!icmp_ln21_2)> <Delay = 1.76>
ST_21 : Operation 218 [1/1] (0.00ns)   --->   "%conv_bias_addr = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26" [conv/conv.cpp:31]   --->   Operation 218 'getelementptr' 'conv_bias_addr' <Predicate = (icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 219 [2/2] (3.25ns)   --->   "%conv_bias_load = load float* %conv_bias_addr, align 4" [conv/conv.cpp:31]   --->   Operation 219 'load' 'conv_bias_load' <Predicate = (icmp_ln21_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 22 <SV = 7> <Delay = 6.81>
ST_22 : Operation 220 [1/1] (0.00ns)   --->   "%w_sum_2_2 = phi float [ %w_sum_1_2, %W_Col_Loop_begin2 ], [ %w_sum_3_2, %12 ]" [conv/conv.cpp:26]   --->   Operation 220 'phi' 'w_sum_2_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 221 [1/1] (0.00ns)   --->   "%ch_0_2 = phi i3 [ 0, %W_Col_Loop_begin2 ], [ %add_ln24_2, %12 ]" [conv/conv.cpp:24]   --->   Operation 221 'phi' 'ch_0_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 222 [1/1] (1.13ns)   --->   "%icmp_ln24_2 = icmp eq i3 %ch_0_2, -2" [conv/conv.cpp:24]   --->   Operation 222 'icmp' 'icmp_ln24_2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 223 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 223 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 224 [1/1] (1.65ns)   --->   "%add_ln24_2 = add i3 %ch_0_2, 1" [conv/conv.cpp:24]   --->   Operation 224 'add' 'add_ln24_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 225 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_2, label %W_Col_Loop_end2, label %12" [conv/conv.cpp:24]   --->   Operation 225 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln26_23 = zext i3 %ch_0_2 to i11" [conv/conv.cpp:26]   --->   Operation 226 'zext' 'zext_ln26_23' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_22 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln26_24 = zext i3 %ch_0_2 to i6" [conv/conv.cpp:26]   --->   Operation 227 'zext' 'zext_ln26_24' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_22 : Operation 228 [1/1] (1.82ns)   --->   "%add_ln26_14 = add i6 %zext_ln26_24, %sub_ln26_4" [conv/conv.cpp:26]   --->   Operation 228 'add' 'add_ln26_14' <Predicate = (!icmp_ln24_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_29_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln26_14, i4 0)" [conv/conv.cpp:26]   --->   Operation 229 'bitconcatenate' 'tmp_29_cast' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_22 : Operation 230 [1/1] (1.73ns)   --->   "%add_ln26_15 = add i10 %zext_ln35_1, %tmp_29_cast" [conv/conv.cpp:26]   --->   Operation 230 'add' 'add_ln26_15' <Predicate = (!icmp_ln24_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln26_25 = zext i10 %add_ln26_15 to i64" [conv/conv.cpp:26]   --->   Operation 231 'zext' 'zext_ln26_25' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_22 : Operation 232 [1/1] (0.00ns)   --->   "%conv_weights_2_addr = getelementptr [288 x float]* @conv_weights_2, i64 0, i64 %zext_ln26_25" [conv/conv.cpp:26]   --->   Operation 232 'getelementptr' 'conv_weights_2_addr' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_22 : Operation 233 [1/1] (1.63ns)   --->   "%add_ln26_16 = add i11 %zext_ln26_23, %sub_ln26_5" [conv/conv.cpp:26]   --->   Operation 233 'add' 'add_ln26_16' <Predicate = (!icmp_ln24_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln26_26 = zext i11 %add_ln26_16 to i64" [conv/conv.cpp:26]   --->   Operation 234 'zext' 'zext_ln26_26' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_22 : Operation 235 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_26" [conv/conv.cpp:26]   --->   Operation 235 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_22 : Operation 236 [2/2] (3.25ns)   --->   "%conv_weights_2_load = load float* %conv_weights_2_addr, align 4" [conv/conv.cpp:26]   --->   Operation 236 'load' 'conv_weights_2_load' <Predicate = (!icmp_ln24_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_22 : Operation 237 [2/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 237 'load' 'input_load_2' <Predicate = (!icmp_ln24_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_22 : Operation 238 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_8) nounwind" [conv/conv.cpp:28]   --->   Operation 238 'specregionend' 'empty_16' <Predicate = (icmp_ln24_2)> <Delay = 0.00>
ST_22 : Operation 239 [1/1] (0.00ns)   --->   "br label %10" [conv/conv.cpp:21]   --->   Operation 239 'br' <Predicate = (icmp_ln24_2)> <Delay = 0.00>

State 23 <SV = 8> <Delay = 15.6>
ST_23 : Operation 240 [1/2] (3.25ns)   --->   "%conv_weights_2_load = load float* %conv_weights_2_addr, align 4" [conv/conv.cpp:26]   --->   Operation 240 'load' 'conv_weights_2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_23 : Operation 241 [1/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 241 'load' 'input_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_23 : Operation 242 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_weights_2_load, %input_load_2" [conv/conv.cpp:26]   --->   Operation 242 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 9> <Delay = 12.3>
ST_24 : Operation 243 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_weights_2_load, %input_load_2" [conv/conv.cpp:26]   --->   Operation 243 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 10> <Delay = 10.5>
ST_25 : Operation 244 [4/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 244 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 11> <Delay = 10.5>
ST_26 : Operation 245 [3/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 245 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 12> <Delay = 10.5>
ST_27 : Operation 246 [2/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 246 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 13> <Delay = 10.5>
ST_28 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 247 'specloopname' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 248 [1/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 248 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 249 [1/1] (0.00ns)   --->   "br label %11" [conv/conv.cpp:24]   --->   Operation 249 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 7> <Delay = 13.7>
ST_29 : Operation 250 [1/2] (3.25ns)   --->   "%conv_bias_load = load float* %conv_bias_addr, align 4" [conv/conv.cpp:31]   --->   Operation 250 'load' 'conv_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_29 : Operation 251 [4/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_1_2, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 251 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 8> <Delay = 10.5>
ST_30 : Operation 252 [3/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_1_2, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 252 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 9> <Delay = 10.5>
ST_31 : Operation 253 [2/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_1_2, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 253 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 10> <Delay = 15.9>
ST_32 : Operation 254 [1/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_1_2, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 254 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 255 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 255 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 11> <Delay = 9.66>
ST_33 : Operation 256 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_6) nounwind" [conv/conv.cpp:29]   --->   Operation 256 'specregionend' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 257 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv/conv.cpp:34]   --->   Operation 257 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 258 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 258 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv/conv.cpp:34]   --->   Operation 259 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 260 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [conv/conv.cpp:34]   --->   Operation 260 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 261 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv/conv.cpp:34]   --->   Operation 261 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv/conv.cpp:34]   --->   Operation 262 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 263 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 263 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_9" [conv/conv.cpp:34]   --->   Operation 264 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 265 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 265 'select' 'w_sum_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 266 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv/conv.cpp:35]   --->   Operation 266 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_33 : Operation 267 [1/1] (0.00ns)   --->   "br label %3" [conv/conv.cpp:14]   --->   Operation 267 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', conv/conv.cpp:26) [12]  (1.77 ns)

 <State 2>: 5.23ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', conv/conv.cpp:26) [12]  (0 ns)
	'add' operation ('r', conv/conv.cpp:26) [19]  (1.74 ns)
	'mul' operation ('mul_ln26', conv/conv.cpp:26) [25]  (3.49 ns)

 <State 3>: 1.87ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', conv/conv.cpp:11) [31]  (0 ns)
	'add' operation ('add_ln35', conv/conv.cpp:35) [40]  (1.87 ns)

 <State 4>: 1.78ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', conv/conv.cpp:14) [45]  (0 ns)
	'add' operation ('f', conv/conv.cpp:14) [48]  (1.78 ns)

 <State 5>: 5.29ns
The critical path consists of the following:
	'phi' operation ('wc_0_0', conv/conv.cpp:21) with incoming values : ('add_ln21', conv/conv.cpp:21) [62]  (0 ns)
	'add' operation ('add_ln26_1', conv/conv.cpp:26) [76]  (1.74 ns)
	'add' operation ('add_ln26_5', conv/conv.cpp:26) [78]  (1.92 ns)
	'sub' operation ('sub_ln26_1', conv/conv.cpp:26) [82]  (1.64 ns)

 <State 6>: 6.81ns
The critical path consists of the following:
	'phi' operation ('ch_0_0', conv/conv.cpp:24) with incoming values : ('add_ln24', conv/conv.cpp:24) [86]  (0 ns)
	'add' operation ('add_ln26_7', conv/conv.cpp:26) [95]  (1.83 ns)
	'add' operation ('add_ln26_8', conv/conv.cpp:26) [97]  (1.73 ns)
	'getelementptr' operation ('conv_weights_0_addr', conv/conv.cpp:26) [99]  (0 ns)
	'load' operation ('conv_weights_0_load', conv/conv.cpp:26) on array 'conv_weights_0' [103]  (3.25 ns)

 <State 7>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_0_load', conv/conv.cpp:26) on array 'conv_weights_0' [103]  (3.25 ns)
	'fmul' operation ('tmp_s', conv/conv.cpp:26) [105]  (12.4 ns)

 <State 8>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', conv/conv.cpp:26) [105]  (12.4 ns)

 <State 9>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv/conv.cpp:26) [106]  (10.5 ns)

 <State 10>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv/conv.cpp:26) [106]  (10.5 ns)

 <State 11>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv/conv.cpp:26) [106]  (10.5 ns)

 <State 12>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv/conv.cpp:26) [106]  (10.5 ns)

 <State 13>: 5.29ns
The critical path consists of the following:
	'phi' operation ('wc_0_1', conv/conv.cpp:21) with incoming values : ('add_ln21_1', conv/conv.cpp:21) [117]  (0 ns)
	'add' operation ('add_ln26', conv/conv.cpp:26) [131]  (1.74 ns)
	'add' operation ('add_ln26_6', conv/conv.cpp:26) [133]  (1.92 ns)
	'sub' operation ('sub_ln26_3', conv/conv.cpp:26) [137]  (1.64 ns)

 <State 14>: 6.81ns
The critical path consists of the following:
	'phi' operation ('ch_0_1', conv/conv.cpp:24) with incoming values : ('add_ln24_1', conv/conv.cpp:24) [141]  (0 ns)
	'add' operation ('add_ln26_11', conv/conv.cpp:26) [150]  (1.83 ns)
	'add' operation ('add_ln26_12', conv/conv.cpp:26) [152]  (1.73 ns)
	'getelementptr' operation ('conv_weights_1_addr', conv/conv.cpp:26) [154]  (0 ns)
	'load' operation ('conv_weights_1_load', conv/conv.cpp:26) on array 'conv_weights_1' [158]  (3.25 ns)

 <State 15>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_1_load', conv/conv.cpp:26) on array 'conv_weights_1' [158]  (3.25 ns)
	'fmul' operation ('tmp_1_1', conv/conv.cpp:26) [160]  (12.4 ns)

 <State 16>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1', conv/conv.cpp:26) [160]  (12.4 ns)

 <State 17>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:26) [161]  (10.5 ns)

 <State 18>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:26) [161]  (10.5 ns)

 <State 19>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:26) [161]  (10.5 ns)

 <State 20>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:26) [161]  (10.5 ns)

 <State 21>: 5.29ns
The critical path consists of the following:
	'phi' operation ('wc_0_2', conv/conv.cpp:21) with incoming values : ('add_ln21_2', conv/conv.cpp:21) [172]  (0 ns)
	'add' operation ('add_ln26_3', conv/conv.cpp:26) [186]  (1.74 ns)
	'add' operation ('add_ln26_10', conv/conv.cpp:26) [188]  (1.92 ns)
	'sub' operation ('sub_ln26_5', conv/conv.cpp:26) [192]  (1.64 ns)

 <State 22>: 6.81ns
The critical path consists of the following:
	'phi' operation ('ch_0_2', conv/conv.cpp:24) with incoming values : ('add_ln24_2', conv/conv.cpp:24) [196]  (0 ns)
	'add' operation ('add_ln26_14', conv/conv.cpp:26) [205]  (1.83 ns)
	'add' operation ('add_ln26_15', conv/conv.cpp:26) [207]  (1.73 ns)
	'getelementptr' operation ('conv_weights_2_addr', conv/conv.cpp:26) [209]  (0 ns)
	'load' operation ('conv_weights_2_load', conv/conv.cpp:26) on array 'conv_weights_2' [213]  (3.25 ns)

 <State 23>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_2_load', conv/conv.cpp:26) on array 'conv_weights_2' [213]  (3.25 ns)
	'fmul' operation ('tmp_1_2', conv/conv.cpp:26) [215]  (12.4 ns)

 <State 24>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2', conv/conv.cpp:26) [215]  (12.4 ns)

 <State 25>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv.cpp:26) [216]  (10.5 ns)

 <State 26>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv.cpp:26) [216]  (10.5 ns)

 <State 27>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv.cpp:26) [216]  (10.5 ns)

 <State 28>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv.cpp:26) [216]  (10.5 ns)

 <State 29>: 13.8ns
The critical path consists of the following:
	'load' operation ('conv_bias_load', conv/conv.cpp:31) on array 'conv_bias' [224]  (3.25 ns)
	'fadd' operation ('w_sum', conv/conv.cpp:31) [225]  (10.5 ns)

 <State 30>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv/conv.cpp:31) [225]  (10.5 ns)

 <State 31>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv/conv.cpp:31) [225]  (10.5 ns)

 <State 32>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv/conv.cpp:31) [225]  (10.5 ns)
	'fcmp' operation ('tmp_9', conv/conv.cpp:34) [232]  (5.43 ns)

 <State 33>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_9', conv/conv.cpp:34) [232]  (5.43 ns)
	'and' operation ('and_ln34', conv/conv.cpp:34) [233]  (0 ns)
	'select' operation ('w_sum', conv/conv.cpp:34) [234]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'w_sum', conv/conv.cpp:34 on array 'conv_out' [235]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
