v 20110115 2
T 50000 40900 9 10 1 0 0 0 1
I2C Counter
T 49800 40600 9 10 1 0 0 0 1
i2c-count.sch
T 50000 40300 9 10 1 0 0 0 1
1
T 51500 40300 9 10 1 0 0 0 1
1
T 53800 40300 9 10 1 0 0 0 1
Michael Petersen
C 40000 40000 0 0 0 title-bordered-B.sym
T 40500 40300 9 10 1 0 0 0 4
Notes:
1) All capacitors are ceramic (X7R/X5R) unless otherwise noted.
2) All capacitors and resistors are 0805 unless otherwise noted.

C 49900 43200 1 0 0 ATmega328-qfn28.sym
{
T 54400 49700 5 10 1 1 0 6 1
refdes=U1
T 52295 46695 5 10 1 1 0 4 1
device=ATmega328
T 52300 46500 5 10 1 1 0 4 1
footprint=QFN28_4x4_0.45
}
N 54700 48500 55000 48500 4
N 55000 48500 55000 50300 4
N 45000 50300 56000 50300 4
{
T 45100 50350 5 10 1 1 0 0 1
netname=VDD
}
N 52300 50300 52300 49900 4
N 54700 48200 55000 48200 4
N 55000 42500 55000 48200 4
N 52000 42500 56000 42500 4
N 52600 42500 52600 43200 4
C 47700 48200 1 0 0 avrprog-1.sym
{
T 47700 49800 5 10 0 1 0 0 1
device=AVRPROG
T 48300 49500 5 10 1 1 0 0 1
refdes=J3
T 47700 48200 5 10 0 0 0 0 1
footprint=TC2030-NL
}
N 49600 48800 49100 48800 4
N 49600 48200 49600 48800 4
N 49600 48200 49900 48200 4
N 49300 47300 49300 48400 4
N 49300 48400 49100 48400 4
C 49200 47000 1 0 0 gnd-1.sym
N 47200 47900 49900 47900 4
N 47500 47600 49900 47600 4
N 47500 47600 47500 48800 4
N 47200 47900 47200 49200 4
N 47200 49200 47700 49200 4
N 47500 48800 47700 48800 4
N 46900 48400 47700 48400 4
{
T 46800 48400 5 10 1 1 0 7 1
netname=\_RESET
}
N 49100 49200 49300 49200 4
C 56100 45000 1 90 0 resistor-1.sym
{
T 55700 45300 5 10 0 0 90 0 1
device=RESISTOR
T 55800 45200 5 10 1 1 90 0 1
refdes=R1
T 56300 45200 5 10 1 1 90 0 1
value=10k
T 56100 45000 5 10 0 0 90 0 1
footprint=0805
}
C 55800 43700 1 270 0 capacitor-1.sym
{
T 56500 43500 5 10 0 1 270 0 1
device=CAPACITOR
T 56100 43400 5 10 1 1 0 0 1
refdes=C1
T 56700 43500 5 10 0 0 270 0 1
symversion=0.1
T 56100 42900 5 10 1 1 0 0 1
value=1uF
T 55800 43700 5 10 0 0 0 0 1
footprint=0805
T 56100 42700 5 10 1 1 0 0 1
description=16V
}
C 52900 42000 1 0 0 gnd-1.sym
N 56000 43700 56000 45000 4
N 54700 44000 56000 44000 4
N 56000 45900 56000 50300 4
N 56000 42800 56000 42500 4
N 53000 42300 53000 42500 4
N 49300 49200 49300 50300 4
N 54700 44300 55300 44300 4
{
T 55400 44300 5 10 1 1 0 1 1
netname=SCL
}
N 54700 44600 55300 44600 4
{
T 55400 44600 5 10 1 1 0 1 1
netname=SDA
}
N 54500 43000 55400 43000 4
{
T 54400 43000 5 10 1 1 0 7 1
netname=\_RESET
}
N 55400 43000 55400 44000 4
N 52000 42500 52000 43200 4
C 43200 44000 1 0 1 header3-1.sym
{
T 42200 44650 5 10 0 0 0 6 1
device=HEADER3
T 42800 45300 5 10 1 1 0 6 1
refdes=J1
T 43200 44000 5 10 0 0 0 0 1
footprint=JUMPER3
}
C 45200 44000 1 0 0 header3-1.sym
{
T 46200 44650 5 10 0 0 0 0 1
device=HEADER3
T 45600 45300 5 10 1 1 0 0 1
refdes=J2
T 45200 44000 5 10 0 0 0 0 1
footprint=JUMPER3
}
N 43200 45000 43500 45000 4
{
T 43600 45000 5 10 1 1 0 1 1
netname=SDA
}
N 45200 45000 44900 45000 4
{
T 44800 45000 5 10 1 1 0 7 1
netname=VDD
}
N 45200 44600 44900 44600 4
{
T 44800 44600 5 10 1 1 0 7 1
netname=CNTA
}
N 45200 44200 44900 44200 4
{
T 44800 44200 5 10 1 1 0 7 1
netname=CNTB
}
C 43400 43700 1 0 0 gnd-1.sym
N 43500 44000 43500 44200 4
N 43500 44200 43200 44200 4
N 43200 44600 43500 44600 4
{
T 43600 44600 5 10 1 1 0 1 1
netname=SCL
}
L 45900 45700 45900 43500 3 0 0 0 -1 -1
L 45900 43500 42500 43500 3 0 0 0 -1 -1
L 42500 43500 42500 45700 3 0 0 0 -1 -1
L 42500 45700 43900 45700 3 0 0 0 -1 -1
L 45900 45700 44500 45700 3 0 0 0 -1 -1
A 44200 45700 300 180 180 3 0 0 0 -1 -1
N 49900 44900 49600 44900 4
{
T 49500 44900 5 10 1 1 0 7 1
netname=CNTA
}
N 49900 44600 49600 44600 4
{
T 49500 44600 5 10 1 1 0 7 1
netname=CNTB
}
