ğŸ§­ RISC-V 5-Stage CPU Project â€” Milestones
ğŸŸ¦ M0 â€” Project Reset & Infra Bring-up

Goal: Clean slate, tools working

Archive old Verilog into legacy/

New repo structure (rtl/, tb/, sim/, docs/)

SystemVerilog-only rule

Verilator + cocotb + pyUVM runs a dummy test

CI or local make sim works

âœ… Done when: smoke test runs with no DUT logic

ğŸŸ¦ M1 â€” Architecture Freeze (no RTL yet)

Goal: Lock decisions so RTL doesnâ€™t churn

Memory interface (valid/ready, byte enables)

Pipeline stage contract (valid/enable/flush)

Stall & flush policy written down

CSR scope frozen (M-mode minimal set)

Reset & trap behavior documented

âœ… Done when: architecture doc exists and is agreed

ğŸŸ¦ M2 â€” DV Bring-up (Before CPU)

Goal: Testbench exists before design

pyUVM env skeleton

Memory agent with:

random wait states

byte-enable correctness

Clock/reset driver

Scoreboard stub

test_smoke.py (reset + NOPs)

âœ… Done when: TB runs without a CPU

ğŸŸ¦ M3 â€” Pipeline Skeleton (No Real ISA Yet)

Goal: Pipeline moves instructions end-to-end

IF stage with real memory handshake

IF/ID, ID/EX, EX/MEM, MEM/WB registers

Stall & flush wiring works

PC update logic correct

All stages propagate valid

âœ… Done when: instructions flow without deadlock

ğŸŸ¦ M4 â€” Minimal RV32I Execution

Goal: First real instructions work

Register file

ADD, ADDI

WB correctness

Load-use stall (no forwarding yet)

âœ… Done when: basic arithmetic tests pass

ğŸŸ¦ M5 â€” Full RV32I ALU + Branches

Goal: Core control flow correctness

All RV32I ALU ops

Branches + jumps

Flush on taken branch

PC redirection correct

âœ… Done when: branch-heavy tests pass

ğŸŸ¦ M6 â€” Real Load/Store Subsystem

Goal: FPGA-realistic memory behavior

Byte/half/word loads & stores

Sign/zero extension

MEM-stage stalls handled

Random-latency memory DV tests

âœ… Done when: memory stress tests pass

ğŸŸ¦ M7 â€” CSR + Trap Support (M-Mode)

Goal: Non-toy CPU

CSRRW / CSRRS / CSRRC

ECALL, EBREAK

Illegal instruction trap

Correct mepc, mcause, mtval, mtvec

mret

âœ… Done when: trap tests pass reliably

ğŸŸ¦ M8 â€” Compliance-Style & Random Testing

Goal: Confidence

Directed ISA tests

Random instruction streams (bounded)

Memory latency fuzzing

No deadlocks, no Xs

âœ… Done when: long random sims complete cleanly

ğŸŸ¦ M9 â€” FPGA Bring-up

Goal: Runs on real hardware

BRAM-backed instruction & data memory

Reset vector & linker script

Bare-metal program boots

Optional UART output

âœ… Done when: program runs on FPGA

ğŸŸ¦ M10 â€” Polish & Documentation

Goal: Repo that others respect

Architecture doc

Pipeline diagrams

DV overview

â€œHow to runâ€ guide

Known limitations listed

âœ… Done when: someone else can build it

ğŸ¯ Final Reality Check
