whitcarsonuwashingtonedu john whitmore subject minimal boolean circuit article 1993apr90415058593ringercsutsaedu djimenezringercsutsaedu daniel jimenez write suppose boolean function minimal sumofproduct derived kmap something like thi fabcd bcd acd abc abc book logic design consulted seem imply thi analysi end factoring term function get fewer gate fabcd bcd acd bc bc yield 9 gate ye minimization gate important part timing consideration ttl gate ha basic structure andorinvert inversion sum product exactly one gate delay reason find minimal sum product thi match hardware optimization positiveor gate 9gate solution use ha two gate delay another gate delay second term second solution simpler logic symbol expected something le optimal real world ecl similar ttl support orand gate minimum delay unlike ttl get true inverse output free using ecl pal basically large programmable andorinvert gate ymy choice internal connection variou section perhap latch minimum sum product also way shoehorn logic design pal comparably easy design minimization logic gate software package claim allow take gate nodelist 74xxx series logic ic produce description logic cell array job xilinx xact software thi treating logic block macro expanding simplifying john whitmore