<!-- start of generated html code-->
<tr><td align=center><span class=mars2t><b><br><br><br>All Refereed Papers<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars2_><a href='http://isca2013.eew.technion.ac.il/' target=_blank>ISCA-40</a></span></td><td align='justify'><span class=mars2_><b>Nak Hee Seong</b>, Sungkap Yeo, and Hsien-Hsin S. Lee. "Tri-Level-Cell Phase Change Memory: Toward an Efficient and Reliable Memory System." In Proceedings of <i>the 40th International Symposium on Computer Architecture, pp.440-451</i>, Tel-Aviv, Israel, June, 2013.<br>[<a href='/pub/isca40.pdf'>pdf</a>] [<a href='/present/isca40.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_>IEEE TVLSI</span></td><td align='justify'><span class=mars2_>Dong Hyuk Woo, <b>Nak Hee Seong</b>, and Hsien-Hsin S. Lee. "Pragmatic Integration of An SRAM Row Cache in Heterogeneous 3-D DRAM Architecture using TSV." In <i>IEEE Transactions on Very Large Scale Integration Systems, Vol.21, No.1, pp.1-13</i>, January, 2013.<br>[<a href='/pub/tvlsi13.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='https://sites.google.com/site/wddd12/' target=_blank>WDDD</a></span></td><td align='justify'><span class=mars2_>Sungkap Yeo, <b>Nak Hee Seong</b>, and Hsien-Hsin S. Lee. "Can Multi-Level Cell PCM Be Reliable and Usable? Analyzing the Impact of Resistance Drift." In <i>the 10th Annual Workshop on Duplicating, Deconstructing and Debunking in conjunction with the 39th International Symposium on Computer Architecture</i>, Portland, OR, June, 2012.<br>[<a href='/pub/wddd12.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.mwscas2011.org' target=_blank>MWSCAS</a></span></td><td align='justify'><span class=mars2_>Dong Hyuk Woo, <b>Nak Hee Seong</b>, and Hsien-Hsin S. Lee. "Heterogeneous Die Stacking of SRAM Row Cache and 3-D DRAM: An Empirical Design Evaluation." In Proceedings of <i>the 54th IEEE International Midwest Symposium on Circuits and Systems, pp.1-4</i>, Seoul, Korea, August, 2011. (<font color=red>An Invited Paper</font>)<br>[<a href='/pub/mwscas11.pdf'>pdf</a>] [<a href='/present/mwscas11.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.computer.org/micro' target=_blank>IEEE MICRO</a></span></td><td align='justify'><span class=mars2_><b>Nak Hee Seong</b>, Dong Hyuk Woo, and Hsien-Hsin S. Lee. "Security Refresh: Protect Phase-Change Memory against Malicious Wear-out." In <i>IEEE MICRO special issue on Top Picks from the Computer Architecture Conferences of 2010</i>, pp.119-127, January/February, 2011.<br>[<a href='/pub/top_picks_2011.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.microarch.org/micro43/' target=_blank>MICRO-43</a></span></td><td align='justify'><span class=mars2_><b>Nak Hee Seong</b>, Dong Hyuk Woo, Vijayalakshmi Srinivasan, Jude A. Rivers, and Hsien-Hsin S. Lee. "SAFER: Stuck-At-Fault Error Recovery for Memories." In Proceedings of <i>the 43th ACM/IEEE International Symposium on Microarchitecture</i>, pp.115-124, Atlanta, Georgia, December, 2010.<br>[<a href='/pub/micro43.pdf'>pdf</a>] [<a href='/present/micro43.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://isca2010.inria.fr/' target=_blank>ISCA-37</a></span></td><td align='justify'><span class=mars2_><b>Nak Hee Seong</b>, Dong Hyuk Woo, and Hsien-Hsin S. Lee. "Security Refresh: Prevent Malicious Wear-out and Increase Durability for Phase-Change Memory with Dynamically Randomized Address Mapping." In Proceedings of <i>the 37th International Symposium on Computer Architecture</i>, pp.383-394, Saint-Malo, France, June, 2010. (<font color=red>One of the 11 papers selected as IEEE MICRO's Top Picks from the Computer Architecture Conferences of 2010</font>)<br>[<a href='/pub/isca37.pdf'>pdf</a>] [<a href='/present/isca37.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.cse.psu.edu/hpcl/hpca16.html' target=_blank>HPCA-16</a></span></td><td align='justify'><span class=mars2_>Dong Hyuk Woo, <b>Nak Hee Seong</b>, Dean L. Lewis, and Hsien-Hsin S. Lee. "An Optimized 3D-Stacked Memory Architecture by Exploiting Excessive, High-Density TSV Bandwidth." In Proceedings of <i>the 16th International Symposium on High-Performance Computer Architecture</i>, pp.429-440, Bangalore, India, January, 2010.<br>[<a href='/pub/hpca16.pdf'>pdf</a>] [<a href='/present/hpca16.pptx'>slides</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
