#ifndef __RSC_CMIF_H__
#define __RSC_CMIF_H__

#include "reg_access.h"
#include "base_addr_cmif.h"

#define CMIF_RSC_REG_BASE                                             (CMIF_RAKE_RSC_OFFSET)
#define CMIF_RSC_CTRL                                                 (CMIF_RSC_REG_BASE + 0x0000)
#define CMIF_RSC_FDPCH_FRM_C(i)                                       (CMIF_RSC_REG_BASE + 0x0004 + ((i) * 0x4))
#define CMIF_RSC_FDPCH_SLTEN_C(i)                                     (CMIF_RSC_REG_BASE + 0x000C + ((i) * 0x4))
#define CMIF_RSC_FDPCH_SLT_C(i)                                       (CMIF_RSC_REG_BASE + 0x0014 + ((i) * 0x4))
#define CMIF_RSC_HSSCCH_FRM_C(i)                                      (CMIF_RSC_REG_BASE + 0x001C + ((i) * 0x4))
#define CMIF_RSC_HSSCCH_SLTEN_C(i)                                    (CMIF_RSC_REG_BASE + 0x0028 + ((i) * 0x4))
#define CMIF_RSC_HSSCCH_SLT_C(i)                                      (CMIF_RSC_REG_BASE + 0x0034 + ((i) * 0x4))
#define CMIF_RSC_AGCH_FRM_C(i)                                        (CMIF_RSC_REG_BASE + 0x0040 + ((i) * 0x4))
#define CMIF_RSC_AGCH_SLTEN_C(i)                                      (CMIF_RSC_REG_BASE + 0x0048 + ((i) * 0x4))
#define CMIF_RSC_AGCH_SLT_C(i)                                        (CMIF_RSC_REG_BASE + 0x0050 + ((i) * 0x4))
#define CMIF_RSC_HICH_FRM_CH(i)                                       (CMIF_RSC_REG_BASE + 0x0058 + ((i) * 0x4))
#define CMIF_RSC_HICH_SFMEN_CH(i)                                     (CMIF_RSC_REG_BASE + 0x0078 + ((i) * 0x4))
#define CMIF_RSC_HICH_SFM_CH(i)                                       (CMIF_RSC_REG_BASE + 0x0098 + ((i) * 0x4))
#define CMIF_RSC_RGCH_FRM_CH(i)                                       (CMIF_RSC_REG_BASE + 0x00B8 + ((i) * 0x4))
#define CMIF_RSC_RGCH_SFMEN_CH(i)                                     (CMIF_RSC_REG_BASE + 0x00D8 + ((i) * 0x4))
#define CMIF_RSC_RGCH_SFM_CH(i)                                       (CMIF_RSC_REG_BASE + 0x00F8 + ((i) * 0x4))
#define CMIF_RSC_DRX_PTN_LF_FRM_C(i)                                  (CMIF_RSC_REG_BASE + 0x0118 + ((i) * 0x4))
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C(i)                                (CMIF_RSC_REG_BASE + 0x0120 + ((i) * 0x4))
#define CMIF_RSC_DRX_PTN_LF_SLT_C(i)                                  (CMIF_RSC_REG_BASE + 0x0128 + ((i) * 0x4))
#define CMIF_RSC_DRX_PTN_HF_FRM_C(i)                                  (CMIF_RSC_REG_BASE + 0x0130 + ((i) * 0x4))
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C(i)                                (CMIF_RSC_REG_BASE + 0x013C + ((i) * 0x4))
#define CMIF_RSC_DRX_PTN_HF_SLT_C(i)                                  (CMIF_RSC_REG_BASE + 0x0148 + ((i) * 0x4))
#define CMIF_RSC_SPECIAL_FRM_C(i)                                     (CMIF_RSC_REG_BASE + 0x0154 + ((i) * 0x4))
#define CMIF_RSC_SPECIAL_SLTEN_C(i)                                   (CMIF_RSC_REG_BASE + 0x0160 + ((i) * 0x4))
#define CMIF_RSC_SPECIAL_SLT_C(i)                                     (CMIF_RSC_REG_BASE + 0x016C + ((i) * 0x4))

#define M_CMIF_RSC_CTRL_RD()                                          REG_READ(CMIF_RSC_CTRL)
#define M_CMIF_RSC_FDPCH_FRM_C_RD(i)                                  REG_READ(CMIF_RSC_FDPCH_FRM_C(i))
#define M_CMIF_RSC_FDPCH_SLTEN_C_RD(i)                                REG_READ(CMIF_RSC_FDPCH_SLTEN_C(i))
#define M_CMIF_RSC_FDPCH_SLT_C_RD(i)                                  REG_READ(CMIF_RSC_FDPCH_SLT_C(i))
#define M_CMIF_RSC_HSSCCH_FRM_C_RD(i)                                 REG_READ(CMIF_RSC_HSSCCH_FRM_C(i))
#define M_CMIF_RSC_HSSCCH_SLTEN_C_RD(i)                               REG_READ(CMIF_RSC_HSSCCH_SLTEN_C(i))
#define M_CMIF_RSC_HSSCCH_SLT_C_RD(i)                                 REG_READ(CMIF_RSC_HSSCCH_SLT_C(i))
#define M_CMIF_RSC_AGCH_FRM_C_RD(i)                                   REG_READ(CMIF_RSC_AGCH_FRM_C(i))
#define M_CMIF_RSC_AGCH_SLTEN_C_RD(i)                                 REG_READ(CMIF_RSC_AGCH_SLTEN_C(i))
#define M_CMIF_RSC_AGCH_SLT_C_RD(i)                                   REG_READ(CMIF_RSC_AGCH_SLT_C(i))
#define M_CMIF_RSC_HICH_FRM_CH_RD(i)                                  REG_READ(CMIF_RSC_HICH_FRM_CH(i))
#define M_CMIF_RSC_HICH_SFMEN_CH_RD(i)                                REG_READ(CMIF_RSC_HICH_SFMEN_CH(i))
#define M_CMIF_RSC_HICH_SFM_CH_RD(i)                                  REG_READ(CMIF_RSC_HICH_SFM_CH(i))
#define M_CMIF_RSC_RGCH_FRM_CH_RD(i)                                  REG_READ(CMIF_RSC_RGCH_FRM_CH(i))
#define M_CMIF_RSC_RGCH_SFMEN_CH_RD(i)                                REG_READ(CMIF_RSC_RGCH_SFMEN_CH(i))
#define M_CMIF_RSC_RGCH_SFM_CH_RD(i)                                  REG_READ(CMIF_RSC_RGCH_SFM_CH(i))
#define M_CMIF_RSC_DRX_PTN_LF_FRM_C_RD(i)                             REG_READ(CMIF_RSC_DRX_PTN_LF_FRM_C(i))
#define M_CMIF_RSC_DRX_PTN_LF_SLTEN_C_RD(i)                           REG_READ(CMIF_RSC_DRX_PTN_LF_SLTEN_C(i))
#define M_CMIF_RSC_DRX_PTN_LF_SLT_C_RD(i)                             REG_READ(CMIF_RSC_DRX_PTN_LF_SLT_C(i))
#define M_CMIF_RSC_DRX_PTN_HF_FRM_C_RD(i)                             REG_READ(CMIF_RSC_DRX_PTN_HF_FRM_C(i))
#define M_CMIF_RSC_DRX_PTN_HF_SLTEN_C_RD(i)                           REG_READ(CMIF_RSC_DRX_PTN_HF_SLTEN_C(i))
#define M_CMIF_RSC_DRX_PTN_HF_SLT_C_RD(i)                             REG_READ(CMIF_RSC_DRX_PTN_HF_SLT_C(i))
#define M_CMIF_RSC_SPECIAL_FRM_C_RD(i)                                REG_READ(CMIF_RSC_SPECIAL_FRM_C(i))
#define M_CMIF_RSC_SPECIAL_SLTEN_C_RD(i)                              REG_READ(CMIF_RSC_SPECIAL_SLTEN_C(i))
#define M_CMIF_RSC_SPECIAL_SLT_C_RD(i)                                REG_READ(CMIF_RSC_SPECIAL_SLT_C(i))

#define M_CMIF_RSC_CTRL_WR(reg)                                       REG_WRITE(CMIF_RSC_CTRL, reg)
#define M_CMIF_RSC_FDPCH_FRM_C_WR(i, reg)                             REG_WRITE(CMIF_RSC_FDPCH_FRM_C(i), reg)
#define M_CMIF_RSC_FDPCH_SLTEN_C_WR(i, reg)                           REG_WRITE(CMIF_RSC_FDPCH_SLTEN_C(i), reg)
#define M_CMIF_RSC_FDPCH_SLT_C_WR(i, reg)                             REG_WRITE(CMIF_RSC_FDPCH_SLT_C(i), reg)
#define M_CMIF_RSC_HSSCCH_FRM_C_WR(i, reg)                            REG_WRITE(CMIF_RSC_HSSCCH_FRM_C(i), reg)
#define M_CMIF_RSC_HSSCCH_SLTEN_C_WR(i, reg)                          REG_WRITE(CMIF_RSC_HSSCCH_SLTEN_C(i), reg)
#define M_CMIF_RSC_HSSCCH_SLT_C_WR(i, reg)                            REG_WRITE(CMIF_RSC_HSSCCH_SLT_C(i), reg)
#define M_CMIF_RSC_AGCH_FRM_C_WR(i, reg)                              REG_WRITE(CMIF_RSC_AGCH_FRM_C(i), reg)
#define M_CMIF_RSC_AGCH_SLTEN_C_WR(i, reg)                            REG_WRITE(CMIF_RSC_AGCH_SLTEN_C(i), reg)
#define M_CMIF_RSC_AGCH_SLT_C_WR(i, reg)                              REG_WRITE(CMIF_RSC_AGCH_SLT_C(i), reg)
#define M_CMIF_RSC_HICH_FRM_CH_WR(i, reg)                             REG_WRITE(CMIF_RSC_HICH_FRM_CH(i), reg)
#define M_CMIF_RSC_HICH_SFMEN_CH_WR(i, reg)                           REG_WRITE(CMIF_RSC_HICH_SFMEN_CH(i), reg)
#define M_CMIF_RSC_HICH_SFM_CH_WR(i, reg)                             REG_WRITE(CMIF_RSC_HICH_SFM_CH(i), reg)
#define M_CMIF_RSC_RGCH_FRM_CH_WR(i, reg)                             REG_WRITE(CMIF_RSC_RGCH_FRM_CH(i), reg)
#define M_CMIF_RSC_RGCH_SFMEN_CH_WR(i, reg)                           REG_WRITE(CMIF_RSC_RGCH_SFMEN_CH(i), reg)
#define M_CMIF_RSC_RGCH_SFM_CH_WR(i, reg)                             REG_WRITE(CMIF_RSC_RGCH_SFM_CH(i), reg)
#define M_CMIF_RSC_DRX_PTN_LF_FRM_C_WR(i, reg)                        REG_WRITE(CMIF_RSC_DRX_PTN_LF_FRM_C(i), reg)
#define M_CMIF_RSC_DRX_PTN_LF_SLTEN_C_WR(i, reg)                      REG_WRITE(CMIF_RSC_DRX_PTN_LF_SLTEN_C(i), reg)
#define M_CMIF_RSC_DRX_PTN_LF_SLT_C_WR(i, reg)                        REG_WRITE(CMIF_RSC_DRX_PTN_LF_SLT_C(i), reg)
#define M_CMIF_RSC_DRX_PTN_HF_FRM_C_WR(i, reg)                        REG_WRITE(CMIF_RSC_DRX_PTN_HF_FRM_C(i), reg)
#define M_CMIF_RSC_DRX_PTN_HF_SLTEN_C_WR(i, reg)                      REG_WRITE(CMIF_RSC_DRX_PTN_HF_SLTEN_C(i), reg)
#define M_CMIF_RSC_DRX_PTN_HF_SLT_C_WR(i, reg)                        REG_WRITE(CMIF_RSC_DRX_PTN_HF_SLT_C(i), reg)
#define M_CMIF_RSC_SPECIAL_FRM_C_WR(i, reg)                           REG_WRITE(CMIF_RSC_SPECIAL_FRM_C(i), reg)
#define M_CMIF_RSC_SPECIAL_SLTEN_C_WR(i, reg)                         REG_WRITE(CMIF_RSC_SPECIAL_SLTEN_C(i), reg)
#define M_CMIF_RSC_SPECIAL_SLT_C_WR(i, reg)                           REG_WRITE(CMIF_RSC_SPECIAL_SLT_C(i), reg)

#define CMIF_RSC_CTRL_C2_RSC_BIT_LSB                                  (16)
#define CMIF_RSC_CTRL_C2_RSC_BIT_WIDTH                                (1)
#define CMIF_RSC_CTRL_C2_RSC_BIT_MASK                                 ((UINT32) (((1<<CMIF_RSC_CTRL_C2_RSC_BIT_WIDTH)-1) << CMIF_RSC_CTRL_C2_RSC_BIT_LSB) )
#define CMIF_RSC_CTRL_C2_RSC_FLD_WR(reg, val)                         (reg |= (val) << CMIF_RSC_CTRL_C2_RSC_BIT_LSB)
#define CMIF_RSC_CTRL_C2_RSC_FLD_RD()                                 ((M_CMIF_RSC_CTRL_RD() & CMIF_RSC_CTRL_C2_RSC_BIT_MASK) >> CMIF_RSC_CTRL_C2_RSC_BIT_LSB)

#define CMIF_RSC_CTRL_C1_RSC_BIT_LSB                                  (8)
#define CMIF_RSC_CTRL_C1_RSC_BIT_WIDTH                                (1)
#define CMIF_RSC_CTRL_C1_RSC_BIT_MASK                                 ((UINT32) (((1<<CMIF_RSC_CTRL_C1_RSC_BIT_WIDTH)-1) << CMIF_RSC_CTRL_C1_RSC_BIT_LSB) )
#define CMIF_RSC_CTRL_C1_RSC_FLD_WR(reg, val)                         (reg |= (val) << CMIF_RSC_CTRL_C1_RSC_BIT_LSB)
#define CMIF_RSC_CTRL_C1_RSC_FLD_RD()                                 ((M_CMIF_RSC_CTRL_RD() & CMIF_RSC_CTRL_C1_RSC_BIT_MASK) >> CMIF_RSC_CTRL_C1_RSC_BIT_LSB)

#define CMIF_RSC_CTRL_C0_RSC_BIT_LSB                                  (0)
#define CMIF_RSC_CTRL_C0_RSC_BIT_WIDTH                                (1)
#define CMIF_RSC_CTRL_C0_RSC_BIT_MASK                                 ((UINT32) (((1<<CMIF_RSC_CTRL_C0_RSC_BIT_WIDTH)-1) << CMIF_RSC_CTRL_C0_RSC_BIT_LSB) )
#define CMIF_RSC_CTRL_C0_RSC_FLD_WR(reg, val)                         (reg |= (val) << CMIF_RSC_CTRL_C0_RSC_BIT_LSB)
#define CMIF_RSC_CTRL_C0_RSC_FLD_RD()                                 ((M_CMIF_RSC_CTRL_RD() & CMIF_RSC_CTRL_C0_RSC_BIT_MASK) >> CMIF_RSC_CTRL_C0_RSC_BIT_LSB)

#define CMIF_RSC_FDPCH_FRM_C_SLT14_BIT_LSB                            (14)
#define CMIF_RSC_FDPCH_FRM_C_SLT14_BIT_WIDTH                          (1)
#define CMIF_RSC_FDPCH_FRM_C_SLT14_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_FDPCH_FRM_C_SLT14_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_FRM_C_SLT14_BIT_LSB) )
#define CMIF_RSC_FDPCH_FRM_C_SLT14_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_FDPCH_FRM_C_SLT14_BIT_LSB)
#define CMIF_RSC_FDPCH_FRM_C_SLT14_FLD_RD(i)                          ((M_CMIF_RSC_FDPCH_FRM_C_RD(i) & CMIF_RSC_FDPCH_FRM_C_SLT14_BIT_MASK) >> CMIF_RSC_FDPCH_FRM_C_SLT14_BIT_LSB)

#define CMIF_RSC_FDPCH_FRM_C_SLT13_BIT_LSB                            (13)
#define CMIF_RSC_FDPCH_FRM_C_SLT13_BIT_WIDTH                          (1)
#define CMIF_RSC_FDPCH_FRM_C_SLT13_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_FDPCH_FRM_C_SLT13_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_FRM_C_SLT13_BIT_LSB) )
#define CMIF_RSC_FDPCH_FRM_C_SLT13_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_FDPCH_FRM_C_SLT13_BIT_LSB)
#define CMIF_RSC_FDPCH_FRM_C_SLT13_FLD_RD(i)                          ((M_CMIF_RSC_FDPCH_FRM_C_RD(i) & CMIF_RSC_FDPCH_FRM_C_SLT13_BIT_MASK) >> CMIF_RSC_FDPCH_FRM_C_SLT13_BIT_LSB)

#define CMIF_RSC_FDPCH_FRM_C_SLT12_BIT_LSB                            (12)
#define CMIF_RSC_FDPCH_FRM_C_SLT12_BIT_WIDTH                          (1)
#define CMIF_RSC_FDPCH_FRM_C_SLT12_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_FDPCH_FRM_C_SLT12_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_FRM_C_SLT12_BIT_LSB) )
#define CMIF_RSC_FDPCH_FRM_C_SLT12_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_FDPCH_FRM_C_SLT12_BIT_LSB)
#define CMIF_RSC_FDPCH_FRM_C_SLT12_FLD_RD(i)                          ((M_CMIF_RSC_FDPCH_FRM_C_RD(i) & CMIF_RSC_FDPCH_FRM_C_SLT12_BIT_MASK) >> CMIF_RSC_FDPCH_FRM_C_SLT12_BIT_LSB)

#define CMIF_RSC_FDPCH_FRM_C_SLT11_BIT_LSB                            (11)
#define CMIF_RSC_FDPCH_FRM_C_SLT11_BIT_WIDTH                          (1)
#define CMIF_RSC_FDPCH_FRM_C_SLT11_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_FDPCH_FRM_C_SLT11_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_FRM_C_SLT11_BIT_LSB) )
#define CMIF_RSC_FDPCH_FRM_C_SLT11_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_FDPCH_FRM_C_SLT11_BIT_LSB)
#define CMIF_RSC_FDPCH_FRM_C_SLT11_FLD_RD(i)                          ((M_CMIF_RSC_FDPCH_FRM_C_RD(i) & CMIF_RSC_FDPCH_FRM_C_SLT11_BIT_MASK) >> CMIF_RSC_FDPCH_FRM_C_SLT11_BIT_LSB)

#define CMIF_RSC_FDPCH_FRM_C_SLT10_BIT_LSB                            (10)
#define CMIF_RSC_FDPCH_FRM_C_SLT10_BIT_WIDTH                          (1)
#define CMIF_RSC_FDPCH_FRM_C_SLT10_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_FDPCH_FRM_C_SLT10_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_FRM_C_SLT10_BIT_LSB) )
#define CMIF_RSC_FDPCH_FRM_C_SLT10_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_FDPCH_FRM_C_SLT10_BIT_LSB)
#define CMIF_RSC_FDPCH_FRM_C_SLT10_FLD_RD(i)                          ((M_CMIF_RSC_FDPCH_FRM_C_RD(i) & CMIF_RSC_FDPCH_FRM_C_SLT10_BIT_MASK) >> CMIF_RSC_FDPCH_FRM_C_SLT10_BIT_LSB)

#define CMIF_RSC_FDPCH_FRM_C_SLT9_BIT_LSB                             (9)
#define CMIF_RSC_FDPCH_FRM_C_SLT9_BIT_WIDTH                           (1)
#define CMIF_RSC_FDPCH_FRM_C_SLT9_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_FDPCH_FRM_C_SLT9_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_FRM_C_SLT9_BIT_LSB) )
#define CMIF_RSC_FDPCH_FRM_C_SLT9_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_FDPCH_FRM_C_SLT9_BIT_LSB)
#define CMIF_RSC_FDPCH_FRM_C_SLT9_FLD_RD(i)                           ((M_CMIF_RSC_FDPCH_FRM_C_RD(i) & CMIF_RSC_FDPCH_FRM_C_SLT9_BIT_MASK) >> CMIF_RSC_FDPCH_FRM_C_SLT9_BIT_LSB)

#define CMIF_RSC_FDPCH_FRM_C_SLT8_BIT_LSB                             (8)
#define CMIF_RSC_FDPCH_FRM_C_SLT8_BIT_WIDTH                           (1)
#define CMIF_RSC_FDPCH_FRM_C_SLT8_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_FDPCH_FRM_C_SLT8_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_FRM_C_SLT8_BIT_LSB) )
#define CMIF_RSC_FDPCH_FRM_C_SLT8_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_FDPCH_FRM_C_SLT8_BIT_LSB)
#define CMIF_RSC_FDPCH_FRM_C_SLT8_FLD_RD(i)                           ((M_CMIF_RSC_FDPCH_FRM_C_RD(i) & CMIF_RSC_FDPCH_FRM_C_SLT8_BIT_MASK) >> CMIF_RSC_FDPCH_FRM_C_SLT8_BIT_LSB)

#define CMIF_RSC_FDPCH_FRM_C_SLT7_BIT_LSB                             (7)
#define CMIF_RSC_FDPCH_FRM_C_SLT7_BIT_WIDTH                           (1)
#define CMIF_RSC_FDPCH_FRM_C_SLT7_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_FDPCH_FRM_C_SLT7_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_FRM_C_SLT7_BIT_LSB) )
#define CMIF_RSC_FDPCH_FRM_C_SLT7_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_FDPCH_FRM_C_SLT7_BIT_LSB)
#define CMIF_RSC_FDPCH_FRM_C_SLT7_FLD_RD(i)                           ((M_CMIF_RSC_FDPCH_FRM_C_RD(i) & CMIF_RSC_FDPCH_FRM_C_SLT7_BIT_MASK) >> CMIF_RSC_FDPCH_FRM_C_SLT7_BIT_LSB)

#define CMIF_RSC_FDPCH_FRM_C_SLT6_BIT_LSB                             (6)
#define CMIF_RSC_FDPCH_FRM_C_SLT6_BIT_WIDTH                           (1)
#define CMIF_RSC_FDPCH_FRM_C_SLT6_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_FDPCH_FRM_C_SLT6_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_FRM_C_SLT6_BIT_LSB) )
#define CMIF_RSC_FDPCH_FRM_C_SLT6_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_FDPCH_FRM_C_SLT6_BIT_LSB)
#define CMIF_RSC_FDPCH_FRM_C_SLT6_FLD_RD(i)                           ((M_CMIF_RSC_FDPCH_FRM_C_RD(i) & CMIF_RSC_FDPCH_FRM_C_SLT6_BIT_MASK) >> CMIF_RSC_FDPCH_FRM_C_SLT6_BIT_LSB)

#define CMIF_RSC_FDPCH_FRM_C_SLT5_BIT_LSB                             (5)
#define CMIF_RSC_FDPCH_FRM_C_SLT5_BIT_WIDTH                           (1)
#define CMIF_RSC_FDPCH_FRM_C_SLT5_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_FDPCH_FRM_C_SLT5_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_FRM_C_SLT5_BIT_LSB) )
#define CMIF_RSC_FDPCH_FRM_C_SLT5_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_FDPCH_FRM_C_SLT5_BIT_LSB)
#define CMIF_RSC_FDPCH_FRM_C_SLT5_FLD_RD(i)                           ((M_CMIF_RSC_FDPCH_FRM_C_RD(i) & CMIF_RSC_FDPCH_FRM_C_SLT5_BIT_MASK) >> CMIF_RSC_FDPCH_FRM_C_SLT5_BIT_LSB)

#define CMIF_RSC_FDPCH_FRM_C_SLT4_BIT_LSB                             (4)
#define CMIF_RSC_FDPCH_FRM_C_SLT4_BIT_WIDTH                           (1)
#define CMIF_RSC_FDPCH_FRM_C_SLT4_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_FDPCH_FRM_C_SLT4_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_FRM_C_SLT4_BIT_LSB) )
#define CMIF_RSC_FDPCH_FRM_C_SLT4_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_FDPCH_FRM_C_SLT4_BIT_LSB)
#define CMIF_RSC_FDPCH_FRM_C_SLT4_FLD_RD(i)                           ((M_CMIF_RSC_FDPCH_FRM_C_RD(i) & CMIF_RSC_FDPCH_FRM_C_SLT4_BIT_MASK) >> CMIF_RSC_FDPCH_FRM_C_SLT4_BIT_LSB)

#define CMIF_RSC_FDPCH_FRM_C_SLT3_BIT_LSB                             (3)
#define CMIF_RSC_FDPCH_FRM_C_SLT3_BIT_WIDTH                           (1)
#define CMIF_RSC_FDPCH_FRM_C_SLT3_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_FDPCH_FRM_C_SLT3_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_FRM_C_SLT3_BIT_LSB) )
#define CMIF_RSC_FDPCH_FRM_C_SLT3_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_FDPCH_FRM_C_SLT3_BIT_LSB)
#define CMIF_RSC_FDPCH_FRM_C_SLT3_FLD_RD(i)                           ((M_CMIF_RSC_FDPCH_FRM_C_RD(i) & CMIF_RSC_FDPCH_FRM_C_SLT3_BIT_MASK) >> CMIF_RSC_FDPCH_FRM_C_SLT3_BIT_LSB)

#define CMIF_RSC_FDPCH_FRM_C_SLT2_BIT_LSB                             (2)
#define CMIF_RSC_FDPCH_FRM_C_SLT2_BIT_WIDTH                           (1)
#define CMIF_RSC_FDPCH_FRM_C_SLT2_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_FDPCH_FRM_C_SLT2_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_FRM_C_SLT2_BIT_LSB) )
#define CMIF_RSC_FDPCH_FRM_C_SLT2_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_FDPCH_FRM_C_SLT2_BIT_LSB)
#define CMIF_RSC_FDPCH_FRM_C_SLT2_FLD_RD(i)                           ((M_CMIF_RSC_FDPCH_FRM_C_RD(i) & CMIF_RSC_FDPCH_FRM_C_SLT2_BIT_MASK) >> CMIF_RSC_FDPCH_FRM_C_SLT2_BIT_LSB)

#define CMIF_RSC_FDPCH_FRM_C_SLT1_BIT_LSB                             (1)
#define CMIF_RSC_FDPCH_FRM_C_SLT1_BIT_WIDTH                           (1)
#define CMIF_RSC_FDPCH_FRM_C_SLT1_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_FDPCH_FRM_C_SLT1_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_FRM_C_SLT1_BIT_LSB) )
#define CMIF_RSC_FDPCH_FRM_C_SLT1_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_FDPCH_FRM_C_SLT1_BIT_LSB)
#define CMIF_RSC_FDPCH_FRM_C_SLT1_FLD_RD(i)                           ((M_CMIF_RSC_FDPCH_FRM_C_RD(i) & CMIF_RSC_FDPCH_FRM_C_SLT1_BIT_MASK) >> CMIF_RSC_FDPCH_FRM_C_SLT1_BIT_LSB)

#define CMIF_RSC_FDPCH_FRM_C_SLT0_BIT_LSB                             (0)
#define CMIF_RSC_FDPCH_FRM_C_SLT0_BIT_WIDTH                           (1)
#define CMIF_RSC_FDPCH_FRM_C_SLT0_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_FDPCH_FRM_C_SLT0_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_FRM_C_SLT0_BIT_LSB) )
#define CMIF_RSC_FDPCH_FRM_C_SLT0_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_FDPCH_FRM_C_SLT0_BIT_LSB)
#define CMIF_RSC_FDPCH_FRM_C_SLT0_FLD_RD(i)                           ((M_CMIF_RSC_FDPCH_FRM_C_RD(i) & CMIF_RSC_FDPCH_FRM_C_SLT0_BIT_MASK) >> CMIF_RSC_FDPCH_FRM_C_SLT0_BIT_LSB)

#define CMIF_RSC_FDPCH_SLTEN_C_EN14_BIT_LSB                           (14)
#define CMIF_RSC_FDPCH_SLTEN_C_EN14_BIT_WIDTH                         (1)
#define CMIF_RSC_FDPCH_SLTEN_C_EN14_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_FDPCH_SLTEN_C_EN14_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLTEN_C_EN14_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLTEN_C_EN14_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_FDPCH_SLTEN_C_EN14_BIT_LSB)
#define CMIF_RSC_FDPCH_SLTEN_C_EN14_FLD_RD(i)                         ((M_CMIF_RSC_FDPCH_SLTEN_C_RD(i) & CMIF_RSC_FDPCH_SLTEN_C_EN14_BIT_MASK) >> CMIF_RSC_FDPCH_SLTEN_C_EN14_BIT_LSB)

#define CMIF_RSC_FDPCH_SLTEN_C_EN13_BIT_LSB                           (13)
#define CMIF_RSC_FDPCH_SLTEN_C_EN13_BIT_WIDTH                         (1)
#define CMIF_RSC_FDPCH_SLTEN_C_EN13_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_FDPCH_SLTEN_C_EN13_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLTEN_C_EN13_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLTEN_C_EN13_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_FDPCH_SLTEN_C_EN13_BIT_LSB)
#define CMIF_RSC_FDPCH_SLTEN_C_EN13_FLD_RD(i)                         ((M_CMIF_RSC_FDPCH_SLTEN_C_RD(i) & CMIF_RSC_FDPCH_SLTEN_C_EN13_BIT_MASK) >> CMIF_RSC_FDPCH_SLTEN_C_EN13_BIT_LSB)

#define CMIF_RSC_FDPCH_SLTEN_C_EN12_BIT_LSB                           (12)
#define CMIF_RSC_FDPCH_SLTEN_C_EN12_BIT_WIDTH                         (1)
#define CMIF_RSC_FDPCH_SLTEN_C_EN12_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_FDPCH_SLTEN_C_EN12_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLTEN_C_EN12_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLTEN_C_EN12_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_FDPCH_SLTEN_C_EN12_BIT_LSB)
#define CMIF_RSC_FDPCH_SLTEN_C_EN12_FLD_RD(i)                         ((M_CMIF_RSC_FDPCH_SLTEN_C_RD(i) & CMIF_RSC_FDPCH_SLTEN_C_EN12_BIT_MASK) >> CMIF_RSC_FDPCH_SLTEN_C_EN12_BIT_LSB)

#define CMIF_RSC_FDPCH_SLTEN_C_EN11_BIT_LSB                           (11)
#define CMIF_RSC_FDPCH_SLTEN_C_EN11_BIT_WIDTH                         (1)
#define CMIF_RSC_FDPCH_SLTEN_C_EN11_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_FDPCH_SLTEN_C_EN11_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLTEN_C_EN11_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLTEN_C_EN11_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_FDPCH_SLTEN_C_EN11_BIT_LSB)
#define CMIF_RSC_FDPCH_SLTEN_C_EN11_FLD_RD(i)                         ((M_CMIF_RSC_FDPCH_SLTEN_C_RD(i) & CMIF_RSC_FDPCH_SLTEN_C_EN11_BIT_MASK) >> CMIF_RSC_FDPCH_SLTEN_C_EN11_BIT_LSB)

#define CMIF_RSC_FDPCH_SLTEN_C_EN10_BIT_LSB                           (10)
#define CMIF_RSC_FDPCH_SLTEN_C_EN10_BIT_WIDTH                         (1)
#define CMIF_RSC_FDPCH_SLTEN_C_EN10_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_FDPCH_SLTEN_C_EN10_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLTEN_C_EN10_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLTEN_C_EN10_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_FDPCH_SLTEN_C_EN10_BIT_LSB)
#define CMIF_RSC_FDPCH_SLTEN_C_EN10_FLD_RD(i)                         ((M_CMIF_RSC_FDPCH_SLTEN_C_RD(i) & CMIF_RSC_FDPCH_SLTEN_C_EN10_BIT_MASK) >> CMIF_RSC_FDPCH_SLTEN_C_EN10_BIT_LSB)

#define CMIF_RSC_FDPCH_SLTEN_C_EN9_BIT_LSB                            (9)
#define CMIF_RSC_FDPCH_SLTEN_C_EN9_BIT_WIDTH                          (1)
#define CMIF_RSC_FDPCH_SLTEN_C_EN9_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_FDPCH_SLTEN_C_EN9_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLTEN_C_EN9_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLTEN_C_EN9_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_FDPCH_SLTEN_C_EN9_BIT_LSB)
#define CMIF_RSC_FDPCH_SLTEN_C_EN9_FLD_RD(i)                          ((M_CMIF_RSC_FDPCH_SLTEN_C_RD(i) & CMIF_RSC_FDPCH_SLTEN_C_EN9_BIT_MASK) >> CMIF_RSC_FDPCH_SLTEN_C_EN9_BIT_LSB)

#define CMIF_RSC_FDPCH_SLTEN_C_EN8_BIT_LSB                            (8)
#define CMIF_RSC_FDPCH_SLTEN_C_EN8_BIT_WIDTH                          (1)
#define CMIF_RSC_FDPCH_SLTEN_C_EN8_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_FDPCH_SLTEN_C_EN8_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLTEN_C_EN8_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLTEN_C_EN8_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_FDPCH_SLTEN_C_EN8_BIT_LSB)
#define CMIF_RSC_FDPCH_SLTEN_C_EN8_FLD_RD(i)                          ((M_CMIF_RSC_FDPCH_SLTEN_C_RD(i) & CMIF_RSC_FDPCH_SLTEN_C_EN8_BIT_MASK) >> CMIF_RSC_FDPCH_SLTEN_C_EN8_BIT_LSB)

#define CMIF_RSC_FDPCH_SLTEN_C_EN7_BIT_LSB                            (7)
#define CMIF_RSC_FDPCH_SLTEN_C_EN7_BIT_WIDTH                          (1)
#define CMIF_RSC_FDPCH_SLTEN_C_EN7_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_FDPCH_SLTEN_C_EN7_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLTEN_C_EN7_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLTEN_C_EN7_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_FDPCH_SLTEN_C_EN7_BIT_LSB)
#define CMIF_RSC_FDPCH_SLTEN_C_EN7_FLD_RD(i)                          ((M_CMIF_RSC_FDPCH_SLTEN_C_RD(i) & CMIF_RSC_FDPCH_SLTEN_C_EN7_BIT_MASK) >> CMIF_RSC_FDPCH_SLTEN_C_EN7_BIT_LSB)

#define CMIF_RSC_FDPCH_SLTEN_C_EN6_BIT_LSB                            (6)
#define CMIF_RSC_FDPCH_SLTEN_C_EN6_BIT_WIDTH                          (1)
#define CMIF_RSC_FDPCH_SLTEN_C_EN6_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_FDPCH_SLTEN_C_EN6_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLTEN_C_EN6_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLTEN_C_EN6_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_FDPCH_SLTEN_C_EN6_BIT_LSB)
#define CMIF_RSC_FDPCH_SLTEN_C_EN6_FLD_RD(i)                          ((M_CMIF_RSC_FDPCH_SLTEN_C_RD(i) & CMIF_RSC_FDPCH_SLTEN_C_EN6_BIT_MASK) >> CMIF_RSC_FDPCH_SLTEN_C_EN6_BIT_LSB)

#define CMIF_RSC_FDPCH_SLTEN_C_EN5_BIT_LSB                            (5)
#define CMIF_RSC_FDPCH_SLTEN_C_EN5_BIT_WIDTH                          (1)
#define CMIF_RSC_FDPCH_SLTEN_C_EN5_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_FDPCH_SLTEN_C_EN5_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLTEN_C_EN5_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLTEN_C_EN5_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_FDPCH_SLTEN_C_EN5_BIT_LSB)
#define CMIF_RSC_FDPCH_SLTEN_C_EN5_FLD_RD(i)                          ((M_CMIF_RSC_FDPCH_SLTEN_C_RD(i) & CMIF_RSC_FDPCH_SLTEN_C_EN5_BIT_MASK) >> CMIF_RSC_FDPCH_SLTEN_C_EN5_BIT_LSB)

#define CMIF_RSC_FDPCH_SLTEN_C_EN4_BIT_LSB                            (4)
#define CMIF_RSC_FDPCH_SLTEN_C_EN4_BIT_WIDTH                          (1)
#define CMIF_RSC_FDPCH_SLTEN_C_EN4_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_FDPCH_SLTEN_C_EN4_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLTEN_C_EN4_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLTEN_C_EN4_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_FDPCH_SLTEN_C_EN4_BIT_LSB)
#define CMIF_RSC_FDPCH_SLTEN_C_EN4_FLD_RD(i)                          ((M_CMIF_RSC_FDPCH_SLTEN_C_RD(i) & CMIF_RSC_FDPCH_SLTEN_C_EN4_BIT_MASK) >> CMIF_RSC_FDPCH_SLTEN_C_EN4_BIT_LSB)

#define CMIF_RSC_FDPCH_SLTEN_C_EN3_BIT_LSB                            (3)
#define CMIF_RSC_FDPCH_SLTEN_C_EN3_BIT_WIDTH                          (1)
#define CMIF_RSC_FDPCH_SLTEN_C_EN3_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_FDPCH_SLTEN_C_EN3_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLTEN_C_EN3_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLTEN_C_EN3_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_FDPCH_SLTEN_C_EN3_BIT_LSB)
#define CMIF_RSC_FDPCH_SLTEN_C_EN3_FLD_RD(i)                          ((M_CMIF_RSC_FDPCH_SLTEN_C_RD(i) & CMIF_RSC_FDPCH_SLTEN_C_EN3_BIT_MASK) >> CMIF_RSC_FDPCH_SLTEN_C_EN3_BIT_LSB)

#define CMIF_RSC_FDPCH_SLTEN_C_EN2_BIT_LSB                            (2)
#define CMIF_RSC_FDPCH_SLTEN_C_EN2_BIT_WIDTH                          (1)
#define CMIF_RSC_FDPCH_SLTEN_C_EN2_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_FDPCH_SLTEN_C_EN2_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLTEN_C_EN2_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLTEN_C_EN2_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_FDPCH_SLTEN_C_EN2_BIT_LSB)
#define CMIF_RSC_FDPCH_SLTEN_C_EN2_FLD_RD(i)                          ((M_CMIF_RSC_FDPCH_SLTEN_C_RD(i) & CMIF_RSC_FDPCH_SLTEN_C_EN2_BIT_MASK) >> CMIF_RSC_FDPCH_SLTEN_C_EN2_BIT_LSB)

#define CMIF_RSC_FDPCH_SLTEN_C_EN1_BIT_LSB                            (1)
#define CMIF_RSC_FDPCH_SLTEN_C_EN1_BIT_WIDTH                          (1)
#define CMIF_RSC_FDPCH_SLTEN_C_EN1_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_FDPCH_SLTEN_C_EN1_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLTEN_C_EN1_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLTEN_C_EN1_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_FDPCH_SLTEN_C_EN1_BIT_LSB)
#define CMIF_RSC_FDPCH_SLTEN_C_EN1_FLD_RD(i)                          ((M_CMIF_RSC_FDPCH_SLTEN_C_RD(i) & CMIF_RSC_FDPCH_SLTEN_C_EN1_BIT_MASK) >> CMIF_RSC_FDPCH_SLTEN_C_EN1_BIT_LSB)

#define CMIF_RSC_FDPCH_SLTEN_C_EN0_BIT_LSB                            (0)
#define CMIF_RSC_FDPCH_SLTEN_C_EN0_BIT_WIDTH                          (1)
#define CMIF_RSC_FDPCH_SLTEN_C_EN0_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_FDPCH_SLTEN_C_EN0_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLTEN_C_EN0_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLTEN_C_EN0_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_FDPCH_SLTEN_C_EN0_BIT_LSB)
#define CMIF_RSC_FDPCH_SLTEN_C_EN0_FLD_RD(i)                          ((M_CMIF_RSC_FDPCH_SLTEN_C_RD(i) & CMIF_RSC_FDPCH_SLTEN_C_EN0_BIT_MASK) >> CMIF_RSC_FDPCH_SLTEN_C_EN0_BIT_LSB)

#define CMIF_RSC_FDPCH_SLT_C_SLT14_BIT_LSB                            (14)
#define CMIF_RSC_FDPCH_SLT_C_SLT14_BIT_WIDTH                          (1)
#define CMIF_RSC_FDPCH_SLT_C_SLT14_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_FDPCH_SLT_C_SLT14_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLT_C_SLT14_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLT_C_SLT14_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_FDPCH_SLT_C_SLT14_BIT_LSB)
#define CMIF_RSC_FDPCH_SLT_C_SLT14_FLD_RD(i)                          ((M_CMIF_RSC_FDPCH_SLT_C_RD(i) & CMIF_RSC_FDPCH_SLT_C_SLT14_BIT_MASK) >> CMIF_RSC_FDPCH_SLT_C_SLT14_BIT_LSB)

#define CMIF_RSC_FDPCH_SLT_C_SLT13_BIT_LSB                            (13)
#define CMIF_RSC_FDPCH_SLT_C_SLT13_BIT_WIDTH                          (1)
#define CMIF_RSC_FDPCH_SLT_C_SLT13_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_FDPCH_SLT_C_SLT13_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLT_C_SLT13_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLT_C_SLT13_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_FDPCH_SLT_C_SLT13_BIT_LSB)
#define CMIF_RSC_FDPCH_SLT_C_SLT13_FLD_RD(i)                          ((M_CMIF_RSC_FDPCH_SLT_C_RD(i) & CMIF_RSC_FDPCH_SLT_C_SLT13_BIT_MASK) >> CMIF_RSC_FDPCH_SLT_C_SLT13_BIT_LSB)

#define CMIF_RSC_FDPCH_SLT_C_SLT12_BIT_LSB                            (12)
#define CMIF_RSC_FDPCH_SLT_C_SLT12_BIT_WIDTH                          (1)
#define CMIF_RSC_FDPCH_SLT_C_SLT12_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_FDPCH_SLT_C_SLT12_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLT_C_SLT12_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLT_C_SLT12_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_FDPCH_SLT_C_SLT12_BIT_LSB)
#define CMIF_RSC_FDPCH_SLT_C_SLT12_FLD_RD(i)                          ((M_CMIF_RSC_FDPCH_SLT_C_RD(i) & CMIF_RSC_FDPCH_SLT_C_SLT12_BIT_MASK) >> CMIF_RSC_FDPCH_SLT_C_SLT12_BIT_LSB)

#define CMIF_RSC_FDPCH_SLT_C_SLT11_BIT_LSB                            (11)
#define CMIF_RSC_FDPCH_SLT_C_SLT11_BIT_WIDTH                          (1)
#define CMIF_RSC_FDPCH_SLT_C_SLT11_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_FDPCH_SLT_C_SLT11_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLT_C_SLT11_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLT_C_SLT11_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_FDPCH_SLT_C_SLT11_BIT_LSB)
#define CMIF_RSC_FDPCH_SLT_C_SLT11_FLD_RD(i)                          ((M_CMIF_RSC_FDPCH_SLT_C_RD(i) & CMIF_RSC_FDPCH_SLT_C_SLT11_BIT_MASK) >> CMIF_RSC_FDPCH_SLT_C_SLT11_BIT_LSB)

#define CMIF_RSC_FDPCH_SLT_C_SLT10_BIT_LSB                            (10)
#define CMIF_RSC_FDPCH_SLT_C_SLT10_BIT_WIDTH                          (1)
#define CMIF_RSC_FDPCH_SLT_C_SLT10_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_FDPCH_SLT_C_SLT10_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLT_C_SLT10_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLT_C_SLT10_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_FDPCH_SLT_C_SLT10_BIT_LSB)
#define CMIF_RSC_FDPCH_SLT_C_SLT10_FLD_RD(i)                          ((M_CMIF_RSC_FDPCH_SLT_C_RD(i) & CMIF_RSC_FDPCH_SLT_C_SLT10_BIT_MASK) >> CMIF_RSC_FDPCH_SLT_C_SLT10_BIT_LSB)

#define CMIF_RSC_FDPCH_SLT_C_SLT9_BIT_LSB                             (9)
#define CMIF_RSC_FDPCH_SLT_C_SLT9_BIT_WIDTH                           (1)
#define CMIF_RSC_FDPCH_SLT_C_SLT9_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_FDPCH_SLT_C_SLT9_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLT_C_SLT9_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLT_C_SLT9_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_FDPCH_SLT_C_SLT9_BIT_LSB)
#define CMIF_RSC_FDPCH_SLT_C_SLT9_FLD_RD(i)                           ((M_CMIF_RSC_FDPCH_SLT_C_RD(i) & CMIF_RSC_FDPCH_SLT_C_SLT9_BIT_MASK) >> CMIF_RSC_FDPCH_SLT_C_SLT9_BIT_LSB)

#define CMIF_RSC_FDPCH_SLT_C_SLT8_BIT_LSB                             (8)
#define CMIF_RSC_FDPCH_SLT_C_SLT8_BIT_WIDTH                           (1)
#define CMIF_RSC_FDPCH_SLT_C_SLT8_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_FDPCH_SLT_C_SLT8_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLT_C_SLT8_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLT_C_SLT8_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_FDPCH_SLT_C_SLT8_BIT_LSB)
#define CMIF_RSC_FDPCH_SLT_C_SLT8_FLD_RD(i)                           ((M_CMIF_RSC_FDPCH_SLT_C_RD(i) & CMIF_RSC_FDPCH_SLT_C_SLT8_BIT_MASK) >> CMIF_RSC_FDPCH_SLT_C_SLT8_BIT_LSB)

#define CMIF_RSC_FDPCH_SLT_C_SLT7_BIT_LSB                             (7)
#define CMIF_RSC_FDPCH_SLT_C_SLT7_BIT_WIDTH                           (1)
#define CMIF_RSC_FDPCH_SLT_C_SLT7_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_FDPCH_SLT_C_SLT7_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLT_C_SLT7_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLT_C_SLT7_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_FDPCH_SLT_C_SLT7_BIT_LSB)
#define CMIF_RSC_FDPCH_SLT_C_SLT7_FLD_RD(i)                           ((M_CMIF_RSC_FDPCH_SLT_C_RD(i) & CMIF_RSC_FDPCH_SLT_C_SLT7_BIT_MASK) >> CMIF_RSC_FDPCH_SLT_C_SLT7_BIT_LSB)

#define CMIF_RSC_FDPCH_SLT_C_SLT6_BIT_LSB                             (6)
#define CMIF_RSC_FDPCH_SLT_C_SLT6_BIT_WIDTH                           (1)
#define CMIF_RSC_FDPCH_SLT_C_SLT6_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_FDPCH_SLT_C_SLT6_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLT_C_SLT6_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLT_C_SLT6_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_FDPCH_SLT_C_SLT6_BIT_LSB)
#define CMIF_RSC_FDPCH_SLT_C_SLT6_FLD_RD(i)                           ((M_CMIF_RSC_FDPCH_SLT_C_RD(i) & CMIF_RSC_FDPCH_SLT_C_SLT6_BIT_MASK) >> CMIF_RSC_FDPCH_SLT_C_SLT6_BIT_LSB)

#define CMIF_RSC_FDPCH_SLT_C_SLT5_BIT_LSB                             (5)
#define CMIF_RSC_FDPCH_SLT_C_SLT5_BIT_WIDTH                           (1)
#define CMIF_RSC_FDPCH_SLT_C_SLT5_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_FDPCH_SLT_C_SLT5_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLT_C_SLT5_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLT_C_SLT5_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_FDPCH_SLT_C_SLT5_BIT_LSB)
#define CMIF_RSC_FDPCH_SLT_C_SLT5_FLD_RD(i)                           ((M_CMIF_RSC_FDPCH_SLT_C_RD(i) & CMIF_RSC_FDPCH_SLT_C_SLT5_BIT_MASK) >> CMIF_RSC_FDPCH_SLT_C_SLT5_BIT_LSB)

#define CMIF_RSC_FDPCH_SLT_C_SLT4_BIT_LSB                             (4)
#define CMIF_RSC_FDPCH_SLT_C_SLT4_BIT_WIDTH                           (1)
#define CMIF_RSC_FDPCH_SLT_C_SLT4_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_FDPCH_SLT_C_SLT4_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLT_C_SLT4_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLT_C_SLT4_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_FDPCH_SLT_C_SLT4_BIT_LSB)
#define CMIF_RSC_FDPCH_SLT_C_SLT4_FLD_RD(i)                           ((M_CMIF_RSC_FDPCH_SLT_C_RD(i) & CMIF_RSC_FDPCH_SLT_C_SLT4_BIT_MASK) >> CMIF_RSC_FDPCH_SLT_C_SLT4_BIT_LSB)

#define CMIF_RSC_FDPCH_SLT_C_SLT3_BIT_LSB                             (3)
#define CMIF_RSC_FDPCH_SLT_C_SLT3_BIT_WIDTH                           (1)
#define CMIF_RSC_FDPCH_SLT_C_SLT3_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_FDPCH_SLT_C_SLT3_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLT_C_SLT3_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLT_C_SLT3_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_FDPCH_SLT_C_SLT3_BIT_LSB)
#define CMIF_RSC_FDPCH_SLT_C_SLT3_FLD_RD(i)                           ((M_CMIF_RSC_FDPCH_SLT_C_RD(i) & CMIF_RSC_FDPCH_SLT_C_SLT3_BIT_MASK) >> CMIF_RSC_FDPCH_SLT_C_SLT3_BIT_LSB)

#define CMIF_RSC_FDPCH_SLT_C_SLT2_BIT_LSB                             (2)
#define CMIF_RSC_FDPCH_SLT_C_SLT2_BIT_WIDTH                           (1)
#define CMIF_RSC_FDPCH_SLT_C_SLT2_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_FDPCH_SLT_C_SLT2_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLT_C_SLT2_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLT_C_SLT2_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_FDPCH_SLT_C_SLT2_BIT_LSB)
#define CMIF_RSC_FDPCH_SLT_C_SLT2_FLD_RD(i)                           ((M_CMIF_RSC_FDPCH_SLT_C_RD(i) & CMIF_RSC_FDPCH_SLT_C_SLT2_BIT_MASK) >> CMIF_RSC_FDPCH_SLT_C_SLT2_BIT_LSB)

#define CMIF_RSC_FDPCH_SLT_C_SLT1_BIT_LSB                             (1)
#define CMIF_RSC_FDPCH_SLT_C_SLT1_BIT_WIDTH                           (1)
#define CMIF_RSC_FDPCH_SLT_C_SLT1_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_FDPCH_SLT_C_SLT1_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLT_C_SLT1_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLT_C_SLT1_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_FDPCH_SLT_C_SLT1_BIT_LSB)
#define CMIF_RSC_FDPCH_SLT_C_SLT1_FLD_RD(i)                           ((M_CMIF_RSC_FDPCH_SLT_C_RD(i) & CMIF_RSC_FDPCH_SLT_C_SLT1_BIT_MASK) >> CMIF_RSC_FDPCH_SLT_C_SLT1_BIT_LSB)

#define CMIF_RSC_FDPCH_SLT_C_SLT0_BIT_LSB                             (0)
#define CMIF_RSC_FDPCH_SLT_C_SLT0_BIT_WIDTH                           (1)
#define CMIF_RSC_FDPCH_SLT_C_SLT0_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_FDPCH_SLT_C_SLT0_BIT_WIDTH)-1) << CMIF_RSC_FDPCH_SLT_C_SLT0_BIT_LSB) )
#define CMIF_RSC_FDPCH_SLT_C_SLT0_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_FDPCH_SLT_C_SLT0_BIT_LSB)
#define CMIF_RSC_FDPCH_SLT_C_SLT0_FLD_RD(i)                           ((M_CMIF_RSC_FDPCH_SLT_C_RD(i) & CMIF_RSC_FDPCH_SLT_C_SLT0_BIT_MASK) >> CMIF_RSC_FDPCH_SLT_C_SLT0_BIT_LSB)

#define CMIF_RSC_HSSCCH_FRM_C_SLT14_BIT_LSB                           (14)
#define CMIF_RSC_HSSCCH_FRM_C_SLT14_BIT_WIDTH                         (1)
#define CMIF_RSC_HSSCCH_FRM_C_SLT14_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_HSSCCH_FRM_C_SLT14_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_FRM_C_SLT14_BIT_LSB) )
#define CMIF_RSC_HSSCCH_FRM_C_SLT14_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_HSSCCH_FRM_C_SLT14_BIT_LSB)
#define CMIF_RSC_HSSCCH_FRM_C_SLT14_FLD_RD(i)                         ((M_CMIF_RSC_HSSCCH_FRM_C_RD(i) & CMIF_RSC_HSSCCH_FRM_C_SLT14_BIT_MASK) >> CMIF_RSC_HSSCCH_FRM_C_SLT14_BIT_LSB)

#define CMIF_RSC_HSSCCH_FRM_C_SLT13_BIT_LSB                           (13)
#define CMIF_RSC_HSSCCH_FRM_C_SLT13_BIT_WIDTH                         (1)
#define CMIF_RSC_HSSCCH_FRM_C_SLT13_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_HSSCCH_FRM_C_SLT13_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_FRM_C_SLT13_BIT_LSB) )
#define CMIF_RSC_HSSCCH_FRM_C_SLT13_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_HSSCCH_FRM_C_SLT13_BIT_LSB)
#define CMIF_RSC_HSSCCH_FRM_C_SLT13_FLD_RD(i)                         ((M_CMIF_RSC_HSSCCH_FRM_C_RD(i) & CMIF_RSC_HSSCCH_FRM_C_SLT13_BIT_MASK) >> CMIF_RSC_HSSCCH_FRM_C_SLT13_BIT_LSB)

#define CMIF_RSC_HSSCCH_FRM_C_SLT12_BIT_LSB                           (12)
#define CMIF_RSC_HSSCCH_FRM_C_SLT12_BIT_WIDTH                         (1)
#define CMIF_RSC_HSSCCH_FRM_C_SLT12_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_HSSCCH_FRM_C_SLT12_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_FRM_C_SLT12_BIT_LSB) )
#define CMIF_RSC_HSSCCH_FRM_C_SLT12_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_HSSCCH_FRM_C_SLT12_BIT_LSB)
#define CMIF_RSC_HSSCCH_FRM_C_SLT12_FLD_RD(i)                         ((M_CMIF_RSC_HSSCCH_FRM_C_RD(i) & CMIF_RSC_HSSCCH_FRM_C_SLT12_BIT_MASK) >> CMIF_RSC_HSSCCH_FRM_C_SLT12_BIT_LSB)

#define CMIF_RSC_HSSCCH_FRM_C_SLT11_BIT_LSB                           (11)
#define CMIF_RSC_HSSCCH_FRM_C_SLT11_BIT_WIDTH                         (1)
#define CMIF_RSC_HSSCCH_FRM_C_SLT11_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_HSSCCH_FRM_C_SLT11_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_FRM_C_SLT11_BIT_LSB) )
#define CMIF_RSC_HSSCCH_FRM_C_SLT11_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_HSSCCH_FRM_C_SLT11_BIT_LSB)
#define CMIF_RSC_HSSCCH_FRM_C_SLT11_FLD_RD(i)                         ((M_CMIF_RSC_HSSCCH_FRM_C_RD(i) & CMIF_RSC_HSSCCH_FRM_C_SLT11_BIT_MASK) >> CMIF_RSC_HSSCCH_FRM_C_SLT11_BIT_LSB)

#define CMIF_RSC_HSSCCH_FRM_C_SLT10_BIT_LSB                           (10)
#define CMIF_RSC_HSSCCH_FRM_C_SLT10_BIT_WIDTH                         (1)
#define CMIF_RSC_HSSCCH_FRM_C_SLT10_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_HSSCCH_FRM_C_SLT10_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_FRM_C_SLT10_BIT_LSB) )
#define CMIF_RSC_HSSCCH_FRM_C_SLT10_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_HSSCCH_FRM_C_SLT10_BIT_LSB)
#define CMIF_RSC_HSSCCH_FRM_C_SLT10_FLD_RD(i)                         ((M_CMIF_RSC_HSSCCH_FRM_C_RD(i) & CMIF_RSC_HSSCCH_FRM_C_SLT10_BIT_MASK) >> CMIF_RSC_HSSCCH_FRM_C_SLT10_BIT_LSB)

#define CMIF_RSC_HSSCCH_FRM_C_SLT9_BIT_LSB                            (9)
#define CMIF_RSC_HSSCCH_FRM_C_SLT9_BIT_WIDTH                          (1)
#define CMIF_RSC_HSSCCH_FRM_C_SLT9_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_HSSCCH_FRM_C_SLT9_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_FRM_C_SLT9_BIT_LSB) )
#define CMIF_RSC_HSSCCH_FRM_C_SLT9_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_HSSCCH_FRM_C_SLT9_BIT_LSB)
#define CMIF_RSC_HSSCCH_FRM_C_SLT9_FLD_RD(i)                          ((M_CMIF_RSC_HSSCCH_FRM_C_RD(i) & CMIF_RSC_HSSCCH_FRM_C_SLT9_BIT_MASK) >> CMIF_RSC_HSSCCH_FRM_C_SLT9_BIT_LSB)

#define CMIF_RSC_HSSCCH_FRM_C_SLT8_BIT_LSB                            (8)
#define CMIF_RSC_HSSCCH_FRM_C_SLT8_BIT_WIDTH                          (1)
#define CMIF_RSC_HSSCCH_FRM_C_SLT8_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_HSSCCH_FRM_C_SLT8_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_FRM_C_SLT8_BIT_LSB) )
#define CMIF_RSC_HSSCCH_FRM_C_SLT8_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_HSSCCH_FRM_C_SLT8_BIT_LSB)
#define CMIF_RSC_HSSCCH_FRM_C_SLT8_FLD_RD(i)                          ((M_CMIF_RSC_HSSCCH_FRM_C_RD(i) & CMIF_RSC_HSSCCH_FRM_C_SLT8_BIT_MASK) >> CMIF_RSC_HSSCCH_FRM_C_SLT8_BIT_LSB)

#define CMIF_RSC_HSSCCH_FRM_C_SLT7_BIT_LSB                            (7)
#define CMIF_RSC_HSSCCH_FRM_C_SLT7_BIT_WIDTH                          (1)
#define CMIF_RSC_HSSCCH_FRM_C_SLT7_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_HSSCCH_FRM_C_SLT7_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_FRM_C_SLT7_BIT_LSB) )
#define CMIF_RSC_HSSCCH_FRM_C_SLT7_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_HSSCCH_FRM_C_SLT7_BIT_LSB)
#define CMIF_RSC_HSSCCH_FRM_C_SLT7_FLD_RD(i)                          ((M_CMIF_RSC_HSSCCH_FRM_C_RD(i) & CMIF_RSC_HSSCCH_FRM_C_SLT7_BIT_MASK) >> CMIF_RSC_HSSCCH_FRM_C_SLT7_BIT_LSB)

#define CMIF_RSC_HSSCCH_FRM_C_SLT6_BIT_LSB                            (6)
#define CMIF_RSC_HSSCCH_FRM_C_SLT6_BIT_WIDTH                          (1)
#define CMIF_RSC_HSSCCH_FRM_C_SLT6_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_HSSCCH_FRM_C_SLT6_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_FRM_C_SLT6_BIT_LSB) )
#define CMIF_RSC_HSSCCH_FRM_C_SLT6_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_HSSCCH_FRM_C_SLT6_BIT_LSB)
#define CMIF_RSC_HSSCCH_FRM_C_SLT6_FLD_RD(i)                          ((M_CMIF_RSC_HSSCCH_FRM_C_RD(i) & CMIF_RSC_HSSCCH_FRM_C_SLT6_BIT_MASK) >> CMIF_RSC_HSSCCH_FRM_C_SLT6_BIT_LSB)

#define CMIF_RSC_HSSCCH_FRM_C_SLT5_BIT_LSB                            (5)
#define CMIF_RSC_HSSCCH_FRM_C_SLT5_BIT_WIDTH                          (1)
#define CMIF_RSC_HSSCCH_FRM_C_SLT5_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_HSSCCH_FRM_C_SLT5_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_FRM_C_SLT5_BIT_LSB) )
#define CMIF_RSC_HSSCCH_FRM_C_SLT5_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_HSSCCH_FRM_C_SLT5_BIT_LSB)
#define CMIF_RSC_HSSCCH_FRM_C_SLT5_FLD_RD(i)                          ((M_CMIF_RSC_HSSCCH_FRM_C_RD(i) & CMIF_RSC_HSSCCH_FRM_C_SLT5_BIT_MASK) >> CMIF_RSC_HSSCCH_FRM_C_SLT5_BIT_LSB)

#define CMIF_RSC_HSSCCH_FRM_C_SLT4_BIT_LSB                            (4)
#define CMIF_RSC_HSSCCH_FRM_C_SLT4_BIT_WIDTH                          (1)
#define CMIF_RSC_HSSCCH_FRM_C_SLT4_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_HSSCCH_FRM_C_SLT4_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_FRM_C_SLT4_BIT_LSB) )
#define CMIF_RSC_HSSCCH_FRM_C_SLT4_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_HSSCCH_FRM_C_SLT4_BIT_LSB)
#define CMIF_RSC_HSSCCH_FRM_C_SLT4_FLD_RD(i)                          ((M_CMIF_RSC_HSSCCH_FRM_C_RD(i) & CMIF_RSC_HSSCCH_FRM_C_SLT4_BIT_MASK) >> CMIF_RSC_HSSCCH_FRM_C_SLT4_BIT_LSB)

#define CMIF_RSC_HSSCCH_FRM_C_SLT3_BIT_LSB                            (3)
#define CMIF_RSC_HSSCCH_FRM_C_SLT3_BIT_WIDTH                          (1)
#define CMIF_RSC_HSSCCH_FRM_C_SLT3_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_HSSCCH_FRM_C_SLT3_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_FRM_C_SLT3_BIT_LSB) )
#define CMIF_RSC_HSSCCH_FRM_C_SLT3_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_HSSCCH_FRM_C_SLT3_BIT_LSB)
#define CMIF_RSC_HSSCCH_FRM_C_SLT3_FLD_RD(i)                          ((M_CMIF_RSC_HSSCCH_FRM_C_RD(i) & CMIF_RSC_HSSCCH_FRM_C_SLT3_BIT_MASK) >> CMIF_RSC_HSSCCH_FRM_C_SLT3_BIT_LSB)

#define CMIF_RSC_HSSCCH_FRM_C_SLT2_BIT_LSB                            (2)
#define CMIF_RSC_HSSCCH_FRM_C_SLT2_BIT_WIDTH                          (1)
#define CMIF_RSC_HSSCCH_FRM_C_SLT2_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_HSSCCH_FRM_C_SLT2_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_FRM_C_SLT2_BIT_LSB) )
#define CMIF_RSC_HSSCCH_FRM_C_SLT2_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_HSSCCH_FRM_C_SLT2_BIT_LSB)
#define CMIF_RSC_HSSCCH_FRM_C_SLT2_FLD_RD(i)                          ((M_CMIF_RSC_HSSCCH_FRM_C_RD(i) & CMIF_RSC_HSSCCH_FRM_C_SLT2_BIT_MASK) >> CMIF_RSC_HSSCCH_FRM_C_SLT2_BIT_LSB)

#define CMIF_RSC_HSSCCH_FRM_C_SLT1_BIT_LSB                            (1)
#define CMIF_RSC_HSSCCH_FRM_C_SLT1_BIT_WIDTH                          (1)
#define CMIF_RSC_HSSCCH_FRM_C_SLT1_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_HSSCCH_FRM_C_SLT1_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_FRM_C_SLT1_BIT_LSB) )
#define CMIF_RSC_HSSCCH_FRM_C_SLT1_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_HSSCCH_FRM_C_SLT1_BIT_LSB)
#define CMIF_RSC_HSSCCH_FRM_C_SLT1_FLD_RD(i)                          ((M_CMIF_RSC_HSSCCH_FRM_C_RD(i) & CMIF_RSC_HSSCCH_FRM_C_SLT1_BIT_MASK) >> CMIF_RSC_HSSCCH_FRM_C_SLT1_BIT_LSB)

#define CMIF_RSC_HSSCCH_FRM_C_SLT0_BIT_LSB                            (0)
#define CMIF_RSC_HSSCCH_FRM_C_SLT0_BIT_WIDTH                          (1)
#define CMIF_RSC_HSSCCH_FRM_C_SLT0_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_HSSCCH_FRM_C_SLT0_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_FRM_C_SLT0_BIT_LSB) )
#define CMIF_RSC_HSSCCH_FRM_C_SLT0_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_HSSCCH_FRM_C_SLT0_BIT_LSB)
#define CMIF_RSC_HSSCCH_FRM_C_SLT0_FLD_RD(i)                          ((M_CMIF_RSC_HSSCCH_FRM_C_RD(i) & CMIF_RSC_HSSCCH_FRM_C_SLT0_BIT_MASK) >> CMIF_RSC_HSSCCH_FRM_C_SLT0_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLTEN_C_EN14_BIT_LSB                          (14)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN14_BIT_WIDTH                        (1)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN14_BIT_MASK                         ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLTEN_C_EN14_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLTEN_C_EN14_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLTEN_C_EN14_FLD_WR(reg, val)                 (reg |= (val) << CMIF_RSC_HSSCCH_SLTEN_C_EN14_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN14_FLD_RD(i)                        ((M_CMIF_RSC_HSSCCH_SLTEN_C_RD(i) & CMIF_RSC_HSSCCH_SLTEN_C_EN14_BIT_MASK) >> CMIF_RSC_HSSCCH_SLTEN_C_EN14_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLTEN_C_EN13_BIT_LSB                          (13)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN13_BIT_WIDTH                        (1)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN13_BIT_MASK                         ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLTEN_C_EN13_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLTEN_C_EN13_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLTEN_C_EN13_FLD_WR(reg, val)                 (reg |= (val) << CMIF_RSC_HSSCCH_SLTEN_C_EN13_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN13_FLD_RD(i)                        ((M_CMIF_RSC_HSSCCH_SLTEN_C_RD(i) & CMIF_RSC_HSSCCH_SLTEN_C_EN13_BIT_MASK) >> CMIF_RSC_HSSCCH_SLTEN_C_EN13_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLTEN_C_EN12_BIT_LSB                          (12)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN12_BIT_WIDTH                        (1)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN12_BIT_MASK                         ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLTEN_C_EN12_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLTEN_C_EN12_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLTEN_C_EN12_FLD_WR(reg, val)                 (reg |= (val) << CMIF_RSC_HSSCCH_SLTEN_C_EN12_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN12_FLD_RD(i)                        ((M_CMIF_RSC_HSSCCH_SLTEN_C_RD(i) & CMIF_RSC_HSSCCH_SLTEN_C_EN12_BIT_MASK) >> CMIF_RSC_HSSCCH_SLTEN_C_EN12_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLTEN_C_EN11_BIT_LSB                          (11)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN11_BIT_WIDTH                        (1)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN11_BIT_MASK                         ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLTEN_C_EN11_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLTEN_C_EN11_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLTEN_C_EN11_FLD_WR(reg, val)                 (reg |= (val) << CMIF_RSC_HSSCCH_SLTEN_C_EN11_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN11_FLD_RD(i)                        ((M_CMIF_RSC_HSSCCH_SLTEN_C_RD(i) & CMIF_RSC_HSSCCH_SLTEN_C_EN11_BIT_MASK) >> CMIF_RSC_HSSCCH_SLTEN_C_EN11_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLTEN_C_EN10_BIT_LSB                          (10)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN10_BIT_WIDTH                        (1)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN10_BIT_MASK                         ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLTEN_C_EN10_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLTEN_C_EN10_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLTEN_C_EN10_FLD_WR(reg, val)                 (reg |= (val) << CMIF_RSC_HSSCCH_SLTEN_C_EN10_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN10_FLD_RD(i)                        ((M_CMIF_RSC_HSSCCH_SLTEN_C_RD(i) & CMIF_RSC_HSSCCH_SLTEN_C_EN10_BIT_MASK) >> CMIF_RSC_HSSCCH_SLTEN_C_EN10_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLTEN_C_EN9_BIT_LSB                           (9)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN9_BIT_WIDTH                         (1)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN9_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLTEN_C_EN9_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLTEN_C_EN9_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLTEN_C_EN9_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_HSSCCH_SLTEN_C_EN9_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN9_FLD_RD(i)                         ((M_CMIF_RSC_HSSCCH_SLTEN_C_RD(i) & CMIF_RSC_HSSCCH_SLTEN_C_EN9_BIT_MASK) >> CMIF_RSC_HSSCCH_SLTEN_C_EN9_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLTEN_C_EN8_BIT_LSB                           (8)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN8_BIT_WIDTH                         (1)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN8_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLTEN_C_EN8_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLTEN_C_EN8_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLTEN_C_EN8_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_HSSCCH_SLTEN_C_EN8_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN8_FLD_RD(i)                         ((M_CMIF_RSC_HSSCCH_SLTEN_C_RD(i) & CMIF_RSC_HSSCCH_SLTEN_C_EN8_BIT_MASK) >> CMIF_RSC_HSSCCH_SLTEN_C_EN8_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLTEN_C_EN7_BIT_LSB                           (7)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN7_BIT_WIDTH                         (1)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN7_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLTEN_C_EN7_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLTEN_C_EN7_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLTEN_C_EN7_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_HSSCCH_SLTEN_C_EN7_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN7_FLD_RD(i)                         ((M_CMIF_RSC_HSSCCH_SLTEN_C_RD(i) & CMIF_RSC_HSSCCH_SLTEN_C_EN7_BIT_MASK) >> CMIF_RSC_HSSCCH_SLTEN_C_EN7_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLTEN_C_EN6_BIT_LSB                           (6)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN6_BIT_WIDTH                         (1)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN6_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLTEN_C_EN6_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLTEN_C_EN6_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLTEN_C_EN6_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_HSSCCH_SLTEN_C_EN6_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN6_FLD_RD(i)                         ((M_CMIF_RSC_HSSCCH_SLTEN_C_RD(i) & CMIF_RSC_HSSCCH_SLTEN_C_EN6_BIT_MASK) >> CMIF_RSC_HSSCCH_SLTEN_C_EN6_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLTEN_C_EN5_BIT_LSB                           (5)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN5_BIT_WIDTH                         (1)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN5_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLTEN_C_EN5_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLTEN_C_EN5_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLTEN_C_EN5_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_HSSCCH_SLTEN_C_EN5_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN5_FLD_RD(i)                         ((M_CMIF_RSC_HSSCCH_SLTEN_C_RD(i) & CMIF_RSC_HSSCCH_SLTEN_C_EN5_BIT_MASK) >> CMIF_RSC_HSSCCH_SLTEN_C_EN5_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLTEN_C_EN4_BIT_LSB                           (4)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN4_BIT_WIDTH                         (1)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN4_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLTEN_C_EN4_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLTEN_C_EN4_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLTEN_C_EN4_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_HSSCCH_SLTEN_C_EN4_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN4_FLD_RD(i)                         ((M_CMIF_RSC_HSSCCH_SLTEN_C_RD(i) & CMIF_RSC_HSSCCH_SLTEN_C_EN4_BIT_MASK) >> CMIF_RSC_HSSCCH_SLTEN_C_EN4_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLTEN_C_EN3_BIT_LSB                           (3)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN3_BIT_WIDTH                         (1)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN3_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLTEN_C_EN3_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLTEN_C_EN3_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLTEN_C_EN3_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_HSSCCH_SLTEN_C_EN3_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN3_FLD_RD(i)                         ((M_CMIF_RSC_HSSCCH_SLTEN_C_RD(i) & CMIF_RSC_HSSCCH_SLTEN_C_EN3_BIT_MASK) >> CMIF_RSC_HSSCCH_SLTEN_C_EN3_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLTEN_C_EN2_BIT_LSB                           (2)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN2_BIT_WIDTH                         (1)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN2_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLTEN_C_EN2_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLTEN_C_EN2_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLTEN_C_EN2_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_HSSCCH_SLTEN_C_EN2_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN2_FLD_RD(i)                         ((M_CMIF_RSC_HSSCCH_SLTEN_C_RD(i) & CMIF_RSC_HSSCCH_SLTEN_C_EN2_BIT_MASK) >> CMIF_RSC_HSSCCH_SLTEN_C_EN2_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLTEN_C_EN1_BIT_LSB                           (1)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN1_BIT_WIDTH                         (1)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN1_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLTEN_C_EN1_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLTEN_C_EN1_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLTEN_C_EN1_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_HSSCCH_SLTEN_C_EN1_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN1_FLD_RD(i)                         ((M_CMIF_RSC_HSSCCH_SLTEN_C_RD(i) & CMIF_RSC_HSSCCH_SLTEN_C_EN1_BIT_MASK) >> CMIF_RSC_HSSCCH_SLTEN_C_EN1_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLTEN_C_EN0_BIT_LSB                           (0)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN0_BIT_WIDTH                         (1)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN0_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLTEN_C_EN0_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLTEN_C_EN0_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLTEN_C_EN0_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_HSSCCH_SLTEN_C_EN0_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLTEN_C_EN0_FLD_RD(i)                         ((M_CMIF_RSC_HSSCCH_SLTEN_C_RD(i) & CMIF_RSC_HSSCCH_SLTEN_C_EN0_BIT_MASK) >> CMIF_RSC_HSSCCH_SLTEN_C_EN0_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLT_C_SLT14_BIT_LSB                           (14)
#define CMIF_RSC_HSSCCH_SLT_C_SLT14_BIT_WIDTH                         (1)
#define CMIF_RSC_HSSCCH_SLT_C_SLT14_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLT_C_SLT14_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLT_C_SLT14_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLT_C_SLT14_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_HSSCCH_SLT_C_SLT14_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLT_C_SLT14_FLD_RD(i)                         ((M_CMIF_RSC_HSSCCH_SLT_C_RD(i) & CMIF_RSC_HSSCCH_SLT_C_SLT14_BIT_MASK) >> CMIF_RSC_HSSCCH_SLT_C_SLT14_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLT_C_SLT13_BIT_LSB                           (13)
#define CMIF_RSC_HSSCCH_SLT_C_SLT13_BIT_WIDTH                         (1)
#define CMIF_RSC_HSSCCH_SLT_C_SLT13_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLT_C_SLT13_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLT_C_SLT13_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLT_C_SLT13_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_HSSCCH_SLT_C_SLT13_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLT_C_SLT13_FLD_RD(i)                         ((M_CMIF_RSC_HSSCCH_SLT_C_RD(i) & CMIF_RSC_HSSCCH_SLT_C_SLT13_BIT_MASK) >> CMIF_RSC_HSSCCH_SLT_C_SLT13_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLT_C_SLT12_BIT_LSB                           (12)
#define CMIF_RSC_HSSCCH_SLT_C_SLT12_BIT_WIDTH                         (1)
#define CMIF_RSC_HSSCCH_SLT_C_SLT12_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLT_C_SLT12_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLT_C_SLT12_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLT_C_SLT12_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_HSSCCH_SLT_C_SLT12_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLT_C_SLT12_FLD_RD(i)                         ((M_CMIF_RSC_HSSCCH_SLT_C_RD(i) & CMIF_RSC_HSSCCH_SLT_C_SLT12_BIT_MASK) >> CMIF_RSC_HSSCCH_SLT_C_SLT12_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLT_C_SLT11_BIT_LSB                           (11)
#define CMIF_RSC_HSSCCH_SLT_C_SLT11_BIT_WIDTH                         (1)
#define CMIF_RSC_HSSCCH_SLT_C_SLT11_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLT_C_SLT11_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLT_C_SLT11_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLT_C_SLT11_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_HSSCCH_SLT_C_SLT11_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLT_C_SLT11_FLD_RD(i)                         ((M_CMIF_RSC_HSSCCH_SLT_C_RD(i) & CMIF_RSC_HSSCCH_SLT_C_SLT11_BIT_MASK) >> CMIF_RSC_HSSCCH_SLT_C_SLT11_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLT_C_SLT10_BIT_LSB                           (10)
#define CMIF_RSC_HSSCCH_SLT_C_SLT10_BIT_WIDTH                         (1)
#define CMIF_RSC_HSSCCH_SLT_C_SLT10_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLT_C_SLT10_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLT_C_SLT10_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLT_C_SLT10_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_HSSCCH_SLT_C_SLT10_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLT_C_SLT10_FLD_RD(i)                         ((M_CMIF_RSC_HSSCCH_SLT_C_RD(i) & CMIF_RSC_HSSCCH_SLT_C_SLT10_BIT_MASK) >> CMIF_RSC_HSSCCH_SLT_C_SLT10_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLT_C_SLT9_BIT_LSB                            (9)
#define CMIF_RSC_HSSCCH_SLT_C_SLT9_BIT_WIDTH                          (1)
#define CMIF_RSC_HSSCCH_SLT_C_SLT9_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLT_C_SLT9_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLT_C_SLT9_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLT_C_SLT9_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_HSSCCH_SLT_C_SLT9_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLT_C_SLT9_FLD_RD(i)                          ((M_CMIF_RSC_HSSCCH_SLT_C_RD(i) & CMIF_RSC_HSSCCH_SLT_C_SLT9_BIT_MASK) >> CMIF_RSC_HSSCCH_SLT_C_SLT9_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLT_C_SLT8_BIT_LSB                            (8)
#define CMIF_RSC_HSSCCH_SLT_C_SLT8_BIT_WIDTH                          (1)
#define CMIF_RSC_HSSCCH_SLT_C_SLT8_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLT_C_SLT8_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLT_C_SLT8_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLT_C_SLT8_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_HSSCCH_SLT_C_SLT8_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLT_C_SLT8_FLD_RD(i)                          ((M_CMIF_RSC_HSSCCH_SLT_C_RD(i) & CMIF_RSC_HSSCCH_SLT_C_SLT8_BIT_MASK) >> CMIF_RSC_HSSCCH_SLT_C_SLT8_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLT_C_SLT7_BIT_LSB                            (7)
#define CMIF_RSC_HSSCCH_SLT_C_SLT7_BIT_WIDTH                          (1)
#define CMIF_RSC_HSSCCH_SLT_C_SLT7_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLT_C_SLT7_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLT_C_SLT7_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLT_C_SLT7_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_HSSCCH_SLT_C_SLT7_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLT_C_SLT7_FLD_RD(i)                          ((M_CMIF_RSC_HSSCCH_SLT_C_RD(i) & CMIF_RSC_HSSCCH_SLT_C_SLT7_BIT_MASK) >> CMIF_RSC_HSSCCH_SLT_C_SLT7_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLT_C_SLT6_BIT_LSB                            (6)
#define CMIF_RSC_HSSCCH_SLT_C_SLT6_BIT_WIDTH                          (1)
#define CMIF_RSC_HSSCCH_SLT_C_SLT6_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLT_C_SLT6_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLT_C_SLT6_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLT_C_SLT6_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_HSSCCH_SLT_C_SLT6_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLT_C_SLT6_FLD_RD(i)                          ((M_CMIF_RSC_HSSCCH_SLT_C_RD(i) & CMIF_RSC_HSSCCH_SLT_C_SLT6_BIT_MASK) >> CMIF_RSC_HSSCCH_SLT_C_SLT6_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLT_C_SLT5_BIT_LSB                            (5)
#define CMIF_RSC_HSSCCH_SLT_C_SLT5_BIT_WIDTH                          (1)
#define CMIF_RSC_HSSCCH_SLT_C_SLT5_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLT_C_SLT5_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLT_C_SLT5_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLT_C_SLT5_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_HSSCCH_SLT_C_SLT5_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLT_C_SLT5_FLD_RD(i)                          ((M_CMIF_RSC_HSSCCH_SLT_C_RD(i) & CMIF_RSC_HSSCCH_SLT_C_SLT5_BIT_MASK) >> CMIF_RSC_HSSCCH_SLT_C_SLT5_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLT_C_SLT4_BIT_LSB                            (4)
#define CMIF_RSC_HSSCCH_SLT_C_SLT4_BIT_WIDTH                          (1)
#define CMIF_RSC_HSSCCH_SLT_C_SLT4_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLT_C_SLT4_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLT_C_SLT4_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLT_C_SLT4_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_HSSCCH_SLT_C_SLT4_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLT_C_SLT4_FLD_RD(i)                          ((M_CMIF_RSC_HSSCCH_SLT_C_RD(i) & CMIF_RSC_HSSCCH_SLT_C_SLT4_BIT_MASK) >> CMIF_RSC_HSSCCH_SLT_C_SLT4_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLT_C_SLT3_BIT_LSB                            (3)
#define CMIF_RSC_HSSCCH_SLT_C_SLT3_BIT_WIDTH                          (1)
#define CMIF_RSC_HSSCCH_SLT_C_SLT3_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLT_C_SLT3_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLT_C_SLT3_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLT_C_SLT3_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_HSSCCH_SLT_C_SLT3_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLT_C_SLT3_FLD_RD(i)                          ((M_CMIF_RSC_HSSCCH_SLT_C_RD(i) & CMIF_RSC_HSSCCH_SLT_C_SLT3_BIT_MASK) >> CMIF_RSC_HSSCCH_SLT_C_SLT3_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLT_C_SLT2_BIT_LSB                            (2)
#define CMIF_RSC_HSSCCH_SLT_C_SLT2_BIT_WIDTH                          (1)
#define CMIF_RSC_HSSCCH_SLT_C_SLT2_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLT_C_SLT2_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLT_C_SLT2_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLT_C_SLT2_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_HSSCCH_SLT_C_SLT2_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLT_C_SLT2_FLD_RD(i)                          ((M_CMIF_RSC_HSSCCH_SLT_C_RD(i) & CMIF_RSC_HSSCCH_SLT_C_SLT2_BIT_MASK) >> CMIF_RSC_HSSCCH_SLT_C_SLT2_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLT_C_SLT1_BIT_LSB                            (1)
#define CMIF_RSC_HSSCCH_SLT_C_SLT1_BIT_WIDTH                          (1)
#define CMIF_RSC_HSSCCH_SLT_C_SLT1_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLT_C_SLT1_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLT_C_SLT1_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLT_C_SLT1_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_HSSCCH_SLT_C_SLT1_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLT_C_SLT1_FLD_RD(i)                          ((M_CMIF_RSC_HSSCCH_SLT_C_RD(i) & CMIF_RSC_HSSCCH_SLT_C_SLT1_BIT_MASK) >> CMIF_RSC_HSSCCH_SLT_C_SLT1_BIT_LSB)

#define CMIF_RSC_HSSCCH_SLT_C_SLT0_BIT_LSB                            (0)
#define CMIF_RSC_HSSCCH_SLT_C_SLT0_BIT_WIDTH                          (1)
#define CMIF_RSC_HSSCCH_SLT_C_SLT0_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_HSSCCH_SLT_C_SLT0_BIT_WIDTH)-1) << CMIF_RSC_HSSCCH_SLT_C_SLT0_BIT_LSB) )
#define CMIF_RSC_HSSCCH_SLT_C_SLT0_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_HSSCCH_SLT_C_SLT0_BIT_LSB)
#define CMIF_RSC_HSSCCH_SLT_C_SLT0_FLD_RD(i)                          ((M_CMIF_RSC_HSSCCH_SLT_C_RD(i) & CMIF_RSC_HSSCCH_SLT_C_SLT0_BIT_MASK) >> CMIF_RSC_HSSCCH_SLT_C_SLT0_BIT_LSB)

#define CMIF_RSC_AGCH_FRM_C_SLT14_BIT_LSB                             (14)
#define CMIF_RSC_AGCH_FRM_C_SLT14_BIT_WIDTH                           (1)
#define CMIF_RSC_AGCH_FRM_C_SLT14_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_AGCH_FRM_C_SLT14_BIT_WIDTH)-1) << CMIF_RSC_AGCH_FRM_C_SLT14_BIT_LSB) )
#define CMIF_RSC_AGCH_FRM_C_SLT14_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_AGCH_FRM_C_SLT14_BIT_LSB)
#define CMIF_RSC_AGCH_FRM_C_SLT14_FLD_RD(i)                           ((M_CMIF_RSC_AGCH_FRM_C_RD(i) & CMIF_RSC_AGCH_FRM_C_SLT14_BIT_MASK) >> CMIF_RSC_AGCH_FRM_C_SLT14_BIT_LSB)

#define CMIF_RSC_AGCH_FRM_C_SLT13_BIT_LSB                             (13)
#define CMIF_RSC_AGCH_FRM_C_SLT13_BIT_WIDTH                           (1)
#define CMIF_RSC_AGCH_FRM_C_SLT13_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_AGCH_FRM_C_SLT13_BIT_WIDTH)-1) << CMIF_RSC_AGCH_FRM_C_SLT13_BIT_LSB) )
#define CMIF_RSC_AGCH_FRM_C_SLT13_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_AGCH_FRM_C_SLT13_BIT_LSB)
#define CMIF_RSC_AGCH_FRM_C_SLT13_FLD_RD(i)                           ((M_CMIF_RSC_AGCH_FRM_C_RD(i) & CMIF_RSC_AGCH_FRM_C_SLT13_BIT_MASK) >> CMIF_RSC_AGCH_FRM_C_SLT13_BIT_LSB)

#define CMIF_RSC_AGCH_FRM_C_SLT12_BIT_LSB                             (12)
#define CMIF_RSC_AGCH_FRM_C_SLT12_BIT_WIDTH                           (1)
#define CMIF_RSC_AGCH_FRM_C_SLT12_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_AGCH_FRM_C_SLT12_BIT_WIDTH)-1) << CMIF_RSC_AGCH_FRM_C_SLT12_BIT_LSB) )
#define CMIF_RSC_AGCH_FRM_C_SLT12_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_AGCH_FRM_C_SLT12_BIT_LSB)
#define CMIF_RSC_AGCH_FRM_C_SLT12_FLD_RD(i)                           ((M_CMIF_RSC_AGCH_FRM_C_RD(i) & CMIF_RSC_AGCH_FRM_C_SLT12_BIT_MASK) >> CMIF_RSC_AGCH_FRM_C_SLT12_BIT_LSB)

#define CMIF_RSC_AGCH_FRM_C_SLT11_BIT_LSB                             (11)
#define CMIF_RSC_AGCH_FRM_C_SLT11_BIT_WIDTH                           (1)
#define CMIF_RSC_AGCH_FRM_C_SLT11_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_AGCH_FRM_C_SLT11_BIT_WIDTH)-1) << CMIF_RSC_AGCH_FRM_C_SLT11_BIT_LSB) )
#define CMIF_RSC_AGCH_FRM_C_SLT11_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_AGCH_FRM_C_SLT11_BIT_LSB)
#define CMIF_RSC_AGCH_FRM_C_SLT11_FLD_RD(i)                           ((M_CMIF_RSC_AGCH_FRM_C_RD(i) & CMIF_RSC_AGCH_FRM_C_SLT11_BIT_MASK) >> CMIF_RSC_AGCH_FRM_C_SLT11_BIT_LSB)

#define CMIF_RSC_AGCH_FRM_C_SLT10_BIT_LSB                             (10)
#define CMIF_RSC_AGCH_FRM_C_SLT10_BIT_WIDTH                           (1)
#define CMIF_RSC_AGCH_FRM_C_SLT10_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_AGCH_FRM_C_SLT10_BIT_WIDTH)-1) << CMIF_RSC_AGCH_FRM_C_SLT10_BIT_LSB) )
#define CMIF_RSC_AGCH_FRM_C_SLT10_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_AGCH_FRM_C_SLT10_BIT_LSB)
#define CMIF_RSC_AGCH_FRM_C_SLT10_FLD_RD(i)                           ((M_CMIF_RSC_AGCH_FRM_C_RD(i) & CMIF_RSC_AGCH_FRM_C_SLT10_BIT_MASK) >> CMIF_RSC_AGCH_FRM_C_SLT10_BIT_LSB)

#define CMIF_RSC_AGCH_FRM_C_SLT9_BIT_LSB                              (9)
#define CMIF_RSC_AGCH_FRM_C_SLT9_BIT_WIDTH                            (1)
#define CMIF_RSC_AGCH_FRM_C_SLT9_BIT_MASK                             ((UINT32) (((1<<CMIF_RSC_AGCH_FRM_C_SLT9_BIT_WIDTH)-1) << CMIF_RSC_AGCH_FRM_C_SLT9_BIT_LSB) )
#define CMIF_RSC_AGCH_FRM_C_SLT9_FLD_WR(reg, val)                     (reg |= (val) << CMIF_RSC_AGCH_FRM_C_SLT9_BIT_LSB)
#define CMIF_RSC_AGCH_FRM_C_SLT9_FLD_RD(i)                            ((M_CMIF_RSC_AGCH_FRM_C_RD(i) & CMIF_RSC_AGCH_FRM_C_SLT9_BIT_MASK) >> CMIF_RSC_AGCH_FRM_C_SLT9_BIT_LSB)

#define CMIF_RSC_AGCH_FRM_C_SLT8_BIT_LSB                              (8)
#define CMIF_RSC_AGCH_FRM_C_SLT8_BIT_WIDTH                            (1)
#define CMIF_RSC_AGCH_FRM_C_SLT8_BIT_MASK                             ((UINT32) (((1<<CMIF_RSC_AGCH_FRM_C_SLT8_BIT_WIDTH)-1) << CMIF_RSC_AGCH_FRM_C_SLT8_BIT_LSB) )
#define CMIF_RSC_AGCH_FRM_C_SLT8_FLD_WR(reg, val)                     (reg |= (val) << CMIF_RSC_AGCH_FRM_C_SLT8_BIT_LSB)
#define CMIF_RSC_AGCH_FRM_C_SLT8_FLD_RD(i)                            ((M_CMIF_RSC_AGCH_FRM_C_RD(i) & CMIF_RSC_AGCH_FRM_C_SLT8_BIT_MASK) >> CMIF_RSC_AGCH_FRM_C_SLT8_BIT_LSB)

#define CMIF_RSC_AGCH_FRM_C_SLT7_BIT_LSB                              (7)
#define CMIF_RSC_AGCH_FRM_C_SLT7_BIT_WIDTH                            (1)
#define CMIF_RSC_AGCH_FRM_C_SLT7_BIT_MASK                             ((UINT32) (((1<<CMIF_RSC_AGCH_FRM_C_SLT7_BIT_WIDTH)-1) << CMIF_RSC_AGCH_FRM_C_SLT7_BIT_LSB) )
#define CMIF_RSC_AGCH_FRM_C_SLT7_FLD_WR(reg, val)                     (reg |= (val) << CMIF_RSC_AGCH_FRM_C_SLT7_BIT_LSB)
#define CMIF_RSC_AGCH_FRM_C_SLT7_FLD_RD(i)                            ((M_CMIF_RSC_AGCH_FRM_C_RD(i) & CMIF_RSC_AGCH_FRM_C_SLT7_BIT_MASK) >> CMIF_RSC_AGCH_FRM_C_SLT7_BIT_LSB)

#define CMIF_RSC_AGCH_FRM_C_SLT6_BIT_LSB                              (6)
#define CMIF_RSC_AGCH_FRM_C_SLT6_BIT_WIDTH                            (1)
#define CMIF_RSC_AGCH_FRM_C_SLT6_BIT_MASK                             ((UINT32) (((1<<CMIF_RSC_AGCH_FRM_C_SLT6_BIT_WIDTH)-1) << CMIF_RSC_AGCH_FRM_C_SLT6_BIT_LSB) )
#define CMIF_RSC_AGCH_FRM_C_SLT6_FLD_WR(reg, val)                     (reg |= (val) << CMIF_RSC_AGCH_FRM_C_SLT6_BIT_LSB)
#define CMIF_RSC_AGCH_FRM_C_SLT6_FLD_RD(i)                            ((M_CMIF_RSC_AGCH_FRM_C_RD(i) & CMIF_RSC_AGCH_FRM_C_SLT6_BIT_MASK) >> CMIF_RSC_AGCH_FRM_C_SLT6_BIT_LSB)

#define CMIF_RSC_AGCH_FRM_C_SLT5_BIT_LSB                              (5)
#define CMIF_RSC_AGCH_FRM_C_SLT5_BIT_WIDTH                            (1)
#define CMIF_RSC_AGCH_FRM_C_SLT5_BIT_MASK                             ((UINT32) (((1<<CMIF_RSC_AGCH_FRM_C_SLT5_BIT_WIDTH)-1) << CMIF_RSC_AGCH_FRM_C_SLT5_BIT_LSB) )
#define CMIF_RSC_AGCH_FRM_C_SLT5_FLD_WR(reg, val)                     (reg |= (val) << CMIF_RSC_AGCH_FRM_C_SLT5_BIT_LSB)
#define CMIF_RSC_AGCH_FRM_C_SLT5_FLD_RD(i)                            ((M_CMIF_RSC_AGCH_FRM_C_RD(i) & CMIF_RSC_AGCH_FRM_C_SLT5_BIT_MASK) >> CMIF_RSC_AGCH_FRM_C_SLT5_BIT_LSB)

#define CMIF_RSC_AGCH_FRM_C_SLT4_BIT_LSB                              (4)
#define CMIF_RSC_AGCH_FRM_C_SLT4_BIT_WIDTH                            (1)
#define CMIF_RSC_AGCH_FRM_C_SLT4_BIT_MASK                             ((UINT32) (((1<<CMIF_RSC_AGCH_FRM_C_SLT4_BIT_WIDTH)-1) << CMIF_RSC_AGCH_FRM_C_SLT4_BIT_LSB) )
#define CMIF_RSC_AGCH_FRM_C_SLT4_FLD_WR(reg, val)                     (reg |= (val) << CMIF_RSC_AGCH_FRM_C_SLT4_BIT_LSB)
#define CMIF_RSC_AGCH_FRM_C_SLT4_FLD_RD(i)                            ((M_CMIF_RSC_AGCH_FRM_C_RD(i) & CMIF_RSC_AGCH_FRM_C_SLT4_BIT_MASK) >> CMIF_RSC_AGCH_FRM_C_SLT4_BIT_LSB)

#define CMIF_RSC_AGCH_FRM_C_SLT3_BIT_LSB                              (3)
#define CMIF_RSC_AGCH_FRM_C_SLT3_BIT_WIDTH                            (1)
#define CMIF_RSC_AGCH_FRM_C_SLT3_BIT_MASK                             ((UINT32) (((1<<CMIF_RSC_AGCH_FRM_C_SLT3_BIT_WIDTH)-1) << CMIF_RSC_AGCH_FRM_C_SLT3_BIT_LSB) )
#define CMIF_RSC_AGCH_FRM_C_SLT3_FLD_WR(reg, val)                     (reg |= (val) << CMIF_RSC_AGCH_FRM_C_SLT3_BIT_LSB)
#define CMIF_RSC_AGCH_FRM_C_SLT3_FLD_RD(i)                            ((M_CMIF_RSC_AGCH_FRM_C_RD(i) & CMIF_RSC_AGCH_FRM_C_SLT3_BIT_MASK) >> CMIF_RSC_AGCH_FRM_C_SLT3_BIT_LSB)

#define CMIF_RSC_AGCH_FRM_C_SLT2_BIT_LSB                              (2)
#define CMIF_RSC_AGCH_FRM_C_SLT2_BIT_WIDTH                            (1)
#define CMIF_RSC_AGCH_FRM_C_SLT2_BIT_MASK                             ((UINT32) (((1<<CMIF_RSC_AGCH_FRM_C_SLT2_BIT_WIDTH)-1) << CMIF_RSC_AGCH_FRM_C_SLT2_BIT_LSB) )
#define CMIF_RSC_AGCH_FRM_C_SLT2_FLD_WR(reg, val)                     (reg |= (val) << CMIF_RSC_AGCH_FRM_C_SLT2_BIT_LSB)
#define CMIF_RSC_AGCH_FRM_C_SLT2_FLD_RD(i)                            ((M_CMIF_RSC_AGCH_FRM_C_RD(i) & CMIF_RSC_AGCH_FRM_C_SLT2_BIT_MASK) >> CMIF_RSC_AGCH_FRM_C_SLT2_BIT_LSB)

#define CMIF_RSC_AGCH_FRM_C_SLT1_BIT_LSB                              (1)
#define CMIF_RSC_AGCH_FRM_C_SLT1_BIT_WIDTH                            (1)
#define CMIF_RSC_AGCH_FRM_C_SLT1_BIT_MASK                             ((UINT32) (((1<<CMIF_RSC_AGCH_FRM_C_SLT1_BIT_WIDTH)-1) << CMIF_RSC_AGCH_FRM_C_SLT1_BIT_LSB) )
#define CMIF_RSC_AGCH_FRM_C_SLT1_FLD_WR(reg, val)                     (reg |= (val) << CMIF_RSC_AGCH_FRM_C_SLT1_BIT_LSB)
#define CMIF_RSC_AGCH_FRM_C_SLT1_FLD_RD(i)                            ((M_CMIF_RSC_AGCH_FRM_C_RD(i) & CMIF_RSC_AGCH_FRM_C_SLT1_BIT_MASK) >> CMIF_RSC_AGCH_FRM_C_SLT1_BIT_LSB)

#define CMIF_RSC_AGCH_FRM_C_SLT0_BIT_LSB                              (0)
#define CMIF_RSC_AGCH_FRM_C_SLT0_BIT_WIDTH                            (1)
#define CMIF_RSC_AGCH_FRM_C_SLT0_BIT_MASK                             ((UINT32) (((1<<CMIF_RSC_AGCH_FRM_C_SLT0_BIT_WIDTH)-1) << CMIF_RSC_AGCH_FRM_C_SLT0_BIT_LSB) )
#define CMIF_RSC_AGCH_FRM_C_SLT0_FLD_WR(reg, val)                     (reg |= (val) << CMIF_RSC_AGCH_FRM_C_SLT0_BIT_LSB)
#define CMIF_RSC_AGCH_FRM_C_SLT0_FLD_RD(i)                            ((M_CMIF_RSC_AGCH_FRM_C_RD(i) & CMIF_RSC_AGCH_FRM_C_SLT0_BIT_MASK) >> CMIF_RSC_AGCH_FRM_C_SLT0_BIT_LSB)

#define CMIF_RSC_AGCH_SLTEN_C_EN14_BIT_LSB                            (14)
#define CMIF_RSC_AGCH_SLTEN_C_EN14_BIT_WIDTH                          (1)
#define CMIF_RSC_AGCH_SLTEN_C_EN14_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_AGCH_SLTEN_C_EN14_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLTEN_C_EN14_BIT_LSB) )
#define CMIF_RSC_AGCH_SLTEN_C_EN14_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_AGCH_SLTEN_C_EN14_BIT_LSB)
#define CMIF_RSC_AGCH_SLTEN_C_EN14_FLD_RD(i)                          ((M_CMIF_RSC_AGCH_SLTEN_C_RD(i) & CMIF_RSC_AGCH_SLTEN_C_EN14_BIT_MASK) >> CMIF_RSC_AGCH_SLTEN_C_EN14_BIT_LSB)

#define CMIF_RSC_AGCH_SLTEN_C_EN13_BIT_LSB                            (13)
#define CMIF_RSC_AGCH_SLTEN_C_EN13_BIT_WIDTH                          (1)
#define CMIF_RSC_AGCH_SLTEN_C_EN13_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_AGCH_SLTEN_C_EN13_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLTEN_C_EN13_BIT_LSB) )
#define CMIF_RSC_AGCH_SLTEN_C_EN13_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_AGCH_SLTEN_C_EN13_BIT_LSB)
#define CMIF_RSC_AGCH_SLTEN_C_EN13_FLD_RD(i)                          ((M_CMIF_RSC_AGCH_SLTEN_C_RD(i) & CMIF_RSC_AGCH_SLTEN_C_EN13_BIT_MASK) >> CMIF_RSC_AGCH_SLTEN_C_EN13_BIT_LSB)

#define CMIF_RSC_AGCH_SLTEN_C_EN12_BIT_LSB                            (12)
#define CMIF_RSC_AGCH_SLTEN_C_EN12_BIT_WIDTH                          (1)
#define CMIF_RSC_AGCH_SLTEN_C_EN12_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_AGCH_SLTEN_C_EN12_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLTEN_C_EN12_BIT_LSB) )
#define CMIF_RSC_AGCH_SLTEN_C_EN12_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_AGCH_SLTEN_C_EN12_BIT_LSB)
#define CMIF_RSC_AGCH_SLTEN_C_EN12_FLD_RD(i)                          ((M_CMIF_RSC_AGCH_SLTEN_C_RD(i) & CMIF_RSC_AGCH_SLTEN_C_EN12_BIT_MASK) >> CMIF_RSC_AGCH_SLTEN_C_EN12_BIT_LSB)

#define CMIF_RSC_AGCH_SLTEN_C_EN11_BIT_LSB                            (11)
#define CMIF_RSC_AGCH_SLTEN_C_EN11_BIT_WIDTH                          (1)
#define CMIF_RSC_AGCH_SLTEN_C_EN11_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_AGCH_SLTEN_C_EN11_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLTEN_C_EN11_BIT_LSB) )
#define CMIF_RSC_AGCH_SLTEN_C_EN11_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_AGCH_SLTEN_C_EN11_BIT_LSB)
#define CMIF_RSC_AGCH_SLTEN_C_EN11_FLD_RD(i)                          ((M_CMIF_RSC_AGCH_SLTEN_C_RD(i) & CMIF_RSC_AGCH_SLTEN_C_EN11_BIT_MASK) >> CMIF_RSC_AGCH_SLTEN_C_EN11_BIT_LSB)

#define CMIF_RSC_AGCH_SLTEN_C_EN10_BIT_LSB                            (10)
#define CMIF_RSC_AGCH_SLTEN_C_EN10_BIT_WIDTH                          (1)
#define CMIF_RSC_AGCH_SLTEN_C_EN10_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_AGCH_SLTEN_C_EN10_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLTEN_C_EN10_BIT_LSB) )
#define CMIF_RSC_AGCH_SLTEN_C_EN10_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_AGCH_SLTEN_C_EN10_BIT_LSB)
#define CMIF_RSC_AGCH_SLTEN_C_EN10_FLD_RD(i)                          ((M_CMIF_RSC_AGCH_SLTEN_C_RD(i) & CMIF_RSC_AGCH_SLTEN_C_EN10_BIT_MASK) >> CMIF_RSC_AGCH_SLTEN_C_EN10_BIT_LSB)

#define CMIF_RSC_AGCH_SLTEN_C_EN9_BIT_LSB                             (9)
#define CMIF_RSC_AGCH_SLTEN_C_EN9_BIT_WIDTH                           (1)
#define CMIF_RSC_AGCH_SLTEN_C_EN9_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_AGCH_SLTEN_C_EN9_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLTEN_C_EN9_BIT_LSB) )
#define CMIF_RSC_AGCH_SLTEN_C_EN9_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_AGCH_SLTEN_C_EN9_BIT_LSB)
#define CMIF_RSC_AGCH_SLTEN_C_EN9_FLD_RD(i)                           ((M_CMIF_RSC_AGCH_SLTEN_C_RD(i) & CMIF_RSC_AGCH_SLTEN_C_EN9_BIT_MASK) >> CMIF_RSC_AGCH_SLTEN_C_EN9_BIT_LSB)

#define CMIF_RSC_AGCH_SLTEN_C_EN8_BIT_LSB                             (8)
#define CMIF_RSC_AGCH_SLTEN_C_EN8_BIT_WIDTH                           (1)
#define CMIF_RSC_AGCH_SLTEN_C_EN8_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_AGCH_SLTEN_C_EN8_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLTEN_C_EN8_BIT_LSB) )
#define CMIF_RSC_AGCH_SLTEN_C_EN8_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_AGCH_SLTEN_C_EN8_BIT_LSB)
#define CMIF_RSC_AGCH_SLTEN_C_EN8_FLD_RD(i)                           ((M_CMIF_RSC_AGCH_SLTEN_C_RD(i) & CMIF_RSC_AGCH_SLTEN_C_EN8_BIT_MASK) >> CMIF_RSC_AGCH_SLTEN_C_EN8_BIT_LSB)

#define CMIF_RSC_AGCH_SLTEN_C_EN7_BIT_LSB                             (7)
#define CMIF_RSC_AGCH_SLTEN_C_EN7_BIT_WIDTH                           (1)
#define CMIF_RSC_AGCH_SLTEN_C_EN7_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_AGCH_SLTEN_C_EN7_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLTEN_C_EN7_BIT_LSB) )
#define CMIF_RSC_AGCH_SLTEN_C_EN7_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_AGCH_SLTEN_C_EN7_BIT_LSB)
#define CMIF_RSC_AGCH_SLTEN_C_EN7_FLD_RD(i)                           ((M_CMIF_RSC_AGCH_SLTEN_C_RD(i) & CMIF_RSC_AGCH_SLTEN_C_EN7_BIT_MASK) >> CMIF_RSC_AGCH_SLTEN_C_EN7_BIT_LSB)

#define CMIF_RSC_AGCH_SLTEN_C_EN6_BIT_LSB                             (6)
#define CMIF_RSC_AGCH_SLTEN_C_EN6_BIT_WIDTH                           (1)
#define CMIF_RSC_AGCH_SLTEN_C_EN6_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_AGCH_SLTEN_C_EN6_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLTEN_C_EN6_BIT_LSB) )
#define CMIF_RSC_AGCH_SLTEN_C_EN6_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_AGCH_SLTEN_C_EN6_BIT_LSB)
#define CMIF_RSC_AGCH_SLTEN_C_EN6_FLD_RD(i)                           ((M_CMIF_RSC_AGCH_SLTEN_C_RD(i) & CMIF_RSC_AGCH_SLTEN_C_EN6_BIT_MASK) >> CMIF_RSC_AGCH_SLTEN_C_EN6_BIT_LSB)

#define CMIF_RSC_AGCH_SLTEN_C_EN5_BIT_LSB                             (5)
#define CMIF_RSC_AGCH_SLTEN_C_EN5_BIT_WIDTH                           (1)
#define CMIF_RSC_AGCH_SLTEN_C_EN5_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_AGCH_SLTEN_C_EN5_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLTEN_C_EN5_BIT_LSB) )
#define CMIF_RSC_AGCH_SLTEN_C_EN5_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_AGCH_SLTEN_C_EN5_BIT_LSB)
#define CMIF_RSC_AGCH_SLTEN_C_EN5_FLD_RD(i)                           ((M_CMIF_RSC_AGCH_SLTEN_C_RD(i) & CMIF_RSC_AGCH_SLTEN_C_EN5_BIT_MASK) >> CMIF_RSC_AGCH_SLTEN_C_EN5_BIT_LSB)

#define CMIF_RSC_AGCH_SLTEN_C_EN4_BIT_LSB                             (4)
#define CMIF_RSC_AGCH_SLTEN_C_EN4_BIT_WIDTH                           (1)
#define CMIF_RSC_AGCH_SLTEN_C_EN4_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_AGCH_SLTEN_C_EN4_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLTEN_C_EN4_BIT_LSB) )
#define CMIF_RSC_AGCH_SLTEN_C_EN4_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_AGCH_SLTEN_C_EN4_BIT_LSB)
#define CMIF_RSC_AGCH_SLTEN_C_EN4_FLD_RD(i)                           ((M_CMIF_RSC_AGCH_SLTEN_C_RD(i) & CMIF_RSC_AGCH_SLTEN_C_EN4_BIT_MASK) >> CMIF_RSC_AGCH_SLTEN_C_EN4_BIT_LSB)

#define CMIF_RSC_AGCH_SLTEN_C_EN3_BIT_LSB                             (3)
#define CMIF_RSC_AGCH_SLTEN_C_EN3_BIT_WIDTH                           (1)
#define CMIF_RSC_AGCH_SLTEN_C_EN3_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_AGCH_SLTEN_C_EN3_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLTEN_C_EN3_BIT_LSB) )
#define CMIF_RSC_AGCH_SLTEN_C_EN3_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_AGCH_SLTEN_C_EN3_BIT_LSB)
#define CMIF_RSC_AGCH_SLTEN_C_EN3_FLD_RD(i)                           ((M_CMIF_RSC_AGCH_SLTEN_C_RD(i) & CMIF_RSC_AGCH_SLTEN_C_EN3_BIT_MASK) >> CMIF_RSC_AGCH_SLTEN_C_EN3_BIT_LSB)

#define CMIF_RSC_AGCH_SLTEN_C_EN2_BIT_LSB                             (2)
#define CMIF_RSC_AGCH_SLTEN_C_EN2_BIT_WIDTH                           (1)
#define CMIF_RSC_AGCH_SLTEN_C_EN2_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_AGCH_SLTEN_C_EN2_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLTEN_C_EN2_BIT_LSB) )
#define CMIF_RSC_AGCH_SLTEN_C_EN2_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_AGCH_SLTEN_C_EN2_BIT_LSB)
#define CMIF_RSC_AGCH_SLTEN_C_EN2_FLD_RD(i)                           ((M_CMIF_RSC_AGCH_SLTEN_C_RD(i) & CMIF_RSC_AGCH_SLTEN_C_EN2_BIT_MASK) >> CMIF_RSC_AGCH_SLTEN_C_EN2_BIT_LSB)

#define CMIF_RSC_AGCH_SLTEN_C_EN1_BIT_LSB                             (1)
#define CMIF_RSC_AGCH_SLTEN_C_EN1_BIT_WIDTH                           (1)
#define CMIF_RSC_AGCH_SLTEN_C_EN1_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_AGCH_SLTEN_C_EN1_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLTEN_C_EN1_BIT_LSB) )
#define CMIF_RSC_AGCH_SLTEN_C_EN1_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_AGCH_SLTEN_C_EN1_BIT_LSB)
#define CMIF_RSC_AGCH_SLTEN_C_EN1_FLD_RD(i)                           ((M_CMIF_RSC_AGCH_SLTEN_C_RD(i) & CMIF_RSC_AGCH_SLTEN_C_EN1_BIT_MASK) >> CMIF_RSC_AGCH_SLTEN_C_EN1_BIT_LSB)

#define CMIF_RSC_AGCH_SLTEN_C_EN0_BIT_LSB                             (0)
#define CMIF_RSC_AGCH_SLTEN_C_EN0_BIT_WIDTH                           (1)
#define CMIF_RSC_AGCH_SLTEN_C_EN0_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_AGCH_SLTEN_C_EN0_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLTEN_C_EN0_BIT_LSB) )
#define CMIF_RSC_AGCH_SLTEN_C_EN0_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_AGCH_SLTEN_C_EN0_BIT_LSB)
#define CMIF_RSC_AGCH_SLTEN_C_EN0_FLD_RD(i)                           ((M_CMIF_RSC_AGCH_SLTEN_C_RD(i) & CMIF_RSC_AGCH_SLTEN_C_EN0_BIT_MASK) >> CMIF_RSC_AGCH_SLTEN_C_EN0_BIT_LSB)

#define CMIF_RSC_AGCH_SLT_C_SLT14_BIT_LSB                             (14)
#define CMIF_RSC_AGCH_SLT_C_SLT14_BIT_WIDTH                           (1)
#define CMIF_RSC_AGCH_SLT_C_SLT14_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_AGCH_SLT_C_SLT14_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLT_C_SLT14_BIT_LSB) )
#define CMIF_RSC_AGCH_SLT_C_SLT14_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_AGCH_SLT_C_SLT14_BIT_LSB)
#define CMIF_RSC_AGCH_SLT_C_SLT14_FLD_RD(i)                           ((M_CMIF_RSC_AGCH_SLT_C_RD(i) & CMIF_RSC_AGCH_SLT_C_SLT14_BIT_MASK) >> CMIF_RSC_AGCH_SLT_C_SLT14_BIT_LSB)

#define CMIF_RSC_AGCH_SLT_C_SLT13_BIT_LSB                             (13)
#define CMIF_RSC_AGCH_SLT_C_SLT13_BIT_WIDTH                           (1)
#define CMIF_RSC_AGCH_SLT_C_SLT13_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_AGCH_SLT_C_SLT13_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLT_C_SLT13_BIT_LSB) )
#define CMIF_RSC_AGCH_SLT_C_SLT13_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_AGCH_SLT_C_SLT13_BIT_LSB)
#define CMIF_RSC_AGCH_SLT_C_SLT13_FLD_RD(i)                           ((M_CMIF_RSC_AGCH_SLT_C_RD(i) & CMIF_RSC_AGCH_SLT_C_SLT13_BIT_MASK) >> CMIF_RSC_AGCH_SLT_C_SLT13_BIT_LSB)

#define CMIF_RSC_AGCH_SLT_C_SLT12_BIT_LSB                             (12)
#define CMIF_RSC_AGCH_SLT_C_SLT12_BIT_WIDTH                           (1)
#define CMIF_RSC_AGCH_SLT_C_SLT12_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_AGCH_SLT_C_SLT12_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLT_C_SLT12_BIT_LSB) )
#define CMIF_RSC_AGCH_SLT_C_SLT12_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_AGCH_SLT_C_SLT12_BIT_LSB)
#define CMIF_RSC_AGCH_SLT_C_SLT12_FLD_RD(i)                           ((M_CMIF_RSC_AGCH_SLT_C_RD(i) & CMIF_RSC_AGCH_SLT_C_SLT12_BIT_MASK) >> CMIF_RSC_AGCH_SLT_C_SLT12_BIT_LSB)

#define CMIF_RSC_AGCH_SLT_C_SLT11_BIT_LSB                             (11)
#define CMIF_RSC_AGCH_SLT_C_SLT11_BIT_WIDTH                           (1)
#define CMIF_RSC_AGCH_SLT_C_SLT11_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_AGCH_SLT_C_SLT11_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLT_C_SLT11_BIT_LSB) )
#define CMIF_RSC_AGCH_SLT_C_SLT11_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_AGCH_SLT_C_SLT11_BIT_LSB)
#define CMIF_RSC_AGCH_SLT_C_SLT11_FLD_RD(i)                           ((M_CMIF_RSC_AGCH_SLT_C_RD(i) & CMIF_RSC_AGCH_SLT_C_SLT11_BIT_MASK) >> CMIF_RSC_AGCH_SLT_C_SLT11_BIT_LSB)

#define CMIF_RSC_AGCH_SLT_C_SLT10_BIT_LSB                             (10)
#define CMIF_RSC_AGCH_SLT_C_SLT10_BIT_WIDTH                           (1)
#define CMIF_RSC_AGCH_SLT_C_SLT10_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_AGCH_SLT_C_SLT10_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLT_C_SLT10_BIT_LSB) )
#define CMIF_RSC_AGCH_SLT_C_SLT10_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_AGCH_SLT_C_SLT10_BIT_LSB)
#define CMIF_RSC_AGCH_SLT_C_SLT10_FLD_RD(i)                           ((M_CMIF_RSC_AGCH_SLT_C_RD(i) & CMIF_RSC_AGCH_SLT_C_SLT10_BIT_MASK) >> CMIF_RSC_AGCH_SLT_C_SLT10_BIT_LSB)

#define CMIF_RSC_AGCH_SLT_C_SLT9_BIT_LSB                              (9)
#define CMIF_RSC_AGCH_SLT_C_SLT9_BIT_WIDTH                            (1)
#define CMIF_RSC_AGCH_SLT_C_SLT9_BIT_MASK                             ((UINT32) (((1<<CMIF_RSC_AGCH_SLT_C_SLT9_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLT_C_SLT9_BIT_LSB) )
#define CMIF_RSC_AGCH_SLT_C_SLT9_FLD_WR(reg, val)                     (reg |= (val) << CMIF_RSC_AGCH_SLT_C_SLT9_BIT_LSB)
#define CMIF_RSC_AGCH_SLT_C_SLT9_FLD_RD(i)                            ((M_CMIF_RSC_AGCH_SLT_C_RD(i) & CMIF_RSC_AGCH_SLT_C_SLT9_BIT_MASK) >> CMIF_RSC_AGCH_SLT_C_SLT9_BIT_LSB)

#define CMIF_RSC_AGCH_SLT_C_SLT8_BIT_LSB                              (8)
#define CMIF_RSC_AGCH_SLT_C_SLT8_BIT_WIDTH                            (1)
#define CMIF_RSC_AGCH_SLT_C_SLT8_BIT_MASK                             ((UINT32) (((1<<CMIF_RSC_AGCH_SLT_C_SLT8_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLT_C_SLT8_BIT_LSB) )
#define CMIF_RSC_AGCH_SLT_C_SLT8_FLD_WR(reg, val)                     (reg |= (val) << CMIF_RSC_AGCH_SLT_C_SLT8_BIT_LSB)
#define CMIF_RSC_AGCH_SLT_C_SLT8_FLD_RD(i)                            ((M_CMIF_RSC_AGCH_SLT_C_RD(i) & CMIF_RSC_AGCH_SLT_C_SLT8_BIT_MASK) >> CMIF_RSC_AGCH_SLT_C_SLT8_BIT_LSB)

#define CMIF_RSC_AGCH_SLT_C_SLT7_BIT_LSB                              (7)
#define CMIF_RSC_AGCH_SLT_C_SLT7_BIT_WIDTH                            (1)
#define CMIF_RSC_AGCH_SLT_C_SLT7_BIT_MASK                             ((UINT32) (((1<<CMIF_RSC_AGCH_SLT_C_SLT7_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLT_C_SLT7_BIT_LSB) )
#define CMIF_RSC_AGCH_SLT_C_SLT7_FLD_WR(reg, val)                     (reg |= (val) << CMIF_RSC_AGCH_SLT_C_SLT7_BIT_LSB)
#define CMIF_RSC_AGCH_SLT_C_SLT7_FLD_RD(i)                            ((M_CMIF_RSC_AGCH_SLT_C_RD(i) & CMIF_RSC_AGCH_SLT_C_SLT7_BIT_MASK) >> CMIF_RSC_AGCH_SLT_C_SLT7_BIT_LSB)

#define CMIF_RSC_AGCH_SLT_C_SLT6_BIT_LSB                              (6)
#define CMIF_RSC_AGCH_SLT_C_SLT6_BIT_WIDTH                            (1)
#define CMIF_RSC_AGCH_SLT_C_SLT6_BIT_MASK                             ((UINT32) (((1<<CMIF_RSC_AGCH_SLT_C_SLT6_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLT_C_SLT6_BIT_LSB) )
#define CMIF_RSC_AGCH_SLT_C_SLT6_FLD_WR(reg, val)                     (reg |= (val) << CMIF_RSC_AGCH_SLT_C_SLT6_BIT_LSB)
#define CMIF_RSC_AGCH_SLT_C_SLT6_FLD_RD(i)                            ((M_CMIF_RSC_AGCH_SLT_C_RD(i) & CMIF_RSC_AGCH_SLT_C_SLT6_BIT_MASK) >> CMIF_RSC_AGCH_SLT_C_SLT6_BIT_LSB)

#define CMIF_RSC_AGCH_SLT_C_SLT5_BIT_LSB                              (5)
#define CMIF_RSC_AGCH_SLT_C_SLT5_BIT_WIDTH                            (1)
#define CMIF_RSC_AGCH_SLT_C_SLT5_BIT_MASK                             ((UINT32) (((1<<CMIF_RSC_AGCH_SLT_C_SLT5_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLT_C_SLT5_BIT_LSB) )
#define CMIF_RSC_AGCH_SLT_C_SLT5_FLD_WR(reg, val)                     (reg |= (val) << CMIF_RSC_AGCH_SLT_C_SLT5_BIT_LSB)
#define CMIF_RSC_AGCH_SLT_C_SLT5_FLD_RD(i)                            ((M_CMIF_RSC_AGCH_SLT_C_RD(i) & CMIF_RSC_AGCH_SLT_C_SLT5_BIT_MASK) >> CMIF_RSC_AGCH_SLT_C_SLT5_BIT_LSB)

#define CMIF_RSC_AGCH_SLT_C_SLT4_BIT_LSB                              (4)
#define CMIF_RSC_AGCH_SLT_C_SLT4_BIT_WIDTH                            (1)
#define CMIF_RSC_AGCH_SLT_C_SLT4_BIT_MASK                             ((UINT32) (((1<<CMIF_RSC_AGCH_SLT_C_SLT4_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLT_C_SLT4_BIT_LSB) )
#define CMIF_RSC_AGCH_SLT_C_SLT4_FLD_WR(reg, val)                     (reg |= (val) << CMIF_RSC_AGCH_SLT_C_SLT4_BIT_LSB)
#define CMIF_RSC_AGCH_SLT_C_SLT4_FLD_RD(i)                            ((M_CMIF_RSC_AGCH_SLT_C_RD(i) & CMIF_RSC_AGCH_SLT_C_SLT4_BIT_MASK) >> CMIF_RSC_AGCH_SLT_C_SLT4_BIT_LSB)

#define CMIF_RSC_AGCH_SLT_C_SLT3_BIT_LSB                              (3)
#define CMIF_RSC_AGCH_SLT_C_SLT3_BIT_WIDTH                            (1)
#define CMIF_RSC_AGCH_SLT_C_SLT3_BIT_MASK                             ((UINT32) (((1<<CMIF_RSC_AGCH_SLT_C_SLT3_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLT_C_SLT3_BIT_LSB) )
#define CMIF_RSC_AGCH_SLT_C_SLT3_FLD_WR(reg, val)                     (reg |= (val) << CMIF_RSC_AGCH_SLT_C_SLT3_BIT_LSB)
#define CMIF_RSC_AGCH_SLT_C_SLT3_FLD_RD(i)                            ((M_CMIF_RSC_AGCH_SLT_C_RD(i) & CMIF_RSC_AGCH_SLT_C_SLT3_BIT_MASK) >> CMIF_RSC_AGCH_SLT_C_SLT3_BIT_LSB)

#define CMIF_RSC_AGCH_SLT_C_SLT2_BIT_LSB                              (2)
#define CMIF_RSC_AGCH_SLT_C_SLT2_BIT_WIDTH                            (1)
#define CMIF_RSC_AGCH_SLT_C_SLT2_BIT_MASK                             ((UINT32) (((1<<CMIF_RSC_AGCH_SLT_C_SLT2_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLT_C_SLT2_BIT_LSB) )
#define CMIF_RSC_AGCH_SLT_C_SLT2_FLD_WR(reg, val)                     (reg |= (val) << CMIF_RSC_AGCH_SLT_C_SLT2_BIT_LSB)
#define CMIF_RSC_AGCH_SLT_C_SLT2_FLD_RD(i)                            ((M_CMIF_RSC_AGCH_SLT_C_RD(i) & CMIF_RSC_AGCH_SLT_C_SLT2_BIT_MASK) >> CMIF_RSC_AGCH_SLT_C_SLT2_BIT_LSB)

#define CMIF_RSC_AGCH_SLT_C_SLT1_BIT_LSB                              (1)
#define CMIF_RSC_AGCH_SLT_C_SLT1_BIT_WIDTH                            (1)
#define CMIF_RSC_AGCH_SLT_C_SLT1_BIT_MASK                             ((UINT32) (((1<<CMIF_RSC_AGCH_SLT_C_SLT1_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLT_C_SLT1_BIT_LSB) )
#define CMIF_RSC_AGCH_SLT_C_SLT1_FLD_WR(reg, val)                     (reg |= (val) << CMIF_RSC_AGCH_SLT_C_SLT1_BIT_LSB)
#define CMIF_RSC_AGCH_SLT_C_SLT1_FLD_RD(i)                            ((M_CMIF_RSC_AGCH_SLT_C_RD(i) & CMIF_RSC_AGCH_SLT_C_SLT1_BIT_MASK) >> CMIF_RSC_AGCH_SLT_C_SLT1_BIT_LSB)

#define CMIF_RSC_AGCH_SLT_C_SLT0_BIT_LSB                              (0)
#define CMIF_RSC_AGCH_SLT_C_SLT0_BIT_WIDTH                            (1)
#define CMIF_RSC_AGCH_SLT_C_SLT0_BIT_MASK                             ((UINT32) (((1<<CMIF_RSC_AGCH_SLT_C_SLT0_BIT_WIDTH)-1) << CMIF_RSC_AGCH_SLT_C_SLT0_BIT_LSB) )
#define CMIF_RSC_AGCH_SLT_C_SLT0_FLD_WR(reg, val)                     (reg |= (val) << CMIF_RSC_AGCH_SLT_C_SLT0_BIT_LSB)
#define CMIF_RSC_AGCH_SLT_C_SLT0_FLD_RD(i)                            ((M_CMIF_RSC_AGCH_SLT_C_RD(i) & CMIF_RSC_AGCH_SLT_C_SLT0_BIT_MASK) >> CMIF_RSC_AGCH_SLT_C_SLT0_BIT_LSB)

#define CMIF_RSC_HICH_FRM_CH_SFM4_BIT_LSB                             (4)
#define CMIF_RSC_HICH_FRM_CH_SFM4_BIT_WIDTH                           (1)
#define CMIF_RSC_HICH_FRM_CH_SFM4_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_HICH_FRM_CH_SFM4_BIT_WIDTH)-1) << CMIF_RSC_HICH_FRM_CH_SFM4_BIT_LSB) )
#define CMIF_RSC_HICH_FRM_CH_SFM4_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_HICH_FRM_CH_SFM4_BIT_LSB)
#define CMIF_RSC_HICH_FRM_CH_SFM4_FLD_RD(i)                           ((M_CMIF_RSC_HICH_FRM_CH_RD(i) & CMIF_RSC_HICH_FRM_CH_SFM4_BIT_MASK) >> CMIF_RSC_HICH_FRM_CH_SFM4_BIT_LSB)

#define CMIF_RSC_HICH_FRM_CH_SFM3_BIT_LSB                             (3)
#define CMIF_RSC_HICH_FRM_CH_SFM3_BIT_WIDTH                           (1)
#define CMIF_RSC_HICH_FRM_CH_SFM3_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_HICH_FRM_CH_SFM3_BIT_WIDTH)-1) << CMIF_RSC_HICH_FRM_CH_SFM3_BIT_LSB) )
#define CMIF_RSC_HICH_FRM_CH_SFM3_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_HICH_FRM_CH_SFM3_BIT_LSB)
#define CMIF_RSC_HICH_FRM_CH_SFM3_FLD_RD(i)                           ((M_CMIF_RSC_HICH_FRM_CH_RD(i) & CMIF_RSC_HICH_FRM_CH_SFM3_BIT_MASK) >> CMIF_RSC_HICH_FRM_CH_SFM3_BIT_LSB)

#define CMIF_RSC_HICH_FRM_CH_SFM2_BIT_LSB                             (2)
#define CMIF_RSC_HICH_FRM_CH_SFM2_BIT_WIDTH                           (1)
#define CMIF_RSC_HICH_FRM_CH_SFM2_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_HICH_FRM_CH_SFM2_BIT_WIDTH)-1) << CMIF_RSC_HICH_FRM_CH_SFM2_BIT_LSB) )
#define CMIF_RSC_HICH_FRM_CH_SFM2_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_HICH_FRM_CH_SFM2_BIT_LSB)
#define CMIF_RSC_HICH_FRM_CH_SFM2_FLD_RD(i)                           ((M_CMIF_RSC_HICH_FRM_CH_RD(i) & CMIF_RSC_HICH_FRM_CH_SFM2_BIT_MASK) >> CMIF_RSC_HICH_FRM_CH_SFM2_BIT_LSB)

#define CMIF_RSC_HICH_FRM_CH_SFM1_BIT_LSB                             (1)
#define CMIF_RSC_HICH_FRM_CH_SFM1_BIT_WIDTH                           (1)
#define CMIF_RSC_HICH_FRM_CH_SFM1_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_HICH_FRM_CH_SFM1_BIT_WIDTH)-1) << CMIF_RSC_HICH_FRM_CH_SFM1_BIT_LSB) )
#define CMIF_RSC_HICH_FRM_CH_SFM1_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_HICH_FRM_CH_SFM1_BIT_LSB)
#define CMIF_RSC_HICH_FRM_CH_SFM1_FLD_RD(i)                           ((M_CMIF_RSC_HICH_FRM_CH_RD(i) & CMIF_RSC_HICH_FRM_CH_SFM1_BIT_MASK) >> CMIF_RSC_HICH_FRM_CH_SFM1_BIT_LSB)

#define CMIF_RSC_HICH_FRM_CH_SFM0_BIT_LSB                             (0)
#define CMIF_RSC_HICH_FRM_CH_SFM0_BIT_WIDTH                           (1)
#define CMIF_RSC_HICH_FRM_CH_SFM0_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_HICH_FRM_CH_SFM0_BIT_WIDTH)-1) << CMIF_RSC_HICH_FRM_CH_SFM0_BIT_LSB) )
#define CMIF_RSC_HICH_FRM_CH_SFM0_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_HICH_FRM_CH_SFM0_BIT_LSB)
#define CMIF_RSC_HICH_FRM_CH_SFM0_FLD_RD(i)                           ((M_CMIF_RSC_HICH_FRM_CH_RD(i) & CMIF_RSC_HICH_FRM_CH_SFM0_BIT_MASK) >> CMIF_RSC_HICH_FRM_CH_SFM0_BIT_LSB)

#define CMIF_RSC_HICH_SFMEN_CH_EN4_BIT_LSB                            (4)
#define CMIF_RSC_HICH_SFMEN_CH_EN4_BIT_WIDTH                          (1)
#define CMIF_RSC_HICH_SFMEN_CH_EN4_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_HICH_SFMEN_CH_EN4_BIT_WIDTH)-1) << CMIF_RSC_HICH_SFMEN_CH_EN4_BIT_LSB) )
#define CMIF_RSC_HICH_SFMEN_CH_EN4_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_HICH_SFMEN_CH_EN4_BIT_LSB)
#define CMIF_RSC_HICH_SFMEN_CH_EN4_FLD_RD(i)                          ((M_CMIF_RSC_HICH_SFMEN_CH_RD(i) & CMIF_RSC_HICH_SFMEN_CH_EN4_BIT_MASK) >> CMIF_RSC_HICH_SFMEN_CH_EN4_BIT_LSB)

#define CMIF_RSC_HICH_SFMEN_CH_EN3_BIT_LSB                            (3)
#define CMIF_RSC_HICH_SFMEN_CH_EN3_BIT_WIDTH                          (1)
#define CMIF_RSC_HICH_SFMEN_CH_EN3_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_HICH_SFMEN_CH_EN3_BIT_WIDTH)-1) << CMIF_RSC_HICH_SFMEN_CH_EN3_BIT_LSB) )
#define CMIF_RSC_HICH_SFMEN_CH_EN3_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_HICH_SFMEN_CH_EN3_BIT_LSB)
#define CMIF_RSC_HICH_SFMEN_CH_EN3_FLD_RD(i)                          ((M_CMIF_RSC_HICH_SFMEN_CH_RD(i) & CMIF_RSC_HICH_SFMEN_CH_EN3_BIT_MASK) >> CMIF_RSC_HICH_SFMEN_CH_EN3_BIT_LSB)

#define CMIF_RSC_HICH_SFMEN_CH_EN2_BIT_LSB                            (2)
#define CMIF_RSC_HICH_SFMEN_CH_EN2_BIT_WIDTH                          (1)
#define CMIF_RSC_HICH_SFMEN_CH_EN2_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_HICH_SFMEN_CH_EN2_BIT_WIDTH)-1) << CMIF_RSC_HICH_SFMEN_CH_EN2_BIT_LSB) )
#define CMIF_RSC_HICH_SFMEN_CH_EN2_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_HICH_SFMEN_CH_EN2_BIT_LSB)
#define CMIF_RSC_HICH_SFMEN_CH_EN2_FLD_RD(i)                          ((M_CMIF_RSC_HICH_SFMEN_CH_RD(i) & CMIF_RSC_HICH_SFMEN_CH_EN2_BIT_MASK) >> CMIF_RSC_HICH_SFMEN_CH_EN2_BIT_LSB)

#define CMIF_RSC_HICH_SFMEN_CH_EN1_BIT_LSB                            (1)
#define CMIF_RSC_HICH_SFMEN_CH_EN1_BIT_WIDTH                          (1)
#define CMIF_RSC_HICH_SFMEN_CH_EN1_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_HICH_SFMEN_CH_EN1_BIT_WIDTH)-1) << CMIF_RSC_HICH_SFMEN_CH_EN1_BIT_LSB) )
#define CMIF_RSC_HICH_SFMEN_CH_EN1_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_HICH_SFMEN_CH_EN1_BIT_LSB)
#define CMIF_RSC_HICH_SFMEN_CH_EN1_FLD_RD(i)                          ((M_CMIF_RSC_HICH_SFMEN_CH_RD(i) & CMIF_RSC_HICH_SFMEN_CH_EN1_BIT_MASK) >> CMIF_RSC_HICH_SFMEN_CH_EN1_BIT_LSB)

#define CMIF_RSC_HICH_SFMEN_CH_EN0_BIT_LSB                            (0)
#define CMIF_RSC_HICH_SFMEN_CH_EN0_BIT_WIDTH                          (1)
#define CMIF_RSC_HICH_SFMEN_CH_EN0_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_HICH_SFMEN_CH_EN0_BIT_WIDTH)-1) << CMIF_RSC_HICH_SFMEN_CH_EN0_BIT_LSB) )
#define CMIF_RSC_HICH_SFMEN_CH_EN0_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_HICH_SFMEN_CH_EN0_BIT_LSB)
#define CMIF_RSC_HICH_SFMEN_CH_EN0_FLD_RD(i)                          ((M_CMIF_RSC_HICH_SFMEN_CH_RD(i) & CMIF_RSC_HICH_SFMEN_CH_EN0_BIT_MASK) >> CMIF_RSC_HICH_SFMEN_CH_EN0_BIT_LSB)

#define CMIF_RSC_HICH_SFM_CH_SFM4_BIT_LSB                             (4)
#define CMIF_RSC_HICH_SFM_CH_SFM4_BIT_WIDTH                           (1)
#define CMIF_RSC_HICH_SFM_CH_SFM4_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_HICH_SFM_CH_SFM4_BIT_WIDTH)-1) << CMIF_RSC_HICH_SFM_CH_SFM4_BIT_LSB) )
#define CMIF_RSC_HICH_SFM_CH_SFM4_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_HICH_SFM_CH_SFM4_BIT_LSB)
#define CMIF_RSC_HICH_SFM_CH_SFM4_FLD_RD(i)                           ((M_CMIF_RSC_HICH_SFM_CH_RD(i) & CMIF_RSC_HICH_SFM_CH_SFM4_BIT_MASK) >> CMIF_RSC_HICH_SFM_CH_SFM4_BIT_LSB)

#define CMIF_RSC_HICH_SFM_CH_SFM3_BIT_LSB                             (3)
#define CMIF_RSC_HICH_SFM_CH_SFM3_BIT_WIDTH                           (1)
#define CMIF_RSC_HICH_SFM_CH_SFM3_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_HICH_SFM_CH_SFM3_BIT_WIDTH)-1) << CMIF_RSC_HICH_SFM_CH_SFM3_BIT_LSB) )
#define CMIF_RSC_HICH_SFM_CH_SFM3_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_HICH_SFM_CH_SFM3_BIT_LSB)
#define CMIF_RSC_HICH_SFM_CH_SFM3_FLD_RD(i)                           ((M_CMIF_RSC_HICH_SFM_CH_RD(i) & CMIF_RSC_HICH_SFM_CH_SFM3_BIT_MASK) >> CMIF_RSC_HICH_SFM_CH_SFM3_BIT_LSB)

#define CMIF_RSC_HICH_SFM_CH_SFM2_BIT_LSB                             (2)
#define CMIF_RSC_HICH_SFM_CH_SFM2_BIT_WIDTH                           (1)
#define CMIF_RSC_HICH_SFM_CH_SFM2_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_HICH_SFM_CH_SFM2_BIT_WIDTH)-1) << CMIF_RSC_HICH_SFM_CH_SFM2_BIT_LSB) )
#define CMIF_RSC_HICH_SFM_CH_SFM2_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_HICH_SFM_CH_SFM2_BIT_LSB)
#define CMIF_RSC_HICH_SFM_CH_SFM2_FLD_RD(i)                           ((M_CMIF_RSC_HICH_SFM_CH_RD(i) & CMIF_RSC_HICH_SFM_CH_SFM2_BIT_MASK) >> CMIF_RSC_HICH_SFM_CH_SFM2_BIT_LSB)

#define CMIF_RSC_HICH_SFM_CH_SFM1_BIT_LSB                             (1)
#define CMIF_RSC_HICH_SFM_CH_SFM1_BIT_WIDTH                           (1)
#define CMIF_RSC_HICH_SFM_CH_SFM1_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_HICH_SFM_CH_SFM1_BIT_WIDTH)-1) << CMIF_RSC_HICH_SFM_CH_SFM1_BIT_LSB) )
#define CMIF_RSC_HICH_SFM_CH_SFM1_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_HICH_SFM_CH_SFM1_BIT_LSB)
#define CMIF_RSC_HICH_SFM_CH_SFM1_FLD_RD(i)                           ((M_CMIF_RSC_HICH_SFM_CH_RD(i) & CMIF_RSC_HICH_SFM_CH_SFM1_BIT_MASK) >> CMIF_RSC_HICH_SFM_CH_SFM1_BIT_LSB)

#define CMIF_RSC_HICH_SFM_CH_SFM0_BIT_LSB                             (0)
#define CMIF_RSC_HICH_SFM_CH_SFM0_BIT_WIDTH                           (1)
#define CMIF_RSC_HICH_SFM_CH_SFM0_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_HICH_SFM_CH_SFM0_BIT_WIDTH)-1) << CMIF_RSC_HICH_SFM_CH_SFM0_BIT_LSB) )
#define CMIF_RSC_HICH_SFM_CH_SFM0_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_HICH_SFM_CH_SFM0_BIT_LSB)
#define CMIF_RSC_HICH_SFM_CH_SFM0_FLD_RD(i)                           ((M_CMIF_RSC_HICH_SFM_CH_RD(i) & CMIF_RSC_HICH_SFM_CH_SFM0_BIT_MASK) >> CMIF_RSC_HICH_SFM_CH_SFM0_BIT_LSB)

#define CMIF_RSC_RGCH_FRM_CH_SFM4_BIT_LSB                             (4)
#define CMIF_RSC_RGCH_FRM_CH_SFM4_BIT_WIDTH                           (1)
#define CMIF_RSC_RGCH_FRM_CH_SFM4_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_RGCH_FRM_CH_SFM4_BIT_WIDTH)-1) << CMIF_RSC_RGCH_FRM_CH_SFM4_BIT_LSB) )
#define CMIF_RSC_RGCH_FRM_CH_SFM4_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_RGCH_FRM_CH_SFM4_BIT_LSB)
#define CMIF_RSC_RGCH_FRM_CH_SFM4_FLD_RD(i)                           ((M_CMIF_RSC_RGCH_FRM_CH_RD(i) & CMIF_RSC_RGCH_FRM_CH_SFM4_BIT_MASK) >> CMIF_RSC_RGCH_FRM_CH_SFM4_BIT_LSB)

#define CMIF_RSC_RGCH_FRM_CH_SFM3_BIT_LSB                             (3)
#define CMIF_RSC_RGCH_FRM_CH_SFM3_BIT_WIDTH                           (1)
#define CMIF_RSC_RGCH_FRM_CH_SFM3_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_RGCH_FRM_CH_SFM3_BIT_WIDTH)-1) << CMIF_RSC_RGCH_FRM_CH_SFM3_BIT_LSB) )
#define CMIF_RSC_RGCH_FRM_CH_SFM3_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_RGCH_FRM_CH_SFM3_BIT_LSB)
#define CMIF_RSC_RGCH_FRM_CH_SFM3_FLD_RD(i)                           ((M_CMIF_RSC_RGCH_FRM_CH_RD(i) & CMIF_RSC_RGCH_FRM_CH_SFM3_BIT_MASK) >> CMIF_RSC_RGCH_FRM_CH_SFM3_BIT_LSB)

#define CMIF_RSC_RGCH_FRM_CH_SFM2_BIT_LSB                             (2)
#define CMIF_RSC_RGCH_FRM_CH_SFM2_BIT_WIDTH                           (1)
#define CMIF_RSC_RGCH_FRM_CH_SFM2_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_RGCH_FRM_CH_SFM2_BIT_WIDTH)-1) << CMIF_RSC_RGCH_FRM_CH_SFM2_BIT_LSB) )
#define CMIF_RSC_RGCH_FRM_CH_SFM2_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_RGCH_FRM_CH_SFM2_BIT_LSB)
#define CMIF_RSC_RGCH_FRM_CH_SFM2_FLD_RD(i)                           ((M_CMIF_RSC_RGCH_FRM_CH_RD(i) & CMIF_RSC_RGCH_FRM_CH_SFM2_BIT_MASK) >> CMIF_RSC_RGCH_FRM_CH_SFM2_BIT_LSB)

#define CMIF_RSC_RGCH_FRM_CH_SFM1_BIT_LSB                             (1)
#define CMIF_RSC_RGCH_FRM_CH_SFM1_BIT_WIDTH                           (1)
#define CMIF_RSC_RGCH_FRM_CH_SFM1_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_RGCH_FRM_CH_SFM1_BIT_WIDTH)-1) << CMIF_RSC_RGCH_FRM_CH_SFM1_BIT_LSB) )
#define CMIF_RSC_RGCH_FRM_CH_SFM1_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_RGCH_FRM_CH_SFM1_BIT_LSB)
#define CMIF_RSC_RGCH_FRM_CH_SFM1_FLD_RD(i)                           ((M_CMIF_RSC_RGCH_FRM_CH_RD(i) & CMIF_RSC_RGCH_FRM_CH_SFM1_BIT_MASK) >> CMIF_RSC_RGCH_FRM_CH_SFM1_BIT_LSB)

#define CMIF_RSC_RGCH_FRM_CH_SFM0_BIT_LSB                             (0)
#define CMIF_RSC_RGCH_FRM_CH_SFM0_BIT_WIDTH                           (1)
#define CMIF_RSC_RGCH_FRM_CH_SFM0_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_RGCH_FRM_CH_SFM0_BIT_WIDTH)-1) << CMIF_RSC_RGCH_FRM_CH_SFM0_BIT_LSB) )
#define CMIF_RSC_RGCH_FRM_CH_SFM0_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_RGCH_FRM_CH_SFM0_BIT_LSB)
#define CMIF_RSC_RGCH_FRM_CH_SFM0_FLD_RD(i)                           ((M_CMIF_RSC_RGCH_FRM_CH_RD(i) & CMIF_RSC_RGCH_FRM_CH_SFM0_BIT_MASK) >> CMIF_RSC_RGCH_FRM_CH_SFM0_BIT_LSB)

#define CMIF_RSC_RGCH_SFMEN_CH_EN4_BIT_LSB                            (4)
#define CMIF_RSC_RGCH_SFMEN_CH_EN4_BIT_WIDTH                          (1)
#define CMIF_RSC_RGCH_SFMEN_CH_EN4_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_RGCH_SFMEN_CH_EN4_BIT_WIDTH)-1) << CMIF_RSC_RGCH_SFMEN_CH_EN4_BIT_LSB) )
#define CMIF_RSC_RGCH_SFMEN_CH_EN4_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_RGCH_SFMEN_CH_EN4_BIT_LSB)
#define CMIF_RSC_RGCH_SFMEN_CH_EN4_FLD_RD(i)                          ((M_CMIF_RSC_RGCH_SFMEN_CH_RD(i) & CMIF_RSC_RGCH_SFMEN_CH_EN4_BIT_MASK) >> CMIF_RSC_RGCH_SFMEN_CH_EN4_BIT_LSB)

#define CMIF_RSC_RGCH_SFMEN_CH_EN3_BIT_LSB                            (3)
#define CMIF_RSC_RGCH_SFMEN_CH_EN3_BIT_WIDTH                          (1)
#define CMIF_RSC_RGCH_SFMEN_CH_EN3_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_RGCH_SFMEN_CH_EN3_BIT_WIDTH)-1) << CMIF_RSC_RGCH_SFMEN_CH_EN3_BIT_LSB) )
#define CMIF_RSC_RGCH_SFMEN_CH_EN3_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_RGCH_SFMEN_CH_EN3_BIT_LSB)
#define CMIF_RSC_RGCH_SFMEN_CH_EN3_FLD_RD(i)                          ((M_CMIF_RSC_RGCH_SFMEN_CH_RD(i) & CMIF_RSC_RGCH_SFMEN_CH_EN3_BIT_MASK) >> CMIF_RSC_RGCH_SFMEN_CH_EN3_BIT_LSB)

#define CMIF_RSC_RGCH_SFMEN_CH_EN2_BIT_LSB                            (2)
#define CMIF_RSC_RGCH_SFMEN_CH_EN2_BIT_WIDTH                          (1)
#define CMIF_RSC_RGCH_SFMEN_CH_EN2_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_RGCH_SFMEN_CH_EN2_BIT_WIDTH)-1) << CMIF_RSC_RGCH_SFMEN_CH_EN2_BIT_LSB) )
#define CMIF_RSC_RGCH_SFMEN_CH_EN2_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_RGCH_SFMEN_CH_EN2_BIT_LSB)
#define CMIF_RSC_RGCH_SFMEN_CH_EN2_FLD_RD(i)                          ((M_CMIF_RSC_RGCH_SFMEN_CH_RD(i) & CMIF_RSC_RGCH_SFMEN_CH_EN2_BIT_MASK) >> CMIF_RSC_RGCH_SFMEN_CH_EN2_BIT_LSB)

#define CMIF_RSC_RGCH_SFMEN_CH_EN1_BIT_LSB                            (1)
#define CMIF_RSC_RGCH_SFMEN_CH_EN1_BIT_WIDTH                          (1)
#define CMIF_RSC_RGCH_SFMEN_CH_EN1_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_RGCH_SFMEN_CH_EN1_BIT_WIDTH)-1) << CMIF_RSC_RGCH_SFMEN_CH_EN1_BIT_LSB) )
#define CMIF_RSC_RGCH_SFMEN_CH_EN1_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_RGCH_SFMEN_CH_EN1_BIT_LSB)
#define CMIF_RSC_RGCH_SFMEN_CH_EN1_FLD_RD(i)                          ((M_CMIF_RSC_RGCH_SFMEN_CH_RD(i) & CMIF_RSC_RGCH_SFMEN_CH_EN1_BIT_MASK) >> CMIF_RSC_RGCH_SFMEN_CH_EN1_BIT_LSB)

#define CMIF_RSC_RGCH_SFMEN_CH_EN0_BIT_LSB                            (0)
#define CMIF_RSC_RGCH_SFMEN_CH_EN0_BIT_WIDTH                          (1)
#define CMIF_RSC_RGCH_SFMEN_CH_EN0_BIT_MASK                           ((UINT32) (((1<<CMIF_RSC_RGCH_SFMEN_CH_EN0_BIT_WIDTH)-1) << CMIF_RSC_RGCH_SFMEN_CH_EN0_BIT_LSB) )
#define CMIF_RSC_RGCH_SFMEN_CH_EN0_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RSC_RGCH_SFMEN_CH_EN0_BIT_LSB)
#define CMIF_RSC_RGCH_SFMEN_CH_EN0_FLD_RD(i)                          ((M_CMIF_RSC_RGCH_SFMEN_CH_RD(i) & CMIF_RSC_RGCH_SFMEN_CH_EN0_BIT_MASK) >> CMIF_RSC_RGCH_SFMEN_CH_EN0_BIT_LSB)

#define CMIF_RSC_RGCH_SFM_CH_SFM4_BIT_LSB                             (4)
#define CMIF_RSC_RGCH_SFM_CH_SFM4_BIT_WIDTH                           (1)
#define CMIF_RSC_RGCH_SFM_CH_SFM4_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_RGCH_SFM_CH_SFM4_BIT_WIDTH)-1) << CMIF_RSC_RGCH_SFM_CH_SFM4_BIT_LSB) )
#define CMIF_RSC_RGCH_SFM_CH_SFM4_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_RGCH_SFM_CH_SFM4_BIT_LSB)
#define CMIF_RSC_RGCH_SFM_CH_SFM4_FLD_RD(i)                           ((M_CMIF_RSC_RGCH_SFM_CH_RD(i) & CMIF_RSC_RGCH_SFM_CH_SFM4_BIT_MASK) >> CMIF_RSC_RGCH_SFM_CH_SFM4_BIT_LSB)

#define CMIF_RSC_RGCH_SFM_CH_SFM3_BIT_LSB                             (3)
#define CMIF_RSC_RGCH_SFM_CH_SFM3_BIT_WIDTH                           (1)
#define CMIF_RSC_RGCH_SFM_CH_SFM3_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_RGCH_SFM_CH_SFM3_BIT_WIDTH)-1) << CMIF_RSC_RGCH_SFM_CH_SFM3_BIT_LSB) )
#define CMIF_RSC_RGCH_SFM_CH_SFM3_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_RGCH_SFM_CH_SFM3_BIT_LSB)
#define CMIF_RSC_RGCH_SFM_CH_SFM3_FLD_RD(i)                           ((M_CMIF_RSC_RGCH_SFM_CH_RD(i) & CMIF_RSC_RGCH_SFM_CH_SFM3_BIT_MASK) >> CMIF_RSC_RGCH_SFM_CH_SFM3_BIT_LSB)

#define CMIF_RSC_RGCH_SFM_CH_SFM2_BIT_LSB                             (2)
#define CMIF_RSC_RGCH_SFM_CH_SFM2_BIT_WIDTH                           (1)
#define CMIF_RSC_RGCH_SFM_CH_SFM2_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_RGCH_SFM_CH_SFM2_BIT_WIDTH)-1) << CMIF_RSC_RGCH_SFM_CH_SFM2_BIT_LSB) )
#define CMIF_RSC_RGCH_SFM_CH_SFM2_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_RGCH_SFM_CH_SFM2_BIT_LSB)
#define CMIF_RSC_RGCH_SFM_CH_SFM2_FLD_RD(i)                           ((M_CMIF_RSC_RGCH_SFM_CH_RD(i) & CMIF_RSC_RGCH_SFM_CH_SFM2_BIT_MASK) >> CMIF_RSC_RGCH_SFM_CH_SFM2_BIT_LSB)

#define CMIF_RSC_RGCH_SFM_CH_SFM1_BIT_LSB                             (1)
#define CMIF_RSC_RGCH_SFM_CH_SFM1_BIT_WIDTH                           (1)
#define CMIF_RSC_RGCH_SFM_CH_SFM1_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_RGCH_SFM_CH_SFM1_BIT_WIDTH)-1) << CMIF_RSC_RGCH_SFM_CH_SFM1_BIT_LSB) )
#define CMIF_RSC_RGCH_SFM_CH_SFM1_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_RGCH_SFM_CH_SFM1_BIT_LSB)
#define CMIF_RSC_RGCH_SFM_CH_SFM1_FLD_RD(i)                           ((M_CMIF_RSC_RGCH_SFM_CH_RD(i) & CMIF_RSC_RGCH_SFM_CH_SFM1_BIT_MASK) >> CMIF_RSC_RGCH_SFM_CH_SFM1_BIT_LSB)

#define CMIF_RSC_RGCH_SFM_CH_SFM0_BIT_LSB                             (0)
#define CMIF_RSC_RGCH_SFM_CH_SFM0_BIT_WIDTH                           (1)
#define CMIF_RSC_RGCH_SFM_CH_SFM0_BIT_MASK                            ((UINT32) (((1<<CMIF_RSC_RGCH_SFM_CH_SFM0_BIT_WIDTH)-1) << CMIF_RSC_RGCH_SFM_CH_SFM0_BIT_LSB) )
#define CMIF_RSC_RGCH_SFM_CH_SFM0_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RSC_RGCH_SFM_CH_SFM0_BIT_LSB)
#define CMIF_RSC_RGCH_SFM_CH_SFM0_FLD_RD(i)                           ((M_CMIF_RSC_RGCH_SFM_CH_RD(i) & CMIF_RSC_RGCH_SFM_CH_SFM0_BIT_MASK) >> CMIF_RSC_RGCH_SFM_CH_SFM0_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT14_BIT_LSB                       (14)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT14_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT14_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_FRM_C_SLT14_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT14_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT14_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT14_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT14_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_LF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_LF_FRM_C_SLT14_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_FRM_C_SLT14_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT13_BIT_LSB                       (13)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT13_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT13_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_FRM_C_SLT13_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT13_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT13_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT13_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT13_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_LF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_LF_FRM_C_SLT13_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_FRM_C_SLT13_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT12_BIT_LSB                       (12)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT12_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT12_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_FRM_C_SLT12_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT12_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT12_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT12_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT12_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_LF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_LF_FRM_C_SLT12_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_FRM_C_SLT12_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT11_BIT_LSB                       (11)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT11_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT11_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_FRM_C_SLT11_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT11_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT11_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT11_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT11_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_LF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_LF_FRM_C_SLT11_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_FRM_C_SLT11_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT10_BIT_LSB                       (10)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT10_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT10_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_FRM_C_SLT10_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT10_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT10_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT10_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT10_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_LF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_LF_FRM_C_SLT10_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_FRM_C_SLT10_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT9_BIT_LSB                        (9)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT9_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT9_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_FRM_C_SLT9_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT9_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT9_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT9_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT9_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_LF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_LF_FRM_C_SLT9_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_FRM_C_SLT9_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT8_BIT_LSB                        (8)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT8_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT8_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_FRM_C_SLT8_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT8_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT8_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT8_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT8_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_LF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_LF_FRM_C_SLT8_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_FRM_C_SLT8_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT7_BIT_LSB                        (7)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT7_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT7_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_FRM_C_SLT7_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT7_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT7_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT7_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT7_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_LF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_LF_FRM_C_SLT7_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_FRM_C_SLT7_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT6_BIT_LSB                        (6)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT6_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT6_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_FRM_C_SLT6_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT6_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT6_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT6_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT6_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_LF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_LF_FRM_C_SLT6_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_FRM_C_SLT6_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT5_BIT_LSB                        (5)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT5_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT5_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_FRM_C_SLT5_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT5_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT5_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT5_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT5_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_LF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_LF_FRM_C_SLT5_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_FRM_C_SLT5_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT4_BIT_LSB                        (4)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT4_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT4_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_FRM_C_SLT4_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT4_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT4_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT4_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT4_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_LF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_LF_FRM_C_SLT4_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_FRM_C_SLT4_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT3_BIT_LSB                        (3)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT3_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT3_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_FRM_C_SLT3_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT3_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT3_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT3_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT3_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_LF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_LF_FRM_C_SLT3_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_FRM_C_SLT3_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT2_BIT_LSB                        (2)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT2_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT2_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_FRM_C_SLT2_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT2_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT2_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT2_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT2_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_LF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_LF_FRM_C_SLT2_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_FRM_C_SLT2_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT1_BIT_LSB                        (1)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT1_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT1_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_FRM_C_SLT1_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT1_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT1_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT1_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT1_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_LF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_LF_FRM_C_SLT1_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_FRM_C_SLT1_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT0_BIT_LSB                        (0)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT0_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT0_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_FRM_C_SLT0_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT0_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT0_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_LF_FRM_C_SLT0_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_FRM_C_SLT0_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_LF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_LF_FRM_C_SLT0_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_FRM_C_SLT0_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN14_BIT_LSB                      (14)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN14_BIT_WIDTH                    (1)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN14_BIT_MASK                     ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN14_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN14_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN14_FLD_WR(reg, val)             (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN14_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN14_FLD_RD(i)                    ((M_CMIF_RSC_DRX_PTN_LF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN14_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN14_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN13_BIT_LSB                      (13)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN13_BIT_WIDTH                    (1)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN13_BIT_MASK                     ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN13_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN13_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN13_FLD_WR(reg, val)             (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN13_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN13_FLD_RD(i)                    ((M_CMIF_RSC_DRX_PTN_LF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN13_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN13_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN12_BIT_LSB                      (12)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN12_BIT_WIDTH                    (1)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN12_BIT_MASK                     ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN12_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN12_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN12_FLD_WR(reg, val)             (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN12_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN12_FLD_RD(i)                    ((M_CMIF_RSC_DRX_PTN_LF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN12_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN12_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN11_BIT_LSB                      (11)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN11_BIT_WIDTH                    (1)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN11_BIT_MASK                     ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN11_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN11_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN11_FLD_WR(reg, val)             (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN11_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN11_FLD_RD(i)                    ((M_CMIF_RSC_DRX_PTN_LF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN11_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN11_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN10_BIT_LSB                      (10)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN10_BIT_WIDTH                    (1)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN10_BIT_MASK                     ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN10_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN10_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN10_FLD_WR(reg, val)             (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN10_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN10_FLD_RD(i)                    ((M_CMIF_RSC_DRX_PTN_LF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN10_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN10_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN9_BIT_LSB                       (9)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN9_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN9_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN9_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN9_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN9_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN9_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN9_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_LF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN9_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN9_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN8_BIT_LSB                       (8)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN8_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN8_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN8_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN8_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN8_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN8_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN8_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_LF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN8_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN8_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN7_BIT_LSB                       (7)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN7_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN7_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN7_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN7_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN7_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN7_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN7_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_LF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN7_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN7_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN6_BIT_LSB                       (6)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN6_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN6_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN6_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN6_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN6_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN6_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN6_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_LF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN6_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN6_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN5_BIT_LSB                       (5)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN5_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN5_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN5_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN5_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN5_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN5_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN5_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_LF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN5_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN5_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN4_BIT_LSB                       (4)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN4_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN4_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN4_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN4_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN4_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN4_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN4_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_LF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN4_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN4_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN3_BIT_LSB                       (3)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN3_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN3_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN3_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN3_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN3_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN3_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN3_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_LF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN3_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN3_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN2_BIT_LSB                       (2)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN2_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN2_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN2_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN2_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN2_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN2_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN2_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_LF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN2_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN2_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN1_BIT_LSB                       (1)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN1_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN1_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN1_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN1_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN1_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN1_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN1_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_LF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN1_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN1_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN0_BIT_LSB                       (0)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN0_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN0_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN0_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN0_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN0_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN0_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN0_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_LF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN0_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLTEN_C_EN0_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT14_BIT_LSB                       (14)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT14_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT14_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLT_C_SLT14_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT14_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT14_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT14_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT14_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_LF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLT_C_SLT14_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLT_C_SLT14_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT13_BIT_LSB                       (13)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT13_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT13_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLT_C_SLT13_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT13_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT13_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT13_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT13_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_LF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLT_C_SLT13_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLT_C_SLT13_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT12_BIT_LSB                       (12)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT12_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT12_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLT_C_SLT12_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT12_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT12_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT12_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT12_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_LF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLT_C_SLT12_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLT_C_SLT12_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT11_BIT_LSB                       (11)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT11_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT11_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLT_C_SLT11_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT11_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT11_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT11_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT11_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_LF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLT_C_SLT11_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLT_C_SLT11_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT10_BIT_LSB                       (10)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT10_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT10_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLT_C_SLT10_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT10_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT10_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT10_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT10_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_LF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLT_C_SLT10_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLT_C_SLT10_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT9_BIT_LSB                        (9)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT9_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT9_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLT_C_SLT9_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT9_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT9_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT9_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT9_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_LF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLT_C_SLT9_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLT_C_SLT9_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT8_BIT_LSB                        (8)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT8_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT8_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLT_C_SLT8_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT8_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT8_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT8_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT8_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_LF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLT_C_SLT8_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLT_C_SLT8_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT7_BIT_LSB                        (7)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT7_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT7_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLT_C_SLT7_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT7_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT7_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT7_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT7_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_LF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLT_C_SLT7_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLT_C_SLT7_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT6_BIT_LSB                        (6)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT6_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT6_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLT_C_SLT6_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT6_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT6_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT6_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT6_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_LF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLT_C_SLT6_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLT_C_SLT6_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT5_BIT_LSB                        (5)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT5_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT5_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLT_C_SLT5_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT5_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT5_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT5_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT5_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_LF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLT_C_SLT5_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLT_C_SLT5_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT4_BIT_LSB                        (4)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT4_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT4_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLT_C_SLT4_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT4_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT4_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT4_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT4_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_LF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLT_C_SLT4_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLT_C_SLT4_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT3_BIT_LSB                        (3)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT3_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT3_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLT_C_SLT3_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT3_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT3_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT3_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT3_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_LF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLT_C_SLT3_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLT_C_SLT3_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT2_BIT_LSB                        (2)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT2_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT2_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLT_C_SLT2_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT2_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT2_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT2_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT2_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_LF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLT_C_SLT2_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLT_C_SLT2_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT1_BIT_LSB                        (1)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT1_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT1_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLT_C_SLT1_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT1_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT1_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT1_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT1_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_LF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLT_C_SLT1_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLT_C_SLT1_BIT_LSB)

#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT0_BIT_LSB                        (0)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT0_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT0_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_LF_SLT_C_SLT0_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT0_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT0_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_LF_SLT_C_SLT0_BIT_LSB)
#define CMIF_RSC_DRX_PTN_LF_SLT_C_SLT0_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_LF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_LF_SLT_C_SLT0_BIT_MASK) >> CMIF_RSC_DRX_PTN_LF_SLT_C_SLT0_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT14_BIT_LSB                       (14)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT14_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT14_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_FRM_C_SLT14_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT14_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT14_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT14_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT14_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_HF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_HF_FRM_C_SLT14_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_FRM_C_SLT14_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT13_BIT_LSB                       (13)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT13_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT13_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_FRM_C_SLT13_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT13_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT13_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT13_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT13_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_HF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_HF_FRM_C_SLT13_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_FRM_C_SLT13_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT12_BIT_LSB                       (12)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT12_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT12_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_FRM_C_SLT12_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT12_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT12_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT12_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT12_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_HF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_HF_FRM_C_SLT12_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_FRM_C_SLT12_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT11_BIT_LSB                       (11)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT11_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT11_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_FRM_C_SLT11_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT11_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT11_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT11_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT11_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_HF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_HF_FRM_C_SLT11_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_FRM_C_SLT11_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT10_BIT_LSB                       (10)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT10_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT10_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_FRM_C_SLT10_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT10_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT10_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT10_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT10_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_HF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_HF_FRM_C_SLT10_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_FRM_C_SLT10_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT9_BIT_LSB                        (9)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT9_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT9_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_FRM_C_SLT9_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT9_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT9_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT9_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT9_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_HF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_HF_FRM_C_SLT9_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_FRM_C_SLT9_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT8_BIT_LSB                        (8)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT8_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT8_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_FRM_C_SLT8_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT8_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT8_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT8_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT8_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_HF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_HF_FRM_C_SLT8_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_FRM_C_SLT8_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT7_BIT_LSB                        (7)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT7_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT7_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_FRM_C_SLT7_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT7_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT7_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT7_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT7_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_HF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_HF_FRM_C_SLT7_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_FRM_C_SLT7_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT6_BIT_LSB                        (6)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT6_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT6_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_FRM_C_SLT6_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT6_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT6_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT6_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT6_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_HF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_HF_FRM_C_SLT6_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_FRM_C_SLT6_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT5_BIT_LSB                        (5)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT5_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT5_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_FRM_C_SLT5_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT5_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT5_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT5_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT5_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_HF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_HF_FRM_C_SLT5_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_FRM_C_SLT5_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT4_BIT_LSB                        (4)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT4_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT4_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_FRM_C_SLT4_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT4_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT4_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT4_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT4_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_HF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_HF_FRM_C_SLT4_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_FRM_C_SLT4_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT3_BIT_LSB                        (3)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT3_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT3_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_FRM_C_SLT3_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT3_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT3_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT3_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT3_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_HF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_HF_FRM_C_SLT3_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_FRM_C_SLT3_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT2_BIT_LSB                        (2)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT2_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT2_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_FRM_C_SLT2_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT2_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT2_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT2_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT2_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_HF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_HF_FRM_C_SLT2_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_FRM_C_SLT2_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT1_BIT_LSB                        (1)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT1_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT1_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_FRM_C_SLT1_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT1_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT1_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT1_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT1_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_HF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_HF_FRM_C_SLT1_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_FRM_C_SLT1_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT0_BIT_LSB                        (0)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT0_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT0_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_FRM_C_SLT0_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT0_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT0_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_HF_FRM_C_SLT0_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_FRM_C_SLT0_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_HF_FRM_C_RD(i) & CMIF_RSC_DRX_PTN_HF_FRM_C_SLT0_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_FRM_C_SLT0_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN14_BIT_LSB                      (14)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN14_BIT_WIDTH                    (1)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN14_BIT_MASK                     ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN14_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN14_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN14_FLD_WR(reg, val)             (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN14_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN14_FLD_RD(i)                    ((M_CMIF_RSC_DRX_PTN_HF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN14_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN14_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN13_BIT_LSB                      (13)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN13_BIT_WIDTH                    (1)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN13_BIT_MASK                     ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN13_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN13_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN13_FLD_WR(reg, val)             (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN13_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN13_FLD_RD(i)                    ((M_CMIF_RSC_DRX_PTN_HF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN13_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN13_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN12_BIT_LSB                      (12)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN12_BIT_WIDTH                    (1)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN12_BIT_MASK                     ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN12_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN12_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN12_FLD_WR(reg, val)             (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN12_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN12_FLD_RD(i)                    ((M_CMIF_RSC_DRX_PTN_HF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN12_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN12_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN11_BIT_LSB                      (11)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN11_BIT_WIDTH                    (1)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN11_BIT_MASK                     ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN11_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN11_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN11_FLD_WR(reg, val)             (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN11_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN11_FLD_RD(i)                    ((M_CMIF_RSC_DRX_PTN_HF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN11_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN11_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN10_BIT_LSB                      (10)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN10_BIT_WIDTH                    (1)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN10_BIT_MASK                     ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN10_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN10_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN10_FLD_WR(reg, val)             (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN10_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN10_FLD_RD(i)                    ((M_CMIF_RSC_DRX_PTN_HF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN10_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN10_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN9_BIT_LSB                       (9)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN9_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN9_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN9_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN9_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN9_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN9_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN9_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_HF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN9_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN9_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN8_BIT_LSB                       (8)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN8_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN8_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN8_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN8_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN8_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN8_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN8_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_HF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN8_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN8_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN7_BIT_LSB                       (7)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN7_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN7_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN7_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN7_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN7_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN7_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN7_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_HF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN7_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN7_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN6_BIT_LSB                       (6)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN6_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN6_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN6_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN6_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN6_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN6_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN6_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_HF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN6_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN6_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN5_BIT_LSB                       (5)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN5_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN5_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN5_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN5_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN5_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN5_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN5_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_HF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN5_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN5_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN4_BIT_LSB                       (4)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN4_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN4_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN4_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN4_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN4_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN4_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN4_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_HF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN4_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN4_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN3_BIT_LSB                       (3)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN3_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN3_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN3_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN3_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN3_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN3_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN3_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_HF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN3_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN3_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN2_BIT_LSB                       (2)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN2_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN2_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN2_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN2_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN2_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN2_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN2_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_HF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN2_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN2_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN1_BIT_LSB                       (1)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN1_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN1_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN1_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN1_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN1_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN1_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN1_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_HF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN1_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN1_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN0_BIT_LSB                       (0)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN0_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN0_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN0_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN0_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN0_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN0_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN0_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_HF_SLTEN_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN0_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLTEN_C_EN0_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT14_BIT_LSB                       (14)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT14_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT14_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLT_C_SLT14_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT14_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT14_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT14_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT14_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_HF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLT_C_SLT14_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLT_C_SLT14_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT13_BIT_LSB                       (13)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT13_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT13_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLT_C_SLT13_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT13_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT13_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT13_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT13_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_HF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLT_C_SLT13_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLT_C_SLT13_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT12_BIT_LSB                       (12)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT12_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT12_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLT_C_SLT12_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT12_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT12_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT12_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT12_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_HF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLT_C_SLT12_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLT_C_SLT12_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT11_BIT_LSB                       (11)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT11_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT11_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLT_C_SLT11_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT11_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT11_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT11_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT11_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_HF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLT_C_SLT11_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLT_C_SLT11_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT10_BIT_LSB                       (10)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT10_BIT_WIDTH                     (1)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT10_BIT_MASK                      ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLT_C_SLT10_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT10_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT10_FLD_WR(reg, val)              (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT10_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT10_FLD_RD(i)                     ((M_CMIF_RSC_DRX_PTN_HF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLT_C_SLT10_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLT_C_SLT10_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT9_BIT_LSB                        (9)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT9_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT9_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLT_C_SLT9_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT9_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT9_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT9_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT9_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_HF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLT_C_SLT9_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLT_C_SLT9_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT8_BIT_LSB                        (8)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT8_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT8_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLT_C_SLT8_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT8_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT8_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT8_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT8_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_HF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLT_C_SLT8_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLT_C_SLT8_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT7_BIT_LSB                        (7)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT7_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT7_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLT_C_SLT7_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT7_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT7_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT7_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT7_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_HF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLT_C_SLT7_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLT_C_SLT7_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT6_BIT_LSB                        (6)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT6_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT6_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLT_C_SLT6_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT6_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT6_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT6_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT6_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_HF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLT_C_SLT6_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLT_C_SLT6_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT5_BIT_LSB                        (5)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT5_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT5_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLT_C_SLT5_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT5_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT5_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT5_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT5_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_HF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLT_C_SLT5_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLT_C_SLT5_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT4_BIT_LSB                        (4)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT4_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT4_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLT_C_SLT4_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT4_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT4_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT4_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT4_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_HF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLT_C_SLT4_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLT_C_SLT4_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT3_BIT_LSB                        (3)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT3_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT3_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLT_C_SLT3_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT3_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT3_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT3_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT3_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_HF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLT_C_SLT3_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLT_C_SLT3_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT2_BIT_LSB                        (2)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT2_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT2_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLT_C_SLT2_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT2_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT2_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT2_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT2_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_HF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLT_C_SLT2_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLT_C_SLT2_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT1_BIT_LSB                        (1)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT1_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT1_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLT_C_SLT1_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT1_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT1_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT1_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT1_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_HF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLT_C_SLT1_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLT_C_SLT1_BIT_LSB)

#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT0_BIT_LSB                        (0)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT0_BIT_WIDTH                      (1)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT0_BIT_MASK                       ((UINT32) (((1<<CMIF_RSC_DRX_PTN_HF_SLT_C_SLT0_BIT_WIDTH)-1) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT0_BIT_LSB) )
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT0_FLD_WR(reg, val)               (reg |= (val) << CMIF_RSC_DRX_PTN_HF_SLT_C_SLT0_BIT_LSB)
#define CMIF_RSC_DRX_PTN_HF_SLT_C_SLT0_FLD_RD(i)                      ((M_CMIF_RSC_DRX_PTN_HF_SLT_C_RD(i) & CMIF_RSC_DRX_PTN_HF_SLT_C_SLT0_BIT_MASK) >> CMIF_RSC_DRX_PTN_HF_SLT_C_SLT0_BIT_LSB)

#define CMIF_RSC_SPECIAL_FRM_C_SLT14_BIT_LSB                          (14)
#define CMIF_RSC_SPECIAL_FRM_C_SLT14_BIT_WIDTH                        (1)
#define CMIF_RSC_SPECIAL_FRM_C_SLT14_BIT_MASK                         ((UINT32) (((1<<CMIF_RSC_SPECIAL_FRM_C_SLT14_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_FRM_C_SLT14_BIT_LSB) )
#define CMIF_RSC_SPECIAL_FRM_C_SLT14_FLD_WR(reg, val)                 (reg |= (val) << CMIF_RSC_SPECIAL_FRM_C_SLT14_BIT_LSB)
#define CMIF_RSC_SPECIAL_FRM_C_SLT14_FLD_RD(i)                        ((M_CMIF_RSC_SPECIAL_FRM_C_RD(i) & CMIF_RSC_SPECIAL_FRM_C_SLT14_BIT_MASK) >> CMIF_RSC_SPECIAL_FRM_C_SLT14_BIT_LSB)

#define CMIF_RSC_SPECIAL_FRM_C_SLT13_BIT_LSB                          (13)
#define CMIF_RSC_SPECIAL_FRM_C_SLT13_BIT_WIDTH                        (1)
#define CMIF_RSC_SPECIAL_FRM_C_SLT13_BIT_MASK                         ((UINT32) (((1<<CMIF_RSC_SPECIAL_FRM_C_SLT13_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_FRM_C_SLT13_BIT_LSB) )
#define CMIF_RSC_SPECIAL_FRM_C_SLT13_FLD_WR(reg, val)                 (reg |= (val) << CMIF_RSC_SPECIAL_FRM_C_SLT13_BIT_LSB)
#define CMIF_RSC_SPECIAL_FRM_C_SLT13_FLD_RD(i)                        ((M_CMIF_RSC_SPECIAL_FRM_C_RD(i) & CMIF_RSC_SPECIAL_FRM_C_SLT13_BIT_MASK) >> CMIF_RSC_SPECIAL_FRM_C_SLT13_BIT_LSB)

#define CMIF_RSC_SPECIAL_FRM_C_SLT12_BIT_LSB                          (12)
#define CMIF_RSC_SPECIAL_FRM_C_SLT12_BIT_WIDTH                        (1)
#define CMIF_RSC_SPECIAL_FRM_C_SLT12_BIT_MASK                         ((UINT32) (((1<<CMIF_RSC_SPECIAL_FRM_C_SLT12_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_FRM_C_SLT12_BIT_LSB) )
#define CMIF_RSC_SPECIAL_FRM_C_SLT12_FLD_WR(reg, val)                 (reg |= (val) << CMIF_RSC_SPECIAL_FRM_C_SLT12_BIT_LSB)
#define CMIF_RSC_SPECIAL_FRM_C_SLT12_FLD_RD(i)                        ((M_CMIF_RSC_SPECIAL_FRM_C_RD(i) & CMIF_RSC_SPECIAL_FRM_C_SLT12_BIT_MASK) >> CMIF_RSC_SPECIAL_FRM_C_SLT12_BIT_LSB)

#define CMIF_RSC_SPECIAL_FRM_C_SLT11_BIT_LSB                          (11)
#define CMIF_RSC_SPECIAL_FRM_C_SLT11_BIT_WIDTH                        (1)
#define CMIF_RSC_SPECIAL_FRM_C_SLT11_BIT_MASK                         ((UINT32) (((1<<CMIF_RSC_SPECIAL_FRM_C_SLT11_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_FRM_C_SLT11_BIT_LSB) )
#define CMIF_RSC_SPECIAL_FRM_C_SLT11_FLD_WR(reg, val)                 (reg |= (val) << CMIF_RSC_SPECIAL_FRM_C_SLT11_BIT_LSB)
#define CMIF_RSC_SPECIAL_FRM_C_SLT11_FLD_RD(i)                        ((M_CMIF_RSC_SPECIAL_FRM_C_RD(i) & CMIF_RSC_SPECIAL_FRM_C_SLT11_BIT_MASK) >> CMIF_RSC_SPECIAL_FRM_C_SLT11_BIT_LSB)

#define CMIF_RSC_SPECIAL_FRM_C_SLT10_BIT_LSB                          (10)
#define CMIF_RSC_SPECIAL_FRM_C_SLT10_BIT_WIDTH                        (1)
#define CMIF_RSC_SPECIAL_FRM_C_SLT10_BIT_MASK                         ((UINT32) (((1<<CMIF_RSC_SPECIAL_FRM_C_SLT10_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_FRM_C_SLT10_BIT_LSB) )
#define CMIF_RSC_SPECIAL_FRM_C_SLT10_FLD_WR(reg, val)                 (reg |= (val) << CMIF_RSC_SPECIAL_FRM_C_SLT10_BIT_LSB)
#define CMIF_RSC_SPECIAL_FRM_C_SLT10_FLD_RD(i)                        ((M_CMIF_RSC_SPECIAL_FRM_C_RD(i) & CMIF_RSC_SPECIAL_FRM_C_SLT10_BIT_MASK) >> CMIF_RSC_SPECIAL_FRM_C_SLT10_BIT_LSB)

#define CMIF_RSC_SPECIAL_FRM_C_SLT9_BIT_LSB                           (9)
#define CMIF_RSC_SPECIAL_FRM_C_SLT9_BIT_WIDTH                         (1)
#define CMIF_RSC_SPECIAL_FRM_C_SLT9_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_SPECIAL_FRM_C_SLT9_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_FRM_C_SLT9_BIT_LSB) )
#define CMIF_RSC_SPECIAL_FRM_C_SLT9_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_SPECIAL_FRM_C_SLT9_BIT_LSB)
#define CMIF_RSC_SPECIAL_FRM_C_SLT9_FLD_RD(i)                         ((M_CMIF_RSC_SPECIAL_FRM_C_RD(i) & CMIF_RSC_SPECIAL_FRM_C_SLT9_BIT_MASK) >> CMIF_RSC_SPECIAL_FRM_C_SLT9_BIT_LSB)

#define CMIF_RSC_SPECIAL_FRM_C_SLT8_BIT_LSB                           (8)
#define CMIF_RSC_SPECIAL_FRM_C_SLT8_BIT_WIDTH                         (1)
#define CMIF_RSC_SPECIAL_FRM_C_SLT8_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_SPECIAL_FRM_C_SLT8_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_FRM_C_SLT8_BIT_LSB) )
#define CMIF_RSC_SPECIAL_FRM_C_SLT8_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_SPECIAL_FRM_C_SLT8_BIT_LSB)
#define CMIF_RSC_SPECIAL_FRM_C_SLT8_FLD_RD(i)                         ((M_CMIF_RSC_SPECIAL_FRM_C_RD(i) & CMIF_RSC_SPECIAL_FRM_C_SLT8_BIT_MASK) >> CMIF_RSC_SPECIAL_FRM_C_SLT8_BIT_LSB)

#define CMIF_RSC_SPECIAL_FRM_C_SLT7_BIT_LSB                           (7)
#define CMIF_RSC_SPECIAL_FRM_C_SLT7_BIT_WIDTH                         (1)
#define CMIF_RSC_SPECIAL_FRM_C_SLT7_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_SPECIAL_FRM_C_SLT7_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_FRM_C_SLT7_BIT_LSB) )
#define CMIF_RSC_SPECIAL_FRM_C_SLT7_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_SPECIAL_FRM_C_SLT7_BIT_LSB)
#define CMIF_RSC_SPECIAL_FRM_C_SLT7_FLD_RD(i)                         ((M_CMIF_RSC_SPECIAL_FRM_C_RD(i) & CMIF_RSC_SPECIAL_FRM_C_SLT7_BIT_MASK) >> CMIF_RSC_SPECIAL_FRM_C_SLT7_BIT_LSB)

#define CMIF_RSC_SPECIAL_FRM_C_SLT6_BIT_LSB                           (6)
#define CMIF_RSC_SPECIAL_FRM_C_SLT6_BIT_WIDTH                         (1)
#define CMIF_RSC_SPECIAL_FRM_C_SLT6_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_SPECIAL_FRM_C_SLT6_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_FRM_C_SLT6_BIT_LSB) )
#define CMIF_RSC_SPECIAL_FRM_C_SLT6_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_SPECIAL_FRM_C_SLT6_BIT_LSB)
#define CMIF_RSC_SPECIAL_FRM_C_SLT6_FLD_RD(i)                         ((M_CMIF_RSC_SPECIAL_FRM_C_RD(i) & CMIF_RSC_SPECIAL_FRM_C_SLT6_BIT_MASK) >> CMIF_RSC_SPECIAL_FRM_C_SLT6_BIT_LSB)

#define CMIF_RSC_SPECIAL_FRM_C_SLT5_BIT_LSB                           (5)
#define CMIF_RSC_SPECIAL_FRM_C_SLT5_BIT_WIDTH                         (1)
#define CMIF_RSC_SPECIAL_FRM_C_SLT5_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_SPECIAL_FRM_C_SLT5_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_FRM_C_SLT5_BIT_LSB) )
#define CMIF_RSC_SPECIAL_FRM_C_SLT5_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_SPECIAL_FRM_C_SLT5_BIT_LSB)
#define CMIF_RSC_SPECIAL_FRM_C_SLT5_FLD_RD(i)                         ((M_CMIF_RSC_SPECIAL_FRM_C_RD(i) & CMIF_RSC_SPECIAL_FRM_C_SLT5_BIT_MASK) >> CMIF_RSC_SPECIAL_FRM_C_SLT5_BIT_LSB)

#define CMIF_RSC_SPECIAL_FRM_C_SLT4_BIT_LSB                           (4)
#define CMIF_RSC_SPECIAL_FRM_C_SLT4_BIT_WIDTH                         (1)
#define CMIF_RSC_SPECIAL_FRM_C_SLT4_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_SPECIAL_FRM_C_SLT4_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_FRM_C_SLT4_BIT_LSB) )
#define CMIF_RSC_SPECIAL_FRM_C_SLT4_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_SPECIAL_FRM_C_SLT4_BIT_LSB)
#define CMIF_RSC_SPECIAL_FRM_C_SLT4_FLD_RD(i)                         ((M_CMIF_RSC_SPECIAL_FRM_C_RD(i) & CMIF_RSC_SPECIAL_FRM_C_SLT4_BIT_MASK) >> CMIF_RSC_SPECIAL_FRM_C_SLT4_BIT_LSB)

#define CMIF_RSC_SPECIAL_FRM_C_SLT3_BIT_LSB                           (3)
#define CMIF_RSC_SPECIAL_FRM_C_SLT3_BIT_WIDTH                         (1)
#define CMIF_RSC_SPECIAL_FRM_C_SLT3_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_SPECIAL_FRM_C_SLT3_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_FRM_C_SLT3_BIT_LSB) )
#define CMIF_RSC_SPECIAL_FRM_C_SLT3_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_SPECIAL_FRM_C_SLT3_BIT_LSB)
#define CMIF_RSC_SPECIAL_FRM_C_SLT3_FLD_RD(i)                         ((M_CMIF_RSC_SPECIAL_FRM_C_RD(i) & CMIF_RSC_SPECIAL_FRM_C_SLT3_BIT_MASK) >> CMIF_RSC_SPECIAL_FRM_C_SLT3_BIT_LSB)

#define CMIF_RSC_SPECIAL_FRM_C_SLT2_BIT_LSB                           (2)
#define CMIF_RSC_SPECIAL_FRM_C_SLT2_BIT_WIDTH                         (1)
#define CMIF_RSC_SPECIAL_FRM_C_SLT2_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_SPECIAL_FRM_C_SLT2_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_FRM_C_SLT2_BIT_LSB) )
#define CMIF_RSC_SPECIAL_FRM_C_SLT2_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_SPECIAL_FRM_C_SLT2_BIT_LSB)
#define CMIF_RSC_SPECIAL_FRM_C_SLT2_FLD_RD(i)                         ((M_CMIF_RSC_SPECIAL_FRM_C_RD(i) & CMIF_RSC_SPECIAL_FRM_C_SLT2_BIT_MASK) >> CMIF_RSC_SPECIAL_FRM_C_SLT2_BIT_LSB)

#define CMIF_RSC_SPECIAL_FRM_C_SLT1_BIT_LSB                           (1)
#define CMIF_RSC_SPECIAL_FRM_C_SLT1_BIT_WIDTH                         (1)
#define CMIF_RSC_SPECIAL_FRM_C_SLT1_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_SPECIAL_FRM_C_SLT1_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_FRM_C_SLT1_BIT_LSB) )
#define CMIF_RSC_SPECIAL_FRM_C_SLT1_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_SPECIAL_FRM_C_SLT1_BIT_LSB)
#define CMIF_RSC_SPECIAL_FRM_C_SLT1_FLD_RD(i)                         ((M_CMIF_RSC_SPECIAL_FRM_C_RD(i) & CMIF_RSC_SPECIAL_FRM_C_SLT1_BIT_MASK) >> CMIF_RSC_SPECIAL_FRM_C_SLT1_BIT_LSB)

#define CMIF_RSC_SPECIAL_FRM_C_SLT0_BIT_LSB                           (0)
#define CMIF_RSC_SPECIAL_FRM_C_SLT0_BIT_WIDTH                         (1)
#define CMIF_RSC_SPECIAL_FRM_C_SLT0_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_SPECIAL_FRM_C_SLT0_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_FRM_C_SLT0_BIT_LSB) )
#define CMIF_RSC_SPECIAL_FRM_C_SLT0_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_SPECIAL_FRM_C_SLT0_BIT_LSB)
#define CMIF_RSC_SPECIAL_FRM_C_SLT0_FLD_RD(i)                         ((M_CMIF_RSC_SPECIAL_FRM_C_RD(i) & CMIF_RSC_SPECIAL_FRM_C_SLT0_BIT_MASK) >> CMIF_RSC_SPECIAL_FRM_C_SLT0_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLTEN_C_EN14_BIT_LSB                         (14)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN14_BIT_WIDTH                       (1)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN14_BIT_MASK                        ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLTEN_C_EN14_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLTEN_C_EN14_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLTEN_C_EN14_FLD_WR(reg, val)                (reg |= (val) << CMIF_RSC_SPECIAL_SLTEN_C_EN14_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN14_FLD_RD(i)                       ((M_CMIF_RSC_SPECIAL_SLTEN_C_RD(i) & CMIF_RSC_SPECIAL_SLTEN_C_EN14_BIT_MASK) >> CMIF_RSC_SPECIAL_SLTEN_C_EN14_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLTEN_C_EN13_BIT_LSB                         (13)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN13_BIT_WIDTH                       (1)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN13_BIT_MASK                        ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLTEN_C_EN13_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLTEN_C_EN13_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLTEN_C_EN13_FLD_WR(reg, val)                (reg |= (val) << CMIF_RSC_SPECIAL_SLTEN_C_EN13_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN13_FLD_RD(i)                       ((M_CMIF_RSC_SPECIAL_SLTEN_C_RD(i) & CMIF_RSC_SPECIAL_SLTEN_C_EN13_BIT_MASK) >> CMIF_RSC_SPECIAL_SLTEN_C_EN13_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLTEN_C_EN12_BIT_LSB                         (12)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN12_BIT_WIDTH                       (1)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN12_BIT_MASK                        ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLTEN_C_EN12_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLTEN_C_EN12_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLTEN_C_EN12_FLD_WR(reg, val)                (reg |= (val) << CMIF_RSC_SPECIAL_SLTEN_C_EN12_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN12_FLD_RD(i)                       ((M_CMIF_RSC_SPECIAL_SLTEN_C_RD(i) & CMIF_RSC_SPECIAL_SLTEN_C_EN12_BIT_MASK) >> CMIF_RSC_SPECIAL_SLTEN_C_EN12_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLTEN_C_EN11_BIT_LSB                         (11)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN11_BIT_WIDTH                       (1)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN11_BIT_MASK                        ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLTEN_C_EN11_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLTEN_C_EN11_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLTEN_C_EN11_FLD_WR(reg, val)                (reg |= (val) << CMIF_RSC_SPECIAL_SLTEN_C_EN11_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN11_FLD_RD(i)                       ((M_CMIF_RSC_SPECIAL_SLTEN_C_RD(i) & CMIF_RSC_SPECIAL_SLTEN_C_EN11_BIT_MASK) >> CMIF_RSC_SPECIAL_SLTEN_C_EN11_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLTEN_C_EN10_BIT_LSB                         (10)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN10_BIT_WIDTH                       (1)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN10_BIT_MASK                        ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLTEN_C_EN10_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLTEN_C_EN10_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLTEN_C_EN10_FLD_WR(reg, val)                (reg |= (val) << CMIF_RSC_SPECIAL_SLTEN_C_EN10_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN10_FLD_RD(i)                       ((M_CMIF_RSC_SPECIAL_SLTEN_C_RD(i) & CMIF_RSC_SPECIAL_SLTEN_C_EN10_BIT_MASK) >> CMIF_RSC_SPECIAL_SLTEN_C_EN10_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLTEN_C_EN9_BIT_LSB                          (9)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN9_BIT_WIDTH                        (1)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN9_BIT_MASK                         ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLTEN_C_EN9_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLTEN_C_EN9_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLTEN_C_EN9_FLD_WR(reg, val)                 (reg |= (val) << CMIF_RSC_SPECIAL_SLTEN_C_EN9_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN9_FLD_RD(i)                        ((M_CMIF_RSC_SPECIAL_SLTEN_C_RD(i) & CMIF_RSC_SPECIAL_SLTEN_C_EN9_BIT_MASK) >> CMIF_RSC_SPECIAL_SLTEN_C_EN9_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLTEN_C_EN8_BIT_LSB                          (8)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN8_BIT_WIDTH                        (1)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN8_BIT_MASK                         ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLTEN_C_EN8_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLTEN_C_EN8_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLTEN_C_EN8_FLD_WR(reg, val)                 (reg |= (val) << CMIF_RSC_SPECIAL_SLTEN_C_EN8_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN8_FLD_RD(i)                        ((M_CMIF_RSC_SPECIAL_SLTEN_C_RD(i) & CMIF_RSC_SPECIAL_SLTEN_C_EN8_BIT_MASK) >> CMIF_RSC_SPECIAL_SLTEN_C_EN8_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLTEN_C_EN7_BIT_LSB                          (7)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN7_BIT_WIDTH                        (1)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN7_BIT_MASK                         ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLTEN_C_EN7_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLTEN_C_EN7_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLTEN_C_EN7_FLD_WR(reg, val)                 (reg |= (val) << CMIF_RSC_SPECIAL_SLTEN_C_EN7_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN7_FLD_RD(i)                        ((M_CMIF_RSC_SPECIAL_SLTEN_C_RD(i) & CMIF_RSC_SPECIAL_SLTEN_C_EN7_BIT_MASK) >> CMIF_RSC_SPECIAL_SLTEN_C_EN7_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLTEN_C_EN6_BIT_LSB                          (6)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN6_BIT_WIDTH                        (1)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN6_BIT_MASK                         ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLTEN_C_EN6_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLTEN_C_EN6_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLTEN_C_EN6_FLD_WR(reg, val)                 (reg |= (val) << CMIF_RSC_SPECIAL_SLTEN_C_EN6_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN6_FLD_RD(i)                        ((M_CMIF_RSC_SPECIAL_SLTEN_C_RD(i) & CMIF_RSC_SPECIAL_SLTEN_C_EN6_BIT_MASK) >> CMIF_RSC_SPECIAL_SLTEN_C_EN6_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLTEN_C_EN5_BIT_LSB                          (5)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN5_BIT_WIDTH                        (1)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN5_BIT_MASK                         ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLTEN_C_EN5_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLTEN_C_EN5_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLTEN_C_EN5_FLD_WR(reg, val)                 (reg |= (val) << CMIF_RSC_SPECIAL_SLTEN_C_EN5_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN5_FLD_RD(i)                        ((M_CMIF_RSC_SPECIAL_SLTEN_C_RD(i) & CMIF_RSC_SPECIAL_SLTEN_C_EN5_BIT_MASK) >> CMIF_RSC_SPECIAL_SLTEN_C_EN5_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLTEN_C_EN4_BIT_LSB                          (4)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN4_BIT_WIDTH                        (1)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN4_BIT_MASK                         ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLTEN_C_EN4_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLTEN_C_EN4_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLTEN_C_EN4_FLD_WR(reg, val)                 (reg |= (val) << CMIF_RSC_SPECIAL_SLTEN_C_EN4_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN4_FLD_RD(i)                        ((M_CMIF_RSC_SPECIAL_SLTEN_C_RD(i) & CMIF_RSC_SPECIAL_SLTEN_C_EN4_BIT_MASK) >> CMIF_RSC_SPECIAL_SLTEN_C_EN4_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLTEN_C_EN3_BIT_LSB                          (3)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN3_BIT_WIDTH                        (1)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN3_BIT_MASK                         ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLTEN_C_EN3_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLTEN_C_EN3_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLTEN_C_EN3_FLD_WR(reg, val)                 (reg |= (val) << CMIF_RSC_SPECIAL_SLTEN_C_EN3_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN3_FLD_RD(i)                        ((M_CMIF_RSC_SPECIAL_SLTEN_C_RD(i) & CMIF_RSC_SPECIAL_SLTEN_C_EN3_BIT_MASK) >> CMIF_RSC_SPECIAL_SLTEN_C_EN3_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLTEN_C_EN2_BIT_LSB                          (2)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN2_BIT_WIDTH                        (1)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN2_BIT_MASK                         ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLTEN_C_EN2_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLTEN_C_EN2_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLTEN_C_EN2_FLD_WR(reg, val)                 (reg |= (val) << CMIF_RSC_SPECIAL_SLTEN_C_EN2_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN2_FLD_RD(i)                        ((M_CMIF_RSC_SPECIAL_SLTEN_C_RD(i) & CMIF_RSC_SPECIAL_SLTEN_C_EN2_BIT_MASK) >> CMIF_RSC_SPECIAL_SLTEN_C_EN2_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLTEN_C_EN1_BIT_LSB                          (1)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN1_BIT_WIDTH                        (1)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN1_BIT_MASK                         ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLTEN_C_EN1_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLTEN_C_EN1_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLTEN_C_EN1_FLD_WR(reg, val)                 (reg |= (val) << CMIF_RSC_SPECIAL_SLTEN_C_EN1_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN1_FLD_RD(i)                        ((M_CMIF_RSC_SPECIAL_SLTEN_C_RD(i) & CMIF_RSC_SPECIAL_SLTEN_C_EN1_BIT_MASK) >> CMIF_RSC_SPECIAL_SLTEN_C_EN1_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLTEN_C_EN0_BIT_LSB                          (0)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN0_BIT_WIDTH                        (1)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN0_BIT_MASK                         ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLTEN_C_EN0_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLTEN_C_EN0_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLTEN_C_EN0_FLD_WR(reg, val)                 (reg |= (val) << CMIF_RSC_SPECIAL_SLTEN_C_EN0_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLTEN_C_EN0_FLD_RD(i)                        ((M_CMIF_RSC_SPECIAL_SLTEN_C_RD(i) & CMIF_RSC_SPECIAL_SLTEN_C_EN0_BIT_MASK) >> CMIF_RSC_SPECIAL_SLTEN_C_EN0_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLT_C_SLT14_BIT_LSB                          (14)
#define CMIF_RSC_SPECIAL_SLT_C_SLT14_BIT_WIDTH                        (1)
#define CMIF_RSC_SPECIAL_SLT_C_SLT14_BIT_MASK                         ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLT_C_SLT14_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLT_C_SLT14_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLT_C_SLT14_FLD_WR(reg, val)                 (reg |= (val) << CMIF_RSC_SPECIAL_SLT_C_SLT14_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLT_C_SLT14_FLD_RD(i)                        ((M_CMIF_RSC_SPECIAL_SLT_C_RD(i) & CMIF_RSC_SPECIAL_SLT_C_SLT14_BIT_MASK) >> CMIF_RSC_SPECIAL_SLT_C_SLT14_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLT_C_SLT13_BIT_LSB                          (13)
#define CMIF_RSC_SPECIAL_SLT_C_SLT13_BIT_WIDTH                        (1)
#define CMIF_RSC_SPECIAL_SLT_C_SLT13_BIT_MASK                         ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLT_C_SLT13_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLT_C_SLT13_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLT_C_SLT13_FLD_WR(reg, val)                 (reg |= (val) << CMIF_RSC_SPECIAL_SLT_C_SLT13_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLT_C_SLT13_FLD_RD(i)                        ((M_CMIF_RSC_SPECIAL_SLT_C_RD(i) & CMIF_RSC_SPECIAL_SLT_C_SLT13_BIT_MASK) >> CMIF_RSC_SPECIAL_SLT_C_SLT13_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLT_C_SLT12_BIT_LSB                          (12)
#define CMIF_RSC_SPECIAL_SLT_C_SLT12_BIT_WIDTH                        (1)
#define CMIF_RSC_SPECIAL_SLT_C_SLT12_BIT_MASK                         ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLT_C_SLT12_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLT_C_SLT12_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLT_C_SLT12_FLD_WR(reg, val)                 (reg |= (val) << CMIF_RSC_SPECIAL_SLT_C_SLT12_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLT_C_SLT12_FLD_RD(i)                        ((M_CMIF_RSC_SPECIAL_SLT_C_RD(i) & CMIF_RSC_SPECIAL_SLT_C_SLT12_BIT_MASK) >> CMIF_RSC_SPECIAL_SLT_C_SLT12_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLT_C_SLT11_BIT_LSB                          (11)
#define CMIF_RSC_SPECIAL_SLT_C_SLT11_BIT_WIDTH                        (1)
#define CMIF_RSC_SPECIAL_SLT_C_SLT11_BIT_MASK                         ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLT_C_SLT11_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLT_C_SLT11_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLT_C_SLT11_FLD_WR(reg, val)                 (reg |= (val) << CMIF_RSC_SPECIAL_SLT_C_SLT11_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLT_C_SLT11_FLD_RD(i)                        ((M_CMIF_RSC_SPECIAL_SLT_C_RD(i) & CMIF_RSC_SPECIAL_SLT_C_SLT11_BIT_MASK) >> CMIF_RSC_SPECIAL_SLT_C_SLT11_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLT_C_SLT10_BIT_LSB                          (10)
#define CMIF_RSC_SPECIAL_SLT_C_SLT10_BIT_WIDTH                        (1)
#define CMIF_RSC_SPECIAL_SLT_C_SLT10_BIT_MASK                         ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLT_C_SLT10_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLT_C_SLT10_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLT_C_SLT10_FLD_WR(reg, val)                 (reg |= (val) << CMIF_RSC_SPECIAL_SLT_C_SLT10_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLT_C_SLT10_FLD_RD(i)                        ((M_CMIF_RSC_SPECIAL_SLT_C_RD(i) & CMIF_RSC_SPECIAL_SLT_C_SLT10_BIT_MASK) >> CMIF_RSC_SPECIAL_SLT_C_SLT10_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLT_C_SLT9_BIT_LSB                           (9)
#define CMIF_RSC_SPECIAL_SLT_C_SLT9_BIT_WIDTH                         (1)
#define CMIF_RSC_SPECIAL_SLT_C_SLT9_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLT_C_SLT9_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLT_C_SLT9_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLT_C_SLT9_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_SPECIAL_SLT_C_SLT9_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLT_C_SLT9_FLD_RD(i)                         ((M_CMIF_RSC_SPECIAL_SLT_C_RD(i) & CMIF_RSC_SPECIAL_SLT_C_SLT9_BIT_MASK) >> CMIF_RSC_SPECIAL_SLT_C_SLT9_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLT_C_SLT8_BIT_LSB                           (8)
#define CMIF_RSC_SPECIAL_SLT_C_SLT8_BIT_WIDTH                         (1)
#define CMIF_RSC_SPECIAL_SLT_C_SLT8_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLT_C_SLT8_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLT_C_SLT8_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLT_C_SLT8_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_SPECIAL_SLT_C_SLT8_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLT_C_SLT8_FLD_RD(i)                         ((M_CMIF_RSC_SPECIAL_SLT_C_RD(i) & CMIF_RSC_SPECIAL_SLT_C_SLT8_BIT_MASK) >> CMIF_RSC_SPECIAL_SLT_C_SLT8_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLT_C_SLT7_BIT_LSB                           (7)
#define CMIF_RSC_SPECIAL_SLT_C_SLT7_BIT_WIDTH                         (1)
#define CMIF_RSC_SPECIAL_SLT_C_SLT7_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLT_C_SLT7_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLT_C_SLT7_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLT_C_SLT7_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_SPECIAL_SLT_C_SLT7_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLT_C_SLT7_FLD_RD(i)                         ((M_CMIF_RSC_SPECIAL_SLT_C_RD(i) & CMIF_RSC_SPECIAL_SLT_C_SLT7_BIT_MASK) >> CMIF_RSC_SPECIAL_SLT_C_SLT7_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLT_C_SLT6_BIT_LSB                           (6)
#define CMIF_RSC_SPECIAL_SLT_C_SLT6_BIT_WIDTH                         (1)
#define CMIF_RSC_SPECIAL_SLT_C_SLT6_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLT_C_SLT6_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLT_C_SLT6_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLT_C_SLT6_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_SPECIAL_SLT_C_SLT6_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLT_C_SLT6_FLD_RD(i)                         ((M_CMIF_RSC_SPECIAL_SLT_C_RD(i) & CMIF_RSC_SPECIAL_SLT_C_SLT6_BIT_MASK) >> CMIF_RSC_SPECIAL_SLT_C_SLT6_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLT_C_SLT5_BIT_LSB                           (5)
#define CMIF_RSC_SPECIAL_SLT_C_SLT5_BIT_WIDTH                         (1)
#define CMIF_RSC_SPECIAL_SLT_C_SLT5_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLT_C_SLT5_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLT_C_SLT5_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLT_C_SLT5_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_SPECIAL_SLT_C_SLT5_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLT_C_SLT5_FLD_RD(i)                         ((M_CMIF_RSC_SPECIAL_SLT_C_RD(i) & CMIF_RSC_SPECIAL_SLT_C_SLT5_BIT_MASK) >> CMIF_RSC_SPECIAL_SLT_C_SLT5_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLT_C_SLT4_BIT_LSB                           (4)
#define CMIF_RSC_SPECIAL_SLT_C_SLT4_BIT_WIDTH                         (1)
#define CMIF_RSC_SPECIAL_SLT_C_SLT4_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLT_C_SLT4_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLT_C_SLT4_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLT_C_SLT4_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_SPECIAL_SLT_C_SLT4_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLT_C_SLT4_FLD_RD(i)                         ((M_CMIF_RSC_SPECIAL_SLT_C_RD(i) & CMIF_RSC_SPECIAL_SLT_C_SLT4_BIT_MASK) >> CMIF_RSC_SPECIAL_SLT_C_SLT4_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLT_C_SLT3_BIT_LSB                           (3)
#define CMIF_RSC_SPECIAL_SLT_C_SLT3_BIT_WIDTH                         (1)
#define CMIF_RSC_SPECIAL_SLT_C_SLT3_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLT_C_SLT3_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLT_C_SLT3_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLT_C_SLT3_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_SPECIAL_SLT_C_SLT3_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLT_C_SLT3_FLD_RD(i)                         ((M_CMIF_RSC_SPECIAL_SLT_C_RD(i) & CMIF_RSC_SPECIAL_SLT_C_SLT3_BIT_MASK) >> CMIF_RSC_SPECIAL_SLT_C_SLT3_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLT_C_SLT2_BIT_LSB                           (2)
#define CMIF_RSC_SPECIAL_SLT_C_SLT2_BIT_WIDTH                         (1)
#define CMIF_RSC_SPECIAL_SLT_C_SLT2_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLT_C_SLT2_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLT_C_SLT2_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLT_C_SLT2_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_SPECIAL_SLT_C_SLT2_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLT_C_SLT2_FLD_RD(i)                         ((M_CMIF_RSC_SPECIAL_SLT_C_RD(i) & CMIF_RSC_SPECIAL_SLT_C_SLT2_BIT_MASK) >> CMIF_RSC_SPECIAL_SLT_C_SLT2_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLT_C_SLT1_BIT_LSB                           (1)
#define CMIF_RSC_SPECIAL_SLT_C_SLT1_BIT_WIDTH                         (1)
#define CMIF_RSC_SPECIAL_SLT_C_SLT1_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLT_C_SLT1_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLT_C_SLT1_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLT_C_SLT1_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_SPECIAL_SLT_C_SLT1_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLT_C_SLT1_FLD_RD(i)                         ((M_CMIF_RSC_SPECIAL_SLT_C_RD(i) & CMIF_RSC_SPECIAL_SLT_C_SLT1_BIT_MASK) >> CMIF_RSC_SPECIAL_SLT_C_SLT1_BIT_LSB)

#define CMIF_RSC_SPECIAL_SLT_C_SLT0_BIT_LSB                           (0)
#define CMIF_RSC_SPECIAL_SLT_C_SLT0_BIT_WIDTH                         (1)
#define CMIF_RSC_SPECIAL_SLT_C_SLT0_BIT_MASK                          ((UINT32) (((1<<CMIF_RSC_SPECIAL_SLT_C_SLT0_BIT_WIDTH)-1) << CMIF_RSC_SPECIAL_SLT_C_SLT0_BIT_LSB) )
#define CMIF_RSC_SPECIAL_SLT_C_SLT0_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RSC_SPECIAL_SLT_C_SLT0_BIT_LSB)
#define CMIF_RSC_SPECIAL_SLT_C_SLT0_FLD_RD(i)                         ((M_CMIF_RSC_SPECIAL_SLT_C_RD(i) & CMIF_RSC_SPECIAL_SLT_C_SLT0_BIT_MASK) >> CMIF_RSC_SPECIAL_SLT_C_SLT0_BIT_LSB)

#endif /* __RSC_CMIF_H__ */
