{
  "Top": "pFFT",
  "RtlTop": "pFFT",
  "RtlPrefix": "",
  "RtlSubPrefix": "pFFT_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xazu7ev",
    "Package": "-fbvb900",
    "Speed": "-1-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "signal": {
      "index": "0",
      "direction": "in",
      "srcType": "POSIT*",
      "srcSize": "96",
      "hwRefs": [{
          "type": "port",
          "interface": "signal_r",
          "name": "signal_r",
          "usage": "data",
          "direction": "in"
        }]
    },
    "result": {
      "index": "1",
      "direction": "out",
      "srcType": "pFFTResult&",
      "srcSize": "12288",
      "hwRefs": [
        {
          "type": "port",
          "interface": "result_real_address0",
          "name": "result_real_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "result_real_ce0",
          "name": "result_real_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "result_real_we0",
          "name": "result_real_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "result_real_d0",
          "name": "result_real_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "result_imag_address0",
          "name": "result_imag_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "result_imag_ce0",
          "name": "result_imag_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "result_imag_we0",
          "name": "result_imag_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "result_imag_d0",
          "name": "result_imag_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_csim -code_analyzer=0",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "pFFT"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "37954 ~ 41730",
    "Latency": "37953"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "pFFT",
    "Version": "1.0",
    "DisplayName": "Pfft",
    "Revision": "2114031093",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_pFFT_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/posit.hpp",
      "..\/..\/posit_lib.cpp"
    ],
    "TestBench": ["..\/..\/posit_fft_test.cpp"],
    "Vhdl": [
      "impl\/vhdl\/pFFT_bitselect_1ns_154ns_32ns_1_1_1.vhd",
      "impl\/vhdl\/pFFT_dcmp_64ns_64ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/pFFT_dmul_64ns_64ns_64_6_max_dsp_1.vhd",
      "impl\/vhdl\/pFFT_double2posit.vhd",
      "impl\/vhdl\/pFFT_double2posit_mask_table_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/pFFT_double2posit_one_half_table_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/pFFT_dsub_64ns_64ns_64_5_full_dsp_1.vhd",
      "impl\/vhdl\/pFFT_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/pFFT_log_generic_double_s.vhd",
      "impl\/vhdl\/pFFT_log_generic_double_s_log0_lut_table_ap_fixed_double_0_5_64_array_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/pFFT_log_generic_double_s_log_inverse_lut_table_0_5_64_array_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/pFFT_log_generic_double_s_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/pFFT_log_generic_double_s_log_lut_table_ap_fixed_17_6_64_array_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/pFFT_log_generic_double_s_log_lut_table_ap_fixed_22_6_64_array_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/pFFT_log_generic_double_s_log_lut_table_ap_fixed_27_6_64_array_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/pFFT_log_generic_double_s_log_lut_table_ap_fixed_32_6_64_array_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/pFFT_log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_bkb.vhd",
      "impl\/vhdl\/pFFT_log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_cud.vhd",
      "impl\/vhdl\/pFFT_mac_muladd_16s_15ns_19s_31_4_1.vhd",
      "impl\/vhdl\/pFFT_mul_12s_66ns_76_1_1.vhd",
      "impl\/vhdl\/pFFT_mul_13s_71s_71_1_1.vhd",
      "impl\/vhdl\/pFFT_mul_28ns_28ns_55_1_1.vhd",
      "impl\/vhdl\/pFFT_mul_30ns_30ns_60_1_1.vhd",
      "impl\/vhdl\/pFFT_mul_43ns_36ns_79_1_1.vhd",
      "impl\/vhdl\/pFFT_mul_49ns_44ns_93_1_1.vhd",
      "impl\/vhdl\/pFFT_mul_50ns_50ns_99_1_1.vhd",
      "impl\/vhdl\/pFFT_mul_54s_6ns_54_1_1.vhd",
      "impl\/vhdl\/pFFT_mul_54s_67ns_120_1_1.vhd",
      "impl\/vhdl\/pFFT_mul_57ns_4ns_61_1_1.vhd",
      "impl\/vhdl\/pFFT_mul_58ns_6ns_63_1_1.vhd",
      "impl\/vhdl\/pFFT_mul_59ns_6ns_65_1_1.vhd",
      "impl\/vhdl\/pFFT_mul_59ns_61ns_119_1_1.vhd",
      "impl\/vhdl\/pFFT_mul_63ns_6ns_68_1_1.vhd",
      "impl\/vhdl\/pFFT_mul_68ns_6ns_73_1_1.vhd",
      "impl\/vhdl\/pFFT_mul_69ns_6ns_75_1_1.vhd",
      "impl\/vhdl\/pFFT_mul_73ns_6ns_78_1_1.vhd",
      "impl\/vhdl\/pFFT_pAccumulateFC.vhd",
      "impl\/vhdl\/pFFT_pAccumulateFC_Pipeline_VITIS_LOOP_1345_1.vhd",
      "impl\/vhdl\/pFFT_partselect_52ns_154ns_32ns_52_1_1.vhd",
      "impl\/vhdl\/pFFT_pNAngle.vhd",
      "impl\/vhdl\/pFFT_positAdd.vhd",
      "impl\/vhdl\/pFFT_positCos.vhd",
      "impl\/vhdl\/pFFT_positMul.vhd",
      "impl\/vhdl\/pFFT_pow_generic_double_s.vhd",
      "impl\/vhdl\/pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_ardEe.vhd",
      "impl\/vhdl\/pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrafYi.vhd",
      "impl\/vhdl\/pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arraeOg.vhd",
      "impl\/vhdl\/pFFT_pReduceAngle.vhd",
      "impl\/vhdl\/pFFT_sitodp_32ns_64_4_no_dsp_1.vhd",
      "impl\/vhdl\/pFFT_sitodp_32s_64_4_no_dsp_1.vhd",
      "impl\/vhdl\/pFFT_sparsemux_7_2_1_1_1.vhd",
      "impl\/vhdl\/pFFT_sparsemux_7_2_64_1_1.vhd",
      "impl\/vhdl\/pFFT_sparsemux_7_3_6_1_1.vhd",
      "impl\/vhdl\/pFFT_sparsemux_7_3_30_1_1.vhd",
      "impl\/vhdl\/pFFT_sparsemux_9_3_64_1_1.vhd",
      "impl\/vhdl\/pFFT_sparsemux_11_4_64_1_1.vhd",
      "impl\/vhdl\/pFFT.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/pFFT_bitselect_1ns_154ns_32ns_1_1_1.v",
      "impl\/verilog\/pFFT_dcmp_64ns_64ns_1_2_no_dsp_1.v",
      "impl\/verilog\/pFFT_dmul_64ns_64ns_64_6_max_dsp_1.v",
      "impl\/verilog\/pFFT_double2posit.v",
      "impl\/verilog\/pFFT_double2posit_mask_table_ROM_AUTO_1R.dat",
      "impl\/verilog\/pFFT_double2posit_mask_table_ROM_AUTO_1R.v",
      "impl\/verilog\/pFFT_double2posit_one_half_table_ROM_AUTO_1R.dat",
      "impl\/verilog\/pFFT_double2posit_one_half_table_ROM_AUTO_1R.v",
      "impl\/verilog\/pFFT_dsub_64ns_64ns_64_5_full_dsp_1.v",
      "impl\/verilog\/pFFT_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/pFFT_log_generic_double_s.v",
      "impl\/verilog\/pFFT_log_generic_double_s_log0_lut_table_ap_fixed_double_0_5_64_array_ROM_AUTO_1R.dat",
      "impl\/verilog\/pFFT_log_generic_double_s_log0_lut_table_ap_fixed_double_0_5_64_array_ROM_AUTO_1R.v",
      "impl\/verilog\/pFFT_log_generic_double_s_log_inverse_lut_table_0_5_64_array_ROM_AUTO_1R.dat",
      "impl\/verilog\/pFFT_log_generic_double_s_log_inverse_lut_table_0_5_64_array_ROM_AUTO_1R.v",
      "impl\/verilog\/pFFT_log_generic_double_s_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R.dat",
      "impl\/verilog\/pFFT_log_generic_double_s_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R.v",
      "impl\/verilog\/pFFT_log_generic_double_s_log_lut_table_ap_fixed_17_6_64_array_ROM_AUTO_1R.dat",
      "impl\/verilog\/pFFT_log_generic_double_s_log_lut_table_ap_fixed_17_6_64_array_ROM_AUTO_1R.v",
      "impl\/verilog\/pFFT_log_generic_double_s_log_lut_table_ap_fixed_22_6_64_array_ROM_AUTO_1R.dat",
      "impl\/verilog\/pFFT_log_generic_double_s_log_lut_table_ap_fixed_22_6_64_array_ROM_AUTO_1R.v",
      "impl\/verilog\/pFFT_log_generic_double_s_log_lut_table_ap_fixed_27_6_64_array_ROM_AUTO_1R.dat",
      "impl\/verilog\/pFFT_log_generic_double_s_log_lut_table_ap_fixed_27_6_64_array_ROM_AUTO_1R.v",
      "impl\/verilog\/pFFT_log_generic_double_s_log_lut_table_ap_fixed_32_6_64_array_ROM_AUTO_1R.dat",
      "impl\/verilog\/pFFT_log_generic_double_s_log_lut_table_ap_fixed_32_6_64_array_ROM_AUTO_1R.v",
      "impl\/verilog\/pFFT_log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_bkb.dat",
      "impl\/verilog\/pFFT_log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_bkb.v",
      "impl\/verilog\/pFFT_log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_cud.dat",
      "impl\/verilog\/pFFT_log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_cud.v",
      "impl\/verilog\/pFFT_mac_muladd_16s_15ns_19s_31_4_1.v",
      "impl\/verilog\/pFFT_mul_12s_66ns_76_1_1.v",
      "impl\/verilog\/pFFT_mul_13s_71s_71_1_1.v",
      "impl\/verilog\/pFFT_mul_28ns_28ns_55_1_1.v",
      "impl\/verilog\/pFFT_mul_30ns_30ns_60_1_1.v",
      "impl\/verilog\/pFFT_mul_43ns_36ns_79_1_1.v",
      "impl\/verilog\/pFFT_mul_49ns_44ns_93_1_1.v",
      "impl\/verilog\/pFFT_mul_50ns_50ns_99_1_1.v",
      "impl\/verilog\/pFFT_mul_54s_6ns_54_1_1.v",
      "impl\/verilog\/pFFT_mul_54s_67ns_120_1_1.v",
      "impl\/verilog\/pFFT_mul_57ns_4ns_61_1_1.v",
      "impl\/verilog\/pFFT_mul_58ns_6ns_63_1_1.v",
      "impl\/verilog\/pFFT_mul_59ns_6ns_65_1_1.v",
      "impl\/verilog\/pFFT_mul_59ns_61ns_119_1_1.v",
      "impl\/verilog\/pFFT_mul_63ns_6ns_68_1_1.v",
      "impl\/verilog\/pFFT_mul_68ns_6ns_73_1_1.v",
      "impl\/verilog\/pFFT_mul_69ns_6ns_75_1_1.v",
      "impl\/verilog\/pFFT_mul_73ns_6ns_78_1_1.v",
      "impl\/verilog\/pFFT_pAccumulateFC.v",
      "impl\/verilog\/pFFT_pAccumulateFC_Pipeline_VITIS_LOOP_1345_1.v",
      "impl\/verilog\/pFFT_partselect_52ns_154ns_32ns_52_1_1.v",
      "impl\/verilog\/pFFT_pNAngle.v",
      "impl\/verilog\/pFFT_positAdd.v",
      "impl\/verilog\/pFFT_positCos.v",
      "impl\/verilog\/pFFT_positMul.v",
      "impl\/verilog\/pFFT_pow_generic_double_s.v",
      "impl\/verilog\/pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_ardEe.dat",
      "impl\/verilog\/pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_ardEe.v",
      "impl\/verilog\/pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrafYi.dat",
      "impl\/verilog\/pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrafYi.v",
      "impl\/verilog\/pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arraeOg.dat",
      "impl\/verilog\/pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arraeOg.v",
      "impl\/verilog\/pFFT_pReduceAngle.v",
      "impl\/verilog\/pFFT_sitodp_32ns_64_4_no_dsp_1.v",
      "impl\/verilog\/pFFT_sitodp_32s_64_4_no_dsp_1.v",
      "impl\/verilog\/pFFT_sparsemux_7_2_1_1_1.v",
      "impl\/verilog\/pFFT_sparsemux_7_2_64_1_1.v",
      "impl\/verilog\/pFFT_sparsemux_7_3_6_1_1.v",
      "impl\/verilog\/pFFT_sparsemux_7_3_30_1_1.v",
      "impl\/verilog\/pFFT_sparsemux_9_3_64_1_1.v",
      "impl\/verilog\/pFFT_sparsemux_11_4_64_1_1.v",
      "impl\/verilog\/pFFT.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/pFFT_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/pFFT_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl",
      "impl\/misc\/pFFT_dsub_64ns_64ns_64_5_full_dsp_1_ip.tcl",
      "impl\/misc\/pFFT_sitodp_32ns_64_4_no_dsp_1_ip.tcl",
      "impl\/misc\/pFFT_sitodp_32s_64_4_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/pFFT.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "pFFT_dcmp_64ns_64ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name pFFT_dcmp_64ns_64ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "pFFT_dmul_64ns_64ns_64_6_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name pFFT_dmul_64ns_64ns_64_6_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "pFFT_dsub_64ns_64ns_64_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name pFFT_dsub_64ns_64ns_64_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "pFFT_sitodp_32ns_64_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name pFFT_sitodp_32ns_64_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "pFFT_sitodp_32s_64_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name pFFT_sitodp_32s_64_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "signal_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "40",
      "portMap": {"signal_r": "DATA"},
      "ports": ["signal_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "signal"
        }]
    },
    "result_real_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"result_real_address0": "DATA"},
      "ports": ["result_real_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "result"
        }]
    },
    "result_real_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "40",
      "portMap": {"result_real_d0": "DATA"},
      "ports": ["result_real_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "result"
        }]
    },
    "result_imag_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"result_imag_address0": "DATA"},
      "ports": ["result_imag_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "result"
        }]
    },
    "result_imag_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "40",
      "portMap": {"result_imag_d0": "DATA"},
      "ports": ["result_imag_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "result"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "signal_r": {
      "dir": "in",
      "width": "40"
    },
    "result_real_address0": {
      "dir": "out",
      "width": "6"
    },
    "result_real_ce0": {
      "dir": "out",
      "width": "1"
    },
    "result_real_we0": {
      "dir": "out",
      "width": "1"
    },
    "result_real_d0": {
      "dir": "out",
      "width": "40"
    },
    "result_imag_address0": {
      "dir": "out",
      "width": "6"
    },
    "result_imag_ce0": {
      "dir": "out",
      "width": "1"
    },
    "result_imag_we0": {
      "dir": "out",
      "width": "1"
    },
    "result_imag_d0": {
      "dir": "out",
      "width": "40"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "pFFT",
      "BindInstances": "icmp_ln1366_fu_160_p2 add_ln1366_fu_166_p2",
      "Instances": [{
          "ModuleName": "pAccumulateFC",
          "InstanceName": "grp_pAccumulateFC_fu_116",
          "BindInstances": "sitodp_32ns_64_4_no_dsp_1_U136 dmul_64ns_64ns_64_6_max_dsp_1_U135 dmul_64ns_64ns_64_6_max_dsp_1_U135 add_i321_i_fu_268_p2",
          "Instances": [
            {
              "ModuleName": "double2posit",
              "InstanceName": "grp_double2posit_fu_120",
              "BindInstances": "icmp_ln356_fu_363_p2 icmp_ln356_1_fu_369_p2 or_ln356_fu_375_p2 dcmp_64ns_64ns_1_2_no_dsp_1_U55 and_ln356_fu_381_p2 dcmp_64ns_64ns_1_2_no_dsp_1_U55 result_sign_fu_387_p2 xor_ln363_fu_399_p2 select_ln361_fu_420_p3 icmp_ln167_fu_464_p2 icmp_ln170_fu_480_p2 data_2_fu_489_p2 xor_ln184_fu_498_p2 xs_sig_fu_504_p2 xor_ln167_fu_532_p2 and_ln170_fu_538_p2 sparsemux_7_2_64_1_1_U57 dsub_64ns_64ns_64_5_full_dsp_1_U53 icmp_ln339_fu_603_p2 icmp_ln339_1_fu_609_p2 or_ln339_fu_615_p2 dcmp_64ns_64ns_1_2_no_dsp_1_U55 and_ln339_fu_619_p2 icmp_ln18_fu_628_p2 data_4_fu_648_p2 xs_sign_2_fu_674_p2 xs_exp_4_fu_679_p3 xs_sig_3_fu_685_p3 xor_ln39_fu_692_p2 xs_sig_4_fu_698_p2 xor_ln18_fu_718_p2 and_ln24_fu_724_p2 or_ln24_fu_729_p2 xor_ln24_fu_734_p2 icmp_ln19_fu_740_p2 icmp_ln19_1_fu_746_p2 or_ln19_fu_751_p2 and_ln19_fu_757_p2 and_ln19_1_fu_762_p2 sparsemux_9_3_64_1_1_U58 add_ln486_fu_843_p2 sub_ln18_fu_857_p2 select_ln18_fu_867_p3 lshr_ln18_fu_883_p2 shl_ln18_fu_889_p2 val_fu_915_p3 result_1_fu_923_p2 result_fu_929_p3 sitodp_32s_64_4_no_dsp_1_U56 dsub_64ns_64ns_64_5_full_dsp_1_U53 add_ln486_1_fu_1063_p2 sub_ln18_1_fu_1077_p2 select_ln18_2_fu_1087_p3 lshr_ln18_1_fu_1103_p2 shl_ln18_1_fu_1109_p2 val_1_fu_1135_p3 result_4_fu_1143_p2 mant_with_sf_fu_1149_p3 lshr_ln381_fu_1167_p2 sub_ln381_fu_1173_p2 shl_ln381_fu_1187_p2 mant_part_fu_1201_p3 add_ln401_fu_961_p2 icmp_ln401_fu_977_p2 SREG_fu_983_p2 SREG_1_fu_989_p3 SREG_2_fu_997_p2 SREG_3_fu_1003_p3 icmp_ln414_fu_1011_p2 mask_table_U one_half_table_U mask_table_50_U",
              "Instances": [
                {
                  "ModuleName": "log_generic_double_s",
                  "InstanceName": "grp_log_generic_double_s_fu_282",
                  "BindInstances": "x_is_0_fu_1106_p2 icmp_ln18_fu_1112_p2 icmp_ln18_3_fu_1118_p2 x_is_NaN_fu_1124_p2 icmp_ln18_4_fu_1138_p2 x_is_inf_fu_1144_p2 or_ln223_fu_1150_p2 or_ln223_1_fu_1156_p2 select_ln223_fu_2042_p3 mul_ln299_fu_1062_p0 select_ln275_1_fu_1791_p3 b_exp_fu_1798_p2 mul_12s_66ns_76_1_1_U1 mul_54s_6ns_54_1_1_U3 select_ln40_fu_1282_p3 mul_57ns_4ns_61_1_1_U10 mul_59ns_6ns_65_1_1_U5 mul_69ns_6ns_75_1_1_U8 mul_73ns_6ns_78_1_1_U9 mul_68ns_6ns_73_1_1_U7 mul_63ns_6ns_68_1_1_U6 mul_58ns_6ns_63_1_1_U4 mul_28ns_28ns_55_1_1_U2 sub_ln313_fu_1964_p2 add_ln316_fu_1996_p2 add_ln316_1_fu_2006_p2 add_ln316_4_fu_2024_p2 log_base_1_fu_2078_p2 log_base_2_fu_2084_p3 sub_ln348_fu_2888_p2 lshr_ln348_fu_2898_p2 log_base_l_fu_2918_p2 add_ln350_fu_2924_p2 bitselect_1ns_154ns_32ns_1_1_1_U11 r_exp_3_fu_2942_p2 r_exp_4_fu_2948_p3 out_exp_fu_2964_p2 add_ln355_fu_2970_p2 partselect_52ns_154ns_32ns_52_1_1_U12 log_inverse_lut_table_0_5_64_array_U log0_lut_table_ap_fixed_double_0_5_64_array_U log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_U log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_U log_lut_table_ap_fixed_12_6_64_array_U log_lut_table_ap_fixed_17_6_64_array_U log_lut_table_ap_fixed_22_6_64_array_U log_lut_table_ap_fixed_27_6_64_array_U log_lut_table_ap_fixed_32_6_64_array_U"
                },
                {
                  "ModuleName": "pow_generic_double_s",
                  "InstanceName": "grp_pow_generic_double_s_fu_305",
                  "BindInstances": "m_exp_fu_368_p2 y_is_0_fu_374_p2 icmp_ln18_fu_379_p2 icmp_ln18_1_fu_315_p2 y_is_inf_fu_384_p2 icmp_ln18_2_fu_321_p2 y_is_NaN_fu_389_p2 or_ln378_fu_394_p2 UnifiedRetVal_fu_1151_p2 xor_ln413_fu_928_p2 and_ln438_fu_933_p2 e_frac_1_fu_339_p2 e_frac_2_fu_345_p3 mul_54s_67ns_120_1_1_U39 sub_ln545_fu_414_p2 select_ln545_fu_423_p3 ashr_ln545_fu_439_p2 shl_ln545_fu_445_p2 m_fix_l_fu_459_p3 shl_ln546_fu_471_p2 ashr_ln546_fu_477_p2 m_fix_back_fu_483_p3 shl_ln552_fu_499_p2 select_ln553_fu_513_p3 shl_ln553_fu_529_p2 ashr_ln553_fu_535_p2 select_ln553_1_fu_541_p3 m_fix_0_in_in_v_v_fu_549_p3 mac_muladd_16s_15ns_19s_31_4_1_U41 mac_muladd_16s_15ns_19s_31_4_1_U41 icmp_ln563_fu_639_p2 add_ln563_1_fu_645_p2 select_ln563_fu_651_p3 r_exp_fu_659_p3 mul_13s_71s_71_1_1_U35 sub_ln574_fu_681_p2 exp_Z4_m_1_fu_756_p2 mul_43ns_36ns_79_1_1_U36 add_ln261_fu_805_p2 exp_Z2P_m_1_fu_814_p2 mul_49ns_44ns_93_1_1_U37 add_ln280_fu_876_p2 exp_Z1P_m_1_l_fu_885_p2 add_ln616_fu_937_p2 mul_50ns_50ns_99_1_1_U38 add_ln616_1_fu_953_p2 r_exp_1_fu_967_p2 r_exp_2_fu_972_p3 icmp_ln628_fu_597_p2 icmp_ln628_1_fu_603_p2 and_ln628_fu_979_p2 icmp_ln628_2_fu_993_p2 or_ln628_fu_999_p2 UnifiedRetVal_fu_1151_p6 out_sig_fu_1032_p3 out_exp_fu_1044_p2 xor_ln378_fu_1066_p2 and_ln431_fu_1071_p2 and_ln431_1_fu_1077_p2 xor_ln431_fu_1082_p2 or_ln431_fu_1087_p2 xor_ln438_fu_1092_p2 and_ln438_1_fu_1098_p2 and_ln438_2_fu_1104_p2 and_ln628_1_fu_1110_p2 xor_ln628_fu_1116_p2 icmp_ln645_fu_1122_p2 and_ln645_fu_1128_p2 and_ln645_1_fu_1134_p2 sparsemux_11_4_64_1_1_U40 pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
                }
              ]
            },
            {
              "ModuleName": "pAccumulateFC_Pipeline_VITIS_LOOP_1345_1",
              "InstanceName": "grp_pAccumulateFC_Pipeline_VITIS_LOOP_1345_1_fu_155",
              "BindInstances": "icmp_ln1345_fu_536_p2 add_ln1345_fu_542_p2 add_ln629_fu_609_p2 icmp_ln631_fu_623_p2 result_regime_27_fu_633_p3 y_sign_1_fu_640_p2 add_ln629_1_fu_697_p2 icmp_ln631_2_fu_711_p2 result_regime_23_fu_721_p3 add_ln629_2_fu_658_p2 icmp_ln631_3_fu_672_p2 result_regime_28_fu_688_p3 y_sign_3_fu_682_p2 sign_fu_754_p2 isZero_fu_759_p2 icmp_ln771_fu_795_p2 mul_30ns_30ns_60_1_1_U116 sf_r_14_fu_801_p2 sf_r_19_fu_823_p3 mantissa_13_fu_831_p3 regime_13_fu_839_p3 icmp_ln803_fu_1066_p2 icmp_ln804_fu_1071_p2 select_ln804_fu_1076_p3 select_ln820_fu_1083_p3 or_ln820_fu_1090_p2 regime_20_fu_1095_p3 select_ln820_12_fu_847_p3 or_ln820_7_fu_855_p2 mantissa_26_fu_861_p3 xor_ln820_fu_869_p2 sign_3_fu_875_p2 sign_4_fu_894_p2 isZero_1_fu_899_p2 icmp_ln771_1_fu_935_p2 mul_30ns_30ns_60_1_1_U116 sf_r_17_fu_941_p2 sf_r_20_fu_963_p3 mantissa_18_fu_971_p3 regime_16_fu_979_p3 icmp_ln803_1_fu_1021_p2 icmp_ln804_1_fu_1026_p2 select_ln804_1_fu_1031_p3 select_ln820_14_fu_1038_p3 or_ln820_2_fu_1045_p2 regime_22_fu_1050_p3 select_ln820_16_fu_987_p3 or_ln820_8_fu_995_p2 mantissa_29_fu_1001_p3 xor_ln820_1_fu_1009_p2 sign_5_fu_1015_p2",
              "Instances": [
                {
                  "ModuleName": "positCos",
                  "InstanceName": "grp_positCos_fu_382",
                  "BindInstances": "sf_r_fu_288_p2 icmp_ln771_fu_306_p2 mul_30ns_30ns_60_1_1_U90 sf_r_11_fu_354_p3 mantissa_6_fu_362_p3 regime_3_fu_370_p3 icmp_ln803_fu_400_p2 icmp_ln804_fu_405_p2 select_ln804_fu_410_p3 select_ln820_fu_417_p3 or_ln820_fu_424_p2 regime_10_fu_429_p3 select_ln820_5_fu_378_p3 or_ln820_2_fu_386_p2 mantissa_16_fu_392_p3 icmp_ln771_1_fu_462_p2 mul_30ns_30ns_60_1_1_U91 sf_r_12_fu_500_p3 mantissa_10_fu_508_p3 regime_5_fu_516_p3 icmp_ln803_1_fu_524_p2 icmp_ln804_1_fu_530_p2 select_ln804_1_fu_536_p3 or_ln820_3_fu_544_p2 regime_11_fu_549_p3 or_ln820_4_fu_557_p2 mantissa_17_fu_562_p3 sf_in_fu_569_p2 sf_in_1_fu_579_p2 icmp_ln631_fu_593_p2 result_regime_11_fu_603_p3 add_ln755_fu_621_p2 sf_r_8_fu_625_p2 icmp_ln771_2_fu_639_p2 mul_30ns_30ns_60_1_1_U92 sf_r_9_fu_653_p2 sf_r_13_fu_675_p3 mantissa_14_fu_683_p3 regime_8_fu_691_p3 icmp_ln803_2_fu_699_p2 icmp_ln804_2_fu_705_p2 select_ln804_2_fu_711_p3 or_ln820_5_fu_719_p2 regime_fu_724_p3 or_ln820_6_fu_731_p2 mantissa_18_fu_736_p3 sf_in_2_fu_747_p2 icmp_ln631_1_fu_761_p2 result_regime_fu_771_p3 negated_posit_sign_fu_848_p2",
                  "Instances": [
                    {
                      "ModuleName": "pReduceAngle",
                      "InstanceName": "grp_pReduceAngle_fu_169",
                      "BindInstances": "icmp_ln23_fu_397_p2 icmp_ln24_fu_403_p2 xor_ln25_fu_409_p2 icmp_ln25_fu_415_p2 and_ln25_fu_421_p2 absXGreaterEqual_5_fu_427_p2 mul_59ns_61ns_119_1_1_U84 select_ln680_fu_461_p3 icmp_ln703_fu_479_p2 add_ln800_fu_485_p2 regime_14_fu_491_p3 icmp_ln803_fu_499_p2 icmp_ln804_fu_505_p2 select_ln804_fu_511_p3 regime_fu_519_p3 icmp_ln23_1_fu_629_p2 icmp_ln24_1_fu_635_p2 and_ln24_fu_641_p2 xor_ln25_1_fu_647_p2 icmp_ln25_1_fu_653_p2 and_ln25_2_fu_659_p2 and_ln25_3_fu_665_p2 or_ln24_fu_671_p2 absXGreaterEqual_fu_677_p2 xor_ln27_fu_683_p2 not_m_angle_sign_fu_689_p2 retval_1_i_fu_695_p2 icmp_ln23_2_fu_701_p2 icmp_ln25_2_fu_707_p2 and_ln25_4_fu_713_p2 and_ln25_5_fu_719_p2 absXGreaterEqual_1_fu_725_p2 xor_ln27_1_fu_731_p2 retval_1_i9_fu_737_p2 icmp_ln23_3_fu_743_p2 icmp_ln24_2_fu_749_p2 and_ln24_1_fu_755_p2 xor_ln25_2_fu_761_p2 icmp_ln25_3_fu_767_p2 and_ln25_6_fu_773_p2 and_ln25_7_fu_779_p2 or_ln24_1_fu_785_p2 absXGreaterEqual_2_fu_791_p2 xor_ln27_2_fu_797_p2 not_y_sign_fu_803_p2 retval_1_i20_fu_809_p2 icmp_ln25_4_fu_823_p2 and_ln25_8_fu_829_p2 and_ln25_9_fu_835_p2 absXGreaterEqual_3_fu_841_p2 xor_ln27_3_fu_847_p2 retval_1_i31_fu_853_p2",
                      "Instances": [
                        {
                          "ModuleName": "positAdd",
                          "InstanceName": "grp_positAdd_fu_255",
                          "BindInstances": "icmp_ln541_fu_202_p2 sf_x_fu_216_p2 sf_y_fu_230_p2 icmp_ln541_1_fu_236_p2 xor_ln541_fu_242_p2 and_ln541_fu_248_p2 and_ln541_1_fu_254_p2 xor_ln542_fu_260_p2 xor_ln542_1_fu_266_p2 and_ln542_fu_272_p2 icmp_ln542_fu_278_p2 xor_ln542_2_fu_284_p2 and_ln542_1_fu_290_p2 or_ln542_fu_296_p2 or_ln542_1_fu_302_p2 empty_fu_308_p3 empty_74_fu_320_p3 empty_75_fu_328_p3 empty_76_fu_336_p3 mS_fu_344_p3 diff_fu_352_p2 sub_ln558_fu_370_p2 shl_ln558_fu_380_p2 lshr_ln558_fu_390_p2 mS_1_fu_404_p3 xor_ln559_fu_412_p2 mantissa_fu_418_p2 mantissa_19_fu_424_p2 mantissa_23_fu_544_p3 count_fu_557_p2 count_1_fu_575_p3 count_2_fu_583_p3 flag_1_fu_591_p2 add_ln101_fu_605_p2 count_3_fu_611_p3 count_4_fu_619_p3 flag_2_fu_631_p2 add_ln101_1_fu_645_p2 count_5_fu_651_p3 count_6_fu_659_p3 flag_3_fu_667_p2 add_ln101_2_fu_681_p2 count_7_fu_687_p3 count_8_fu_695_p3 flag_4_fu_703_p2 add_ln101_3_fu_717_p2 count_9_fu_723_p3 count_10_fu_731_p3 flag_5_fu_739_p2 add_ln101_4_fu_753_p2 count_11_fu_759_p3 count_12_fu_767_p3 flag_6_fu_779_p2 add_ln101_5_fu_793_p2 count_13_fu_799_p3 count_14_fu_807_p3 flag_7_fu_815_p2 add_ln101_6_fu_997_p2 count_15_fu_1002_p3 count_16_fu_1008_p3 flag_8_fu_1014_p2 add_ln101_7_fu_1018_p2 count_17_fu_1024_p3 count_18_fu_1032_p3 flag_9_fu_1039_p2 add_ln101_8_fu_1044_p2 count_19_fu_1050_p3 count_20_fu_1058_p3 flag_10_fu_1065_p2 add_ln101_9_fu_1070_p2 count_21_fu_1076_p3 count_22_fu_1084_p3 flag_11_fu_1091_p2 add_ln101_10_fu_1096_p2 count_23_fu_1102_p3 count_24_fu_1110_p3 flag_12_fu_1117_p2 add_ln101_11_fu_1122_p2 count_25_fu_1127_p3 count_26_fu_1133_p3 flag_13_fu_1139_p2 add_ln101_12_fu_1143_p2 count_27_fu_1149_p3 count_28_fu_1157_p3 flag_14_fu_1168_p2 add_ln101_13_fu_1173_p2 count_29_fu_1179_p3 count_30_fu_1187_p3 flag_15_fu_1194_p2 add_ln101_14_fu_1199_p2 count_31_fu_1205_p3 count_32_fu_1213_p3 flag_16_fu_1220_p2 add_ln101_15_fu_1225_p2 count_33_fu_1231_p3 count_34_fu_1239_p3 flag_17_fu_1246_p2 add_ln101_16_fu_1251_p2 count_35_fu_1256_p3 count_36_fu_1262_p3 flag_18_fu_1268_p2 add_ln101_17_fu_1272_p2 count_37_fu_1278_p3 count_38_fu_1286_p3 flag_19_fu_1293_p2 add_ln101_18_fu_1298_p2 count_39_fu_1304_p3 count_40_fu_1312_p3 flag_20_fu_1319_p2 add_ln101_19_fu_1324_p2 count_41_fu_1330_p3 count_42_fu_1338_p3 flag_21_fu_1345_p2 add_ln101_20_fu_1350_p2 count_43_fu_1356_p3 count_44_fu_1364_p3 flag_22_fu_1371_p2 add_ln101_21_fu_1376_p2 count_45_fu_1381_p3 count_46_fu_1387_p3 flag_23_fu_1393_p2 add_ln101_22_fu_1397_p2 count_47_fu_1403_p3 count_48_fu_1411_p3 flag_24_fu_1418_p2 add_ln101_23_fu_1423_p2 count_49_fu_1429_p3 count_50_fu_1437_p3 flag_25_fu_1444_p2 add_ln101_24_fu_1449_p2 count_51_fu_1455_p3 count_52_fu_1463_p3 flag_26_fu_1470_p2 add_ln101_25_fu_1475_p2 count_53_fu_1481_p3 count_54_fu_1489_p3 flag_27_fu_1496_p2 add_ln101_26_fu_1501_p2 count_55_fu_1506_p3 count_56_fu_1512_p3 flag_28_fu_1518_p2 add_ln101_27_fu_1522_p2 count_57_fu_1528_p3 count_58_fu_1536_p3 flag_29_fu_1543_p2 add_ln101_28_fu_1551_p2 count_59_fu_1557_p3 count_60_fu_1565_p3 SA_fu_1577_p2 icmp_ln567_fu_1587_p2 shl_ln567_fu_1596_p2 sub_ln567_fu_1602_p2 lshr_ln567_fu_1612_p2 mantissa_21_fu_1626_p3 regime_fu_1634_p2 icmp_ln601_fu_434_p2 and_ln601_fu_440_p2 and_ln601_1_fu_446_p2 select_ln611_fu_1639_p3 regime_13_fu_1659_p6 exponent_fu_504_p6 sign_fu_524_p6 and_ln601_2_fu_466_p2 isZero_fu_472_p2 or_ln605_fu_478_p2 xor_ln605_fu_484_p2 and_ln605_fu_490_p2 sparsemux_7_3_30_1_1_U70 sparsemux_7_3_6_1_1_U69 sparsemux_7_2_1_1_1_U67 sparsemux_7_2_1_1_1_U68"
                        },
                        {
                          "ModuleName": "positAdd",
                          "InstanceName": "grp_positAdd_fu_275",
                          "BindInstances": "icmp_ln541_fu_202_p2 sf_x_fu_216_p2 sf_y_fu_230_p2 icmp_ln541_1_fu_236_p2 xor_ln541_fu_242_p2 and_ln541_fu_248_p2 and_ln541_1_fu_254_p2 xor_ln542_fu_260_p2 xor_ln542_1_fu_266_p2 and_ln542_fu_272_p2 icmp_ln542_fu_278_p2 xor_ln542_2_fu_284_p2 and_ln542_1_fu_290_p2 or_ln542_fu_296_p2 or_ln542_1_fu_302_p2 empty_fu_308_p3 empty_74_fu_320_p3 empty_75_fu_328_p3 empty_76_fu_336_p3 mS_fu_344_p3 diff_fu_352_p2 sub_ln558_fu_370_p2 shl_ln558_fu_380_p2 lshr_ln558_fu_390_p2 mS_1_fu_404_p3 xor_ln559_fu_412_p2 mantissa_fu_418_p2 mantissa_19_fu_424_p2 mantissa_23_fu_544_p3 count_fu_557_p2 count_1_fu_575_p3 count_2_fu_583_p3 flag_1_fu_591_p2 add_ln101_fu_605_p2 count_3_fu_611_p3 count_4_fu_619_p3 flag_2_fu_631_p2 add_ln101_1_fu_645_p2 count_5_fu_651_p3 count_6_fu_659_p3 flag_3_fu_667_p2 add_ln101_2_fu_681_p2 count_7_fu_687_p3 count_8_fu_695_p3 flag_4_fu_703_p2 add_ln101_3_fu_717_p2 count_9_fu_723_p3 count_10_fu_731_p3 flag_5_fu_739_p2 add_ln101_4_fu_753_p2 count_11_fu_759_p3 count_12_fu_767_p3 flag_6_fu_779_p2 add_ln101_5_fu_793_p2 count_13_fu_799_p3 count_14_fu_807_p3 flag_7_fu_815_p2 add_ln101_6_fu_997_p2 count_15_fu_1002_p3 count_16_fu_1008_p3 flag_8_fu_1014_p2 add_ln101_7_fu_1018_p2 count_17_fu_1024_p3 count_18_fu_1032_p3 flag_9_fu_1039_p2 add_ln101_8_fu_1044_p2 count_19_fu_1050_p3 count_20_fu_1058_p3 flag_10_fu_1065_p2 add_ln101_9_fu_1070_p2 count_21_fu_1076_p3 count_22_fu_1084_p3 flag_11_fu_1091_p2 add_ln101_10_fu_1096_p2 count_23_fu_1102_p3 count_24_fu_1110_p3 flag_12_fu_1117_p2 add_ln101_11_fu_1122_p2 count_25_fu_1127_p3 count_26_fu_1133_p3 flag_13_fu_1139_p2 add_ln101_12_fu_1143_p2 count_27_fu_1149_p3 count_28_fu_1157_p3 flag_14_fu_1168_p2 add_ln101_13_fu_1173_p2 count_29_fu_1179_p3 count_30_fu_1187_p3 flag_15_fu_1194_p2 add_ln101_14_fu_1199_p2 count_31_fu_1205_p3 count_32_fu_1213_p3 flag_16_fu_1220_p2 add_ln101_15_fu_1225_p2 count_33_fu_1231_p3 count_34_fu_1239_p3 flag_17_fu_1246_p2 add_ln101_16_fu_1251_p2 count_35_fu_1256_p3 count_36_fu_1262_p3 flag_18_fu_1268_p2 add_ln101_17_fu_1272_p2 count_37_fu_1278_p3 count_38_fu_1286_p3 flag_19_fu_1293_p2 add_ln101_18_fu_1298_p2 count_39_fu_1304_p3 count_40_fu_1312_p3 flag_20_fu_1319_p2 add_ln101_19_fu_1324_p2 count_41_fu_1330_p3 count_42_fu_1338_p3 flag_21_fu_1345_p2 add_ln101_20_fu_1350_p2 count_43_fu_1356_p3 count_44_fu_1364_p3 flag_22_fu_1371_p2 add_ln101_21_fu_1376_p2 count_45_fu_1381_p3 count_46_fu_1387_p3 flag_23_fu_1393_p2 add_ln101_22_fu_1397_p2 count_47_fu_1403_p3 count_48_fu_1411_p3 flag_24_fu_1418_p2 add_ln101_23_fu_1423_p2 count_49_fu_1429_p3 count_50_fu_1437_p3 flag_25_fu_1444_p2 add_ln101_24_fu_1449_p2 count_51_fu_1455_p3 count_52_fu_1463_p3 flag_26_fu_1470_p2 add_ln101_25_fu_1475_p2 count_53_fu_1481_p3 count_54_fu_1489_p3 flag_27_fu_1496_p2 add_ln101_26_fu_1501_p2 count_55_fu_1506_p3 count_56_fu_1512_p3 flag_28_fu_1518_p2 add_ln101_27_fu_1522_p2 count_57_fu_1528_p3 count_58_fu_1536_p3 flag_29_fu_1543_p2 add_ln101_28_fu_1551_p2 count_59_fu_1557_p3 count_60_fu_1565_p3 SA_fu_1577_p2 icmp_ln567_fu_1587_p2 shl_ln567_fu_1596_p2 sub_ln567_fu_1602_p2 lshr_ln567_fu_1612_p2 mantissa_21_fu_1626_p3 regime_fu_1634_p2 icmp_ln601_fu_434_p2 and_ln601_fu_440_p2 and_ln601_1_fu_446_p2 select_ln611_fu_1639_p3 regime_13_fu_1659_p6 exponent_fu_504_p6 sign_fu_524_p6 and_ln601_2_fu_466_p2 isZero_fu_472_p2 or_ln605_fu_478_p2 xor_ln605_fu_484_p2 and_ln605_fu_490_p2 sparsemux_7_3_30_1_1_U70 sparsemux_7_3_6_1_1_U69 sparsemux_7_2_1_1_1_U67 sparsemux_7_2_1_1_1_U68"
                        },
                        {
                          "ModuleName": "positAdd",
                          "InstanceName": "grp_positAdd_fu_296",
                          "BindInstances": "icmp_ln541_fu_202_p2 sf_x_fu_216_p2 sf_y_fu_230_p2 icmp_ln541_1_fu_236_p2 xor_ln541_fu_242_p2 and_ln541_fu_248_p2 and_ln541_1_fu_254_p2 xor_ln542_fu_260_p2 xor_ln542_1_fu_266_p2 and_ln542_fu_272_p2 icmp_ln542_fu_278_p2 xor_ln542_2_fu_284_p2 and_ln542_1_fu_290_p2 or_ln542_fu_296_p2 or_ln542_1_fu_302_p2 empty_fu_308_p3 empty_74_fu_320_p3 empty_75_fu_328_p3 empty_76_fu_336_p3 mS_fu_344_p3 diff_fu_352_p2 sub_ln558_fu_370_p2 shl_ln558_fu_380_p2 lshr_ln558_fu_390_p2 mS_1_fu_404_p3 xor_ln559_fu_412_p2 mantissa_fu_418_p2 mantissa_19_fu_424_p2 mantissa_23_fu_544_p3 count_fu_557_p2 count_1_fu_575_p3 count_2_fu_583_p3 flag_1_fu_591_p2 add_ln101_fu_605_p2 count_3_fu_611_p3 count_4_fu_619_p3 flag_2_fu_631_p2 add_ln101_1_fu_645_p2 count_5_fu_651_p3 count_6_fu_659_p3 flag_3_fu_667_p2 add_ln101_2_fu_681_p2 count_7_fu_687_p3 count_8_fu_695_p3 flag_4_fu_703_p2 add_ln101_3_fu_717_p2 count_9_fu_723_p3 count_10_fu_731_p3 flag_5_fu_739_p2 add_ln101_4_fu_753_p2 count_11_fu_759_p3 count_12_fu_767_p3 flag_6_fu_779_p2 add_ln101_5_fu_793_p2 count_13_fu_799_p3 count_14_fu_807_p3 flag_7_fu_815_p2 add_ln101_6_fu_997_p2 count_15_fu_1002_p3 count_16_fu_1008_p3 flag_8_fu_1014_p2 add_ln101_7_fu_1018_p2 count_17_fu_1024_p3 count_18_fu_1032_p3 flag_9_fu_1039_p2 add_ln101_8_fu_1044_p2 count_19_fu_1050_p3 count_20_fu_1058_p3 flag_10_fu_1065_p2 add_ln101_9_fu_1070_p2 count_21_fu_1076_p3 count_22_fu_1084_p3 flag_11_fu_1091_p2 add_ln101_10_fu_1096_p2 count_23_fu_1102_p3 count_24_fu_1110_p3 flag_12_fu_1117_p2 add_ln101_11_fu_1122_p2 count_25_fu_1127_p3 count_26_fu_1133_p3 flag_13_fu_1139_p2 add_ln101_12_fu_1143_p2 count_27_fu_1149_p3 count_28_fu_1157_p3 flag_14_fu_1168_p2 add_ln101_13_fu_1173_p2 count_29_fu_1179_p3 count_30_fu_1187_p3 flag_15_fu_1194_p2 add_ln101_14_fu_1199_p2 count_31_fu_1205_p3 count_32_fu_1213_p3 flag_16_fu_1220_p2 add_ln101_15_fu_1225_p2 count_33_fu_1231_p3 count_34_fu_1239_p3 flag_17_fu_1246_p2 add_ln101_16_fu_1251_p2 count_35_fu_1256_p3 count_36_fu_1262_p3 flag_18_fu_1268_p2 add_ln101_17_fu_1272_p2 count_37_fu_1278_p3 count_38_fu_1286_p3 flag_19_fu_1293_p2 add_ln101_18_fu_1298_p2 count_39_fu_1304_p3 count_40_fu_1312_p3 flag_20_fu_1319_p2 add_ln101_19_fu_1324_p2 count_41_fu_1330_p3 count_42_fu_1338_p3 flag_21_fu_1345_p2 add_ln101_20_fu_1350_p2 count_43_fu_1356_p3 count_44_fu_1364_p3 flag_22_fu_1371_p2 add_ln101_21_fu_1376_p2 count_45_fu_1381_p3 count_46_fu_1387_p3 flag_23_fu_1393_p2 add_ln101_22_fu_1397_p2 count_47_fu_1403_p3 count_48_fu_1411_p3 flag_24_fu_1418_p2 add_ln101_23_fu_1423_p2 count_49_fu_1429_p3 count_50_fu_1437_p3 flag_25_fu_1444_p2 add_ln101_24_fu_1449_p2 count_51_fu_1455_p3 count_52_fu_1463_p3 flag_26_fu_1470_p2 add_ln101_25_fu_1475_p2 count_53_fu_1481_p3 count_54_fu_1489_p3 flag_27_fu_1496_p2 add_ln101_26_fu_1501_p2 count_55_fu_1506_p3 count_56_fu_1512_p3 flag_28_fu_1518_p2 add_ln101_27_fu_1522_p2 count_57_fu_1528_p3 count_58_fu_1536_p3 flag_29_fu_1543_p2 add_ln101_28_fu_1551_p2 count_59_fu_1557_p3 count_60_fu_1565_p3 SA_fu_1577_p2 icmp_ln567_fu_1587_p2 shl_ln567_fu_1596_p2 sub_ln567_fu_1602_p2 lshr_ln567_fu_1612_p2 mantissa_21_fu_1626_p3 regime_fu_1634_p2 icmp_ln601_fu_434_p2 and_ln601_fu_440_p2 and_ln601_1_fu_446_p2 select_ln611_fu_1639_p3 regime_13_fu_1659_p6 exponent_fu_504_p6 sign_fu_524_p6 and_ln601_2_fu_466_p2 isZero_fu_472_p2 or_ln605_fu_478_p2 xor_ln605_fu_484_p2 and_ln605_fu_490_p2 sparsemux_7_3_30_1_1_U70 sparsemux_7_3_6_1_1_U69 sparsemux_7_2_1_1_1_U67 sparsemux_7_2_1_1_1_U68"
                        }
                      ]
                    },
                    {
                      "ModuleName": "positAdd",
                      "InstanceName": "grp_positAdd_fu_177",
                      "BindInstances": "icmp_ln541_fu_202_p2 sf_x_fu_216_p2 sf_y_fu_230_p2 icmp_ln541_1_fu_236_p2 xor_ln541_fu_242_p2 and_ln541_fu_248_p2 and_ln541_1_fu_254_p2 xor_ln542_fu_260_p2 xor_ln542_1_fu_266_p2 and_ln542_fu_272_p2 icmp_ln542_fu_278_p2 xor_ln542_2_fu_284_p2 and_ln542_1_fu_290_p2 or_ln542_fu_296_p2 or_ln542_1_fu_302_p2 empty_fu_308_p3 empty_74_fu_320_p3 empty_75_fu_328_p3 empty_76_fu_336_p3 mS_fu_344_p3 diff_fu_352_p2 sub_ln558_fu_370_p2 shl_ln558_fu_380_p2 lshr_ln558_fu_390_p2 mS_1_fu_404_p3 xor_ln559_fu_412_p2 mantissa_fu_418_p2 mantissa_19_fu_424_p2 mantissa_23_fu_544_p3 count_fu_557_p2 count_1_fu_575_p3 count_2_fu_583_p3 flag_1_fu_591_p2 add_ln101_fu_605_p2 count_3_fu_611_p3 count_4_fu_619_p3 flag_2_fu_631_p2 add_ln101_1_fu_645_p2 count_5_fu_651_p3 count_6_fu_659_p3 flag_3_fu_667_p2 add_ln101_2_fu_681_p2 count_7_fu_687_p3 count_8_fu_695_p3 flag_4_fu_703_p2 add_ln101_3_fu_717_p2 count_9_fu_723_p3 count_10_fu_731_p3 flag_5_fu_739_p2 add_ln101_4_fu_753_p2 count_11_fu_759_p3 count_12_fu_767_p3 flag_6_fu_779_p2 add_ln101_5_fu_793_p2 count_13_fu_799_p3 count_14_fu_807_p3 flag_7_fu_815_p2 add_ln101_6_fu_997_p2 count_15_fu_1002_p3 count_16_fu_1008_p3 flag_8_fu_1014_p2 add_ln101_7_fu_1018_p2 count_17_fu_1024_p3 count_18_fu_1032_p3 flag_9_fu_1039_p2 add_ln101_8_fu_1044_p2 count_19_fu_1050_p3 count_20_fu_1058_p3 flag_10_fu_1065_p2 add_ln101_9_fu_1070_p2 count_21_fu_1076_p3 count_22_fu_1084_p3 flag_11_fu_1091_p2 add_ln101_10_fu_1096_p2 count_23_fu_1102_p3 count_24_fu_1110_p3 flag_12_fu_1117_p2 add_ln101_11_fu_1122_p2 count_25_fu_1127_p3 count_26_fu_1133_p3 flag_13_fu_1139_p2 add_ln101_12_fu_1143_p2 count_27_fu_1149_p3 count_28_fu_1157_p3 flag_14_fu_1168_p2 add_ln101_13_fu_1173_p2 count_29_fu_1179_p3 count_30_fu_1187_p3 flag_15_fu_1194_p2 add_ln101_14_fu_1199_p2 count_31_fu_1205_p3 count_32_fu_1213_p3 flag_16_fu_1220_p2 add_ln101_15_fu_1225_p2 count_33_fu_1231_p3 count_34_fu_1239_p3 flag_17_fu_1246_p2 add_ln101_16_fu_1251_p2 count_35_fu_1256_p3 count_36_fu_1262_p3 flag_18_fu_1268_p2 add_ln101_17_fu_1272_p2 count_37_fu_1278_p3 count_38_fu_1286_p3 flag_19_fu_1293_p2 add_ln101_18_fu_1298_p2 count_39_fu_1304_p3 count_40_fu_1312_p3 flag_20_fu_1319_p2 add_ln101_19_fu_1324_p2 count_41_fu_1330_p3 count_42_fu_1338_p3 flag_21_fu_1345_p2 add_ln101_20_fu_1350_p2 count_43_fu_1356_p3 count_44_fu_1364_p3 flag_22_fu_1371_p2 add_ln101_21_fu_1376_p2 count_45_fu_1381_p3 count_46_fu_1387_p3 flag_23_fu_1393_p2 add_ln101_22_fu_1397_p2 count_47_fu_1403_p3 count_48_fu_1411_p3 flag_24_fu_1418_p2 add_ln101_23_fu_1423_p2 count_49_fu_1429_p3 count_50_fu_1437_p3 flag_25_fu_1444_p2 add_ln101_24_fu_1449_p2 count_51_fu_1455_p3 count_52_fu_1463_p3 flag_26_fu_1470_p2 add_ln101_25_fu_1475_p2 count_53_fu_1481_p3 count_54_fu_1489_p3 flag_27_fu_1496_p2 add_ln101_26_fu_1501_p2 count_55_fu_1506_p3 count_56_fu_1512_p3 flag_28_fu_1518_p2 add_ln101_27_fu_1522_p2 count_57_fu_1528_p3 count_58_fu_1536_p3 flag_29_fu_1543_p2 add_ln101_28_fu_1551_p2 count_59_fu_1557_p3 count_60_fu_1565_p3 SA_fu_1577_p2 icmp_ln567_fu_1587_p2 shl_ln567_fu_1596_p2 sub_ln567_fu_1602_p2 lshr_ln567_fu_1612_p2 mantissa_21_fu_1626_p3 regime_fu_1634_p2 icmp_ln601_fu_434_p2 and_ln601_fu_440_p2 and_ln601_1_fu_446_p2 select_ln611_fu_1639_p3 regime_13_fu_1659_p6 exponent_fu_504_p6 sign_fu_524_p6 and_ln601_2_fu_466_p2 isZero_fu_472_p2 or_ln605_fu_478_p2 xor_ln605_fu_484_p2 and_ln605_fu_490_p2 sparsemux_7_3_30_1_1_U70 sparsemux_7_3_6_1_1_U69 sparsemux_7_2_1_1_1_U67 sparsemux_7_2_1_1_1_U68"
                    },
                    {
                      "ModuleName": "positAdd",
                      "InstanceName": "grp_positAdd_fu_198",
                      "BindInstances": "icmp_ln541_fu_202_p2 sf_x_fu_216_p2 sf_y_fu_230_p2 icmp_ln541_1_fu_236_p2 xor_ln541_fu_242_p2 and_ln541_fu_248_p2 and_ln541_1_fu_254_p2 xor_ln542_fu_260_p2 xor_ln542_1_fu_266_p2 and_ln542_fu_272_p2 icmp_ln542_fu_278_p2 xor_ln542_2_fu_284_p2 and_ln542_1_fu_290_p2 or_ln542_fu_296_p2 or_ln542_1_fu_302_p2 empty_fu_308_p3 empty_74_fu_320_p3 empty_75_fu_328_p3 empty_76_fu_336_p3 mS_fu_344_p3 diff_fu_352_p2 sub_ln558_fu_370_p2 shl_ln558_fu_380_p2 lshr_ln558_fu_390_p2 mS_1_fu_404_p3 xor_ln559_fu_412_p2 mantissa_fu_418_p2 mantissa_19_fu_424_p2 mantissa_23_fu_544_p3 count_fu_557_p2 count_1_fu_575_p3 count_2_fu_583_p3 flag_1_fu_591_p2 add_ln101_fu_605_p2 count_3_fu_611_p3 count_4_fu_619_p3 flag_2_fu_631_p2 add_ln101_1_fu_645_p2 count_5_fu_651_p3 count_6_fu_659_p3 flag_3_fu_667_p2 add_ln101_2_fu_681_p2 count_7_fu_687_p3 count_8_fu_695_p3 flag_4_fu_703_p2 add_ln101_3_fu_717_p2 count_9_fu_723_p3 count_10_fu_731_p3 flag_5_fu_739_p2 add_ln101_4_fu_753_p2 count_11_fu_759_p3 count_12_fu_767_p3 flag_6_fu_779_p2 add_ln101_5_fu_793_p2 count_13_fu_799_p3 count_14_fu_807_p3 flag_7_fu_815_p2 add_ln101_6_fu_997_p2 count_15_fu_1002_p3 count_16_fu_1008_p3 flag_8_fu_1014_p2 add_ln101_7_fu_1018_p2 count_17_fu_1024_p3 count_18_fu_1032_p3 flag_9_fu_1039_p2 add_ln101_8_fu_1044_p2 count_19_fu_1050_p3 count_20_fu_1058_p3 flag_10_fu_1065_p2 add_ln101_9_fu_1070_p2 count_21_fu_1076_p3 count_22_fu_1084_p3 flag_11_fu_1091_p2 add_ln101_10_fu_1096_p2 count_23_fu_1102_p3 count_24_fu_1110_p3 flag_12_fu_1117_p2 add_ln101_11_fu_1122_p2 count_25_fu_1127_p3 count_26_fu_1133_p3 flag_13_fu_1139_p2 add_ln101_12_fu_1143_p2 count_27_fu_1149_p3 count_28_fu_1157_p3 flag_14_fu_1168_p2 add_ln101_13_fu_1173_p2 count_29_fu_1179_p3 count_30_fu_1187_p3 flag_15_fu_1194_p2 add_ln101_14_fu_1199_p2 count_31_fu_1205_p3 count_32_fu_1213_p3 flag_16_fu_1220_p2 add_ln101_15_fu_1225_p2 count_33_fu_1231_p3 count_34_fu_1239_p3 flag_17_fu_1246_p2 add_ln101_16_fu_1251_p2 count_35_fu_1256_p3 count_36_fu_1262_p3 flag_18_fu_1268_p2 add_ln101_17_fu_1272_p2 count_37_fu_1278_p3 count_38_fu_1286_p3 flag_19_fu_1293_p2 add_ln101_18_fu_1298_p2 count_39_fu_1304_p3 count_40_fu_1312_p3 flag_20_fu_1319_p2 add_ln101_19_fu_1324_p2 count_41_fu_1330_p3 count_42_fu_1338_p3 flag_21_fu_1345_p2 add_ln101_20_fu_1350_p2 count_43_fu_1356_p3 count_44_fu_1364_p3 flag_22_fu_1371_p2 add_ln101_21_fu_1376_p2 count_45_fu_1381_p3 count_46_fu_1387_p3 flag_23_fu_1393_p2 add_ln101_22_fu_1397_p2 count_47_fu_1403_p3 count_48_fu_1411_p3 flag_24_fu_1418_p2 add_ln101_23_fu_1423_p2 count_49_fu_1429_p3 count_50_fu_1437_p3 flag_25_fu_1444_p2 add_ln101_24_fu_1449_p2 count_51_fu_1455_p3 count_52_fu_1463_p3 flag_26_fu_1470_p2 add_ln101_25_fu_1475_p2 count_53_fu_1481_p3 count_54_fu_1489_p3 flag_27_fu_1496_p2 add_ln101_26_fu_1501_p2 count_55_fu_1506_p3 count_56_fu_1512_p3 flag_28_fu_1518_p2 add_ln101_27_fu_1522_p2 count_57_fu_1528_p3 count_58_fu_1536_p3 flag_29_fu_1543_p2 add_ln101_28_fu_1551_p2 count_59_fu_1557_p3 count_60_fu_1565_p3 SA_fu_1577_p2 icmp_ln567_fu_1587_p2 shl_ln567_fu_1596_p2 sub_ln567_fu_1602_p2 lshr_ln567_fu_1612_p2 mantissa_21_fu_1626_p3 regime_fu_1634_p2 icmp_ln601_fu_434_p2 and_ln601_fu_440_p2 and_ln601_1_fu_446_p2 select_ln611_fu_1639_p3 regime_13_fu_1659_p6 exponent_fu_504_p6 sign_fu_524_p6 and_ln601_2_fu_466_p2 isZero_fu_472_p2 or_ln605_fu_478_p2 xor_ln605_fu_484_p2 and_ln605_fu_490_p2 sparsemux_7_3_30_1_1_U70 sparsemux_7_3_6_1_1_U69 sparsemux_7_2_1_1_1_U67 sparsemux_7_2_1_1_1_U68"
                    },
                    {
                      "ModuleName": "positAdd",
                      "InstanceName": "grp_positAdd_fu_214",
                      "BindInstances": "icmp_ln541_fu_202_p2 sf_x_fu_216_p2 sf_y_fu_230_p2 icmp_ln541_1_fu_236_p2 xor_ln541_fu_242_p2 and_ln541_fu_248_p2 and_ln541_1_fu_254_p2 xor_ln542_fu_260_p2 xor_ln542_1_fu_266_p2 and_ln542_fu_272_p2 icmp_ln542_fu_278_p2 xor_ln542_2_fu_284_p2 and_ln542_1_fu_290_p2 or_ln542_fu_296_p2 or_ln542_1_fu_302_p2 empty_fu_308_p3 empty_74_fu_320_p3 empty_75_fu_328_p3 empty_76_fu_336_p3 mS_fu_344_p3 diff_fu_352_p2 sub_ln558_fu_370_p2 shl_ln558_fu_380_p2 lshr_ln558_fu_390_p2 mS_1_fu_404_p3 xor_ln559_fu_412_p2 mantissa_fu_418_p2 mantissa_19_fu_424_p2 mantissa_23_fu_544_p3 count_fu_557_p2 count_1_fu_575_p3 count_2_fu_583_p3 flag_1_fu_591_p2 add_ln101_fu_605_p2 count_3_fu_611_p3 count_4_fu_619_p3 flag_2_fu_631_p2 add_ln101_1_fu_645_p2 count_5_fu_651_p3 count_6_fu_659_p3 flag_3_fu_667_p2 add_ln101_2_fu_681_p2 count_7_fu_687_p3 count_8_fu_695_p3 flag_4_fu_703_p2 add_ln101_3_fu_717_p2 count_9_fu_723_p3 count_10_fu_731_p3 flag_5_fu_739_p2 add_ln101_4_fu_753_p2 count_11_fu_759_p3 count_12_fu_767_p3 flag_6_fu_779_p2 add_ln101_5_fu_793_p2 count_13_fu_799_p3 count_14_fu_807_p3 flag_7_fu_815_p2 add_ln101_6_fu_997_p2 count_15_fu_1002_p3 count_16_fu_1008_p3 flag_8_fu_1014_p2 add_ln101_7_fu_1018_p2 count_17_fu_1024_p3 count_18_fu_1032_p3 flag_9_fu_1039_p2 add_ln101_8_fu_1044_p2 count_19_fu_1050_p3 count_20_fu_1058_p3 flag_10_fu_1065_p2 add_ln101_9_fu_1070_p2 count_21_fu_1076_p3 count_22_fu_1084_p3 flag_11_fu_1091_p2 add_ln101_10_fu_1096_p2 count_23_fu_1102_p3 count_24_fu_1110_p3 flag_12_fu_1117_p2 add_ln101_11_fu_1122_p2 count_25_fu_1127_p3 count_26_fu_1133_p3 flag_13_fu_1139_p2 add_ln101_12_fu_1143_p2 count_27_fu_1149_p3 count_28_fu_1157_p3 flag_14_fu_1168_p2 add_ln101_13_fu_1173_p2 count_29_fu_1179_p3 count_30_fu_1187_p3 flag_15_fu_1194_p2 add_ln101_14_fu_1199_p2 count_31_fu_1205_p3 count_32_fu_1213_p3 flag_16_fu_1220_p2 add_ln101_15_fu_1225_p2 count_33_fu_1231_p3 count_34_fu_1239_p3 flag_17_fu_1246_p2 add_ln101_16_fu_1251_p2 count_35_fu_1256_p3 count_36_fu_1262_p3 flag_18_fu_1268_p2 add_ln101_17_fu_1272_p2 count_37_fu_1278_p3 count_38_fu_1286_p3 flag_19_fu_1293_p2 add_ln101_18_fu_1298_p2 count_39_fu_1304_p3 count_40_fu_1312_p3 flag_20_fu_1319_p2 add_ln101_19_fu_1324_p2 count_41_fu_1330_p3 count_42_fu_1338_p3 flag_21_fu_1345_p2 add_ln101_20_fu_1350_p2 count_43_fu_1356_p3 count_44_fu_1364_p3 flag_22_fu_1371_p2 add_ln101_21_fu_1376_p2 count_45_fu_1381_p3 count_46_fu_1387_p3 flag_23_fu_1393_p2 add_ln101_22_fu_1397_p2 count_47_fu_1403_p3 count_48_fu_1411_p3 flag_24_fu_1418_p2 add_ln101_23_fu_1423_p2 count_49_fu_1429_p3 count_50_fu_1437_p3 flag_25_fu_1444_p2 add_ln101_24_fu_1449_p2 count_51_fu_1455_p3 count_52_fu_1463_p3 flag_26_fu_1470_p2 add_ln101_25_fu_1475_p2 count_53_fu_1481_p3 count_54_fu_1489_p3 flag_27_fu_1496_p2 add_ln101_26_fu_1501_p2 count_55_fu_1506_p3 count_56_fu_1512_p3 flag_28_fu_1518_p2 add_ln101_27_fu_1522_p2 count_57_fu_1528_p3 count_58_fu_1536_p3 flag_29_fu_1543_p2 add_ln101_28_fu_1551_p2 count_59_fu_1557_p3 count_60_fu_1565_p3 SA_fu_1577_p2 icmp_ln567_fu_1587_p2 shl_ln567_fu_1596_p2 sub_ln567_fu_1602_p2 lshr_ln567_fu_1612_p2 mantissa_21_fu_1626_p3 regime_fu_1634_p2 icmp_ln601_fu_434_p2 and_ln601_fu_440_p2 and_ln601_1_fu_446_p2 select_ln611_fu_1639_p3 regime_13_fu_1659_p6 exponent_fu_504_p6 sign_fu_524_p6 and_ln601_2_fu_466_p2 isZero_fu_472_p2 or_ln605_fu_478_p2 xor_ln605_fu_484_p2 and_ln605_fu_490_p2 sparsemux_7_3_30_1_1_U70 sparsemux_7_3_6_1_1_U69 sparsemux_7_2_1_1_1_U67 sparsemux_7_2_1_1_1_U68"
                    }
                  ]
                },
                {
                  "ModuleName": "pNAngle",
                  "InstanceName": "grp_pNAngle_fu_394",
                  "BindInstances": "icmp_ln23_fu_396_p2 icmp_ln24_fu_402_p2 xor_ln25_fu_408_p2 icmp_ln25_fu_414_p2 and_ln25_fu_420_p2 absXGreaterEqual_9_fu_426_p2 mul_59ns_61ns_119_1_1_U99 select_ln680_fu_460_p3 icmp_ln703_fu_478_p2 select_ln720_fu_484_p3 or_ln720_fu_491_p2 regime_fu_496_p3 regime_17_fu_504_p2 icmp_ln803_fu_510_p2 icmp_ln804_fu_516_p2 select_ln804_fu_522_p3 or_ln820_fu_530_p2 regime_19_fu_535_p3 grp_positAdd_fu_257_y_mantissa3_val icmp_ln23_4_fu_656_p2 icmp_ln24_3_fu_662_p2 and_ln24_fu_668_p2 xor_ln25_3_fu_674_p2 icmp_ln25_5_fu_680_p2 and_ln25_11_fu_686_p2 and_ln25_12_fu_692_p2 or_ln24_fu_698_p2 absXGreaterEqual_fu_704_p2 xor_ln27_fu_710_p2 not_m_angle_sign_fu_716_p2 retval_1_i_fu_722_p2 icmp_ln23_5_fu_728_p2 icmp_ln25_6_fu_734_p2 and_ln25_13_fu_740_p2 and_ln25_14_fu_746_p2 absXGreaterEqual_5_fu_752_p2 xor_ln27_4_fu_758_p2 retval_1_i9_fu_764_p2 icmp_ln23_6_fu_770_p2 icmp_ln24_4_fu_776_p2 and_ln24_2_fu_782_p2 xor_ln25_4_fu_788_p2 icmp_ln25_7_fu_794_p2 and_ln25_15_fu_800_p2 and_ln25_16_fu_806_p2 or_ln24_2_fu_812_p2 absXGreaterEqual_6_fu_818_p2 xor_ln27_5_fu_824_p2 not_y_sign_fu_830_p2 retval_1_i20_fu_836_p2 icmp_ln25_8_fu_850_p2 and_ln25_17_fu_856_p2 and_ln25_18_fu_862_p2 absXGreaterEqual_7_fu_868_p2 xor_ln27_6_fu_874_p2 retval_1_i31_fu_880_p2 m_angle_sign_7_fu_890_p2",
                  "Instances": [
                    {
                      "ModuleName": "positAdd",
                      "InstanceName": "grp_positAdd_fu_257",
                      "BindInstances": "icmp_ln541_fu_202_p2 sf_x_fu_216_p2 sf_y_fu_230_p2 icmp_ln541_1_fu_236_p2 xor_ln541_fu_242_p2 and_ln541_fu_248_p2 and_ln541_1_fu_254_p2 xor_ln542_fu_260_p2 xor_ln542_1_fu_266_p2 and_ln542_fu_272_p2 icmp_ln542_fu_278_p2 xor_ln542_2_fu_284_p2 and_ln542_1_fu_290_p2 or_ln542_fu_296_p2 or_ln542_1_fu_302_p2 empty_fu_308_p3 empty_74_fu_320_p3 empty_75_fu_328_p3 empty_76_fu_336_p3 mS_fu_344_p3 diff_fu_352_p2 sub_ln558_fu_370_p2 shl_ln558_fu_380_p2 lshr_ln558_fu_390_p2 mS_1_fu_404_p3 xor_ln559_fu_412_p2 mantissa_fu_418_p2 mantissa_19_fu_424_p2 mantissa_23_fu_544_p3 count_fu_557_p2 count_1_fu_575_p3 count_2_fu_583_p3 flag_1_fu_591_p2 add_ln101_fu_605_p2 count_3_fu_611_p3 count_4_fu_619_p3 flag_2_fu_631_p2 add_ln101_1_fu_645_p2 count_5_fu_651_p3 count_6_fu_659_p3 flag_3_fu_667_p2 add_ln101_2_fu_681_p2 count_7_fu_687_p3 count_8_fu_695_p3 flag_4_fu_703_p2 add_ln101_3_fu_717_p2 count_9_fu_723_p3 count_10_fu_731_p3 flag_5_fu_739_p2 add_ln101_4_fu_753_p2 count_11_fu_759_p3 count_12_fu_767_p3 flag_6_fu_779_p2 add_ln101_5_fu_793_p2 count_13_fu_799_p3 count_14_fu_807_p3 flag_7_fu_815_p2 add_ln101_6_fu_997_p2 count_15_fu_1002_p3 count_16_fu_1008_p3 flag_8_fu_1014_p2 add_ln101_7_fu_1018_p2 count_17_fu_1024_p3 count_18_fu_1032_p3 flag_9_fu_1039_p2 add_ln101_8_fu_1044_p2 count_19_fu_1050_p3 count_20_fu_1058_p3 flag_10_fu_1065_p2 add_ln101_9_fu_1070_p2 count_21_fu_1076_p3 count_22_fu_1084_p3 flag_11_fu_1091_p2 add_ln101_10_fu_1096_p2 count_23_fu_1102_p3 count_24_fu_1110_p3 flag_12_fu_1117_p2 add_ln101_11_fu_1122_p2 count_25_fu_1127_p3 count_26_fu_1133_p3 flag_13_fu_1139_p2 add_ln101_12_fu_1143_p2 count_27_fu_1149_p3 count_28_fu_1157_p3 flag_14_fu_1168_p2 add_ln101_13_fu_1173_p2 count_29_fu_1179_p3 count_30_fu_1187_p3 flag_15_fu_1194_p2 add_ln101_14_fu_1199_p2 count_31_fu_1205_p3 count_32_fu_1213_p3 flag_16_fu_1220_p2 add_ln101_15_fu_1225_p2 count_33_fu_1231_p3 count_34_fu_1239_p3 flag_17_fu_1246_p2 add_ln101_16_fu_1251_p2 count_35_fu_1256_p3 count_36_fu_1262_p3 flag_18_fu_1268_p2 add_ln101_17_fu_1272_p2 count_37_fu_1278_p3 count_38_fu_1286_p3 flag_19_fu_1293_p2 add_ln101_18_fu_1298_p2 count_39_fu_1304_p3 count_40_fu_1312_p3 flag_20_fu_1319_p2 add_ln101_19_fu_1324_p2 count_41_fu_1330_p3 count_42_fu_1338_p3 flag_21_fu_1345_p2 add_ln101_20_fu_1350_p2 count_43_fu_1356_p3 count_44_fu_1364_p3 flag_22_fu_1371_p2 add_ln101_21_fu_1376_p2 count_45_fu_1381_p3 count_46_fu_1387_p3 flag_23_fu_1393_p2 add_ln101_22_fu_1397_p2 count_47_fu_1403_p3 count_48_fu_1411_p3 flag_24_fu_1418_p2 add_ln101_23_fu_1423_p2 count_49_fu_1429_p3 count_50_fu_1437_p3 flag_25_fu_1444_p2 add_ln101_24_fu_1449_p2 count_51_fu_1455_p3 count_52_fu_1463_p3 flag_26_fu_1470_p2 add_ln101_25_fu_1475_p2 count_53_fu_1481_p3 count_54_fu_1489_p3 flag_27_fu_1496_p2 add_ln101_26_fu_1501_p2 count_55_fu_1506_p3 count_56_fu_1512_p3 flag_28_fu_1518_p2 add_ln101_27_fu_1522_p2 count_57_fu_1528_p3 count_58_fu_1536_p3 flag_29_fu_1543_p2 add_ln101_28_fu_1551_p2 count_59_fu_1557_p3 count_60_fu_1565_p3 SA_fu_1577_p2 icmp_ln567_fu_1587_p2 shl_ln567_fu_1596_p2 sub_ln567_fu_1602_p2 lshr_ln567_fu_1612_p2 mantissa_21_fu_1626_p3 regime_fu_1634_p2 icmp_ln601_fu_434_p2 and_ln601_fu_440_p2 and_ln601_1_fu_446_p2 select_ln611_fu_1639_p3 regime_13_fu_1659_p6 exponent_fu_504_p6 sign_fu_524_p6 and_ln601_2_fu_466_p2 isZero_fu_472_p2 or_ln605_fu_478_p2 xor_ln605_fu_484_p2 and_ln605_fu_490_p2 sparsemux_7_3_30_1_1_U70 sparsemux_7_3_6_1_1_U69 sparsemux_7_2_1_1_1_U67 sparsemux_7_2_1_1_1_U68"
                    },
                    {
                      "ModuleName": "positAdd",
                      "InstanceName": "grp_positAdd_fu_274",
                      "BindInstances": "icmp_ln541_fu_202_p2 sf_x_fu_216_p2 sf_y_fu_230_p2 icmp_ln541_1_fu_236_p2 xor_ln541_fu_242_p2 and_ln541_fu_248_p2 and_ln541_1_fu_254_p2 xor_ln542_fu_260_p2 xor_ln542_1_fu_266_p2 and_ln542_fu_272_p2 icmp_ln542_fu_278_p2 xor_ln542_2_fu_284_p2 and_ln542_1_fu_290_p2 or_ln542_fu_296_p2 or_ln542_1_fu_302_p2 empty_fu_308_p3 empty_74_fu_320_p3 empty_75_fu_328_p3 empty_76_fu_336_p3 mS_fu_344_p3 diff_fu_352_p2 sub_ln558_fu_370_p2 shl_ln558_fu_380_p2 lshr_ln558_fu_390_p2 mS_1_fu_404_p3 xor_ln559_fu_412_p2 mantissa_fu_418_p2 mantissa_19_fu_424_p2 mantissa_23_fu_544_p3 count_fu_557_p2 count_1_fu_575_p3 count_2_fu_583_p3 flag_1_fu_591_p2 add_ln101_fu_605_p2 count_3_fu_611_p3 count_4_fu_619_p3 flag_2_fu_631_p2 add_ln101_1_fu_645_p2 count_5_fu_651_p3 count_6_fu_659_p3 flag_3_fu_667_p2 add_ln101_2_fu_681_p2 count_7_fu_687_p3 count_8_fu_695_p3 flag_4_fu_703_p2 add_ln101_3_fu_717_p2 count_9_fu_723_p3 count_10_fu_731_p3 flag_5_fu_739_p2 add_ln101_4_fu_753_p2 count_11_fu_759_p3 count_12_fu_767_p3 flag_6_fu_779_p2 add_ln101_5_fu_793_p2 count_13_fu_799_p3 count_14_fu_807_p3 flag_7_fu_815_p2 add_ln101_6_fu_997_p2 count_15_fu_1002_p3 count_16_fu_1008_p3 flag_8_fu_1014_p2 add_ln101_7_fu_1018_p2 count_17_fu_1024_p3 count_18_fu_1032_p3 flag_9_fu_1039_p2 add_ln101_8_fu_1044_p2 count_19_fu_1050_p3 count_20_fu_1058_p3 flag_10_fu_1065_p2 add_ln101_9_fu_1070_p2 count_21_fu_1076_p3 count_22_fu_1084_p3 flag_11_fu_1091_p2 add_ln101_10_fu_1096_p2 count_23_fu_1102_p3 count_24_fu_1110_p3 flag_12_fu_1117_p2 add_ln101_11_fu_1122_p2 count_25_fu_1127_p3 count_26_fu_1133_p3 flag_13_fu_1139_p2 add_ln101_12_fu_1143_p2 count_27_fu_1149_p3 count_28_fu_1157_p3 flag_14_fu_1168_p2 add_ln101_13_fu_1173_p2 count_29_fu_1179_p3 count_30_fu_1187_p3 flag_15_fu_1194_p2 add_ln101_14_fu_1199_p2 count_31_fu_1205_p3 count_32_fu_1213_p3 flag_16_fu_1220_p2 add_ln101_15_fu_1225_p2 count_33_fu_1231_p3 count_34_fu_1239_p3 flag_17_fu_1246_p2 add_ln101_16_fu_1251_p2 count_35_fu_1256_p3 count_36_fu_1262_p3 flag_18_fu_1268_p2 add_ln101_17_fu_1272_p2 count_37_fu_1278_p3 count_38_fu_1286_p3 flag_19_fu_1293_p2 add_ln101_18_fu_1298_p2 count_39_fu_1304_p3 count_40_fu_1312_p3 flag_20_fu_1319_p2 add_ln101_19_fu_1324_p2 count_41_fu_1330_p3 count_42_fu_1338_p3 flag_21_fu_1345_p2 add_ln101_20_fu_1350_p2 count_43_fu_1356_p3 count_44_fu_1364_p3 flag_22_fu_1371_p2 add_ln101_21_fu_1376_p2 count_45_fu_1381_p3 count_46_fu_1387_p3 flag_23_fu_1393_p2 add_ln101_22_fu_1397_p2 count_47_fu_1403_p3 count_48_fu_1411_p3 flag_24_fu_1418_p2 add_ln101_23_fu_1423_p2 count_49_fu_1429_p3 count_50_fu_1437_p3 flag_25_fu_1444_p2 add_ln101_24_fu_1449_p2 count_51_fu_1455_p3 count_52_fu_1463_p3 flag_26_fu_1470_p2 add_ln101_25_fu_1475_p2 count_53_fu_1481_p3 count_54_fu_1489_p3 flag_27_fu_1496_p2 add_ln101_26_fu_1501_p2 count_55_fu_1506_p3 count_56_fu_1512_p3 flag_28_fu_1518_p2 add_ln101_27_fu_1522_p2 count_57_fu_1528_p3 count_58_fu_1536_p3 flag_29_fu_1543_p2 add_ln101_28_fu_1551_p2 count_59_fu_1557_p3 count_60_fu_1565_p3 SA_fu_1577_p2 icmp_ln567_fu_1587_p2 shl_ln567_fu_1596_p2 sub_ln567_fu_1602_p2 lshr_ln567_fu_1612_p2 mantissa_21_fu_1626_p3 regime_fu_1634_p2 icmp_ln601_fu_434_p2 and_ln601_fu_440_p2 and_ln601_1_fu_446_p2 select_ln611_fu_1639_p3 regime_13_fu_1659_p6 exponent_fu_504_p6 sign_fu_524_p6 and_ln601_2_fu_466_p2 isZero_fu_472_p2 or_ln605_fu_478_p2 xor_ln605_fu_484_p2 and_ln605_fu_490_p2 sparsemux_7_3_30_1_1_U70 sparsemux_7_3_6_1_1_U69 sparsemux_7_2_1_1_1_U67 sparsemux_7_2_1_1_1_U68"
                    },
                    {
                      "ModuleName": "positAdd",
                      "InstanceName": "grp_positAdd_fu_295",
                      "BindInstances": "icmp_ln541_fu_202_p2 sf_x_fu_216_p2 sf_y_fu_230_p2 icmp_ln541_1_fu_236_p2 xor_ln541_fu_242_p2 and_ln541_fu_248_p2 and_ln541_1_fu_254_p2 xor_ln542_fu_260_p2 xor_ln542_1_fu_266_p2 and_ln542_fu_272_p2 icmp_ln542_fu_278_p2 xor_ln542_2_fu_284_p2 and_ln542_1_fu_290_p2 or_ln542_fu_296_p2 or_ln542_1_fu_302_p2 empty_fu_308_p3 empty_74_fu_320_p3 empty_75_fu_328_p3 empty_76_fu_336_p3 mS_fu_344_p3 diff_fu_352_p2 sub_ln558_fu_370_p2 shl_ln558_fu_380_p2 lshr_ln558_fu_390_p2 mS_1_fu_404_p3 xor_ln559_fu_412_p2 mantissa_fu_418_p2 mantissa_19_fu_424_p2 mantissa_23_fu_544_p3 count_fu_557_p2 count_1_fu_575_p3 count_2_fu_583_p3 flag_1_fu_591_p2 add_ln101_fu_605_p2 count_3_fu_611_p3 count_4_fu_619_p3 flag_2_fu_631_p2 add_ln101_1_fu_645_p2 count_5_fu_651_p3 count_6_fu_659_p3 flag_3_fu_667_p2 add_ln101_2_fu_681_p2 count_7_fu_687_p3 count_8_fu_695_p3 flag_4_fu_703_p2 add_ln101_3_fu_717_p2 count_9_fu_723_p3 count_10_fu_731_p3 flag_5_fu_739_p2 add_ln101_4_fu_753_p2 count_11_fu_759_p3 count_12_fu_767_p3 flag_6_fu_779_p2 add_ln101_5_fu_793_p2 count_13_fu_799_p3 count_14_fu_807_p3 flag_7_fu_815_p2 add_ln101_6_fu_997_p2 count_15_fu_1002_p3 count_16_fu_1008_p3 flag_8_fu_1014_p2 add_ln101_7_fu_1018_p2 count_17_fu_1024_p3 count_18_fu_1032_p3 flag_9_fu_1039_p2 add_ln101_8_fu_1044_p2 count_19_fu_1050_p3 count_20_fu_1058_p3 flag_10_fu_1065_p2 add_ln101_9_fu_1070_p2 count_21_fu_1076_p3 count_22_fu_1084_p3 flag_11_fu_1091_p2 add_ln101_10_fu_1096_p2 count_23_fu_1102_p3 count_24_fu_1110_p3 flag_12_fu_1117_p2 add_ln101_11_fu_1122_p2 count_25_fu_1127_p3 count_26_fu_1133_p3 flag_13_fu_1139_p2 add_ln101_12_fu_1143_p2 count_27_fu_1149_p3 count_28_fu_1157_p3 flag_14_fu_1168_p2 add_ln101_13_fu_1173_p2 count_29_fu_1179_p3 count_30_fu_1187_p3 flag_15_fu_1194_p2 add_ln101_14_fu_1199_p2 count_31_fu_1205_p3 count_32_fu_1213_p3 flag_16_fu_1220_p2 add_ln101_15_fu_1225_p2 count_33_fu_1231_p3 count_34_fu_1239_p3 flag_17_fu_1246_p2 add_ln101_16_fu_1251_p2 count_35_fu_1256_p3 count_36_fu_1262_p3 flag_18_fu_1268_p2 add_ln101_17_fu_1272_p2 count_37_fu_1278_p3 count_38_fu_1286_p3 flag_19_fu_1293_p2 add_ln101_18_fu_1298_p2 count_39_fu_1304_p3 count_40_fu_1312_p3 flag_20_fu_1319_p2 add_ln101_19_fu_1324_p2 count_41_fu_1330_p3 count_42_fu_1338_p3 flag_21_fu_1345_p2 add_ln101_20_fu_1350_p2 count_43_fu_1356_p3 count_44_fu_1364_p3 flag_22_fu_1371_p2 add_ln101_21_fu_1376_p2 count_45_fu_1381_p3 count_46_fu_1387_p3 flag_23_fu_1393_p2 add_ln101_22_fu_1397_p2 count_47_fu_1403_p3 count_48_fu_1411_p3 flag_24_fu_1418_p2 add_ln101_23_fu_1423_p2 count_49_fu_1429_p3 count_50_fu_1437_p3 flag_25_fu_1444_p2 add_ln101_24_fu_1449_p2 count_51_fu_1455_p3 count_52_fu_1463_p3 flag_26_fu_1470_p2 add_ln101_25_fu_1475_p2 count_53_fu_1481_p3 count_54_fu_1489_p3 flag_27_fu_1496_p2 add_ln101_26_fu_1501_p2 count_55_fu_1506_p3 count_56_fu_1512_p3 flag_28_fu_1518_p2 add_ln101_27_fu_1522_p2 count_57_fu_1528_p3 count_58_fu_1536_p3 flag_29_fu_1543_p2 add_ln101_28_fu_1551_p2 count_59_fu_1557_p3 count_60_fu_1565_p3 SA_fu_1577_p2 icmp_ln567_fu_1587_p2 shl_ln567_fu_1596_p2 sub_ln567_fu_1602_p2 lshr_ln567_fu_1612_p2 mantissa_21_fu_1626_p3 regime_fu_1634_p2 icmp_ln601_fu_434_p2 and_ln601_fu_440_p2 and_ln601_1_fu_446_p2 select_ln611_fu_1639_p3 regime_13_fu_1659_p6 exponent_fu_504_p6 sign_fu_524_p6 and_ln601_2_fu_466_p2 isZero_fu_472_p2 or_ln605_fu_478_p2 xor_ln605_fu_484_p2 and_ln605_fu_490_p2 sparsemux_7_3_30_1_1_U70 sparsemux_7_3_6_1_1_U69 sparsemux_7_2_1_1_1_U67 sparsemux_7_2_1_1_1_U68"
                    }
                  ]
                },
                {
                  "ModuleName": "positAdd",
                  "InstanceName": "grp_positAdd_fu_406",
                  "BindInstances": "icmp_ln541_fu_202_p2 sf_x_fu_216_p2 sf_y_fu_230_p2 icmp_ln541_1_fu_236_p2 xor_ln541_fu_242_p2 and_ln541_fu_248_p2 and_ln541_1_fu_254_p2 xor_ln542_fu_260_p2 xor_ln542_1_fu_266_p2 and_ln542_fu_272_p2 icmp_ln542_fu_278_p2 xor_ln542_2_fu_284_p2 and_ln542_1_fu_290_p2 or_ln542_fu_296_p2 or_ln542_1_fu_302_p2 empty_fu_308_p3 empty_74_fu_320_p3 empty_75_fu_328_p3 empty_76_fu_336_p3 mS_fu_344_p3 diff_fu_352_p2 sub_ln558_fu_370_p2 shl_ln558_fu_380_p2 lshr_ln558_fu_390_p2 mS_1_fu_404_p3 xor_ln559_fu_412_p2 mantissa_fu_418_p2 mantissa_19_fu_424_p2 mantissa_23_fu_544_p3 count_fu_557_p2 count_1_fu_575_p3 count_2_fu_583_p3 flag_1_fu_591_p2 add_ln101_fu_605_p2 count_3_fu_611_p3 count_4_fu_619_p3 flag_2_fu_631_p2 add_ln101_1_fu_645_p2 count_5_fu_651_p3 count_6_fu_659_p3 flag_3_fu_667_p2 add_ln101_2_fu_681_p2 count_7_fu_687_p3 count_8_fu_695_p3 flag_4_fu_703_p2 add_ln101_3_fu_717_p2 count_9_fu_723_p3 count_10_fu_731_p3 flag_5_fu_739_p2 add_ln101_4_fu_753_p2 count_11_fu_759_p3 count_12_fu_767_p3 flag_6_fu_779_p2 add_ln101_5_fu_793_p2 count_13_fu_799_p3 count_14_fu_807_p3 flag_7_fu_815_p2 add_ln101_6_fu_997_p2 count_15_fu_1002_p3 count_16_fu_1008_p3 flag_8_fu_1014_p2 add_ln101_7_fu_1018_p2 count_17_fu_1024_p3 count_18_fu_1032_p3 flag_9_fu_1039_p2 add_ln101_8_fu_1044_p2 count_19_fu_1050_p3 count_20_fu_1058_p3 flag_10_fu_1065_p2 add_ln101_9_fu_1070_p2 count_21_fu_1076_p3 count_22_fu_1084_p3 flag_11_fu_1091_p2 add_ln101_10_fu_1096_p2 count_23_fu_1102_p3 count_24_fu_1110_p3 flag_12_fu_1117_p2 add_ln101_11_fu_1122_p2 count_25_fu_1127_p3 count_26_fu_1133_p3 flag_13_fu_1139_p2 add_ln101_12_fu_1143_p2 count_27_fu_1149_p3 count_28_fu_1157_p3 flag_14_fu_1168_p2 add_ln101_13_fu_1173_p2 count_29_fu_1179_p3 count_30_fu_1187_p3 flag_15_fu_1194_p2 add_ln101_14_fu_1199_p2 count_31_fu_1205_p3 count_32_fu_1213_p3 flag_16_fu_1220_p2 add_ln101_15_fu_1225_p2 count_33_fu_1231_p3 count_34_fu_1239_p3 flag_17_fu_1246_p2 add_ln101_16_fu_1251_p2 count_35_fu_1256_p3 count_36_fu_1262_p3 flag_18_fu_1268_p2 add_ln101_17_fu_1272_p2 count_37_fu_1278_p3 count_38_fu_1286_p3 flag_19_fu_1293_p2 add_ln101_18_fu_1298_p2 count_39_fu_1304_p3 count_40_fu_1312_p3 flag_20_fu_1319_p2 add_ln101_19_fu_1324_p2 count_41_fu_1330_p3 count_42_fu_1338_p3 flag_21_fu_1345_p2 add_ln101_20_fu_1350_p2 count_43_fu_1356_p3 count_44_fu_1364_p3 flag_22_fu_1371_p2 add_ln101_21_fu_1376_p2 count_45_fu_1381_p3 count_46_fu_1387_p3 flag_23_fu_1393_p2 add_ln101_22_fu_1397_p2 count_47_fu_1403_p3 count_48_fu_1411_p3 flag_24_fu_1418_p2 add_ln101_23_fu_1423_p2 count_49_fu_1429_p3 count_50_fu_1437_p3 flag_25_fu_1444_p2 add_ln101_24_fu_1449_p2 count_51_fu_1455_p3 count_52_fu_1463_p3 flag_26_fu_1470_p2 add_ln101_25_fu_1475_p2 count_53_fu_1481_p3 count_54_fu_1489_p3 flag_27_fu_1496_p2 add_ln101_26_fu_1501_p2 count_55_fu_1506_p3 count_56_fu_1512_p3 flag_28_fu_1518_p2 add_ln101_27_fu_1522_p2 count_57_fu_1528_p3 count_58_fu_1536_p3 flag_29_fu_1543_p2 add_ln101_28_fu_1551_p2 count_59_fu_1557_p3 count_60_fu_1565_p3 SA_fu_1577_p2 icmp_ln567_fu_1587_p2 shl_ln567_fu_1596_p2 sub_ln567_fu_1602_p2 lshr_ln567_fu_1612_p2 mantissa_21_fu_1626_p3 regime_fu_1634_p2 icmp_ln601_fu_434_p2 and_ln601_fu_440_p2 and_ln601_1_fu_446_p2 select_ln611_fu_1639_p3 regime_13_fu_1659_p6 exponent_fu_504_p6 sign_fu_524_p6 and_ln601_2_fu_466_p2 isZero_fu_472_p2 or_ln605_fu_478_p2 xor_ln605_fu_484_p2 and_ln605_fu_490_p2 sparsemux_7_3_30_1_1_U70 sparsemux_7_3_6_1_1_U69 sparsemux_7_2_1_1_1_U67 sparsemux_7_2_1_1_1_U68"
                },
                {
                  "ModuleName": "positMul",
                  "InstanceName": "grp_positMul_fu_430",
                  "BindInstances": "sign_fu_134_p2 isZero_fu_140_p2 add_ln757_1_fu_168_p2 icmp_ln771_fu_196_p2 mul_30ns_30ns_60_1_1_U105 sf_r_1_fu_210_p2 sf_r_3_fu_232_p3 mantissa_2_fu_240_p3 regime_1_fu_248_p3 icmp_ln803_fu_256_p2 icmp_ln804_fu_262_p2 select_ln804_fu_268_p3 select_ln820_fu_276_p3 or_ln820_fu_284_p2 regime_fu_290_p3 select_ln820_2_fu_298_p3 or_ln820_1_fu_306_p2 mantissa_4_fu_312_p3 xor_ln820_fu_320_p2 sign_2_fu_326_p2"
                }
              ]
            }
          ]
        }]
    },
    "Info": {
      "log_generic_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pow_generic_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "double2posit": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "positAdd": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pReduceAngle": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "positCos": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pNAngle": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "positMul": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "pAccumulateFC_Pipeline_VITIS_LOOP_1345_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pAccumulateFC": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pFFT": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "log_generic_double_s": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "1",
          "PipelineDepth": "12",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.258"
        },
        "Area": {
          "BRAM_18K": "21",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "3",
          "DSP": "33",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "3166",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "5896",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "pow_generic_double_s": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "1",
          "PipelineDepth": "12",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.214"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "DSP": "36",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "1478",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "5376",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "double2posit": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "41",
          "LatencyWorst": "61",
          "PipelineIIMin": "2",
          "PipelineIIMax": "61",
          "PipelineII": "2 ~ 61",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.258"
        },
        "Area": {
          "BRAM_18K": "32",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "5",
          "DSP": "72",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "4",
          "FF": "5937",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "16041",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "positAdd": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "1",
          "PipelineDepth": "8",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.140"
        },
        "Area": {
          "FF": "1750",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2359",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "pReduceAngle": {
        "Latency": {
          "LatencyBest": "25",
          "LatencyAvg": "25",
          "LatencyWorst": "25",
          "PipelineII": "1",
          "PipelineDepth": "26",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.140"
        },
        "Area": {
          "DSP": "10",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "8531",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "8276",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "positCos": {
        "Latency": {
          "LatencyBest": "51",
          "LatencyAvg": "51",
          "LatencyWorst": "51",
          "PipelineII": "1",
          "PipelineDepth": "52",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.140"
        },
        "Area": {
          "DSP": "22",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "16579",
          "AVAIL_FF": "460800",
          "UTIL_FF": "3",
          "LUT": "16278",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "7",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "pNAngle": {
        "Latency": {
          "LatencyBest": "25",
          "LatencyAvg": "25",
          "LatencyWorst": "25",
          "PipelineII": "1",
          "PipelineDepth": "26",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.285"
        },
        "Area": {
          "DSP": "10",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "8597",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "8360",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "positMul": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.528"
        },
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "0",
          "AVAIL_FF": "460800",
          "UTIL_FF": "0",
          "LUT": "243",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "pAccumulateFC_Pipeline_VITIS_LOOP_1345_1": {
        "Latency": {
          "LatencyBest": "569",
          "LatencyAvg": "569",
          "LatencyWorst": "569",
          "PipelineII": "520",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.723"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_1345_1",
            "TripCount": "64",
            "Latency": "567",
            "PipelineII": "8",
            "PipelineDepth": "64"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "27784",
          "AVAIL_FF": "460800",
          "UTIL_FF": "6",
          "LUT": "28761",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "12",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "pAccumulateFC": {
        "Latency": {
          "LatencyBest": "590",
          "LatencyAvg": "629",
          "LatencyWorst": "649",
          "PipelineIIMin": "590",
          "PipelineIIMax": "649",
          "PipelineII": "590 ~ 649",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.723"
        },
        "Area": {
          "BRAM_18K": "32",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "5",
          "DSP": "123",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "7",
          "FF": "34265",
          "AVAIL_FF": "460800",
          "UTIL_FF": "7",
          "LUT": "45179",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "19",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "pFFT": {
        "Latency": {
          "LatencyBest": "37953",
          "LatencyAvg": "40449",
          "LatencyWorst": "41729",
          "PipelineIIMin": "37954",
          "PipelineIIMax": "41730",
          "PipelineII": "37954 ~ 41730",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.723"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_1366_1",
            "TripCount": "64",
            "LatencyMin": "37952",
            "LatencyMax": "41728",
            "Latency": "37952 ~ 41728",
            "PipelineII": "",
            "PipelineDepthMin": "593",
            "PipelineDepthMax": "652",
            "PipelineDepth": "593 ~ 652"
          }],
        "Area": {
          "BRAM_18K": "32",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "5",
          "DSP": "123",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "7",
          "FF": "34330",
          "AVAIL_FF": "460800",
          "UTIL_FF": "7",
          "LUT": "45243",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "19",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-04-08 14:33:22 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
