{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609702463422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609702463422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 03 20:34:23 2021 " "Processing started: Sun Jan 03 20:34:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609702463422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1609702463422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spin_sensor -c spin_sensor_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off spin_sensor -c spin_sensor_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1609702463422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1609702464268 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1609702464268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/intel/common/ad_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/intel/common/ad_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_mul " "Found entity 1: ad_mul" {  } { { "../../library/intel/common/ad_mul.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/ad_mul.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702471756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702471756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/intel/common/ad_dcfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/intel/common/ad_dcfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_dcfilter " "Found entity 1: ad_dcfilter" {  } { { "../../library/intel/common/ad_dcfilter.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/ad_dcfilter.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702471759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702471759 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PULSE_WIDTH pulse_width util_pulse_gen.v(39) " "Verilog HDL Declaration information at util_pulse_gen.v(39): object \"PULSE_WIDTH\" differs only in case from object \"pulse_width\" in the same scope" {  } { { "../../library/common/util_pulse_gen.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/util_pulse_gen.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1609702471762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PULSE_PERIOD pulse_period util_pulse_gen.v(40) " "Verilog HDL Declaration information at util_pulse_gen.v(40): object \"PULSE_PERIOD\" differs only in case from object \"pulse_period\" in the same scope" {  } { { "../../library/common/util_pulse_gen.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/util_pulse_gen.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1609702471763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/util_pulse_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/util_pulse_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 util_pulse_gen " "Found entity 1: util_pulse_gen" {  } { { "../../library/common/util_pulse_gen.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/util_pulse_gen.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702471764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702471764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/util_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/util_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 util_delay " "Found entity 1: util_delay" {  } { { "../../library/common/util_delay.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/util_delay.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702471767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702471767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/util_dec256sinc24b.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/util_dec256sinc24b.v" { { "Info" "ISGN_ENTITY_NAME" "1 util_dec256sinc24b " "Found entity 1: util_dec256sinc24b" {  } { { "../../library/common/util_dec256sinc24b.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/util_dec256sinc24b.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702471771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702471771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/util_axis_upscale.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/util_axis_upscale.v" { { "Info" "ISGN_ENTITY_NAME" "1 util_axis_upscale " "Found entity 1: util_axis_upscale" {  } { { "../../library/common/util_axis_upscale.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/util_axis_upscale.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702471774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702471774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/up_xfer_status.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/up_xfer_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_xfer_status " "Found entity 1: up_xfer_status" {  } { { "../../library/common/up_xfer_status.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_xfer_status.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702471777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702471777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/up_xfer_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/up_xfer_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_xfer_cntrl " "Found entity 1: up_xfer_cntrl" {  } { { "../../library/common/up_xfer_cntrl.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_xfer_cntrl.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702471780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702471780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/up_tdd_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/up_tdd_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_tdd_cntrl " "Found entity 1: up_tdd_cntrl" {  } { { "../../library/common/up_tdd_cntrl.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_tdd_cntrl.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702471784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702471784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/up_pmod.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/up_pmod.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_pmod " "Found entity 1: up_pmod" {  } { { "../../library/common/up_pmod.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_pmod.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702471787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702471787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/up_hdmi_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/up_hdmi_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_hdmi_tx " "Found entity 1: up_hdmi_tx" {  } { { "../../library/common/up_hdmi_tx.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_hdmi_tx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702471791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702471791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/up_hdmi_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/up_hdmi_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_hdmi_rx " "Found entity 1: up_hdmi_rx" {  } { { "../../library/common/up_hdmi_rx.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_hdmi_rx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702471797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702471797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/up_delay_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/up_delay_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_delay_cntrl " "Found entity 1: up_delay_cntrl" {  } { { "../../library/common/up_delay_cntrl.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_delay_cntrl.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702471801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702471801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/up_dac_common.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/up_dac_common.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_dac_common " "Found entity 1: up_dac_common" {  } { { "../../library/common/up_dac_common.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_dac_common.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702471805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702471805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/up_dac_channel.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/up_dac_channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_dac_channel " "Found entity 1: up_dac_channel" {  } { { "../../library/common/up_dac_channel.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_dac_channel.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702471808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702471808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/up_clock_mon.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/up_clock_mon.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_clock_mon " "Found entity 1: up_clock_mon" {  } { { "../../library/common/up_clock_mon.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_clock_mon.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702471812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702471812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/up_clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/up_clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_clkgen " "Found entity 1: up_clkgen" {  } { { "../../library/common/up_clkgen.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_clkgen.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702471816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702471816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/up_axi.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/up_axi.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_axi " "Found entity 1: up_axi" {  } { { "../../library/common/up_axi.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_axi.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702471824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702471824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/up_adc_common.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/up_adc_common.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_adc_common " "Found entity 1: up_adc_common" {  } { { "../../library/common/up_adc_common.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_adc_common.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702471833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702471833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/up_adc_channel.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/up_adc_channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_adc_channel " "Found entity 1: up_adc_channel" {  } { { "../../library/common/up_adc_channel.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_adc_channel.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702471836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702471836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/pl330_dma_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/pl330_dma_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pl330_dma_fifo-imp " "Found design unit 1: pl330_dma_fifo-imp" {  } { { "../../library/common/pl330_dma_fifo.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/pl330_dma_fifo.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472228 ""} { "Info" "ISGN_ENTITY_NAME" "1 pl330_dma_fifo " "Found entity 1: pl330_dma_fifo" {  } { { "../../library/common/pl330_dma_fifo.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/pl330_dma_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/dma_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/dma_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dma_fifo-imp " "Found design unit 1: dma_fifo-imp" {  } { { "../../library/common/dma_fifo.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/dma_fifo.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472231 ""} { "Info" "ISGN_ENTITY_NAME" "1 dma_fifo " "Found entity 1: dma_fifo" {  } { { "../../library/common/dma_fifo.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/dma_fifo.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/axi_streaming_dma_tx_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/axi_streaming_dma_tx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 axi_streaming_dma_tx_fifo-imp " "Found design unit 1: axi_streaming_dma_tx_fifo-imp" {  } { { "../../library/common/axi_streaming_dma_tx_fifo.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/axi_streaming_dma_tx_fifo.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472234 ""} { "Info" "ISGN_ENTITY_NAME" "1 axi_streaming_dma_tx_fifo " "Found entity 1: axi_streaming_dma_tx_fifo" {  } { { "../../library/common/axi_streaming_dma_tx_fifo.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/axi_streaming_dma_tx_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/axi_streaming_dma_rx_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/axi_streaming_dma_rx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 axi_streaming_dma_rx_fifo-imp " "Found design unit 1: axi_streaming_dma_rx_fifo-imp" {  } { { "../../library/common/axi_streaming_dma_rx_fifo.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/axi_streaming_dma_rx_fifo.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472238 ""} { "Info" "ISGN_ENTITY_NAME" "1 axi_streaming_dma_rx_fifo " "Found entity 1: axi_streaming_dma_rx_fifo" {  } { { "../../library/common/axi_streaming_dma_rx_fifo.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/axi_streaming_dma_rx_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/axi_ctrlif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/axi_ctrlif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 axi_ctrlif-Behavioral " "Found design unit 1: axi_ctrlif-Behavioral" {  } { { "../../library/common/axi_ctrlif.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/axi_ctrlif.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472242 ""} { "Info" "ISGN_ENTITY_NAME" "1 axi_ctrlif " "Found entity 1: axi_ctrlif" {  } { { "../../library/common/axi_ctrlif.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/axi_ctrlif.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_xcvr_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_xcvr_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_xcvr_rx_if " "Found entity 1: ad_xcvr_rx_if" {  } { { "../../library/common/ad_xcvr_rx_if.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_xcvr_rx_if.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_tdd_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_tdd_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_tdd_control " "Found entity 1: ad_tdd_control" {  } { { "../../library/common/ad_tdd_control.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_tdd_control.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_sysref_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_sysref_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_sysref_gen " "Found entity 1: ad_sysref_gen" {  } { { "../../library/common/ad_sysref_gen.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_sysref_gen.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_ss_444to422.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_ss_444to422.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_ss_444to422 " "Found entity 1: ad_ss_444to422" {  } { { "../../library/common/ad_ss_444to422.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_ss_444to422.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_ss_422to444.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_ss_422to444.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_ss_422to444 " "Found entity 1: ad_ss_422to444" {  } { { "../../library/common/ad_ss_422to444.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_ss_422to444.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_rst " "Found entity 1: ad_rst" {  } { { "../../library/common/ad_rst.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_rst.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_pps_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_pps_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_pps_receiver " "Found entity 1: ad_pps_receiver" {  } { { "../../library/common/ad_pps_receiver.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_pps_receiver.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_pnmon.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_pnmon.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_pnmon " "Found entity 1: ad_pnmon" {  } { { "../../library/common/ad_pnmon.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_pnmon.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_pngen.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_pngen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_pngen " "Found entity 1: ad_pngen" {  } { { "../../library/common/ad_pngen.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_pngen.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_perfect_shuffle.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_perfect_shuffle.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_perfect_shuffle " "Found entity 1: ad_perfect_shuffle" {  } { { "../../library/common/ad_perfect_shuffle.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_perfect_shuffle.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_mux_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_mux_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_mux_core " "Found entity 1: ad_mux_core" {  } { { "../../library/common/ad_mux_core.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_mux_core.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_mux " "Found entity 1: ad_mux" {  } { { "../../library/common/ad_mux.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_mux.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472281 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../library/common/ad_mem_asym.v(85) " "Unrecognized synthesis attribute \"ram_style\" at ../../library/common/ad_mem_asym.v(85)" {  } { { "../../library/common/ad_mem_asym.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_mem_asym.v" 85 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1609702472285 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ad_mem_asym.v(104) " "Verilog HDL information at ad_mem_asym.v(104): always construct contains both blocking and non-blocking assignments" {  } { { "../../library/common/ad_mem_asym.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_mem_asym.v" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1609702472285 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ad_mem_asym.v(133) " "Verilog HDL information at ad_mem_asym.v(133): always construct contains both blocking and non-blocking assignments" {  } { { "../../library/common/ad_mem_asym.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_mem_asym.v" 133 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1609702472285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_mem_asym.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_mem_asym.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_mem_asym " "Found entity 1: ad_mem_asym" {  } { { "../../library/common/ad_mem_asym.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_mem_asym.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472286 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../library/common/ad_mem.v(53) " "Unrecognized synthesis attribute \"ram_style\" at ../../library/common/ad_mem.v(53)" {  } { { "../../library/common/ad_mem.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_mem.v" 53 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1609702472288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_mem " "Found entity 1: ad_mem" {  } { { "../../library/common/ad_mem.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_mem.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_iqcor.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_iqcor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_iqcor " "Found entity 1: ad_iqcor" {  } { { "../../library/common/ad_iqcor.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_iqcor.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_iobuf.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_iobuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_iobuf " "Found entity 1: ad_iobuf" {  } { { "../../library/common/ad_iobuf.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_iobuf.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_g2b.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_g2b.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_g2b " "Found entity 1: ad_g2b" {  } { { "../../library/common/ad_g2b.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_g2b.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_edge_detect " "Found entity 1: ad_edge_detect" {  } { { "../../library/common/ad_edge_detect.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_edge_detect.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_dds_sine_cordic.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_dds_sine_cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_dds_sine_cordic " "Found entity 1: ad_dds_sine_cordic" {  } { { "../../library/common/ad_dds_sine_cordic.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_dds_sine_cordic.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_dds_sine.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_dds_sine.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_dds_sine " "Found entity 1: ad_dds_sine" {  } { { "../../library/common/ad_dds_sine.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_dds_sine.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_dds_cordic_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_dds_cordic_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_dds_cordic_pipe " "Found entity 1: ad_dds_cordic_pipe" {  } { { "../../library/common/ad_dds_cordic_pipe.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_dds_cordic_pipe.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_dds_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_dds_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_dds_2 " "Found entity 1: ad_dds_2" {  } { { "../../library/common/ad_dds_2.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_dds_2.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_dds_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_dds_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_dds_1 " "Found entity 1: ad_dds_1" {  } { { "../../library/common/ad_dds_1.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_dds_1.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_dds.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_dds " "Found entity 1: ad_dds" {  } { { "../../library/common/ad_dds.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_dds.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_datafmt.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_datafmt.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_datafmt " "Found entity 1: ad_datafmt" {  } { { "../../library/common/ad_datafmt.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_datafmt.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_csc_rgb2crycb.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_csc_rgb2crycb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_csc_RGB2CrYCb " "Found entity 1: ad_csc_RGB2CrYCb" {  } { { "../../library/common/ad_csc_RGB2CrYCb.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_csc_RGB2CrYCb.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_csc_crycb2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_csc_crycb2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_csc_CrYCb2RGB " "Found entity 1: ad_csc_CrYCb2RGB" {  } { { "../../library/common/ad_csc_CrYCb2RGB.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_csc_CrYCb2RGB.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_csc.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_csc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_csc " "Found entity 1: ad_csc" {  } { { "../../library/common/ad_csc.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_csc.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_bus_mux " "Found entity 1: ad_bus_mux" {  } { { "../../library/common/ad_bus_mux.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_bus_mux.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_b2g.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_b2g.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_b2g " "Found entity 1: ad_b2g" {  } { { "../../library/common/ad_b2g.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_b2g.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_axis_inf_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_axis_inf_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_axis_inf_rx " "Found entity 1: ad_axis_inf_rx" {  } { { "../../library/common/ad_axis_inf_rx.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_axis_inf_rx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472358 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ad_adl5904_rst.v(64) " "Verilog HDL information at ad_adl5904_rst.v(64): always construct contains both blocking and non-blocking assignments" {  } { { "../../library/common/ad_adl5904_rst.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_adl5904_rst.v" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1609702472360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_adl5904_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_adl5904_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_adl5904_rst " "Found entity 1: ad_adl5904_rst" {  } { { "../../library/common/ad_adl5904_rst.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_adl5904_rst.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_addsub " "Found entity 1: ad_addsub" {  } { { "../../library/common/ad_addsub.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_addsub.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_3w_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/common/ad_3w_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_3w_spi " "Found entity 1: ad_3w_spi" {  } { { "../../library/common/ad_3w_spi.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_3w_spi.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_c5.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_c5.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_lvds_if_c5 " "Found entity 1: axi_ad9361_lvds_if_c5" {  } { { "../../library/axi_ad9361/intel/axi_ad9361_lvds_if_c5.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_c5.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_10.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_lvds_if_10 " "Found entity 1: axi_ad9361_lvds_if_10" {  } { { "../../library/axi_ad9361/intel/axi_ad9361_lvds_if_10.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_10.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_lvds_if " "Found entity 1: axi_ad9361_lvds_if" {  } { { "../../library/axi_ad9361/intel/axi_ad9361_lvds_if.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/axi_ad9361/intel/axi_ad9361_cmos_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/axi_ad9361/intel/axi_ad9361_cmos_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_cmos_if " "Found entity 1: axi_ad9361_cmos_if" {  } { { "../../library/axi_ad9361/intel/axi_ad9361_cmos_if.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/intel/axi_ad9361_cmos_if.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/axi_ad9361/intel/axi_ad9361_alt_lvds_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/axi_ad9361/intel/axi_ad9361_alt_lvds_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_alt_lvds_tx " "Found entity 1: axi_ad9361_alt_lvds_tx" {  } { { "../../library/axi_ad9361/intel/axi_ad9361_alt_lvds_tx.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/intel/axi_ad9361_alt_lvds_tx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/axi_ad9361/intel/axi_ad9361_alt_lvds_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/axi_ad9361/intel/axi_ad9361_alt_lvds_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_alt_lvds_rx " "Found entity 1: axi_ad9361_alt_lvds_rx" {  } { { "../../library/axi_ad9361/intel/axi_ad9361_alt_lvds_rx.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/intel/axi_ad9361_alt_lvds_rx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/axi_ad9361/axi_ad9361_tx_channel.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/axi_ad9361/axi_ad9361_tx_channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_tx_channel " "Found entity 1: axi_ad9361_tx_channel" {  } { { "../../library/axi_ad9361/axi_ad9361_tx_channel.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_tx_channel.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/axi_ad9361/axi_ad9361_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/axi_ad9361/axi_ad9361_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_tx " "Found entity 1: axi_ad9361_tx" {  } { { "../../library/axi_ad9361/axi_ad9361_tx.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_tx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/axi_ad9361/axi_ad9361_tdd_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/axi_ad9361/axi_ad9361_tdd_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_tdd_if " "Found entity 1: axi_ad9361_tdd_if" {  } { { "../../library/axi_ad9361/axi_ad9361_tdd_if.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_tdd_if.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/axi_ad9361/axi_ad9361_tdd.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/axi_ad9361/axi_ad9361_tdd.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_tdd " "Found entity 1: axi_ad9361_tdd" {  } { { "../../library/axi_ad9361/axi_ad9361_tdd.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_tdd.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/axi_ad9361/axi_ad9361_rx_pnmon.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/axi_ad9361/axi_ad9361_rx_pnmon.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_rx_pnmon " "Found entity 1: axi_ad9361_rx_pnmon" {  } { { "../../library/axi_ad9361/axi_ad9361_rx_pnmon.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_rx_pnmon.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/axi_ad9361/axi_ad9361_rx_channel.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/axi_ad9361/axi_ad9361_rx_channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_rx_channel " "Found entity 1: axi_ad9361_rx_channel" {  } { { "../../library/axi_ad9361/axi_ad9361_rx_channel.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_rx_channel.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/axi_ad9361/axi_ad9361_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/axi_ad9361/axi_ad9361_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_rx " "Found entity 1: axi_ad9361_rx" {  } { { "../../library/axi_ad9361/axi_ad9361_rx.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_rx.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/axi_ad9361/axi_ad9361.v 1 1 " "Found 1 design units, including 1 entities, in source file /salukat/development/software/quartus/bladerf/hdl/fpga/ip/salukat/ad9361/hdl/library/axi_ad9361/axi_ad9361.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361 " "Found entity 1: axi_ad9361" {  } { { "../../library/axi_ad9361/axi_ad9361.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spin_sensor_top.v 1 1 " "Found 1 design units, including 1 entities, in source file spin_sensor_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 spin_sensor_top " "Found entity 1: spin_sensor_top" {  } { { "spin_sensor_top.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702472436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702472436 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "up_preset_s up_pmod.v(76) " "Verilog HDL Implicit Net warning at up_pmod.v(76): created implicit net for \"up_preset_s\"" {  } { { "../../library/common/up_pmod.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_pmod.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1609702472437 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "up_tpm_oos_s up_hdmi_rx.v(257) " "Verilog HDL Implicit Net warning at up_hdmi_rx.v(257): created implicit net for \"up_tpm_oos_s\"" {  } { { "../../library/common/up_hdmi_rx.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_hdmi_rx.v" 257 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1609702472437 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dac_sync axi_ad9361_tx.v(378) " "Verilog HDL Implicit Net warning at axi_ad9361_tx.v(378): created implicit net for \"dac_sync\"" {  } { { "../../library/axi_ad9361/axi_ad9361_tx.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_tx.v" 378 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1609702472437 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_axi_aradd spin_sensor_top.v(157) " "Verilog HDL Implicit Net warning at spin_sensor_top.v(157): created implicit net for \"s_axi_aradd\"" {  } { { "spin_sensor_top.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1609702472437 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dac_dunf spin_sensor_top.v(166) " "Verilog HDL Implicit Net warning at spin_sensor_top.v(166): created implicit net for \"dac_dunf\"" {  } { { "spin_sensor_top.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v" 166 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1609702472437 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spin_sensor_top " "Elaborating entity \"spin_sensor_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1609702472926 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dac_dudf spin_sensor_top.v(81) " "Verilog HDL or VHDL warning at spin_sensor_top.v(81): object \"dac_dudf\" assigned a value but never read" {  } { { "spin_sensor_top.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1609702472931 "|spin_sensor_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dac_data_i0 spin_sensor_top.v(103) " "Verilog HDL or VHDL warning at spin_sensor_top.v(103): object \"dac_data_i0\" assigned a value but never read" {  } { { "spin_sensor_top.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1609702472931 "|spin_sensor_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dac_sync_out spin_sensor_top.v(28) " "Output port \"dac_sync_out\" at spin_sensor_top.v(28) has no driver" {  } { { "spin_sensor_top.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1609702472931 "|spin_sensor_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tdd_sync_cntr spin_sensor_top.v(33) " "Output port \"tdd_sync_cntr\" at spin_sensor_top.v(33) has no driver" {  } { { "spin_sensor_top.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1609702472931 "|spin_sensor_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361 axi_ad9361:if_axi_ad9361 " "Elaborating entity \"axi_ad9361\" for hierarchy \"axi_ad9361:if_axi_ad9361\"" {  } { { "spin_sensor_top.v" "if_axi_ad9361" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702472934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_lvds_if axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if " "Elaborating entity \"axi_ad9361_lvds_if\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\"" {  } { { "../../library/axi_ad9361/axi_ad9361.v" "i_dev_if" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702472944 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "up_drp_rdata axi_ad9361_lvds_if.v(123) " "Output port \"up_drp_rdata\" at axi_ad9361_lvds_if.v(123) has no driver" {  } { { "../../library/axi_ad9361/intel/axi_ad9361_lvds_if.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v" 123 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1609702472948 "|spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "up_drp_ready axi_ad9361_lvds_if.v(124) " "Output port \"up_drp_ready\" at axi_ad9361_lvds_if.v(124) has no driver" {  } { { "../../library/axi_ad9361/intel/axi_ad9361_lvds_if.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v" 124 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1609702472948 "|spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_lvds_if_c5 axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5 " "Elaborating entity \"axi_ad9361_lvds_if_c5\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\"" {  } { { "../../library/axi_ad9361/intel/axi_ad9361_lvds_if.v" "i_axi_ad9361_lvds_if_c5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702472949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx " "Elaborating entity \"altlvds_rx\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\"" {  } { { "../../library/axi_ad9361/intel/axi_ad9361_lvds_if_c5.v" "i_altlvds_rx" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_c5.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx " "Elaborated megafunction instantiation \"axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\"" {  } { { "../../library/axi_ad9361/intel/axi_ad9361_lvds_if_c5.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_c5.v" 302 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx " "Instantiated megafunction \"axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "buffer_implementation RAM " "Parameter \"buffer_implementation\" = \"RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "cds_mode UNUSED " "Parameter \"cds_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll ON " "Parameter \"common_rx_tx_pll\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_align_rollover 4 " "Parameter \"data_align_rollover\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 500.0 Mbps " "Parameter \"data_rate\" = \"500.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 4 " "Parameter \"deserialization_factor\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_initial_phase_value 0 " "Parameter \"dpa_initial_phase_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_count 0 " "Parameter \"dpll_lock_count\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_window 0 " "Parameter \"dpll_lock_window\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_align_to_rising_edge_only OFF " "Parameter \"enable_dpa_align_to_rising_edge_only\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_calibration ON " "Parameter \"enable_dpa_calibration\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_fifo UNUSED " "Parameter \"enable_dpa_fifo\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_initial_phase_selection OFF " "Parameter \"enable_dpa_initial_phase_selection\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_mode OFF " "Parameter \"enable_dpa_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_pll_calibration OFF " "Parameter \"enable_dpa_pll_calibration\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_soft_cdr_mode OFF " "Parameter \"enable_soft_cdr_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 4000 " "Parameter \"inclock_period\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_data_rate 500 " "Parameter \"input_data_rate\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lose_lock_on_one_change UNUSED " "Parameter \"lose_lock_on_one_change\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=axi_ad9361_lvds_if_c5_rx " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=axi_ad9361_lvds_if_c5_rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_rx " "Parameter \"lpm_type\" = \"altlvds_rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 7 " "Parameter \"number_of_channels\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource Global clock " "Parameter \"outclock_resource\" = \"Global clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_operation_mode NORMAL " "Parameter \"pll_operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock UNUSED " "Parameter \"pll_self_reset_on_loss_lock\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_channel_data_align PORT_UNUSED " "Parameter \"port_rx_channel_data_align\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_data_align PORT_UNUSED " "Parameter \"port_rx_data_align\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency 250.000000 MHz " "Parameter \"refclk_frequency\" = \"250.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_data_align_input UNUSED " "Parameter \"registered_data_align_input\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_output ON " "Parameter \"registered_output\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reset_fifo_at_first_lock UNUSED " "Parameter \"reset_fifo_at_first_lock\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rx_align_data_reg RISING_EDGE " "Parameter \"rx_align_data_reg\" = \"RISING_EDGE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_is_negative_ppm_drift OFF " "Parameter \"sim_dpa_is_negative_ppm_drift\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_net_ppm_variation 0 " "Parameter \"sim_dpa_net_ppm_variation\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_output_clock_phase_shift 0 " "Parameter \"sim_dpa_output_clock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_coreclock_input OFF " "Parameter \"use_coreclock_input\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_dpll_rawperror OFF " "Parameter \"use_dpll_rawperror\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "x_on_bitslip ON " "Parameter \"x_on_bitslip\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473075 ""}  } { { "../../library/axi_ad9361/intel/axi_ad9361_lvds_if_c5.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_c5.v" 302 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1609702473075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/axi_ad9361_lvds_if_c5_rx_lvds_rx.v 2 2 " "Found 2 design units, including 2 entities, in source file db/axi_ad9361_lvds_if_c5_rx_lvds_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_lvds_if_c5_rx_altclkctrl " "Found entity 1: axi_ad9361_lvds_if_c5_rx_altclkctrl" {  } { { "db/axi_ad9361_lvds_if_c5_rx_lvds_rx.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/spin_sensor/db/axi_ad9361_lvds_if_c5_rx_lvds_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702473122 ""} { "Info" "ISGN_ENTITY_NAME" "2 axi_ad9361_lvds_if_c5_rx_lvds_rx " "Found entity 2: axi_ad9361_lvds_if_c5_rx_lvds_rx" {  } { { "db/axi_ad9361_lvds_if_c5_rx_lvds_rx.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/spin_sensor/db/axi_ad9361_lvds_if_c5_rx_lvds_rx.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702473122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702473122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_lvds_if_c5_rx_lvds_rx axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated " "Elaborating entity \"axi_ad9361_lvds_if_c5_rx_lvds_rx\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\"" {  } { { "altlvds_rx.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_lvds_if_c5_rx_altclkctrl axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|axi_ad9361_lvds_if_c5_rx_altclkctrl:rx_outclock_buf " "Elaborating entity \"axi_ad9361_lvds_if_c5_rx_altclkctrl\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|axi_ad9361_lvds_if_c5_rx_altclkctrl:rx_outclock_buf\"" {  } { { "db/axi_ad9361_lvds_if_c5_rx_lvds_rx.v" "rx_outclock_buf" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/spin_sensor/db/axi_ad9361_lvds_if_c5_rx_lvds_rx.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473131 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkselect axi_ad9361_lvds_if_c5_rx_lvds_rx.v(49) " "Verilog HDL or VHDL warning at axi_ad9361_lvds_if_c5_rx_lvds_rx.v(49): object \"clkselect\" assigned a value but never read" {  } { { "db/axi_ad9361_lvds_if_c5_rx_lvds_rx.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/spin_sensor/db/axi_ad9361_lvds_if_c5_rx_lvds_rx.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1609702473133 "|spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|axi_ad9361_lvds_if_c5_rx_altclkctrl:rx_outclock_buf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_tx axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx " "Elaborating entity \"altlvds_tx\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx\"" {  } { { "../../library/axi_ad9361/intel/axi_ad9361_lvds_if_c5.v" "i_altlvds_tx" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_c5.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx " "Elaborated megafunction instantiation \"axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx\"" {  } { { "../../library/axi_ad9361/intel/axi_ad9361_lvds_if_c5.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_c5.v" 350 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx " "Instantiated megafunction \"axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "center_align_msb UNUSED " "Parameter \"center_align_msb\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll ON " "Parameter \"common_rx_tx_pll\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coreclock_divide_by 1 " "Parameter \"coreclock_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 500.0 Mbps " "Parameter \"data_rate\" = \"500.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 4 " "Parameter \"deserialization_factor\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "differential_drive 0 " "Parameter \"differential_drive\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 4000 " "Parameter \"inclock_period\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=axi_ad9361_lvds_if_c5_tx " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=axi_ad9361_lvds_if_c5_tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_tx " "Parameter \"lpm_type\" = \"altlvds_tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multi_clock OFF " "Parameter \"multi_clock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 7 " "Parameter \"number_of_channels\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_alignment EDGE_ALIGNED " "Parameter \"outclock_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_divide_by 2 " "Parameter \"outclock_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_duty_cycle 50 " "Parameter \"outclock_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_multiply_by 1 " "Parameter \"outclock_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_phase_shift 0 " "Parameter \"outclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource Global clock " "Parameter \"outclock_resource\" = \"Global clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_data_rate 500 " "Parameter \"output_data_rate\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_compensation_mode AUTO " "Parameter \"pll_compensation_mode\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock OFF " "Parameter \"pll_self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preemphasis_setting 0 " "Parameter \"preemphasis_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency 250.000000 MHz " "Parameter \"refclk_frequency\" = \"250.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_input TX_CORECLK " "Parameter \"registered_input\" = \"TX_CORECLK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vod_setting 0 " "Parameter \"vod_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473202 ""}  } { { "../../library/axi_ad9361/intel/axi_ad9361_lvds_if_c5.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_c5.v" 350 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1609702473202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/axi_ad9361_lvds_if_c5_tx_lvds_tx.v 2 2 " "Found 2 design units, including 2 entities, in source file db/axi_ad9361_lvds_if_c5_tx_lvds_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_lvds_if_c5_tx_altclkctrl " "Found entity 1: axi_ad9361_lvds_if_c5_tx_altclkctrl" {  } { { "db/axi_ad9361_lvds_if_c5_tx_lvds_tx.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/spin_sensor/db/axi_ad9361_lvds_if_c5_tx_lvds_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702473262 ""} { "Info" "ISGN_ENTITY_NAME" "2 axi_ad9361_lvds_if_c5_tx_lvds_tx " "Found entity 2: axi_ad9361_lvds_if_c5_tx_lvds_tx" {  } { { "db/axi_ad9361_lvds_if_c5_tx_lvds_tx.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/spin_sensor/db/axi_ad9361_lvds_if_c5_tx_lvds_tx.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702473262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702473262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_lvds_if_c5_tx_lvds_tx axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx\|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated " "Elaborating entity \"axi_ad9361_lvds_if_c5_tx_lvds_tx\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx\|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated\"" {  } { { "altlvds_tx.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_lvds_if_c5_tx_altclkctrl axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx\|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated\|axi_ad9361_lvds_if_c5_tx_altclkctrl:coreclk_buf " "Elaborating entity \"axi_ad9361_lvds_if_c5_tx_altclkctrl\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx\|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated\|axi_ad9361_lvds_if_c5_tx_altclkctrl:coreclk_buf\"" {  } { { "db/axi_ad9361_lvds_if_c5_tx_lvds_tx.v" "coreclk_buf" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/spin_sensor/db/axi_ad9361_lvds_if_c5_tx_lvds_tx.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473270 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkselect axi_ad9361_lvds_if_c5_tx_lvds_tx.v(49) " "Verilog HDL or VHDL warning at axi_ad9361_lvds_if_c5_tx_lvds_tx.v(49): object \"clkselect\" assigned a value but never read" {  } { { "db/axi_ad9361_lvds_if_c5_tx_lvds_tx.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/spin_sensor/db/axi_ad9361_lvds_if_c5_tx_lvds_tx.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1609702473272 "|spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|axi_ad9361_lvds_if_c5_tx_altclkctrl:coreclk_buf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altddio_out:i_altddio_enable " "Elaborating entity \"altddio_out\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altddio_out:i_altddio_enable\"" {  } { { "../../library/axi_ad9361/intel/axi_ad9361_lvds_if_c5.v" "i_altddio_enable" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_c5.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altddio_out:i_altddio_enable " "Elaborated megafunction instantiation \"axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altddio_out:i_altddio_enable\"" {  } { { "../../library/axi_ad9361/intel/axi_ad9361_lvds_if_c5.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_c5.v" 372 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1609702473323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altddio_out:i_altddio_enable " "Instantiated megafunction \"axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altddio_out:i_altddio_enable\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473323 ""}  } { { "../../library/axi_ad9361/intel/axi_ad9361_lvds_if_c5.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_c5.v" 372 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1609702473323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_b2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_b2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_b2j " "Found entity 1: ddio_out_b2j" {  } { { "db/ddio_out_b2j.tdf" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/spin_sensor/db/ddio_out_b2j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702473379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702473379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_b2j axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altddio_out:i_altddio_enable\|ddio_out_b2j:auto_generated " "Elaborating entity \"ddio_out_b2j\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altddio_out:i_altddio_enable\|ddio_out_b2j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_tdd_if axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd_if:i_tdd_if " "Elaborating entity \"axi_ad9361_tdd_if\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd_if:i_tdd_if\"" {  } { { "../../library/axi_ad9361/axi_ad9361.v" "i_tdd_if" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_tdd axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd " "Elaborating entity \"axi_ad9361_tdd\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\"" {  } { { "../../library/axi_ad9361/axi_ad9361.v" "i_tdd" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_tdd_cntrl axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|up_tdd_cntrl:i_up_tdd_cntrl " "Elaborating entity \"up_tdd_cntrl\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|up_tdd_cntrl:i_up_tdd_cntrl\"" {  } { { "../../library/axi_ad9361/axi_ad9361_tdd.v" "i_up_tdd_cntrl" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_tdd.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473407 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 up_tdd_cntrl.v(304) " "Verilog HDL assignment warning at up_tdd_cntrl.v(304): truncated value with size 34 to match size of target (32)" {  } { { "../../library/common/up_tdd_cntrl.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_tdd_cntrl.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1609702473413 "|spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|up_tdd_cntrl:i_up_tdd_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_cntrl axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|up_tdd_cntrl:i_up_tdd_cntrl\|up_xfer_cntrl:i_xfer_tdd_control " "Elaborating entity \"up_xfer_cntrl\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|up_tdd_cntrl:i_up_tdd_cntrl\|up_xfer_cntrl:i_xfer_tdd_control\"" {  } { { "../../library/common/up_tdd_cntrl.v" "i_xfer_tdd_control" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_tdd_cntrl.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_cntrl axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|up_tdd_cntrl:i_up_tdd_cntrl\|up_xfer_cntrl:i_xfer_tdd_counter_values " "Elaborating entity \"up_xfer_cntrl\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|up_tdd_cntrl:i_up_tdd_cntrl\|up_xfer_cntrl:i_xfer_tdd_counter_values\"" {  } { { "../../library/common/up_tdd_cntrl.v" "i_xfer_tdd_counter_values" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_tdd_cntrl.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_status axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|up_tdd_cntrl:i_up_tdd_cntrl\|up_xfer_status:i_xfer_tdd_status " "Elaborating entity \"up_xfer_status\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|up_tdd_cntrl:i_up_tdd_cntrl\|up_xfer_status:i_xfer_tdd_status\"" {  } { { "../../library/common/up_tdd_cntrl.v" "i_xfer_tdd_status" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_tdd_cntrl.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_tdd_control axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control " "Elaborating entity \"ad_tdd_control\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\"" {  } { { "../../library/axi_ad9361/axi_ad9361_tdd.v" "i_tdd_control" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_tdd.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473431 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 ad_tdd_control.v(241) " "Verilog HDL assignment warning at ad_tdd_control.v(241): truncated value with size 8 to match size of target (6)" {  } { { "../../library/common/ad_tdd_control.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_tdd_control.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1609702473435 "|spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_addsub axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_vco_rx_on_1_comp " "Elaborating entity \"ad_addsub\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_vco_rx_on_1_comp\"" {  } { { "../../library/common/ad_tdd_control.v" "i_vco_rx_on_1_comp" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_tdd_control.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473436 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 ad_addsub.v(67) " "Verilog HDL assignment warning at ad_addsub.v(67): truncated value with size 32 to match size of target (24)" {  } { { "../../library/common/ad_addsub.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_addsub.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1609702473438 "|spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_vco_rx_on_1_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 ad_addsub.v(109) " "Verilog HDL assignment warning at ad_addsub.v(109): truncated value with size 25 to match size of target (24)" {  } { { "../../library/common/ad_addsub.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_addsub.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1609702473438 "|spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_vco_rx_on_1_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_rx axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx " "Elaborating entity \"axi_ad9361_rx\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\"" {  } { { "../../library/axi_ad9361/axi_ad9361.v" "i_rx" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_rx_channel axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0 " "Elaborating entity \"axi_ad9361_rx_channel\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\"" {  } { { "../../library/axi_ad9361/axi_ad9361_rx.v" "i_rx_channel_0" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_rx.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_rx_pnmon axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|axi_ad9361_rx_pnmon:i_rx_pnmon " "Elaborating entity \"axi_ad9361_rx_pnmon\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|axi_ad9361_rx_pnmon:i_rx_pnmon\"" {  } { { "../../library/axi_ad9361/axi_ad9361_rx_channel.v" "i_rx_pnmon" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_rx_channel.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_pnmon axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|axi_ad9361_rx_pnmon:i_rx_pnmon\|ad_pnmon:i_pnmon " "Elaborating entity \"ad_pnmon\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|axi_ad9361_rx_pnmon:i_rx_pnmon\|ad_pnmon:i_pnmon\"" {  } { { "../../library/axi_ad9361/axi_ad9361_rx_pnmon.v" "i_pnmon" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_rx_pnmon.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473467 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ad_pnmon.v(89) " "Verilog HDL assignment warning at ad_pnmon.v(89): truncated value with size 32 to match size of target (1)" {  } { { "../../library/common/ad_pnmon.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_pnmon.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1609702473469 "|spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|axi_ad9361_rx_pnmon:i_rx_pnmon|ad_pnmon:i_pnmon"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_datafmt axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_datafmt:i_ad_datafmt " "Elaborating entity \"ad_datafmt\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_datafmt:i_ad_datafmt\"" {  } { { "../../library/axi_ad9361/axi_ad9361_rx_channel.v" "i_ad_datafmt" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_rx_channel.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dcfilter axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_dcfilter:i_ad_dcfilter " "Elaborating entity \"ad_dcfilter\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_dcfilter:i_ad_dcfilter\"" {  } { { "../../library/axi_ad9361/axi_ad9361_rx_channel.v" "i_ad_dcfilter" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_rx_channel.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_iqcor axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_iqcor:i_ad_iqcor " "Elaborating entity \"ad_iqcor\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_iqcor:i_ad_iqcor\"" {  } { { "../../library/axi_ad9361/axi_ad9361_rx_channel.v" "i_ad_iqcor" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_rx_channel.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_mul axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_iqcor:i_ad_iqcor\|ad_mul:g_loop\[0\].i_mul_i " "Elaborating entity \"ad_mul\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_iqcor:i_ad_iqcor\|ad_mul:g_loop\[0\].i_mul_i\"" {  } { { "../../library/common/ad_iqcor.v" "g_loop\[0\].i_mul_i" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_iqcor.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_iqcor:i_ad_iqcor\|ad_mul:g_loop\[0\].i_mul_i\|lpm_mult:i_lpm_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_iqcor:i_ad_iqcor\|ad_mul:g_loop\[0\].i_mul_i\|lpm_mult:i_lpm_mult\"" {  } { { "../../library/intel/common/ad_mul.v" "i_lpm_mult" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/ad_mul.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_iqcor:i_ad_iqcor\|ad_mul:g_loop\[0\].i_mul_i\|lpm_mult:i_lpm_mult " "Elaborated megafunction instantiation \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_iqcor:i_ad_iqcor\|ad_mul:g_loop\[0\].i_mul_i\|lpm_mult:i_lpm_mult\"" {  } { { "../../library/intel/common/ad_mul.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/ad_mul.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1609702473527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_iqcor:i_ad_iqcor\|ad_mul:g_loop\[0\].i_mul_i\|lpm_mult:i_lpm_mult " "Instantiated megafunction \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_iqcor:i_ad_iqcor\|ad_mul:g_loop\[0\].i_mul_i\|lpm_mult:i_lpm_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 17 " "Parameter \"lpm_widtha\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 17 " "Parameter \"lpm_widthb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 34 " "Parameter \"lpm_widthp\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473527 ""}  } { { "../../library/intel/common/ad_mul.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/ad_mul.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1609702473527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vbn.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_vbn.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vbn " "Found entity 1: mult_vbn" {  } { { "db/mult_vbn.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/spin_sensor/db/mult_vbn.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702473575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702473575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_vbn axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_iqcor:i_ad_iqcor\|ad_mul:g_loop\[0\].i_mul_i\|lpm_mult:i_lpm_mult\|mult_vbn:auto_generated " "Elaborating entity \"mult_vbn\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_iqcor:i_ad_iqcor\|ad_mul:g_loop\[0\].i_mul_i\|lpm_mult:i_lpm_mult\|mult_vbn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_mul axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_iqcor:i_ad_iqcor\|ad_mul:g_loop\[0\].i_mul_q " "Elaborating entity \"ad_mul\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_iqcor:i_ad_iqcor\|ad_mul:g_loop\[0\].i_mul_q\"" {  } { { "../../library/common/ad_iqcor.v" "g_loop\[0\].i_mul_q" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_iqcor.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_adc_channel axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|up_adc_channel:i_up_adc_channel " "Elaborating entity \"up_adc_channel\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|up_adc_channel:i_up_adc_channel\"" {  } { { "../../library/axi_ad9361/axi_ad9361_rx_channel.v" "i_up_adc_channel" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_rx_channel.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473592 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_adc_channel.v(430) " "Verilog HDL Case Statement information at up_adc_channel.v(430): all case item expressions in this case statement are onehot" {  } { { "../../library/common/up_adc_channel.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_adc_channel.v" 430 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1609702473597 "|spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_cntrl axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|up_adc_channel:i_up_adc_channel\|up_xfer_cntrl:i_xfer_cntrl " "Elaborating entity \"up_xfer_cntrl\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|up_adc_channel:i_up_adc_channel\|up_xfer_cntrl:i_xfer_cntrl\"" {  } { { "../../library/common/up_adc_channel.v" "i_xfer_cntrl" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_adc_channel.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_status axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|up_adc_channel:i_up_adc_channel\|up_xfer_status:i_xfer_status " "Elaborating entity \"up_xfer_status\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|up_adc_channel:i_up_adc_channel\|up_xfer_status:i_xfer_status\"" {  } { { "../../library/common/up_adc_channel.v" "i_xfer_status" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_adc_channel.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_rx_channel axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_1 " "Elaborating entity \"axi_ad9361_rx_channel\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_1\"" {  } { { "../../library/axi_ad9361/axi_ad9361_rx.v" "i_rx_channel_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_rx.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_rx_pnmon axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_1\|axi_ad9361_rx_pnmon:i_rx_pnmon " "Elaborating entity \"axi_ad9361_rx_pnmon\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_1\|axi_ad9361_rx_pnmon:i_rx_pnmon\"" {  } { { "../../library/axi_ad9361/axi_ad9361_rx_channel.v" "i_rx_pnmon" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_rx_channel.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_iqcor axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_1\|ad_iqcor:i_ad_iqcor " "Elaborating entity \"ad_iqcor\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_1\|ad_iqcor:i_ad_iqcor\"" {  } { { "../../library/axi_ad9361/axi_ad9361_rx_channel.v" "i_ad_iqcor" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_rx_channel.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_adc_channel axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_1\|up_adc_channel:i_up_adc_channel " "Elaborating entity \"up_adc_channel\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_1\|up_adc_channel:i_up_adc_channel\"" {  } { { "../../library/axi_ad9361/axi_ad9361_rx_channel.v" "i_up_adc_channel" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_rx_channel.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473633 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_adc_channel.v(430) " "Verilog HDL Case Statement information at up_adc_channel.v(430): all case item expressions in this case statement are onehot" {  } { { "../../library/common/up_adc_channel.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_adc_channel.v" 430 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1609702473640 "|spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_rx_channel axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_2 " "Elaborating entity \"axi_ad9361_rx_channel\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_2\"" {  } { { "../../library/axi_ad9361/axi_ad9361_rx.v" "i_rx_channel_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_rx.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_rx_pnmon axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_2\|axi_ad9361_rx_pnmon:i_rx_pnmon " "Elaborating entity \"axi_ad9361_rx_pnmon\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_2\|axi_ad9361_rx_pnmon:i_rx_pnmon\"" {  } { { "../../library/axi_ad9361/axi_ad9361_rx_channel.v" "i_rx_pnmon" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_rx_channel.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_adc_channel axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_2\|up_adc_channel:i_up_adc_channel " "Elaborating entity \"up_adc_channel\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_2\|up_adc_channel:i_up_adc_channel\"" {  } { { "../../library/axi_ad9361/axi_ad9361_rx_channel.v" "i_up_adc_channel" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_rx_channel.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473664 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_adc_channel.v(430) " "Verilog HDL Case Statement information at up_adc_channel.v(430): all case item expressions in this case statement are onehot" {  } { { "../../library/common/up_adc_channel.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_adc_channel.v" 430 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1609702473669 "|spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_2|up_adc_channel:i_up_adc_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_rx_channel axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_3 " "Elaborating entity \"axi_ad9361_rx_channel\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_3\"" {  } { { "../../library/axi_ad9361/axi_ad9361_rx.v" "i_rx_channel_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_rx.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_rx_pnmon axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_3\|axi_ad9361_rx_pnmon:i_rx_pnmon " "Elaborating entity \"axi_ad9361_rx_pnmon\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_3\|axi_ad9361_rx_pnmon:i_rx_pnmon\"" {  } { { "../../library/axi_ad9361/axi_ad9361_rx_channel.v" "i_rx_pnmon" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_rx_channel.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_adc_channel axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_3\|up_adc_channel:i_up_adc_channel " "Elaborating entity \"up_adc_channel\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_3\|up_adc_channel:i_up_adc_channel\"" {  } { { "../../library/axi_ad9361/axi_ad9361_rx_channel.v" "i_up_adc_channel" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_rx_channel.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473722 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_adc_channel.v(430) " "Verilog HDL Case Statement information at up_adc_channel.v(430): all case item expressions in this case statement are onehot" {  } { { "../../library/common/up_adc_channel.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_adc_channel.v" 430 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1609702473725 "|spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_3|up_adc_channel:i_up_adc_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_adc_common axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|up_adc_common:i_up_adc_common " "Elaborating entity \"up_adc_common\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|up_adc_common:i_up_adc_common\"" {  } { { "../../library/axi_ad9361/axi_ad9361_rx.v" "i_up_adc_common" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_rx.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_rst axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|up_adc_common:i_up_adc_common\|ad_rst:i_mmcm_rst_reg " "Elaborating entity \"ad_rst\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|up_adc_common:i_up_adc_common\|ad_rst:i_mmcm_rst_reg\"" {  } { { "../../library/common/up_adc_common.v" "i_mmcm_rst_reg" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_adc_common.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_cntrl axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|up_adc_common:i_up_adc_common\|up_xfer_cntrl:i_xfer_cntrl " "Elaborating entity \"up_xfer_cntrl\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|up_adc_common:i_up_adc_common\|up_xfer_cntrl:i_xfer_cntrl\"" {  } { { "../../library/common/up_adc_common.v" "i_xfer_cntrl" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_adc_common.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_clock_mon axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|up_adc_common:i_up_adc_common\|up_clock_mon:i_clock_mon " "Elaborating entity \"up_clock_mon\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|up_adc_common:i_up_adc_common\|up_clock_mon:i_clock_mon\"" {  } { { "../../library/common/up_adc_common.v" "i_clock_mon" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_adc_common.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_delay_cntrl axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|up_delay_cntrl:i_delay_cntrl " "Elaborating entity \"up_delay_cntrl\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|up_delay_cntrl:i_delay_cntrl\"" {  } { { "../../library/axi_ad9361/axi_ad9361_rx.v" "i_delay_cntrl" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_rx.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473745 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "65 5 up_delay_cntrl.v(123) " "Verilog HDL assignment warning at up_delay_cntrl.v(123): truncated value with size 65 to match size of target (5)" {  } { { "../../library/common/up_delay_cntrl.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_delay_cntrl.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1609702473748 "|spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|up_delay_cntrl:i_delay_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 up_delay_cntrl.v(165) " "Verilog HDL assignment warning at up_delay_cntrl.v(165): truncated value with size 32 to match size of target (5)" {  } { { "../../library/common/up_delay_cntrl.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_delay_cntrl.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1609702473748 "|spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|up_delay_cntrl:i_delay_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_tx axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx " "Elaborating entity \"axi_ad9361_tx\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\"" {  } { { "../../library/axi_ad9361/axi_ad9361.v" "i_tx" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361.v" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_tx_channel axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0 " "Elaborating entity \"axi_ad9361_tx_channel\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\"" {  } { { "../../library/axi_ad9361/axi_ad9361_tx.v" "i_tx_channel_0" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_tx.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds " "Elaborating entity \"ad_dds\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\"" {  } { { "../../library/axi_ad9361/axi_ad9361_tx_channel.v" "i_dds" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_tx_channel.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473771 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad_dds.v(114) " "Verilog HDL assignment warning at ad_dds.v(114): truncated value with size 32 to match size of target (16)" {  } { { "../../library/common/ad_dds.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_dds.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1609702473773 "|spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad_dds.v(115) " "Verilog HDL assignment warning at ad_dds.v(115): truncated value with size 32 to match size of target (16)" {  } { { "../../library/common/ad_dds.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_dds.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1609702473773 "|spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_2 axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2 " "Elaborating entity \"ad_dds_2\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\"" {  } { { "../../library/common/ad_dds.v" "dds_phase\[1\].i_dds_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_dds.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_1 axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0 " "Elaborating entity \"ad_dds_1\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\"" {  } { { "../../library/common/ad_dds_2.v" "i_dds_1_0" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_dds_2.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_sine_cordic axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine " "Elaborating entity \"ad_dds_sine_cordic\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\"" {  } { { "../../library/common/ad_dds_1.v" "i_dds_sine" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_dds_1.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_cordic_pipe axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[0\].pipe " "Elaborating entity \"ad_dds_cordic_pipe\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[0\].pipe\"" {  } { { "../../library/common/ad_dds_sine_cordic.v" "rotation\[0\].pipe" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_dds_sine_cordic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_cordic_pipe axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[1\].pipe " "Elaborating entity \"ad_dds_cordic_pipe\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[1\].pipe\"" {  } { { "../../library/common/ad_dds_sine_cordic.v" "rotation\[1\].pipe" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_dds_sine_cordic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_cordic_pipe axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[2\].pipe " "Elaborating entity \"ad_dds_cordic_pipe\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[2\].pipe\"" {  } { { "../../library/common/ad_dds_sine_cordic.v" "rotation\[2\].pipe" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_dds_sine_cordic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_cordic_pipe axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[3\].pipe " "Elaborating entity \"ad_dds_cordic_pipe\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[3\].pipe\"" {  } { { "../../library/common/ad_dds_sine_cordic.v" "rotation\[3\].pipe" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_dds_sine_cordic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_cordic_pipe axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[4\].pipe " "Elaborating entity \"ad_dds_cordic_pipe\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[4\].pipe\"" {  } { { "../../library/common/ad_dds_sine_cordic.v" "rotation\[4\].pipe" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_dds_sine_cordic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_cordic_pipe axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[5\].pipe " "Elaborating entity \"ad_dds_cordic_pipe\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[5\].pipe\"" {  } { { "../../library/common/ad_dds_sine_cordic.v" "rotation\[5\].pipe" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_dds_sine_cordic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_cordic_pipe axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[6\].pipe " "Elaborating entity \"ad_dds_cordic_pipe\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[6\].pipe\"" {  } { { "../../library/common/ad_dds_sine_cordic.v" "rotation\[6\].pipe" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_dds_sine_cordic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_cordic_pipe axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[7\].pipe " "Elaborating entity \"ad_dds_cordic_pipe\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[7\].pipe\"" {  } { { "../../library/common/ad_dds_sine_cordic.v" "rotation\[7\].pipe" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_dds_sine_cordic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_cordic_pipe axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[8\].pipe " "Elaborating entity \"ad_dds_cordic_pipe\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[8\].pipe\"" {  } { { "../../library/common/ad_dds_sine_cordic.v" "rotation\[8\].pipe" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_dds_sine_cordic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_cordic_pipe axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[9\].pipe " "Elaborating entity \"ad_dds_cordic_pipe\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[9\].pipe\"" {  } { { "../../library/common/ad_dds_sine_cordic.v" "rotation\[9\].pipe" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_dds_sine_cordic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_cordic_pipe axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[10\].pipe " "Elaborating entity \"ad_dds_cordic_pipe\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[10\].pipe\"" {  } { { "../../library/common/ad_dds_sine_cordic.v" "rotation\[10\].pipe" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_dds_sine_cordic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_cordic_pipe axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[11\].pipe " "Elaborating entity \"ad_dds_cordic_pipe\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[11\].pipe\"" {  } { { "../../library/common/ad_dds_sine_cordic.v" "rotation\[11\].pipe" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_dds_sine_cordic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_mul axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_mul:i_dds_scale " "Elaborating entity \"ad_mul\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_mul:i_dds_scale\"" {  } { { "../../library/common/ad_dds_1.v" "i_dds_scale" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/ad_dds_1.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_mul:i_dds_scale\|lpm_mult:i_lpm_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_mul:i_dds_scale\|lpm_mult:i_lpm_mult\"" {  } { { "../../library/intel/common/ad_mul.v" "i_lpm_mult" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/ad_mul.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_mul:i_dds_scale\|lpm_mult:i_lpm_mult " "Elaborated megafunction instantiation \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_mul:i_dds_scale\|lpm_mult:i_lpm_mult\"" {  } { { "../../library/intel/common/ad_mul.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/ad_mul.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1609702473849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_mul:i_dds_scale\|lpm_mult:i_lpm_mult " "Instantiated megafunction \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_mul:i_dds_scale\|lpm_mult:i_lpm_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 15 " "Parameter \"lpm_widtha\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 17 " "Parameter \"lpm_widthb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473849 ""}  } { { "../../library/intel/common/ad_mul.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/ad_mul.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1609702473849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rbn.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rbn.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rbn " "Found entity 1: mult_rbn" {  } { { "db/mult_rbn.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/spin_sensor/db/mult_rbn.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609702473893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609702473893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_rbn axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_mul:i_dds_scale\|lpm_mult:i_lpm_mult\|mult_rbn:auto_generated " "Elaborating entity \"mult_rbn\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_mul:i_dds_scale\|lpm_mult:i_lpm_mult\|mult_rbn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_dac_channel axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|up_dac_channel:i_up_dac_channel " "Elaborating entity \"up_dac_channel\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|up_dac_channel:i_up_dac_channel\"" {  } { { "../../library/axi_ad9361/axi_ad9361_tx_channel.v" "i_up_dac_channel" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_tx_channel.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473920 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_dac_channel.v(395) " "Verilog HDL Case Statement information at up_dac_channel.v(395): all case item expressions in this case statement are onehot" {  } { { "../../library/common/up_dac_channel.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_dac_channel.v" 395 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1609702473930 "|spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_cntrl axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|up_dac_channel:i_up_dac_channel\|up_xfer_cntrl:i_xfer_cntrl " "Elaborating entity \"up_xfer_cntrl\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|up_dac_channel:i_up_dac_channel\|up_xfer_cntrl:i_xfer_cntrl\"" {  } { { "../../library/common/up_dac_channel.v" "i_xfer_cntrl" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_dac_channel.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_tx_channel axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_1 " "Elaborating entity \"axi_ad9361_tx_channel\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_1\"" {  } { { "../../library/axi_ad9361/axi_ad9361_tx.v" "i_tx_channel_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_tx.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702473940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_dac_channel axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_1\|up_dac_channel:i_up_dac_channel " "Elaborating entity \"up_dac_channel\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_1\|up_dac_channel:i_up_dac_channel\"" {  } { { "../../library/axi_ad9361/axi_ad9361_tx_channel.v" "i_up_dac_channel" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_tx_channel.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702474009 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_dac_channel.v(395) " "Verilog HDL Case Statement information at up_dac_channel.v(395): all case item expressions in this case statement are onehot" {  } { { "../../library/common/up_dac_channel.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_dac_channel.v" 395 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1609702474018 "|spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_tx_channel axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_2 " "Elaborating entity \"axi_ad9361_tx_channel\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_2\"" {  } { { "../../library/axi_ad9361/axi_ad9361_tx.v" "i_tx_channel_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_tx.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702474024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_dac_channel axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_2\|up_dac_channel:i_up_dac_channel " "Elaborating entity \"up_dac_channel\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_2\|up_dac_channel:i_up_dac_channel\"" {  } { { "../../library/axi_ad9361/axi_ad9361_tx_channel.v" "i_up_dac_channel" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_tx_channel.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702474109 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_dac_channel.v(395) " "Verilog HDL Case Statement information at up_dac_channel.v(395): all case item expressions in this case statement are onehot" {  } { { "../../library/common/up_dac_channel.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_dac_channel.v" 395 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1609702474113 "|spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|up_dac_channel:i_up_dac_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_tx_channel axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_3 " "Elaborating entity \"axi_ad9361_tx_channel\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_3\"" {  } { { "../../library/axi_ad9361/axi_ad9361_tx.v" "i_tx_channel_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_tx.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702474115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_dac_channel axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_3\|up_dac_channel:i_up_dac_channel " "Elaborating entity \"up_dac_channel\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_3\|up_dac_channel:i_up_dac_channel\"" {  } { { "../../library/axi_ad9361/axi_ad9361_tx_channel.v" "i_up_dac_channel" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_tx_channel.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702474173 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_dac_channel.v(395) " "Verilog HDL Case Statement information at up_dac_channel.v(395): all case item expressions in this case statement are onehot" {  } { { "../../library/common/up_dac_channel.v" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_dac_channel.v" 395 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1609702474177 "|spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_dac_common axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|up_dac_common:i_up_dac_common " "Elaborating entity \"up_dac_common\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|up_dac_common:i_up_dac_common\"" {  } { { "../../library/axi_ad9361/axi_ad9361_tx.v" "i_up_dac_common" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_tx.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702474179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_cntrl axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|up_dac_common:i_up_dac_common\|up_xfer_cntrl:i_xfer_cntrl " "Elaborating entity \"up_xfer_cntrl\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|up_dac_common:i_up_dac_common\|up_xfer_cntrl:i_xfer_cntrl\"" {  } { { "../../library/common/up_dac_common.v" "i_xfer_cntrl" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/common/up_dac_common.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702474185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_delay_cntrl axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|up_delay_cntrl:i_delay_cntrl " "Elaborating entity \"up_delay_cntrl\" for hierarchy \"axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|up_delay_cntrl:i_delay_cntrl\"" {  } { { "../../library/axi_ad9361/axi_ad9361_tx.v" "i_delay_cntrl" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_tx.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702474189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_axi axi_ad9361:if_axi_ad9361\|up_axi:i_up_axi " "Elaborating entity \"up_axi\" for hierarchy \"axi_ad9361:if_axi_ad9361\|up_axi:i_up_axi\"" {  } { { "../../library/axi_ad9361/axi_ad9361.v" "i_up_axi" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361.v" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609702474192 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1609702476544 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/spin_sensor/output_files/spin_sensor_top.map.smsg " "Generated suppressed messages file D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/spin_sensor/output_files/spin_sensor_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1609702476682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4982 " "Peak virtual memory: 4982 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609702476831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 03 20:34:36 2021 " "Processing ended: Sun Jan 03 20:34:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609702476831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609702476831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609702476831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1609702476831 ""}
