<?xml version="1.0" encoding="ISO-8859-1"?>
<source>
	
<!-- MAIN INFO ********************************************************** -->


<!-- Component name -->
<component>FrameLink Stamper</component>


<!-- Authors -->
<authors>
       <author login="kosek">Martin Kosek</author>
</authors>


<!-- Features -->
<features>
   <item>Supports RX/TX FrameLink data bus width of 8, 16, 32 or 64 bits</item>
</features>


<!-- Short Block description -->
<description>

   Stamper component inserts one data bus wide stamp at the beginning of frame.
   This stamp can be used to insert identification or other information
   to the packet.

</description>


<!-- COMPONENT INTERFACE ************************************************ -->
<interface>

	<!-- Generic description -->
	<generic_map>
		
        <generic name="DATA_WIDTH" type="integer" default="">
           RX/TX interface data bus width
        </generic>

        <generic name="STAMP" type="std_logic_vector" default="">
           Stamp itself. Only DATA_WIDTH bits of the Stamp will be used.
        </generic>
		
	</generic_map>

	<!-- Port description -->
	<port_map>

		<divider>Common signals</divider>		
        <port name="CLK" dir="in" width="1">
            Clock input
        </port>
        <port name="RESET" dir="in" width="1">
            Global reset
        </port>

        <divider>
            RX FrameLink interface
        </divider>
        <port name="RX_DATA" dir="in" width="DATA_WIDTH">
            RX data bus
        </port>
        <port name="RX_REM" dir="in" width="log2(DATA_WIDTH/8)">
            RX data remainder
        </port>
        <port name="RX_SOF_N" dir="in" width="1">
            RX start of frame
        </port>
        <port name="RX_EOF_N" dir="in" width="1">
            RX end of frame
        </port>
        <port name="RX_SOP_N" dir="in" width="1">
            RX start of part
        </port>
        <port name="RX_EOP_N" dir="in" width="1">
            RX end of part
        </port>
        <port name="RX_SRC_RDY_N" dir="in" width="1">
            RX source ready
        </port>
        <port name="RX_DST_RDY_N" dir="out" width="1">
            RX destination ready
        </port>

        <divider>
            TX FrameLink interface
        </divider>
        <port name="TX_DATA" dir="out" width="DATA_WIDTH">
            TX data bus
        </port>
        <port name="TX_REM" dir="out" width="log2(DATA_WIDTH/8)">
            TX data remainder
        </port>
        <port name="TX_SOF_N" dir="out" width="1">
            TX start of frame
        </port>
        <port name="TX_EOF_N" dir="out" width="1">
            TX end of frame
        </port>
        <port name="TX_SOP_N" dir="out" width="1">
            TX start of packet (segment)
        </port>
        <port name="TX_EOP_N" dir="out" width="1">
            TX end of packet (segment)
        </port>
        <port name="TX_SRC_RDY_N" dir="out" width="1">
            TX source ready
        </port>
        <port name="TX_DST_RDY_N" dir="in" width="1">
            TX destination ready
        </port>
		
	</port_map>

</interface>


<!-- HW BODY SECTION **************************************************** -->
<!-- information for HW designers, structure should be as follow          -->
<body>
   <h1>Stamper info</h1>

   <h1>Frequency and Resources usage</h1>
   <p>
      <tab sloupce="cccc">
         <tr>
            <th>Generic settings</th>
            <th>Slices (% of C6X slices)</th>
            <th>BlockRams (% of C6X BRAMs)</th>
            <th>Max. HW frequency</th>
         </tr>
         <tr>
            <th>16b input</th> 
            <td>12 (0.05%)</td>
            <td>0 (0.0%)</td>
            <td>200 MHz</td>
         </tr>
         <tr>
            <th>64b input</th> 
            <td>36 (0.15%)</td>
            <td>0 (0.0%)</td>
            <td>200 MHz</td>
         </tr>
      <nazev>Chip utilization &amp; max design frequency</nazev>
      </tab> 
   </p>

</body>

</source>
