
---------- Begin Simulation Statistics ----------
final_tick                                16066925000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  71722                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675120                       # Number of bytes of host memory used
host_op_rate                                   135287                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   418.28                       # Real time elapsed on the host
host_tick_rate                               38411735                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000004                       # Number of instructions simulated
sim_ops                                      56587904                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016067                       # Number of seconds simulated
sim_ticks                                 16066925000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  36705011                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 17594406                       # number of cc regfile writes
system.cpu.committedInsts                    30000004                       # Number of Instructions Simulated
system.cpu.committedOps                      56587904                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.071128                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.071128                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1606195                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   883725                       # number of floating regfile writes
system.cpu.idleCycles                           85127                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               229025                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  6606008                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.859716                       # Inst execution rate
system.cpu.iew.exec_refs                     12081586                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    4981357                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2432952                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               7215013                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 73                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4374                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5061325                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            61256614                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               7100229                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            467730                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              59759826                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  22485                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2155770                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 170652                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2196739                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            428                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       180239                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          48786                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  67648169                       # num instructions consuming a value
system.cpu.iew.wb_count                      59603389                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.608582                       # average fanout of values written-back
system.cpu.iew.wb_producers                  41169454                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.854847                       # insts written-back per cycle
system.cpu.iew.wb_sent                       59660948                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 92836117                       # number of integer regfile reads
system.cpu.int_regfile_writes                47696420                       # number of integer regfile writes
system.cpu.ipc                               0.933595                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.933595                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            587560      0.98%      0.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              46115774     76.57%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               259212      0.43%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                373151      0.62%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              128469      0.21%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  486      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                65610      0.11%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               105248      0.17%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              371668      0.62%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                378      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              6908561     11.47%     91.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4574725      7.60%     98.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          287277      0.48%     99.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         449381      0.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               60227558                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1521742                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3012137                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1426556                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1833193                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1028504                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017077                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  849439     82.59%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     28      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    245      0.02%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    60      0.01%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     82.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  98203      9.55%     92.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 47904      4.66%     96.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1080      0.11%     96.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            31541      3.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               59146760                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          150540269                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     58176833                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          64092521                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   61256435                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  60227558                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 179                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4668689                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             20064                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            113                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5299564                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      32048724                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.879250                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.386259                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            16355037     51.03%     51.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2214599      6.91%     57.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2641846      8.24%     66.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2814490      8.78%     74.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2301667      7.18%     82.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1779504      5.55%     87.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2126604      6.64%     94.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1097831      3.43%     97.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              717146      2.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        32048724                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.874271                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            208232                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            38075                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              7215013                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5061325                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                25177990                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         32133851                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             933                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    70                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       101220                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        211164                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       176373                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          698                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       353765                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            704                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 7298328                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6009202                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            200619                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2719012                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2618485                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             96.302811                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  361106                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          174668                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             158368                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            16300                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          347                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4645629                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            168368                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     31357870                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.804584                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.666855                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        17468902     55.71%     55.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         3177013     10.13%     65.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1542513      4.92%     70.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2821521      9.00%     79.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          822731      2.62%     82.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1018464      3.25%     85.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          989073      3.15%     88.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          597604      1.91%     90.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2920049      9.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     31357870                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000004                       # Number of instructions committed
system.cpu.commit.opsCommitted               56587904                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    11594550                       # Number of memory references committed
system.cpu.commit.loads                       6715608                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                    6289400                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    1300928                       # Number of committed floating point instructions.
system.cpu.commit.integer                    55513569                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                319993                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       567376      1.00%      1.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     43234612     76.40%     77.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       253756      0.45%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       363390      0.64%     78.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       128023      0.23%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        32758      0.06%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        70786      0.13%     78.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       342092      0.60%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      6517033     11.52%     91.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4430951      7.83%     98.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       198575      0.35%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       447991      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     56587904                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2920049                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     10361699                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10361699                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     10361699                       # number of overall hits
system.cpu.dcache.overall_hits::total        10361699                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       182615                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         182615                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       182615                       # number of overall misses
system.cpu.dcache.overall_misses::total        182615                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  12141163998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12141163998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12141163998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12141163998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     10544314                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     10544314                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     10544314                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     10544314                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017319                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017319                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017319                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017319                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66485.031339                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66485.031339                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66485.031339                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66485.031339                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        16862                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               434                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.852535                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       121080                       # number of writebacks
system.cpu.dcache.writebacks::total            121080                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        54634                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54634                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        54634                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54634                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       127981                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       127981                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       127981                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       127981                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9258081498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9258081498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9258081498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9258081498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012137                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012137                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012137                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012137                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72339.499598                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72339.499598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72339.499598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72339.499598                       # average overall mshr miss latency
system.cpu.dcache.replacements                 127468                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5587102                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5587102                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        78267                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         78267                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4479433000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4479433000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5665369                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5665369                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013815                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013815                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57232.716215                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57232.716215                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        46676                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        46676                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        31591                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        31591                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1840525000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1840525000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005576                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005576                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58261.055364                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58261.055364                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4774597                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4774597                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       104348                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       104348                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   7661730998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7661730998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4878945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4878945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021387                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021387                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73424.799690                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73424.799690                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         7958                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7958                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        96390                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        96390                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7417556498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7417556498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019756                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019756                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76953.589563                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76953.589563                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  16066925000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.060133                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10489680                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            127980                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             81.963432                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.060133                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998164                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998164                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          340                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          21216608                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         21216608                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16066925000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  5865050                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              16075037                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   9016301                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                921684                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 170652                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2609639                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 32518                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               63357201                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                178126                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     7107569                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     4981361                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           878                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         54658                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16066925000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  16066925000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16066925000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            6502319                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       34818588                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     7298328                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3137959                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      25340411                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  406320                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  343                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2437                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   5157686                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 49031                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           32048724                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.044603                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.185181                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 21135128     65.95%     65.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   466447      1.46%     67.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1194405      3.73%     71.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   952226      2.97%     74.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   609599      1.90%     76.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   671463      2.10%     78.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   784622      2.45%     80.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   567135      1.77%     82.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  5667699     17.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             32048724                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.227123                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.083549                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      5107614                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5107614                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5107614                       # number of overall hits
system.cpu.icache.overall_hits::total         5107614                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        50071                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          50071                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        50071                       # number of overall misses
system.cpu.icache.overall_misses::total         50071                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    758287499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    758287499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    758287499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    758287499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5157685                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5157685                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5157685                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5157685                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009708                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009708                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009708                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009708                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15144.245152                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15144.245152                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15144.245152                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15144.245152                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          765                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        48904                       # number of writebacks
system.cpu.icache.writebacks::total             48904                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          659                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          659                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          659                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          659                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        49412                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        49412                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        49412                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        49412                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    674373499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    674373499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    674373499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    674373499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009580                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009580                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009580                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009580                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13647.970108                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13647.970108                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13647.970108                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13647.970108                       # average overall mshr miss latency
system.cpu.icache.replacements                  48904                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5107614                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5107614                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        50071                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         50071                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    758287499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    758287499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5157685                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5157685                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009708                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009708                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15144.245152                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15144.245152                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          659                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          659                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        49412                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        49412                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    674373499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    674373499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009580                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009580                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13647.970108                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13647.970108                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  16066925000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.024308                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5157026                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             49412                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            104.367886                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.024308                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988329                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988329                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10364782                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10364782                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16066925000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     5158056                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           505                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16066925000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  16066925000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16066925000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1425782                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  499401                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                15977                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 428                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 182381                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                15954                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    295                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  16066925000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 170652                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  6333393                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 4864775                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2476                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   9448829                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              11228599                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               62738293                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 18930                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 361791                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    360                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               10726021                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            69755253                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   165016868                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 97600649                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1853210                       # Number of floating rename lookups
system.cpu.rename.committedMaps              62586896                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  7168325                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      55                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5058900                       # count of insts added to the skid buffer
system.cpu.rob.reads                         89646706                       # The number of ROB reads
system.cpu.rob.writes                       123162270                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                   56587904                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                48050                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                19396                       # number of demand (read+write) hits
system.l2.demand_hits::total                    67446                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               48050                       # number of overall hits
system.l2.overall_hits::.cpu.data               19396                       # number of overall hits
system.l2.overall_hits::total                   67446                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1361                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             108584                       # number of demand (read+write) misses
system.l2.demand_misses::total                 109945                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1361                       # number of overall misses
system.l2.overall_misses::.cpu.data            108584                       # number of overall misses
system.l2.overall_misses::total                109945                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     95097000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8856910000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8952007000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     95097000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8856910000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8952007000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            49411                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           127980                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               177391                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           49411                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          127980                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              177391                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.027544                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.848445                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.619789                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.027544                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.848445                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.619789                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69872.887583                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81567.357990                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81422.593115                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69872.887583                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81567.357990                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81422.593115                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               98257                       # number of writebacks
system.l2.writebacks::total                     98257                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1361                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        108584                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            109945                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1361                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       108584                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           109945                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     81187250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   7751289250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7832476500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     81187250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   7751289250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7832476500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.027544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.848445                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.619789                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.027544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.848445                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.619789                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59652.645114                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71385.187965                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71239.951794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59652.645114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71385.187965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71239.951794                       # average overall mshr miss latency
system.l2.replacements                         101907                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       121080                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           121080                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       121080                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       121080                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        48904                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            48904                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        48904                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        48904                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10162                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10162                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           86246                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               86246                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7163840500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7163840500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         96408                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96408                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.894594                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.894594                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83062.872481                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83062.872481                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        86246                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          86246                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6286102250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6286102250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.894594                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.894594                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72885.725135                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72885.725135                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          48050                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              48050                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1361                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1361                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     95097000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     95097000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        49411                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          49411                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.027544                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.027544                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69872.887583                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69872.887583                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1361                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1361                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     81187250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     81187250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.027544                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.027544                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59652.645114                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59652.645114                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9234                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9234                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        22338                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           22338                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1693069500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1693069500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        31572                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         31572                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.707526                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.707526                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75793.244695                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75793.244695                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        22338                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        22338                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1465187000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1465187000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.707526                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.707526                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65591.682335                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65591.682335                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  16066925000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8016.848430                       # Cycle average of tags in use
system.l2.tags.total_refs                      353732                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    110099                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.212854                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      13.027873                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        87.381500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7916.439057                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010667                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978619                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          595                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5830                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1563                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          138                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2940083                       # Number of tag accesses
system.l2.tags.data_accesses                  2940083                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16066925000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     98257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1361.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    108584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000710274500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5998                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5998                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              314209                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              92315                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      109945                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      98257                       # Number of write requests accepted
system.mem_ctrls.readBursts                    109945                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    98257                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                109945                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                98257                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   89177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   18572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         5998                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.330110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.666362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.867819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          5993     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5998                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.378626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.360176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.798024                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4883     81.41%     81.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.08%     81.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1066     17.77%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               42      0.70%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5998                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 7036480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6288448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    437.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    391.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   16066599500                       # Total gap between requests
system.mem_ctrls.avgGap                      77168.32                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        87104                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      6949376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6287296                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 5421323.619796569459                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 432526821.404842555523                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 391319185.220569610596                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1361                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       108584                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        98257                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     36274250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4168009500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 382447734500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26652.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     38385.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3892320.49                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        87104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      6949376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       7036480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        87104                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        87104                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6288448                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6288448                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1361                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       108584                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         109945                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        98257                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         98257                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      5421324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    432526821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        437948145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      5421324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      5421324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    391390885                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       391390885                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    391390885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      5421324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    432526821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       829339030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               109945                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               98239                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6764                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         6822                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6930                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         7023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         6847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6837                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         7017                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         6876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6967                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         6963                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         6870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         6760                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6009                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6213                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6089                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6195                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6241                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6078                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6137                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6237                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6078                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6115                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6219                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6155                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6158                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6055                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2142815000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             549725000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         4204283750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19489.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38239.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               49349                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              52007                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            44.89                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           52.94                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       106815                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   124.718963                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    94.941600                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   129.150523                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        70507     66.01%     66.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        23320     21.83%     87.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6028      5.64%     93.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3239      3.03%     96.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2081      1.95%     98.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          887      0.83%     99.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          394      0.37%     99.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          143      0.13%     99.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          216      0.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       106815                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               7036480                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6287296                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              437.948145                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              391.319185                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.48                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               48.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  16066925000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       381633000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       202816185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      391421940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     256041000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1268002320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   7083789000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    204403200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    9788106645                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   609.208461                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    473245000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    536380000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  15057300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       381118920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       202546740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      393585360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     256766580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1268002320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   7080610680                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    207079680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    9789710280                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   609.308270                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    479766500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    536380000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  15050778500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  16066925000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              23699                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        98257                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2962                       # Transaction distribution
system.membus.trans_dist::ReadExReq             86246                       # Transaction distribution
system.membus.trans_dist::ReadExResp            86246                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         23699                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       321109                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       321109                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 321109                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     13324928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     13324928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                13324928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            109945                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  109945    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              109945                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  16066925000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           151048000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          137431250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             80984                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       219337                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        48904                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10038                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96408                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96408                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         49412                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        31572                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       147727                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       383430                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                531157                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      6292160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15939840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               22232000                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          101908                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6288512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           279300                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002624                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.051580                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 278573     99.74%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    721      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             279300                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  16066925000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          346866500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          74118499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         191970500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
