###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       293230   # Number of WRITE/WRITEP commands
num_reads_done                 =       696833   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       530472   # Number of read row buffer hits
num_read_cmds                  =       696832   # Number of READ/READP commands
num_writes_done                =       293241   # Number of read requests issued
num_write_row_hits             =       222682   # Number of write row buffer hits
num_act_cmds                   =       238083   # Number of ACT commands
num_pre_cmds                   =       238057   # Number of PRE commands
num_ondemand_pres              =       213200   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9471445   # Cyles of rank active rank.0
rank_active_cycles.1           =      9246152   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       528555   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       753848   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       932807   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11771   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4208   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2307   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3194   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3435   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2647   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4375   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3521   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          823   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20997   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           31   # Write cmd latency (cycles)
write_latency[20-39]           =          641   # Write cmd latency (cycles)
write_latency[40-59]           =         1242   # Write cmd latency (cycles)
write_latency[60-79]           =         2561   # Write cmd latency (cycles)
write_latency[80-99]           =         5213   # Write cmd latency (cycles)
write_latency[100-119]         =         7754   # Write cmd latency (cycles)
write_latency[120-139]         =        10648   # Write cmd latency (cycles)
write_latency[140-159]         =        13045   # Write cmd latency (cycles)
write_latency[160-179]         =        15012   # Write cmd latency (cycles)
write_latency[180-199]         =        16572   # Write cmd latency (cycles)
write_latency[200-]            =       220511   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       254424   # Read request latency (cycles)
read_latency[40-59]            =        82151   # Read request latency (cycles)
read_latency[60-79]            =       104487   # Read request latency (cycles)
read_latency[80-99]            =        39947   # Read request latency (cycles)
read_latency[100-119]          =        30039   # Read request latency (cycles)
read_latency[120-139]          =        25857   # Read request latency (cycles)
read_latency[140-159]          =        16687   # Read request latency (cycles)
read_latency[160-179]          =        12829   # Read request latency (cycles)
read_latency[180-199]          =        10705   # Read request latency (cycles)
read_latency[200-]             =       119702   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.4638e+09   # Write energy
read_energy                    =  2.80963e+09   # Read energy
act_energy                     =  6.51395e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.53706e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.61847e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91018e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.7696e+09   # Active standby energy rank.1
average_read_latency           =      134.262   # Average read request latency (cycles)
average_interarrival           =      10.1001   # Average request interarrival latency (cycles)
total_energy                   =  1.79248e+10   # Total energy (pJ)
average_power                  =      1792.48   # Average power (mW)
average_bandwidth              =      8.44863   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       311043   # Number of WRITE/WRITEP commands
num_reads_done                 =       717871   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       532480   # Number of read row buffer hits
num_read_cmds                  =       717873   # Number of READ/READP commands
num_writes_done                =       311053   # Number of read requests issued
num_write_row_hits             =       232989   # Number of write row buffer hits
num_act_cmds                   =       264732   # Number of ACT commands
num_pre_cmds                   =       264707   # Number of PRE commands
num_ondemand_pres              =       240703   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9340559   # Cyles of rank active rank.0
rank_active_cycles.1           =      9314933   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       659441   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       685067   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       972495   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11366   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4003   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2332   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3281   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3321   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2644   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4353   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3391   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          825   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20928   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           44   # Write cmd latency (cycles)
write_latency[20-39]           =          666   # Write cmd latency (cycles)
write_latency[40-59]           =         1148   # Write cmd latency (cycles)
write_latency[60-79]           =         2506   # Write cmd latency (cycles)
write_latency[80-99]           =         5053   # Write cmd latency (cycles)
write_latency[100-119]         =         7192   # Write cmd latency (cycles)
write_latency[120-139]         =        10258   # Write cmd latency (cycles)
write_latency[140-159]         =        12603   # Write cmd latency (cycles)
write_latency[160-179]         =        14827   # Write cmd latency (cycles)
write_latency[180-199]         =        16457   # Write cmd latency (cycles)
write_latency[200-]            =       240289   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       245340   # Read request latency (cycles)
read_latency[40-59]            =        79391   # Read request latency (cycles)
read_latency[60-79]            =       110488   # Read request latency (cycles)
read_latency[80-99]            =        40758   # Read request latency (cycles)
read_latency[100-119]          =        32058   # Read request latency (cycles)
read_latency[120-139]          =        27520   # Read request latency (cycles)
read_latency[140-159]          =        17450   # Read request latency (cycles)
read_latency[160-179]          =        13394   # Read request latency (cycles)
read_latency[180-199]          =        11418   # Read request latency (cycles)
read_latency[200-]             =       140051   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.55273e+09   # Write energy
read_energy                    =  2.89446e+09   # Read energy
act_energy                     =  7.24307e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.16532e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.28832e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82851e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81252e+09   # Active standby energy rank.1
average_read_latency           =      152.392   # Average read request latency (cycles)
average_interarrival           =      9.71872   # Average request interarrival latency (cycles)
total_energy                   =  1.81625e+10   # Total energy (pJ)
average_power                  =      1816.25   # Average power (mW)
average_bandwidth              =      8.78015   # Average bandwidth
