;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* EN1 */
EN1__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
EN1__0__MASK EQU 0x20
EN1__0__PC EQU CYREG_PRT3_PC5
EN1__0__PORT EQU 3
EN1__0__SHIFT EQU 5
EN1__AG EQU CYREG_PRT3_AG
EN1__AMUX EQU CYREG_PRT3_AMUX
EN1__BIE EQU CYREG_PRT3_BIE
EN1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
EN1__BYP EQU CYREG_PRT3_BYP
EN1__CTL EQU CYREG_PRT3_CTL
EN1__DM0 EQU CYREG_PRT3_DM0
EN1__DM1 EQU CYREG_PRT3_DM1
EN1__DM2 EQU CYREG_PRT3_DM2
EN1__DR EQU CYREG_PRT3_DR
EN1__INP_DIS EQU CYREG_PRT3_INP_DIS
EN1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
EN1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
EN1__LCD_EN EQU CYREG_PRT3_LCD_EN
EN1__MASK EQU 0x20
EN1__PORT EQU 3
EN1__PRT EQU CYREG_PRT3_PRT
EN1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
EN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
EN1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
EN1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
EN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
EN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
EN1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
EN1__PS EQU CYREG_PRT3_PS
EN1__SHIFT EQU 5
EN1__SLW EQU CYREG_PRT3_SLW

/* DInN */
DInN__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
DInN__0__MASK EQU 0x10
DInN__0__PC EQU CYREG_IO_PC_PRT15_PC4
DInN__0__PORT EQU 15
DInN__0__SHIFT EQU 4
DInN__AG EQU CYREG_PRT15_AG
DInN__AMUX EQU CYREG_PRT15_AMUX
DInN__BIE EQU CYREG_PRT15_BIE
DInN__BIT_MASK EQU CYREG_PRT15_BIT_MASK
DInN__BYP EQU CYREG_PRT15_BYP
DInN__CTL EQU CYREG_PRT15_CTL
DInN__DM0 EQU CYREG_PRT15_DM0
DInN__DM1 EQU CYREG_PRT15_DM1
DInN__DM2 EQU CYREG_PRT15_DM2
DInN__DR EQU CYREG_PRT15_DR
DInN__INP_DIS EQU CYREG_PRT15_INP_DIS
DInN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
DInN__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
DInN__LCD_EN EQU CYREG_PRT15_LCD_EN
DInN__MASK EQU 0x10
DInN__PORT EQU 15
DInN__PRT EQU CYREG_PRT15_PRT
DInN__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
DInN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
DInN__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
DInN__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
DInN__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
DInN__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
DInN__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
DInN__PS EQU CYREG_PRT15_PS
DInN__SHIFT EQU 4
DInN__SLW EQU CYREG_PRT15_SLW

/* DInP */
DInP__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
DInP__0__MASK EQU 0x20
DInP__0__PC EQU CYREG_IO_PC_PRT15_PC5
DInP__0__PORT EQU 15
DInP__0__SHIFT EQU 5
DInP__AG EQU CYREG_PRT15_AG
DInP__AMUX EQU CYREG_PRT15_AMUX
DInP__BIE EQU CYREG_PRT15_BIE
DInP__BIT_MASK EQU CYREG_PRT15_BIT_MASK
DInP__BYP EQU CYREG_PRT15_BYP
DInP__CTL EQU CYREG_PRT15_CTL
DInP__DM0 EQU CYREG_PRT15_DM0
DInP__DM1 EQU CYREG_PRT15_DM1
DInP__DM2 EQU CYREG_PRT15_DM2
DInP__DR EQU CYREG_PRT15_DR
DInP__INP_DIS EQU CYREG_PRT15_INP_DIS
DInP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
DInP__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
DInP__LCD_EN EQU CYREG_PRT15_LCD_EN
DInP__MASK EQU 0x20
DInP__PORT EQU 15
DInP__PRT EQU CYREG_PRT15_PRT
DInP__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
DInP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
DInP__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
DInP__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
DInP__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
DInP__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
DInP__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
DInP__PS EQU CYREG_PRT15_PS
DInP__SHIFT EQU 5
DInP__SLW EQU CYREG_PRT15_SLW

/* S1ms */
S1ms__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
S1ms__0__MASK EQU 0x01
S1ms__0__PC EQU CYREG_PRT0_PC0
S1ms__0__PORT EQU 0
S1ms__0__SHIFT EQU 0
S1ms__AG EQU CYREG_PRT0_AG
S1ms__AMUX EQU CYREG_PRT0_AMUX
S1ms__BIE EQU CYREG_PRT0_BIE
S1ms__BIT_MASK EQU CYREG_PRT0_BIT_MASK
S1ms__BYP EQU CYREG_PRT0_BYP
S1ms__CTL EQU CYREG_PRT0_CTL
S1ms__DM0 EQU CYREG_PRT0_DM0
S1ms__DM1 EQU CYREG_PRT0_DM1
S1ms__DM2 EQU CYREG_PRT0_DM2
S1ms__DR EQU CYREG_PRT0_DR
S1ms__INP_DIS EQU CYREG_PRT0_INP_DIS
S1ms__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
S1ms__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
S1ms__LCD_EN EQU CYREG_PRT0_LCD_EN
S1ms__MASK EQU 0x01
S1ms__PORT EQU 0
S1ms__PRT EQU CYREG_PRT0_PRT
S1ms__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
S1ms__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
S1ms__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
S1ms__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
S1ms__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
S1ms__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
S1ms__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
S1ms__PS EQU CYREG_PRT0_PS
S1ms__SHIFT EQU 0
S1ms__SLW EQU CYREG_PRT0_SLW

/* Comp_1 */
Comp_1_ctComp__CLK EQU CYREG_CMP0_CLK
Comp_1_ctComp__CMP_MASK EQU 0x01
Comp_1_ctComp__CMP_NUMBER EQU 0
Comp_1_ctComp__CR EQU CYREG_CMP0_CR
Comp_1_ctComp__LUT__CR EQU CYREG_LUT0_CR
Comp_1_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_1_ctComp__LUT__MSK_MASK EQU 0x01
Comp_1_ctComp__LUT__MSK_SHIFT EQU 0
Comp_1_ctComp__LUT__MX EQU CYREG_LUT0_MX
Comp_1_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_1_ctComp__LUT__SR_MASK EQU 0x01
Comp_1_ctComp__LUT__SR_SHIFT EQU 0
Comp_1_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_1_ctComp__PM_ACT_MSK EQU 0x01
Comp_1_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_1_ctComp__PM_STBY_MSK EQU 0x01
Comp_1_ctComp__SW0 EQU CYREG_CMP0_SW0
Comp_1_ctComp__SW2 EQU CYREG_CMP0_SW2
Comp_1_ctComp__SW3 EQU CYREG_CMP0_SW3
Comp_1_ctComp__SW4 EQU CYREG_CMP0_SW4
Comp_1_ctComp__SW6 EQU CYREG_CMP0_SW6
Comp_1_ctComp__TR0 EQU CYREG_CMP0_TR0
Comp_1_ctComp__TR1 EQU CYREG_CMP0_TR1
Comp_1_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
Comp_1_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
Comp_1_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
Comp_1_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
Comp_1_ctComp__WRK EQU CYREG_CMP_WRK
Comp_1_ctComp__WRK_MASK EQU 0x01
Comp_1_ctComp__WRK_SHIFT EQU 0

/* Comp_2 */
Comp_2_ctComp__CLK EQU CYREG_CMP2_CLK
Comp_2_ctComp__CMP_MASK EQU 0x04
Comp_2_ctComp__CMP_NUMBER EQU 2
Comp_2_ctComp__CR EQU CYREG_CMP2_CR
Comp_2_ctComp__LUT__CR EQU CYREG_LUT2_CR
Comp_2_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_2_ctComp__LUT__MSK_MASK EQU 0x04
Comp_2_ctComp__LUT__MSK_SHIFT EQU 2
Comp_2_ctComp__LUT__MX EQU CYREG_LUT2_MX
Comp_2_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_2_ctComp__LUT__SR_MASK EQU 0x04
Comp_2_ctComp__LUT__SR_SHIFT EQU 2
Comp_2_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_2_ctComp__PM_ACT_MSK EQU 0x04
Comp_2_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_2_ctComp__PM_STBY_MSK EQU 0x04
Comp_2_ctComp__SW0 EQU CYREG_CMP2_SW0
Comp_2_ctComp__SW2 EQU CYREG_CMP2_SW2
Comp_2_ctComp__SW3 EQU CYREG_CMP2_SW3
Comp_2_ctComp__SW4 EQU CYREG_CMP2_SW4
Comp_2_ctComp__SW6 EQU CYREG_CMP2_SW6
Comp_2_ctComp__TR0 EQU CYREG_CMP2_TR0
Comp_2_ctComp__TR1 EQU CYREG_CMP2_TR1
Comp_2_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
Comp_2_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
Comp_2_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
Comp_2_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
Comp_2_ctComp__WRK EQU CYREG_CMP_WRK
Comp_2_ctComp__WRK_MASK EQU 0x04
Comp_2_ctComp__WRK_SHIFT EQU 2

/* DOut1N */
DOut1N__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
DOut1N__0__MASK EQU 0x01
DOut1N__0__PC EQU CYREG_PRT12_PC0
DOut1N__0__PORT EQU 12
DOut1N__0__SHIFT EQU 0
DOut1N__AG EQU CYREG_PRT12_AG
DOut1N__BIE EQU CYREG_PRT12_BIE
DOut1N__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DOut1N__BYP EQU CYREG_PRT12_BYP
DOut1N__DM0 EQU CYREG_PRT12_DM0
DOut1N__DM1 EQU CYREG_PRT12_DM1
DOut1N__DM2 EQU CYREG_PRT12_DM2
DOut1N__DR EQU CYREG_PRT12_DR
DOut1N__INP_DIS EQU CYREG_PRT12_INP_DIS
DOut1N__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DOut1N__MASK EQU 0x01
DOut1N__PORT EQU 12
DOut1N__PRT EQU CYREG_PRT12_PRT
DOut1N__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DOut1N__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DOut1N__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DOut1N__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DOut1N__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DOut1N__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DOut1N__PS EQU CYREG_PRT12_PS
DOut1N__SHIFT EQU 0
DOut1N__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DOut1N__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DOut1N__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DOut1N__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DOut1N__SLW EQU CYREG_PRT12_SLW

/* DOut1P */
DOut1P__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
DOut1P__0__MASK EQU 0x02
DOut1P__0__PC EQU CYREG_PRT12_PC1
DOut1P__0__PORT EQU 12
DOut1P__0__SHIFT EQU 1
DOut1P__AG EQU CYREG_PRT12_AG
DOut1P__BIE EQU CYREG_PRT12_BIE
DOut1P__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DOut1P__BYP EQU CYREG_PRT12_BYP
DOut1P__DM0 EQU CYREG_PRT12_DM0
DOut1P__DM1 EQU CYREG_PRT12_DM1
DOut1P__DM2 EQU CYREG_PRT12_DM2
DOut1P__DR EQU CYREG_PRT12_DR
DOut1P__INP_DIS EQU CYREG_PRT12_INP_DIS
DOut1P__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DOut1P__MASK EQU 0x02
DOut1P__PORT EQU 12
DOut1P__PRT EQU CYREG_PRT12_PRT
DOut1P__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DOut1P__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DOut1P__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DOut1P__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DOut1P__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DOut1P__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DOut1P__PS EQU CYREG_PRT12_PS
DOut1P__SHIFT EQU 1
DOut1P__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DOut1P__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DOut1P__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DOut1P__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DOut1P__SLW EQU CYREG_PRT12_SLW

/* Vout_1 */
Vout_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Vout_1__0__MASK EQU 0x02
Vout_1__0__PC EQU CYREG_PRT0_PC1
Vout_1__0__PORT EQU 0
Vout_1__0__SHIFT EQU 1
Vout_1__AG EQU CYREG_PRT0_AG
Vout_1__AMUX EQU CYREG_PRT0_AMUX
Vout_1__BIE EQU CYREG_PRT0_BIE
Vout_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Vout_1__BYP EQU CYREG_PRT0_BYP
Vout_1__CTL EQU CYREG_PRT0_CTL
Vout_1__DM0 EQU CYREG_PRT0_DM0
Vout_1__DM1 EQU CYREG_PRT0_DM1
Vout_1__DM2 EQU CYREG_PRT0_DM2
Vout_1__DR EQU CYREG_PRT0_DR
Vout_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Vout_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Vout_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Vout_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Vout_1__MASK EQU 0x02
Vout_1__PORT EQU 0
Vout_1__PRT EQU CYREG_PRT0_PRT
Vout_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Vout_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Vout_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Vout_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Vout_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Vout_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Vout_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Vout_1__PS EQU CYREG_PRT0_PS
Vout_1__SHIFT EQU 1
Vout_1__SLW EQU CYREG_PRT0_SLW

/* Waiter */
Waiter_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
Waiter_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
Waiter_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
Waiter_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
Waiter_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
Waiter_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
Waiter_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
Waiter_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
Waiter_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
Waiter_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
Waiter_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
Waiter_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
Waiter_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
Waiter_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
Waiter_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
Waiter_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
Waiter_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
Waiter_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Waiter_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Waiter_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Waiter_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Waiter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Waiter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
Waiter_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Waiter_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Waiter_CounterUDB_sSTSReg_stsreg__4__MASK EQU 0x10
Waiter_CounterUDB_sSTSReg_stsreg__4__POS EQU 4
Waiter_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Waiter_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Waiter_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Waiter_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Waiter_CounterUDB_sSTSReg_stsreg__MASK EQU 0x77
Waiter_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
Waiter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Waiter_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

/* Clock_5 */
Clock_5__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_5__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_5__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_5__CFG2_SRC_SEL_MASK EQU 0x07
Clock_5__INDEX EQU 0x01
Clock_5__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_5__PM_ACT_MSK EQU 0x02
Clock_5__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_5__PM_STBY_MSK EQU 0x02

/* Opamp_1 */
Opamp_1_ABuf__CR EQU CYREG_OPAMP0_CR
Opamp_1_ABuf__MX EQU CYREG_OPAMP0_MX
Opamp_1_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_1_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_1_ABuf__PM_ACT_MSK EQU 0x01
Opamp_1_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_1_ABuf__PM_STBY_MSK EQU 0x01
Opamp_1_ABuf__RSVD EQU CYREG_OPAMP0_RSVD
Opamp_1_ABuf__SW EQU CYREG_OPAMP0_SW
Opamp_1_ABuf__TR0 EQU CYREG_OPAMP0_TR0
Opamp_1_ABuf__TR1 EQU CYREG_OPAMP0_TR1

/* USBUART */
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x08
USBUART_ep_1__INTC_NUMBER EQU 3
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x10
USBUART_ep_2__INTC_NUMBER EQU 4
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x20
USBUART_ep_3__INTC_NUMBER EQU 5
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* VDAC8_1 */
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC2_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x04
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x04
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC2_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC2_TST

/* Clock_10 */
Clock_10__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_10__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_10__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_10__CFG2_SRC_SEL_MASK EQU 0x07
Clock_10__INDEX EQU 0x02
Clock_10__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_10__PM_ACT_MSK EQU 0x04
Clock_10__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_10__PM_STBY_MSK EQU 0x04

/* EndFrame */
EndFrame__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
EndFrame__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
EndFrame__INTC_MASK EQU 0x01
EndFrame__INTC_NUMBER EQU 0
EndFrame__INTC_PRIOR_NUM EQU 7
EndFrame__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
EndFrame__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
EndFrame__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Counter_1 */
Counter_1_CounterHW__CAP0 EQU CYREG_TMR0_CAP0
Counter_1_CounterHW__CAP1 EQU CYREG_TMR0_CAP1
Counter_1_CounterHW__CFG0 EQU CYREG_TMR0_CFG0
Counter_1_CounterHW__CFG1 EQU CYREG_TMR0_CFG1
Counter_1_CounterHW__CFG2 EQU CYREG_TMR0_CFG2
Counter_1_CounterHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Counter_1_CounterHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Counter_1_CounterHW__PER0 EQU CYREG_TMR0_PER0
Counter_1_CounterHW__PER1 EQU CYREG_TMR0_PER1
Counter_1_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Counter_1_CounterHW__PM_ACT_MSK EQU 0x01
Counter_1_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Counter_1_CounterHW__PM_STBY_MSK EQU 0x01
Counter_1_CounterHW__RT0 EQU CYREG_TMR0_RT0
Counter_1_CounterHW__RT1 EQU CYREG_TMR0_RT1
Counter_1_CounterHW__SR0 EQU CYREG_TMR0_SR0

/* FrameAllow */
FrameAllow_Sync_ctrl_reg__0__MASK EQU 0x01
FrameAllow_Sync_ctrl_reg__0__POS EQU 0
FrameAllow_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
FrameAllow_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
FrameAllow_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
FrameAllow_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
FrameAllow_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
FrameAllow_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
FrameAllow_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
FrameAllow_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
FrameAllow_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
FrameAllow_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
FrameAllow_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
FrameAllow_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
FrameAllow_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB04_CTL
FrameAllow_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
FrameAllow_Sync_ctrl_reg__MASK EQU 0x01
FrameAllow_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
FrameAllow_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
FrameAllow_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB04_MSK

/* WordShifted */
WordShifted__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
WordShifted__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
WordShifted__INTC_MASK EQU 0x04
WordShifted__INTC_NUMBER EQU 2
WordShifted__INTC_PRIOR_NUM EQU 6
WordShifted__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
WordShifted__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
WordShifted__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* BitCounterDec */
BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
BitCounterDec_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
BitCounterDec_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB01_A0
BitCounterDec_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB01_A1
BitCounterDec_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
BitCounterDec_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB01_D0
BitCounterDec_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB01_D1
BitCounterDec_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
BitCounterDec_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
BitCounterDec_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB01_F0
BitCounterDec_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB01_F1
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
BitCounterDec_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
BitCounterDec_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
BitCounterDec_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
BitCounterDec_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
BitCounterDec_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
BitCounterDec_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
BitCounterDec_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
BitCounterDec_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
BitCounterDec_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
BitCounterDec_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
BitCounterDec_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
BitCounterDec_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
BitCounterDec_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
BitCounterDec_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
BitCounterDec_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
BitCounterDec_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST

/* BitCounterEnc */
BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB07_A0
BitCounterEnc_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB07_A1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB07_D0
BitCounterEnc_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB07_D1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
BitCounterEnc_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB07_F0
BitCounterEnc_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB07_F1
BitCounterEnc_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
BitCounterEnc_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
BitCounterEnc_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
BitCounterEnc_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
BitCounterEnc_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
BitCounterEnc_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
BitCounterEnc_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
BitCounterEnc_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
BitCounterEnc_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
BitCounterEnc_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
BitCounterEnc_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
BitCounterEnc_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
BitCounterEnc_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
BitCounterEnc_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
BitCounterEnc_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
BitCounterEnc_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST

/* StartButton_1 */
StartButton_1_sts_sts_reg__0__MASK EQU 0x01
StartButton_1_sts_sts_reg__0__POS EQU 0
StartButton_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
StartButton_1_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
StartButton_1_sts_sts_reg__MASK EQU 0x01
StartButton_1_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB03_MSK
StartButton_1_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
StartButton_1_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
StartButton_1_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
StartButton_1_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
StartButton_1_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
StartButton_1_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB03_ST

/* StartTransmit */
StartTransmit_Sync_ctrl_reg__0__MASK EQU 0x01
StartTransmit_Sync_ctrl_reg__0__POS EQU 0
StartTransmit_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
StartTransmit_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
StartTransmit_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
StartTransmit_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
StartTransmit_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
StartTransmit_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
StartTransmit_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
StartTransmit_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
StartTransmit_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
StartTransmit_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
StartTransmit_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
StartTransmit_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
StartTransmit_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB10_CTL
StartTransmit_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
StartTransmit_Sync_ctrl_reg__MASK EQU 0x01
StartTransmit_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
StartTransmit_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
StartTransmit_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB10_MSK

/* GlitchFilter_6 */
GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
GlitchFilter_6_genblk2_Counter0_DP_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
GlitchFilter_6_genblk2_Counter0_DP_u0__A0_REG EQU CYREG_B0_UDB11_A0
GlitchFilter_6_genblk2_Counter0_DP_u0__A1_REG EQU CYREG_B0_UDB11_A1
GlitchFilter_6_genblk2_Counter0_DP_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
GlitchFilter_6_genblk2_Counter0_DP_u0__D0_REG EQU CYREG_B0_UDB11_D0
GlitchFilter_6_genblk2_Counter0_DP_u0__D1_REG EQU CYREG_B0_UDB11_D1
GlitchFilter_6_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
GlitchFilter_6_genblk2_Counter0_DP_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
GlitchFilter_6_genblk2_Counter0_DP_u0__F0_REG EQU CYREG_B0_UDB11_F0
GlitchFilter_6_genblk2_Counter0_DP_u0__F1_REG EQU CYREG_B0_UDB11_F1

/* RecieveShiftReg */
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB02_A0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB02_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB02_D0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB02_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB02_F0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB02_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB03_A0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB03_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB03_D0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB03_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB03_F0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB03_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__A0_REG EQU CYREG_B0_UDB04_A0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__A1_REG EQU CYREG_B0_UDB04_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__D0_REG EQU CYREG_B0_UDB04_D0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__D1_REG EQU CYREG_B0_UDB04_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__F0_REG EQU CYREG_B0_UDB04_F0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__F1_REG EQU CYREG_B0_UDB04_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__A0_REG EQU CYREG_B0_UDB05_A0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__A1_REG EQU CYREG_B0_UDB05_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__D0_REG EQU CYREG_B0_UDB05_D0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__D1_REG EQU CYREG_B0_UDB05_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__F0_REG EQU CYREG_B0_UDB05_F0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__F1_REG EQU CYREG_B0_UDB05_F1
RecieveShiftReg_bSR_StsReg__1__MASK EQU 0x02
RecieveShiftReg_bSR_StsReg__1__POS EQU 1
RecieveShiftReg_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
RecieveShiftReg_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
RecieveShiftReg_bSR_StsReg__3__MASK EQU 0x08
RecieveShiftReg_bSR_StsReg__3__POS EQU 3
RecieveShiftReg_bSR_StsReg__4__MASK EQU 0x10
RecieveShiftReg_bSR_StsReg__4__POS EQU 4
RecieveShiftReg_bSR_StsReg__5__MASK EQU 0x20
RecieveShiftReg_bSR_StsReg__5__POS EQU 5
RecieveShiftReg_bSR_StsReg__6__MASK EQU 0x40
RecieveShiftReg_bSR_StsReg__6__POS EQU 6
RecieveShiftReg_bSR_StsReg__MASK EQU 0x7A
RecieveShiftReg_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB02_MSK
RecieveShiftReg_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
RecieveShiftReg_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
RecieveShiftReg_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
RecieveShiftReg_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
RecieveShiftReg_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
RecieveShiftReg_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB02_ST
RecieveShiftReg_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
RecieveShiftReg_bSR_SyncCtl_CtrlReg__0__POS EQU 0
RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
RecieveShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB02_CTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
RecieveShiftReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

/* isr_update_time */
isr_update_time__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_update_time__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_update_time__INTC_MASK EQU 0x20000
isr_update_time__INTC_NUMBER EQU 17
isr_update_time__INTC_PRIOR_NUM EQU 7
isr_update_time__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
isr_update_time__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_update_time__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* TransmitShiftReg */
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A0_REG EQU CYREG_B1_UDB04_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A1_REG EQU CYREG_B1_UDB04_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D0_REG EQU CYREG_B1_UDB04_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D1_REG EQU CYREG_B1_UDB04_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F0_REG EQU CYREG_B1_UDB04_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F1_REG EQU CYREG_B1_UDB04_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A0_REG EQU CYREG_B1_UDB05_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A1_REG EQU CYREG_B1_UDB05_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D0_REG EQU CYREG_B1_UDB05_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D1_REG EQU CYREG_B1_UDB05_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F0_REG EQU CYREG_B1_UDB05_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F1_REG EQU CYREG_B1_UDB05_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A0_REG EQU CYREG_B1_UDB06_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A1_REG EQU CYREG_B1_UDB06_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D0_REG EQU CYREG_B1_UDB06_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D1_REG EQU CYREG_B1_UDB06_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F0_REG EQU CYREG_B1_UDB06_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F1_REG EQU CYREG_B1_UDB06_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A0_REG EQU CYREG_B1_UDB07_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A1_REG EQU CYREG_B1_UDB07_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D0_REG EQU CYREG_B1_UDB07_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D1_REG EQU CYREG_B1_UDB07_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F0_REG EQU CYREG_B1_UDB07_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F1_REG EQU CYREG_B1_UDB07_F1
TransmitShiftReg_bSR_StsReg__0__MASK EQU 0x01
TransmitShiftReg_bSR_StsReg__0__POS EQU 0
TransmitShiftReg_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
TransmitShiftReg_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
TransmitShiftReg_bSR_StsReg__3__MASK EQU 0x08
TransmitShiftReg_bSR_StsReg__3__POS EQU 3
TransmitShiftReg_bSR_StsReg__4__MASK EQU 0x10
TransmitShiftReg_bSR_StsReg__4__POS EQU 4
TransmitShiftReg_bSR_StsReg__5__MASK EQU 0x20
TransmitShiftReg_bSR_StsReg__5__POS EQU 5
TransmitShiftReg_bSR_StsReg__6__MASK EQU 0x40
TransmitShiftReg_bSR_StsReg__6__POS EQU 6
TransmitShiftReg_bSR_StsReg__MASK EQU 0x79
TransmitShiftReg_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB07_MSK
TransmitShiftReg_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
TransmitShiftReg_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB07_ST
TransmitShiftReg_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
TransmitShiftReg_bSR_SyncCtl_CtrlReg__0__POS EQU 0
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB05_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
TransmitShiftReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

/* isr_Load_TrShReg */
isr_Load_TrShReg__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Load_TrShReg__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Load_TrShReg__INTC_MASK EQU 0x40
isr_Load_TrShReg__INTC_NUMBER EQU 6
isr_Load_TrShReg__INTC_PRIOR_NUM EQU 6
isr_Load_TrShReg__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_Load_TrShReg__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Load_TrShReg__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* TransmitWordShift */
TransmitWordShift__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
TransmitWordShift__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
TransmitWordShift__INTC_MASK EQU 0x02
TransmitWordShift__INTC_NUMBER EQU 1
TransmitWordShift__INTC_PRIOR_NUM EQU 6
TransmitWordShift__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
TransmitWordShift__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
TransmitWordShift__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 72000000
BCLK__BUS_CLK__KHZ EQU 72000
BCLK__BUS_CLK__MHZ EQU 72
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x100
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000047
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x1000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
