ncverilog(64): 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Jun 15, 2021 at 23:41:36 CST
ncverilog
	FAS.v
	-c
file: FAS.v
	module worklib.counter:v
		errors: 0, warnings: 0
	module worklib.tree_adder:v
		errors: 0, warnings: 0
	module worklib.fir:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.counter:v <0x6edf90b9>
			streams:   3, words:   799
		worklib.fir:v <0x50725f4a>
			streams:  39, words: 31097
		worklib.tree_adder:v <0x68d5eb5b>
			streams:   1, words:  3716
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		               Instances  Unique
		Modules:              12      11
		Registers:           262     260
		Scalar wires:         10       -
		Vectored wires:      182       -
		Always blocks:        22      20
		Pseudo assignments:   95      95
	Writing initial simulation snapshot: worklib.FAS:v
TOOL:	ncverilog	15.20-s039: Exiting on Jun 15, 2021 at 23:41:37 CST  (total: 00:00:01)
