
---------- Begin Simulation Statistics ----------
final_tick                                65632227000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 443911                       # Simulator instruction rate (inst/s)
host_mem_usage                                8699240                       # Number of bytes of host memory used
host_op_rate                                   872615                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.77                       # Real time elapsed on the host
host_tick_rate                             4162068126                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7000000                       # Number of instructions simulated
sim_ops                                      13760356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.065632                       # Number of seconds simulated
sim_ticks                                 65632227000                       # Number of ticks simulated
system.cpu.Branches                           1559409                       # Number of branches fetched
system.cpu.committedInsts                     7000000                       # Number of instructions committed
system.cpu.committedOps                      13760356                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1537484                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2346                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1130374                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          1079                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     9150476                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           474                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         65632227                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   65632227                       # Number of busy cycles
system.cpu.num_cc_register_reads              8433541                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             4557308                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1161124                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 403600                       # Number of float alu accesses
system.cpu.num_fp_insts                        403600                       # number of float instructions
system.cpu.num_fp_register_reads               616283                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              266058                       # number of times the floating registers were written
system.cpu.num_func_calls                      275126                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              13462401                       # Number of integer alu accesses
system.cpu.num_int_insts                     13462401                       # number of integer instructions
system.cpu.num_int_register_reads            25995195                       # number of times the integer registers were read
system.cpu.num_int_register_writes           10864965                       # number of times the integer registers were written
system.cpu.num_load_insts                     1535772                       # Number of load instructions
system.cpu.num_mem_refs                       2666047                       # number of memory refs
system.cpu.num_store_insts                    1130275                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 72686      0.53%      0.53% # Class of executed instruction
system.cpu.op_class::IntAlu                  10700726     77.76%     78.29% # Class of executed instruction
system.cpu.op_class::IntMult                    36228      0.26%     78.55% # Class of executed instruction
system.cpu.op_class::IntDiv                     35108      0.26%     78.81% # Class of executed instruction
system.cpu.op_class::FloatAdd                    4151      0.03%     78.84% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     78.84% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     78.84% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     78.84% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     78.84% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     78.84% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     78.84% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     78.84% # Class of executed instruction
system.cpu.op_class::SimdAdd                    10940      0.08%     78.92% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     78.92% # Class of executed instruction
system.cpu.op_class::SimdAlu                   111250      0.81%     79.73% # Class of executed instruction
system.cpu.op_class::SimdCmp                      164      0.00%     79.73% # Class of executed instruction
system.cpu.op_class::SimdCvt                    52870      0.38%     80.11% # Class of executed instruction
system.cpu.op_class::SimdMisc                   68230      0.50%     80.61% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.61% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.61% # Class of executed instruction
system.cpu.op_class::SimdShift                   2248      0.02%     80.63% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.63% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     80.63% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.63% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2      0.00%     80.63% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.63% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   2      0.00%     80.63% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  17      0.00%     80.63% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.00%     80.63% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.63% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     80.63% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.63% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.63% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.63% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.63% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.63% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.63% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.63% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.63% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.63% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.63% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.63% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.63% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.63% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.63% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.63% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.63% # Class of executed instruction
system.cpu.op_class::MemRead                  1483158     10.78%     91.40% # Class of executed instruction
system.cpu.op_class::MemWrite                 1034081      7.51%     98.92% # Class of executed instruction
system.cpu.op_class::FloatMemRead               52614      0.38%     99.30% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              96194      0.70%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   13760682                       # Class of executed instruction
system.cpu.workload.numSyscalls                    39                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests       128635                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops       109851                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         257164                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops           109851                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        44573                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         97297                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              26431                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21494                       # Transaction distribution
system.membus.trans_dist::CleanEvict            23079                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26293                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26293                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         26431                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave       150021                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total       150021                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 150021                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave      4749952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total      4749952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4749952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             52724                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   52724    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               52724                       # Request fanout histogram
system.membus.reqLayer0.occupancy           183273000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy          285424750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  65632227000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          9090473                       # number of demand (read+write) hits
system.icache.demand_hits::total              9090473                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         9090473                       # number of overall hits
system.icache.overall_hits::total             9090473                       # number of overall hits
system.icache.demand_misses::.cpu.inst          60003                       # number of demand (read+write) misses
system.icache.demand_misses::total              60003                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         60003                       # number of overall misses
system.icache.overall_misses::total             60003                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst  17961141000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total  17961141000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst  17961141000                       # number of overall miss cycles
system.icache.overall_miss_latency::total  17961141000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      9150476                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          9150476                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      9150476                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         9150476                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.006557                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.006557                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.006557                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.006557                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 299337.383131                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 299337.383131                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 299337.383131                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 299337.383131                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        60003                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         60003                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        60003                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        60003                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst  17841135000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total  17841135000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst  17841135000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total  17841135000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.006557                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.006557                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.006557                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.006557                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 297337.383131                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 297337.383131                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 297337.383131                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 297337.383131                       # average overall mshr miss latency
system.icache.replacements                      59491                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         9090473                       # number of ReadReq hits
system.icache.ReadReq_hits::total             9090473                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         60003                       # number of ReadReq misses
system.icache.ReadReq_misses::total             60003                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst  17961141000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total  17961141000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      9150476                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         9150476                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.006557                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.006557                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 299337.383131                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 299337.383131                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        60003                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        60003                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst  17841135000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total  17841135000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006557                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.006557                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 297337.383131                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 297337.383131                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  65632227000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               495.268426                       # Cycle average of tags in use
system.icache.tags.total_refs                 9150476                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 60003                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                152.500308                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   495.268426                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.967321                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.967321                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          178                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          312                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               9210479                       # Number of tag accesses
system.icache.tags.data_accesses              9210479                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  65632227000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  65632227000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst         1360448                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         2013888                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             3374336                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst      1360448                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total        1360448                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      1375616                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          1375616                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst            21257                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            31467                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                52724                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         21494                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               21494                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           20728353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           30684438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               51412791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      20728353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          20728353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        20959459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              20959459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        20959459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          20728353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          30684438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              72372251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples     21494.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples     21257.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     31461.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.008863792500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds          1194                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds          1194                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               143693                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               20302                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        52724                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       21494                       # Number of write requests accepted
system.mem_ctrl.readBursts                      52724                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     21494                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               3775                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               2074                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1948                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               2467                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               2704                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               2344                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               2568                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               2649                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               2253                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               2281                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              2247                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              2091                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              2016                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              7219                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             11556                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              2526                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               1389                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1               1164                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2               1059                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3               1217                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4               1409                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5               1322                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6               1603                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7               1663                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8               1284                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9               1342                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10              1315                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11              1068                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              1180                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13              1308                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              1599                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              1550                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       23.43                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     782906500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   263590000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat               1771369000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      14850.84                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33600.84                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     25125                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                    15708                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  47.66                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 73.08                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  52724                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 21494                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    52624                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       86                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        7                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                    1179                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                    1180                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                    1195                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                    1197                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    1196                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    1196                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    1195                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    1195                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    1196                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    1195                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    1194                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    1194                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    1194                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    1194                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    1196                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    1194                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    1194                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    1194                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        33357                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     142.343736                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    104.178667                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    155.219124                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         19608     58.78%     58.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         8833     26.48%     85.26% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         2253      6.75%     92.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          751      2.25%     94.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639         1052      3.15%     97.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          385      1.15%     98.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          123      0.37%     98.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          103      0.31%     99.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          249      0.75%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         33357                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples         1194                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       44.146566                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      27.800836                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     153.753456                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127           1167     97.74%     97.74% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255           10      0.84%     98.58% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            3      0.25%     98.83% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-511            3      0.25%     99.08% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::640-767            1      0.08%     99.16% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-895            2      0.17%     99.33% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::896-1023            2      0.17%     99.50% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1024-1151            1      0.08%     99.58% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1408-1535            1      0.08%     99.66% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1      0.08%     99.75% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2048-2175            2      0.17%     99.92% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3072-3199            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total           1194                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples         1194                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.983250                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.981297                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.258413                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                16      1.34%      1.34% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              1168     97.82%     99.16% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 8      0.67%     99.83% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20                 2      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total           1194                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 3373952                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      384                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                  1374208                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  3374336                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               1375616                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         51.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         20.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      51.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      20.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.57                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.40                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.16                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    65621424000                       # Total gap between requests
system.mem_ctrl.avgGap                      884171.28                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst      1360448                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      2013504                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks      1374208                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 20728353.465744808316                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 30678587.212955608964                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 20938006.568023357540                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst        21257                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        31467                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks        21494                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    788274500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    983094500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 1484239080500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     37083.05                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     31242.08                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  69053646.62                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     55.02                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy             146262900                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              77740575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy            229829460                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            55572120                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      5180800560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy       19066945740                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        9146400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         33903551355                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         516.568657                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  23594181750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   2191540000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  39846505250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              91906080                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              48849240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            146577060                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            56511720                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      5180800560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy       13607799810                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       13743575520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         32876019990                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         500.912760                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  35593939000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   2191540000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  27846748000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  65632227000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           21020                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           25949                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               46969                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          21020                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          25949                       # number of overall hits
system.l2cache.overall_hits::total              46969                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst         38983                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         42577                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             81560                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst        38983                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        42577                       # number of overall misses
system.l2cache.overall_misses::total            81560                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst  17219078000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  24115166000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  41334244000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst  17219078000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  24115166000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  41334244000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        60003                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        68526                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          128529                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        60003                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        68526                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         128529                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.649684                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.621326                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.634565                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.649684                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.621326                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.634565                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 441707.359618                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 566389.506071                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 506795.537028                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 441707.359618                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 566389.506071                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 506795.537028                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          33080                       # number of writebacks
system.l2cache.writebacks::total                33080                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst        38983                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        42577                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        81560                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst        38983                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        42577                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        81560                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst  16439418000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  23263626000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  39703044000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst  16439418000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  23263626000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  39703044000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.649684                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.621326                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.634565                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.649684                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.621326                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.634565                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 421707.359618                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 546389.506071                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 486795.537028                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 421707.359618                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 546389.506071                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 486795.537028                       # average overall mshr miss latency
system.l2cache.replacements                    102566                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        51988                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        51988                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        51988                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        51988                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks        45560                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        45560                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data          593                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total             593                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data          537                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           537                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data     19451000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     19451000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data         1130                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total         1130                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.475221                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.475221                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 36221.601490                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 36221.601490                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data          537                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          537                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data     42844000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     42844000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.475221                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.475221                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 79783.985102                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 79783.985102                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         3601                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             3601                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        26689                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          26689                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  19084344000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  19084344000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        30290                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        30290                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.881116                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.881116                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 715064.033872                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 715064.033872                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        26689                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        26689                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  18550564000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  18550564000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.881116                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.881116                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 695064.033872                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 695064.033872                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        21020                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        22348                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        43368                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst        38983                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        15888                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        54871                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst  17219078000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   5030822000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  22249900000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        60003                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        38236                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        98239                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.649684                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.415525                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.558546                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 441707.359618                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 316642.875126                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 405494.705764                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst        38983                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        15888                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        54871                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst  16439418000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   4713062000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  21152480000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.649684                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.415525                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.558546                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 421707.359618                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 296642.875126                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 385494.705764                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  65632227000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1013.886449                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 211242                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               103590                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.039212                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   231.521106                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   182.035577                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   600.329766                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.226095                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.177769                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.586260                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.990123                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          476                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4           36                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               360753                       # Number of tag accesses
system.l2cache.tags.data_accesses              360753                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  65632227000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst            17402                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data             9556                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                26958                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst           17402                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data            9556                       # number of overall hits
system.l3Dram.overall_hits::total               26958                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst          21581                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data          33020                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              54601                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst         21581                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data         33020                       # number of overall misses
system.l3Dram.overall_misses::total             54601                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst  14733273000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data  21875653000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  36608926000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst  14733273000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data  21875653000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  36608926000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst        38983                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        42576                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            81559                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst        38983                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        42576                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           81559                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.553600                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.775554                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.669466                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.553600                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.775554                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.669466                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 682696.492285                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 662497.062386                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 670480.870314                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 682696.492285                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 662497.062386                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 670480.870314                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs          11561                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                    22                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs   525.500000                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks           26198                       # number of writebacks
system.l3Dram.writebacks::total                 26198                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst        21581                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data        33020                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         54601                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst        21581                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data        33020                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        54601                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst  13632642000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data  20191633000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total  33824275000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst  13632642000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data  20191633000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total  33824275000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.553600                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.775554                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.669466                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.553600                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.775554                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.669466                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 631696.492285                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 611497.062386                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 619480.870314                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 631696.492285                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 611497.062386                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 619480.870314                       # average overall mshr miss latency
system.l3Dram.replacements                      57278                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks        33080                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total        33080                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks        33080                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total        33080                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks        20571                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total        20571                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data          514                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total              514                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_misses::.cpu.data           24                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_misses::total             24                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_accesses::.cpu.data          538                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total          538                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_miss_rate::.cpu.data     0.044610                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_miss_rate::total     0.044610                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_misses::.cpu.data           24                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_misses::total           24                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_miss_latency::.cpu.data      4345000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_latency::total      4345000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_rate::.cpu.data     0.044610                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_miss_rate::total     0.044610                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::.cpu.data 181041.666667                       # average UpgradeReq mshr miss latency
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::total 181041.666667                       # average UpgradeReq mshr miss latency
system.l3Dram.ReadExReq_hits::.cpu.data           287                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total               287                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data        26401                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total           26401                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data  17974964000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total  17974964000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data        26688                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total         26688                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.989246                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.989246                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 680844.058937                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 680844.058937                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data        26401                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total        26401                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data  16628513000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total  16628513000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.989246                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.989246                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 629844.058937                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 629844.058937                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst        17402                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data         9269                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total         26671                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst        21581                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data         6619                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total        28200                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst  14733273000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data   3900689000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total  18633962000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst        38983                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data        15888                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total        54871                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.553600                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.416604                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.513933                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 682696.492285                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 589316.966309                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 660778.794326                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst        21581                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data         6619                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total        28200                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst  13632642000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data   3563120000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total  17195762000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.553600                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.416604                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.513933                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 631696.492285                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 538316.966309                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 609778.794326                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  65632227000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              3832.501996                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                  144801                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 61374                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  2.359322                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   371.675494                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst   439.320480                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  3021.506022                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.090741                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.107256                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.737672                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.935669                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          504                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3          883                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         2692                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                226813                       # Number of tag accesses
system.l3Dram.tags.data_accesses               226813                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  65632227000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          2588625                       # number of demand (read+write) hits
system.dcache.demand_hits::total              2588625                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         2597169                       # number of overall hits
system.dcache.overall_hits::total             2597169                       # number of overall hits
system.dcache.demand_misses::.cpu.data          67046                       # number of demand (read+write) misses
system.dcache.demand_misses::total              67046                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         70363                       # number of overall misses
system.dcache.overall_misses::total             70363                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  24292219000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  24292219000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  24292219000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  24292219000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      2655671                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          2655671                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      2667532                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         2667532                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.025246                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.025246                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.026378                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.026378                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 362321.674671                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 362321.674671                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 345241.376860                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 345241.376860                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs          15189                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                    76                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs   199.855263                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           51988                       # number of writebacks
system.dcache.writebacks::total                 51988                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data          240                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total             240                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data          240                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total            240                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data        66806                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         66806                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        69656                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        69656                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data  24030476000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total  24030476000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  24947064998                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  24947064998                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.025156                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.025156                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.026113                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.026113                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 359705.355806                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 359705.355806                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 358146.677932                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 358146.677932                       # average overall mshr miss latency
system.dcache.replacements                      68014                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1489981                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1489981                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         35604                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             35604                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   4901855000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   4901855000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1525585                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1525585                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.023338                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.023338                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 137677.086844                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 137677.086844                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_hits::.cpu.data          218                       # number of ReadReq MSHR hits
system.dcache.ReadReq_mshr_hits::total            218                       # number of ReadReq MSHR hits
system.dcache.ReadReq_mshr_misses::.cpu.data        35386                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        35386                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   4704640000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   4704640000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023195                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.023195                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 132952.014921                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 132952.014921                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        1098644                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            1098644                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        31442                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            31442                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data  19390364000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total  19390364000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      1130086                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        1130086                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.027823                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.027823                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 616702.627059                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 616702.627059                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_hits::.cpu.data           22                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_hits::total            22                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_misses::.cpu.data        31420                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        31420                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data  19325836000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total  19325836000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027803                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.027803                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 615080.712922                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 615080.712922                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data          8544                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total              8544                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data         3317                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total            3317                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data        11861                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total         11861                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.279656                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.279656                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data         2850                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total         2850                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    916588998                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total    916588998                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.240283                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.240283                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 321610.174737                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 321610.174737                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  65632227000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               507.937184                       # Cycle average of tags in use
system.dcache.tags.total_refs                 2666825                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 68526                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 38.916980                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   507.937184                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.992065                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.992065                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          328                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          168                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               2736058                       # Number of tag accesses
system.dcache.tags.data_accesses              2736058                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  65632227000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst          324                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data         1553                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total           1877                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst          324                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data         1553                       # number of overall hits
system.DynamicCache.overall_hits::total          1877                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst        21257                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data        31467                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        52724                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst        21257                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data        31467                       # number of overall misses
system.DynamicCache.overall_misses::total        52724                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst  12489891000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data  18301439000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total  30791330000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst  12489891000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data  18301439000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total  30791330000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst        21581                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data        33020                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        54601                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst        21581                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data        33020                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        54601                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.984987                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.952968                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.965623                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.984987                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.952968                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.965623                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 587566.025309                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 581607.366447                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 584009.748881                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 587566.025309                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 581607.366447                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 584009.748881                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs         7748                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs              21                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs   368.952381                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks        21494                       # number of writebacks
system.DynamicCache.writebacks::total           21494                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst        21257                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data        31467                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        52724                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst        21257                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data        31467                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        52724                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst   9726481000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data  14210729000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total  23937210000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst   9726481000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data  14210729000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total  23937210000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.984987                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.952968                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.965623                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.984987                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.952968                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.965623                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 457566.025309                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 451607.366447                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 454009.748881                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 457566.025309                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 451607.366447                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 454009.748881                       # average overall mshr miss latency
system.DynamicCache.replacements                74516                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks        26198                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total        26198                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks        26198                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total        26198                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks        22281                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total        22281                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.UpgradeReq_hits::.cpu.data           24                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_hits::total           24                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_accesses::.cpu.data           24                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_accesses::total           24                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.ReadExReq_hits::.cpu.data          108                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total          108                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data        26293                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total        26293                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data  15267883000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total  15267883000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data        26401                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total        26401                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.995909                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.995909                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 580682.424980                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 580682.424980                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data        26293                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total        26293                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data  11849793000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total  11849793000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.995909                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.995909                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 450682.424980                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 450682.424980                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst          324                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data         1445                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total         1769                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst        21257                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data         5174                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total        26431                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst  12489891000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data   3033556000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total  15523447000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst        21581                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data         6619                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total        28200                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.984987                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.781689                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.937270                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 587566.025309                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 586307.692308                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 587319.700352                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst        21257                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data         5174                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total        26431                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst   9726481000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data   2360936000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total  12087417000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.984987                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.781689                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.937270                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 457566.025309                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 456307.692308                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 457319.700352                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  65632227000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        3832.510110                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             82758                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           78612                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.052740                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks  2692.681994                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst   246.975978                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data   892.852138                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.657393                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.060297                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.217981                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.935671                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          464                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3          856                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         2762                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses          183651                       # Number of tag accesses
system.DynamicCache.tags.data_accesses         183651                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  65632227000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               98239                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty        132760                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            205090                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq              1130                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp             1130                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              30290                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             30290                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          98239                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       207326                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       179497                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  386823                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      7712896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      3840192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11553088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                            210345                       # Total snoops (count)
system.l2bar.snoopTraffic                     5169408                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             340004                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.323090                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.467658                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   230152     67.69%     67.69% # Request fanout histogram
system.l2bar.snoop_fanout::1                   109852     32.31%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total               340004                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            361140000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           180009000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           206708000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  65632227000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  65632227000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  65632227000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  65632227000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
