@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: FX1171 :"c:\users\constantin\documents\vhdlsoundchip\hdl\spi_slave.vhd":159:8:159:9|Found instance SPI_SLAVE_0.shreg_busy with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1184 |Applying syn_allowed_resources blockrams=21 on top level netlist soundchip 
@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
@N: BN225 |Writing default property annotation file C:\Users\Constantin\Documents\VHDLSoundchip\synthesis\soundchip.sap.
