filename,basic_spills,basic_regs,greedy_spills,greedy_regs,ssa_spills,ssa_regs
readcyclecounter_5.ll,0,3,0,3,0,6
readsteadycounter_2.ll,0,3,0,3,0,6
reassoc-shl-addi-add.ll,0,9,0,10,0,7
reduce-vl-peephole.ll,0,5,0,5,0,4
reduction-formation.ll,0,4,0,4,0,5
redundant-vfmvsf.ll,0,4,0,4,0,2
rem_3.ll,0,6,0,6,0,5
repeated-fp-divisors_1.ll,0,8,0,7,0,5
reserved-regs_1.ll,53,13,53,13,53,13
ret0_1.ll,0,1,0,1,0,0
ret42.ll,0,1,0,1,0,0
ret_1.ll,0,4,0,4,0,0
rnmi-interrupt-attr.ll,0,11,0,11,0,0
rotl-rotr_1.ll,0,12,0,11,0,6
rotl-rotr_3.ll,19,14,13,14,0,6
rv32-inline-asm-pairs.ll,0,7,0,7,0,2
rv32e.ll,0,8,0,8,0,12
rv32i-rv64i-float-double.ll,0,7,0,7,0,6
rv32i-rv64i-half.ll,1,6,1,6,0,7
rv32xandesperf.ll,0,3,0,3,0,3
rv32xtheadba.ll,0,3,0,3,0,4
rv32xtheadbb.ll,2,11,2,10,0,6
rv32xtheadbs.ll,0,2,0,2,0,2
rv32zba.ll,0,3,0,3,0,4
rv32zba_1.ll,0,3,0,3,0,4
rv32zbb-intrinsic.ll,0,3,0,2,0,2
rv32zbb-zbkb.ll,0,8,0,6,0,4
rv32zbb-zbkb_1.ll,0,11,0,9,0,4
rv32zbb.ll,5,14,4,14,0,6
rv32zbb_1.ll,0,8,0,7,0,6
rv32zbc-intrinsic.ll,0,2,0,2,0,4
rv32zbc-zbkc-intrinsic.ll,0,2,0,2,0,4
rv32zbkb-intrinsic.ll,0,1,0,1,0,2
rv32zbkb.ll,0,5,0,4,0,4
rv32zbkb_1.ll,0,4,0,4,0,4
rv32zbkx-intrinsic.ll,0,2,0,2,0,4
rv32zbs.ll,0,7,0,6,0,6
rv32zimop-intrinsic.ll,0,2,0,2,0,2
rv32zknd-intrinsic-autoupgrade.ll,0,2,0,2,0,4
rv32zknd-intrinsic.ll,0,2,0,2,0,4
rv32zkne-intrinsic-autoupgrade.ll,0,2,0,2,0,4
rv32zkne-intrinsic.ll,0,2,0,2,0,4
rv32zknh-intrinsic.ll,0,2,0,2,0,2
rv32zksed-intrinsic-autoupgrade.ll,0,2,0,2,0,4
rv32zksed-intrinsic.ll,0,2,0,2,0,4
rv32zksh-intrinsic.ll,0,1,0,1,0,2
rv64-double-convert.ll,7,9,6,9,0,6
rv64-double-convert_1.ll,0,2,0,2,0,6
rv64-float-convert-strict.ll,0,3,0,3,0,6
rv64-float-convert.ll,6,9,6,9,0,6
rv64-float-convert_1.ll,0,2,0,2,0,6
rv64-inline-asm-pairs.ll,0,7,0,7,0,2
rv64-large-stack.ll,0,4,0,4,0,0
rv64-patchpoint.ll,0,6,0,6,0,9
rv64-stackmap-frame-setup.ll,0,2,0,2,0,0
rv64-stackmap.ll,22,13,21,11,0,7
rv64-statepoint-call-lowering-x1.ll,0,3,0,3,0,0
rv64-statepoint-call-lowering-x2.ll,0,6,0,6,0,5
rv64-statepoint-call-lowering.ll,0,8,0,7,0,4
rv64d-double-convert.ll,0,2,0,2,0,2
rv64e.ll,0,8,0,8,0,12
rv64f-float-convert-strict.ll,0,2,0,2,0,2
rv64f-float-convert.ll,0,4,0,4,0,2
rv64i-complex-float.ll,1,6,1,6,0,8
rv64i-demanded-bits.ll,0,5,0,5,0,6
rv64i-double-softfloat.ll,0,2,0,2,0,4
rv64i-exhaustive-w-insts.ll,0,2,0,2,0,4
rv64i-shift-sext.ll,0,6,0,5,0,2
rv64i-single-softfloat.ll,0,3,0,3,0,4
rv64i-tricky-shifts.ll,0,2,0,2,0,4
rv64m-exhaustive-w-insts.ll,0,2,0,2,0,4
rv64xandesperf.ll,0,2,0,2,0,2
rv64xtheadba.ll,0,5,0,3,0,4
rv64xtheadbs.ll,0,1,0,1,0,2
rv64zba.ll,0,5,0,3,0,2
rv64zba_1.ll,0,4,0,3,0,4
rv64zbb-intrinsic.ll,0,3,0,3,0,2
rv64zbb-zbkb.ll,0,5,0,4,0,4
rv64zbb-zbkb_1.ll,0,4,0,4,0,4
rv64zbb.ll,0,11,0,9,0,6
rv64zbb_1.ll,0,10,0,8,0,9
rv64zbc-intrinsic.ll,0,2,0,2,0,4
rv64zbc-zbkc-intrinsic.ll,0,2,0,2,0,4
rv64zbkb-intrinsic.ll,0,1,0,1,0,2
rv64zbkb.ll,0,6,0,5,0,4
rv64zbkb_1.ll,0,4,0,4,0,4
rv64zbkx-intrinsic.ll,0,2,0,2,0,4
rv64zbs.ll,0,3,0,3,0,6
rv64zfh-half-intrinsics.ll,0,2,0,2,0,2
rv64zfhmin-half-intrinsics.ll,0,2,0,2,0,2
rv64zimop-intrinsic.ll,0,2,0,2,0,2
rv64zknd-intrinsic.ll,0,2,0,2,0,4
rv64zknd-zkne-intrinsic.ll,0,2,0,2,0,4
rv64zkne-intrinsic.ll,0,2,0,2,0,4
rv64zknh-intrinsic-autoupgrade.ll,0,1,0,1,0,2
rv64zknh-intrinsic.ll,0,1,0,1,0,2
rv64zksed-intrinsic-autoupgrade.ll,0,2,0,2,0,4
rv64zksed-intrinsic-autoupgrade2.ll,0,2,0,2,0,4
rv64zksed-intrinsic.ll,0,2,0,2,0,4
rv64zksh-intrinsic-autoupgrade.ll,0,1,0,1,0,2
rv64zksh-intrinsic.ll,0,1,0,1,0,2
rvv-framelayout.ll,0,9,0,9,0,7
rvv-peephole-vmerge-masked-vops.ll,0,5,0,5,0,3
rvv-peephole-vmerge-vops.ll,0,6,0,6,0,3
rvv-vmerge-to-vmv.ll,0,6,0,6,0,3
rvv-vscale.i64.ll,0,4,0,4,0,2
sadd_sat_2.ll,0,6,0,6,0,5
sadd_sat_plus_2.ll,0,6,0,6,0,6
saddo-sdnode.ll,0,4,0,4,0,2
saverestore-scs.ll,19,14,19,14,19,13
saverestore.ll,54,13,54,13,7,13
scalablevec-combiner-crash.ll,0,1,0,1,0,0
scalar-stack-align.ll,0,4,0,4,0,0
scmp_10.ll,0,5,0,5,0,5
scmp_4.ll,0,13,0,13,0,5
sdiv-pow2-cmov.ll,0,2,0,2,0,3
select-bare.ll,0,4,0,4,0,7
select-binop-identity.ll,0,7,0,6,0,6
select-cc.ll,3,8,2,8,0,12
select-cc_2.ll,0,10,0,10,0,8
select-cond.ll,0,7,0,7,0,7
select-const_1.ll,0,3,0,2,0,2
select-constant-xor_4.ll,0,6,0,6,0,4
select-to-and-zext_1.ll,0,3,0,3,0,4
select-zbb.ll,0,4,0,4,0,5
select_5.ll,0,5,0,4,0,4
selectcc-to-shiftand_1.ll,0,2,0,2,0,2
selection-dag-determinism.ll,0,6,0,7,0,6
setcc-logic_2.ll,0,4,0,4,0,8
sext-zext-trunc.ll,0,6,0,5,0,2
shadowcallstack.ll,3,12,3,12,0,4
shift-amount-mod_1.ll,0,6,0,6,0,3
shift-and.ll,0,4,0,3,0,2
shift-int64.ll,0,2,0,2,0,2
shift-masked-shamt_1.ll,0,7,0,6,0,4
shifts_2.ll,0,14,0,14,0,9
shifts_3.ll,52,14,37,14,0,10
shl-cttz.ll,0,11,0,10,0,5
shl-demanded.ll,0,4,0,4,0,6
shlimm-addimm.ll,0,4,0,4,0,2
shrinkwrap_1.ll,0,6,0,6,0,6
sifive-interrupt-attr.ll,0,13,0,13,0,0
