// Seed: 4090164533
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  reg id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  always_ff @(1, posedge id_11 == id_8) begin : LABEL_0
    assign id_9 = id_9;
  end
  wire id_17;
  wire id_18;
  reg  id_19 = id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_6,
      id_10,
      id_9
  );
  wire id_11 = id_10;
endmodule
