Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0c1e86563ec944af8b778b1b9f4cb803 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineRegister
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegRTMux
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEPipelineRegister
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
