// Seed: 1601872883
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    input supply1 id_2,
    input wand id_3,
    input wor id_4,
    input tri0 id_5,
    input wand id_6,
    output wire id_7,
    output wand id_8,
    output wire id_9,
    input supply0 id_10,
    input tri1 id_11,
    input uwire id_12,
    input tri0 id_13,
    input wor id_14
);
  id_16(
      .id_0(id_8), .id_1(id_10), .id_2(id_5)
  );
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    input uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input logic id_5,
    output wor id_6,
    input tri id_7,
    input supply1 id_8
    , id_24,
    input wire id_9,
    output wire id_10,
    output logic id_11,
    input tri1 id_12,
    output supply1 id_13,
    input tri1 id_14,
    input tri id_15,
    output wand id_16
    , id_25,
    output wor id_17,
    input uwire id_18,
    input uwire id_19,
    input tri id_20,
    input wand id_21,
    input wire id_22
);
  wor id_26 = 1;
  always #1 id_11 <= id_5;
  module_0(
      id_17,
      id_2,
      id_4,
      id_9,
      id_8,
      id_18,
      id_20,
      id_16,
      id_17,
      id_16,
      id_18,
      id_18,
      id_8,
      id_4,
      id_22
  );
endmodule
