// Seed: 510895493
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6#(
        .id_7(-1),
        .id_8(id_9 < ~id_10)
    ),
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout wire id_22;
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wand id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_27 :
  assert property (@(posedge -1'b0) id_1)
  else;
  parameter id_28 = 1'h0;
  assign id_10 = 1;
  assign id_20 = id_11;
  parameter id_29 = id_28;
  wire [-1 : -1] id_30;
  logic [1 : (  1 'b0 )] id_31;
  ;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    input wire id_2,
    output uwire id_3,
    output wire id_4,
    output tri1 id_5,
    input wand id_6,
    output tri0 id_7,
    output tri0 id_8,
    input wor id_9,
    input wand id_10
    , id_17,
    input tri0 id_11,
    input supply1 id_12,
    input tri1 id_13,
    output tri0 id_14
    , id_18,
    output tri1 id_15
);
  localparam id_19 = 1;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17,
      id_19,
      id_19,
      id_19,
      id_18,
      id_19,
      id_17,
      id_19,
      id_17,
      id_17,
      id_17,
      id_18,
      id_19,
      id_18,
      id_17
  );
endmodule
