

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Mon Aug 12 01:02:07 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.367|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1017|  1017|  1017|  1017|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  1015|  1015|         3|          1|          1|  1014|    yes   |
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 12.4>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten88 = phi i10 [ 0, %0 ], [ %add_ln10, %Col_Loop_end ]" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 7 'phi' 'indvar_flatten88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %select_ln29_101, %Col_Loop_end ]" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 8 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln13_4, %Col_Loop_end ]" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 9 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln13_1, %Col_Loop_end ]" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 10 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %c, %Col_Loop_end ]"   --->   Operation 11 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [cnn_ap_lp/max_pool_1.cpp:26]   --->   Operation 12 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%or_ln26 = or i5 %shl_ln, 1" [cnn_ap_lp/max_pool_1.cpp:26]   --->   Operation 13 'or' 'or_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.77ns)   --->   "%icmp_ln10 = icmp eq i10 %indvar_flatten88, -10" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 14 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.73ns)   --->   "%add_ln10 = add i10 %indvar_flatten88, 1" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 15 'add' 'add_ln10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Col_Loop_begin" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.65ns)   --->   "%f = add i3 %f_0, 1" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 17 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.55ns)   --->   "%icmp_ln13 = icmp eq i8 %indvar_flatten, -87" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 18 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.02ns)   --->   "%select_ln29_100 = select i1 %icmp_ln13, i4 0, i4 %r_0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 19 'select' 'select_ln29_100' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.98ns)   --->   "%select_ln29_101 = select i1 %icmp_ln13, i3 %f, i3 %f_0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 20 'select' 'select_ln29_101' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i3 %select_ln29_101 to i9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 21 'zext' 'zext_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_2)   --->   "%select_ln29_102 = select i1 %icmp_ln13, i5 0, i5 %shl_ln" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 22 'select' 'select_ln29_102' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_3)   --->   "%select_ln29_103 = select i1 %icmp_ln13, i5 1, i5 %or_ln26" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 23 'select' 'select_ln29_103' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%xor_ln29 = xor i1 %icmp_ln13, true" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 24 'xor' 'xor_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [cnn_ap_lp/max_pool_1.cpp:16]   --->   Operation 25 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29 = and i1 %icmp_ln16, %xor_ln29" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 26 'and' 'and_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.73ns)   --->   "%r = add i4 %select_ln29_100, 1" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 27 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln13)   --->   "%or_ln13 = or i1 %and_ln29, %icmp_ln13" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 28 'or' 'or_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln13 = select i1 %or_ln13, i4 0, i4 %c_0" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 29 'select' 'select_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln26_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r, i1 false)" [cnn_ap_lp/max_pool_1.cpp:26]   --->   Operation 30 'bitconcatenate' 'shl_ln26_mid1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.02ns)   --->   "%select_ln13_1 = select i1 %and_ln29, i4 %r, i4 %select_ln29_100" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 31 'select' 'select_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln13_2 = select i1 %and_ln29, i5 %shl_ln26_mid1, i5 %select_ln29_102" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 32 'select' 'select_ln13_2' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln13_2, i3 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 33 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i8 %tmp_2 to i9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 34 'zext' 'zext_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_3 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %select_ln13_2, i1 false)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 35 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i6 %tmp_3 to i9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 36 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494 = sub i9 %zext_ln1494, %zext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 37 'sub' 'sub_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1494 = add i9 %sub_ln1494, %zext_ln29" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 38 'add' 'add_ln1494' <Predicate = (!icmp_ln10)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i9 %add_ln1494 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 39 'zext' 'zext_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr = getelementptr [156 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 40 'getelementptr' 'conv_out_0_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%conv_out_2_V_addr = getelementptr [156 x i14]* %conv_out_2_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 41 'getelementptr' 'conv_out_2_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%conv_out_4_V_addr = getelementptr [156 x i14]* %conv_out_4_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 42 'getelementptr' 'conv_out_4_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%conv_out_6_V_addr = getelementptr [156 x i14]* %conv_out_6_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 43 'getelementptr' 'conv_out_6_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%conv_out_8_V_addr = getelementptr [156 x i14]* %conv_out_8_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 44 'getelementptr' 'conv_out_8_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%conv_out_10_V_addr = getelementptr [156 x i14]* %conv_out_10_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 45 'getelementptr' 'conv_out_10_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%conv_out_12_V_addr = getelementptr [156 x i14]* %conv_out_12_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 46 'getelementptr' 'conv_out_12_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%conv_out_14_V_addr = getelementptr [156 x i14]* %conv_out_14_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 47 'getelementptr' 'conv_out_14_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%conv_out_16_V_addr = getelementptr [156 x i14]* %conv_out_16_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 48 'getelementptr' 'conv_out_16_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%conv_out_18_V_addr = getelementptr [156 x i14]* %conv_out_18_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 49 'getelementptr' 'conv_out_18_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%conv_out_20_V_addr = getelementptr [156 x i14]* %conv_out_20_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 50 'getelementptr' 'conv_out_20_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%conv_out_22_V_addr = getelementptr [156 x i14]* %conv_out_22_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 51 'getelementptr' 'conv_out_22_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%conv_out_24_V_addr = getelementptr [156 x i14]* %conv_out_24_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 52 'getelementptr' 'conv_out_24_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_3)   --->   "%or_ln26_1 = or i5 %shl_ln26_mid1, 1" [cnn_ap_lp/max_pool_1.cpp:26]   --->   Operation 53 'or' 'or_ln26_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln13_3 = select i1 %and_ln29, i5 %or_ln26_1, i5 %select_ln29_103" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 54 'select' 'select_ln13_3' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln13_3, i3 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 55 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i8 %tmp_5 to i9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 56 'zext' 'zext_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_6 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %select_ln13_3, i1 false)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 57 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1494_4 = zext i6 %tmp_6 to i9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 58 'zext' 'zext_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494_1 = sub i9 %zext_ln1494_3, %zext_ln1494_4" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 59 'sub' 'sub_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1494_1 = add i9 %sub_ln1494_1, %zext_ln29" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 60 'add' 'add_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str28)" [cnn_ap_lp/max_pool_1.cpp:17]   --->   Operation 61 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (3.25ns)   --->   "%conv_out_22_V_load = load i14* %conv_out_22_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 62 'load' 'conv_out_22_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_2 : Operation 63 [2/2] (3.25ns)   --->   "%conv_out_20_V_load = load i14* %conv_out_20_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 63 'load' 'conv_out_20_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_2 : Operation 64 [2/2] (3.25ns)   --->   "%conv_out_18_V_load = load i14* %conv_out_18_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 64 'load' 'conv_out_18_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_2 : Operation 65 [2/2] (3.25ns)   --->   "%conv_out_16_V_load = load i14* %conv_out_16_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 65 'load' 'conv_out_16_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_2 : Operation 66 [2/2] (3.25ns)   --->   "%conv_out_14_V_load = load i14* %conv_out_14_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 66 'load' 'conv_out_14_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_2 : Operation 67 [2/2] (3.25ns)   --->   "%conv_out_12_V_load = load i14* %conv_out_12_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 67 'load' 'conv_out_12_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_2 : Operation 68 [2/2] (3.25ns)   --->   "%conv_out_10_V_load = load i14* %conv_out_10_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 68 'load' 'conv_out_10_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%conv_out_8_V_load = load i14* %conv_out_8_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 69 'load' 'conv_out_8_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%conv_out_6_V_load = load i14* %conv_out_6_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 70 'load' 'conv_out_6_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_2 : Operation 71 [2/2] (3.25ns)   --->   "%conv_out_4_V_load = load i14* %conv_out_4_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 71 'load' 'conv_out_4_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%conv_out_2_V_load = load i14* %conv_out_2_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 72 'load' 'conv_out_2_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%conv_out_0_V_load = load i14* %conv_out_0_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 73 'load' 'conv_out_0_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%conv_out_24_V_load = load i14* %conv_out_24_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 74 'load' 'conv_out_24_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 15) | (!icmp_ln10 & select_ln13 == 14) | (!icmp_ln10 & select_ln13 == 13) | (!icmp_ln10 & select_ln13 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str28, i32 %tmp_4)" [cnn_ap_lp/max_pool_1.cpp:37]   --->   Operation 75 'specregionend' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.73ns)   --->   "%c = add i4 %select_ln13, 1" [cnn_ap_lp/max_pool_1.cpp:16]   --->   Operation 76 'add' 'c' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 %indvar_flatten, 1" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 77 'add' 'add_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.24ns)   --->   "%select_ln13_4 = select i1 %icmp_ln13, i8 1, i8 %add_ln13" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 78 'select' 'select_ln13_4' <Predicate = (!icmp_ln10)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 79 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr = getelementptr [156 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 80 'getelementptr' 'conv_out_1_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%conv_out_3_V_addr = getelementptr [156 x i14]* %conv_out_3_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 81 'getelementptr' 'conv_out_3_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%conv_out_5_V_addr = getelementptr [156 x i14]* %conv_out_5_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 82 'getelementptr' 'conv_out_5_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%conv_out_7_V_addr = getelementptr [156 x i14]* %conv_out_7_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 83 'getelementptr' 'conv_out_7_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%conv_out_9_V_addr = getelementptr [156 x i14]* %conv_out_9_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 84 'getelementptr' 'conv_out_9_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%conv_out_11_V_addr = getelementptr [156 x i14]* %conv_out_11_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 85 'getelementptr' 'conv_out_11_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%conv_out_13_V_addr = getelementptr [156 x i14]* %conv_out_13_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 86 'getelementptr' 'conv_out_13_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%conv_out_15_V_addr = getelementptr [156 x i14]* %conv_out_15_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 87 'getelementptr' 'conv_out_15_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%conv_out_17_V_addr = getelementptr [156 x i14]* %conv_out_17_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 88 'getelementptr' 'conv_out_17_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%conv_out_19_V_addr = getelementptr [156 x i14]* %conv_out_19_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 89 'getelementptr' 'conv_out_19_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%conv_out_21_V_addr = getelementptr [156 x i14]* %conv_out_21_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 90 'getelementptr' 'conv_out_21_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%conv_out_23_V_addr = getelementptr [156 x i14]* %conv_out_23_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 91 'getelementptr' 'conv_out_23_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%conv_out_25_V_addr = getelementptr [156 x i14]* %conv_out_25_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 92 'getelementptr' 'conv_out_25_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1494_5 = zext i9 %add_ln1494_1 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 93 'zext' 'zext_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr_1 = getelementptr [156 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 94 'getelementptr' 'conv_out_0_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr_1 = getelementptr [156 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 95 'getelementptr' 'conv_out_1_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%conv_out_2_V_addr_1 = getelementptr [156 x i14]* %conv_out_2_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 96 'getelementptr' 'conv_out_2_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%conv_out_3_V_addr_1 = getelementptr [156 x i14]* %conv_out_3_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 97 'getelementptr' 'conv_out_3_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%conv_out_4_V_addr_1 = getelementptr [156 x i14]* %conv_out_4_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 98 'getelementptr' 'conv_out_4_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%conv_out_5_V_addr_1 = getelementptr [156 x i14]* %conv_out_5_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 99 'getelementptr' 'conv_out_5_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%conv_out_6_V_addr_1 = getelementptr [156 x i14]* %conv_out_6_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 100 'getelementptr' 'conv_out_6_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%conv_out_7_V_addr_1 = getelementptr [156 x i14]* %conv_out_7_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 101 'getelementptr' 'conv_out_7_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%conv_out_8_V_addr_1 = getelementptr [156 x i14]* %conv_out_8_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 102 'getelementptr' 'conv_out_8_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%conv_out_9_V_addr_1 = getelementptr [156 x i14]* %conv_out_9_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 103 'getelementptr' 'conv_out_9_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%conv_out_10_V_addr_1 = getelementptr [156 x i14]* %conv_out_10_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 104 'getelementptr' 'conv_out_10_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%conv_out_11_V_addr_1 = getelementptr [156 x i14]* %conv_out_11_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 105 'getelementptr' 'conv_out_11_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%conv_out_12_V_addr_1 = getelementptr [156 x i14]* %conv_out_12_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 106 'getelementptr' 'conv_out_12_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%conv_out_13_V_addr_1 = getelementptr [156 x i14]* %conv_out_13_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 107 'getelementptr' 'conv_out_13_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%conv_out_14_V_addr_1 = getelementptr [156 x i14]* %conv_out_14_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 108 'getelementptr' 'conv_out_14_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%conv_out_15_V_addr_1 = getelementptr [156 x i14]* %conv_out_15_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 109 'getelementptr' 'conv_out_15_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%conv_out_16_V_addr_1 = getelementptr [156 x i14]* %conv_out_16_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 110 'getelementptr' 'conv_out_16_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%conv_out_17_V_addr_1 = getelementptr [156 x i14]* %conv_out_17_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 111 'getelementptr' 'conv_out_17_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%conv_out_18_V_addr_1 = getelementptr [156 x i14]* %conv_out_18_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 112 'getelementptr' 'conv_out_18_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%conv_out_19_V_addr_1 = getelementptr [156 x i14]* %conv_out_19_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 113 'getelementptr' 'conv_out_19_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%conv_out_20_V_addr_1 = getelementptr [156 x i14]* %conv_out_20_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 114 'getelementptr' 'conv_out_20_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%conv_out_21_V_addr_1 = getelementptr [156 x i14]* %conv_out_21_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 115 'getelementptr' 'conv_out_21_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%conv_out_22_V_addr_1 = getelementptr [156 x i14]* %conv_out_22_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 116 'getelementptr' 'conv_out_22_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%conv_out_23_V_addr_1 = getelementptr [156 x i14]* %conv_out_23_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 117 'getelementptr' 'conv_out_23_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%conv_out_24_V_addr_1 = getelementptr [156 x i14]* %conv_out_24_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 118 'getelementptr' 'conv_out_24_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%conv_out_25_V_addr_1 = getelementptr [156 x i14]* %conv_out_25_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 119 'getelementptr' 'conv_out_25_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 120 [1/2] (3.25ns)   --->   "%conv_out_22_V_load = load i14* %conv_out_22_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 120 'load' 'conv_out_22_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 121 [1/1] (2.12ns)   --->   "br label %ap_fixed_base.exit224" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 121 'br' <Predicate = (!icmp_ln10 & select_ln13 == 11)> <Delay = 2.12>
ST_3 : Operation 122 [1/2] (3.25ns)   --->   "%conv_out_20_V_load = load i14* %conv_out_20_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 122 'load' 'conv_out_20_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 123 [1/1] (2.12ns)   --->   "br label %ap_fixed_base.exit224" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 123 'br' <Predicate = (!icmp_ln10 & select_ln13 == 10)> <Delay = 2.12>
ST_3 : Operation 124 [1/2] (3.25ns)   --->   "%conv_out_18_V_load = load i14* %conv_out_18_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 124 'load' 'conv_out_18_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 125 [1/1] (2.12ns)   --->   "br label %ap_fixed_base.exit224" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 125 'br' <Predicate = (!icmp_ln10 & select_ln13 == 9)> <Delay = 2.12>
ST_3 : Operation 126 [1/2] (3.25ns)   --->   "%conv_out_16_V_load = load i14* %conv_out_16_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 126 'load' 'conv_out_16_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 127 [1/1] (2.12ns)   --->   "br label %ap_fixed_base.exit224" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 127 'br' <Predicate = (!icmp_ln10 & select_ln13 == 8)> <Delay = 2.12>
ST_3 : Operation 128 [1/2] (3.25ns)   --->   "%conv_out_14_V_load = load i14* %conv_out_14_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 128 'load' 'conv_out_14_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 129 [1/1] (2.12ns)   --->   "br label %ap_fixed_base.exit224" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 129 'br' <Predicate = (!icmp_ln10 & select_ln13 == 7)> <Delay = 2.12>
ST_3 : Operation 130 [1/2] (3.25ns)   --->   "%conv_out_12_V_load = load i14* %conv_out_12_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 130 'load' 'conv_out_12_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 131 [1/1] (2.12ns)   --->   "br label %ap_fixed_base.exit224" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 131 'br' <Predicate = (!icmp_ln10 & select_ln13 == 6)> <Delay = 2.12>
ST_3 : Operation 132 [1/2] (3.25ns)   --->   "%conv_out_10_V_load = load i14* %conv_out_10_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 132 'load' 'conv_out_10_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 133 [1/1] (2.12ns)   --->   "br label %ap_fixed_base.exit224" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 133 'br' <Predicate = (!icmp_ln10 & select_ln13 == 5)> <Delay = 2.12>
ST_3 : Operation 134 [1/2] (3.25ns)   --->   "%conv_out_8_V_load = load i14* %conv_out_8_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 134 'load' 'conv_out_8_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 135 [1/1] (2.12ns)   --->   "br label %ap_fixed_base.exit224" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 135 'br' <Predicate = (!icmp_ln10 & select_ln13 == 4)> <Delay = 2.12>
ST_3 : Operation 136 [1/2] (3.25ns)   --->   "%conv_out_6_V_load = load i14* %conv_out_6_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 136 'load' 'conv_out_6_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 137 [1/1] (2.12ns)   --->   "br label %ap_fixed_base.exit224" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 137 'br' <Predicate = (!icmp_ln10 & select_ln13 == 3)> <Delay = 2.12>
ST_3 : Operation 138 [1/2] (3.25ns)   --->   "%conv_out_4_V_load = load i14* %conv_out_4_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 138 'load' 'conv_out_4_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 139 [1/1] (2.12ns)   --->   "br label %ap_fixed_base.exit224" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 139 'br' <Predicate = (!icmp_ln10 & select_ln13 == 2)> <Delay = 2.12>
ST_3 : Operation 140 [1/2] (3.25ns)   --->   "%conv_out_2_V_load = load i14* %conv_out_2_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 140 'load' 'conv_out_2_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 141 [1/1] (2.12ns)   --->   "br label %ap_fixed_base.exit224" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 141 'br' <Predicate = (!icmp_ln10 & select_ln13 == 1)> <Delay = 2.12>
ST_3 : Operation 142 [1/2] (3.25ns)   --->   "%conv_out_0_V_load = load i14* %conv_out_0_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 142 'load' 'conv_out_0_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 143 [1/1] (2.12ns)   --->   "br label %ap_fixed_base.exit224" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 143 'br' <Predicate = (!icmp_ln10 & select_ln13 == 0)> <Delay = 2.12>
ST_3 : Operation 144 [1/2] (3.25ns)   --->   "%conv_out_24_V_load = load i14* %conv_out_24_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 144 'load' 'conv_out_24_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 15) | (!icmp_ln10 & select_ln13 == 14) | (!icmp_ln10 & select_ln13 == 13) | (!icmp_ln10 & select_ln13 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 145 [1/1] (2.12ns)   --->   "br label %ap_fixed_base.exit224" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 145 'br' <Predicate = (!icmp_ln10 & select_ln13 == 15) | (!icmp_ln10 & select_ln13 == 14) | (!icmp_ln10 & select_ln13 == 13) | (!icmp_ln10 & select_ln13 == 12)> <Delay = 2.12>
ST_3 : Operation 146 [2/2] (3.25ns)   --->   "%conv_out_23_V_load = load i14* %conv_out_23_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 146 'load' 'conv_out_23_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 147 [2/2] (3.25ns)   --->   "%conv_out_21_V_load = load i14* %conv_out_21_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 147 'load' 'conv_out_21_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 148 [2/2] (3.25ns)   --->   "%conv_out_19_V_load = load i14* %conv_out_19_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 148 'load' 'conv_out_19_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 149 [2/2] (3.25ns)   --->   "%conv_out_17_V_load = load i14* %conv_out_17_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 149 'load' 'conv_out_17_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 150 [2/2] (3.25ns)   --->   "%conv_out_15_V_load = load i14* %conv_out_15_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 150 'load' 'conv_out_15_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 151 [2/2] (3.25ns)   --->   "%conv_out_13_V_load = load i14* %conv_out_13_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 151 'load' 'conv_out_13_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 152 [2/2] (3.25ns)   --->   "%conv_out_11_V_load = load i14* %conv_out_11_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 152 'load' 'conv_out_11_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 153 [2/2] (3.25ns)   --->   "%conv_out_9_V_load = load i14* %conv_out_9_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 153 'load' 'conv_out_9_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 154 [2/2] (3.25ns)   --->   "%conv_out_7_V_load = load i14* %conv_out_7_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 154 'load' 'conv_out_7_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 155 [2/2] (3.25ns)   --->   "%conv_out_5_V_load = load i14* %conv_out_5_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 155 'load' 'conv_out_5_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 156 [2/2] (3.25ns)   --->   "%conv_out_3_V_load = load i14* %conv_out_3_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 156 'load' 'conv_out_3_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 157 [2/2] (3.25ns)   --->   "%conv_out_1_V_load = load i14* %conv_out_1_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 157 'load' 'conv_out_1_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 158 [2/2] (3.25ns)   --->   "%conv_out_25_V_load = load i14* %conv_out_25_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 158 'load' 'conv_out_25_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 15) | (!icmp_ln10 & select_ln13 == 14) | (!icmp_ln10 & select_ln13 == 13) | (!icmp_ln10 & select_ln13 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 159 [2/2] (3.25ns)   --->   "%conv_out_22_V_load_1 = load i14* %conv_out_22_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 159 'load' 'conv_out_22_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 160 [2/2] (3.25ns)   --->   "%conv_out_20_V_load_1 = load i14* %conv_out_20_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 160 'load' 'conv_out_20_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 161 [2/2] (3.25ns)   --->   "%conv_out_18_V_load_1 = load i14* %conv_out_18_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 161 'load' 'conv_out_18_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 162 [2/2] (3.25ns)   --->   "%conv_out_16_V_load_1 = load i14* %conv_out_16_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 162 'load' 'conv_out_16_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 163 [2/2] (3.25ns)   --->   "%conv_out_14_V_load_1 = load i14* %conv_out_14_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 163 'load' 'conv_out_14_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 164 [2/2] (3.25ns)   --->   "%conv_out_12_V_load_1 = load i14* %conv_out_12_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 164 'load' 'conv_out_12_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 165 [2/2] (3.25ns)   --->   "%conv_out_10_V_load_1 = load i14* %conv_out_10_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 165 'load' 'conv_out_10_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 166 [2/2] (3.25ns)   --->   "%conv_out_8_V_load_1 = load i14* %conv_out_8_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 166 'load' 'conv_out_8_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 167 [2/2] (3.25ns)   --->   "%conv_out_6_V_load_1 = load i14* %conv_out_6_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 167 'load' 'conv_out_6_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 168 [2/2] (3.25ns)   --->   "%conv_out_4_V_load_1 = load i14* %conv_out_4_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 168 'load' 'conv_out_4_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 169 [2/2] (3.25ns)   --->   "%conv_out_2_V_load_1 = load i14* %conv_out_2_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 169 'load' 'conv_out_2_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 170 [2/2] (3.25ns)   --->   "%conv_out_0_V_load_1 = load i14* %conv_out_0_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 170 'load' 'conv_out_0_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 171 [2/2] (3.25ns)   --->   "%conv_out_24_V_load_1 = load i14* %conv_out_24_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 171 'load' 'conv_out_24_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 15) | (!icmp_ln10 & select_ln13 == 14) | (!icmp_ln10 & select_ln13 == 13) | (!icmp_ln10 & select_ln13 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 172 [2/2] (3.25ns)   --->   "%conv_out_23_V_load_1 = load i14* %conv_out_23_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 172 'load' 'conv_out_23_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 173 [2/2] (3.25ns)   --->   "%conv_out_21_V_load_1 = load i14* %conv_out_21_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 173 'load' 'conv_out_21_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 174 [2/2] (3.25ns)   --->   "%conv_out_19_V_load_1 = load i14* %conv_out_19_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 174 'load' 'conv_out_19_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 175 [2/2] (3.25ns)   --->   "%conv_out_17_V_load_1 = load i14* %conv_out_17_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 175 'load' 'conv_out_17_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 176 [2/2] (3.25ns)   --->   "%conv_out_15_V_load_1 = load i14* %conv_out_15_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 176 'load' 'conv_out_15_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 177 [2/2] (3.25ns)   --->   "%conv_out_13_V_load_1 = load i14* %conv_out_13_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 177 'load' 'conv_out_13_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 178 [2/2] (3.25ns)   --->   "%conv_out_11_V_load_1 = load i14* %conv_out_11_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 178 'load' 'conv_out_11_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 179 [2/2] (3.25ns)   --->   "%conv_out_9_V_load_1 = load i14* %conv_out_9_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 179 'load' 'conv_out_9_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 180 [2/2] (3.25ns)   --->   "%conv_out_7_V_load_1 = load i14* %conv_out_7_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 180 'load' 'conv_out_7_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 181 [2/2] (3.25ns)   --->   "%conv_out_5_V_load_1 = load i14* %conv_out_5_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 181 'load' 'conv_out_5_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 182 [2/2] (3.25ns)   --->   "%conv_out_3_V_load_1 = load i14* %conv_out_3_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 182 'load' 'conv_out_3_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 183 [2/2] (3.25ns)   --->   "%conv_out_1_V_load_1 = load i14* %conv_out_1_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 183 'load' 'conv_out_1_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 184 [2/2] (3.25ns)   --->   "%conv_out_25_V_load_1 = load i14* %conv_out_25_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 184 'load' 'conv_out_25_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 15) | (!icmp_ln10 & select_ln13 == 14) | (!icmp_ln10 & select_ln13 == 13) | (!icmp_ln10 & select_ln13 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>

State 4 <SV = 3> <Delay = 17.3>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 185 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1014, i64 1014, i64 1014)"   --->   Operation 186 'speclooptripcount' 'empty_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln29_27 = zext i3 %select_ln29_101 to i8" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 187 'zext' 'zext_ln29_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 188 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln13_1, i3 0)" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 189 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i7 %tmp to i8" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 190 'zext' 'zext_ln203' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln13_1, i1 false)" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 191 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i5 %tmp_1 to i8" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 192 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203 = sub i8 %zext_ln203, %zext_ln203_1" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 193 'sub' 'sub_ln203' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 194 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln203 = add i8 %sub_ln203, %zext_ln29_27" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 194 'add' 'add_ln203' <Predicate = (!icmp_ln10)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i8 %add_ln203 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 195 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%max_pool_out_0_V_ad = getelementptr [78 x i14]* %max_pool_out_0_V, i64 0, i64 %zext_ln203_2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 196 'getelementptr' 'max_pool_out_0_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%max_pool_out_1_V_ad = getelementptr [78 x i14]* %max_pool_out_1_V, i64 0, i64 %zext_ln203_2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 197 'getelementptr' 'max_pool_out_1_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%max_pool_out_2_V_ad = getelementptr [78 x i14]* %max_pool_out_2_V, i64 0, i64 %zext_ln203_2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 198 'getelementptr' 'max_pool_out_2_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%max_pool_out_3_V_ad = getelementptr [78 x i14]* %max_pool_out_3_V, i64 0, i64 %zext_ln203_2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 199 'getelementptr' 'max_pool_out_3_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%max_pool_out_4_V_ad = getelementptr [78 x i14]* %max_pool_out_4_V, i64 0, i64 %zext_ln203_2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 200 'getelementptr' 'max_pool_out_4_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%max_pool_out_5_V_ad = getelementptr [78 x i14]* %max_pool_out_5_V, i64 0, i64 %zext_ln203_2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 201 'getelementptr' 'max_pool_out_5_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%max_pool_out_6_V_ad = getelementptr [78 x i14]* %max_pool_out_6_V, i64 0, i64 %zext_ln203_2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 202 'getelementptr' 'max_pool_out_6_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%max_pool_out_7_V_ad = getelementptr [78 x i14]* %max_pool_out_7_V, i64 0, i64 %zext_ln203_2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 203 'getelementptr' 'max_pool_out_7_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%max_pool_out_8_V_ad = getelementptr [78 x i14]* %max_pool_out_8_V, i64 0, i64 %zext_ln203_2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 204 'getelementptr' 'max_pool_out_8_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%max_pool_out_9_V_ad = getelementptr [78 x i14]* %max_pool_out_9_V, i64 0, i64 %zext_ln203_2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 205 'getelementptr' 'max_pool_out_9_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%max_pool_out_10_V_a = getelementptr [78 x i14]* %max_pool_out_10_V, i64 0, i64 %zext_ln203_2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 206 'getelementptr' 'max_pool_out_10_V_a' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%max_pool_out_11_V_a = getelementptr [78 x i14]* %max_pool_out_11_V, i64 0, i64 %zext_ln203_2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 207 'getelementptr' 'max_pool_out_11_V_a' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%max_pool_out_12_V_a = getelementptr [78 x i14]* %max_pool_out_12_V, i64 0, i64 %zext_ln203_2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 208 'getelementptr' 'max_pool_out_12_V_a' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str28) nounwind" [cnn_ap_lp/max_pool_1.cpp:17]   --->   Operation 209 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str39) nounwind" [cnn_ap_lp/max_pool_1.cpp:18]   --->   Operation 210 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (1.36ns)   --->   "switch i4 %select_ln13, label %branch102 [
    i4 0, label %branch78
    i4 1, label %branch80
    i4 2, label %branch82
    i4 3, label %branch84
    i4 4, label %branch86
    i4 5, label %branch88
    i4 6, label %branch90
    i4 7, label %branch92
    i4 -8, label %branch94
    i4 -7, label %branch96
    i4 -6, label %branch98
    i4 -5, label %branch100
  ]" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 211 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%phi_ln1494 = phi i14 [ %conv_out_0_V_load, %branch78 ], [ %conv_out_2_V_load, %branch80 ], [ %conv_out_4_V_load, %branch82 ], [ %conv_out_6_V_load, %branch84 ], [ %conv_out_8_V_load, %branch86 ], [ %conv_out_10_V_load, %branch88 ], [ %conv_out_12_V_load, %branch90 ], [ %conv_out_14_V_load, %branch92 ], [ %conv_out_16_V_load, %branch94 ], [ %conv_out_18_V_load, %branch96 ], [ %conv_out_20_V_load, %branch98 ], [ %conv_out_22_V_load, %branch100 ], [ %conv_out_24_V_load, %branch102 ]" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 212 'phi' 'phi_ln1494' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i14 %phi_ln1494 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 213 'trunc' 'trunc_ln1494' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (2.20ns)   --->   "%icmp_ln1494 = icmp sgt i14 %phi_ln1494, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 214 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (0.69ns)   --->   "%select_ln29 = select i1 %icmp_ln1494, i13 %trunc_ln1494, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 215 'select' 'select_ln29' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln29_26 = zext i13 %select_ln29 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 216 'zext' 'zext_ln29_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (1.36ns)   --->   "switch i4 %select_ln13, label %branch77 [
    i4 0, label %branch53
    i4 1, label %branch55
    i4 2, label %branch57
    i4 3, label %branch59
    i4 4, label %branch61
    i4 5, label %branch63
    i4 6, label %branch65
    i4 7, label %branch67
    i4 -8, label %branch69
    i4 -7, label %branch71
    i4 -6, label %branch73
    i4 -5, label %branch75
  ]" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 217 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 218 [1/2] (3.25ns)   --->   "%conv_out_23_V_load = load i14* %conv_out_23_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 218 'load' 'conv_out_23_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 219 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0170" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 219 'br' <Predicate = (!icmp_ln10 & select_ln13 == 11)> <Delay = 2.12>
ST_4 : Operation 220 [1/2] (3.25ns)   --->   "%conv_out_21_V_load = load i14* %conv_out_21_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 220 'load' 'conv_out_21_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 221 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0170" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 221 'br' <Predicate = (!icmp_ln10 & select_ln13 == 10)> <Delay = 2.12>
ST_4 : Operation 222 [1/2] (3.25ns)   --->   "%conv_out_19_V_load = load i14* %conv_out_19_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 222 'load' 'conv_out_19_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 223 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0170" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 223 'br' <Predicate = (!icmp_ln10 & select_ln13 == 9)> <Delay = 2.12>
ST_4 : Operation 224 [1/2] (3.25ns)   --->   "%conv_out_17_V_load = load i14* %conv_out_17_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 224 'load' 'conv_out_17_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 225 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0170" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 225 'br' <Predicate = (!icmp_ln10 & select_ln13 == 8)> <Delay = 2.12>
ST_4 : Operation 226 [1/2] (3.25ns)   --->   "%conv_out_15_V_load = load i14* %conv_out_15_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 226 'load' 'conv_out_15_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 227 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0170" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 227 'br' <Predicate = (!icmp_ln10 & select_ln13 == 7)> <Delay = 2.12>
ST_4 : Operation 228 [1/2] (3.25ns)   --->   "%conv_out_13_V_load = load i14* %conv_out_13_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 228 'load' 'conv_out_13_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 229 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0170" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 229 'br' <Predicate = (!icmp_ln10 & select_ln13 == 6)> <Delay = 2.12>
ST_4 : Operation 230 [1/2] (3.25ns)   --->   "%conv_out_11_V_load = load i14* %conv_out_11_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 230 'load' 'conv_out_11_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 231 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0170" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 231 'br' <Predicate = (!icmp_ln10 & select_ln13 == 5)> <Delay = 2.12>
ST_4 : Operation 232 [1/2] (3.25ns)   --->   "%conv_out_9_V_load = load i14* %conv_out_9_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 232 'load' 'conv_out_9_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 233 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0170" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 233 'br' <Predicate = (!icmp_ln10 & select_ln13 == 4)> <Delay = 2.12>
ST_4 : Operation 234 [1/2] (3.25ns)   --->   "%conv_out_7_V_load = load i14* %conv_out_7_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 234 'load' 'conv_out_7_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 235 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0170" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 235 'br' <Predicate = (!icmp_ln10 & select_ln13 == 3)> <Delay = 2.12>
ST_4 : Operation 236 [1/2] (3.25ns)   --->   "%conv_out_5_V_load = load i14* %conv_out_5_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 236 'load' 'conv_out_5_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 237 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0170" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 237 'br' <Predicate = (!icmp_ln10 & select_ln13 == 2)> <Delay = 2.12>
ST_4 : Operation 238 [1/2] (3.25ns)   --->   "%conv_out_3_V_load = load i14* %conv_out_3_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 238 'load' 'conv_out_3_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 239 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0170" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 239 'br' <Predicate = (!icmp_ln10 & select_ln13 == 1)> <Delay = 2.12>
ST_4 : Operation 240 [1/2] (3.25ns)   --->   "%conv_out_1_V_load = load i14* %conv_out_1_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 240 'load' 'conv_out_1_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 241 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0170" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 241 'br' <Predicate = (!icmp_ln10 & select_ln13 == 0)> <Delay = 2.12>
ST_4 : Operation 242 [1/2] (3.25ns)   --->   "%conv_out_25_V_load = load i14* %conv_out_25_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 242 'load' 'conv_out_25_V_load' <Predicate = (!icmp_ln10 & select_ln13 == 15) | (!icmp_ln10 & select_ln13 == 14) | (!icmp_ln10 & select_ln13 == 13) | (!icmp_ln10 & select_ln13 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 243 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0170" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 243 'br' <Predicate = (!icmp_ln10 & select_ln13 == 15) | (!icmp_ln10 & select_ln13 == 14) | (!icmp_ln10 & select_ln13 == 13) | (!icmp_ln10 & select_ln13 == 12)> <Delay = 2.12>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%phi_ln1494_1 = phi i14 [ %conv_out_1_V_load, %branch53 ], [ %conv_out_3_V_load, %branch55 ], [ %conv_out_5_V_load, %branch57 ], [ %conv_out_7_V_load, %branch59 ], [ %conv_out_9_V_load, %branch61 ], [ %conv_out_11_V_load, %branch63 ], [ %conv_out_13_V_load, %branch65 ], [ %conv_out_15_V_load, %branch67 ], [ %conv_out_17_V_load, %branch69 ], [ %conv_out_19_V_load, %branch71 ], [ %conv_out_21_V_load, %branch73 ], [ %conv_out_23_V_load, %branch75 ], [ %conv_out_25_V_load, %branch77 ]" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 244 'phi' 'phi_ln1494_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (2.20ns)   --->   "%icmp_ln1494_100 = icmp sgt i14 %phi_ln1494_1, %zext_ln29_26" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 245 'icmp' 'icmp_ln1494_100' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 246 [1/1] (0.70ns)   --->   "%select_ln29_1 = select i1 %icmp_ln1494_100, i14 %phi_ln1494_1, i14 %zext_ln29_26" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 246 'select' 'select_ln29_1' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 247 [1/1] (1.36ns)   --->   "switch i4 %select_ln13, label %branch50 [
    i4 0, label %branch26
    i4 1, label %branch28
    i4 2, label %branch30
    i4 3, label %branch32
    i4 4, label %branch34
    i4 5, label %branch36
    i4 6, label %branch38
    i4 7, label %branch40
    i4 -8, label %branch42
    i4 -7, label %branch44
    i4 -6, label %branch46
    i4 -5, label %branch48
  ]" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 247 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 248 [1/2] (3.25ns)   --->   "%conv_out_22_V_load_1 = load i14* %conv_out_22_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 248 'load' 'conv_out_22_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 249 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1116" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 249 'br' <Predicate = (!icmp_ln10 & select_ln13 == 11)> <Delay = 2.12>
ST_4 : Operation 250 [1/2] (3.25ns)   --->   "%conv_out_20_V_load_1 = load i14* %conv_out_20_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 250 'load' 'conv_out_20_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 251 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1116" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 251 'br' <Predicate = (!icmp_ln10 & select_ln13 == 10)> <Delay = 2.12>
ST_4 : Operation 252 [1/2] (3.25ns)   --->   "%conv_out_18_V_load_1 = load i14* %conv_out_18_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 252 'load' 'conv_out_18_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 253 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1116" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 253 'br' <Predicate = (!icmp_ln10 & select_ln13 == 9)> <Delay = 2.12>
ST_4 : Operation 254 [1/2] (3.25ns)   --->   "%conv_out_16_V_load_1 = load i14* %conv_out_16_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 254 'load' 'conv_out_16_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 255 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1116" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 255 'br' <Predicate = (!icmp_ln10 & select_ln13 == 8)> <Delay = 2.12>
ST_4 : Operation 256 [1/2] (3.25ns)   --->   "%conv_out_14_V_load_1 = load i14* %conv_out_14_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 256 'load' 'conv_out_14_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 257 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1116" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 257 'br' <Predicate = (!icmp_ln10 & select_ln13 == 7)> <Delay = 2.12>
ST_4 : Operation 258 [1/2] (3.25ns)   --->   "%conv_out_12_V_load_1 = load i14* %conv_out_12_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 258 'load' 'conv_out_12_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 259 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1116" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 259 'br' <Predicate = (!icmp_ln10 & select_ln13 == 6)> <Delay = 2.12>
ST_4 : Operation 260 [1/2] (3.25ns)   --->   "%conv_out_10_V_load_1 = load i14* %conv_out_10_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 260 'load' 'conv_out_10_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 261 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1116" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 261 'br' <Predicate = (!icmp_ln10 & select_ln13 == 5)> <Delay = 2.12>
ST_4 : Operation 262 [1/2] (3.25ns)   --->   "%conv_out_8_V_load_1 = load i14* %conv_out_8_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 262 'load' 'conv_out_8_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 263 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1116" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 263 'br' <Predicate = (!icmp_ln10 & select_ln13 == 4)> <Delay = 2.12>
ST_4 : Operation 264 [1/2] (3.25ns)   --->   "%conv_out_6_V_load_1 = load i14* %conv_out_6_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 264 'load' 'conv_out_6_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 265 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1116" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 265 'br' <Predicate = (!icmp_ln10 & select_ln13 == 3)> <Delay = 2.12>
ST_4 : Operation 266 [1/2] (3.25ns)   --->   "%conv_out_4_V_load_1 = load i14* %conv_out_4_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 266 'load' 'conv_out_4_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 267 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1116" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 267 'br' <Predicate = (!icmp_ln10 & select_ln13 == 2)> <Delay = 2.12>
ST_4 : Operation 268 [1/2] (3.25ns)   --->   "%conv_out_2_V_load_1 = load i14* %conv_out_2_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 268 'load' 'conv_out_2_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 269 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1116" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 269 'br' <Predicate = (!icmp_ln10 & select_ln13 == 1)> <Delay = 2.12>
ST_4 : Operation 270 [1/2] (3.25ns)   --->   "%conv_out_0_V_load_1 = load i14* %conv_out_0_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 270 'load' 'conv_out_0_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 271 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1116" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 271 'br' <Predicate = (!icmp_ln10 & select_ln13 == 0)> <Delay = 2.12>
ST_4 : Operation 272 [1/2] (3.25ns)   --->   "%conv_out_24_V_load_1 = load i14* %conv_out_24_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 272 'load' 'conv_out_24_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 15) | (!icmp_ln10 & select_ln13 == 14) | (!icmp_ln10 & select_ln13 == 13) | (!icmp_ln10 & select_ln13 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 273 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1116" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 273 'br' <Predicate = (!icmp_ln10 & select_ln13 == 15) | (!icmp_ln10 & select_ln13 == 14) | (!icmp_ln10 & select_ln13 == 13) | (!icmp_ln10 & select_ln13 == 12)> <Delay = 2.12>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%phi_ln1494_2 = phi i14 [ %conv_out_0_V_load_1, %branch26 ], [ %conv_out_2_V_load_1, %branch28 ], [ %conv_out_4_V_load_1, %branch30 ], [ %conv_out_6_V_load_1, %branch32 ], [ %conv_out_8_V_load_1, %branch34 ], [ %conv_out_10_V_load_1, %branch36 ], [ %conv_out_12_V_load_1, %branch38 ], [ %conv_out_14_V_load_1, %branch40 ], [ %conv_out_16_V_load_1, %branch42 ], [ %conv_out_18_V_load_1, %branch44 ], [ %conv_out_20_V_load_1, %branch46 ], [ %conv_out_22_V_load_1, %branch48 ], [ %conv_out_24_V_load_1, %branch50 ]" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 274 'phi' 'phi_ln1494_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (2.20ns)   --->   "%icmp_ln1494_101 = icmp sgt i14 %phi_ln1494_2, %select_ln29_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 275 'icmp' 'icmp_ln1494_101' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 276 [1/1] (0.70ns)   --->   "%select_ln29_2 = select i1 %icmp_ln1494_101, i14 %phi_ln1494_2, i14 %select_ln29_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 276 'select' 'select_ln29_2' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 277 [1/1] (1.36ns)   --->   "switch i4 %select_ln13, label %branch25 [
    i4 0, label %branch1
    i4 1, label %branch3
    i4 2, label %branch5
    i4 3, label %branch7
    i4 4, label %branch9
    i4 5, label %branch11
    i4 6, label %branch13
    i4 7, label %branch15
    i4 -8, label %branch17
    i4 -7, label %branch19
    i4 -6, label %branch21
    i4 -5, label %branch23
  ]" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 277 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 278 [1/2] (3.25ns)   --->   "%conv_out_23_V_load_1 = load i14* %conv_out_23_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 278 'load' 'conv_out_23_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 279 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.063" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 279 'br' <Predicate = (!icmp_ln10 & select_ln13 == 11)> <Delay = 2.12>
ST_4 : Operation 280 [1/2] (3.25ns)   --->   "%conv_out_21_V_load_1 = load i14* %conv_out_21_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 280 'load' 'conv_out_21_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 281 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.063" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 281 'br' <Predicate = (!icmp_ln10 & select_ln13 == 10)> <Delay = 2.12>
ST_4 : Operation 282 [1/2] (3.25ns)   --->   "%conv_out_19_V_load_1 = load i14* %conv_out_19_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 282 'load' 'conv_out_19_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 283 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.063" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 283 'br' <Predicate = (!icmp_ln10 & select_ln13 == 9)> <Delay = 2.12>
ST_4 : Operation 284 [1/2] (3.25ns)   --->   "%conv_out_17_V_load_1 = load i14* %conv_out_17_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 284 'load' 'conv_out_17_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 285 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.063" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 285 'br' <Predicate = (!icmp_ln10 & select_ln13 == 8)> <Delay = 2.12>
ST_4 : Operation 286 [1/2] (3.25ns)   --->   "%conv_out_15_V_load_1 = load i14* %conv_out_15_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 286 'load' 'conv_out_15_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 287 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.063" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 287 'br' <Predicate = (!icmp_ln10 & select_ln13 == 7)> <Delay = 2.12>
ST_4 : Operation 288 [1/2] (3.25ns)   --->   "%conv_out_13_V_load_1 = load i14* %conv_out_13_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 288 'load' 'conv_out_13_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 289 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.063" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 289 'br' <Predicate = (!icmp_ln10 & select_ln13 == 6)> <Delay = 2.12>
ST_4 : Operation 290 [1/2] (3.25ns)   --->   "%conv_out_11_V_load_1 = load i14* %conv_out_11_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 290 'load' 'conv_out_11_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 291 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.063" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 291 'br' <Predicate = (!icmp_ln10 & select_ln13 == 5)> <Delay = 2.12>
ST_4 : Operation 292 [1/2] (3.25ns)   --->   "%conv_out_9_V_load_1 = load i14* %conv_out_9_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 292 'load' 'conv_out_9_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 293 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.063" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 293 'br' <Predicate = (!icmp_ln10 & select_ln13 == 4)> <Delay = 2.12>
ST_4 : Operation 294 [1/2] (3.25ns)   --->   "%conv_out_7_V_load_1 = load i14* %conv_out_7_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 294 'load' 'conv_out_7_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 295 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.063" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 295 'br' <Predicate = (!icmp_ln10 & select_ln13 == 3)> <Delay = 2.12>
ST_4 : Operation 296 [1/2] (3.25ns)   --->   "%conv_out_5_V_load_1 = load i14* %conv_out_5_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 296 'load' 'conv_out_5_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 297 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.063" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 297 'br' <Predicate = (!icmp_ln10 & select_ln13 == 2)> <Delay = 2.12>
ST_4 : Operation 298 [1/2] (3.25ns)   --->   "%conv_out_3_V_load_1 = load i14* %conv_out_3_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 298 'load' 'conv_out_3_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 299 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.063" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 299 'br' <Predicate = (!icmp_ln10 & select_ln13 == 1)> <Delay = 2.12>
ST_4 : Operation 300 [1/2] (3.25ns)   --->   "%conv_out_1_V_load_1 = load i14* %conv_out_1_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 300 'load' 'conv_out_1_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 301 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.063" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 301 'br' <Predicate = (!icmp_ln10 & select_ln13 == 0)> <Delay = 2.12>
ST_4 : Operation 302 [1/2] (3.25ns)   --->   "%conv_out_25_V_load_1 = load i14* %conv_out_25_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 302 'load' 'conv_out_25_V_load_1' <Predicate = (!icmp_ln10 & select_ln13 == 15) | (!icmp_ln10 & select_ln13 == 14) | (!icmp_ln10 & select_ln13 == 13) | (!icmp_ln10 & select_ln13 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 303 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.063" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 303 'br' <Predicate = (!icmp_ln10 & select_ln13 == 15) | (!icmp_ln10 & select_ln13 == 14) | (!icmp_ln10 & select_ln13 == 13) | (!icmp_ln10 & select_ln13 == 12)> <Delay = 2.12>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%phi_ln1494_3 = phi i14 [ %conv_out_1_V_load_1, %branch1 ], [ %conv_out_3_V_load_1, %branch3 ], [ %conv_out_5_V_load_1, %branch5 ], [ %conv_out_7_V_load_1, %branch7 ], [ %conv_out_9_V_load_1, %branch9 ], [ %conv_out_11_V_load_1, %branch11 ], [ %conv_out_13_V_load_1, %branch13 ], [ %conv_out_15_V_load_1, %branch15 ], [ %conv_out_17_V_load_1, %branch17 ], [ %conv_out_19_V_load_1, %branch19 ], [ %conv_out_21_V_load_1, %branch21 ], [ %conv_out_23_V_load_1, %branch23 ], [ %conv_out_25_V_load_1, %branch25 ]" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 304 'phi' 'phi_ln1494_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (2.20ns)   --->   "%icmp_ln1494_102 = icmp sgt i14 %phi_ln1494_3, %select_ln29_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 305 'icmp' 'icmp_ln1494_102' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 306 [1/1] (0.70ns)   --->   "%select_ln29_3 = select i1 %icmp_ln1494_102, i14 %phi_ln1494_3, i14 %select_ln29_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 306 'select' 'select_ln29_3' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 307 [1/1] (1.36ns)   --->   "switch i4 %select_ln13, label %branch116 [
    i4 0, label %branch104
    i4 1, label %branch105
    i4 2, label %branch106
    i4 3, label %branch107
    i4 4, label %branch108
    i4 5, label %branch109
    i4 6, label %branch110
    i4 7, label %branch111
    i4 -8, label %branch112
    i4 -7, label %branch113
    i4 -6, label %branch114
    i4 -5, label %branch115
  ]" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 307 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 308 [1/1] (3.25ns)   --->   "store i14 %select_ln29_3, i14* %max_pool_out_11_V_a, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 308 'store' <Predicate = (select_ln13 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 309 'br' <Predicate = (select_ln13 == 11)> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (3.25ns)   --->   "store i14 %select_ln29_3, i14* %max_pool_out_10_V_a, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 310 'store' <Predicate = (select_ln13 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 311 'br' <Predicate = (select_ln13 == 10)> <Delay = 0.00>
ST_4 : Operation 312 [1/1] (3.25ns)   --->   "store i14 %select_ln29_3, i14* %max_pool_out_9_V_ad, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 312 'store' <Predicate = (select_ln13 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 313 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 313 'br' <Predicate = (select_ln13 == 9)> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (3.25ns)   --->   "store i14 %select_ln29_3, i14* %max_pool_out_8_V_ad, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 314 'store' <Predicate = (select_ln13 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 315 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 315 'br' <Predicate = (select_ln13 == 8)> <Delay = 0.00>
ST_4 : Operation 316 [1/1] (3.25ns)   --->   "store i14 %select_ln29_3, i14* %max_pool_out_7_V_ad, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 316 'store' <Predicate = (select_ln13 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 317 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 317 'br' <Predicate = (select_ln13 == 7)> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (3.25ns)   --->   "store i14 %select_ln29_3, i14* %max_pool_out_6_V_ad, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 318 'store' <Predicate = (select_ln13 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 319 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 319 'br' <Predicate = (select_ln13 == 6)> <Delay = 0.00>
ST_4 : Operation 320 [1/1] (3.25ns)   --->   "store i14 %select_ln29_3, i14* %max_pool_out_5_V_ad, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 320 'store' <Predicate = (select_ln13 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 321 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 321 'br' <Predicate = (select_ln13 == 5)> <Delay = 0.00>
ST_4 : Operation 322 [1/1] (3.25ns)   --->   "store i14 %select_ln29_3, i14* %max_pool_out_4_V_ad, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 322 'store' <Predicate = (select_ln13 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 323 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 323 'br' <Predicate = (select_ln13 == 4)> <Delay = 0.00>
ST_4 : Operation 324 [1/1] (3.25ns)   --->   "store i14 %select_ln29_3, i14* %max_pool_out_3_V_ad, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 324 'store' <Predicate = (select_ln13 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 325 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 325 'br' <Predicate = (select_ln13 == 3)> <Delay = 0.00>
ST_4 : Operation 326 [1/1] (3.25ns)   --->   "store i14 %select_ln29_3, i14* %max_pool_out_2_V_ad, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 326 'store' <Predicate = (select_ln13 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 327 'br' <Predicate = (select_ln13 == 2)> <Delay = 0.00>
ST_4 : Operation 328 [1/1] (3.25ns)   --->   "store i14 %select_ln29_3, i14* %max_pool_out_1_V_ad, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 328 'store' <Predicate = (select_ln13 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 329 'br' <Predicate = (select_ln13 == 1)> <Delay = 0.00>
ST_4 : Operation 330 [1/1] (3.25ns)   --->   "store i14 %select_ln29_3, i14* %max_pool_out_0_V_ad, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 330 'store' <Predicate = (select_ln13 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 331 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 331 'br' <Predicate = (select_ln13 == 0)> <Delay = 0.00>
ST_4 : Operation 332 [1/1] (3.25ns)   --->   "store i14 %select_ln29_3, i14* %max_pool_out_12_V_a, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 332 'store' <Predicate = (select_ln13 == 15) | (select_ln13 == 14) | (select_ln13 == 13) | (select_ln13 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 333 'br' <Predicate = (select_ln13 == 15) | (select_ln13 == 14) | (select_ln13 == 13) | (select_ln13 == 12)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 334 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/max_pool_1.cpp:40]   --->   Operation 334 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten88', cnn_ap_lp/max_pool_1.cpp:10) with incoming values : ('add_ln10', cnn_ap_lp/max_pool_1.cpp:10) [42]  (1.77 ns)

 <State 2>: 12.5ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', cnn_ap_lp/max_pool_1.cpp:13) with incoming values : ('select_ln13_4', cnn_ap_lp/max_pool_1.cpp:13) [44]  (0 ns)
	'icmp' operation ('icmp_ln13', cnn_ap_lp/max_pool_1.cpp:13) [56]  (1.55 ns)
	'select' operation ('select_ln29_100', cnn_ap_lp/max_pool_1.cpp:29) [57]  (1.02 ns)
	'add' operation ('r', cnn_ap_lp/max_pool_1.cpp:13) [66]  (1.74 ns)
	'select' operation ('select_ln13_2', cnn_ap_lp/max_pool_1.cpp:13) [92]  (1.22 ns)
	'sub' operation ('sub_ln1494', cnn_ap_lp/max_pool_1.cpp:29) [97]  (0 ns)
	'add' operation ('add_ln1494', cnn_ap_lp/max_pool_1.cpp:29) [98]  (3.7 ns)
	'getelementptr' operation ('conv_out_24_V_addr', cnn_ap_lp/max_pool_1.cpp:29) [124]  (0 ns)
	'load' operation ('conv_out_24_V_load', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_24_V' [202]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('conv_out_1_V_addr', cnn_ap_lp/max_pool_1.cpp:29) [101]  (0 ns)
	'load' operation ('conv_out_1_V_load', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_1_V' [245]  (3.25 ns)

 <State 4>: 17.4ns
The critical path consists of the following:
	'load' operation ('conv_out_23_V_load', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_23_V' [212]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln1494_1', cnn_ap_lp/max_pool_1.cpp:29) with incoming values : ('conv_out_23_V_load', cnn_ap_lp/max_pool_1.cpp:29) ('conv_out_21_V_load', cnn_ap_lp/max_pool_1.cpp:29) ('conv_out_19_V_load', cnn_ap_lp/max_pool_1.cpp:29) ('conv_out_17_V_load', cnn_ap_lp/max_pool_1.cpp:29) ('conv_out_15_V_load', cnn_ap_lp/max_pool_1.cpp:29) ('conv_out_13_V_load', cnn_ap_lp/max_pool_1.cpp:29) ('conv_out_11_V_load', cnn_ap_lp/max_pool_1.cpp:29) ('conv_out_9_V_load', cnn_ap_lp/max_pool_1.cpp:29) ('conv_out_7_V_load', cnn_ap_lp/max_pool_1.cpp:29) ('conv_out_5_V_load', cnn_ap_lp/max_pool_1.cpp:29) ('conv_out_3_V_load', cnn_ap_lp/max_pool_1.cpp:29) ('conv_out_1_V_load', cnn_ap_lp/max_pool_1.cpp:29) ('conv_out_25_V_load', cnn_ap_lp/max_pool_1.cpp:29) [251]  (2.12 ns)
	'phi' operation ('phi_ln1494_1', cnn_ap_lp/max_pool_1.cpp:29) with incoming values : ('conv_out_23_V_load', cnn_ap_lp/max_pool_1.cpp:29) ('conv_out_21_V_load', cnn_ap_lp/max_pool_1.cpp:29) ('conv_out_19_V_load', cnn_ap_lp/max_pool_1.cpp:29) ('conv_out_17_V_load', cnn_ap_lp/max_pool_1.cpp:29) ('conv_out_15_V_load', cnn_ap_lp/max_pool_1.cpp:29) ('conv_out_13_V_load', cnn_ap_lp/max_pool_1.cpp:29) ('conv_out_11_V_load', cnn_ap_lp/max_pool_1.cpp:29) ('conv_out_9_V_load', cnn_ap_lp/max_pool_1.cpp:29) ('conv_out_7_V_load', cnn_ap_lp/max_pool_1.cpp:29) ('conv_out_5_V_load', cnn_ap_lp/max_pool_1.cpp:29) ('conv_out_3_V_load', cnn_ap_lp/max_pool_1.cpp:29) ('conv_out_1_V_load', cnn_ap_lp/max_pool_1.cpp:29) ('conv_out_25_V_load', cnn_ap_lp/max_pool_1.cpp:29) [251]  (0 ns)
	'icmp' operation ('icmp_ln1494_100', cnn_ap_lp/max_pool_1.cpp:29) [252]  (2.21 ns)
	'select' operation ('select_ln29_1', cnn_ap_lp/max_pool_1.cpp:29) [253]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_101', cnn_ap_lp/max_pool_1.cpp:29) [296]  (2.21 ns)
	'select' operation ('select_ln29_2', cnn_ap_lp/max_pool_1.cpp:29) [297]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_102', cnn_ap_lp/max_pool_1.cpp:29) [340]  (2.21 ns)
	'select' operation ('select_ln29_3', cnn_ap_lp/max_pool_1.cpp:29) [341]  (0.702 ns)
	'store' operation ('store_ln36', cnn_ap_lp/max_pool_1.cpp:36) of variable 'select_ln29_3', cnn_ap_lp/max_pool_1.cpp:29 on array 'max_pool_out_8_V' [353]  (3.25 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
