
---------- Begin Simulation Statistics ----------
final_tick                               676809418500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78659                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701708                       # Number of bytes of host memory used
host_op_rate                                    78894                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8658.00                       # Real time elapsed on the host
host_tick_rate                               78171610                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   681025431                       # Number of instructions simulated
sim_ops                                     683063042                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.676809                       # Number of seconds simulated
sim_ticks                                676809418500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.300596                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               85488037                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           101408580                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8700469                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        132859285                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          14339433                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       14461491                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          122058                       # Number of indirect misses.
system.cpu0.branchPred.lookups              171249137                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1082834                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018210                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5543255                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 151205512                       # Number of branches committed
system.cpu0.commit.bw_lim_events             22628877                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058522                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       86283084                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           623634465                       # Number of instructions committed
system.cpu0.commit.committedOps             624653967                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1135572078                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.550079                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.395113                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    856359342     75.41%     75.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    159337164     14.03%     89.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     42589811      3.75%     93.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     32162893      2.83%     96.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     14696597      1.29%     97.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4474289      0.39%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1802082      0.16%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1521023      0.13%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     22628877      1.99%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1135572078                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            13130244                       # Number of function calls committed.
system.cpu0.commit.int_insts                604949948                       # Number of committed integer instructions.
system.cpu0.commit.loads                    190148057                       # Number of loads committed
system.cpu0.commit.membars                    2037606                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037612      0.33%      0.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       347118474     55.57%     55.90% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4400507      0.70%     56.60% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1542070      0.25%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      191166259     30.60%     87.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      78388995     12.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        624653967                       # Class of committed instruction
system.cpu0.commit.refs                     269555282                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  623634465                       # Number of Instructions Simulated
system.cpu0.committedOps                    624653967                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.152694                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.152694                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            229056182                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3164481                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            83685333                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             723397140                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               405692054                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                505616378                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5552068                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9997324                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4390792                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  171249137                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                128814053                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    735153877                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2944161                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          101                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     743032076                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 151                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           89                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17418588                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.127560                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         406443962                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          99827470                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.553471                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1150307474                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.646829                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.880696                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               614179373     53.39%     53.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               401275321     34.88%     88.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                83273520      7.24%     95.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                38782199      3.37%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6606561      0.57%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4711363      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  456761      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1019404      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2972      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1150307474                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       47                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      192186465                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5612042                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               161513471                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.521943                       # Inst execution rate
system.cpu0.iew.exec_refs                   317184962                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  96480280                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              172452415                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            220496290                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021168                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2458733                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            99697955                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          710913795                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            220704682                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4442133                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            700705492                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                793778                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7976652                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5552068                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             10048486                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       225169                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15798257                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         8943                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10002                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4292822                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     30348233                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     20290719                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10002                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       690056                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4921986                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                304023311                       # num instructions consuming a value
system.cpu0.iew.wb_count                    692548359                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.841287                       # average fanout of values written-back
system.cpu0.iew.wb_producers                255770940                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.515867                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     692611377                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               864213832                       # number of integer regfile reads
system.cpu0.int_regfile_writes              441088383                       # number of integer regfile writes
system.cpu0.ipc                              0.464534                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.464534                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038479      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            378321261     53.65%     53.94% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4404945      0.62%     54.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1542638      0.22%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           222906994     31.61%     86.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           95933257     13.60%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             705147626                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2379682                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003375                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 415495     17.46%     17.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   691      0.03%     17.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 419096     17.61%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     35.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1314140     55.22%     90.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               230256      9.68%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             705488773                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2563148781                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    692548307                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        797182885                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 707854701                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                705147626                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059094                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       86259743                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           166482                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           572                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     20564248                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1150307474                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.613008                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.848420                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          649462264     56.46%     56.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          344704547     29.97%     86.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          124190705     10.80%     97.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           21514697      1.87%     99.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7148016      0.62%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1305840      0.11%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1585648      0.14%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             283630      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             112127      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1150307474                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.525252                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         12307115                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         6612739                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           220496290                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           99697955                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    884                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1342493939                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11707233                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              190255723                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399051185                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7547510                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               412549841                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              15381055                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                19682                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            889567410                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             719376942                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          460232097                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                502663931                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              16088591                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5552068                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             39187899                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                61180845                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               47                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       889567363                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         98012                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2887                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16965071                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2874                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1823869241                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1436621989                       # The number of ROB writes
system.cpu0.timesIdled                       12353344                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  850                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.379433                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7251481                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9882171                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1149131                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         11224485                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            807250                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         966050                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          158800                       # Number of indirect misses.
system.cpu1.branchPred.lookups               13610499                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        10105                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017937                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           666934                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10114882                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2676414                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054470                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        9518529                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57390966                       # Number of instructions committed
system.cpu1.commit.committedOps              58409075                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    237798685                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.245624                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.060904                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    216625151     91.10%     91.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9924144      4.17%     95.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3754076      1.58%     96.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2003680      0.84%     97.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1348863      0.57%     98.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       833723      0.35%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       438078      0.18%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       194556      0.08%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2676414      1.13%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    237798685                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1442963                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55973156                       # Number of committed integer instructions.
system.cpu1.commit.loads                     14460872                       # Number of loads committed
system.cpu1.commit.membars                    2035989                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035989      3.49%      3.49% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        34547803     59.15%     62.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         248003      0.42%     63.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          493477      0.84%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       15478809     26.50%     90.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5604982      9.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         58409075                       # Class of committed instruction
system.cpu1.commit.refs                      21083803                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57390966                       # Number of Instructions Simulated
system.cpu1.committedOps                     58409075                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.184168                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.184168                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            194969437                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               488802                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6659456                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              71794117                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 9468572                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 31835490                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                667236                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               985017                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2502153                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   13610499                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9857277                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    227198661                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                95405                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      77871535                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2298866                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.056679                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          11094793                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8058731                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.324284                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         239442888                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.331203                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.796316                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               189806929     79.27%     79.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31696663     13.24%     92.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11370731      4.75%     97.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3749430      1.57%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  976483      0.41%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1344453      0.56%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  497967      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     223      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           239442888                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         690537                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              704859                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11270485                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.263153                       # Inst execution rate
system.cpu1.iew.exec_refs                    22401810                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6805545                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              162756766                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             16517970                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1188223                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           821720                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7535388                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           67918335                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             15596265                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           676401                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             63191892                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                929817                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3289791                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                667236                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5501545                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        19325                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          736408                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5311                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          329                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          343                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2057098                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       912457                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           329                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        79322                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        625537                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37396682                       # num instructions consuming a value
system.cpu1.iew.wb_count                     62789879                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.816924                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30550261                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.261479                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      62817795                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80657616                       # number of integer regfile reads
system.cpu1.int_regfile_writes               44475760                       # number of integer regfile writes
system.cpu1.ipc                              0.238996                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.238996                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036091      3.19%      3.19% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38551260     60.36%     63.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              248026      0.39%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               493524      0.77%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            16728620     26.19%     90.90% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5810760      9.10%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              63868293                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1931151                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030236                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 267417     13.85%     13.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  5136      0.27%     14.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 421208     21.81%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     35.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1078939     55.87%     91.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               158447      8.20%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63763337                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         369226930                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     62789867                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         77427868                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  64354767                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 63868293                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3563568                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        9509259                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           116333                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        509098                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5754049                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    239442888                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.266737                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.744311                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          199803814     83.45%     83.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           25923915     10.83%     94.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8320613      3.47%     97.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2082307      0.87%     98.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2390507      1.00%     99.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             329620      0.14%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             358986      0.15%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             172821      0.07%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              60305      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      239442888                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.265970                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7547187                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1447343                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            16517970                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7535388                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       240133425                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1113468748                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              174853604                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             41367514                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6862250                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11176845                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2236604                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                18311                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             90319914                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              70584542                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           50283054                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 32053507                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              11252335                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                667236                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             20672966                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 8915540                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        90319902                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         18730                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               628                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13582776                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           628                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   303049550                       # The number of ROB reads
system.cpu1.rob.rob_writes                  137502660                       # The number of ROB writes
system.cpu1.timesIdled                          40355                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3065041                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                17479                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3332729                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               7497323                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7252663                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14467637                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1016996                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       293091                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     37073622                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5671009                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     74124313                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5964100                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 676809418500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5229436                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2391068                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4823807                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              370                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            273                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2022446                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2022442                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5229436                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           237                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     21719515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21719515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    617148544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               617148544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              538                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7252762                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7252762    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7252762                       # Request fanout histogram
system.membus.respLayer1.occupancy        38073885982                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         25997739204                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   676809418500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 676809418500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 676809418500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 676809418500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 676809418500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   676809418500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 676809418500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 676809418500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 676809418500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 676809418500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       975603250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1222188939.249278                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       130000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3218238500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   670955799000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5853619500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 676809418500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    113028926                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       113028926                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    113028926                       # number of overall hits
system.cpu0.icache.overall_hits::total      113028926                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15785126                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15785126                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15785126                       # number of overall misses
system.cpu0.icache.overall_misses::total     15785126                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 276444742498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 276444742498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 276444742498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 276444742498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    128814052                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    128814052                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    128814052                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    128814052                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.122542                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.122542                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.122542                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.122542                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17512.989285                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17512.989285                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17512.989285                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17512.989285                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3134                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.132075                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14208804                       # number of writebacks
system.cpu0.icache.writebacks::total         14208804                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1576289                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1576289                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1576289                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1576289                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14208837                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14208837                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14208837                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14208837                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 243552006998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 243552006998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 243552006998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 243552006998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.110305                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.110305                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.110305                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.110305                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 17140.882607                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17140.882607                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 17140.882607                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17140.882607                       # average overall mshr miss latency
system.cpu0.icache.replacements              14208804                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    113028926                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      113028926                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15785126                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15785126                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 276444742498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 276444742498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    128814052                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    128814052                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.122542                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.122542                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17512.989285                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17512.989285                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1576289                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1576289                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14208837                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14208837                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 243552006998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 243552006998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.110305                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.110305                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 17140.882607                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17140.882607                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 676809418500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999913                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          127237660                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14208804                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.954847                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999913                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        271836940                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       271836940                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 676809418500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    241283869                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       241283869                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    241283869                       # number of overall hits
system.cpu0.dcache.overall_hits::total      241283869                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     36987412                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      36987412                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     36987412                       # number of overall misses
system.cpu0.dcache.overall_misses::total     36987412                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1122430180501                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1122430180501                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1122430180501                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1122430180501                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    278271281                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    278271281                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    278271281                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    278271281                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.132919                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.132919                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.132919                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.132919                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30346.275119                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30346.275119                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30346.275119                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30346.275119                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11806979                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        39637                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           889752                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            675                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    13.269966                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    58.721481                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     21390884                       # number of writebacks
system.cpu0.dcache.writebacks::total         21390884                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15992406                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15992406                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15992406                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15992406                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     20995006                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     20995006                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     20995006                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     20995006                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 474076867851                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 474076867851                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 474076867851                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 474076867851                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.075448                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.075448                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.075448                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.075448                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22580.458793                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22580.458793                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22580.458793                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22580.458793                       # average overall mshr miss latency
system.cpu0.dcache.replacements              21390884                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    177039445                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      177039445                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22844671                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22844671                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 653883798000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 653883798000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    199884116                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    199884116                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.114290                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.114290                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28623.034142                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28623.034142                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6933523                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6933523                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     15911148                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     15911148                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 342978591000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 342978591000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.079602                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.079602                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 21555.867056                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21555.867056                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64244424                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64244424                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     14142741                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14142741                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 468546382501                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 468546382501                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     78387165                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     78387165                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.180422                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.180422                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 33129.814263                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33129.814263                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9058883                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9058883                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5083858                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5083858                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 131098276851                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 131098276851                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.064856                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.064856                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25787.163381                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25787.163381                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1120                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1120                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          779                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          779                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6073000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6073000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.410216                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.410216                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7795.892169                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7795.892169                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          767                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          767                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       446000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       446000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006319                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006319                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 37166.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37166.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1685                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1685                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          161                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          161                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       760500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       760500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1846                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1846                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.087216                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.087216                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4723.602484                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4723.602484                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          161                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          161                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       599500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       599500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.087216                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.087216                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3723.602484                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3723.602484                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       610366                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         610366                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       407844                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       407844                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  32020148000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  32020148000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018210                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018210                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.400550                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.400550                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 78510.773727                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 78510.773727                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       407844                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       407844                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31612304000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31612304000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.400550                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.400550                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 77510.773727                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 77510.773727                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 676809418500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.973306                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          263300174                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         21402562                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.302274                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.973306                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999166                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999166                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        579989066                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       579989066                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 676809418500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            13227376                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            18298832                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               49843                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              277985                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31854036                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           13227376                       # number of overall hits
system.l2.overall_hits::.cpu0.data           18298832                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              49843                       # number of overall hits
system.l2.overall_hits::.cpu1.data             277985                       # number of overall hits
system.l2.overall_hits::total                31854036                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            981461                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3091236                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3366                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1119410                       # number of demand (read+write) misses
system.l2.demand_misses::total                5195473                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           981461                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3091236                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3366                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1119410                       # number of overall misses
system.l2.overall_misses::total               5195473                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  79974207000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 259205986985                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    293076500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 114107866998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     453581137483                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  79974207000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 259205986985                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    293076500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 114107866998                       # number of overall miss cycles
system.l2.overall_miss_latency::total    453581137483                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14208837                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        21390068                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           53209                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1397395                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             37049509                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14208837                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       21390068                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          53209                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1397395                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            37049509                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.069074                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.144517                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.063260                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.801069                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.140231                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.069074                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.144517                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.063260                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.801069                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.140231                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81484.854722                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83851.891924                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87069.667261                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101935.722388                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87303.145928                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81484.854722                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83851.891924                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87069.667261                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101935.722388                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87303.145928                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               5756                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       115                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      50.052174                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1796062                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2391068                       # number of writebacks
system.l2.writebacks::total                   2391068                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          93389                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          14239                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              107653                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         93389                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         14239                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             107653                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       981442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2997847                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3360                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1105171                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5087820                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       981442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2997847                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3360                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1105171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2275399                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7363219                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  70158765000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 223708919490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    259262500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 102162790001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 396289736991                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  70158765000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 223708919490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    259262500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 102162790001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 167499495660                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 563789232651                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.069073                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.140151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.063147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.790879                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.137325                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.069073                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.140151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.063147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.790879                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.198740                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71485.390884                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74623.194409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77161.458333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92440.708271                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77889.889381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71485.390884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74623.194409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77161.458333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92440.708271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 73613.241308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76568.309682                       # average overall mshr miss latency
system.l2.replacements                       12808911                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6629698                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6629698                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6629698                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6629698                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30293028                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30293028                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30293028                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30293028                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2275399                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2275399                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 167499495660                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 167499495660                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 73613.241308                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 73613.241308                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            81                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 96                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       391000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        91500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       482500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           84                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              100                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.964286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.937500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.960000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4827.160494                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         6100                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5026.041667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            96                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1629000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       305000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1934000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.964286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.937500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.960000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20111.111111                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20145.833333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        81000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       139000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       220000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19857.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4144851                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           113931                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4258782                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1336027                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         741073                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2077100                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 108655512990                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  74934276499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  183589789489                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5480878                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       855004                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6335882                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.243761                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.866748                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.327831                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 81327.333198                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101115.917729                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88387.554518                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        48542                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         7937                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            56479                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1287485                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       733136                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2020621                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  92550950991                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  66958777000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 159509727991                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.234905                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.857465                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.318917                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 71885.071275                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91331.999793                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78940.943399                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      13227376                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         49843                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           13277219                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       981461                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3366                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           984827                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  79974207000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    293076500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  80267283500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14208837                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        53209                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14262046                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.069074                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.063260                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.069052                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81484.854722                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87069.667261                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81503.942824                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            25                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       981442                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3360                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       984802                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  70158765000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    259262500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  70418027500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.069073                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.063147                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.069051                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71485.390884                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77161.458333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71504.756794                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     14153981                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       164054                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          14318035                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1755209                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       378337                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2133546                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 150550473995                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  39173590499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 189724064494                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     15909190                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       542391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16451581                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.110327                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.697536                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.129686                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85773.531240                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103541.526467                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88924.290591                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        44847                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         6302                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        51149                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1710362                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       372035                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2082397                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 131157968499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  35204013001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 166361981500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.107508                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.685917                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.126577                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76684.332614                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94625.540610                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79889.656727                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           39                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                40                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          336                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             343                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7703500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       134000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7837500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          375                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           383                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.896000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.895561                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 22927.083333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 19142.857143                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 22849.854227                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          112                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          115                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          224                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          228                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4523991                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        79000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4602991                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.597333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.595300                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20196.388393                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20188.557018                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 676809418500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 676809418500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999846                       # Cycle average of tags in use
system.l2.tags.total_refs                    76028603                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12809057                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.935535                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.636269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.111652                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.093359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.025464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.736947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.396155                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.478692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.032995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.173334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.027140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.287440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            53                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.828125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.171875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 604590961                       # Number of tag accesses
system.l2.tags.data_accesses                604590961                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 676809418500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      62812224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     191967744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        215040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      70745600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    138379584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          464120192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     62812224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       215040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      63027264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    153028352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       153028352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         981441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2999496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1105400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2162181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7251878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2391068                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2391068                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         92806368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        283636337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           317726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        104528096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    204458715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             685747242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     92806368                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       317726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         93124094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      226102575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            226102575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      226102575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        92806368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       283636337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          317726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       104528096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    204458715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            911849816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1971936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    981441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2557174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1082662.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2124291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004148612500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       119992                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       119992                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14445426                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1857067                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7251878                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2391068                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7251878                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2391068                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 502950                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                419132                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            217309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            302747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            274882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            273326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1000463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1079228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            360099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            318796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            276615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            262980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           255005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           371688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           393608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           717032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           211535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           433615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             89308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            155377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            132233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            112905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            150031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            168740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            153061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            130356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            121315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           112012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           132472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           133633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            88661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            86439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            86130                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 163626953653                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                33744640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            290169353653                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24244.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42994.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4825747                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1320610                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7251878                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2391068                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3416827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1113638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  668322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  548454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  412586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  191211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  116264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   86106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   61946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   42261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  29229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  23479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  15866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   9489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  55602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  97278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 114695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 121608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 123797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 125041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 125943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 126554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 129042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 136122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 127225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 125833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 123332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 121362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 120681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 120830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2574466                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    216.794715                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   129.638245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.175432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1421350     55.21%     55.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       443873     17.24%     72.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       240637      9.35%     81.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       115014      4.47%     86.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       115836      4.50%     90.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        37352      1.45%     92.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        22442      0.87%     93.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26999      1.05%     94.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       150963      5.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2574466                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       119992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.244691                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.044257                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    339.255933                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       119987    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        119992                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       119992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.433629                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.403878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.038994                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            98867     82.39%     82.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2447      2.04%     84.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10922      9.10%     93.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4859      4.05%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1886      1.57%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              646      0.54%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              231      0.19%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               81      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               42      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        119992                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              431931392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                32188800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               126201856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               464120192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            153028352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       638.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    685.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    226.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  676809353000                       # Total gap between requests
system.mem_ctrls.avgGap                      70186.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     62812224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    163659136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       215040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     69290368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    135954624                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    126201856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 92806368.060316815972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 241809779.129130125046                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 317726.074906860944                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 102377960.628217831254                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 200875786.127967417240                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 186465868.456291288137                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       981441                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2999496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3360                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1105400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2162181                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2391068                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  29788893958                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 104295479537                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    118723787                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  56525205029                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  99441051342                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16402991978690                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30352.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     34771.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35334.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51135.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     45991.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6860111.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7560081900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4018263645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20863636920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4651113960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     53426352720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     292797276240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13328689440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       396645414825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        586.051854                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  31898626741                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22599980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 622310811759                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10821669600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5751834825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         27323709000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5642224920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     53426352720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     295765660680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10828997280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       409560449025                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        605.134086                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  25158878265                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22599980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 629050560235                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                153                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           77                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7225749454.545455                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   32800098569.569874                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           74     96.10%     96.10% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.30%     97.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.30%     98.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.30%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        32000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 250975823000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             77                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   120426710500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 556382708000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 676809418500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9803201                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9803201                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9803201                       # number of overall hits
system.cpu1.icache.overall_hits::total        9803201                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        54076                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         54076                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        54076                       # number of overall misses
system.cpu1.icache.overall_misses::total        54076                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1005476000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1005476000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1005476000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1005476000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9857277                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9857277                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9857277                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9857277                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005486                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005486                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005486                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005486                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18593.756935                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18593.756935                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18593.756935                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18593.756935                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          270                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          135                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        53177                       # number of writebacks
system.cpu1.icache.writebacks::total            53177                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          867                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          867                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          867                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          867                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        53209                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        53209                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        53209                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        53209                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    930419000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    930419000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    930419000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    930419000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005398                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005398                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005398                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005398                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17486.120769                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17486.120769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17486.120769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17486.120769                       # average overall mshr miss latency
system.cpu1.icache.replacements                 53177                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9803201                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9803201                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        54076                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        54076                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1005476000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1005476000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9857277                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9857277                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005486                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005486                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18593.756935                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18593.756935                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          867                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          867                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        53209                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        53209                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    930419000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    930419000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005398                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005398                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17486.120769                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17486.120769                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 676809418500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.971238                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9820362                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            53177                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           184.673111                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        360110500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.971238                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999101                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999101                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19767763                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19767763                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 676809418500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16293723                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16293723                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16293723                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16293723                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4088403                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4088403                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4088403                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4088403                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 378128644147                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 378128644147                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 378128644147                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 378128644147                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20382126                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20382126                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20382126                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20382126                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.200588                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.200588                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.200588                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.200588                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 92488.104560                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 92488.104560                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 92488.104560                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 92488.104560                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1204847                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       152294                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20439                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1730                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.948432                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    88.031214                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1396969                       # number of writebacks
system.cpu1.dcache.writebacks::total          1396969                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3108394                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3108394                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3108394                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3108394                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       980009                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       980009                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       980009                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       980009                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  84852855423                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  84852855423                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  84852855423                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  84852855423                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.048082                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.048082                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.048082                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.048082                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86583.751193                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86583.751193                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86583.751193                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86583.751193                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1396969                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12471171                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12471171                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2306403                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2306403                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 174103197500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 174103197500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14777574                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14777574                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.156075                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.156075                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75486.893444                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75486.893444                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1763702                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1763702                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       542701                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       542701                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  42136960000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  42136960000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036725                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036725                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 77643.048382                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 77643.048382                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3822552                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3822552                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1782000                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1782000                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 204025446647                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 204025446647                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5604552                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5604552                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.317956                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.317956                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 114492.394302                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 114492.394302                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1344692                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1344692                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       437308                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       437308                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  42715895423                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  42715895423                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.078027                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.078027                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 97679.199610                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 97679.199610                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          150                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          150                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5435500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5435500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.322581                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.322581                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36236.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36236.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          147                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          147                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         9000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         9000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006452                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006452                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       648500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       648500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.254545                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.254545                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5790.178571                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5790.178571                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       536500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       536500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.254545                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.254545                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4790.178571                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4790.178571                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       588658                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         588658                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       429279                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       429279                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35651179000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35651179000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017937                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017937                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.421715                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.421715                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 83048.970483                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 83048.970483                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       429279                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       429279                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35221900000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35221900000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.421715                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.421715                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 82048.970483                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 82048.970483                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 676809418500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.682545                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18291210                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1409158                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.980241                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        360122000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.682545                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.927580                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.927580                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44211123                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44211123                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 676809418500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30714390                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9020766                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30420114                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10417843                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3789644                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              75                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             372                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           273                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            645                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6359054                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6359053                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14262046                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16452345                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          383                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          383                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     42626477                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     64184463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       159595                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4203826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             111174361                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1818728960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2737982528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6808704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    178841024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4742361216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16623100                       # Total snoops (count)
system.tol2bus.snoopTraffic                 154565056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         53673043                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.135969                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.358334                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               46668240     86.95%     86.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6711712     12.50%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 293091      0.55%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           53673043                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        74111983479                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32112230966                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       21576579294                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2114667422                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          79831963                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           112585                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1347252399000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 139220                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717896                       # Number of bytes of host memory used
host_op_rate                                   139893                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6624.68                       # Real time elapsed on the host
host_tick_rate                              101203896                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   922286590                       # Number of instructions simulated
sim_ops                                     926746425                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.670443                       # Number of seconds simulated
sim_ticks                                670442980500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.104363                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15747824                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            17874057                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2862994                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         31767529                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            847097                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1047300                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          200203                       # Number of indirect misses.
system.cpu0.branchPred.lookups               36503777                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       126644                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        185843                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2278483                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  20738784                       # Number of branches committed
system.cpu0.commit.bw_lim_events              6047725                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2968575                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       50946083                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           114507177                       # Number of instructions committed
system.cpu0.commit.committedOps             115821178                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    643058374                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.180110                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.941186                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    602939861     93.76%     93.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     19264251      3.00%     96.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      4875494      0.76%     97.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5962198      0.93%     98.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1524234      0.24%     98.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       789492      0.12%     98.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1092684      0.17%     98.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       562435      0.09%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      6047725      0.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    643058374                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     18377                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1718134                       # Number of function calls committed.
system.cpu0.commit.int_insts                112367177                       # Number of committed integer instructions.
system.cpu0.commit.loads                     36644117                       # Number of loads committed
system.cpu0.commit.membars                    2032830                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037039      1.76%      1.76% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        66751707     57.63%     59.39% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        1207115      1.04%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          575223      0.50%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          2806      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          8419      0.01%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1403      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1437      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       36827100     31.80%     92.74% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8404617      7.26%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         2860      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1436      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        115821178                       # Class of committed instruction
system.cpu0.commit.refs                      45236013                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  114507177                       # Number of Instructions Simulated
system.cpu0.committedOps                    115821178                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.171844                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.171844                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            499441661                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               591514                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13106246                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             177946082                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                81082855                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 63284645                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2315172                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1283455                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5178542                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   36503777                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 13502520                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    557334968                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               806631                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         8953                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     211009146                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                1867                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         4732                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5800636                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.039011                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          91052037                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          16594921                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.225501                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         651302875                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.327437                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.871287                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               530834404     81.50%     81.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                76574988     11.76%     93.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                16185530      2.49%     95.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                12643254      1.94%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12327379      1.89%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1439809      0.22%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  218057      0.03%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   67608      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1011846      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           651302875                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    15694                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   11388                       # number of floating regfile writes
system.cpu0.idleCycles                      284431912                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2443851                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                24444079                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.167316                       # Inst execution rate
system.cpu0.iew.exec_refs                    69893278                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   9243550                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               15271617                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             56396699                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1276568                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           544920                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9902602                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          165615655                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             60649728                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1563309                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            156563577                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                154082                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            147259740                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2315172                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            147212864                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2367641                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          300464                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4648                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3231                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          406                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19752582                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1310717                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3231                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1011965                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1431886                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                112121495                       # num instructions consuming a value
system.cpu0.iew.wb_count                    143047097                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.779086                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 87352246                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.152871                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     143466725                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               201270991                       # number of integer regfile reads
system.cpu0.int_regfile_writes              109837299                       # number of integer regfile writes
system.cpu0.ipc                              0.122371                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.122371                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2072907      1.31%      1.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             82874905     52.41%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             1791256      1.13%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               575524      0.36%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 25      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               2806      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               8419      0.01%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             28      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1403      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1437      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            61663984     39.00%     94.22% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            9129614      5.77%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           3102      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          1475      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             158126885                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  19629                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              38335                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        18460                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             18975                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1986808                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012565                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 542911     27.33%     27.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  2006      0.10%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     14      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     27.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1312381     66.05%     93.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               128562      6.47%     99.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              934      0.05%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             158021157                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         970007431                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    143028637                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        215393276                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 161729335                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                158126885                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3886320                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       49794561                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           502312                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        917745                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28708441                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    651302875                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.242785                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.755134                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          563303673     86.49%     86.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           50083626      7.69%     94.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           20413512      3.13%     97.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            8469845      1.30%     98.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5591176      0.86%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1860250      0.29%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1131892      0.17%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             241814      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             207087      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      651302875                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.168987                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3237275                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          566520                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            56396699                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9902602                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  56079                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 14081                       # number of misc regfile writes
system.cpu0.numCycles                       935734787                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   405151498                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              165793291                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             86293987                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2377770                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                85171435                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             128374962                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               159750                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            222404911                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             169539432                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          130329787                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 63844556                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3035979                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2315172                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            133367533                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                44035867                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            15724                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       222389187                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     200810888                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1083408                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 28292355                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1101671                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   803474841                       # The number of ROB reads
system.cpu0.rob.rob_writes                  341787813                       # The number of ROB writes
system.cpu0.timesIdled                        3202223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                34926                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.862677                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16271473                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19636673                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2853602                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31930427                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1438538                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1701474                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          262936                       # Number of indirect misses.
system.cpu1.branchPred.lookups               37546777                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       243936                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        162038                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2304182                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  23624400                       # Number of branches committed
system.cpu1.commit.bw_lim_events              5944119                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2563612                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       45205633                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           126753982                       # Number of instructions committed
system.cpu1.commit.committedOps             127862205                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    615144824                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.207857                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.975425                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    567339111     92.23%     92.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23779093      3.87%     96.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      7067712      1.15%     97.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6403528      1.04%     98.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2019303      0.33%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       958377      0.16%     98.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1120012      0.18%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       513569      0.08%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      5944119      0.97%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    615144824                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    107259                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2725630                       # Number of function calls committed.
system.cpu1.commit.int_insts                124720867                       # Number of committed integer instructions.
system.cpu1.commit.loads                     37396654                       # Number of loads committed
system.cpu1.commit.membars                    1705302                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1730043      1.35%      1.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        75932870     59.39%     60.74% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        1186315      0.93%     61.67% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          540722      0.42%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         16494      0.01%     62.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         49482      0.04%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          8247      0.01%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         8247      0.01%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       37542166     29.36%     91.52% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      10822830      8.46%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        16526      0.01%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         8263      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        127862205                       # Class of committed instruction
system.cpu1.commit.refs                      48389785                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  126753982                       # Number of Instructions Simulated
system.cpu1.committedOps                    127862205                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.358630                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.358630                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            429599070                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               555938                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13977047                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             183431137                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               114054518                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 72077575                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2368449                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1093420                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4605098                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   37546777                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 16047152                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    493358708                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               949057                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        30647                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     212440810                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                1621                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         1148                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                5836094                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.035439                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         126394539                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          17710011                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.200512                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         622704710                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.344192                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.884993                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               499781223     80.26%     80.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                79112741     12.70%     92.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17240164      2.77%     95.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12193722      1.96%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11417916      1.83%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1453217      0.23%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  348937      0.06%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  129929      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1026861      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           622704710                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    90833                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   66049                       # number of floating regfile writes
system.cpu1.idleCycles                      436784982                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2444942                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                26861807                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.154355                       # Inst execution rate
system.cpu1.iew.exec_refs                    70190949                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11623512                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               13781849                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             54860500                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1141565                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           683998                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12225061                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          172032611                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             58567437                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1624485                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            163537373                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                142456                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            134211078                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2368449                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            134171505                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2129326                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          665473                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4836                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3435                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          313                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     17463846                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1231930                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3435                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1087240                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1357702                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                107986052                       # num instructions consuming a value
system.cpu1.iew.wb_count                    151342477                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.783063                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 84559903                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.142845                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     151754334                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               210215905                       # number of integer regfile reads
system.cpu1.int_regfile_writes              113945000                       # number of integer regfile writes
system.cpu1.ipc                              0.119637                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.119637                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1792724      1.09%      1.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             89996048     54.49%     55.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             1642825      0.99%     56.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               542280      0.33%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  3      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              16494      0.01%     56.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              49482      0.03%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             27      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               8247      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              8247      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            59537901     36.05%     93.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           11542730      6.99%     99.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          16561      0.01%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          8289      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             165161858                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 107350                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             214700                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       107317                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            107531                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1989037                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012043                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 511837     25.73%     25.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  2702      0.14%     25.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                    211      0.01%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1290887     64.90%     90.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               183400      9.22%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             165250821                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         955243645                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    151235160                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        216097918                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 168737620                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                165161858                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3294991                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       44170406                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           440882                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        731379                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     26261821                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    622704710                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.265233                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.774944                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          528234829     84.83%     84.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           55915109      8.98%     93.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           21113410      3.39%     97.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            8436571      1.35%     98.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5527190      0.89%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1929538      0.31%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1089128      0.17%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             252482      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             206453      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      622704710                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.155888                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2770893                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          546220                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            54860500                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12225061                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 186091                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 82470                       # number of misc regfile writes
system.cpu1.numCycles                      1059489692                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   281303882                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              150679771                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             93727883                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2220947                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               117853208                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             111739623                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               130599                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            230055243                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             175992353                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          132981877                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 72417871                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2338280                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2368449                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            115801639                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                39253994                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            90896                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       229964347                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     163583772                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            951534                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 24969816                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        965192                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   781673351                       # The number of ROB reads
system.cpu1.rob.rob_writes                  353699595                       # The number of ROB writes
system.cpu1.timesIdled                        4703665                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          8235840                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               194166                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             9140171                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                 16                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              26375725                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     25454064                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      49250391                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2663441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1559544                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     23547156                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     17195019                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     47144615                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       18754563                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 670442980500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           23542450                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4157673                       # Transaction distribution
system.membus.trans_dist::WritebackClean           97                       # Transaction distribution
system.membus.trans_dist::CleanEvict         19661872                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           144265                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          79827                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1652324                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1648322                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      23542450                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         11883                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     74441163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               74441163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1878306688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1878306688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           174946                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          25430749                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                25430749    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            25430749                       # Request fanout histogram
system.membus.respLayer1.occupancy       132672546757                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         71495836338                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   670442980500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 670442980500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 670442980500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 670442980500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 670442980500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   670442980500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 670442980500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 670442980500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 670442980500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 670442980500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              23538                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        11769                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    17213156.045543                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   25643063.810462                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        11769    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    652408000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          11769                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   467861347000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 202581633500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 670442980500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     10255327                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10255327                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     10255327                       # number of overall hits
system.cpu0.icache.overall_hits::total       10255327                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3247182                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3247182                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3247182                       # number of overall misses
system.cpu0.icache.overall_misses::total      3247182                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 219110112876                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 219110112876                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 219110112876                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 219110112876                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     13502509                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13502509                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     13502509                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13502509                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.240487                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.240487                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.240487                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.240487                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67477.004023                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67477.004023                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67477.004023                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67477.004023                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       207177                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             3217                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    64.400684                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      2987906                       # number of writebacks
system.cpu0.icache.writebacks::total          2987906                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       258422                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       258422                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       258422                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       258422                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      2988760                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      2988760                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      2988760                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      2988760                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 201530191388                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 201530191388                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 201530191388                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 201530191388                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.221348                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.221348                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.221348                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.221348                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 67429.365820                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67429.365820                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 67429.365820                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67429.365820                       # average overall mshr miss latency
system.cpu0.icache.replacements               2987906                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     10255327                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10255327                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3247182                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3247182                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 219110112876                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 219110112876                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     13502509                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13502509                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.240487                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.240487                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67477.004023                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67477.004023                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       258422                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       258422                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      2988760                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      2988760                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 201530191388                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 201530191388                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.221348                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.221348                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 67429.365820                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67429.365820                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 670442980500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.995278                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           13244189                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          2988792                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.431285                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.995278                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999852                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999852                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         29993778                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        29993778                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 670442980500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     39306301                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        39306301                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     39306301                       # number of overall hits
system.cpu0.dcache.overall_hits::total       39306301                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     17904265                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      17904265                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     17904265                       # number of overall misses
system.cpu0.dcache.overall_misses::total     17904265                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1471501463442                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1471501463442                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1471501463442                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1471501463442                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     57210566                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     57210566                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     57210566                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     57210566                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.312954                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.312954                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.312954                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.312954                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82187.203074                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82187.203074                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82187.203074                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82187.203074                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    163000338                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        48242                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2636021                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            720                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.835751                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.002778                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8146928                       # number of writebacks
system.cpu0.dcache.writebacks::total          8146928                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9597492                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9597492                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9597492                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9597492                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      8306773                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8306773                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      8306773                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8306773                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 748847670027                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 748847670027                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 748847670027                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 748847670027                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.145196                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.145196                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.145196                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.145196                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90149.047052                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90149.047052                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90149.047052                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90149.047052                       # average overall mshr miss latency
system.cpu0.dcache.replacements               8146815                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     34138268                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       34138268                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     15377012                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     15377012                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1286972706000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1286972706000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     49515280                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     49515280                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.310551                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.310551                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83694.589430                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83694.589430                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8096745                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8096745                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      7280267                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      7280267                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 663306570500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 663306570500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.147031                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.147031                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 91110.198362                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91110.198362                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5168033                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5168033                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2527253                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2527253                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 184528757442                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 184528757442                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7695286                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7695286                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.328416                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.328416                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 73015.545908                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 73015.545908                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1500747                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1500747                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1026506                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1026506                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  85541099527                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  85541099527                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.133394                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.133394                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 83332.293749                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83332.293749                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       692757                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       692757                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        51189                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        51189                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2253485500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2253485500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       743946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       743946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.068807                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.068807                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 44022.846705                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 44022.846705                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        39065                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        39065                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        12124                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        12124                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    263368000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    263368000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016297                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016297                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 21722.863741                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21722.863741                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       669047                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       669047                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        41120                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        41120                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    410691000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    410691000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       710167                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       710167                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.057902                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.057902                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9987.621595                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9987.621595                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        40913                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        40913                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    369828000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    369828000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.057610                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.057610                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9039.376237                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9039.376237                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1443500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1443500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1393500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1393500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       124017                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         124017                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        61826                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        61826                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1341760352                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1341760352                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       185843                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       185843                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.332679                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.332679                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 21702.202180                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 21702.202180                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        61820                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        61820                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1279872852                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1279872852                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.332646                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.332646                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 20703.216629                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20703.216629                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 670442980500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.751295                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           49243742                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          8295338                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.936315                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.751295                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992228                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992228                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        125996350                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       125996350                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 670442980500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              875579                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1228972                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1140214                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1277703                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4522468                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             875579                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1228972                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1140214                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1277703                       # number of overall hits
system.l2.overall_hits::total                 4522468                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2113004                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6884069                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           3294389                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6390356                       # number of demand (read+write) misses
system.l2.demand_misses::total               18681818                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2113004                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6884069                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          3294389                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6390356                       # number of overall misses
system.l2.overall_misses::total              18681818                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 187001629469                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 720228184667                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 280416675457                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 666586503660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1854232993253                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 187001629469                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 720228184667                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 280416675457                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 666586503660                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1854232993253                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         2988583                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         8113041                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4434603                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7668059                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             23204286                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        2988583                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        8113041                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4434603                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7668059                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            23204286                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.707025                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.848519                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.742883                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.833373                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.805102                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.707025                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.848519                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.742883                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.833373                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.805102                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88500.366998                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104622.452893                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85119.479047                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104311.325325                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99253.348537                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88500.366998                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104622.452893                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85119.479047                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104311.325325                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99253.348537                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             176518                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4698                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      37.573010                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6492392                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4157658                       # number of writebacks
system.l2.writebacks::total                   4157658                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          12777                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         131790                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          10245                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         116452                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              271264                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         12777                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        131790                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         10245                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        116452                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             271264                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2100227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6752279                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      3284144                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6273904                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          18410554                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2100227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6752279                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      3284144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6273904                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6918932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         25329486                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 165129132564                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 644423448382                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 246904003539                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 596378805294                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1652835389779                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 165129132564                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 644423448382                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 246904003539                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 596378805294                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 582700886897                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2235536276676                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.702750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.832275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.740572                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.818187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.793412                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.702750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.832275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.740572                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.818187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.091587                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78624.421343                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95437.917832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75180.626531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95057.049852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89776.515676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78624.421343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95437.917832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75180.626531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95057.049852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84218.328334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88258.256669                       # average overall mshr miss latency
system.l2.replacements                       42158579                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4899224                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4899224                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           15                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             15                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      4899239                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4899239                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           15                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           15                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     16301935                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         16301935                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           97                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             97                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     16302032                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     16302032                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           97                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           97                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6918932                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6918932                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 582700886897                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 582700886897                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84218.328334                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84218.328334                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            6731                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1913                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 8644                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         24024                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         12864                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              36888                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     85729000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     67692000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    153421000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        30755                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        14777                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            45532                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.781141                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.870542                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.810155                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3568.473193                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5262.126866                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4159.103231                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           91                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           62                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             153                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        23933                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        12802                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         36735                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    488948995                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    259965497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    748914492                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.778182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.866346                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.806795                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20429.908286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20306.631542                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20386.946835                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          4267                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           607                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               4874                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         7010                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         8306                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            15316                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     25633000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     18749500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     44382500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        11277                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         8913                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          20190                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.621619                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.931897                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.758593                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3656.633381                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2257.344089                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2897.786628                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           98                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           54                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           152                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         6912                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         8252                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        15164                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    142413475                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    167112485                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    309525960                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.612929                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.925839                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.751065                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20603.801360                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20251.149418                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20411.893959                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           107854                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           155306                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                263160                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         864557                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         828819                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1693376                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  82673659487                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  77233123985                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  159906783472                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       972411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       984125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1956536                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.889086                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.842189                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.865497                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95625.458457                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 93184.548116                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94430.760488                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        24554                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        20243                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            44797                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       840003                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       808576                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1648579                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  72419072995                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  67520624494                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 139939697489                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.863835                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.821619                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.842601                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86212.874234                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 83505.600579                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84885.041899                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        875579                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1140214                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2015793                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2113004                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      3294389                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5407393                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 187001629469                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 280416675457                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 467418304926                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      2988583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4434603                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7423186                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.707025                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.742883                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.728446                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88500.366998                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85119.479047                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86440.601770                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        12777                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        10245                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         23022                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2100227                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      3284144                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5384371                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 165129132564                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 246904003539                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 412033136103                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.702750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.740572                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.725345                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78624.421343                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75180.626531                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76523.912654                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1121118                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1122397                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2243515                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      6019512                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5561537                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11581049                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 637554525180                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 589353379675                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1226907904855                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      7140630                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6683934                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13824564                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.842995                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.832075                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.837715                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105914.653078                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105969.515203                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105940.999374                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       107236                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        96209                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       203445                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5912276                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5465328                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     11377604                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 572004375387                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 528858180800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1100862556187                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.827977                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.817681                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.822999                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96748.591471                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96766.046027                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96756.975914                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         3161                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          945                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              4106                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         6929                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         5023                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           11952                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2746000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1302500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4048500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        10090                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         5968                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         16058                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.686720                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.841655                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.744302                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data   396.305383                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data   259.307187                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total   338.729920                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           53                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           17                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           70                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         6876                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         5006                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        11882                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    132994499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     97393499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    230387998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.681467                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.838807                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.739943                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19341.841041                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19455.353376                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19389.664871                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 670442980500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 670442980500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997856                       # Cycle average of tags in use
system.l2.tags.total_refs                    50939139                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  42162818                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.208153                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.297640                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.915578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.927807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        5.968287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.699350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     8.189194                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.535901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.061181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.092622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.093254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.089052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.127956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999967                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 398063194                       # Number of tag accesses
system.l2.tags.data_accesses                398063194                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 670442980500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     134414592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     432634880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     210185216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     401986432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    432988288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1612209408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    134414592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    210185216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     344599808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    266091072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       266091072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2100228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6759920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        3284144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6281038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6765442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            25190772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4157673                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4157673                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        200486240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        645297054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        313502001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        599583326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    645824180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2404692800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    200486240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    313502001                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        513988241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      396888445                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            396888445                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      396888445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       200486240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       645297054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       313502001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       599583326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    645824180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2801581245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3988012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2100195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6496539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   3284121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6027797.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6736559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000314964250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       246242                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       246242                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            43669445                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3754442                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    25190772                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4157770                       # Number of write requests accepted
system.mem_ctrls.readBursts                  25190772                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4157770                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 545561                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                169758                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            494484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            502346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1528079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            866559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            989067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3965286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3375141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2978938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1792684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1577397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1396296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2106771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1066260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           922189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           592405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           491309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            130357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            170584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            277537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            279381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            252055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            313370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            249487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            295800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            328073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            261215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           225213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           458352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           411417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           121816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           114797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            98567                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 798618975532                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               123226055000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1260716681782                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32404.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51154.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 15944590                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2627338                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              25190772                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4157770                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6164409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4419060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3285625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2541538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1963479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1495405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1168021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  924550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  727685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  569066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 440339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 361846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 232451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 151000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  96545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  57566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  30432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  13835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 132763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 202727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 236652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 250089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 254772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 255906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 257362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 259546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 263919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 271643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 261582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 259173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 256989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 254878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 253285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 253275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10061299                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    182.136297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.387453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.698020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5626501     55.92%     55.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2361645     23.47%     79.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       757499      7.53%     86.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       395362      3.93%     90.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       230876      2.29%     93.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       160687      1.60%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        97109      0.97%     95.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        72751      0.72%     96.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       358869      3.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10061299                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       246242                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     100.085172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     81.635354                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.975841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          17922      7.28%      7.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         70424     28.60%     35.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         53801     21.85%     57.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        38294     15.55%     73.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        24068      9.77%     83.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        16237      6.59%     89.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223        11155      4.53%     94.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         7122      2.89%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         3726      1.51%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         1892      0.77%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          843      0.34%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          382      0.16%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          180      0.07%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           98      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           56      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           19      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           16      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        246242                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       246242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.195535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.182643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.678644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           224085     91.00%     91.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4637      1.88%     92.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11278      4.58%     97.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4516      1.83%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1330      0.54%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              311      0.13%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               68      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        246242                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1577293504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                34915904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               255233344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1612209408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            266097280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2352.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       380.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2404.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    396.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  670442969500                       # Total gap between requests
system.mem_ctrls.avgGap                      22844.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    134412480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    415778496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    210183744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    385779008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    431139776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    255233344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 200483089.404200285673                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 620154894.738285660744                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 313499805.521492838860                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 575409123.848676085472                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 643067029.620425820351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 380693588.304337561131                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2100228                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6759920                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      3284144                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6281038                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6765442                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4157770                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  77999246867                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 365534219498                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 110951401705                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 337441072988                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 368790740724                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16627021956287                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37138.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54073.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33783.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53723.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     54510.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3999023.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          34730330880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          18459597255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         71009520540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        10541529000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     52924191840.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     300071059920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4758685920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       492494915355.000732                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        734.581358                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9876895386                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22387560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 638178525114                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          37107379680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          19723032450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        104957286000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10275940620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     52924191840.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     302967264120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2319777120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       530274871830.000732                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        790.932096                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3484562865                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22387560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 644570857635                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              33216                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        16609                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8471700.734542                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   36468647.838408                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        16609    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    826142000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          16609                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   529736503000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 140706477500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 670442980500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11326644                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11326644                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11326644                       # number of overall hits
system.cpu1.icache.overall_hits::total       11326644                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      4720504                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       4720504                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      4720504                       # number of overall misses
system.cpu1.icache.overall_misses::total      4720504                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 321889065616                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 321889065616                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 321889065616                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 321889065616                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     16047148                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16047148                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     16047148                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16047148                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.294165                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.294165                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.294165                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.294165                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68189.554678                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68189.554678                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68189.554678                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68189.554678                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       525727                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             6830                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    76.973206                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4434170                       # number of writebacks
system.cpu1.icache.writebacks::total          4434170                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       285773                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       285773                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       285773                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       285773                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4434731                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4434731                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4434731                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4434731                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 300220207124                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 300220207124                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 300220207124                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 300220207124                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.276356                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.276356                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.276356                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.276356                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67697.501184                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67697.501184                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67697.501184                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67697.501184                       # average overall mshr miss latency
system.cpu1.icache.replacements               4434170                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11326644                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11326644                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      4720504                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      4720504                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 321889065616                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 321889065616                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     16047148                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16047148                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.294165                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.294165                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68189.554678                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68189.554678                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       285773                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       285773                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4434731                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4434731                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 300220207124                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 300220207124                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.276356                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.276356                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67697.501184                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67697.501184                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 670442980500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995339                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15797423                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4434763                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.562180                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995339                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999854                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999854                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         36529027                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        36529027                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 670442980500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     41194733                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        41194733                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     41194733                       # number of overall hits
system.cpu1.dcache.overall_hits::total       41194733                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17210242                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17210242                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17210242                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17210242                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1376642601378                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1376642601378                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1376642601378                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1376642601378                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     58404975                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     58404975                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     58404975                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     58404975                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.294671                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.294671                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.294671                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.294671                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 79989.729452                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 79989.729452                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 79989.729452                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 79989.729452                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    147478606                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        44060                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2364699                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            623                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.366756                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.722311                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7736660                       # number of writebacks
system.cpu1.dcache.writebacks::total          7736660                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9344227                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9344227                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9344227                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9344227                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7866015                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7866015                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7866015                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7866015                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 693587491573                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 693587491573                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 693587491573                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 693587491573                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.134681                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.134681                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.134681                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.134681                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88175.205816                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88175.205816                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88175.205816                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88175.205816                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7736658                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33765681                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33765681                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     14417371                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     14417371                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1189702294000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1189702294000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     48183052                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     48183052                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.299221                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.299221                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82518.670984                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82518.670984                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7596912                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7596912                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6820459                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6820459                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 612291811500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 612291811500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.141553                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.141553                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 89772.816096                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89772.816096                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7429052                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7429052                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2792871                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2792871                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 186940307378                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 186940307378                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     10221923                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10221923                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.273224                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.273224                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 66934.816316                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66934.816316                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1747315                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1747315                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1045556                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1045556                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  81295680073                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  81295680073                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.102286                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.102286                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 77753.539813                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 77753.539813                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       577336                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       577336                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        74136                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        74136                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   3863148000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   3863148000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       651472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       651472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.113798                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.113798                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 52108.934930                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 52108.934930                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        40278                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        40278                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        33858                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        33858                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   2266289000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2266289000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.051972                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.051972                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 66935.111347                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66935.111347                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       562944                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       562944                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        44042                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        44042                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    422023000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    422023000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       606986                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       606986                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.072559                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.072559                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9582.285092                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9582.285092                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        44027                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        44027                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    378130000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    378130000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.072534                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.072534                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8588.593363                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8588.593363                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3445000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3445000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3311000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3311000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       113361                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         113361                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        48677                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        48677                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    766145976                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    766145976                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       162038                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       162038                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.300405                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.300405                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 15739.383610                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 15739.383610                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          133                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          133                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        48544                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        48544                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    713681976                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    713681976                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.299584                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.299584                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 14701.754614                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 14701.754614                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 670442980500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.755278                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           50465470                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7882149                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.402501                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.755278                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.992352                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992352                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        127533062                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       127533062                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 670442980500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21570140                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9056897                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     18406395                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        38000936                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         11999976                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              21                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          151910                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         84756                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         236666                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          184                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          184                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2014649                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2014650                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7423490                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14146649                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        16058                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        16058                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      8965249                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     24733771                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     13303504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23426895                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              70429419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    382495360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1040638272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    567601472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    985901248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2976636352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        54710221                       # Total snoops (count)
system.tol2bus.snoopTraffic                 290455360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         77996959                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.297536                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.499003                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               56349818     72.25%     72.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1               20087425     25.75%     98.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1559688      2.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     28      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           77996959                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        46878870644                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12505650031                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4491672886                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11881943546                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        6659377900                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            31521                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
