* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Jan 31 2020 15:13:07

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2\sbt_backend\bin\win32\opt\packer.exe  C:/lscc/iCEcube2/sbt_backend/devices\ICE40P04.dev  C:/Users/User/Documents/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/netlist/oadb-top  --outdir  C:/Users/User/Documents/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/outputs/packer  --package  TQ144  --basename  HoloBlade  --src_sdc_file  C:/Users/User/Documents/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/outputs/placer/top_pl.sdc  --dst_sdc_file  C:/Users/User/Documents/Dev/awesome-board-firmware/HoloBlade_Implmnt/top_pk.sdc  --translator  C:/lscc/iCEcube2/sbt_backend/bin/sdc_translator.tcl  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: top
Used Logic Cell: 322/3520
Used Logic Tile: 79/440
Used IO Cell:    104/176
Used Bram Cell For iCE40: 0/20
Used PLL For iCE40: 1/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: SLM_CLK_c
Clock Source: GB_BUFFER_pll_clk_unbuf_THRU_CO 
Clock Driver: clk_gb (ICE_GB)
Driver Position: (0, 11, 0)
Fanout to FF: 175
Fanout to Tile: 59

Clock Domain: spi0.spi_clk
Clock Source: spi0.spi_clk_N_249 SLM_CLK_c 
Clock Driver: spi0.spi_clk_76 (SB_DFF)
Driver Position: (19, 9, 2)
Fanout to FF: 57
Fanout to Tile: 15


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
19|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
18|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
17|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
16|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
13|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
12|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1   
11|   0 0 0 0 0 0 0 0 0 2 0 0 1 0 0 0 0 0 0 0 0 0 0 1   
10|   0 0 1 0 0 6 0 0 0 4 0 0 2 0 2 8 6 1 6 0 0 1 0 8   
 9|   0 0 0 0 0 1 0 2 0 3 2 3 7 4 1 8 8 1 4 2 0 1 0 8   
 8|   0 0 0 0 0 0 0 0 0 2 8 8 8 6 8 8 3 4 2 0 0 0 0 8   
 7|   0 0 0 0 0 0 0 0 0 1 5 4 8 6 5 1 8 7 8 0 0 0 0 0   
 6|   0 0 0 0 0 0 0 0 0 1 3 3 6 3 8 6 8 1 4 0 0 2 0 0   
 5|   0 0 0 0 1 0 0 0 0 0 0 0 2 1 5 2 2 2 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 3 6 3 0 0 0 1 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0 0 8 7 4 2 3 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 4.08

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1    
11|     0  0  0  0  0  0  0  0  0  5  0  0  0  0  0  0  0  0  0  0  0  0  0  2    
10|     0  0  1  0  0  6  0  0  0 11  0  0  7  0  5 13 10  3 13  0  0  2  0 16    
 9|     0  0  0  0  0  4  0  6  0  9  7 10 15 11  4 14 16  2 12  4  0  2  0 16    
 8|     0  0  0  0  0  0  0  0  0  4 22 14 15 13 18 17  8  5  4  0  0  0  0 16    
 7|     0  0  0  0  0  0  0  0  0  4 12 13 16 14 11  3 13 11 16  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  3  9  8 17  8 17 12 12  1 15  0  0  2  0  0    
 5|     0  0  0  0  1  0  0  0  0  0  0  0  3  3 10  4  3  6  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  4  0  6 11  7  0  0  0  1  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0 16 15  8  6  6  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 8.85

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1    
11|     0  0  0  0  0  0  0  0  0  6  0  0  0  0  0  0  0  0  0  0  0  0  0  2    
10|     0  0  1  0  0 19  0  0  0 14  0  0  8  0  6 32 23  3 17  0  0  2  0 16    
 9|     0  0  0  0  0  4  0  7  0 11  8 12 28 15  4 30 29  2 12  5  0  2  0 16    
 8|     0  0  0  0  0  0  0  0  0  7 31 23 26 20 32 30  9  8  4  0  0  0  0 16    
 7|     0  0  0  0  0  0  0  0  0  4 20 16 32 24 13  3 22 18 16  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  3 10 11 21  9 31 21 20  1 15  0  0  3  0  0    
 5|     0  0  0  0  1  0  0  0  0  0  0  0  5  3 17  6  5  7  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  4  0 10 21  9  0  0  0  1  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0 16 25 13  7  9  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 12.99

***** Run Time Info *****
Run Time:  0
