Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 15 17:50:15 2021
| Host         : DESKTOP-D7FT5L0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file project_reti_logiche_timing_summary_routed.rpt -pb project_reti_logiche_timing_summary_routed.pb -rpx project_reti_logiche_timing_summary_routed.rpx -warn_on_violation
| Design       : project_reti_logiche
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     92.511        0.000                      0                  177        0.179        0.000                      0                  177       49.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              92.511        0.000                      0                  157        0.179        0.000                      0                  157       49.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clock              clock                   97.224        0.000                      0                   20        0.645        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       92.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.511ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        7.545ns  (logic 2.843ns (37.683%)  route 4.702ns (62.317%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns = ( 104.638 - 100.000 ) 
    Source Clock Delay      (SCD):    4.997ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.759     4.997    DATAPATH0/N_COL_REG/CLK
    SLICE_X9Y130         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDCE (Prop_fdce_C_Q)         0.456     5.453 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.213     6.666    DATAPATH0/N_COL_REG/A[4]
    SLICE_X9Y134         LUT2 (Prop_lut2_I0_O)        0.152     6.818 r  DATAPATH0/N_COL_REG/multOp__30_carry__0_i_12/O
                         net (fo=1, routed)           0.966     7.784    DATAPATH0/N_COL_REG/multOp__30_carry__0_i_12_n_0
    SLICE_X8Y130         LUT6 (Prop_lut6_I5_O)        0.332     8.116 r  DATAPATH0/N_COL_REG/multOp__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.116    DATAPATH0/N_COL_REG_n_45
    SLICE_X8Y130         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.629 r  DATAPATH0/multOp__30_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.629    DATAPATH0/multOp__30_carry__0_n_0
    SLICE_X8Y131         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.848 r  DATAPATH0/multOp__30_carry__1/O[0]
                         net (fo=4, routed)           1.478    10.326    DATAPATH0/N_COL_REG/data_reg[14]_0[0]
    SLICE_X10Y133        LUT6 (Prop_lut6_I4_O)        0.295    10.621 r  DATAPATH0/N_COL_REG/multOp__60_carry__1_i_3/O
                         net (fo=2, routed)           1.044    11.665    DATAPATH0/N_COL_REG/data_reg[5]_1[1]
    SLICE_X8Y134         LUT6 (Prop_lut6_I0_O)        0.124    11.789 r  DATAPATH0/N_COL_REG/multOp__60_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.789    DATAPATH0/N_COL_REG_n_55
    SLICE_X8Y134         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.322 r  DATAPATH0/multOp__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.322    DATAPATH0/multOp__60_carry__1_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.541 r  DATAPATH0/multOp__60_carry__2/O[0]
                         net (fo=1, routed)           0.000    12.541    DATAPATH0/SIZE_REG/D[14]
    SLICE_X8Y135         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.647   104.638    DATAPATH0/SIZE_REG/CLK
    SLICE_X8Y135         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[15]/C
                         clock pessimism              0.340   104.979    
                         clock uncertainty           -0.035   104.943    
    SLICE_X8Y135         FDCE (Setup_fdce_C_D)        0.109   105.052    DATAPATH0/SIZE_REG/data_reg[15]
  -------------------------------------------------------------------
                         required time                        105.052    
                         arrival time                         -12.541    
  -------------------------------------------------------------------
                         slack                                 92.511    

Slack (MET) :             92.558ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        7.497ns  (logic 2.858ns (38.124%)  route 4.639ns (61.876%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 104.637 - 100.000 ) 
    Source Clock Delay      (SCD):    4.997ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.759     4.997    DATAPATH0/N_COL_REG/CLK
    SLICE_X9Y130         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDCE (Prop_fdce_C_Q)         0.456     5.453 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.213     6.666    DATAPATH0/N_COL_REG/A[4]
    SLICE_X9Y134         LUT2 (Prop_lut2_I0_O)        0.152     6.818 r  DATAPATH0/N_COL_REG/multOp__30_carry__0_i_12/O
                         net (fo=1, routed)           0.966     7.784    DATAPATH0/N_COL_REG/multOp__30_carry__0_i_12_n_0
    SLICE_X8Y130         LUT6 (Prop_lut6_I5_O)        0.332     8.116 r  DATAPATH0/N_COL_REG/multOp__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.116    DATAPATH0/N_COL_REG_n_45
    SLICE_X8Y130         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     8.660 r  DATAPATH0/multOp__30_carry__0/O[2]
                         net (fo=3, routed)           1.359    10.019    DATAPATH0/N_COL_REG/data_reg[14][2]
    SLICE_X10Y133        LUT4 (Prop_lut4_I3_O)        0.327    10.346 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_10/O
                         net (fo=2, routed)           0.548    10.894    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_10_n_0
    SLICE_X7Y133         LUT6 (Prop_lut6_I5_O)        0.328    11.222 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=1, routed)           0.552    11.774    DATAPATH0/N_COL_REG_n_27
    SLICE_X8Y133         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.170 r  DATAPATH0/multOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.170    DATAPATH0/multOp__60_carry__0_n_0
    SLICE_X8Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.493 r  DATAPATH0/multOp__60_carry__1/O[1]
                         net (fo=1, routed)           0.000    12.493    DATAPATH0/SIZE_REG/D[11]
    SLICE_X8Y134         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.646   104.637    DATAPATH0/SIZE_REG/CLK
    SLICE_X8Y134         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[12]/C
                         clock pessimism              0.340   104.978    
                         clock uncertainty           -0.035   104.942    
    SLICE_X8Y134         FDCE (Setup_fdce_C_D)        0.109   105.051    DATAPATH0/SIZE_REG/data_reg[12]
  -------------------------------------------------------------------
                         required time                        105.051    
                         arrival time                         -12.493    
  -------------------------------------------------------------------
                         slack                                 92.558    

Slack (MET) :             92.566ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 2.850ns (38.058%)  route 4.639ns (61.942%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 104.637 - 100.000 ) 
    Source Clock Delay      (SCD):    4.997ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.759     4.997    DATAPATH0/N_COL_REG/CLK
    SLICE_X9Y130         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDCE (Prop_fdce_C_Q)         0.456     5.453 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.213     6.666    DATAPATH0/N_COL_REG/A[4]
    SLICE_X9Y134         LUT2 (Prop_lut2_I0_O)        0.152     6.818 r  DATAPATH0/N_COL_REG/multOp__30_carry__0_i_12/O
                         net (fo=1, routed)           0.966     7.784    DATAPATH0/N_COL_REG/multOp__30_carry__0_i_12_n_0
    SLICE_X8Y130         LUT6 (Prop_lut6_I5_O)        0.332     8.116 r  DATAPATH0/N_COL_REG/multOp__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.116    DATAPATH0/N_COL_REG_n_45
    SLICE_X8Y130         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     8.660 r  DATAPATH0/multOp__30_carry__0/O[2]
                         net (fo=3, routed)           1.359    10.019    DATAPATH0/N_COL_REG/data_reg[14][2]
    SLICE_X10Y133        LUT4 (Prop_lut4_I3_O)        0.327    10.346 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_10/O
                         net (fo=2, routed)           0.548    10.894    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_10_n_0
    SLICE_X7Y133         LUT6 (Prop_lut6_I5_O)        0.328    11.222 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=1, routed)           0.552    11.774    DATAPATH0/N_COL_REG_n_27
    SLICE_X8Y133         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.170 r  DATAPATH0/multOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.170    DATAPATH0/multOp__60_carry__0_n_0
    SLICE_X8Y134         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.485 r  DATAPATH0/multOp__60_carry__1/O[3]
                         net (fo=1, routed)           0.000    12.485    DATAPATH0/SIZE_REG/D[13]
    SLICE_X8Y134         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.646   104.637    DATAPATH0/SIZE_REG/CLK
    SLICE_X8Y134         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[14]/C
                         clock pessimism              0.340   104.978    
                         clock uncertainty           -0.035   104.942    
    SLICE_X8Y134         FDCE (Setup_fdce_C_D)        0.109   105.051    DATAPATH0/SIZE_REG/data_reg[14]
  -------------------------------------------------------------------
                         required time                        105.051    
                         arrival time                         -12.485    
  -------------------------------------------------------------------
                         slack                                 92.566    

Slack (MET) :             92.642ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 2.774ns (37.423%)  route 4.639ns (62.577%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 104.637 - 100.000 ) 
    Source Clock Delay      (SCD):    4.997ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.759     4.997    DATAPATH0/N_COL_REG/CLK
    SLICE_X9Y130         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDCE (Prop_fdce_C_Q)         0.456     5.453 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.213     6.666    DATAPATH0/N_COL_REG/A[4]
    SLICE_X9Y134         LUT2 (Prop_lut2_I0_O)        0.152     6.818 r  DATAPATH0/N_COL_REG/multOp__30_carry__0_i_12/O
                         net (fo=1, routed)           0.966     7.784    DATAPATH0/N_COL_REG/multOp__30_carry__0_i_12_n_0
    SLICE_X8Y130         LUT6 (Prop_lut6_I5_O)        0.332     8.116 r  DATAPATH0/N_COL_REG/multOp__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.116    DATAPATH0/N_COL_REG_n_45
    SLICE_X8Y130         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     8.660 r  DATAPATH0/multOp__30_carry__0/O[2]
                         net (fo=3, routed)           1.359    10.019    DATAPATH0/N_COL_REG/data_reg[14][2]
    SLICE_X10Y133        LUT4 (Prop_lut4_I3_O)        0.327    10.346 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_10/O
                         net (fo=2, routed)           0.548    10.894    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_10_n_0
    SLICE_X7Y133         LUT6 (Prop_lut6_I5_O)        0.328    11.222 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=1, routed)           0.552    11.774    DATAPATH0/N_COL_REG_n_27
    SLICE_X8Y133         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.170 r  DATAPATH0/multOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.170    DATAPATH0/multOp__60_carry__0_n_0
    SLICE_X8Y134         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.409 r  DATAPATH0/multOp__60_carry__1/O[2]
                         net (fo=1, routed)           0.000    12.409    DATAPATH0/SIZE_REG/D[12]
    SLICE_X8Y134         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.646   104.637    DATAPATH0/SIZE_REG/CLK
    SLICE_X8Y134         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[13]/C
                         clock pessimism              0.340   104.978    
                         clock uncertainty           -0.035   104.942    
    SLICE_X8Y134         FDCE (Setup_fdce_C_D)        0.109   105.051    DATAPATH0/SIZE_REG/data_reg[13]
  -------------------------------------------------------------------
                         required time                        105.051    
                         arrival time                         -12.409    
  -------------------------------------------------------------------
                         slack                                 92.642    

Slack (MET) :             92.662ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        7.393ns  (logic 2.754ns (37.254%)  route 4.639ns (62.746%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 104.637 - 100.000 ) 
    Source Clock Delay      (SCD):    4.997ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.759     4.997    DATAPATH0/N_COL_REG/CLK
    SLICE_X9Y130         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDCE (Prop_fdce_C_Q)         0.456     5.453 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.213     6.666    DATAPATH0/N_COL_REG/A[4]
    SLICE_X9Y134         LUT2 (Prop_lut2_I0_O)        0.152     6.818 r  DATAPATH0/N_COL_REG/multOp__30_carry__0_i_12/O
                         net (fo=1, routed)           0.966     7.784    DATAPATH0/N_COL_REG/multOp__30_carry__0_i_12_n_0
    SLICE_X8Y130         LUT6 (Prop_lut6_I5_O)        0.332     8.116 r  DATAPATH0/N_COL_REG/multOp__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.116    DATAPATH0/N_COL_REG_n_45
    SLICE_X8Y130         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     8.660 r  DATAPATH0/multOp__30_carry__0/O[2]
                         net (fo=3, routed)           1.359    10.019    DATAPATH0/N_COL_REG/data_reg[14][2]
    SLICE_X10Y133        LUT4 (Prop_lut4_I3_O)        0.327    10.346 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_10/O
                         net (fo=2, routed)           0.548    10.894    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_10_n_0
    SLICE_X7Y133         LUT6 (Prop_lut6_I5_O)        0.328    11.222 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=1, routed)           0.552    11.774    DATAPATH0/N_COL_REG_n_27
    SLICE_X8Y133         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.170 r  DATAPATH0/multOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.170    DATAPATH0/multOp__60_carry__0_n_0
    SLICE_X8Y134         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.389 r  DATAPATH0/multOp__60_carry__1/O[0]
                         net (fo=1, routed)           0.000    12.389    DATAPATH0/SIZE_REG/D[10]
    SLICE_X8Y134         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.646   104.637    DATAPATH0/SIZE_REG/CLK
    SLICE_X8Y134         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[11]/C
                         clock pessimism              0.340   104.978    
                         clock uncertainty           -0.035   104.942    
    SLICE_X8Y134         FDCE (Setup_fdce_C_D)        0.109   105.051    DATAPATH0/SIZE_REG/data_reg[11]
  -------------------------------------------------------------------
                         required time                        105.051    
                         arrival time                         -12.389    
  -------------------------------------------------------------------
                         slack                                 92.662    

Slack (MET) :             93.030ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 2.407ns (34.270%)  route 4.617ns (65.730%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 104.636 - 100.000 ) 
    Source Clock Delay      (SCD):    4.997ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.759     4.997    DATAPATH0/N_COL_REG/CLK
    SLICE_X9Y130         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDCE (Prop_fdce_C_Q)         0.456     5.453 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.213     6.666    DATAPATH0/N_COL_REG/A[4]
    SLICE_X9Y134         LUT2 (Prop_lut2_I0_O)        0.152     6.818 r  DATAPATH0/N_COL_REG/multOp__30_carry__0_i_12/O
                         net (fo=1, routed)           0.966     7.784    DATAPATH0/N_COL_REG/multOp__30_carry__0_i_12_n_0
    SLICE_X8Y130         LUT6 (Prop_lut6_I5_O)        0.332     8.116 r  DATAPATH0/N_COL_REG/multOp__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.116    DATAPATH0/N_COL_REG_n_45
    SLICE_X8Y130         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.543 r  DATAPATH0/multOp__30_carry__0/O[1]
                         net (fo=4, routed)           1.041     9.585    DATAPATH0/N_COL_REG/data_reg[14][1]
    SLICE_X7Y133         LUT4 (Prop_lut4_I3_O)        0.306     9.891 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_11/O
                         net (fo=3, routed)           1.057    10.948    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_11_n_0
    SLICE_X11Y133        LUT6 (Prop_lut6_I5_O)        0.124    11.072 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_3/O
                         net (fo=1, routed)           0.339    11.410    DATAPATH0/N_COL_REG_n_29
    SLICE_X8Y133         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    12.020 r  DATAPATH0/multOp__60_carry__0/O[3]
                         net (fo=1, routed)           0.000    12.020    DATAPATH0/SIZE_REG/D[9]
    SLICE_X8Y133         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.645   104.636    DATAPATH0/SIZE_REG/CLK
    SLICE_X8Y133         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[10]/C
                         clock pessimism              0.340   104.977    
                         clock uncertainty           -0.035   104.941    
    SLICE_X8Y133         FDCE (Setup_fdce_C_D)        0.109   105.050    DATAPATH0/SIZE_REG/data_reg[10]
  -------------------------------------------------------------------
                         required time                        105.050    
                         arrival time                         -12.020    
  -------------------------------------------------------------------
                         slack                                 93.030    

Slack (MET) :             93.093ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 2.344ns (33.675%)  route 4.617ns (66.325%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 104.636 - 100.000 ) 
    Source Clock Delay      (SCD):    4.997ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.759     4.997    DATAPATH0/N_COL_REG/CLK
    SLICE_X9Y130         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDCE (Prop_fdce_C_Q)         0.456     5.453 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.213     6.666    DATAPATH0/N_COL_REG/A[4]
    SLICE_X9Y134         LUT2 (Prop_lut2_I0_O)        0.152     6.818 r  DATAPATH0/N_COL_REG/multOp__30_carry__0_i_12/O
                         net (fo=1, routed)           0.966     7.784    DATAPATH0/N_COL_REG/multOp__30_carry__0_i_12_n_0
    SLICE_X8Y130         LUT6 (Prop_lut6_I5_O)        0.332     8.116 r  DATAPATH0/N_COL_REG/multOp__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.116    DATAPATH0/N_COL_REG_n_45
    SLICE_X8Y130         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.543 r  DATAPATH0/multOp__30_carry__0/O[1]
                         net (fo=4, routed)           1.041     9.585    DATAPATH0/N_COL_REG/data_reg[14][1]
    SLICE_X7Y133         LUT4 (Prop_lut4_I3_O)        0.306     9.891 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_11/O
                         net (fo=3, routed)           1.057    10.948    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_11_n_0
    SLICE_X11Y133        LUT6 (Prop_lut6_I5_O)        0.124    11.072 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_3/O
                         net (fo=1, routed)           0.339    11.410    DATAPATH0/N_COL_REG_n_29
    SLICE_X8Y133         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.957 r  DATAPATH0/multOp__60_carry__0/O[2]
                         net (fo=1, routed)           0.000    11.957    DATAPATH0/SIZE_REG/D[8]
    SLICE_X8Y133         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.645   104.636    DATAPATH0/SIZE_REG/CLK
    SLICE_X8Y133         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[9]/C
                         clock pessimism              0.340   104.977    
                         clock uncertainty           -0.035   104.941    
    SLICE_X8Y133         FDCE (Setup_fdce_C_D)        0.109   105.050    DATAPATH0/SIZE_REG/data_reg[9]
  -------------------------------------------------------------------
                         required time                        105.050    
                         arrival time                         -11.957    
  -------------------------------------------------------------------
                         slack                                 93.093    

Slack (MET) :             93.749ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 2.192ns (35.306%)  route 4.017ns (64.694%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 104.636 - 100.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.841     5.079    DATAPATH0/N_COL_REG/CLK
    SLICE_X7Y132         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  DATAPATH0/N_COL_REG/data_reg[2]/Q
                         net (fo=19, routed)          1.103     6.638    DATAPATH0/N_COL_REG/A[2]
    SLICE_X11Y132        LUT6 (Prop_lut6_I3_O)        0.124     6.762 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           1.018     7.780    DATAPATH0/N_COL_REG/DI[1]
    SLICE_X9Y132         LUT6 (Prop_lut6_I0_O)        0.124     7.904 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.904    DATAPATH0/N_COL_REG_n_38
    SLICE_X9Y132         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.484 r  DATAPATH0/multOp__0_carry__0/O[2]
                         net (fo=6, routed)           1.024     9.508    DATAPATH0/N_COL_REG/O[0]
    SLICE_X10Y133        LUT4 (Prop_lut4_I3_O)        0.330     9.838 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_15/O
                         net (fo=2, routed)           0.872    10.709    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_15_n_0
    SLICE_X8Y133         LUT6 (Prop_lut6_I1_O)        0.348    11.057 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.057    DATAPATH0/N_COL_REG_n_51
    SLICE_X8Y133         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.287 r  DATAPATH0/multOp__60_carry__0/O[1]
                         net (fo=1, routed)           0.000    11.287    DATAPATH0/SIZE_REG/D[7]
    SLICE_X8Y133         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.645   104.636    DATAPATH0/SIZE_REG/CLK
    SLICE_X8Y133         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[8]/C
                         clock pessimism              0.326   104.963    
                         clock uncertainty           -0.035   104.927    
    SLICE_X8Y133         FDCE (Setup_fdce_C_D)        0.109   105.036    DATAPATH0/SIZE_REG/data_reg[8]
  -------------------------------------------------------------------
                         required time                        105.036    
                         arrival time                         -11.287    
  -------------------------------------------------------------------
                         slack                                 93.749    

Slack (MET) :             94.310ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        5.744ns  (logic 1.863ns (32.434%)  route 3.881ns (67.566%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 104.636 - 100.000 ) 
    Source Clock Delay      (SCD):    4.997ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.759     4.997    DATAPATH0/N_COL_REG/CLK
    SLICE_X9Y130         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDCE (Prop_fdce_C_Q)         0.456     5.453 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.213     6.666    DATAPATH0/N_COL_REG/A[4]
    SLICE_X9Y134         LUT2 (Prop_lut2_I0_O)        0.152     6.818 r  DATAPATH0/N_COL_REG/multOp__30_carry__0_i_12/O
                         net (fo=1, routed)           0.966     7.784    DATAPATH0/N_COL_REG/multOp__30_carry__0_i_12_n_0
    SLICE_X8Y130         LUT6 (Prop_lut6_I5_O)        0.332     8.116 r  DATAPATH0/N_COL_REG/multOp__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.116    DATAPATH0/N_COL_REG_n_45
    SLICE_X8Y130         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.368 r  DATAPATH0/multOp__30_carry__0/O[0]
                         net (fo=2, routed)           0.871     9.239    DATAPATH0/N_COL_REG/data_reg[14][0]
    SLICE_X9Y134         LUT4 (Prop_lut4_I2_O)        0.295     9.534 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_4/O
                         net (fo=2, routed)           0.831    10.365    DATAPATH0/N_COL_REG/data_reg[1]_0[0]
    SLICE_X8Y133         LUT5 (Prop_lut5_I0_O)        0.124    10.489 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.489    DATAPATH0/N_COL_REG_n_52
    SLICE_X8Y133         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    10.741 r  DATAPATH0/multOp__60_carry__0/O[0]
                         net (fo=1, routed)           0.000    10.741    DATAPATH0/SIZE_REG/D[6]
    SLICE_X8Y133         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.645   104.636    DATAPATH0/SIZE_REG/CLK
    SLICE_X8Y133         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[7]/C
                         clock pessimism              0.340   104.977    
                         clock uncertainty           -0.035   104.941    
    SLICE_X8Y133         FDCE (Setup_fdce_C_D)        0.109   105.050    DATAPATH0/SIZE_REG/data_reg[7]
  -------------------------------------------------------------------
                         required time                        105.050    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                 94.310    

Slack (MET) :             95.039ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 2.123ns (43.169%)  route 2.795ns (56.831%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 104.635 - 100.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.841     5.079    DATAPATH0/N_COL_REG/CLK
    SLICE_X7Y132         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  DATAPATH0/N_COL_REG/data_reg[2]/Q
                         net (fo=19, routed)          0.899     6.434    DATAPATH0/N_COL_REG/A[2]
    SLICE_X10Y132        LUT2 (Prop_lut2_I1_O)        0.150     6.584 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_12/O
                         net (fo=1, routed)           0.808     7.392    DATAPATH0/N_COL_REG/multOp__0_carry__0_i_12_n_0
    SLICE_X9Y132         LUT6 (Prop_lut6_I1_O)        0.328     7.720 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.720    DATAPATH0/N_COL_REG_n_39
    SLICE_X9Y132         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.967 r  DATAPATH0/multOp__0_carry__0/O[0]
                         net (fo=2, routed)           1.088     9.055    DATAPATH0/multOp__0_carry__0_n_7
    SLICE_X8Y132         LUT2 (Prop_lut2_I0_O)        0.299     9.354 r  DATAPATH0/multOp__60_carry_i_4/O
                         net (fo=1, routed)           0.000     9.354    DATAPATH0/multOp__60_carry_i_4_n_0
    SLICE_X8Y132         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.997 r  DATAPATH0/multOp__60_carry/O[3]
                         net (fo=1, routed)           0.000     9.997    DATAPATH0/SIZE_REG/D[5]
    SLICE_X8Y132         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.644   104.635    DATAPATH0/SIZE_REG/CLK
    SLICE_X8Y132         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[6]/C
                         clock pessimism              0.326   104.962    
                         clock uncertainty           -0.035   104.926    
    SLICE_X8Y132         FDCE (Setup_fdce_C_D)        0.109   105.035    DATAPATH0/SIZE_REG/data_reg[6]
  -------------------------------------------------------------------
                         required time                        105.035    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                 95.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_cur_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.648     1.585    i_clk_IBUF_BUFG
    SLICE_X1Y131         FDRE                                         r  FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.141     1.726 r  FSM_onehot_cur_state_reg[3]/Q
                         net (fo=4, routed)           0.123     1.849    FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X1Y132         FDRE                                         r  FSM_onehot_cur_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.921     2.110    i_clk_IBUF_BUFG
    SLICE_X1Y132         FDRE                                         r  FSM_onehot_cur_state_reg[4]/C
                         clock pessimism             -0.510     1.600    
    SLICE_X1Y132         FDRE (Hold_fdre_C_D)         0.070     1.670    FSM_onehot_cur_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_cur_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.005%)  route 0.130ns (47.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.648     1.585    i_clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.141     1.726 r  FSM_onehot_cur_state_reg[2]/Q
                         net (fo=3, routed)           0.130     1.856    FSM_onehot_cur_state_reg_n_0_[2]
    SLICE_X1Y131         FDRE                                         r  FSM_onehot_cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.920     2.109    i_clk_IBUF_BUFG
    SLICE_X1Y131         FDRE                                         r  FSM_onehot_cur_state_reg[3]/C
                         clock pessimism             -0.511     1.598    
    SLICE_X1Y131         FDRE (Hold_fdre_C_D)         0.070     1.668    FSM_onehot_cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DATAPATH0/SHIFT_COUNTER/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SHIFT_COUNTER/data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.646     1.583    DATAPATH0/SHIFT_COUNTER/CLK
    SLICE_X3Y129         FDCE                                         r  DATAPATH0/SHIFT_COUNTER/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDCE (Prop_fdce_C_Q)         0.141     1.724 r  DATAPATH0/SHIFT_COUNTER/data_reg[0]/Q
                         net (fo=5, routed)           0.178     1.902    DATAPATH0/SHIFT_COUNTER/data_reg[3]_0[0]
    SLICE_X3Y129         LUT2 (Prop_lut2_I1_O)        0.042     1.944 r  DATAPATH0/SHIFT_COUNTER/data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.944    DATAPATH0/SHIFT_COUNTER/plusOp[1]
    SLICE_X3Y129         FDCE                                         r  DATAPATH0/SHIFT_COUNTER/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.918     2.107    DATAPATH0/SHIFT_COUNTER/CLK
    SLICE_X3Y129         FDCE                                         r  DATAPATH0/SHIFT_COUNTER/data_reg[1]/C
                         clock pessimism             -0.524     1.583    
    SLICE_X3Y129         FDCE (Hold_fdce_C_D)         0.107     1.690    DATAPATH0/SHIFT_COUNTER/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_cur_state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.649%)  route 0.178ns (49.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.647     1.584    i_clk_IBUF_BUFG
    SLICE_X1Y130         FDRE                                         r  FSM_onehot_cur_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.725 r  FSM_onehot_cur_state_reg[10]/Q
                         net (fo=4, routed)           0.178     1.903    DATAPATH0/SHIFT_LEVEL_REG/Q[2]
    SLICE_X1Y130         LUT3 (Prop_lut3_I1_O)        0.042     1.945 r  DATAPATH0/SHIFT_LEVEL_REG/FSM_onehot_cur_state[11]_i_1/O
                         net (fo=1, routed)           0.000     1.945    DATAPATH0_n_19
    SLICE_X1Y130         FDRE                                         r  FSM_onehot_cur_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.919     2.108    i_clk_IBUF_BUFG
    SLICE_X1Y130         FDRE                                         r  FSM_onehot_cur_state_reg[11]/C
                         clock pessimism             -0.524     1.584    
    SLICE_X1Y130         FDRE (Hold_fdre_C_D)         0.107     1.691    FSM_onehot_cur_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 DATAPATH0/SHIFT_COUNTER/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SHIFT_COUNTER/data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.646     1.583    DATAPATH0/SHIFT_COUNTER/CLK
    SLICE_X3Y129         FDCE                                         r  DATAPATH0/SHIFT_COUNTER/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDCE (Prop_fdce_C_Q)         0.141     1.724 r  DATAPATH0/SHIFT_COUNTER/data_reg[0]/Q
                         net (fo=5, routed)           0.180     1.904    DATAPATH0/SHIFT_COUNTER/data_reg[3]_0[0]
    SLICE_X3Y129         LUT4 (Prop_lut4_I2_O)        0.043     1.947 r  DATAPATH0/SHIFT_COUNTER/data[3]_i_2/O
                         net (fo=1, routed)           0.000     1.947    DATAPATH0/SHIFT_COUNTER/plusOp[3]
    SLICE_X3Y129         FDCE                                         r  DATAPATH0/SHIFT_COUNTER/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.918     2.107    DATAPATH0/SHIFT_COUNTER/CLK
    SLICE_X3Y129         FDCE                                         r  DATAPATH0/SHIFT_COUNTER/data_reg[3]/C
                         clock pessimism             -0.524     1.583    
    SLICE_X3Y129         FDCE (Hold_fdce_C_D)         0.107     1.690    DATAPATH0/SHIFT_COUNTER/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_cur_state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.778%)  route 0.171ns (57.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.647     1.584    i_clk_IBUF_BUFG
    SLICE_X1Y130         FDRE                                         r  FSM_onehot_cur_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.128     1.712 r  FSM_onehot_cur_state_reg[11]/Q
                         net (fo=6, routed)           0.171     1.883    o_we_OBUF
    SLICE_X0Y130         FDRE                                         r  FSM_onehot_cur_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.919     2.108    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  FSM_onehot_cur_state_reg[12]/C
                         clock pessimism             -0.511     1.597    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.021     1.618    FSM_onehot_cur_state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DATAPATH0/PIXEL_COUNTER/data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.649     1.586    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X2Y132         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDCE (Prop_fdce_C_Q)         0.164     1.750 r  DATAPATH0/PIXEL_COUNTER/data_reg[10]/Q
                         net (fo=3, routed)           0.127     1.877    DATAPATH0/PIXEL_COUNTER/data_reg[10]
    SLICE_X2Y132         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.987 r  DATAPATH0/PIXEL_COUNTER/data_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.987    DATAPATH0/PIXEL_COUNTER/data_reg[8]_i_1_n_5
    SLICE_X2Y132         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.921     2.110    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X2Y132         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[10]/C
                         clock pessimism             -0.524     1.586    
    SLICE_X2Y132         FDCE (Hold_fdce_C_D)         0.134     1.720    DATAPATH0/PIXEL_COUNTER/data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DATAPATH0/PIXEL_COUNTER/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.647     1.584    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X2Y130         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDCE (Prop_fdce_C_Q)         0.164     1.748 r  DATAPATH0/PIXEL_COUNTER/data_reg[2]/Q
                         net (fo=3, routed)           0.127     1.875    DATAPATH0/PIXEL_COUNTER/data_reg[2]
    SLICE_X2Y130         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.985 r  DATAPATH0/PIXEL_COUNTER/data_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.985    DATAPATH0/PIXEL_COUNTER/data_reg[0]_i_2_n_5
    SLICE_X2Y130         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.919     2.108    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X2Y130         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[2]/C
                         clock pessimism             -0.524     1.584    
    SLICE_X2Y130         FDCE (Hold_fdce_C_D)         0.134     1.718    DATAPATH0/PIXEL_COUNTER/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DATAPATH0/PIXEL_COUNTER/data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.648     1.585    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X2Y131         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDCE (Prop_fdce_C_Q)         0.164     1.749 r  DATAPATH0/PIXEL_COUNTER/data_reg[6]/Q
                         net (fo=3, routed)           0.127     1.876    DATAPATH0/PIXEL_COUNTER/data_reg[6]
    SLICE_X2Y131         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.986 r  DATAPATH0/PIXEL_COUNTER/data_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.986    DATAPATH0/PIXEL_COUNTER/data_reg[4]_i_1_n_5
    SLICE_X2Y131         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.920     2.109    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X2Y131         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[6]/C
                         clock pessimism             -0.524     1.585    
    SLICE_X2Y131         FDCE (Hold_fdce_C_D)         0.134     1.719    DATAPATH0/PIXEL_COUNTER/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 DATAPATH0/SHIFT_COUNTER/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SHIFT_COUNTER/data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.646     1.583    DATAPATH0/SHIFT_COUNTER/CLK
    SLICE_X3Y129         FDCE                                         r  DATAPATH0/SHIFT_COUNTER/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDCE (Prop_fdce_C_Q)         0.141     1.724 f  DATAPATH0/SHIFT_COUNTER/data_reg[0]/Q
                         net (fo=5, routed)           0.178     1.902    DATAPATH0/SHIFT_COUNTER/data_reg[3]_0[0]
    SLICE_X3Y129         LUT1 (Prop_lut1_I0_O)        0.045     1.947 r  DATAPATH0/SHIFT_COUNTER/data[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.947    DATAPATH0/SHIFT_COUNTER/plusOp[0]
    SLICE_X3Y129         FDCE                                         r  DATAPATH0/SHIFT_COUNTER/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.918     2.107    DATAPATH0/SHIFT_COUNTER/CLK
    SLICE_X3Y129         FDCE                                         r  DATAPATH0/SHIFT_COUNTER/data_reg[0]/C
                         clock pessimism             -0.524     1.583    
    SLICE_X3Y129         FDCE (Hold_fdce_C_D)         0.091     1.674    DATAPATH0/SHIFT_COUNTER/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X4Y128   DATAPATH0/MIN_VALUE_REG/data_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X4Y128   DATAPATH0/MIN_VALUE_REG/data_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X4Y128   DATAPATH0/MIN_VALUE_REG/data_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X4Y128   DATAPATH0/MIN_VALUE_REG/data_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X4Y128   DATAPATH0/MIN_VALUE_REG/data_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X4Y128   DATAPATH0/MIN_VALUE_REG/data_reg[5]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X4Y128   DATAPATH0/MIN_VALUE_REG/data_reg[6]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X4Y128   DATAPATH0/MIN_VALUE_REG/data_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X2Y132   DATAPATH0/PIXEL_COUNTER/data_reg[10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128   DATAPATH0/MIN_VALUE_REG/data_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128   DATAPATH0/MIN_VALUE_REG/data_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128   DATAPATH0/MIN_VALUE_REG/data_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128   DATAPATH0/MIN_VALUE_REG/data_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128   DATAPATH0/MIN_VALUE_REG/data_reg[4]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128   DATAPATH0/MIN_VALUE_REG/data_reg[5]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128   DATAPATH0/MIN_VALUE_REG/data_reg[6]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128   DATAPATH0/MIN_VALUE_REG/data_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X9Y131   DATAPATH0/SIZE_REG/data_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X9Y131   DATAPATH0/SIZE_REG/data_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128   DATAPATH0/MIN_VALUE_REG/data_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128   DATAPATH0/MIN_VALUE_REG/data_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128   DATAPATH0/MIN_VALUE_REG/data_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128   DATAPATH0/MIN_VALUE_REG/data_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128   DATAPATH0/MIN_VALUE_REG/data_reg[4]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128   DATAPATH0/MIN_VALUE_REG/data_reg[5]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128   DATAPATH0/MIN_VALUE_REG/data_reg[6]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128   DATAPATH0/MIN_VALUE_REG/data_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X2Y132   DATAPATH0/PIXEL_COUNTER/data_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X2Y132   DATAPATH0/PIXEL_COUNTER/data_reg[11]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       97.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.224ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SHIFT_COUNTER/data_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.606ns (28.719%)  route 1.504ns (71.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 104.712 - 100.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.839     5.077    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDSE (Prop_fdse_C_Q)         0.456     5.533 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=7, routed)           0.986     6.519    DATAPATH0/SHIFT_COUNTER/Q[0]
    SLICE_X4Y129         LUT2 (Prop_lut2_I0_O)        0.150     6.669 f  DATAPATH0/SHIFT_COUNTER/data[3]_i_3/O
                         net (fo=4, routed)           0.518     7.187    DATAPATH0/SHIFT_COUNTER/shift_counter_rst
    SLICE_X3Y129         FDCE                                         f  DATAPATH0/SHIFT_COUNTER/data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.721   104.712    DATAPATH0/SHIFT_COUNTER/CLK
    SLICE_X3Y129         FDCE                                         r  DATAPATH0/SHIFT_COUNTER/data_reg[0]/C
                         clock pessimism              0.340   105.053    
                         clock uncertainty           -0.035   105.017    
    SLICE_X3Y129         FDCE (Recov_fdce_C_CLR)     -0.607   104.410    DATAPATH0/SHIFT_COUNTER/data_reg[0]
  -------------------------------------------------------------------
                         required time                        104.410    
                         arrival time                          -7.187    
  -------------------------------------------------------------------
                         slack                                 97.224    

Slack (MET) :             97.224ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SHIFT_COUNTER/data_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.606ns (28.719%)  route 1.504ns (71.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 104.712 - 100.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.839     5.077    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDSE (Prop_fdse_C_Q)         0.456     5.533 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=7, routed)           0.986     6.519    DATAPATH0/SHIFT_COUNTER/Q[0]
    SLICE_X4Y129         LUT2 (Prop_lut2_I0_O)        0.150     6.669 f  DATAPATH0/SHIFT_COUNTER/data[3]_i_3/O
                         net (fo=4, routed)           0.518     7.187    DATAPATH0/SHIFT_COUNTER/shift_counter_rst
    SLICE_X3Y129         FDCE                                         f  DATAPATH0/SHIFT_COUNTER/data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.721   104.712    DATAPATH0/SHIFT_COUNTER/CLK
    SLICE_X3Y129         FDCE                                         r  DATAPATH0/SHIFT_COUNTER/data_reg[1]/C
                         clock pessimism              0.340   105.053    
                         clock uncertainty           -0.035   105.017    
    SLICE_X3Y129         FDCE (Recov_fdce_C_CLR)     -0.607   104.410    DATAPATH0/SHIFT_COUNTER/data_reg[1]
  -------------------------------------------------------------------
                         required time                        104.410    
                         arrival time                          -7.187    
  -------------------------------------------------------------------
                         slack                                 97.224    

Slack (MET) :             97.224ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SHIFT_COUNTER/data_reg[2]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.606ns (28.719%)  route 1.504ns (71.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 104.712 - 100.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.839     5.077    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDSE (Prop_fdse_C_Q)         0.456     5.533 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=7, routed)           0.986     6.519    DATAPATH0/SHIFT_COUNTER/Q[0]
    SLICE_X4Y129         LUT2 (Prop_lut2_I0_O)        0.150     6.669 f  DATAPATH0/SHIFT_COUNTER/data[3]_i_3/O
                         net (fo=4, routed)           0.518     7.187    DATAPATH0/SHIFT_COUNTER/shift_counter_rst
    SLICE_X3Y129         FDCE                                         f  DATAPATH0/SHIFT_COUNTER/data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.721   104.712    DATAPATH0/SHIFT_COUNTER/CLK
    SLICE_X3Y129         FDCE                                         r  DATAPATH0/SHIFT_COUNTER/data_reg[2]/C
                         clock pessimism              0.340   105.053    
                         clock uncertainty           -0.035   105.017    
    SLICE_X3Y129         FDCE (Recov_fdce_C_CLR)     -0.607   104.410    DATAPATH0/SHIFT_COUNTER/data_reg[2]
  -------------------------------------------------------------------
                         required time                        104.410    
                         arrival time                          -7.187    
  -------------------------------------------------------------------
                         slack                                 97.224    

Slack (MET) :             97.224ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SHIFT_COUNTER/data_reg[3]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.606ns (28.719%)  route 1.504ns (71.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 104.712 - 100.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.839     5.077    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDSE (Prop_fdse_C_Q)         0.456     5.533 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=7, routed)           0.986     6.519    DATAPATH0/SHIFT_COUNTER/Q[0]
    SLICE_X4Y129         LUT2 (Prop_lut2_I0_O)        0.150     6.669 f  DATAPATH0/SHIFT_COUNTER/data[3]_i_3/O
                         net (fo=4, routed)           0.518     7.187    DATAPATH0/SHIFT_COUNTER/shift_counter_rst
    SLICE_X3Y129         FDCE                                         f  DATAPATH0/SHIFT_COUNTER/data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.721   104.712    DATAPATH0/SHIFT_COUNTER/CLK
    SLICE_X3Y129         FDCE                                         r  DATAPATH0/SHIFT_COUNTER/data_reg[3]/C
                         clock pessimism              0.340   105.053    
                         clock uncertainty           -0.035   105.017    
    SLICE_X3Y129         FDCE (Recov_fdce_C_CLR)     -0.607   104.410    DATAPATH0/SHIFT_COUNTER/data_reg[3]
  -------------------------------------------------------------------
                         required time                        104.410    
                         arrival time                          -7.187    
  -------------------------------------------------------------------
                         slack                                 97.224    

Slack (MET) :             97.335ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[12]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.580ns (25.326%)  route 1.710ns (74.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 104.716 - 100.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.839     5.077    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDSE (Prop_fdse_C_Q)         0.456     5.533 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=7, routed)           0.850     6.383    DATAPATH0/PIXEL_COUNTER/Q[0]
    SLICE_X3Y130         LUT2 (Prop_lut2_I0_O)        0.124     6.507 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.860     7.367    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X2Y133         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.725   104.716    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X2Y133         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[12]/C
                         clock pessimism              0.340   105.057    
                         clock uncertainty           -0.035   105.021    
    SLICE_X2Y133         FDCE (Recov_fdce_C_CLR)     -0.319   104.702    DATAPATH0/PIXEL_COUNTER/data_reg[12]
  -------------------------------------------------------------------
                         required time                        104.702    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                 97.335    

Slack (MET) :             97.335ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[13]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.580ns (25.326%)  route 1.710ns (74.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 104.716 - 100.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.839     5.077    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDSE (Prop_fdse_C_Q)         0.456     5.533 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=7, routed)           0.850     6.383    DATAPATH0/PIXEL_COUNTER/Q[0]
    SLICE_X3Y130         LUT2 (Prop_lut2_I0_O)        0.124     6.507 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.860     7.367    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X2Y133         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.725   104.716    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X2Y133         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[13]/C
                         clock pessimism              0.340   105.057    
                         clock uncertainty           -0.035   105.021    
    SLICE_X2Y133         FDCE (Recov_fdce_C_CLR)     -0.319   104.702    DATAPATH0/PIXEL_COUNTER/data_reg[13]
  -------------------------------------------------------------------
                         required time                        104.702    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                 97.335    

Slack (MET) :             97.335ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[14]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.580ns (25.326%)  route 1.710ns (74.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 104.716 - 100.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.839     5.077    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDSE (Prop_fdse_C_Q)         0.456     5.533 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=7, routed)           0.850     6.383    DATAPATH0/PIXEL_COUNTER/Q[0]
    SLICE_X3Y130         LUT2 (Prop_lut2_I0_O)        0.124     6.507 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.860     7.367    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X2Y133         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.725   104.716    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X2Y133         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[14]/C
                         clock pessimism              0.340   105.057    
                         clock uncertainty           -0.035   105.021    
    SLICE_X2Y133         FDCE (Recov_fdce_C_CLR)     -0.319   104.702    DATAPATH0/PIXEL_COUNTER/data_reg[14]
  -------------------------------------------------------------------
                         required time                        104.702    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                 97.335    

Slack (MET) :             97.335ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[15]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.580ns (25.326%)  route 1.710ns (74.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 104.716 - 100.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.839     5.077    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDSE (Prop_fdse_C_Q)         0.456     5.533 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=7, routed)           0.850     6.383    DATAPATH0/PIXEL_COUNTER/Q[0]
    SLICE_X3Y130         LUT2 (Prop_lut2_I0_O)        0.124     6.507 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.860     7.367    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X2Y133         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.725   104.716    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X2Y133         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[15]/C
                         clock pessimism              0.340   105.057    
                         clock uncertainty           -0.035   105.021    
    SLICE_X2Y133         FDCE (Recov_fdce_C_CLR)     -0.319   104.702    DATAPATH0/PIXEL_COUNTER/data_reg[15]
  -------------------------------------------------------------------
                         required time                        104.702    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                 97.335    

Slack (MET) :             97.416ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.580ns (26.299%)  route 1.625ns (73.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 104.712 - 100.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.839     5.077    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDSE (Prop_fdse_C_Q)         0.456     5.533 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=7, routed)           0.850     6.383    DATAPATH0/PIXEL_COUNTER/Q[0]
    SLICE_X3Y130         LUT2 (Prop_lut2_I0_O)        0.124     6.507 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.775     7.282    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X2Y130         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.721   104.712    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X2Y130         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[0]/C
                         clock pessimism              0.340   105.053    
                         clock uncertainty           -0.035   105.017    
    SLICE_X2Y130         FDCE (Recov_fdce_C_CLR)     -0.319   104.698    DATAPATH0/PIXEL_COUNTER/data_reg[0]
  -------------------------------------------------------------------
                         required time                        104.698    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                 97.416    

Slack (MET) :             97.416ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.580ns (26.299%)  route 1.625ns (73.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 104.712 - 100.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.839     5.077    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDSE (Prop_fdse_C_Q)         0.456     5.533 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=7, routed)           0.850     6.383    DATAPATH0/PIXEL_COUNTER/Q[0]
    SLICE_X3Y130         LUT2 (Prop_lut2_I0_O)        0.124     6.507 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.775     7.282    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X2Y130         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.721   104.712    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X2Y130         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[1]/C
                         clock pessimism              0.340   105.053    
                         clock uncertainty           -0.035   105.017    
    SLICE_X2Y130         FDCE (Recov_fdce_C_CLR)     -0.319   104.698    DATAPATH0/PIXEL_COUNTER/data_reg[1]
  -------------------------------------------------------------------
                         required time                        104.698    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                 97.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[4]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.227ns (38.350%)  route 0.365ns (61.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.648     1.585    i_clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.128     1.713 f  FSM_onehot_cur_state_reg[7]/Q
                         net (fo=9, routed)           0.154     1.867    DATAPATH0/PIXEL_COUNTER/Q[3]
    SLICE_X3Y130         LUT2 (Prop_lut2_I1_O)        0.099     1.966 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.211     2.177    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X2Y131         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.920     2.109    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X2Y131         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[4]/C
                         clock pessimism             -0.510     1.599    
    SLICE_X2Y131         FDCE (Remov_fdce_C_CLR)     -0.067     1.532    DATAPATH0/PIXEL_COUNTER/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[5]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.227ns (38.350%)  route 0.365ns (61.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.648     1.585    i_clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.128     1.713 f  FSM_onehot_cur_state_reg[7]/Q
                         net (fo=9, routed)           0.154     1.867    DATAPATH0/PIXEL_COUNTER/Q[3]
    SLICE_X3Y130         LUT2 (Prop_lut2_I1_O)        0.099     1.966 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.211     2.177    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X2Y131         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.920     2.109    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X2Y131         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[5]/C
                         clock pessimism             -0.510     1.599    
    SLICE_X2Y131         FDCE (Remov_fdce_C_CLR)     -0.067     1.532    DATAPATH0/PIXEL_COUNTER/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[6]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.227ns (38.350%)  route 0.365ns (61.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.648     1.585    i_clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.128     1.713 f  FSM_onehot_cur_state_reg[7]/Q
                         net (fo=9, routed)           0.154     1.867    DATAPATH0/PIXEL_COUNTER/Q[3]
    SLICE_X3Y130         LUT2 (Prop_lut2_I1_O)        0.099     1.966 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.211     2.177    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X2Y131         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.920     2.109    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X2Y131         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[6]/C
                         clock pessimism             -0.510     1.599    
    SLICE_X2Y131         FDCE (Remov_fdce_C_CLR)     -0.067     1.532    DATAPATH0/PIXEL_COUNTER/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[7]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.227ns (38.350%)  route 0.365ns (61.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.648     1.585    i_clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.128     1.713 f  FSM_onehot_cur_state_reg[7]/Q
                         net (fo=9, routed)           0.154     1.867    DATAPATH0/PIXEL_COUNTER/Q[3]
    SLICE_X3Y130         LUT2 (Prop_lut2_I1_O)        0.099     1.966 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.211     2.177    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X2Y131         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.920     2.109    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X2Y131         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[7]/C
                         clock pessimism             -0.510     1.599    
    SLICE_X2Y131         FDCE (Remov_fdce_C_CLR)     -0.067     1.532    DATAPATH0/PIXEL_COUNTER/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[10]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.227ns (34.646%)  route 0.428ns (65.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.648     1.585    i_clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.128     1.713 f  FSM_onehot_cur_state_reg[7]/Q
                         net (fo=9, routed)           0.154     1.867    DATAPATH0/PIXEL_COUNTER/Q[3]
    SLICE_X3Y130         LUT2 (Prop_lut2_I1_O)        0.099     1.966 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.275     2.240    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X2Y132         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.921     2.110    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X2Y132         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[10]/C
                         clock pessimism             -0.510     1.600    
    SLICE_X2Y132         FDCE (Remov_fdce_C_CLR)     -0.067     1.533    DATAPATH0/PIXEL_COUNTER/data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[11]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.227ns (34.646%)  route 0.428ns (65.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.648     1.585    i_clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.128     1.713 f  FSM_onehot_cur_state_reg[7]/Q
                         net (fo=9, routed)           0.154     1.867    DATAPATH0/PIXEL_COUNTER/Q[3]
    SLICE_X3Y130         LUT2 (Prop_lut2_I1_O)        0.099     1.966 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.275     2.240    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X2Y132         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.921     2.110    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X2Y132         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[11]/C
                         clock pessimism             -0.510     1.600    
    SLICE_X2Y132         FDCE (Remov_fdce_C_CLR)     -0.067     1.533    DATAPATH0/PIXEL_COUNTER/data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[8]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.227ns (34.646%)  route 0.428ns (65.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.648     1.585    i_clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.128     1.713 f  FSM_onehot_cur_state_reg[7]/Q
                         net (fo=9, routed)           0.154     1.867    DATAPATH0/PIXEL_COUNTER/Q[3]
    SLICE_X3Y130         LUT2 (Prop_lut2_I1_O)        0.099     1.966 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.275     2.240    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X2Y132         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.921     2.110    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X2Y132         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[8]/C
                         clock pessimism             -0.510     1.600    
    SLICE_X2Y132         FDCE (Remov_fdce_C_CLR)     -0.067     1.533    DATAPATH0/PIXEL_COUNTER/data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[9]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.227ns (34.646%)  route 0.428ns (65.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.648     1.585    i_clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.128     1.713 f  FSM_onehot_cur_state_reg[7]/Q
                         net (fo=9, routed)           0.154     1.867    DATAPATH0/PIXEL_COUNTER/Q[3]
    SLICE_X3Y130         LUT2 (Prop_lut2_I1_O)        0.099     1.966 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.275     2.240    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X2Y132         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.921     2.110    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X2Y132         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[9]/C
                         clock pessimism             -0.510     1.600    
    SLICE_X2Y132         FDCE (Remov_fdce_C_CLR)     -0.067     1.533    DATAPATH0/PIXEL_COUNTER/data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[12]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.227ns (32.035%)  route 0.482ns (67.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.648     1.585    i_clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.128     1.713 f  FSM_onehot_cur_state_reg[7]/Q
                         net (fo=9, routed)           0.154     1.867    DATAPATH0/PIXEL_COUNTER/Q[3]
    SLICE_X3Y130         LUT2 (Prop_lut2_I1_O)        0.099     1.966 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.328     2.294    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X2Y133         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.922     2.111    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X2Y133         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[12]/C
                         clock pessimism             -0.510     1.601    
    SLICE_X2Y133         FDCE (Remov_fdce_C_CLR)     -0.067     1.534    DATAPATH0/PIXEL_COUNTER/data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[13]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.227ns (32.035%)  route 0.482ns (67.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.648     1.585    i_clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.128     1.713 f  FSM_onehot_cur_state_reg[7]/Q
                         net (fo=9, routed)           0.154     1.867    DATAPATH0/PIXEL_COUNTER/Q[3]
    SLICE_X3Y130         LUT2 (Prop_lut2_I1_O)        0.099     1.966 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.328     2.294    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X2Y133         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.922     2.111    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X2Y133         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[13]/C
                         clock pessimism             -0.510     1.601    
    SLICE_X2Y133         FDCE (Remov_fdce_C_CLR)     -0.067     1.534    DATAPATH0/PIXEL_COUNTER/data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.760    





