<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>HAL: hal::VerilogInstance Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="hal_icon.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">HAL
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structhal_1_1_verilog_instance.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structhal_1_1_verilog_instance-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">hal::VerilogInstance Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for hal::VerilogInstance:</div>
<div class="dyncontent">
<div class="center"><img src="structhal_1_1_verilog_instance__coll__graph.png" border="0" usemap="#hal_1_1_verilog_instance_coll__map" alt="Collaboration graph"/></div>
<map name="hal_1_1_verilog_instance_coll__map" id="hal_1_1_verilog_instance_coll__map">
<area shape="rect" title=" " alt="" coords="5,5,249,171"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a9c830e6b1048ee4ec1037d55f5092c12"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_instance.html#a9c830e6b1048ee4ec1037d55f5092c12">m_name</a></td></tr>
<tr class="separator:a9c830e6b1048ee4ec1037d55f5092c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1436dc8323fa012e3e7be19997db357b"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_instance.html#a1436dc8323fa012e3e7be19997db357b">m_type</a></td></tr>
<tr class="separator:a1436dc8323fa012e3e7be19997db357b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc063ef9c56c9f121fa5b01701922458"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_instance.html#acc063ef9c56c9f121fa5b01701922458">m_is_module</a> = false</td></tr>
<tr class="separator:acc063ef9c56c9f121fa5b01701922458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43e6efdce1dcc0f1113ced53f23deea7"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="structhal_1_1_verilog_port_assignment.html">VerilogPortAssignment</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_instance.html#a43e6efdce1dcc0f1113ced53f23deea7">m_port_assignments</a></td></tr>
<tr class="separator:a43e6efdce1dcc0f1113ced53f23deea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab79473d723af21c26f3332ce485c2460"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="structhal_1_1_verilog_data_entry.html">VerilogDataEntry</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_instance.html#ab79473d723af21c26f3332ce485c2460">m_parameters</a></td></tr>
<tr class="separator:ab79473d723af21c26f3332ce485c2460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5998d121ddeb66ef2b59cdd4ae379cce"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="structhal_1_1_verilog_data_entry.html">VerilogDataEntry</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_instance.html#a5998d121ddeb66ef2b59cdd4ae379cce">m_attributes</a></td></tr>
<tr class="separator:a5998d121ddeb66ef2b59cdd4ae379cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ccd34eecdb82880d46b89f4c291184"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::pair&lt; std::string, std::string &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_instance.html#a81ccd34eecdb82880d46b89f4c291184">m_expanded_port_assignments</a></td></tr>
<tr class="separator:a81ccd34eecdb82880d46b89f4c291184"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00079">79</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a5998d121ddeb66ef2b59cdd4ae379cce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5998d121ddeb66ef2b59cdd4ae379cce">&#9670;&nbsp;</a></span>m_attributes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="structhal_1_1_verilog_data_entry.html">VerilogDataEntry</a>&gt; hal::VerilogInstance::m_attributes</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00086">86</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<a id="a81ccd34eecdb82880d46b89f4c291184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81ccd34eecdb82880d46b89f4c291184">&#9670;&nbsp;</a></span>m_expanded_port_assignments</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;std::pair&lt;std::string, std::string&gt; &gt; hal::VerilogInstance::m_expanded_port_assignments</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00087">87</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<a id="acc063ef9c56c9f121fa5b01701922458"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc063ef9c56c9f121fa5b01701922458">&#9670;&nbsp;</a></span>m_is_module</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool hal::VerilogInstance::m_is_module = false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00083">83</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<a id="a9c830e6b1048ee4ec1037d55f5092c12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c830e6b1048ee4ec1037d55f5092c12">&#9670;&nbsp;</a></span>m_name</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string hal::VerilogInstance::m_name</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00081">81</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<a id="ab79473d723af21c26f3332ce485c2460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab79473d723af21c26f3332ce485c2460">&#9670;&nbsp;</a></span>m_parameters</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="structhal_1_1_verilog_data_entry.html">VerilogDataEntry</a>&gt; hal::VerilogInstance::m_parameters</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00085">85</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<a id="a43e6efdce1dcc0f1113ced53f23deea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43e6efdce1dcc0f1113ced53f23deea7">&#9670;&nbsp;</a></span>m_port_assignments</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="structhal_1_1_verilog_port_assignment.html">VerilogPortAssignment</a>&gt; hal::VerilogInstance::m_port_assignments</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00084">84</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<a id="a1436dc8323fa012e3e7be19997db357b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1436dc8323fa012e3e7be19997db357b">&#9670;&nbsp;</a></span>m_type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string hal::VerilogInstance::m_type</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00082">82</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/runner/work/hal/hal/plugins/verilog_parser/include/verilog_parser/<a class="el" href="verilog__module_8h_source.html">verilog_module.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacehal.html">hal</a></li><li class="navelem"><a class="el" href="structhal_1_1_verilog_instance.html">VerilogInstance</a></li>
    <li class="footer">Generated on Fri Oct 21 2022 14:20:56 for HAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
