TimeQuest Timing Analyzer report for pc
Sun Jun 10 22:09:34 2012
Quartus II 32-bit Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 13. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. MTBF Summary
 24. Synchronizer Summary
 25. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 26. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 34. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 36. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Propagation Delay
 43. Minimum Propagation Delay
 44. MTBF Summary
 45. Synchronizer Summary
 46. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 54. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 56. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Propagation Delay
 63. Minimum Propagation Delay
 64. MTBF Summary
 65. Synchronizer Summary
 66. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 68. Multicorner Timing Analysis Summary
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Progagation Delay
 74. Minimum Progagation Delay
 75. Board Trace Model Assignments
 76. Input Transition Times
 77. Slow Corner Signal Integrity Metrics
 78. Fast Corner Signal Integrity Metrics
 79. Setup Transfers
 80. Hold Transfers
 81. Recovery Transfers
 82. Removal Transfers
 83. Report TCCS
 84. Report RSKM
 85. Unconstrained Paths
 86. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition ;
; Revision Name      ; pc                                                              ;
; Device Family      ; Cyclone III                                                     ;
; Device Name        ; EP3C16F484C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                           ; Status ; Read at                  ;
+---------------------------------------------------------------------------------------------------------+--------+--------------------------+
; rtl/sub_system/nios2.sdc                                                                                ; OK     ; Sun Jun 10 22:09:27 2012 ;
; c:/altera/11.1sp1/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc ; OK     ; Sun Jun 10 22:09:27 2012 ;
+---------------------------------------------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 73.98 MHz ; 73.98 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 43.241 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.358 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.181 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.885 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 49.483 ; 0.000              ;
+---------------------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.241 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 6.974      ;
; 43.491 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 6.723      ;
; 43.708 ; sld_hub:auto_hub|irf_reg[4][6]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 6.501      ;
; 43.718 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 6.495      ;
; 43.843 ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 6.370      ;
; 44.008 ; sld_hub:auto_hub|irf_reg[4][1]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 6.201      ;
; 44.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 5.977      ;
; 44.275 ; sld_hub:auto_hub|irf_reg[4][3]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 5.934      ;
; 44.395 ; sld_hub:auto_hub|irf_reg[4][7]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 5.814      ;
; 44.505 ; sld_hub:auto_hub|irf_reg[4][4]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 5.704      ;
; 44.713 ; sld_hub:auto_hub|irf_reg[4][5]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 5.496      ;
; 44.977 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 5.231      ;
; 45.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 5.138      ;
; 45.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 4.950      ;
; 45.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 4.935      ;
; 45.716 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 4.496      ;
; 45.841 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 4.371      ;
; 46.120 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 4.094      ;
; 46.210 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 4.005      ;
; 46.296 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 3.915      ;
; 46.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 3.710      ;
; 46.894 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 3.319      ;
; 47.144 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 3.034      ;
; 47.197 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 2.983      ;
; 47.263 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 2.951      ;
; 47.413 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.796      ;
; 47.419 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 2.798      ;
; 47.430 ; sld_hub:auto_hub|irsr_reg[9]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 2.784      ;
; 47.435 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.775      ;
; 47.547 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.662      ;
; 47.554 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.655      ;
; 47.586 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                         ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.590      ;
; 47.815 ; sld_hub:auto_hub|irsr_reg[10]                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 2.399      ;
; 48.020 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 2.198      ;
; 48.435 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 1.744      ;
; 49.365 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                         ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 0.853      ;
; 92.686 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.316     ; 7.013      ;
; 93.423 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.308     ; 6.284      ;
; 93.432 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.304     ; 6.279      ;
; 93.689 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.302     ; 6.024      ;
; 93.817 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.298     ; 5.900      ;
; 93.824 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.302     ; 5.889      ;
; 93.861 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.304     ; 5.850      ;
; 93.889 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.322     ; 5.804      ;
; 93.923 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.327     ; 5.765      ;
; 94.019 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.307     ; 5.689      ;
; 94.142 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.316     ; 5.557      ;
; 94.154 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.315     ; 5.546      ;
; 94.177 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.312     ; 5.526      ;
; 94.192 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.322     ; 5.501      ;
; 94.251 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.317     ; 5.447      ;
; 94.278 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.298     ; 5.439      ;
; 94.373 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.306     ; 5.336      ;
; 94.466 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.306     ; 5.243      ;
; 94.470 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 5.747      ;
; 94.496 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.170      ; 5.722      ;
; 94.498 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.312     ; 5.205      ;
; 94.505 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.318     ; 5.192      ;
; 94.556 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 5.663      ;
; 94.557 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.320     ; 5.138      ;
; 94.566 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.377      ;
; 94.566 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.377      ;
; 94.566 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.377      ;
; 94.566 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.377      ;
; 94.566 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.377      ;
; 94.566 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.377      ;
; 94.566 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.377      ;
; 94.566 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.377      ;
; 94.566 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.377      ;
; 94.617 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.324     ; 5.074      ;
; 94.674 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.181      ; 5.555      ;
; 94.706 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.314     ; 4.995      ;
; 94.741 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 5.478      ;
; 94.748 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 5.472      ;
; 94.755 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 5.464      ;
; 94.760 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 5.471      ;
; 94.774 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.327     ; 4.914      ;
; 94.781 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 5.439      ;
; 94.814 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.300     ; 4.901      ;
; 94.838 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_datain_reg0                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.177      ; 5.387      ;
; 94.839 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_address_reg0                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 5.381      ;
; 94.853 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.089      ;
; 94.853 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.089      ;
; 94.853 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.089      ;
; 94.853 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.089      ;
; 94.853 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.089      ;
; 94.853 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.089      ;
; 94.853 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.089      ;
; 94.853 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.089      ;
; 94.853 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.089      ;
; 94.868 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.313     ; 4.834      ;
; 94.899 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.180      ; 5.329      ;
; 94.924 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.316     ; 4.775      ;
; 94.945 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.162      ; 5.265      ;
; 94.945 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 5.286      ;
; 94.959 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 5.272      ;
; 94.964 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.181      ; 5.265      ;
; 94.985 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.182      ; 5.245      ;
; 95.031 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 5.181      ;
; 95.046 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 5.174      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                     ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                           ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[31]                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[7]                                                       ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                             ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.362 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                     ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                     ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.363 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.580      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                  ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.374 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                  ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                  ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|shadow_irf_reg[3][5]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[3][5]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|irf_reg[3][5]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[3][5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.591      ;
; 0.375 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|shadow_irf_reg[4][3]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[4][3]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|shadow_irf_reg[3][7]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[3][7]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|shadow_irf_reg[4][2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[4][2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|shadow_irf_reg[4][4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[4][4]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|shadow_irf_reg[4][5]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[4][5]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                  ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                               ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.377 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.377 ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.377 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.181 ; sld_hub:auto_hub|clr_reg                                                       ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 1.996      ;
; 48.278 ; sld_hub:auto_hub|clr_reg                                                       ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 1.944      ;
; 48.983 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 1.231      ;
; 96.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.188      ;
; 96.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.188      ;
; 96.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.188      ;
; 96.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.188      ;
; 96.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.188      ;
; 96.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.188      ;
; 96.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.188      ;
; 96.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.188      ;
; 96.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.188      ;
; 96.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.188      ;
; 96.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.188      ;
; 96.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.188      ;
; 96.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.188      ;
; 96.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.188      ;
; 96.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.188      ;
; 96.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.188      ;
; 96.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.188      ;
; 96.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.194      ;
; 96.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.194      ;
; 96.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.194      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.191      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.191      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.187      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.187      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.191      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.191      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.191      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.191      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.191      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.187      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.187      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.187      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.187      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.187      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.191      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.191      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.190      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.190      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.190      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.190      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.190      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.190      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.190      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.190      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.190      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.190      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.190      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.190      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.190      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.190      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.190      ;
; 96.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.190      ;
; 96.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.177      ;
; 96.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.177      ;
; 96.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.177      ;
; 96.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.177      ;
; 96.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.175      ;
; 96.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.175      ;
; 96.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.175      ;
; 96.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.175      ;
; 96.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.175      ;
; 96.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.181      ;
; 96.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.180      ;
; 96.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.180      ;
; 96.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.180      ;
; 96.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.180      ;
; 96.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.180      ;
; 96.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.180      ;
; 96.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.180      ;
; 96.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.180      ;
; 96.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.187      ;
; 96.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.181      ;
; 96.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.187      ;
; 96.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.181      ;
; 96.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.187      ;
; 96.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.181      ;
; 96.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.184      ;
; 96.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.181      ;
; 96.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.184      ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.885 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.103      ;
; 0.885 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.103      ;
; 0.909 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.127      ;
; 1.068 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.287      ;
; 1.068 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.287      ;
; 1.068 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.287      ;
; 1.068 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.287      ;
; 1.068 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.287      ;
; 1.068 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.287      ;
; 1.068 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.287      ;
; 1.068 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.287      ;
; 1.068 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.287      ;
; 1.279 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.495      ;
; 1.279 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.495      ;
; 1.321 ; sld_hub:auto_hub|clr_reg                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.541      ;
; 1.326 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.540      ;
; 1.326 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.540      ;
; 1.326 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.540      ;
; 1.326 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.540      ;
; 1.326 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.540      ;
; 1.326 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.540      ;
; 1.326 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.540      ;
; 1.326 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.540      ;
; 1.326 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.540      ;
; 1.326 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.540      ;
; 1.326 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.540      ;
; 1.326 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.540      ;
; 1.326 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.540      ;
; 1.326 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.540      ;
; 1.326 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.540      ;
; 1.350 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.564      ;
; 1.350 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.564      ;
; 1.350 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.564      ;
; 1.350 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.564      ;
; 1.496 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[10]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.712      ;
; 1.496 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[8]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.712      ;
; 1.496 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[9]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.712      ;
; 1.498 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.715      ;
; 1.498 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.715      ;
; 1.498 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.715      ;
; 1.498 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.715      ;
; 1.501 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.722      ;
; 1.501 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.722      ;
; 1.501 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.722      ;
; 1.501 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.722      ;
; 1.501 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.722      ;
; 1.501 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.722      ;
; 1.501 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.722      ;
; 1.501 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.722      ;
; 1.501 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[7]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.722      ;
; 1.534 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.757      ;
; 1.534 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.757      ;
; 1.534 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.757      ;
; 1.534 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.757      ;
; 1.534 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.757      ;
; 1.534 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.757      ;
; 1.534 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.757      ;
; 1.539 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.761      ;
; 1.539 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.761      ;
; 1.539 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.761      ;
; 1.539 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.761      ;
; 1.539 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.761      ;
; 1.539 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.761      ;
; 1.539 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.761      ;
; 1.539 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.761      ;
; 1.539 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.761      ;
; 1.539 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.761      ;
; 1.539 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.761      ;
; 1.539 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.761      ;
; 1.539 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.761      ;
; 1.539 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.761      ;
; 1.539 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.761      ;
; 1.539 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.761      ;
; 1.542 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tck_t_dav                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.763      ;
; 1.542 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.763      ;
; 1.542 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.763      ;
; 1.542 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.763      ;
; 1.542 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.763      ;
; 1.542 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.763      ;
; 1.542 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.763      ;
; 1.542 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.763      ;
; 1.542 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.763      ;
; 1.562 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.784      ;
; 1.562 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.784      ;
; 1.562 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.784      ;
; 1.562 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.784      ;
; 1.562 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.784      ;
; 1.562 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.784      ;
; 1.562 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.784      ;
; 1.562 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.784      ;
; 1.562 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.784      ;
; 1.562 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.784      ;
; 1.562 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.784      ;
; 1.562 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.784      ;
; 1.562 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.784      ;
; 1.562 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.784      ;
; 1.562 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.784      ;
; 1.562 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.784      ;
; 1.571 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.784      ;
; 1.571 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.784      ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.483 ; 49.713       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_address_reg0                                         ;
; 49.483 ; 49.713       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_we_reg                                               ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_address_reg0                                         ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_we_reg                                               ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_datain_reg0                                          ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4t14:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_address_reg0                                         ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg                                               ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_address_reg0                                         ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_we_reg                                               ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_datain_reg0                                          ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_address_reg0                                         ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg                                               ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_address_reg0                                         ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_we_reg                                               ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_address_reg0                                          ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_we_reg                                                ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4t14:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_address_reg0                                          ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_we_reg                                                ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_address_reg0                                         ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_we_reg                                               ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_address_reg0                                         ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_we_reg                                               ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_address_reg0                                         ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg                                               ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_address_reg0                                         ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_we_reg                                               ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_address_reg0                                         ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_we_reg                                               ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_address_reg0                                         ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_we_reg                                               ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_address_reg0                                          ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_we_reg                                                ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_address_reg0                                         ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg                                               ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_address_reg0                                         ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_we_reg                                               ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_address_reg0                                         ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_we_reg                                               ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_address_reg0                                         ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_we_reg                                               ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_address_reg0                                         ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_we_reg                                               ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_address_reg0                                         ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_we_reg                                               ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_address_reg0                                          ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_we_reg                                                ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_address_reg0                                          ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg                                                ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_address_reg0                                          ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg                                                ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_address_reg0                                          ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg                                                ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_address_reg0                                          ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                                ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_address_reg0                                          ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_we_reg                                                ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_datain_reg0                                          ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_datain_reg0                                          ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0                                         ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                               ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_address_reg0                                         ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                               ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_address_reg0                                         ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg                                               ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_address_reg0                                          ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_we_reg                                                ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_address_reg0                                         ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_we_reg                                               ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_datain_reg0                                          ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_datain_reg0                                          ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_datain_reg0                                           ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_datain_reg0                                           ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_datain_reg0                                          ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_datain_reg0                                          ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_datain_reg0                                          ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_datain_reg0                                          ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_datain_reg0                                          ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_datain_reg0                                          ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_datain_reg0                                           ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_datain_reg0                                          ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_datain_reg0                                          ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_datain_reg0                                          ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_datain_reg0                                          ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_datain_reg0                                          ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_datain_reg0                                          ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_datain_reg0                                           ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_datain_reg0                                           ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_datain_reg0                                           ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_datain_reg0                                           ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_datain_reg0                                           ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_datain_reg0                                           ;
; 49.493 ; 49.723       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_datain_reg0                                          ;
; 49.493 ; 49.723       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_datain_reg0                                          ;
; 49.493 ; 49.723       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_datain_reg0                                          ;
; 49.493 ; 49.723       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_datain_reg0                                           ;
; 49.493 ; 49.723       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_datain_reg0                                          ;
; 49.531 ; 49.747       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                          ;
; 49.535 ; 49.751       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.941 ; 2.073 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.516 ; 7.758 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.145  ; 0.957  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.740 ; -1.904 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.497 ; 12.531 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.313 ; 10.346 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_CLK_50M  ; O_DRAM_CLK    ; 2.003  ;        ;        ; 2.133  ;
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 17.231 ; 17.214 ; 17.859 ; 17.842 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 18.937 ; 18.942 ; 19.565 ; 19.570 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 17.542 ; 17.533 ; 18.170 ; 18.161 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 17.907 ; 17.942 ; 18.535 ; 18.570 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 17.916 ; 17.986 ; 18.544 ; 18.614 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 18.258 ; 18.258 ; 18.886 ; 18.886 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 18.161 ; 18.162 ; 18.789 ; 18.790 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 16.683 ; 16.774 ; 17.311 ; 17.402 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 16.979 ; 16.929 ; 17.607 ; 17.557 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 16.948 ; 16.915 ; 17.567 ; 17.534 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 17.284 ; 17.288 ; 17.903 ; 17.907 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 17.237 ; 17.137 ; 17.856 ; 17.756 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 17.627 ; 17.524 ; 18.246 ; 18.143 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 17.359 ; 17.315 ; 17.978 ; 17.934 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 16.858 ; 16.854 ; 17.477 ; 17.473 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 14.224 ; 14.204 ; 14.843 ; 14.823 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 17.206 ; 17.189 ; 17.780 ; 17.763 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 18.912 ; 18.917 ; 19.486 ; 19.491 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 17.517 ; 17.508 ; 18.091 ; 18.082 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 17.882 ; 17.917 ; 18.456 ; 18.491 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 17.891 ; 17.961 ; 18.465 ; 18.535 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 18.233 ; 18.233 ; 18.807 ; 18.807 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 18.136 ; 18.137 ; 18.710 ; 18.711 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 16.658 ; 16.749 ; 17.232 ; 17.323 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 16.954 ; 16.904 ; 17.528 ; 17.478 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 16.923 ; 16.890 ; 17.488 ; 17.455 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 17.259 ; 17.263 ; 17.824 ; 17.828 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 17.212 ; 17.112 ; 17.777 ; 17.677 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 17.602 ; 17.499 ; 18.167 ; 18.064 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 17.334 ; 17.290 ; 17.899 ; 17.855 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 16.833 ; 16.829 ; 17.398 ; 17.394 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 14.199 ; 14.179 ; 14.764 ; 14.744 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 16.967 ; 16.950 ; 17.564 ; 17.547 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 18.673 ; 18.678 ; 19.270 ; 19.275 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 17.278 ; 17.269 ; 17.875 ; 17.866 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 17.643 ; 17.678 ; 18.240 ; 18.275 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 17.652 ; 17.722 ; 18.249 ; 18.319 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 17.994 ; 17.994 ; 18.591 ; 18.591 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 17.897 ; 17.898 ; 18.494 ; 18.495 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 16.419 ; 16.510 ; 17.016 ; 17.107 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 16.715 ; 16.665 ; 17.312 ; 17.262 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 16.684 ; 16.651 ; 17.272 ; 17.239 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 17.020 ; 17.024 ; 17.608 ; 17.612 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 16.973 ; 16.873 ; 17.561 ; 17.461 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 17.363 ; 17.260 ; 17.951 ; 17.848 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 17.095 ; 17.051 ; 17.683 ; 17.639 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 16.594 ; 16.590 ; 17.182 ; 17.178 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 13.960 ; 13.940 ; 14.548 ; 14.528 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 16.731 ; 16.714 ; 17.293 ; 17.276 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 18.437 ; 18.442 ; 18.999 ; 19.004 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 17.042 ; 17.033 ; 17.604 ; 17.595 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 17.407 ; 17.442 ; 17.969 ; 18.004 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 17.416 ; 17.486 ; 17.978 ; 18.048 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 17.758 ; 17.758 ; 18.320 ; 18.320 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 17.661 ; 17.662 ; 18.223 ; 18.224 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 16.183 ; 16.274 ; 16.745 ; 16.836 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 16.479 ; 16.429 ; 17.041 ; 16.991 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 16.448 ; 16.415 ; 17.001 ; 16.968 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 16.784 ; 16.788 ; 17.337 ; 17.341 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 16.737 ; 16.637 ; 17.290 ; 17.190 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 17.127 ; 17.024 ; 17.680 ; 17.577 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 16.859 ; 16.815 ; 17.412 ; 17.368 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 16.358 ; 16.354 ; 16.911 ; 16.907 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 13.724 ; 13.704 ; 14.277 ; 14.257 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 16.956 ; 16.939 ; 17.503 ; 17.486 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 18.662 ; 18.667 ; 19.209 ; 19.214 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 17.267 ; 17.258 ; 17.814 ; 17.805 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 17.632 ; 17.667 ; 18.179 ; 18.214 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 17.641 ; 17.711 ; 18.188 ; 18.258 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 17.983 ; 17.983 ; 18.530 ; 18.530 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 17.886 ; 17.887 ; 18.433 ; 18.434 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 16.408 ; 16.499 ; 16.955 ; 17.046 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 16.704 ; 16.654 ; 17.251 ; 17.201 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 16.673 ; 16.640 ; 17.211 ; 17.178 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 17.009 ; 17.013 ; 17.547 ; 17.551 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 16.962 ; 16.862 ; 17.500 ; 17.400 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 17.352 ; 17.249 ; 17.890 ; 17.787 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 17.084 ; 17.040 ; 17.622 ; 17.578 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 16.583 ; 16.579 ; 17.121 ; 17.117 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 13.949 ; 13.929 ; 14.487 ; 14.467 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 16.851 ; 16.834 ; 17.413 ; 17.396 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 18.557 ; 18.562 ; 19.119 ; 19.124 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 17.162 ; 17.153 ; 17.724 ; 17.715 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 17.527 ; 17.562 ; 18.089 ; 18.124 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 17.536 ; 17.606 ; 18.098 ; 18.168 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 17.878 ; 17.878 ; 18.440 ; 18.440 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 17.781 ; 17.782 ; 18.343 ; 18.344 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 16.303 ; 16.394 ; 16.865 ; 16.956 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 16.599 ; 16.549 ; 17.161 ; 17.111 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 16.568 ; 16.535 ; 17.121 ; 17.088 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 16.904 ; 16.908 ; 17.457 ; 17.461 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 16.857 ; 16.757 ; 17.410 ; 17.310 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 17.247 ; 17.144 ; 17.800 ; 17.697 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 16.979 ; 16.935 ; 17.532 ; 17.488 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 16.478 ; 16.474 ; 17.031 ; 17.027 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 13.844 ; 13.824 ; 14.397 ; 14.377 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 16.617 ; 16.600 ; 17.155 ; 17.138 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 18.323 ; 18.328 ; 18.861 ; 18.866 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 16.928 ; 16.919 ; 17.466 ; 17.457 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 17.293 ; 17.328 ; 17.831 ; 17.866 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 17.302 ; 17.372 ; 17.840 ; 17.910 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 17.644 ; 17.644 ; 18.182 ; 18.182 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 17.547 ; 17.548 ; 18.085 ; 18.086 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 16.069 ; 16.160 ; 16.607 ; 16.698 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 16.365 ; 16.315 ; 16.903 ; 16.853 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 16.334 ; 16.301 ; 16.863 ; 16.830 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 16.670 ; 16.674 ; 17.199 ; 17.203 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 16.623 ; 16.523 ; 17.152 ; 17.052 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 17.013 ; 16.910 ; 17.542 ; 17.439 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 16.745 ; 16.701 ; 17.274 ; 17.230 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 16.244 ; 16.240 ; 16.773 ; 16.769 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 13.610 ; 13.590 ; 14.139 ; 14.119 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 16.773 ; 16.756 ; 17.340 ; 17.323 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 18.479 ; 18.484 ; 19.046 ; 19.051 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 17.084 ; 17.075 ; 17.651 ; 17.642 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 17.449 ; 17.484 ; 18.016 ; 18.051 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 17.458 ; 17.528 ; 18.025 ; 18.095 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 17.800 ; 17.800 ; 18.367 ; 18.367 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 17.703 ; 17.704 ; 18.270 ; 18.271 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 16.225 ; 16.316 ; 16.792 ; 16.883 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 16.521 ; 16.471 ; 17.088 ; 17.038 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 16.490 ; 16.457 ; 17.048 ; 17.015 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 16.826 ; 16.830 ; 17.384 ; 17.388 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 16.779 ; 16.679 ; 17.337 ; 17.237 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 17.169 ; 17.066 ; 17.727 ; 17.624 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 16.901 ; 16.857 ; 17.459 ; 17.415 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 16.400 ; 16.396 ; 16.958 ; 16.954 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 13.766 ; 13.746 ; 14.324 ; 14.304 ;
+------------+---------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_CLK_50M  ; O_DRAM_CLK    ; 1.632  ;        ;        ; 1.763  ;
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 12.355 ; 12.330 ; 12.990 ; 12.965 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 13.504 ; 13.541 ; 14.139 ; 14.176 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 12.001 ; 12.019 ; 12.609 ; 12.567 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 12.775 ; 12.826 ; 13.410 ; 13.467 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 13.771 ; 13.735 ; 14.383 ; 14.347 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 14.207 ; 14.087 ; 14.820 ; 14.699 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 13.789 ; 13.714 ; 14.333 ; 14.333 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 12.074 ; 12.142 ; 12.709 ; 12.777 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 12.530 ; 12.395 ; 13.197 ; 13.101 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 12.590 ; 12.548 ; 13.276 ; 13.204 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 12.659 ; 12.573 ; 13.338 ; 13.257 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 12.803 ; 12.644 ; 13.438 ; 13.279 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 13.181 ; 13.052 ; 13.836 ; 13.746 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 12.307 ; 12.209 ; 13.004 ; 12.900 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 12.327 ; 12.346 ; 13.022 ; 13.014 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 10.862 ; 10.868 ; 11.467 ; 11.439 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 12.331 ; 12.306 ; 12.914 ; 12.889 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 13.480 ; 13.517 ; 14.063 ; 14.100 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 11.977 ; 11.995 ; 12.533 ; 12.491 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 12.751 ; 12.802 ; 13.334 ; 13.391 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 13.747 ; 13.711 ; 14.307 ; 14.271 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 14.183 ; 14.063 ; 14.744 ; 14.623 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 13.765 ; 13.690 ; 14.257 ; 14.257 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 12.050 ; 12.118 ; 12.633 ; 12.701 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 12.506 ; 12.371 ; 13.121 ; 13.025 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 12.566 ; 12.524 ; 13.200 ; 13.128 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 12.635 ; 12.549 ; 13.262 ; 13.181 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 12.779 ; 12.620 ; 13.362 ; 13.203 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 13.157 ; 13.028 ; 13.760 ; 13.670 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 12.283 ; 12.185 ; 12.928 ; 12.824 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 12.303 ; 12.322 ; 12.946 ; 12.938 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 10.838 ; 10.844 ; 11.391 ; 11.363 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 12.101 ; 12.076 ; 12.706 ; 12.681 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 13.250 ; 13.287 ; 13.855 ; 13.892 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 11.747 ; 11.765 ; 12.325 ; 12.283 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 12.521 ; 12.572 ; 13.126 ; 13.183 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 13.517 ; 13.481 ; 14.099 ; 14.063 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 13.953 ; 13.833 ; 14.536 ; 14.415 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 13.535 ; 13.460 ; 14.049 ; 14.049 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 11.820 ; 11.888 ; 12.425 ; 12.493 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 12.276 ; 12.141 ; 12.913 ; 12.817 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 12.336 ; 12.294 ; 12.992 ; 12.920 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 12.405 ; 12.319 ; 13.054 ; 12.973 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 12.549 ; 12.390 ; 13.154 ; 12.995 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 12.927 ; 12.798 ; 13.552 ; 13.462 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 12.053 ; 11.955 ; 12.720 ; 12.616 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 12.073 ; 12.092 ; 12.738 ; 12.730 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 10.608 ; 10.614 ; 11.183 ; 11.155 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 11.876 ; 11.851 ; 12.447 ; 12.422 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 13.025 ; 13.062 ; 13.596 ; 13.633 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 11.522 ; 11.540 ; 12.066 ; 12.024 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 12.296 ; 12.347 ; 12.867 ; 12.924 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 13.292 ; 13.256 ; 13.840 ; 13.804 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 13.728 ; 13.608 ; 14.277 ; 14.156 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 13.310 ; 13.235 ; 13.790 ; 13.790 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 11.595 ; 11.663 ; 12.166 ; 12.234 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 12.051 ; 11.916 ; 12.654 ; 12.558 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 12.111 ; 12.069 ; 12.733 ; 12.661 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 12.180 ; 12.094 ; 12.795 ; 12.714 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 12.324 ; 12.165 ; 12.895 ; 12.736 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 12.702 ; 12.573 ; 13.293 ; 13.203 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 11.828 ; 11.730 ; 12.461 ; 12.357 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 11.848 ; 11.867 ; 12.479 ; 12.471 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 10.383 ; 10.389 ; 10.924 ; 10.896 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 12.093 ; 12.068 ; 12.650 ; 12.625 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 13.242 ; 13.279 ; 13.799 ; 13.836 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 11.739 ; 11.757 ; 12.269 ; 12.227 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 12.513 ; 12.564 ; 13.070 ; 13.127 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 13.509 ; 13.473 ; 14.043 ; 14.007 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 13.945 ; 13.825 ; 14.480 ; 14.359 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 13.527 ; 13.452 ; 13.993 ; 13.993 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 11.812 ; 11.880 ; 12.369 ; 12.437 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 12.268 ; 12.133 ; 12.857 ; 12.761 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 12.328 ; 12.286 ; 12.936 ; 12.864 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 12.397 ; 12.311 ; 12.998 ; 12.917 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 12.541 ; 12.382 ; 13.098 ; 12.939 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 12.919 ; 12.790 ; 13.496 ; 13.406 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 12.045 ; 11.947 ; 12.664 ; 12.560 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 12.065 ; 12.084 ; 12.682 ; 12.674 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 10.600 ; 10.606 ; 11.127 ; 11.099 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 11.991 ; 11.966 ; 12.562 ; 12.537 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 13.140 ; 13.177 ; 13.711 ; 13.748 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 11.637 ; 11.655 ; 12.181 ; 12.139 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 12.411 ; 12.462 ; 12.982 ; 13.039 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 13.407 ; 13.371 ; 13.955 ; 13.919 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 13.843 ; 13.723 ; 14.392 ; 14.271 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 13.425 ; 13.350 ; 13.905 ; 13.905 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 11.710 ; 11.778 ; 12.281 ; 12.349 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 12.166 ; 12.031 ; 12.769 ; 12.673 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 12.226 ; 12.184 ; 12.848 ; 12.776 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 12.295 ; 12.209 ; 12.910 ; 12.829 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 12.439 ; 12.280 ; 13.010 ; 12.851 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 12.817 ; 12.688 ; 13.408 ; 13.318 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 11.943 ; 11.845 ; 12.576 ; 12.472 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 11.963 ; 11.982 ; 12.594 ; 12.586 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 10.498 ; 10.504 ; 11.039 ; 11.011 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 11.767 ; 11.742 ; 12.315 ; 12.290 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 12.916 ; 12.953 ; 13.464 ; 13.501 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 11.413 ; 11.431 ; 11.934 ; 11.892 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 12.187 ; 12.238 ; 12.735 ; 12.792 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 13.183 ; 13.147 ; 13.708 ; 13.672 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 13.619 ; 13.499 ; 14.145 ; 14.024 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 13.201 ; 13.126 ; 13.658 ; 13.658 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 11.486 ; 11.554 ; 12.034 ; 12.102 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 11.942 ; 11.807 ; 12.522 ; 12.426 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 12.002 ; 11.960 ; 12.601 ; 12.529 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 12.071 ; 11.985 ; 12.663 ; 12.582 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 12.215 ; 12.056 ; 12.763 ; 12.604 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 12.593 ; 12.464 ; 13.161 ; 13.071 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 11.719 ; 11.621 ; 12.329 ; 12.225 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 11.739 ; 11.758 ; 12.347 ; 12.339 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 10.274 ; 10.280 ; 10.792 ; 10.764 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 11.918 ; 11.893 ; 12.493 ; 12.468 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 13.067 ; 13.104 ; 13.642 ; 13.679 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 11.564 ; 11.582 ; 12.112 ; 12.070 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 12.338 ; 12.389 ; 12.913 ; 12.970 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 13.334 ; 13.298 ; 13.886 ; 13.850 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 13.770 ; 13.650 ; 14.323 ; 14.202 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 13.352 ; 13.277 ; 13.836 ; 13.836 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 11.637 ; 11.705 ; 12.212 ; 12.280 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 12.093 ; 11.958 ; 12.700 ; 12.604 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 12.153 ; 12.111 ; 12.779 ; 12.707 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 12.222 ; 12.136 ; 12.841 ; 12.760 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 12.366 ; 12.207 ; 12.941 ; 12.782 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 12.744 ; 12.615 ; 13.339 ; 13.249 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 11.870 ; 11.772 ; 12.507 ; 12.403 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 11.890 ; 11.909 ; 12.525 ; 12.517 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 10.425 ; 10.431 ; 10.970 ; 10.942 ;
+------------+---------------+--------+--------+--------+--------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 197.472 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                    ; Synchronization Node                                                                                                                                                                                                                                                         ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|hbreak_enabled                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_debug:the_nios2_nios2_oci_debug|monitor_ready ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|hbreak_enabled                                                                                                                                                                                                                 ;
; Synchronization Node    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                      ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                  ; 197.472                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|hbreak_enabled                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.266       ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.206       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_debug:the_nios2_nios2_oci_debug|monitor_ready                                                                                                                               ;
; Synchronization Node    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                   ; 197.796                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_debug:the_nios2_nios2_oci_debug|monitor_ready                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.263       ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.533       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 83.44 MHz ; 83.44 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 44.008 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.310 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.444 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.789 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.426 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.008 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 6.264      ;
; 44.297 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 5.974      ;
; 44.488 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 5.781      ;
; 44.490 ; sld_hub:auto_hub|irf_reg[4][6]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 5.778      ;
; 44.609 ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 5.660      ;
; 44.742 ; sld_hub:auto_hub|irf_reg[4][1]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 5.526      ;
; 44.953 ; sld_hub:auto_hub|irf_reg[4][3]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 5.315      ;
; 44.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 5.321      ;
; 45.054 ; sld_hub:auto_hub|irf_reg[4][7]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 5.214      ;
; 45.168 ; sld_hub:auto_hub|irf_reg[4][4]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 5.100      ;
; 45.354 ; sld_hub:auto_hub|irf_reg[4][5]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 4.914      ;
; 45.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 4.649      ;
; 45.707 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 4.566      ;
; 45.865 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 4.407      ;
; 45.888 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 4.384      ;
; 46.182 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 4.089      ;
; 46.362 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 3.909      ;
; 46.597 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 3.676      ;
; 46.695 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 3.578      ;
; 46.764 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 3.505      ;
; 46.974 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 3.298      ;
; 47.303 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 2.969      ;
; 47.519 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 2.719      ;
; 47.551 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 2.690      ;
; 47.649 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.621      ;
; 47.757 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 2.510      ;
; 47.780 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 2.492      ;
; 47.800 ; sld_hub:auto_hub|irsr_reg[9]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.470      ;
; 47.802 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.462      ;
; 47.877 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 2.390      ;
; 47.879 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 2.388      ;
; 47.898 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                         ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 2.340      ;
; 48.137 ; sld_hub:auto_hub|irsr_reg[10]                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.133      ;
; 48.299 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 1.975      ;
; 48.688 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 1.552      ;
; 49.511 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                         ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 0.759      ;
; 93.443 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 6.291      ;
; 94.112 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.269     ; 5.634      ;
; 94.114 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.275     ; 5.626      ;
; 94.360 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.269     ; 5.386      ;
; 94.458 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.266     ; 5.291      ;
; 94.469 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.268     ; 5.278      ;
; 94.474 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.269     ; 5.272      ;
; 94.483 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.286     ; 5.246      ;
; 94.504 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.289     ; 5.222      ;
; 94.648 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.272     ; 5.095      ;
; 94.751 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 4.983      ;
; 94.752 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 4.982      ;
; 94.754 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.287     ; 4.974      ;
; 94.791 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.279     ; 4.945      ;
; 94.813 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.283     ; 4.919      ;
; 94.874 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.266     ; 4.875      ;
; 94.973 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.271     ; 4.771      ;
; 95.000 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 5.185      ;
; 95.017 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.273     ; 4.725      ;
; 95.024 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.144      ; 5.160      ;
; 95.052 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.898      ;
; 95.052 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.898      ;
; 95.052 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.898      ;
; 95.052 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.898      ;
; 95.052 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.898      ;
; 95.052 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.898      ;
; 95.052 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.898      ;
; 95.052 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.898      ;
; 95.052 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.898      ;
; 95.052 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.148      ; 5.136      ;
; 95.081 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.277     ; 4.657      ;
; 95.096 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.282     ; 4.637      ;
; 95.133 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.285     ; 4.597      ;
; 95.164 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.288     ; 4.563      ;
; 95.184 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.149      ; 5.005      ;
; 95.204 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.156      ; 4.992      ;
; 95.208 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.147      ; 4.979      ;
; 95.248 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.148      ; 4.940      ;
; 95.252 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.160      ; 4.948      ;
; 95.259 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.280     ; 4.476      ;
; 95.265 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.148      ; 4.923      ;
; 95.293 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_datain_reg0                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 4.901      ;
; 95.293 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_address_reg0                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.149      ; 4.896      ;
; 95.313 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.293     ; 4.409      ;
; 95.323 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.268     ; 4.424      ;
; 95.347 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.602      ;
; 95.347 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.602      ;
; 95.347 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.602      ;
; 95.347 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.602      ;
; 95.347 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.602      ;
; 95.347 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.602      ;
; 95.347 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.602      ;
; 95.347 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.602      ;
; 95.347 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.602      ;
; 95.398 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.282     ; 4.335      ;
; 95.414 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.153      ; 4.779      ;
; 95.436 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.159      ; 4.763      ;
; 95.441 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.160      ; 4.759      ;
; 95.447 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.149      ; 4.742      ;
; 95.453 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.282     ; 4.280      ;
; 95.455 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.157      ; 4.742      ;
; 95.456 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.139      ; 4.723      ;
; 95.462 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.157      ; 4.735      ;
; 95.504 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 4.679      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.310 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[31]                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[7]                                                       ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                     ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                           ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                             ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.318 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                     ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.519      ;
; 0.319 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                     ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.331 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.531      ;
; 0.337 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                  ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                  ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|shadow_irf_reg[3][5]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[3][5]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_hub:auto_hub|irf_reg[3][5]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[3][5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                  ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; sld_hub:auto_hub|shadow_irf_reg[3][7]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[3][7]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|shadow_irf_reg[4][2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[4][2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|shadow_irf_reg[4][3]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[4][3]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|shadow_irf_reg[4][4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[4][4]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|shadow_irf_reg[4][5]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[4][5]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.540      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                  ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                               ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.341 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.541      ;
; 0.341 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.541      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.444 ; sld_hub:auto_hub|clr_reg                                                       ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 1.796      ;
; 48.544 ; sld_hub:auto_hub|clr_reg                                                       ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.735      ;
; 49.166 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 1.105      ;
; 97.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.827      ;
; 97.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.827      ;
; 97.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.827      ;
; 97.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.826      ;
; 97.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.826      ;
; 97.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.827      ;
; 97.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.827      ;
; 97.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.827      ;
; 97.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.827      ;
; 97.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.827      ;
; 97.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.827      ;
; 97.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.827      ;
; 97.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.826      ;
; 97.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.826      ;
; 97.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.826      ;
; 97.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.826      ;
; 97.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.826      ;
; 97.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.832      ;
; 97.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.832      ;
; 97.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.832      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.829      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.829      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.826      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.826      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.829      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.829      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.829      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.829      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.829      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.826      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.826      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.826      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.826      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.826      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.829      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.829      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.828      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.828      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.828      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.828      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.828      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.828      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.828      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.828      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.828      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.828      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.828      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.828      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.828      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.828      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.828      ;
; 97.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.828      ;
; 97.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.822      ;
; 97.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.822      ;
; 97.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.822      ;
; 97.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.822      ;
; 97.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.822      ;
; 97.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.822      ;
; 97.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.822      ;
; 97.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.822      ;
; 97.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.822      ;
; 97.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.822      ;
; 97.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.822      ;
; 97.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.822      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.821      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.820      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.821      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.821      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.821      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.821      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.821      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.821      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.821      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.821      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.821      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.819      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.819      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.821      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.821      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.822      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.822      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.822      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.822      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.822      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.822      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.821      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.819      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.819      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.819      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.819      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.819      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.822      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.819      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.819      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.819      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.819      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.819      ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.789 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.989      ;
; 0.789 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.989      ;
; 0.817 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.017      ;
; 0.964 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.165      ;
; 0.964 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.165      ;
; 0.964 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.165      ;
; 0.964 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.165      ;
; 0.964 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.165      ;
; 0.964 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.165      ;
; 0.964 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.165      ;
; 0.964 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.165      ;
; 0.964 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.165      ;
; 1.170 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.368      ;
; 1.170 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.368      ;
; 1.194 ; sld_hub:auto_hub|clr_reg                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.396      ;
; 1.203 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.399      ;
; 1.203 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.399      ;
; 1.203 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.399      ;
; 1.203 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.399      ;
; 1.203 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.399      ;
; 1.203 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.399      ;
; 1.203 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.399      ;
; 1.203 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.399      ;
; 1.203 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.399      ;
; 1.203 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.399      ;
; 1.203 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.399      ;
; 1.203 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.399      ;
; 1.203 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.399      ;
; 1.203 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.399      ;
; 1.203 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.399      ;
; 1.222 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.418      ;
; 1.222 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.418      ;
; 1.222 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.418      ;
; 1.222 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.418      ;
; 1.359 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.563      ;
; 1.359 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.563      ;
; 1.359 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.563      ;
; 1.359 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.563      ;
; 1.359 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.563      ;
; 1.359 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.563      ;
; 1.359 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.563      ;
; 1.359 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.563      ;
; 1.359 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[7]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.563      ;
; 1.362 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[10]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.563      ;
; 1.362 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[8]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.563      ;
; 1.362 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[9]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.563      ;
; 1.363 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.565      ;
; 1.363 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.565      ;
; 1.363 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.565      ;
; 1.363 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.565      ;
; 1.395 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.604      ;
; 1.395 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.604      ;
; 1.395 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.604      ;
; 1.395 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.604      ;
; 1.395 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.604      ;
; 1.395 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.604      ;
; 1.395 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.604      ;
; 1.398 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.607      ;
; 1.398 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.607      ;
; 1.398 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.607      ;
; 1.398 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.607      ;
; 1.398 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.607      ;
; 1.398 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.607      ;
; 1.399 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.607      ;
; 1.399 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.607      ;
; 1.399 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.607      ;
; 1.399 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.607      ;
; 1.399 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.607      ;
; 1.399 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.607      ;
; 1.399 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.607      ;
; 1.399 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.607      ;
; 1.399 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.607      ;
; 1.399 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.607      ;
; 1.400 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tck_t_dav                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.608      ;
; 1.400 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.608      ;
; 1.400 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.608      ;
; 1.400 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.608      ;
; 1.400 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.608      ;
; 1.400 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.608      ;
; 1.400 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.608      ;
; 1.400 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.608      ;
; 1.400 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.608      ;
; 1.418 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.623      ;
; 1.418 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.623      ;
; 1.418 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.623      ;
; 1.418 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.623      ;
; 1.418 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.623      ;
; 1.418 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.623      ;
; 1.418 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.623      ;
; 1.418 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.623      ;
; 1.418 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.623      ;
; 1.418 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.623      ;
; 1.418 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.623      ;
; 1.418 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.623      ;
; 1.418 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.623      ;
; 1.418 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.623      ;
; 1.418 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.623      ;
; 1.418 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.623      ;
; 1.441 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.637      ;
; 1.441 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.637      ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4t14:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_address_reg0                                         ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_we_reg                                               ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_address_reg0                                         ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg                                               ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_address_reg0                                         ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_we_reg                                               ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_address_reg0                                         ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_we_reg                                               ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_address_reg0                                         ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_we_reg                                               ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_address_reg0                                          ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_we_reg                                                ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_address_reg0                                          ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_we_reg                                                ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4t14:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_address_reg0                                         ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_we_reg                                               ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_datain_reg0                                          ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_address_reg0                                         ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg                                               ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_address_reg0                                         ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_we_reg                                               ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_address_reg0                                         ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_we_reg                                               ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_address_reg0                                         ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_we_reg                                               ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_address_reg0                                         ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_we_reg                                               ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_address_reg0                                         ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_we_reg                                               ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_address_reg0                                          ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg                                                ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_address_reg0                                          ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                                ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_address_reg0                                         ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg                                               ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_datain_reg0                                          ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_address_reg0                                         ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_we_reg                                               ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_datain_reg0                                          ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_datain_reg0                                          ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_address_reg0                                          ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_we_reg                                                ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_address_reg0                                         ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg                                               ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_address_reg0                                         ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                               ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_datain_reg0                                          ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_address_reg0                                          ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_we_reg                                                ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_address_reg0                                         ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_we_reg                                               ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_address_reg0                                          ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg                                                ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_address_reg0                                          ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg                                                ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_datain_reg0                                           ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_datain_reg0                                           ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_datain_reg0                                          ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_address_reg0                                         ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_we_reg                                               ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0                                         ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                               ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_datain_reg0                                          ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_datain_reg0                                          ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_address_reg0                                         ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_we_reg                                               ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_datain_reg0                                          ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_address_reg0                                         ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg                                               ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_datain_reg0                                          ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_datain_reg0                                          ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_datain_reg0                                           ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_datain_reg0                                           ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_address_reg0                                          ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_we_reg                                                ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_address_reg0                                         ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_we_reg                                               ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_datain_reg0                                          ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_datain_reg0                                          ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_datain_reg0                                           ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_datain_reg0                                          ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_datain_reg0                                          ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_datain_reg0                                          ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_datain_reg0                                           ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_datain_reg0                                          ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_address_reg0                                          ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_we_reg                                                ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_datain_reg0                                           ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_datain_reg0                                           ;
; 49.433 ; 49.663       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_datain_reg0                                          ;
; 49.433 ; 49.663       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_datain_reg0                                          ;
; 49.433 ; 49.663       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_datain_reg0                                          ;
; 49.433 ; 49.663       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_datain_reg0                                          ;
; 49.434 ; 49.664       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_datain_reg0                                           ;
; 49.434 ; 49.664       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_datain_reg0                                          ;
; 49.434 ; 49.664       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_datain_reg0                                           ;
; 49.483 ; 49.699       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                 ;
; 49.484 ; 49.700       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.003 ; 2.175 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.366 ; 7.608 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.897  ; 0.691  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.878 ; -2.107 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.014 ; 12.060 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.850 ; 9.895 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_CLK_50M  ; O_DRAM_CLK    ; 2.132  ;        ;        ; 2.273  ;
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 15.854 ; 15.710 ; 16.374 ; 16.230 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 17.466 ; 17.308 ; 17.978 ; 17.820 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 16.143 ; 16.022 ; 16.655 ; 16.539 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 16.473 ; 16.411 ; 16.985 ; 16.923 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 16.476 ; 16.418 ; 16.996 ; 16.937 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 16.825 ; 16.641 ; 17.339 ; 17.156 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 16.700 ; 16.589 ; 17.220 ; 17.109 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 15.333 ; 15.316 ; 15.853 ; 15.836 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 15.646 ; 15.526 ; 16.166 ; 16.046 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 15.594 ; 15.469 ; 16.114 ; 15.987 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 15.863 ; 15.788 ; 16.377 ; 16.302 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 15.867 ; 15.701 ; 16.387 ; 16.221 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 16.219 ; 16.023 ; 16.739 ; 16.543 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 15.980 ; 15.812 ; 16.500 ; 16.332 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 15.488 ; 15.400 ; 16.008 ; 15.920 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 13.132 ; 12.991 ; 13.652 ; 13.511 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 15.824 ; 15.680 ; 16.329 ; 16.185 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 17.436 ; 17.278 ; 17.933 ; 17.775 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 16.113 ; 15.992 ; 16.610 ; 16.494 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 16.443 ; 16.381 ; 16.940 ; 16.878 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 16.446 ; 16.388 ; 16.951 ; 16.892 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 16.795 ; 16.611 ; 17.294 ; 17.111 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 16.670 ; 16.559 ; 17.175 ; 17.064 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 15.303 ; 15.286 ; 15.808 ; 15.791 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 15.616 ; 15.496 ; 16.121 ; 16.001 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 15.564 ; 15.439 ; 16.069 ; 15.942 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 15.833 ; 15.758 ; 16.332 ; 16.257 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 15.837 ; 15.671 ; 16.342 ; 16.176 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 16.189 ; 15.993 ; 16.694 ; 16.498 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 15.950 ; 15.782 ; 16.455 ; 16.287 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 15.458 ; 15.370 ; 15.963 ; 15.875 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 13.102 ; 12.961 ; 13.607 ; 13.466 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 15.595 ; 15.451 ; 16.106 ; 15.962 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 17.207 ; 17.049 ; 17.710 ; 17.552 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 15.884 ; 15.763 ; 16.387 ; 16.271 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 16.214 ; 16.152 ; 16.717 ; 16.655 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 16.217 ; 16.159 ; 16.728 ; 16.669 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 16.566 ; 16.382 ; 17.071 ; 16.888 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 16.441 ; 16.330 ; 16.952 ; 16.841 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 15.074 ; 15.057 ; 15.585 ; 15.568 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 15.387 ; 15.267 ; 15.898 ; 15.778 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 15.335 ; 15.210 ; 15.846 ; 15.719 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 15.604 ; 15.529 ; 16.109 ; 16.034 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 15.608 ; 15.442 ; 16.119 ; 15.953 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 15.960 ; 15.764 ; 16.471 ; 16.275 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 15.721 ; 15.553 ; 16.232 ; 16.064 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 15.229 ; 15.141 ; 15.740 ; 15.652 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 12.873 ; 12.732 ; 13.384 ; 13.243 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 15.383 ; 15.239 ; 15.877 ; 15.733 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 16.995 ; 16.837 ; 17.481 ; 17.323 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 15.672 ; 15.551 ; 16.158 ; 16.042 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 16.002 ; 15.940 ; 16.488 ; 16.426 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 16.005 ; 15.947 ; 16.499 ; 16.440 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 16.354 ; 16.170 ; 16.842 ; 16.659 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 16.229 ; 16.118 ; 16.723 ; 16.612 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 14.862 ; 14.845 ; 15.356 ; 15.339 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 15.175 ; 15.055 ; 15.669 ; 15.549 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 15.123 ; 14.998 ; 15.617 ; 15.490 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 15.392 ; 15.317 ; 15.880 ; 15.805 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 15.396 ; 15.230 ; 15.890 ; 15.724 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 15.748 ; 15.552 ; 16.242 ; 16.046 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 15.509 ; 15.341 ; 16.003 ; 15.835 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 15.017 ; 14.929 ; 15.511 ; 15.423 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 12.661 ; 12.520 ; 13.155 ; 13.014 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 15.601 ; 15.457 ; 16.077 ; 15.933 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 17.213 ; 17.055 ; 17.681 ; 17.523 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 15.890 ; 15.769 ; 16.358 ; 16.242 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 16.220 ; 16.158 ; 16.688 ; 16.626 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 16.223 ; 16.165 ; 16.699 ; 16.640 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 16.572 ; 16.388 ; 17.042 ; 16.859 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 16.447 ; 16.336 ; 16.923 ; 16.812 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 15.080 ; 15.063 ; 15.556 ; 15.539 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 15.393 ; 15.273 ; 15.869 ; 15.749 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 15.341 ; 15.216 ; 15.817 ; 15.690 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 15.610 ; 15.535 ; 16.080 ; 16.005 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 15.614 ; 15.448 ; 16.090 ; 15.924 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 15.966 ; 15.770 ; 16.442 ; 16.246 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 15.727 ; 15.559 ; 16.203 ; 16.035 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 15.235 ; 15.147 ; 15.711 ; 15.623 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 12.879 ; 12.738 ; 13.355 ; 13.214 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 15.499 ; 15.355 ; 15.956 ; 15.812 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 17.111 ; 16.953 ; 17.560 ; 17.402 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 15.788 ; 15.667 ; 16.237 ; 16.121 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 16.118 ; 16.056 ; 16.567 ; 16.505 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 16.121 ; 16.063 ; 16.578 ; 16.519 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 16.470 ; 16.286 ; 16.921 ; 16.738 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 16.345 ; 16.234 ; 16.802 ; 16.691 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 14.978 ; 14.961 ; 15.435 ; 15.418 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 15.291 ; 15.171 ; 15.748 ; 15.628 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 15.239 ; 15.114 ; 15.696 ; 15.569 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 15.508 ; 15.433 ; 15.959 ; 15.884 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 15.512 ; 15.346 ; 15.969 ; 15.803 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 15.864 ; 15.668 ; 16.321 ; 16.125 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 15.625 ; 15.457 ; 16.082 ; 15.914 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 15.133 ; 15.045 ; 15.590 ; 15.502 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 12.777 ; 12.636 ; 13.234 ; 13.093 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 15.286 ; 15.142 ; 15.764 ; 15.620 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 16.898 ; 16.740 ; 17.368 ; 17.210 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 15.575 ; 15.454 ; 16.045 ; 15.929 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 15.905 ; 15.843 ; 16.375 ; 16.313 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 15.908 ; 15.850 ; 16.386 ; 16.327 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 16.257 ; 16.073 ; 16.729 ; 16.546 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 16.132 ; 16.021 ; 16.610 ; 16.499 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 14.765 ; 14.748 ; 15.243 ; 15.226 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 15.078 ; 14.958 ; 15.556 ; 15.436 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 15.026 ; 14.901 ; 15.504 ; 15.377 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 15.295 ; 15.220 ; 15.767 ; 15.692 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 15.299 ; 15.133 ; 15.777 ; 15.611 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 15.651 ; 15.455 ; 16.129 ; 15.933 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 15.412 ; 15.244 ; 15.890 ; 15.722 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 14.920 ; 14.832 ; 15.398 ; 15.310 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 12.564 ; 12.423 ; 13.042 ; 12.901 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 15.433 ; 15.289 ; 15.921 ; 15.777 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 17.045 ; 16.887 ; 17.525 ; 17.367 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 15.722 ; 15.601 ; 16.202 ; 16.086 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 16.052 ; 15.990 ; 16.532 ; 16.470 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 16.055 ; 15.997 ; 16.543 ; 16.484 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 16.404 ; 16.220 ; 16.886 ; 16.703 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 16.279 ; 16.168 ; 16.767 ; 16.656 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 14.912 ; 14.895 ; 15.400 ; 15.383 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 15.225 ; 15.105 ; 15.713 ; 15.593 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 15.173 ; 15.048 ; 15.661 ; 15.534 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 15.442 ; 15.367 ; 15.924 ; 15.849 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 15.446 ; 15.280 ; 15.934 ; 15.768 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 15.798 ; 15.602 ; 16.286 ; 16.090 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 15.559 ; 15.391 ; 16.047 ; 15.879 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 15.067 ; 14.979 ; 15.555 ; 15.467 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 12.711 ; 12.570 ; 13.199 ; 13.058 ;
+------------+---------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_CLK_50M  ; O_DRAM_CLK    ; 1.805  ;        ;        ; 1.946  ;
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 11.444 ; 11.303 ; 11.964 ; 11.820 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 12.510 ; 12.379 ; 13.019 ; 12.879 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 11.128 ; 11.017 ; 11.583 ; 11.418 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 11.861 ; 11.746 ; 12.361 ; 12.274 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 12.671 ; 12.591 ; 13.172 ; 13.092 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 13.128 ; 12.935 ; 13.629 ; 13.436 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 12.775 ; 12.552 ; 13.179 ; 13.016 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 11.191 ; 11.136 ; 11.696 ; 11.636 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 11.622 ; 11.431 ; 12.096 ; 11.940 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 11.676 ; 11.553 ; 12.185 ; 12.031 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 11.737 ; 11.583 ; 12.230 ; 12.077 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 11.842 ; 11.618 ; 12.370 ; 12.146 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 12.235 ; 12.021 ; 12.697 ; 12.518 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 11.424 ; 11.236 ; 11.928 ; 11.734 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 11.406 ; 11.353 ; 11.915 ; 11.833 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 10.087 ; 9.928  ; 10.573 ; 10.441 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 11.414 ; 11.273 ; 11.920 ; 11.776 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 12.480 ; 12.349 ; 12.975 ; 12.835 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 11.098 ; 10.987 ; 11.539 ; 11.374 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 11.831 ; 11.716 ; 12.317 ; 12.230 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 12.641 ; 12.561 ; 13.128 ; 13.048 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 13.098 ; 12.905 ; 13.585 ; 13.392 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 12.745 ; 12.522 ; 13.135 ; 12.972 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 11.161 ; 11.106 ; 11.652 ; 11.592 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 11.592 ; 11.401 ; 12.052 ; 11.896 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 11.646 ; 11.523 ; 12.141 ; 11.987 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 11.707 ; 11.553 ; 12.186 ; 12.033 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 11.812 ; 11.588 ; 12.326 ; 12.102 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 12.205 ; 11.991 ; 12.653 ; 12.474 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 11.394 ; 11.206 ; 11.884 ; 11.690 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 11.376 ; 11.323 ; 11.871 ; 11.789 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 10.057 ; 9.898  ; 10.529 ; 10.397 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 11.194 ; 11.053 ; 11.706 ; 11.562 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 12.260 ; 12.129 ; 12.761 ; 12.621 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 10.878 ; 10.767 ; 11.325 ; 11.160 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 11.611 ; 11.496 ; 12.103 ; 12.016 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 12.421 ; 12.341 ; 12.914 ; 12.834 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 12.878 ; 12.685 ; 13.371 ; 13.178 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 12.525 ; 12.302 ; 12.921 ; 12.758 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 10.941 ; 10.886 ; 11.438 ; 11.378 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 11.372 ; 11.181 ; 11.838 ; 11.682 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 11.426 ; 11.303 ; 11.927 ; 11.773 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 11.487 ; 11.333 ; 11.972 ; 11.819 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 11.592 ; 11.368 ; 12.112 ; 11.888 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 11.985 ; 11.771 ; 12.439 ; 12.260 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 11.174 ; 10.986 ; 11.670 ; 11.476 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 11.156 ; 11.103 ; 11.657 ; 11.575 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 9.837  ; 9.678  ; 10.315 ; 10.183 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 10.993 ; 10.852 ; 11.488 ; 11.344 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 12.059 ; 11.928 ; 12.543 ; 12.403 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 10.677 ; 10.566 ; 11.107 ; 10.942 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 11.410 ; 11.295 ; 11.885 ; 11.798 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 12.220 ; 12.140 ; 12.696 ; 12.616 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 12.677 ; 12.484 ; 13.153 ; 12.960 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 12.324 ; 12.101 ; 12.703 ; 12.540 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 10.740 ; 10.685 ; 11.220 ; 11.160 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 11.171 ; 10.980 ; 11.620 ; 11.464 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 11.225 ; 11.102 ; 11.709 ; 11.555 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 11.286 ; 11.132 ; 11.754 ; 11.601 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 11.391 ; 11.167 ; 11.894 ; 11.670 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 11.784 ; 11.570 ; 12.221 ; 12.042 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 10.973 ; 10.785 ; 11.452 ; 11.258 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 10.955 ; 10.902 ; 11.439 ; 11.357 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 9.636  ; 9.477  ; 10.097 ; 9.965  ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 11.203 ; 11.062 ; 11.680 ; 11.536 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 12.269 ; 12.138 ; 12.735 ; 12.595 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 10.887 ; 10.776 ; 11.299 ; 11.134 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 11.620 ; 11.505 ; 12.077 ; 11.990 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 12.430 ; 12.350 ; 12.888 ; 12.808 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 12.887 ; 12.694 ; 13.345 ; 13.152 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 12.534 ; 12.311 ; 12.895 ; 12.732 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 10.950 ; 10.895 ; 11.412 ; 11.352 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 11.381 ; 11.190 ; 11.812 ; 11.656 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 11.435 ; 11.312 ; 11.901 ; 11.747 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 11.496 ; 11.342 ; 11.946 ; 11.793 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 11.601 ; 11.377 ; 12.086 ; 11.862 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 11.994 ; 11.780 ; 12.413 ; 12.234 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 11.183 ; 10.995 ; 11.644 ; 11.450 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 11.165 ; 11.112 ; 11.631 ; 11.549 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 9.846  ; 9.687  ; 10.289 ; 10.157 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 11.104 ; 10.963 ; 11.563 ; 11.419 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 12.170 ; 12.039 ; 12.618 ; 12.478 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 10.788 ; 10.677 ; 11.182 ; 11.017 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 11.521 ; 11.406 ; 11.960 ; 11.873 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 12.331 ; 12.251 ; 12.771 ; 12.691 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 12.788 ; 12.595 ; 13.228 ; 13.035 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 12.435 ; 12.212 ; 12.778 ; 12.615 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 10.851 ; 10.796 ; 11.295 ; 11.235 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 11.282 ; 11.091 ; 11.695 ; 11.539 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 11.336 ; 11.213 ; 11.784 ; 11.630 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 11.397 ; 11.243 ; 11.829 ; 11.676 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 11.502 ; 11.278 ; 11.969 ; 11.745 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 11.895 ; 11.681 ; 12.296 ; 12.117 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 11.084 ; 10.896 ; 11.527 ; 11.333 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 11.066 ; 11.013 ; 11.514 ; 11.432 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 9.747  ; 9.588  ; 10.172 ; 10.040 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 10.900 ; 10.759 ; 11.380 ; 11.236 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 11.966 ; 11.835 ; 12.435 ; 12.295 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 10.584 ; 10.473 ; 10.999 ; 10.834 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 11.317 ; 11.202 ; 11.777 ; 11.690 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 12.127 ; 12.047 ; 12.588 ; 12.508 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 12.584 ; 12.391 ; 13.045 ; 12.852 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 12.231 ; 12.008 ; 12.595 ; 12.432 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 10.647 ; 10.592 ; 11.112 ; 11.052 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 11.078 ; 10.887 ; 11.512 ; 11.356 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 11.132 ; 11.009 ; 11.601 ; 11.447 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 11.193 ; 11.039 ; 11.646 ; 11.493 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 11.298 ; 11.074 ; 11.786 ; 11.562 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 11.691 ; 11.477 ; 12.113 ; 11.934 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 10.880 ; 10.692 ; 11.344 ; 11.150 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 10.862 ; 10.809 ; 11.331 ; 11.249 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 9.543  ; 9.384  ; 9.989  ; 9.857  ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 11.041 ; 10.900 ; 11.531 ; 11.387 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 12.107 ; 11.976 ; 12.586 ; 12.446 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 10.725 ; 10.614 ; 11.150 ; 10.985 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 11.458 ; 11.343 ; 11.928 ; 11.841 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 12.268 ; 12.188 ; 12.739 ; 12.659 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 12.725 ; 12.532 ; 13.196 ; 13.003 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 12.372 ; 12.149 ; 12.746 ; 12.583 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 10.788 ; 10.733 ; 11.263 ; 11.203 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 11.219 ; 11.028 ; 11.663 ; 11.507 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 11.273 ; 11.150 ; 11.752 ; 11.598 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 11.334 ; 11.180 ; 11.797 ; 11.644 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 11.439 ; 11.215 ; 11.937 ; 11.713 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 11.832 ; 11.618 ; 12.264 ; 12.085 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 11.021 ; 10.833 ; 11.495 ; 11.301 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 11.003 ; 10.950 ; 11.482 ; 11.400 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 9.684  ; 9.525  ; 10.140 ; 10.008 ;
+------------+---------------+--------+--------+--------+--------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 197.747 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                    ; Synchronization Node                                                                                                                                                                                                                                                         ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|hbreak_enabled                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_debug:the_nios2_nios2_oci_debug|monitor_ready ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|hbreak_enabled                                                                                                                                                                                                                 ;
; Synchronization Node    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                      ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                  ; 197.747                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|hbreak_enabled                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.349       ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.398       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_debug:the_nios2_nios2_oci_debug|monitor_ready                                                                                                                               ;
; Synchronization Node    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                   ; 198.028                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_debug:the_nios2_nios2_oci_debug|monitor_ready                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.346       ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.682       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 46.491 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.185 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.262 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.493 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.279 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.491 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 3.971      ;
; 46.611 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 3.850      ;
; 46.727 ; sld_hub:auto_hub|irf_reg[4][6]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 3.731      ;
; 46.769 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 3.691      ;
; 46.822 ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 3.638      ;
; 46.912 ; sld_hub:auto_hub|irf_reg[4][1]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 3.546      ;
; 47.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.463      ; 3.433      ;
; 47.138 ; sld_hub:auto_hub|irf_reg[4][3]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 3.320      ;
; 47.189 ; sld_hub:auto_hub|irf_reg[4][7]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 3.269      ;
; 47.252 ; sld_hub:auto_hub|irf_reg[4][4]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 3.206      ;
; 47.354 ; sld_hub:auto_hub|irf_reg[4][5]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 3.104      ;
; 47.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 2.994      ;
; 47.547 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 2.915      ;
; 47.661 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 2.801      ;
; 47.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 2.796      ;
; 47.849 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 2.611      ;
; 47.907 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 2.553      ;
; 48.080 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 2.381      ;
; 48.148 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 2.313      ;
; 48.172 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 2.287      ;
; 48.363 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 2.098      ;
; 48.552 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 1.908      ;
; 48.637 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 1.802      ;
; 48.733 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 1.708      ;
; 48.821 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 1.640      ;
; 48.861 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 1.599      ;
; 48.880 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 1.578      ;
; 48.889 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.567      ;
; 48.898 ; sld_hub:auto_hub|irsr_reg[9]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 1.563      ;
; 48.958 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 1.500      ;
; 48.959 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 1.499      ;
; 48.975 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                         ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 1.463      ;
; 49.121 ; sld_hub:auto_hub|irsr_reg[10]                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 1.340      ;
; 49.223 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 1.240      ;
; 49.418 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.022      ;
; 49.991 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                         ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 0.471      ;
; 95.953 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.181     ; 3.873      ;
; 96.400 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.172     ; 3.435      ;
; 96.404 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.174     ; 3.429      ;
; 96.513 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.091      ; 3.607      ;
; 96.562 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.090      ; 3.557      ;
; 96.593 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.170     ; 3.244      ;
; 96.643 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 3.196      ;
; 96.664 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.091      ; 3.456      ;
; 96.670 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.172     ; 3.165      ;
; 96.674 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.170     ; 3.163      ;
; 96.695 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.098      ; 3.432      ;
; 96.695 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.184     ; 3.128      ;
; 96.719 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.092      ; 3.402      ;
; 96.724 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.091      ; 3.396      ;
; 96.724 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.175     ; 3.108      ;
; 96.732 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.093      ; 3.390      ;
; 96.747 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.188     ; 3.072      ;
; 96.781 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.092      ; 3.340      ;
; 96.797 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 3.331      ;
; 96.813 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.181     ; 3.013      ;
; 96.820 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.181     ; 3.006      ;
; 96.836 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.097      ; 3.290      ;
; 96.849 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 2.976      ;
; 96.857 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 3.271      ;
; 96.861 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.084      ; 3.252      ;
; 96.877 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.184     ; 2.946      ;
; 96.879 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_address_reg0                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.092      ; 3.242      ;
; 96.879 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.092      ; 3.242      ;
; 96.881 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_datain_reg0                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.095      ; 3.243      ;
; 96.903 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 3.225      ;
; 96.910 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 2.918      ;
; 96.914 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.100      ; 3.215      ;
; 96.916 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.048      ;
; 96.916 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.048      ;
; 96.916 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.048      ;
; 96.916 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.048      ;
; 96.916 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.048      ;
; 96.916 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.048      ;
; 96.916 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.048      ;
; 96.916 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.048      ;
; 96.916 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.048      ;
; 96.938 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.098      ; 3.189      ;
; 96.955 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.175     ; 2.877      ;
; 96.961 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 2.878      ;
; 96.963 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.085      ; 3.151      ;
; 96.998 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.098      ; 3.129      ;
; 97.003 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.960      ;
; 97.003 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.960      ;
; 97.003 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.960      ;
; 97.003 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.960      ;
; 97.003 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.960      ;
; 97.003 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.960      ;
; 97.003 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.960      ;
; 97.003 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.960      ;
; 97.003 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.960      ;
; 97.023 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.085      ; 3.091      ;
; 97.039 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_address_reg0                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.092      ; 3.082      ;
; 97.041 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_datain_reg0                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.095      ; 3.083      ;
; 97.046 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                         ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.100      ; 3.083      ;
; 97.055 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 3.073      ;
; 97.055 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.183     ; 2.769      ;
; 97.069 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.172     ; 2.766      ;
; 97.080 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.086      ; 3.035      ;
; 97.093 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.096      ; 3.032      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.185 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                  ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                          ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[31]                                                     ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[31]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[7]                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[7]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                     ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.312      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|shadow_irf_reg[4][2]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[4][2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|shadow_irf_reg[4][3]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[4][3]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|shadow_irf_reg[3][5]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[3][5]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|irf_reg[3][5]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|shadow_irf_reg[3][5]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|shadow_irf_reg[3][7]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[3][7]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|shadow_irf_reg[4][4]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[4][4]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|shadow_irf_reg[4][5]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[4][5]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                     ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                              ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                     ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.262 ; sld_hub:auto_hub|clr_reg                                                       ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 1.177      ;
; 49.339 ; sld_hub:auto_hub|clr_reg                                                       ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.461      ; 1.129      ;
; 49.775 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 0.686      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.880      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.880      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.880      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.880      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.880      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.880      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.880      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.880      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.880      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.880      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.880      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.880      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.880      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.880      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.880      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.880      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.880      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.884      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.884      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.884      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.881      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.881      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.881      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.881      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.881      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.881      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.881      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.881      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.881      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.881      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.881      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.881      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.881      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.881      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.881      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.881      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.881      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.881      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.879      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.879      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.881      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.881      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.881      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.881      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.881      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.879      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.879      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.879      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.879      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.879      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.881      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.881      ;
; 98.090 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.880      ;
; 98.090 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.880      ;
; 98.090 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.880      ;
; 98.090 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.871      ;
; 98.090 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.871      ;
; 98.090 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.871      ;
; 98.090 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.871      ;
; 98.090 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.869      ;
; 98.090 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.869      ;
; 98.090 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.869      ;
; 98.090 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.869      ;
; 98.090 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.869      ;
; 98.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.875      ;
; 98.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.874      ;
; 98.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.875      ;
; 98.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.875      ;
; 98.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.875      ;
; 98.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.875      ;
; 98.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.875      ;
; 98.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.875      ;
; 98.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.875      ;
; 98.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.875      ;
; 98.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.873      ;
; 98.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.873      ;
; 98.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.875      ;
; 98.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.875      ;
; 98.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.875      ;
; 98.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.875      ;
; 98.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.875      ;
; 98.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.875      ;
; 98.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.873      ;
; 98.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.873      ;
; 98.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.875      ;
; 98.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.875      ;
; 98.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.873      ;
; 98.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.873      ;
; 98.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.873      ;
; 98.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.873      ;
; 98.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.875      ;
; 98.092 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.874      ;
; 98.092 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.874      ;
; 98.092 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.874      ;
; 98.092 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.876      ;
; 98.092 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.874      ;
; 98.092 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.876      ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.493 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.613      ;
; 0.493 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.613      ;
; 0.499 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.619      ;
; 0.586 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.707      ;
; 0.586 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.707      ;
; 0.586 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.707      ;
; 0.586 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.707      ;
; 0.586 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.707      ;
; 0.586 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.707      ;
; 0.586 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.707      ;
; 0.586 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.707      ;
; 0.586 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.707      ;
; 0.690 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.808      ;
; 0.690 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.808      ;
; 0.730 ; sld_hub:auto_hub|clr_reg                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.851      ;
; 0.745 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.863      ;
; 0.745 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.863      ;
; 0.745 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.863      ;
; 0.745 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.863      ;
; 0.745 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.863      ;
; 0.745 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.863      ;
; 0.745 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.863      ;
; 0.745 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.863      ;
; 0.745 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.863      ;
; 0.745 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.863      ;
; 0.745 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.863      ;
; 0.745 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.863      ;
; 0.745 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.863      ;
; 0.745 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.863      ;
; 0.745 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.863      ;
; 0.757 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.875      ;
; 0.757 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.875      ;
; 0.757 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.875      ;
; 0.757 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.875      ;
; 0.823 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.945      ;
; 0.823 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.945      ;
; 0.823 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.945      ;
; 0.823 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.945      ;
; 0.823 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.945      ;
; 0.823 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.945      ;
; 0.823 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.945      ;
; 0.823 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.945      ;
; 0.823 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[7]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.945      ;
; 0.824 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[10]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.824 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[8]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.824 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[9]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.828 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.948      ;
; 0.828 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.948      ;
; 0.828 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.948      ;
; 0.828 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.948      ;
; 0.849 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.973      ;
; 0.849 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.973      ;
; 0.849 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.973      ;
; 0.849 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.973      ;
; 0.849 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.973      ;
; 0.849 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.973      ;
; 0.849 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.973      ;
; 0.849 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.973      ;
; 0.849 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.973      ;
; 0.849 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.973      ;
; 0.849 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.973      ;
; 0.849 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.973      ;
; 0.849 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.973      ;
; 0.849 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.973      ;
; 0.849 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.973      ;
; 0.849 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.973      ;
; 0.857 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tck_t_dav                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.982      ;
; 0.857 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.982      ;
; 0.857 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.982      ;
; 0.857 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.982      ;
; 0.857 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.982      ;
; 0.857 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.982      ;
; 0.857 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.982      ;
; 0.857 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.982      ;
; 0.857 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.982      ;
; 0.860 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.986      ;
; 0.860 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.986      ;
; 0.860 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.986      ;
; 0.860 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.986      ;
; 0.860 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.986      ;
; 0.860 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.986      ;
; 0.860 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.986      ;
; 0.860 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.986      ;
; 0.860 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.986      ;
; 0.860 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.986      ;
; 0.862 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.979      ;
; 0.862 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.979      ;
; 0.862 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.979      ;
; 0.862 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.979      ;
; 0.862 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.979      ;
; 0.862 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.979      ;
; 0.862 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.979      ;
; 0.862 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.979      ;
; 0.862 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.979      ;
; 0.862 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.979      ;
; 0.862 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.988      ;
; 0.862 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.988      ;
; 0.862 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.988      ;
; 0.862 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.988      ;
; 0.862 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.988      ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_address_reg0                                         ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_we_reg                                               ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4t14:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_address_reg0                                         ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_we_reg                                               ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_address_reg0                                         ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg                                               ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_address_reg0                                         ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_we_reg                                               ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_address_reg0                                         ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_we_reg                                               ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_address_reg0                                         ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_we_reg                                               ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_address_reg0                                          ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_we_reg                                                ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4t14:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_address_reg0                                         ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_we_reg                                               ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_datain_reg0                                          ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_address_reg0                                          ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg                                                ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_address_reg0                                          ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_we_reg                                                ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_address_reg0                                         ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_we_reg                                               ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_address_reg0                                         ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg                                               ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_datain_reg0                                          ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_address_reg0                                         ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_we_reg                                               ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_datain_reg0                                          ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0                                         ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                               ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_datain_reg0                                          ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_datain_reg0                                          ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_address_reg0                                         ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg                                               ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_address_reg0                                         ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                               ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_address_reg0                                         ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_we_reg                                               ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_address_reg0                                         ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_we_reg                                               ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_datain_reg0                                          ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_address_reg0                                         ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_we_reg                                               ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_address_reg0                                         ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_we_reg                                               ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_address_reg0                                         ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg                                               ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_address_reg0                                         ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_we_reg                                               ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_address_reg0                                          ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_we_reg                                                ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_address_reg0                                         ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_we_reg                                               ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_address_reg0                                          ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_we_reg                                                ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_address_reg0                                          ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                                ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_address_reg0                                          ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_we_reg                                                ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_datain_reg0                                           ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_datain_reg0                                          ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_address_reg0                                         ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_we_reg                                               ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_address_reg0                                          ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_we_reg                                                ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_address_reg0                                         ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg                                               ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_address_reg0                                          ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg                                                ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_datain_reg0                                           ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_address_reg0                                          ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg                                                ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_datain_reg0                                           ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_datain_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_datain_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_datain_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_datain_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_datain_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_datain_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_datain_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_datain_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_datain_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_datain_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_datain_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_datain_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_datain_reg0                                           ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_datain_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_datain_reg0                                           ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_datain_reg0                                           ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_datain_reg0                                           ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_datain_reg0                                          ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_datain_reg0                                           ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_datain_reg0                                          ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_datain_reg0                                           ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_datain_reg0                                           ;
; 49.296 ; 49.512       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                          ;
; 49.297 ; 49.513       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.678 ; 1.095 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.242 ; 3.821 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.999  ; 0.515  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.421 ; -0.849 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.757 ; 7.574 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.601 ; 6.418 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_CLK_50M  ; O_DRAM_CLK    ; 1.275  ;        ;        ; 1.795  ;
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 9.914  ; 10.046 ; 10.797 ; 10.929 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 11.002 ; 11.212 ; 11.892 ; 12.102 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 10.156 ; 10.272 ; 11.046 ; 11.162 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 10.433 ; 10.559 ; 11.323 ; 11.449 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 10.291 ; 10.536 ; 11.174 ; 11.419 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 10.540 ; 10.715 ; 11.423 ; 11.598 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 10.454 ; 10.689 ; 11.337 ; 11.572 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 9.622  ; 9.766  ; 10.512 ; 10.656 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 9.861  ; 9.988  ; 10.744 ; 10.871 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 9.833  ; 9.957  ; 10.716 ; 10.840 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 10.045 ; 10.175 ; 10.928 ; 11.058 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 9.979  ; 10.123 ; 10.862 ; 11.006 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 10.266 ; 10.371 ; 11.149 ; 11.254 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 10.057 ; 10.213 ; 10.940 ; 11.096 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 9.813  ; 9.891  ; 10.696 ; 10.774 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 8.450  ; 8.535  ; 9.333  ; 9.418  ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 9.929  ; 10.061 ; 10.790 ; 10.922 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 11.017 ; 11.227 ; 11.885 ; 12.095 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 10.171 ; 10.287 ; 11.039 ; 11.155 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 10.448 ; 10.574 ; 11.316 ; 11.442 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 10.306 ; 10.551 ; 11.167 ; 11.412 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 10.555 ; 10.730 ; 11.416 ; 11.591 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 10.469 ; 10.704 ; 11.330 ; 11.565 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 9.637  ; 9.781  ; 10.505 ; 10.649 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 9.876  ; 10.003 ; 10.737 ; 10.864 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 9.848  ; 9.972  ; 10.709 ; 10.833 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 10.060 ; 10.190 ; 10.921 ; 11.051 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 9.994  ; 10.138 ; 10.855 ; 10.999 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 10.281 ; 10.386 ; 11.142 ; 11.247 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 10.072 ; 10.228 ; 10.933 ; 11.089 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 9.828  ; 9.906  ; 10.689 ; 10.767 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 8.465  ; 8.550  ; 9.326  ; 9.411  ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 9.753  ; 9.885  ; 10.590 ; 10.722 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 10.841 ; 11.051 ; 11.685 ; 11.895 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 9.995  ; 10.111 ; 10.839 ; 10.955 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 10.272 ; 10.398 ; 11.116 ; 11.242 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 10.130 ; 10.375 ; 10.967 ; 11.212 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 10.379 ; 10.554 ; 11.216 ; 11.391 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 10.293 ; 10.528 ; 11.130 ; 11.365 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 9.461  ; 9.605  ; 10.305 ; 10.449 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 9.700  ; 9.827  ; 10.537 ; 10.664 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 9.672  ; 9.796  ; 10.509 ; 10.633 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 9.884  ; 10.014 ; 10.721 ; 10.851 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 9.818  ; 9.962  ; 10.655 ; 10.799 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 10.105 ; 10.210 ; 10.942 ; 11.047 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 9.896  ; 10.052 ; 10.733 ; 10.889 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 9.652  ; 9.730  ; 10.489 ; 10.567 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 8.289  ; 8.374  ; 9.126  ; 9.211  ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 9.667  ; 9.799  ; 10.459 ; 10.591 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 10.755 ; 10.965 ; 11.554 ; 11.764 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 9.909  ; 10.025 ; 10.708 ; 10.824 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 10.186 ; 10.312 ; 10.985 ; 11.111 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 10.044 ; 10.289 ; 10.836 ; 11.081 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 10.293 ; 10.468 ; 11.085 ; 11.260 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 10.207 ; 10.442 ; 10.999 ; 11.234 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 9.375  ; 9.519  ; 10.174 ; 10.318 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 9.614  ; 9.741  ; 10.406 ; 10.533 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 9.586  ; 9.710  ; 10.378 ; 10.502 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 9.798  ; 9.928  ; 10.590 ; 10.720 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 9.732  ; 9.876  ; 10.524 ; 10.668 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 10.019 ; 10.124 ; 10.811 ; 10.916 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 9.810  ; 9.966  ; 10.602 ; 10.758 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 9.566  ; 9.644  ; 10.358 ; 10.436 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 8.203  ; 8.288  ; 8.995  ; 9.080  ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 9.786  ; 9.918  ; 10.610 ; 10.742 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 10.874 ; 11.084 ; 11.705 ; 11.915 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 10.028 ; 10.144 ; 10.859 ; 10.975 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 10.305 ; 10.431 ; 11.136 ; 11.262 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 10.163 ; 10.408 ; 10.987 ; 11.232 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 10.412 ; 10.587 ; 11.236 ; 11.411 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 10.326 ; 10.561 ; 11.150 ; 11.385 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 9.494  ; 9.638  ; 10.325 ; 10.469 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 9.733  ; 9.860  ; 10.557 ; 10.684 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 9.705  ; 9.829  ; 10.529 ; 10.653 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 9.917  ; 10.047 ; 10.741 ; 10.871 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 9.851  ; 9.995  ; 10.675 ; 10.819 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 10.138 ; 10.243 ; 10.962 ; 11.067 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 9.929  ; 10.085 ; 10.753 ; 10.909 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 9.685  ; 9.763  ; 10.509 ; 10.587 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 8.322  ; 8.407  ; 9.146  ; 9.231  ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 9.711  ; 9.843  ; 10.508 ; 10.640 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 10.799 ; 11.009 ; 11.603 ; 11.813 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 9.953  ; 10.069 ; 10.757 ; 10.873 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 10.230 ; 10.356 ; 11.034 ; 11.160 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 10.088 ; 10.333 ; 10.885 ; 11.130 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 10.337 ; 10.512 ; 11.134 ; 11.309 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 10.251 ; 10.486 ; 11.048 ; 11.283 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 9.419  ; 9.563  ; 10.223 ; 10.367 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 9.658  ; 9.785  ; 10.455 ; 10.582 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 9.630  ; 9.754  ; 10.427 ; 10.551 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 9.842  ; 9.972  ; 10.639 ; 10.769 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 9.776  ; 9.920  ; 10.573 ; 10.717 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 10.063 ; 10.168 ; 10.860 ; 10.965 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 9.854  ; 10.010 ; 10.651 ; 10.807 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 9.610  ; 9.688  ; 10.407 ; 10.485 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 8.247  ; 8.332  ; 9.044  ; 9.129  ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 9.585  ; 9.717  ; 10.366 ; 10.498 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 10.673 ; 10.883 ; 11.461 ; 11.671 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 9.827  ; 9.943  ; 10.615 ; 10.731 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 10.104 ; 10.230 ; 10.892 ; 11.018 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 9.962  ; 10.207 ; 10.743 ; 10.988 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 10.211 ; 10.386 ; 10.992 ; 11.167 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 10.125 ; 10.360 ; 10.906 ; 11.141 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 9.293  ; 9.437  ; 10.081 ; 10.225 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 9.532  ; 9.659  ; 10.313 ; 10.440 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 9.504  ; 9.628  ; 10.285 ; 10.409 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 9.716  ; 9.846  ; 10.497 ; 10.627 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 9.650  ; 9.794  ; 10.431 ; 10.575 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 9.937  ; 10.042 ; 10.718 ; 10.823 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 9.728  ; 9.884  ; 10.509 ; 10.665 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 9.484  ; 9.562  ; 10.265 ; 10.343 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 8.121  ; 8.206  ; 8.902  ; 8.987  ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 9.697  ; 9.829  ; 10.499 ; 10.631 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 10.785 ; 10.995 ; 11.594 ; 11.804 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 9.939  ; 10.055 ; 10.748 ; 10.864 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 10.216 ; 10.342 ; 11.025 ; 11.151 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 10.074 ; 10.319 ; 10.876 ; 11.121 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 10.323 ; 10.498 ; 11.125 ; 11.300 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 10.237 ; 10.472 ; 11.039 ; 11.274 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 9.405  ; 9.549  ; 10.214 ; 10.358 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 9.644  ; 9.771  ; 10.446 ; 10.573 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 9.616  ; 9.740  ; 10.418 ; 10.542 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 9.828  ; 9.958  ; 10.630 ; 10.760 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 9.762  ; 9.906  ; 10.564 ; 10.708 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 10.049 ; 10.154 ; 10.851 ; 10.956 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 9.840  ; 9.996  ; 10.642 ; 10.798 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 9.596  ; 9.674  ; 10.398 ; 10.476 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 8.233  ; 8.318  ; 9.035  ; 9.120  ;
+------------+---------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+---------------+-------+-------+-------+-------+
; Input Port ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+------------+---------------+-------+-------+-------+-------+
; I_CLK_50M  ; O_DRAM_CLK    ; 1.053 ;       ;       ; 1.573 ;
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 7.090 ; 7.212 ; 8.027 ; 8.149 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 7.791 ; 8.054 ; 8.728 ; 8.991 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 6.922 ; 7.089 ; 7.855 ; 7.983 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 7.397 ; 7.596 ; 8.334 ; 8.533 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 7.951 ; 8.034 ; 8.868 ; 8.912 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 8.178 ; 8.291 ; 9.115 ; 9.169 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 7.889 ; 8.131 ; 8.781 ; 9.009 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 6.990 ; 7.160 ; 7.927 ; 8.097 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 7.169 ; 7.249 ; 8.256 ; 8.359 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 7.194 ; 7.304 ; 8.299 ; 8.392 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 7.246 ; 7.320 ; 8.338 ; 8.418 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 7.312 ; 7.416 ; 8.249 ; 8.353 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 7.558 ; 7.637 ; 8.656 ; 8.758 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 7.048 ; 7.140 ; 8.116 ; 8.208 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 7.045 ; 7.138 ; 8.165 ; 8.241 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 6.274 ; 6.395 ; 7.178 ; 7.304 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 7.104 ; 7.226 ; 8.020 ; 8.142 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 7.805 ; 8.068 ; 8.721 ; 8.984 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 6.936 ; 7.103 ; 7.848 ; 7.976 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 7.411 ; 7.610 ; 8.327 ; 8.526 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 7.965 ; 8.048 ; 8.861 ; 8.905 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 8.192 ; 8.305 ; 9.108 ; 9.162 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 7.903 ; 8.145 ; 8.774 ; 9.002 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 7.004 ; 7.174 ; 7.920 ; 8.090 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 7.183 ; 7.263 ; 8.249 ; 8.352 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 7.208 ; 7.318 ; 8.292 ; 8.385 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 7.260 ; 7.334 ; 8.331 ; 8.411 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 7.326 ; 7.430 ; 8.242 ; 8.346 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 7.572 ; 7.651 ; 8.649 ; 8.751 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 7.062 ; 7.154 ; 8.109 ; 8.201 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 7.059 ; 7.152 ; 8.158 ; 8.234 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 6.288 ; 6.409 ; 7.171 ; 7.297 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 6.934 ; 7.056 ; 7.828 ; 7.950 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 7.635 ; 7.898 ; 8.529 ; 8.792 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 6.766 ; 6.933 ; 7.656 ; 7.784 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 7.241 ; 7.440 ; 8.135 ; 8.334 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 7.795 ; 7.878 ; 8.669 ; 8.713 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 8.022 ; 8.135 ; 8.916 ; 8.970 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 7.733 ; 7.975 ; 8.582 ; 8.810 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 6.834 ; 7.004 ; 7.728 ; 7.898 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 7.013 ; 7.093 ; 8.057 ; 8.160 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 7.038 ; 7.148 ; 8.100 ; 8.193 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 7.090 ; 7.164 ; 8.139 ; 8.219 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 7.156 ; 7.260 ; 8.050 ; 8.154 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 7.402 ; 7.481 ; 8.457 ; 8.559 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 6.892 ; 6.984 ; 7.917 ; 8.009 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 6.889 ; 6.982 ; 7.966 ; 8.042 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 6.118 ; 6.239 ; 6.979 ; 7.105 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 6.854 ; 6.976 ; 7.704 ; 7.826 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 7.555 ; 7.818 ; 8.405 ; 8.668 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 6.686 ; 6.853 ; 7.532 ; 7.660 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 7.161 ; 7.360 ; 8.011 ; 8.210 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 7.715 ; 7.798 ; 8.545 ; 8.589 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 7.942 ; 8.055 ; 8.792 ; 8.846 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 7.653 ; 7.895 ; 8.458 ; 8.686 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 6.754 ; 6.924 ; 7.604 ; 7.774 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 6.933 ; 7.013 ; 7.933 ; 8.036 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 6.958 ; 7.068 ; 7.976 ; 8.069 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 7.010 ; 7.084 ; 8.015 ; 8.095 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 7.076 ; 7.180 ; 7.926 ; 8.030 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 7.322 ; 7.401 ; 8.333 ; 8.435 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 6.812 ; 6.904 ; 7.793 ; 7.885 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 6.809 ; 6.902 ; 7.842 ; 7.918 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 6.038 ; 6.159 ; 6.855 ; 6.981 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 6.969 ; 7.091 ; 7.850 ; 7.972 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 7.670 ; 7.933 ; 8.551 ; 8.814 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 6.801 ; 6.968 ; 7.678 ; 7.806 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 7.276 ; 7.475 ; 8.157 ; 8.356 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 7.830 ; 7.913 ; 8.691 ; 8.735 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 8.057 ; 8.170 ; 8.938 ; 8.992 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 7.768 ; 8.010 ; 8.604 ; 8.832 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 6.869 ; 7.039 ; 7.750 ; 7.920 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 7.048 ; 7.128 ; 8.079 ; 8.182 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 7.073 ; 7.183 ; 8.122 ; 8.215 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 7.125 ; 7.199 ; 8.161 ; 8.241 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 7.191 ; 7.295 ; 8.072 ; 8.176 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 7.437 ; 7.516 ; 8.479 ; 8.581 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 6.927 ; 7.019 ; 7.939 ; 8.031 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 6.924 ; 7.017 ; 7.988 ; 8.064 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 6.153 ; 6.274 ; 7.001 ; 7.127 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 6.896 ; 7.018 ; 7.751 ; 7.873 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 7.597 ; 7.860 ; 8.452 ; 8.715 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 6.728 ; 6.895 ; 7.579 ; 7.707 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 7.203 ; 7.402 ; 8.058 ; 8.257 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 7.757 ; 7.840 ; 8.592 ; 8.636 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 7.984 ; 8.097 ; 8.839 ; 8.893 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 7.695 ; 7.937 ; 8.505 ; 8.733 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 6.796 ; 6.966 ; 7.651 ; 7.821 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 6.975 ; 7.055 ; 7.980 ; 8.083 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 7.000 ; 7.110 ; 8.023 ; 8.116 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 7.052 ; 7.126 ; 8.062 ; 8.142 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 7.118 ; 7.222 ; 7.973 ; 8.077 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 7.364 ; 7.443 ; 8.380 ; 8.482 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 6.854 ; 6.946 ; 7.840 ; 7.932 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 6.851 ; 6.944 ; 7.889 ; 7.965 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 6.080 ; 6.201 ; 6.902 ; 7.028 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 6.776 ; 6.898 ; 7.615 ; 7.737 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 7.477 ; 7.740 ; 8.316 ; 8.579 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 6.608 ; 6.775 ; 7.443 ; 7.571 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 7.083 ; 7.282 ; 7.922 ; 8.121 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 7.637 ; 7.720 ; 8.456 ; 8.500 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 7.864 ; 7.977 ; 8.703 ; 8.757 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 7.575 ; 7.817 ; 8.369 ; 8.597 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 6.676 ; 6.846 ; 7.515 ; 7.685 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 6.855 ; 6.935 ; 7.844 ; 7.947 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 6.880 ; 6.990 ; 7.887 ; 7.980 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 6.932 ; 7.006 ; 7.926 ; 8.006 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 6.998 ; 7.102 ; 7.837 ; 7.941 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 7.244 ; 7.323 ; 8.244 ; 8.346 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 6.734 ; 6.826 ; 7.704 ; 7.796 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 6.731 ; 6.824 ; 7.753 ; 7.829 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 5.960 ; 6.081 ; 6.766 ; 6.892 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 6.883 ; 7.005 ; 7.743 ; 7.865 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 7.584 ; 7.847 ; 8.444 ; 8.707 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 6.715 ; 6.882 ; 7.571 ; 7.699 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 7.190 ; 7.389 ; 8.050 ; 8.249 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 7.744 ; 7.827 ; 8.584 ; 8.628 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 7.971 ; 8.084 ; 8.831 ; 8.885 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 7.682 ; 7.924 ; 8.497 ; 8.725 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 6.783 ; 6.953 ; 7.643 ; 7.813 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 6.962 ; 7.042 ; 7.972 ; 8.075 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 6.987 ; 7.097 ; 8.015 ; 8.108 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 7.039 ; 7.113 ; 8.054 ; 8.134 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 7.105 ; 7.209 ; 7.965 ; 8.069 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 7.351 ; 7.430 ; 8.372 ; 8.474 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 6.841 ; 6.933 ; 7.832 ; 7.924 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 6.838 ; 6.931 ; 7.881 ; 7.957 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 6.067 ; 6.188 ; 6.894 ; 7.020 ;
+------------+---------------+-------+-------+-------+-------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 198.623 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                    ; Synchronization Node                                                                                                                                                                                                                                                         ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|hbreak_enabled                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_debug:the_nios2_nios2_oci_debug|monitor_ready ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|hbreak_enabled                                                                                                                                                                                                                 ;
; Synchronization Node    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                      ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                  ; 198.623                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|hbreak_enabled                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.597       ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 99.026       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_debug:the_nios2_nios2_oci_debug|monitor_ready                                                                                                                               ;
; Synchronization Node    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                   ; 198.799                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_debug:the_nios2_nios2_oci_debug|monitor_ready                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.596       ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.203       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 43.241 ; 0.185 ; 48.181   ; 0.493   ; 49.279              ;
;  altera_reserved_tck ; 43.241 ; 0.185 ; 48.181   ; 0.493   ; 49.279              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.003 ; 2.175 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.516 ; 7.758 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.145  ; 0.957  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.421 ; -0.849 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.497 ; 12.531 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.601 ; 6.418 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------+
; Progagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_CLK_50M  ; O_DRAM_CLK    ; 2.132  ;        ;        ; 2.273  ;
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 17.231 ; 17.214 ; 17.859 ; 17.842 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 18.937 ; 18.942 ; 19.565 ; 19.570 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 17.542 ; 17.533 ; 18.170 ; 18.161 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 17.907 ; 17.942 ; 18.535 ; 18.570 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 17.916 ; 17.986 ; 18.544 ; 18.614 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 18.258 ; 18.258 ; 18.886 ; 18.886 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 18.161 ; 18.162 ; 18.789 ; 18.790 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 16.683 ; 16.774 ; 17.311 ; 17.402 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 16.979 ; 16.929 ; 17.607 ; 17.557 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 16.948 ; 16.915 ; 17.567 ; 17.534 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 17.284 ; 17.288 ; 17.903 ; 17.907 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 17.237 ; 17.137 ; 17.856 ; 17.756 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 17.627 ; 17.524 ; 18.246 ; 18.143 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 17.359 ; 17.315 ; 17.978 ; 17.934 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 16.858 ; 16.854 ; 17.477 ; 17.473 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 14.224 ; 14.204 ; 14.843 ; 14.823 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 17.206 ; 17.189 ; 17.780 ; 17.763 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 18.912 ; 18.917 ; 19.486 ; 19.491 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 17.517 ; 17.508 ; 18.091 ; 18.082 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 17.882 ; 17.917 ; 18.456 ; 18.491 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 17.891 ; 17.961 ; 18.465 ; 18.535 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 18.233 ; 18.233 ; 18.807 ; 18.807 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 18.136 ; 18.137 ; 18.710 ; 18.711 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 16.658 ; 16.749 ; 17.232 ; 17.323 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 16.954 ; 16.904 ; 17.528 ; 17.478 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 16.923 ; 16.890 ; 17.488 ; 17.455 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 17.259 ; 17.263 ; 17.824 ; 17.828 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 17.212 ; 17.112 ; 17.777 ; 17.677 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 17.602 ; 17.499 ; 18.167 ; 18.064 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 17.334 ; 17.290 ; 17.899 ; 17.855 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 16.833 ; 16.829 ; 17.398 ; 17.394 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 14.199 ; 14.179 ; 14.764 ; 14.744 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 16.967 ; 16.950 ; 17.564 ; 17.547 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 18.673 ; 18.678 ; 19.270 ; 19.275 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 17.278 ; 17.269 ; 17.875 ; 17.866 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 17.643 ; 17.678 ; 18.240 ; 18.275 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 17.652 ; 17.722 ; 18.249 ; 18.319 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 17.994 ; 17.994 ; 18.591 ; 18.591 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 17.897 ; 17.898 ; 18.494 ; 18.495 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 16.419 ; 16.510 ; 17.016 ; 17.107 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 16.715 ; 16.665 ; 17.312 ; 17.262 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 16.684 ; 16.651 ; 17.272 ; 17.239 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 17.020 ; 17.024 ; 17.608 ; 17.612 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 16.973 ; 16.873 ; 17.561 ; 17.461 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 17.363 ; 17.260 ; 17.951 ; 17.848 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 17.095 ; 17.051 ; 17.683 ; 17.639 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 16.594 ; 16.590 ; 17.182 ; 17.178 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 13.960 ; 13.940 ; 14.548 ; 14.528 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 16.731 ; 16.714 ; 17.293 ; 17.276 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 18.437 ; 18.442 ; 18.999 ; 19.004 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 17.042 ; 17.033 ; 17.604 ; 17.595 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 17.407 ; 17.442 ; 17.969 ; 18.004 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 17.416 ; 17.486 ; 17.978 ; 18.048 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 17.758 ; 17.758 ; 18.320 ; 18.320 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 17.661 ; 17.662 ; 18.223 ; 18.224 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 16.183 ; 16.274 ; 16.745 ; 16.836 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 16.479 ; 16.429 ; 17.041 ; 16.991 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 16.448 ; 16.415 ; 17.001 ; 16.968 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 16.784 ; 16.788 ; 17.337 ; 17.341 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 16.737 ; 16.637 ; 17.290 ; 17.190 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 17.127 ; 17.024 ; 17.680 ; 17.577 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 16.859 ; 16.815 ; 17.412 ; 17.368 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 16.358 ; 16.354 ; 16.911 ; 16.907 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 13.724 ; 13.704 ; 14.277 ; 14.257 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 16.956 ; 16.939 ; 17.503 ; 17.486 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 18.662 ; 18.667 ; 19.209 ; 19.214 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 17.267 ; 17.258 ; 17.814 ; 17.805 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 17.632 ; 17.667 ; 18.179 ; 18.214 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 17.641 ; 17.711 ; 18.188 ; 18.258 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 17.983 ; 17.983 ; 18.530 ; 18.530 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 17.886 ; 17.887 ; 18.433 ; 18.434 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 16.408 ; 16.499 ; 16.955 ; 17.046 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 16.704 ; 16.654 ; 17.251 ; 17.201 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 16.673 ; 16.640 ; 17.211 ; 17.178 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 17.009 ; 17.013 ; 17.547 ; 17.551 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 16.962 ; 16.862 ; 17.500 ; 17.400 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 17.352 ; 17.249 ; 17.890 ; 17.787 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 17.084 ; 17.040 ; 17.622 ; 17.578 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 16.583 ; 16.579 ; 17.121 ; 17.117 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 13.949 ; 13.929 ; 14.487 ; 14.467 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 16.851 ; 16.834 ; 17.413 ; 17.396 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 18.557 ; 18.562 ; 19.119 ; 19.124 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 17.162 ; 17.153 ; 17.724 ; 17.715 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 17.527 ; 17.562 ; 18.089 ; 18.124 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 17.536 ; 17.606 ; 18.098 ; 18.168 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 17.878 ; 17.878 ; 18.440 ; 18.440 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 17.781 ; 17.782 ; 18.343 ; 18.344 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 16.303 ; 16.394 ; 16.865 ; 16.956 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 16.599 ; 16.549 ; 17.161 ; 17.111 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 16.568 ; 16.535 ; 17.121 ; 17.088 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 16.904 ; 16.908 ; 17.457 ; 17.461 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 16.857 ; 16.757 ; 17.410 ; 17.310 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 17.247 ; 17.144 ; 17.800 ; 17.697 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 16.979 ; 16.935 ; 17.532 ; 17.488 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 16.478 ; 16.474 ; 17.031 ; 17.027 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 13.844 ; 13.824 ; 14.397 ; 14.377 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 16.617 ; 16.600 ; 17.155 ; 17.138 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 18.323 ; 18.328 ; 18.861 ; 18.866 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 16.928 ; 16.919 ; 17.466 ; 17.457 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 17.293 ; 17.328 ; 17.831 ; 17.866 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 17.302 ; 17.372 ; 17.840 ; 17.910 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 17.644 ; 17.644 ; 18.182 ; 18.182 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 17.547 ; 17.548 ; 18.085 ; 18.086 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 16.069 ; 16.160 ; 16.607 ; 16.698 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 16.365 ; 16.315 ; 16.903 ; 16.853 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 16.334 ; 16.301 ; 16.863 ; 16.830 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 16.670 ; 16.674 ; 17.199 ; 17.203 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 16.623 ; 16.523 ; 17.152 ; 17.052 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 17.013 ; 16.910 ; 17.542 ; 17.439 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 16.745 ; 16.701 ; 17.274 ; 17.230 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 16.244 ; 16.240 ; 16.773 ; 16.769 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 13.610 ; 13.590 ; 14.139 ; 14.119 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 16.773 ; 16.756 ; 17.340 ; 17.323 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 18.479 ; 18.484 ; 19.046 ; 19.051 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 17.084 ; 17.075 ; 17.651 ; 17.642 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 17.449 ; 17.484 ; 18.016 ; 18.051 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 17.458 ; 17.528 ; 18.025 ; 18.095 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 17.800 ; 17.800 ; 18.367 ; 18.367 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 17.703 ; 17.704 ; 18.270 ; 18.271 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 16.225 ; 16.316 ; 16.792 ; 16.883 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 16.521 ; 16.471 ; 17.088 ; 17.038 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 16.490 ; 16.457 ; 17.048 ; 17.015 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 16.826 ; 16.830 ; 17.384 ; 17.388 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 16.779 ; 16.679 ; 17.337 ; 17.237 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 17.169 ; 17.066 ; 17.727 ; 17.624 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 16.901 ; 16.857 ; 17.459 ; 17.415 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 16.400 ; 16.396 ; 16.958 ; 16.954 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 13.766 ; 13.746 ; 14.324 ; 14.304 ;
+------------+---------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Progagation Delay                                  ;
+------------+---------------+-------+-------+-------+-------+
; Input Port ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+------------+---------------+-------+-------+-------+-------+
; I_CLK_50M  ; O_DRAM_CLK    ; 1.053 ;       ;       ; 1.573 ;
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 7.090 ; 7.212 ; 8.027 ; 8.149 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 7.791 ; 8.054 ; 8.728 ; 8.991 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 6.922 ; 7.089 ; 7.855 ; 7.983 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 7.397 ; 7.596 ; 8.334 ; 8.533 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 7.951 ; 8.034 ; 8.868 ; 8.912 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 8.178 ; 8.291 ; 9.115 ; 9.169 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 7.889 ; 8.131 ; 8.781 ; 9.009 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 6.990 ; 7.160 ; 7.927 ; 8.097 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 7.169 ; 7.249 ; 8.256 ; 8.359 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 7.194 ; 7.304 ; 8.299 ; 8.392 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 7.246 ; 7.320 ; 8.338 ; 8.418 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 7.312 ; 7.416 ; 8.249 ; 8.353 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 7.558 ; 7.637 ; 8.656 ; 8.758 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 7.048 ; 7.140 ; 8.116 ; 8.208 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 7.045 ; 7.138 ; 8.165 ; 8.241 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 6.274 ; 6.395 ; 7.178 ; 7.304 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 7.104 ; 7.226 ; 8.020 ; 8.142 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 7.805 ; 8.068 ; 8.721 ; 8.984 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 6.936 ; 7.103 ; 7.848 ; 7.976 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 7.411 ; 7.610 ; 8.327 ; 8.526 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 7.965 ; 8.048 ; 8.861 ; 8.905 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 8.192 ; 8.305 ; 9.108 ; 9.162 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 7.903 ; 8.145 ; 8.774 ; 9.002 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 7.004 ; 7.174 ; 7.920 ; 8.090 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 7.183 ; 7.263 ; 8.249 ; 8.352 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 7.208 ; 7.318 ; 8.292 ; 8.385 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 7.260 ; 7.334 ; 8.331 ; 8.411 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 7.326 ; 7.430 ; 8.242 ; 8.346 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 7.572 ; 7.651 ; 8.649 ; 8.751 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 7.062 ; 7.154 ; 8.109 ; 8.201 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 7.059 ; 7.152 ; 8.158 ; 8.234 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 6.288 ; 6.409 ; 7.171 ; 7.297 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 6.934 ; 7.056 ; 7.828 ; 7.950 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 7.635 ; 7.898 ; 8.529 ; 8.792 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 6.766 ; 6.933 ; 7.656 ; 7.784 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 7.241 ; 7.440 ; 8.135 ; 8.334 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 7.795 ; 7.878 ; 8.669 ; 8.713 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 8.022 ; 8.135 ; 8.916 ; 8.970 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 7.733 ; 7.975 ; 8.582 ; 8.810 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 6.834 ; 7.004 ; 7.728 ; 7.898 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 7.013 ; 7.093 ; 8.057 ; 8.160 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 7.038 ; 7.148 ; 8.100 ; 8.193 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 7.090 ; 7.164 ; 8.139 ; 8.219 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 7.156 ; 7.260 ; 8.050 ; 8.154 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 7.402 ; 7.481 ; 8.457 ; 8.559 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 6.892 ; 6.984 ; 7.917 ; 8.009 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 6.889 ; 6.982 ; 7.966 ; 8.042 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 6.118 ; 6.239 ; 6.979 ; 7.105 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 6.854 ; 6.976 ; 7.704 ; 7.826 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 7.555 ; 7.818 ; 8.405 ; 8.668 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 6.686 ; 6.853 ; 7.532 ; 7.660 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 7.161 ; 7.360 ; 8.011 ; 8.210 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 7.715 ; 7.798 ; 8.545 ; 8.589 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 7.942 ; 8.055 ; 8.792 ; 8.846 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 7.653 ; 7.895 ; 8.458 ; 8.686 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 6.754 ; 6.924 ; 7.604 ; 7.774 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 6.933 ; 7.013 ; 7.933 ; 8.036 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 6.958 ; 7.068 ; 7.976 ; 8.069 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 7.010 ; 7.084 ; 8.015 ; 8.095 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 7.076 ; 7.180 ; 7.926 ; 8.030 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 7.322 ; 7.401 ; 8.333 ; 8.435 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 6.812 ; 6.904 ; 7.793 ; 7.885 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 6.809 ; 6.902 ; 7.842 ; 7.918 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 6.038 ; 6.159 ; 6.855 ; 6.981 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 6.969 ; 7.091 ; 7.850 ; 7.972 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 7.670 ; 7.933 ; 8.551 ; 8.814 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 6.801 ; 6.968 ; 7.678 ; 7.806 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 7.276 ; 7.475 ; 8.157 ; 8.356 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 7.830 ; 7.913 ; 8.691 ; 8.735 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 8.057 ; 8.170 ; 8.938 ; 8.992 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 7.768 ; 8.010 ; 8.604 ; 8.832 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 6.869 ; 7.039 ; 7.750 ; 7.920 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 7.048 ; 7.128 ; 8.079 ; 8.182 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 7.073 ; 7.183 ; 8.122 ; 8.215 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 7.125 ; 7.199 ; 8.161 ; 8.241 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 7.191 ; 7.295 ; 8.072 ; 8.176 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 7.437 ; 7.516 ; 8.479 ; 8.581 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 6.927 ; 7.019 ; 7.939 ; 8.031 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 6.924 ; 7.017 ; 7.988 ; 8.064 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 6.153 ; 6.274 ; 7.001 ; 7.127 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 6.896 ; 7.018 ; 7.751 ; 7.873 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 7.597 ; 7.860 ; 8.452 ; 8.715 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 6.728 ; 6.895 ; 7.579 ; 7.707 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 7.203 ; 7.402 ; 8.058 ; 8.257 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 7.757 ; 7.840 ; 8.592 ; 8.636 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 7.984 ; 8.097 ; 8.839 ; 8.893 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 7.695 ; 7.937 ; 8.505 ; 8.733 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 6.796 ; 6.966 ; 7.651 ; 7.821 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 6.975 ; 7.055 ; 7.980 ; 8.083 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 7.000 ; 7.110 ; 8.023 ; 8.116 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 7.052 ; 7.126 ; 8.062 ; 8.142 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 7.118 ; 7.222 ; 7.973 ; 8.077 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 7.364 ; 7.443 ; 8.380 ; 8.482 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 6.854 ; 6.946 ; 7.840 ; 7.932 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 6.851 ; 6.944 ; 7.889 ; 7.965 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 6.080 ; 6.201 ; 6.902 ; 7.028 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 6.776 ; 6.898 ; 7.615 ; 7.737 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 7.477 ; 7.740 ; 8.316 ; 8.579 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 6.608 ; 6.775 ; 7.443 ; 7.571 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 7.083 ; 7.282 ; 7.922 ; 8.121 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 7.637 ; 7.720 ; 8.456 ; 8.500 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 7.864 ; 7.977 ; 8.703 ; 8.757 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 7.575 ; 7.817 ; 8.369 ; 8.597 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 6.676 ; 6.846 ; 7.515 ; 7.685 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 6.855 ; 6.935 ; 7.844 ; 7.947 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 6.880 ; 6.990 ; 7.887 ; 7.980 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 6.932 ; 7.006 ; 7.926 ; 8.006 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 6.998 ; 7.102 ; 7.837 ; 7.941 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 7.244 ; 7.323 ; 8.244 ; 8.346 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 6.734 ; 6.826 ; 7.704 ; 7.796 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 6.731 ; 6.824 ; 7.753 ; 7.829 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 5.960 ; 6.081 ; 6.766 ; 6.892 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 6.883 ; 7.005 ; 7.743 ; 7.865 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 7.584 ; 7.847 ; 8.444 ; 8.707 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 6.715 ; 6.882 ; 7.571 ; 7.699 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 7.190 ; 7.389 ; 8.050 ; 8.249 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 7.744 ; 7.827 ; 8.584 ; 8.628 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 7.971 ; 8.084 ; 8.831 ; 8.885 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 7.682 ; 7.924 ; 8.497 ; 8.725 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 6.783 ; 6.953 ; 7.643 ; 7.813 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 6.962 ; 7.042 ; 7.972 ; 8.075 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 6.987 ; 7.097 ; 8.015 ; 8.108 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 7.039 ; 7.113 ; 8.054 ; 8.134 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 7.105 ; 7.209 ; 7.965 ; 8.069 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 7.351 ; 7.430 ; 8.372 ; 8.474 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 6.841 ; 6.933 ; 7.832 ; 7.924 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 6.838 ; 6.931 ; 7.881 ; 7.957 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 6.067 ; 6.188 ; 6.894 ; 7.020 ;
+------------+---------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; vtune               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_out             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ind                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[20]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[21]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_R[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_R[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_R[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_R[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_G[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_G[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_G[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_G[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_B[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_B[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_B[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_B[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_HS            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_VS            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_SD_CLK            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_SD_CMD            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_SD_DAT3           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_EPCS_DCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_EPCS_CSO_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_EPCS_ASDO         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DRAM_ADDR[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DRAM_ADDR[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DRAM_ADDR[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DRAM_ADDR[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DRAM_ADDR[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DRAM_ADDR[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DRAM_ADDR[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DRAM_ADDR[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DRAM_ADDR[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DRAM_ADDR[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DRAM_ADDR[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DRAM_ADDR[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DRAM_BA[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DRAM_BA[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DRAM_CAS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DRAM_CKE          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DRAM_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DRAM_CS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DRAM_DQM[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DRAM_DQM[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DRAM_RAS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DRAM_WE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; beep_out            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; motor               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_LED[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_LED[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_LED[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_LED[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_LED[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_LED[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_LED[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_LED[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_LED[8]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_LED[9]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_USB_DP           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_USB_DM           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PS2_KBCLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PS2_KBDAT        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; I_SLIDE_SWITCH[1]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_SLIDE_SWITCH[2]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_SLIDE_SWITCH[3]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_SLIDE_SWITCH[4]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_SLIDE_SWITCH[5]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_SLIDE_SWITCH[6]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_SLIDE_SWITCH[7]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_SLIDE_SWITCH[8]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_SLIDE_SWITCH[9]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_USB_DP           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_USB_DM           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_PS2_KBCLK        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_PS2_KBDAT        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_DRAM_DQ[0]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_DRAM_DQ[1]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_DRAM_DQ[2]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_DRAM_DQ[3]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_DRAM_DQ[4]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_DRAM_DQ[5]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_DRAM_DQ[6]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_DRAM_DQ[7]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_DRAM_DQ[8]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_DRAM_DQ[9]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_DRAM_DQ[10]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_DRAM_DQ[11]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_DRAM_DQ[12]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_DRAM_DQ[13]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_DRAM_DQ[14]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_DRAM_DQ[15]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_CLK_50M           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_nRESET            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_SLIDE_SWITCH[0]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_EPCS_DATA         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_SD_DAT0           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; I_SD_WP_N           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vtune               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0394 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-10 s                  ; 8.34e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0394 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-10 s                 ; 8.34e-10 s                 ; No                        ; Yes                       ;
; clk_out             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; ind                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0394 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-10 s                  ; 8.34e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0394 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-10 s                 ; 8.34e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0394 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-10 s                  ; 8.34e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0394 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-10 s                 ; 8.34e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0394 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-10 s                  ; 8.34e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0394 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-10 s                 ; 8.34e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.08 V              ; -0.00513 V          ; 0.274 V                              ; 0.267 V                              ; 5.67e-09 s                  ; 4.62e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.08 V             ; -0.00513 V         ; 0.274 V                             ; 0.267 V                             ; 5.67e-09 s                 ; 4.62e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[20]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[21]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_R[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_R[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_R[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_R[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_G[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_G[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_G[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_G[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_B[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_B[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_B[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_B[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_HS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_VS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_SD_CLK            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; O_SD_CMD            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; O_SD_DAT3           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; O_EPCS_DCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.0402 V           ; 0.146 V                              ; 0.156 V                              ; 4.62e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.0402 V          ; 0.146 V                             ; 0.156 V                             ; 4.62e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
; O_EPCS_CSO_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.91e-06 V                   ; 3.08 V              ; -0.00888 V          ; 0.063 V                              ; 0.206 V                              ; 2.34e-09 s                  ; 2.41e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.91e-06 V                  ; 3.08 V             ; -0.00888 V         ; 0.063 V                             ; 0.206 V                             ; 2.34e-09 s                 ; 2.41e-09 s                 ; Yes                       ; Yes                       ;
; O_EPCS_ASDO         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.91e-06 V                   ; 3.08 V              ; -0.00888 V          ; 0.063 V                              ; 0.206 V                              ; 2.34e-09 s                  ; 2.41e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.91e-06 V                  ; 3.08 V             ; -0.00888 V         ; 0.063 V                             ; 0.206 V                             ; 2.34e-09 s                 ; 2.41e-09 s                 ; Yes                       ; Yes                       ;
; O_DRAM_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; O_DRAM_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; O_DRAM_ADDR[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; O_DRAM_ADDR[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; O_DRAM_ADDR[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; O_DRAM_ADDR[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; O_DRAM_ADDR[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; O_DRAM_ADDR[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; O_DRAM_ADDR[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; O_DRAM_ADDR[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; O_DRAM_ADDR[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; O_DRAM_ADDR[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; O_DRAM_BA[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; O_DRAM_BA[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; O_DRAM_CAS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; O_DRAM_CKE          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; O_DRAM_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; O_DRAM_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; O_DRAM_DQM[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; O_DRAM_DQM[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; O_DRAM_RAS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; O_DRAM_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.08 V              ; -0.00596 V          ; 0.305 V                              ; 0.266 V                              ; 5.3e-09 s                   ; 4.39e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.08e-06 V                  ; 3.08 V             ; -0.00596 V         ; 0.305 V                             ; 0.266 V                             ; 5.3e-09 s                  ; 4.39e-09 s                 ; Yes                       ; Yes                       ;
; beep_out            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; motor               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_LED[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_LED[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_LED[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.08 V              ; -0.00513 V          ; 0.274 V                              ; 0.267 V                              ; 5.67e-09 s                  ; 4.62e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.08 V             ; -0.00513 V         ; 0.274 V                             ; 0.267 V                             ; 5.67e-09 s                 ; 4.62e-09 s                 ; No                        ; Yes                       ;
; O_LED[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_LED[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_LED[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_LED[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_LED[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_LED[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_LED[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; IO_USB_DP           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; IO_USB_DM           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; IO_PS2_KBCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; IO_PS2_KBDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; IO_DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; IO_DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; IO_DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; IO_DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.08 V              ; -0.00596 V          ; 0.305 V                              ; 0.266 V                              ; 5.3e-09 s                   ; 4.39e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.08e-06 V                  ; 3.08 V             ; -0.00596 V         ; 0.305 V                             ; 0.266 V                             ; 5.3e-09 s                  ; 4.39e-09 s                 ; Yes                       ; Yes                       ;
; IO_DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; IO_DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; IO_DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; IO_DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; IO_DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; IO_DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; IO_DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; IO_DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; IO_DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; IO_DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; IO_DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; IO_DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.08e-06 V                   ; 3.1 V               ; 9.08e-06 V          ; 0.109 V                              ; 0.153 V                              ; 1.19e-09 s                  ; 3.37e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.08e-06 V                  ; 3.1 V              ; 9.08e-06 V         ; 0.109 V                             ; 0.153 V                             ; 1.19e-09 s                 ; 3.37e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vtune               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.57 V              ; -0.0645 V           ; 0.332 V                              ; 0.165 V                              ; 6.78e-10 s                  ; 6.19e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.57 V             ; -0.0645 V          ; 0.332 V                             ; 0.165 V                             ; 6.78e-10 s                 ; 6.19e-10 s                 ; No                        ; Yes                       ;
; clk_out             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; ind                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; O_FL_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.57 V              ; -0.0645 V           ; 0.332 V                              ; 0.165 V                              ; 6.78e-10 s                  ; 6.19e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.57 V             ; -0.0645 V          ; 0.332 V                             ; 0.165 V                             ; 6.78e-10 s                 ; 6.19e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.57 V              ; -0.0645 V           ; 0.332 V                              ; 0.165 V                              ; 6.78e-10 s                  ; 6.19e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.57 V             ; -0.0645 V          ; 0.332 V                             ; 0.165 V                             ; 6.78e-10 s                 ; 6.19e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.57 V              ; -0.0645 V           ; 0.332 V                              ; 0.165 V                              ; 6.78e-10 s                  ; 6.19e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.57 V             ; -0.0645 V          ; 0.332 V                             ; 0.165 V                             ; 6.78e-10 s                 ; 6.19e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.48 V              ; -0.0136 V           ; 0.352 V                              ; 0.346 V                              ; 4.12e-09 s                  ; 3.34e-09 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.48 V             ; -0.0136 V          ; 0.352 V                             ; 0.346 V                             ; 4.12e-09 s                 ; 3.34e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[20]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[21]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_R[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_R[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_R[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_R[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_G[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_G[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_G[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_G[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_B[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_B[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_B[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_B[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_HS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_VS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_SD_CLK            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; O_SD_CMD            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; O_SD_DAT3           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; O_EPCS_DCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-08 V                   ; 3.58 V              ; -0.0651 V           ; 0.234 V                              ; 0.087 V                              ; 2.93e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-08 V                  ; 3.58 V             ; -0.0651 V          ; 0.234 V                             ; 0.087 V                             ; 2.93e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; O_EPCS_CSO_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.06e-07 V                   ; 3.49 V              ; -0.0269 V           ; 0.266 V                              ; 0.325 V                              ; 1.74e-09 s                  ; 1.77e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 3.06e-07 V                  ; 3.49 V             ; -0.0269 V          ; 0.266 V                             ; 0.325 V                             ; 1.74e-09 s                 ; 1.77e-09 s                 ; No                        ; No                        ;
; O_EPCS_ASDO         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.06e-07 V                   ; 3.49 V              ; -0.0269 V           ; 0.266 V                              ; 0.325 V                              ; 1.74e-09 s                  ; 1.77e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 3.06e-07 V                  ; 3.49 V             ; -0.0269 V          ; 0.266 V                             ; 0.325 V                             ; 1.74e-09 s                 ; 1.77e-09 s                 ; No                        ; No                        ;
; O_DRAM_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; O_DRAM_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; O_DRAM_ADDR[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; O_DRAM_ADDR[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; O_DRAM_ADDR[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; O_DRAM_ADDR[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; O_DRAM_ADDR[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; O_DRAM_ADDR[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; O_DRAM_ADDR[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; O_DRAM_ADDR[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; O_DRAM_ADDR[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; O_DRAM_ADDR[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; O_DRAM_BA[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; O_DRAM_BA[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; O_DRAM_CAS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; O_DRAM_CKE          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; O_DRAM_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; O_DRAM_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; O_DRAM_DQM[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; O_DRAM_DQM[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; O_DRAM_RAS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; O_DRAM_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.48 V              ; -0.0142 V           ; 0.362 V                              ; 0.291 V                              ; 3.89e-09 s                  ; 3.25e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.9e-07 V                   ; 3.48 V             ; -0.0142 V          ; 0.362 V                             ; 0.291 V                             ; 3.89e-09 s                 ; 3.25e-09 s                 ; No                        ; No                        ;
; beep_out            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; motor               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_LED[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_LED[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_LED[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.48 V              ; -0.0136 V           ; 0.352 V                              ; 0.346 V                              ; 4.12e-09 s                  ; 3.34e-09 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.48 V             ; -0.0136 V          ; 0.352 V                             ; 0.346 V                             ; 4.12e-09 s                 ; 3.34e-09 s                 ; No                        ; Yes                       ;
; O_LED[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_LED[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_LED[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_LED[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_LED[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_LED[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_LED[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; IO_USB_DP           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; IO_USB_DM           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; IO_PS2_KBCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; IO_PS2_KBDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; IO_DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; IO_DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; IO_DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; IO_DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.48 V              ; -0.0142 V           ; 0.362 V                              ; 0.291 V                              ; 3.89e-09 s                  ; 3.25e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.9e-07 V                   ; 3.48 V             ; -0.0142 V          ; 0.362 V                             ; 0.291 V                             ; 3.89e-09 s                 ; 3.25e-09 s                 ; No                        ; No                        ;
; IO_DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; IO_DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; IO_DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; IO_DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; IO_DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; IO_DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; IO_DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; IO_DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; IO_DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; IO_DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; IO_DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; IO_DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.66e-07 V                   ; 3.51 V              ; -0.00919 V          ; 0.247 V                              ; 0.285 V                              ; 8.78e-10 s                  ; 2.48e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 5.66e-07 V                  ; 3.51 V             ; -0.00919 V         ; 0.247 V                             ; 0.285 V                             ; 8.78e-10 s                 ; 2.48e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 5747     ; 0        ; 52       ; 3        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 5747     ; 0        ; 52       ; 3        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 306      ; 0        ; 3        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 306      ; 0        ; 3        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 36    ; 36   ;
; Unconstrained Input Port Paths  ; 3785  ; 3785 ;
; Unconstrained Output Ports      ; 84    ; 84   ;
; Unconstrained Output Port Paths ; 1609  ; 1609 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File rtl/altip/alt_vram_16.qip not found
    Info (125063): set_global_assignment -name QIP_FILE rtl/altip/alt_vram_16.qip
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jun 10 22:09:25 2012
Info: Command: quartus_sta pc-8001onDE0 -c pc
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "pc8001_sub_system_reset_clk_1_domain_synch_module" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name CUT ON -from * -to data_in_d1 -entity pc8001_sub_system_reset_clk_1_domain_synch_module -tag quartusii was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'rtl/sub_system/nios2.sdc'
Info (332104): Reading SDC File: 'c:/altera/11.1sp1/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc'
Warning (332125): Found combinational loop of 340 nodes
    Warning (332126): Node "Z80|i[3]~8|combout"
    Warning (332126): Node "Z80|comb~20|datad"
    Warning (332126): Node "Z80|comb~20|combout"
    Warning (332126): Node "Z80|comb~21|datad"
    Warning (332126): Node "Z80|comb~21|combout"
    Warning (332126): Node "Z80|comb~24|dataa"
    Warning (332126): Node "Z80|comb~24|combout"
    Warning (332126): Node "Z80|selal[0]~1|datad"
    Warning (332126): Node "Z80|selal[0]~1|combout"
    Warning (332126): Node "Z80|selah[0]~1|datac"
    Warning (332126): Node "Z80|selah[0]~1|combout"
    Warning (332126): Node "Z80|Mux8~0|dataa"
    Warning (332126): Node "Z80|Mux8~0|combout"
    Warning (332126): Node "Z80|Mux8~1|datab"
    Warning (332126): Node "Z80|Mux8~1|combout"
    Warning (332126): Node "w_ram_ce~1|datad"
    Warning (332126): Node "w_ram_ce~1|combout"
    Warning (332126): Node "w_ram_ce~2|datad"
    Warning (332126): Node "w_ram_ce~2|combout"
    Warning (332126): Node "cpu_data_in[2]~5|datab"
    Warning (332126): Node "cpu_data_in[2]~5|combout"
    Warning (332126): Node "Z80|reg_adrl|q[2]~2|datad"
    Warning (332126): Node "Z80|reg_adrl|q[2]~2|combout"
    Warning (332126): Node "Z80|i[2]~6|datac"
    Warning (332126): Node "Z80|i[2]~6|combout"
    Warning (332126): Node "Z80|incdec8|datab"
    Warning (332126): Node "Z80|incdec8|combout"
    Warning (332126): Node "Z80|comb~15|datac"
    Warning (332126): Node "Z80|comb~15|combout"
    Warning (332126): Node "Z80|comb~19|datac"
    Warning (332126): Node "Z80|comb~19|combout"
    Warning (332126): Node "Z80|sela_hl~2|datad"
    Warning (332126): Node "Z80|sela_hl~2|combout"
    Warning (332126): Node "Z80|selal[1]~0|datac"
    Warning (332126): Node "Z80|selal[1]~0|combout"
    Warning (332126): Node "Z80|selah[1]~3|datab"
    Warning (332126): Node "Z80|selah[1]~3|combout"
    Warning (332126): Node "Z80|Mux8~0|datab"
    Warning (332126): Node "Z80|Mux8~2|datac"
    Warning (332126): Node "Z80|Mux8~2|combout"
    Warning (332126): Node "Z80|Mux8~3|dataa"
    Warning (332126): Node "Z80|Mux8~3|combout"
    Warning (332126): Node "w_ram_ce~1|dataa"
    Warning (332126): Node "Z80|Mux8~3|datab"
    Warning (332126): Node "Z80|selal[2]~6|datac"
    Warning (332126): Node "Z80|selal[2]~6|combout"
    Warning (332126): Node "w_ram_ce~1|datac"
    Warning (332126): Node "Z80|i_cpblock|datac"
    Warning (332126): Node "Z80|i_cpblock|combout"
    Warning (332126): Node "Z80|comb~18|datad"
    Warning (332126): Node "Z80|comb~18|combout"
    Warning (332126): Node "Z80|comb~19|dataa"
    Warning (332126): Node "Z80|comb~20|datac"
    Warning (332126): Node "Z80|i_inblock|datac"
    Warning (332126): Node "Z80|i_inblock|combout"
    Warning (332126): Node "Z80|sela_hl~1|dataa"
    Warning (332126): Node "Z80|sela_hl~1|combout"
    Warning (332126): Node "Z80|sela_hl~2|datac"
    Warning (332126): Node "Z80|sela_hl~0|datac"
    Warning (332126): Node "Z80|sela_hl~0|combout"
    Warning (332126): Node "Z80|sela_hl~1|datab"
    Warning (332126): Node "Z80|Decoder2~1|datab"
    Warning (332126): Node "Z80|Decoder2~1|combout"
    Warning (332126): Node "Z80|i_rs_hl~0|datac"
    Warning (332126): Node "Z80|i_rs_hl~0|combout"
    Warning (332126): Node "Z80|comb~15|datab"
    Warning (332126): Node "Z80|al_hl~0|dataa"
    Warning (332126): Node "Z80|al_hl~0|combout"
    Warning (332126): Node "Z80|comb~19|datab"
    Warning (332126): Node "Z80|comb~18|datac"
    Warning (332126): Node "Z80|i_setres_hl~0|dataa"
    Warning (332126): Node "Z80|i_setres_hl~0|combout"
    Warning (332126): Node "Z80|comb~19|datad"
    Warning (332126): Node "Z80|comb~14|datad"
    Warning (332126): Node "Z80|comb~14|combout"
    Warning (332126): Node "Z80|sela_hl~2|dataa"
    Warning (332126): Node "Z80|i_ldrhl~1|datab"
    Warning (332126): Node "Z80|i_ldrhl~1|combout"
    Warning (332126): Node "Z80|comb~27|datac"
    Warning (332126): Node "Z80|comb~27|combout"
    Warning (332126): Node "Z80|reg_l|q~2|datac"
    Warning (332126): Node "Z80|reg_l|q~2|combout"
    Warning (332126): Node "Z80|reg_h|Mux0~0|datac"
    Warning (332126): Node "Z80|reg_h|Mux0~0|combout"
    Warning (332126): Node "Z80|reg_h|Mux0~1|datab"
    Warning (332126): Node "Z80|reg_h|Mux0~1|combout"
    Warning (332126): Node "Z80|Mux8~0|datad"
    Warning (332126): Node "Z80|reg_h|Mux0~1|dataa"
    Warning (332126): Node "Z80|reg_l|q~1|datab"
    Warning (332126): Node "Z80|reg_l|q~1|combout"
    Warning (332126): Node "Z80|reg_h|Mux0~0|dataa"
    Warning (332126): Node "Z80|i_ldhlr~0|datab"
    Warning (332126): Node "Z80|i_ldhlr~0|combout"
    Warning (332126): Node "Z80|comb~27|datab"
    Warning (332126): Node "Z80|i_ldblock|datac"
    Warning (332126): Node "Z80|i_ldblock|combout"
    Warning (332126): Node "Z80|sela_de~0|dataa"
    Warning (332126): Node "Z80|sela_de~0|combout"
    Warning (332126): Node "Z80|sela_de~1|datad"
    Warning (332126): Node "Z80|sela_de~1|combout"
    Warning (332126): Node "Z80|selal[0]~1|datac"
    Warning (332126): Node "Z80|selal[2]~6|dataa"
    Warning (332126): Node "Z80|i_neg~0|datab"
    Warning (332126): Node "Z80|i_neg~0|combout"
    Warning (332126): Node "Z80|imm2~0|dataa"
    Warning (332126): Node "Z80|imm2~0|combout"
    Warning (332126): Node "Z80|comb~23|datab"
    Warning (332126): Node "Z80|comb~23|combout"
    Warning (332126): Node "Z80|comb~24|datac"
    Warning (332126): Node "Z80|Decoder2~2|datab"
    Warning (332126): Node "Z80|Decoder2~2|combout"
    Warning (332126): Node "Z80|i_rd|datac"
    Warning (332126): Node "Z80|i_rd|combout"
    Warning (332126): Node "Z80|comb~18|dataa"
    Warning (332126): Node "Z80|comb~23|dataa"
    Warning (332126): Node "Z80|Decoder2~5|datab"
    Warning (332126): Node "Z80|Decoder2~5|combout"
    Warning (332126): Node "Z80|imm2~0|datad"
    Warning (332126): Node "Z80|retin~0|datad"
    Warning (332126): Node "Z80|retin~0|combout"
    Warning (332126): Node "Z80|comb~22|datac"
    Warning (332126): Node "Z80|comb~22|combout"
    Warning (332126): Node "Z80|comb~24|datad"
    Warning (332126): Node "Z80|Decoder2~3|datab"
    Warning (332126): Node "Z80|Decoder2~3|combout"
    Warning (332126): Node "Z80|selal[2]~3|dataa"
    Warning (332126): Node "Z80|selal[2]~3|combout"
    Warning (332126): Node "Z80|selal[2]~4|dataa"
    Warning (332126): Node "Z80|selal[2]~4|combout"
    Warning (332126): Node "Z80|selal[2]~6|datab"
    Warning (332126): Node "Z80|i_ret~2|datab"
    Warning (332126): Node "Z80|i_ret~2|combout"
    Warning (332126): Node "Z80|comb~22|datab"
    Warning (332126): Node "Z80|Decoder2~7|datab"
    Warning (332126): Node "Z80|Decoder2~7|combout"
    Warning (332126): Node "Z80|selal[2]~3|datab"
    Warning (332126): Node "Z80|i_ldade~2|dataa"
    Warning (332126): Node "Z80|i_ldade~2|combout"
    Warning (332126): Node "Z80|selah[0]~0|datab"
    Warning (332126): Node "Z80|selah[0]~0|combout"
    Warning (332126): Node "Z80|selah[0]~1|datab"
    Warning (332126): Node "Z80|sela_de~0|datac"
    Warning (332126): Node "Z80|comb~25|datac"
    Warning (332126): Node "Z80|comb~25|combout"
    Warning (332126): Node "Z80|selah[0]~0|dataa"
    Warning (332126): Node "Z80|selal[2]~4|datab"
    Warning (332126): Node "Z80|sela_de~1|dataa"
    Warning (332126): Node "Z80|xy3|datac"
    Warning (332126): Node "Z80|xy3|combout"
    Warning (332126): Node "Z80|selal[2]~5|datad"
    Warning (332126): Node "Z80|selal[2]~5|combout"
    Warning (332126): Node "Z80|selal[2]~6|datad"
    Warning (332126): Node "Z80|Decoder2~4|datab"
    Warning (332126): Node "Z80|Decoder2~4|combout"
    Warning (332126): Node "Z80|i_ldnndd|datad"
    Warning (332126): Node "Z80|i_ldnndd|combout"
    Warning (332126): Node "Z80|comb~25|datab"
    Warning (332126): Node "Z80|selah[1]~3|dataa"
    Warning (332126): Node "Z80|i_exsphl|datad"
    Warning (332126): Node "Z80|i_exsphl|combout"
    Warning (332126): Node "Z80|comb~22|dataa"
    Warning (332126): Node "Z80|i_lddd_nn|datad"
    Warning (332126): Node "Z80|i_lddd_nn|combout"
    Warning (332126): Node "Z80|selah[0]~0|datad"
    Warning (332126): Node "cpu_data_in[1]~0|dataa"
    Warning (332126): Node "cpu_data_in[1]~0|combout"
    Warning (332126): Node "Z80|reg_adrl|q[1]~1|dataa"
    Warning (332126): Node "Z80|reg_adrl|q[1]~1|combout"
    Warning (332126): Node "Z80|i[1]~1|dataa"
    Warning (332126): Node "Z80|i[1]~1|combout"
    Warning (332126): Node "Z80|incdec8|dataa"
    Warning (332126): Node "Z80|i_cpblock|datad"
    Warning (332126): Node "Z80|comb~20|datab"
    Warning (332126): Node "Z80|i_inblock|datad"
    Warning (332126): Node "Z80|sela_hl~0|datad"
    Warning (332126): Node "Z80|Decoder2~1|dataa"
    Warning (332126): Node "Z80|i_ldblock|datad"
    Warning (332126): Node "Z80|i_neg~0|dataa"
    Warning (332126): Node "Z80|Decoder2~2|dataa"
    Warning (332126): Node "Z80|Decoder2~5|dataa"
    Warning (332126): Node "Z80|Decoder2~3|dataa"
    Warning (332126): Node "Z80|Decoder2~7|dataa"
    Warning (332126): Node "Z80|i_ldade~2|datab"
    Warning (332126): Node "Z80|xy3|datad"
    Warning (332126): Node "Z80|Decoder2~4|dataa"
    Warning (332126): Node "cpu_data_in[6]~3|datab"
    Warning (332126): Node "cpu_data_in[6]~3|combout"
    Warning (332126): Node "Z80|reg_adrl|q[6]~6|datac"
    Warning (332126): Node "Z80|reg_adrl|q[6]~6|combout"
    Warning (332126): Node "Z80|i[6]~4|dataa"
    Warning (332126): Node "Z80|i[6]~4|combout"
    Warning (332126): Node "Z80|comb~16|datad"
    Warning (332126): Node "Z80|comb~16|combout"
    Warning (332126): Node "Z80|comb~18|datab"
    Warning (332126): Node "Z80|i_rs_hl~0|datad"
    Warning (332126): Node "Z80|al_hl~0|datac"
    Warning (332126): Node "Z80|i_halt~0|datad"
    Warning (332126): Node "Z80|i_halt~0|combout"
    Warning (332126): Node "Z80|comb~14|dataa"
    Warning (332126): Node "Z80|i_ldrhl~1|dataa"
    Warning (332126): Node "Z80|i_ldhlr~0|dataa"
    Warning (332126): Node "Z80|Decoder0~4|datab"
    Warning (332126): Node "Z80|Decoder0~4|combout"
    Warning (332126): Node "Z80|selah[1]~2|datad"
    Warning (332126): Node "Z80|selah[1]~2|combout"
    Warning (332126): Node "Z80|selah[1]~3|datac"
    Warning (332126): Node "Z80|comb~13|datad"
    Warning (332126): Node "Z80|comb~13|combout"
    Warning (332126): Node "Z80|i_cpblock|dataa"
    Warning (332126): Node "Z80|i_inblock|dataa"
    Warning (332126): Node "Z80|sela_hl~0|dataa"
    Warning (332126): Node "Z80|i_ldblock|dataa"
    Warning (332126): Node "Z80|xy3|dataa"
    Warning (332126): Node "Z80|hv2~0|datad"
    Warning (332126): Node "Z80|hv2~0|combout"
    Warning (332126): Node "Z80|incdec8|datad"
    Warning (332126): Node "Z80|comb~14|datac"
    Warning (332126): Node "Z80|i_ldade~2|datac"
    Warning (332126): Node "Z80|comb~67|datad"
    Warning (332126): Node "Z80|comb~67|combout"
    Warning (332126): Node "Z80|comb~21|dataa"
    Warning (332126): Node "Z80|selah[1]~2|dataa"
    Warning (332126): Node "Z80|imm2~0|datab"
    Warning (332126): Node "Z80|comb~23|datac"
    Warning (332126): Node "Z80|i_ret~2|datac"
    Warning (332126): Node "Z80|i_exsphl|dataa"
    Warning (332126): Node "Z80|comb~17|datab"
    Warning (332126): Node "Z80|comb~17|combout"
    Warning (332126): Node "Z80|i_rd|dataa"
    Warning (332126): Node "Z80|i_ldnndd|datac"
    Warning (332126): Node "Z80|selal[2]~3|datad"
    Warning (332126): Node "Z80|retin~0|datab"
    Warning (332126): Node "Z80|i_lddd_nn|datab"
    Warning (332126): Node "cpu_data_in[7]~2|dataa"
    Warning (332126): Node "cpu_data_in[7]~2|combout"
    Warning (332126): Node "Z80|reg_adrl|q[7]~7|dataa"
    Warning (332126): Node "Z80|reg_adrl|q[7]~7|combout"
    Warning (332126): Node "Z80|Decoder0~4|datad"
    Warning (332126): Node "Z80|i[7]~3|dataa"
    Warning (332126): Node "Z80|i[7]~3|combout"
    Warning (332126): Node "Z80|comb~16|dataa"
    Warning (332126): Node "Z80|i_rs_hl~0|dataa"
    Warning (332126): Node "Z80|al_hl~0|datad"
    Warning (332126): Node "Z80|i_setres_hl~0|datad"
    Warning (332126): Node "Z80|i_halt~0|dataa"
    Warning (332126): Node "Z80|comb~13|dataa"
    Warning (332126): Node "Z80|hv2~0|dataa"
    Warning (332126): Node "Z80|comb~67|dataa"
    Warning (332126): Node "Z80|comb~17|dataa"
    Warning (332126): Node "cpu_data_in[5]~1|datac"
    Warning (332126): Node "cpu_data_in[5]~1|combout"
    Warning (332126): Node "Z80|reg_adrl|q[5]~5|datad"
    Warning (332126): Node "Z80|reg_adrl|q[5]~5|combout"
    Warning (332126): Node "Z80|Decoder1~15|datac"
    Warning (332126): Node "Z80|Decoder1~15|combout"
    Warning (332126): Node "Z80|selal[2]~4|datac"
    Warning (332126): Node "Z80|i_ret~2|dataa"
    Warning (332126): Node "Z80|comb~66|datac"
    Warning (332126): Node "Z80|comb~66|combout"
    Warning (332126): Node "Z80|i_rd|datab"
    Warning (332126): Node "Z80|i[5]~2|datac"
    Warning (332126): Node "Z80|i[5]~2|combout"
    Warning (332126): Node "Z80|comb~26|datac"
    Warning (332126): Node "Z80|comb~26|combout"
    Warning (332126): Node "Z80|selah[0]~0|datac"
    Warning (332126): Node "Z80|Decoder1~8|datad"
    Warning (332126): Node "Z80|Decoder1~8|combout"
    Warning (332126): Node "Z80|comb~15|datad"
    Warning (332126): Node "Z80|comb~14|datab"
    Warning (332126): Node "Z80|i_ldrhl~1|datad"
    Warning (332126): Node "Z80|i_ldhlr~0|datad"
    Warning (332126): Node "Z80|Decoder1~11|datad"
    Warning (332126): Node "Z80|Decoder1~11|combout"
    Warning (332126): Node "Z80|sela_de~0|datad"
    Warning (332126): Node "Z80|selah[1]~2|datab"
    Warning (332126): Node "Z80|Decoder1~12|datad"
    Warning (332126): Node "Z80|Decoder1~12|combout"
    Warning (332126): Node "Z80|selah[1]~2|datac"
    Warning (332126): Node "Z80|sela_de~1|datac"
    Warning (332126): Node "Z80|comb~13|datab"
    Warning (332126): Node "Z80|Decoder1~9|datac"
    Warning (332126): Node "Z80|Decoder1~9|combout"
    Warning (332126): Node "Z80|comb~25|datad"
    Warning (332126): Node "Z80|i_exsphl|datac"
    Warning (332126): Node "Z80|Decoder1~10|datad"
    Warning (332126): Node "Z80|Decoder1~10|combout"
    Warning (332126): Node "Z80|imm2~0|datac"
    Warning (332126): Node "Z80|retin~0|dataa"
    Warning (332126): Node "cpu_data_in[4]~6|datab"
    Warning (332126): Node "cpu_data_in[4]~6|combout"
    Warning (332126): Node "Z80|reg_adrl|q[4]~4|datac"
    Warning (332126): Node "Z80|reg_adrl|q[4]~4|combout"
    Warning (332126): Node "Z80|i[4]~7|dataa"
    Warning (332126): Node "Z80|i[4]~7|combout"
    Warning (332126): Node "Z80|comb~26|datab"
    Warning (332126): Node "Z80|Decoder1~8|datab"
    Warning (332126): Node "Z80|Decoder1~11|datab"
    Warning (332126): Node "Z80|Decoder1~12|datab"
    Warning (332126): Node "Z80|Decoder1~15|dataa"
    Warning (332126): Node "Z80|Decoder1~9|dataa"
    Warning (332126): Node "Z80|Decoder1~10|datab"
    Warning (332126): Node "Z80|comb~66|dataa"
    Warning (332126): Node "Z80|retin~0|datac"
    Warning (332126): Node "cpu_data_in[3]~7|datab"
    Warning (332126): Node "cpu_data_in[3]~7|combout"
    Warning (332126): Node "Z80|reg_adrl|q[3]~3|datad"
    Warning (332126): Node "Z80|reg_adrl|q[3]~3|combout"
    Warning (332126): Node "Z80|i[3]~8|datac"
    Warning (332126): Node "cpu_data_in[0]~4|datac"
    Warning (332126): Node "cpu_data_in[0]~4|combout"
    Warning (332126): Node "Z80|reg_adrl|q[0]~0|datab"
    Warning (332126): Node "Z80|reg_adrl|q[0]~0|combout"
    Warning (332126): Node "Z80|i[0]~5|datab"
    Warning (332126): Node "Z80|i[0]~5|combout"
    Warning (332126): Node "Z80|i_cpblock|datab"
    Warning (332126): Node "Z80|comb~20|dataa"
    Warning (332126): Node "Z80|i_inblock|datab"
    Warning (332126): Node "Z80|sela_hl~0|datab"
    Warning (332126): Node "Z80|Decoder2~1|datad"
    Warning (332126): Node "Z80|i_ldblock|datab"
    Warning (332126): Node "Z80|selal[2]~5|dataa"
    Warning (332126): Node "Z80|i_neg~0|datad"
    Warning (332126): Node "Z80|Decoder2~2|datad"
    Warning (332126): Node "Z80|Decoder2~5|datad"
    Warning (332126): Node "Z80|Decoder2~3|datad"
    Warning (332126): Node "Z80|Decoder2~7|datad"
    Warning (332126): Node "Z80|i_ldade~2|datad"
    Warning (332126): Node "Z80|Decoder2~4|datad"
    Warning (332126): Node "Z80|Mux8~2|dataa"
    Warning (332126): Node "Z80|Mux8~1|dataa"
    Warning (332126): Node "Z80|selal[1]~0|datad"
    Warning (332126): Node "Z80|comb~26|dataa"
    Warning (332126): Node "Z80|i_ldnndd|datab"
    Warning (332126): Node "Z80|Decoder1~8|datac"
    Warning (332126): Node "Z80|Decoder1~11|dataa"
    Warning (332126): Node "Z80|Decoder1~12|dataa"
    Warning (332126): Node "Z80|Decoder1~9|datab"
    Warning (332126): Node "Z80|Decoder1~10|dataa"
    Warning (332126): Node "Z80|i_ret~2|datad"
    Warning (332126): Node "Z80|i_lddd_nn|dataa"
Critical Warning (332081): Design contains combinational loop of 340 nodes. Estimating the delays through the loop.
Warning (332060): Node: I_CLK_50M was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_a was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_b was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: system_clk|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: SUB_SYSTEM|the_sub_system_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: SUB_SYSTEM|the_sub_system_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: SUB_SYSTEM|the_sub_system_pll|sd1|pll7|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: SUB_SYSTEM|the_sub_system_pll|sd1|pll7|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 43.241
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    43.241         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.358         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.181
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.181         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.885
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.885         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.483
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.483         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 197.472 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: I_CLK_50M was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_a was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_b was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: system_clk|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: SUB_SYSTEM|the_sub_system_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: SUB_SYSTEM|the_sub_system_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: SUB_SYSTEM|the_sub_system_pll|sd1|pll7|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: SUB_SYSTEM|the_sub_system_pll|sd1|pll7|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 44.008
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    44.008         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.310
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.310         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.444
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.444         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.789
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.789         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.426
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.426         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 197.747 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: I_CLK_50M was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_a was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_b was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: system_clk|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: SUB_SYSTEM|the_sub_system_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: SUB_SYSTEM|the_sub_system_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: SUB_SYSTEM|the_sub_system_pll|sd1|pll7|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: SUB_SYSTEM|the_sub_system_pll|sd1|pll7|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 46.491
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    46.491         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.185
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.185         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 49.262
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.262         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.493
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.493         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.279
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.279         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 198.623 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 385 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Sun Jun 10 22:09:34 2012
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


