<div id="pf30a" class="pf w0 h0" data-page-no="30a"><div class="pc pc30a w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg30a.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">41.2.6<span class="_ _b"> </span>Port Data Direction Register (GPIO<span class="ff7 ws24e">x</span>_PDDR)</div><div class="t m0 x9 hf ybf ff3 fs5 fc0 sc0 ls0 ws0">The PDDR configures the individual port pins for input or output.</div><div class="t m0 x9 h7 y8e2 ff2 fs4 fc0 sc0 ls0 ws0">Address: Base address + 14h offset</div><div class="t m0 x2c h1d y3373 ff2 fsd fc0 sc0 ls0 ws1ab">Bit<span class="_ _68"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10<span class="_ _8f"> </span>9<span class="_ _7"> </span>8<span class="_ _7"> </span>7<span class="_ _7"> </span>6<span class="_ _28"> </span>5<span class="_ _7"> </span>4<span class="_ _7"> </span>3<span class="_ _7"> </span>2<span class="_ _28"> </span>1<span class="_ _7"> </span>0</div><div class="t m0 x9a h1d y3374 ff2 fsd fc0 sc0 ls1f0">R<span class="fs4 ls0 v17">PDD</span></div><div class="t m0 x89 h1d y3375 ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x11d h73 y3376 ff2 fsd fc0 sc0 ls0 ws25d">Reset <span class="fs4 ws25e v10">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 xd8 h9 y3377 ff1 fs2 fc0 sc0 ls0 ws20b">GPIO<span class="ff7">x</span><span class="ws0">_PDDR field descriptions</span></div><div class="t m0 x12c h10 y3378 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x3a h7 y3379 ff2 fs4 fc0 sc0 ls0">31â€“0</div><div class="t m0 x12c h7 y337a ff2 fs4 fc0 sc0 ls0">PDD</div><div class="t m0 x83 h7 y3379 ff2 fs4 fc0 sc0 ls0 ws0">Port Data Direction</div><div class="t m0 x83 h7 y337b ff2 fs4 fc0 sc0 ls0 ws0">Configures individual port pins for input or output.</div><div class="t m0 x83 h7 y445a ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Pin is configured as general-purpose input, for the GPIO function.</div><div class="t m0 x83 h7 y445b ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Pin is configured as general-purpose output, for the GPIO function.</div><div class="t m0 x9 hd y445c ff1 fs7 fc0 sc0 ls0 ws0">41.3<span class="_ _b"> </span>FGPIO memory map and register definition</div><div class="t m0 x9 hf y24d1 ff3 fs5 fc0 sc0 ls0 ws0">Any read or write access to the FGPIO memory space that is outside the valid memory</div><div class="t m0 x9 hf y24d2 ff3 fs5 fc0 sc0 ls0 ws0">map results in a bus error. All register accesses complete with zero wait states, except</div><div class="t m0 x9 hf y41b7 ff3 fs5 fc0 sc0 ls0 ws0">error accesses which complete with one wait state.</div><div class="t m0 x10e h8 y445d ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf ya51 ff3 fs5 fc0 sc0 ls0 ws0">For simplicity, each FGPIO port&apos;s registers appear with the</div><div class="t m0 x3e hf ya52 ff3 fs5 fc0 sc0 ls0 ws0">same width of 32 bits, corresponding to 32 pins. The actual</div><div class="t m0 x3e hf ya53 ff3 fs5 fc0 sc0 ls0 ws0">number of pins per port (and therefore the number of usable</div><div class="t m0 x3e hf y445e ff3 fs5 fc0 sc0 ls0 ws0">control bits per port register) is chip-specific. Refer to the Chip</div><div class="t m0 x3e hf y445f ff3 fs5 fc0 sc0 ls0 ws0">Configuration chapter to see the exact control bits for the non-</div><div class="t m0 x3e hf y4460 ff3 fs5 fc0 sc0 ls0 ws0">identical port instance.</div><div class="t m0 x42 h9 y4461 ff1 fs2 fc0 sc0 ls0 ws0">FGPIO memory map</div><div class="t m0 x88 h10 y4462 ff1 fs4 fc0 sc0 ls0">Absolute</div><div class="t m0 x33 h10 y4463 ff1 fs4 fc0 sc0 ls0">address</div><div class="t m0 x50 h10 y4464 ff1 fs4 fc0 sc0 ls0">(hex)</div><div class="t m0 x30 h6f y4463 ff1 fs4 fc0 sc0 ls0 ws0">Register name<span class="_ _20"> </span><span class="v14">Width</span></div><div class="t m0 x78 h70 y4465 ff1 fs4 fc0 sc0 ls0 ws0">(in bits)<span class="_ _110"> </span><span class="v14">Access<span class="_ _90"> </span>Reset value<span class="_ _20f"> </span><span class="v14">Section/</span></span></div><div class="t m0 x12e h10 y4465 ff1 fs4 fc0 sc0 ls0">page</div><div class="t m0 x9a h7 y4466 ff2 fs4 fc0 sc0 ls0 ws0">F80F_F000<span class="_ _1a"> </span>Port Data Output Register (FGPIOA_PDOR)<span class="_ _8a"> </span>32<span class="_ _14b"> </span>R/W<span class="_ _6"> </span>0000_0000h<span class="_ _7"> </span><span class="fc1">41.3.1/780</span></div><div class="t m0 x9a h7 y4467 ff2 fs4 fc0 sc0 ls0 ws0">F80F_F004<span class="_ _1a"> </span>Port Set Output Register (FGPIOA_PSOR)<span class="_ _82"> </span>32</div><div class="t m0 x54 h7 y4468 ff2 fs4 fc0 sc0 ls0">W</div><div class="t m0 x12f h7 y4467 ff2 fs4 fc0 sc0 ls0">(always</div><div class="t m0 x130 h7 y4469 ff2 fs4 fc0 sc0 ls0 ws0">reads 0)</div><div class="t m0 xe1 h7 y4467 ff2 fs4 fc0 sc0 ls0 ws24d">0000_0000h <span class="fc1">41.3.2/781</span></div><div class="t m0 x1b h7 y446a ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">FGPIO memory map and register definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">778<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf30a" data-dest-detail='[778,"XYZ",null,537.7,null]'><div class="d m1" style="border-style:none;position:absolute;left:304.137000px;bottom:603.450000px;width:18.999000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf30c" data-dest-detail='[780,"XYZ",null,483.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:143.850000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf30d" data-dest-detail='[781,"XYZ",null,711.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:117.350000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
