{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 11:54:36 2007 " "Info: Processing started: Wed May 02 11:54:36 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file part1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part1-Structure " "Info: Found design unit 1: part1-Structure" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise2/solutions/part1.VHDL/part1.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd7seg-Structure " "Info: Found design unit 2: bcd7seg-Structure" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise2/solutions/part1.VHDL/part1.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Info: Found entity 1: part1" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise2/solutions/part1.VHDL/part1.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 bcd7seg " "Info: Found entity 2: bcd7seg" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise2/solutions/part1.VHDL/part1.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "part1 " "Info: Elaborating entity \"part1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7seg bcd7seg:digit3 " "Info: Elaborating entity \"bcd7seg\" for hierarchy \"bcd7seg:digit3\"" {  } { { "part1.vhd" "digit3" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise2/solutions/part1.VHDL/part1.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "88 " "Info: Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "44 " "Info: Implemented 44 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "28 " "Info: Implemented 28 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "141 " "Info: Allocated 141 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 11:54:39 2007 " "Info: Processing ended: Wed May 02 11:54:39 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
