# freezing-spice
A pipelined RISCV implementation in VHDL
