// Seed: 1795755070
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    output wor   id_1,
    input  logic id_2
);
  assign #1 id_1[1] = ~id_2;
endmodule
