INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/CPUTOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUTOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpusim
