EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# S70KL1281-pkl_memory
#
DEF S70KL1281-pkl_memory U 0 40 Y Y 1 F N
F0 "U" 0 800 50 H V C CNN
F1 "S70KL1281-pkl_memory" 0 -800 50 H V C CNN
F2 "pkl_housings_bga:BGA-24_5x5_6.0x8.0mm" 600 -900 50 H I C CNN
F3 "http://www.cypress.com/file/183506/download" 0 -900 50 H I C CNN
F4 "ANY" 0 0 50 H I C CNN "Source"
DRAW
S -400 750 400 -750 0 1 0 N
X RFU A2 600 -500 200 L 50 50 1 1 P
X ~CS A3 -600 100 200 R 50 50 1 1 I
X ~RESET A4 -600 300 200 R 50 50 1 1 I
X RFU A5 600 -600 200 L 50 50 1 1 P
X ~CK B1 -600 -100 200 R 50 50 1 1 I
X CK B2 -600 0 200 R 50 50 1 1 I
X VSS B3 -600 -500 200 R 50 50 1 1 W
X VCC B4 -600 700 200 R 50 50 1 1 W
X RFU/PSC B5 -600 -200 200 R 50 50 1 1 I
X VSSQ C1 -600 -600 200 R 50 50 1 1 W
X RFU C2 600 -700 200 L 50 50 1 1 P
X RWDS C3 600 -300 200 L 50 50 1 1 B
X DQ2 C4 600 0 200 L 50 50 1 1 B
X RFU/~PSC C5 -600 -300 200 R 50 50 1 1 I
X VCCQ D1 -600 600 200 R 50 50 1 1 W
X DQ1 D2 600 -100 200 L 50 50 1 1 B
X DQ0 D3 600 -200 200 L 50 50 1 1 B
X DQ3 D4 600 100 200 L 50 50 1 1 B
X DQ4 D5 600 200 200 L 50 50 1 1 B
X DQ7 E1 600 500 200 L 50 50 1 1 B
X DQ6 E2 600 400 200 L 50 50 1 1 B
X DQ5 E3 600 300 200 L 50 50 1 1 B
X VCCQ E4 -600 500 200 R 50 50 1 1 W
X VSSQ E5 -600 -700 200 R 50 50 1 1 W
ENDDRAW
ENDDEF
#
# pkl_C_Small-pkl_device
#
DEF pkl_C_Small-pkl_device C 0 10 N N 1 F N
F0 "C" 10 70 50 H V L CNN
F1 "pkl_C_Small-pkl_device" 10 -80 50 H V L CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
$FPLIST
 C?
 C_????_*
 C_????
 SMD*_c
 Capacitor*
$ENDFPLIST
DRAW
P 2 0 1 13 -60 -20 60 -20 N
P 2 0 1 12 -60 20 60 20 N
X ~ 1 0 100 75 D 40 40 1 1 P
X ~ 2 0 -100 80 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
#End Library
