<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: fsmc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('fsmc_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">fsmc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="fsmc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * This file is part of the libopencm3 project.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (C) 2010 Uwe Hermann &lt;uwe@hermann-uwe.de&gt;</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * (at your option) any later version.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * This library is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * GNU Lesser General Public License for more details.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#ifndef LIBOPENCM3_FSMC_H</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#define LIBOPENCM3_FSMC_H</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="common_8h.html">libopencm3/cm3/common.h</a>&gt;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="stm32_2memorymap_8h.html">libopencm3/stm32/memorymap.h</a>&gt;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#if   defined(STM32F4)</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#       include &lt;<a class="code" href="fmc_8h.html">libopencm3/stm32/f4/fmc.h</a>&gt;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#elif defined(STM32F7)</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#       include &lt;libopencm3/stm32/f7/fmc.h&gt;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/* --- Convenience macros -------------------------------------------------- */</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a3c6f7334a9c9e4300266f9d776aef615">   33</a></span>&#160;<span class="preprocessor">#define FSMC_BANK1_BASE                 0x60000000U </span><span class="comment">/* NOR / PSRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="fsmc_8h.html#ac5de6d8b7d9e2347a74433635bb9110c">   34</a></span>&#160;<span class="preprocessor">#define FSMC_BANK2_BASE                 0x70000000U </span><span class="comment">/* NAND flash (reserved in F7) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a026debe58979f5cca2cfdeab526c483d">   35</a></span>&#160;<span class="preprocessor">#define FSMC_BANK3_BASE                 0x80000000U </span><span class="comment">/* NAND flash */</span><span class="preprocessor"></span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a3d8b7679da9efecb0350623df250926a">   36</a></span>&#160;<span class="preprocessor">#define FSMC_BANK4_BASE                 0x90000000U </span><span class="comment">/* PC card (reserved in F7) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* --- FSMC registers ------------------------------------------------------ */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/* SRAM/NOR-Flash chip-select control registers 1..4 (FSMC_BCRx) */</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a11d21354d694ab48240cb820354a3ab8">   41</a></span>&#160;<span class="preprocessor">#define FSMC_BCR(x)                     MMIO32(FSMC_BASE + 0x00 + 8 * (x))</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a587025a217ac189cd53b45199217c129">   42</a></span>&#160;<span class="preprocessor">#define FSMC_BCR1                       FSMC_BCR(0)</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a0cb86fdfeb76b92b9fc2a802b5afbde8">   43</a></span>&#160;<span class="preprocessor">#define FSMC_BCR2                       FSMC_BCR(1)</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a06c7d9d11db2e7c2a66a6ce0beee99c0">   44</a></span>&#160;<span class="preprocessor">#define FSMC_BCR3                       FSMC_BCR(2)</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a2d3af51d2923572b816e040b214242b2">   45</a></span>&#160;<span class="preprocessor">#define FSMC_BCR4                       FSMC_BCR(3)</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* SRAM/NOR-Flash chip-select timing registers 1..4 (FSMC_BTRx) */</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="fsmc_8h.html#af0feec81dd4ec3be69fda3a97ef7e0ea">   48</a></span>&#160;<span class="preprocessor">#define FSMC_BTR(x)                     MMIO32(FSMC_BASE + 0x04 + 8 * (x))</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a3d9051d3ba095dd83013803f9b195871">   49</a></span>&#160;<span class="preprocessor">#define FSMC_BTR1                       FSMC_BTR(0)</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="fsmc_8h.html#aa063df62033fbd24d580fc49188e3ba7">   50</a></span>&#160;<span class="preprocessor">#define FSMC_BTR2                       FSMC_BTR(1)</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="fsmc_8h.html#adb4b4d32fd54c38e2645f92593d75237">   51</a></span>&#160;<span class="preprocessor">#define FSMC_BTR3                       FSMC_BTR(2)</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a8a0e366f33f4e0a597a915f517191155">   52</a></span>&#160;<span class="preprocessor">#define FSMC_BTR4                       FSMC_BTR(3)</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/* SRAM/NOR-Flash write timing registers 1..4 (FSMC_BWTRx) */</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="fsmc_8h.html#af44dc3d81b9c3f33571d7f142376af3a">   55</a></span>&#160;<span class="preprocessor">#define FSMC_BWTR(x)                    MMIO32(FSMC_BASE + 0x104 + 8 * (x))</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a0ff582a8d4b97d34653e0b87b5b5b574">   56</a></span>&#160;<span class="preprocessor">#define FSMC_BWTR1                      FSMC_BWTR(0)</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="fsmc_8h.html#ac0b63be93b83d9ce675763fd5b4f654e">   57</a></span>&#160;<span class="preprocessor">#define FSMC_BWTR2                      FSMC_BWTR(1)</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a34f71599fce29454b13f633fb93bbcef">   58</a></span>&#160;<span class="preprocessor">#define FSMC_BWTR3                      FSMC_BWTR(2)</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a3b4ca594ae10579b652254675fb7f828">   59</a></span>&#160;<span class="preprocessor">#define FSMC_BWTR4                      FSMC_BWTR(3)</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* PC Card/NAND Flash control registers 2..4 (FSMC_PCRx) */</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="fsmc_8h.html#ab3eb8751935c8363f5ab5b3665ea9cdf">   62</a></span>&#160;<span class="preprocessor">#define FSMC_PCR(x)                     MMIO32(FSMC_BASE + 0x40 + 0x20 * (x))</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a25510353cad292950a5235683fafbf65">   63</a></span>&#160;<span class="preprocessor">#define FSMC_PCR2                       FSMC_PCR(1)</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="fsmc_8h.html#aabebfdd1803d8ca1adcd33e5a8c54db0">   64</a></span>&#160;<span class="preprocessor">#define FSMC_PCR3                       FSMC_PCR(2)</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a2303d5f69fec8f60b7a5c65cc6407775">   65</a></span>&#160;<span class="preprocessor">#define FSMC_PCR4                       FSMC_PCR(3)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/* FIFO status and interrupt registers 2..4 (FSMC_SRx) */</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="fsmc_8h.html#af33745fef310282bed438fe694270538">   68</a></span>&#160;<span class="preprocessor">#define FSMC_SR(x)                      MMIO32(FSMC_BASE + 0x44 + 0x20 * (x))</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a2902567015e9f743ca260fea5b3097d6">   69</a></span>&#160;<span class="preprocessor">#define FSMC_SR2                        FSMC_SR(1)</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a2e46354de47ed6d66172fd62d7822849">   70</a></span>&#160;<span class="preprocessor">#define FSMC_SR3                        FSMC_SR(2)</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a9cef8d0114c6e3e6610b3f8bbba6b4ed">   71</a></span>&#160;<span class="preprocessor">#define FSMC_SR4                        FSMC_SR(3)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/* Common memory space timing registers 2..4 (FSMC_PMEMx) */</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a2004a68b56d7b1ceecc9846c2e9f8c24">   74</a></span>&#160;<span class="preprocessor">#define FSMC_PMEM(x)                    MMIO32(FSMC_BASE + 0x48 + 0x20 * (x))</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a834ef61b7e5517c1def32a0f03de34bc">   75</a></span>&#160;<span class="preprocessor">#define FSMC_PMEM2                      FSMC_PMEM(1)</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a8089d3c0e6610f998566d54f4c67c88b">   76</a></span>&#160;<span class="preprocessor">#define FSMC_PMEM3                      FSMC_PMEM(2)</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="fsmc_8h.html#acd20e7df8ee74d02b77799999ee06645">   77</a></span>&#160;<span class="preprocessor">#define FSMC_PMEM4                      FSMC_PMEM(3)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* Attribute memory space timing registers 2..4 (FSMC_PATTx) */</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a9049c9cb8493f0026f5540f959219b5f">   80</a></span>&#160;<span class="preprocessor">#define FSMC_PATT(x)                    MMIO32(FSMC_BASE + 0x4c + 0x20 * (x))</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a99a6304f9c4987a4921f06c5fd5e5e47">   81</a></span>&#160;<span class="preprocessor">#define FSMC_PATT2                      FSMC_PATT(1)</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="fsmc_8h.html#afb66fb7b1a23108de6c89eed21ed3e18">   82</a></span>&#160;<span class="preprocessor">#define FSMC_PATT3                      FSMC_PATT(2)</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a4d9ac3b373e8420a413689051a9a8f41">   83</a></span>&#160;<span class="preprocessor">#define FSMC_PATT4                      FSMC_PATT(3)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/* I/O space timing register 4 (FSMC_PIO4) */</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a88595e5b906dc1eec73258c2563a68bc">   86</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4                       MMIO32(FSMC_BASE + 0xb0)</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/* ECC result registers 2/3 (FSMC_ECCRx) */</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a1fe279b84fac8db60fe40a14f6fbad14">   89</a></span>&#160;<span class="preprocessor">#define FSMC_ECCR(x)                    MMIO32(FSMC_BASE + 0x54 + 0x20 * (x))</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a7e8eebb2c5989f37547dcae8d6f93d61">   90</a></span>&#160;<span class="preprocessor">#define FSMC_ECCR2                      FSMC_ECCR(1)</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a98fe5d48d86ae21d28333ba6964bc2be">   91</a></span>&#160;<span class="preprocessor">#define FSMC_ECCR3                      FSMC_ECCR(2)</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* --- FSMC_BCRx values ---------------------------------------------------- */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/* Bits [31:20]: Reserved. */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/* CBURSTRW: Write burst enable */</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a7fde6c4e11c5dd933244cb182de67508">   98</a></span>&#160;<span class="preprocessor">#define FSMC_BCR_CBURSTRW               (1 &lt;&lt; 19)</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/* Bits [18:16]: Reserved. */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/* ASYNCWAIT: Wait signal during asynchronous transfers */</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="fsmc_8h.html#afeb2eae95f704fd4c381cf60463dce5a">  103</a></span>&#160;<span class="preprocessor">#define FSMC_BCR_ASYNCWAIT              (1 &lt;&lt; 15)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/* EXTMOD: Extended mode enable */</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a2d344a0b6002e96ef2bdbf2f026d6f08">  106</a></span>&#160;<span class="preprocessor">#define FSMC_BCR_EXTMOD                 (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">/* WAITEN: Wait enable bit */</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a207d7ed8e83856d47dd24f4f2f47cba6">  109</a></span>&#160;<span class="preprocessor">#define FSMC_BCR_WAITEN                 (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">/* WREN: Write enable bit */</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a2d034e156907f24216a2b0a34959ece4">  112</a></span>&#160;<span class="preprocessor">#define FSMC_BCR_WREN                   (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/* WAITCFG: Wait timing configuration */</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a3ff4b524c1374326edec64aebea34c50">  115</a></span>&#160;<span class="preprocessor">#define FSMC_BCR_WAITCFG                (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/* WRAPMOD: Wrapped burst mode support */</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="fsmc_8h.html#aa3eacf12a011d92ec9710056019c26af">  118</a></span>&#160;<span class="preprocessor">#define FSMC_BCR_WRAPMOD                (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* WAITPOL: Wait signal polarity bit */</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a3ba2e90d1c312f99b0a049f5f9ec4f16">  121</a></span>&#160;<span class="preprocessor">#define FSMC_BCR_WAITPOL                (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/* BURSTEN: Burst enable bit */</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="fsmc_8h.html#af1c0148c6cbdfceccf7adb40201d202d">  124</a></span>&#160;<span class="preprocessor">#define FSMC_BCR_BURSTEN                (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/* Bit 7: Reserved. */</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">/* FACCEN: Flash access enable */</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a3039281d46059d9bed587bb37e2bc783">  129</a></span>&#160;<span class="preprocessor">#define FSMC_BCR_FACCEN                 (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/* MWID[5:4]: Memory data bus width */</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="fsmc_8h.html#ad5ab07b5209851fcdd7e497f31905ff5">  132</a></span>&#160;<span class="preprocessor">#define FSMC_BCR_MWID                   (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">/* MTYP[3:2]: Memory type */</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a73c572cb45ba48b8417924218ec45267">  135</a></span>&#160;<span class="preprocessor">#define FSMC_BCR_MTYP                   (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/* MUXEN: Address/data multiplexing enable bit */</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="fsmc_8h.html#ae956812f1a7e7b008c43c321929f15c8">  138</a></span>&#160;<span class="preprocessor">#define FSMC_BCR_MUXEN                  (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/* MBKEN: Memory bank enable bit */</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a37c26a22565f8dde41b215c78c60a715">  141</a></span>&#160;<span class="preprocessor">#define FSMC_BCR_MBKEN                  (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/* --- FSMC_BTRx values ---------------------------------------------------- */</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/* Bits [31:30]: Reserved. */</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/* Same for read and write */</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="fsmc_8h.html#aff319e430571a18db5ec7c8bb3600ad9">  148</a></span>&#160;<span class="preprocessor">#define FSMC_BTx_ACCMOD_A               (0)</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a1edb7f6c59a44b323a3b34d3a035a034">  149</a></span>&#160;<span class="preprocessor">#define FSMC_BTx_ACCMOD_B               (1)</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a2a46ee20c76a1a8d4e450c7685d4a65c">  150</a></span>&#160;<span class="preprocessor">#define FSMC_BTx_ACCMOD_C               (2)</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="fsmc_8h.html#add372f8eef881b6ae960c74cc5b2ee50">  151</a></span>&#160;<span class="preprocessor">#define FSMC_BTx_ACCMOD_D               (3)</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">/* ACCMOD[29:28]: Access mode */</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a9e7a0edf096092a46b742ca3020bdbf4">  154</a></span>&#160;<span class="preprocessor">#define FSMC_BTR_ACCMOD                 (1 &lt;&lt; 28)</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a4763074ba95b5014ce41c8e73d9ef22b">  155</a></span>&#160;<span class="preprocessor">#define FSMC_BTR_ACCMODx(x)             (((x) &amp; 0x03) &lt;&lt; 28)</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/* DATLAT[27:24]: Data latency (for synchronous burst NOR flash) */</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a6ec8d5297863643be64cf952c386b505">  158</a></span>&#160;<span class="preprocessor">#define FSMC_BTR_DATLAT                 (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a96707ac847f75388292ce342fb19acaf">  159</a></span>&#160;<span class="preprocessor">#define FSMC_BTR_DATLATx(x)             (((x) &amp; 0x0f) &lt;&lt; 24)</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">/* CLKDIV[23:20]: Clock divide ratio (for CLK signal) */</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a68cb01801fc102ed04c21777d1f7c424">  162</a></span>&#160;<span class="preprocessor">#define FSMC_BTR_CLKDIV                 (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="fsmc_8h.html#ae41e5f063ea33e6657a68e7de8edb0af">  163</a></span>&#160;<span class="preprocessor">#define FSMC_BTR_CLKDIVx(x)             (((x) &amp; 0x0f) &lt;&lt; 20)</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/* BUSTURN[19:16]: Bus turnaround phase duration */</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="fsmc_8h.html#aaffc35111f2117e51ca5bbcc8bbe7d76">  166</a></span>&#160;<span class="preprocessor">#define FSMC_BTR_BUSTURN                (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a333e902f4b837ab2fab7e1d48ee3b9fd">  167</a></span>&#160;<span class="preprocessor">#define FSMC_BTR_BUSTURNx(x)            (((x) &amp; 0x0f) &lt;&lt; 16)</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/* DATAST[15:8]: Data-phase duration */</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a3c4320b8d0ec3382c79a3c2c8bda26d8">  170</a></span>&#160;<span class="preprocessor">#define FSMC_BTR_DATAST                 (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="fsmc_8h.html#af7e12750adcea663120bb39d1217acbf">  171</a></span>&#160;<span class="preprocessor">#define FSMC_BTR_DATASTx(x)             (((x) &amp; 0xff) &lt;&lt; 8)</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/* ADDHLD[7:4]: Address-hold phase duration */</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="fsmc_8h.html#ac4d97dd49f8bd7b46d2dcb8d518037d8">  174</a></span>&#160;<span class="preprocessor">#define FSMC_BTR_ADDHLD                 (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="fsmc_8h.html#ae80644bb06ae264dea0c0885ce3d3044">  175</a></span>&#160;<span class="preprocessor">#define FSMC_BTR_ADDHLDx(x)             (((x) &amp; 0x0f) &lt;&lt; 4)</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">/* ADDSET[3:0]: Address setup phase duration */</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a23276415700c65b2fb29639c0dbcdb5f">  178</a></span>&#160;<span class="preprocessor">#define FSMC_BTR_ADDSET                 (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="fsmc_8h.html#aa9834b767ad22e8a25a30facea7522c5">  179</a></span>&#160;<span class="preprocessor">#define FSMC_BTR_ADDSETx(x)             (((x) &amp; 0x0f) &lt;&lt; 0)</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/* --- FSMC_BWTRx values --------------------------------------------------- */</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/* Bits [31:30]: Reserved. */</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">/* ACCMOD[29:28]: Access mode */</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a2694b2a67f71325a749ddc18260f2907">  186</a></span>&#160;<span class="preprocessor">#define FSMC_BWTR_ACCMOD                (1 &lt;&lt; 28)</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/* DATLAT[27:24]: Data latency (for synchronous burst NOR Flash) */</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a3be06361b0a2afa888e1fabccedac6e5">  189</a></span>&#160;<span class="preprocessor">#define FSMC_BWTR_DATLAT                (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/* CLKDIV[23:20]: Clock divide ratio (for CLK signal) */</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="fsmc_8h.html#af7cfb85c56249315e3bcdd09d5ad2b12">  192</a></span>&#160;<span class="preprocessor">#define FSMC_BWTR_CLKDIV                (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/* Bits [19..16]: Reserved. */</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">/* DATAST[15:8]: Data-phase duration */</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a3efe7ba82dcce94d02488cf02e63a964">  197</a></span>&#160;<span class="preprocessor">#define FSMC_BWTR_DATAST                (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/* ADDHLD[7:4]: Address-hold phase duration */</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="fsmc_8h.html#ac3abd6b8c79a5d0052964605382f826a">  200</a></span>&#160;<span class="preprocessor">#define FSMC_BWTR_ADDHLD                (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/* ADDSET[3:0]: Address setup phase duration */</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a2311f6cba52595c7d94f87527f103573">  203</a></span>&#160;<span class="preprocessor">#define FSMC_BWTR_ADDSET                (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/* --- FSMC_PCRx values ---------------------------------------------------- */</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">/* Bits [31:20]: Reserved. */</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/* ECCPS[19:17]: ECC page size */</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a5cc275efd34a9fa0f799d94864ad2e0e">  210</a></span>&#160;<span class="preprocessor">#define FSMC_PCR_ECCPS                  (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">/* TAR[16:13]: ALE to RE delay */</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a8ff0b105a2d33a236acd77b84d95f946">  213</a></span>&#160;<span class="preprocessor">#define FSMC_PCR_TAR                    (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/* TCLR[12:9]: CLE to RE delay */</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a215083ae81441f8875865459b620cfbc">  216</a></span>&#160;<span class="preprocessor">#define FSMC_PCR_TCLR                   (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">/* Bits [8..7]: Reserved. */</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">/* ECCEN: ECC computation logic enable bit */</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a1edae2c7cb0f021c8a21387c3c043f3c">  221</a></span>&#160;<span class="preprocessor">#define FSMC_PCR_ECCEN                  (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/* PWID[5:4]: Databus width */</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a5a1b48a696d3d8e36b1e9583a4f031a0">  224</a></span>&#160;<span class="preprocessor">#define FSMC_PCR_PWID                   (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">/* PTYP: Memory type */</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a2c257d65aa8176ebac0df466660db6d1">  227</a></span>&#160;<span class="preprocessor">#define FSMC_PCR_PTYP                   (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/* PBKEN: PC Card/NAND Flash memory bank enable bit */</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="fsmc_8h.html#aefa95e839ff003340394d16c4ea2355d">  230</a></span>&#160;<span class="preprocessor">#define FSMC_PCR_PBKEN                  (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">/* PWAITEN: Wait feature enable bit */</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a2e95c48fc2ef8b32b0563725fbb2bf13">  233</a></span>&#160;<span class="preprocessor">#define FSMC_PCR_PWAITEN                (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/* Bit 0: Reserved. */</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/* --- FSMC_SRx values ----------------------------------------------------- */</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">/* Bits [31:7]: Reserved. */</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/* FEMPT: FIFO empty */</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a092685524fbfe25c59311aeefba2ff87">  242</a></span>&#160;<span class="preprocessor">#define FSMC_SR_FEMPT                   (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">/* IFEN: Interrupt falling edge detection enable bit */</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a8b6310da1ae61a25736532018472bbf6">  245</a></span>&#160;<span class="preprocessor">#define FSMC_SR_IFEN                    (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">/* ILEN: Interrupt high-level detection enable bit */</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a5bf598f61a0707edd9b23bd5ae4d29e0">  248</a></span>&#160;<span class="preprocessor">#define FSMC_SR_ILEN                    (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">/* IREN: Interrupt rising edge detection enable bit */</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a3ec784556db4b628b69f99259021948a">  251</a></span>&#160;<span class="preprocessor">#define FSMC_SR_IREN                    (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">/* IFS: Interrupt falling edge status */</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a3b7e60b3a7441887de4491b8353061d4">  254</a></span>&#160;<span class="preprocessor">#define FSMC_SR_IFS                     (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/* ILS: Interrupt high-level status */</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a0159a84ad1e9f3500575440bceb652f3">  257</a></span>&#160;<span class="preprocessor">#define FSMC_SR_ILS                     (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">/* IRS: Interrupt rising edge status */</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a4427fc341c3c989cb8ae0916c04a3d40">  260</a></span>&#160;<span class="preprocessor">#define FSMC_SR_IRS                     (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">/* --- FSMC_PMEMx values --------------------------------------------------- */</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">/* MEMHIZx[31:24]: Common memory x databus HiZ time */</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a660e63f12c4e2c00e3c3a97affdc0945">  265</a></span>&#160;<span class="preprocessor">#define FSMC_PMEM_MEMHIZX               (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">/* MEMHOLDx[23:16]: Common memory x hold time */</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a17a9aa3da748e7ea12ac901a1e4daa58">  268</a></span>&#160;<span class="preprocessor">#define FSMC_PMEM_MEMHOLDX              (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">/* MEMWAITx[15:8]: Common memory x wait time */</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="fsmc_8h.html#aed20e322b15733430e9c5694c03d8f99">  271</a></span>&#160;<span class="preprocessor">#define FSMC_PMEM_MEMWAITX              (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/* MEMSETx[7:0]: Common memory x setup time */</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a470ab8ce2c926ae0a4444764bf18ffe7">  274</a></span>&#160;<span class="preprocessor">#define FSMC_PMEM_MEMSETX               (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">/* --- FSMC_PATTx values --------------------------------------------------- */</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">/* ATTHIZx[31:24]: Attribute memory x databus HiZ time */</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a3b9905b0a0b40fe81fedaf2f77e6fecb">  279</a></span>&#160;<span class="preprocessor">#define FSMC_PATT_ATTHIZX               (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">/* ATTHOLDx[23:16]: Attribute memory x hold time */</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="fsmc_8h.html#ab3e87f77ac94185cd97fac9b0f9c0c7a">  282</a></span>&#160;<span class="preprocessor">#define FSMC_PATT_ATTHOLDX              (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">/* ATTWAITx[15:8]: Attribute memory x wait time */</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="fsmc_8h.html#ae37f5d5a7a694df0432240e9d59236c6">  285</a></span>&#160;<span class="preprocessor">#define FSMC_PATT_ATTWAITX              (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">/* ATTSETx[7:0]: Attribute memory x setup time */</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a190bf7bf616dbb802ad5b869d8e47af8">  288</a></span>&#160;<span class="preprocessor">#define FSMC_PATT_ATTSETX               (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">/* --- FSMC_PIO4 values ---------------------------------------------------- */</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/* IOHIZx[31:24]: I/O x databus HiZ time */</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a099198e97e5fb3f9589604e45b4868d0">  293</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHIZX                (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">/* IOHOLDx[23:16]: I/O x hold time */</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a5d78ccf1c5693c19bc798eaabc246b0e">  296</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHOLDX               (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/* IOWAITx[15:8]: I/O x wait time */</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="fsmc_8h.html#a7438a0e1d3804a49b990a4935bc4ceb0">  299</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOWAITX               (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">/* IOSETx[7:0]: I/O x setup time */</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="fsmc_8h.html#ae66bfdb2bc06ade45f97157fc890cdd3">  302</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOSETX                (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">/* --- FSMC_ECCRx values --------------------------------------------------- */</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">/* ECCx[31:0]: ECC result */</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="fsmc_8h.html#aa8b8513e477cc782860d0086e80dffbc">  307</a></span>&#160;<span class="preprocessor">#define FSMC_ECCR_ECCX                  (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="stm32_2memorymap_8h_html"><div class="ttname"><a href="stm32_2memorymap_8h.html">memorymap.h</a></div></div>
<div class="ttc" id="fmc_8h_html"><div class="ttname"><a href="fmc_8h.html">fmc.h</a></div></div>
<div class="ttc" id="common_8h_html"><div class="ttname"><a href="common_8h.html">common.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_9417be1a17550340f19505b8a524537b.html">stm32</a></li><li class="navelem"><a class="el" href="fsmc_8h.html">fsmc.h</a></li>
    <li class="footer">Generated on Wed Aug 28 2019 23:11:02 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
