
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Fri Mar 21 02:35:40 2025
Host:		ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/core.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell core
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Fri Mar 21 02:35:59 2025
viaInitial ends at Fri Mar 21 02:35:59 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.21min, fe_real=0.35min, fe_mem=472.1M) ***
*** Begin netlist parsing (mem=472.1M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/core.v'

*** Memory Usage v#1 (Current mem = 477.145M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=477.1M) ***
Set top cell to core.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell core ...
*** Netlist is unique.
** info: there are 1751 modules.
** info: there are 22793 stdCell insts.

*** Memory Usage v#1 (Current mem = 546.977M, initial mem = 149.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/core.sdc' ...
Current (total cpu=0:00:13.9, real=0:00:22.0, peak res=299.2M, current mem=667.0M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/core.sdc, Line 8).

INFO (CTE): Reading of timing constraints file ./constraints/core.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=314.4M, current mem=684.2M)
Current (total cpu=0:00:14.0, real=0:00:22.0, peak res=314.4M, current mem=684.2M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1633 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/core.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell core
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
Reading timing constraints file './constraints/core.sdc' ...
Current (total cpu=0:00:16.7, real=0:00:31.0, peak res=401.5M, current mem=809.6M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/core.sdc, Line 8).

INFO (CTE): Reading of timing constraints file ./constraints/core.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=409.8M, current mem=820.7M)
Current (total cpu=0:00:16.8, real=0:00:31.0, peak res=409.8M, current mem=820.7M)
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
The existing analysis_view 'WC_VIEW' has been replaced with new attributes.
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
The existing analysis_view 'BC_VIEW' has been replaced with new attributes.
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -r 1 0.60 10.0 10.0 10.0 10.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
22793 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
22793 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 852.8M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 2 -spacing 6 -number_of_sets 22

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 44 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 852.8M) ***
<CMD> sroute
*** Begin SPECIAL ROUTE on Fri Mar 21 02:36:12 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1546.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 144 used
Read in 144 components
  144 core components: 144 unplaced, 0 placed, 0 fixed
Read in 387 logical pins
Read in 387 nets
Read in 2 special nets, 2 routed
Read in 288 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 462
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 231
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1566.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 106 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Fri Mar 21 02:36:12 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Fri Mar 21 02:36:12 2025

sroute post-processing starts at Fri Mar 21 02:36:12 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Fri Mar 21 02:36:12 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 23.30 megs
sroute: Total Peak Memory used = 876.05 megs
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 3 -pin {{mem_in[*]} {clk} {inst[*]} {reset}}
Successfully spread [83] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 876.1M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 1 -pin {{out[*]} {sum_out[*]}}
Successfully spread [304] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 876.1M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> legalizePin

Start pin legalization for the partition [core]:
**WARN: (IMPPTN-562):	Pin [sum_out[151]] is [FIXED] at location ( 218.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[150]] is [FIXED] at location ( 217.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[149]] is [FIXED] at location ( 216.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[148]] is [FIXED] at location ( 215.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[147]] is [FIXED] at location ( 214.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[146]] is [FIXED] at location ( 213.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[145]] is [FIXED] at location ( 212.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[144]] is [FIXED] at location ( 211.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[143]] is [FIXED] at location ( 210.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[142]] is [FIXED] at location ( 209.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[141]] is [FIXED] at location ( 208.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[140]] is [FIXED] at location ( 207.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[139]] is [FIXED] at location ( 206.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[138]] is [FIXED] at location ( 205.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[137]] is [FIXED] at location ( 204.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[136]] is [FIXED] at location ( 203.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[135]] is [FIXED] at location ( 202.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[134]] is [FIXED] at location ( 201.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[133]] is [FIXED] at location ( 200.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[132]] is [FIXED] at location ( 199.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[131]] is [FIXED] at location ( 198.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[130]] is [FIXED] at location ( 197.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[129]] is [FIXED] at location ( 196.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[128]] is [FIXED] at location ( 195.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[127]] is [FIXED] at location ( 194.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[126]] is [FIXED] at location ( 193.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[125]] is [FIXED] at location ( 192.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[124]] is [FIXED] at location ( 191.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[123]] is [FIXED] at location ( 190.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[122]] is [FIXED] at location ( 189.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[121]] is [FIXED] at location ( 188.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[120]] is [FIXED] at location ( 187.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[119]] is [FIXED] at location ( 186.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[118]] is [FIXED] at location ( 185.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[117]] is [FIXED] at location ( 184.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[116]] is [FIXED] at location ( 183.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[115]] is [FIXED] at location ( 182.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[114]] is [FIXED] at location ( 181.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[113]] is [FIXED] at location ( 180.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[112]] is [FIXED] at location ( 179.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[111]] is [FIXED] at location ( 178.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[110]] is [FIXED] at location ( 177.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[109]] is [FIXED] at location ( 176.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[108]] is [FIXED] at location ( 175.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[107]] is [FIXED] at location ( 174.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[106]] is [FIXED] at location ( 173.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[105]] is [FIXED] at location ( 172.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[104]] is [FIXED] at location ( 171.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[103]] is [FIXED] at location ( 170.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[102]] is [FIXED] at location ( 169.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[101]] is [FIXED] at location ( 168.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[100]] is [FIXED] at location ( 167.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[99]] is [FIXED] at location ( 166.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[98]] is [FIXED] at location ( 165.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[97]] is [FIXED] at location ( 164.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[96]] is [FIXED] at location ( 163.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[95]] is [FIXED] at location ( 162.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[94]] is [FIXED] at location ( 161.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[93]] is [FIXED] at location ( 160.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[92]] is [FIXED] at location ( 159.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[91]] is [FIXED] at location ( 158.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[90]] is [FIXED] at location ( 157.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[89]] is [FIXED] at location ( 156.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[88]] is [FIXED] at location ( 155.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[87]] is [FIXED] at location ( 154.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[86]] is [FIXED] at location ( 153.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[85]] is [FIXED] at location ( 152.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[84]] is [FIXED] at location ( 151.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[83]] is [FIXED] at location ( 150.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[82]] is [FIXED] at location ( 149.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[81]] is [FIXED] at location ( 148.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[80]] is [FIXED] at location ( 147.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[79]] is [FIXED] at location ( 146.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[78]] is [FIXED] at location ( 145.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[77]] is [FIXED] at location ( 144.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[76]] is [FIXED] at location ( 143.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[75]] is [FIXED] at location ( 142.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[74]] is [FIXED] at location ( 141.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[73]] is [FIXED] at location ( 140.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[72]] is [FIXED] at location ( 139.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[71]] is [FIXED] at location ( 138.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[70]] is [FIXED] at location ( 137.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[69]] is [FIXED] at location ( 136.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[68]] is [FIXED] at location ( 135.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[67]] is [FIXED] at location ( 134.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[66]] is [FIXED] at location ( 133.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[65]] is [FIXED] at location ( 132.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[64]] is [FIXED] at location ( 131.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[63]] is [FIXED] at location ( 130.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[62]] is [FIXED] at location ( 129.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[61]] is [FIXED] at location ( 128.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[60]] is [FIXED] at location ( 127.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[59]] is [FIXED] at location ( 126.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[58]] is [FIXED] at location ( 125.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[57]] is [FIXED] at location ( 124.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[56]] is [FIXED] at location ( 123.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[55]] is [FIXED] at location ( 122.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[54]] is [FIXED] at location ( 121.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[53]] is [FIXED] at location ( 120.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[52]] is [FIXED] at location ( 119.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[51]] is [FIXED] at location ( 118.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[50]] is [FIXED] at location ( 117.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[49]] is [FIXED] at location ( 116.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[48]] is [FIXED] at location ( 115.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[47]] is [FIXED] at location ( 114.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[46]] is [FIXED] at location ( 113.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[45]] is [FIXED] at location ( 112.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[44]] is [FIXED] at location ( 111.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[43]] is [FIXED] at location ( 110.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[42]] is [FIXED] at location ( 109.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[41]] is [FIXED] at location ( 108.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[40]] is [FIXED] at location ( 107.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[39]] is [FIXED] at location ( 106.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[38]] is [FIXED] at location ( 105.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[37]] is [FIXED] at location ( 104.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[36]] is [FIXED] at location ( 103.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[35]] is [FIXED] at location ( 102.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[34]] is [FIXED] at location ( 101.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[33]] is [FIXED] at location ( 100.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[32]] is [FIXED] at location (  99.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[31]] is [FIXED] at location (  98.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[30]] is [FIXED] at location (  97.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[29]] is [FIXED] at location (  96.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[28]] is [FIXED] at location (  95.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[27]] is [FIXED] at location (  94.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[26]] is [FIXED] at location (  93.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[25]] is [FIXED] at location (  92.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[24]] is [FIXED] at location (  91.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[23]] is [FIXED] at location (  90.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[22]] is [FIXED] at location (  89.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[21]] is [FIXED] at location (  88.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[20]] is [FIXED] at location (  87.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[19]] is [FIXED] at location (  86.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[18]] is [FIXED] at location (  85.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[17]] is [FIXED] at location (  84.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[16]] is [FIXED] at location (  83.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[15]] is [FIXED] at location (  82.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[14]] is [FIXED] at location (  81.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[13]] is [FIXED] at location (  80.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[12]] is [FIXED] at location (  79.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[11]] is [FIXED] at location (  78.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[10]] is [FIXED] at location (  77.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[9]] is [FIXED] at location (  76.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[8]] is [FIXED] at location (  75.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[7]] is [FIXED] at location (  74.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[6]] is [FIXED] at location (  73.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[5]] is [FIXED] at location (  72.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[4]] is [FIXED] at location (  71.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[3]] is [FIXED] at location (  70.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[2]] is [FIXED] at location (  69.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[1]] is [FIXED] at location (  68.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[0]] is [FIXED] at location (  67.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[151]] is [FIXED] at location ( 370.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[150]] is [FIXED] at location ( 369.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[149]] is [FIXED] at location ( 368.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[148]] is [FIXED] at location ( 367.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[147]] is [FIXED] at location ( 366.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[146]] is [FIXED] at location ( 365.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[145]] is [FIXED] at location ( 364.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[144]] is [FIXED] at location ( 363.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[143]] is [FIXED] at location ( 362.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[142]] is [FIXED] at location ( 361.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[141]] is [FIXED] at location ( 360.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[140]] is [FIXED] at location ( 359.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[139]] is [FIXED] at location ( 358.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[138]] is [FIXED] at location ( 357.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[137]] is [FIXED] at location ( 356.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[136]] is [FIXED] at location ( 355.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[135]] is [FIXED] at location ( 354.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[134]] is [FIXED] at location ( 353.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[133]] is [FIXED] at location ( 352.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[132]] is [FIXED] at location ( 351.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[131]] is [FIXED] at location ( 350.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[130]] is [FIXED] at location ( 349.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[129]] is [FIXED] at location ( 348.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[128]] is [FIXED] at location ( 347.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[127]] is [FIXED] at location ( 346.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[126]] is [FIXED] at location ( 345.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[125]] is [FIXED] at location ( 344.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[124]] is [FIXED] at location ( 343.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[123]] is [FIXED] at location ( 342.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[122]] is [FIXED] at location ( 341.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[121]] is [FIXED] at location ( 340.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[120]] is [FIXED] at location ( 339.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[119]] is [FIXED] at location ( 338.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[118]] is [FIXED] at location ( 337.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[117]] is [FIXED] at location ( 336.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[116]] is [FIXED] at location ( 335.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[115]] is [FIXED] at location ( 334.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[114]] is [FIXED] at location ( 333.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[113]] is [FIXED] at location ( 332.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[112]] is [FIXED] at location ( 331.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[111]] is [FIXED] at location ( 330.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[110]] is [FIXED] at location ( 329.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[109]] is [FIXED] at location ( 328.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[108]] is [FIXED] at location ( 327.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[107]] is [FIXED] at location ( 326.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[106]] is [FIXED] at location ( 325.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[105]] is [FIXED] at location ( 324.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[104]] is [FIXED] at location ( 323.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[103]] is [FIXED] at location ( 322.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[102]] is [FIXED] at location ( 321.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[101]] is [FIXED] at location ( 320.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[100]] is [FIXED] at location ( 319.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[99]] is [FIXED] at location ( 318.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[98]] is [FIXED] at location ( 317.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[97]] is [FIXED] at location ( 316.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[96]] is [FIXED] at location ( 315.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[95]] is [FIXED] at location ( 314.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[94]] is [FIXED] at location ( 313.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[93]] is [FIXED] at location ( 312.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[92]] is [FIXED] at location ( 311.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[91]] is [FIXED] at location ( 310.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[90]] is [FIXED] at location ( 309.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[89]] is [FIXED] at location ( 308.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[88]] is [FIXED] at location ( 307.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[87]] is [FIXED] at location ( 306.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[86]] is [FIXED] at location ( 305.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[85]] is [FIXED] at location ( 304.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[84]] is [FIXED] at location ( 303.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[83]] is [FIXED] at location ( 302.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[82]] is [FIXED] at location ( 301.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[81]] is [FIXED] at location ( 300.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[80]] is [FIXED] at location ( 299.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[79]] is [FIXED] at location ( 298.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[78]] is [FIXED] at location ( 297.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[77]] is [FIXED] at location ( 296.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[76]] is [FIXED] at location ( 295.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[75]] is [FIXED] at location ( 294.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[74]] is [FIXED] at location ( 293.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[73]] is [FIXED] at location ( 292.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[72]] is [FIXED] at location ( 291.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[71]] is [FIXED] at location ( 290.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[70]] is [FIXED] at location ( 289.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[69]] is [FIXED] at location ( 288.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[68]] is [FIXED] at location ( 287.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[67]] is [FIXED] at location ( 286.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[66]] is [FIXED] at location ( 285.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[65]] is [FIXED] at location ( 284.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[64]] is [FIXED] at location ( 283.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[63]] is [FIXED] at location ( 282.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[62]] is [FIXED] at location ( 281.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[61]] is [FIXED] at location ( 280.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[60]] is [FIXED] at location ( 279.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[59]] is [FIXED] at location ( 278.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[58]] is [FIXED] at location ( 277.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[57]] is [FIXED] at location ( 276.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[56]] is [FIXED] at location ( 275.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[55]] is [FIXED] at location ( 274.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[54]] is [FIXED] at location ( 273.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[53]] is [FIXED] at location ( 272.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[52]] is [FIXED] at location ( 271.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[51]] is [FIXED] at location ( 270.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[50]] is [FIXED] at location ( 269.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[49]] is [FIXED] at location ( 268.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[48]] is [FIXED] at location ( 267.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[47]] is [FIXED] at location ( 266.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[46]] is [FIXED] at location ( 265.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[45]] is [FIXED] at location ( 264.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[44]] is [FIXED] at location ( 263.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[43]] is [FIXED] at location ( 262.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[42]] is [FIXED] at location ( 261.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[41]] is [FIXED] at location ( 260.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[40]] is [FIXED] at location ( 259.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[39]] is [FIXED] at location ( 258.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[38]] is [FIXED] at location ( 257.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[37]] is [FIXED] at location ( 256.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[36]] is [FIXED] at location ( 255.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[35]] is [FIXED] at location ( 254.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[34]] is [FIXED] at location ( 253.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[33]] is [FIXED] at location ( 252.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[32]] is [FIXED] at location ( 251.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[31]] is [FIXED] at location ( 250.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[30]] is [FIXED] at location ( 249.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[29]] is [FIXED] at location ( 248.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[28]] is [FIXED] at location ( 247.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[27]] is [FIXED] at location ( 246.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[26]] is [FIXED] at location ( 245.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[25]] is [FIXED] at location ( 244.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[24]] is [FIXED] at location ( 243.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[23]] is [FIXED] at location ( 242.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[22]] is [FIXED] at location ( 241.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[21]] is [FIXED] at location ( 240.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[20]] is [FIXED] at location ( 239.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[19]] is [FIXED] at location ( 238.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[18]] is [FIXED] at location ( 237.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[17]] is [FIXED] at location ( 236.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[16]] is [FIXED] at location ( 235.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[15]] is [FIXED] at location ( 234.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[14]] is [FIXED] at location ( 233.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[13]] is [FIXED] at location ( 232.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[12]] is [FIXED] at location ( 231.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[11]] is [FIXED] at location ( 230.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[10]] is [FIXED] at location ( 229.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[9]] is [FIXED] at location ( 228.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[8]] is [FIXED] at location ( 227.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[7]] is [FIXED] at location ( 226.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[6]] is [FIXED] at location ( 225.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[5]] is [FIXED] at location ( 224.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[4]] is [FIXED] at location ( 223.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[3]] is [FIXED] at location ( 222.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[2]] is [FIXED] at location ( 221.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[1]] is [FIXED] at location ( 220.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[0]] is [FIXED] at location ( 219.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
Summary report for top level: [core] 
	Total Pads                         : 0
	Total Pins                         : 387
	Legally Assigned Pins              : 83
	Illegally Assigned Pins            : 304
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
304 pin(s) of the Partition core could not be legalized.
End pin legalization for the partition [core].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 876.1M).
<CMD> saveDesign pinPlaced.enc
Writing Netlist "pinPlaced.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving preference file pinPlaced.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=876.1M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design pinPlaced.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=889.2M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.20797 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=1106.7 CPU=0:00:02.5 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.5  real=0:00:04.0  mem= 1106.7M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:04.8) (Real : 0:00:05.0) (mem : 1106.7M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 465 instances (buffers/inverters) removed
*       :      4 instances of type 'INVD4' removed
*       :      6 instances of type 'INVD3' removed
*       :      8 instances of type 'INVD2' removed
*       :     18 instances of type 'INVD1' removed
*       :      5 instances of type 'INVD0' removed
*       :     13 instances of type 'CKND2' removed
*       :    205 instances of type 'CKBD4' removed
*       :      7 instances of type 'CKBD2' removed
*       :     40 instances of type 'CKBD1' removed
*       :     14 instances of type 'BUFFD8' removed
*       :      1 instance  of type 'BUFFD6' removed
*       :     15 instances of type 'BUFFD4' removed
*       :     23 instances of type 'BUFFD3' removed
*       :     72 instances of type 'BUFFD2' removed
*       :     22 instances of type 'BUFFD1' removed
*       :     12 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:00.8) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=22332 (0 fixed + 22332 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=24512 #term=85753 #term/net=3.50, #fixedIo=0, #floatIo=0, #fixedPin=235, #floatPin=0
stdCell: 22332 single + 0 double + 0 multi
Total standard cell length = 56.9242 (mm), area = 0.1025 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.596.
Density for the design = 0.596.
       = stdcell_area 284621 sites (102464 um^2) / alloc_area 477648 sites (171953 um^2).
Pin Density = 0.1786.
            = total # of pins 85753 / total area 480010.
*Internal placement parameters: * | 14 | 0x000555
End delay calculation. (MEM=1125.91 CPU=0:00:02.4 REAL=0:00:03.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 8.708e+04 (4.89e+04 3.82e+04)
              Est.  stn bbox = 1.100e+05 (6.90e+04 4.10e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1125.9M
Iteration  2: Total net bbox = 1.459e+05 (4.89e+04 9.70e+04)
              Est.  stn bbox = 2.089e+05 (6.90e+04 1.40e+05)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1125.9M
Iteration  3: Total net bbox = 1.571e+05 (6.59e+04 9.12e+04)
              Est.  stn bbox = 2.280e+05 (9.84e+04 1.30e+05)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 1125.9M
Iteration  4: Total net bbox = 1.687e+05 (6.53e+04 1.03e+05)
              Est.  stn bbox = 2.477e+05 (9.73e+04 1.50e+05)
              cpu = 0:00:01.9 real = 0:00:01.0 mem = 1125.9M
End delay calculation. (MEM=1132.16 CPU=0:00:02.4 REAL=0:00:02.0)
Iteration  5: Total net bbox = 4.818e+05 (2.22e+05 2.60e+05)
              Est.  stn bbox = 6.090e+05 (2.78e+05 3.31e+05)
              cpu = 0:00:10.9 real = 0:00:11.0 mem = 1132.2M
Iteration  6: Total net bbox = 3.336e+05 (1.45e+05 1.88e+05)
              Est.  stn bbox = 4.395e+05 (1.94e+05 2.46e+05)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 1132.2M
End delay calculation. (MEM=1132.16 CPU=0:00:02.4 REAL=0:00:02.0)
Iteration  7: Total net bbox = 3.578e+05 (1.69e+05 1.88e+05)
              Est.  stn bbox = 4.668e+05 (2.21e+05 2.46e+05)
              cpu = 0:00:04.9 real = 0:00:05.0 mem = 1132.2M
Iteration  8: Total net bbox = 3.881e+05 (1.69e+05 2.19e+05)
              Est.  stn bbox = 5.030e+05 (2.21e+05 2.82e+05)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1132.2M
End delay calculation. (MEM=1132.16 CPU=0:00:02.4 REAL=0:00:03.0)
Iteration  9: Total net bbox = 3.996e+05 (1.81e+05 2.19e+05)
              Est.  stn bbox = 5.168e+05 (2.35e+05 2.82e+05)
              cpu = 0:00:05.3 real = 0:00:05.0 mem = 1132.2M
Iteration 10: Total net bbox = 4.184e+05 (1.81e+05 2.38e+05)
              Est.  stn bbox = 5.391e+05 (2.35e+05 3.04e+05)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1132.2M
End delay calculation. (MEM=1151.24 CPU=0:00:02.4 REAL=0:00:03.0)
Iteration 11: Total net bbox = 4.290e+05 (1.91e+05 2.38e+05)
              Est.  stn bbox = 5.509e+05 (2.47e+05 3.04e+05)
              cpu = 0:00:05.3 real = 0:00:05.0 mem = 1151.2M
Iteration 12: Total net bbox = 4.449e+05 (1.91e+05 2.54e+05)
              Est.  stn bbox = 5.683e+05 (2.47e+05 3.22e+05)
              cpu = 0:00:01.3 real = 0:00:02.0 mem = 1151.2M
End delay calculation. (MEM=1170.32 CPU=0:00:02.5 REAL=0:00:03.0)
Iteration 13: Total net bbox = 4.533e+05 (1.91e+05 2.62e+05)
              Est.  stn bbox = 5.769e+05 (2.47e+05 3.30e+05)
              cpu = 0:00:05.9 real = 0:00:05.0 mem = 1170.3M
Iteration 14: Total net bbox = 4.525e+05 (1.91e+05 2.61e+05)
              Est.  stn bbox = 5.762e+05 (2.47e+05 3.30e+05)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1170.3M
Iteration 15: Total net bbox = 4.844e+05 (2.21e+05 2.64e+05)
              Est.  stn bbox = 6.087e+05 (2.77e+05 3.32e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1170.3M
*** cost = 4.844e+05 (2.21e+05 2.64e+05) (cpu for global=0:00:42.1) real=0:00:42.0***
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:01:13 mem=1038.3M) ***
Total net bbox length = 4.844e+05 (2.209e+05 2.635e+05) (ext = 2.626e+04)
Move report: Detail placement moves 18190 insts, mean move: 1.72 um, max move: 39.20 um
	Max move on inst (ofifo_inst/col_idx_6__fifo_instance/U8): (319.40, 188.20) --> (280.20, 188.20)
	Runtime: CPU: 0:00:03.7 REAL: 0:00:03.0 MEM: 1046.4MB
Summary Report:
Instances move: 18190 (out of 22332 movable)
Mean displacement: 1.72 um
Max displacement: 39.20 um (Instance: ofifo_inst/col_idx_6__fifo_instance/U8) (319.4, 188.2) -> (280.2, 188.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 4.651e+05 (2.017e+05 2.634e+05) (ext = 2.571e+04)
Runtime: CPU: 0:00:03.7 REAL: 0:00:03.0 MEM: 1046.4MB
*** Finished refinePlace (0:01:17 mem=1046.4M) ***
*** Finished Initial Placement (cpu=0:00:50.4, real=0:00:50.0, mem=1046.4M) ***
Starting IO pin assignment...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16028 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=24512  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 24512 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 24512 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.12% V. EstWL: 5.678208e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 85518
[NR-eagl] Layer2(M2)(V) length: 1.924473e+05um, number of vias: 121496
[NR-eagl] Layer3(M3)(H) length: 2.166057e+05um, number of vias: 11208
[NR-eagl] Layer4(M4)(V) length: 8.791420e+04um, number of vias: 4455
[NR-eagl] Layer5(M5)(H) length: 4.452241e+04um, number of vias: 2719
[NR-eagl] Layer6(M6)(V) length: 4.201654e+04um, number of vias: 25
[NR-eagl] Layer7(M7)(H) length: 2.349950e+01um, number of vias: 16
[NR-eagl] Layer8(M8)(V) length: 7.512000e+02um, number of vias: 0
[NR-eagl] Total length: 5.842809e+05um, number of vias: 225437
[NR-eagl] End Peak syMemory usage = 1076.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.95 seconds
**placeDesign ... cpu = 0: 0:57, real = 0: 0:57, mem = 1067.6M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1075.6M, totSessionCpu=0:01:20 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1075.6M)
Extraction called for design 'core' of instances=22332 and nets=24753 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1075.613M)
** Profile ** Start :  cpu=0:00:00.0, mem=1075.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1075.6M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1169.29 CPU=0:00:03.2 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 1169.3M) ***
*** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:04.0 totSessionCpu=0:01:25 mem=1169.3M)
** Profile ** Overall slacks :  cpu=0:00:04.5, mem=1169.3M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1169.3M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -10.075 |
|           TNS (ns):|-13108.7 |
|    Violating Paths:|  5896   |
|          All Paths:|  6512   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    198 (198)     |   -0.509   |    198 (198)     |
|   max_tran     |    200 (8925)    |   -8.972   |    200 (8925)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.295%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1169.3M
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1114.1M, totSessionCpu=0:01:26 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1114.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1114.1M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 22332

Instance distribution across the VT partitions:

 LVT : inst = 7273 (32.6%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 7273 (32.6%)

 HVT : inst = 15059 (67.4%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 15059 (67.4%)

Reporting took 0 sec
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  24664
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=882.95MB/882.95MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=883.38MB/883.38MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=883.41MB/883.41MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 02:37:21 (2025-Mar-21 09:37:21 GMT)
2025-Mar-21 02:37:21 (2025-Mar-21 09:37:21 GMT): 10%
2025-Mar-21 02:37:21 (2025-Mar-21 09:37:21 GMT): 20%
2025-Mar-21 02:37:21 (2025-Mar-21 09:37:21 GMT): 30%
2025-Mar-21 02:37:21 (2025-Mar-21 09:37:21 GMT): 40%
2025-Mar-21 02:37:21 (2025-Mar-21 09:37:21 GMT): 50%
2025-Mar-21 02:37:22 (2025-Mar-21 09:37:22 GMT): 60%
2025-Mar-21 02:37:22 (2025-Mar-21 09:37:22 GMT): 70%
2025-Mar-21 02:37:22 (2025-Mar-21 09:37:22 GMT): 80%
2025-Mar-21 02:37:22 (2025-Mar-21 09:37:22 GMT): 90%

Finished Levelizing
2025-Mar-21 02:37:22 (2025-Mar-21 09:37:22 GMT)

Starting Activity Propagation
2025-Mar-21 02:37:22 (2025-Mar-21 09:37:22 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-21 02:37:22 (2025-Mar-21 09:37:22 GMT): 10%
2025-Mar-21 02:37:22 (2025-Mar-21 09:37:22 GMT): 20%

Finished Activity Propagation
2025-Mar-21 02:37:22 (2025-Mar-21 09:37:22 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=885.34MB/885.34MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 02:37:22 (2025-Mar-21 09:37:22 GMT)
 ... Calculating leakage power
2025-Mar-21 02:37:22 (2025-Mar-21 09:37:22 GMT): 10%
2025-Mar-21 02:37:22 (2025-Mar-21 09:37:22 GMT): 20%
2025-Mar-21 02:37:22 (2025-Mar-21 09:37:22 GMT): 30%
2025-Mar-21 02:37:22 (2025-Mar-21 09:37:22 GMT): 40%

Finished Calculating power
2025-Mar-21 02:37:22 (2025-Mar-21 09:37:22 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=885.50MB/885.50MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=885.50MB/885.50MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=885.54MB/885.54MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 02:37:22 (2025-Mar-21 09:37:22 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.92636089
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.2817       30.41
Macro                                  0           0
IO                                     0           0
Combinational                     0.6447       69.59
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.9264         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.9264         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U106 (FA1D4): 	 0.0002615
* 		Highest Leakage Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U106 (FA1D4): 	 0.0002615
* 		Total Cap: 	1.68329e-10 F
* 		Total instances in design: 22332
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.926361 mW
Cell usage statistics:  
Library tcbn65gpluswc , 22332 cells ( 100.000000%) , 0.926361 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=885.55MB/885.55MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -10.175 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 0.920 mW
Resizable instances =  22332 (100.0%), leakage = 0.920 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   7273 (32.6%), lkg = 0.268 mW (29.1%)
   -ve slk =   7273 (32.6%), lkg = 0.268 mW (29.1%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  15059 (67.4%), lkg = 0.652 mW (70.9%)
   -ve slk =  14831 (66.4%), lkg = 0.650 mW (70.6%)

OptMgr: Begin forced downsizing
OptMgr: 6849 instances resized in force mode
OptMgr: Updating timing
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1174.71 CPU=0:00:03.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1174.7M) ***
OptMgr: Design WNS: -15.534 ns
OptMgr: 1998 (29%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -10.304 ns

Design leakage power (state independent) = 0.860 mW
Resizable instances =  22332 (100.0%), leakage = 0.860 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   3290 (14.7%), lkg = 0.138 mW (16.0%)
   -ve slk =   3290 (14.7%), lkg = 0.138 mW (16.0%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  19042 (85.3%), lkg = 0.722 mW (84.0%)
   -ve slk =  18834 (84.3%), lkg = 0.719 mW (83.7%)


Summary: cell sizing

 4851 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0       4851       4851

    7 instances changed cell type from        AN2D1   to    CKAN2D0
   18 instances changed cell type from       AN2XD1   to    CKAN2D0
  178 instances changed cell type from       AO21D1   to     AO21D0
    6 instances changed cell type from      AOI21D1   to    AOI21D0
   10 instances changed cell type from      CKAN2D1   to    CKAN2D0
  313 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
  152 instances changed cell type from      CKND2D1   to    CKND2D0
  176 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
    1 instances changed cell type from     CKXOR2D1   to     XOR2D0
   65 instances changed cell type from       IND2D1   to     IND2D0
    2 instances changed cell type from       IND3D1   to     IND3D0
   92 instances changed cell type from       INR2D1   to     INR2D0
    3 instances changed cell type from       INR2D1   to    INR2XD0
   44 instances changed cell type from       INR2D2   to    INR2XD1
   20 instances changed cell type from      INR2XD0   to     INR2D0
  192 instances changed cell type from        INVD1   to      CKND0
    4 instances changed cell type from      IOA21D1   to    IOA21D0
    9 instances changed cell type from     MOAI22D1   to   MOAI22D0
   36 instances changed cell type from        ND2D0   to    CKND2D0
  130 instances changed cell type from        ND2D1   to    CKND2D0
    1 instances changed cell type from        ND2D1   to    CKND2D1
  112 instances changed cell type from        ND2D2   to    CKND2D2
   23 instances changed cell type from        ND2D3   to    CKND2D3
   28 instances changed cell type from        ND2D4   to    CKND2D4
    3 instances changed cell type from        ND2D8   to    CKND2D8
    2 instances changed cell type from        ND3D1   to      ND3D0
    1 instances changed cell type from        ND4D1   to      ND4D0
   32 instances changed cell type from        NR2D1   to      NR2D0
    7 instances changed cell type from        NR2D1   to     NR2XD0
   24 instances changed cell type from        NR2D2   to     NR2XD1
    1 instances changed cell type from        NR2D4   to     NR2XD2
    1 instances changed cell type from        NR2D8   to     NR2XD4
   36 instances changed cell type from       NR2XD0   to      NR2D0
   13 instances changed cell type from       OA21D1   to     OA21D0
   30 instances changed cell type from      OAI21D1   to    OAI21D0
  856 instances changed cell type from      OAI22D1   to    OAI22D0
   40 instances changed cell type from        OR2D1   to      OR2D0
    2 instances changed cell type from       OR2XD1   to      OR2D0
 2131 instances changed cell type from       XNR2D1   to     XNR2D0
    3 instances changed cell type from       XNR3D1   to     XNR3D0
   47 instances changed cell type from       XOR3D1   to     XOR3D0
  checkSum: 4851



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=913.77MB/913.77MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=913.77MB/913.77MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=913.77MB/913.77MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 02:37:32 (2025-Mar-21 09:37:32 GMT)
2025-Mar-21 02:37:33 (2025-Mar-21 09:37:33 GMT): 10%
2025-Mar-21 02:37:33 (2025-Mar-21 09:37:33 GMT): 20%
2025-Mar-21 02:37:33 (2025-Mar-21 09:37:33 GMT): 30%
2025-Mar-21 02:37:33 (2025-Mar-21 09:37:33 GMT): 40%
2025-Mar-21 02:37:33 (2025-Mar-21 09:37:33 GMT): 50%
2025-Mar-21 02:37:33 (2025-Mar-21 09:37:33 GMT): 60%
2025-Mar-21 02:37:33 (2025-Mar-21 09:37:33 GMT): 70%
2025-Mar-21 02:37:33 (2025-Mar-21 09:37:33 GMT): 80%
2025-Mar-21 02:37:33 (2025-Mar-21 09:37:33 GMT): 90%

Finished Levelizing
2025-Mar-21 02:37:33 (2025-Mar-21 09:37:33 GMT)

Starting Activity Propagation
2025-Mar-21 02:37:33 (2025-Mar-21 09:37:33 GMT)
2025-Mar-21 02:37:33 (2025-Mar-21 09:37:33 GMT): 10%
2025-Mar-21 02:37:33 (2025-Mar-21 09:37:33 GMT): 20%

Finished Activity Propagation
2025-Mar-21 02:37:34 (2025-Mar-21 09:37:34 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=913.80MB/913.80MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 02:37:34 (2025-Mar-21 09:37:34 GMT)
 ... Calculating leakage power
2025-Mar-21 02:37:34 (2025-Mar-21 09:37:34 GMT): 10%
2025-Mar-21 02:37:34 (2025-Mar-21 09:37:34 GMT): 20%
2025-Mar-21 02:37:34 (2025-Mar-21 09:37:34 GMT): 30%
2025-Mar-21 02:37:34 (2025-Mar-21 09:37:34 GMT): 40%

Finished Calculating power
2025-Mar-21 02:37:34 (2025-Mar-21 09:37:34 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=913.80MB/913.80MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=913.80MB/913.80MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=913.80MB/913.80MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 02:37:34 (2025-Mar-21 09:37:34 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.86574992
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.2817       32.53
Macro                                  0           0
IO                                     0           0
Combinational                     0.5841       67.47
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.8657         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.8657         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U106 (FA1D4): 	 0.0002615
* 		Highest Leakage Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U106 (FA1D4): 	 0.0002615
* 		Total Cap: 	1.64711e-10 F
* 		Total instances in design: 22332
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.86575 mW
Cell usage statistics:  
Library tcbn65gpluswc , 22332 cells ( 100.000000%) , 0.86575 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=913.80MB/913.80MB)

OptMgr: Leakage power optimization took: 13 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.2
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1297.8M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1297.8M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1297.8M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1297.8M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1297.8M)
CPU of: netlist preparation :0:00:00.0 (mem :1297.8M)

Mark undriven nets with IPOIgnored run...
**WARN: (IMPOPT-7098):	WARNING: out[151] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[150] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[149] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[148] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[147] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[146] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[145] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[144] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[143] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[142] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[141] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[140] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[139] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[138] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[137] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[136] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[135] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[134] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[133] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[132] is an undriven net with 1 fanouts.
**WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1297.8M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 1337 out of 22332 instances
     #inst not ok to resize: 0
     #inst with no smaller cells: 16201
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -13.961  TNS Slack -26340.292 Density 58.07
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    58.07%|        -| -13.961|-26340.292|   0:00:00.0| 1381.0M|
|    58.07%|        1| -13.961|-26340.291|   0:00:01.0| 1381.0M|
|    58.07%|        1| -13.961|-26340.637|   0:00:01.0| 1381.0M|
|    57.56%|      793| -13.961|-26285.625|   0:00:05.0| 1381.0M|
|    57.55%|        3| -13.961|-26285.709|   0:00:00.0| 1381.0M|
|    57.55%|        0| -13.961|-26285.709|   0:00:00.0| 1381.0M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -13.961  TNS Slack -26285.710 Density 57.55
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:08.3) (real = 0:00:08.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1220.18M, totSessionCpu=0:01:54).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    57.55%|        -| -13.961|-26285.710|   0:00:00.0| 1353.7M|
|    57.55%|        -| -13.961|-26285.710|   0:00:00.0| 1353.7M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1353.7M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   283   |  9941   |   262   |    262  |     0   |     0   |     0   |     0   | -13.96 |          0|          0|          0|  57.55  |            |           |
|    10   |   495   |     1   |      1  |     0   |     0   |     0   |     0   | -2.18 |        190|          0|        234|  57.83  |   0:00:07.0|    1376.0M|
|     2   |    73   |     0   |      0  |     0   |     0   |     0   |     0   | -2.18 |          1|          0|          9|  57.83  |   0:00:00.0|    1376.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:07.3 real=0:00:07.0 mem=1376.0M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:48, real = 0:00:48, mem = 1223.8M, totSessionCpu=0:02:08 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 241 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -2.180  TNS Slack -4458.658 
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.180|-4458.658|    57.83%|   0:00:00.0| 1370.4M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
|  -2.133|-3004.757|    58.10%|   0:00:15.0| 1428.7M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q7_reg_18_/D   |
|  -2.133|-2591.012|    58.48%|   0:00:09.0| 1447.8M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q7_reg_18_/D   |
|  -2.133|-2591.012|    58.48%|   0:00:02.0| 1447.8M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q7_reg_18_/D   |
|  -1.534|-1696.241|    59.13%|   0:00:34.0| 1447.8M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q3_reg_17_/D   |
|  -1.534|-1606.071|    59.25%|   0:00:09.0| 1454.2M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q3_reg_17_/D   |
|  -1.534|-1542.262|    59.38%|   0:00:05.0| 1454.2M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q3_reg_17_/D   |
|  -1.534|-1542.262|    59.38%|   0:00:01.0| 1454.2M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q3_reg_17_/D   |
|  -1.434|-1393.615|    59.82%|   0:00:11.0| 1454.2M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -1.434|-1389.079|    59.85%|   0:00:06.0| 1454.2M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -1.434|-1385.042|    59.88%|   0:00:02.0| 1454.2M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -1.434|-1385.042|    59.88%|   0:00:01.0| 1454.2M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -1.418|-1364.181|    60.23%|   0:00:06.0| 1435.1M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -1.418|-1362.677|    60.22%|   0:00:05.0| 1454.2M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -1.418|-1358.495|    60.25%|   0:00:02.0| 1454.2M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -1.418|-1358.495|    60.25%|   0:00:01.0| 1454.2M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -1.415|-1353.686|    60.39%|   0:00:03.0| 1454.2M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -1.415|-1352.441|    60.38%|   0:00:04.0| 1454.2M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:01:56 real=0:01:56 mem=1454.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:01:56 real=0:01:56 mem=1454.2M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 14 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -1.415  TNS Slack -1352.441 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -1.415
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.415  TNS Slack -1352.441 Density 60.38
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    60.38%|        -|  -1.415|-1352.441|   0:00:00.0| 1421.2M|
|    60.37%|       15|  -1.415|-1352.304|   0:00:03.0| 1421.2M|
|    60.37%|        8|  -1.415|-1352.304|   0:00:00.0| 1421.2M|
|    60.34%|       24|  -1.415|-1352.302|   0:00:02.0| 1421.2M|
|    59.97%|      724|  -1.416|-1354.304|   0:00:05.0| 1421.2M|
|    59.95%|       43|  -1.416|-1354.303|   0:00:00.0| 1421.2M|
|    59.95%|        2|  -1.416|-1354.303|   0:00:01.0| 1421.2M|
|    59.95%|        0|  -1.416|-1354.303|   0:00:00.0| 1421.2M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.416  TNS Slack -1354.303 Density 59.95
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:11.8) (real = 0:00:12.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=1271.54M, totSessionCpu=0:04:24).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1271.5 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16028 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=25173  numIgnoredNets=2
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 25171 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 25171 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.05% V. EstWL: 5.737950e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1296.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.48 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:04:25 mem=1296.2M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
(cpu=0:00:01.2 mem=1296.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.5 mem=1296.2M) ***
Move report: Timing Driven Placement moves 22979 insts, mean move: 18.23 um, max move: 145.40 um
	Max move on inst (psum_mem_instance/FE_OFC1296_n1708): (235.60, 74.80) --> (225.20, 209.80)
	Runtime: CPU: 0:01:41 REAL: 0:01:42 MEM: 1442.0MB
Move report: Detail placement moves 4638 insts, mean move: 1.56 um, max move: 18.60 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/FE_OFC233_n4): (115.40, 325.00) --> (96.80, 325.00)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 1442.0MB
Summary Report:
Instances move: 22974 (out of 22993 movable)
Mean displacement: 18.25 um
Max displacement: 145.40 um (Instance: psum_mem_instance/FE_OFC1296_n1708) (235.6, 74.8) -> (225.2, 209.8)
	Length: 9 sites, height: 1 rows, site name: core, cell type: CKBD4
Runtime: CPU: 0:01:44 REAL: 0:01:44 MEM: 1442.0MB
*** Finished refinePlace (0:06:09 mem=1442.0M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16028 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=25173  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 25173 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 25173 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.141232e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 86836
[NR-eagl] Layer2(M2)(V) length: 1.915815e+05um, number of vias: 128867
[NR-eagl] Layer3(M3)(H) length: 2.076418e+05um, number of vias: 7391
[NR-eagl] Layer4(M4)(V) length: 7.108906e+04um, number of vias: 3373
[NR-eagl] Layer5(M5)(H) length: 2.970823e+04um, number of vias: 2268
[NR-eagl] Layer6(M6)(V) length: 2.623933e+04um, number of vias: 390
[NR-eagl] Layer7(M7)(H) length: 1.999500e+03um, number of vias: 490
[NR-eagl] Layer8(M8)(V) length: 2.235200e+03um, number of vias: 0
[NR-eagl] Total length: 5.304946e+05um, number of vias: 229615
End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1317.1M)
Extraction called for design 'core' of instances=22993 and nets=25414 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1317.051M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:04:51, real = 0:04:52, mem = 1308.0M, totSessionCpu=0:06:11 **
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1387.25 CPU=0:00:03.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1387.2M) ***
*** Timing NOT met, worst failing slack is -1.392
*** Check timing (0:00:04.4)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 241 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.392 TNS Slack -1330.975 Density 59.95
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.392|   -1.392|-1315.680|-1330.975|    59.95%|   0:00:00.0| 1463.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -1.338|   -1.338|-1302.221|-1317.515|    59.95%|   0:00:00.0| 1463.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_15_/D   |
|  -1.327|   -1.327|-1284.026|-1299.321|    59.95%|   0:00:01.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_8_/D    |
|  -1.322|   -1.322|-1276.092|-1291.387|    59.96%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_8_/D    |
|  -1.299|   -1.299|-1275.219|-1290.514|    59.97%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
|  -1.281|   -1.281|-1264.919|-1280.214|    59.97%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -1.269|   -1.269|-1238.141|-1253.436|    59.97%|   0:00:01.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -1.268|   -1.268|-1236.179|-1251.473|    59.98%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
|  -1.242|   -1.242|-1234.184|-1249.479|    59.98%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -1.229|   -1.229|-1224.115|-1239.409|    60.00%|   0:00:01.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.217|   -1.217|-1210.315|-1225.610|    60.01%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_18_/D   |
|  -1.207|   -1.207|-1204.804|-1220.099|    60.01%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_17_/D   |
|  -1.200|   -1.200|-1195.056|-1210.351|    60.01%|   0:00:01.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -1.193|   -1.193|-1188.502|-1203.796|    60.02%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -1.187|   -1.187|-1184.520|-1199.814|    60.02%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
|  -1.181|   -1.181|-1177.855|-1193.150|    60.03%|   0:00:01.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_18_/D   |
|  -1.172|   -1.172|-1169.221|-1184.516|    60.03%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_15_/D   |
|  -1.162|   -1.162|-1164.791|-1180.085|    60.04%|   0:00:01.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_15_/D   |
|  -1.156|   -1.156|-1158.609|-1173.904|    60.04%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
|  -1.153|   -1.153|-1156.112|-1171.406|    60.05%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_17_/D   |
|  -1.153|   -1.153|-1148.419|-1163.714|    60.05%|   0:00:01.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_17_/D   |
|  -1.153|   -1.153|-1148.354|-1163.649|    60.05%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_17_/D   |
|  -1.146|   -1.146|-1146.547|-1161.841|    60.08%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -1.145|   -1.145|-1143.136|-1158.431|    60.08%|   0:00:01.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -1.145|   -1.145|-1142.005|-1157.300|    60.08%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -1.136|   -1.136|-1141.449|-1156.744|    60.09%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -1.136|   -1.136|-1135.584|-1150.878|    60.11%|   0:00:01.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -1.126|   -1.126|-1133.216|-1148.511|    60.12%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -1.124|   -1.124|-1129.516|-1144.811|    60.13%|   0:00:01.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.124|   -1.124|-1126.830|-1142.125|    60.14%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.122|   -1.122|-1126.534|-1141.829|    60.15%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -1.122|   -1.122|-1125.276|-1140.571|    60.15%|   0:00:01.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -1.122|   -1.122|-1125.140|-1140.434|    60.16%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -1.118|   -1.118|-1124.364|-1139.659|    60.16%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -1.117|   -1.117|-1122.009|-1137.304|    60.17%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
|  -1.117|   -1.117|-1121.335|-1136.630|    60.17%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
|  -1.117|   -1.117|-1120.920|-1136.214|    60.18%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
|  -1.116|   -1.116|-1120.110|-1135.405|    60.19%|   0:00:01.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -1.116|   -1.116|-1118.854|-1134.149|    60.19%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -1.116|   -1.116|-1117.494|-1132.788|    60.19%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -1.116|   -1.116|-1117.295|-1132.590|    60.20%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -1.116|   -1.116|-1117.336|-1132.630|    60.20%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -1.113|   -1.113|-1116.761|-1132.056|    60.20%|   0:00:00.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.110|   -1.110|-1114.556|-1129.850|    60.21%|   0:00:01.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_11_/D   |
|  -1.106|   -1.106|-1111.947|-1127.241|    60.23%|   0:00:01.0| 1464.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.106|   -1.106|-1109.382|-1124.677|    60.23%|   0:00:00.0| 1465.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.101|   -1.101|-1108.961|-1124.255|    60.24%|   0:00:00.0| 1465.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.101|   -1.101|-1104.785|-1120.079|    60.25%|   0:00:01.0| 1465.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.095|   -1.095|-1104.455|-1119.749|    60.26%|   0:00:00.0| 1465.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.092|   -1.092|-1102.744|-1118.038|    60.28%|   0:00:01.0| 1465.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.087|   -1.087|-1099.362|-1114.656|    60.30%|   0:00:00.0| 1465.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.084|   -1.084|-1096.833|-1112.128|    60.31%|   0:00:01.0| 1465.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.083|   -1.083|-1092.551|-1107.846|    60.34%|   0:00:01.0| 1466.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.083|   -1.083|-1091.956|-1107.251|    60.34%|   0:00:00.0| 1466.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.083|   -1.083|-1090.342|-1105.637|    60.35%|   0:00:01.0| 1466.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.078|   -1.078|-1086.446|-1101.740|    60.38%|   0:00:00.0| 1466.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.076|   -1.076|-1079.670|-1094.964|    60.40%|   0:00:01.0| 1466.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.074|   -1.074|-1076.133|-1091.427|    60.41%|   0:00:00.0| 1466.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.070|   -1.070|-1075.560|-1090.855|    60.42%|   0:00:01.0| 1466.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.067|   -1.067|-1073.318|-1088.613|    60.44%|   0:00:00.0| 1466.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.066|   -1.066|-1072.481|-1087.776|    60.44%|   0:00:01.0| 1466.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.066|   -1.066|-1072.365|-1087.660|    60.44%|   0:00:00.0| 1466.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.063|   -1.063|-1071.276|-1086.571|    60.47%|   0:00:00.0| 1466.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.063|   -1.063|-1070.294|-1085.589|    60.49%|   0:00:01.0| 1466.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.061|   -1.061|-1068.767|-1084.062|    60.52%|   0:00:00.0| 1466.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.061|   -1.061|-1066.502|-1081.796|    60.53%|   0:00:01.0| 1466.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_13_/D   |
|  -1.061|   -1.061|-1066.374|-1081.668|    60.53%|   0:00:00.0| 1466.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_13_/D   |
|  -1.059|   -1.059|-1065.750|-1081.044|    60.56%|   0:00:00.0| 1466.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -1.055|   -1.055|-1061.419|-1076.714|    60.56%|   0:00:00.0| 1466.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.055|   -1.055|-1060.702|-1075.996|    60.57%|   0:00:01.0| 1466.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.054|   -1.054|-1059.848|-1075.143|    60.59%|   0:00:00.0| 1466.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_13_/D   |
|  -1.051|   -1.051|-1058.026|-1073.320|    60.60%|   0:00:00.0| 1466.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_14_/D   |
|  -1.049|   -1.049|-1055.409|-1070.703|    60.62%|   0:00:01.0| 1467.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.047|   -1.047|-1053.746|-1069.041|    60.63%|   0:00:01.0| 1467.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.047|   -1.047|-1052.140|-1067.435|    60.64%|   0:00:00.0| 1467.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.046|   -1.046|-1051.557|-1066.851|    60.68%|   0:00:01.0| 1467.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_13_/D   |
|  -1.046|   -1.046|-1050.278|-1065.573|    60.69%|   0:00:00.0| 1467.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.046|   -1.046|-1050.243|-1065.538|    60.69%|   0:00:00.0| 1467.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.044|   -1.044|-1049.554|-1064.849|    60.72%|   0:00:01.0| 1467.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.044|   -1.044|-1046.982|-1062.276|    60.73%|   0:00:00.0| 1467.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.044|   -1.044|-1046.752|-1062.046|    60.74%|   0:00:00.0| 1467.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.044|   -1.044|-1046.696|-1061.990|    60.74%|   0:00:00.0| 1467.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.044|   -1.044|-1046.572|-1061.866|    60.74%|   0:00:01.0| 1467.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.044|   -1.044|-1046.462|-1061.757|    60.75%|   0:00:00.0| 1467.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.044|   -1.044|-1044.911|-1060.206|    60.76%|   0:00:00.0| 1467.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_12_/D   |
|  -1.044|   -1.044|-1043.958|-1059.253|    60.77%|   0:00:01.0| 1467.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_12_/D   |
|  -1.044|   -1.044|-1043.343|-1058.638|    60.78%|   0:00:00.0| 1467.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_12_/D   |
|  -1.044|   -1.044|-1042.698|-1057.993|    60.81%|   0:00:00.0| 1467.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_12_/D   |
|  -1.044|   -1.044|-1042.642|-1057.937|    60.82%|   0:00:01.0| 1467.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_12_/D   |
|  -1.044|   -1.044|-1042.371|-1057.665|    60.82%|   0:00:00.0| 1467.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_12_/D   |
|  -1.044|   -1.044|-1042.170|-1057.465|    60.83%|   0:00:00.0| 1467.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_12_/D   |
|  -1.044|   -1.044|-1041.683|-1056.978|    60.84%|   0:00:01.0| 1468.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_15_/D   |
|  -1.044|   -1.044|-1041.403|-1056.698|    60.85%|   0:00:00.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_18_/D   |
|  -1.044|   -1.044|-1040.731|-1056.026|    60.85%|   0:00:00.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_18_/D   |
|  -1.044|   -1.044|-1040.500|-1055.795|    60.87%|   0:00:01.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_18_/D   |
|  -1.044|   -1.044|-1040.120|-1055.415|    60.87%|   0:00:00.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_18_/D   |
|  -1.044|   -1.044|-1040.104|-1055.399|    60.87%|   0:00:00.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_18_/D   |
|  -1.044|   -1.044|-1039.836|-1055.131|    60.88%|   0:00:00.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_18_/D   |
|  -1.044|   -1.044|-1039.758|-1055.053|    60.88%|   0:00:00.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_18_/D   |
|  -1.044|   -1.044|-1037.965|-1053.259|    60.92%|   0:00:02.0| 1470.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_14_/D   |
|  -1.044|   -1.044|-1037.554|-1052.849|    60.93%|   0:00:01.0| 1471.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_14_/D   |
|  -1.044|   -1.044|-1037.389|-1052.683|    60.95%|   0:00:00.0| 1471.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_14_/D   |
|  -1.044|   -1.044|-1037.386|-1052.681|    60.95%|   0:00:00.0| 1471.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_14_/D   |
|  -1.044|   -1.044|-1033.961|-1049.256|    61.00%|   0:00:02.0| 1472.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_18_/D   |
|  -1.044|   -1.044|-1031.627|-1046.922|    61.01%|   0:00:01.0| 1472.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_18_/D   |
|  -1.044|   -1.044|-1029.040|-1044.335|    61.16%|   0:00:02.0| 1472.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_18_/D   |
|  -1.044|   -1.044|-1028.284|-1043.578|    61.17%|   0:00:00.0| 1472.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_18_/D   |
|  -1.044|   -1.044|-1027.359|-1042.653|    61.21%|   0:00:02.0| 1472.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_18_/D   |
|  -1.044|   -1.044|-1026.562|-1041.856|    61.25%|   0:00:01.0| 1472.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_18_/D   |
|  -1.044|   -1.044|-1026.388|-1041.682|    61.26%|   0:00:00.0| 1472.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_18_/D   |
|  -1.044|   -1.044|-1026.073|-1041.368|    61.27%|   0:00:00.0| 1472.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_18_/D   |
|  -1.044|   -1.044|-1025.807|-1041.102|    61.31%|   0:00:01.0| 1472.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_18_/D   |
|  -1.044|   -1.044|-1025.689|-1040.984|    61.31%|   0:00:00.0| 1472.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_18_/D   |
|  -1.044|   -1.044|-1023.669|-1038.964|    61.37%|   0:00:02.0| 1473.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D   |
|  -1.044|   -1.044|-1023.083|-1038.378|    61.38%|   0:00:00.0| 1473.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_14_/D   |
|  -1.044|   -1.044|-1022.222|-1037.517|    61.41%|   0:00:02.0| 1473.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_14_/D   |
|  -1.044|   -1.044|-1022.211|-1037.506|    61.41%|   0:00:00.0| 1473.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_14_/D   |
|  -1.044|   -1.044|-1021.067|-1036.362|    61.51%|   0:00:01.0| 1474.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_14_/D   |
|  -1.044|   -1.044|-1020.644|-1035.939|    61.53%|   0:00:01.0| 1474.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_14_/D   |
|  -1.044|   -1.044|-1019.380|-1034.675|    61.60%|   0:00:00.0| 1474.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_14_/D   |
|  -1.045|   -1.045|-1018.173|-1033.468|    61.63%|   0:00:02.0| 1474.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -1.045|   -1.045|-1017.979|-1033.274|    61.63%|   0:00:00.0| 1474.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -1.045|   -1.045|-1017.200|-1032.494|    61.73%|   0:00:01.0| 1475.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_7_/D    |
|  -1.045|   -1.045|-1017.195|-1032.490|    61.74%|   0:00:01.0| 1475.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_7_/D    |
|  -1.045|   -1.045|-1017.074|-1032.369|    61.75%|   0:00:00.0| 1475.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_7_/D    |
|  -1.045|   -1.045|-1016.483|-1031.778|    61.76%|   0:00:01.0| 1475.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_11_/D   |
|  -1.045|   -1.045|-1016.027|-1031.322|    61.79%|   0:00:00.0| 1475.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_11_/D   |
|  -1.045|   -1.045|-1016.022|-1031.317|    61.80%|   0:00:01.0| 1475.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_11_/D   |
|  -1.045|   -1.045|-1015.235|-1030.530|    61.83%|   0:00:01.0| 1476.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
|  -1.045|   -1.045|-1014.796|-1030.091|    61.83%|   0:00:00.0| 1476.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_14_/D   |
|  -1.045|   -1.045|-1013.868|-1029.162|    61.89%|   0:00:01.0| 1476.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_14_/D   |
|  -1.045|   -1.045|-1013.684|-1028.978|    61.90%|   0:00:00.0| 1476.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_14_/D   |
|  -1.045|   -1.045|-1012.811|-1028.105|    61.91%|   0:00:01.0| 1476.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_14_/D   |
|  -1.045|   -1.045|-1012.788|-1028.082|    61.91%|   0:00:00.0| 1476.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_14_/D   |
|  -1.045|   -1.045|-1012.655|-1027.949|    61.93%|   0:00:00.0| 1476.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_14_/D   |
|  -1.045|   -1.045|-1012.571|-1027.865|    61.94%|   0:00:01.0| 1476.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_14_/D   |
|  -1.045|   -1.045|-1012.329|-1027.624|    61.96%|   0:00:00.0| 1476.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_14_/D   |
|  -1.045|   -1.045|-1010.471|-1025.766|    61.99%|   0:00:01.0| 1477.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/D   |
|  -1.045|   -1.045|-1010.341|-1025.636|    61.99%|   0:00:00.0| 1477.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/D   |
|  -1.045|   -1.045|-1009.818|-1025.112|    62.03%|   0:00:01.0| 1477.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/D   |
|  -1.045|   -1.045|-1009.626|-1024.920|    62.04%|   0:00:00.0| 1477.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_13_/D   |
|  -1.045|   -1.045|-1009.117|-1024.412|    62.05%|   0:00:01.0| 1477.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_13_/D   |
|  -1.045|   -1.045|-1008.817|-1024.112|    62.07%|   0:00:00.0| 1477.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_13_/D   |
|  -1.045|   -1.045|-1008.680|-1023.975|    62.07%|   0:00:00.0| 1477.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_13_/D   |
|  -1.045|   -1.045|-1008.654|-1023.949|    62.08%|   0:00:01.0| 1477.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_13_/D   |
|  -1.045|   -1.045|-1008.625|-1023.919|    62.08%|   0:00:00.0| 1477.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_13_/D   |
|  -1.045|   -1.045|-1008.601|-1023.895|    62.09%|   0:00:00.0| 1477.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_13_/D   |
|  -1.045|   -1.045|-1007.975|-1023.269|    62.11%|   0:00:00.0| 1478.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_10_/D   |
|  -1.045|   -1.045|-1007.835|-1023.130|    62.11%|   0:00:01.0| 1478.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_10_/D   |
|  -1.045|   -1.045|-1007.835|-1023.129|    62.11%|   0:00:00.0| 1478.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_10_/D   |
|  -1.045|   -1.045|-1007.389|-1022.684|    62.14%|   0:00:01.0| 1478.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_12_/D   |
|  -1.045|   -1.045|-1007.343|-1022.638|    62.15%|   0:00:00.0| 1478.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_12_/D   |
|  -1.045|   -1.045|-1007.281|-1022.575|    62.16%|   0:00:00.0| 1478.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_12_/D   |
|  -1.045|   -1.045|-1007.232|-1022.527|    62.16%|   0:00:00.0| 1478.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_12_/D   |
|  -1.045|   -1.045|-1007.145|-1022.440|    62.17%|   0:00:00.0| 1478.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_12_/D   |
|  -1.045|   -1.045|-1006.675|-1021.969|    62.17%|   0:00:01.0| 1478.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_10_/D   |
|  -1.045|   -1.045|-1006.633|-1021.928|    62.17%|   0:00:00.0| 1478.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_10_/D   |
|  -1.045|   -1.045|-1006.186|-1021.480|    62.17%|   0:00:00.0| 1478.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_10_/D   |
|  -1.045|   -1.045|-1006.167|-1021.462|    62.17%|   0:00:00.0| 1478.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_10_/D   |
|  -1.045|   -1.045|-1005.800|-1021.095|    62.18%|   0:00:01.0| 1478.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_11_/D   |
|  -1.045|   -1.045|-1005.739|-1021.034|    62.18%|   0:00:00.0| 1478.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_11_/D   |
|  -1.045|   -1.045|-1004.839|-1020.134|    62.19%|   0:00:00.0| 1478.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_11_/D   |
|  -1.045|   -1.045|-1003.715|-1019.010|    62.21%|   0:00:01.0| 1478.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_5_/D    |
|  -1.045|   -1.045|-1003.663|-1018.958|    62.22%|   0:00:00.0| 1478.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_5_/D    |
|  -1.045|   -1.045|-1002.944|-1018.239|    62.22%|   0:00:01.0| 1478.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_8_/D    |
|  -1.045|   -1.045|-1002.936|-1018.230|    62.23%|   0:00:00.0| 1478.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_8_/D    |
|  -1.045|   -1.045|-1002.931|-1018.226|    62.23%|   0:00:00.0| 1478.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_8_/D    |
|  -1.045|   -1.045|-1002.247|-1017.542|    62.23%|   0:00:01.0| 1478.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
|  -1.045|   -1.045|-1002.225|-1017.520|    62.23%|   0:00:00.0| 1478.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
|  -1.045|   -1.045|-1002.032|-1017.326|    62.24%|   0:00:00.0| 1478.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
|  -1.045|   -1.045|-1001.857|-1017.151|    62.24%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
|  -1.045|   -1.045|-1001.848|-1017.142|    62.24%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
|  -1.045|   -1.045|-1001.133|-1016.428|    62.25%|   0:00:01.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_7_/D    |
|  -1.045|   -1.045|-1001.093|-1016.387|    62.25%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_7_/D    |
|  -1.045|   -1.045|-1001.052|-1016.347|    62.25%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_7_/D    |
|  -1.045|   -1.045|-1001.050|-1016.345|    62.25%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_7_/D    |
|  -1.045|   -1.045| -998.983|-1014.277|    62.25%|   0:00:01.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
|  -1.045|   -1.045| -997.909|-1013.204|    62.26%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_9_/D    |
|  -1.045|   -1.045| -997.773|-1013.067|    62.27%|   0:00:01.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_9_/D    |
|  -1.045|   -1.045| -997.691|-1012.986|    62.27%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_9_/D    |
|  -1.045|   -1.045| -997.625|-1012.919|    62.27%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_9_/D    |
|  -1.045|   -1.045| -997.153|-1012.447|    62.27%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
|  -1.045|   -1.045| -996.934|-1012.229|    62.28%|   0:00:01.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_5_/D    |
|  -1.045|   -1.045| -996.857|-1012.151|    62.28%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_5_/D    |
|  -1.045|   -1.045| -996.852|-1012.146|    62.28%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_5_/D    |
|  -1.045|   -1.045| -996.440|-1011.734|    62.28%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_7_/D    |
|  -1.045|   -1.045| -996.435|-1011.730|    62.29%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_7_/D    |
|  -1.045|   -1.045| -996.249|-1011.543|    62.29%|   0:00:01.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_7_/D    |
|  -1.045|   -1.045| -996.221|-1011.515|    62.29%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_7_/D    |
|  -1.045|   -1.045| -996.197|-1011.491|    62.29%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_7_/D    |
|  -1.045|   -1.045| -996.173|-1011.467|    62.29%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_7_/D    |
|  -1.045|   -1.045| -996.138|-1011.433|    62.29%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
|  -1.045|   -1.045| -996.061|-1011.355|    62.30%|   0:00:01.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -1.045|   -1.045| -996.059|-1011.354|    62.30%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -1.045|   -1.045| -995.576|-1010.870|    62.31%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_4_/D    |
|  -1.045|   -1.045| -995.492|-1010.787|    62.32%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_4_/D    |
|  -1.045|   -1.045| -995.513|-1010.808|    62.32%|   0:00:01.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
|  -1.045|   -1.045| -995.503|-1010.798|    62.33%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
|  -1.045|   -1.045| -995.428|-1010.722|    62.34%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_5_/D    |
|  -1.045|   -1.045| -995.365|-1010.659|    62.34%|   0:00:01.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_5_/D    |
|  -1.045|   -1.045| -995.362|-1010.657|    62.34%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_5_/D    |
|  -1.045|   -1.045| -995.224|-1010.519|    62.34%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_2_/D    |
|  -1.045|   -1.045| -995.177|-1010.472|    62.34%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D    |
|  -1.045|   -1.045| -995.120|-1010.414|    62.34%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D    |
|  -1.045|   -1.045| -995.014|-1010.309|    62.34%|   0:00:01.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D    |
|  -1.045|   -1.045| -994.974|-1010.269|    62.35%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D    |
|  -1.045|   -1.045| -994.972|-1010.267|    62.35%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D    |
|  -1.045|   -1.045| -994.700|-1009.994|    62.35%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_2_/D    |
|  -1.045|   -1.045| -994.676|-1009.971|    62.35%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_2_/D    |
|  -1.045|   -1.045| -994.649|-1009.944|    62.35%|   0:00:01.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
|  -1.045|   -1.045| -994.550|-1009.844|    62.35%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_1_/D    |
|  -1.045|   -1.045| -994.538|-1009.832|    62.35%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
|  -1.045|   -1.045| -994.465|-1009.760|    62.35%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
|  -1.045|   -1.045| -994.148|-1009.443|    62.35%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_1_/D    |
|  -1.045|   -1.045| -994.119|-1009.414|    62.36%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_1_/D    |
|  -1.045|   -1.045| -993.703|-1008.998|    62.36%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_1_/D    |
|  -1.045|   -1.045| -993.675|-1008.969|    62.36%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
|  -1.045|   -1.045| -993.638|-1008.932|    62.36%|   0:00:01.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_1_/D    |
|  -1.045|   -1.045| -993.629|-1008.924|    62.36%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_1_/D    |
|  -1.045|   -1.045| -993.623|-1008.918|    62.36%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_1_/D    |
|  -1.045|   -1.045| -993.612|-1008.907|    62.36%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_2_/D    |
|  -1.045|   -1.045| -993.606|-1008.900|    62.36%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_1_/D    |
|  -1.045|   -1.045| -993.601|-1008.895|    62.36%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_1_/D    |
|  -1.045|   -1.045| -993.597|-1008.892|    62.36%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_1_/D    |
|  -1.045|   -1.045| -993.568|-1008.863|    62.36%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_1_/D    |
|  -1.045|   -1.045| -993.490|-1008.785|    62.36%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_1_/D    |
|  -1.045|   -1.045| -993.465|-1008.760|    62.36%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_1_/D    |
|  -1.045|   -1.045| -993.454|-1008.748|    62.36%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_1_/D    |
|  -1.045|   -1.045| -993.446|-1008.740|    62.36%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_1_/D    |
|  -1.045|   -1.045| -984.488| -999.848|    62.36%|   0:00:01.0| 1479.6M|   WC_VIEW|  reg2reg| psum_mem_instance/memory6_reg_105_/D               |
|  -1.045|   -1.045| -983.712| -999.071|    62.36%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_0_/D    |
|  -1.045|   -1.045| -980.026| -995.386|    62.36%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_3_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -1.045|   -1.045| -979.143| -994.503|    62.36%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| psum_mem_instance/memory2_reg_77_/D                |
|  -1.045|   -1.045| -978.977| -994.336|    62.36%|   0:00:00.0| 1479.6M|        NA|       NA| NA                                                 |
|  -1.045|   -1.045| -978.977| -994.336|    62.36%|   0:00:00.0| 1479.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:25 real=0:01:25 mem=1479.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:25 real=0:01:25 mem=1479.6M) ***
** GigaOpt Optimizer WNS Slack -1.045 TNS Slack -994.336 Density 62.36
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.045  TNS Slack -994.336 Density 62.36
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    62.36%|        -|  -1.045|-994.336|   0:00:00.0| 1479.6M|
|    62.31%|       65|  -1.045|-994.304|   0:00:01.0| 1479.6M|
|    62.06%|      384|  -1.037|-996.957|   0:00:05.0| 1479.6M|
|    62.06%|        1|  -1.037|-996.957|   0:00:00.0| 1479.6M|
|    62.06%|        1|  -1.037|-996.957|   0:00:00.0| 1479.6M|
|    62.06%|        0|  -1.037|-996.957|   0:00:00.0| 1479.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.037  TNS Slack -996.957 Density 62.06
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.0) (real = 0:00:06.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1479.56M, totSessionCpu=0:07:52).
** GigaOpt Optimizer WNS Slack -1.037 TNS Slack -996.957 Density 62.06
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:31 real=0:01:31 mem=1479.6M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1344.0 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16028 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=26281  numIgnoredNets=5
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 26276 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 26276 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.10% V. EstWL: 5.199804e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.06% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.14% V
[NR-eagl] End Peak syMemory usage = 1368.9 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.55 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 0.44 (area is in unit of 4 std-cell row bins)
HotSpot [1] box (377.20 10.00 398.80 24.40)
*** Starting refinePlace (0:07:53 mem=1368.9M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 24106 insts, mean move: 8.17 um, max move: 107.00 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/FE_OFC11_n3): (51.40, 287.20) --> (106.20, 235.00)
	Runtime: CPU: 0:01:34 REAL: 0:01:34 MEM: 1466.4MB
Move report: Detail placement moves 5977 insts, mean move: 1.31 um, max move: 36.80 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/FE_OFC11_n3): (106.20, 235.00) --> (69.40, 235.00)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 1466.4MB
Summary Report:
Instances move: 24117 (out of 24178 movable)
Mean displacement: 8.20 um
Max displacement: 88.00 um (Instance: ofifo_inst/col_idx_2__fifo_instance/FE_RC_1460_0) (55, 330.4) -> (69.2, 404.2)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND4
Runtime: CPU: 0:01:37 REAL: 0:01:37 MEM: 1466.4MB
*** Finished refinePlace (0:09:30 mem=1466.4M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16028 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=26281  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 26281 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 26281 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.03% V. EstWL: 5.036634e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 90010
[NR-eagl] Layer2(M2)(V) length: 1.845424e+05um, number of vias: 131150
[NR-eagl] Layer3(M3)(H) length: 2.032066e+05um, number of vias: 7670
[NR-eagl] Layer4(M4)(V) length: 7.142427e+04um, number of vias: 3513
[NR-eagl] Layer5(M5)(H) length: 2.943453e+04um, number of vias: 2361
[NR-eagl] Layer6(M6)(V) length: 2.725866e+04um, number of vias: 394
[NR-eagl] Layer7(M7)(H) length: 1.952400e+03um, number of vias: 480
[NR-eagl] Layer8(M8)(V) length: 2.578400e+03um, number of vias: 0
[NR-eagl] Total length: 5.203973e+05um, number of vias: 235578
End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1340.2M)
Extraction called for design 'core' of instances=24178 and nets=26522 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1340.184M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:08:12, real = 0:08:13, mem = 1332.5M, totSessionCpu=0:09:32 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1405.9 CPU=0:00:03.1 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 1405.9M) ***
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3   |   171   |     3   |      3  |     0   |     0   |     0   |     0   | -1.07 |          0|          0|          0|  62.06  |            |           |
|     4   |   270   |     0   |      0  |     0   |     0   |     0   |     0   | -1.07 |         21|          0|         18|  62.08  |   0:00:01.0|    1501.3M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.07 |          0|          0|          4|  62.08  |   0:00:01.0|    1501.3M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.07 |          0|          0|          0|  62.08  |   0:00:00.0|    1501.3M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 8 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=1501.3M) ***

*** Starting refinePlace (0:09:44 mem=1533.3M) ***
Total net bbox length = 4.224e+05 (1.853e+05 2.372e+05) (ext = 2.004e+04)
Move report: Detail placement moves 28 insts, mean move: 1.28 um, max move: 2.60 um
	Max move on inst (psum_mem_instance/FE_OFC1351_n765): (203.60, 55.00) --> (204.40, 56.80)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1533.3MB
Summary Report:
Instances move: 28 (out of 24199 movable)
Mean displacement: 1.28 um
Max displacement: 2.60 um (Instance: psum_mem_instance/FE_OFC1351_n765) (203.6, 55) -> (204.4, 56.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 4.225e+05 (1.853e+05 2.372e+05) (ext = 2.004e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1533.3MB
*** Finished refinePlace (0:09:44 mem=1533.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1533.3M)


Density : 0.6208
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=1533.3M) ***
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1348.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=1348.7M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1358.7M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1358.7M

------------------------------------------------------------
     Summary (cpu=0.11min real=0.10min mem=1348.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.065  | -1.065  | -0.358  |
|           TNS (ns):| -1111.2 | -1012.7 |-102.299 |
|    Violating Paths:|  2182   |  1359   |   929   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.081%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1358.7M
**optDesign ... cpu = 0:08:25, real = 0:08:26, mem = 1348.7M, totSessionCpu=0:09:45 **
*** Timing NOT met, worst failing slack is -1.065
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 241 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.065 TNS Slack -1111.174 Density 62.08
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.065|   -1.065|-1012.736|-1111.174|    62.08%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
|  -1.057|   -1.057|-1007.539|-1105.976|    62.08%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_13_/D   |
|  -1.047|   -1.047|-1002.918|-1101.355|    62.08%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_13_/D   |
|  -1.040|   -1.040|-1000.722|-1099.160|    62.09%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_13_/D   |
|  -1.031|   -1.031| -996.830|-1095.267|    62.09%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_11_/D   |
|  -1.024|   -1.024| -993.461|-1091.898|    62.09%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
|  -1.021|   -1.021| -991.643|-1090.080|    62.11%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_11_/D   |
|  -1.013|   -1.013| -990.373|-1088.810|    62.12%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.010|   -1.010| -987.573|-1086.010|    62.13%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_15_/D   |
|  -1.006|   -1.006| -986.260|-1084.698|    62.13%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.003|   -1.003| -982.897|-1081.335|    62.14%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -1.001|   -1.001| -979.871|-1078.309|    62.15%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_15_/D   |
|  -0.995|   -0.995| -978.041|-1076.478|    62.16%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -0.992|   -0.992| -974.863|-1073.300|    62.17%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
|  -0.989|   -0.989| -971.658|-1070.095|    62.18%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -0.984|   -0.984| -966.946|-1065.384|    62.19%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.984|   -0.984| -962.735|-1061.172|    62.20%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.976|   -0.976| -961.570|-1060.007|    62.21%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
|  -0.972|   -0.972| -957.576|-1056.014|    62.23%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -0.968|   -0.968| -953.456|-1051.894|    62.25%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.966|   -0.966| -947.544|-1045.982|    62.27%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.960|   -0.960| -945.995|-1044.432|    62.28%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -0.959|   -0.959| -941.113|-1039.550|    62.32%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_13_/D   |
|  -0.953|   -0.953| -938.054|-1036.491|    62.33%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.949|   -0.949| -933.274|-1031.712|    62.35%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -0.945|   -0.945| -930.107|-1028.544|    62.38%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.945|   -0.945| -926.585|-1025.022|    62.40%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_8_/D    |
|  -0.943|   -0.943| -924.323|-1022.761|    62.41%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -0.943|   -0.943| -923.204|-1021.641|    62.42%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -0.935|   -0.935| -922.445|-1020.882|    62.42%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.935|   -0.935| -916.759|-1015.196|    62.47%|   0:00:02.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.931|   -0.931| -914.352|-1012.790|    62.48%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.930|   -0.930| -909.587|-1008.024|    62.51%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.930|   -0.930| -908.031|-1006.468|    62.52%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.930|   -0.930| -907.722|-1006.159|    62.52%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.922|   -0.922| -907.268|-1005.706|    62.53%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_15_/D   |
|  -0.922|   -0.922| -903.024|-1001.461|    62.57%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_16_/D   |
|  -0.921|   -0.921| -901.431| -999.868|    62.58%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_14_/D   |
|  -0.918|   -0.918| -900.588| -999.026|    62.59%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.918|   -0.918| -898.550| -996.988|    62.62%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.918|   -0.918| -898.197| -996.635|    62.62%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.913|   -0.913| -897.550| -995.988|    62.63%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.910|   -0.910| -891.671| -990.109|    62.67%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.909|   -0.909| -889.931| -988.368|    62.70%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.909|   -0.909| -889.213| -987.650|    62.71%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.909|   -0.909| -889.142| -987.579|    62.71%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.908|   -0.908| -888.542| -986.979|    62.73%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.908|   -0.908| -887.023| -985.460|    62.74%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.904|   -0.904| -886.791| -985.228|    62.75%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.904|   -0.904| -884.622| -983.059|    62.78%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.904|   -0.904| -883.558| -981.995|    62.79%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.899|   -0.899| -883.079| -981.516|    62.80%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.899|   -0.899| -880.227| -978.665|    62.84%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.899|   -0.899| -879.563| -978.000|    62.85%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.894|   -0.894| -878.776| -977.213|    62.88%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -0.895|   -0.895| -876.195| -974.633|    62.91%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -0.895|   -0.895| -874.709| -973.146|    62.92%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -0.893|   -0.893| -874.212| -972.649|    62.94%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_16_/D   |
|  -0.893|   -0.893| -873.394| -971.831|    62.94%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_16_/D   |
|  -0.892|   -0.892| -872.311| -970.749|    62.96%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.892|   -0.892| -871.878| -970.316|    62.97%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.887|   -0.887| -871.477| -969.914|    62.98%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -0.887|   -0.887| -867.734| -966.171|    63.02%|   0:00:02.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -0.887|   -0.887| -867.599| -966.036|    63.03%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -0.884|   -0.884| -865.836| -964.274|    63.07%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
|  -0.884|   -0.884| -864.982| -963.420|    63.09%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
|  -0.884|   -0.884| -864.868| -963.306|    63.09%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
|  -0.883|   -0.883| -864.614| -963.051|    63.09%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.883|   -0.883| -864.013| -962.451|    63.11%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.881|   -0.881| -863.461| -961.898|    63.12%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_15_/D   |
|  -0.882|   -0.882| -863.138| -961.575|    63.13%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_15_/D   |
|  -0.882|   -0.882| -863.115| -961.552|    63.13%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_15_/D   |
|  -0.880|   -0.880| -862.745| -961.182|    63.14%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.880|   -0.880| -862.527| -960.965|    63.15%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -0.878|   -0.878| -862.039| -960.476|    63.15%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.878|   -0.878| -860.558| -958.995|    63.18%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.878|   -0.878| -860.527| -958.965|    63.18%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.877|   -0.877| -859.634| -958.072|    63.18%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.877|   -0.877| -859.207| -957.644|    63.19%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.875|   -0.875| -858.548| -956.985|    63.20%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_13_/D   |
|  -0.875|   -0.875| -858.240| -956.678|    63.21%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_13_/D   |
|  -0.875|   -0.875| -858.224| -956.661|    63.21%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_13_/D   |
|  -0.874|   -0.874| -857.623| -956.060|    63.22%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.874|   -0.874| -857.393| -955.831|    63.23%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.874|   -0.874| -857.368| -955.805|    63.23%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.871|   -0.871| -856.855| -955.293|    63.23%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -0.871|   -0.871| -856.324| -954.762|    63.25%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -0.871|   -0.871| -856.137| -954.575|    63.25%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -0.870|   -0.870| -855.484| -953.921|    63.27%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
|  -0.870|   -0.870| -855.456| -953.894|    63.27%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
|  -0.869|   -0.869| -855.007| -953.445|    63.28%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
|  -0.869|   -0.869| -854.936| -953.373|    63.28%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
|  -0.866|   -0.866| -854.708| -953.146|    63.28%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
|  -0.861|   -0.861| -853.312| -951.750|    63.31%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.861|   -0.861| -851.804| -950.241|    63.34%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.861|   -0.861| -851.728| -950.166|    63.34%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.860|   -0.860| -850.042| -948.480|    63.40%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
|  -0.860|   -0.860| -849.778| -948.215|    63.41%|   0:00:01.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
|  -0.860|   -0.860| -849.731| -948.168|    63.41%|   0:00:00.0| 1482.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
|  -0.859|   -0.859| -849.344| -947.781|    63.43%|   0:00:00.0| 1483.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.859|   -0.859| -849.054| -947.491|    63.44%|   0:00:01.0| 1483.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.859|   -0.859| -849.024| -947.461|    63.44%|   0:00:00.0| 1483.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.856|   -0.856| -848.823| -947.260|    63.45%|   0:00:00.0| 1483.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.856|   -0.856| -847.872| -946.309|    63.47%|   0:00:01.0| 1483.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.856|   -0.856| -847.676| -946.114|    63.48%|   0:00:00.0| 1483.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.854|   -0.854| -847.038| -945.475|    63.51%|   0:00:01.0| 1483.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -0.854|   -0.854| -846.264| -944.701|    63.53%|   0:00:01.0| 1483.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -0.854|   -0.854| -846.155| -944.593|    63.53%|   0:00:00.0| 1483.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -0.853|   -0.853| -845.626| -944.064|    63.56%|   0:00:02.0| 1483.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
|  -0.853|   -0.853| -845.414| -943.852|    63.57%|   0:00:00.0| 1484.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
|  -0.851|   -0.851| -844.400| -942.837|    63.58%|   0:00:01.0| 1484.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_16_/D   |
|  -0.849|   -0.849| -842.647| -941.084|    63.58%|   0:00:02.0| 1484.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_13_/D   |
|  -0.848|   -0.848| -841.382| -939.819|    63.61%|   0:00:04.0| 1484.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -0.847|   -0.847| -839.964| -938.402|    63.61%|   0:00:02.0| 1485.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.845|   -0.845| -839.546| -937.983|    63.62%|   0:00:02.0| 1485.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_/D   |
|  -0.846|   -0.846| -837.973| -936.410|    63.64%|   0:00:03.0| 1485.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_16_/D   |
|  -0.843|   -0.843| -837.011| -935.449|    63.65%|   0:00:00.0| 1485.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.841|   -0.841| -835.707| -934.144|    63.67%|   0:00:06.0| 1485.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.841|   -0.841| -835.321| -933.758|    63.69%|   0:00:02.0| 1485.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.841|   -0.841| -834.924| -933.362|    63.70%|   0:00:01.0| 1485.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.839|   -0.839| -834.644| -933.082|    63.70%|   0:00:00.0| 1485.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.838|   -0.838| -833.326| -931.763|    63.73%|   0:00:04.0| 1487.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_15_/D   |
|  -0.836|   -0.836| -831.913| -930.351|    63.75%|   0:00:03.0| 1487.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.835|   -0.835| -830.973| -929.411|    63.78%|   0:00:01.0| 1487.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_16_/D   |
|  -0.834|   -0.834| -828.755| -927.192|    63.81%|   0:00:06.0| 1489.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_15_/D   |
|  -0.834|   -0.834| -828.130| -926.567|    63.82%|   0:00:01.0| 1489.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_18_/D   |
|  -0.832|   -0.832| -827.612| -926.049|    63.83%|   0:00:01.0| 1489.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_15_/D   |
|  -0.831|   -0.831| -826.697| -925.134|    63.85%|   0:00:03.0| 1489.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_15_/D   |
|  -0.830|   -0.830| -826.054| -924.492|    63.85%|   0:00:01.0| 1490.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.830|   -0.830| -824.362| -922.799|    63.87%|   0:00:03.0| 1490.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.827|   -0.827| -823.969| -922.406|    63.88%|   0:00:00.0| 1490.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.827|   -0.827| -822.678| -921.116|    63.90%|   0:00:05.0| 1490.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_15_/D   |
|  -0.826|   -0.826| -820.921| -919.358|    63.92%|   0:00:03.0| 1490.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.824|   -0.824| -820.043| -918.480|    63.93%|   0:00:02.0| 1490.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_16_/D   |
|  -0.823|   -0.823| -817.901| -916.339|    63.95%|   0:00:03.0| 1493.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_16_/D   |
|  -0.823|   -0.823| -816.957| -915.394|    63.98%|   0:00:03.0| 1493.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_15_/D   |
|  -0.823|   -0.823| -816.885| -915.322|    63.99%|   0:00:00.0| 1493.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_15_/D   |
|  -0.821|   -0.821| -815.498| -913.935|    64.09%|   0:00:01.0| 1493.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.820|   -0.820| -814.824| -913.261|    64.10%|   0:00:03.0| 1493.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.818|   -0.818| -814.218| -912.656|    64.13%|   0:00:02.0| 1493.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.817|   -0.817| -813.131| -911.568|    64.16%|   0:00:04.0| 1493.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -0.816|   -0.816| -812.354| -910.792|    64.18%|   0:00:04.0| 1494.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.816|   -0.816| -811.636| -910.074|    64.19%|   0:00:07.0| 1495.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.816|   -0.816| -811.603| -910.040|    64.20%|   0:00:00.0| 1495.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.815|   -0.815| -810.174| -908.612|    64.32%|   0:00:02.0| 1495.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.815|   -0.815| -809.842| -908.279|    64.33%|   0:00:01.0| 1495.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
|  -0.813|   -0.813| -809.614| -908.052|    64.34%|   0:00:00.0| 1495.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -0.814|   -0.814| -808.689| -907.127|    64.35%|   0:00:04.0| 1495.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.812|   -0.812| -808.569| -907.007|    64.35%|   0:00:00.0| 1495.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.814|   -0.814| -807.843| -906.281|    64.37%|   0:00:04.0| 1496.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.812|   -0.812| -807.740| -906.178|    64.37%|   0:00:00.0| 1496.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.811|   -0.811| -807.347| -905.785|    64.38%|   0:00:02.0| 1496.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.811|   -0.811| -806.499| -904.936|    64.40%|   0:00:04.0| 1497.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.811|   -0.811| -806.093| -904.530|    64.42%|   0:00:01.0| 1497.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.809|   -0.809| -805.008| -903.445|    64.55%|   0:00:01.0| 1497.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/D   |
|  -0.809|   -0.809| -803.783| -902.220|    64.57%|   0:00:03.0| 1497.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.810|   -0.810| -803.779| -902.216|    64.57%|   0:00:01.0| 1497.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.808|   -0.808| -803.432| -901.870|    64.62%|   0:00:00.0| 1497.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.808|   -0.808| -802.009| -900.446|    64.63%|   0:00:02.0| 1497.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_14_/D   |
|  -0.807|   -0.807| -801.315| -899.752|    64.64%|   0:00:03.0| 1498.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.807|   -0.807| -800.853| -899.290|    64.66%|   0:00:04.0| 1498.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.807|   -0.807| -800.845| -899.282|    64.66%|   0:00:01.0| 1498.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.805|   -0.805| -799.739| -898.176|    64.76%|   0:00:01.0| 1499.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.805|   -0.805| -799.156| -897.593|    64.77%|   0:00:02.0| 1499.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_15_/D   |
|  -0.804|   -0.804| -798.278| -896.715|    64.78%|   0:00:04.0| 1500.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.803|   -0.803| -798.064| -896.501|    64.79%|   0:00:02.0| 1500.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.803|   -0.803| -797.729| -896.166|    64.81%|   0:00:01.0| 1500.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.803|   -0.803| -797.152| -895.590|    64.89%|   0:00:01.0| 1500.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.802|   -0.802| -796.723| -895.161|    64.91%|   0:00:03.0| 1500.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.802|   -0.802| -796.323| -894.760|    64.91%|   0:00:00.0| 1500.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.802|   -0.802| -796.036| -894.473|    65.00%|   0:00:01.0| 1500.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.801|   -0.801| -795.973| -894.410|    65.01%|   0:00:00.0| 1500.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.802|   -0.802| -795.153| -893.591|    65.01%|   0:00:04.0| 1500.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.800|   -0.800| -794.937| -893.374|    65.03%|   0:00:01.0| 1500.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.800|   -0.800| -794.371| -892.809|    65.05%|   0:00:05.0| 1501.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.800|   -0.800| -793.618| -892.056|    65.07%|   0:00:05.0| 1501.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.800|   -0.800| -793.537| -891.974|    65.08%|   0:00:00.0| 1501.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.799|   -0.799| -793.267| -891.704|    65.13%|   0:00:01.0| 1501.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.798|   -0.798| -792.705| -891.142|    65.14%|   0:00:03.0| 1501.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -0.797|   -0.797| -792.339| -890.776|    65.15%|   0:00:04.0| 1501.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.797|   -0.797| -792.016| -890.454|    65.17%|   0:00:03.0| 1501.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.796|   -0.796| -791.805| -890.243|    65.18%|   0:00:02.0| 1501.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.797|   -0.797| -791.107| -889.544|    65.20%|   0:00:06.0| 1501.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.797|   -0.797| -791.050| -889.487|    65.21%|   0:00:00.0| 1501.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.796|   -0.796| -790.546| -888.984|    65.30%|   0:00:01.0| 1501.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.795|   -0.795| -790.119| -888.556|    65.36%|   0:00:01.0| 1501.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.794|   -0.794| -789.531| -887.969|    65.37%|   0:00:03.0| 1501.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.794|   -0.794| -788.881| -887.319|    65.38%|   0:00:03.0| 1501.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.794|   -0.794| -788.843| -887.281|    65.38%|   0:00:01.0| 1501.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.793|   -0.793| -788.476| -886.913|    65.47%|   0:00:01.0| 1501.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.792|   -0.792| -787.684| -886.122|    65.49%|   0:00:05.0| 1501.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.792|   -0.792| -787.135| -885.572|    65.50%|   0:00:03.0| 1501.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.792|   -0.792| -786.890| -885.327|    65.61%|   0:00:02.0| 1501.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.791|   -0.791| -786.424| -884.862|    65.65%|   0:00:01.0| 1501.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.790|   -0.790| -784.718| -883.156|    65.67%|   0:00:03.0| 1501.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.790|   -0.790| -784.055| -882.492|    65.69%|   0:00:04.0| 1501.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.790|   -0.790| -784.029| -882.466|    65.69%|   0:00:01.0| 1503.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.790|   -0.790| -783.991| -882.428|    65.69%|   0:00:00.0| 1503.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.789|   -0.789| -783.592| -882.029|    65.74%|   0:00:01.0| 1503.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/D   |
|  -0.789|   -0.789| -782.668| -881.106|    65.75%|   0:00:05.0| 1503.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.789|   -0.789| -782.273| -880.710|    65.76%|   0:00:04.0| 1503.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.788|   -0.788| -782.176| -880.613|    65.81%|   0:00:00.0| 1503.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/D   |
|  -0.788|   -0.788| -782.151| -880.588|    65.82%|   0:00:04.0| 1503.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.788|   -0.788| -781.730| -880.167|    65.82%|   0:00:03.0| 1503.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.788|   -0.788| -781.685| -880.123|    65.82%|   0:00:01.0| 1503.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.787|   -0.787| -781.317| -879.754|    65.85%|   0:00:00.0| 1503.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.788|   -0.788| -780.843| -879.280|    65.87%|   0:00:05.0| 1503.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_/D   |
|  -0.787|   -0.787| -780.494| -878.931|    65.87%|   0:00:00.0| 1503.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.786|   -0.786| -780.455| -878.893|    65.88%|   0:00:01.0| 1503.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.786|   -0.786| -780.394| -878.831|    65.88%|   0:00:03.0| 1503.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.785|   -0.785| -779.956| -878.394|    65.94%|   0:00:01.0| 1503.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.785|   -0.785| -779.442| -877.879|    65.94%|   0:00:04.0| 1504.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.785|   -0.785| -779.237| -877.675|    65.94%|   0:00:05.0| 1504.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.785|   -0.785| -779.232| -877.670|    65.94%|   0:00:00.0| 1504.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.785|   -0.785| -778.715| -877.153|    66.03%|   0:00:01.0| 1504.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.784|   -0.784| -779.146| -877.584|    66.03%|   0:00:00.0| 1504.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/D   |
|  -0.784|   -0.784| -778.477| -876.915|    66.05%|   0:00:06.0| 1504.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.784|   -0.784| -778.472| -876.910|    66.05%|   0:00:01.0| 1504.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.783|   -0.783| -778.351| -876.788|    66.09%|   0:00:01.0| 1504.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.783|   -0.783| -777.212| -875.650|    66.11%|   0:00:08.0| 1505.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.783|   -0.783| -777.124| -875.561|    66.12%|   0:00:02.0| 1505.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.782|   -0.782| -777.047| -875.485|    66.16%|   0:00:01.0| 1505.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.782|   -0.782| -776.585| -875.023|    66.16%|   0:00:09.0| 1505.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.782|   -0.782| -776.149| -874.586|    66.17%|   0:00:00.0| 1505.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.784|   -0.784| -775.110| -873.548|    66.23%|   0:00:03.0| 1505.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.784|   -0.784| -774.944| -873.382|    66.25%|   0:00:01.0| 1505.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.784|   -0.784| -774.947| -873.384|    66.28%|   0:00:01.0| 1505.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:11 real=0:05:12 mem=1505.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.357|   -0.784|-102.210| -873.384|    66.28%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_64_/D                      |
|  -0.350|   -0.784|-101.380| -872.555|    66.28%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_64_/D                      |
|  -0.338|   -0.784| -96.392| -867.566|    66.28%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_60_/D                      |
|  -0.304|   -0.784| -94.921| -866.095|    66.28%|   0:00:01.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_64_/D                      |
|  -0.286|   -0.784| -92.513| -863.687|    66.28%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_104_/D                     |
|  -0.273|   -0.784| -92.397| -863.572|    66.28%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_150_/E                     |
|  -0.264|   -0.784| -83.646| -854.821|    66.28%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_60_/D                      |
|  -0.245|   -0.784| -80.285| -851.460|    66.28%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/memory7_reg_135_/D               |
|  -0.223|   -0.784| -74.347| -845.602|    66.28%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/memory7_reg_135_/D               |
|  -0.214|   -0.784| -67.591| -838.846|    66.28%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_64_/D                      |
|  -0.205|   -0.784| -66.391| -837.646|    66.28%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_63_/D                      |
|  -0.170|   -0.784| -63.460| -834.715|    66.29%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_139_/E                     |
|  -0.159|   -0.784| -60.416| -831.671|    66.29%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_64_/D                      |
|  -0.149|   -0.784| -49.094| -821.378|    66.29%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_35_/D                      |
|  -0.140|   -0.784| -47.446| -819.730|    66.29%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_60_/D                      |
|  -0.140|   -0.784| -38.812| -811.182|    66.29%|   0:00:01.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_60_/D                      |
|  -0.126|   -0.784| -37.598| -809.968|    66.30%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_75_/D                      |
|  -0.117|   -0.784| -29.371| -802.336|    66.30%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_63_/D                      |
|  -0.110|   -0.784| -23.976| -796.973|    66.30%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_63_/D                      |
|  -0.106|   -0.784| -23.845| -796.842|    66.31%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_60_/D                      |
|  -0.094|   -0.784| -23.740| -796.738|    66.31%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_60_/D                      |
|  -0.090|   -0.784| -23.429| -796.426|    66.31%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/memory2_reg_50_/D                |
|  -0.080|   -0.784| -21.215| -794.332|    66.31%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_75_/D                      |
|  -0.071|   -0.784| -21.095| -794.212|    66.31%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_113_/D                     |
|  -0.068|   -0.784| -12.661| -785.840|    66.32%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_62_/D                      |
|  -0.068|   -0.784| -11.048| -784.325|    66.32%|   0:00:01.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_62_/D                      |
|  -0.068|   -0.784| -10.496| -783.773|    66.32%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_62_/D                      |
|  -0.058|   -0.784| -10.448| -783.725|    66.32%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/memory2_reg_50_/D                |
|  -0.051|   -0.784|  -5.670| -779.647|    66.33%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_139_/E                     |
|  -0.043|   -0.784|  -4.215| -778.607|    66.33%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_76_/D                      |
|  -0.043|   -0.784|  -4.125| -778.516|    66.33%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_60_/D                      |
|  -0.035|   -0.784|  -3.814| -778.206|    66.33%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_64_/D                      |
|  -0.027|   -0.784|  -2.832| -777.589|    66.34%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_110_/D                     |
|  -0.024|   -0.784|  -1.349| -776.123|    66.35%|   0:00:01.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_64_/D                      |
|  -0.014|   -0.784|  -0.856| -775.569|    66.35%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_64_/D                      |
|  -0.005|   -0.784|  -0.118| -774.981|    66.35%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/memory1_reg_48_/E                |
|   0.000|   -0.784|   0.000| -774.863|    66.36%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_37_/D                      |
|   0.004|   -0.784|   0.000| -774.863|    66.37%|   0:00:01.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_112_/D                     |
|   0.009|   -0.784|   0.000| -774.864|    66.37%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_60_/D                      |
|   0.014|   -0.784|   0.000| -774.864|    66.37%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| qmem_instance/Q_reg_7_/D                           |
|   0.018|   -0.784|   0.000| -774.864|    66.38%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_60_/D                      |
|   0.018|   -0.784|   0.000| -774.864|    66.38%|   0:00:00.0| 1505.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_60_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.0 real=0:00:05.0 mem=1505.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:17 real=0:05:17 mem=1505.4M) ***
** GigaOpt Optimizer WNS Slack -0.784 TNS Slack -774.864 Density 66.38
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.784  TNS Slack -774.864 Density 66.38
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    66.38%|        -|  -0.784|-774.864|   0:00:00.0| 1505.4M|
|    66.28%|       59|  -0.784|-774.704|   0:00:01.0| 1505.4M|
|    66.00%|      508|  -0.781|-775.764|   0:00:05.0| 1505.4M|
|    66.00%|        6|  -0.781|-775.772|   0:00:00.0| 1505.4M|
|    66.00%|        0|  -0.781|-775.772|   0:00:00.0| 1505.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.781  TNS Slack -775.772 Density 66.00
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 380 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.7) (real = 0:00:07.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1505.42M, totSessionCpu=0:15:13).
*** Starting refinePlace (0:15:13 mem=1521.4M) ***
Total net bbox length = 4.289e+05 (1.905e+05 2.383e+05) (ext = 2.004e+04)
Move report: Timing Driven Placement moves 3199 insts, mean move: 4.85 um, max move: 26.80 um
	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U590): (130.40, 312.40) --> (114.40, 323.20)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 1531.6MB
Move report: Detail placement moves 5884 insts, mean move: 0.75 um, max move: 5.60 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U989): (158.20, 145.00) --> (154.40, 146.80)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1531.6MB
Summary Report:
Instances move: 7874 (out of 24971 movable)
Mean displacement: 2.46 um
Max displacement: 27.40 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_2995_0) (173.8, 368.2) -> (171.6, 393.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.377e+05 (1.962e+05 2.414e+05) (ext = 2.004e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 1531.6MB
*** Finished refinePlace (0:15:16 mem=1531.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1531.6M)


Density : 0.6600
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.9 real=0:00:04.0 mem=1531.6M) ***
** GigaOpt Optimizer WNS Slack -0.821 TNS Slack -785.190 Density 66.00
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.821|   -0.821|-785.190| -785.190|    66.00%|   0:00:00.0| 1531.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -0.808|   -0.808|-783.921| -783.921|    66.00%|   0:00:01.0| 1531.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.799|   -0.799|-782.131| -782.131|    66.01%|   0:00:02.0| 1531.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.795|   -0.795|-780.474| -780.474|    66.01%|   0:00:02.0| 1531.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_11_/D   |
|  -0.789|   -0.789|-778.884| -778.884|    66.01%|   0:00:04.0| 1531.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.790|   -0.790|-777.934| -777.934|    66.02%|   0:00:05.0| 1531.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_11_/D   |
|  -0.790|   -0.790|-777.915| -777.915|    66.02%|   0:00:02.0| 1531.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_11_/D   |
|  -0.787|   -0.787|-777.756| -777.756|    66.04%|   0:00:00.0| 1531.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_11_/D   |
|  -0.787|   -0.787|-777.321| -777.321|    66.04%|   0:00:03.0| 1531.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_11_/D   |
|  -0.787|   -0.787|-777.313| -777.313|    66.04%|   0:00:00.0| 1531.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_11_/D   |
|  -0.784|   -0.784|-777.269| -777.269|    66.06%|   0:00:01.0| 1531.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_11_/D   |
|  -0.784|   -0.784|-776.981| -776.981|    66.09%|   0:00:21.0| 1531.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.784|   -0.784|-776.724| -776.724|    66.09%|   0:00:05.0| 1525.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.784|   -0.784|-776.693| -776.693|    66.09%|   0:00:02.0| 1525.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.784|   -0.784|-776.542| -776.542|    66.09%|   0:00:00.0| 1525.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.782|   -0.782|-776.179| -776.179|    66.18%|   0:00:02.0| 1525.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/D   |
|  -0.781|   -0.781|-775.970| -775.970|    66.20%|   0:00:16.0| 1525.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_11_/D   |
|  -0.781|   -0.781|-775.589| -775.589|    66.21%|   0:00:09.0| 1525.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_11_/D   |
|  -0.781|   -0.781|-775.547| -775.547|    66.21%|   0:00:00.0| 1525.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_11_/D   |
|  -0.778|   -0.778|-774.926| -774.926|    66.30%|   0:00:03.0| 1525.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.778|   -0.778|-773.648| -773.648|    66.34%|   0:00:02.0| 1525.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.778|   -0.778|-773.597| -773.597|    66.35%|   0:00:01.0| 1525.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.778|   -0.778|-772.880| -772.880|    66.46%|   0:00:04.0| 1525.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_15_/D   |
|  -0.778|   -0.778|-772.313| -772.313|    66.48%|   0:00:00.0| 1525.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_15_/D   |
|  -0.778|   -0.778|-772.297| -772.297|    66.49%|   0:00:00.0| 1525.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_15_/D   |
|  -0.778|   -0.778|-771.977| -771.977|    66.54%|   0:00:03.0| 1525.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_13_/D   |
|  -0.778|   -0.778|-771.822| -771.822|    66.59%|   0:00:01.0| 1525.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_13_/D   |
|  -0.778|   -0.778|-771.522| -771.522|    66.62%|   0:00:00.0| 1525.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_13_/D   |
|  -0.778|   -0.778|-771.562| -771.562|    66.62%|   0:00:00.0| 1525.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_13_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:29 real=0:01:29 mem=1525.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.005|   -0.778|   0.000| -771.562|    66.62%|   0:00:00.0| 1525.7M|   WC_VIEW|  default| psum_mem_instance/Q_reg_59_/D                      |
|   0.008|   -0.778|   0.000| -771.563|    66.62%|   0:00:01.0| 1544.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_63_/D                      |
|   0.015|   -0.778|   0.000| -771.563|    66.63%|   0:00:00.0| 1544.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_22_/D                      |
|   0.015|   -0.778|   0.000| -771.563|    66.63%|   0:00:00.0| 1544.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_22_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=1544.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:30 real=0:01:30 mem=1544.8M) ***
** GigaOpt Optimizer WNS Slack -0.778 TNS Slack -771.563 Density 66.63
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.778  TNS Slack -771.563 Density 66.63
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    66.63%|        -|  -0.778|-771.563|   0:00:00.0| 1544.8M|
|    66.61%|       16|  -0.778|-771.566|   0:00:01.0| 1544.8M|
|    66.47%|      273|  -0.776|-771.690|   0:00:05.0| 1544.8M|
|    66.47%|        0|  -0.776|-771.690|   0:00:00.0| 1544.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.776  TNS Slack -771.690 Density 66.47
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 393 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.0) (real = 0:00:06.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1525.73M, totSessionCpu=0:16:53).
*** Starting refinePlace (0:16:53 mem=1525.7M) ***
Total net bbox length = 4.392e+05 (1.972e+05 2.419e+05) (ext = 2.004e+04)
Move report: Timing Driven Placement moves 1839 insts, mean move: 5.08 um, max move: 40.80 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_3291_0): (330.80, 154.00) --> (311.60, 175.60)
	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 1534.0MB
Move report: Detail placement moves 2365 insts, mean move: 0.61 um, max move: 4.60 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1139): (364.80, 173.80) --> (363.80, 177.40)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1534.0MB
Summary Report:
Instances move: 3483 (out of 25103 movable)
Mean displacement: 3.00 um
Max displacement: 40.80 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_3291_0) (330.8, 154) -> (311.6, 175.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.433e+05 (2.003e+05 2.429e+05) (ext = 2.004e+04)
Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 1534.0MB
*** Finished refinePlace (0:16:56 mem=1534.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1534.0M)


Density : 0.6647
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.4 real=0:00:03.0 mem=1534.0M) ***
** GigaOpt Optimizer WNS Slack -0.789 TNS Slack -773.671 Density 66.47
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.789|   -0.789|-773.671| -773.671|    66.47%|   0:00:00.0| 1534.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_15_/D   |
|  -0.784|   -0.784|-772.709| -772.709|    66.48%|   0:00:04.0| 1534.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.784|   -0.784|-772.382| -772.382|    66.49%|   0:00:04.0| 1529.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.782|   -0.782|-772.503| -772.503|    66.49%|   0:00:00.0| 1529.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.783|   -0.783|-772.367| -772.367|    66.49%|   0:00:04.0| 1524.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.778|   -0.778|-772.040| -772.040|    66.50%|   0:00:00.0| 1524.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.776|   -0.776|-771.601| -771.601|    66.51%|   0:00:10.0| 1524.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.776|   -0.776|-771.171| -771.171|    66.52%|   0:00:17.0| 1538.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.776|   -0.776|-771.025| -771.025|    66.53%|   0:00:03.0| 1534.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.774|   -0.774|-770.449| -770.449|    66.62%|   0:00:01.0| 1534.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_11_/D   |
|  -0.774|   -0.774|-769.130| -769.130|    66.63%|   0:00:29.0| 1538.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.774|   -0.774|-768.794| -768.794|    66.64%|   0:00:07.0| 1538.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.774|   -0.774|-768.771| -768.771|    66.65%|   0:00:00.0| 1538.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.770|   -0.770|-768.599| -768.599|    66.78%|   0:00:03.0| 1538.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.770|   -0.770|-767.239| -767.239|    66.81%|   0:00:51.0| 1539.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.770|   -0.770|-766.963| -766.963|    66.83%|   0:00:08.0| 1539.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.770|   -0.770|-766.737| -766.737|    66.84%|   0:00:00.0| 1539.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.769|   -0.769|-766.250| -766.250|    66.97%|   0:00:03.0| 1539.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.770|   -0.770|-766.159| -766.159|    66.99%|   0:00:09.0| 1539.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.770|   -0.770|-766.146| -766.146|    66.99%|   0:00:01.0| 1539.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.770|   -0.770|-765.893| -765.893|    67.03%|   0:00:00.0| 1539.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.771|   -0.771|-765.504| -765.504|    67.07%|   0:00:15.0| 1542.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -0.771|   -0.771|-765.122| -765.122|    67.11%|   0:00:04.0| 1542.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.764|   -0.764|-764.949| -765.078|    67.17%|   0:01:46.0| 1560.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -0.764|   -0.764|-763.893| -764.022|    67.20%|   0:00:11.0| 1560.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -0.764|   -0.764|-763.846| -763.974|    67.21%|   0:00:01.0| 1560.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -0.766|   -0.766|-763.182| -763.311|    67.45%|   0:00:05.0| 1560.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_/D   |
|  -0.764|   -0.764|-762.546| -762.674|    67.48%|   0:00:01.0| 1560.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -0.763|   -0.763|-762.362| -762.490|    67.50%|   0:00:01.0| 1560.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -0.763|   -0.763|-762.170| -762.299|    67.51%|   0:00:08.0| 1560.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -0.762|   -0.762|-762.119| -762.247|    67.51%|   0:00:01.0| 1560.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.762|   -0.762|-762.104| -762.232|    67.51%|   0:00:01.0| 1560.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.762|   -0.762|-761.793| -761.922|    67.59%|   0:00:02.0| 1560.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.762|   -0.762|-761.739| -761.867|    67.62%|   0:00:01.0| 1560.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.762|   -0.762|-761.725| -761.853|    67.62%|   0:00:00.0| 1560.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.763|   -0.763|-760.598| -760.727|    67.69%|   0:00:26.0| 1560.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.762|   -0.762|-760.160| -760.288|    67.72%|   0:00:03.0| 1560.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.761|   -0.761|-760.095| -760.224|    67.72%|   0:00:01.0| 1560.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.761|   -0.761|-760.008| -760.136|    67.73%|   0:00:03.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.761|   -0.761|-759.757| -759.885|    67.81%|   0:00:01.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.761|   -0.761|-759.660| -759.788|    67.84%|   0:00:00.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.761|   -0.761|-759.638| -759.766|    67.84%|   0:00:00.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.761|   -0.761|-759.624| -759.753|    67.86%|   0:00:01.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.761|   -0.761|-759.610| -759.738|    67.87%|   0:00:01.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.755|   -0.755|-762.654| -763.214|    67.91%|   0:00:18.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.756|   -0.756|-762.333| -762.892|    67.92%|   0:00:04.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.755|   -0.755|-761.709| -762.268|    68.05%|   0:00:02.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.755|   -0.755|-761.222| -761.782|    68.05%|   0:00:09.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.755|   -0.755|-761.093| -761.652|    68.05%|   0:00:03.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.754|   -0.754|-760.714| -761.274|    68.11%|   0:00:00.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.754|   -0.754|-760.621| -761.181|    68.15%|   0:00:03.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.756|   -0.756|-760.075| -760.635|    68.19%|   0:00:03.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.757|   -0.757|-759.997| -760.556|    68.22%|   0:00:01.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_14_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.752|   -0.752|-761.705| -763.338|    68.23%|   0:00:08.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.751|   -0.751|-761.574| -763.207|    68.24%|   0:00:01.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.751|   -0.751|-761.195| -762.828|    68.23%|   0:00:03.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.751|   -0.751|-761.190| -762.823|    68.24%|   0:00:01.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.750|   -0.750|-760.938| -762.571|    68.37%|   0:00:01.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.750|   -0.750|-760.255| -761.888|    68.38%|   0:00:12.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.750|   -0.750|-760.211| -761.844|    68.38%|   0:00:02.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.749|   -0.749|-760.112| -761.744|    68.43%|   0:00:01.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.750|   -0.750|-759.967| -761.600|    68.48%|   0:00:03.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.749|   -0.749|-759.881| -761.514|    68.48%|   0:00:00.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.749|   -0.749|-759.878| -761.511|    68.48%|   0:00:02.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.749|   -0.749|-759.847| -761.479|    68.48%|   0:00:00.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.749|   -0.749|-759.837| -761.470|    68.48%|   0:00:00.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.749|   -0.749|-759.758| -761.391|    68.49%|   0:00:01.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.748|   -0.748|-759.328| -760.960|    68.50%|   0:00:08.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.748|   -0.748|-758.987| -760.620|    68.51%|   0:00:08.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_13_/D   |
|  -0.748|   -0.748|-758.930| -760.563|    68.51%|   0:00:01.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.749|   -0.749|-758.869| -760.502|    68.56%|   0:00:01.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.747|   -0.747|-758.776| -760.409|    68.56%|   0:00:01.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.747|   -0.747|-758.480| -760.113|    68.57%|   0:00:11.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.747|   -0.747|-758.473| -760.105|    68.57%|   0:00:02.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.746|   -0.746|-758.008| -759.641|    68.62%|   0:00:01.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.747|   -0.747|-757.493| -759.125|    68.63%|   0:00:12.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_16_/D   |
|  -0.746|   -0.746|-757.288| -758.921|    68.63%|   0:00:00.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.746|   -0.746|-757.234| -758.866|    68.68%|   0:00:02.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.746|   -0.746|-757.015| -758.648|    68.69%|   0:00:02.0| 1557.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.746|   -0.746|-756.442| -758.075|    68.73%|   0:00:03.0| 1557.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.747|   -0.747|-755.860| -757.492|    68.84%|   0:00:09.0| 1558.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.747|   -0.747|-755.632| -757.265|    68.90%|   0:00:02.0| 1558.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.744|   -0.744|-758.573| -761.195|    68.91%|   0:00:19.0| 1558.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.744|   -0.744|-758.645| -761.267|    68.91%|   0:00:01.0| 1558.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.744|   -0.744|-758.630| -761.252|    68.91%|   0:00:02.0| 1558.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.744|   -0.744|-758.874| -761.495|    68.97%|   0:00:02.0| 1558.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -0.743|   -0.743|-758.596| -761.218|    68.99%|   0:00:01.0| 1558.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.743|   -0.743|-758.197| -760.819|    69.09%|   0:00:06.0| 1559.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_46_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.741|   -0.741|-760.146| -764.041|    69.13%|   0:00:13.0| 1559.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_13_/D   |
|  -0.741|   -0.741|-760.059| -763.954|    69.13%|   0:00:01.0| 1559.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_13_/D   |
|  -0.740|   -0.740|-759.609| -763.503|    69.21%|   0:00:02.0| 1559.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_13_/D   |
|  -0.741|   -0.741|-759.087| -762.981|    69.28%|   0:00:05.0| 1559.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_13_/D   |
|  -0.740|   -0.740|-758.898| -762.792|    69.28%|   0:00:00.0| 1559.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.739|   -0.739|-758.612| -762.506|    69.29%|   0:00:05.0| 1559.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.739|   -0.739|-758.307| -762.202|    69.29%|   0:00:09.0| 1559.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.739|   -0.739|-758.120| -762.014|    69.33%|   0:00:02.0| 1559.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.738|   -0.738|-757.893| -761.787|    69.34%|   0:00:03.0| 1559.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.738|   -0.738|-757.755| -761.650|    69.34%|   0:00:01.0| 1559.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.738|   -0.738|-757.702| -761.596|    69.37%|   0:00:01.0| 1559.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.736|   -0.736|-760.385| -765.094|    69.48%|   0:00:25.0| 1568.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.736|   -0.736|-760.080| -764.790|    69.48%|   0:00:05.0| 1568.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.735|   -0.735|-759.680| -764.390|    69.56%|   0:00:02.0| 1568.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.735|   -0.735|-759.697| -764.407|    69.63%|   0:00:07.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.735|   -0.735|-759.221| -763.931|    69.63%|   0:00:06.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.735|   -0.735|-759.079| -763.789|    69.63%|   0:00:04.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.736|   -0.736|-758.996| -763.706|    69.67%|   0:00:02.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.734|   -0.734|-758.790| -763.500|    69.68%|   0:00:00.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.734|   -0.734|-758.558| -763.268|    69.69%|   0:00:09.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.734|   -0.734|-758.497| -763.207|    69.69%|   0:00:01.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.734|   -0.734|-758.420| -763.129|    69.69%|   0:00:00.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.733|   -0.733|-758.291| -763.001|    69.74%|   0:00:01.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.733|   -0.733|-758.173| -762.882|    69.78%|   0:00:05.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_13_/D   |
|  -0.733|   -0.733|-758.089| -762.799|    69.78%|   0:00:01.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.733|   -0.733|-758.045| -762.755|    69.78%|   0:00:01.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.733|   -0.733|-758.026| -762.735|    69.79%|   0:00:00.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.733|   -0.733|-758.001| -762.710|    69.79%|   0:00:01.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.733|   -0.733|-757.828| -762.538|    69.82%|   0:00:02.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.733|   -0.733|-757.739| -762.448|    69.84%|   0:00:01.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.733|   -0.733|-757.726| -762.435|    69.84%|   0:00:01.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.731|   -0.731|-759.092| -764.725|    69.85%|   0:00:10.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.731|   -0.731|-759.062| -764.695|    69.85%|   0:00:01.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.731|   -0.731|-759.041| -764.674|    69.84%|   0:00:01.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.730|   -0.730|-758.685| -764.318|    69.89%|   0:00:01.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.729|   -0.729|-758.478| -764.112|    69.94%|   0:00:05.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.729|   -0.729|-758.089| -763.722|    69.94%|   0:00:10.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.729|   -0.729|-758.029| -763.662|    69.94%|   0:00:04.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.729|   -0.729|-757.733| -763.366|    70.01%|   0:00:01.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.728|   -0.728|-757.628| -763.261|    70.02%|   0:00:01.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.728|   -0.728|-756.857| -762.490|    70.01%|   0:00:14.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.728|   -0.728|-756.702| -762.335|    70.01%|   0:00:01.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.729|   -0.729|-756.470| -762.103|    70.06%|   0:00:01.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.728|   -0.728|-756.401| -762.034|    70.06%|   0:00:01.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_15_/D   |
|  -0.728|   -0.728|-756.362| -761.996|    70.07%|   0:00:00.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_15_/D   |
|  -0.729|   -0.729|-754.828| -760.461|    70.12%|   0:00:03.0| 1570.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.726|   -0.726|-757.000| -763.461|    70.16%|   0:00:16.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.726|   -0.726|-756.777| -763.238|    70.17%|   0:00:01.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.726|   -0.726|-756.688| -763.149|    70.17%|   0:00:01.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.725|   -0.725|-756.313| -762.774|    70.23%|   0:00:01.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_16_/D   |
|  -0.725|   -0.725|-755.911| -762.372|    70.27%|   0:00:03.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.725|   -0.725|-755.783| -762.244|    70.28%|   0:00:00.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.725|   -0.725|-755.088| -761.549|    70.28%|   0:00:06.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.724|   -0.724|-754.831| -761.293|    70.28%|   0:00:01.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.724|   -0.724|-754.730| -761.191|    70.28%|   0:00:04.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.724|   -0.724|-754.592| -761.053|    70.34%|   0:00:02.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.724|   -0.724|-754.320| -760.781|    70.35%|   0:00:06.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.724|   -0.724|-754.311| -760.772|    70.35%|   0:00:00.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.723|   -0.723|-753.708| -760.169|    70.38%|   0:00:01.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.723|   -0.723|-753.634| -760.095|    70.39%|   0:00:12.0| 1573.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.723|   -0.723|-753.541| -760.002|    70.39%|   0:00:01.0| 1573.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.723|   -0.723|-753.479| -759.940|    70.47%|   0:00:02.0| 1573.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.722|   -0.722|-753.179| -759.641|    70.51%|   0:00:01.0| 1575.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.722|   -0.722|-753.133| -759.594|    70.54%|   0:00:02.0| 1575.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.722|   -0.722|-753.046| -759.507|    70.56%|   0:00:07.0| 1575.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.722|   -0.722|-752.967| -759.428|    70.56%|   0:00:00.0| 1575.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.722|   -0.722|-752.863| -759.324|    70.56%|   0:00:00.0| 1575.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.723|   -0.723|-751.952| -758.413|    70.93%|   0:00:18.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.719|   -0.719|-754.054| -760.845|    71.00%|   0:00:14.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.719|   -0.719|-754.047| -760.838|    71.00%|   0:00:01.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.718|   -0.718|-753.898| -760.689|    71.15%|   0:00:03.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_15_/D   |
|  -0.718|   -0.718|-753.602| -760.393|    71.24%|   0:00:03.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.718|   -0.718|-753.539| -760.330|    71.24%|   0:00:08.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.718|   -0.718|-753.539| -760.330|    71.24%|   0:00:01.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.718|   -0.718|-753.536| -760.328|    71.24%|   0:00:00.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.718|   -0.718|-753.493| -760.284|    71.29%|   0:00:01.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.718|   -0.718|-753.433| -760.224|    71.43%|   0:00:08.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.718|   -0.718|-753.249| -760.040|    71.45%|   0:00:02.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.714|   -0.714|-754.087| -761.983|    71.45%|   0:00:15.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/D   |
|  -0.714|   -0.714|-753.993| -761.889|    71.46%|   0:00:01.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/D   |
|  -0.713|   -0.713|-753.199| -761.095|    71.64%|   0:00:04.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.713|   -0.713|-753.048| -760.945|    71.70%|   0:00:03.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.714|   -0.714|-752.519| -760.415|    71.81%|   0:00:06.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.713|   -0.713|-752.359| -760.255|    71.86%|   0:00:02.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.713|   -0.713|-752.358| -760.254|    71.86%|   0:00:01.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.709|   -0.709|-752.513| -761.841|    72.03%|   0:00:21.0| 1576.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.709|   -0.709|-752.351| -761.679|    72.03%|   0:00:01.0| 1576.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.709|   -0.709|-752.338| -761.666|    72.04%|   0:00:00.0| 1576.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.709|   -0.709|-751.397| -760.724|    72.17%|   0:00:02.0| 1576.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.708|   -0.708|-751.370| -760.698|    72.23%|   0:00:02.0| 1576.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.708|   -0.708|-750.999| -760.327|    72.23%|   0:00:07.0| 1576.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.708|   -0.708|-750.879| -760.207|    72.23%|   0:00:01.0| 1576.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.708|   -0.708|-750.667| -759.995|    72.33%|   0:00:02.0| 1576.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.707|   -0.707|-750.481| -759.809|    72.35%|   0:00:04.0| 1576.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -0.707|   -0.707|-750.315| -759.643|    72.37%|   0:00:00.0| 1576.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.707|   -0.707|-750.183| -759.511|    72.37%|   0:00:04.0| 1576.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.707|   -0.707|-750.057| -759.385|    72.44%|   0:00:02.0| 1576.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.708|   -0.708|-749.368| -758.696|    72.54%|   0:00:04.0| 1576.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.708|   -0.708|-749.354| -758.681|    72.55%|   0:00:00.0| 1576.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_38_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.703|   -0.703|-751.209| -761.715|    72.56%|   0:00:12.0| 1577.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_13_/D   |
|  -0.705|   -0.705|-751.112| -761.617|    72.57%|   0:00:04.0| 1577.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.703|   -0.703|-750.984| -761.490|    72.57%|   0:00:00.0| 1577.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_13_/D   |
|  -0.703|   -0.703|-750.817| -761.323|    72.74%|   0:00:03.0| 1577.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.703|   -0.703|-750.186| -760.691|    72.82%|   0:00:03.0| 1577.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.703|   -0.703|-750.157| -760.662|    72.82%|   0:00:00.0| 1577.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.704|   -0.704|-748.471| -758.976|    73.00%|   0:00:10.0| 1578.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.704|   -0.704|-748.456| -758.961|    73.10%|   0:00:03.0| 1577.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.704|   -0.704|-748.421| -758.927|    73.11%|   0:00:01.0| 1577.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.700|   -0.700|-750.246| -762.022|    73.10%|   0:00:13.0| 1577.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.701|   -0.701|-750.235| -762.010|    73.10%|   0:00:02.0| 1577.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.701|   -0.701|-750.234| -762.009|    73.10%|   0:00:00.0| 1577.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.700|   -0.700|-749.802| -761.578|    73.22%|   0:00:02.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.700|   -0.700|-749.761| -761.537|    73.27%|   0:00:03.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.700|   -0.700|-749.575| -761.350|    73.36%|   0:00:05.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.697|   -0.697|-750.318| -764.122|    73.35%|   0:00:15.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.697|   -0.697|-750.120| -763.924|    73.35%|   0:00:01.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.696|   -0.696|-749.656| -763.460|    73.44%|   0:00:03.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.696|   -0.696|-749.453| -763.257|    73.45%|   0:00:08.0| 1578.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.696|   -0.696|-749.258| -763.062|    73.52%|   0:00:02.0| 1578.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.696|   -0.696|-749.227| -763.031|    73.54%|   0:00:00.0| 1578.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.697|   -0.697|-748.953| -762.757|    73.58%|   0:00:02.0| 1578.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.697|   -0.697|-748.917| -762.721|    73.62%|   0:00:01.0| 1578.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.697|   -0.697|-748.810| -762.614|    73.62%|   0:00:01.0| 1578.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.693|   -0.693|-751.071| -766.909|    73.62%|   0:00:06.0| 1579.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.693|   -0.693|-750.791| -766.629|    73.62%|   0:00:03.0| 1579.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.692|   -0.692|-750.385| -766.223|    73.73%|   0:00:02.0| 1579.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.692|   -0.692|-749.831| -765.669|    73.72%|   0:00:07.0| 1579.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_18_/D   |
|  -0.694|   -0.694|-749.704| -765.542|    73.73%|   0:00:01.0| 1579.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_18_/D   |
|  -0.692|   -0.692|-749.525| -765.363|    73.73%|   0:00:01.0| 1579.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.692|   -0.692|-749.203| -765.041|    73.81%|   0:00:02.0| 1580.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.692|   -0.692|-749.059| -764.897|    73.84%|   0:00:03.0| 1580.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/D   |
|  -0.692|   -0.692|-749.047| -764.885|    73.85%|   0:00:00.0| 1580.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/D   |
|  -0.692|   -0.692|-748.751| -764.589|    73.84%|   0:00:08.0| 1581.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.691|   -0.691|-748.722| -764.560|    73.84%|   0:00:03.0| 1581.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -0.691|   -0.691|-748.631| -764.469|    73.84%|   0:00:02.0| 1581.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -0.692|   -0.692|-748.519| -764.357|    73.92%|   0:00:03.0| 1582.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -0.692|   -0.692|-748.492| -764.331|    73.93%|   0:00:00.0| 1582.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -0.692|   -0.692|-748.417| -764.255|    73.93%|   0:00:00.0| 1582.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -0.692|   -0.692|-748.336| -764.174|    74.12%|   0:00:11.0| 1583.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_24_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.689|   -0.689|-749.671| -767.441|    74.13%|   0:00:11.0| 1583.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -0.689|   -0.689|-749.662| -767.432|    74.13%|   0:00:00.0| 1583.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -0.689|   -0.689|-749.465| -767.235|    74.21%|   0:00:02.0| 1583.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -0.689|   -0.689|-749.435| -767.205|    74.23%|   0:00:00.0| 1583.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -0.689|   -0.689|-749.328| -767.099|    74.32%|   0:00:04.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -0.689|   -0.689|-748.724| -766.494|    74.35%|   0:00:01.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -0.689|   -0.689|-748.714| -766.484|    74.35%|   0:00:01.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.686|   -0.686|-749.967| -769.674|    74.33%|   0:00:12.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.686|   -0.686|-749.880| -769.587|    74.33%|   0:00:01.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.686|   -0.686|-749.816| -769.523|    74.32%|   0:00:00.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.685|   -0.685|-749.584| -769.291|    74.39%|   0:00:01.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.685|   -0.685|-749.126| -768.834|    74.43%|   0:00:06.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.685|   -0.685|-748.946| -768.654|    74.44%|   0:00:00.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.685|   -0.685|-748.915| -768.622|    74.50%|   0:00:04.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.685|   -0.685|-748.872| -768.580|    74.53%|   0:00:01.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.684|   -0.684|-749.634| -771.297|    74.52%|   0:00:11.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/D   |
|  -0.683|   -0.683|-749.370| -771.034|    74.51%|   0:00:01.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.682|   -0.682|-748.870| -770.533|    74.57%|   0:00:01.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.682|   -0.682|-748.518| -770.181|    74.60%|   0:00:04.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.682|   -0.682|-748.510| -770.173|    74.64%|   0:00:02.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_59_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.682|   -0.682|-747.150| -771.449|    74.64%|   0:00:13.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.679|   -0.679|-747.119| -771.418|    74.65%|   0:00:00.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.682|   -0.682|-746.404| -770.703|    74.73%|   0:00:02.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.679|   -0.679|-746.306| -770.605|    74.73%|   0:00:00.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.683|   -0.683|-745.768| -770.067|    74.90%|   0:00:11.0| 1587.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.680|   -0.680|-745.621| -769.920|    74.92%|   0:00:01.0| 1587.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.679|   -0.679|-745.588| -769.887|    74.92%|   0:00:01.0| 1587.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.679|   -0.679|-745.426| -769.725|    74.92%|   0:00:02.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.679|   -0.679|-745.411| -769.710|    74.94%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.679|   -0.679|-745.407| -769.707|    74.94%|   0:00:00.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.679|   -0.679|-745.365| -769.664|    74.98%|   0:00:02.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.680|   -0.680|-745.346| -769.646|    75.00%|   0:00:00.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.676|   -0.676|-745.196| -771.788|    75.00%|   0:00:05.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.676|   -0.676|-745.157| -771.750|    75.00%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.676|   -0.676|-745.220| -771.813|    75.03%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.676|   -0.676|-744.746| -771.339|    75.05%|   0:00:00.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.676|   -0.676|-744.438| -771.030|    75.05%|   0:00:02.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.676|   -0.676|-744.416| -771.008|    75.06%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.673|   -0.673|-742.572| -771.508|    75.05%|   0:00:08.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.673|   -0.673|-742.570| -771.507|    75.06%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.672|   -0.672|-742.175| -771.112|    75.09%|   0:00:00.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.672|   -0.672|-741.763| -770.700|    75.09%|   0:00:07.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.672|   -0.672|-741.741| -770.678|    75.09%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.672|   -0.672|-741.667| -770.603|    75.11%|   0:00:00.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.672|   -0.672|-741.619| -770.555|    75.12%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.672|   -0.672|-741.371| -770.307|    75.15%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.672|   -0.672|-741.324| -770.261|    75.17%|   0:00:00.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.672|   -0.672|-741.321| -770.258|    75.18%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_34_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.669|   -0.669|-738.870| -770.740|    75.17%|   0:00:07.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/D   |
|  -0.669|   -0.669|-738.269| -770.139|    75.19%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.669|   -0.669|-738.217| -770.087|    75.20%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_17_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.665|   -0.665|-731.516| -765.627|    75.18%|   0:00:08.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/D   |
|  -0.665|   -0.665|-731.447| -765.558|    75.19%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/D   |
|  -0.665|   -0.665|-731.432| -765.543|    75.18%|   0:00:00.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/D   |
|  -0.665|   -0.665|-730.664| -764.776|    75.23%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/D   |
|  -0.664|   -0.664|-730.493| -764.604|    75.24%|   0:00:00.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_13_/D   |
|  -0.664|   -0.664|-730.065| -764.177|    75.24%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_13_/D   |
|  -0.664|   -0.664|-729.962| -764.073|    75.24%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_13_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.659|   -0.659|-716.712| -754.169|    75.27%|   0:00:07.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.659|   -0.659|-716.681| -754.138|    75.27%|   0:00:00.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.659|   -0.659|-716.674| -754.130|    75.27%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.658|   -0.658|-716.744| -754.200|    75.29%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_13_/D   |
|  -0.658|   -0.658|-715.917| -753.374|    75.30%|   0:00:03.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_13_/D   |
|  -0.656|   -0.656|-715.507| -752.963|    75.32%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.656|   -0.656|-715.155| -752.611|    75.31%|   0:00:05.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_13_/D   |
|  -0.655|   -0.655|-714.781| -752.237|    75.34%|   0:00:00.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.655|   -0.655|-714.029| -751.486|    75.34%|   0:00:02.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.655|   -0.655|-714.060| -751.517|    75.34%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_13_/D   |
|  -0.655|   -0.655|-714.027| -751.483|    75.35%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_13_/D   |
|  -0.655|   -0.655|-713.982| -751.439|    75.36%|   0:00:00.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_13_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.647|   -0.647|-705.589| -746.767|    75.38%|   0:00:03.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.647|   -0.647|-704.997| -746.176|    75.38%|   0:00:00.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.646|   -0.646|-704.557| -745.735|    75.39%|   0:00:00.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.645|   -0.645|-703.767| -744.945|    75.39%|   0:00:02.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.645|   -0.645|-702.277| -743.456|    75.39%|   0:00:02.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.644|   -0.644|-701.990| -743.169|    75.41%|   0:00:00.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_13_/D   |
|  -0.644|   -0.644|-701.232| -742.411|    75.40%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_13_/D   |
|  -0.643|   -0.643|-701.512| -742.691|    75.42%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.643|   -0.643|-701.480| -742.659|    75.42%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.643|   -0.643|-701.066| -742.244|    75.42%|   0:00:00.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.643|   -0.643|-701.005| -742.183|    75.42%|   0:00:00.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.642|   -0.642|-700.958| -742.137|    75.43%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.642|   -0.642|-700.554| -741.732|    75.43%|   0:00:00.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.642|   -0.642|-700.541| -741.719|    75.43%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -0.642|   -0.642|-700.492| -741.670|    75.44%|   0:00:00.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.631|   -0.631|-661.392| -704.287|    75.44%|   0:00:00.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.624|   -0.624|-658.919| -701.813|    75.44%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.620|   -0.620|-657.275| -700.169|    75.44%|   0:00:00.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.619|   -0.619|-652.869| -695.763|    75.45%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.617|   -0.617|-652.254| -695.149|    75.45%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.615|   -0.615|-650.599| -693.493|    75.46%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.615|   -0.615|-649.741| -692.636|    75.46%|   0:00:00.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.615|   -0.615|-649.682| -692.577|    75.46%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.615|   -0.615|-649.633| -692.528|    75.46%|   0:00:00.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.615|   -0.615|-649.491| -692.386|    75.46%|   0:00:00.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.615|   -0.615|-649.382| -692.277|    75.46%|   0:00:00.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.615|   -0.615|-649.365| -692.259|    75.46%|   0:00:00.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.615|   -0.615|-649.365| -692.259|    75.46%|   0:00:01.0| 1586.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:20:28 real=0:20:30 mem=1586.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.168|   -0.615| -95.984| -692.259|    75.46%|   0:00:00.0| 1586.1M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_48_/D                                           |
|  -0.153|   -0.615| -90.575| -686.851|    75.46%|   0:00:00.0| 1586.1M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_10_/D                                         |
|  -0.145|   -0.615| -86.724| -679.552|    75.47%|   0:00:00.0| 1586.1M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_41_/D                                         |
|  -0.134|   -0.615| -82.866| -675.694|    75.47%|   0:00:00.0| 1586.1M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_48_/D                                           |
|  -0.125|   -0.615| -75.409| -668.237|    75.47%|   0:00:00.0| 1586.1M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_28_/D                                           |
|  -0.112|   -0.615| -67.424| -660.251|    75.47%|   0:00:00.0| 1605.2M|   WC_VIEW|  default| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_47_/D                                         |
|  -0.101|   -0.615| -54.586| -647.413|    75.47%|   0:00:01.0| 1605.2M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_26_/D                                         |
|  -0.093|   -0.615| -50.722| -643.549|    75.47%|   0:00:00.0| 1605.2M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_10_/D                                         |
|  -0.083|   -0.615| -40.768| -631.543|    75.47%|   0:00:00.0| 1605.2M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_48_/D                                           |
|  -0.075|   -0.615| -25.179| -616.128|    75.47%|   0:00:00.0| 1605.2M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_10_/D                                           |
|  -0.053|   -0.615| -15.247| -604.356|    75.48%|   0:00:00.0| 1605.2M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
|  -0.046|   -0.615|  -9.516| -599.439|    75.48%|   0:00:00.0| 1605.2M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_26_/D                                         |
|  -0.036|   -0.615|  -4.446| -595.552|    75.48%|   0:00:01.0| 1605.2M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_48_/D                                           |
|  -0.028|   -0.615|  -2.244| -593.349|    75.48%|   0:00:00.0| 1605.2M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_15_/D                                         |
|  -0.021|   -0.615|  -0.886| -591.948|    75.48%|   0:00:00.0| 1605.2M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_5_/D                                            |
|  -0.013|   -0.615|  -0.362| -591.949|    75.48%|   0:00:00.0| 1605.2M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_10_/D                                           |
|  -0.004|   -0.615|  -0.013| -587.474|    75.49%|   0:00:00.0| 1605.2M|   WC_VIEW|  default| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_47_/D                                         |
|   0.004|   -0.615|   0.000| -585.731|    75.49%|   0:00:00.0| 1605.2M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_10_/D                                         |
|   0.011|   -0.615|   0.000| -585.721|    75.49%|   0:00:01.0| 1605.2M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_5_/D                                            |
|   0.019|   -0.615|   0.000| -580.923|    75.50%|   0:00:00.0| 1586.1M|   WC_VIEW|  default| psum_mem_instance/Q_reg_65_/D                      |
|   0.019|   -0.615|   0.000| -580.923|    75.50%|   0:00:00.0| 1586.1M|   WC_VIEW|  default| psum_mem_instance/Q_reg_65_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.3 real=0:00:03.0 mem=1586.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:20:32 real=0:20:33 mem=1586.1M) ***
** GigaOpt Optimizer WNS Slack -0.615 TNS Slack -580.923 Density 75.50
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.615  TNS Slack -580.923 Density 75.50
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    75.50%|        -|  -0.615|-580.923|   0:00:00.0| 1586.1M|
|    75.05%|      344|  -0.615|-581.119|   0:00:04.0| 1586.1M|
|    72.91%|     2676|  -0.604|-568.386|   0:00:12.0| 1586.1M|
|    72.91%|        4|  -0.604|-568.381|   0:00:00.0| 1586.1M|
|    72.91%|        0|  -0.604|-568.381|   0:00:00.0| 1586.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.604  TNS Slack -568.381 Density 72.91
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 989 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:16.3) (real = 0:00:16.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:16, real=0:00:16, mem=1586.10M, totSessionCpu=0:37:45).
*** Starting refinePlace (0:37:45 mem=1586.1M) ***
Total net bbox length = 4.644e+05 (2.124e+05 2.520e+05) (ext = 2.004e+04)
Move report: Timing Driven Placement moves 18166 insts, mean move: 7.79 um, max move: 96.40 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1326): (411.00, 146.80) --> (332.60, 128.80)
	Runtime: CPU: 0:00:11.3 REAL: 0:00:11.0 MEM: 1605.9MB
Move report: Detail placement moves 9633 insts, mean move: 0.61 um, max move: 5.80 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_3645_0): (125.80, 400.60) --> (121.80, 402.40)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1605.9MB
Summary Report:
Instances move: 19244 (out of 28827 movable)
Mean displacement: 7.44 um
Max displacement: 97.00 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1326) (411, 146.8) -> (332, 128.8)
	Length: 21 sites, height: 1 rows, site name: core, cell type: XNR2D4
Total net bbox length = 4.819e+05 (2.272e+05 2.547e+05) (ext = 2.007e+04)
Runtime: CPU: 0:00:12.0 REAL: 0:00:12.0 MEM: 1605.9MB
*** Finished refinePlace (0:37:57 mem=1605.9M) ***
Finished re-routing un-routed nets (0:00:00.3 1605.9M)


Density : 0.7292
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:14.8 real=0:00:15.0 mem=1605.9M) ***
** GigaOpt Optimizer WNS Slack -0.728 TNS Slack -593.281 Density 72.92
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.728|   -0.728|-593.281| -593.281|    72.92%|   0:00:00.0| 1605.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_11_/D   |
|  -0.716|   -0.716|-592.795| -592.795|    72.92%|   0:00:00.0| 1605.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.688|   -0.688|-592.264| -592.264|    72.92%|   0:00:00.0| 1605.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_16_/D   |
|  -0.676|   -0.676|-592.108| -592.108|    72.92%|   0:00:00.0| 1605.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_14_/D   |
|  -0.665|   -0.665|-590.964| -590.964|    72.92%|   0:00:00.0| 1605.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_11_/D   |
|  -0.651|   -0.651|-588.674| -588.674|    72.92%|   0:00:01.0| 1605.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -0.637|   -0.637|-587.498| -587.498|    72.92%|   0:00:00.0| 1605.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.627|   -0.627|-586.708| -586.708|    72.93%|   0:00:00.0| 1605.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_15_/D   |
|  -0.618|   -0.618|-585.340| -585.340|    72.94%|   0:00:01.0| 1605.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_15_/D   |
|  -0.616|   -0.616|-582.507| -582.507|    72.95%|   0:00:02.0| 1605.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_/D   |
|  -0.608|   -0.608|-581.876| -581.876|    72.95%|   0:00:00.0| 1605.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.606|   -0.606|-579.435| -579.435|    72.96%|   0:00:02.0| 1605.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_14_/D   |
|  -0.604|   -0.604|-578.572| -578.572|    72.97%|   0:00:00.0| 1605.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_16_/D   |
|  -0.604|   -0.604|-577.110| -577.110|    72.98%|   0:00:01.0| 1605.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_16_/D   |
|  -0.596|   -0.596|-576.738| -576.738|    72.99%|   0:00:00.0| 1605.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_13_/D   |
|  -0.595|   -0.595|-572.538| -572.538|    73.01%|   0:00:01.0| 1605.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_16_/D   |
|  -0.595|   -0.595|-572.473| -572.473|    73.01%|   0:00:00.0| 1605.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_16_/D   |
|  -0.594|   -0.594|-572.186| -572.186|    73.03%|   0:00:01.0| 1605.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_16_/D   |
|  -0.594|   -0.594|-571.845| -571.845|    73.03%|   0:00:00.0| 1605.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_16_/D   |
|  -0.593|   -0.593|-572.534| -572.534|    73.04%|   0:00:00.0| 1605.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_16_/D   |
|  -0.593|   -0.593|-572.110| -572.110|    73.04%|   0:00:01.0| 1597.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_16_/D   |
|  -0.587|   -0.587|-571.551| -571.551|    73.07%|   0:00:00.0| 1597.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -0.584|   -0.584|-568.309| -568.309|    73.09%|   0:00:03.0| 1590.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_14_/D   |
|  -0.584|   -0.584|-567.234| -567.234|    73.11%|   0:00:03.0| 1590.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_14_/D   |
|  -0.584|   -0.584|-567.061| -567.061|    73.11%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_14_/D   |
|  -0.586|   -0.586|-566.458| -566.458|    73.18%|   0:00:01.0| 1590.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_16_/D   |
|  -0.579|   -0.579|-566.109| -566.109|    73.20%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.579|   -0.579|-563.124| -563.124|    73.21%|   0:00:04.0| 1590.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.579|   -0.579|-562.757| -562.757|    73.21%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.575|   -0.575|-561.837| -561.837|    73.28%|   0:00:02.0| 1590.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -0.575|   -0.575|-561.315| -561.315|    73.30%|   0:00:04.0| 1590.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -0.575|   -0.575|-561.110| -561.110|    73.30%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -0.574|   -0.574|-560.436| -560.436|    73.38%|   0:00:01.0| 1589.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_14_/D   |
|  -0.574|   -0.574|-560.181| -560.181|    73.38%|   0:00:01.0| 1589.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_14_/D   |
|  -0.571|   -0.571|-559.435| -559.435|    73.41%|   0:00:02.0| 1589.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_16_/D   |
|  -0.571|   -0.571|-558.251| -558.251|    73.42%|   0:00:03.0| 1589.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_16_/D   |
|  -0.571|   -0.571|-558.242| -558.242|    73.42%|   0:00:00.0| 1589.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_16_/D   |
|  -0.570|   -0.570|-557.817| -557.817|    73.48%|   0:00:01.0| 1589.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_16_/D   |
|  -0.571|   -0.571|-557.079| -557.079|    73.52%|   0:00:01.0| 1589.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_14_/D   |
|  -0.567|   -0.567|-556.791| -556.791|    73.52%|   0:00:02.0| 1589.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -0.567|   -0.567|-555.514| -555.514|    73.53%|   0:00:04.0| 1589.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -0.566|   -0.566|-554.471| -554.471|    73.64%|   0:00:03.0| 1589.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_14_/D   |
|  -0.566|   -0.566|-554.385| -554.385|    73.65%|   0:00:01.0| 1589.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_14_/D   |
|  -0.565|   -0.565|-554.028| -554.028|    73.71%|   0:00:06.0| 1589.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.565|   -0.565|-553.983| -553.983|    73.72%|   0:00:02.0| 1589.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.562|   -0.562|-553.064| -553.064|    73.78%|   0:00:02.0| 1589.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.563|   -0.563|-552.157| -552.157|    73.79%|   0:00:03.0| 1589.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_14_/D   |
|  -0.562|   -0.562|-551.515| -551.515|    73.88%|   0:00:03.0| 1589.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.562|   -0.562|-550.963| -550.963|    73.92%|   0:00:05.0| 1589.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.562|   -0.562|-550.726| -550.726|    73.92%|   0:00:01.0| 1589.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.562|   -0.562|-550.723| -550.723|    73.94%|   0:00:01.0| 1589.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.562|   -0.562|-550.606| -550.606|    73.95%|   0:00:00.0| 1589.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.565|   -0.565|-550.739| -550.739|    74.17%|   0:00:09.0| 1589.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:18 real=0:01:18 mem=1589.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.014|   -0.565|  -0.015| -550.739|    74.17%|   0:00:00.0| 1589.4M|   WC_VIEW|  default| psum_mem_instance/memory2_reg_34_/D                |
|   0.007|   -0.565|   0.000| -550.739|    74.17%|   0:00:00.0| 1589.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_111_/D                     |
|   0.015|   -0.565|   0.000| -548.537|    74.18%|   0:00:01.0| 1608.5M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_33_/D                                         |
|   0.015|   -0.565|   0.000| -548.537|    74.18%|   0:00:00.0| 1608.5M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_33_/D                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1608.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:19 real=0:01:19 mem=1608.5M) ***
** GigaOpt Optimizer WNS Slack -0.565 TNS Slack -548.537 Density 74.18
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.565  TNS Slack -548.537 Density 74.18
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    74.18%|        -|  -0.565|-548.537|   0:00:00.0| 1608.5M|
|    73.95%|      183|  -0.565|-546.695|   0:00:03.0| 1608.5M|
|    73.26%|     1283|  -0.561|-546.051|   0:00:10.0| 1608.5M|
|    73.26%|        8|  -0.561|-546.051|   0:00:00.0| 1608.5M|
|    73.26%|        0|  -0.561|-546.051|   0:00:00.0| 1608.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.561  TNS Slack -546.051 Density 73.26
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1045 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:13.4) (real = 0:00:13.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:13, real=0:00:13, mem=1589.41M, totSessionCpu=0:39:32).
*** Starting refinePlace (0:39:32 mem=1589.4M) ***
Total net bbox length = 4.845e+05 (2.284e+05 2.561e+05) (ext = 2.007e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1589.4MB
Move report: Detail placement moves 4593 insts, mean move: 0.70 um, max move: 5.40 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U53): (411.20, 386.20) --> (414.80, 384.40)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1594.1MB
Summary Report:
Instances move: 4593 (out of 29131 movable)
Mean displacement: 0.70 um
Max displacement: 5.40 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U53) (411.2, 386.2) -> (414.8, 384.4)
	Length: 8 sites, height: 1 rows, site name: core, cell type: IND2D2
Total net bbox length = 4.860e+05 (2.294e+05 2.566e+05) (ext = 2.007e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1594.1MB
*** Finished refinePlace (0:39:33 mem=1594.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1594.1M)


Density : 0.7326
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=1594.1M) ***
** GigaOpt Optimizer WNS Slack -0.570 TNS Slack -548.111 Density 73.26
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.570|   -0.570|-548.111| -548.111|    73.26%|   0:00:00.0| 1594.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_/D   |
|  -0.567|   -0.567|-547.431| -547.431|    73.26%|   0:00:00.0| 1594.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_15_/D   |
|  -0.562|   -0.562|-546.096| -546.096|    73.26%|   0:00:02.0| 1594.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.562|   -0.562|-545.661| -545.661|    73.27%|   0:00:13.0| 1594.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.562|   -0.562|-545.566| -545.566|    73.27%|   0:00:04.0| 1594.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.562|   -0.562|-545.523| -545.523|    73.27%|   0:00:00.0| 1594.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.562|   -0.562|-545.284| -545.284|    73.29%|   0:00:01.0| 1594.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.562|   -0.562|-545.148| -545.148|    73.29%|   0:00:01.0| 1594.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.563|   -0.563|-545.128| -545.128|    73.35%|   0:00:17.0| 1594.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.563|   -0.563|-545.095| -545.095|    73.38%|   0:00:06.0| 1594.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.563|   -0.563|-545.048| -545.048|    73.41%|   0:00:03.0| 1594.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.563|   -0.563|-544.901| -544.901|    73.42%|   0:00:01.0| 1594.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.563|   -0.563|-544.902| -544.902|    73.42%|   0:00:01.0| 1594.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:48.8 real=0:00:49.0 mem=1594.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.006|   -0.563|   0.000| -544.902|    73.42%|   0:00:00.0| 1594.1M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_26_/D                                         |
|   0.007|   -0.563|   0.000| -544.901|    73.43%|   0:00:00.0| 1594.1M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_26_/D                                         |
|   0.015|   -0.563|   0.000| -544.901|    73.43%|   0:00:00.0| 1594.1M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_33_/D                                         |
|   0.015|   -0.563|   0.000| -544.902|    73.43%|   0:00:00.0| 1594.1M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_33_/D                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1594.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:49.2 real=0:00:49.0 mem=1594.1M) ***
** GigaOpt Optimizer WNS Slack -0.563 TNS Slack -544.902 Density 73.43
*** Starting refinePlace (0:40:24 mem=1594.1M) ***
Total net bbox length = 4.864e+05 (2.295e+05 2.569e+05) (ext = 2.007e+04)
Move report: Timing Driven Placement moves 3290 insts, mean move: 3.90 um, max move: 54.40 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1366): (409.80, 321.40) --> (384.20, 292.60)
	Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 1599.1MB
Move report: Detail placement moves 6837 insts, mean move: 1.77 um, max move: 9.00 um
	Max move on inst (mac_array_instance/FE_OCPC2217_q_temp_452_): (346.80, 119.80) --> (337.80, 119.80)
	Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 1599.1MB
Summary Report:
Instances move: 8005 (out of 29204 movable)
Mean displacement: 2.83 um
Max displacement: 54.60 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1366) (409.8, 321.4) -> (384, 292.6)
	Length: 21 sites, height: 1 rows, site name: core, cell type: XNR2D4
Total net bbox length = 4.652e+05 (2.079e+05 2.573e+05) (ext = 2.007e+04)
Runtime: CPU: 0:00:06.1 REAL: 0:00:06.0 MEM: 1599.1MB
*** Finished refinePlace (0:40:30 mem=1599.1M) ***
Finished re-routing un-routed nets (0:00:00.1 1599.1M)


Density : 0.7343
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:07.2 real=0:00:07.0 mem=1599.1M) ***
** GigaOpt Optimizer WNS Slack -0.614 TNS Slack -550.202 Density 73.43
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.614|   -0.614|-550.202| -550.202|    73.43%|   0:00:00.0| 1599.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.604|   -0.604|-549.645| -549.645|    73.43%|   0:00:00.0| 1599.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.596|   -0.596|-549.625| -549.625|    73.43%|   0:00:01.0| 1599.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.592|   -0.592|-549.283| -549.283|    73.43%|   0:00:01.0| 1596.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.592|   -0.592|-549.250| -549.250|    73.43%|   0:00:01.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.591|   -0.591|-549.255| -549.255|    73.44%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.591|   -0.591|-549.146| -549.146|    73.44%|   0:00:01.0| 1592.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.590|   -0.590|-549.406| -549.406|    73.45%|   0:00:00.0| 1592.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.588|   -0.588|-550.690| -550.690|    73.45%|   0:00:01.0| 1592.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.588|   -0.588|-550.680| -550.680|    73.46%|   0:00:00.0| 1592.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.587|   -0.587|-550.599| -550.599|    73.46%|   0:00:00.0| 1592.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.587|   -0.587|-550.496| -550.496|    73.45%|   0:00:01.0| 1592.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.587|   -0.587|-550.480| -550.480|    73.46%|   0:00:00.0| 1592.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.587|   -0.587|-550.480| -550.480|    73.46%|   0:00:00.0| 1592.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.0 real=0:00:06.0 mem=1592.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.006|   -0.587|   0.000| -550.480|    73.46%|   0:00:00.0| 1592.3M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_18_/D                                         |
|   0.015|   -0.587|   0.000| -550.480|    73.46%|   0:00:00.0| 1592.3M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_33_/D                                         |
|   0.015|   -0.587|   0.000| -550.480|    73.46%|   0:00:00.0| 1592.3M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_33_/D                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1592.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.3 real=0:00:06.0 mem=1592.3M) ***
*** Starting refinePlace (0:40:38 mem=1592.3M) ***
Total net bbox length = 4.655e+05 (2.081e+05 2.574e+05) (ext = 2.007e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1592.3MB
Summary Report:
Instances move: 0 (out of 29223 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.655e+05 (2.081e+05 2.574e+05) (ext = 2.007e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1592.3MB
*** Finished refinePlace (0:40:38 mem=1592.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1592.3M)


Density : 0.7346
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1592.3M) ***
** GigaOpt Optimizer WNS Slack -0.587 TNS Slack -550.480 Density 73.46
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1052 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:30:49 real=0:30:50 mem=1592.3M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.587
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 241 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.587 TNS Slack -550.480 Density 73.46
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.587|   -0.587|-550.480| -550.480|    73.46%|   0:00:00.0| 1576.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.574|   -0.574|-549.094| -549.094|    73.47%|   0:00:02.0| 1576.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.566|   -0.566|-546.565| -546.565|    73.47%|   0:00:09.0| 1576.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_15_/D   |
|  -0.566|   -0.566|-544.960| -544.960|    73.49%|   0:00:24.0| 1579.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_15_/D   |
|  -0.564|   -0.564|-544.613| -544.613|    73.49%|   0:00:04.0| 1576.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_15_/D   |
|  -0.564|   -0.564|-543.896| -543.896|    73.49%|   0:00:07.0| 1576.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_15_/D   |
|  -0.556|   -0.556|-542.885| -542.885|    73.55%|   0:00:05.0| 1576.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
|  -0.556|   -0.556|-540.732| -540.732|    73.55%|   0:00:36.0| 1580.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
|  -0.556|   -0.556|-540.247| -540.247|    73.55%|   0:00:08.0| 1580.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
|  -0.555|   -0.555|-538.941| -538.941|    73.64%|   0:00:09.0| 1580.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.555|   -0.555|-538.652| -538.652|    73.65%|   0:00:01.0| 1580.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.555|   -0.555|-536.024| -536.024|    73.65%|   0:00:13.0| 1580.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.555|   -0.555|-535.492| -535.492|    73.71%|   0:00:03.0| 1589.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.555|   -0.555|-535.432| -535.432|    73.71%|   0:00:01.0| 1589.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.555|   -0.555|-535.317| -535.317|    73.71%|   0:00:08.0| 1589.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.555|   -0.555|-534.827| -534.827|    73.77%|   0:00:01.0| 1589.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.555|   -0.555|-534.820| -534.820|    73.77%|   0:00:00.0| 1589.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.555|   -0.555|-532.070| -532.070|    73.79%|   0:00:20.0| 1589.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_13_/D   |
|  -0.555|   -0.555|-531.813| -531.813|    73.80%|   0:00:01.0| 1589.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
|  -0.555|   -0.555|-530.327| -530.327|    73.86%|   0:00:08.0| 1589.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_17_/D   |
|  -0.555|   -0.555|-529.793| -529.793|    73.87%|   0:00:15.0| 1589.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_17_/D   |
|  -0.555|   -0.555|-529.786| -529.786|    73.87%|   0:00:00.0| 1589.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_17_/D   |
|  -0.555|   -0.555|-528.763| -528.763|    73.92%|   0:00:04.0| 1589.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_14_/D   |
|  -0.555|   -0.555|-528.023| -528.023|    73.93%|   0:00:02.0| 1589.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_12_/D   |
|  -0.555|   -0.555|-528.022| -528.022|    73.93%|   0:00:00.0| 1589.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_12_/D   |
|  -0.555|   -0.555|-527.993| -527.993|    73.99%|   0:00:01.0| 1589.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_12_/D   |
|  -0.555|   -0.555|-527.820| -527.820|    74.00%|   0:00:00.0| 1589.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_12_/D   |
|  -0.555|   -0.555|-527.707| -527.707|    74.01%|   0:00:01.0| 1589.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_12_/D   |
|  -0.555|   -0.555|-527.628| -527.628|    74.03%|   0:00:01.0| 1589.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_12_/D   |
|  -0.555|   -0.555|-526.023| -526.023|    74.04%|   0:00:03.0| 1589.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
|  -0.555|   -0.555|-525.980| -525.980|    74.05%|   0:00:00.0| 1589.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
|  -0.555|   -0.555|-525.813| -525.813|    74.10%|   0:00:01.0| 1589.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
|  -0.555|   -0.555|-525.746| -525.746|    74.10%|   0:00:00.0| 1589.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
|  -0.555|   -0.555|-525.485| -525.485|    74.10%|   0:00:01.0| 1589.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
|  -0.555|   -0.555|-525.204| -525.204|    74.12%|   0:00:00.0| 1589.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
|  -0.555|   -0.555|-522.396| -522.396|    74.13%|   0:00:03.0| 1590.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.555|   -0.555|-522.335| -522.335|    74.13%|   0:00:01.0| 1590.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_14_/D   |
|  -0.555|   -0.555|-521.930| -521.930|    74.20%|   0:00:03.0| 1590.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_14_/D   |
|  -0.555|   -0.555|-521.072| -521.072|    74.21%|   0:00:05.0| 1590.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_16_/D   |
|  -0.555|   -0.555|-521.023| -521.023|    74.21%|   0:00:01.0| 1590.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_16_/D   |
|  -0.555|   -0.555|-520.844| -520.844|    74.28%|   0:00:01.0| 1590.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_16_/D   |
|  -0.555|   -0.555|-520.810| -520.810|    74.29%|   0:00:01.0| 1590.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_16_/D   |
|  -0.555|   -0.555|-520.692| -520.692|    74.29%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_16_/D   |
|  -0.555|   -0.555|-520.680| -520.680|    74.32%|   0:00:01.0| 1590.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_16_/D   |
|  -0.555|   -0.555|-519.571| -519.571|    74.32%|   0:00:04.0| 1590.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_16_/D   |
|  -0.554|   -0.554|-519.408| -519.408|    74.33%|   0:00:01.0| 1590.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_10_/D   |
|  -0.554|   -0.554|-518.983| -518.983|    74.37%|   0:00:01.0| 1590.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_16_/D   |
|  -0.554|   -0.554|-518.943| -518.943|    74.38%|   0:00:01.0| 1590.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_16_/D   |
|  -0.554|   -0.554|-518.881| -518.881|    74.39%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_16_/D   |
|  -0.554|   -0.554|-518.870| -518.870|    74.39%|   0:00:01.0| 1590.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_16_/D   |
|  -0.554|   -0.554|-517.335| -517.335|    74.40%|   0:00:04.0| 1590.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_14_/D   |
|  -0.554|   -0.554|-516.924| -516.924|    74.41%|   0:00:02.0| 1590.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_13_/D   |
|  -0.554|   -0.554|-516.524| -516.524|    74.41%|   0:00:02.0| 1590.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_13_/D   |
|  -0.554|   -0.554|-516.250| -516.250|    74.47%|   0:00:01.0| 1590.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_13_/D   |
|  -0.554|   -0.554|-516.010| -516.010|    74.48%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_13_/D   |
|  -0.554|   -0.554|-515.922| -515.922|    74.48%|   0:00:01.0| 1590.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_13_/D   |
|  -0.554|   -0.554|-515.763| -515.763|    74.49%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_13_/D   |
|  -0.554|   -0.554|-514.865| -514.865|    74.50%|   0:00:02.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D   |
|  -0.554|   -0.554|-514.544| -514.544|    74.54%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_11_/D   |
|  -0.554|   -0.554|-514.364| -514.364|    74.54%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -0.554|   -0.554|-514.102| -514.102|    74.54%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_11_/D   |
|  -0.554|   -0.554|-514.072| -514.072|    74.55%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_11_/D   |
|  -0.554|   -0.554|-512.414| -512.414|    74.57%|   0:00:02.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_9_/D    |
|  -0.554|   -0.554|-512.339| -512.339|    74.57%|   0:00:02.0| 1590.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_9_/D    |
|  -0.554|   -0.554|-512.067| -512.067|    74.59%|   0:00:01.0| 1591.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_9_/D    |
|  -0.554|   -0.554|-511.995| -511.995|    74.59%|   0:00:00.0| 1591.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_9_/D    |
|  -0.554|   -0.554|-511.950| -511.950|    74.59%|   0:00:03.0| 1590.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_9_/D    |
|  -0.554|   -0.554|-511.945| -511.945|    74.59%|   0:00:01.0| 1591.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_9_/D    |
|  -0.554|   -0.554|-511.762| -511.762|    74.60%|   0:00:01.0| 1591.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_9_/D    |
|  -0.554|   -0.554|-509.999| -509.999|    74.60%|   0:00:01.0| 1591.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_9_/D    |
|  -0.554|   -0.554|-509.986| -509.986|    74.61%|   0:00:00.0| 1591.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_10_/D   |
|  -0.554|   -0.554|-509.475| -509.475|    74.61%|   0:00:01.0| 1591.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_10_/D   |
|  -0.554|   -0.554|-509.265| -509.265|    74.62%|   0:00:00.0| 1591.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_10_/D   |
|  -0.554|   -0.554|-509.065| -509.065|    74.62%|   0:00:01.0| 1591.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_10_/D   |
|  -0.554|   -0.554|-509.036| -509.036|    74.63%|   0:00:00.0| 1591.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_10_/D   |
|  -0.554|   -0.554|-509.029| -509.029|    74.63%|   0:00:00.0| 1591.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_10_/D   |
|  -0.554|   -0.554|-507.876| -507.876|    74.64%|   0:00:02.0| 1591.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_9_/D    |
|  -0.554|   -0.554|-506.949| -506.949|    74.64%|   0:00:00.0| 1591.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_9_/D    |
|  -0.554|   -0.554|-506.685| -506.685|    74.65%|   0:00:01.0| 1591.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_9_/D    |
|  -0.554|   -0.554|-506.396| -506.396|    74.65%|   0:00:01.0| 1591.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_9_/D    |
|  -0.554|   -0.554|-506.389| -506.389|    74.65%|   0:00:03.0| 1590.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_9_/D    |
|  -0.554|   -0.554|-506.277| -506.277|    74.65%|   0:00:00.0| 1590.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_9_/D    |
|  -0.554|   -0.554|-506.061| -506.061|    74.66%|   0:00:01.0| 1590.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_9_/D    |
|  -0.554|   -0.554|-505.864| -505.864|    74.66%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_9_/D    |
|  -0.554|   -0.554|-505.830| -505.830|    74.66%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_9_/D    |
|  -0.554|   -0.554|-505.775| -505.775|    74.66%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_9_/D    |
|  -0.554|   -0.554|-505.064| -505.064|    74.67%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_9_/D    |
|  -0.554|   -0.554|-504.843| -504.843|    74.67%|   0:00:03.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_9_/D    |
|  -0.554|   -0.554|-504.762| -504.762|    74.68%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_9_/D    |
|  -0.554|   -0.554|-503.123| -503.123|    74.70%|   0:00:02.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_8_/D    |
|  -0.554|   -0.554|-502.833| -502.833|    74.70%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_8_/D    |
|  -0.554|   -0.554|-502.562| -502.562|    74.72%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_8_/D    |
|  -0.554|   -0.554|-502.525| -502.525|    74.72%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_8_/D    |
|  -0.554|   -0.554|-502.365| -502.365|    74.71%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_9_/D    |
|  -0.554|   -0.554|-501.689| -501.689|    74.72%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_9_/D    |
|  -0.554|   -0.554|-501.671| -501.671|    74.72%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_9_/D    |
|  -0.554|   -0.554|-501.514| -501.514|    74.73%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_8_/D    |
|  -0.554|   -0.554|-501.398| -501.398|    74.73%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_8_/D    |
|  -0.554|   -0.554|-501.389| -501.389|    74.73%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_8_/D    |
|  -0.554|   -0.554|-501.378| -501.378|    74.73%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_8_/D    |
|  -0.554|   -0.554|-501.371| -501.371|    74.73%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_8_/D    |
|  -0.554|   -0.554|-500.783| -500.783|    74.74%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_8_/D    |
|  -0.554|   -0.554|-500.732| -500.732|    74.74%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_7_/D    |
|  -0.554|   -0.554|-500.515| -500.515|    74.74%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_8_/D    |
|  -0.554|   -0.554|-500.358| -500.358|    74.74%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_8_/D    |
|  -0.554|   -0.554|-500.062| -500.062|    74.75%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_8_/D    |
|  -0.554|   -0.554|-499.784| -499.784|    74.75%|   0:00:02.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_8_/D    |
|  -0.554|   -0.554|-499.781| -499.781|    74.75%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_8_/D    |
|  -0.554|   -0.554|-499.420| -499.420|    74.78%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
|  -0.554|   -0.554|-499.349| -499.349|    74.78%|   0:00:01.0| 1590.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_8_/D    |
|  -0.555|   -0.555|-499.054| -499.054|    74.78%|   0:00:01.0| 1590.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
|  -0.555|   -0.555|-499.032| -499.032|    74.78%|   0:00:00.0| 1590.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
|  -0.555|   -0.555|-498.980| -498.980|    74.79%|   0:00:01.0| 1590.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
|  -0.555|   -0.555|-498.943| -498.943|    74.79%|   0:00:00.0| 1590.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
|  -0.555|   -0.555|-498.137| -498.137|    74.80%|   0:00:03.0| 1590.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
|  -0.555|   -0.555|-498.130| -498.130|    74.79%|   0:00:00.0| 1590.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
|  -0.555|   -0.555|-497.991| -497.991|    74.79%|   0:00:00.0| 1590.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
|  -0.555|   -0.555|-497.929| -497.929|    74.82%|   0:00:01.0| 1591.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
|  -0.555|   -0.555|-497.908| -497.908|    74.82%|   0:00:00.0| 1591.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
|  -0.555|   -0.555|-496.540| -496.540|    74.83%|   0:00:01.0| 1591.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_7_/D    |
|  -0.555|   -0.555|-496.436| -496.436|    74.82%|   0:00:00.0| 1591.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_8_/D    |
|  -0.555|   -0.555|-496.292| -496.292|    74.83%|   0:00:01.0| 1591.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_8_/D    |
|  -0.555|   -0.555|-496.155| -496.155|    74.84%|   0:00:00.0| 1591.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_8_/D    |
|  -0.555|   -0.555|-496.136| -496.136|    74.84%|   0:00:00.0| 1591.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_8_/D    |
|  -0.555|   -0.555|-495.305| -495.305|    74.84%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D    |
|  -0.555|   -0.555|-494.767| -494.767|    74.85%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_7_/D    |
|  -0.555|   -0.555|-494.542| -494.542|    74.85%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_7_/D    |
|  -0.555|   -0.555|-493.245| -493.245|    74.86%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_7_/D    |
|  -0.555|   -0.555|-492.591| -492.591|    74.86%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_7_/D    |
|  -0.555|   -0.555|-492.574| -492.574|    74.86%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_7_/D    |
|  -0.555|   -0.555|-491.529| -491.529|    74.87%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_6_/D    |
|  -0.555|   -0.555|-491.460| -491.460|    74.87%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_6_/D    |
|  -0.555|   -0.555|-491.301| -491.301|    74.87%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_6_/D    |
|  -0.555|   -0.555|-491.245| -491.245|    74.87%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_6_/D    |
|  -0.555|   -0.555|-491.217| -491.217|    74.88%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_6_/D    |
|  -0.555|   -0.555|-489.976| -489.976|    74.88%|   0:00:02.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
|  -0.555|   -0.555|-489.960| -489.960|    74.88%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
|  -0.555|   -0.555|-489.951| -489.951|    74.88%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
|  -0.555|   -0.555|-489.942| -489.942|    74.88%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
|  -0.555|   -0.555|-485.957| -485.957|    74.89%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_7_/D    |
|  -0.555|   -0.555|-485.861| -485.861|    74.89%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_6_/D    |
|  -0.555|   -0.555|-485.592| -485.592|    74.90%|   0:00:02.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_6_/D    |
|  -0.555|   -0.555|-485.528| -485.528|    74.90%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_5_/D    |
|  -0.555|   -0.555|-485.471| -485.471|    74.90%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_7_/D    |
|  -0.555|   -0.555|-484.974| -484.974|    74.91%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_7_/D    |
|  -0.555|   -0.555|-484.905| -484.905|    74.92%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_7_/D    |
|  -0.555|   -0.555|-484.781| -484.781|    74.92%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_7_/D    |
|  -0.555|   -0.555|-484.657| -484.657|    74.92%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_7_/D    |
|  -0.555|   -0.555|-484.651| -484.651|    74.93%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_7_/D    |
|  -0.555|   -0.555|-484.191| -484.191|    74.93%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_5_/D    |
|  -0.555|   -0.555|-484.136| -484.136|    74.94%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_5_/D    |
|  -0.555|   -0.555|-484.106| -484.106|    74.94%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_5_/D    |
|  -0.555|   -0.555|-484.003| -484.003|    74.96%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -0.555|   -0.555|-483.918| -483.918|    74.95%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_6_/D    |
|  -0.555|   -0.555|-483.777| -483.777|    74.95%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_5_/D    |
|  -0.555|   -0.555|-483.712| -483.712|    74.97%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_5_/D    |
|  -0.555|   -0.555|-483.578| -483.578|    74.97%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D    |
|  -0.555|   -0.555|-483.266| -483.266|    74.97%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_6_/D    |
|  -0.555|   -0.555|-482.567| -482.567|    74.97%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_6_/D    |
|  -0.555|   -0.555|-482.294| -482.294|    74.98%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_6_/D    |
|  -0.555|   -0.555|-482.283| -482.283|    74.98%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_6_/D    |
|  -0.555|   -0.555|-481.875| -481.875|    74.99%|   0:00:01.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_5_/D    |
|  -0.555|   -0.555|-481.823| -481.823|    74.99%|   0:00:00.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_6_/D    |
|  -0.555|   -0.555|-481.731| -481.731|    74.99%|   0:00:01.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_6_/D    |
|  -0.555|   -0.555|-481.579| -481.579|    75.00%|   0:00:00.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_6_/D    |
|  -0.555|   -0.555|-481.539| -481.539|    75.00%|   0:00:00.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_6_/D    |
|  -0.555|   -0.555|-481.444| -481.444|    75.00%|   0:00:01.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_6_/D    |
|  -0.555|   -0.555|-481.398| -481.398|    75.00%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_5_/D    |
|  -0.555|   -0.555|-481.376| -481.376|    75.00%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_5_/D    |
|  -0.555|   -0.555|-481.107| -481.107|    75.01%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_6_/D    |
|  -0.555|   -0.555|-480.799| -480.799|    75.01%|   0:00:02.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_6_/D    |
|  -0.555|   -0.555|-480.676| -480.676|    75.01%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D    |
|  -0.555|   -0.555|-480.595| -480.595|    75.01%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D    |
|  -0.555|   -0.555|-479.500| -479.500|    75.02%|   0:00:00.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D    |
|  -0.555|   -0.555|-479.493| -479.493|    75.03%|   0:00:00.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D    |
|  -0.555|   -0.555|-477.724| -477.724|    75.03%|   0:00:01.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_5_/D    |
|  -0.555|   -0.555|-477.508| -477.508|    75.04%|   0:00:00.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_5_/D    |
|  -0.555|   -0.555|-476.846| -476.846|    75.04%|   0:00:01.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_5_/D    |
|  -0.555|   -0.555|-476.840| -476.840|    75.05%|   0:00:00.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_5_/D    |
|  -0.555|   -0.555|-476.700| -476.700|    75.05%|   0:00:00.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D    |
|  -0.555|   -0.555|-476.477| -476.477|    75.05%|   0:00:01.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_4_/D    |
|  -0.555|   -0.555|-476.415| -476.415|    75.05%|   0:00:00.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_4_/D    |
|  -0.555|   -0.555|-476.387| -476.387|    75.05%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_5_/D    |
|  -0.555|   -0.555|-476.328| -476.328|    75.05%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_5_/D    |
|  -0.555|   -0.555|-476.260| -476.260|    75.05%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_4_/D    |
|  -0.555|   -0.555|-476.239| -476.239|    75.05%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_4_/D    |
|  -0.555|   -0.555|-476.170| -476.170|    75.05%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_/D    |
|  -0.555|   -0.555|-476.151| -476.151|    75.05%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_/D    |
|  -0.555|   -0.555|-475.850| -475.850|    75.05%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_/D    |
|  -0.555|   -0.555|-475.613| -475.613|    75.06%|   0:00:02.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_5_/D    |
|  -0.555|   -0.555|-475.491| -475.491|    75.06%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_4_/D    |
|  -0.555|   -0.555|-475.444| -475.444|    75.06%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_5_/D    |
|  -0.555|   -0.555|-475.013| -475.013|    75.07%|   0:00:01.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_5_/D    |
|  -0.555|   -0.555|-475.001| -475.001|    75.07%|   0:00:01.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_5_/D    |
|  -0.555|   -0.555|-474.949| -474.949|    75.08%|   0:00:01.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_5_/D    |
|  -0.555|   -0.555|-474.873| -474.873|    75.08%|   0:00:00.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_5_/D    |
|  -0.555|   -0.555|-474.804| -474.804|    75.08%|   0:00:00.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_5_/D    |
|  -0.555|   -0.555|-474.712| -474.712|    75.08%|   0:00:00.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_5_/D    |
|  -0.555|   -0.555|-473.258| -473.258|    75.08%|   0:00:01.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_4_/D    |
|  -0.555|   -0.555|-473.145| -473.145|    75.09%|   0:00:00.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_5_/D    |
|  -0.555|   -0.555|-473.084| -473.084|    75.09%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_5_/D    |
|  -0.555|   -0.555|-473.058| -473.058|    75.09%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_5_/D    |
|  -0.555|   -0.555|-472.988| -472.988|    75.10%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_5_/D    |
|  -0.555|   -0.555|-471.863| -471.863|    75.10%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_5_/D    |
|  -0.555|   -0.555|-471.859| -471.859|    75.10%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_5_/D    |
|  -0.555|   -0.555|-471.830| -471.830|    75.10%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_5_/D    |
|  -0.555|   -0.555|-468.270| -468.270|    75.11%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_4_/D    |
|  -0.555|   -0.555|-468.262| -468.262|    75.11%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_4_/D    |
|  -0.555|   -0.555|-468.224| -468.224|    75.11%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_/D    |
|  -0.555|   -0.555|-468.055| -468.055|    75.11%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_4_/D    |
|  -0.555|   -0.555|-466.191| -466.191|    75.12%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_/D    |
|  -0.555|   -0.555|-466.182| -466.182|    75.12%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_/D    |
|  -0.555|   -0.555|-466.119| -466.119|    75.12%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_4_/D    |
|  -0.555|   -0.555|-466.104| -466.104|    75.12%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_4_/D    |
|  -0.555|   -0.555|-463.308| -463.308|    75.13%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_4_/D    |
|  -0.555|   -0.555|-463.070| -463.070|    75.13%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_3_/D    |
|  -0.555|   -0.555|-462.846| -462.846|    75.13%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
|  -0.555|   -0.555|-462.809| -462.809|    75.13%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_3_/D    |
|  -0.555|   -0.555|-462.642| -462.642|    75.13%|   0:00:01.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_3_/D    |
|  -0.555|   -0.555|-462.622| -462.622|    75.13%|   0:00:00.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_3_/D    |
|  -0.555|   -0.555|-462.513| -462.513|    75.14%|   0:00:01.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_3_/D    |
|  -0.555|   -0.555|-462.412| -462.412|    75.14%|   0:00:00.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
|  -0.555|   -0.555|-462.334| -462.334|    75.14%|   0:00:00.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_3_/D    |
|  -0.555|   -0.555|-462.273| -462.273|    75.14%|   0:00:00.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
|  -0.555|   -0.555|-461.995| -461.995|    75.14%|   0:00:00.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
|  -0.555|   -0.555|-456.278| -456.278|    75.14%|   0:00:01.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_3_/D    |
|  -0.555|   -0.555|-456.159| -456.159|    75.14%|   0:00:00.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_3_/D    |
|  -0.555|   -0.555|-454.217| -454.217|    75.14%|   0:00:01.0| 1610.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_3_/D    |
|  -0.555|   -0.555|-454.195| -454.195|    75.15%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_3_/D    |
|  -0.555|   -0.555|-454.164| -454.164|    75.16%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_3_/D    |
|  -0.555|   -0.555|-454.038| -454.038|    75.16%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D    |
|  -0.555|   -0.555|-454.031| -454.031|    75.16%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D    |
|  -0.555|   -0.555|-454.023| -454.023|    75.16%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D    |
|  -0.555|   -0.555|-454.015| -454.015|    75.16%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D    |
|  -0.555|   -0.555|-453.161| -453.161|    75.16%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_3_/D    |
|  -0.555|   -0.555|-453.150| -453.150|    75.16%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_3_/D    |
|  -0.555|   -0.555|-453.099| -453.099|    75.16%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_3_/D    |
|  -0.555|   -0.555|-453.080| -453.080|    75.17%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_3_/D    |
|  -0.555|   -0.555|-452.964| -452.964|    75.17%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
|  -0.555|   -0.555|-452.190| -452.190|    75.17%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_1_/D    |
|  -0.555|   -0.555|-451.857| -451.857|    75.17%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
|  -0.555|   -0.555|-451.732| -451.732|    75.18%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_3_/D    |
|  -0.555|   -0.555|-451.707| -451.707|    75.18%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_3_/D    |
|  -0.555|   -0.555|-451.684| -451.684|    75.18%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_3_/D    |
|  -0.555|   -0.555|-451.644| -451.644|    75.18%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
|  -0.555|   -0.555|-451.620| -451.620|    75.18%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_3_/D    |
|  -0.555|   -0.555|-451.551| -451.551|    75.18%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_3_/D    |
|  -0.555|   -0.555|-451.495| -451.495|    75.18%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_3_/D    |
|  -0.555|   -0.555|-445.952| -445.952|    75.18%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -0.555|   -0.555|-444.669| -444.669|    75.19%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_2_/D    |
|  -0.555|   -0.555|-443.333| -443.333|    75.19%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
|  -0.555|   -0.555|-443.224| -443.224|    75.19%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_2_/D    |
|  -0.555|   -0.555|-443.170| -443.170|    75.19%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_2_/D    |
|  -0.555|   -0.555|-442.487| -442.487|    75.20%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_1_/D    |
|  -0.555|   -0.555|-442.188| -442.188|    75.20%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
|  -0.555|   -0.555|-441.921| -441.921|    75.20%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -0.555|   -0.555|-441.804| -441.804|    75.20%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -0.555|   -0.555|-441.701| -441.701|    75.20%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_2_/D    |
|  -0.555|   -0.555|-441.631| -441.631|    75.20%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
|  -0.555|   -0.555|-441.435| -441.435|    75.20%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_2_/D    |
|  -0.555|   -0.555|-441.189| -441.189|    75.21%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_2_/D    |
|  -0.555|   -0.555|-440.990| -440.990|    75.21%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -0.555|   -0.555|-440.980| -440.980|    75.21%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -0.555|   -0.555|-440.795| -440.795|    75.21%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
|  -0.555|   -0.555|-440.657| -440.657|    75.21%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_2_/D    |
|  -0.555|   -0.555|-440.540| -440.540|    75.21%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_1_/D    |
|  -0.555|   -0.555|-440.368| -440.368|    75.22%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_/D    |
|  -0.555|   -0.555|-440.346| -440.346|    75.22%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
|  -0.555|   -0.555|-440.259| -440.259|    75.23%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
|  -0.555|   -0.555|-440.252| -440.252|    75.23%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
|  -0.555|   -0.555|-440.245| -440.245|    75.23%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
|  -0.555|   -0.555|-440.227| -440.227|    75.24%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
|  -0.555|   -0.555|-440.225| -440.225|    75.24%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
|  -0.555|   -0.555|-440.224| -440.224|    75.24%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
|  -0.555|   -0.555|-440.191| -440.191|    75.25%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_2_/D    |
|  -0.555|   -0.555|-440.134| -440.134|    75.25%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_2_/D    |
|  -0.555|   -0.555|-440.132| -440.132|    75.25%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
|  -0.555|   -0.555|-440.133| -440.133|    75.25%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:40 real=0:05:40 mem=1591.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.008|   -0.555|   0.000| -440.133|    75.25%|   0:00:00.0| 1591.0M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q1_reg_14_/D   |
|   0.019|   -0.555|   0.000| -440.104|    75.26%|   0:00:00.0| 1610.0M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D    |
|   0.019|   -0.555|   0.000| -440.104|    75.26%|   0:00:00.0| 1610.0M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=1610.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:41 real=0:05:40 mem=1610.0M) ***
** GigaOpt Optimizer WNS Slack -0.555 TNS Slack -440.104 Density 75.26
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.555  TNS Slack -440.104 Density 75.26
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    75.26%|        -|  -0.555|-440.104|   0:00:00.0| 1610.0M|
|    75.05%|      187|  -0.555|-440.988|   0:00:03.0| 1610.0M|
|    74.48%|     1130|  -0.554|-443.588|   0:00:09.0| 1610.0M|
|    74.48%|        5|  -0.554|-443.582|   0:00:00.0| 1610.0M|
|    74.48%|        0|  -0.554|-443.582|   0:00:00.0| 1610.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.554  TNS Slack -443.582 Density 74.48
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1227 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:12.9) (real = 0:00:13.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:13, real=0:00:13, mem=1590.96M, totSessionCpu=0:46:38).
*** Starting refinePlace (0:46:38 mem=1607.0M) ***
Total net bbox length = 4.714e+05 (2.123e+05 2.591e+05) (ext = 2.007e+04)
Move report: Timing Driven Placement moves 4798 insts, mean move: 3.10 um, max move: 35.60 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_9040_0): (366.80, 346.60) --> (377.20, 371.80)
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 1615.7MB
Move report: Detail placement moves 9865 insts, mean move: 1.15 um, max move: 9.00 um
	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_8808_0): (238.60, 409.60) --> (247.60, 409.60)
	Runtime: CPU: 0:00:03.5 REAL: 0:00:04.0 MEM: 1615.7MB
Summary Report:
Instances move: 11549 (out of 30075 movable)
Mean displacement: 2.06 um
Max displacement: 36.00 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_9040_0) (366.8, 346.6) -> (377.6, 371.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 4.683e+05 (2.091e+05 2.592e+05) (ext = 2.007e+04)
Runtime: CPU: 0:00:06.5 REAL: 0:00:06.0 MEM: 1615.7MB
*** Finished refinePlace (0:46:45 mem=1615.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1615.7M)


Density : 0.7448
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:07.3 real=0:00:07.0 mem=1615.7M) ***
** GigaOpt Optimizer WNS Slack -0.559 TNS Slack -445.633 Density 74.48
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1227 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:06:02 real=0:06:02 mem=1615.7M) ***

End: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.559  TNS Slack -445.633 Density 74.48
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    74.48%|        -|  -0.559|-445.633|   0:00:00.0| 1602.0M|
|    74.48%|        5|  -0.559|-445.633|   0:00:00.0| 1602.0M|
|    74.42%|       87|  -0.559|-445.639|   0:00:02.0| 1602.0M|
|    74.42%|        9|  -0.559|-445.639|   0:00:00.0| 1602.0M|
|    74.42%|        0|  -0.559|-445.639|   0:00:00.0| 1602.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.559  TNS Slack -445.639 Density 74.42
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1227 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.5) (real = 0:00:04.0) **
*** Starting refinePlace (0:46:50 mem=1602.0M) ***
Total net bbox length = 4.684e+05 (2.091e+05 2.592e+05) (ext = 2.007e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1602.0MB
Summary Report:
Instances move: 0 (out of 30070 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.684e+05 (2.091e+05 2.592e+05) (ext = 2.007e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1602.0MB
*** Finished refinePlace (0:46:50 mem=1602.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1602.0M)


Density : 0.7442
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:00.0 mem=1602.0M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:04, mem=1453.21M, totSessionCpu=0:46:51).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16028 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=32022  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 32022 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 1227 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.17% H + 0.20% V. EstWL: 5.790060e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 30795 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.09% V. EstWL: 4.895586e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 106197
[NR-eagl] Layer2(M2)(V) length: 1.767264e+05um, number of vias: 147080
[NR-eagl] Layer3(M3)(H) length: 2.017937e+05um, number of vias: 14679
[NR-eagl] Layer4(M4)(V) length: 7.304806e+04um, number of vias: 9960
[NR-eagl] Layer5(M5)(H) length: 2.988881e+04um, number of vias: 8732
[NR-eagl] Layer6(M6)(V) length: 2.812451e+04um, number of vias: 6364
[NR-eagl] Layer7(M7)(H) length: 2.755220e+04um, number of vias: 6871
[NR-eagl] Layer8(M8)(V) length: 3.146412e+04um, number of vias: 0
[NR-eagl] Total length: 5.685978e+05um, number of vias: 299883
[NR-eagl] End Peak syMemory usage = 1448.3 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.65 seconds
Extraction called for design 'core' of instances=30070 and nets=32263 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1436.543M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1527.44 CPU=0:00:03.8 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 1527.4M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.67 |          0|          0|          0|  74.42  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.67 |          0|          0|          0|  74.42  |   0:00:00.0|    1603.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 349 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=1603.8M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.559 -> -0.672 (bump = 0.113)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 241 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.672 TNS Slack -521.943 Density 74.42
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.672|   -0.672|-521.917| -521.943|    74.42%|   0:00:00.0| 1619.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_12_/D   |
|  -0.654|   -0.654|-520.376| -520.401|    74.42%|   0:00:01.0| 1619.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.645|   -0.645|-520.448| -520.474|    74.42%|   0:00:00.0| 1619.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.642|   -0.642|-518.759| -518.785|    74.42%|   0:00:03.0| 1619.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.642|   -0.642|-518.347| -518.373|    74.42%|   0:00:01.0| 1619.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.637|   -0.637|-517.884| -517.909|    74.43%|   0:00:00.0| 1619.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.637|   -0.637|-516.659| -516.685|    74.43%|   0:00:04.0| 1604.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.637|   -0.637|-516.812| -516.838|    74.45%|   0:00:01.0| 1604.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.634|   -0.634|-516.356| -516.382|    74.45%|   0:00:00.0| 1604.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.634|   -0.634|-515.640| -515.666|    74.46%|   0:00:01.0| 1604.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.634|   -0.634|-515.678| -515.703|    74.46%|   0:00:01.0| 1604.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:12.3 real=0:00:12.0 mem=1604.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.010|   -0.634|  -0.026| -515.703|    74.46%|   0:00:00.0| 1604.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_112_/D                     |
|   0.000|   -0.634|   0.000| -515.678|    74.47%|   0:00:00.0| 1604.0M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=1604.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:12.9 real=0:00:13.0 mem=1604.0M) ***
** GigaOpt Optimizer WNS Slack -0.634 TNS Slack -515.678 Density 74.47
*** Starting refinePlace (0:47:21 mem=1604.0M) ***
Total net bbox length = 4.689e+05 (2.093e+05 2.595e+05) (ext = 2.007e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1604.0MB
Summary Report:
Instances move: 0 (out of 30091 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.689e+05 (2.093e+05 2.595e+05) (ext = 2.007e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1604.0MB
*** Finished refinePlace (0:47:21 mem=1604.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1604.0M)


Density : 0.7447
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=1604.0M) ***
** GigaOpt Optimizer WNS Slack -0.634 TNS Slack -515.678 Density 74.47
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 356 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:14.5 real=0:00:15.0 mem=1604.0M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.559 -> -0.634 (bump = 0.075)
Begin: GigaOpt nonLegal postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 241 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.634 TNS Slack -515.678 Density 74.47
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.634|   -0.634|-515.678| -515.678|    74.47%|   0:00:00.0| 1604.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.633|   -0.633|-514.438| -514.438|    74.48%|   0:00:02.0| 1605.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.633|   -0.633|-513.686| -513.686|    74.49%|   0:00:02.0| 1605.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.626|   -0.626|-513.235| -513.235|    74.49%|   0:00:00.0| 1605.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.626|   -0.626|-512.595| -512.595|    74.51%|   0:00:06.0| 1605.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.626|   -0.626|-512.128| -512.128|    74.50%|   0:00:02.0| 1605.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.626|   -0.626|-511.994| -511.994|    74.53%|   0:00:00.0| 1605.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.626|   -0.626|-511.796| -511.796|    74.53%|   0:00:00.0| 1605.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.627|   -0.627|-511.253| -511.253|    74.56%|   0:00:08.0| 1605.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.627|   -0.627|-511.206| -511.206|    74.58%|   0:00:02.0| 1605.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.627|   -0.627|-511.153| -511.153|    74.58%|   0:00:01.0| 1605.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.627|   -0.627|-511.070| -511.070|    74.59%|   0:00:01.0| 1605.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.626|   -0.626|-511.078| -511.078|    74.59%|   0:00:01.0| 1605.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:25.0 real=0:00:25.0 mem=1605.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:25.0 real=0:00:25.0 mem=1605.0M) ***
** GigaOpt Optimizer WNS Slack -0.626 TNS Slack -511.078 Density 74.59
*** Starting refinePlace (0:47:52 mem=1605.0M) ***
Total net bbox length = 4.693e+05 (2.097e+05 2.596e+05) (ext = 2.007e+04)
Move report: Detail placement moves 1125 insts, mean move: 0.66 um, max move: 4.80 um
	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10089_0): (215.20, 283.60) --> (216.40, 280.00)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1609.8MB
Summary Report:
Instances move: 1125 (out of 30157 movable)
Mean displacement: 0.66 um
Max displacement: 4.80 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10089_0) (215.2, 283.6) -> (216.4, 280)
	Length: 7 sites, height: 1 rows, site name: core, cell type: IOA21D1
Total net bbox length = 4.698e+05 (2.100e+05 2.598e+05) (ext = 2.008e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1609.8MB
*** Finished refinePlace (0:47:52 mem=1609.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1609.8M)


Density : 0.7459
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1609.8M) ***
** GigaOpt Optimizer WNS Slack -0.626 TNS Slack -511.078 Density 74.59
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.626|   -0.626|-511.078| -511.078|    74.59%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.618|   -0.618|-510.044| -510.044|    74.60%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_13_/D   |
|  -0.618|   -0.618|-506.726| -506.726|    74.64%|   0:00:10.0| 1609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_13_/D   |
|  -0.613|   -0.613|-506.007| -506.007|    74.69%|   0:00:01.0| 1609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.613|   -0.613|-505.244| -505.244|    74.69%|   0:00:05.0| 1607.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.613|   -0.613|-505.096| -505.096|    74.69%|   0:00:00.0| 1607.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.609|   -0.609|-504.678| -504.678|    74.76%|   0:00:01.0| 1607.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.606|   -0.606|-502.639| -502.639|    74.77%|   0:00:05.0| 1607.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_18_/D   |
|  -0.606|   -0.606|-500.955| -500.955|    74.77%|   0:00:04.0| 1607.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_18_/D   |
|  -0.606|   -0.606|-500.821| -500.821|    74.77%|   0:00:01.0| 1607.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_18_/D   |
|  -0.604|   -0.604|-500.519| -500.519|    74.80%|   0:00:00.0| 1607.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.602|   -0.602|-499.711| -499.711|    74.80%|   0:00:06.0| 1607.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.602|   -0.602|-499.373| -499.373|    74.80%|   0:00:05.0| 1607.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.600|   -0.600|-498.460| -498.460|    74.88%|   0:00:01.0| 1607.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.600|   -0.600|-496.832| -496.832|    74.89%|   0:00:04.0| 1607.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.600|   -0.600|-496.773| -496.773|    74.89%|   0:00:01.0| 1605.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.598|   -0.598|-496.566| -496.566|    74.92%|   0:00:00.0| 1605.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.598|   -0.598|-496.252| -496.252|    74.92%|   0:00:03.0| 1605.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.598|   -0.598|-496.034| -496.034|    74.93%|   0:00:00.0| 1605.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_14_/D   |
|  -0.598|   -0.598|-495.874| -495.874|    74.97%|   0:00:02.0| 1605.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_14_/D   |
|  -0.598|   -0.598|-495.823| -495.823|    74.97%|   0:00:00.0| 1605.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_14_/D   |
|  -0.598|   -0.598|-495.794| -495.794|    74.97%|   0:00:00.0| 1605.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_14_/D   |
|  -0.598|   -0.598|-495.124| -495.124|    75.02%|   0:00:27.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_14_/D   |
|  -0.597|   -0.597|-495.012| -495.012|    75.06%|   0:00:04.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_14_/D   |
|  -0.597|   -0.597|-494.994| -494.994|    75.10%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_14_/D   |
|  -0.597|   -0.597|-494.998| -494.998|    75.12%|   0:00:01.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_14_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:21 real=0:01:21 mem=1607.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:21 real=0:01:21 mem=1607.8M) ***
** GigaOpt Optimizer WNS Slack -0.597 TNS Slack -494.998 Density 75.12
*** Starting refinePlace (0:49:15 mem=1607.8M) ***
Total net bbox length = 4.717e+05 (2.113e+05 2.604e+05) (ext = 2.008e+04)
Move report: Detail placement moves 4060 insts, mean move: 0.80 um, max move: 5.80 um
	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_10520_0): (320.20, 294.40) --> (322.40, 298.00)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1612.7MB
Summary Report:
Instances move: 4060 (out of 30458 movable)
Mean displacement: 0.80 um
Max displacement: 5.80 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_10520_0) (320.2, 294.4) -> (322.4, 298)
	Length: 8 sites, height: 1 rows, site name: core, cell type: IND2D2
Total net bbox length = 4.738e+05 (2.126e+05 2.612e+05) (ext = 2.008e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1612.7MB
*** Finished refinePlace (0:49:16 mem=1612.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1612.7M)


Density : 0.7512
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=1612.7M) ***
** GigaOpt Optimizer WNS Slack -0.597 TNS Slack -494.998 Density 75.12
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 334 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:51 real=0:01:50 mem=1612.7M) ***

End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -445.539 -> -494.897
Begin: GigaOpt TNS recovery
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 241 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.597 TNS Slack -494.998 Density 75.12
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.597|   -0.597|-494.998| -494.998|    75.12%|   0:00:00.0| 1612.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_14_/D   |
|  -0.593|   -0.593|-493.048| -493.048|    75.13%|   0:00:07.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.593|   -0.593|-491.441| -491.441|    75.13%|   0:00:03.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.593|   -0.593|-491.265| -491.265|    75.13%|   0:00:01.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.593|   -0.593|-490.819| -490.819|    75.17%|   0:00:01.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.593|   -0.593|-490.812| -490.812|    75.17%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.593|   -0.593|-490.719| -490.719|    75.16%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.593|   -0.593|-490.694| -490.694|    75.17%|   0:00:01.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.593|   -0.593|-490.430| -490.430|    75.17%|   0:00:02.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.593|   -0.593|-490.276| -490.276|    75.17%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.593|   -0.593|-489.760| -489.760|    75.18%|   0:00:03.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
|  -0.593|   -0.593|-489.731| -489.731|    75.18%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
|  -0.593|   -0.593|-489.279| -489.279|    75.18%|   0:00:02.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_17_/D   |
|  -0.593|   -0.593|-489.248| -489.248|    75.18%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_17_/D   |
|  -0.593|   -0.593|-489.242| -489.242|    75.18%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_17_/D   |
|  -0.593|   -0.593|-488.762| -488.762|    75.19%|   0:00:02.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.593|   -0.593|-488.750| -488.750|    75.19%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_10_/D   |
|  -0.593|   -0.593|-488.204| -488.204|    75.19%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_14_/D   |
|  -0.593|   -0.593|-488.200| -488.200|    75.19%|   0:00:01.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_14_/D   |
|  -0.593|   -0.593|-488.005| -488.005|    75.20%|   0:00:01.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_11_/D   |
|  -0.593|   -0.593|-487.996| -487.996|    75.20%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_11_/D   |
|  -0.593|   -0.593|-487.910| -487.910|    75.20%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_11_/D   |
|  -0.593|   -0.593|-487.858| -487.858|    75.20%|   0:00:01.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_11_/D   |
|  -0.593|   -0.593|-487.850| -487.850|    75.20%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_11_/D   |
|  -0.593|   -0.593|-487.634| -487.634|    75.20%|   0:00:01.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_11_/D   |
|  -0.593|   -0.593|-487.620| -487.620|    75.20%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_11_/D   |
|  -0.593|   -0.593|-487.510| -487.510|    75.21%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_11_/D   |
|  -0.593|   -0.593|-487.488| -487.488|    75.21%|   0:00:01.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_10_/D   |
|  -0.593|   -0.593|-486.584| -486.584|    75.21%|   0:00:01.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_8_/D    |
|  -0.593|   -0.593|-483.824| -483.824|    75.22%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_9_/D    |
|  -0.593|   -0.593|-483.780| -483.780|    75.22%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_9_/D    |
|  -0.593|   -0.593|-482.275| -482.275|    75.22%|   0:00:01.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_8_/D    |
|  -0.593|   -0.593|-482.213| -482.213|    75.22%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_8_/D    |
|  -0.593|   -0.593|-482.068| -482.068|    75.22%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_8_/D    |
|  -0.593|   -0.593|-482.043| -482.043|    75.22%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_8_/D    |
|  -0.593|   -0.593|-481.094| -481.094|    75.22%|   0:00:01.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_8_/D    |
|  -0.593|   -0.593|-481.072| -481.072|    75.22%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_8_/D    |
|  -0.593|   -0.593|-481.052| -481.052|    75.22%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_8_/D    |
|  -0.593|   -0.593|-480.506| -480.506|    75.23%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_8_/D    |
|  -0.593|   -0.593|-480.472| -480.472|    75.23%|   0:00:01.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_8_/D    |
|  -0.593|   -0.593|-480.411| -480.411|    75.23%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_7_/D    |
|  -0.593|   -0.593|-480.289| -480.289|    75.23%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_7_/D    |
|  -0.593|   -0.593|-480.204| -480.204|    75.23%|   0:00:01.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_7_/D    |
|  -0.593|   -0.593|-480.195| -480.195|    75.23%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_6_/D    |
|  -0.593|   -0.593|-480.163| -480.163|    75.23%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_6_/D    |
|  -0.593|   -0.593|-480.050| -480.050|    75.23%|   0:00:01.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_7_/D    |
|  -0.593|   -0.593|-479.976| -479.976|    75.24%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_7_/D    |
|  -0.593|   -0.593|-479.966| -479.966|    75.24%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
|  -0.593|   -0.593|-479.892| -479.892|    75.24%|   0:00:01.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_6_/D    |
|  -0.593|   -0.593|-479.884| -479.884|    75.24%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_6_/D    |
|  -0.593|   -0.593|-479.690| -479.690|    75.24%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
|  -0.593|   -0.593|-479.642| -479.642|    75.24%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
|  -0.593|   -0.593|-479.595| -479.595|    75.24%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
|  -0.593|   -0.593|-479.573| -479.573|    75.24%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
|  -0.593|   -0.593|-479.552| -479.552|    75.24%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
|  -0.593|   -0.593|-479.495| -479.495|    75.24%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_6_/D    |
|  -0.593|   -0.593|-479.474| -479.474|    75.24%|   0:00:01.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_6_/D    |
|  -0.593|   -0.593|-479.397| -479.397|    75.25%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_6_/D    |
|  -0.593|   -0.593|-479.304| -479.304|    75.25%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_6_/D    |
|  -0.593|   -0.593|-479.294| -479.294|    75.25%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_6_/D    |
|  -0.593|   -0.593|-479.205| -479.205|    75.25%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -0.593|   -0.593|-479.190| -479.190|    75.25%|   0:00:01.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_4_/D    |
|  -0.593|   -0.593|-479.147| -479.147|    75.25%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_4_/D    |
|  -0.593|   -0.593|-479.132| -479.132|    75.25%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_4_/D    |
|  -0.593|   -0.593|-479.055| -479.055|    75.25%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_5_/D    |
|  -0.593|   -0.593|-478.991| -478.991|    75.25%|   0:00:01.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_4_/D    |
|  -0.593|   -0.593|-478.937| -478.937|    75.25%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_5_/D    |
|  -0.593|   -0.593|-478.623| -478.623|    75.25%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_4_/D    |
|  -0.593|   -0.593|-478.581| -478.581|    75.25%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_4_/D    |
|  -0.593|   -0.593|-478.545| -478.545|    75.25%|   0:00:01.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_4_/D    |
|  -0.593|   -0.593|-478.485| -478.485|    75.25%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
|  -0.593|   -0.593|-478.478| -478.478|    75.25%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
|  -0.593|   -0.593|-478.370| -478.370|    75.25%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
|  -0.593|   -0.593|-478.537| -478.537|    75.26%|   0:00:01.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_3_/D    |
|  -0.593|   -0.593|-478.373| -478.373|    75.26%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_3_/D    |
|  -0.593|   -0.593|-478.345| -478.345|    75.26%|   0:00:01.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_3_/D    |
|  -0.593|   -0.593|-478.329| -478.329|    75.26%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_3_/D    |
|  -0.593|   -0.593|-478.276| -478.276|    75.26%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_3_/D    |
|  -0.593|   -0.593|-478.254| -478.254|    75.26%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_3_/D    |
|  -0.593|   -0.593|-477.926| -477.926|    75.26%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_2_/D    |
|  -0.593|   -0.593|-477.547| -477.547|    75.26%|   0:00:01.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_2_/D    |
|  -0.593|   -0.593|-477.330| -477.330|    75.27%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_2_/D    |
|  -0.593|   -0.593|-477.232| -477.232|    75.27%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_2_/D    |
|  -0.593|   -0.593|-477.147| -477.147|    75.27%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
|  -0.593|   -0.593|-477.147| -477.147|    75.27%|   0:00:01.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:41.3 real=0:00:42.0 mem=1607.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:41.4 real=0:00:42.0 mem=1607.8M) ***
** GigaOpt Optimizer WNS Slack -0.593 TNS Slack -477.147 Density 75.27
*** Starting refinePlace (0:50:02 mem=1607.8M) ***
Total net bbox length = 4.744e+05 (2.129e+05 2.615e+05) (ext = 2.008e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1607.8MB
Summary Report:
Instances move: 0 (out of 30487 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.744e+05 (2.129e+05 2.615e+05) (ext = 2.008e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1607.8MB
*** Finished refinePlace (0:50:03 mem=1607.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1607.8M)


Density : 0.7527
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1607.8M) ***
** GigaOpt Optimizer WNS Slack -0.593 TNS Slack -477.147 Density 75.27
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 337 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:43.0 real=0:00:43.0 mem=1607.8M) ***

End: GigaOpt TNS recovery
GigaOpt: WNS changes after routing: -0.559 -> -0.593 (bump = 0.034)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 241 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.593 TNS Slack -477.147 Density 75.27
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.593|   -0.593|-477.147| -477.147|    75.27%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.591|   -0.591|-477.489| -477.489|    75.31%|   0:00:14.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.591|   -0.591|-477.489| -477.489|    75.31%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.9 real=0:00:14.0 mem=1607.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:14.0 real=0:00:14.0 mem=1607.8M) ***
** GigaOpt Optimizer WNS Slack -0.591 TNS Slack -477.489 Density 75.31
*** Starting refinePlace (0:50:22 mem=1607.8M) ***
Total net bbox length = 4.746e+05 (2.130e+05 2.616e+05) (ext = 2.008e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1607.8MB
Summary Report:
Instances move: 0 (out of 30514 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.746e+05 (2.130e+05 2.616e+05) (ext = 2.008e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1607.8MB
*** Finished refinePlace (0:50:22 mem=1607.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1607.8M)


Density : 0.7531
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1607.8M) ***
** GigaOpt Optimizer WNS Slack -0.591 TNS Slack -477.489 Density 75.31
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 345 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:15.6 real=0:00:16.0 mem=1607.8M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 4.959%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1573.4M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 241 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.591 TNS Slack -477.489 Density 75.31
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.591|   -0.591|-477.489| -477.489|    75.31%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.591|   -0.591|-477.489| -477.489|    75.31%|   0:00:02.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
|  -0.591|   -0.591|-477.489| -477.489|    75.31%|   0:00:01.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
|  -0.591|   -0.591|-477.489| -477.489|    75.31%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
|  -0.591|   -0.591|-477.409| -477.409|    75.31%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
|  -0.591|   -0.591|-477.328| -477.328|    75.31%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_2_/D    |
|  -0.591|   -0.591|-477.328| -477.328|    75.31%|   0:00:00.0| 1607.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.5 real=0:00:03.0 mem=1607.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.6 real=0:00:03.0 mem=1607.8M) ***
** GigaOpt Optimizer WNS Slack -0.591 TNS Slack -477.328 Density 75.31
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 345 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:04.0 real=0:00:04.0 mem=1607.8M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:49:10, real = 0:49:11, mem = 1459.0M, totSessionCpu=0:50:30 **
** Profile ** Start :  cpu=0:00:00.0, mem=1459.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1459.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1467.0M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1467.0M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.591  | -0.591  |  0.000  |
|           TNS (ns):|-477.326 |-477.326 |  0.000  |
|    Violating Paths:|  1068   |  1068   |    0    |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.307%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1467.0M
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1178.64MB/1178.64MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1178.64MB/1178.64MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1178.64MB/1178.64MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 03:26:28 (2025-Mar-21 10:26:28 GMT)
2025-Mar-21 03:26:28 (2025-Mar-21 10:26:28 GMT): 10%
2025-Mar-21 03:26:28 (2025-Mar-21 10:26:28 GMT): 20%
2025-Mar-21 03:26:28 (2025-Mar-21 10:26:28 GMT): 30%
2025-Mar-21 03:26:28 (2025-Mar-21 10:26:28 GMT): 40%
2025-Mar-21 03:26:28 (2025-Mar-21 10:26:28 GMT): 50%
2025-Mar-21 03:26:28 (2025-Mar-21 10:26:28 GMT): 60%
2025-Mar-21 03:26:28 (2025-Mar-21 10:26:28 GMT): 70%
2025-Mar-21 03:26:28 (2025-Mar-21 10:26:28 GMT): 80%
2025-Mar-21 03:26:28 (2025-Mar-21 10:26:28 GMT): 90%

Finished Levelizing
2025-Mar-21 03:26:28 (2025-Mar-21 10:26:28 GMT)

Starting Activity Propagation
2025-Mar-21 03:26:28 (2025-Mar-21 10:26:28 GMT)
2025-Mar-21 03:26:29 (2025-Mar-21 10:26:29 GMT): 10%
2025-Mar-21 03:26:29 (2025-Mar-21 10:26:29 GMT): 20%

Finished Activity Propagation
2025-Mar-21 03:26:29 (2025-Mar-21 10:26:29 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1179.38MB/1179.38MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 03:26:29 (2025-Mar-21 10:26:29 GMT)
 ... Calculating switching power
2025-Mar-21 03:26:29 (2025-Mar-21 10:26:29 GMT): 10%
2025-Mar-21 03:26:30 (2025-Mar-21 10:26:30 GMT): 20%
2025-Mar-21 03:26:30 (2025-Mar-21 10:26:30 GMT): 30%
2025-Mar-21 03:26:30 (2025-Mar-21 10:26:30 GMT): 40%
2025-Mar-21 03:26:30 (2025-Mar-21 10:26:30 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 03:26:30 (2025-Mar-21 10:26:30 GMT): 60%
2025-Mar-21 03:26:31 (2025-Mar-21 10:26:31 GMT): 70%
2025-Mar-21 03:26:32 (2025-Mar-21 10:26:32 GMT): 80%
2025-Mar-21 03:26:32 (2025-Mar-21 10:26:32 GMT): 90%

Finished Calculating power
2025-Mar-21 03:26:33 (2025-Mar-21 10:26:33 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1179.48MB/1179.48MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1179.48MB/1179.48MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:06, mem(process/total)=1179.48MB/1179.48MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 03:26:33 (2025-Mar-21 10:26:33 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       77.93063459 	   67.4292%
Total Switching Power:      36.31485031 	   31.4213%
Total Leakage Power:         1.32854515 	    1.1495%
Total Power:               115.57403034
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          41.6       3.023       0.311       44.94       38.88
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      36.33       33.29       1.018       70.64       61.12
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              77.93       36.31       1.329       115.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      77.93       36.31       1.329       115.6         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   FE_OFC637_array_out_94_ (BUFFD16): 	   0.08386
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1308 (FA1D4): 	 0.0002651
* 		Total Cap: 	2.10813e-10 F
* 		Total instances in design: 30514
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1179.48MB/1179.48MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.591  TNS Slack -477.328 Density 75.31
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    75.31%|        -|  -0.591|-477.328|   0:00:00.0| 1615.8M|
|    75.31%|        0|  -0.591|-477.328|   0:00:05.0| 1615.8M|
|    75.31%|       33|  -0.591|-477.201|   0:00:16.0| 1615.8M|
|    75.21%|      110|  -0.591|-477.125|   0:00:26.0| 1609.8M|
|    75.21%|        1|  -0.591|-477.125|   0:00:01.0| 1609.8M|
|    75.14%|     2051|  -0.591|-476.797|   0:00:15.0| 1614.7M|
|    75.13%|       25|  -0.591|-476.757|   0:00:00.0| 1614.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.591  TNS Slack -476.757 Density 75.13
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 345 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:01:04) (real = 0:01:04) **
Executing incremental physical updates
*** Starting refinePlace (0:51:43 mem=1580.4M) ***
Total net bbox length = 4.740e+05 (2.129e+05 2.612e+05) (ext = 2.008e+04)
Move report: Detail placement moves 838 insts, mean move: 0.49 um, max move: 3.80 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_): (148.40, 330.40) --> (146.40, 328.60)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1580.4MB
Summary Report:
Instances move: 838 (out of 30382 movable)
Mean displacement: 0.49 um
Max displacement: 3.80 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_) (148.4, 330.4) -> (146.4, 328.6)
	Length: 23 sites, height: 1 rows, site name: core, cell type: DFQD4
Total net bbox length = 4.743e+05 (2.131e+05 2.612e+05) (ext = 2.008e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1580.4MB
*** Finished refinePlace (0:51:44 mem=1580.4M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.591|   -0.591|-476.757| -476.757|    75.13%|   0:00:00.0| 1614.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=1614.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=1614.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 345 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1234.75MB/1234.75MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1234.75MB/1234.75MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1234.75MB/1234.75MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 03:27:47 (2025-Mar-21 10:27:47 GMT)
2025-Mar-21 03:27:47 (2025-Mar-21 10:27:47 GMT): 10%
2025-Mar-21 03:27:47 (2025-Mar-21 10:27:47 GMT): 20%
2025-Mar-21 03:27:47 (2025-Mar-21 10:27:47 GMT): 30%
2025-Mar-21 03:27:47 (2025-Mar-21 10:27:47 GMT): 40%
2025-Mar-21 03:27:47 (2025-Mar-21 10:27:47 GMT): 50%
2025-Mar-21 03:27:47 (2025-Mar-21 10:27:47 GMT): 60%
2025-Mar-21 03:27:47 (2025-Mar-21 10:27:47 GMT): 70%
2025-Mar-21 03:27:47 (2025-Mar-21 10:27:47 GMT): 80%
2025-Mar-21 03:27:47 (2025-Mar-21 10:27:47 GMT): 90%

Finished Levelizing
2025-Mar-21 03:27:47 (2025-Mar-21 10:27:47 GMT)

Starting Activity Propagation
2025-Mar-21 03:27:47 (2025-Mar-21 10:27:47 GMT)
2025-Mar-21 03:27:48 (2025-Mar-21 10:27:48 GMT): 10%
2025-Mar-21 03:27:48 (2025-Mar-21 10:27:48 GMT): 20%

Finished Activity Propagation
2025-Mar-21 03:27:49 (2025-Mar-21 10:27:49 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1235.18MB/1235.18MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 03:27:49 (2025-Mar-21 10:27:49 GMT)
 ... Calculating switching power
2025-Mar-21 03:27:49 (2025-Mar-21 10:27:49 GMT): 10%
2025-Mar-21 03:27:49 (2025-Mar-21 10:27:49 GMT): 20%
2025-Mar-21 03:27:49 (2025-Mar-21 10:27:49 GMT): 30%
2025-Mar-21 03:27:49 (2025-Mar-21 10:27:49 GMT): 40%
2025-Mar-21 03:27:49 (2025-Mar-21 10:27:49 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 03:27:50 (2025-Mar-21 10:27:50 GMT): 60%
2025-Mar-21 03:27:50 (2025-Mar-21 10:27:50 GMT): 70%
2025-Mar-21 03:27:51 (2025-Mar-21 10:27:51 GMT): 80%
2025-Mar-21 03:27:52 (2025-Mar-21 10:27:52 GMT): 90%

Finished Calculating power
2025-Mar-21 03:27:52 (2025-Mar-21 10:27:52 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1235.18MB/1235.18MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1235.18MB/1235.18MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1235.18MB/1235.18MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 03:27:52 (2025-Mar-21 10:27:52 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       77.73050287 	   67.4846%
Total Switching Power:      36.13579001 	   31.3726%
Total Leakage Power:         1.31631335 	    1.1428%
Total Power:               115.18260657
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         41.61       3.011       0.311       44.93       39.01
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      36.12       33.12       1.005       70.25       60.99
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              77.73       36.14       1.316       115.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      77.73       36.14       1.316       115.2         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   FE_OFC637_array_out_94_ (BUFFD16): 	   0.08387
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1308 (FA1D4): 	 0.0002651
* 		Total Cap: 	2.09644e-10 F
* 		Total instances in design: 30382
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1235.18MB/1235.18MB)

*** Finished Leakage Power Optimization (cpu=0:01:19, real=0:01:19, mem=1461.14M, totSessionCpu=0:51:58).
Extraction called for design 'core' of instances=30382 and nets=32553 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1442.457M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1521.01 CPU=0:00:03.8 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.4  real=0:00:06.0  mem= 1521.0M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1195.20MB/1195.20MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1195.50MB/1195.50MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1195.50MB/1195.50MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-21 03:28:00 (2025-Mar-21 10:28:00 GMT)
2025-Mar-21 03:28:00 (2025-Mar-21 10:28:00 GMT): 10%
2025-Mar-21 03:28:01 (2025-Mar-21 10:28:01 GMT): 20%

Finished Activity Propagation
2025-Mar-21 03:28:01 (2025-Mar-21 10:28:01 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1196.25MB/1196.25MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 03:28:01 (2025-Mar-21 10:28:01 GMT)
 ... Calculating switching power
2025-Mar-21 03:28:01 (2025-Mar-21 10:28:01 GMT): 10%
2025-Mar-21 03:28:01 (2025-Mar-21 10:28:01 GMT): 20%
2025-Mar-21 03:28:02 (2025-Mar-21 10:28:02 GMT): 30%
2025-Mar-21 03:28:02 (2025-Mar-21 10:28:02 GMT): 40%
2025-Mar-21 03:28:02 (2025-Mar-21 10:28:02 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 03:28:02 (2025-Mar-21 10:28:02 GMT): 60%
2025-Mar-21 03:28:03 (2025-Mar-21 10:28:03 GMT): 70%
2025-Mar-21 03:28:04 (2025-Mar-21 10:28:04 GMT): 80%
2025-Mar-21 03:28:04 (2025-Mar-21 10:28:04 GMT): 90%

Finished Calculating power
2025-Mar-21 03:28:05 (2025-Mar-21 10:28:05 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1196.25MB/1196.25MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1196.25MB/1196.25MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1196.25MB/1196.25MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 03:28:05 (2025-Mar-21 10:28:05 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       77.73049041 	   67.4846%
Total Switching Power:      36.13579001 	   31.3726%
Total Leakage Power:         1.31631335 	    1.1428%
Total Power:               115.18259410
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         41.61       3.011       0.311       44.93       39.01
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      36.12       33.12       1.005       70.25       60.99
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              77.73       36.14       1.316       115.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      77.73       36.14       1.316       115.2         100
Total leakage power = 1.31631 mW
Cell usage statistics:  
Library tcbn65gpluswc , 30382 cells ( 100.000000%) , 1.31631 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1196.32MB/1196.32MB)


Output file is ./timingReports/core_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:50:50, real = 0:50:50, mem = 1461.1M, totSessionCpu=0:52:10 **
** Profile ** Start :  cpu=0:00:00.0, mem=1461.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1461.1M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1471.1M
** Profile ** Total reports :  cpu=0:00:01.0, mem=1463.1M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1463.1M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.591  | -0.591  |  0.003  |
|           TNS (ns):|-476.780 |-476.780 |  0.000  |
|    Violating Paths:|  1073   |  1073   |    0    |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.134%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1463.1M
**optDesign ... cpu = 0:50:52, real = 0:50:53, mem = 1461.1M, totSessionCpu=0:52:12 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
 *** Writing scheduling file: 'scheduling_file.cts.20797' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:51:52, real = 0:51:52, mem = 1396.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7098        152  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 165 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 538 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 1086 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 2672 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 4275 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 12783 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 21354 filler insts added - prefix FILLER (CPU: 0:00:00.6).
For 21354 new insts, 21354 new pwr-pin connections were made to global net 'VDD'.
21354 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 51736 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.20797 in placement.enc.dat/scheduling_file.cts
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1396.2M) ***
Saving DEF file ...
Saving rc congestion map placement.enc.dat.tmp/core.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file constraints/core.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: constraints/core.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 4888 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1389.8M, init mem=1389.8M)
*info: Placed = 51736         
*info: Unplaced = 0           
Placement Density:98.35%(169944/172804)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1389.8M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 189831.600um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       4888
    Delay constrained sinks:     4888
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16028 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=32312  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 32312 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 345 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 3.359700e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 31967 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.03% V. EstWL: 5.199624e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 107142
[NR-eagl] Layer2(M2)(V) length: 1.826854e+05um, number of vias: 150426
[NR-eagl] Layer3(M3)(H) length: 2.111026e+05um, number of vias: 12554
[NR-eagl] Layer4(M4)(V) length: 7.922189e+04um, number of vias: 7321
[NR-eagl] Layer5(M5)(H) length: 3.393290e+04um, number of vias: 5808
[NR-eagl] Layer6(M6)(V) length: 3.253283e+04um, number of vias: 3150
[NR-eagl] Layer7(M7)(H) length: 1.782050e+04um, number of vias: 3695
[NR-eagl] Layer8(M8)(V) length: 1.683540e+04um, number of vias: 0
[NR-eagl] Total length: 5.741315e+05um, number of vias: 290096
[NR-eagl] End Peak syMemory usage = 1397.0 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.49 seconds
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 189831.600um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       4888
    Delay constrained sinks:     4888
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:52:33 mem=1450.4M) ***
Total net bbox length = 4.828e+05 (2.172e+05 2.656e+05) (ext = 2.031e+04)
Density distribution unevenness ratio = 0.404%
Move report: Detail placement moves 17549 insts, mean move: 0.84 um, max move: 9.40 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U638): (180.20, 200.80) --> (174.40, 197.20)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 1450.4MB
Summary Report:
Instances move: 10247 (out of 30473 movable)
Mean displacement: 0.80 um
Max displacement: 9.40 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U638) (180.2, 200.8) -> (174.4, 197.2)
	Length: 17 sites, height: 1 rows, site name: core, cell type: NR2XD3
Total net bbox length = 4.864e+05 (2.200e+05 2.664e+05) (ext = 2.030e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1450.4MB
*** Finished refinePlace (0:52:35 mem=1450.4M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [1.2,1.8)               1
      [1.8,2.4)               0
      [2.4,3)                 0
      [3,3.6)                 0
      [3.6,4.2)               8
      [4.2,4.8)               0
      [4.8,5.4)               0
      [5.4,6)                 0
      [6,6.6)                 0
      [6.6,7.2)               2
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
           7.2         (249.108,203.317)    (249.108,196.118)    ccl clock buffer, uid:A16960 (a lib_cell CKBD16) at (246.600,195.400), in power domain auto-default
           7.2         (194.107,203.317)    (194.107,196.118)    ccl clock buffer, uid:A16932 (a lib_cell CKBD16) at (191.600,195.400), in power domain auto-default
           3.6         (249.108,203.317)    (249.108,206.917)    ccl clock buffer, uid:A1672a (a lib_cell CKBD16) at (246.600,206.200), in power domain auto-default
           3.6         (119.907,134.917)    (119.907,131.317)    ccl clock buffer, uid:A16728 (a lib_cell CKBD16) at (117.400,130.600), in power domain auto-default
           3.6         (84.507,246.517)     (84.507,242.917)     ccl clock buffer, uid:A1673f (a lib_cell CKBD16) at (82.000,242.200), in power domain auto-default
           3.6         (84.507,246.517)     (84.507,250.118)     ccl clock buffer, uid:A1695d (a lib_cell CKBD16) at (82.000,249.400), in power domain auto-default
           3.6         (351.707,203.317)    (351.707,199.718)    ccl clock buffer, uid:A16935 (a lib_cell CKBD16) at (349.200,199.000), in power domain auto-default
           3.6         (194.107,203.317)    (194.107,199.718)    ccl clock buffer, uid:A16974 (a lib_cell CKBD16) at (191.600,199.000), in power domain auto-default
           3.6         (351.707,203.317)    (351.707,206.917)    ccl clock buffer, uid:A16972 (a lib_cell CKBD16) at (349.200,206.200), in power domain auto-default
           3.6         (194.107,203.317)    (194.107,206.917)    ccl clock buffer, uid:A16976 (a lib_cell CKBD16) at (191.600,206.200), in power domain auto-default
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
      gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.464pF, total=4.965pF
      wire capacitance : top=0.000pF, trunk=0.476pF, leaf=4.101pF, total=4.577pF
      wire lengths   : top=0.000um, trunk=2939.942um, leaf=21507.345um, total=24447.288um
      sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.090),trunk(0.103),top(nil), margined worst slew is leaf(0.090),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.342, max=0.434, avg=0.388, sd=0.018], skew [0.091 vs 0.057*, 86.5% {0.357, 0.386, 0.414}] (wid=0.029 ws=0.018) (gid=0.413 gs=0.086)
    Clock network insertion delays are now [0.342ns, 0.434ns] average 0.388ns std.dev 0.018ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=51827 and nets=36663 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1385.137M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=91, i=0, cg=0, l=0, total=91
  Rebuilding timing graph   cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.464pF, total=4.965pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.478pF, leaf=4.111pF, total=4.589pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2939.942um, leaf=21507.345um, total=24447.288um
  Rebuilding timing graph   sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.090),trunk(0.103),top(nil), margined worst slew is leaf(0.090),trunk(0.103),top(nil)
    skew_group clk/CON: insertion delay [min=0.343, max=0.434, avg=0.388, sd=0.018], skew [0.091 vs 0.057*, 87.4% {0.358, 0.386, 0.415}] (wid=0.028 ws=0.018) (gid=0.414 gs=0.085)
  Clock network insertion delays are now [0.343ns, 0.434ns] average 0.388ns std.dev 0.018ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
      gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.464pF, total=4.965pF
      wire capacitance : top=0.000pF, trunk=0.478pF, leaf=4.111pF, total=4.589pF
      wire lengths   : top=0.000um, trunk=2939.942um, leaf=21507.345um, total=24447.288um
      sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.090),trunk(0.103),top(nil), margined worst slew is leaf(0.090),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.343, max=0.434, avg=0.388, sd=0.018], skew [0.091 vs 0.057*, 87.4% {0.358, 0.386, 0.415}] (wid=0.028 ws=0.018) (gid=0.414 gs=0.085)
    Clock network insertion delays are now [0.343ns, 0.434ns] average 0.388ns std.dev 0.018ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
      gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.464pF, total=4.965pF
      wire capacitance : top=0.000pF, trunk=0.478pF, leaf=4.111pF, total=4.589pF
      wire lengths   : top=0.000um, trunk=2939.942um, leaf=21507.345um, total=24447.288um
      sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.090),trunk(0.103),top(nil), margined worst slew is leaf(0.090),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.343, max=0.434, avg=0.388, sd=0.018], skew [0.091 vs 0.057*, 87.4% {0.358, 0.386, 0.415}] (wid=0.028 ws=0.018) (gid=0.414 gs=0.085)
    Clock network insertion delays are now [0.343ns, 0.434ns] average 0.388ns std.dev 0.018ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
      gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.464pF, total=4.959pF
      wire capacitance : top=0.000pF, trunk=0.477pF, leaf=4.111pF, total=4.588pF
      wire lengths   : top=0.000um, trunk=2931.565um, leaf=21507.345um, total=24438.910um
      sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.090),trunk(0.103),top(nil), margined worst slew is leaf(0.090),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.296, max=0.387, avg=0.342, sd=0.018], skew [0.091 vs 0.057*, 85.7% {0.311, 0.340, 0.368}] (wid=0.034 ws=0.018) (gid=0.361 gs=0.085)
    Clock network insertion delays are now [0.296ns, 0.387ns] average 0.342ns std.dev 0.018ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
      gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.464pF, total=4.959pF
      wire capacitance : top=0.000pF, trunk=0.477pF, leaf=4.111pF, total=4.588pF
      wire lengths   : top=0.000um, trunk=2931.565um, leaf=21507.345um, total=24438.910um
      sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.090),trunk(0.103),top(nil), margined worst slew is leaf(0.090),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.296, max=0.387, avg=0.342, sd=0.018], skew [0.091 vs 0.057*, 85.7% {0.311, 0.340, 0.368}] (wid=0.034 ws=0.018) (gid=0.361 gs=0.085)
    Clock network insertion delays are now [0.296ns, 0.387ns] average 0.342ns std.dev 0.018ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
      gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.464pF, total=4.959pF
      wire capacitance : top=0.000pF, trunk=0.477pF, leaf=4.111pF, total=4.588pF
      wire lengths   : top=0.000um, trunk=2931.565um, leaf=21507.345um, total=24438.910um
      sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.090),trunk(0.103),top(nil), margined worst slew is leaf(0.090),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.296, max=0.387, avg=0.342, sd=0.018], skew [0.091 vs 0.057*, 85.7% {0.311, 0.340, 0.368}] (wid=0.034 ws=0.018) (gid=0.361 gs=0.085)
    Clock network insertion delays are now [0.296ns, 0.387ns] average 0.342ns std.dev 0.018ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
      gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.464pF, total=4.959pF
      wire capacitance : top=0.000pF, trunk=0.477pF, leaf=4.111pF, total=4.588pF
      wire lengths   : top=0.000um, trunk=2931.565um, leaf=21507.345um, total=24438.910um
      sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.090),trunk(0.103),top(nil), margined worst slew is leaf(0.090),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.296, max=0.387, avg=0.342, sd=0.018], skew [0.091 vs 0.057*, 85.7% {0.311, 0.340, 0.368}] (wid=0.034 ws=0.018) (gid=0.361 gs=0.085)
    Clock network insertion delays are now [0.296ns, 0.387ns] average 0.342ns std.dev 0.018ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
      gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.464pF, total=4.959pF
      wire capacitance : top=0.000pF, trunk=0.477pF, leaf=4.111pF, total=4.588pF
      wire lengths   : top=0.000um, trunk=2931.565um, leaf=21507.345um, total=24438.910um
      sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.090),trunk(0.103),top(nil), margined worst slew is leaf(0.090),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.296, max=0.387, avg=0.342, sd=0.018], skew [0.091 vs 0.057*, 85.7% {0.311, 0.340, 0.368}] (wid=0.034 ws=0.018) (gid=0.361 gs=0.085)
    Clock network insertion delays are now [0.296ns, 0.387ns] average 0.342ns std.dev 0.018ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 202 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
      gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.464pF, total=4.959pF
      wire capacitance : top=0.000pF, trunk=0.474pF, leaf=4.103pF, total=4.577pF
      wire lengths   : top=0.000um, trunk=2917.685um, leaf=21454.990um, total=24372.675um
      sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.090),trunk(0.103),top(nil), margined worst slew is leaf(0.090),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.295, max=0.383, avg=0.341, sd=0.018], skew [0.088 vs 0.057*, 85.6% {0.310, 0.339, 0.367}] (wid=0.034 ws=0.018) (gid=0.360 gs=0.085)
    Clock network insertion delays are now [0.295ns, 0.383ns] average 0.341ns std.dev 0.018ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=730.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=730.440um^2
      gate capacitance : top=0.000pF, trunk=0.404pF, leaf=4.464pF, total=4.868pF
      wire capacitance : top=0.000pF, trunk=0.476pF, leaf=4.116pF, total=4.592pF
      wire lengths   : top=0.000um, trunk=2925.975um, leaf=21532.460um, total=24458.435um
      sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.092),top(nil), margined worst slew is leaf(0.105),trunk(0.092),top(nil)
      skew_group clk/CON: insertion delay [min=0.347, max=0.388, avg=0.368, sd=0.009], skew [0.040 vs 0.057, 100% {0.347, 0.367, 0.388}] (wid=0.032 ws=0.016) (gid=0.359 gs=0.027)
    Clock network insertion delays are now [0.347ns, 0.388ns] average 0.368ns std.dev 0.009ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=730.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=730.440um^2
      gate capacitance : top=0.000pF, trunk=0.404pF, leaf=4.464pF, total=4.868pF
      wire capacitance : top=0.000pF, trunk=0.476pF, leaf=4.116pF, total=4.592pF
      wire lengths   : top=0.000um, trunk=2925.975um, leaf=21532.460um, total=24458.435um
      sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.092),top(nil), margined worst slew is leaf(0.105),trunk(0.092),top(nil)
      skew_group clk/CON: insertion delay [min=0.347, max=0.388, avg=0.368, sd=0.009], skew [0.040 vs 0.057, 100% {0.347, 0.367, 0.388}] (wid=0.032 ws=0.016) (gid=0.359 gs=0.027)
    Clock network insertion delays are now [0.347ns, 0.388ns] average 0.368ns std.dev 0.009ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=90, i=0, cg=0, l=0, total=90
          cell areas     : b=730.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=730.440um^2
          gate capacitance : top=0.000pF, trunk=0.404pF, leaf=4.464pF, total=4.868pF
          wire capacitance : top=0.000pF, trunk=0.476pF, leaf=4.116pF, total=4.592pF
          wire lengths   : top=0.000um, trunk=2925.975um, leaf=21532.460um, total=24458.435um
          sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=730.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=730.440um^2
      gate capacitance : top=0.000pF, trunk=0.404pF, leaf=4.464pF, total=4.868pF
      wire capacitance : top=0.000pF, trunk=0.476pF, leaf=4.116pF, total=4.592pF
      wire lengths   : top=0.000um, trunk=2925.975um, leaf=21532.460um, total=24458.435um
      sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.092),top(nil), margined worst slew is leaf(0.105),trunk(0.092),top(nil)
    Clock network insertion delays are now [0.347ns, 0.388ns] average 0.368ns std.dev 0.009ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=90, i=0, cg=0, l=0, total=90
    cell areas     : b=730.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=730.440um^2
    gate capacitance : top=0.000pF, trunk=0.404pF, leaf=4.464pF, total=4.868pF
    wire capacitance : top=0.000pF, trunk=0.476pF, leaf=4.116pF, total=4.592pF
    wire lengths   : top=0.000um, trunk=2925.975um, leaf=21532.460um, total=24458.435um
    sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.092),top(nil), margined worst slew is leaf(0.105),trunk(0.092),top(nil)
    skew_group clk/CON: insertion delay [min=0.347, max=0.388, avg=0.368, sd=0.009], skew [0.040 vs 0.057, 100% {0.347, 0.367, 0.388}] (wid=0.032 ws=0.016) (gid=0.359 gs=0.027)
  Clock network insertion delays are now [0.347ns, 0.388ns] average 0.368ns std.dev 0.009ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=730.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=730.440um^2
      gate capacitance : top=0.000pF, trunk=0.404pF, leaf=4.464pF, total=4.868pF
      wire capacitance : top=0.000pF, trunk=0.476pF, leaf=4.116pF, total=4.592pF
      wire lengths   : top=0.000um, trunk=2925.975um, leaf=21532.460um, total=24458.435um
      sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.092),top(nil), margined worst slew is leaf(0.105),trunk(0.092),top(nil)
      skew_group clk/CON: insertion delay [min=0.347, max=0.388, avg=0.368, sd=0.009], skew [0.040 vs 0.057, 100% {0.347, 0.367, 0.388}] (wid=0.032 ws=0.016) (gid=0.359 gs=0.027)
    Clock network insertion delays are now [0.347ns, 0.388ns] average 0.368ns std.dev 0.009ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=90, i=0, cg=0, l=0, total=90
          cell areas     : b=730.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=730.440um^2
          gate capacitance : top=0.000pF, trunk=0.404pF, leaf=4.464pF, total=4.868pF
          wire capacitance : top=0.000pF, trunk=0.476pF, leaf=4.116pF, total=4.592pF
          wire lengths   : top=0.000um, trunk=2925.975um, leaf=21532.460um, total=24458.435um
          sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=730.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=730.440um^2
      gate capacitance : top=0.000pF, trunk=0.404pF, leaf=4.464pF, total=4.868pF
      wire capacitance : top=0.000pF, trunk=0.476pF, leaf=4.116pF, total=4.592pF
      wire lengths   : top=0.000um, trunk=2925.975um, leaf=21532.460um, total=24458.435um
      sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.092),top(nil), margined worst slew is leaf(0.105),trunk(0.092),top(nil)
      skew_group clk/CON: insertion delay [min=0.347, max=0.388, avg=0.368, sd=0.009], skew [0.040 vs 0.057, 100% {0.347, 0.367, 0.388}] (wid=0.032 ws=0.016) (gid=0.359 gs=0.027)
    Clock network insertion delays are now [0.347ns, 0.388ns] average 0.368ns std.dev 0.009ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=730.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=730.440um^2
      gate capacitance : top=0.000pF, trunk=0.404pF, leaf=4.464pF, total=4.868pF
      wire capacitance : top=0.000pF, trunk=0.476pF, leaf=4.116pF, total=4.592pF
      wire lengths   : top=0.000um, trunk=2925.975um, leaf=21532.460um, total=24458.435um
      sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.092),top(nil), margined worst slew is leaf(0.105),trunk(0.092),top(nil)
      skew_group clk/CON: insertion delay [min=0.347, max=0.388, avg=0.368, sd=0.009], skew [0.040 vs 0.057, 100% {0.347, 0.367, 0.388}] (wid=0.032 ws=0.016) (gid=0.359 gs=0.027)
    Clock network insertion delays are now [0.347ns, 0.388ns] average 0.368ns std.dev 0.009ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=730.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=730.440um^2
      gate capacitance : top=0.000pF, trunk=0.404pF, leaf=4.464pF, total=4.868pF
      wire capacitance : top=0.000pF, trunk=0.476pF, leaf=4.116pF, total=4.592pF
      wire lengths   : top=0.000um, trunk=2925.975um, leaf=21532.460um, total=24458.435um
      sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.092),top(nil), margined worst slew is leaf(0.105),trunk(0.092),top(nil)
      skew_group clk/CON: insertion delay [min=0.347, max=0.388, avg=0.368, sd=0.009], skew [0.040 vs 0.057, 100% {0.347, 0.367, 0.388}] (wid=0.032 ws=0.016) (gid=0.359 gs=0.027)
    Clock network insertion delays are now [0.347ns, 0.388ns] average 0.368ns std.dev 0.009ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=51826 and nets=36662 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1385.141M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=90, i=0, cg=0, l=0, total=90
  Rebuilding timing graph   cell areas     : b=730.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=730.440um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.404pF, leaf=4.464pF, total=4.868pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.476pF, leaf=4.116pF, total=4.592pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2925.975um, leaf=21532.460um, total=24458.435um
  Rebuilding timing graph   sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.092),top(nil), margined worst slew is leaf(0.105),trunk(0.092),top(nil)
    skew_group clk/CON: insertion delay [min=0.347, max=0.388, avg=0.368, sd=0.009], skew [0.040 vs 0.057, 100% {0.347, 0.367, 0.388}] (wid=0.032 ws=0.016) (gid=0.359 gs=0.027)
  Clock network insertion delays are now [0.347ns, 0.388ns] average 0.368ns std.dev 0.009ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=730.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=730.440um^2
      gate capacitance : top=0.000pF, trunk=0.404pF, leaf=4.464pF, total=4.868pF
      wire capacitance : top=0.000pF, trunk=0.476pF, leaf=4.116pF, total=4.592pF
      wire lengths   : top=0.000um, trunk=2925.975um, leaf=21532.460um, total=24458.435um
      sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.092),top(nil), margined worst slew is leaf(0.105),trunk(0.092),top(nil)
      skew_group clk/CON: insertion delay [min=0.347, max=0.388, avg=0.368, sd=0.009], skew [0.040 vs 0.057, 100% {0.347, 0.367, 0.388}] (wid=0.032 ws=0.016) (gid=0.359 gs=0.027)
    Clock network insertion delays are now [0.347ns, 0.388ns] average 0.368ns std.dev 0.009ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=4.868pF fall=4.852pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=4.839pF fall=4.823pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=674.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=674.640um^2
      gate capacitance : top=0.000pF, trunk=0.374pF, leaf=4.464pF, total=4.839pF
      wire capacitance : top=0.000pF, trunk=0.477pF, leaf=4.116pF, total=4.593pF
      wire lengths   : top=0.000um, trunk=2928.090um, leaf=21536.160um, total=24464.250um
      sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.355, max=0.391, avg=0.370, sd=0.007], skew [0.036 vs 0.057, 100% {0.355, 0.369, 0.391}] (wid=0.032 ws=0.016) (gid=0.366 gs=0.031)
    Clock network insertion delays are now [0.355ns, 0.391ns] average 0.370ns std.dev 0.007ns
BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 3881.86 -> 3915}
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=674.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=674.640um^2
      gate capacitance : top=0.000pF, trunk=0.374pF, leaf=4.464pF, total=4.839pF
      wire capacitance : top=0.000pF, trunk=0.477pF, leaf=4.116pF, total=4.593pF
      wire lengths   : top=0.000um, trunk=2928.090um, leaf=21536.160um, total=24464.250um
      sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.355, max=0.391, avg=0.370, sd=0.007], skew [0.036 vs 0.057, 100% {0.355, 0.369, 0.391}] (wid=0.032 ws=0.016) (gid=0.366 gs=0.031)
    Clock network insertion delays are now [0.355ns, 0.391ns] average 0.370ns std.dev 0.007ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=674.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=674.640um^2
      gate capacitance : top=0.000pF, trunk=0.374pF, leaf=4.464pF, total=4.839pF
      wire capacitance : top=0.000pF, trunk=0.477pF, leaf=4.116pF, total=4.593pF
      wire lengths   : top=0.000um, trunk=2928.090um, leaf=21536.160um, total=24464.250um
      sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.355, max=0.391, avg=0.370, sd=0.007], skew [0.036 vs 0.057, 100% {0.355, 0.369, 0.391}] (wid=0.032 ws=0.016) (gid=0.366 gs=0.031)
    Clock network insertion delays are now [0.355ns, 0.391ns] average 0.370ns std.dev 0.007ns
BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 3881.86 -> 3915}
  Improving insertion delay done.
  Total capacitance is (rise=9.432pF fall=9.416pF), of which (rise=4.593pF fall=4.593pF) is wire, and (rise=4.839pF fall=4.823pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:52:51 mem=1450.4M) ***
Total net bbox length = 4.864e+05 (2.199e+05 2.664e+05) (ext = 2.028e+04)
Density distribution unevenness ratio = 0.530%
Move report: Detail placement moves 1140 insts, mean move: 5.12 um, max move: 195.20 um
	Max move on inst (FILLER_21354): (426.80, 422.20) --> (364.80, 289.00)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1450.4MB
Summary Report:
Instances move: 239 (out of 25494 movable)
Mean displacement: 4.82 um
Max displacement: 15.40 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_7626_0) (366, 177.4) -> (377.8, 181)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.876e+05 (2.207e+05 2.669e+05) (ext = 2.028e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1450.4MB
*** Finished refinePlace (0:52:52 mem=1450.4M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:52:52 mem=1450.4M) ***
Total net bbox length = 4.876e+05 (2.207e+05 2.669e+05) (ext = 2.028e+04)
Density distribution unevenness ratio = 0.197%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1450.4MB
Summary Report:
Instances move: 0 (out of 30472 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.876e+05 (2.207e+05 2.669e+05) (ext = 2.028e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1450.4MB
*** Finished refinePlace (0:52:53 mem=1450.4M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        91 (unrouted=91, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 32311 (unrouted=0, trialRouted=32311, noStatus=0, routed=0, fixed=0)
(Not counting 4260 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=51826 and nets=36662 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1451.914M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 91 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 91 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 03:28:52 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 36660 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1195.79 (MB), peak = 1263.35 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 21 03:29:17 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 21 03:29:17 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2090          79       21170    91.20%
#  Metal 2        V        2103          84       21170     1.47%
#  Metal 3        H        2169           0       21170     0.29%
#  Metal 4        V        1490         697       21170     4.08%
#  Metal 5        H        2169           0       21170     0.00%
#  Metal 6        V        2187           0       21170     0.00%
#  Metal 7        H         542           0       21170     0.00%
#  Metal 8        V         547           0       21170     0.00%
#  --------------------------------------------------------------
#  Total                  13297       4.92%  169360    12.13%
#
#  91 nets (0.25%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1198.21 (MB), peak = 1263.35 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1224.91 (MB), peak = 1263.35 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1225.14 (MB), peak = 1263.35 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4260 (skipped).
#Total number of selected nets for routing = 91.
#Total number of unselected nets (but routable) for routing = 32311 (skipped).
#Total number of nets in the design = 36662.
#
#32311 skipped nets do not have any wires.
#91 routable nets have only global wires.
#91 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 91               0  
#------------------------------------------------
#        Total                 91               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 91                352           31959  
#-------------------------------------------------------------------
#        Total                 91                352           31959  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      1(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4     13(0.06%)   (0.06%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total     14(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.02% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 91
#Total wire length = 24621 um.
#Total half perimeter of net bounding box = 9559 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 150 um.
#Total wire length on LAYER M3 = 15141 um.
#Total wire length on LAYER M4 = 9186 um.
#Total wire length on LAYER M5 = 51 um.
#Total wire length on LAYER M6 = 93 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 12525
#Up-Via Summary (total 12525):
#           
#-----------------------
#  Metal 1         5068
#  Metal 2         4420
#  Metal 3         2999
#  Metal 4           19
#  Metal 5           19
#-----------------------
#                 12525 
#
#Total number of involved priority nets 91
#Maximum src to sink distance for priority net 401.3
#Average of max src_to_sink distance for priority net 97.4
#Average of ave src_to_sink distance for priority net 57.6
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.06%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1225.66 (MB), peak = 1263.35 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1203.52 (MB), peak = 1263.35 (MB)
#Start Track Assignment.
#Done with 3489 horizontal wires in 2 hboxes and 2207 vertical wires in 2 hboxes.
#Done with 110 horizontal wires in 2 hboxes and 27 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 91
#Total wire length = 27295 um.
#Total half perimeter of net bounding box = 9559 um.
#Total wire length on LAYER M1 = 2718 um.
#Total wire length on LAYER M2 = 141 um.
#Total wire length on LAYER M3 = 15109 um.
#Total wire length on LAYER M4 = 9171 um.
#Total wire length on LAYER M5 = 61 um.
#Total wire length on LAYER M6 = 94 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 12525
#Up-Via Summary (total 12525):
#           
#-----------------------
#  Metal 1         5068
#  Metal 2         4420
#  Metal 3         2999
#  Metal 4           19
#  Metal 5           19
#-----------------------
#                 12525 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1219.58 (MB), peak = 1263.35 (MB)
#
#Cpu time = 00:00:26
#Elapsed time = 00:00:26
#Increased memory = 46.48 (MB)
#Total memory = 1219.62 (MB)
#Peak memory = 1263.35 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 5.0% of the total area was rechecked for DRC, and 82.8% required routing.
#    number of violations = 0
#cpu time = 00:00:42, elapsed time = 00:00:42, memory = 1245.05 (MB), peak = 1263.35 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1214.45 (MB), peak = 1263.35 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 91
#Total wire length = 25706 um.
#Total half perimeter of net bounding box = 9559 um.
#Total wire length on LAYER M1 = 13 um.
#Total wire length on LAYER M2 = 1219 um.
#Total wire length on LAYER M3 = 14224 um.
#Total wire length on LAYER M4 = 10238 um.
#Total wire length on LAYER M5 = 12 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14316
#Total number of multi-cut vias = 90 (  0.6%)
#Total number of single cut vias = 14226 ( 99.4%)
#Up-Via Summary (total 14316):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        4957 ( 98.2%)        90 (  1.8%)       5047
#  Metal 2        4865 (100.0%)         0 (  0.0%)       4865
#  Metal 3        4398 (100.0%)         0 (  0.0%)       4398
#  Metal 4           6 (100.0%)         0 (  0.0%)          6
#-----------------------------------------------------------
#                14226 ( 99.4%)        90 (  0.6%)      14316 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:43
#Elapsed time = 00:00:43
#Increased memory = -6.88 (MB)
#Total memory = 1212.74 (MB)
#Peak memory = 1263.35 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:43
#Elapsed time = 00:00:43
#Increased memory = -6.88 (MB)
#Total memory = 1212.74 (MB)
#Peak memory = 1263.35 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:11
#Elapsed time = 00:01:11
#Increased memory = 47.43 (MB)
#Total memory = 1190.80 (MB)
#Peak memory = 1263.35 (MB)
#Number of warnings = 28
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 03:30:03 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 91 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           1
        50.000     100.000          71
       100.000     150.000          11
       150.000     200.000           7
       200.000     250.000           0
       250.000     300.000           0
       300.000     350.000           0
       350.000     400.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000           4
        0.000     10.000          31
       10.000     20.000          17
       20.000     30.000          14
       30.000     40.000           5
       40.000     50.000           8
       50.000     60.000           4
       60.000     70.000           4
       70.000     80.000           2
       80.000     90.000           2
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_163 (51 terminals)
    Guided length:  max path =    57.123um, total =   219.340um
    Routed length:  max path =   104.600um, total =   256.100um
    Deviation:      max path =    83.115%,  total =    16.759%

    Net CTS_189 (83 terminals)
    Guided length:  max path =    58.475um, total =   288.663um
    Routed length:  max path =   106.400um, total =   328.960um
    Deviation:      max path =    81.958%,  total =    13.960%

    Net CTS_157 (75 terminals)
    Guided length:  max path =    65.597um, total =   281.168um
    Routed length:  max path =   117.000um, total =   327.620um
    Deviation:      max path =    78.360%,  total =    16.521%

    Net CTS_159 (69 terminals)
    Guided length:  max path =    51.398um, total =   271.015um
    Routed length:  max path =    90.200um, total =   311.920um
    Deviation:      max path =    75.495%,  total =    15.093%

    Net psum_mem_instance/CTS_35 (62 terminals)
    Guided length:  max path =    67.375um, total =   255.955um
    Routed length:  max path =   114.000um, total =   292.080um
    Deviation:      max path =    69.202%,  total =    14.114%

    Net CTS_162 (73 terminals)
    Guided length:  max path =    46.420um, total =   256.543um
    Routed length:  max path =    76.400um, total =   317.180um
    Deviation:      max path =    64.584%,  total =    23.636%

    Net CTS_176 (88 terminals)
    Guided length:  max path =    79.850um, total =   323.163um
    Routed length:  max path =   129.600um, total =   383.260um
    Deviation:      max path =    62.304%,  total =    18.597%

    Net ofifo_inst/col_idx_5__fifo_instance/CTS_4 (67 terminals)
    Guided length:  max path =    64.620um, total =   282.043um
    Routed length:  max path =   103.600um, total =   322.160um
    Deviation:      max path =    60.322%,  total =    14.224%

    Net CTS_170 (81 terminals)
    Guided length:  max path =    79.250um, total =   320.973um
    Routed length:  max path =   121.200um, total =   391.880um
    Deviation:      max path =    52.934%,  total =    22.091%

    Net CTS_160 (84 terminals)
    Guided length:  max path =    62.790um, total =   323.240um
    Routed length:  max path =    96.000um, total =   379.360um
    Deviation:      max path =    52.891%,  total =    17.362%

Set FIXED routing status on 91 net(s)
Set FIXED placed status on 90 instance(s)
Net route status summary:
  Clock:        91 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=91)
  Non-clock: 32311 (unrouted=32311, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 4260 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16028 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 91  numPreroutedWires = 15238
[NR-eagl] Read numTotalNets=32402  numIgnoredNets=91
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 32311 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 320 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.325500e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 31991 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.05% V. EstWL: 5.068224e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 1.260000e+01um, number of vias: 107301
[NR-eagl] Layer2(M2)(V) length: 1.723627e+05um, number of vias: 146834
[NR-eagl] Layer3(M3)(H) length: 2.062502e+05um, number of vias: 17981
[NR-eagl] Layer4(M4)(V) length: 7.983566e+04um, number of vias: 8797
[NR-eagl] Layer5(M5)(H) length: 4.705949e+04um, number of vias: 6119
[NR-eagl] Layer6(M6)(V) length: 4.478621e+04um, number of vias: 3036
[NR-eagl] Layer7(M7)(H) length: 1.771110e+04um, number of vias: 3566
[NR-eagl] Layer8(M8)(V) length: 1.715000e+04um, number of vias: 0
[NR-eagl] Total length: 5.851680e+05um, number of vias: 293634
End of congRepair (cpu=0:00:01.4, real=0:00:01.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=51826 and nets=36662 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1444.746M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.086        0.087      1.002       0.000        0.000      1.000      1.000         1.000
    S->S Wire Len.       um        166.170      167.000      1.005     139.115      138.594      1.000      0.996         1.004
    S->S Wire Res.       Ohm       188.764      190.043      1.007     152.520      151.924      1.000      0.996         1.004
    S->S Wire Res./um    Ohm         1.021        1.023      1.001       0.417        0.417      0.998      0.999         0.998
    Total Wire Len.      um        238.535      240.400      1.008     214.845      216.446      1.000      1.007         0.993
    Trans. Time          ns          0.050        0.051      1.011       0.032        0.033      1.000      1.007         0.993
    Wire Cap.            fF         38.124       38.593      1.012      34.205       34.645      1.000      1.013         0.987
    Wire Cap./um         fF          0.107        0.107      1.004       0.092        0.093      1.000      1.004         0.996
    Wire Delay           ns          0.006        0.006      1.029       0.006        0.006      1.000      1.012         0.988
    Wire Skew            ns          0.002        0.002      1.042       0.002        0.002      0.999      1.031         0.969
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.083        0.083      1.008      0.016         0.016      0.999      1.003         0.996
    S->S Wire Len.       um         80.997       82.578      1.020     51.706        52.583      0.999      1.016         0.983
    S->S Wire Res.       Ohm       100.171      100.745      1.006     57.857        59.061      0.998      1.019         0.978
    S->S Wire Res./um    Ohm         1.385        1.343      0.969      0.357         0.309      0.988      0.856         1.140
    Total Wire Len.      um        316.069      324.343      1.026     73.146        74.712      0.995      1.016         0.974
    Trans. Time          ns          0.085        0.085      1.011      0.013         0.014      0.998      1.015         0.982
    Wire Cap.            fF         51.745       53.051      1.025     12.077        12.250      0.993      1.008         0.979
    Wire Cap./um         fF          0.164        0.164      0.999      0.001         0.001      0.279      0.150         0.521
    Wire Delay           ns          0.005        0.005      1.003      0.003         0.003      0.998      1.037         0.960
    Wire Skew            ns          0.005        0.006      1.034      0.002         0.002      0.996      0.959         1.035
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.097        0.096      0.992      0.006         0.006      0.970      0.956         0.985
    S->S Wire Len.       um         43.311       54.975      1.269     20.399        25.789      0.817      1.033         0.646
    S->S Wire Res.       Ohm        69.001       78.705      1.141     28.356        34.098      0.792      0.953         0.659
    S->S Wire Res./um    Ohm         1.668        1.479      0.887      0.284         0.186      0.806      0.529         1.228
    Total Wire Len.      um        262.636      277.007      1.055     47.294        50.355      0.979      1.042         0.920
    Trans. Time          ns          0.092        0.093      1.011      0.008         0.008      0.983      1.002         0.964
    Wire Cap.            fF         50.198       49.890      0.994     10.032         9.704      0.987      0.954         1.020
    Wire Cap./um         fF          0.190        0.180      0.943      0.008         0.005      0.939      0.561         1.572
    Wire Delay           ns          0.004        0.005      1.468      0.002         0.003      0.688      0.997         0.475
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    ------------------------------------------------------------------------
    Route Sink Pin                                            Difference (%)
    ------------------------------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_A1695f/I                          -10.000
    CTS_ccl_BUF_CLOCK_NODE_UID_A1695d/I                           -7.692
    mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16973/I        -2.041
    CTS_ccl_BUF_CLOCK_NODE_UID_A16974/I                           -1.905
    mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16972/I        -1.481
    ------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      0.400um        1.599         0.282         0.451
    M3                           441.097um    445.600um        1.599         0.282         0.451
    M4                           274.507um    275.200um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.945%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    -----------------------------------------------------------------------------------------
    Route Sink Pin                                                             Difference (%)
    -----------------------------------------------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_A16718/I                                            35.714
    ofifo_inst/col_idx_5__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1673d/I        30.000
    CTS_ccl_BUF_CLOCK_NODE_UID_A1672a/I                                            25.000
    CTS_ccl_BUF_CLOCK_NODE_UID_A16736/I                                            23.529
    CTS_ccl_BUF_CLOCK_NODE_UID_A1671c/I                                            17.647
    -----------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M2                              0.000um      11.600um       1.599         0.282         0.451
    M3                           1104.412um    1148.400um       1.599         0.282         0.451
    M4                           1108.072um    1110.400um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.489%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    -------------------------------------------------------------------
    Route Sink Pin                                       Difference (%)
    -------------------------------------------------------------------
    qmem_instance/memory2_reg_5_/CP                         -692.857
    ofifo_inst/col_idx_1__fifo_instance/q5_reg_13_/CP       -680.000
    ofifo_inst/col_idx_2__fifo_instance/q6_reg_4_/CP        -637.500
    kmem_instance/memory1_reg_11_/CP                        -616.667
    psum_mem_instance/memory3_reg_39_/CP                    -600.000
    -------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    --------------------------------------------------------------------------------------------------
    Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
                                                               (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    --------------------------------------------------------------------------------------------------
    M1                               0.000um       12.600um       1.787         0.272         0.487
    M2                               0.000um     1206.800um       1.599         0.282         0.451
    M3                           10462.513um    12630.200um       1.599         0.282         0.451
    M4                           11073.647um     8852.600um       1.599         0.282         0.451
    M5                               0.000um       12.400um       1.599         0.282         0.450
    Preferred Layer Adherence      100.000%        94.577%          -             -             -
    --------------------------------------------------------------------------------------------------
    
    Top 5 Transition Time Violating Nets (Leaf Routes)
    ==================================================
    
    Net: CTS_185:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      85            33.000um         85
    M3                   145.055um      85           196.400um         81
    M4                   159.998um     132           103.000um         61
    -------------------------------------------------------------------------
    Totals               304.000um     302           332.000um        227
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.003ns         -             -
    S->WS Trans. Time      0.105ns       0.108ns         -             -
    S->WS Wire Len.       46.870um      83.000um         -             -
    S->WS Wire Res.       87.022Ohm    122.602Ohm        -             -
    Wire Cap.             62.128fF      61.602fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: kmem_instance/Q_reg_1_/CP.
    Post-route worst sink: kmem_instance/Q_reg_1_/CP.
    -------------------------------------------------------------------------
    Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A16737.
    Driver fanout: 84.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: CTS_170:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      81            16.200um         81
    M3                   140.930um      81           223.000um         77
    M4                   180.042um     126           116.800um         67
    -------------------------------------------------------------------------
    Totals               320.000um     288           355.000um        225
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.002ns         -             -
    S->WS Trans. Time      0.102ns       0.107ns         -             -
    S->WS Wire Len.       33.818um      68.400um         -             -
    S->WS Wire Res.       54.813Ohm     91.709Ohm        -             -
    Wire Cap.             61.500fF      64.793fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: psum_mem_instance/memory4_reg_77_/CP.
    Post-route worst sink: psum_mem_instance/memory4_reg_77_/CP.
    -------------------------------------------------------------------------
    Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A1672f.
    Driver fanout: 80.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: CTS_184:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      85            24.800um         85
    M3                   150.768um      85           186.000um         83
    M4                   150.180um     125           128.400um         73
    -------------------------------------------------------------------------
    Totals               300.000um     295           338.000um        241
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.002ns         -             -
    S->WS Trans. Time      0.104ns       0.107ns         -             -
    S->WS Wire Len.       53.440um      54.600um         -             -
    S->WS Wire Res.       94.174Ohm     79.686Ohm        -             -
    Wire Cap.             61.352fF      62.920fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: kmem_instance/Q_reg_32_/CP.
    Post-route worst sink: kmem_instance/Q_reg_28_/CP.
    -------------------------------------------------------------------------
    Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A16731.
    Driver fanout: 84.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: mac_array_instance/CTS_57:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      62             6.600um         61
    M3                   137.530um      62           145.600um         58
    M4                   158.665um      82           169.200um         71
    -------------------------------------------------------------------------
    Totals               295.000um     206           320.000um        190
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.103ns       0.106ns         -             -
    S->WS Wire Len.       27.323um      65.400um         -             -
    S->WS Wire Res.       44.743Ohm    100.443Ohm        -             -
    Wire Cap.             56.295fF      57.962fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_/CP.
    Post-route worst sink:
    mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/CP.
    -------------------------------------------------------------------------
    Driver instance: mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16930.
    Driver fanout: 61.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: mac_array_instance/col_idx_3__mac_col_inst/CTS_4:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      28             2.800um         28
    M3                   127.558um      28           137.000um         27
    M4                   188.607um      41           197.000um         33
    -------------------------------------------------------------------------
    Totals               315.000um      97           336.000um         88
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.103ns       0.106ns         -             -
    S->WS Wire Len.      124.883um     132.000um         -             -
    S->WS Wire Res.      162.944Ohm    169.942Ohm        -             -
    Wire Cap.             54.223fF      56.481fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/CP.
    Post-route worst sink:
    mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/CP.
    -------------------------------------------------------------------------
    Driver instance:
    mac_array_instance/col_idx_3__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A1-
    693a.
    Driver fanout: 27.
    Driver cell: CKBD8.
    -------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047       3          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063      19          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    4845         98%       ER        90         92%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      48          1%        -         7          7%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      34          1%        -         1          1%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    4765        100%       ER        99        100%        ER         -          -         -
    M2-M3    VIA23_1cut_V        1.500    0.030    0.046       1          0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    4262        100%       ER       136        100%        ER         -          -         -
    M4-M5    VIA45_1cut          1.500    0.030    0.046       6        100%       ER        -           -           -        -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=674.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=674.640um^2
      gate capacitance : top=0.000pF, trunk=0.374pF, leaf=4.464pF, total=4.839pF
      wire capacitance : top=0.000pF, trunk=0.487pF, leaf=4.091pF, total=4.578pF
      wire lengths   : top=0.000um, trunk=2991.600um, leaf=22714.600um, total=25706.200um
      sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:
      Transition : {count=8, worst=[0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.108),trunk(0.104),top(nil), margined worst slew is leaf(0.108),trunk(0.104),top(nil)
      skew_group clk/CON: insertion delay [min=0.354, max=0.395, avg=0.372, sd=0.007], skew [0.041 vs 0.057, 100% {0.354, 0.370, 0.395}] (wid=0.036 ws=0.021) (gid=0.367 gs=0.036)
    Clock network insertion delays are now [0.354ns, 0.395ns] average 0.372ns std.dev 0.007ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1583.41 CPU=0:00:04.1 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.4  real=0:00:05.0  mem= 1583.4M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=90, i=0, cg=0, l=0, total=90
      Rebuilding timing graph   cell areas     : b=674.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=674.640um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.374pF, leaf=4.464pF, total=4.839pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.487pF, leaf=4.091pF, total=4.578pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2991.600um, leaf=22714.600um, total=25706.200um
      Rebuilding timing graph   sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Transition : {count=8, worst=[0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=90, i=0, cg=0, l=0, total=90
        cell areas     : b=674.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=674.640um^2
        gate capacitance : top=0.000pF, trunk=0.374pF, leaf=4.464pF, total=4.839pF
        wire capacitance : top=0.000pF, trunk=0.487pF, leaf=4.091pF, total=4.578pF
        wire lengths   : top=0.000um, trunk=2991.600um, leaf=22714.600um, total=25706.200um
        sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:
        Transition : {count=8, worst=[0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 91, tested: 91, violation detected: 8, cannot run: 0, attempted: 8, failed: 0, sized: 8
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            8          8
        ------------------------------
        Total           8          8
        ------------------------------
        
        Upsized: 8, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 16.560um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=90, i=0, cg=0, l=0, total=90
          cell areas     : b=691.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=691.200um^2
          gate capacitance : top=0.000pF, trunk=0.383pF, leaf=4.464pF, total=4.847pF
          wire capacitance : top=0.000pF, trunk=0.487pF, leaf=4.091pF, total=4.578pF
          wire lengths   : top=0.000um, trunk=2991.600um, leaf=22714.600um, total=25706.200um
          sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.105),trunk(0.104),top(nil), margined worst slew is leaf(0.105),trunk(0.104),top(nil)
          skew_group clk/CON: insertion delay [min=0.355, max=0.392, avg=0.372, sd=0.007], skew [0.037 vs 0.057, 100% {0.355, 0.371, 0.392}] (wid=0.037 ws=0.022) (gid=0.366 gs=0.033)
        Clock network insertion delays are now [0.355ns, 0.392ns] average 0.372ns std.dev 0.007ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:54:20 mem=1454.2M) ***
Total net bbox length = 4.876e+05 (2.208e+05 2.669e+05) (ext = 2.028e+04)
Density distribution unevenness ratio = 0.516%
Move report: Detail placement moves 144 insts, mean move: 5.09 um, max move: 195.80 um
	Max move on inst (FILLER_20922): (426.80, 422.20) --> (364.20, 289.00)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1461.7MB
Summary Report:
Instances move: 30 (out of 25494 movable)
Mean displacement: 4.17 um
Max displacement: 10.20 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_7341_0) (185.8, 307) -> (196, 307)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 4.878e+05 (2.208e+05 2.669e+05) (ext = 2.028e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1461.7MB
*** Finished refinePlace (0:54:20 mem=1461.7M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:54:21 mem=1461.7M) ***
Total net bbox length = 4.878e+05 (2.208e+05 2.669e+05) (ext = 2.028e+04)
Density distribution unevenness ratio = 0.193%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1466.5MB
Summary Report:
Instances move: 0 (out of 30472 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.878e+05 (2.208e+05 2.669e+05) (ext = 2.028e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1466.5MB
*** Finished refinePlace (0:54:21 mem=1466.5M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 82 insts, 28 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=51826 and nets=36662 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1454.230M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=90, i=0, cg=0, l=0, total=90
      Rebuilding timing graph   cell areas     : b=691.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=691.200um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.383pF, leaf=4.464pF, total=4.847pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.487pF, leaf=4.091pF, total=4.578pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2991.600um, leaf=22714.600um, total=25706.200um
      Rebuilding timing graph   sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        91 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=91)
  Non-clock: 32311 (unrouted=0, trialRouted=32311, noStatus=0, routed=0, fixed=0)
(Not counting 4260 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=691.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=691.200um^2
      gate capacitance : top=0.000pF, trunk=0.383pF, leaf=4.464pF, total=4.847pF
      wire capacitance : top=0.000pF, trunk=0.487pF, leaf=4.091pF, total=4.578pF
      wire lengths   : top=0.000um, trunk=2991.600um, leaf=22714.600um, total=25706.200um
      sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.104),top(nil), margined worst slew is leaf(0.105),trunk(0.104),top(nil)
      skew_group clk/CON: insertion delay [min=0.355, max=0.392, avg=0.372, sd=0.007], skew [0.037 vs 0.057, 100% {0.355, 0.371, 0.392}] (wid=0.037 ws=0.022) (gid=0.366 gs=0.033)
    Clock network insertion delays are now [0.355ns, 0.392ns] average 0.372ns std.dev 0.007ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         90      691.200
  Inverters        0        0.000
  Clock Gates      0        0.000
  Clock Logic      0        0.000
  All             90      691.200
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      2991.600
  Leaf      22714.600
  Total     25706.200
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.383    0.487    0.870
  Leaf     4.464    4.091    8.555
  Total    4.847    4.578    9.425
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  4888     4.464     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.104               0.105
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.355     0.392     0.037       0.057         0.022           0.012           0.372        0.007     100% {0.355, 0.371, 0.392}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.355ns, 0.392ns] average 0.372ns std.dev 0.007ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=90, i=0, cg=0, l=0, total=90
  cell areas     : b=691.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=691.200um^2
  gate capacitance : top=0.000pF, trunk=0.383pF, leaf=4.464pF, total=4.847pF
  wire capacitance : top=0.000pF, trunk=0.487pF, leaf=4.091pF, total=4.578pF
  wire lengths   : top=0.000um, trunk=2991.600um, leaf=22714.600um, total=25706.200um
  sink capacitance : count=4888, total=4.464pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.105),trunk(0.104),top(nil), margined worst slew is leaf(0.105),trunk(0.104),top(nil)
  skew_group clk/CON: insertion delay [min=0.355, max=0.392, avg=0.372, sd=0.007], skew [0.037 vs 0.057, 100% {0.355, 0.371, 0.392}] (wid=0.037 ws=0.022) (gid=0.366 gs=0.033)
Clock network insertion delays are now [0.355ns, 0.392ns] average 0.372ns std.dev 0.007ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1445.6M, totSessionCpu=0:54:28 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1445.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=1445.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1445.6M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1522.14 CPU=0:00:03.7 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.2  real=0:00:05.0  mem= 1522.1M) ***
*** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:05.0 totSessionCpu=0:54:33 mem=1522.1M)
** Profile ** Overall slacks :  cpu=0:00:04.8, mem=1522.1M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1522.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.635  |
|           TNS (ns):|-499.676 |
|    Violating Paths:|  1102   |
|          All Paths:|  6512   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.534%
       (98.745% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1522.1M
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1460.2M, totSessionCpu=0:54:34 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30472

Instance distribution across the VT partitions:

 LVT : inst = 14012 (46.0%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 14012 (46.0%)

 HVT : inst = 16460 (54.0%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16460 (54.0%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1460.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1460.3M) ***
*** Starting optimizing excluded clock nets MEM= 1460.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1460.3M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -0.635
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 91 nets with fixed/cover wires excluded.
Info: 91 clock nets excluded from IPO operation.
*info: 91 clock nets excluded
*info: 2 special nets excluded.
*info: 241 no-driver nets excluded.
*info: 91 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.635 TNS Slack -499.676 Density 98.75
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.635|   -0.635|-499.676| -499.676|    98.75%|   0:00:00.0| 1679.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_13_/D   |
|  -0.635|   -0.635|-498.998| -498.998|    98.74%|   0:00:01.0| 1679.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_13_/D   |
|  -0.635|   -0.635|-498.848| -498.848|    98.74%|   0:00:01.0| 1679.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_18_/D   |
|  -0.635|   -0.635|-498.828| -498.828|    98.74%|   0:00:02.0| 1679.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_16_/D   |
|  -0.635|   -0.635|-498.715| -498.715|    98.74%|   0:00:01.0| 1679.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_13_/D   |
|  -0.635|   -0.635|-498.556| -498.556|    98.74%|   0:00:00.0| 1679.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_12_/D   |
|  -0.635|   -0.635|-498.568| -498.568|    98.74%|   0:00:01.0| 1679.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_9_/D    |
|  -0.635|   -0.635|-498.566| -498.566|    98.74%|   0:00:01.0| 1679.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_9_/D    |
|  -0.635|   -0.635|-498.391| -498.391|    98.74%|   0:00:00.0| 1679.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_8_/D    |
|  -0.635|   -0.635|-498.137| -498.137|    98.74%|   0:00:01.0| 1679.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_6_/D    |
|  -0.635|   -0.635|-497.964| -497.964|    98.74%|   0:00:00.0| 1679.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
|  -0.635|   -0.635|-497.891| -497.891|    98.74%|   0:00:01.0| 1679.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_6_/D    |
|  -0.635|   -0.635|-497.885| -497.885|    98.74%|   0:00:00.0| 1679.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -0.635|   -0.635|-497.885| -497.885|    98.74%|   0:00:01.0| 1679.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_4_/D    |
|  -0.635|   -0.635|-497.885| -497.885|    98.74%|   0:00:01.0| 1679.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_2_/D    |
|  -0.635|   -0.635|-497.738| -497.738|    98.74%|   0:00:00.0| 1679.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D    |
|  -0.635|   -0.635|-497.728| -497.728|    98.74%|   0:00:00.0| 1679.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D    |
|  -0.635|   -0.635|-497.725| -497.725|    98.74%|   0:00:00.0| 1679.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D    |
|  -0.635|   -0.635|-497.723| -497.723|    98.74%|   0:00:00.0| 1679.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D    |
|  -0.635|   -0.635|-497.723| -497.723|    98.74%|   0:00:00.0| 1679.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_13_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.5 real=0:00:11.0 mem=1679.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.6 real=0:00:11.0 mem=1679.3M) ***
** GigaOpt Optimizer WNS Slack -0.635 TNS Slack -497.723 Density 98.74
*** Starting refinePlace (0:54:56 mem=1695.3M) ***
Total net bbox length = 4.877e+05 (2.208e+05 2.669e+05) (ext = 2.028e+04)
Density distribution unevenness ratio = 0.392%
Density distribution unevenness ratio = 0.390%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1708.3MB
Summary Report:
Instances move: 0 (out of 30375 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.877e+05 (2.208e+05 2.669e+05) (ext = 2.028e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1708.3MB
*** Finished refinePlace (0:54:56 mem=1708.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1708.3M)


Density : 0.9874
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:02.0 mem=1708.3M) ***
** GigaOpt Optimizer WNS Slack -0.635 TNS Slack -497.723 Density 98.74
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 91 constrained nets 
Layer 7 has 319 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:15.3 real=0:00:15.0 mem=1708.3M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in WNS mode
Info: 91 nets with fixed/cover wires excluded.
Info: 91 clock nets excluded from IPO operation.
*info: 91 clock nets excluded
*info: 2 special nets excluded.
*info: 241 no-driver nets excluded.
*info: 91 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.635 TNS Slack -497.723 Density 98.74
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.635|   -0.635|-497.723| -497.723|    98.74%|   0:00:00.0| 1682.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_13_/D   |
|  -0.627|   -0.627|-496.386| -496.386|    98.73%|   0:00:00.0| 1682.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_15_/D   |
|  -0.623|   -0.623|-496.393| -496.393|    98.73%|   0:00:01.0| 1682.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_12_/D   |
|  -0.619|   -0.619|-496.102| -496.102|    98.73%|   0:00:01.0| 1682.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_12_/D   |
|  -0.617|   -0.617|-495.848| -495.848|    98.73%|   0:00:02.0| 1682.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_13_/D   |
|  -0.617|   -0.617|-495.791| -495.791|    98.73%|   0:00:00.0| 1682.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_13_/D   |
|  -0.612|   -0.612|-495.539| -495.539|    98.73%|   0:00:01.0| 1682.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_15_/D   |
|  -0.610|   -0.610|-495.455| -495.455|    98.73%|   0:00:03.0| 1682.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_16_/D   |
|  -0.610|   -0.610|-495.411| -495.411|    98.73%|   0:00:02.0| 1682.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_16_/D   |
|  -0.608|   -0.608|-495.142| -495.142|    98.72%|   0:00:00.0| 1682.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_18_/D   |
|  -0.606|   -0.606|-495.020| -495.020|    98.72%|   0:00:02.0| 1682.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.606|   -0.606|-494.914| -494.914|    98.72%|   0:00:00.0| 1682.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.604|   -0.604|-494.876| -494.876|    98.72%|   0:00:01.0| 1682.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_18_/D   |
|  -0.604|   -0.604|-494.694| -494.694|    98.72%|   0:00:02.0| 1682.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_18_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.7 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 0.0M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { 0.000 } { 0.056 } { 0 } { 5110 } } } }

_______________________________________________________________________
skewClock sized 0 and inserted 31 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.446|   -0.446|-378.465| -381.197|    98.71%|   0:00:21.0| 1719.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
|  -0.438|   -0.438|-378.285| -381.017|    98.71%|   0:00:00.0| 1719.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
|  -0.438|   -0.438|-377.401| -380.133|    98.71%|   0:00:02.0| 1719.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
|  -0.438|   -0.438|-377.246| -379.978|    98.71%|   0:00:01.0| 1719.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
|  -0.438|   -0.438|-377.208| -379.940|    98.71%|   0:00:00.0| 1719.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 26 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.331|   -0.331|-352.192| -371.887|    98.70%|   0:00:09.0| 1737.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_14_/D   |
|  -0.331|   -0.331|-352.142| -371.837|    98.70%|   0:00:02.0| 1737.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_14_/D   |
|  -0.331|   -0.331|-352.142| -371.838|    98.70%|   0:00:00.0| 1737.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_14_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:50.0 real=0:00:50.0 mem=1737.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.302|   -0.331| -19.695| -371.838|    98.70%|   0:00:00.0| 1737.5M|   WC_VIEW|  default| sum_out[1]                                         |
|  -0.298|   -0.331| -19.692| -371.834|    98.70%|   0:00:01.0| 1737.5M|   WC_VIEW|  default| sum_out[1]                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=1737.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:50.2 real=0:00:51.0 mem=1737.5M) ***
** GigaOpt Optimizer WNS Slack -0.331 TNS Slack -371.834 Density 98.70
*** Starting refinePlace (0:55:53 mem=1753.5M) ***
Total net bbox length = 4.891e+05 (2.216e+05 2.675e+05) (ext = 2.028e+04)
Density distribution unevenness ratio = 0.435%
Density distribution unevenness ratio = 2.178%
Move report: Timing Driven Placement moves 51313 insts, mean move: 5.02 um, max move: 88.60 um
	Max move on inst (FE_USKC4218_CTS_200): (194.00, 238.60) --> (248.40, 204.40)
	Runtime: CPU: 0:00:16.8 REAL: 0:00:17.0 MEM: 1779.4MB
Density distribution unevenness ratio = 2.185%
Move report: Detail placement moves 47962 insts, mean move: 2.48 um, max move: 48.80 um
	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_3159_0): (216.20, 262.00) --> (225.40, 222.40)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1779.4MB
Summary Report:
Instances move: 30179 (out of 30414 movable)
Mean displacement: 5.42 um
Max displacement: 89.80 um (Instance: FE_USKC4218_CTS_200) (194, 238.6) -> (249.6, 204.4)
	Length: 16 sites, height: 1 rows, site name: core, cell type: CKBD8
Total net bbox length = 5.264e+05 (2.522e+05 2.742e+05) (ext = 2.104e+04)
Runtime: CPU: 0:00:18.4 REAL: 0:00:18.0 MEM: 1779.4MB
*** Finished refinePlace (0:56:11 mem=1779.4M) ***
Finished re-routing un-routed nets (0:00:00.2 1779.4M)


Density : 0.9891
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:20.6 real=0:00:20.0 mem=1779.4M) ***
** GigaOpt Optimizer WNS Slack -0.605 TNS Slack -437.009 Density 98.91
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.605|   -0.605|-417.175| -437.009|    98.91%|   0:00:00.0| 1779.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
|  -0.586|   -0.586|-416.461| -436.295|    98.91%|   0:00:00.0| 1779.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
|  -0.580|   -0.580|-416.411| -436.245|    98.91%|   0:00:00.0| 1779.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
|  -0.556|   -0.556|-416.027| -435.861|    98.91%|   0:00:00.0| 1779.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
|  -0.542|   -0.542|-412.754| -432.588|    98.91%|   0:00:00.0| 1779.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
|  -0.532|   -0.532|-412.145| -431.979|    98.91%|   0:00:01.0| 1779.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_10_/D   |
|  -0.532|   -0.532|-412.093| -431.927|    98.91%|   0:00:01.0| 1779.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
|  -0.524|   -0.524|-412.085| -431.919|    98.91%|   0:00:00.0| 1779.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
|  -0.513|   -0.513|-411.921| -431.755|    98.91%|   0:00:00.0| 1779.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
|  -0.513|   -0.513|-411.367| -431.201|    98.91%|   0:00:01.0| 1779.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
|  -0.506|   -0.506|-411.195| -431.028|    98.91%|   0:00:01.0| 1779.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
|  -0.506|   -0.506|-411.026| -430.860|    98.91%|   0:00:01.0| 1779.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
|  -0.506|   -0.506|-410.810| -430.643|    98.91%|   0:00:00.0| 1779.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
|  -0.506|   -0.506|-410.805| -430.639|    98.91%|   0:00:01.0| 1779.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 28 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.415|   -0.486|-404.948| -430.789|    98.91%|   0:00:07.0| 1770.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.415|   -0.486|-404.523| -430.365|    98.90%|   0:00:03.0| 1770.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.415|   -0.486|-404.470| -430.311|    98.90%|   0:00:00.0| 1770.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.415|   -0.486|-404.461| -430.302|    98.90%|   0:00:01.0| 1770.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.415|   -0.486|-404.408| -430.249|    98.90%|   0:00:00.0| 1770.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 21 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.384|   -0.516|-392.662| -424.241|    98.90%|   0:00:07.0| 1762.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.378|   -0.516|-392.647| -424.226|    98.90%|   0:00:00.0| 1762.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.378|   -0.516|-391.961| -423.539|    98.90%|   0:00:01.0| 1762.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.378|   -0.515|-391.961| -423.540|    98.90%|   0:00:00.0| 1762.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:25.0 real=0:00:25.0 mem=1762.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.515|   -0.515| -31.579| -423.540|    98.90%|   0:00:00.0| 1762.8M|   WC_VIEW|  default| sum_out[19]                                        |
|  -0.497|   -0.497| -31.560| -423.521|    98.90%|   0:00:00.0| 1762.8M|   WC_VIEW|  default| sum_out[19]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1762.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:25.3 real=0:00:25.0 mem=1762.8M) ***
** GigaOpt Optimizer WNS Slack -0.497 TNS Slack -423.521 Density 98.90
*** Starting refinePlace (0:56:39 mem=1762.8M) ***
Total net bbox length = 5.288e+05 (2.530e+05 2.758e+05) (ext = 2.104e+04)
Density distribution unevenness ratio = 0.715%
Density distribution unevenness ratio = 2.175%
Move report: Timing Driven Placement moves 50309 insts, mean move: 3.26 um, max move: 90.20 um
	Max move on inst (ofifo_inst/col_idx_3__fifo_instance/FE_USKC4289_CTS_4): (304.20, 211.60) --> (257.20, 254.80)
	Runtime: CPU: 0:00:11.8 REAL: 0:00:12.0 MEM: 1793.6MB
**ERROR: (IMPSP-2002):	Density too high (99.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.641e+05 (2.229e+05 2.412e+05) (ext = 2.114e+04)
Runtime: CPU: 0:00:11.9 REAL: 0:00:12.0 MEM: 1793.6MB
*** Finished refinePlace (0:56:51 mem=1793.6M) ***
Finished re-routing un-routed nets (0:00:00.1 1793.6M)


Density : 0.9904
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:13.7 real=0:00:14.0 mem=1793.6M) ***
** GigaOpt Optimizer WNS Slack -0.497 TNS Slack -376.021 Density 99.04
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 197 constrained nets 
Layer 7 has 313 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:51 real=0:01:52 mem=1793.6M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 91 nets with fixed/cover wires excluded.
Info: 197 clock nets excluded from IPO operation.
*info: 197 clock nets excluded
*info: 2 special nets excluded.
*info: 241 no-driver nets excluded.
*info: 91 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.497 TNS Slack -376.021 Density 99.04
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.367|   -0.497|-344.443| -376.021|    99.04%|   0:00:00.0| 1745.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_25_/D                                           |
|  -0.342|   -0.497|-355.135| -386.713|    99.02%|   0:00:06.0| 1765.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_12_/D   |
|  -0.342|   -0.497|-363.724| -395.302|    98.96%|   0:00:10.0| 1765.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_0_/D                                            |
|  -0.342|   -0.497|-363.676| -395.254|    98.96%|   0:00:01.0| 1765.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_0_/D                                            |
|  -0.342|   -0.497|-362.342| -393.920|    98.88%|   0:00:04.0| 1765.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_18_/D                                           |
|  -0.342|   -0.497|-362.246| -393.824|    98.88%|   0:00:00.0| 1765.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_18_/D                                           |
|  -0.342|   -0.497|-362.153| -393.731|    98.87%|   0:00:00.0| 1765.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_18_/D                                           |
|  -0.342|   -0.497|-359.299| -390.877|    98.83%|   0:00:04.0| 1765.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_42_/D                                           |
|  -0.342|   -0.497|-358.473| -390.051|    98.83%|   0:00:00.0| 1765.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_31_/D                                           |
|  -0.342|   -0.497|-357.089| -388.667|    98.83%|   0:00:01.0| 1765.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_31_/D                                           |
|  -0.342|   -0.497|-357.072| -388.650|    98.83%|   0:00:00.0| 1765.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_31_/D                                           |
|  -0.342|   -0.497|-355.837| -387.415|    98.82%|   0:00:04.0| 1765.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_59_/D                                           |
|  -0.342|   -0.497|-355.813| -387.391|    98.82%|   0:00:00.0| 1765.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_59_/D                                           |
|  -0.342|   -0.497|-353.604| -385.182|    98.80%|   0:00:04.0| 1765.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_24_/D                                           |
|  -0.342|   -0.497|-353.475| -385.053|    98.80%|   0:00:00.0| 1765.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_24_/D                                           |
|  -0.342|   -0.497|-353.246| -384.824|    98.80%|   0:00:01.0| 1765.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_24_/D                                           |
|  -0.342|   -0.497|-351.963| -383.541|    98.77%|   0:00:05.0| 1745.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D   |
|  -0.342|   -0.497|-351.897| -383.475|    98.77%|   0:00:00.0| 1745.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D   |
|  -0.342|   -0.497|-351.790| -383.368|    98.77%|   0:00:00.0| 1745.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D   |
|  -0.342|   -0.497|-350.598| -382.176|    98.74%|   0:00:04.0| 1765.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_34_/D                                         |
|  -0.342|   -0.497|-350.149| -381.727|    98.74%|   0:00:00.0| 1765.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_34_/D                                         |
|  -0.342|   -0.497|-349.991| -381.569|    98.73%|   0:00:00.0| 1765.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_34_/D                                         |
|  -0.342|   -0.497|-349.932| -381.510|    98.73%|   0:00:00.0| 1765.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_34_/D                                         |
|  -0.342|   -0.497|-348.538| -380.116|    98.72%|   0:00:03.0| 1765.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_36_/D                                         |
|  -0.342|   -0.497|-348.500| -380.078|    98.71%|   0:00:00.0| 1765.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_36_/D                                         |
|  -0.343|   -0.497|-347.471| -379.049|    98.70%|   0:00:03.0| 1765.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_13_/D                                         |
|  -0.343|   -0.497|-347.222| -378.800|    98.68%|   0:00:03.0| 1765.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_12_/D   |
|  -0.343|   -0.497|-347.025| -378.603|    98.68%|   0:00:01.0| 1765.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_12_/D   |
|  -0.343|   -0.497|-346.910| -378.488|    98.67%|   0:00:01.0| 1765.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_9_/D    |
|  -0.343|   -0.497|-346.577| -378.155|    98.67%|   0:00:01.0| 1765.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_2_/D                                          |
|  -0.343|   -0.497|-346.449| -378.027|    98.67%|   0:00:00.0| 1765.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_2_/D                                          |
|  -0.343|   -0.497|-346.425| -378.003|    98.65%|   0:00:05.0| 1765.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_61_/D                                         |
|  -0.343|   -0.497|-346.242| -377.820|    98.64%|   0:00:01.0| 1765.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_10_/D   |
|  -0.343|   -0.497|-346.239| -377.817|    98.64%|   0:00:00.0| 1765.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_10_/D   |
|  -0.343|   -0.497|-345.970| -377.548|    98.64%|   0:00:01.0| 1765.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_54_/D                                         |
|  -0.343|   -0.497|-345.906| -377.484|    98.64%|   0:00:00.0| 1765.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_54_/D                                         |
|  -0.343|   -0.497|-345.832| -377.410|    98.64%|   0:00:00.0| 1765.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_54_/D                                         |
|  -0.343|   -0.497|-345.829| -377.407|    98.65%|   0:00:01.0| 1765.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_7_/D    |
|  -0.343|   -0.497|-345.716| -377.294|    98.65%|   0:00:02.0| 1765.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_6_/D    |
|  -0.343|   -0.497|-345.644| -377.222|    98.65%|   0:00:00.0| 1765.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_6_/D    |
|  -0.343|   -0.497|-345.500| -377.078|    98.65%|   0:00:01.0| 1765.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_7_/D    |
|  -0.343|   -0.497|-345.086| -376.664|    98.65%|   0:00:01.0| 1765.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_7_/D    |
|  -0.343|   -0.497|-344.642| -376.220|    98.65%|   0:00:01.0| 1765.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_6_/D    |
|  -0.343|   -0.497|-344.634| -376.212|    98.64%|   0:00:01.0| 1765.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_6_/D    |
|  -0.343|   -0.497|-344.467| -376.045|    98.64%|   0:00:02.0| 1745.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
|  -0.343|   -0.497|-344.263| -375.841|    98.64%|   0:00:02.0| 1745.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -0.343|   -0.497|-344.190| -375.768|    98.64%|   0:00:03.0| 1765.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -0.343|   -0.497|-344.096| -375.674|    98.64%|   0:00:03.0| 1765.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_18_/D   |
|  -0.343|   -0.497|-344.093| -375.671|    98.64%|   0:00:00.0| 1765.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_18_/D   |
|  -0.343|   -0.497|-344.009| -375.587|    98.64%|   0:00:03.0| 1765.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_5_/D    |
|  -0.343|   -0.497|-344.011| -375.589|    98.64%|   0:00:01.0| 1765.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:24 real=0:01:24 mem=1765.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:24 real=0:01:24 mem=1765.0M) ***
** GigaOpt Optimizer WNS Slack -0.497 TNS Slack -375.589 Density 98.64
*** Starting refinePlace (0:58:22 mem=1781.0M) ***
Total net bbox length = 4.665e+05 (2.229e+05 2.436e+05) (ext = 2.116e+04)
Density distribution unevenness ratio = 2.230%
Density distribution unevenness ratio = 2.621%
Move report: Timing Driven Placement moves 48898 insts, mean move: 2.50 um, max move: 67.40 um
	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1130): (417.00, 238.60) --> (369.40, 218.80)
	Runtime: CPU: 0:00:12.4 REAL: 0:00:12.0 MEM: 1790.0MB
Density distribution unevenness ratio = 2.628%
Move report: Detail placement moves 47801 insts, mean move: 2.99 um, max move: 53.20 um
	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10714_0): (218.80, 262.00) --> (227.00, 307.00)
	Runtime: CPU: 0:00:04.1 REAL: 0:00:04.0 MEM: 1790.0MB
Summary Report:
Instances move: 29911 (out of 30444 movable)
Mean displacement: 4.05 um
Max displacement: 66.80 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1130) (417, 238.6) -> (370, 218.8)
	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
Total net bbox length = 4.947e+05 (2.185e+05 2.761e+05) (ext = 2.069e+04)
Runtime: CPU: 0:00:16.6 REAL: 0:00:16.0 MEM: 1790.0MB
*** Finished refinePlace (0:58:39 mem=1790.0M) ***
Finished re-routing un-routed nets (0:00:00.2 1790.0M)


Density : 0.9864
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:19.0 real=0:00:19.0 mem=1790.0M) ***
** GigaOpt Optimizer WNS Slack -0.518 TNS Slack -438.279 Density 98.64
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.518|   -0.518|-406.694| -438.279|    98.64%|   0:00:00.0| 1790.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -0.496|   -0.497|-405.306| -436.890|    98.64%|   0:00:00.0| 1790.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -0.476|   -0.497|-404.188| -435.772|    98.64%|   0:00:00.0| 1790.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -0.468|   -0.497|-403.615| -435.199|    98.64%|   0:00:00.0| 1790.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -0.463|   -0.497|-403.263| -434.848|    98.64%|   0:00:00.0| 1790.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_17_/D   |
|  -0.455|   -0.497|-402.821| -434.405|    98.64%|   0:00:00.0| 1790.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
|  -0.451|   -0.497|-401.891| -433.475|    98.63%|   0:00:01.0| 1790.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -0.446|   -0.497|-401.455| -433.039|    98.63%|   0:00:00.0| 1790.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -0.446|   -0.497|-401.320| -432.904|    98.63%|   0:00:00.0| 1790.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -0.446|   -0.497|-401.320| -432.904|    98.63%|   0:00:00.0| 1790.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:01.0 mem=1790.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.6 real=0:00:01.0 mem=1790.0M) ***
** GigaOpt Optimizer WNS Slack -0.497 TNS Slack -432.904 Density 98.63
*** Starting refinePlace (0:58:44 mem=1790.0M) ***
Total net bbox length = 4.946e+05 (2.186e+05 2.761e+05) (ext = 2.069e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1790.0MB
Summary Report:
Instances move: 0 (out of 30441 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.946e+05 (2.186e+05 2.761e+05) (ext = 2.069e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1790.0MB
*** Finished refinePlace (0:58:44 mem=1790.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1790.0M)


Density : 0.9864
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1790.0M) ***
** GigaOpt Optimizer WNS Slack -0.497 TNS Slack -432.904 Density 98.64
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 197 constrained nets 
Layer 7 has 322 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:47 real=0:01:47 mem=1790.0M) ***

End: GigaOpt Optimization in TNS mode
Info: 91 nets with fixed/cover wires excluded.
Info: 197 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16028 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 91  numPreroutedWires = 15280
[NR-eagl] Read numTotalNets=32460  numIgnoredNets=91
[NR-eagl] There are 106 clock nets ( 106 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 32263 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] Rule id 1. Nets 106 
[NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 322 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.01% V. EstWL: 3.528180e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 106 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.12% V. EstWL: 5.184000e+02um
[NR-eagl] 
[NR-eagl] Layer group 3: route 31941 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.01% H + 0.26% V. EstWL: 5.057946e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 1.260000e+01um, number of vias: 107416
[NR-eagl] Layer2(M2)(V) length: 1.587713e+05um, number of vias: 142744
[NR-eagl] Layer3(M3)(H) length: 1.902412e+05um, number of vias: 22056
[NR-eagl] Layer4(M4)(V) length: 8.894889e+04um, number of vias: 11632
[NR-eagl] Layer5(M5)(H) length: 5.730088e+04um, number of vias: 7796
[NR-eagl] Layer6(M6)(V) length: 5.444087e+04um, number of vias: 3732
[NR-eagl] Layer7(M7)(H) length: 1.892040e+04um, number of vias: 4340
[NR-eagl] Layer8(M8)(V) length: 1.878100e+04um, number of vias: 0
[NR-eagl] Total length: 5.874172e+05um, number of vias: 299716
[NR-eagl] End Peak syMemory usage = 1596.7 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.56 seconds
Extraction called for design 'core' of instances=51884 and nets=32701 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1591.465M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1682.43 CPU=0:00:03.5 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.9  real=0:00:05.0  mem= 1682.4M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 91 nets with fixed/cover wires excluded.
Info: 197 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.50 |          0|          0|          0|  98.64  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.50 |          0|          0|          0|  98.64  |   0:00:00.0|    1758.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 197 constrained nets 
Layer 7 has 265 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1758.7M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.451 -> -0.473 (bump = 0.022)
Begin: GigaOpt postEco optimization
Info: 91 nets with fixed/cover wires excluded.
Info: 197 clock nets excluded from IPO operation.
*info: 197 clock nets excluded
*info: 2 special nets excluded.
*info: 241 no-driver nets excluded.
*info: 91 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.500 TNS Slack -440.041 Density 98.64
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.471|   -0.500|-409.224| -440.041|    98.64%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_17_/D   |
|  -0.463|   -0.500|-408.118| -438.935|    98.64%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -0.460|   -0.500|-407.465| -438.282|    98.64%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_17_/D   |
|  -0.452|   -0.500|-406.702| -437.519|    98.64%|   0:00:01.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_17_/D   |
|  -0.449|   -0.500|-405.187| -436.004|    98.63%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_17_/D   |
|  -0.438|   -0.500|-404.271| -435.088|    98.63%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_16_/D   |
|  -0.437|   -0.500|-403.200| -434.017|    98.63%|   0:00:01.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -0.435|   -0.500|-402.792| -433.609|    98.63%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -0.431|   -0.500|-400.070| -430.887|    98.63%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -0.431|   -0.500|-399.409| -430.226|    98.63%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -0.431|   -0.500|-399.409| -430.226|    98.63%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:02.0 mem=1774.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.500|   -0.500| -30.817| -430.226|    98.63%|   0:00:00.0| 1774.0M|   WC_VIEW|  default| sum_out[19]                                        |
|  -0.500|   -0.500| -30.817| -430.226|    98.63%|   0:00:00.0| 1774.0M|   WC_VIEW|  default| sum_out[19]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1774.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.7 real=0:00:02.0 mem=1774.0M) ***
** GigaOpt Optimizer WNS Slack -0.500 TNS Slack -430.226 Density 98.63
*** Starting refinePlace (0:59:04 mem=1774.0M) ***
Total net bbox length = 4.943e+05 (2.186e+05 2.757e+05) (ext = 2.069e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1774.0MB
Summary Report:
Instances move: 0 (out of 30438 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.943e+05 (2.186e+05 2.757e+05) (ext = 2.069e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1774.0MB
*** Finished refinePlace (0:59:05 mem=1774.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1774.0M)


Density : 0.9863
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1774.0M) ***
** GigaOpt Optimizer WNS Slack -0.500 TNS Slack -430.226 Density 98.63
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 197 constrained nets 
Layer 7 has 265 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:04.4 real=0:00:05.0 mem=1774.0M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.451 -> -0.438 (bump = -0.013)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -432.804 -> -430.126
Begin: GigaOpt TNS recovery
Info: 91 nets with fixed/cover wires excluded.
Info: 197 clock nets excluded from IPO operation.
*info: 197 clock nets excluded
*info: 2 special nets excluded.
*info: 241 no-driver nets excluded.
*info: 91 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.500 TNS Slack -430.226 Density 98.63
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.431|   -0.500|-399.409| -430.226|    98.63%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -0.420|   -0.500|-397.438| -428.255|    98.63%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -0.420|   -0.500|-396.009| -426.826|    98.63%|   0:00:01.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -0.420|   -0.500|-394.093| -424.910|    98.63%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_10_/D   |
|  -0.420|   -0.500|-393.592| -424.409|    98.63%|   0:00:01.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_17_/D   |
|  -0.420|   -0.500|-393.120| -423.937|    98.63%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_12_/D   |
|  -0.420|   -0.500|-392.444| -423.262|    98.63%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_12_/D   |
|  -0.420|   -0.500|-392.261| -423.078|    98.63%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_16_/D   |
|  -0.420|   -0.500|-392.006| -422.823|    98.62%|   0:00:01.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.420|   -0.500|-391.988| -422.805|    98.62%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.420|   -0.500|-391.196| -422.013|    98.62%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -0.420|   -0.500|-391.042| -421.859|    98.62%|   0:00:01.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_10_/D   |
|  -0.420|   -0.500|-390.738| -421.556|    98.62%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_10_/D   |
|  -0.420|   -0.500|-390.726| -421.543|    98.62%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_10_/D   |
|  -0.420|   -0.500|-390.695| -421.512|    98.62%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_10_/D   |
|  -0.420|   -0.500|-389.436| -420.254|    98.62%|   0:00:01.0| 1774.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_38_/D                                           |
|  -0.420|   -0.500|-389.257| -420.074|    98.62%|   0:00:01.0| 1774.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_42_/D                                           |
|  -0.420|   -0.500|-389.195| -420.012|    98.62%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_10_/D                                           |
|  -0.420|   -0.500|-389.104| -419.921|    98.62%|   0:00:01.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
|  -0.420|   -0.500|-388.791| -419.608|    98.62%|   0:00:02.0| 1774.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_38_/D                                           |
|  -0.420|   -0.500|-387.159| -417.977|    98.62%|   0:00:01.0| 1774.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_13_/D                                           |
|  -0.420|   -0.500|-387.142| -417.959|    98.62%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_13_/D                                           |
|  -0.420|   -0.500|-386.978| -417.795|    98.62%|   0:00:01.0| 1774.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_13_/D                                         |
|  -0.420|   -0.500|-386.959| -417.776|    98.62%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_13_/D                                         |
|  -0.420|   -0.500|-386.762| -417.579|    98.63%|   0:00:01.0| 1774.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_34_/D                                           |
|  -0.420|   -0.500|-386.655| -417.472|    98.63%|   0:00:01.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.420|   -0.500|-386.636| -417.453|    98.63%|   0:00:01.0| 1774.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_60_/D                                         |
|  -0.420|   -0.500|-382.491| -413.308|    98.63%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_29_/D                                         |
|  -0.420|   -0.500|-382.258| -413.075|    98.63%|   0:00:01.0| 1774.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_5_/D                                          |
|  -0.420|   -0.500|-382.169| -412.987|    98.63%|   0:00:01.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_9_/D    |
|  -0.420|   -0.500|-382.131| -412.948|    98.63%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_50_/D                                         |
|  -0.420|   -0.500|-382.088| -412.905|    98.63%|   0:00:01.0| 1774.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_39_/D                                         |
|  -0.420|   -0.500|-382.061| -412.878|    98.63%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_14_/D                                         |
|  -0.420|   -0.500|-382.037| -412.854|    98.63%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_9_/D    |
|  -0.420|   -0.500|-381.952| -412.769|    98.63%|   0:00:01.0| 1774.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_8_/D                                          |
|  -0.420|   -0.500|-381.881| -412.698|    98.63%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_9_/D    |
|  -0.420|   -0.500|-381.797| -412.614|    98.63%|   0:00:01.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_8_/D    |
|  -0.420|   -0.500|-381.777| -412.594|    98.63%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_7_/D    |
|  -0.420|   -0.500|-381.743| -412.560|    98.63%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_7_/D    |
|  -0.420|   -0.500|-381.723| -412.540|    98.63%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_7_/D    |
|  -0.420|   -0.500|-381.690| -412.508|    98.63%|   0:00:01.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_7_/D    |
|  -0.420|   -0.500|-381.659| -412.476|    98.63%|   0:00:00.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_14_/D   |
|  -0.420|   -0.500|-381.652| -412.469|    98.63%|   0:00:01.0| 1774.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_4_/D    |
|  -0.420|   -0.500|-381.652| -412.469|    98.63%|   0:00:00.0| 1772.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:21.5 real=0:00:21.0 mem=1772.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.500|   -0.500| -30.817| -412.469|    98.63%|   0:00:00.0| 1772.0M|   WC_VIEW|  default| sum_out[19]                                        |
|  -0.500|   -0.500| -30.405| -412.057|    98.64%|   0:00:01.0| 1772.0M|   WC_VIEW|  default| sum_out[34]                                        |
|  -0.500|   -0.500| -30.319| -411.970|    98.64%|   0:00:00.0| 1772.0M|   WC_VIEW|  default| sum_out[13]                                        |
|  -0.500|   -0.500| -30.200| -411.852|    98.64%|   0:00:00.0| 1772.0M|   WC_VIEW|  default| sum_out[64]                                        |
|  -0.500|   -0.500| -30.176| -411.827|    98.64%|   0:00:00.0| 1772.0M|   WC_VIEW|  default| sum_out[43]                                        |
|  -0.500|   -0.500| -30.133| -411.784|    98.64%|   0:00:00.0| 1772.0M|   WC_VIEW|  default| sum_out[12]                                        |
|  -0.500|   -0.500| -29.937| -411.589|    98.64%|   0:00:00.0| 1772.0M|   WC_VIEW|  default| sum_out[82]                                        |
|  -0.500|   -0.500| -29.917| -411.569|    98.64%|   0:00:00.0| 1772.0M|   WC_VIEW|  default| sum_out[82]                                        |
|  -0.500|   -0.500| -29.846| -411.497|    98.65%|   0:00:00.0| 1772.0M|   WC_VIEW|  default| sum_out[122]                                       |
|  -0.500|   -0.500| -29.766| -411.418|    98.65%|   0:00:00.0| 1772.0M|   WC_VIEW|  default| sum_out[86]                                        |
|  -0.500|   -0.500| -29.766| -411.418|    98.65%|   0:00:00.0| 1772.0M|   WC_VIEW|  default| sum_out[19]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1772.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:22.4 real=0:00:22.0 mem=1772.0M) ***
** GigaOpt Optimizer WNS Slack -0.500 TNS Slack -411.418 Density 98.65
*** Starting refinePlace (0:59:32 mem=1772.0M) ***
Total net bbox length = 4.945e+05 (2.188e+05 2.758e+05) (ext = 2.072e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1772.0MB
Summary Report:
Instances move: 0 (out of 30429 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.945e+05 (2.188e+05 2.758e+05) (ext = 2.072e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1772.0MB
*** Finished refinePlace (0:59:32 mem=1772.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1772.0M)


Density : 0.9865
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1772.0M) ***
** GigaOpt Optimizer WNS Slack -0.500 TNS Slack -411.418 Density 98.65
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 197 constrained nets 
Layer 7 has 265 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:24.0 real=0:00:24.0 mem=1772.0M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.222%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 91 nets with fixed/cover wires excluded.
Info: 197 clock nets excluded from IPO operation.
*info: 197 clock nets excluded
*info: 2 special nets excluded.
*info: 241 no-driver nets excluded.
*info: 91 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.500 TNS Slack -411.418 Density 98.65
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.420|   -0.500|-381.652| -411.418|    98.65%|   0:00:00.0| 1772.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -0.420|   -0.500|-381.652| -411.418|    98.65%|   0:00:01.0| 1772.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_9_/D    |
|  -0.420|   -0.500|-381.571| -411.337|    98.65%|   0:00:00.0| 1772.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_8_/D                                            |
|  -0.420|   -0.500|-381.571| -411.337|    98.65%|   0:00:01.0| 1772.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_60_/D                                         |
|  -0.420|   -0.500|-381.520| -411.287|    98.65%|   0:00:00.0| 1772.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_11_/D   |
|  -0.420|   -0.500|-381.520| -411.287|    98.65%|   0:00:00.0| 1772.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.4 real=0:00:02.0 mem=1772.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.500|   -0.500| -29.766| -411.287|    98.65%|   0:00:00.0| 1772.0M|   WC_VIEW|  default| sum_out[19]                                        |
|  -0.500|   -0.500| -29.766| -411.287|    98.65%|   0:00:00.0| 1772.0M|   WC_VIEW|  default| sum_out[12]                                        |
|  -0.500|   -0.500| -29.766| -411.287|    98.65%|   0:00:00.0| 1772.0M|   WC_VIEW|  default| sum_out[19]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1772.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.6 real=0:00:02.0 mem=1772.0M) ***
** GigaOpt Optimizer WNS Slack -0.500 TNS Slack -411.287 Density 98.65
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 197 constrained nets 
Layer 7 has 265 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:03.0 real=0:00:03.0 mem=1772.0M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:05:11, real = 0:05:11, mem = 1610.1M, totSessionCpu=0:59:39 **
** Profile ** Start :  cpu=0:00:00.0, mem=1610.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1608.1M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1618.2M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1618.2M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.500  | -0.420  | -0.500  |
|           TNS (ns):|-411.288 |-381.522 | -29.766 |
|    Violating Paths:|  2047   |  1895   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.438%
       (98.649% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1618.2M
Info: 91 nets with fixed/cover wires excluded.
Info: 197 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1314.25MB/1314.25MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1314.25MB/1314.25MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1314.25MB/1314.25MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 03:35:36 (2025-Mar-21 10:35:36 GMT)
2025-Mar-21 03:35:36 (2025-Mar-21 10:35:36 GMT): 10%
2025-Mar-21 03:35:36 (2025-Mar-21 10:35:36 GMT): 20%
2025-Mar-21 03:35:36 (2025-Mar-21 10:35:36 GMT): 30%
2025-Mar-21 03:35:36 (2025-Mar-21 10:35:36 GMT): 40%
2025-Mar-21 03:35:36 (2025-Mar-21 10:35:36 GMT): 50%
2025-Mar-21 03:35:36 (2025-Mar-21 10:35:36 GMT): 60%
2025-Mar-21 03:35:36 (2025-Mar-21 10:35:36 GMT): 70%
2025-Mar-21 03:35:36 (2025-Mar-21 10:35:36 GMT): 80%
2025-Mar-21 03:35:36 (2025-Mar-21 10:35:36 GMT): 90%

Finished Levelizing
2025-Mar-21 03:35:36 (2025-Mar-21 10:35:36 GMT)

Starting Activity Propagation
2025-Mar-21 03:35:36 (2025-Mar-21 10:35:36 GMT)
2025-Mar-21 03:35:37 (2025-Mar-21 10:35:37 GMT): 10%
2025-Mar-21 03:35:37 (2025-Mar-21 10:35:37 GMT): 20%

Finished Activity Propagation
2025-Mar-21 03:35:38 (2025-Mar-21 10:35:38 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1314.92MB/1314.92MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 03:35:38 (2025-Mar-21 10:35:38 GMT)
 ... Calculating switching power
2025-Mar-21 03:35:38 (2025-Mar-21 10:35:38 GMT): 10%
2025-Mar-21 03:35:38 (2025-Mar-21 10:35:38 GMT): 20%
2025-Mar-21 03:35:38 (2025-Mar-21 10:35:38 GMT): 30%
2025-Mar-21 03:35:38 (2025-Mar-21 10:35:38 GMT): 40%
2025-Mar-21 03:35:38 (2025-Mar-21 10:35:38 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 03:35:39 (2025-Mar-21 10:35:39 GMT): 60%
2025-Mar-21 03:35:39 (2025-Mar-21 10:35:39 GMT): 70%
2025-Mar-21 03:35:40 (2025-Mar-21 10:35:40 GMT): 80%
2025-Mar-21 03:35:41 (2025-Mar-21 10:35:41 GMT): 90%

Finished Calculating power
2025-Mar-21 03:35:41 (2025-Mar-21 10:35:41 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1314.92MB/1314.92MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1314.92MB/1314.92MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1314.92MB/1314.92MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 03:35:41 (2025-Mar-21 10:35:41 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       80.26604837 	   63.8465%
Total Switching Power:      43.97627016 	   34.9803%
Total Leakage Power:         1.47497208 	    1.1732%
Total Power:               125.71729065
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         40.07       2.982      0.2898       43.34       34.47
Macro                                  0           0      0.1508      0.1508      0.1199
IO                                     0           0           0           0           0
Combinational                      36.11       33.23       1.007       70.35       55.96
Clock (Combinational)              4.084       7.764     0.02765       11.88       9.446
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              80.27       43.98       1.475       125.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      80.27       43.98       1.475       125.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.084       7.764     0.02765       11.88       9.446
-----------------------------------------------------------------------------------------
Total                              4.084       7.764     0.02765       11.88       9.446
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:       FE_USKC4260_CTS_190 (CKBD16): 	     0.154
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1308 (FA1D4): 	 0.0002651
* 		Total Cap: 	2.20803e-10 F
* 		Total instances in design: 51872
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 21354
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1318.10MB/1318.10MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.500  TNS Slack -411.287 Density 98.65
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    98.65%|        -|  -0.500|-411.287|   0:00:00.0| 1767.0M|
|    98.65%|        0|  -0.500|-411.287|   0:00:03.0| 1767.0M|
|    98.65%|        0|  -0.500|-411.287|   0:00:15.0| 1767.0M|
|    98.43%|      225|  -0.500|-401.575|   0:00:24.0| 1759.2M|
|    98.42%|        9|  -0.500|-401.338|   0:00:02.0| 1759.2M|
|    97.81%|     2105|  -0.500|-398.661|   0:00:16.0| 1762.2M|
|    97.79%|       61|  -0.500|-398.590|   0:00:01.0| 1762.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.500  TNS Slack -398.589 Density 97.79
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 197 constrained nets 
Layer 7 has 265 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:01:03) (real = 0:01:03) **
Executing incremental physical updates
*** Starting refinePlace (1:00:50 mem=1727.9M) ***
Total net bbox length = 4.865e+05 (2.186e+05 2.679e+05) (ext = 2.072e+04)
Density distribution unevenness ratio = 1.041%
Density distribution unevenness ratio = 2.249%
Move report: Timing Driven Placement moves 49420 insts, mean move: 2.97 um, max move: 75.20 um
	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_7909_0): (418.40, 308.80) --> (408.00, 244.00)
	Runtime: CPU: 0:00:11.9 REAL: 0:00:12.0 MEM: 1727.9MB
Density distribution unevenness ratio = 2.255%
Move report: Detail placement moves 44646 insts, mean move: 1.59 um, max move: 30.40 um
	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U498): (147.60, 254.80) --> (151.00, 227.80)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1727.9MB
Summary Report:
Instances move: 29451 (out of 30111 movable)
Mean displacement: 3.56 um
Max displacement: 82.40 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_7912_0) (421, 305.2) -> (408.8, 235)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.948e+05 (2.422e+05 2.526e+05) (ext = 2.115e+04)
Runtime: CPU: 0:00:13.8 REAL: 0:00:14.0 MEM: 1727.9MB
*** Finished refinePlace (1:01:04 mem=1727.9M) ***
Checking setup slack degradation ...
Info: 91 nets with fixed/cover wires excluded.
Info: 197 clock nets excluded from IPO operation.
Info: 91 nets with fixed/cover wires excluded.
Info: 197 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.500|   -0.500|-398.589| -398.589|    97.79%|   0:00:00.0| 1762.2M|   WC_VIEW|  default| sum_out[19]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1762.2M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=1762.2M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 197 constrained nets 
Layer 7 has 265 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1407.01MB/1407.01MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1407.01MB/1407.01MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1407.01MB/1407.01MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 03:37:05 (2025-Mar-21 10:37:05 GMT)
2025-Mar-21 03:37:05 (2025-Mar-21 10:37:05 GMT): 10%
2025-Mar-21 03:37:05 (2025-Mar-21 10:37:05 GMT): 20%
2025-Mar-21 03:37:05 (2025-Mar-21 10:37:05 GMT): 30%
2025-Mar-21 03:37:05 (2025-Mar-21 10:37:05 GMT): 40%
2025-Mar-21 03:37:05 (2025-Mar-21 10:37:05 GMT): 50%
2025-Mar-21 03:37:05 (2025-Mar-21 10:37:05 GMT): 60%
2025-Mar-21 03:37:05 (2025-Mar-21 10:37:05 GMT): 70%
2025-Mar-21 03:37:05 (2025-Mar-21 10:37:05 GMT): 80%
2025-Mar-21 03:37:05 (2025-Mar-21 10:37:05 GMT): 90%

Finished Levelizing
2025-Mar-21 03:37:05 (2025-Mar-21 10:37:05 GMT)

Starting Activity Propagation
2025-Mar-21 03:37:05 (2025-Mar-21 10:37:05 GMT)
2025-Mar-21 03:37:05 (2025-Mar-21 10:37:05 GMT): 10%
2025-Mar-21 03:37:05 (2025-Mar-21 10:37:05 GMT): 20%

Finished Activity Propagation
2025-Mar-21 03:37:06 (2025-Mar-21 10:37:06 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1407.43MB/1407.43MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 03:37:06 (2025-Mar-21 10:37:06 GMT)
 ... Calculating switching power
2025-Mar-21 03:37:06 (2025-Mar-21 10:37:06 GMT): 10%
2025-Mar-21 03:37:06 (2025-Mar-21 10:37:06 GMT): 20%
2025-Mar-21 03:37:06 (2025-Mar-21 10:37:06 GMT): 30%
2025-Mar-21 03:37:06 (2025-Mar-21 10:37:06 GMT): 40%
2025-Mar-21 03:37:06 (2025-Mar-21 10:37:06 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 03:37:07 (2025-Mar-21 10:37:07 GMT): 60%
2025-Mar-21 03:37:08 (2025-Mar-21 10:37:08 GMT): 70%
2025-Mar-21 03:37:08 (2025-Mar-21 10:37:08 GMT): 80%
2025-Mar-21 03:37:09 (2025-Mar-21 10:37:09 GMT): 90%

Finished Calculating power
2025-Mar-21 03:37:09 (2025-Mar-21 10:37:09 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1407.43MB/1407.43MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1407.43MB/1407.43MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1407.43MB/1407.43MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 03:37:09 (2025-Mar-21 10:37:09 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       79.69195172 	   64.0804%
Total Switching Power:      43.22936311 	   34.7608%
Total Leakage Power:         1.44116684 	    1.1588%
Total Power:               124.36248177
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         40.09       2.957      0.2898       43.33       34.85
Macro                                  0           0      0.1508      0.1508      0.1212
IO                                     0           0           0           0           0
Combinational                      35.52       32.51       0.973          69       55.48
Clock (Combinational)              4.084       7.764     0.02765       11.88       9.549
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              79.69       43.23       1.441       124.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      79.69       43.23       1.441       124.4         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.084       7.764     0.02765       11.88       9.549
-----------------------------------------------------------------------------------------
Total                              4.084       7.764     0.02765       11.88       9.549
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:       FE_USKC4260_CTS_190 (CKBD16): 	     0.154
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1308 (FA1D4): 	 0.0002651
* 		Total Cap: 	2.16639e-10 F
* 		Total instances in design: 51554
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 21354
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1407.43MB/1407.43MB)

*** Finished Leakage Power Optimization (cpu=0:01:28, real=0:01:28, mem=1610.43M, totSessionCpu=1:01:15).
Extraction called for design 'core' of instances=51554 and nets=32371 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1591.754M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1670.27 CPU=0:00:03.5 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.9  real=0:00:04.0  mem= 1670.3M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1341.93MB/1341.93MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1341.93MB/1341.93MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1341.93MB/1341.93MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-21 03:37:16 (2025-Mar-21 10:37:16 GMT)
2025-Mar-21 03:37:17 (2025-Mar-21 10:37:17 GMT): 10%
2025-Mar-21 03:37:17 (2025-Mar-21 10:37:17 GMT): 20%

Finished Activity Propagation
2025-Mar-21 03:37:18 (2025-Mar-21 10:37:18 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1342.48MB/1342.48MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 03:37:18 (2025-Mar-21 10:37:18 GMT)
 ... Calculating switching power
2025-Mar-21 03:37:18 (2025-Mar-21 10:37:18 GMT): 10%
2025-Mar-21 03:37:18 (2025-Mar-21 10:37:18 GMT): 20%
2025-Mar-21 03:37:18 (2025-Mar-21 10:37:18 GMT): 30%
2025-Mar-21 03:37:18 (2025-Mar-21 10:37:18 GMT): 40%
2025-Mar-21 03:37:18 (2025-Mar-21 10:37:18 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 03:37:19 (2025-Mar-21 10:37:19 GMT): 60%
2025-Mar-21 03:37:19 (2025-Mar-21 10:37:19 GMT): 70%
2025-Mar-21 03:37:20 (2025-Mar-21 10:37:20 GMT): 80%
2025-Mar-21 03:37:20 (2025-Mar-21 10:37:20 GMT): 90%

Finished Calculating power
2025-Mar-21 03:37:21 (2025-Mar-21 10:37:21 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1342.48MB/1342.48MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1342.48MB/1342.48MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1342.48MB/1342.48MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 03:37:21 (2025-Mar-21 10:37:21 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       79.69198709 	   64.0804%
Total Switching Power:      43.22936311 	   34.7608%
Total Leakage Power:         1.44116684 	    1.1588%
Total Power:               124.36251714
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         40.09       2.957      0.2898       43.33       34.85
Macro                                  0           0      0.1508      0.1508      0.1212
IO                                     0           0           0           0           0
Combinational                      35.52       32.51       0.973          69       55.48
Clock (Combinational)              4.084       7.764     0.02765       11.88       9.549
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              79.69       43.23       1.441       124.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      79.69       43.23       1.441       124.4         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.084       7.764     0.02765       11.88       9.549
-----------------------------------------------------------------------------------------
Total                              4.084       7.764     0.02765       11.88       9.549
-----------------------------------------------------------------------------------------
Total leakage power = 1.44117 mW
Cell usage statistics:  
Library tcbn65gpluswc , 51554 cells ( 100.000000%) , 1.44117 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1342.76MB/1342.76MB)


Output file is ./timingReports/core_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:06:59, real = 0:06:58, mem = 1610.4M, totSessionCpu=1:01:27 **
** Profile ** Start :  cpu=0:00:00.0, mem=1610.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1610.4M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1620.4M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1612.4M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1612.4M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.500  | -0.403  | -0.500  |
|           TNS (ns):|-398.402 |-368.569 | -29.833 |
|    Violating Paths:|  2038   |  1886   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.583%
       (97.795% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1612.4M
**optDesign ... cpu = 0:07:01, real = 0:06:59, mem = 1610.4M, totSessionCpu=1:01:28 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
ERROR     IMPSP-2002           1  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 21 warning(s), 1 error(s)

**ccopt_design ... cpu = 0:09:11, real = 0:09:09, mem = 1547.0M, totSessionCpu=1:01:29 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1553.1M, totSessionCpu=1:01:30 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1553.1M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 544
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 544
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:01:31 mem=1553.1M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.6 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:05.0 totSessionCpu=0:00:11.9 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:06.0 real=0:00:06.0 totSessionCpu=0:00:12.0 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [30562 node(s), 51077 edge(s), 1 view(s)] (fixHold) cpu=0:00:07.7 real=0:00:08.0 totSessionCpu=0:00:13.7 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:08.2 real=0:00:09.0 totSessionCpu=1:01:39 mem=1553.1M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1553.1M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1561.1M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1561.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1561.1M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1561.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.500  | -0.403  | -0.500  |
|           TNS (ns):|-398.402 |-368.569 | -29.833 |
|    Violating Paths:|  2038   |  1886   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.074  | -0.074  |  0.000  |
|           TNS (ns):| -4.647  | -4.647  |  0.000  |
|    Violating Paths:|   131   |   131   |    0    |
|          All Paths:|  5110   |  5110   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.583%
       (97.795% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1553.1M, totSessionCpu=1:01:42 **
*info: Run optDesign holdfix with 1 thread.
Info: 91 nets with fixed/cover wires excluded.
Info: 197 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:12.0 real=0:00:13.0 totSessionCpu=1:01:43 mem=1778.1M density=97.795% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0736
      TNS :      -4.6456
      #VP :          131
  Density :      97.795%
------------------------------------------------------------------------------------------
 cpu=0:00:12.4 real=0:00:13.0 totSessionCpu=1:01:43 mem=1778.1M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0736
      TNS :      -4.6456
      #VP :          131
  Density :      97.795%
------------------------------------------------------------------------------------------
 cpu=0:00:12.5 real=0:00:13.0 totSessionCpu=1:01:44 mem=1778.1M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:12.7 real=0:00:13.0 totSessionCpu=1:01:44 mem=1778.1M density=97.795% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 724 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post CTS Hold Fixing (cpu=0:00:12.8 real=0:00:14.0 totSessionCpu=1:01:44 mem=1778.1M density=97.795%) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1604.4M, totSessionCpu=1:01:44 **
** Profile ** Start :  cpu=0:00:00.0, mem=1604.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1604.4M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.8 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.3  real=0:00:05.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:00:19.3 mem=0.0M)
** Profile ** Overall slacks :  cpu=-1:0-1:0-4.-6, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:06.3, mem=1614.4M
** Profile ** Total reports :  cpu=0:00:01.2, mem=1606.4M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1606.4M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.500  | -0.403  | -0.500  |
|           TNS (ns):|-398.402 |-368.569 | -29.833 |
|    Violating Paths:|  2038   |  1886   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.074  | -0.074  |  0.000  |
|           TNS (ns):| -4.647  | -4.647  |  0.000  |
|    Violating Paths:|   131   |   131   |    0    |
|          All Paths:|  5110   |  5110   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.583%
       (97.795% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1606.4M
**optDesign ... cpu = 0:00:22, real = 0:00:24, mem = 1604.4M, totSessionCpu=1:01:52 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.20797 in cts.enc.dat/scheduling_file.cts
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1604.4M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat.tmp/core.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1270.14 (MB), peak = 1431.36 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1548.2M, init mem=1548.2M)
*info: Placed = 51554          (Fixed = 89)
*info: Unplaced = 0           
Placement Density:97.79%(168993/172804)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1548.2M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (91) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1548.2M) ***
#Start route 197 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Mar 21 03:37:53 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory2_reg_82_ connects to NET CTS_198 at location ( 269.900 230.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory1_reg_82_ connects to NET CTS_198 at location ( 267.300 235.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_ connects to NET CTS_198 at location ( 277.500 237.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q5_reg_4_ connects to NET CTS_198 at location ( 276.900 239.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q4_reg_4_ connects to NET CTS_198 at location ( 273.500 241.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_ connects to NET CTS_198 at location ( 273.100 237.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q5_reg_9_ connects to NET CTS_198 at location ( 276.900 253.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q4_reg_9_ connects to NET CTS_198 at location ( 274.700 250.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_ connects to NET CTS_198 at location ( 266.300 250.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q7_reg_11_ connects to NET CTS_198 at location ( 266.100 255.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_3__fifo_instance/q3_reg_0_ connects to NET CTS_198 at location ( 266.300 261.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q4_reg_11_ connects to NET CTS_198 at location ( 272.700 263.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q5_reg_11_ connects to NET CTS_198 at location ( 272.700 261.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_3_ connects to NET CTS_198 at location ( 267.700 262.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_ connects to NET CTS_198 at location ( 265.700 259.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory4_reg_75_ connects to NET CTS_198 at location ( 266.300 257.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory3_reg_62_ connects to NET CTS_198 at location ( 265.500 255.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory2_reg_62_ connects to NET CTS_198 at location ( 261.700 255.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_3_ connects to NET CTS_198 at location ( 262.700 262.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory3_reg_75_ connects to NET CTS_198 at location ( 261.900 261.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET CTS_198 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_197 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_194 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_191 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_189 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_188 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_187 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_186 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_182 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_181 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_180 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_179 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_178 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_177 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_36 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_176 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_175 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_35 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_172 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_171 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32369 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1282.24 (MB), peak = 1431.36 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 109.120 235.890 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 107.120 244.910 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 111.920 228.690 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 104.320 246.690 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 102.120 230.510 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 108.120 226.910 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 103.920 234.110 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 102.520 228.690 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 104.520 232.290 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 103.920 255.710 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 106.120 239.490 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 105.520 223.310 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 109.920 248.510 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 98.720 228.690 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 96.720 232.290 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 98.920 216.110 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 112.520 232.290 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 100.520 241.310 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 114.920 226.910 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 103.320 244.910 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#91 routed nets are extracted.
#    89 (0.27%) extracted nets are partially routed.
#106 (0.33%) nets are without wires.
#32174 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 32371.
#
#Number of eco nets is 89
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 21 03:38:00 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 21 03:38:00 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2090          79       21170    91.24%
#  Metal 2        V        2103          84       21170     1.47%
#  Metal 3        H        2169           0       21170     0.29%
#  Metal 4        V        1490         697       21170     4.08%
#  Metal 5        H        2169           0       21170     0.00%
#  Metal 6        V        2187           0       21170     0.00%
#  Metal 7        H         542           0       21170     0.00%
#  Metal 8        V         547           0       21170     0.00%
#  --------------------------------------------------------------
#  Total                  13297       4.92%  169360    12.14%
#
#  197 nets (0.61%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1286.15 (MB), peak = 1431.36 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1318.44 (MB), peak = 1431.36 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1318.69 (MB), peak = 1431.36 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 241 (skipped).
#Total number of nets with skipped attribute = 31933 (skipped).
#Total number of routable nets = 197.
#Total number of nets in the design = 32371.
#
#195 routable nets have only global wires.
#2 routable nets have only detail routed wires.
#31933 skipped nets have only detail routed wires.
#195 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#2 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                195               0  
#------------------------------------------------
#        Total                195               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                197                323           31610  
#-------------------------------------------------------------------
#        Total                197                323           31610  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 197
#Total wire length = 32302 um.
#Total half perimeter of net bounding box = 9768 um.
#Total wire length on LAYER M1 = 2 um.
#Total wire length on LAYER M2 = 585 um.
#Total wire length on LAYER M3 = 18574 um.
#Total wire length on LAYER M4 = 12971 um.
#Total wire length on LAYER M5 = 170 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14718
#Total number of multi-cut vias = 63 (  0.4%)
#Total number of single cut vias = 14655 ( 99.6%)
#Up-Via Summary (total 14718):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5171 ( 98.8%)        63 (  1.2%)       5234
#  Metal 2        4709 (100.0%)         0 (  0.0%)       4709
#  Metal 3        4663 (100.0%)         0 (  0.0%)       4663
#  Metal 4         112 (100.0%)         0 (  0.0%)        112
#-----------------------------------------------------------
#                14655 ( 99.6%)        63 (  0.4%)      14718 
#
#Total number of involved priority nets 195
#Maximum src to sink distance for priority net 194.8
#Average of max src_to_sink distance for priority net 52.3
#Average of ave src_to_sink distance for priority net 31.1
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1318.94 (MB), peak = 1431.36 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1296.93 (MB), peak = 1431.36 (MB)
#Start Track Assignment.
#Done with 1991 horizontal wires in 2 hboxes and 934 vertical wires in 2 hboxes.
#Done with 62 horizontal wires in 2 hboxes and 15 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 197
#Total wire length = 34017 um.
#Total half perimeter of net bounding box = 9768 um.
#Total wire length on LAYER M1 = 1617 um.
#Total wire length on LAYER M2 = 585 um.
#Total wire length on LAYER M3 = 18589 um.
#Total wire length on LAYER M4 = 13030 um.
#Total wire length on LAYER M5 = 196 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14281
#Total number of multi-cut vias = 63 (  0.4%)
#Total number of single cut vias = 14218 ( 99.6%)
#Up-Via Summary (total 14281):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        4969 ( 98.7%)        63 (  1.3%)       5032
#  Metal 2        4509 (100.0%)         0 (  0.0%)       4509
#  Metal 3        4632 (100.0%)         0 (  0.0%)       4632
#  Metal 4         108 (100.0%)         0 (  0.0%)        108
#-----------------------------------------------------------
#                14218 ( 99.6%)        63 (  0.4%)      14281 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1313.01 (MB), peak = 1431.36 (MB)
#
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 37.75 (MB)
#Total memory = 1313.01 (MB)
#Peak memory = 1431.36 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 5.2% of the total area was rechecked for DRC, and 79.0% required routing.
#    number of violations = 0
#51478 out of 51554 instances need to be verified(marked ipoed).
#    number of violations = 0
#cpu time = 00:00:58, elapsed time = 00:00:58, memory = 1348.91 (MB), peak = 1431.36 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1311.97 (MB), peak = 1431.36 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 197
#Total wire length = 28211 um.
#Total half perimeter of net bounding box = 9768 um.
#Total wire length on LAYER M1 = 17 um.
#Total wire length on LAYER M2 = 4248 um.
#Total wire length on LAYER M3 = 15179 um.
#Total wire length on LAYER M4 = 8764 um.
#Total wire length on LAYER M5 = 3 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 12852
#Total number of multi-cut vias = 179 (  1.4%)
#Total number of single cut vias = 12673 ( 98.6%)
#Up-Via Summary (total 12852):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5099 ( 96.6%)       179 (  3.4%)       5278
#  Metal 2        4711 (100.0%)         0 (  0.0%)       4711
#  Metal 3        2861 (100.0%)         0 (  0.0%)       2861
#  Metal 4           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                12673 ( 98.6%)       179 (  1.4%)      12852 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:59
#Elapsed time = 00:00:59
#Increased memory = -10.11 (MB)
#Total memory = 1302.90 (MB)
#Peak memory = 1431.36 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:59
#Elapsed time = 00:00:59
#Increased memory = -10.11 (MB)
#Total memory = 1302.90 (MB)
#Peak memory = 1431.36 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:08
#Elapsed time = 00:01:08
#Increased memory = -2.64 (MB)
#Total memory = 1267.54 (MB)
#Peak memory = 1431.36 (MB)
#Number of warnings = 63
#Total number of warnings = 92
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 03:39:01 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Mar 21 03:39:01 2025
#
#Generating timing data, please wait...
#32130 total nets, 197 already routed, 197 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1627.13 CPU=0:00:03.6 REAL=0:00:04.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1235.62 (MB), peak = 1431.36 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_20797.tif.gz ...
#Read in timing information for 387 ports, 30200 instances from timing file .timing_file_20797.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32369 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#315/32130 = 0% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1192.45 (MB), peak = 1431.36 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 21 03:39:14 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 21 03:39:14 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2090          79       21170    91.24%
#  Metal 2        V        2103          84       21170     1.47%
#  Metal 3        H        2169           0       21170     0.29%
#  Metal 4        V        1490         697       21170     4.08%
#  Metal 5        H        2169           0       21170     0.00%
#  Metal 6        V        2187           0       21170     0.00%
#  Metal 7        H         542           0       21170     0.00%
#  Metal 8        V         547           0       21170     0.00%
#  --------------------------------------------------------------
#  Total                  13297       4.92%  169360    12.14%
#
#  197 nets (0.61%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1195.08 (MB), peak = 1431.36 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1306.59 (MB), peak = 1431.36 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1306.76 (MB), peak = 1431.36 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 241 (skipped).
#Total number of routable nets = 32130.
#Total number of nets in the design = 32371.
#
#31933 routable nets have only global wires.
#197 routable nets have only detail routed wires.
#323 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#197 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                323           31610  
#------------------------------------------------
#        Total                323           31610  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                197                323           31610  
#-------------------------------------------------------------------
#        Total                197                323           31610  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-7)        (8-10)       (11-14)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2   1429(6.84%)    365(1.75%)     39(0.19%)      6(0.03%)   (8.81%)
#   Metal 3      9(0.04%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.04%)
#   Metal 4     34(0.17%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.17%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total   1472(0.99%)    365(0.24%)     39(0.03%)      6(0.00%)   (1.26%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 14
#  Overflow after GR: 0.01% H + 2.24% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 197
#Total wire length = 561755 um.
#Total half perimeter of net bounding box = 531180 um.
#Total wire length on LAYER M1 = 86 um.
#Total wire length on LAYER M2 = 121786 um.
#Total wire length on LAYER M3 = 201807 um.
#Total wire length on LAYER M4 = 132818 um.
#Total wire length on LAYER M5 = 59388 um.
#Total wire length on LAYER M6 = 13437 um.
#Total wire length on LAYER M7 = 17832 um.
#Total wire length on LAYER M8 = 14601 um.
#Total number of vias = 210274
#Total number of multi-cut vias = 179 (  0.1%)
#Total number of single cut vias = 210095 ( 99.9%)
#Up-Via Summary (total 210274):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      101701 ( 99.8%)       179 (  0.2%)     101880
#  Metal 2       73033 (100.0%)         0 (  0.0%)      73033
#  Metal 3       19423 (100.0%)         0 (  0.0%)      19423
#  Metal 4        6985 (100.0%)         0 (  0.0%)       6985
#  Metal 5        3422 (100.0%)         0 (  0.0%)       3422
#  Metal 6        3084 (100.0%)         0 (  0.0%)       3084
#  Metal 7        2447 (100.0%)         0 (  0.0%)       2447
#-----------------------------------------------------------
#               210095 ( 99.9%)       179 (  0.1%)     210274 
#
#Max overcon = 14 tracks.
#Total overcon = 1.26%.
#Worst layer Gcell overcon rate = 0.17%.
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1306.76 (MB), peak = 1431.36 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1231.85 (MB), peak = 1431.36 (MB)
#Start Track Assignment.
#Done with 47871 horizontal wires in 2 hboxes and 41240 vertical wires in 2 hboxes.
#Done with 10012 horizontal wires in 2 hboxes and 7833 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 197
#Total wire length = 594657 um.
#Total half perimeter of net bounding box = 531180 um.
#Total wire length on LAYER M1 = 24025 um.
#Total wire length on LAYER M2 = 118973 um.
#Total wire length on LAYER M3 = 212013 um.
#Total wire length on LAYER M4 = 133157 um.
#Total wire length on LAYER M5 = 60196 um.
#Total wire length on LAYER M6 = 13498 um.
#Total wire length on LAYER M7 = 18022 um.
#Total wire length on LAYER M8 = 14773 um.
#Total number of vias = 210274
#Total number of multi-cut vias = 179 (  0.1%)
#Total number of single cut vias = 210095 ( 99.9%)
#Up-Via Summary (total 210274):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      101701 ( 99.8%)       179 (  0.2%)     101880
#  Metal 2       73033 (100.0%)         0 (  0.0%)      73033
#  Metal 3       19423 (100.0%)         0 (  0.0%)      19423
#  Metal 4        6985 (100.0%)         0 (  0.0%)       6985
#  Metal 5        3422 (100.0%)         0 (  0.0%)       3422
#  Metal 6        3084 (100.0%)         0 (  0.0%)       3084
#  Metal 7        2447 (100.0%)         0 (  0.0%)       2447
#-----------------------------------------------------------
#               210095 ( 99.9%)       179 (  0.1%)     210274 
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1255.80 (MB), peak = 1431.36 (MB)
#
#Cpu time = 00:00:32
#Elapsed time = 00:00:32
#Increased memory = 68.01 (MB)
#Total memory = 1255.80 (MB)
#Peak memory = 1431.36 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 291
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           73       17       23       19        6        0      138
#	M2           71       41       37        0        0        1      150
#	M3            0        0        2        0        0        0        2
#	M4            0        0        0        0        0        0        0
#	M5            1        0        0        0        0        0        1
#	Totals      145       58       62       19        6        1      291
#cpu time = 00:04:37, elapsed time = 00:04:37, memory = 1299.96 (MB), peak = 1431.36 (MB)
#start 1st optimization iteration ...
#    number of violations = 212
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           24        8       13        2        1        0       48
#	M2           48       31       57       12        1       13      162
#	M3            0        0        2        0        0        0        2
#	Totals       72       39       72       14        2       13      212
#    number of process antenna violations = 1
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1257.52 (MB), peak = 1431.36 (MB)
#start 2nd optimization iteration ...
#    number of violations = 173
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           17        8       11        2        1        0       39
#	M2           50       19       51        8        0        6      134
#	Totals       67       27       62       10        1        6      173
#    number of process antenna violations = 1
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1259.13 (MB), peak = 1431.36 (MB)
#start 3rd optimization iteration ...
#    number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        0        0
#	M2            1       13       14
#	Totals        1       13       14
#    number of process antenna violations = 1
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1256.75 (MB), peak = 1431.36 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1257.43 (MB), peak = 1431.36 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1251.25 (MB), peak = 1431.36 (MB)
#start 6th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1242.75 (MB), peak = 1431.36 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 197
#Total wire length = 600105 um.
#Total half perimeter of net bounding box = 531180 um.
#Total wire length on LAYER M1 = 788 um.
#Total wire length on LAYER M2 = 148657 um.
#Total wire length on LAYER M3 = 210384 um.
#Total wire length on LAYER M4 = 139059 um.
#Total wire length on LAYER M5 = 60779 um.
#Total wire length on LAYER M6 = 16339 um.
#Total wire length on LAYER M7 = 13000 um.
#Total wire length on LAYER M8 = 11098 um.
#Total number of vias = 228484
#Total number of multi-cut vias = 2082 (  0.9%)
#Total number of single cut vias = 226402 ( 99.1%)
#Up-Via Summary (total 228484):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      105098 ( 99.0%)      1027 (  1.0%)     106125
#  Metal 2       90420 (100.0%)         0 (  0.0%)      90420
#  Metal 3       21708 (100.0%)         0 (  0.0%)      21708
#  Metal 4        6222 (100.0%)         0 (  0.0%)       6222
#  Metal 5         723 ( 40.7%)      1055 ( 59.3%)       1778
#  Metal 6        1266 (100.0%)         0 (  0.0%)       1266
#  Metal 7         965 (100.0%)         0 (  0.0%)        965
#-----------------------------------------------------------
#               226402 ( 99.1%)      2082 (  0.9%)     228484 
#
#Total number of DRC violations = 0
#Cpu time = 00:05:02
#Elapsed time = 00:05:02
#Increased memory = -14.79 (MB)
#Total memory = 1241.02 (MB)
#Peak memory = 1431.36 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1242.78 (MB), peak = 1431.36 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 197
#Total wire length = 600105 um.
#Total half perimeter of net bounding box = 531180 um.
#Total wire length on LAYER M1 = 788 um.
#Total wire length on LAYER M2 = 148657 um.
#Total wire length on LAYER M3 = 210384 um.
#Total wire length on LAYER M4 = 139059 um.
#Total wire length on LAYER M5 = 60779 um.
#Total wire length on LAYER M6 = 16339 um.
#Total wire length on LAYER M7 = 13000 um.
#Total wire length on LAYER M8 = 11098 um.
#Total number of vias = 228484
#Total number of multi-cut vias = 2082 (  0.9%)
#Total number of single cut vias = 226402 ( 99.1%)
#Up-Via Summary (total 228484):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      105098 ( 99.0%)      1027 (  1.0%)     106125
#  Metal 2       90420 (100.0%)         0 (  0.0%)      90420
#  Metal 3       21708 (100.0%)         0 (  0.0%)      21708
#  Metal 4        6222 (100.0%)         0 (  0.0%)       6222
#  Metal 5         723 ( 40.7%)      1055 ( 59.3%)       1778
#  Metal 6        1266 (100.0%)         0 (  0.0%)       1266
#  Metal 7         965 (100.0%)         0 (  0.0%)        965
#-----------------------------------------------------------
#               226402 ( 99.1%)      2082 (  0.9%)     228484 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Mar 21 03:44:49 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1242.79 (MB), peak = 1431.36 (MB)
#
#Start Post Route Wire Spread.
#Done with 5903 horizontal wires in 3 hboxes and 4856 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 197
#Total wire length = 604447 um.
#Total half perimeter of net bounding box = 531180 um.
#Total wire length on LAYER M1 = 788 um.
#Total wire length on LAYER M2 = 149211 um.
#Total wire length on LAYER M3 = 212170 um.
#Total wire length on LAYER M4 = 140481 um.
#Total wire length on LAYER M5 = 61102 um.
#Total wire length on LAYER M6 = 16358 um.
#Total wire length on LAYER M7 = 13134 um.
#Total wire length on LAYER M8 = 11202 um.
#Total number of vias = 228484
#Total number of multi-cut vias = 2082 (  0.9%)
#Total number of single cut vias = 226402 ( 99.1%)
#Up-Via Summary (total 228484):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      105098 ( 99.0%)      1027 (  1.0%)     106125
#  Metal 2       90420 (100.0%)         0 (  0.0%)      90420
#  Metal 3       21708 (100.0%)         0 (  0.0%)      21708
#  Metal 4        6222 (100.0%)         0 (  0.0%)       6222
#  Metal 5         723 ( 40.7%)      1055 ( 59.3%)       1778
#  Metal 6        1266 (100.0%)         0 (  0.0%)       1266
#  Metal 7         965 (100.0%)         0 (  0.0%)        965
#-----------------------------------------------------------
#               226402 ( 99.1%)      2082 (  0.9%)     228484 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1287.74 (MB), peak = 1431.36 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 197
#Total wire length = 604447 um.
#Total half perimeter of net bounding box = 531180 um.
#Total wire length on LAYER M1 = 788 um.
#Total wire length on LAYER M2 = 149211 um.
#Total wire length on LAYER M3 = 212170 um.
#Total wire length on LAYER M4 = 140481 um.
#Total wire length on LAYER M5 = 61102 um.
#Total wire length on LAYER M6 = 16358 um.
#Total wire length on LAYER M7 = 13134 um.
#Total wire length on LAYER M8 = 11202 um.
#Total number of vias = 228484
#Total number of multi-cut vias = 2082 (  0.9%)
#Total number of single cut vias = 226402 ( 99.1%)
#Up-Via Summary (total 228484):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      105098 ( 99.0%)      1027 (  1.0%)     106125
#  Metal 2       90420 (100.0%)         0 (  0.0%)      90420
#  Metal 3       21708 (100.0%)         0 (  0.0%)      21708
#  Metal 4        6222 (100.0%)         0 (  0.0%)       6222
#  Metal 5         723 ( 40.7%)      1055 ( 59.3%)       1778
#  Metal 6        1266 (100.0%)         0 (  0.0%)       1266
#  Metal 7         965 (100.0%)         0 (  0.0%)        965
#-----------------------------------------------------------
#               226402 ( 99.1%)      2082 (  0.9%)     228484 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1290.27 (MB), peak = 1431.36 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start Post Route via swapping..
#    number of violations = 0
#cpu time = 00:00:35, elapsed time = 00:00:35, memory = 1253.46 (MB), peak = 1431.36 (MB)
#    number of violations = 0
#cpu time = 00:00:39, elapsed time = 00:00:39, memory = 1253.70 (MB), peak = 1431.36 (MB)
#CELL_VIEW core,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 4
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 197
#Total wire length = 604447 um.
#Total half perimeter of net bounding box = 531180 um.
#Total wire length on LAYER M1 = 788 um.
#Total wire length on LAYER M2 = 149211 um.
#Total wire length on LAYER M3 = 212170 um.
#Total wire length on LAYER M4 = 140481 um.
#Total wire length on LAYER M5 = 61102 um.
#Total wire length on LAYER M6 = 16358 um.
#Total wire length on LAYER M7 = 13134 um.
#Total wire length on LAYER M8 = 11202 um.
#Total number of vias = 228484
#Total number of multi-cut vias = 158653 ( 69.4%)
#Total number of single cut vias = 69831 ( 30.6%)
#Up-Via Summary (total 228484):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68029 ( 64.1%)     38096 ( 35.9%)     106125
#  Metal 2        1562 (  1.7%)     88858 ( 98.3%)      90420
#  Metal 3         106 (  0.5%)     21602 ( 99.5%)      21708
#  Metal 4          37 (  0.6%)      6185 ( 99.4%)       6222
#  Metal 5           3 (  0.2%)      1775 ( 99.8%)       1778
#  Metal 6          46 (  3.6%)      1220 ( 96.4%)       1266
#  Metal 7          48 (  5.0%)       917 ( 95.0%)        965
#-----------------------------------------------------------
#                69831 ( 30.6%)    158653 ( 69.4%)     228484 
#
#detailRoute Statistics:
#Cpu time = 00:06:09
#Elapsed time = 00:06:09
#Increased memory = -4.91 (MB)
#Total memory = 1250.89 (MB)
#Peak memory = 1431.36 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:06:53
#Elapsed time = 00:06:53
#Increased memory = -61.03 (MB)
#Total memory = 1206.52 (MB)
#Peak memory = 1431.36 (MB)
#Number of warnings = 0
#Total number of warnings = 92
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 03:45:54 2025
#
#routeDesign: cpu time = 00:08:01, elapsed time = 00:08:01, memory = 1206.52 (MB), peak = 1431.36 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=51554 and nets=32371 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/core_20797_uebBUg.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1527.1M)
Extracted 10.0006% (CPU Time= 0:00:00.9  MEM= 1591.8M)
Extracted 20.0005% (CPU Time= 0:00:01.1  MEM= 1591.8M)
Extracted 30.0005% (CPU Time= 0:00:01.3  MEM= 1591.8M)
Extracted 40.0004% (CPU Time= 0:00:01.5  MEM= 1591.8M)
Extracted 50.0007% (CPU Time= 0:00:01.7  MEM= 1591.8M)
Extracted 60.0006% (CPU Time= 0:00:02.0  MEM= 1591.8M)
Extracted 70.0005% (CPU Time= 0:00:02.4  MEM= 1595.8M)
Extracted 80.0005% (CPU Time= 0:00:03.0  MEM= 1595.8M)
Extracted 90.0004% (CPU Time= 0:00:03.7  MEM= 1595.8M)
Extracted 100% (CPU Time= 0:00:05.0  MEM= 1595.8M)
Number of Extracted Resistors     : 572407
Number of Extracted Ground Cap.   : 563676
Number of Extracted Coupling Cap. : 923888
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1559.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.3  Real Time: 0:00:07.0  MEM: 1559.777M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1561.8M, totSessionCpu=1:10:06 **
#Created 847 library cell signatures
#Created 32371 NETS and 0 SPECIALNETS signatures
#Created 51555 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1229.68 (MB), peak = 1431.36 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1229.69 (MB), peak = 1431.36 (MB)
Begin checking placement ... (start mem=1561.8M, init mem=1561.8M)
*info: Placed = 51554          (Fixed = 89)
*info: Unplaced = 0           
Placement Density:97.79%(168993/172804)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=1561.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30200

Instance distribution across the VT partitions:

 LVT : inst = 13221 (43.8%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13221 (43.8%)

 HVT : inst = 16979 (56.2%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16979 (56.2%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=51554 and nets=32371 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/core_20797_uebBUg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1553.8M)
Extracted 10.0006% (CPU Time= 0:00:01.0  MEM= 1602.4M)
Extracted 20.0005% (CPU Time= 0:00:01.3  MEM= 1602.4M)
Extracted 30.0005% (CPU Time= 0:00:01.5  MEM= 1602.4M)
Extracted 40.0004% (CPU Time= 0:00:01.7  MEM= 1602.4M)
Extracted 50.0007% (CPU Time= 0:00:01.9  MEM= 1602.4M)
Extracted 60.0006% (CPU Time= 0:00:02.2  MEM= 1602.4M)
Extracted 70.0005% (CPU Time= 0:00:02.6  MEM= 1606.4M)
Extracted 80.0005% (CPU Time= 0:00:03.1  MEM= 1606.4M)
Extracted 90.0004% (CPU Time= 0:00:03.7  MEM= 1606.4M)
Extracted 100% (CPU Time= 0:00:05.0  MEM= 1606.4M)
Number of Extracted Resistors     : 572407
Number of Extracted Ground Cap.   : 563676
Number of Extracted Coupling Cap. : 923888
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1587.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.4  Real Time: 0:00:06.0  MEM: 1587.418M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.9 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.4  real=0:00:05.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:05.4 real=0:00:05.0 totSessionCpu=0:00:25.6 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:06.6 real=0:00:06.0 totSessionCpu=0:00:25.6 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32371,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1687.95 CPU=0:00:07.3 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/.AAE_V84xpD/.AAE_20797/waveform.data...
*** CDM Built up (cpu=0:00:08.2  real=0:00:08.0  mem= 1687.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32371,  7.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1663.99 CPU=0:00:02.1 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 1664.0M) ***
*** Done Building Timing Graph (cpu=0:00:13.0 real=0:00:13.0 totSessionCpu=1:10:36 mem=1664.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=1664.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1664.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1664.0M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1664.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.433  | -0.380  | -0.433  |
|           TNS (ns):|-354.772 |-329.501 | -25.271 |
|    Violating Paths:|  2030   |  1878   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.583%
       (97.795% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 1574.3M, totSessionCpu=1:10:37 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
**INFO: Start fixing DRV (Mem = 1641.07M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 197 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.43 |          0|          0|          0|  97.79  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.43 |          0|          0|          0|  97.79  |   0:00:00.0|    1870.0M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 197 constrained nets 
Layer 7 has 265 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1870.0M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:37, real = 0:00:37, mem = 1745.4M, totSessionCpu=1:10:43 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1745.39M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1745.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1745.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1755.4M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1755.4M

------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=1745.4M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.433  | -0.380  | -0.433  |
|           TNS (ns):|-354.772 |-329.501 | -25.271 |
|    Violating Paths:|  2030   |  1878   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.583%
       (97.795% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1755.4M
**optDesign ... cpu = 0:00:38, real = 0:00:38, mem = 1745.4M, totSessionCpu=1:10:44 **
*** Timing NOT met, worst failing slack is -0.433
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in WNS mode
Info: 197 clock nets excluded from IPO operation.
*info: 197 clock nets excluded
*info: 2 special nets excluded.
*info: 241 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.433 TNS Slack -354.773 Density 97.79
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.380|   -0.433|-329.502| -354.773|    97.79%|   0:00:00.0| 1812.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_17_/D   |
|  -0.360|   -0.433|-328.768| -354.039|    97.79%|   0:00:01.0| 1815.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_17_/D   |
|  -0.350|   -0.433|-327.905| -353.176|    97.80%|   0:00:00.0| 1815.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_17_/D   |
|  -0.349|   -0.433|-327.219| -352.491|    97.80%|   0:00:00.0| 1815.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_17_/D   |
|  -0.342|   -0.433|-326.866| -352.138|    97.80%|   0:00:00.0| 1815.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
|  -0.342|   -0.433|-326.647| -351.918|    97.80%|   0:00:00.0| 1815.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
|  -0.333|   -0.433|-326.107| -351.378|    97.80%|   0:00:00.0| 1815.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_17_/D   |
|  -0.333|   -0.433|-326.087| -351.358|    97.80%|   0:00:00.0| 1815.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_17_/D   |
|  -0.332|   -0.433|-325.937| -351.208|    97.80%|   0:00:00.0| 1815.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
|  -0.332|   -0.433|-325.877| -351.148|    97.80%|   0:00:01.0| 1815.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 4 and inserted 0 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.320|   -0.431|-325.622| -350.864|    97.80%|   0:00:03.0| 1819.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_10_/D   |
|  -0.320|   -0.431|-325.551| -350.793|    97.80%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_10_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.320|   -0.431|-325.551| -350.793|    97.80%|   0:00:02.0| 1821.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_10_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.2 real=0:00:07.0 mem=1821.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.431|   -0.431| -25.242| -350.793|    97.80%|   0:00:00.0| 1821.7M|   WC_VIEW|  default| sum_out[19]                                        |
|  -0.431|   -0.431| -25.242| -350.793|    97.80%|   0:00:00.0| 1821.7M|   WC_VIEW|  default| sum_out[19]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1821.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.5 real=0:00:07.0 mem=1821.7M) ***
** GigaOpt Optimizer WNS Slack -0.431 TNS Slack -350.793 Density 97.80
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 12 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 197 constrained nets 
Layer 7 has 265 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:06.9 real=0:00:07.0 mem=1821.7M) ***
*** Starting refinePlace (1:10:57 mem=1802.6M) ***
Density distribution unevenness ratio = 1.184%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1802.6MB
Summary Report:
Instances move: 0 (out of 30118 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1802.6MB
*** Finished refinePlace (1:10:57 mem=1802.6M) ***
Density distribution unevenness ratio = 1.180%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 197 clock nets excluded from IPO operation.
*info: 197 clock nets excluded
*info: 2 special nets excluded.
*info: 241 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.431 TNS Slack -350.793 Density 97.79
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.320|   -0.431|-325.551| -350.793|    97.79%|   0:00:00.0| 1819.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_10_/D   |
|  -0.320|   -0.431|-324.713| -349.955|    97.79%|   0:00:01.0| 1821.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_10_/D   |
|  -0.320|   -0.431|-323.637| -348.879|    97.79%|   0:00:00.0| 1821.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_12_/D   |
|  -0.320|   -0.431|-323.472| -348.714|    97.79%|   0:00:01.0| 1821.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.320|   -0.431|-323.417| -348.659|    97.79%|   0:00:01.0| 1821.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
|  -0.320|   -0.431|-322.051| -347.293|    97.80%|   0:00:01.0| 1821.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_31_/D                                           |
|  -0.320|   -0.431|-321.936| -347.178|    97.80%|   0:00:01.0| 1821.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_5_/D                                            |
|  -0.320|   -0.431|-321.703| -346.945|    97.80%|   0:00:00.0| 1821.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_31_/D                                           |
|  -0.320|   -0.431|-319.513| -344.755|    97.80%|   0:00:01.0| 1821.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_40_/D                                           |
|  -0.320|   -0.431|-319.448| -344.690|    97.80%|   0:00:01.0| 1821.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_54_/D                                           |
|  -0.320|   -0.431|-319.428| -344.670|    97.80%|   0:00:00.0| 1821.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_14_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 15 and inserted 12 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.323|   -0.428|-311.104| -336.136|    97.80%|   0:00:11.0| 1860.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_14_/D   |
|  -0.323|   -0.428|-311.023| -336.055|    97.80%|   0:00:00.0| 1860.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_38_/D                                           |
|  -0.323|   -0.428|-310.758| -335.790|    97.81%|   0:00:01.0| 1860.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_2_/D                                            |
|  -0.323|   -0.428|-303.602| -328.634|    97.81%|   0:00:01.0| 1860.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_56_/D                                           |
|  -0.323|   -0.428|-302.315| -327.347|    97.81%|   0:00:00.0| 1860.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_56_/D                                           |
|  -0.320|   -0.428|-302.663| -327.695|    97.82%|   0:00:01.0| 1860.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
|  -0.320|   -0.428|-302.641| -327.673|    97.82%|   0:00:01.0| 1860.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
|  -0.320|   -0.428|-300.786| -325.818|    97.82%|   0:00:01.0| 1860.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_15_/D                                         |
|  -0.320|   -0.428|-299.686| -324.719|    97.82%|   0:00:00.0| 1860.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_11_/D                                         |
|  -0.320|   -0.428|-299.592| -324.624|    97.82%|   0:00:01.0| 1860.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_14_/D                                         |
|  -0.320|   -0.428|-299.433| -324.465|    97.82%|   0:00:01.0| 1860.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_45_/D                                         |
|  -0.320|   -0.428|-298.167| -323.199|    97.82%|   0:00:00.0| 1860.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_45_/D                                         |
|  -0.320|   -0.428|-298.145| -323.177|    97.82%|   0:00:00.0| 1860.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_9_/D                                          |
|  -0.320|   -0.428|-298.052| -323.084|    97.83%|   0:00:01.0| 1860.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_43_/D                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 11 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.321|   -0.425|-294.021| -318.999|    97.83%|   0:00:09.0| 1869.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_11_/D   |
|  -0.321|   -0.425|-293.727| -318.705|    97.83%|   0:00:00.0| 1869.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
|  -0.321|   -0.425|-293.635| -318.613|    97.83%|   0:00:01.0| 1869.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_8_/D                                          |
|  -0.321|   -0.425|-293.629| -318.607|    97.83%|   0:00:00.0| 1869.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_17_/D   |
|  -0.321|   -0.425|-293.409| -318.387|    97.83%|   0:00:01.0| 1869.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_26_/D                                         |
|  -0.321|   -0.425|-293.358| -318.336|    97.83%|   0:00:00.0| 1869.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_12_/D   |
|  -0.321|   -0.425|-293.212| -318.190|    97.83%|   0:00:00.0| 1869.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_11_/D   |
|  -0.321|   -0.425|-293.182| -318.161|    97.83%|   0:00:01.0| 1869.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.321|   -0.425|-293.073| -318.051|    97.83%|   0:00:00.0| 1869.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_7_/D    |
|  -0.321|   -0.425|-293.073| -318.051|    97.83%|   0:00:00.0| 1869.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_10_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:37.6 real=0:00:38.0 mem=1869.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.425|   -0.425| -24.978| -318.051|    97.83%|   0:00:00.0| 1869.0M|   WC_VIEW|  default| sum_out[19]                                        |
|  -0.425|   -0.425| -24.816| -317.889|    97.83%|   0:00:00.0| 1869.0M|   WC_VIEW|  default| sum_out[41]                                        |
|  -0.425|   -0.425| -24.787| -317.860|    97.83%|   0:00:00.0| 1869.0M|   WC_VIEW|  default| sum_out[87]                                        |
|  -0.425|   -0.425| -24.586| -317.659|    97.83%|   0:00:00.0| 1869.0M|   WC_VIEW|  default| sum_out[51]                                        |
|  -0.425|   -0.425| -24.515| -317.587|    97.83%|   0:00:00.0| 1869.0M|   WC_VIEW|  default| sum_out[24]                                        |
|  -0.425|   -0.425| -24.454| -317.527|    97.83%|   0:00:00.0| 1869.0M|   WC_VIEW|  default| sum_out[48]                                        |
|  -0.425|   -0.425| -24.135| -317.208|    97.84%|   0:00:01.0| 1869.0M|   WC_VIEW|  default| sum_out[65]                                        |
|  -0.425|   -0.425| -24.112| -317.185|    97.84%|   0:00:00.0| 1869.0M|   WC_VIEW|  default| sum_out[40]                                        |
|  -0.425|   -0.425| -24.067| -317.140|    97.84%|   0:00:00.0| 1869.0M|   WC_VIEW|  default| sum_out[47]                                        |
|  -0.425|   -0.425| -24.048| -317.121|    97.84%|   0:00:00.0| 1869.0M|   WC_VIEW|  default| sum_out[82]                                        |
|  -0.425|   -0.425| -24.020| -317.093|    97.84%|   0:00:00.0| 1869.0M|   WC_VIEW|  default| sum_out[139]                                       |
|  -0.425|   -0.425| -23.968| -317.040|    97.85%|   0:00:00.0| 1869.0M|   WC_VIEW|  default| sum_out[86]                                        |
|  -0.425|   -0.425| -23.968| -317.040|    97.85%|   0:00:00.0| 1869.0M|   WC_VIEW|  default| sum_out[19]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=1869.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:38.8 real=0:00:39.0 mem=1869.0M) ***
** GigaOpt Optimizer WNS Slack -0.425 TNS Slack -317.040 Density 97.85
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 37 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 220 constrained nets 
Layer 7 has 265 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:39.3 real=0:00:39.0 mem=1869.0M) ***
*** Starting refinePlace (1:11:42 mem=1849.9M) ***
Density distribution unevenness ratio = 1.143%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1849.9MB
Summary Report:
Instances move: 0 (out of 30164 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1849.9MB
*** Finished refinePlace (1:11:43 mem=1849.9M) ***
Density distribution unevenness ratio = 1.140%
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=1733.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1733.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1741.4M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1741.4M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.425  | -0.321  | -0.425  |
|           TNS (ns):|-317.077 |-293.079 | -23.998 |
|    Violating Paths:|  1986   |  1834   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.643%
       (97.854% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1741.4M
Info: 220 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1451.58MB/1451.58MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1451.58MB/1451.58MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1451.58MB/1451.58MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 03:47:42 (2025-Mar-21 10:47:42 GMT)
2025-Mar-21 03:47:43 (2025-Mar-21 10:47:43 GMT): 10%
2025-Mar-21 03:47:43 (2025-Mar-21 10:47:43 GMT): 20%
2025-Mar-21 03:47:43 (2025-Mar-21 10:47:43 GMT): 30%
2025-Mar-21 03:47:43 (2025-Mar-21 10:47:43 GMT): 40%
2025-Mar-21 03:47:43 (2025-Mar-21 10:47:43 GMT): 50%
2025-Mar-21 03:47:43 (2025-Mar-21 10:47:43 GMT): 60%
2025-Mar-21 03:47:43 (2025-Mar-21 10:47:43 GMT): 70%
2025-Mar-21 03:47:43 (2025-Mar-21 10:47:43 GMT): 80%
2025-Mar-21 03:47:43 (2025-Mar-21 10:47:43 GMT): 90%

Finished Levelizing
2025-Mar-21 03:47:43 (2025-Mar-21 10:47:43 GMT)

Starting Activity Propagation
2025-Mar-21 03:47:43 (2025-Mar-21 10:47:43 GMT)
2025-Mar-21 03:47:43 (2025-Mar-21 10:47:43 GMT): 10%
2025-Mar-21 03:47:43 (2025-Mar-21 10:47:43 GMT): 20%

Finished Activity Propagation
2025-Mar-21 03:47:44 (2025-Mar-21 10:47:44 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total)=1452.12MB/1452.12MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 03:47:44 (2025-Mar-21 10:47:44 GMT)
 ... Calculating switching power
2025-Mar-21 03:47:44 (2025-Mar-21 10:47:44 GMT): 10%
2025-Mar-21 03:47:44 (2025-Mar-21 10:47:44 GMT): 20%
2025-Mar-21 03:47:44 (2025-Mar-21 10:47:44 GMT): 30%
2025-Mar-21 03:47:44 (2025-Mar-21 10:47:44 GMT): 40%
2025-Mar-21 03:47:44 (2025-Mar-21 10:47:44 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 03:47:45 (2025-Mar-21 10:47:45 GMT): 60%
2025-Mar-21 03:47:45 (2025-Mar-21 10:47:45 GMT): 70%
2025-Mar-21 03:47:46 (2025-Mar-21 10:47:46 GMT): 80%
2025-Mar-21 03:47:47 (2025-Mar-21 10:47:47 GMT): 90%

Finished Calculating power
2025-Mar-21 03:47:47 (2025-Mar-21 10:47:47 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1452.29MB/1452.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1452.29MB/1452.29MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1452.29MB/1452.29MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 03:47:47 (2025-Mar-21 10:47:47 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       79.62404531 	   64.8959%
Total Switching Power:      41.62614367 	   33.9265%
Total Leakage Power:         1.44492961 	    1.1777%
Total Power:               122.69511875
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         40.11       2.833       0.291       43.23       35.23
Macro                                  0           0      0.1508      0.1508      0.1229
IO                                     0           0           0           0           0
Combinational                      35.53       31.19      0.9759        67.7       55.17
Clock (Combinational)              3.992       7.599     0.02721       11.62       9.469
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              79.62       41.63       1.445       122.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      79.62       41.63       1.445       122.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.992       7.599     0.02721       11.62       9.469
-----------------------------------------------------------------------------------------
Total                              3.992       7.599     0.02721       11.62       9.469
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:  CTS_ccl_BUF_clk_G0_L4_33 (CKBD16): 	    0.1429
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1308 (FA1D4): 	 0.0002651
* 		Total Cap: 	2.08068e-10 F
* 		Total instances in design: 51591
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 21354
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1452.80MB/1452.80MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.425  TNS Slack -317.078 Density 97.85
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.85%|        -|  -0.425|-317.078|   0:00:00.0| 2014.2M|
Info: Power reclaim will skip 2305 instances with hold cells
|    97.73%|      590|  -0.425|-315.630|   0:00:15.0| 2014.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.425  TNS Slack -315.630 Density 97.73
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 220 constrained nets 
Layer 7 has 265 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:16.9) (real = 0:00:17.0) **
*** Starting refinePlace (1:12:08 mem=1970.4M) ***
Density distribution unevenness ratio = 1.144%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1970.4MB
Summary Report:
Instances move: 0 (out of 30164 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1970.4MB
*** Finished refinePlace (1:12:08 mem=1970.4M) ***
Density distribution unevenness ratio = 1.140%
Running setup recovery post routing.
**optDesign ... cpu = 0:02:03, real = 0:02:02, mem = 1735.7M, totSessionCpu=1:12:09 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=1735.71M, totSessionCpu=1:12:10 .
**optDesign ... cpu = 0:02:03, real = 0:02:02, mem = 1735.7M, totSessionCpu=1:12:10 **

Info: 220 clock nets excluded from IPO operation.
Info: 220 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.425|   -0.425|-315.630| -315.630|    97.73%|   0:00:00.0| 1886.5M|   WC_VIEW|  default| sum_out[19]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1886.5M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1886.5M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 220 constrained nets 
Layer 7 has 265 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1476.81MB/1476.81MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1476.81MB/1476.81MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1476.81MB/1476.81MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 03:48:11 (2025-Mar-21 10:48:11 GMT)
2025-Mar-21 03:48:11 (2025-Mar-21 10:48:11 GMT): 10%
2025-Mar-21 03:48:11 (2025-Mar-21 10:48:11 GMT): 20%
2025-Mar-21 03:48:11 (2025-Mar-21 10:48:11 GMT): 30%
2025-Mar-21 03:48:11 (2025-Mar-21 10:48:11 GMT): 40%
2025-Mar-21 03:48:11 (2025-Mar-21 10:48:11 GMT): 50%
2025-Mar-21 03:48:11 (2025-Mar-21 10:48:11 GMT): 60%
2025-Mar-21 03:48:11 (2025-Mar-21 10:48:11 GMT): 70%
2025-Mar-21 03:48:11 (2025-Mar-21 10:48:11 GMT): 80%
2025-Mar-21 03:48:11 (2025-Mar-21 10:48:11 GMT): 90%

Finished Levelizing
2025-Mar-21 03:48:11 (2025-Mar-21 10:48:11 GMT)

Starting Activity Propagation
2025-Mar-21 03:48:11 (2025-Mar-21 10:48:11 GMT)
2025-Mar-21 03:48:12 (2025-Mar-21 10:48:12 GMT): 10%
2025-Mar-21 03:48:12 (2025-Mar-21 10:48:12 GMT): 20%

Finished Activity Propagation
2025-Mar-21 03:48:12 (2025-Mar-21 10:48:12 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1477.23MB/1477.23MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 03:48:12 (2025-Mar-21 10:48:12 GMT)
 ... Calculating switching power
2025-Mar-21 03:48:12 (2025-Mar-21 10:48:12 GMT): 10%
2025-Mar-21 03:48:12 (2025-Mar-21 10:48:12 GMT): 20%
2025-Mar-21 03:48:13 (2025-Mar-21 10:48:13 GMT): 30%
2025-Mar-21 03:48:13 (2025-Mar-21 10:48:13 GMT): 40%
2025-Mar-21 03:48:13 (2025-Mar-21 10:48:13 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 03:48:13 (2025-Mar-21 10:48:13 GMT): 60%
2025-Mar-21 03:48:14 (2025-Mar-21 10:48:14 GMT): 70%
2025-Mar-21 03:48:14 (2025-Mar-21 10:48:14 GMT): 80%
2025-Mar-21 03:48:15 (2025-Mar-21 10:48:15 GMT): 90%

Finished Calculating power
2025-Mar-21 03:48:15 (2025-Mar-21 10:48:15 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1477.23MB/1477.23MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1477.23MB/1477.23MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1477.23MB/1477.23MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 03:48:15 (2025-Mar-21 10:48:15 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       79.46435055 	   64.9353%
Total Switching Power:      41.47138307 	   33.8889%
Total Leakage Power:         1.43885966 	    1.1758%
Total Power:               122.37459343
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         40.11       2.828       0.291       43.23       35.32
Macro                                  0           0      0.1508      0.1508      0.1232
IO                                     0           0           0           0           0
Combinational                      35.36       31.04      0.9699       67.38       55.06
Clock (Combinational)              3.992       7.599     0.02721       11.62       9.494
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              79.46       41.47       1.439       122.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      79.46       41.47       1.439       122.4         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.992       7.599     0.02721       11.62       9.494
-----------------------------------------------------------------------------------------
Total                              3.992       7.599     0.02721       11.62       9.494
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:  CTS_ccl_BUF_clk_G0_L4_33 (CKBD16): 	    0.1429
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1308 (FA1D4): 	 0.0002651
* 		Total Cap: 	2.07527e-10 F
* 		Total instances in design: 51591
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 21354
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1477.74MB/1477.74MB)

*** Finished Leakage Power Optimization (cpu=0:00:29, real=0:00:29, mem=1735.71M, totSessionCpu=1:12:19).
**ERROR: (IMPOPT-310):	Design density (97.73%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 544
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 544
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:12:20 mem=1735.7M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 32408,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:07.0 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/.AAE_V84xpD/.AAE_20797/waveform.data...
*** CDM Built up (cpu=0:00:07.9  real=0:00:08.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32408,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:10.7 real=0:00:10.0 totSessionCpu=0:00:38.1 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:12.1 real=0:00:12.0 totSessionCpu=0:00:38.1 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [33578 node(s), 43622 edge(s), 1 view(s)] (fixHold) cpu=0:00:13.8 real=0:00:14.0 totSessionCpu=0:00:39.7 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/coe_eosdata_xi78nD/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:13.1 real=0:00:14.0 totSessionCpu=1:12:33 mem=1735.7M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1735.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1743.7M
Loading timing data from /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/coe_eosdata_xi78nD/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=1743.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1743.7M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1743.7M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.425  | -0.320  | -0.425  |
|           TNS (ns):|-315.628 |-291.630 | -23.998 |
|    Violating Paths:|  1979   |  1827   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.072  | -0.072  |  0.000  |
|           TNS (ns):| -4.377  | -4.377  |  0.000  |
|    Violating Paths:|   134   |   134   |    0    |
|          All Paths:|  5110   |  5110   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.516%
       (97.727% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:02:29, real = 0:02:29, mem = 1735.7M, totSessionCpu=1:12:35 **
*info: Run optDesign holdfix with 1 thread.
Info: 220 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:16.1 real=0:00:17.0 totSessionCpu=1:12:36 mem=1869.3M density=97.727% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0715
      TNS :      -4.3766
      #VP :          134
  Density :      97.727%
------------------------------------------------------------------------------------------
 cpu=0:00:16.7 real=0:00:18.0 totSessionCpu=1:12:36 mem=1869.3M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0715
      TNS :      -4.3766
      #VP :          134
  Density :      97.727%
------------------------------------------------------------------------------------------
 cpu=0:00:16.9 real=0:00:18.0 totSessionCpu=1:12:37 mem=1869.3M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:17.1 real=0:00:18.0 totSessionCpu=1:12:37 mem=1869.3M density=97.727% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 770 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post Route Hold Fixing (cpu=0:00:17.2 real=0:00:18.0 totSessionCpu=1:12:37 mem=1869.3M density=97.727%) ***
Default Rule : ""
Non Default Rules :
Worst Slack : -0.320 ns
Total 1 nets layer assigned (1.5).
GigaOpt: setting up router preferences
        design wns: -0.3199
        slack threshold: 1.1001
GigaOpt: 1 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 965 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.425 ns
Total 0 nets layer assigned (0.4).
GigaOpt: setting up router preferences
        design wns: -0.4250
        slack threshold: 0.9950
GigaOpt: 2 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 965 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1850.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1850.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1850.7M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1850.7M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.425  | -0.320  | -0.425  |
|           TNS (ns):|-315.628 |-291.630 | -23.998 |
|    Violating Paths:|  1979   |  1827   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.516%
       (97.727% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1850.7M
**optDesign ... cpu = 0:02:35, real = 0:02:35, mem = 1677.4M, totSessionCpu=1:12:42 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 03:48:39 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_2368_0 connects to NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN4322_FE_RN_1573_0 at location ( 408.100 252.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN4322_FE_RN_1573_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L4_9 connects to NET FE_USKN4246_CTS_158 at location ( 84.500 261.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN4246_CTS_158 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_22 connects to NET CTS_202 at location ( 191.700 307.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_15 connects to NET CTS_202 at location ( 135.300 203.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_17 connects to NET CTS_202 at location ( 161.300 324.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_3__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_21 connects to NET CTS_202 at location ( 189.900 357.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_202 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_53 connects to NET CTS_200 at location ( 246.700 242.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_56 connects to NET CTS_200 at location ( 246.700 221.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_51 connects to NET CTS_200 at location ( 273.100 210.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_200 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_0_ connects to NET CTS_193 at location ( 304.100 219.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_193 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_35 connects to NET CTS_190 at location ( 104.900 120.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_46 connects to NET CTS_190 at location ( 117.500 88.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_45 connects to NET CTS_190 at location ( 117.500 95.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_190 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/Q_reg_0_ connects to NET CTS_186 at location ( 58.900 23.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_186 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/Q_reg_54_ connects to NET CTS_182 at location ( 119.300 30.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_182 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/Q_reg_38_ connects to NET psum_mem_instance/CTS_36 at location ( 100.500 25.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/Q_reg_30_ connects to NET psum_mem_instance/CTS_36 at location ( 100.500 18.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/Q_reg_37_ connects to NET psum_mem_instance/CTS_36 at location ( 102.500 19.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/Q_reg_14_ connects to NET psum_mem_instance/CTS_36 at location ( 79.100 19.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_36 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_19 connects to NET CTS_174 at location ( 230.100 98.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_174 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_35 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_166 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_165 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_159 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_28 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_56 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_55 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_53 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5817_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 41 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 99
#  Number of instances deleted (including moved) = 62
#  Number of instances resized = 642
#  Number of instances with same cell size swap = 24
#  Number of instances with pin swaps = 9
#  Total number of placement changes (moved instances are counted twice) = 803
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32406 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#965/32167 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1345.07 (MB), peak = 1526.00 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 78.775 343.900 ) on M1 for NET CTS_159. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 82.200 261.000 ) on M1 for NET CTS_165. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 83.400 246.600 ) on M1 for NET CTS_165. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 179.195 83.000 ) on M1 for NET CTS_166. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 178.675 79.490 ) on M1 for NET CTS_166. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 230.250 98.795 ) on M1 for NET CTS_174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 118.795 30.600 ) on M1 for NET CTS_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 58.595 23.400 ) on M1 for NET CTS_186. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 117.650 87.995 ) on M1 for NET CTS_190. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 117.650 95.195 ) on M1 for NET CTS_190. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 105.050 120.395 ) on M1 for NET CTS_190. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 303.305 219.690 ) on M1 for NET CTS_193. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 246.850 221.195 ) on M1 for NET CTS_200. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 246.850 242.795 ) on M1 for NET CTS_200. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 273.250 210.395 ) on M1 for NET CTS_200. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 190.050 357.995 ) on M1 for NET CTS_202. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 191.850 307.595 ) on M1 for NET CTS_202. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 156.180 324.400 ) on M1 for NET CTS_202. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 135.450 203.195 ) on M1 for NET CTS_202. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 79.905 360.100 ) on M1 for NET FE_OCPN4168_array_out_42_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#2181 routed nets are extracted.
#    998 (3.08%) extracted nets are partially routed.
#29963 routed nets are imported.
#23 (0.07%) nets are without wires.
#241 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 32408.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 998
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 21 03:48:44 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 21 03:48:45 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2090          79       21170    91.24%
#  Metal 2        V        2103          84       21170     1.47%
#  Metal 3        H        2169           0       21170     0.29%
#  Metal 4        V        1490         697       21170     4.08%
#  Metal 5        H        2169           0       21170     0.00%
#  Metal 6        V        2187           0       21170     0.00%
#  Metal 7        H         542           0       21170     0.00%
#  Metal 8        V         547           0       21170     0.00%
#  --------------------------------------------------------------
#  Total                  13297       4.92%  169360    12.14%
#
#  224 nets (0.69%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1346.55 (MB), peak = 1526.00 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1374.92 (MB), peak = 1526.00 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1374.92 (MB), peak = 1526.00 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 241 (skipped).
#Total number of routable nets = 32167.
#Total number of nets in the design = 32408.
#
#1021 routable nets have only global wires.
#31146 routable nets have only detail routed wires.
#86 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#461 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 50                 36             935  
#-------------------------------------------------------------------
#        Total                 50                 36             935  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                224                323           31620  
#-------------------------------------------------------------------
#        Total                224                323           31620  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     13(0.06%)      1(0.00%)   (0.07%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     13(0.01%)      1(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.02% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 224
#Total wire length = 605211 um.
#Total half perimeter of net bounding box = 531923 um.
#Total wire length on LAYER M1 = 785 um.
#Total wire length on LAYER M2 = 149181 um.
#Total wire length on LAYER M3 = 212586 um.
#Total wire length on LAYER M4 = 140721 um.
#Total wire length on LAYER M5 = 61039 um.
#Total wire length on LAYER M6 = 16356 um.
#Total wire length on LAYER M7 = 13230 um.
#Total wire length on LAYER M8 = 11313 um.
#Total number of vias = 228526
#Total number of multi-cut vias = 158310 ( 69.3%)
#Total number of single cut vias = 70216 ( 30.7%)
#Up-Via Summary (total 228526):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68073 ( 64.2%)     37950 ( 35.8%)     106023
#  Metal 2        1764 (  2.0%)     88675 ( 98.0%)      90439
#  Metal 3         196 (  0.9%)     21590 ( 99.1%)      21786
#  Metal 4          49 (  0.8%)      6183 ( 99.2%)       6232
#  Metal 5          17 (  0.9%)      1775 ( 99.1%)       1792
#  Metal 6          58 (  4.5%)      1220 ( 95.5%)       1278
#  Metal 7          59 (  6.0%)       917 ( 94.0%)        976
#-----------------------------------------------------------
#                70216 ( 30.7%)    158310 ( 69.3%)     228526 
#
#Total number of involved priority nets 48
#Maximum src to sink distance for priority net 194.3
#Average of max src_to_sink distance for priority net 57.1
#Average of ave src_to_sink distance for priority net 36.6
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1374.93 (MB), peak = 1526.00 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1352.80 (MB), peak = 1526.00 (MB)
#Start Track Assignment.
#Done with 131 horizontal wires in 2 hboxes and 109 vertical wires in 2 hboxes.
#Done with 9 horizontal wires in 2 hboxes and 6 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 224
#Total wire length = 605348 um.
#Total half perimeter of net bounding box = 531923 um.
#Total wire length on LAYER M1 = 842 um.
#Total wire length on LAYER M2 = 149198 um.
#Total wire length on LAYER M3 = 212627 um.
#Total wire length on LAYER M4 = 140736 um.
#Total wire length on LAYER M5 = 61039 um.
#Total wire length on LAYER M6 = 16357 um.
#Total wire length on LAYER M7 = 13234 um.
#Total wire length on LAYER M8 = 11314 um.
#Total number of vias = 228508
#Total number of multi-cut vias = 158310 ( 69.3%)
#Total number of single cut vias = 70198 ( 30.7%)
#Up-Via Summary (total 228508):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68066 ( 64.2%)     37950 ( 35.8%)     106016
#  Metal 2        1754 (  1.9%)     88675 ( 98.1%)      90429
#  Metal 3         196 (  0.9%)     21590 ( 99.1%)      21786
#  Metal 4          49 (  0.8%)      6183 ( 99.2%)       6232
#  Metal 5          17 (  0.9%)      1775 ( 99.1%)       1792
#  Metal 6          58 (  4.5%)      1220 ( 95.5%)       1278
#  Metal 7          58 (  5.9%)       917 ( 94.1%)        975
#-----------------------------------------------------------
#                70198 ( 30.7%)    158310 ( 69.3%)     228508 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1420.56 (MB), peak = 1526.00 (MB)
#
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 75.29 (MB)
#Total memory = 1420.56 (MB)
#Peak memory = 1526.00 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 8.0% of the total area was rechecked for DRC, and 54.3% required routing.
#    number of violations = 182
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           33        6       19        7       15        0       80
#	M2           49       39       12        0        0        2      102
#	Totals       82       45       31        7       15        2      182
#741 out of 51591 instances need to be verified(marked ipoed).
#36.8% of the total area is being checked for drcs
#36.8% of the total area was checked
#    number of violations = 591
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut      Mar   Totals
#	M1          197       37       95      131       16        2        0      478
#	M2           52       41       18        0        0        0        2      113
#	Totals      249       78      113      131       16        2        2      591
#cpu time = 00:01:06, elapsed time = 00:01:06, memory = 1420.17 (MB), peak = 1526.00 (MB)
#start 1st optimization iteration ...
#    number of violations = 85
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           18        5       23        4        4        0       54
#	M2            7        5       14        4        0        1       31
#	Totals       25       10       37        8        4        1       85
#    number of process antenna violations = 4
#cpu time = 00:00:12, elapsed time = 00:00:13, memory = 1404.16 (MB), peak = 1526.00 (MB)
#start 2nd optimization iteration ...
#    number of violations = 54
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1           14        1       24        3        3       45
#	M2            4        3        2        0        0        9
#	Totals       18        4       26        3        3       54
#    number of process antenna violations = 4
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1400.02 (MB), peak = 1526.00 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 4
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1400.61 (MB), peak = 1526.00 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1382.25 (MB), peak = 1526.00 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1370.20 (MB), peak = 1526.00 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 224
#Total wire length = 604825 um.
#Total half perimeter of net bounding box = 531923 um.
#Total wire length on LAYER M1 = 789 um.
#Total wire length on LAYER M2 = 148386 um.
#Total wire length on LAYER M3 = 212760 um.
#Total wire length on LAYER M4 = 140913 um.
#Total wire length on LAYER M5 = 61045 um.
#Total wire length on LAYER M6 = 16356 um.
#Total wire length on LAYER M7 = 13247 um.
#Total wire length on LAYER M8 = 11329 um.
#Total number of vias = 230186
#Total number of multi-cut vias = 154786 ( 67.2%)
#Total number of single cut vias = 75400 ( 32.8%)
#Up-Via Summary (total 230186):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       69261 ( 65.2%)     36984 ( 34.8%)     106245
#  Metal 2        4786 (  5.2%)     86693 ( 94.8%)      91479
#  Metal 3         958 (  4.3%)     21160 ( 95.7%)      22118
#  Metal 4         168 (  2.7%)      6096 ( 97.3%)       6264
#  Metal 5          12 (  0.7%)      1787 ( 99.3%)       1799
#  Metal 6         108 (  8.4%)      1174 ( 91.6%)       1282
#  Metal 7         107 ( 10.7%)       892 ( 89.3%)        999
#-----------------------------------------------------------
#                75400 ( 32.8%)    154786 ( 67.2%)     230186 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:23
#Elapsed time = 00:01:23
#Increased memory = -55.29 (MB)
#Total memory = 1365.27 (MB)
#Peak memory = 1526.00 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1367.01 (MB), peak = 1526.00 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 224
#Total wire length = 604825 um.
#Total half perimeter of net bounding box = 531923 um.
#Total wire length on LAYER M1 = 789 um.
#Total wire length on LAYER M2 = 148386 um.
#Total wire length on LAYER M3 = 212760 um.
#Total wire length on LAYER M4 = 140913 um.
#Total wire length on LAYER M5 = 61045 um.
#Total wire length on LAYER M6 = 16356 um.
#Total wire length on LAYER M7 = 13247 um.
#Total wire length on LAYER M8 = 11329 um.
#Total number of vias = 230186
#Total number of multi-cut vias = 154786 ( 67.2%)
#Total number of single cut vias = 75400 ( 32.8%)
#Up-Via Summary (total 230186):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       69261 ( 65.2%)     36984 ( 34.8%)     106245
#  Metal 2        4786 (  5.2%)     86693 ( 94.8%)      91479
#  Metal 3         958 (  4.3%)     21160 ( 95.7%)      22118
#  Metal 4         168 (  2.7%)      6096 ( 97.3%)       6264
#  Metal 5          12 (  0.7%)      1787 ( 99.3%)       1799
#  Metal 6         108 (  8.4%)      1174 ( 91.6%)       1282
#  Metal 7         107 ( 10.7%)       892 ( 89.3%)        999
#-----------------------------------------------------------
#                75400 ( 32.8%)    154786 ( 67.2%)     230186 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Mar 21 03:50:16 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1367.01 (MB), peak = 1526.00 (MB)
#
#Start Post Route Wire Spread.
#Done with 788 horizontal wires in 3 hboxes and 1212 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 224
#Total wire length = 605443 um.
#Total half perimeter of net bounding box = 531923 um.
#Total wire length on LAYER M1 = 789 um.
#Total wire length on LAYER M2 = 148489 um.
#Total wire length on LAYER M3 = 212978 um.
#Total wire length on LAYER M4 = 141144 um.
#Total wire length on LAYER M5 = 61063 um.
#Total wire length on LAYER M6 = 16381 um.
#Total wire length on LAYER M7 = 13256 um.
#Total wire length on LAYER M8 = 11343 um.
#Total number of vias = 230186
#Total number of multi-cut vias = 154786 ( 67.2%)
#Total number of single cut vias = 75400 ( 32.8%)
#Up-Via Summary (total 230186):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       69261 ( 65.2%)     36984 ( 34.8%)     106245
#  Metal 2        4786 (  5.2%)     86693 ( 94.8%)      91479
#  Metal 3         958 (  4.3%)     21160 ( 95.7%)      22118
#  Metal 4         168 (  2.7%)      6096 ( 97.3%)       6264
#  Metal 5          12 (  0.7%)      1787 ( 99.3%)       1799
#  Metal 6         108 (  8.4%)      1174 ( 91.6%)       1282
#  Metal 7         107 ( 10.7%)       892 ( 89.3%)        999
#-----------------------------------------------------------
#                75400 ( 32.8%)    154786 ( 67.2%)     230186 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1413.18 (MB), peak = 1526.00 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 224
#Total wire length = 605443 um.
#Total half perimeter of net bounding box = 531923 um.
#Total wire length on LAYER M1 = 789 um.
#Total wire length on LAYER M2 = 148489 um.
#Total wire length on LAYER M3 = 212978 um.
#Total wire length on LAYER M4 = 141144 um.
#Total wire length on LAYER M5 = 61063 um.
#Total wire length on LAYER M6 = 16381 um.
#Total wire length on LAYER M7 = 13256 um.
#Total wire length on LAYER M8 = 11343 um.
#Total number of vias = 230186
#Total number of multi-cut vias = 154786 ( 67.2%)
#Total number of single cut vias = 75400 ( 32.8%)
#Up-Via Summary (total 230186):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       69261 ( 65.2%)     36984 ( 34.8%)     106245
#  Metal 2        4786 (  5.2%)     86693 ( 94.8%)      91479
#  Metal 3         958 (  4.3%)     21160 ( 95.7%)      22118
#  Metal 4         168 (  2.7%)      6096 ( 97.3%)       6264
#  Metal 5          12 (  0.7%)      1787 ( 99.3%)       1799
#  Metal 6         108 (  8.4%)      1174 ( 91.6%)       1282
#  Metal 7         107 ( 10.7%)       892 ( 89.3%)        999
#-----------------------------------------------------------
#                75400 ( 32.8%)    154786 ( 67.2%)     230186 
#
#
#Start Post Route via swapping..
#60.30% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1375.73 (MB), peak = 1526.00 (MB)
#    number of violations = 0
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1376.35 (MB), peak = 1526.00 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 224
#Total wire length = 605443 um.
#Total half perimeter of net bounding box = 531923 um.
#Total wire length on LAYER M1 = 789 um.
#Total wire length on LAYER M2 = 148489 um.
#Total wire length on LAYER M3 = 212978 um.
#Total wire length on LAYER M4 = 141144 um.
#Total wire length on LAYER M5 = 61063 um.
#Total wire length on LAYER M6 = 16381 um.
#Total wire length on LAYER M7 = 13256 um.
#Total wire length on LAYER M8 = 11343 um.
#Total number of vias = 230186
#Total number of multi-cut vias = 160331 ( 69.7%)
#Total number of single cut vias = 69855 ( 30.3%)
#Up-Via Summary (total 230186):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       67973 ( 64.0%)     38272 ( 36.0%)     106245
#  Metal 2        1623 (  1.8%)     89856 ( 98.2%)      91479
#  Metal 3         120 (  0.5%)     21998 ( 99.5%)      22118
#  Metal 4          36 (  0.6%)      6228 ( 99.4%)       6264
#  Metal 5           3 (  0.2%)      1796 ( 99.8%)       1799
#  Metal 6          45 (  3.5%)      1237 ( 96.5%)       1282
#  Metal 7          55 (  5.5%)       944 ( 94.5%)        999
#-----------------------------------------------------------
#                69855 ( 30.3%)    160331 ( 69.7%)     230186 
#
#detailRoute Statistics:
#Cpu time = 00:01:53
#Elapsed time = 00:01:53
#Increased memory = -45.95 (MB)
#Total memory = 1374.61 (MB)
#Peak memory = 1526.00 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 32408 NETS and 0 SPECIALNETS signatures
#Created 51592 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1375.14 (MB), peak = 1526.00 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1375.38 (MB), peak = 1526.00 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:02:06
#Elapsed time = 00:02:05
#Increased memory = -76.57 (MB)
#Total memory = 1322.52 (MB)
#Peak memory = 1526.00 (MB)
#Number of warnings = 63
#Total number of warnings = 156
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 03:50:44 2025
#
**optDesign ... cpu = 0:04:41, real = 0:04:40, mem = 1630.9M, totSessionCpu=1:14:47 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=51591 and nets=32408 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/core_20797_uebBUg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1630.9M)
Extracted 10.0005% (CPU Time= 0:00:01.0  MEM= 1679.5M)
Extracted 20.0006% (CPU Time= 0:00:01.3  MEM= 1679.5M)
Extracted 30.0004% (CPU Time= 0:00:01.5  MEM= 1679.5M)
Extracted 40.0005% (CPU Time= 0:00:01.7  MEM= 1679.5M)
Extracted 50.0006% (CPU Time= 0:00:01.9  MEM= 1679.5M)
Extracted 60.0005% (CPU Time= 0:00:02.2  MEM= 1679.5M)
Extracted 70.0006% (CPU Time= 0:00:02.6  MEM= 1683.5M)
Extracted 80.0004% (CPU Time= 0:00:03.1  MEM= 1683.5M)
Extracted 90.0005% (CPU Time= 0:00:03.8  MEM= 1683.5M)
Extracted 100% (CPU Time= 0:00:05.2  MEM= 1683.5M)
Number of Extracted Resistors     : 580870
Number of Extracted Ground Cap.   : 571464
Number of Extracted Coupling Cap. : 934244
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1663.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.7  Real Time: 0:00:07.0  MEM: 1663.527M)
**optDesign ... cpu = 0:04:48, real = 0:04:47, mem = 1630.9M, totSessionCpu=1:14:54 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 32408,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1726.48 CPU=0:00:07.3 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/.AAE_V84xpD/.AAE_20797/waveform.data...
*** CDM Built up (cpu=0:00:09.3  real=0:00:10.0  mem= 1726.5M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32408,  7.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1702.52 CPU=0:00:02.1 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 1702.5M) ***
*** Done Building Timing Graph (cpu=0:00:14.7 real=0:00:15.0 totSessionCpu=1:15:09 mem=1702.5M)
**optDesign ... cpu = 0:05:02, real = 0:05:02, mem = 1633.1M, totSessionCpu=1:15:09 **
*** Timing NOT met, worst failing slack is -0.424
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 220 clock nets excluded from IPO operation.
*info: 220 clock nets excluded
*info: 2 special nets excluded.
*info: 241 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.424 TNS Slack -317.471 Density 97.73
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.321|   -0.424|-293.532| -317.471|    97.73%|   0:00:00.0| 1875.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_17_/D   |
|  -0.321|   -0.424|-293.532| -317.471|    97.73%|   0:00:01.0| 1875.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -0.321|   -0.424|-293.532| -317.471|    97.73%|   0:00:00.0| 1875.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_42_/D                                         |
|  -0.321|   -0.424|-293.532| -317.471|    97.73%|   0:00:00.0| 1875.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:01.0 mem=1875.0M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:02.0 real=0:00:02.0 mem=1875.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 220 constrained nets 
Layer 7 has 266 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.5 real=0:00:03.0 mem=1875.0M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:05:09, real = 0:05:08, mem = 1724.1M, totSessionCpu=1:15:15 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1724.07M, totSessionCpu=1:15:16 .
**optDesign ... cpu = 0:05:10, real = 0:05:09, mem = 1724.1M, totSessionCpu=1:15:16 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:11, real = 0:05:10, mem = 1724.1M, totSessionCpu=1:15:17 **
** Profile ** Start :  cpu=0:00:00.0, mem=1781.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1781.3M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 32408,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:06.9 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/.AAE_V84xpD/.AAE_20797/waveform.data...
*** CDM Built up (cpu=0:00:07.8  real=0:00:07.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32408,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:10.8 real=0:00:11.0 totSessionCpu=0:00:51.1 mem=0.0M)
** Profile ** Overall slacks :  cpu=-1:0-4:0-6.0, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:12.3, mem=1781.3M
** Profile ** Total reports :  cpu=0:00:01.0, mem=1726.1M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1726.1M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.424  | -0.321  | -0.424  |
|           TNS (ns):|-317.470 |-293.531 | -23.940 |
|    Violating Paths:|  1982   |  1830   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.072  | -0.072  |  0.000  |
|           TNS (ns):| -4.335  | -4.335  |  0.000  |
|    Violating Paths:|   132   |   132   |    0    |
|          All Paths:|  5110   |  5110   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.516%
       (97.727% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1726.1M
**optDesign ... cpu = 0:05:25, real = 0:05:25, mem = 1724.1M, totSessionCpu=1:15:31 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1673.1M, totSessionCpu=1:15:35 **
#Created 847 library cell signatures
#Created 32408 NETS and 0 SPECIALNETS signatures
#Created 51592 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1397.49 (MB), peak = 1526.00 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1397.49 (MB), peak = 1526.00 (MB)
Begin checking placement ... (start mem=1673.1M, init mem=1673.1M)
*info: Placed = 51591          (Fixed = 73)
*info: Unplaced = 0           
Placement Density:97.73%(168876/172804)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1673.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30237

Instance distribution across the VT partitions:

 LVT : inst = 13311 (44.0%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13311 (44.0%)

 HVT : inst = 16926 (56.0%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16926 (56.0%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=51591 and nets=32408 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/core_20797_uebBUg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1663.1M)
Extracted 10.0005% (CPU Time= 0:00:01.0  MEM= 1711.8M)
Extracted 20.0006% (CPU Time= 0:00:01.3  MEM= 1711.8M)
Extracted 30.0004% (CPU Time= 0:00:01.5  MEM= 1711.8M)
Extracted 40.0005% (CPU Time= 0:00:01.7  MEM= 1711.8M)
Extracted 50.0006% (CPU Time= 0:00:01.9  MEM= 1711.8M)
Extracted 60.0005% (CPU Time= 0:00:02.2  MEM= 1711.8M)
Extracted 70.0006% (CPU Time= 0:00:02.6  MEM= 1715.8M)
Extracted 80.0004% (CPU Time= 0:00:03.1  MEM= 1715.8M)
Extracted 90.0005% (CPU Time= 0:00:03.8  MEM= 1715.8M)
Extracted 100% (CPU Time= 0:00:05.2  MEM= 1715.8M)
Number of Extracted Resistors     : 580870
Number of Extracted Ground Cap.   : 571464
Number of Extracted Coupling Cap. : 934244
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1695.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.7  Real Time: 0:00:07.0  MEM: 1695.746M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32408,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1744.92 CPU=0:00:07.4 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/.AAE_V84xpD/.AAE_20797/waveform.data...
*** CDM Built up (cpu=0:00:08.4  real=0:00:08.0  mem= 1744.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32408,  7.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1720.96 CPU=0:00:02.1 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.2  real=0:00:03.0  mem= 1721.0M) ***
*** Done Building Timing Graph (cpu=0:00:13.3 real=0:00:13.0 totSessionCpu=1:15:58 mem=1721.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=1721.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1721.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1721.0M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1721.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.424  | -0.321  | -0.424  |
|           TNS (ns):|-317.470 |-293.531 | -23.940 |
|    Violating Paths:|  1982   |  1830   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.516%
       (97.727% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1721.0M
**optDesign ... cpu = 0:00:24, real = 0:00:24, mem = 1632.1M, totSessionCpu=1:15:59 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
**INFO: Start fixing DRV (Mem = 1698.84M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 220 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.42 |          0|          0|          0|  97.73  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.42 |          0|          0|          0|  97.73  |   0:00:00.0|    1921.5M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 220 constrained nets 
Layer 7 has 266 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=1921.5M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:31, real = 0:00:31, mem = 1796.9M, totSessionCpu=1:16:06 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1796.89M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1796.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1796.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1806.9M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1806.9M

------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.08min mem=1796.9M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.424  | -0.321  | -0.424  |
|           TNS (ns):|-317.470 |-293.531 | -23.940 |
|    Violating Paths:|  1982   |  1830   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.516%
       (97.727% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1806.9M
**optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 1796.9M, totSessionCpu=1:16:08 **
** Profile ** Start :  cpu=0:00:00.0, mem=1787.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1787.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1787.4M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1787.4M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.424  | -0.321  | -0.424  |
|           TNS (ns):|-317.470 |-293.531 | -23.940 |
|    Violating Paths:|  1982   |  1830   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.516%
       (97.727% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1787.4M
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 1730.1M, totSessionCpu=1:16:10 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 03:52:07 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32406 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#965/32167 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1423.17 (MB), peak = 1526.00 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -0.64 (MB)
#Total memory = 1423.17 (MB)
#Peak memory = 1526.00 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1424.99 (MB), peak = 1526.00 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1424.99 (MB), peak = 1526.00 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 224
#Total wire length = 605443 um.
#Total half perimeter of net bounding box = 531923 um.
#Total wire length on LAYER M1 = 789 um.
#Total wire length on LAYER M2 = 148489 um.
#Total wire length on LAYER M3 = 212978 um.
#Total wire length on LAYER M4 = 141144 um.
#Total wire length on LAYER M5 = 61063 um.
#Total wire length on LAYER M6 = 16381 um.
#Total wire length on LAYER M7 = 13256 um.
#Total wire length on LAYER M8 = 11343 um.
#Total number of vias = 230186
#Total number of multi-cut vias = 160331 ( 69.7%)
#Total number of single cut vias = 69855 ( 30.3%)
#Up-Via Summary (total 230186):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       67973 ( 64.0%)     38272 ( 36.0%)     106245
#  Metal 2        1623 (  1.8%)     89856 ( 98.2%)      91479
#  Metal 3         120 (  0.5%)     21998 ( 99.5%)      22118
#  Metal 4          36 (  0.6%)      6228 ( 99.4%)       6264
#  Metal 5           3 (  0.2%)      1796 ( 99.8%)       1799
#  Metal 6          45 (  3.5%)      1237 ( 96.5%)       1282
#  Metal 7          55 (  5.5%)       944 ( 94.5%)        999
#-----------------------------------------------------------
#                69855 ( 30.3%)    160331 ( 69.7%)     230186 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.09 (MB)
#Total memory = 1423.25 (MB)
#Peak memory = 1526.00 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1424.99 (MB), peak = 1526.00 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 224
#Total wire length = 605443 um.
#Total half perimeter of net bounding box = 531923 um.
#Total wire length on LAYER M1 = 789 um.
#Total wire length on LAYER M2 = 148489 um.
#Total wire length on LAYER M3 = 212978 um.
#Total wire length on LAYER M4 = 141144 um.
#Total wire length on LAYER M5 = 61063 um.
#Total wire length on LAYER M6 = 16381 um.
#Total wire length on LAYER M7 = 13256 um.
#Total wire length on LAYER M8 = 11343 um.
#Total number of vias = 230186
#Total number of multi-cut vias = 160331 ( 69.7%)
#Total number of single cut vias = 69855 ( 30.3%)
#Up-Via Summary (total 230186):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       67973 ( 64.0%)     38272 ( 36.0%)     106245
#  Metal 2        1623 (  1.8%)     89856 ( 98.2%)      91479
#  Metal 3         120 (  0.5%)     21998 ( 99.5%)      22118
#  Metal 4          36 (  0.6%)      6228 ( 99.4%)       6264
#  Metal 5           3 (  0.2%)      1796 ( 99.8%)       1799
#  Metal 6          45 (  3.5%)      1237 ( 96.5%)       1282
#  Metal 7          55 (  5.5%)       944 ( 94.5%)        999
#-----------------------------------------------------------
#                69855 ( 30.3%)    160331 ( 69.7%)     230186 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.00% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1431.45 (MB), peak = 1526.00 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1431.53 (MB), peak = 1526.00 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 224
#Total wire length = 605443 um.
#Total half perimeter of net bounding box = 531923 um.
#Total wire length on LAYER M1 = 789 um.
#Total wire length on LAYER M2 = 148489 um.
#Total wire length on LAYER M3 = 212978 um.
#Total wire length on LAYER M4 = 141144 um.
#Total wire length on LAYER M5 = 61063 um.
#Total wire length on LAYER M6 = 16381 um.
#Total wire length on LAYER M7 = 13256 um.
#Total wire length on LAYER M8 = 11343 um.
#Total number of vias = 230186
#Total number of multi-cut vias = 160331 ( 69.7%)
#Total number of single cut vias = 69855 ( 30.3%)
#Up-Via Summary (total 230186):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       67973 ( 64.0%)     38272 ( 36.0%)     106245
#  Metal 2        1623 (  1.8%)     89856 ( 98.2%)      91479
#  Metal 3         120 (  0.5%)     21998 ( 99.5%)      22118
#  Metal 4          36 (  0.6%)      6228 ( 99.4%)       6264
#  Metal 5           3 (  0.2%)      1796 ( 99.8%)       1799
#  Metal 6          45 (  3.5%)      1237 ( 96.5%)       1282
#  Metal 7          55 (  5.5%)       944 ( 94.5%)        999
#-----------------------------------------------------------
#                69855 ( 30.3%)    160331 ( 69.7%)     230186 
#
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 6.63 (MB)
#Total memory = 1429.80 (MB)
#Peak memory = 1526.00 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 32408 NETS and 0 SPECIALNETS signatures
#Created 51592 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.70 (MB), peak = 1526.00 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.88 (MB), peak = 1526.00 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = -48.13 (MB)
#Total memory = 1412.49 (MB)
#Peak memory = 1526.00 (MB)
#Number of warnings = 1
#Total number of warnings = 157
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 03:52:17 2025
#
**optDesign ... cpu = 0:00:46, real = 0:00:45, mem = 1728.1M, totSessionCpu=1:16:21 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=51591 and nets=32408 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/core_20797_uebBUg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1728.1M)
Extracted 10.0005% (CPU Time= 0:00:01.0  MEM= 1768.8M)
Extracted 20.0006% (CPU Time= 0:00:01.3  MEM= 1768.8M)
Extracted 30.0004% (CPU Time= 0:00:01.5  MEM= 1768.8M)
Extracted 40.0005% (CPU Time= 0:00:01.7  MEM= 1768.8M)
Extracted 50.0006% (CPU Time= 0:00:01.9  MEM= 1768.8M)
Extracted 60.0005% (CPU Time= 0:00:02.2  MEM= 1768.8M)
Extracted 70.0006% (CPU Time= 0:00:02.6  MEM= 1772.8M)
Extracted 80.0004% (CPU Time= 0:00:03.1  MEM= 1772.8M)
Extracted 90.0005% (CPU Time= 0:00:03.8  MEM= 1772.8M)
Extracted 100% (CPU Time= 0:00:05.2  MEM= 1772.8M)
Number of Extracted Resistors     : 580870
Number of Extracted Ground Cap.   : 571464
Number of Extracted Coupling Cap. : 934244
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1760.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.8  Real Time: 0:00:07.0  MEM: 1760.777M)
**optDesign ... cpu = 0:00:53, real = 0:00:52, mem = 1694.8M, totSessionCpu=1:16:28 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 32408,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1786.4 CPU=0:00:07.4 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/.AAE_V84xpD/.AAE_20797/waveform.data...
*** CDM Built up (cpu=0:00:09.3  real=0:00:10.0  mem= 1786.4M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32408,  7.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1762.44 CPU=0:00:02.1 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 1762.4M) ***
*** Done Building Timing Graph (cpu=0:00:14.9 real=0:00:15.0 totSessionCpu=1:16:43 mem=1762.4M)
**optDesign ... cpu = 0:01:08, real = 0:01:07, mem = 1695.7M, totSessionCpu=1:16:43 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:09, real = 0:01:08, mem = 1695.7M, totSessionCpu=1:16:44 **
** Profile ** Start :  cpu=0:00:00.0, mem=1752.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1752.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1752.9M
** Profile ** Total reports :  cpu=0:00:01.5, mem=1697.7M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1697.7M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.424  | -0.321  | -0.424  |
|           TNS (ns):|-317.470 |-293.531 | -23.940 |
|    Violating Paths:|  1982   |  1830   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.516%
       (97.727% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1697.7M
**optDesign ... cpu = 0:01:12, real = 0:01:11, mem = 1695.7M, totSessionCpu=1:16:47 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1661.7M, totSessionCpu=1:16:50 **
**INFO: DRVs not fixed with -incr option
#Created 847 library cell signatures
#Created 32408 NETS and 0 SPECIALNETS signatures
#Created 51592 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1399.27 (MB), peak = 1526.00 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1399.27 (MB), peak = 1526.00 (MB)
Begin checking placement ... (start mem=1661.7M, init mem=1661.7M)
*info: Placed = 51591          (Fixed = 73)
*info: Unplaced = 0           
Placement Density:97.73%(168876/172804)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1661.7M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30237

Instance distribution across the VT partitions:

 LVT : inst = 13311 (44.0%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13311 (44.0%)

 HVT : inst = 16926 (56.0%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16926 (56.0%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=51591 and nets=32408 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/core_20797_uebBUg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1651.6M)
Extracted 10.0005% (CPU Time= 0:00:01.1  MEM= 1716.3M)
Extracted 20.0006% (CPU Time= 0:00:01.4  MEM= 1716.3M)
Extracted 30.0004% (CPU Time= 0:00:01.6  MEM= 1716.3M)
Extracted 40.0005% (CPU Time= 0:00:01.8  MEM= 1716.3M)
Extracted 50.0006% (CPU Time= 0:00:02.0  MEM= 1716.3M)
Extracted 60.0005% (CPU Time= 0:00:02.3  MEM= 1716.3M)
Extracted 70.0006% (CPU Time= 0:00:02.8  MEM= 1720.3M)
Extracted 80.0004% (CPU Time= 0:00:03.2  MEM= 1720.3M)
Extracted 90.0005% (CPU Time= 0:00:04.0  MEM= 1720.3M)
Extracted 100% (CPU Time= 0:00:05.5  MEM= 1720.3M)
Number of Extracted Resistors     : 580870
Number of Extracted Ground Cap.   : 571464
Number of Extracted Coupling Cap. : 934244
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1700.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.1  Real Time: 0:00:07.0  MEM: 1700.316M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32408,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1759.03 CPU=0:00:07.6 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/.AAE_V84xpD/.AAE_20797/waveform.data...
*** CDM Built up (cpu=0:00:08.5  real=0:00:08.0  mem= 1759.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32408,  7.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1735.07 CPU=0:00:02.2 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 1735.1M) ***
*** Done Building Timing Graph (cpu=0:00:13.8 real=0:00:13.0 totSessionCpu=1:17:14 mem=1735.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=1735.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1735.1M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1735.1M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1735.1M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.424  | -0.321  | -0.424  |
|           TNS (ns):|-317.470 |-293.531 | -23.940 |
|    Violating Paths:|  1982   |  1830   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.516%
       (97.727% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1735.1M
**optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 1637.1M, totSessionCpu=1:17:16 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -0.424
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in WNS mode
Info: 220 clock nets excluded from IPO operation.
*info: 220 clock nets excluded
*info: 2 special nets excluded.
*info: 241 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.424 TNS Slack -317.471 Density 97.73
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.321|   -0.424|-293.532| -317.471|    97.73%|   0:00:00.0| 1878.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 0 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.305|   -0.440|-297.054| -323.426|    97.73%|   0:00:06.0| 1886.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.305|   -0.440|-297.054| -323.426|    97.73%|   0:00:01.0| 1886.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.6 real=0:00:07.0 mem=1886.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.6 real=0:00:07.0 mem=1886.8M) ***
** GigaOpt Optimizer WNS Slack -0.440 TNS Slack -323.426 Density 97.73
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 13 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 220 constrained nets 
Layer 7 has 266 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:07.2 real=0:00:07.0 mem=1886.8M) ***
*** Starting refinePlace (1:17:31 mem=1875.8M) ***
Density distribution unevenness ratio = 1.141%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1875.8MB
Summary Report:
Instances move: 0 (out of 30167 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1875.8MB
*** Finished refinePlace (1:17:32 mem=1875.8M) ***
Density distribution unevenness ratio = 1.137%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 220 clock nets excluded from IPO operation.
*info: 220 clock nets excluded
*info: 2 special nets excluded.
*info: 241 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.440 TNS Slack -323.426 Density 97.73
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.305|   -0.440|-297.054| -323.426|    97.73%|   0:00:00.0| 1877.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_17_/D   |
|  -0.305|   -0.440|-296.998| -323.370|    97.73%|   0:00:01.0| 1879.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_17_/D   |
|  -0.305|   -0.440|-296.944| -323.316|    97.73%|   0:00:02.0| 1879.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_47_/D                                           |
|  -0.305|   -0.440|-296.633| -323.005|    97.73%|   0:00:00.0| 1879.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.305|   -0.440|-296.592| -322.964|    97.73%|   0:00:01.0| 1879.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_58_/D                                           |
|  -0.305|   -0.440|-296.547| -322.919|    97.73%|   0:00:01.0| 1879.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
|  -0.305|   -0.440|-296.522| -322.894|    97.74%|   0:00:00.0| 1879.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_24_/D                                           |
|  -0.305|   -0.440|-296.478| -322.849|    97.74%|   0:00:01.0| 1879.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 12 and inserted 31 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.309|   -0.488|-275.073| -309.694|    97.74%|   0:00:14.0| 1921.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_7_/D                                          |
|  -0.309|   -0.488|-274.983| -309.604|    97.74%|   0:00:00.0| 1921.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
|  -0.309|   -0.488|-274.937| -309.558|    97.74%|   0:00:00.0| 1921.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_4_/D                                          |
|  -0.309|   -0.488|-274.913| -309.534|    97.74%|   0:00:00.0| 1921.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_53_/D                                           |
|  -0.309|   -0.488|-273.382| -308.003|    97.74%|   0:00:01.0| 1921.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_39_/D                                         |
|  -0.309|   -0.488|-273.363| -307.984|    97.74%|   0:00:00.0| 1921.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_61_/D                                           |
|  -0.309|   -0.488|-273.318| -307.939|    97.74%|   0:00:01.0| 1921.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_17_/D                                         |
|  -0.309|   -0.488|-273.291| -307.912|    97.74%|   0:00:01.0| 1921.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_47_/D                                         |
|  -0.309|   -0.488|-273.222| -307.843|    97.74%|   0:00:01.0| 1921.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_27_/D                                         |
|  -0.309|   -0.488|-273.163| -307.784|    97.74%|   0:00:01.0| 1921.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_33_/D                                         |
|  -0.309|   -0.488|-273.138| -307.760|    97.74%|   0:00:00.0| 1921.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_16_/D                                         |
|  -0.309|   -0.488|-273.026| -307.647|    97.75%|   0:00:01.0| 1921.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_38_/D                                         |
|  -0.309|   -0.488|-272.911| -307.532|    97.75%|   0:00:00.0| 1921.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_62_/D                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 4 and inserted 3 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.309|   -0.486|-269.696| -304.114|    97.75%|   0:00:10.0| 1927.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.309|   -0.486|-269.449| -303.867|    97.75%|   0:00:01.0| 1927.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_35_/D                                         |
|  -0.309|   -0.486|-269.398| -303.816|    97.75%|   0:00:00.0| 1927.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_18_/D   |
|  -0.309|   -0.486|-269.343| -303.761|    97.75%|   0:00:01.0| 1927.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_18_/D   |
|  -0.309|   -0.486|-269.326| -303.744|    97.75%|   0:00:00.0| 1927.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_6_/D    |
|  -0.309|   -0.486|-269.311| -303.729|    97.75%|   0:00:00.0| 1927.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_6_/D    |
|  -0.309|   -0.486|-269.239| -303.657|    97.75%|   0:00:00.0| 1927.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_11_/D   |
|  -0.309|   -0.486|-269.216| -303.634|    97.75%|   0:00:00.0| 1927.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_11_/D   |
|  -0.309|   -0.486|-269.050| -303.468|    97.76%|   0:00:01.0| 1927.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
|  -0.309|   -0.486|-269.039| -303.457|    97.76%|   0:00:00.0| 1927.4M|   WC_VIEW|  reg2reg| psum_mem_instance/memory0_reg_24_/D                |
|  -0.309|   -0.486|-269.038| -303.457|    97.76%|   0:00:00.0| 1927.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:38.9 real=0:00:39.0 mem=1927.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:39.0 real=0:00:39.0 mem=1927.4M) ***
** GigaOpt Optimizer WNS Slack -0.486 TNS Slack -303.457 Density 97.76
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 23 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 254 constrained nets 
Layer 7 has 266 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:39.5 real=0:00:39.0 mem=1927.4M) ***
*** Starting refinePlace (1:18:17 mem=1908.3M) ***
Density distribution unevenness ratio = 1.123%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1908.3MB
Summary Report:
Instances move: 0 (out of 30227 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1908.3MB
*** Finished refinePlace (1:18:17 mem=1908.3M) ***
Density distribution unevenness ratio = 1.121%
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.309 ns
Total 0 nets layer assigned (0.7).
GigaOpt: setting up router preferences
        design wns: -0.3088
        slack threshold: 1.1112
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 966 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.486 ns
Total 0 nets layer assigned (0.4).
GigaOpt: setting up router preferences
        design wns: -0.4863
        slack threshold: 0.9337
GigaOpt: 2 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 966 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1906.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1906.8M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1906.8M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1906.8M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.486  | -0.309  | -0.486  |
|           TNS (ns):|-303.455 |-269.037 | -34.418 |
|    Violating Paths:|  1905   |  1753   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.572%
       (97.783% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1906.8M
**optDesign ... cpu = 0:01:31, real = 0:01:30, mem = 1741.3M, totSessionCpu=1:18:21 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 03:54:17 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L4_50 connects to NET FE_USKN4357_CTS_192 at location ( 249.300 204.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN4357_CTS_192 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST mac_array_instance/col_idx_7__mac_col_inst/U113 connects to NET mac_array_instance/col_idx_7__mac_col_inst/FE_PSN4333_n19 at location ( 326.100 201.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/FE_PSN4333_n19 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/FE_USKC4309_CTS_51 connects to NET mac_array_instance/FE_USKN4309_CTS_51 at location ( 258.300 372.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/FE_USKN4309_CTS_51 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_USKC4217_CTS_202 connects to NET FE_USKN4217_CTS_202 at location ( 193.100 194.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN4217_CTS_202 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_50 connects to NET CTS_200 at location ( 246.700 203.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_200 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_0_ connects to NET CTS_197 at location ( 304.300 185.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_197 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC4271_CTS_183 connects to NET CTS_183 at location ( 78.500 88.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_183 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_27 connects to NET CTS_174 at location ( 270.900 91.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_28 connects to NET CTS_174 at location ( 242.100 134.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_25 connects to NET CTS_174 at location ( 232.700 131.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_26 connects to NET CTS_174 at location ( 191.900 80.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_23 connects to NET CTS_174 at location ( 191.700 55.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_174 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_26 connects to NET psum_mem_instance/CTS_34 at location ( 194.500 81.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_34 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L4_25 connects to NET CTS_170 at location ( 235.900 131.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_170 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_4 connects to NET CTS_165 at location ( 82.100 307.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_165 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC4296_CTS_161 connects to NET CTS_161 at location ( 78.100 306.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_161 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ connects to NET mac_array_instance/CTS_60 at location ( 138.900 196.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_60 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ connects to NET mac_array_instance/CTS_52 at location ( 338.300 307.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_52 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/FE_USKC4309_CTS_51 connects to NET mac_array_instance/CTS_51 at location ( 261.300 373.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_51 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST mac_array_instance/col_idx_8__mac_col_inst/U35 connects to NET mac_array_instance/FE_OCPN3138_q_temp_489_ at location ( 345.900 108.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/FE_OCPN3138_q_temp_489_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET mac_array_instance/FE_OCPN3081_q_temp_374_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/FE_OCPN2601_q_temp_466_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/FE_OCPN2582_q_temp_483_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/FE_OCPN2394_q_temp_416_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 55 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 73
#  Number of instances deleted (including moved) = 18
#  Number of instances resized = 46
#  Number of instances with pin swaps = 3
#  Total number of placement changes (moved instances are counted twice) = 137
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32461 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#966/32222 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1395.69 (MB), peak = 1585.73 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 77.575 306.100 ) on M1 for NET CTS_161. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 82.250 307.595 ) on M1 for NET CTS_165. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 234.600 131.500 ) on M1 for NET CTS_170. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 192.050 80.795 ) on M1 for NET CTS_174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 191.850 55.595 ) on M1 for NET CTS_174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 242.250 134.795 ) on M1 for NET CTS_174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 271.050 91.595 ) on M1 for NET CTS_174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 232.850 131.195 ) on M1 for NET CTS_174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 77.975 88.300 ) on M1 for NET CTS_183. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 246.800 203.400 ) on M1 for NET CTS_200. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 74.485 214.300 ) on M1 for NET FE_PSN4408_mac_in_45_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 162.285 113.500 ) on M1 for NET FE_PSN4409_mac_in_47_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 149.685 117.100 ) on M1 for NET FE_PSN4411_mac_in_22_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 108.950 120.700 ) on M1 for NET FE_PSN4412_mac_in_35_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 233.485 194.500 ) on M1 for NET FE_PSN4418_pmem_in_104_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 299.620 28.915 ) on M1 for NET FE_PSN4420_pmem_in_144_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 86.150 406.900 ) on M1 for NET FE_PSN4421_pmem_in_45_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 286.300 46.915 ) on M1 for NET FE_PSN4422_pmem_in_135_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 55.955 50.500 ) on M1 for NET FE_PSN4423_pmem_in_7_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 268.950 196.300 ) on M1 for NET FE_PSN4424_pmem_in_110_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#246 routed nets are extracted.
#    163 (0.50%) extracted nets are partially routed.
#31942 routed nets are imported.
#34 (0.10%) nets are without wires.
#241 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 32463.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 163
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 21 03:54:21 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 21 03:54:23 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2090          79       21170    91.24%
#  Metal 2        V        2103          84       21170     1.47%
#  Metal 3        H        2169           0       21170     0.29%
#  Metal 4        V        1490         697       21170     4.08%
#  Metal 5        H        2169           0       21170     0.00%
#  Metal 6        V        2187           0       21170     0.00%
#  Metal 7        H         542           0       21170     0.00%
#  Metal 8        V         547           0       21170     0.00%
#  --------------------------------------------------------------
#  Total                  13297       4.92%  169360    12.14%
#
#  260 nets (0.80%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1397.12 (MB), peak = 1585.73 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1402.34 (MB), peak = 1585.73 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.10 (MB), peak = 1585.73 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 241 (skipped).
#Total number of routable nets = 32222.
#Total number of nets in the design = 32463.
#
#197 routable nets have only global wires.
#32025 routable nets have only detail routed wires.
#76 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#508 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 65                 11             121  
#-------------------------------------------------------------------
#        Total                 65                 11             121  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                260                324           31638  
#-------------------------------------------------------------------
#        Total                260                324           31638  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     11(0.05%)      5(0.02%)   (0.08%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     11(0.01%)      5(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.02% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 260
#Total wire length = 606333 um.
#Total half perimeter of net bounding box = 532863 um.
#Total wire length on LAYER M1 = 789 um.
#Total wire length on LAYER M2 = 148562 um.
#Total wire length on LAYER M3 = 213433 um.
#Total wire length on LAYER M4 = 141522 um.
#Total wire length on LAYER M5 = 61048 um.
#Total wire length on LAYER M6 = 16381 um.
#Total wire length on LAYER M7 = 13256 um.
#Total wire length on LAYER M8 = 11343 um.
#Total number of vias = 230461
#Total number of multi-cut vias = 160250 ( 69.5%)
#Total number of single cut vias = 70211 ( 30.5%)
#Up-Via Summary (total 230461):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68093 ( 64.0%)     38242 ( 36.0%)     106335
#  Metal 2        1756 (  1.9%)     89823 ( 98.1%)      91579
#  Metal 3         221 (  1.0%)     21985 ( 99.0%)      22206
#  Metal 4          38 (  0.6%)      6223 ( 99.4%)       6261
#  Metal 5           3 (  0.2%)      1796 ( 99.8%)       1799
#  Metal 6          45 (  3.5%)      1237 ( 96.5%)       1282
#  Metal 7          55 (  5.5%)       944 ( 94.5%)        999
#-----------------------------------------------------------
#                70211 ( 30.5%)    160250 ( 69.5%)     230461 
#
#Total number of involved priority nets 65
#Maximum src to sink distance for priority net 184.8
#Average of max src_to_sink distance for priority net 36.6
#Average of ave src_to_sink distance for priority net 27.2
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1419.15 (MB), peak = 1585.73 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1397.01 (MB), peak = 1585.73 (MB)
#Start Track Assignment.
#Done with 85 horizontal wires in 2 hboxes and 79 vertical wires in 2 hboxes.
#Done with 7 horizontal wires in 2 hboxes and 10 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 260
#Total wire length = 606409 um.
#Total half perimeter of net bounding box = 532863 um.
#Total wire length on LAYER M1 = 816 um.
#Total wire length on LAYER M2 = 148564 um.
#Total wire length on LAYER M3 = 213476 um.
#Total wire length on LAYER M4 = 141524 um.
#Total wire length on LAYER M5 = 61048 um.
#Total wire length on LAYER M6 = 16381 um.
#Total wire length on LAYER M7 = 13256 um.
#Total wire length on LAYER M8 = 11343 um.
#Total number of vias = 230458
#Total number of multi-cut vias = 160250 ( 69.5%)
#Total number of single cut vias = 70208 ( 30.5%)
#Up-Via Summary (total 230458):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68093 ( 64.0%)     38242 ( 36.0%)     106335
#  Metal 2        1754 (  1.9%)     89823 ( 98.1%)      91577
#  Metal 3         220 (  1.0%)     21985 ( 99.0%)      22205
#  Metal 4          38 (  0.6%)      6223 ( 99.4%)       6261
#  Metal 5           3 (  0.2%)      1796 ( 99.8%)       1799
#  Metal 6          45 (  3.5%)      1237 ( 96.5%)       1282
#  Metal 7          55 (  5.5%)       944 ( 94.5%)        999
#-----------------------------------------------------------
#                70208 ( 30.5%)    160250 ( 69.5%)     230458 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1456.61 (MB), peak = 1585.73 (MB)
#
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 60.72 (MB)
#Total memory = 1456.61 (MB)
#Peak memory = 1585.73 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.0% of the total area was rechecked for DRC, and 17.4% required routing.
#    number of violations = 24
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1            3        1        6        1        2       13
#	M2            5        4        2        0        0       11
#	Totals        8        5        8        1        2       24
#119 out of 51646 instances need to be verified(marked ipoed).
#7.7% of the total area is being checked for drcs
#7.7% of the total area was checked
#    number of violations = 109
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1           37        8       32       18        2       97
#	M2            5        5        2        0        0       12
#	Totals       42       13       34       18        2      109
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1470.91 (MB), peak = 1585.73 (MB)
#start 1st optimization iteration ...
#    number of violations = 37
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1           15        4        7        9       35
#	M2            0        0        2        0        2
#	Totals       15        4        9        9       37
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1434.51 (MB), peak = 1585.73 (MB)
#start 2nd optimization iteration ...
#    number of violations = 41
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1           15        4        7        9        0       35
#	M2            2        0        1        2        1        6
#	Totals       17        4        8       11        1       41
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1439.03 (MB), peak = 1585.73 (MB)
#start 3rd optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0
#	M2            1        1        2        1        5
#	Totals        1        1        2        1        5
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1438.55 (MB), peak = 1585.73 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1438.85 (MB), peak = 1585.73 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 260
#Total wire length = 606234 um.
#Total half perimeter of net bounding box = 532863 um.
#Total wire length on LAYER M1 = 785 um.
#Total wire length on LAYER M2 = 148410 um.
#Total wire length on LAYER M3 = 213467 um.
#Total wire length on LAYER M4 = 141563 um.
#Total wire length on LAYER M5 = 61060 um.
#Total wire length on LAYER M6 = 16380 um.
#Total wire length on LAYER M7 = 13232 um.
#Total wire length on LAYER M8 = 11338 um.
#Total number of vias = 230790
#Total number of multi-cut vias = 159623 ( 69.2%)
#Total number of single cut vias = 71167 ( 30.8%)
#Up-Via Summary (total 230790):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68233 ( 64.2%)     38130 ( 35.8%)     106363
#  Metal 2        2309 (  2.5%)     89450 ( 97.5%)      91759
#  Metal 3         415 (  1.9%)     21899 ( 98.1%)      22314
#  Metal 4          70 (  1.1%)      6200 ( 98.9%)       6270
#  Metal 5           9 (  0.5%)      1793 ( 99.5%)       1802
#  Metal 6          65 (  5.1%)      1218 ( 94.9%)       1283
#  Metal 7          66 (  6.6%)       933 ( 93.4%)        999
#-----------------------------------------------------------
#                71167 ( 30.8%)    159623 ( 69.2%)     230790 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:23
#Elapsed time = 00:00:23
#Increased memory = -49.81 (MB)
#Total memory = 1406.80 (MB)
#Peak memory = 1585.73 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1408.54 (MB), peak = 1585.73 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 260
#Total wire length = 606234 um.
#Total half perimeter of net bounding box = 532863 um.
#Total wire length on LAYER M1 = 785 um.
#Total wire length on LAYER M2 = 148410 um.
#Total wire length on LAYER M3 = 213467 um.
#Total wire length on LAYER M4 = 141563 um.
#Total wire length on LAYER M5 = 61060 um.
#Total wire length on LAYER M6 = 16380 um.
#Total wire length on LAYER M7 = 13232 um.
#Total wire length on LAYER M8 = 11338 um.
#Total number of vias = 230790
#Total number of multi-cut vias = 159623 ( 69.2%)
#Total number of single cut vias = 71167 ( 30.8%)
#Up-Via Summary (total 230790):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68233 ( 64.2%)     38130 ( 35.8%)     106363
#  Metal 2        2309 (  2.5%)     89450 ( 97.5%)      91759
#  Metal 3         415 (  1.9%)     21899 ( 98.1%)      22314
#  Metal 4          70 (  1.1%)      6200 ( 98.9%)       6270
#  Metal 5           9 (  0.5%)      1793 ( 99.5%)       1802
#  Metal 6          65 (  5.1%)      1218 ( 94.9%)       1283
#  Metal 7          66 (  6.6%)       933 ( 93.4%)        999
#-----------------------------------------------------------
#                71167 ( 30.8%)    159623 ( 69.2%)     230790 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#20.73% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1413.16 (MB), peak = 1585.73 (MB)
#    number of violations = 0
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1413.64 (MB), peak = 1585.73 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 260
#Total wire length = 606234 um.
#Total half perimeter of net bounding box = 532863 um.
#Total wire length on LAYER M1 = 785 um.
#Total wire length on LAYER M2 = 148410 um.
#Total wire length on LAYER M3 = 213467 um.
#Total wire length on LAYER M4 = 141563 um.
#Total wire length on LAYER M5 = 61060 um.
#Total wire length on LAYER M6 = 16380 um.
#Total wire length on LAYER M7 = 13232 um.
#Total wire length on LAYER M8 = 11338 um.
#Total number of vias = 230790
#Total number of multi-cut vias = 160863 ( 69.7%)
#Total number of single cut vias = 69927 ( 30.3%)
#Up-Via Summary (total 230790):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68045 ( 64.0%)     38318 ( 36.0%)     106363
#  Metal 2        1633 (  1.8%)     90126 ( 98.2%)      91759
#  Metal 3         121 (  0.5%)     22193 ( 99.5%)      22314
#  Metal 4          33 (  0.5%)      6237 ( 99.5%)       6270
#  Metal 5           2 (  0.1%)      1800 ( 99.9%)       1802
#  Metal 6          42 (  3.3%)      1241 ( 96.7%)       1283
#  Metal 7          51 (  5.1%)       948 ( 94.9%)        999
#-----------------------------------------------------------
#                69927 ( 30.3%)    160863 ( 69.7%)     230790 
#
#detailRoute Statistics:
#Cpu time = 00:00:37
#Elapsed time = 00:00:37
#Increased memory = -44.71 (MB)
#Total memory = 1411.90 (MB)
#Peak memory = 1585.73 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 32463 NETS and 0 SPECIALNETS signatures
#Created 51647 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1416.27 (MB), peak = 1585.73 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1416.46 (MB), peak = 1585.73 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:50
#Elapsed time = 00:00:50
#Increased memory = -78.87 (MB)
#Total memory = 1368.00 (MB)
#Peak memory = 1585.73 (MB)
#Number of warnings = 63
#Total number of warnings = 220
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 03:55:06 2025
#
**optDesign ... cpu = 0:02:21, real = 0:02:19, mem = 1701.2M, totSessionCpu=1:19:11 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=51646 and nets=32463 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/core_20797_uebBUg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1701.2M)
Extracted 10.0004% (CPU Time= 0:00:01.1  MEM= 1741.9M)
Extracted 20.0005% (CPU Time= 0:00:01.4  MEM= 1741.9M)
Extracted 30.0006% (CPU Time= 0:00:01.6  MEM= 1741.9M)
Extracted 40.0004% (CPU Time= 0:00:01.8  MEM= 1741.9M)
Extracted 50.0005% (CPU Time= 0:00:02.0  MEM= 1741.9M)
Extracted 60.0006% (CPU Time= 0:00:02.3  MEM= 1741.9M)
Extracted 70.0004% (CPU Time= 0:00:02.7  MEM= 1745.9M)
Extracted 80.0005% (CPU Time= 0:00:03.2  MEM= 1745.9M)
Extracted 90.0006% (CPU Time= 0:00:03.9  MEM= 1745.9M)
Extracted 100% (CPU Time= 0:00:05.3  MEM= 1745.9M)
Number of Extracted Resistors     : 581730
Number of Extracted Ground Cap.   : 572205
Number of Extracted Coupling Cap. : 935792
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1733.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.9  Real Time: 0:00:06.0  MEM: 1733.902M)
**optDesign ... cpu = 0:02:28, real = 0:02:26, mem = 1699.2M, totSessionCpu=1:19:18 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 32463,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1792.35 CPU=0:00:07.4 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/.AAE_V84xpD/.AAE_20797/waveform.data...
*** CDM Built up (cpu=0:00:09.5  real=0:00:09.0  mem= 1792.4M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32463,  7.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1768.39 CPU=0:00:02.0 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 1768.4M) ***
*** Done Building Timing Graph (cpu=0:00:14.9 real=0:00:15.0 totSessionCpu=1:19:33 mem=1768.4M)
**optDesign ... cpu = 0:02:43, real = 0:02:41, mem = 1697.0M, totSessionCpu=1:19:33 **
*** Timing NOT met, worst failing slack is -0.472
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 254 clock nets excluded from IPO operation.
*info: 254 clock nets excluded
*info: 2 special nets excluded.
*info: 241 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.471 TNS Slack -304.916 Density 97.78
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.314|   -0.471|-270.949| -304.916|    97.78%|   0:00:00.0| 1928.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_17_/D   |
|  -0.314|   -0.472|-270.949| -304.916|    97.78%|   0:00:01.0| 1928.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_17_/D                                           |
|  -0.314|   -0.472|-270.949| -304.916|    97.78%|   0:00:01.0| 1928.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_7_/D    |
|  -0.314|   -0.471|-270.949| -304.916|    97.78%|   0:00:00.0| 1928.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=1928.0M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:02.0 mem=1928.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 254 constrained nets 
Layer 7 has 266 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.5 real=0:00:02.0 mem=1928.0M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:02:49, real = 0:02:48, mem = 1779.0M, totSessionCpu=1:19:40 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=1779.00M, totSessionCpu=1:19:40 .
**optDesign ... cpu = 0:02:50, real = 0:02:48, mem = 1779.0M, totSessionCpu=1:19:40 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1306.45MB/1306.45MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1306.77MB/1306.77MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1306.82MB/1306.82MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 03:55:36 (2025-Mar-21 10:55:36 GMT)
2025-Mar-21 03:55:36 (2025-Mar-21 10:55:36 GMT): 10%
2025-Mar-21 03:55:36 (2025-Mar-21 10:55:36 GMT): 20%
2025-Mar-21 03:55:36 (2025-Mar-21 10:55:36 GMT): 30%
2025-Mar-21 03:55:36 (2025-Mar-21 10:55:36 GMT): 40%
2025-Mar-21 03:55:36 (2025-Mar-21 10:55:36 GMT): 50%
2025-Mar-21 03:55:36 (2025-Mar-21 10:55:36 GMT): 60%
2025-Mar-21 03:55:36 (2025-Mar-21 10:55:36 GMT): 70%
2025-Mar-21 03:55:36 (2025-Mar-21 10:55:36 GMT): 80%
2025-Mar-21 03:55:36 (2025-Mar-21 10:55:36 GMT): 90%

Finished Levelizing
2025-Mar-21 03:55:37 (2025-Mar-21 10:55:37 GMT)

Starting Activity Propagation
2025-Mar-21 03:55:37 (2025-Mar-21 10:55:37 GMT)
2025-Mar-21 03:55:37 (2025-Mar-21 10:55:37 GMT): 10%
2025-Mar-21 03:55:37 (2025-Mar-21 10:55:37 GMT): 20%

Finished Activity Propagation
2025-Mar-21 03:55:38 (2025-Mar-21 10:55:38 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1308.09MB/1308.09MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 03:55:38 (2025-Mar-21 10:55:38 GMT)
 ... Calculating switching power
2025-Mar-21 03:55:38 (2025-Mar-21 10:55:38 GMT): 10%
2025-Mar-21 03:55:38 (2025-Mar-21 10:55:38 GMT): 20%
2025-Mar-21 03:55:38 (2025-Mar-21 10:55:38 GMT): 30%
2025-Mar-21 03:55:38 (2025-Mar-21 10:55:38 GMT): 40%
2025-Mar-21 03:55:38 (2025-Mar-21 10:55:38 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 03:55:39 (2025-Mar-21 10:55:39 GMT): 60%
2025-Mar-21 03:55:39 (2025-Mar-21 10:55:39 GMT): 70%
2025-Mar-21 03:55:40 (2025-Mar-21 10:55:40 GMT): 80%
2025-Mar-21 03:55:40 (2025-Mar-21 10:55:40 GMT): 90%

Finished Calculating power
2025-Mar-21 03:55:41 (2025-Mar-21 10:55:41 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1309.16MB/1309.16MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1309.16MB/1309.16MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1309.19MB/1309.19MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 03:55:41 (2025-Mar-21 10:55:41 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       79.46479503 	   64.8248%
Total Switching Power:      41.67851987 	   34.0000%
Total Leakage Power:         1.44061908 	    1.1752%
Total Power:               122.58393406
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          40.1       2.823       0.291       43.21       35.25
Macro                                  0           0      0.1508      0.1508       0.123
IO                                     0           0           0           0           0
Combinational                      35.39       31.12      0.9715       67.48       55.05
Clock (Combinational)              3.974       7.736     0.02738       11.74       9.575
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              79.46       41.68       1.441       122.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      79.46       41.68       1.441       122.6         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.974       7.736     0.02738       11.74       9.575
-----------------------------------------------------------------------------------------
Total                              3.974       7.736     0.02738       11.74       9.575
-----------------------------------------------------------------------------------------
Total leakage power = 1.44062 mW
Cell usage statistics:  
Library tcbn65gpluswc , 51646 cells ( 100.000000%) , 1.44062 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1309.98MB/1309.98MB)


Output file is ./timingReports/core_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:02:55, real = 0:02:54, mem = 1779.0M, totSessionCpu=1:19:45 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:56, real = 0:02:55, mem = 1779.0M, totSessionCpu=1:19:47 **
** Profile ** Start :  cpu=0:00:00.0, mem=1836.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1836.2M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1836.2M
** Profile ** Total reports :  cpu=0:00:01.4, mem=1781.0M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1781.0M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.471  | -0.314  | -0.471  |
|           TNS (ns):|-304.916 |-270.949 | -33.968 |
|    Violating Paths:|  1916   |  1764   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.572%
       (97.783% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1781.0M
**optDesign ... cpu = 0:02:59, real = 0:02:58, mem = 1779.0M, totSessionCpu=1:19:50 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.20797 in route.enc.dat/scheduling_file.cts
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:02.0 mem=1779.0M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1723.5) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 26.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 5
  Overlap     : 0
End Summary

  Verification Complete : 5 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:25.9  MEM: 318.9M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Mar 21 03:56:16 2025

Design Name: core
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (437.4000, 434.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 03:56:16 **** Processed 5000 nets.
**** 03:56:17 **** Processed 10000 nets.
**** 03:56:17 **** Processed 15000 nets.
**** 03:56:17 **** Processed 20000 nets.
**** 03:56:17 **** Processed 25000 nets.
**** 03:56:18 **** Processed 30000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Mar 21 03:56:18 2025
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.1  MEM: -0.363M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile core.post_route.power.rpt

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1822.56MB/1822.56MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1822.56MB/1822.56MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1822.56MB/1822.56MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 03:56:20 (2025-Mar-21 10:56:20 GMT)
2025-Mar-21 03:56:20 (2025-Mar-21 10:56:20 GMT): 10%
2025-Mar-21 03:56:20 (2025-Mar-21 10:56:20 GMT): 20%
2025-Mar-21 03:56:20 (2025-Mar-21 10:56:20 GMT): 30%
2025-Mar-21 03:56:20 (2025-Mar-21 10:56:20 GMT): 40%
2025-Mar-21 03:56:20 (2025-Mar-21 10:56:20 GMT): 50%
2025-Mar-21 03:56:20 (2025-Mar-21 10:56:20 GMT): 60%
2025-Mar-21 03:56:20 (2025-Mar-21 10:56:20 GMT): 70%
2025-Mar-21 03:56:20 (2025-Mar-21 10:56:20 GMT): 80%
2025-Mar-21 03:56:20 (2025-Mar-21 10:56:20 GMT): 90%

Finished Levelizing
2025-Mar-21 03:56:21 (2025-Mar-21 10:56:21 GMT)

Starting Activity Propagation
2025-Mar-21 03:56:21 (2025-Mar-21 10:56:21 GMT)
2025-Mar-21 03:56:21 (2025-Mar-21 10:56:21 GMT): 10%
2025-Mar-21 03:56:21 (2025-Mar-21 10:56:21 GMT): 20%

Finished Activity Propagation
2025-Mar-21 03:56:22 (2025-Mar-21 10:56:22 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1822.56MB/1822.56MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 03:56:22 (2025-Mar-21 10:56:22 GMT)
 ... Calculating switching power
2025-Mar-21 03:56:22 (2025-Mar-21 10:56:22 GMT): 10%
2025-Mar-21 03:56:22 (2025-Mar-21 10:56:22 GMT): 20%
2025-Mar-21 03:56:22 (2025-Mar-21 10:56:22 GMT): 30%
2025-Mar-21 03:56:22 (2025-Mar-21 10:56:22 GMT): 40%
2025-Mar-21 03:56:22 (2025-Mar-21 10:56:22 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 03:56:23 (2025-Mar-21 10:56:23 GMT): 60%
2025-Mar-21 03:56:23 (2025-Mar-21 10:56:23 GMT): 70%
2025-Mar-21 03:56:24 (2025-Mar-21 10:56:24 GMT): 80%
2025-Mar-21 03:56:24 (2025-Mar-21 10:56:24 GMT): 90%

Finished Calculating power
2025-Mar-21 03:56:25 (2025-Mar-21 10:56:25 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1822.73MB/1822.73MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1822.73MB/1822.73MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1822.73MB/1822.73MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       79.46479503 	   64.8248%
Total Switching Power:      41.67851987 	   34.0000%
Total Leakage Power:         1.44061908 	    1.1752%
Total Power:               122.58393406
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1822.73MB/1822.73MB)


Output file is core.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile core.post_route.summary.rpt
Start to collect the design information.
Build netlist information for Cell core.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file core.post_route.summary.rpt.
<CMD> streamOut core.gds2
Parse map file...
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          51646

Ports/Pins                           386
    metal layer M3                   386

Nets                              350042
    metal layer M1                  1535
    metal layer M2                185273
    metal layer M3                112682
    metal layer M4                 37324
    metal layer M5                  8242
    metal layer M6                  1925
    metal layer M7                  2100
    metal layer M8                   961

    Via Instances                 230790

Special Nets                         742
    metal layer M1                   696
    metal layer M2                     3
    metal layer M4                    43

    Via Instances                  15980

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                               32603
    metal layer M1                   579
    metal layer M2                 26011
    metal layer M3                  5664
    metal layer M4                   297
    metal layer M5                    33
    metal layer M6                     4
    metal layer M7                     9
    metal layer M8                     6


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract core.lef
<CMD> defOut -netlist -routing core.def
Writing DEF file 'core.def', current time is Fri Mar 21 03:56:26 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'core.def' is written, current time is Fri Mar 21 03:56:27 2025 ...
<CMD> saveNetlist core.pnr.v
Writing Netlist "core.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/.mmmckjPpWA/modes/CON/CON.sdc' ...
Current (total cpu=1:20:31, real=1:20:49, peak res=1210.4M, current mem=1717.8M)
core
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=961.6M, current mem=1727.5M)
Current (total cpu=1:20:31, real=1:20:49, peak res=1210.4M, current mem=1727.5M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 32463,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1849.16 CPU=0:00:07.8 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/.AAE_KSqAAf/.AAE_20797/waveform.data...
*** CDM Built up (cpu=0:00:09.9  real=0:00:10.0  mem= 1849.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 32463,  7.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1817.15 CPU=0:00:03.4 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:03.5  real=0:00:04.0  mem= 1817.2M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
TAMODEL Cpu User Time =    8.5 sec
TAMODEL Memory Usage  =   17.5 MB
<CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 32463,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1866.7 CPU=0:00:07.7 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/.AAE_KSqAAf/.AAE_20797/waveform.data...
*** CDM Built up (cpu=0:00:09.1  real=0:00:09.0  mem= 1866.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 32463,  7.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1834.7 CPU=0:00:03.4 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:03.5  real=0:00:04.0  mem= 1834.7M) ***
<CMD> setAnalysisMode -hold
**WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
<CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/.mmmctiJC7J/modes/CON/CON.sdc' ...
Current (total cpu=1:21:12, real=1:21:30, peak res=1210.4M, current mem=1703.0M)
core
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=968.1M, current mem=1712.7M)
Current (total cpu=1:21:12, real=1:21:30, peak res=1210.4M, current mem=1712.7M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=51646 and nets=32463 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/core_20797_uebBUg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1737.3M)
Extracted 10.0004% (CPU Time= 0:00:01.0  MEM= 1810.0M)
Extracted 20.0005% (CPU Time= 0:00:01.3  MEM= 1810.0M)
Extracted 30.0006% (CPU Time= 0:00:01.4  MEM= 1810.0M)
Extracted 40.0004% (CPU Time= 0:00:01.6  MEM= 1810.0M)
Extracted 50.0005% (CPU Time= 0:00:01.8  MEM= 1810.0M)
Extracted 60.0006% (CPU Time= 0:00:02.0  MEM= 1810.0M)
Extracted 70.0004% (CPU Time= 0:00:02.4  MEM= 1814.0M)
Extracted 80.0005% (CPU Time= 0:00:02.8  MEM= 1814.0M)
Extracted 90.0006% (CPU Time= 0:00:03.4  MEM= 1814.0M)
Extracted 100% (CPU Time= 0:00:04.8  MEM= 1814.0M)
Number of Extracted Resistors     : 581730
Number of Extracted Ground Cap.   : 572205
Number of Extracted Coupling Cap. : 935764
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1802.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.3  Real Time: 0:00:06.0  MEM: 1801.996M)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO-618: Total number of nets in the design is 32463,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1881.46 CPU=0:00:07.2 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/.AAE_1GxCxS/.AAE_20797/waveform.data...
*** CDM Built up (cpu=0:00:15.8  real=0:00:16.0  mem= 1881.5M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 32463,  0.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1849.46 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1849.5M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
TAMODEL Cpu User Time =    8.7 sec
TAMODEL Memory Usage  = 17592186044411.8 MB
<CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 32463,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1877.24 CPU=0:00:06.9 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/.AAE_1GxCxS/.AAE_20797/waveform.data...
*** CDM Built up (cpu=0:00:08.3  real=0:00:08.0  mem= 1877.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 32463,  0.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1845.24 CPU=0:00:00.5 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1845.2M) ***
invalid command name "expr{(4899%60)}"
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1837.2) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 27.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 5
  Overlap     : 0
End Summary

  Verification Complete : 5 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:26.5  MEM: 136.8M)

<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1872.5M, totSessionCpu=2:47:38 **
*** Changing analysis mode to setup ***
#Created 847 library cell signatures
#Created 32463 NETS and 0 SPECIALNETS signatures
#Created 51647 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1351.21 (MB), peak = 1823.61 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1351.33 (MB), peak = 1823.61 (MB)
Begin checking placement ... (start mem=1865.0M, init mem=1865.0M)
*info: Placed = 51646          (Fixed = 65)
*info: Unplaced = 0           
Placement Density:97.78%(168973/172804)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1865.0M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (BC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = BC_VIEW
Number of VT partitions  = 1
Standard cells in design = 811
Instances in design      = 30292

Instance distribution across the VT partitions:

 LVT : inst = 13397 (44.2%), cells = 335 (41%)
   Lib tcbn65gplusbc        : inst = 13397 (44.2%)

 HVT : inst = 16895 (55.8%), cells = 457 (56%)
   Lib tcbn65gplusbc        : inst = 16895 (55.8%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=51646 and nets=32463 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/core_20797_uebBUg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1863.0M)
Extracted 10.0004% (CPU Time= 0:00:01.0  MEM= 1927.6M)
Extracted 20.0005% (CPU Time= 0:00:01.2  MEM= 1927.6M)
Extracted 30.0006% (CPU Time= 0:00:01.4  MEM= 1927.6M)
Extracted 40.0004% (CPU Time= 0:00:01.6  MEM= 1927.6M)
Extracted 50.0005% (CPU Time= 0:00:01.7  MEM= 1927.6M)
Extracted 60.0006% (CPU Time= 0:00:02.0  MEM= 1927.6M)
Extracted 70.0004% (CPU Time= 0:00:02.4  MEM= 1931.6M)
Extracted 80.0005% (CPU Time= 0:00:02.8  MEM= 1931.6M)
Extracted 90.0006% (CPU Time= 0:00:03.4  MEM= 1931.6M)
Extracted 100% (CPU Time= 0:00:04.9  MEM= 1931.6M)
Number of Extracted Resistors     : 581730
Number of Extracted Ground Cap.   : 572205
Number of Extracted Coupling Cap. : 935764
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1911.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.4  Real Time: 0:00:07.0  MEM: 1911.621M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
*** Calculating scaling factor for WC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 32463,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2002.57 CPU=0:00:06.9 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/.AAE_1GxCxS/.AAE_20797/waveform.data...
*** CDM Built up (cpu=0:00:08.3  real=0:00:09.0  mem= 2002.6M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32463,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1978.61 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1978.6M) ***
*** Done Building Timing Graph (cpu=0:00:11.0 real=0:00:11.0 totSessionCpu=2:47:56 mem=1978.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=1978.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1978.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1978.6M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1978.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.213  |  0.434  |  0.213  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.572%
       (97.783% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1978.6M
**optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 1878.5M, totSessionCpu=2:47:58 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
**INFO: Start fixing DRV (Mem = 1935.29M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 254 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.21 |          0|          0|          0|  97.78  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.21 |          0|          0|          0|  97.78  |   0:00:00.0|    2167.0M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 254 constrained nets 
Layer 7 has 266 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:02.0 mem=2167.0M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:26, real = 0:00:27, mem = 2015.3M, totSessionCpu=2:48:04 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 2015.30M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2015.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=2015.3M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2023.3M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2023.3M

------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=2015.3M)                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.213  |  0.434  |  0.213  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.572%
       (97.783% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2023.3M
**optDesign ... cpu = 0:00:28, real = 0:00:29, mem = 2013.3M, totSessionCpu=2:48:05 **
** Profile ** Start :  cpu=0:00:00.0, mem=2003.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=2003.8M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2003.8M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2003.8M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.213  |  0.434  |  0.213  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.572%
       (97.783% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2003.8M
**optDesign ... cpu = 0:00:30, real = 0:00:31, mem = 1944.5M, totSessionCpu=2:48:08 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 11:46:26 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32461 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#966/32222 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1454.46 (MB), peak = 1823.61 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -0.43 (MB)
#Total memory = 1454.46 (MB)
#Peak memory = 1823.61 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 5
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            5        5
#	Totals        5        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1455.92 (MB), peak = 1823.61 (MB)
#start 1st optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         EOLSpc   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1470.96 (MB), peak = 1823.61 (MB)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1481.59 (MB), peak = 1823.61 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 260
#Total wire length = 606236 um.
#Total half perimeter of net bounding box = 532863 um.
#Total wire length on LAYER M1 = 785 um.
#Total wire length on LAYER M2 = 148410 um.
#Total wire length on LAYER M3 = 213468 um.
#Total wire length on LAYER M4 = 141563 um.
#Total wire length on LAYER M5 = 61060 um.
#Total wire length on LAYER M6 = 16380 um.
#Total wire length on LAYER M7 = 13232 um.
#Total wire length on LAYER M8 = 11338 um.
#Total number of vias = 230788
#Total number of multi-cut vias = 160861 ( 69.7%)
#Total number of single cut vias = 69927 ( 30.3%)
#Up-Via Summary (total 230788):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68045 ( 64.0%)     38318 ( 36.0%)     106363
#  Metal 2        1633 (  1.8%)     90124 ( 98.2%)      91757
#  Metal 3         121 (  0.5%)     22193 ( 99.5%)      22314
#  Metal 4          33 (  0.5%)      6237 ( 99.5%)       6270
#  Metal 5           2 (  0.1%)      1800 ( 99.9%)       1802
#  Metal 6          42 (  3.3%)      1241 ( 96.7%)       1283
#  Metal 7          51 (  5.1%)       948 ( 94.9%)        999
#-----------------------------------------------------------
#                69927 ( 30.3%)    160861 ( 69.7%)     230788 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 4.94 (MB)
#Total memory = 1459.39 (MB)
#Peak memory = 1823.61 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1461.31 (MB), peak = 1823.61 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 260
#Total wire length = 606236 um.
#Total half perimeter of net bounding box = 532863 um.
#Total wire length on LAYER M1 = 785 um.
#Total wire length on LAYER M2 = 148410 um.
#Total wire length on LAYER M3 = 213468 um.
#Total wire length on LAYER M4 = 141563 um.
#Total wire length on LAYER M5 = 61060 um.
#Total wire length on LAYER M6 = 16380 um.
#Total wire length on LAYER M7 = 13232 um.
#Total wire length on LAYER M8 = 11338 um.
#Total number of vias = 230788
#Total number of multi-cut vias = 160861 ( 69.7%)
#Total number of single cut vias = 69927 ( 30.3%)
#Up-Via Summary (total 230788):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68045 ( 64.0%)     38318 ( 36.0%)     106363
#  Metal 2        1633 (  1.8%)     90124 ( 98.2%)      91757
#  Metal 3         121 (  0.5%)     22193 ( 99.5%)      22314
#  Metal 4          33 (  0.5%)      6237 ( 99.5%)       6270
#  Metal 5           2 (  0.1%)      1800 ( 99.9%)       1802
#  Metal 6          42 (  3.3%)      1241 ( 96.7%)       1283
#  Metal 7          51 (  5.1%)       948 ( 94.9%)        999
#-----------------------------------------------------------
#                69927 ( 30.3%)    160861 ( 69.7%)     230788 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.23% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1472.40 (MB), peak = 1823.61 (MB)
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1473.02 (MB), peak = 1823.61 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 260
#Total wire length = 606236 um.
#Total half perimeter of net bounding box = 532863 um.
#Total wire length on LAYER M1 = 785 um.
#Total wire length on LAYER M2 = 148410 um.
#Total wire length on LAYER M3 = 213468 um.
#Total wire length on LAYER M4 = 141563 um.
#Total wire length on LAYER M5 = 61060 um.
#Total wire length on LAYER M6 = 16380 um.
#Total wire length on LAYER M7 = 13232 um.
#Total wire length on LAYER M8 = 11338 um.
#Total number of vias = 230788
#Total number of multi-cut vias = 160862 ( 69.7%)
#Total number of single cut vias = 69926 ( 30.3%)
#Up-Via Summary (total 230788):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68044 ( 64.0%)     38319 ( 36.0%)     106363
#  Metal 2        1633 (  1.8%)     90124 ( 98.2%)      91757
#  Metal 3         121 (  0.5%)     22193 ( 99.5%)      22314
#  Metal 4          33 (  0.5%)      6237 ( 99.5%)       6270
#  Metal 5           2 (  0.1%)      1800 ( 99.9%)       1802
#  Metal 6          42 (  3.3%)      1241 ( 96.7%)       1283
#  Metal 7          51 (  5.1%)       948 ( 94.9%)        999
#-----------------------------------------------------------
#                69926 ( 30.3%)    160862 ( 69.7%)     230788 
#
#detailRoute Statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:08
#Increased memory = 16.83 (MB)
#Total memory = 1471.29 (MB)
#Peak memory = 1823.61 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 32463 NETS and 0 SPECIALNETS signatures
#Created 51647 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1475.83 (MB), peak = 1823.61 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1476.04 (MB), peak = 1823.61 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:15
#Increased memory = -51.22 (MB)
#Total memory = 1427.99 (MB)
#Peak memory = 1823.61 (MB)
#Number of warnings = 1
#Total number of warnings = 221
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 11:46:41 2025
#
**optDesign ... cpu = 0:00:44, real = 0:00:46, mem = 1912.4M, totSessionCpu=2:48:21 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=51646 and nets=32463 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/core_20797_uebBUg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1912.4M)
Extracted 10.0005% (CPU Time= 0:00:01.0  MEM= 1953.1M)
Extracted 20.0006% (CPU Time= 0:00:01.3  MEM= 1953.1M)
Extracted 30.0004% (CPU Time= 0:00:01.4  MEM= 1953.1M)
Extracted 40.0005% (CPU Time= 0:00:01.6  MEM= 1953.1M)
Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 1953.1M)
Extracted 60.0005% (CPU Time= 0:00:02.1  MEM= 1953.1M)
Extracted 70.0006% (CPU Time= 0:00:02.5  MEM= 1957.1M)
Extracted 80.0004% (CPU Time= 0:00:02.9  MEM= 1957.1M)
Extracted 90.0005% (CPU Time= 0:00:03.5  MEM= 1957.1M)
Extracted 100% (CPU Time= 0:00:05.0  MEM= 1957.1M)
Number of Extracted Resistors     : 581726
Number of Extracted Ground Cap.   : 572202
Number of Extracted Coupling Cap. : 935776
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1945.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.5  Real Time: 0:00:07.0  MEM: 1945.059M)
**optDesign ... cpu = 0:00:50, real = 0:00:53, mem = 1910.4M, totSessionCpu=2:48:28 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 32463,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1999.36 CPU=0:00:06.9 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/.AAE_1GxCxS/.AAE_20797/waveform.data...
*** CDM Built up (cpu=0:00:08.5  real=0:00:08.0  mem= 1999.4M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32463,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1975.4 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1975.4M) ***
*** Done Building Timing Graph (cpu=0:00:11.6 real=0:00:12.0 totSessionCpu=2:48:40 mem=1975.4M)
**optDesign ... cpu = 0:01:02, real = 0:01:05, mem = 1904.0M, totSessionCpu=2:48:40 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:03, real = 0:01:06, mem = 1904.0M, totSessionCpu=2:48:41 **
** Profile ** Start :  cpu=0:00:00.0, mem=1961.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1961.2M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1961.2M
** Profile ** Total reports :  cpu=0:00:01.3, mem=1890.0M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1890.0M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.213  |  0.434  |  0.213  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.572%
       (97.783% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1890.0M
**optDesign ... cpu = 0:01:06, real = 0:01:09, mem = 1888.0M, totSessionCpu=2:48:44 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
*** Changing analysis mode to hold ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1865.4) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 26.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1
  Overlap     : 0
End Summary

  Verification Complete : 1 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:26.3  MEM: 120.8M)

<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1875.1M, totSessionCpu=2:49:14 **
*** Changing analysis mode to setup ***
**INFO: DRVs not fixed with -incr option
#Created 847 library cell signatures
#Created 32463 NETS and 0 SPECIALNETS signatures
#Created 51647 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1393.29 (MB), peak = 1823.61 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1393.42 (MB), peak = 1823.61 (MB)
Begin checking placement ... (start mem=1867.6M, init mem=1867.6M)
*info: Placed = 51646          (Fixed = 65)
*info: Unplaced = 0           
Placement Density:97.78%(168973/172804)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1867.6M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (BC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = BC_VIEW
Number of VT partitions  = 1
Standard cells in design = 811
Instances in design      = 30292

Instance distribution across the VT partitions:

 LVT : inst = 13397 (44.2%), cells = 335 (41%)
   Lib tcbn65gplusbc        : inst = 13397 (44.2%)

 HVT : inst = 16895 (55.8%), cells = 457 (56%)
   Lib tcbn65gplusbc        : inst = 16895 (55.8%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=51646 and nets=32463 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/core_20797_uebBUg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1865.6M)
Extracted 10.0005% (CPU Time= 0:00:01.0  MEM= 1930.2M)
Extracted 20.0006% (CPU Time= 0:00:01.2  MEM= 1930.2M)
Extracted 30.0004% (CPU Time= 0:00:01.4  MEM= 1930.2M)
Extracted 40.0005% (CPU Time= 0:00:01.6  MEM= 1930.2M)
Extracted 50.0006% (CPU Time= 0:00:01.7  MEM= 1930.2M)
Extracted 60.0005% (CPU Time= 0:00:02.0  MEM= 1930.2M)
Extracted 70.0006% (CPU Time= 0:00:02.4  MEM= 1934.2M)
Extracted 80.0004% (CPU Time= 0:00:02.8  MEM= 1934.2M)
Extracted 90.0005% (CPU Time= 0:00:03.4  MEM= 1934.2M)
Extracted 100% (CPU Time= 0:00:04.9  MEM= 1934.2M)
Number of Extracted Resistors     : 581726
Number of Extracted Ground Cap.   : 572202
Number of Extracted Coupling Cap. : 935776
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1914.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.4  Real Time: 0:00:07.0  MEM: 1914.230M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
*** Calculating scaling factor for WC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 32463,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1995.55 CPU=0:00:06.8 REAL=0:00:06.0)
Save waveform /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/.AAE_1GxCxS/.AAE_20797/waveform.data...
*** CDM Built up (cpu=0:00:08.2  real=0:00:08.0  mem= 1995.5M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..

Active setup views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32463,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1971.59 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1971.6M) ***
*** Done Building Timing Graph (cpu=0:00:11.0 real=0:00:11.0 totSessionCpu=2:49:33 mem=1971.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=1971.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1971.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1971.6M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1971.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.213  |  0.434  |  0.213  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.572%
       (97.783% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1971.6M
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 1880.9M, totSessionCpu=2:49:34 **
Setting latch borrow mode to budget during optimization.
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.434 ns
Total 0 nets layer assigned (0.4).
GigaOpt: setting up router preferences
        design wns: 0.4343
        slack threshold: 1.0943
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 258 (0.8%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.213 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: 0.2129
        slack threshold: 0.8729
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 266 (0.8%)
** Profile ** Start :  cpu=0:00:00.0, mem=2014.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=2014.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2014.0M
** Profile ** DRVs :  cpu=0:00:01.0, mem=2014.0M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.213  |  0.434  |  0.213  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.572%
       (97.783% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2014.0M
**optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 1872.7M, totSessionCpu=2:49:39 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 11:48:07 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32461 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#266/32222 = 0% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1382.80 (MB), peak = 1823.61 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.09 (MB)
#Total memory = 1382.80 (MB)
#Peak memory = 1823.61 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 1
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1384.62 (MB), peak = 1823.61 (MB)
#start 1st optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         EOLSpc   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1393.88 (MB), peak = 1823.61 (MB)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.28 (MB), peak = 1823.61 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 260
#Total wire length = 606236 um.
#Total half perimeter of net bounding box = 532863 um.
#Total wire length on LAYER M1 = 785 um.
#Total wire length on LAYER M2 = 148410 um.
#Total wire length on LAYER M3 = 213468 um.
#Total wire length on LAYER M4 = 141563 um.
#Total wire length on LAYER M5 = 61060 um.
#Total wire length on LAYER M6 = 16380 um.
#Total wire length on LAYER M7 = 13232 um.
#Total wire length on LAYER M8 = 11338 um.
#Total number of vias = 230788
#Total number of multi-cut vias = 160862 ( 69.7%)
#Total number of single cut vias = 69926 ( 30.3%)
#Up-Via Summary (total 230788):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68044 ( 64.0%)     38319 ( 36.0%)     106363
#  Metal 2        1633 (  1.8%)     90124 ( 98.2%)      91757
#  Metal 3         121 (  0.5%)     22193 ( 99.5%)      22314
#  Metal 4          33 (  0.5%)      6237 ( 99.5%)       6270
#  Metal 5           2 (  0.1%)      1800 ( 99.9%)       1802
#  Metal 6          42 (  3.3%)      1241 ( 96.7%)       1283
#  Metal 7          51 (  5.1%)       948 ( 94.9%)        999
#-----------------------------------------------------------
#                69926 ( 30.3%)    160862 ( 69.7%)     230788 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.22 (MB)
#Total memory = 1388.02 (MB)
#Peak memory = 1823.61 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1389.88 (MB), peak = 1823.61 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 260
#Total wire length = 606236 um.
#Total half perimeter of net bounding box = 532863 um.
#Total wire length on LAYER M1 = 785 um.
#Total wire length on LAYER M2 = 148410 um.
#Total wire length on LAYER M3 = 213468 um.
#Total wire length on LAYER M4 = 141563 um.
#Total wire length on LAYER M5 = 61060 um.
#Total wire length on LAYER M6 = 16380 um.
#Total wire length on LAYER M7 = 13232 um.
#Total wire length on LAYER M8 = 11338 um.
#Total number of vias = 230788
#Total number of multi-cut vias = 160862 ( 69.7%)
#Total number of single cut vias = 69926 ( 30.3%)
#Up-Via Summary (total 230788):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68044 ( 64.0%)     38319 ( 36.0%)     106363
#  Metal 2        1633 (  1.8%)     90124 ( 98.2%)      91757
#  Metal 3         121 (  0.5%)     22193 ( 99.5%)      22314
#  Metal 4          33 (  0.5%)      6237 ( 99.5%)       6270
#  Metal 5           2 (  0.1%)      1800 ( 99.9%)       1802
#  Metal 6          42 (  3.3%)      1241 ( 96.7%)       1283
#  Metal 7          51 (  5.1%)       948 ( 94.9%)        999
#-----------------------------------------------------------
#                69926 ( 30.3%)    160862 ( 69.7%)     230788 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.06% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1401.09 (MB), peak = 1823.61 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1401.25 (MB), peak = 1823.61 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 260
#Total wire length = 606236 um.
#Total half perimeter of net bounding box = 532863 um.
#Total wire length on LAYER M1 = 785 um.
#Total wire length on LAYER M2 = 148410 um.
#Total wire length on LAYER M3 = 213468 um.
#Total wire length on LAYER M4 = 141563 um.
#Total wire length on LAYER M5 = 61060 um.
#Total wire length on LAYER M6 = 16380 um.
#Total wire length on LAYER M7 = 13232 um.
#Total wire length on LAYER M8 = 11338 um.
#Total number of vias = 230788
#Total number of multi-cut vias = 160862 ( 69.7%)
#Total number of single cut vias = 69926 ( 30.3%)
#Up-Via Summary (total 230788):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68044 ( 64.0%)     38319 ( 36.0%)     106363
#  Metal 2        1633 (  1.8%)     90124 ( 98.2%)      91757
#  Metal 3         121 (  0.5%)     22193 ( 99.5%)      22314
#  Metal 4          33 (  0.5%)      6237 ( 99.5%)       6270
#  Metal 5           2 (  0.1%)      1800 ( 99.9%)       1802
#  Metal 6          42 (  3.3%)      1241 ( 96.7%)       1283
#  Metal 7          51 (  5.1%)       948 ( 94.9%)        999
#-----------------------------------------------------------
#                69926 ( 30.3%)    160862 ( 69.7%)     230788 
#
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 16.71 (MB)
#Total memory = 1399.52 (MB)
#Peak memory = 1823.61 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 32463 NETS and 0 SPECIALNETS signatures
#Created 51647 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1404.05 (MB), peak = 1823.61 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1404.27 (MB), peak = 1823.61 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = -41.45 (MB)
#Total memory = 1361.55 (MB)
#Peak memory = 1823.61 (MB)
#Number of warnings = 1
#Total number of warnings = 222
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 11:48:19 2025
#
**optDesign ... cpu = 0:00:37, real = 0:00:37, mem = 1847.3M, totSessionCpu=2:49:51 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=51646 and nets=32463 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/core_20797_uebBUg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1847.3M)
Extracted 10.0005% (CPU Time= 0:00:01.0  MEM= 1912.0M)
Extracted 20.0006% (CPU Time= 0:00:01.2  MEM= 1912.0M)
Extracted 30.0004% (CPU Time= 0:00:01.4  MEM= 1912.0M)
Extracted 40.0005% (CPU Time= 0:00:01.5  MEM= 1912.0M)
Extracted 50.0006% (CPU Time= 0:00:01.7  MEM= 1912.0M)
Extracted 60.0005% (CPU Time= 0:00:02.0  MEM= 1912.0M)
Extracted 70.0006% (CPU Time= 0:00:02.4  MEM= 1916.0M)
Extracted 80.0004% (CPU Time= 0:00:02.7  MEM= 1916.0M)
Extracted 90.0005% (CPU Time= 0:00:03.4  MEM= 1916.0M)
Extracted 100% (CPU Time= 0:00:04.8  MEM= 1916.0M)
Number of Extracted Resistors     : 581726
Number of Extracted Ground Cap.   : 572202
Number of Extracted Coupling Cap. : 935776
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1903.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.3  Real Time: 0:00:06.0  MEM: 1903.941M)
**optDesign ... cpu = 0:00:43, real = 0:00:43, mem = 1869.3M, totSessionCpu=2:49:57 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 32463,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1955.22 CPU=0:00:06.8 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/.AAE_1GxCxS/.AAE_20797/waveform.data...
*** CDM Built up (cpu=0:00:08.5  real=0:00:09.0  mem= 1955.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32463,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1931.26 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1931.3M) ***
*** Done Building Timing Graph (cpu=0:00:11.7 real=0:00:12.0 totSessionCpu=2:50:09 mem=1931.3M)
**optDesign ... cpu = 0:00:55, real = 0:00:55, mem = 1859.9M, totSessionCpu=2:50:09 **
Running setup recovery post routing.
**optDesign ... cpu = 0:00:55, real = 0:00:55, mem = 1859.9M, totSessionCpu=2:50:09 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1859.86M, totSessionCpu=2:50:10 .
**optDesign ... cpu = 0:00:56, real = 0:00:56, mem = 1859.9M, totSessionCpu=2:50:10 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
    0.00V	    VSS
    1.10V	    VDD

Begin Power Analysis

    0.00V	    VSS
    1.10V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1228.91MB/1228.91MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1229.23MB/1229.23MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1229.27MB/1229.27MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 11:48:39 (2025-Mar-21 18:48:39 GMT)
2025-Mar-21 11:48:39 (2025-Mar-21 18:48:39 GMT): 10%
2025-Mar-21 11:48:39 (2025-Mar-21 18:48:39 GMT): 20%
2025-Mar-21 11:48:39 (2025-Mar-21 18:48:39 GMT): 30%
2025-Mar-21 11:48:39 (2025-Mar-21 18:48:39 GMT): 40%
2025-Mar-21 11:48:39 (2025-Mar-21 18:48:39 GMT): 50%
2025-Mar-21 11:48:39 (2025-Mar-21 18:48:39 GMT): 60%
2025-Mar-21 11:48:39 (2025-Mar-21 18:48:39 GMT): 70%
2025-Mar-21 11:48:39 (2025-Mar-21 18:48:39 GMT): 80%
2025-Mar-21 11:48:39 (2025-Mar-21 18:48:39 GMT): 90%

Finished Levelizing
2025-Mar-21 11:48:39 (2025-Mar-21 18:48:39 GMT)

Starting Activity Propagation
2025-Mar-21 11:48:39 (2025-Mar-21 18:48:39 GMT)
2025-Mar-21 11:48:39 (2025-Mar-21 18:48:39 GMT): 10%
2025-Mar-21 11:48:39 (2025-Mar-21 18:48:39 GMT): 20%

Finished Activity Propagation
2025-Mar-21 11:48:40 (2025-Mar-21 18:48:40 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1230.20MB/1230.20MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 11:48:40 (2025-Mar-21 18:48:40 GMT)
 ... Calculating switching power
2025-Mar-21 11:48:40 (2025-Mar-21 18:48:40 GMT): 10%
2025-Mar-21 11:48:40 (2025-Mar-21 18:48:40 GMT): 20%
2025-Mar-21 11:48:40 (2025-Mar-21 18:48:40 GMT): 30%
2025-Mar-21 11:48:40 (2025-Mar-21 18:48:40 GMT): 40%
2025-Mar-21 11:48:40 (2025-Mar-21 18:48:40 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 11:48:41 (2025-Mar-21 18:48:41 GMT): 60%
2025-Mar-21 11:48:41 (2025-Mar-21 18:48:41 GMT): 70%
2025-Mar-21 11:48:42 (2025-Mar-21 18:48:42 GMT): 80%
2025-Mar-21 11:48:42 (2025-Mar-21 18:48:42 GMT): 90%

Finished Calculating power
2025-Mar-21 11:48:43 (2025-Mar-21 18:48:43 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:02, mem(process/total)=1231.18MB/1231.18MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1231.18MB/1231.18MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total)=1231.21MB/1231.21MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 11:48:43 (2025-Mar-21 18:48:43 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        BC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        1.1 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      130.48976568 	   66.8977%
Total Switching Power:      60.03481049 	   30.7778%
Total Leakage Power:         4.53396110 	    2.3244%
Total Power:               195.05853674
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         66.32       3.996       1.073       71.39        36.6
Macro                                  0           0      0.7302      0.7302      0.3744
IO                                     0           0           0           0           0
Combinational                      57.86       44.86       2.674       105.4       54.03
Clock (Combinational)              6.305       11.18     0.05631       17.54       8.993
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              130.5       60.03       4.534       195.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1      130.5       60.03       4.534       195.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                6.305       11.18     0.05631       17.54       8.993
-----------------------------------------------------------------------------------------
Total                              6.305       11.18     0.05631       17.54       8.993
-----------------------------------------------------------------------------------------
Total leakage power = 4.53396 mW
Cell usage statistics:  
Library tcbn65gplusbc , 51646 cells ( 100.000000%) , 4.53396 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1235.64MB/1235.64MB)


Output file is ./timingReports/core_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:01:01, real = 0:01:01, mem = 1859.9M, totSessionCpu=2:50:15 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:02, real = 0:01:02, mem = 1859.9M, totSessionCpu=2:50:16 **
** Profile ** Start :  cpu=0:00:00.0, mem=1917.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1917.1M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1917.1M
** Profile ** Total reports :  cpu=0:00:01.3, mem=1853.9M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1853.9M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.213  |  0.434  |  0.213  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.572%
       (97.783% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1853.9M
**optDesign ... cpu = 0:01:05, real = 0:01:05, mem = 1851.9M, totSessionCpu=2:50:19 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
*** Changing analysis mode to hold ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1829.3) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 26.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1
  Overlap     : 0
End Summary

  Verification Complete : 1 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:26.4  MEM: 171.2M)

<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1907.4M, totSessionCpu=2:50:49 **
*** Changing analysis mode to setup ***
#Created 847 library cell signatures
#Created 32463 NETS and 0 SPECIALNETS signatures
#Created 51647 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1409.05 (MB), peak = 1823.61 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1409.20 (MB), peak = 1823.61 (MB)
Begin checking placement ... (start mem=1899.8M, init mem=1899.8M)
*info: Placed = 51646          (Fixed = 65)
*info: Unplaced = 0           
Placement Density:97.78%(168973/172804)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1899.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (BC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = BC_VIEW
Number of VT partitions  = 1
Standard cells in design = 811
Instances in design      = 30292

Instance distribution across the VT partitions:

 LVT : inst = 13397 (44.2%), cells = 335 (41%)
   Lib tcbn65gplusbc        : inst = 13397 (44.2%)

 HVT : inst = 16895 (55.8%), cells = 457 (56%)
   Lib tcbn65gplusbc        : inst = 16895 (55.8%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=51646 and nets=32463 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/core_20797_uebBUg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1897.8M)
Extracted 10.0005% (CPU Time= 0:00:01.0  MEM= 1962.5M)
Extracted 20.0006% (CPU Time= 0:00:01.2  MEM= 1962.5M)
Extracted 30.0004% (CPU Time= 0:00:01.4  MEM= 1962.5M)
Extracted 40.0005% (CPU Time= 0:00:01.5  MEM= 1962.5M)
Extracted 50.0006% (CPU Time= 0:00:01.7  MEM= 1962.5M)
Extracted 60.0005% (CPU Time= 0:00:02.0  MEM= 1962.5M)
Extracted 70.0006% (CPU Time= 0:00:02.4  MEM= 1966.5M)
Extracted 80.0004% (CPU Time= 0:00:02.8  MEM= 1966.5M)
Extracted 90.0005% (CPU Time= 0:00:03.4  MEM= 1966.5M)
Extracted 100% (CPU Time= 0:00:04.9  MEM= 1966.5M)
Number of Extracted Resistors     : 581726
Number of Extracted Ground Cap.   : 572202
Number of Extracted Coupling Cap. : 935776
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1946.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.4  Real Time: 0:00:07.0  MEM: 1946.512M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
*** Calculating scaling factor for WC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 32463,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2032.46 CPU=0:00:07.1 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/.AAE_1GxCxS/.AAE_20797/waveform.data...
*** CDM Built up (cpu=0:00:07.9  real=0:00:09.0  mem= 2032.5M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32463,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2008.5 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2008.5M) ***
*** Done Building Timing Graph (cpu=0:00:10.6 real=0:00:11.0 totSessionCpu=2:51:08 mem=2008.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=2008.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=2008.5M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2008.5M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2008.5M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.213  |  0.434  |  0.213  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.572%
       (97.783% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2008.5M
**optDesign ... cpu = 0:00:21, real = 0:00:22, mem = 1916.4M, totSessionCpu=2:51:10 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
**INFO: Start fixing DRV (Mem = 1975.19M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 254 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.21 |          0|          0|          0|  97.78  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.21 |          0|          0|          0|  97.78  |   0:00:00.0|    2206.9M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 254 constrained nets 
Layer 7 has 266 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=2206.9M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:27, real = 0:00:28, mem = 2055.2M, totSessionCpu=2:51:16 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 2055.21M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2055.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=2055.2M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2063.2M
** Profile ** DRVs :  cpu=0:00:01.0, mem=2063.2M

------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.07min mem=2055.2M)                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.213  |  0.434  |  0.213  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.572%
       (97.783% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2063.2M
**optDesign ... cpu = 0:00:28, real = 0:00:30, mem = 2053.2M, totSessionCpu=2:51:18 **
** Profile ** Start :  cpu=0:00:00.0, mem=2043.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=2043.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2043.7M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2043.7M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.213  |  0.434  |  0.213  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.572%
       (97.783% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2043.7M
**optDesign ... cpu = 0:00:30, real = 0:00:32, mem = 1984.4M, totSessionCpu=2:51:20 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 11:49:57 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32461 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#266/32222 = 0% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1466.06 (MB), peak = 1823.61 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -0.22 (MB)
#Total memory = 1466.06 (MB)
#Peak memory = 1823.61 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 1
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1467.88 (MB), peak = 1823.61 (MB)
#start 1st optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         EOLSpc   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1477.11 (MB), peak = 1823.61 (MB)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1488.52 (MB), peak = 1823.61 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 260
#Total wire length = 606236 um.
#Total half perimeter of net bounding box = 532863 um.
#Total wire length on LAYER M1 = 785 um.
#Total wire length on LAYER M2 = 148410 um.
#Total wire length on LAYER M3 = 213468 um.
#Total wire length on LAYER M4 = 141563 um.
#Total wire length on LAYER M5 = 61060 um.
#Total wire length on LAYER M6 = 16380 um.
#Total wire length on LAYER M7 = 13232 um.
#Total wire length on LAYER M8 = 11338 um.
#Total number of vias = 230788
#Total number of multi-cut vias = 160862 ( 69.7%)
#Total number of single cut vias = 69926 ( 30.3%)
#Up-Via Summary (total 230788):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68044 ( 64.0%)     38319 ( 36.0%)     106363
#  Metal 2        1633 (  1.8%)     90124 ( 98.2%)      91757
#  Metal 3         121 (  0.5%)     22193 ( 99.5%)      22314
#  Metal 4          33 (  0.5%)      6237 ( 99.5%)       6270
#  Metal 5           2 (  0.1%)      1800 ( 99.9%)       1802
#  Metal 6          42 (  3.3%)      1241 ( 96.7%)       1283
#  Metal 7          51 (  5.1%)       948 ( 94.9%)        999
#-----------------------------------------------------------
#                69926 ( 30.3%)    160862 ( 69.7%)     230788 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.20 (MB)
#Total memory = 1471.25 (MB)
#Peak memory = 1823.61 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1473.11 (MB), peak = 1823.61 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 260
#Total wire length = 606236 um.
#Total half perimeter of net bounding box = 532863 um.
#Total wire length on LAYER M1 = 785 um.
#Total wire length on LAYER M2 = 148410 um.
#Total wire length on LAYER M3 = 213468 um.
#Total wire length on LAYER M4 = 141563 um.
#Total wire length on LAYER M5 = 61060 um.
#Total wire length on LAYER M6 = 16380 um.
#Total wire length on LAYER M7 = 13232 um.
#Total wire length on LAYER M8 = 11338 um.
#Total number of vias = 230788
#Total number of multi-cut vias = 160862 ( 69.7%)
#Total number of single cut vias = 69926 ( 30.3%)
#Up-Via Summary (total 230788):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68044 ( 64.0%)     38319 ( 36.0%)     106363
#  Metal 2        1633 (  1.8%)     90124 ( 98.2%)      91757
#  Metal 3         121 (  0.5%)     22193 ( 99.5%)      22314
#  Metal 4          33 (  0.5%)      6237 ( 99.5%)       6270
#  Metal 5           2 (  0.1%)      1800 ( 99.9%)       1802
#  Metal 6          42 (  3.3%)      1241 ( 96.7%)       1283
#  Metal 7          51 (  5.1%)       948 ( 94.9%)        999
#-----------------------------------------------------------
#                69926 ( 30.3%)    160862 ( 69.7%)     230788 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.06% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1484.31 (MB), peak = 1823.61 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1484.48 (MB), peak = 1823.61 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 260
#Total wire length = 606236 um.
#Total half perimeter of net bounding box = 532863 um.
#Total wire length on LAYER M1 = 785 um.
#Total wire length on LAYER M2 = 148410 um.
#Total wire length on LAYER M3 = 213468 um.
#Total wire length on LAYER M4 = 141563 um.
#Total wire length on LAYER M5 = 61060 um.
#Total wire length on LAYER M6 = 16380 um.
#Total wire length on LAYER M7 = 13232 um.
#Total wire length on LAYER M8 = 11338 um.
#Total number of vias = 230788
#Total number of multi-cut vias = 160862 ( 69.7%)
#Total number of single cut vias = 69926 ( 30.3%)
#Up-Via Summary (total 230788):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68044 ( 64.0%)     38319 ( 36.0%)     106363
#  Metal 2        1633 (  1.8%)     90124 ( 98.2%)      91757
#  Metal 3         121 (  0.5%)     22193 ( 99.5%)      22314
#  Metal 4          33 (  0.5%)      6237 ( 99.5%)       6270
#  Metal 5           2 (  0.1%)      1800 ( 99.9%)       1802
#  Metal 6          42 (  3.3%)      1241 ( 96.7%)       1283
#  Metal 7          51 (  5.1%)       948 ( 94.9%)        999
#-----------------------------------------------------------
#                69926 ( 30.3%)    160862 ( 69.7%)     230788 
#
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 16.69 (MB)
#Total memory = 1482.75 (MB)
#Peak memory = 1823.61 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 32463 NETS and 0 SPECIALNETS signatures
#Created 51647 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1487.30 (MB), peak = 1823.61 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1487.50 (MB), peak = 1823.61 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = -50.53 (MB)
#Total memory = 1440.55 (MB)
#Peak memory = 1823.61 (MB)
#Number of warnings = 1
#Total number of warnings = 223
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 11:50:09 2025
#
**optDesign ... cpu = 0:00:43, real = 0:00:44, mem = 1947.1M, totSessionCpu=2:51:32 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=51646 and nets=32463 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/core_20797_uebBUg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1947.1M)
Extracted 10.0005% (CPU Time= 0:00:01.0  MEM= 1987.7M)
Extracted 20.0006% (CPU Time= 0:00:01.3  MEM= 1987.7M)
Extracted 30.0004% (CPU Time= 0:00:01.4  MEM= 1987.7M)
Extracted 40.0005% (CPU Time= 0:00:01.6  MEM= 1987.7M)
Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 1987.7M)
Extracted 60.0005% (CPU Time= 0:00:02.0  MEM= 1987.7M)
Extracted 70.0006% (CPU Time= 0:00:02.4  MEM= 1991.7M)
Extracted 80.0004% (CPU Time= 0:00:02.8  MEM= 1991.7M)
Extracted 90.0005% (CPU Time= 0:00:03.5  MEM= 1991.7M)
Extracted 100% (CPU Time= 0:00:04.9  MEM= 1991.7M)
Number of Extracted Resistors     : 581726
Number of Extracted Ground Cap.   : 572202
Number of Extracted Coupling Cap. : 935776
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1979.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.4  Real Time: 0:00:06.0  MEM: 1979.730M)
**optDesign ... cpu = 0:00:49, real = 0:00:50, mem = 1944.1M, totSessionCpu=2:51:39 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 32463,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2030.02 CPU=0:00:06.8 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_20797_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_bcXgHQ/.AAE_1GxCxS/.AAE_20797/waveform.data...
*** CDM Built up (cpu=0:00:08.4  real=0:00:08.0  mem= 2030.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32463,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2006.06 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2006.1M) ***
*** Done Building Timing Graph (cpu=0:00:11.5 real=0:00:11.0 totSessionCpu=2:51:50 mem=2006.1M)
**optDesign ... cpu = 0:01:01, real = 0:01:02, mem = 1934.7M, totSessionCpu=2:51:50 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:02, real = 0:01:03, mem = 1934.7M, totSessionCpu=2:51:51 **
** Profile ** Start :  cpu=0:00:00.0, mem=1991.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1991.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1991.9M
** Profile ** Total reports :  cpu=0:00:01.3, mem=1930.7M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1930.7M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.213  |  0.434  |  0.213  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.572%
       (97.783% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1930.7M
**optDesign ... cpu = 0:01:05, real = 0:01:06, mem = 1928.7M, totSessionCpu=2:51:54 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
*** Changing analysis mode to hold ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1906.1) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 26.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1
  Overlap     : 0
End Summary

  Verification Complete : 1 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:26.1  MEM: 111.8M)

<CMD> selectWire 10.0000 359.0350 427.4000 359.3650 1 VDD
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> gui_select -rect {538.863 222.716 535.807 286.902}
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> setDrawView fplan

*** Memory Usage v#1 (Current mem = 1955.980M, initial mem = 149.258M) ***
*** Message Summary: 2226 warning(s), 22 error(s)

--- Ending "Innovus" (totcpu=2:53:09, real=9:19:39, mem=1956.0M) ---
