// Seed: 1100841079
module module_0 (
    output supply1 id_0,
    output supply0 id_1
);
  supply1 id_4;
  always #(id_4) begin : LABEL_0
    if (id_3)
      for (id_1 = 1'd0; 1 != 1; id_3 = id_3) begin : LABEL_0
        {1, id_4 - id_4} = ~"";
        disable id_3;
      end
    else id_3 = 1'b0;
  end
endmodule
module module_1 (
    input  tri1  id_0,
    input  wor   id_1,
    input  uwire id_2,
    output tri0  id_3,
    input  uwire id_4,
    output uwire id_5,
    input  wire  id_6,
    output wand  id_7,
    input  uwire id_8,
    input  tri   id_9,
    input  wand  id_10,
    output wire  id_11,
    input  uwire id_12,
    output uwire id_13
);
  assign id_13 = {1'b0{1}};
  module_0 modCall_1 (
      id_3,
      id_5
  );
  assign modCall_1.type_5 = 0;
endmodule
