# 👋 Hello, I'm Brahma Ganesh Katrapalli

🎓 Electronics & Communication Engineering (ECE) Graduate | ASIC Verification Enthusiast  
💻 Passionate about building reliable digital systems & real-world applications using modern hardware and software technologies.  
🚀 Actively seeking **entry-level roles or internships** in **ASIC Verification**, **VLSI**, or **Embedded Software** domains.

---

## 🔍 About Me

- 👨‍🎓 Recently graduated in **ECE**, with a growing passion for **ASIC Design & Verification**.
- 💡 Hands-on experience with **SystemVerilog**, **UVM**, and simulation tools like **ModelSim**, **Vivado**, and **QuestaSim**.
- 🌐 Also skilled in **web development** with full-stack projects using **React, Flask, Django**, and more.
- 💼 Looking for **fresh graduate roles**, **internships**, or **remote opportunities** in **VLSI/Verification**.

---

## 🛠️ Technical Skills

**Digital & Verification:**  
`SystemVerilog` `UVM` `Verilog` `VHDL` `Assertions` `Covergroups`

**Tools & Platforms:**  
`ModelSim` `QuestaSim` `Vivado` `Git` `GitHub` `VS Code`

**Scripting & Software:**  
`Python` `C` `Shell` `Makefile`

**Full Stack (Secondary Skill):**  
Frontend: `HTML` `CSS` `JavaScript` `React.js`  
Backend: `Python` `Flask` `Django` `Node.js`  
Database: `MySQL` `MongoDB`

---

## 📂 Featured Projects

### ✅ [SystemVerilog Counter Verification](https://github.com/BrahmaGanesh/counter-verification) *(ASIC Project)*  
A parameterized up-counter verified using SystemVerilog Assertions and basic UVM environment.

### 🧪 [UVM Environment Practice Projects (Coming Soon)]()  
End-to-end testbench setup including **driver**, **monitor**, **scoreboard**, and **agent** modules.

### 🧮 [Calculator Web App](https://github.com/BrahmaGanesh/calcut) *(Web Project)*  
A basic calculator built with HTML, CSS, and JavaScript.

---

## 📫 Let's Connect

- 🔗 [LinkedIn](https://www.linkedin.com/in/katrapallibrahmaganesh)
- 🐙 [GitHub](https://github.com/BrahmaGanesh)
- 📧 Email: katrapallibrahmaganesh@gmail.com

---

## ⚡ My Goals

- 🔍 Land my first **ASIC Verification** or **VLSI Design** role  
- 📚 Master **UVM**, **Assertions**, and **FPGA Design**  
- 🤝 Contribute to open-source verification IPs and real-world digital designs

---

## 🧭 Resume & Certifications

- 🧾 **[Download Resume (ATS-Optimized)](link-to-resume)** <!-- Replace with actual link -->
- 📜 **Coursework:** Digital Electronics, VLSI Design, HDL, Computer Architecture  
- 🏅 **Certifications:** *Currently pursuing ASIC Verification certification from ChipEdge*
