# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 995 \
    name cond_71796_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_71796_out \
    op interface \
    ports { cond_71796_out { O 32 vector } cond_71796_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 996 \
    name cond_61794_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_61794_out \
    op interface \
    ports { cond_61794_out { O 32 vector } cond_61794_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 997 \
    name cond_51792_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_51792_out \
    op interface \
    ports { cond_51792_out { O 32 vector } cond_51792_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 998 \
    name cond_41790_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_41790_out \
    op interface \
    ports { cond_41790_out { O 32 vector } cond_41790_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 999 \
    name cond_31788_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_31788_out \
    op interface \
    ports { cond_31788_out { O 32 vector } cond_31788_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1000 \
    name cond_21786_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_21786_out \
    op interface \
    ports { cond_21786_out { O 32 vector } cond_21786_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1001 \
    name cond_11784_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_11784_out \
    op interface \
    ports { cond_11784_out { O 32 vector } cond_11784_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1002 \
    name cond1782_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond1782_out \
    op interface \
    ports { cond1782_out { O 32 vector } cond1782_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1003 \
    name cond_71780_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_71780_out \
    op interface \
    ports { cond_71780_out { O 32 vector } cond_71780_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1004 \
    name cond_61778_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_61778_out \
    op interface \
    ports { cond_61778_out { O 32 vector } cond_61778_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1005 \
    name cond_51776_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_51776_out \
    op interface \
    ports { cond_51776_out { O 32 vector } cond_51776_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1006 \
    name cond_41774_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_41774_out \
    op interface \
    ports { cond_41774_out { O 32 vector } cond_41774_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1007 \
    name cond_31772_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_31772_out \
    op interface \
    ports { cond_31772_out { O 32 vector } cond_31772_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1008 \
    name cond_21770_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_21770_out \
    op interface \
    ports { cond_21770_out { O 32 vector } cond_21770_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1009 \
    name cond_11768_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_11768_out \
    op interface \
    ports { cond_11768_out { O 32 vector } cond_11768_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1010 \
    name cond1766_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond1766_out \
    op interface \
    ports { cond1766_out { O 32 vector } cond1766_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1011 \
    name cond_71732_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_71732_out \
    op interface \
    ports { cond_71732_out { O 32 vector } cond_71732_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1012 \
    name cond_61730_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_61730_out \
    op interface \
    ports { cond_61730_out { O 32 vector } cond_61730_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1013 \
    name cond_51728_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_51728_out \
    op interface \
    ports { cond_51728_out { O 32 vector } cond_51728_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1014 \
    name cond_41726_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_41726_out \
    op interface \
    ports { cond_41726_out { O 32 vector } cond_41726_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1015 \
    name cond_31724_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_31724_out \
    op interface \
    ports { cond_31724_out { O 32 vector } cond_31724_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1016 \
    name cond_21722_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_21722_out \
    op interface \
    ports { cond_21722_out { O 32 vector } cond_21722_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1017 \
    name cond_11720_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_11720_out \
    op interface \
    ports { cond_11720_out { O 32 vector } cond_11720_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1018 \
    name cond1718_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond1718_out \
    op interface \
    ports { cond1718_out { O 32 vector } cond1718_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1019 \
    name cond_71716_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_71716_out \
    op interface \
    ports { cond_71716_out { O 32 vector } cond_71716_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1020 \
    name cond_61714_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_61714_out \
    op interface \
    ports { cond_61714_out { O 32 vector } cond_61714_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1021 \
    name cond_51712_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_51712_out \
    op interface \
    ports { cond_51712_out { O 32 vector } cond_51712_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1022 \
    name cond_41710_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_41710_out \
    op interface \
    ports { cond_41710_out { O 32 vector } cond_41710_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1023 \
    name cond_31708_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_31708_out \
    op interface \
    ports { cond_31708_out { O 32 vector } cond_31708_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1024 \
    name cond_21706_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_21706_out \
    op interface \
    ports { cond_21706_out { O 32 vector } cond_21706_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1025 \
    name cond_11704_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_11704_out \
    op interface \
    ports { cond_11704_out { O 32 vector } cond_11704_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1026 \
    name cond1702_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond1702_out \
    op interface \
    ports { cond1702_out { O 32 vector } cond1702_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1027 \
    name cond_71700_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_71700_out \
    op interface \
    ports { cond_71700_out { O 32 vector } cond_71700_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1028 \
    name cond_61698_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_61698_out \
    op interface \
    ports { cond_61698_out { O 32 vector } cond_61698_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1029 \
    name cond_51696_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_51696_out \
    op interface \
    ports { cond_51696_out { O 32 vector } cond_51696_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1030 \
    name cond_41694_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_41694_out \
    op interface \
    ports { cond_41694_out { O 32 vector } cond_41694_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1031 \
    name cond_31692_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_31692_out \
    op interface \
    ports { cond_31692_out { O 32 vector } cond_31692_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1032 \
    name cond_21690_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_21690_out \
    op interface \
    ports { cond_21690_out { O 32 vector } cond_21690_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1033 \
    name cond_11688_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_11688_out \
    op interface \
    ports { cond_11688_out { O 32 vector } cond_11688_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1034 \
    name cond1686_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond1686_out \
    op interface \
    ports { cond1686_out { O 32 vector } cond1686_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1035 \
    name cond_71684_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_71684_out \
    op interface \
    ports { cond_71684_out { O 32 vector } cond_71684_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1036 \
    name cond_61682_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_61682_out \
    op interface \
    ports { cond_61682_out { O 32 vector } cond_61682_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1037 \
    name cond_51680_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_51680_out \
    op interface \
    ports { cond_51680_out { O 32 vector } cond_51680_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1038 \
    name cond_41678_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_41678_out \
    op interface \
    ports { cond_41678_out { O 32 vector } cond_41678_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1039 \
    name cond_31676_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_31676_out \
    op interface \
    ports { cond_31676_out { O 32 vector } cond_31676_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1040 \
    name cond_21674_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_21674_out \
    op interface \
    ports { cond_21674_out { O 32 vector } cond_21674_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1041 \
    name cond_11672_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_11672_out \
    op interface \
    ports { cond_11672_out { O 32 vector } cond_11672_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1042 \
    name cond1670_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond1670_out \
    op interface \
    ports { cond1670_out { O 32 vector } cond1670_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1043 \
    name cond_71668_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_71668_out \
    op interface \
    ports { cond_71668_out { O 32 vector } cond_71668_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1044 \
    name cond_61666_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_61666_out \
    op interface \
    ports { cond_61666_out { O 32 vector } cond_61666_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1045 \
    name cond_51664_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_51664_out \
    op interface \
    ports { cond_51664_out { O 32 vector } cond_51664_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1046 \
    name cond_41662_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_41662_out \
    op interface \
    ports { cond_41662_out { O 32 vector } cond_41662_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1047 \
    name cond_31660_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_31660_out \
    op interface \
    ports { cond_31660_out { O 32 vector } cond_31660_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1048 \
    name cond_21658_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_21658_out \
    op interface \
    ports { cond_21658_out { O 32 vector } cond_21658_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1049 \
    name cond_11656_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_11656_out \
    op interface \
    ports { cond_11656_out { O 32 vector } cond_11656_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1050 \
    name cond1654_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond1654_out \
    op interface \
    ports { cond1654_out { O 32 vector } cond1654_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1051 \
    name cond_71652_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_71652_out \
    op interface \
    ports { cond_71652_out { O 32 vector } cond_71652_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1052 \
    name cond_61650_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_61650_out \
    op interface \
    ports { cond_61650_out { O 32 vector } cond_61650_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1053 \
    name cond_51648_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_51648_out \
    op interface \
    ports { cond_51648_out { O 32 vector } cond_51648_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1054 \
    name cond_41646_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_41646_out \
    op interface \
    ports { cond_41646_out { O 32 vector } cond_41646_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1055 \
    name cond_31644_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_31644_out \
    op interface \
    ports { cond_31644_out { O 32 vector } cond_31644_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1056 \
    name cond_21642_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_21642_out \
    op interface \
    ports { cond_21642_out { O 32 vector } cond_21642_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1057 \
    name cond_11640_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_11640_out \
    op interface \
    ports { cond_11640_out { O 32 vector } cond_11640_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1058 \
    name cond1638_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond1638_out \
    op interface \
    ports { cond1638_out { O 32 vector } cond1638_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1059 \
    name cond_71636_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_71636_out \
    op interface \
    ports { cond_71636_out { O 32 vector } cond_71636_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1060 \
    name cond_61634_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_61634_out \
    op interface \
    ports { cond_61634_out { O 32 vector } cond_61634_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1061 \
    name cond_51632_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_51632_out \
    op interface \
    ports { cond_51632_out { O 32 vector } cond_51632_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1062 \
    name cond_41630_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_41630_out \
    op interface \
    ports { cond_41630_out { O 32 vector } cond_41630_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1063 \
    name cond_31628_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_31628_out \
    op interface \
    ports { cond_31628_out { O 32 vector } cond_31628_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1064 \
    name cond_21626_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_21626_out \
    op interface \
    ports { cond_21626_out { O 32 vector } cond_21626_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1065 \
    name cond_11624_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_11624_out \
    op interface \
    ports { cond_11624_out { O 32 vector } cond_11624_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1066 \
    name cond1622_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond1622_out \
    op interface \
    ports { cond1622_out { O 32 vector } cond1622_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1067 \
    name cond_71620_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_71620_out \
    op interface \
    ports { cond_71620_out { O 32 vector } cond_71620_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1068 \
    name cond_61618_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_61618_out \
    op interface \
    ports { cond_61618_out { O 32 vector } cond_61618_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1069 \
    name cond_51616_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_51616_out \
    op interface \
    ports { cond_51616_out { O 32 vector } cond_51616_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1070 \
    name cond_41614_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_41614_out \
    op interface \
    ports { cond_41614_out { O 32 vector } cond_41614_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1071 \
    name cond_31612_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_31612_out \
    op interface \
    ports { cond_31612_out { O 32 vector } cond_31612_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1072 \
    name cond_21610_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_21610_out \
    op interface \
    ports { cond_21610_out { O 32 vector } cond_21610_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1073 \
    name cond_11608_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_11608_out \
    op interface \
    ports { cond_11608_out { O 32 vector } cond_11608_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1074 \
    name cond1606_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond1606_out \
    op interface \
    ports { cond1606_out { O 32 vector } cond1606_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1075 \
    name cond_71604_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_71604_out \
    op interface \
    ports { cond_71604_out { O 32 vector } cond_71604_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1076 \
    name cond_61602_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_61602_out \
    op interface \
    ports { cond_61602_out { O 32 vector } cond_61602_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1077 \
    name cond_51600_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_51600_out \
    op interface \
    ports { cond_51600_out { O 32 vector } cond_51600_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1078 \
    name cond_41598_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_41598_out \
    op interface \
    ports { cond_41598_out { O 32 vector } cond_41598_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1079 \
    name cond_31596_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_31596_out \
    op interface \
    ports { cond_31596_out { O 32 vector } cond_31596_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1080 \
    name cond_21594_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_21594_out \
    op interface \
    ports { cond_21594_out { O 32 vector } cond_21594_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1081 \
    name cond_11592_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_11592_out \
    op interface \
    ports { cond_11592_out { O 32 vector } cond_11592_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1082 \
    name cond1590_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond1590_out \
    op interface \
    ports { cond1590_out { O 32 vector } cond1590_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1083 \
    name cond_71588_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_71588_out \
    op interface \
    ports { cond_71588_out { O 32 vector } cond_71588_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1084 \
    name cond_61586_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_61586_out \
    op interface \
    ports { cond_61586_out { O 32 vector } cond_61586_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1085 \
    name cond_51584_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_51584_out \
    op interface \
    ports { cond_51584_out { O 32 vector } cond_51584_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1086 \
    name cond_41582_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_41582_out \
    op interface \
    ports { cond_41582_out { O 32 vector } cond_41582_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1087 \
    name cond_31580_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_31580_out \
    op interface \
    ports { cond_31580_out { O 32 vector } cond_31580_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1088 \
    name cond_21578_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_21578_out \
    op interface \
    ports { cond_21578_out { O 32 vector } cond_21578_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1089 \
    name cond_11576_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_11576_out \
    op interface \
    ports { cond_11576_out { O 32 vector } cond_11576_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1090 \
    name cond1574_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond1574_out \
    op interface \
    ports { cond1574_out { O 32 vector } cond1574_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1091 \
    name cond_71572_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_71572_out \
    op interface \
    ports { cond_71572_out { O 32 vector } cond_71572_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1092 \
    name cond_61570_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_61570_out \
    op interface \
    ports { cond_61570_out { O 32 vector } cond_61570_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1093 \
    name cond_51568_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_51568_out \
    op interface \
    ports { cond_51568_out { O 32 vector } cond_51568_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1094 \
    name cond_41566_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_41566_out \
    op interface \
    ports { cond_41566_out { O 32 vector } cond_41566_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1095 \
    name cond_31564_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_31564_out \
    op interface \
    ports { cond_31564_out { O 32 vector } cond_31564_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1096 \
    name cond_21562_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_21562_out \
    op interface \
    ports { cond_21562_out { O 32 vector } cond_21562_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1097 \
    name cond_11560_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_11560_out \
    op interface \
    ports { cond_11560_out { O 32 vector } cond_11560_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1098 \
    name cond1558_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond1558_out \
    op interface \
    ports { cond1558_out { O 32 vector } cond1558_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1099 \
    name cond_71556_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_71556_out \
    op interface \
    ports { cond_71556_out { O 32 vector } cond_71556_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1100 \
    name cond_61554_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_61554_out \
    op interface \
    ports { cond_61554_out { O 32 vector } cond_61554_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1101 \
    name cond_51552_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_51552_out \
    op interface \
    ports { cond_51552_out { O 32 vector } cond_51552_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1102 \
    name cond_41550_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_41550_out \
    op interface \
    ports { cond_41550_out { O 32 vector } cond_41550_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1103 \
    name cond_31548_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_31548_out \
    op interface \
    ports { cond_31548_out { O 32 vector } cond_31548_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1104 \
    name cond_21546_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_21546_out \
    op interface \
    ports { cond_21546_out { O 32 vector } cond_21546_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1105 \
    name cond_11544_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond_11544_out \
    op interface \
    ports { cond_11544_out { O 32 vector } cond_11544_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1106 \
    name cond1542_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cond1542_out \
    op interface \
    ports { cond1542_out { O 32 vector } cond1542_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1107 \
    name mux_case_020250_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_020250_out \
    op interface \
    ports { mux_case_020250_out { O 32 vector } mux_case_020250_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1108 \
    name mux_case_018647_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_018647_out \
    op interface \
    ports { mux_case_018647_out { O 32 vector } mux_case_018647_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1109 \
    name mux_case_017044_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_017044_out \
    op interface \
    ports { mux_case_017044_out { O 32 vector } mux_case_017044_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1110 \
    name mux_case_015441_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_015441_out \
    op interface \
    ports { mux_case_015441_out { O 32 vector } mux_case_015441_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1111 \
    name mux_case_013838_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_013838_out \
    op interface \
    ports { mux_case_013838_out { O 32 vector } mux_case_013838_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1112 \
    name mux_case_012235_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_012235_out \
    op interface \
    ports { mux_case_012235_out { O 32 vector } mux_case_012235_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1113 \
    name mux_case_010632_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_010632_out \
    op interface \
    ports { mux_case_010632_out { O 32 vector } mux_case_010632_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1114 \
    name mux_case_09029_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_09029_out \
    op interface \
    ports { mux_case_09029_out { O 32 vector } mux_case_09029_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName omp_reconstruction_flow_control_loop_pipe_sequential_init_U
set CompName omp_reconstruction_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix omp_reconstruction_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


