; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv32 -mattr=+experimental-zvfbfa,+v \
; RUN:     -verify-machineinstrs < %s | FileCheck %s
; RUN: llc -mtriple=riscv64 -mattr=+experimental-zvfbfa,+v \
; RUN:     -verify-machineinstrs < %s | FileCheck %s

define <1 x bfloat> @vfmsub_vv_v1bf16(<1 x bfloat> %va, <1 x bfloat> %vb, <1 x bfloat> %vc) {
; CHECK-LABEL: vfmsub_vv_v1bf16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 1, e16alt, mf4, ta, ma
; CHECK-NEXT:    vfmsub.vv v8, v9, v10
; CHECK-NEXT:    ret
  %neg = fneg <1 x bfloat> %vc
  %vd = call <1 x bfloat> @llvm.fma.v1bf16(<1 x bfloat> %va, <1 x bfloat> %vb, <1 x bfloat> %neg)
  ret <1 x bfloat> %vd
}

define <1 x bfloat> @vfmsub_vf_v1bf16(<1 x bfloat> %va, <1 x bfloat> %vb, bfloat %c) {
; CHECK-LABEL: vfmsub_vf_v1bf16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 1, e16alt, mf4, ta, ma
; CHECK-NEXT:    vfmsub.vf v8, fa0, v9
; CHECK-NEXT:    ret
  %head = insertelement <1 x bfloat> poison, bfloat %c, i32 0
  %splat = shufflevector <1 x bfloat> %head, <1 x bfloat> poison, <1 x i32> zeroinitializer
  %neg = fneg <1 x bfloat> %vb
  %vd = call <1 x bfloat> @llvm.fma.v1bf16(<1 x bfloat> %va, <1 x bfloat> %splat, <1 x bfloat> %neg)
  ret <1 x bfloat> %vd
}

define <2 x bfloat> @vfmsub_vv_v2bf16(<2 x bfloat> %va, <2 x bfloat> %vb, <2 x bfloat> %vc) {
; CHECK-LABEL: vfmsub_vv_v2bf16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 2, e16alt, mf4, ta, ma
; CHECK-NEXT:    vfmsub.vv v8, v9, v10
; CHECK-NEXT:    ret
  %neg = fneg <2 x bfloat> %vc
  %vd = call <2 x bfloat> @llvm.fma.v2bf16(<2 x bfloat> %va, <2 x bfloat> %vb, <2 x bfloat> %neg)
  ret <2 x bfloat> %vd
}

define <2 x bfloat> @vfmsub_vf_v2bf16(<2 x bfloat> %va, <2 x bfloat> %vb, bfloat %c) {
; CHECK-LABEL: vfmsub_vf_v2bf16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 2, e16alt, mf4, ta, ma
; CHECK-NEXT:    vfmsub.vf v8, fa0, v9
; CHECK-NEXT:    ret
  %head = insertelement <2 x bfloat> poison, bfloat %c, i32 0
  %splat = shufflevector <2 x bfloat> %head, <2 x bfloat> poison, <2 x i32> zeroinitializer
  %neg = fneg <2 x bfloat> %vb
  %vd = call <2 x bfloat> @llvm.fma.v2bf16(<2 x bfloat> %va, <2 x bfloat> %splat, <2 x bfloat> %neg)
  ret <2 x bfloat> %vd
}

define <4 x bfloat> @vfmsub_vv_v4bf16(<4 x bfloat> %va, <4 x bfloat> %vb, <4 x bfloat> %vc) {
; CHECK-LABEL: vfmsub_vv_v4bf16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 4, e16alt, mf2, ta, ma
; CHECK-NEXT:    vfmsub.vv v8, v9, v10
; CHECK-NEXT:    ret
  %neg = fneg <4 x bfloat> %vc
  %vd = call <4 x bfloat> @llvm.fma.v4bf16(<4 x bfloat> %va, <4 x bfloat> %vb, <4 x bfloat> %neg)
  ret <4 x bfloat> %vd
}

define <4 x bfloat> @vfmsub_vf_v4bf16(<4 x bfloat> %va, <4 x bfloat> %vb, bfloat %c) {
; CHECK-LABEL: vfmsub_vf_v4bf16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 4, e16alt, mf2, ta, ma
; CHECK-NEXT:    vfmsub.vf v8, fa0, v9
; CHECK-NEXT:    ret
  %head = insertelement <4 x bfloat> poison, bfloat %c, i32 0
  %splat = shufflevector <4 x bfloat> %head, <4 x bfloat> poison, <4 x i32> zeroinitializer
  %neg = fneg <4 x bfloat> %vb
  %vd = call <4 x bfloat> @llvm.fma.v4bf16(<4 x bfloat> %va, <4 x bfloat> %splat, <4 x bfloat> %neg)
  ret <4 x bfloat> %vd
}

define <8 x bfloat> @vfmsub_vv_v8bf16(<8 x bfloat> %va, <8 x bfloat> %vb, <8 x bfloat> %vc) {
; CHECK-LABEL: vfmsub_vv_v8bf16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 8, e16alt, m1, ta, ma
; CHECK-NEXT:    vfmsub.vv v8, v9, v10
; CHECK-NEXT:    ret
  %neg = fneg <8 x bfloat> %vc
  %vd = call <8 x bfloat> @llvm.fma.v8bf16(<8 x bfloat> %va, <8 x bfloat> %vb, <8 x bfloat> %neg)
  ret <8 x bfloat> %vd
}

define <8 x bfloat> @vfmsub_vf_v8bf16(<8 x bfloat> %va, <8 x bfloat> %vb, bfloat %c) {
; CHECK-LABEL: vfmsub_vf_v8bf16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 8, e16alt, m1, ta, ma
; CHECK-NEXT:    vfmsub.vf v8, fa0, v9
; CHECK-NEXT:    ret
  %head = insertelement <8 x bfloat> poison, bfloat %c, i32 0
  %splat = shufflevector <8 x bfloat> %head, <8 x bfloat> poison, <8 x i32> zeroinitializer
  %neg = fneg <8 x bfloat> %vb
  %vd = call <8 x bfloat> @llvm.fma.v8bf16(<8 x bfloat> %va, <8 x bfloat> %splat, <8 x bfloat> %neg)
  ret <8 x bfloat> %vd
}

define <16 x bfloat> @vfmsub_vv_v16bf16(<16 x bfloat> %va, <16 x bfloat> %vb, <16 x bfloat> %vc) {
; CHECK-LABEL: vfmsub_vv_v16bf16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 16, e16alt, m2, ta, ma
; CHECK-NEXT:    vfmsub.vv v8, v10, v12
; CHECK-NEXT:    ret
  %neg = fneg <16 x bfloat> %vc
  %vd = call <16 x bfloat> @llvm.fma.v16bf16(<16 x bfloat> %va, <16 x bfloat> %vb, <16 x bfloat> %neg)
  ret <16 x bfloat> %vd
}

define <16 x bfloat> @vfmsub_vf_v16bf16(<16 x bfloat> %va, <16 x bfloat> %vb, bfloat %c) {
; CHECK-LABEL: vfmsub_vf_v16bf16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 16, e16alt, m2, ta, ma
; CHECK-NEXT:    vfmsub.vf v8, fa0, v10
; CHECK-NEXT:    ret
  %head = insertelement <16 x bfloat> poison, bfloat %c, i32 0
  %splat = shufflevector <16 x bfloat> %head, <16 x bfloat> poison, <16 x i32> zeroinitializer
  %neg = fneg <16 x bfloat> %vb
  %vd = call <16 x bfloat> @llvm.fma.v16bf16(<16 x bfloat> %va, <16 x bfloat> %splat, <16 x bfloat> %neg)
  ret <16 x bfloat> %vd
}

define <1 x bfloat> @vfmsac_vv_v1bf16(<1 x bfloat> %va, <1 x bfloat> %vb, <1 x bfloat> %vc) {
; CHECK-LABEL: vfmsac_vv_v1bf16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 1, e16alt, mf4, ta, ma
; CHECK-NEXT:    vfmsac.vv v8, v10, v9
; CHECK-NEXT:    ret
  %neg = fneg <1 x bfloat> %va
  %vd = call <1 x bfloat> @llvm.fma.v1bf16(<1 x bfloat> %vb, <1 x bfloat> %vc, <1 x bfloat> %neg)
  ret <1 x bfloat> %vd
}

define <1 x bfloat> @vfmsac_vf_v1bf16(<1 x bfloat> %va, <1 x bfloat> %vb, bfloat %c) {
; CHECK-LABEL: vfmsac_vf_v1bf16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 1, e16alt, mf4, ta, ma
; CHECK-NEXT:    vfmsac.vf v8, fa0, v9
; CHECK-NEXT:    ret
  %head = insertelement <1 x bfloat> poison, bfloat %c, i32 0
  %splat = shufflevector <1 x bfloat> %head, <1 x bfloat> poison, <1 x i32> zeroinitializer
  %neg = fneg <1 x bfloat> %va
  %vd = call <1 x bfloat> @llvm.fma.v1bf16(<1 x bfloat> %vb, <1 x bfloat> %splat, <1 x bfloat> %neg)
  ret <1 x bfloat> %vd
}

define <2 x bfloat> @vfmsac_vv_v2bf16(<2 x bfloat> %va, <2 x bfloat> %vb, <2 x bfloat> %vc) {
; CHECK-LABEL: vfmsac_vv_v2bf16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 2, e16alt, mf4, ta, ma
; CHECK-NEXT:    vfmsac.vv v8, v10, v9
; CHECK-NEXT:    ret
  %neg = fneg <2 x bfloat> %va
  %vd = call <2 x bfloat> @llvm.fma.v2bf16(<2 x bfloat> %vb, <2 x bfloat> %vc, <2 x bfloat> %neg)
  ret <2 x bfloat> %vd
}

define <2 x bfloat> @vfmsac_vf_v2bf16(<2 x bfloat> %va, <2 x bfloat> %vb, bfloat %c) {
; CHECK-LABEL: vfmsac_vf_v2bf16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 2, e16alt, mf4, ta, ma
; CHECK-NEXT:    vfmsac.vf v8, fa0, v9
; CHECK-NEXT:    ret
  %head = insertelement <2 x bfloat> poison, bfloat %c, i32 0
  %splat = shufflevector <2 x bfloat> %head, <2 x bfloat> poison, <2 x i32> zeroinitializer
  %neg = fneg <2 x bfloat> %va
  %vd = call <2 x bfloat> @llvm.fma.v2bf16(<2 x bfloat> %vb, <2 x bfloat> %splat, <2 x bfloat> %neg)
  ret <2 x bfloat> %vd
}

define <4 x bfloat> @vfmsac_vv_v4bf16(<4 x bfloat> %va, <4 x bfloat> %vb, <4 x bfloat> %vc) {
; CHECK-LABEL: vfmsac_vv_v4bf16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 4, e16alt, mf2, ta, ma
; CHECK-NEXT:    vfmsac.vv v8, v10, v9
; CHECK-NEXT:    ret
  %neg = fneg <4 x bfloat> %va
  %vd = call <4 x bfloat> @llvm.fma.v4bf16(<4 x bfloat> %vb, <4 x bfloat> %vc, <4 x bfloat> %neg)
  ret <4 x bfloat> %vd
}

define <4 x bfloat> @vfmsac_vf_v4bf16(<4 x bfloat> %va, <4 x bfloat> %vb, bfloat %c) {
; CHECK-LABEL: vfmsac_vf_v4bf16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 4, e16alt, mf2, ta, ma
; CHECK-NEXT:    vfmsac.vf v8, fa0, v9
; CHECK-NEXT:    ret
  %head = insertelement <4 x bfloat> poison, bfloat %c, i32 0
  %splat = shufflevector <4 x bfloat> %head, <4 x bfloat> poison, <4 x i32> zeroinitializer
  %neg = fneg <4 x bfloat> %va
  %vd = call <4 x bfloat> @llvm.fma.v4bf16(<4 x bfloat> %vb, <4 x bfloat> %splat, <4 x bfloat> %neg)
  ret <4 x bfloat> %vd
}

define <8 x bfloat> @vfmsac_vv_v8bf16(<8 x bfloat> %va, <8 x bfloat> %vb, <8 x bfloat> %vc) {
; CHECK-LABEL: vfmsac_vv_v8bf16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 8, e16alt, m1, ta, ma
; CHECK-NEXT:    vfmsac.vv v8, v10, v9
; CHECK-NEXT:    ret
  %neg = fneg <8 x bfloat> %va
  %vd = call <8 x bfloat> @llvm.fma.v8bf16(<8 x bfloat> %vb, <8 x bfloat> %vc, <8 x bfloat> %neg)
  ret <8 x bfloat> %vd
}

define <8 x bfloat> @vfmsac_vf_v8bf16(<8 x bfloat> %va, <8 x bfloat> %vb, bfloat %c) {
; CHECK-LABEL: vfmsac_vf_v8bf16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 8, e16alt, m1, ta, ma
; CHECK-NEXT:    vfmsac.vf v8, fa0, v9
; CHECK-NEXT:    ret
  %head = insertelement <8 x bfloat> poison, bfloat %c, i32 0
  %splat = shufflevector <8 x bfloat> %head, <8 x bfloat> poison, <8 x i32> zeroinitializer
  %neg = fneg <8 x bfloat> %va
  %vd = call <8 x bfloat> @llvm.fma.v8bf16(<8 x bfloat> %vb, <8 x bfloat> %splat, <8 x bfloat> %neg)
  ret <8 x bfloat> %vd
}

define <16 x bfloat> @vfmsac_vv_v16bf16(<16 x bfloat> %va, <16 x bfloat> %vb, <16 x bfloat> %vc) {
; CHECK-LABEL: vfmsac_vv_v16bf16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 16, e16alt, m2, ta, ma
; CHECK-NEXT:    vfmsac.vv v8, v12, v10
; CHECK-NEXT:    ret
  %neg = fneg <16 x bfloat> %va
  %vd = call <16 x bfloat> @llvm.fma.v16bf16(<16 x bfloat> %vb, <16 x bfloat> %vc, <16 x bfloat> %neg)
  ret <16 x bfloat> %vd
}

define <16 x bfloat> @vfmsac_vf_v16bf16(<16 x bfloat> %va, <16 x bfloat> %vb, bfloat %c) {
; CHECK-LABEL: vfmsac_vf_v16bf16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 16, e16alt, m2, ta, ma
; CHECK-NEXT:    vfmsac.vf v8, fa0, v10
; CHECK-NEXT:    ret
  %head = insertelement <16 x bfloat> poison, bfloat %c, i32 0
  %splat = shufflevector <16 x bfloat> %head, <16 x bfloat> poison, <16 x i32> zeroinitializer
  %neg = fneg <16 x bfloat> %va
  %vd = call <16 x bfloat> @llvm.fma.v16bf16(<16 x bfloat> %vb, <16 x bfloat> %splat, <16 x bfloat> %neg)
  ret <16 x bfloat> %vd
}
