## Code chart

|Input|Divider Output|Divided By|
|--|--|--|
|000|OUT1|1|
|001|OUT2|2|
|010|OUT3|3|
|011|OUT4|4|
|100|OUT5|5|
|101|OUT6|6|
|110|OUT7|7|
|111|OUT8|8|

## Simulation

- Testbench: f_VIN = 96 MHz
  
- OUT1
![image](https://github.com/huydo272/PLL_PBKIC/assets/84896940/b4dc9422-02d2-42b2-bd96-f73711a3834c)

- OUT2
![image](https://github.com/huydo272/PLL_PBKIC/assets/84896940/baf033b2-3d26-4098-8230-7fa38a0eae27)

- OUT3
![image](https://github.com/huydo272/PLL_PBKIC/assets/84896940/8e757080-0925-48f4-95f6-3e17913a36b4)

- OUT4
![image](https://github.com/huydo272/PLL_PBKIC/assets/84896940/9c001cb0-a3ad-421a-84c5-ea8a28c5b47c)

- OUT5
![image](https://github.com/huydo272/PLL_PBKIC/assets/84896940/c13c0041-8b9e-43ee-afb2-39997ac1432f)

- OUT6
![image](https://github.com/huydo272/PLL_PBKIC/assets/84896940/26014e39-3ce9-4f3c-9d52-e578cc56dffb)

- OUT7
![image](https://github.com/huydo272/PLL_PBKIC/assets/84896940/2038dd6e-b969-4e61-9f3b-ced12adfcb21)

- OUT8
![image](https://github.com/huydo272/PLL_PBKIC/assets/84896940/b3de6b78-c273-45cc-8941-3d7be7bf497d)
