{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623187064695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623187064696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 09 00:17:44 2021 " "Processing started: Wed Jun 09 00:17:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623187064696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623187064696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SaleTerminal -c SaleTerminal " "Command: quartus_map --read_settings_files=on --write_settings_files=off SaleTerminal -c SaleTerminal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623187064696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623187065378 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623187065379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_PLL " "Found entity 1: VGA_PLL" {  } { { "VGA_PLL.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623187073461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623187073461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll/vga_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll/vga_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_PLL_0002 " "Found entity 1: VGA_PLL_0002" {  } { { "VGA_PLL/VGA_PLL_0002.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623187073566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623187073566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saleterminal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file saleterminal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SaleTerminal " "Found entity 1: SaleTerminal" {  } { { "SaleTerminal.bdf" "" { Schematic "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623187073608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623187073608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7.v 1 1 " "Found 1 design units, including 1 entities, in source file segment7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Segment7 " "Found entity 1: Segment7" {  } { { "Segment7.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Segment7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623187073614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623187073614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourdigitbarcode7segmentcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file fourdigitbarcode7segmentcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 FourDigitBarcode7SegmentController " "Found entity 1: FourDigitBarcode7SegmentController" {  } { { "FourDigitBarcode7SegmentController.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/FourDigitBarcode7SegmentController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623187073628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623187073628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagerom.v 1 1 " "Found 1 design units, including 1 entities, in source file imagerom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImageROM " "Found entity 1: ImageROM" {  } { { "ImageROM.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623187073630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623187073630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_HS vga_HS HVSync_Generator.v(7) " "Verilog HDL Declaration information at HVSync_Generator.v(7): object \"VGA_HS\" differs only in case from object \"vga_HS\" in the same scope" {  } { { "HVSync_Generator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HVSync_Generator.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623187073633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_VS vga_VS HVSync_Generator.v(8) " "Verilog HDL Declaration information at HVSync_Generator.v(8): object \"VGA_VS\" differs only in case from object \"vga_VS\" in the same scope" {  } { { "HVSync_Generator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HVSync_Generator.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623187073633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hvsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 HVSync_Generator " "Found entity 1: HVSync_Generator" {  } { { "HVSync_Generator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HVSync_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623187073633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623187073633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623187073635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623187073635 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Controller " "Elaborating entity \"VGA_Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623187074290 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 VGA_Controller.v(55) " "Verilog HDL assignment warning at VGA_Controller.v(55): truncated value with size 32 to match size of target (19)" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623187074328 "|VGA_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_PLL VGA_PLL:VGA_PLL_inst0 " "Elaborating entity \"VGA_PLL\" for hierarchy \"VGA_PLL:VGA_PLL_inst0\"" {  } { { "VGA_Controller.v" "VGA_PLL_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623187074330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_PLL_0002 VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst " "Elaborating entity \"VGA_PLL_0002\" for hierarchy \"VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\"" {  } { { "VGA_PLL.v" "vga_pll_inst" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623187074354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA_PLL/VGA_PLL_0002.v" "altera_pll_i" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623187074410 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1623187074454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA_PLL/VGA_PLL_0002.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623187074454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 40.000000 MHz " "Parameter \"output_clock_frequency0\" = \"40.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074455 ""}  } { { "VGA_PLL/VGA_PLL_0002.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623187074455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HVSync_Generator HVSync_Generator:HVSync_Generator_inst0 " "Elaborating entity \"HVSync_Generator\" for hierarchy \"HVSync_Generator:HVSync_Generator_inst0\"" {  } { { "VGA_Controller.v" "HVSync_Generator_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623187074458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HVSync_Generator.v(34) " "Verilog HDL assignment warning at HVSync_Generator.v(34): truncated value with size 32 to match size of target (10)" {  } { { "HVSync_Generator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HVSync_Generator.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623187074474 "|VGA_Controller|HVSync_Generator:HVSync_Generator_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HVSync_Generator.v(43) " "Verilog HDL assignment warning at HVSync_Generator.v(43): truncated value with size 32 to match size of target (10)" {  } { { "HVSync_Generator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HVSync_Generator.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623187074474 "|VGA_Controller|HVSync_Generator:HVSync_Generator_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageROM ImageROM:ImageROM_inst0 " "Elaborating entity \"ImageROM\" for hierarchy \"ImageROM:ImageROM_inst0\"" {  } { { "VGA_Controller.v" "ImageROM_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623187074480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\"" {  } { { "ImageROM.v" "altsyncram_component" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623187074828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\"" {  } { { "ImageROM.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623187074840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Resources/ROM_Init/ROM_IMAGES.mif " "Parameter \"init_file\" = \"../Resources/ROM_Init/ROM_IMAGES.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 120000 " "Parameter \"numwords_a\" = \"120000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187074840 ""}  } { { "ImageROM.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623187074840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s3i1 " "Found entity 1: altsyncram_s3i1" {  } { { "db/altsyncram_s3i1.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/altsyncram_s3i1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623187074948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623187074948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s3i1 ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated " "Elaborating entity \"altsyncram_s3i1\" for hierarchy \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623187074948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l2a " "Found entity 1: decode_l2a" {  } { { "db/decode_l2a.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/decode_l2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623187076330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623187076330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_l2a ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|decode_l2a:rden_decode " "Elaborating entity \"decode_l2a\" for hierarchy \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|decode_l2a:rden_decode\"" {  } { { "db/altsyncram_s3i1.tdf" "rden_decode" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/altsyncram_s3i1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623187076330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qib " "Found entity 1: mux_qib" {  } { { "db/mux_qib.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/mux_qib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623187076386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623187076386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qib ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|mux_qib:mux2 " "Elaborating entity \"mux_qib\" for hierarchy \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|mux_qib:mux2\"" {  } { { "db/altsyncram_s3i1.tdf" "mux2" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/altsyncram_s3i1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623187076387 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1623187077363 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS VCC " "Pin \"VGA_VS\" is stuck at VCC" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623187077502 "|VGA_Controller|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1623187077502 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623187077619 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.map.smsg " "Generated suppressed messages file D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623187078099 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623187078485 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623187078485 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "566 " "Implemented 566 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623187078856 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623187078856 ""} { "Info" "ICUT_CUT_TM_LCELLS" "175 " "Implemented 175 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623187078856 ""} { "Info" "ICUT_CUT_TM_RAMS" "360 " "Implemented 360 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1623187078856 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1623187078856 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1623187078856 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623187078856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623187078874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 09 00:17:58 2021 " "Processing ended: Wed Jun 09 00:17:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623187078874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623187078874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623187078874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623187078874 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 7 s " "Quartus Prime Flow was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623187079593 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1623187080464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623187080464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 09 00:17:59 2021 " "Processing started: Wed Jun 09 00:17:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623187080464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1623187080464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SaleTerminal -c SaleTerminal " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SaleTerminal -c SaleTerminal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1623187080465 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1623187080625 ""}
{ "Info" "0" "" "Project  = SaleTerminal" {  } {  } 0 0 "Project  = SaleTerminal" 0 0 "Fitter" 0 0 1623187080626 ""}
{ "Info" "0" "" "Revision = SaleTerminal" {  } {  } 0 0 "Revision = SaleTerminal" 0 0 "Fitter" 0 0 1623187080626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1623187080793 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1623187080793 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SaleTerminal 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"SaleTerminal\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1623187080816 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1623187080867 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1623187080867 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1623187080982 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1623187081440 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1623187081518 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1623187081817 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1623187081882 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "29 29 " "No exact pin location assignment(s) for 29 pins of 29 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1623187082137 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1623187094142 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 421 global CLKCTRL_G5 " "VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 421 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1623187094313 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1623187094313 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623187094313 ""}
{ "Info" "ISTA_SDC_FOUND" "SaleTerminal.sdc " "Reading SDC File: 'SaleTerminal.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1623187095428 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 10 CLOCK2_50 port " "Ignored filter at SaleTerminal.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623187095432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SaleTerminal.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at SaleTerminal.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095432 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095432 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 11 CLOCK3_50 port " "Ignored filter at SaleTerminal.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623187095433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SaleTerminal.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at SaleTerminal.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095433 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095433 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 12 CLOCK4_50 port " "Ignored filter at SaleTerminal.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623187095433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SaleTerminal.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at SaleTerminal.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095433 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095433 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 14 TD_CLK27 port " "Ignored filter at SaleTerminal.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623187095433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SaleTerminal.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at SaleTerminal.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095433 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095433 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 15 DRAM_CLK port " "Ignored filter at SaleTerminal.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623187095434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SaleTerminal.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at SaleTerminal.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095434 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095434 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 22 VGA_CLK port " "Ignored filter at SaleTerminal.sdc(22): VGA_CLK could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623187095434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SaleTerminal.sdc 22 Argument <targets> is an empty collection " "Ignored create_clock at SaleTerminal.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"40.0 MHz\" -name CLK_VGA \[get_ports VGA_CLK\] " "create_clock -period \"40.0 MHz\" -name CLK_VGA \[get_ports VGA_CLK\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095434 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095434 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1623187095435 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1623187095435 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1623187095435 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1623187095435 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 53 DRAM_DQ* port " "Ignored filter at SaleTerminal.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623187095435 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 53 clk_dram clock " "Ignored filter at SaleTerminal.sdc(53): clk_dram could not be matched with a clock" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623187095435 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at SaleTerminal.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095436 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095436 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at SaleTerminal.sdc(53): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095436 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at SaleTerminal.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095436 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095436 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at SaleTerminal.sdc(54): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095436 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 56 TD_DATA* port " "Ignored filter at SaleTerminal.sdc(56): TD_DATA* could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623187095436 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 56 tv_27m clock " "Ignored filter at SaleTerminal.sdc(56): tv_27m could not be matched with a clock" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623187095436 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at SaleTerminal.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095436 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095436 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at SaleTerminal.sdc(56): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at SaleTerminal.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095437 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at SaleTerminal.sdc(57): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095437 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 58 TD_HS port " "Ignored filter at SaleTerminal.sdc(58): TD_HS could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623187095437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at SaleTerminal.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095437 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at SaleTerminal.sdc(58): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at SaleTerminal.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095437 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at SaleTerminal.sdc(59): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095437 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 60 TD_VS port " "Ignored filter at SaleTerminal.sdc(60): TD_VS could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623187095437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at SaleTerminal.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095438 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at SaleTerminal.sdc(60): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at SaleTerminal.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095438 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at SaleTerminal.sdc(61): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095438 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(68): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095438 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(69): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095438 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 70 DRAM_ADDR* port " "Ignored filter at SaleTerminal.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623187095438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095439 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(70): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095439 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(71): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095439 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 72 DRAM_*DQM port " "Ignored filter at SaleTerminal.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623187095439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095439 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(72): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095440 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(73): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095440 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 74 DRAM_BA* port " "Ignored filter at SaleTerminal.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623187095440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095440 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(74): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095440 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(75): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095440 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 76 DRAM_RAS_N port " "Ignored filter at SaleTerminal.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623187095440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095440 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(76): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095441 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(77): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095441 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 78 DRAM_CAS_N port " "Ignored filter at SaleTerminal.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623187095441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095441 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(78): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095441 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(79): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095441 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 80 DRAM_WE_N port " "Ignored filter at SaleTerminal.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623187095441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095442 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(80): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095442 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(81): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095442 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 82 DRAM_CKE port " "Ignored filter at SaleTerminal.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623187095442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095442 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(82): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095442 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(83): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095442 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 84 DRAM_CS_N port " "Ignored filter at SaleTerminal.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623187095442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095443 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(84): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095443 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(85): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095443 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 87 CLK_VGA clock " "Ignored filter at SaleTerminal.sdc(87): CLK_VGA could not be matched with a clock" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623187095443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(87): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock CLK_VGA 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock CLK_VGA 0.220 \[get_ports VGA_R*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095443 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(88): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock CLK_VGA -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock CLK_VGA -1.506 \[get_ports VGA_R*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095443 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(89): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock CLK_VGA 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock CLK_VGA 0.212 \[get_ports VGA_G*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095443 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(90): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock CLK_VGA -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock CLK_VGA -1.519 \[get_ports VGA_G*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095444 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(91): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock CLK_VGA 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock CLK_VGA 0.264 \[get_ports VGA_B*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095444 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(92): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock CLK_VGA -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock CLK_VGA -1.519 \[get_ports VGA_B*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095444 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095444 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 93 VGA_BLANK port " "Ignored filter at SaleTerminal.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623187095444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock CLK_VGA 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock CLK_VGA 0.215 \[get_ports VGA_BLANK\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095444 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(93): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock CLK_VGA -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock CLK_VGA -1.485 \[get_ports VGA_BLANK\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187095444 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(94): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623187095445 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623187095452 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623187095452 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623187095452 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1623187095452 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1623187095464 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1623187095465 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623187095465 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623187095465 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623187095465 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.125 VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623187095465 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  25.000 VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623187095465 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1623187095465 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1623187095529 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1623187095529 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1623187095531 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1623187095532 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1623187095533 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1623187095533 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1623187095681 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1623187095682 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1623187095682 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623187095773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1623187101627 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1623187102000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623187107685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1623187118563 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1623187120608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623187120608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1623187122508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X33_Y11 X44_Y22 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22" {  } { { "loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22"} { { 12 { 0 ""} 33 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1623187129444 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1623187129444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1623187130021 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1623187130021 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1623187130021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623187130026 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.96 " "Total time spent on timing analysis during the Fitter is 1.96 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1623187131778 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1623187131853 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1623187133286 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1623187133287 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1623187134585 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623187137794 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1623187138119 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.fit.smsg " "Generated suppressed messages file D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1623187138241 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 96 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6664 " "Peak virtual memory: 6664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623187139098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 09 00:18:59 2021 " "Processing ended: Wed Jun 09 00:18:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623187139098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623187139098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:40 " "Total CPU time (on all processors): 00:01:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623187139098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1623187139098 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 103 s " "Quartus Prime Flow was successful. 0 errors, 103 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1623187139881 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1623187140301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623187140301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 09 00:19:00 2021 " "Processing started: Wed Jun 09 00:19:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623187140301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1623187140301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc SaleTerminal -c SaleTerminal " "Command: quartus_drc SaleTerminal -c SaleTerminal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1623187140301 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1623187141376 ""}
{ "Info" "ISTA_SDC_FOUND" "SaleTerminal.sdc " "Reading SDC File: 'SaleTerminal.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1623187141558 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 10 CLOCK2_50 port " "Ignored filter at SaleTerminal.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1623187141572 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SaleTerminal.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at SaleTerminal.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141572 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141572 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 11 CLOCK3_50 port " "Ignored filter at SaleTerminal.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1623187141572 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SaleTerminal.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at SaleTerminal.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141573 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 12 CLOCK4_50 port " "Ignored filter at SaleTerminal.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1623187141573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SaleTerminal.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at SaleTerminal.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141573 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 14 TD_CLK27 port " "Ignored filter at SaleTerminal.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1623187141573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SaleTerminal.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at SaleTerminal.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141573 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 15 DRAM_CLK port " "Ignored filter at SaleTerminal.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1623187141573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SaleTerminal.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at SaleTerminal.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141574 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141574 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 22 VGA_CLK port " "Ignored filter at SaleTerminal.sdc(22): VGA_CLK could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1623187141574 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SaleTerminal.sdc 22 Argument <targets> is an empty collection " "Ignored create_clock at SaleTerminal.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"40.0 MHz\" -name CLK_VGA \[get_ports VGA_CLK\] " "create_clock -period \"40.0 MHz\" -name CLK_VGA \[get_ports VGA_CLK\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141574 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141574 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1623187141574 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1623187141574 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1623187141574 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1623187141575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 53 DRAM_DQ* port " "Ignored filter at SaleTerminal.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1623187141575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 53 clk_dram clock " "Ignored filter at SaleTerminal.sdc(53): clk_dram could not be matched with a clock" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1623187141575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at SaleTerminal.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141575 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at SaleTerminal.sdc(53): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at SaleTerminal.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141575 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at SaleTerminal.sdc(54): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 56 TD_DATA* port " "Ignored filter at SaleTerminal.sdc(56): TD_DATA* could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1623187141576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 56 tv_27m clock " "Ignored filter at SaleTerminal.sdc(56): tv_27m could not be matched with a clock" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1623187141576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at SaleTerminal.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141576 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at SaleTerminal.sdc(56): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at SaleTerminal.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141576 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at SaleTerminal.sdc(57): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 58 TD_HS port " "Ignored filter at SaleTerminal.sdc(58): TD_HS could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1623187141576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at SaleTerminal.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141576 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at SaleTerminal.sdc(58): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at SaleTerminal.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141578 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at SaleTerminal.sdc(59): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141578 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 60 TD_VS port " "Ignored filter at SaleTerminal.sdc(60): TD_VS could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1623187141578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at SaleTerminal.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141578 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at SaleTerminal.sdc(60): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at SaleTerminal.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141578 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at SaleTerminal.sdc(61): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141578 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(68): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141578 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(69): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141578 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 70 DRAM_ADDR* port " "Ignored filter at SaleTerminal.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1623187141578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141578 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(70): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141579 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(71): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 72 DRAM_*DQM port " "Ignored filter at SaleTerminal.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1623187141579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141579 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(72): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141579 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(73): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 74 DRAM_BA* port " "Ignored filter at SaleTerminal.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1623187141579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141580 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(74): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141580 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(75): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 76 DRAM_RAS_N port " "Ignored filter at SaleTerminal.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1623187141580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141580 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(76): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141580 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(77): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141581 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 78 DRAM_CAS_N port " "Ignored filter at SaleTerminal.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1623187141581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141581 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(78): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141581 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(79): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141581 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 80 DRAM_WE_N port " "Ignored filter at SaleTerminal.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1623187141581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141582 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(80): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141582 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(81): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141582 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 82 DRAM_CKE port " "Ignored filter at SaleTerminal.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1623187141582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141582 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(82): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141582 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(83): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141582 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 84 DRAM_CS_N port " "Ignored filter at SaleTerminal.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1623187141583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141583 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(84): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141583 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(85): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141583 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 87 CLK_VGA clock " "Ignored filter at SaleTerminal.sdc(87): CLK_VGA could not be matched with a clock" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1623187141583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(87): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock CLK_VGA 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock CLK_VGA 0.220 \[get_ports VGA_R*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141583 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(88): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock CLK_VGA -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock CLK_VGA -1.506 \[get_ports VGA_R*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141583 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(89): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock CLK_VGA 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock CLK_VGA 0.212 \[get_ports VGA_G*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141584 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(90): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock CLK_VGA -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock CLK_VGA -1.519 \[get_ports VGA_G*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141584 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(91): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock CLK_VGA 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock CLK_VGA 0.264 \[get_ports VGA_B*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141584 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(92): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock CLK_VGA -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock CLK_VGA -1.519 \[get_ports VGA_B*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141584 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141584 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 93 VGA_BLANK port " "Ignored filter at SaleTerminal.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1623187141584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock CLK_VGA 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock CLK_VGA 0.215 \[get_ports VGA_BLANK\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141584 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(93): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock CLK_VGA -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock CLK_VGA -1.485 \[get_ports VGA_BLANK\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623187141585 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(94): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1623187141585 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623187141600 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623187141600 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623187141600 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1623187141600 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1623187141617 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 19 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 19 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 414 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 7638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141968 ""} { "Info" "IDRC_NODES_INFO" " HVSync_Generator:HVSync_Generator_inst0\|inDisplayArea " "Node  \"HVSync_Generator:HVSync_Generator_inst0\|inDisplayArea\"" {  } { { "HVSync_Generator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HVSync_Generator.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141968 ""} { "Info" "IDRC_NODES_INFO" " targetPixelAddr\[0\] " "Node  \"targetPixelAddr\[0\]\"" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141968 ""} { "Info" "IDRC_NODES_INFO" " targetPixelAddr\[6\] " "Node  \"targetPixelAddr\[6\]\"" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141968 ""} { "Info" "IDRC_NODES_INFO" " targetPixelAddr\[11\]~DUPLICATE " "Node  \"targetPixelAddr\[11\]~DUPLICATE\"" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 7675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141968 ""} { "Info" "IDRC_NODES_INFO" " targetPixelAddr\[3\] " "Node  \"targetPixelAddr\[3\]\"" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141968 ""} { "Info" "IDRC_NODES_INFO" " targetPixelAddr\[8\] " "Node  \"targetPixelAddr\[8\]\"" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141968 ""} { "Info" "IDRC_NODES_INFO" " targetPixelAddr\[2\] " "Node  \"targetPixelAddr\[2\]\"" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141968 ""} { "Info" "IDRC_NODES_INFO" " targetPixelAddr\[9\] " "Node  \"targetPixelAddr\[9\]\"" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141968 ""} { "Info" "IDRC_NODES_INFO" " targetPixelAddr\[1\] " "Node  \"targetPixelAddr\[1\]\"" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141968 ""} { "Info" "IDRC_NODES_INFO" " targetPixelAddr\[7\] " "Node  \"targetPixelAddr\[7\]\"" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141968 ""} { "Info" "IDRC_NODES_INFO" " targetPixelAddr\[4\] " "Node  \"targetPixelAddr\[4\]\"" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141968 ""} { "Info" "IDRC_NODES_INFO" " targetPixelAddr\[10\] " "Node  \"targetPixelAddr\[10\]\"" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141968 ""} { "Info" "IDRC_NODES_INFO" " targetPixelAddr\[5\] " "Node  \"targetPixelAddr\[5\]\"" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141968 ""} { "Info" "IDRC_NODES_INFO" " targetPixelAddr\[12\] " "Node  \"targetPixelAddr\[12\]\"" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141968 ""} { "Info" "IDRC_NODES_INFO" " targetPixelAddr\[11\] " "Node  \"targetPixelAddr\[11\]\"" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141968 ""} { "Info" "IDRC_NODES_INFO" " ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|out_address_reg_a\[0\] " "Node  \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|out_address_reg_a\[0\]\"" {  } { { "db/altsyncram_s3i1.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/altsyncram_s3i1.tdf" 40 19 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141968 ""} { "Info" "IDRC_NODES_INFO" " ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|out_address_reg_a\[1\] " "Node  \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|out_address_reg_a\[1\]\"" {  } { { "db/altsyncram_s3i1.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/altsyncram_s3i1.tdf" 40 19 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141968 ""} { "Info" "IDRC_NODES_INFO" " ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|out_address_reg_a\[2\]~DUPLICATE " "Node  \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|out_address_reg_a\[2\]~DUPLICATE\"" {  } { { "db/altsyncram_s3i1.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/altsyncram_s3i1.tdf" 40 19 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 7672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141968 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1623187141968 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 414 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 7638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " targetPixelAddr\[1\] " "Node  \"targetPixelAddr\[1\]\"" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " targetPixelAddr\[6\] " "Node  \"targetPixelAddr\[6\]\"" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " targetPixelAddr\[5\] " "Node  \"targetPixelAddr\[5\]\"" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " targetPixelAddr\[0\] " "Node  \"targetPixelAddr\[0\]\"" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " targetPixelAddr\[4\] " "Node  \"targetPixelAddr\[4\]\"" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " targetPixelAddr\[8\] " "Node  \"targetPixelAddr\[8\]\"" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " targetPixelAddr\[10\] " "Node  \"targetPixelAddr\[10\]\"" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " targetPixelAddr\[12\] " "Node  \"targetPixelAddr\[12\]\"" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " targetPixelAddr\[2\] " "Node  \"targetPixelAddr\[2\]\"" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " targetPixelAddr\[9\] " "Node  \"targetPixelAddr\[9\]\"" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " targetPixelAddr\[7\] " "Node  \"targetPixelAddr\[7\]\"" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " targetPixelAddr\[3\] " "Node  \"targetPixelAddr\[3\]\"" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " targetPixelAddr\[11\] " "Node  \"targetPixelAddr\[11\]\"" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|out_address_reg_a\[1\] " "Node  \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|out_address_reg_a\[1\]\"" {  } { { "db/altsyncram_s3i1.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/altsyncram_s3i1.tdf" 40 19 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|out_address_reg_a\[0\] " "Node  \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|out_address_reg_a\[0\]\"" {  } { { "db/altsyncram_s3i1.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/altsyncram_s3i1.tdf" 40 19 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " targetPixelAddr\[11\]~DUPLICATE " "Node  \"targetPixelAddr\[11\]~DUPLICATE\"" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 7675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|out_address_reg_a\[2\]~DUPLICATE " "Node  \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|out_address_reg_a\[2\]~DUPLICATE\"" {  } { { "db/altsyncram_s3i1.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/altsyncram_s3i1.tdf" 40 19 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 7672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " HVSync_Generator:HVSync_Generator_inst0\|inDisplayArea " "Node  \"HVSync_Generator:HVSync_Generator_inst0\|inDisplayArea\"" {  } { { "HVSync_Generator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HVSync_Generator.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|out_address_reg_a\[3\] " "Node  \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|out_address_reg_a\[3\]\"" {  } { { "db/altsyncram_s3i1.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/altsyncram_s3i1.tdf" 40 19 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|decode_l2a:rden_decode\|w_anode1526w\[3\]~0 " "Node  \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|decode_l2a:rden_decode\|w_anode1526w\[3\]~0\"" {  } { { "db/decode_l2a.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/decode_l2a.tdf" 39 14 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|decode_l2a:rden_decode\|w_anode1496w\[3\]~0 " "Node  \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|decode_l2a:rden_decode\|w_anode1496w\[3\]~0\"" {  } { { "db/decode_l2a.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/decode_l2a.tdf" 36 14 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|decode_l2a:rden_decode\|w_anode1617w\[3\]~0 " "Node  \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|decode_l2a:rden_decode\|w_anode1617w\[3\]~0\"" {  } { { "db/decode_l2a.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/decode_l2a.tdf" 48 14 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|decode_l2a:rden_decode\|w_anode1597w\[3\]~0 " "Node  \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|decode_l2a:rden_decode\|w_anode1597w\[3\]~0\"" {  } { { "db/decode_l2a.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/decode_l2a.tdf" 46 14 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|decode_l2a:rden_decode\|w_anode1577w\[3\]~0 " "Node  \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|decode_l2a:rden_decode\|w_anode1577w\[3\]~0\"" {  } { { "db/decode_l2a.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/decode_l2a.tdf" 44 14 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|decode_l2a:rden_decode\|w_anode1587w\[3\]~0 " "Node  \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|decode_l2a:rden_decode\|w_anode1587w\[3\]~0\"" {  } { { "db/decode_l2a.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/decode_l2a.tdf" 45 14 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|decode_l2a:rden_decode\|w_anode1566w\[3\]~0 " "Node  \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|decode_l2a:rden_decode\|w_anode1566w\[3\]~0\"" {  } { { "db/decode_l2a.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/decode_l2a.tdf" 43 14 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|decode_l2a:rden_decode\|w_anode1627w\[3\]~0 " "Node  \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|decode_l2a:rden_decode\|w_anode1627w\[3\]~0\"" {  } { { "db/decode_l2a.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/decode_l2a.tdf" 49 14 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|decode_l2a:rden_decode\|w_anode1516w\[3\]~0 " "Node  \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|decode_l2a:rden_decode\|w_anode1516w\[3\]~0\"" {  } { { "db/decode_l2a.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/decode_l2a.tdf" 38 14 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_NODES_INFO" " ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|decode_l2a:rden_decode\|w_anode1479w\[3\] " "Node  \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|decode_l2a:rden_decode\|w_anode1479w\[3\]\"" {  } { { "db/decode_l2a.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/decode_l2a.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1623187141971 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1623187141971 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1623187141971 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "69 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 69 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1623187141972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 91 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623187142042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 09 00:19:02 2021 " "Processing ended: Wed Jun 09 00:19:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623187142042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623187142042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623187142042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1623187142042 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 194 s " "Quartus Prime Flow was successful. 0 errors, 194 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1623187142727 ""}
