{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478566655429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478566655430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  7 21:57:35 2016 " "Processing started: Mon Nov  7 21:57:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478566655430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478566655430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Nibble -c Nibble " "Command: quartus_map --read_settings_files=on --write_settings_files=off Nibble -c Nibble" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478566655430 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1478566655769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478566670359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478566670359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.v" "" { Text "/home/andressa/Microeletronica/Project Nibble/Nibble/single_port_ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478566670391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478566670391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_rom " "Found entity 1: single_port_rom" {  } { { "single_port_rom.v" "" { Text "/home/andressa/Microeletronica/Project Nibble/Nibble/single_port_rom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478566670392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478566670392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478566670392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478566670392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullladder8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fullladder8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fullladder8 " "Found entity 1: fullladder8" {  } { { "fullladder8.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/fullladder8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478566670402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478566670402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recoder_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file recoder_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 recoder_4 " "Found entity 1: recoder_4" {  } { { "recoder_4.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/recoder_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478566670403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478566670403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recoder_5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file recoder_5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 recoder_5 " "Found entity 1: recoder_5" {  } { { "recoder_5.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/recoder_5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478566670403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478566670403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recoder_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file recoder_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 recoder_8 " "Found entity 1: recoder_8" {  } { { "recoder_8.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/recoder_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478566670403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478566670403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recoder_24.bdf 1 1 " "Found 1 design units, including 1 entities, in source file recoder_24.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 recoder_24 " "Found entity 1: recoder_24" {  } { { "recoder_24.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/recoder_24.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478566670404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478566670404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recoder_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file recoder_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 recoder_3 " "Found entity 1: recoder_3" {  } { { "recoder_3.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/recoder_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478566670404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478566670404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux.v" "" { Text "/home/andressa/Microeletronica/Project Nibble/Nibble/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478566670406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478566670406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complement2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file complement2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 complement2 " "Found entity 1: complement2" {  } { { "complement2.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/complement2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478566670406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478566670406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Nibble.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Nibble.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Nibble " "Found entity 1: Nibble" {  } { { "Nibble.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478566670406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478566670406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_4bits " "Found entity 1: mux2_4bits" {  } { { "mux4bits.v" "" { Text "/home/andressa/Microeletronica/Project Nibble/Nibble/mux4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478566670407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478566670407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sum1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sum1 " "Found entity 1: sum1" {  } { { "sum1.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/sum1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478566670407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478566670407 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Nibble " "Elaborating entity \"Nibble\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1478566670508 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk single_port_rom inst " "Port \"clk\" of type single_port_rom and instance \"inst\" is missing source signal" {  } { { "Nibble.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 216 288 456 296 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1478566670607 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK recoder_5 inst18 " "Port \"CLK\" of type recoder_5 and instance \"inst18\" is missing source signal" {  } { { "Nibble.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 200 0 200 328 "inst18" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1478566670607 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK recoder_24 inst1 " "Port \"CLK\" of type recoder_24 and instance \"inst1\" is missing source signal" {  } { { "Nibble.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 216 496 720 344 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1478566670607 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK recoder_8 inst6 " "Port \"CLK\" of type recoder_8 and instance \"inst6\" is missing source signal" {  } { { "Nibble.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 280 1200 1400 408 "inst6" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1478566670607 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk single_port_ram inst11 " "Port \"clk\" of type single_port_ram and instance \"inst11\" is missing source signal" {  } { { "Nibble.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 136 1808 1976 248 "inst11" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1478566670607 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK recoder_5 inst7 " "Port \"CLK\" of type recoder_5 and instance \"inst7\" is missing source signal" {  } { { "Nibble.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 136 1200 1400 264 "inst7" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1478566670607 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK recoder_8 inst14 " "Port \"CLK\" of type recoder_8 and instance \"inst14\" is missing source signal" {  } { { "Nibble.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 192 2160 2360 320 "inst14" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1478566670607 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK recoder_8 inst8 " "Port \"CLK\" of type recoder_8 and instance \"inst8\" is missing source signal" {  } { { "Nibble.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 416 1200 1400 544 "inst8" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1478566670608 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK recoder_3 inst4 " "Port \"CLK\" of type recoder_3 and instance \"inst4\" is missing source signal" {  } { { "Nibble.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 0 1200 1400 128 "inst4" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1478566670608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_rom single_port_rom:inst " "Elaborating entity \"single_port_rom\" for hierarchy \"single_port_rom:inst\"" {  } { { "Nibble.bdf" "inst" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 216 288 456 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478566670660 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 31 single_port_rom.v(24) " "Verilog HDL warning at single_port_rom.v(24): number of words (4) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "single_port_rom.v" "" { Text "/home/andressa/Microeletronica/Project Nibble/Nibble/single_port_rom.v" 24 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1478566670689 "|single_port_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 single_port_rom.v(12) " "Net \"rom.data_a\" at single_port_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "single_port_rom.v" "" { Text "/home/andressa/Microeletronica/Project Nibble/Nibble/single_port_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1478566670689 "|single_port_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 single_port_rom.v(12) " "Net \"rom.waddr_a\" at single_port_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "single_port_rom.v" "" { Text "/home/andressa/Microeletronica/Project Nibble/Nibble/single_port_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1478566670689 "|single_port_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 single_port_rom.v(12) " "Net \"rom.we_a\" at single_port_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "single_port_rom.v" "" { Text "/home/andressa/Microeletronica/Project Nibble/Nibble/single_port_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1478566670689 "|single_port_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recoder_5 recoder_5:inst18 " "Elaborating entity \"recoder_5\" for hierarchy \"recoder_5:inst18\"" {  } { { "Nibble.bdf" "inst18" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 200 0 200 328 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478566670691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum1 sum1:inst20 " "Elaborating entity \"sum1\" for hierarchy \"sum1:inst20\"" {  } { { "Nibble.bdf" "inst20" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 80 264 464 176 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478566670707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder sum1:inst20\|fulladder:inst9 " "Elaborating entity \"fulladder\" for hierarchy \"sum1:inst20\|fulladder:inst9\"" {  } { { "sum1.bdf" "inst9" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/sum1.bdf" { { 688 1432 1560 784 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478566670708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recoder_24 recoder_24:inst1 " "Elaborating entity \"recoder_24\" for hierarchy \"recoder_24:inst1\"" {  } { { "Nibble.bdf" "inst1" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 216 496 720 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478566670709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recoder_8 recoder_24:inst1\|recoder_8:inst2 " "Elaborating entity \"recoder_8\" for hierarchy \"recoder_24:inst1\|recoder_8:inst2\"" {  } { { "recoder_24.bdf" "inst2" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/recoder_24.bdf" { { 744 480 680 872 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478566670710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recoder_4 recoder_24:inst1\|recoder_8:inst2\|recoder_4:inst " "Elaborating entity \"recoder_4\" for hierarchy \"recoder_24:inst1\|recoder_8:inst2\|recoder_4:inst\"" {  } { { "recoder_8.bdf" "inst" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/recoder_8.bdf" { { 280 536 736 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478566670711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complement2 complement2:inst10 " "Elaborating entity \"complement2\" for hierarchy \"complement2:inst10\"" {  } { { "Nibble.bdf" "inst10" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 600 1488 1704 696 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478566670714 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst17 " "Block or symbol \"NOT\" of instance \"inst17\" overlaps another block or symbol" {  } { { "complement2.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/complement2.bdf" { { 680 512 560 712 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478566670714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:inst3 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:inst3\"" {  } { { "Nibble.bdf" "inst3" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 216 744 1096 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478566670717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram single_port_ram:inst11 " "Elaborating entity \"single_port_ram\" for hierarchy \"single_port_ram:inst11\"" {  } { { "Nibble.bdf" "inst11" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 136 1808 1976 248 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478566670722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_4bits mux2_4bits:inst16 " "Elaborating entity \"mux2_4bits\" for hierarchy \"mux2_4bits:inst16\"" {  } { { "Nibble.bdf" "inst16" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 136 1528 1688 248 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478566670731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullladder8 fullladder8:inst12 " "Elaborating entity \"fullladder8\" for hierarchy \"fullladder8:inst12\"" {  } { { "Nibble.bdf" "inst12" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 472 2104 2304 568 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478566670878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst9 " "Elaborating entity \"mux2\" for hierarchy \"mux2:inst9\"" {  } { { "Nibble.bdf" "inst9" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 400 1784 1944 512 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478566670884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recoder_3 recoder_3:inst4 " "Elaborating entity \"recoder_3\" for hierarchy \"recoder_3:inst4\"" {  } { { "Nibble.bdf" "inst4" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 0 1200 1400 128 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478566670888 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Overflow inst10 " "Port \"Overflow\" does not exist in macrofunction \"inst10\"" {  } { { "Nibble.bdf" "inst10" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 600 1488 1704 696 "inst10" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478566670912 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1228 " "Peak virtual memory: 1228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478566670975 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov  7 21:57:50 2016 " "Processing ended: Mon Nov  7 21:57:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478566670975 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478566670975 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478566670975 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1478566670975 ""}
