 Timing Path to current_state_reg[1]/D 
  
 Path Start Point : ST[2] 
 Path End Point   : current_state_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    ST[2]                            Fall  0.7000 0.0000 0.1000 1.37907  2.53038  3.90945           2       87.5969  c             | 
|    i_0_0_36/A2            OR3_X1    Fall  0.7000 0.0000 0.1000          0.849985                                                  | 
|    i_0_0_36/ZN            OR3_X1    Fall  0.8100 0.1100 0.0150 0.216424 1.647    1.86343           1       87.5969                | 
|    i_0_0_34/B1            AOI21_X1  Fall  0.8100 0.0000 0.0150          1.44682                                                   | 
|    i_0_0_34/ZN            AOI21_X1  Rise  0.8660 0.0560 0.0520 1.28507  5.80223  7.08731           4       87.5969                | 
|    i_0_0_23/A2            OR2_X1    Rise  0.8660 0.0000 0.0520          0.941939                                                  | 
|    i_0_0_23/ZN            OR2_X1    Rise  0.9070 0.0410 0.0140 0.546824 3.30329  3.85012           2       87.5969                | 
|    i_0_0_18/C1            AOI221_X1 Rise  0.9070 0.0000 0.0140          1.63225                                                   | 
|    i_0_0_18/ZN            AOI221_X1 Fall  0.9240 0.0170 0.0330 0.216996 1.67753  1.89453           1       87.5969                | 
|    i_0_0_14/A             AOI221_X1 Fall  0.9240 0.0000 0.0330          1.49739                                                   | 
|    i_0_0_14/ZN            AOI221_X1 Rise  1.0050 0.0810 0.0490 0.219962 1.65842  1.87838           1       87.5969                | 
|    i_0_0_13/B             AOI211_X1 Rise  1.0050 0.0000 0.0490          1.65842                                                   | 
|    i_0_0_13/ZN            AOI211_X1 Fall  1.0250 0.0200 0.0270 0.41317  1.14029  1.55346           1       87.5969                | 
|    current_state_reg[1]/D DFF_X1    Fall  1.0250 0.0000 0.0270          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to current_state_reg[1]/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    Clk                            Rise  0.0000 0.0000 0.1000 1.54627  2.56932  4.11559           3       87.5969  c    K        | 
|    current_state_reg[1]/CK DFF_X1 Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0480 1.4520 | 
| data required time                       |  1.4520        | 
|                                          |                | 
| data required time                       |  1.4520        | 
| data arrival time                        | -1.0250        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.4270        | 
-------------------------------------------------------------


 Timing Path to current_state_reg[0]/D 
  
 Path Start Point : ST[2] 
 Path End Point   : current_state_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    ST[2]                           Fall  0.7000 0.0000 0.1000 1.37907  2.53038  3.90945           2       87.5969  c             | 
|    i_0_0_36/A2            OR3_X1   Fall  0.7000 0.0000 0.1000          0.849985                                                  | 
|    i_0_0_36/ZN            OR3_X1   Fall  0.8100 0.1100 0.0150 0.216424 1.647    1.86343           1       87.5969                | 
|    i_0_0_34/B1            AOI21_X1 Fall  0.8100 0.0000 0.0150          1.44682                                                   | 
|    i_0_0_34/ZN            AOI21_X1 Rise  0.8660 0.0560 0.0520 1.28507  5.80223  7.08731           4       87.5969                | 
|    i_0_0_16/A             AOI21_X1 Rise  0.8660 0.0000 0.0520          1.62635                                                   | 
|    i_0_0_16/ZN            AOI21_X1 Fall  0.8920 0.0260 0.0230 0.975194 3.29035  4.26554           2       87.5969                | 
|    i_0_0_12/B1            OAI21_X1 Fall  0.8920 0.0000 0.0230          1.45983                                                   | 
|    i_0_0_12/ZN            OAI21_X1 Rise  0.9260 0.0340 0.0290 0.235385 1.67072  1.9061            1       87.5969                | 
|    i_0_0_9/A              OAI21_X1 Rise  0.9260 0.0000 0.0290          1.67072                                                   | 
|    i_0_0_9/ZN             OAI21_X1 Fall  0.9490 0.0230 0.0220 0.189488 1.647    1.83649           1       87.5969                | 
|    i_0_0_0/B1             AOI21_X1 Fall  0.9490 0.0000 0.0220          1.44682                                                   | 
|    i_0_0_0/ZN             AOI21_X1 Rise  0.9800 0.0310 0.0300 0.538207 1.14029  1.6785            1       87.5969                | 
|    current_state_reg[0]/D DFF_X1   Rise  0.9800 0.0000 0.0300          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to current_state_reg[0]/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    Clk                            Rise  0.0000 0.0000 0.1000 1.54627  2.56932  4.11559           3       87.5969  c    K        | 
|    current_state_reg[0]/CK DFF_X1 Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0370 1.4630 | 
| data required time                       |  1.4630        | 
|                                          |                | 
| data required time                       |  1.4630        | 
| data arrival time                        | -0.9800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.4830        | 
-------------------------------------------------------------


 Timing Path to current_state_reg[2]/D 
  
 Path Start Point : ST[2] 
 Path End Point   : current_state_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    ST[2]                           Fall  0.7000 0.0000 0.1000 1.37907  2.53038  3.90945           2       87.5969  c             | 
|    i_0_0_36/A2            OR3_X1   Fall  0.7000 0.0000 0.1000          0.849985                                                  | 
|    i_0_0_36/ZN            OR3_X1   Fall  0.8100 0.1100 0.0150 0.216424 1.647    1.86343           1       87.5969                | 
|    i_0_0_34/B1            AOI21_X1 Fall  0.8100 0.0000 0.0150          1.44682                                                   | 
|    i_0_0_34/ZN            AOI21_X1 Rise  0.8660 0.0560 0.0520 1.28507  5.80223  7.08731           4       87.5969                | 
|    i_0_0_23/A2            OR2_X1   Rise  0.8660 0.0000 0.0520          0.941939                                                  | 
|    i_0_0_23/ZN            OR2_X1   Rise  0.9070 0.0410 0.0140 0.546824 3.30329  3.85012           2       87.5969                | 
|    i_0_0_22/A1            OAI22_X1 Rise  0.9070 0.0000 0.0140          1.67104                                                   | 
|    i_0_0_22/ZN            OAI22_X1 Fall  0.9260 0.0190 0.0130 0.356519 1.67685  2.03337           1       87.5969                | 
|    i_0_0_21/B2            AOI21_X1 Fall  0.9260 0.0000 0.0130          1.40993                                                   | 
|    i_0_0_21/ZN            AOI21_X1 Rise  0.9570 0.0310 0.0290 0.265926 1.14029  1.40622           1       87.5969                | 
|    current_state_reg[2]/D DFF_X1   Rise  0.9570 0.0000 0.0290          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to current_state_reg[2]/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    Clk                            Rise  0.0000 0.0000 0.1000 1.54627  2.56932  4.11559           3       87.5969  c    K        | 
|    current_state_reg[2]/CK DFF_X1 Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0370 1.4630 | 
| data required time                       |  1.4630        | 
|                                          |                | 
| data required time                       |  1.4630        | 
| data arrival time                        | -0.9570        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5060        | 
-------------------------------------------------------------


 Timing Path to rdoor 
  
 Path Start Point : current_state_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : rdoor 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    Clk                              Rise  0.0000 0.0000 0.1000             1.54627  2.84896  4.39523           3       87.5969  c    K        | 
| Data Path:                                                                                                                                    | 
|    current_state_reg[1]/CK DFF_X1   Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    current_state_reg[1]/Q  DFF_X1   Rise  0.1460 0.1460 0.0670             2.66844  25.4723  28.1407           10      87.5969  F             | 
|    i_0_0_25/A2             NAND2_X1 Rise  0.1470 0.0010 0.0670                      1.6642                                                    | 
|    i_0_0_25/ZN             NAND2_X1 Fall  0.1820 0.0350 0.0210             1.13016  5.00627  6.13643           3       87.5969                | 
|    i_0_0_15/A1             NOR2_X1  Fall  0.1820 0.0000 0.0210                      1.41309                                                   | 
|    i_0_0_15/ZN             NOR2_X1  Rise  0.2800 0.0980 0.0790             2.26647  13.2041  15.4706           3       87.5969                | 
|    rdoor                            Rise  0.2830 0.0030 0.0790    0.0030            10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  1.5000 1.5000 | 
| output delay                              | -0.4500 1.0500 | 
| data required time                        |  1.0500        | 
|                                           |                | 
| data required time                        |  1.0500        | 
| data arrival time                         | -0.2830        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7670        | 
--------------------------------------------------------------


 Timing Path to winbuzz 
  
 Path Start Point : current_state_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : winbuzz 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    Clk                              Rise  0.0000 0.0000 0.1000 1.54627  2.84896  4.39523           3       87.5969  c    K        | 
| Data Path:                                                                                                                        | 
|    current_state_reg[0]/CK DFF_X1   Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    current_state_reg[0]/Q  DFF_X1   Fall  0.1050 0.1050 0.0250 2.55917  18.2218  20.781            6       87.5969  F             | 
|    i_0_0_41/A              INV_X1   Fall  0.1060 0.0010 0.0250          1.54936                                                   | 
|    i_0_0_41/ZN             INV_X1   Rise  0.1360 0.0300 0.0170 0.708591 4.90988  5.61847           3       87.5969                | 
|    i_0_0_33/A1             NAND2_X1 Rise  0.1360 0.0000 0.0170          1.59903                                                   | 
|    i_0_0_33/ZN             NAND2_X1 Fall  0.1670 0.0310 0.0210 1.35415  7.52366  8.87781           4       87.5969                | 
|    i_0_0_32/A1             NOR2_X1  Fall  0.1670 0.0000 0.0210          1.41309                                                   | 
|    i_0_0_32/ZN             NOR2_X1  Rise  0.2650 0.0980 0.0800 2.25578  13.2659  15.5217           3       87.5969                | 
|    winbuzz                          Rise  0.2650 0.0000 0.0800          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  1.5000 1.5000 | 
| output delay                              | -0.4500 1.0500 | 
| data required time                        |  1.0500        | 
|                                           |                | 
| data required time                        |  1.0500        | 
| data arrival time                         | -0.2650        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7850        | 
--------------------------------------------------------------


 Timing Path to heater 
  
 Path Start Point : current_state_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : heater 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    Clk                             Rise  0.0000 0.0000 0.1000 1.54627  2.84896  4.39523           3       87.5969  c    K        | 
| Data Path:                                                                                                                       | 
|    current_state_reg[0]/CK DFF_X1  Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    current_state_reg[0]/Q  DFF_X1  Rise  0.1280 0.1280 0.0500 2.55917  18.2218  20.781            6       87.5969  F             | 
|    i_0_0_41/A              INV_X1  Rise  0.1290 0.0010 0.0500          1.70023                                                   | 
|    i_0_0_41/ZN             INV_X1  Fall  0.1500 0.0210 0.0160 0.708591 4.90988  5.61847           3       87.5969                | 
|    i_0_0_6/A2              NOR3_X1 Fall  0.1500 0.0000 0.0160          1.4768                                                    | 
|    i_0_0_6/ZN              NOR3_X1 Rise  0.2650 0.1150 0.0870 0.230406 10       10.2304           1       87.5969                | 
|    heater                          Rise  0.2650 0.0000 0.0870          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  1.5000 1.5000 | 
| output delay                              | -0.4500 1.0500 | 
| data required time                        |  1.0500        | 
|                                           |                | 
| data required time                        |  1.0500        | 
| data arrival time                         | -0.2650        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7850        | 
--------------------------------------------------------------


 Timing Path to alarmbuzz 
  
 Path Start Point : current_state_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : alarmbuzz 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    Clk                              Rise  0.0000 0.0000 0.1000 1.54627  2.84896  4.39523           3       87.5969  c    K        | 
| Data Path:                                                                                                                        | 
|    current_state_reg[0]/CK DFF_X1   Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    current_state_reg[0]/Q  DFF_X1   Rise  0.1280 0.1280 0.0500 2.55917  18.2218  20.781            6       87.5969  F             | 
|    i_0_0_30/A2             NAND2_X1 Rise  0.1290 0.0010 0.0500          1.6642                                                    | 
|    i_0_0_30/ZN             NAND2_X1 Fall  0.1760 0.0470 0.0270 1.89269  10.0754  11.9681           6       87.5969                | 
|    i_0_0_4/A2              NOR2_X1  Fall  0.1760 0.0000 0.0270          1.56385                                                   | 
|    i_0_0_4/ZN              NOR2_X1  Rise  0.2570 0.0810 0.0570 0.608405 10       10.6084           1       87.5969                | 
|    alarmbuzz                        Rise  0.2570 0.0000 0.0570          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  1.5000 1.5000 | 
| output delay                              | -0.4500 1.0500 | 
| data required time                        |  1.0500        | 
|                                           |                | 
| data required time                        |  1.0500        | 
| data arrival time                         | -0.2570        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7930        | 
--------------------------------------------------------------


 Timing Path to fdoor 
  
 Path Start Point : current_state_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : fdoor 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    Clk                              Rise  0.0000 0.0000 0.1000 1.54627  2.84896  4.39523           3       87.5969  c    K        | 
| Data Path:                                                                                                                        | 
|    current_state_reg[0]/CK DFF_X1   Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    current_state_reg[0]/Q  DFF_X1   Rise  0.1280 0.1280 0.0500 2.55917  18.2218  20.781            6       87.5969  F             | 
|    i_0_0_30/A2             NAND2_X1 Rise  0.1290 0.0010 0.0500          1.6642                                                    | 
|    i_0_0_30/ZN             NAND2_X1 Fall  0.1760 0.0470 0.0270 1.89269  10.0754  11.9681           6       87.5969                | 
|    i_0_0_11/A1             NOR2_X1  Fall  0.1760 0.0000 0.0270          1.41309                                                   | 
|    i_0_0_11/ZN             NOR2_X1  Rise  0.2530 0.0770 0.0570 0.709205 10       10.7092           1       87.5969                | 
|    fdoor                            Rise  0.2530 0.0000 0.0570          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  1.5000 1.5000 | 
| output delay                              | -0.4500 1.0500 | 
| data required time                        |  1.0500        | 
|                                           |                | 
| data required time                        |  1.0500        | 
| data arrival time                         | -0.2530        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7970        | 
--------------------------------------------------------------


 Timing Path to cooler 
  
 Path Start Point : current_state_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : cooler 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    Clk                              Rise  0.0000 0.0000 0.1000 1.54627  2.84896  4.39523           3       87.5969  c    K        | 
| Data Path:                                                                                                                        | 
|    current_state_reg[0]/CK DFF_X1   Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    current_state_reg[0]/Q  DFF_X1   Fall  0.1050 0.1050 0.0250 2.55917  18.2218  20.781            6       87.5969  F             | 
|    i_0_0_41/A              INV_X1   Fall  0.1060 0.0010 0.0250          1.54936                                                   | 
|    i_0_0_41/ZN             INV_X1   Rise  0.1360 0.0300 0.0170 0.708591 4.90988  5.61847           3       87.5969                | 
|    i_0_0_33/A1             NAND2_X1 Rise  0.1360 0.0000 0.0170          1.59903                                                   | 
|    i_0_0_33/ZN             NAND2_X1 Fall  0.1670 0.0310 0.0210 1.35415  7.52366  8.87781           4       87.5969                | 
|    i_0_0_20/A2             NOR2_X1  Fall  0.1670 0.0000 0.0210          1.56385                                                   | 
|    i_0_0_20/ZN             NOR2_X1  Rise  0.2450 0.0780 0.0570 0.565046 10       10.565            1       87.5969                | 
|    cooler                           Rise  0.2450 0.0000 0.0570          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  1.5000 1.5000 | 
| output delay                              | -0.4500 1.0500 | 
| data required time                        |  1.0500        | 
|                                           |                | 
| data required time                        |  1.0500        | 
| data arrival time                         | -0.2450        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8050        | 
--------------------------------------------------------------


 Timing Path to display[1] 
  
 Path Start Point : current_state_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : display[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    Clk                            Rise  0.0000 0.0000 0.1000 1.54627  2.84896  4.39523           3       87.5969  c    K        | 
| Data Path:                                                                                                                      | 
|    current_state_reg[1]/CK DFF_X1 Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    current_state_reg[1]/Q  DFF_X1 Rise  0.1460 0.1460 0.0670 2.66844  25.4723  28.1407           10      87.5969  F             | 
|    display[1]                     Rise  0.1460 0.0000 0.0670          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  1.5000 1.5000 | 
| output delay                              | -0.4500 1.0500 | 
| data required time                        |  1.0500        | 
|                                           |                | 
| data required time                        |  1.0500        | 
| data arrival time                         | -0.1460        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9040        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 258M, CVMEM - 1690M, PVMEM - 1839M)
