
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -150.51

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.30

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.30

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[717]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3449.40    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.51    1.23    1.67 ^ gen_regfile_ff.register_file_i.rf_reg_q[717]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.67   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[717]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.07    2.07   library removal time
                                  2.07   data required time
-----------------------------------------------------------------------------
                                  2.07   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                 -0.39   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.95    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    5.48    0.01    0.02    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[717]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3449.40    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.51    1.23    1.67 ^ gen_regfile_ff.register_file_i.rf_reg_q[717]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.67   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[717]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.30    1.90   library recovery time
                                  1.90   data required time
-----------------------------------------------------------------------------
                                  1.90   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                  0.22   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[285]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/CK (DFF_X1)
     1    1.37    0.01    0.08    0.08 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_a_i[0] (net)
                  0.01    0.00    0.08 ^ _16818_/A (BUF_X1)
     3   10.30    0.03    0.04    0.13 ^ _16818_/Z (BUF_X1)
                                         _10996_ (net)
                  0.03    0.00    0.13 ^ _16819_/A (BUF_X4)
    10   30.47    0.02    0.04    0.17 ^ _16819_/Z (BUF_X4)
                                         _10997_ (net)
                  0.02    0.00    0.17 ^ _16820_/A (BUF_X2)
    10   31.61    0.04    0.06    0.22 ^ _16820_/Z (BUF_X2)
                                         _10998_ (net)
                  0.04    0.00    0.23 ^ _16914_/A (BUF_X1)
    10   44.32    0.10    0.13    0.35 ^ _16914_/Z (BUF_X1)
                                         _11092_ (net)
                  0.10    0.01    0.36 ^ _16915_/A (BUF_X2)
    10   47.11    0.05    0.08    0.44 ^ _16915_/Z (BUF_X2)
                                         _11093_ (net)
                  0.05    0.00    0.44 ^ _16916_/A (BUF_X2)
    10   40.79    0.05    0.07    0.52 ^ _16916_/Z (BUF_X2)
                                         _11094_ (net)
                  0.05    0.01    0.53 ^ _19889_/S (MUX2_X1)
     1    2.83    0.01    0.07    0.59 v _19889_/Z (MUX2_X1)
                                         _03300_ (net)
                  0.01    0.00    0.59 v _19892_/A2 (AOI222_X1)
     1    2.68    0.05    0.07    0.66 ^ _19892_/ZN (AOI222_X1)
                                         _03303_ (net)
                  0.05    0.00    0.66 ^ _19893_/A2 (NAND2_X1)
     1    1.59    0.02    0.02    0.68 v _19893_/ZN (NAND2_X1)
                                         _03304_ (net)
                  0.02    0.00    0.68 v _19904_/A (AOI21_X1)
     2    8.87    0.05    0.08    0.76 ^ _19904_/ZN (AOI21_X1)
                                         _03315_ (net)
                  0.05    0.00    0.76 ^ _20613_/A2 (OR2_X1)
     4   11.46    0.03    0.06    0.82 ^ _20613_/ZN (OR2_X1)
                                         _03915_ (net)
                  0.03    0.00    0.82 ^ _20614_/B (MUX2_X1)
     5   12.95    0.03    0.07    0.89 ^ _20614_/Z (MUX2_X1)
                                         _03916_ (net)
                  0.03    0.00    0.89 ^ _20615_/A (CLKBUF_X1)
    10   23.33    0.05    0.09    0.98 ^ _20615_/Z (CLKBUF_X1)
                                         _03917_ (net)
                  0.05    0.00    0.98 ^ _21060_/A2 (NAND2_X1)
     1    3.49    0.01    0.03    1.01 v _21060_/ZN (NAND2_X1)
                                         _14806_ (net)
                  0.01    0.00    1.01 v _30148_/B (FA_X1)
     1    4.88    0.02    0.10    1.11 v _30148_/S (FA_X1)
                                         _14809_ (net)
                  0.02    0.00    1.11 v _30149_/B (FA_X1)
     1    1.91    0.01    0.12    1.24 ^ _30149_/S (FA_X1)
                                         _14812_ (net)
                  0.01    0.00    1.24 ^ _21484_/A (INV_X1)
     1    3.45    0.01    0.01    1.25 v _21484_/ZN (INV_X1)
                                         _16104_ (net)
                  0.01    0.00    1.25 v _30525_/A (HA_X1)
     1    3.57    0.01    0.05    1.30 v _30525_/S (HA_X1)
                                         _14815_ (net)
                  0.01    0.00    1.30 v _30150_/CI (FA_X1)
     1    1.86    0.01    0.11    1.41 ^ _30150_/S (FA_X1)
                                         _14817_ (net)
                  0.01    0.00    1.41 ^ _21163_/A (INV_X1)
     1    3.52    0.01    0.01    1.42 v _21163_/ZN (INV_X1)
                                         _14819_ (net)
                  0.01    0.00    1.42 v _30151_/B (FA_X1)
     1    3.00    0.01    0.12    1.54 ^ _30151_/S (FA_X1)
                                         _14822_ (net)
                  0.01    0.00    1.54 ^ _30152_/CI (FA_X1)
     1    1.63    0.01    0.09    1.63 v _30152_/S (FA_X1)
                                         _14826_ (net)
                  0.01    0.00    1.63 v _21682_/A (INV_X1)
     1    3.51    0.01    0.02    1.65 ^ _21682_/ZN (INV_X1)
                                         _16107_ (net)
                  0.01    0.00    1.65 ^ _30526_/B (HA_X1)
     4    8.19    0.05    0.08    1.73 ^ _30526_/S (HA_X1)
                                         _16109_ (net)
                  0.05    0.00    1.73 ^ _23473_/A3 (AND3_X1)
     2    3.47    0.01    0.06    1.79 ^ _23473_/ZN (AND3_X1)
                                         _05986_ (net)
                  0.01    0.00    1.79 ^ _23533_/A3 (NAND3_X1)
     2    2.65    0.01    0.02    1.81 v _23533_/ZN (NAND3_X1)
                                         _06045_ (net)
                  0.01    0.00    1.81 v _23589_/A1 (AND3_X1)
     2    4.95    0.01    0.04    1.85 v _23589_/ZN (AND3_X1)
                                         _06099_ (net)
                  0.01    0.00    1.85 v _23633_/A2 (NOR3_X1)
     2    3.99    0.04    0.06    1.91 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.91 ^ _23682_/A2 (NOR2_X1)
     1    3.34    0.01    0.02    1.93 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.93 v _23683_/B2 (AOI21_X2)
     5   10.64    0.04    0.05    1.98 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    1.98 ^ _23908_/A3 (AND4_X1)
     2    3.68    0.02    0.07    2.05 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.05 ^ _23912_/A2 (NOR3_X1)
     1    2.54    0.01    0.01    2.07 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.07 v _23913_/B (XOR2_X1)
     1    2.71    0.03    0.04    2.11 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.11 ^ _23914_/B (MUX2_X1)
     2    5.42    0.02    0.05    2.16 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.16 ^ _23915_/A2 (NAND2_X1)
     1    4.12    0.02    0.02    2.18 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.18 v _23924_/B2 (AOI221_X1)
     1    4.99    0.06    0.11    2.29 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.06    0.00    2.29 ^ _23925_/B1 (AOI21_X1)
     4   10.56    0.03    0.05    2.34 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.34 v _23926_/A (BUF_X1)
    10   15.34    0.02    0.06    2.39 v _23926_/Z (BUF_X1)
                                         _06423_ (net)
                  0.02    0.00    2.40 v _24403_/B (MUX2_X1)
     1    1.43    0.01    0.06    2.46 v _24403_/Z (MUX2_X1)
                                         _01485_ (net)
                  0.01    0.00    2.46 v gen_regfile_ff.register_file_i.rf_reg_q[285]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.46   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[285]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.46   data arrival time
-----------------------------------------------------------------------------
                                 -0.30   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[717]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3449.40    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.51    1.23    1.67 ^ gen_regfile_ff.register_file_i.rf_reg_q[717]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.67   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[717]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.30    1.90   library recovery time
                                  1.90   data required time
-----------------------------------------------------------------------------
                                  1.90   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                  0.22   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[285]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/CK (DFF_X1)
     1    1.37    0.01    0.08    0.08 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_a_i[0] (net)
                  0.01    0.00    0.08 ^ _16818_/A (BUF_X1)
     3   10.30    0.03    0.04    0.13 ^ _16818_/Z (BUF_X1)
                                         _10996_ (net)
                  0.03    0.00    0.13 ^ _16819_/A (BUF_X4)
    10   30.47    0.02    0.04    0.17 ^ _16819_/Z (BUF_X4)
                                         _10997_ (net)
                  0.02    0.00    0.17 ^ _16820_/A (BUF_X2)
    10   31.61    0.04    0.06    0.22 ^ _16820_/Z (BUF_X2)
                                         _10998_ (net)
                  0.04    0.00    0.23 ^ _16914_/A (BUF_X1)
    10   44.32    0.10    0.13    0.35 ^ _16914_/Z (BUF_X1)
                                         _11092_ (net)
                  0.10    0.01    0.36 ^ _16915_/A (BUF_X2)
    10   47.11    0.05    0.08    0.44 ^ _16915_/Z (BUF_X2)
                                         _11093_ (net)
                  0.05    0.00    0.44 ^ _16916_/A (BUF_X2)
    10   40.79    0.05    0.07    0.52 ^ _16916_/Z (BUF_X2)
                                         _11094_ (net)
                  0.05    0.01    0.53 ^ _19889_/S (MUX2_X1)
     1    2.83    0.01    0.07    0.59 v _19889_/Z (MUX2_X1)
                                         _03300_ (net)
                  0.01    0.00    0.59 v _19892_/A2 (AOI222_X1)
     1    2.68    0.05    0.07    0.66 ^ _19892_/ZN (AOI222_X1)
                                         _03303_ (net)
                  0.05    0.00    0.66 ^ _19893_/A2 (NAND2_X1)
     1    1.59    0.02    0.02    0.68 v _19893_/ZN (NAND2_X1)
                                         _03304_ (net)
                  0.02    0.00    0.68 v _19904_/A (AOI21_X1)
     2    8.87    0.05    0.08    0.76 ^ _19904_/ZN (AOI21_X1)
                                         _03315_ (net)
                  0.05    0.00    0.76 ^ _20613_/A2 (OR2_X1)
     4   11.46    0.03    0.06    0.82 ^ _20613_/ZN (OR2_X1)
                                         _03915_ (net)
                  0.03    0.00    0.82 ^ _20614_/B (MUX2_X1)
     5   12.95    0.03    0.07    0.89 ^ _20614_/Z (MUX2_X1)
                                         _03916_ (net)
                  0.03    0.00    0.89 ^ _20615_/A (CLKBUF_X1)
    10   23.33    0.05    0.09    0.98 ^ _20615_/Z (CLKBUF_X1)
                                         _03917_ (net)
                  0.05    0.00    0.98 ^ _21060_/A2 (NAND2_X1)
     1    3.49    0.01    0.03    1.01 v _21060_/ZN (NAND2_X1)
                                         _14806_ (net)
                  0.01    0.00    1.01 v _30148_/B (FA_X1)
     1    4.88    0.02    0.10    1.11 v _30148_/S (FA_X1)
                                         _14809_ (net)
                  0.02    0.00    1.11 v _30149_/B (FA_X1)
     1    1.91    0.01    0.12    1.24 ^ _30149_/S (FA_X1)
                                         _14812_ (net)
                  0.01    0.00    1.24 ^ _21484_/A (INV_X1)
     1    3.45    0.01    0.01    1.25 v _21484_/ZN (INV_X1)
                                         _16104_ (net)
                  0.01    0.00    1.25 v _30525_/A (HA_X1)
     1    3.57    0.01    0.05    1.30 v _30525_/S (HA_X1)
                                         _14815_ (net)
                  0.01    0.00    1.30 v _30150_/CI (FA_X1)
     1    1.86    0.01    0.11    1.41 ^ _30150_/S (FA_X1)
                                         _14817_ (net)
                  0.01    0.00    1.41 ^ _21163_/A (INV_X1)
     1    3.52    0.01    0.01    1.42 v _21163_/ZN (INV_X1)
                                         _14819_ (net)
                  0.01    0.00    1.42 v _30151_/B (FA_X1)
     1    3.00    0.01    0.12    1.54 ^ _30151_/S (FA_X1)
                                         _14822_ (net)
                  0.01    0.00    1.54 ^ _30152_/CI (FA_X1)
     1    1.63    0.01    0.09    1.63 v _30152_/S (FA_X1)
                                         _14826_ (net)
                  0.01    0.00    1.63 v _21682_/A (INV_X1)
     1    3.51    0.01    0.02    1.65 ^ _21682_/ZN (INV_X1)
                                         _16107_ (net)
                  0.01    0.00    1.65 ^ _30526_/B (HA_X1)
     4    8.19    0.05    0.08    1.73 ^ _30526_/S (HA_X1)
                                         _16109_ (net)
                  0.05    0.00    1.73 ^ _23473_/A3 (AND3_X1)
     2    3.47    0.01    0.06    1.79 ^ _23473_/ZN (AND3_X1)
                                         _05986_ (net)
                  0.01    0.00    1.79 ^ _23533_/A3 (NAND3_X1)
     2    2.65    0.01    0.02    1.81 v _23533_/ZN (NAND3_X1)
                                         _06045_ (net)
                  0.01    0.00    1.81 v _23589_/A1 (AND3_X1)
     2    4.95    0.01    0.04    1.85 v _23589_/ZN (AND3_X1)
                                         _06099_ (net)
                  0.01    0.00    1.85 v _23633_/A2 (NOR3_X1)
     2    3.99    0.04    0.06    1.91 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.91 ^ _23682_/A2 (NOR2_X1)
     1    3.34    0.01    0.02    1.93 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.93 v _23683_/B2 (AOI21_X2)
     5   10.64    0.04    0.05    1.98 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    1.98 ^ _23908_/A3 (AND4_X1)
     2    3.68    0.02    0.07    2.05 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.05 ^ _23912_/A2 (NOR3_X1)
     1    2.54    0.01    0.01    2.07 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.07 v _23913_/B (XOR2_X1)
     1    2.71    0.03    0.04    2.11 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.11 ^ _23914_/B (MUX2_X1)
     2    5.42    0.02    0.05    2.16 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.16 ^ _23915_/A2 (NAND2_X1)
     1    4.12    0.02    0.02    2.18 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.18 v _23924_/B2 (AOI221_X1)
     1    4.99    0.06    0.11    2.29 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.06    0.00    2.29 ^ _23925_/B1 (AOI21_X1)
     4   10.56    0.03    0.05    2.34 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.34 v _23926_/A (BUF_X1)
    10   15.34    0.02    0.06    2.39 v _23926_/Z (BUF_X1)
                                         _06423_ (net)
                  0.02    0.00    2.40 v _24403_/B (MUX2_X1)
     1    1.43    0.01    0.06    2.46 v _24403_/Z (MUX2_X1)
                                         _01485_ (net)
                  0.01    0.00    2.46 v gen_regfile_ff.register_file_i.rf_reg_q[285]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.46   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[285]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.46   data arrival time
-----------------------------------------------------------------------------
                                 -0.30   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.23   -0.03 (VIOLATED)
_20328_/ZN                              0.20    0.21   -0.02 (VIOLATED)
_22911_/ZN                              0.20    0.20   -0.01 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_22217_/ZN                             23.23   39.06  -15.83 (VIOLATED)
_22176_/ZN                             23.23   37.13  -13.89 (VIOLATED)
_20328_/ZN                             16.02   29.53  -13.51 (VIOLATED)
_22284_/ZN                             23.23   36.67  -13.44 (VIOLATED)
_22133_/ZN                             23.23   36.50  -13.27 (VIOLATED)
_22344_/ZN                             23.23   36.27  -13.04 (VIOLATED)
_17048_/Z                              25.33   37.92  -12.59 (VIOLATED)
_20440_/ZN                             10.47   22.09  -11.62 (VIOLATED)
_22089_/ZN                             23.23   34.81  -11.58 (VIOLATED)
_27512_/ZN                             23.23   34.70  -11.47 (VIOLATED)
_22073_/ZN                             23.23   34.08  -10.85 (VIOLATED)
_24776_/ZN                             16.02   26.73  -10.71 (VIOLATED)
_22052_/ZN                             23.23   32.76   -9.53 (VIOLATED)
_18615_/ZN                             28.99   38.35   -9.36 (VIOLATED)
_22911_/ZN                             10.47   19.61   -9.14 (VIOLATED)
_27504_/ZN                             23.23   31.87   -8.64 (VIOLATED)
_27522_/ZN                             23.23   31.58   -8.35 (VIOLATED)
_19370_/ZN                             26.02   34.36   -8.34 (VIOLATED)
_19553_/ZN                             26.02   33.65   -7.63 (VIOLATED)
_19924_/ZN                             25.33   32.49   -7.16 (VIOLATED)
_18603_/ZN                             26.02   33.17   -7.15 (VIOLATED)
_25831_/ZN                             10.47   17.51   -7.03 (VIOLATED)
_23322_/ZN                             10.47   17.31   -6.84 (VIOLATED)
_19183_/ZN                             26.70   33.34   -6.63 (VIOLATED)
_19731_/ZN                             26.02   32.52   -6.50 (VIOLATED)
_20318_/Z                              25.33   30.86   -5.53 (VIOLATED)
_20890_/ZN                             16.02   21.44   -5.42 (VIOLATED)
_18429_/ZN                             26.02   31.38   -5.37 (VIOLATED)
_18417_/ZN                             26.02   31.28   -5.26 (VIOLATED)
_22301_/ZN                             10.47   15.66   -5.19 (VIOLATED)
_22360_/ZN                             10.47   14.98   -4.51 (VIOLATED)
_18977_/ZN                             26.02   30.46   -4.44 (VIOLATED)
_18215_/ZN                             26.02   30.18   -4.17 (VIOLATED)
_20352_/ZN                             16.02   20.18   -4.16 (VIOLATED)
_20147_/ZN                             10.47   14.28   -3.81 (VIOLATED)
_18358_/ZN                             25.33   28.16   -2.83 (VIOLATED)
_18225_/ZN                             26.02   28.66   -2.64 (VIOLATED)
_22195_/ZN                             16.02   18.26   -2.24 (VIOLATED)
_20319_/Z                              25.33   27.50   -2.17 (VIOLATED)
_22363_/ZN                             26.05   28.11   -2.06 (VIOLATED)
_22868_/ZN                             10.47   12.41   -1.93 (VIOLATED)
_22831_/ZN                             10.47   11.90   -1.42 (VIOLATED)
_21836_/ZN                             10.47   11.87   -1.40 (VIOLATED)
_21844_/ZN                             10.47   11.81   -1.34 (VIOLATED)
_23367_/ZN                             16.02   17.33   -1.31 (VIOLATED)
_18055_/ZN                             28.99   30.27   -1.28 (VIOLATED)
_18028_/ZN                             26.02   27.23   -1.21 (VIOLATED)
_18471_/ZN                             25.33   26.25   -0.92 (VIOLATED)
_19384_/ZN                             26.70   27.56   -0.86 (VIOLATED)
_28321_/ZN                             16.02   16.77   -0.75 (VIOLATED)
_20148_/ZN                             10.47   10.99   -0.52 (VIOLATED)
_19863_/ZN                             25.33   25.81   -0.48 (VIOLATED)
_17229_/ZN                             16.02   16.30   -0.27 (VIOLATED)
_27740_/ZN                             10.47   10.66   -0.19 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.028711436316370964

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.1446

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-15.832417488098145

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.23150062561035

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.6815

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 3

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 54

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1092

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1288

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[285]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/CK (DFF_X1)
   0.08    0.08 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/Q (DFF_X1)
   0.04    0.13 ^ _16818_/Z (BUF_X1)
   0.04    0.17 ^ _16819_/Z (BUF_X4)
   0.06    0.22 ^ _16820_/Z (BUF_X2)
   0.13    0.35 ^ _16914_/Z (BUF_X1)
   0.09    0.44 ^ _16915_/Z (BUF_X2)
   0.08    0.52 ^ _16916_/Z (BUF_X2)
   0.07    0.59 v _19889_/Z (MUX2_X1)
   0.07    0.66 ^ _19892_/ZN (AOI222_X1)
   0.02    0.68 v _19893_/ZN (NAND2_X1)
   0.08    0.76 ^ _19904_/ZN (AOI21_X1)
   0.06    0.82 ^ _20613_/ZN (OR2_X1)
   0.07    0.89 ^ _20614_/Z (MUX2_X1)
   0.09    0.98 ^ _20615_/Z (CLKBUF_X1)
   0.03    1.01 v _21060_/ZN (NAND2_X1)
   0.10    1.11 v _30148_/S (FA_X1)
   0.12    1.24 ^ _30149_/S (FA_X1)
   0.01    1.25 v _21484_/ZN (INV_X1)
   0.05    1.30 v _30525_/S (HA_X1)
   0.11    1.41 ^ _30150_/S (FA_X1)
   0.01    1.42 v _21163_/ZN (INV_X1)
   0.12    1.54 ^ _30151_/S (FA_X1)
   0.09    1.63 v _30152_/S (FA_X1)
   0.02    1.65 ^ _21682_/ZN (INV_X1)
   0.08    1.73 ^ _30526_/S (HA_X1)
   0.06    1.79 ^ _23473_/ZN (AND3_X1)
   0.02    1.81 v _23533_/ZN (NAND3_X1)
   0.04    1.85 v _23589_/ZN (AND3_X1)
   0.06    1.91 ^ _23633_/ZN (NOR3_X1)
   0.02    1.93 v _23682_/ZN (NOR2_X1)
   0.05    1.98 ^ _23683_/ZN (AOI21_X2)
   0.07    2.05 ^ _23908_/ZN (AND4_X1)
   0.01    2.07 v _23912_/ZN (NOR3_X1)
   0.04    2.11 ^ _23913_/Z (XOR2_X1)
   0.05    2.16 ^ _23914_/Z (MUX2_X1)
   0.02    2.18 v _23915_/ZN (NAND2_X1)
   0.11    2.29 ^ _23924_/ZN (AOI221_X1)
   0.05    2.34 v _23925_/ZN (AOI21_X1)
   0.06    2.39 v _23926_/Z (BUF_X1)
   0.06    2.46 v _24403_/Z (MUX2_X1)
   0.00    2.46 v gen_regfile_ff.register_file_i.rf_reg_q[285]$_DFFE_PN0P_/D (DFFR_X1)
           2.46   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[285]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.46   data arrival time
---------------------------------------------------------
          -0.30   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.02    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4568

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.2978

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-12.121459

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.13e-02   1.44e-03   1.56e-04   1.29e-02  16.6%
Combinational          2.98e-02   3.42e-02   4.29e-04   6.44e-02  82.9%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.60e-02   5.85e-04   7.77e-02 100.0%
                          52.9%      46.3%       0.8%
