{"vcs1":{"timestamp_begin":1759409881.511802687, "rt":8.59, "ut":7.08, "st":1.00}}
{"vcselab":{"timestamp_begin":1759409890.157001015, "rt":1.85, "ut":1.38, "st":0.08}}
{"link":{"timestamp_begin":1759409892.059081247, "rt":0.95, "ut":0.35, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759409881.191426417}
{"VCS_COMP_START_TIME": 1759409881.191426417}
{"VCS_COMP_END_TIME": 1759409900.525599983}
{"VCS_USER_OPTIONS": "-R -sverilog +neg_tchk -negdelay -v /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/VERILOG/N16ADFP_StdCell.v /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 -diag=sdf:verbose +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./syn+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+SYN+prog0 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog0 +rdcycle=1"}
{"vcs1": {"peak_mem": 435240}}
{"vcselab": {"peak_mem": 268540}}
