Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[12:46:32.206225] Configured Lic search path (21.01-s002): 5280@ip-10-0-87-58.eu-central-1.compute.internal

Version: 21.15-s080_1, built Fri Sep 23 05:57:55 PDT 2022
Options: 
Date:    Fri Aug 09 12:46:32 2024
Host:    ip-10-0-112-224.eu-central-1.compute.internal (x86_64 w/Linux 4.14.336-255.557.amzn2.x86_64) (1core*2cpus*1physical cpu*AMD EPYC 7571 512KB) (7896820KB)
PID:     1542
OS:      CentOS Linux release 7.9.2009 (Core)

*** Stack limited to 512 MB. This run may fail due to lack of stack space. ***


[12:46:32.285448] Periodic Lic check successful
[12:46:32.285481] Feature usage summary:
[12:46:32.285483] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (15 seconds elapsed).

WARNING: This version of the tool is 685 days old.
@genus:root: 1> source ../scripts/genus_sorter.tcl
Sourcing '../scripts/genus_sorter.tcl' (Fri Aug 09 12:47:06 UTC 2024)...
#@ Begin verbose source ../scripts/genus_sorter.tcl
@file(genus_sorter.tcl) 2: set debug_file "debug.txt"
@file(genus_sorter.tcl) 3: set design(TOPLEVEL) "proj_sorter" 
@file(genus_sorter.tcl) 4: set runtype "synthesis"
@file(genus_sorter.tcl) 7: set mmmc_or_simple "simple"; # "simple" - using "read_libs"
@file(genus_sorter.tcl) 9: set phys_synth_type "lef" ;  # "none"   - don't read any physical data
@file(genus_sorter.tcl) 15: source ../scripts/procedures.tcl -quiet
@file(genus_sorter.tcl) 16: enics_start_stage "start"
*****************************************
*****************************************
**   ENICSINFO: Starting stage start   **
*****************************************
*****************************************
ENICSINFO: Current time is: 09/08/2024 12:47
ENICSINFO: This session is running on Hostname : ip-10-0-112-224.eu-central-1.compute.internal
ENICSINFO: The log file is genus.log71 and the command file is genus.cmd71
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 20: source ../inputs/$design(TOPLEVEL).defines -quiet
@file(genus_sorter.tcl) 23: source ../inputs/libraries.$TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'design_process_node' = 65
@file(genus_sorter.tcl) 24: source ../inputs/libraries.$SC_TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'route_design_with_via_in_pin' = true
@file(genus_sorter.tcl) 25: source ../inputs/libraries.$SRAM_TECHNOLOGY.tcl -quiet
@file(genus_sorter.tcl) 26: if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source ../inputs/libraries.$IO_TECHNOLOGY.tcl -quiet
}
@file(genus_sorter.tcl) 34: set df [open $debug_file a]
@file(genus_sorter.tcl) 35: puts $df "\n******************************************"
@file(genus_sorter.tcl) 36: puts $df "* Debug values after everything was loaded *"
@file(genus_sorter.tcl) 37: puts $df "******************************************"
@file(genus_sorter.tcl) 38: foreach dic {paths tech tech_files design} {
    foreach key [array names $dic] {
        puts $df "${dic}(${key}) = \t[set ${dic}([set key])]"
    }
}
@file(genus_sorter.tcl) 44: close $df
@file(genus_sorter.tcl) 50: set_db source_verbose true ; # Sourcing files will be reported as verbose
  Setting attribute of root '/': 'source_verbose' = true
@file(genus_sorter.tcl) 51: set_db information_level 9 ; # The log file will report everything
  Setting attribute of root '/': 'information_level' = 9
@file(genus_sorter.tcl) 52: suppress_messages "PHYS-90"
  Setting attribute of message 'PHYS-90': 'max_print' = 0
@file(genus_sorter.tcl) 57: enics_start_stage "init_design"
***********************************************
***********************************************
**   ENICSINFO: Starting stage init_design   **
***********************************************
***********************************************
ENICSINFO: Current time is: 09/08/2024 12:47
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 59: if {$mmmc_or_simple=="mmmc"} {
    read_mmmc $design(mmmc_view_file)
} else {
    set_db init_lib_search_path $paths(LIB_paths) 
    suppress_messages $tech(SC_LIB_SUPPRESS_MESSAGES_GENUS)
    read_libs $tech_files(ALL_WC_LIBS)
}
  Setting attribute of root '/': 'init_lib_search_path' = /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/
  Setting attribute of message 'LBR-9': 'max_print' = 0
  Setting attribute of message 'LBR-76': 'max_print' = 0
  Setting attribute of message 'LBR-40': 'max_print' = 0
  Setting attribute of message 'LBR-436': 'max_print' = 0
  Setting attribute of message 'LBR-170': 'max_print' = 0

Threads Configured:2

  Message Summary for Library all 3 libraries:
  ********************************************
  An unsupported construct was detected in this library. [LBR-40]: 258
  ********************************************
 
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'.
@file(genus_sorter.tcl) 67: suppress_messages "LBR-415"
  Setting attribute of message 'LBR-415': 'max_print' = 0
@file(genus_sorter.tcl) 72: if {$phys_synth_type == "none"} {
   enics_message "Physical Synthesis is disabled"
   read_qrc $tech_files(QRCTECH_FILE_WC)
} else {
    suppress_messages $tech(SC_LEF_SUPPRESS_MESSAGES_GENUS)
    read_physical -lef $tech_files(ALL_LEFS)
    if {$phys_synth_type == "floorplan"} { 
        # You need to read a .def file for the floorplan to enable physical synthesis 
        read_def $design(floorplan_def)
    }
}
  Setting attribute of message 'PHYS-279': 'max_print' = 0
  Setting attribute of message 'PHYS-129': 'max_print' = 0
  Setting attribute of message 'PHYS-15': 'max_print' = 0
  Setting attribute of message 'PHYS-12': 'max_print' = 0
  Setting attribute of message 'LBR-162': 'max_print' = 0
  Setting attribute of message 'LBR-155': 'max_print' = 0
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
  Libraries have 1950 usable logic and 582 usable sequential lib-cells.
@file(genus_sorter.tcl) 87: enics_start_stage "read_rtl"
********************************************
********************************************
**   ENICSINFO: Starting stage read_rtl   **
********************************************
********************************************
ENICSINFO: Current time is: 09/08/2024 12:47
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 89: set_db init_hdl_search_path $design(hdl_search_paths)
  Setting attribute of root '/': 'init_hdl_search_path' = . /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl
@file(genus_sorter.tcl) 90: set_db hdl_language v2001 -quiet
@file(genus_sorter.tcl) 93: suppress_messages "CDFG-250"
  Setting attribute of message 'CDFG-250': 'max_print' = 0
@file(genus_sorter.tcl) 95: suppress_messages "CWD-19 CWD-36"
  Setting attribute of message 'CWD-19': 'max_print' = 0
  Setting attribute of message 'CWD-36': 'max_print' = 0
@file(genus_sorter.tcl) 97: suppress_messages "CDFG-771"
  Setting attribute of message 'CDFG-771': 'max_print' = 0
@file(genus_sorter.tcl) 98: read_hdl -language sv -f $design(read_hdl_list)
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_pkg.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv'
@file(genus_sorter.tcl) 103: enics_start_stage "elaborate"
*********************************************
*********************************************
**   ENICSINFO: Starting stage elaborate   **
*********************************************
*********************************************
ENICSINFO: Current time is: 09/08/2024 12:47
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 105: set_db hdl_track_filename_row_col true -quiet; # helps with debug
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
@file(genus_sorter.tcl) 106: set_db lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(genus_sorter.tcl) 108: elaborate $design(TOPLEVEL) ;#-update
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'proj_sorter' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'proj_sorter' with default parameters value.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'new_position_long' [3] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 55.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 78.
Warning : Generated logic differs from the expected logic. [CDFG2G-615]
        : Signal 'smallest_idx_next[0][index]' in module 'proj_sorter' modeled as latch instead of wire in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
        : The logic generated for an always_comb, always_latch or always_ff process may not match the behavior specified in the input HDL.
Warning : Generated logic differs from the expected logic. [CDFG2G-615]
        : Signal 'smallest_idx_next[0][signature]' in module 'proj_sorter' modeled as latch instead of wire in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'smallest_idx_next[0][index]' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
        : Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI) to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI) or 'set_db hdl_latch_keep_feedback true'(CUI) to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'smallest_idx_next[0][signature]' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'proj_sorter'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: proj_sorter, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: proj_sorter, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_sorter.tcl) 110: enics_start_stage "post_elaboration"
****************************************************
****************************************************
**   ENICSINFO: Starting stage post_elaboration   **
****************************************************
****************************************************
ENICSINFO: Current time is: 09/08/2024 12:47
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 112: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'proj_sorter'

No empty modules in design 'proj_sorter'

  Done Checking the design.
@file(genus_sorter.tcl) 113: check_design -all > $design(synthesis_reports)/post_elaboration/check_design_post_elab.rpt

@file(genus_sorter.tcl) 114: if {[check_design -status]} {
    Puts "ENICSINFO: ############# There is an issue with check_design. You better look at it! ###########"
}
@file(genus_sorter.tcl) 118: write_design -base_name $design(export_dir)/post_elaboartion/$design(TOPLEVEL)
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : The design is not fully mapped. [PHYS-93]
        : The original design intent derived from the RTL may no longer be available upon restoration.
Exporting design data for 'proj_sorter' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_sorter...
%# Begin write_design (08/09 12:47:30, mem=4897.89M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_sorter.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:01).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_sorter.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_sorter.default_emulate_constraint_mode.sdc has been written
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_sorter.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_sorter' (command execution time mm:ss cpu = 00:00, real = 00:03).
.
%# End write_design (08/09 12:47:33, total cpu=08:00:00, real=08:00:03, peak res=832.80M, current mem=4901.89M)
@file(genus_sorter.tcl) 126: set_db detailed_sdc_messages true ; # helps read_sdc debug
  Setting attribute of root '/': 'detailed_sdc_messages' = true
@file(genus_sorter.tcl) 127: read_sdc $design(functional_sdc) -stop_on_errors 
            Reading file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../inputs/proj_sorter.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.01)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "current_design"           - successful      2 , failed      0 (runtime  0.01)
 "get_lib_pins"             - successful      1 , failed      0 (runtime  0.02)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.01)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.01)
 "set_ideal_network"        - successful      2 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.01)
 "set_load"                 - successful      1 , failed      0 (runtime  0.01)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.01)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.01)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(genus_sorter.tcl) 128: check_timing_intent
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  12:47:33 pm
  Module:                 proj_sorter
  Technology libraries:   sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 1
                          physical_cells 
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     
(Pin | Source | Reason)                                                         

{pin:proj_sorter/smallest_idx_next_reg[0][index][0]/ena} {pin:proj_sorter/smallest_idx_curr_reg[0][signature][20]/q} {Disabled timing*}
{pin:proj_sorter/smallest_idx_next_reg[0][index][1]/ena} {pin:proj_sorter/smallest_idx_curr_reg[0][signature][20]/q} {Disabled timing*}
{pin:proj_sorter/smallest_idx_next_reg[0][index][2]/ena} {pin:proj_sorter/smallest_idx_curr_reg[0][signature][20]/q} {Disabled timing*}
  ... 34 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                    37
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         37

@file(genus_sorter.tcl) 129: check_timing_intent -verbose > $design(synthesis_reports)/post_elaboration/check_timing_post_elab.rpt
@file(genus_sorter.tcl) 134: enics_default_cost_groups
@file(genus_sorter.tcl) 135: enics_report_timing $design(synthesis_reports)
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing arrivals and requireds.
@file(genus_sorter.tcl) 142: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_min_flops 8
  Setting attribute of design 'proj_sorter': 'lp_clock_gating_min_flops' = 8
@file(genus_sorter.tcl) 143: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_style latch 
  Setting attribute of design 'proj_sorter': 'lp_clock_gating_style' = latch
@file(genus_sorter.tcl) 148: enics_start_stage "synthesis"
*********************************************
*********************************************
**   ENICSINFO: Starting stage synthesis   **
*********************************************
*********************************************
ENICSINFO: Current time is: 09/08/2024 12:47
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 151: set_db syn_generic_effort low
  Setting attribute of root '/': 'syn_generic_effort' = low
@file(genus_sorter.tcl) 152: set_db syn_map_effort low
  Setting attribute of root '/': 'syn_map_effort' = low
@file(genus_sorter.tcl) 153: set_db syn_opt_effort low
  Setting attribute of root '/': 'syn_opt_effort' = low
@file(genus_sorter.tcl) 154: suppress_messages "ST-110 ST-112"
  Setting attribute of message 'ST-110': 'max_print' = 0
  Setting attribute of message 'ST-112': 'max_print' = 0
@file(genus_sorter.tcl) 156: if {$phys_synth_type == "floorplan"} {
    # Synthesize to generics and place generics in floorplan
    enics_start_stage "syn_generic"
    syn_generic -physical
    # Map to technology
    enics_start_stage "technology_mapping"
    syn_map -physical
    enics_report_timing $design(synthesis_reports) 
    # Post synthesis optimization
    enics_start_stage "post_syn_opt"
    syn_opt -physical
} else {
    # Synthesize to generics (non physical-aware)
    enics_start_stage "syn_generic"
    syn_generic 
    # Map to technology (non physical-aware)
    enics_start_stage "technology_mapping"
    syn_map 
    enics_report_timing $design(synthesis_reports)
    enics_start_stage "post_syn_opt"
    if {$phys_synth_type == "lef"} {
        syn_opt
    } else {
        syn_opt 
    }
}
***********************************************
***********************************************
**   ENICSINFO: Starting stage syn_generic   **
***********************************************
***********************************************
ENICSINFO: Current time is: 09/08/2024 12:47
ENICSINFO: ----------------------------------
      Running additional step before syn_gen...


Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_sorter, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.007s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         7.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'proj_sorter' to generic gates using 'low' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:42 (Aug09) |  793.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_sorter, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.008s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         8.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: proj_sorter, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.007s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         7.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 10, runtime: 0.005s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.001s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 1, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.006s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.001s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |      10 |         5.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         1.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         1.00 | 
| hlo_constant_mux_opt      |       0 |       1 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |         6.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         1.00 | 
| hlo_common_select_muxopto |       0 |       0 |         1.00 | 
| hlo_identity_transform    |       0 |       0 |         1.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         1.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         1.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
              Info: total 19 bmuxes found, 19 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'proj_sorter':
          live_trim(4) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'proj_sorter'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:4 Speculation: 0
    MaxCSA: weighted_instance_count is 264 
MaxCSA: Successfully built Maximal CSA Expression Expr0
    MaxCSA: weighted_instance_count is 57 
MaxCSA: Successfully built Maximal CSA Expression Expr1
      Timing csa_tree...
        Done timing csa_tree.
      Timing add_signed_carry...
        Done timing add_signed_carry.
      Timing csa_tree_35...
        Done timing csa_tree_35.
      Timing csa_tree_42...
        Done timing csa_tree_42.
      Timing add_signed_carry_47...
        Done timing add_signed_carry_47.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c7' to a form more suitable for further optimization.
      Timing add_unsigned_carry...
        Done timing add_unsigned_carry.
      Timing csa_tree_140...
        Done timing csa_tree_140.
      Timing add_unsigned_145...
        Done timing add_unsigned_145.
      Timing csa_tree_147...
        Done timing csa_tree_147.
      Timing add_unsigned_153...
        Done timing add_unsigned_153.
      Timing csa_tree_155...
        Done timing csa_tree_155.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c1' to a form more suitable for further optimization.
      Timing lt_unsigned_3_rtlopto_model_185...
        Done timing lt_unsigned_3_rtlopto_model_185.
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing increment_unsigned_203...
        Done timing increment_unsigned_203.
      Timing increment_unsigned_205...
        Done timing increment_unsigned_205.
      Timing increment_unsigned_203_217...
        Done timing increment_unsigned_203_217.
      Timing increment_unsigned_205_218...
        Done timing increment_unsigned_205_218.
      Timing lt_unsigned_3_rtlopto_model_219...
        Done timing lt_unsigned_3_rtlopto_model_219.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c3' to a form more suitable for further optimization.
      Timing lt_unsigned_3_rtlopto_model_277...
        Done timing lt_unsigned_3_rtlopto_model_277.
      Timing increment_unsigned_203_312...
        Done timing increment_unsigned_203_312.
      Timing increment_unsigned_205_313...
        Done timing increment_unsigned_205_313.
      Timing lt_unsigned_3_rtlopto_model_314...
        Done timing lt_unsigned_3_rtlopto_model_314.
      Timing increment_unsigned_203_340...
        Done timing increment_unsigned_203_340.
      Timing increment_unsigned_205_341...
        Done timing increment_unsigned_205_341.
      Timing lt_unsigned_3_rtlopto_model_342...
        Done timing lt_unsigned_3_rtlopto_model_342.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c6' to a form more suitable for further optimization.
      Timing lt_unsigned_3_rtlopto_model_400...
        Done timing lt_unsigned_3_rtlopto_model_400.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in proj_sorter: area: 20486150118 ,dp = 8 mux = 18 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in proj_sorter: area: 18774411516 ,dp = 10 mux = 18 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in proj_sorter: area: 18274177404 ,dp = 8 mux = 18 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in proj_sorter: area: 18774411516 ,dp = 10 mux = 18 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c4 in proj_sorter: area: 18274177404 ,dp = 8 mux = 18 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in proj_sorter: area: 18274177404 ,dp = 8 mux = 18 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in proj_sorter: area: 18774411516 ,dp = 10 mux = 18 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c7 in proj_sorter: area: 34836616206 ,dp = 10 mux = 18 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_0_c5 in proj_sorter: area: 18274177404 ,dp = 8 mux = 18 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 18274177404.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      20486150118        18774411516        18274177404        18774411516        18274177404        18274177404        18774411516        34836616206  
##>            WNS         +5441.30           +5547.70           +5548.70           +5547.70           +5548.70           +5548.70           +5547.70           +5229.60  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  0                  1                  0                  0                  1                  5  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  2  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  4  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c5
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            20486150118 (      )     5441.30 (        )             0 (        )              
##> datapath_rewrite_one_def       START            20486150118 ( +0.00)     5441.30 (   +0.00)             0 (       0)              
##>  rewrite                       START            20486150118 ( +0.00)     5441.30 (   +0.00)             0 (       0)              (na,csaa) constant_mux_add_rtl --> shift_add_before_mux_to
##>                                  END            20525230908 ( +0.19)     5424.70 (  -16.60)             0 (       0)           0  
##>  fast_cse_elim                 START            20486150118 ( -0.19)     5441.30 (  +16.60)             0 (       0)              
##>                                  END            20486150118 ( +0.00)     5441.30 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            20486150118 ( +0.00)     5441.30 (   +0.00)             0 (       0)              
##>                                  END            20486150118 ( +0.00)     5441.30 (   +0.00)             0 (       0)           0  
##>                                  END            20486150118 ( +0.00)     5441.30 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START            20486150118 ( +0.00)     5441.30 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START            20486150118 ( +0.00)     5441.30 (   +0.00)             0 (       0)              
##>                                  END            20486150118 ( +0.00)     5441.30 (   +0.00)             0 (       0)           0  
##>                                  END            20486150118 ( +0.00)     5441.30 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            20486150118 ( +0.00)     5441.30 (   +0.00)             0 (       0)              
##>                                  END            20462701644 ( -0.11)     5477.10 (  +35.80)             0 (       0)           0  
##>                                  END            20462701644 ( -0.11)     5477.10 (  +35.80)             0 (       0)           0  
##>canonicalize_by_names           START            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)              
##>                                  END            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)              
##>                                  END            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)              
##>                                  END            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)              
##>                                  END            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)              
##>                                  END            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)              
##>                                  END            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)              
##>                                  END            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)           0  
##>                                  END            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)              
##>                                  END            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)              
##>                                  END            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)              
##>                                  END            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)              
##>                                  END            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)           0  
##>                                  END            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)              
##>                                  END            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)           0  
##>                                  END            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)              
##>                                  END            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)           0  
##>                                  END            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            20462701644 ( +0.00)     5477.10 (   +0.00)             0 (       0)              
##>                                  END            18274177404 (-10.70)     5548.70 (  +71.60)             0 (       0)           0  
##>group_csa_final_adder_dp        START            18274177404 ( +0.00)     5548.70 (   +0.00)             0 (       0)              
##>                                  END            18274177404 ( +0.00)     5548.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            18274177404 ( +0.00)     5548.70 (   +0.00)             0 (       0)              
##>                                  END            18274177404 ( +0.00)     5548.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            18274177404 ( +0.00)     5548.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            18274177404 ( +0.00)     5548.70 (   +0.00)             0 (       0)              
##>                                  END            18274177404 ( +0.00)     5548.70 (   +0.00)             0 (       0)           0  
##>                                  END            18274177404 ( +0.00)     5548.70 (   +0.00)             0 (       0)           0  
##>create_score                    START            18274177404 ( +0.00)     5548.70 (   +0.00)             0 (       0)              
##>                                  END            18274177404 ( +0.00)     5548.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_0_0_c5'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'proj_sorter'.
      Removing temporary intermediate hierarchies under proj_sorter
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: proj_sorter, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: proj_sorter, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.007s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         7.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'proj_sorter'.
              Post blast muxes in design 'proj_sorter'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: proj_sorter, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.065s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        65.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                                                                                                 Message Text                                                                                                  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-372   |Info    |    1 |Bitwidth mismatch in assignment.                                                                                                                                                                               |
|            |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For   |
|            |        |      | example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit           |
|            |        |      | assignment.                                                                                                                                                                                                   |
| CDFG-738   |Info    |    3 |Common subexpression eliminated.                                                                                                                                                                               |
| CDFG-739   |Info    |    3 |Common subexpression kept.                                                                                                                                                                                     |
| CDFG-818   |Warning |    1 |Using default parameter value for module elaboration.                                                                                                                                                          |
| CDFG2G-615 |Warning |    2 |Generated logic differs from the expected logic.                                                                                                                                                               |
|            |        |      |The logic generated for an always_comb, always_latch or always_ff process may not match the behavior specified in the input HDL.                                                                               |
| CDFG2G-616 |Info    |    2 |Latch inferred. Check and revisit your RTL if this is not the intended behavior.                                                                                                                               |
|            |        |      |Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI)                                                                                                      |
|            |        |      | to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI) or 'set_db hdl_latch_keep_feedback true'(CUI)                                               |
|            |        |      | to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.                                                                                                         |
| DPOPT-1    |Info    |    1 |Optimizing datapath logic.                                                                                                                                                                                     |
| DPOPT-2    |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                                                |
| DPOPT-3    |Info    |    1 |Implementing datapath configurations.                                                                                                                                                                          |
| DPOPT-4    |Info    |    1 |Done implementing datapath configurations.                                                                                                                                                                     |
| DPOPT-6    |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                                                  |
| ELAB-1     |Info    |    1 |Elaborating Design.                                                                                                                                                                                            |
| ELAB-3     |Info    |    1 |Done Elaborating Design.                                                                                                                                                                                       |
| LBR-161    |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                                                     |
| LBR-412    |Info    |    3 |Created nominal operating condition.                                                                                                                                                                           |
|            |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)                                |
|            |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                                                 |
| PHYS-93    |Warning |    1 |The design is not fully mapped.                                                                                                                                                                                |
|            |        |      |The original design intent derived from the RTL may no longer be available upon restoration.                                                                                                                   |
| PHYS-106   |Warning |    2 |Site already defined before, duplicated site will be ignored.                                                                                                                                                  |
| PHYS-752   |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                                   |
| RTLOPT-40  |Info    |    4 |Transformed datapath macro.                                                                                                                                                                                    |
| SYNTH-1    |Info    |    1 |Synthesizing.                                                                                                                                                                                                  |
| TIM-1000   |Info    |    1 |Multimode clock gating check is disabled.                                                                                                                                                                      |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_sorter'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_41_35_I2' of datapath component 'increment_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_41_35_I3' of datapath component 'increment_unsigned_203_340'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_41_35_I4' of datapath component 'increment_unsigned_205_341'.
Inserting clock-gating logic .....
Info    : A potential clock gating enable was not considered due to the presence of timing exceptions. [POPT-92]
        : Clock gating timing exception awareness can be disabled with the 'lp_clock_gating_exceptions_aware' attribute.
      Timing exceptions are present on potential clock gate enable function: !g49/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj_sorter.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g44/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj_sorter.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g934/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj_sorter.sdc_line_18
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             37		 25%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      111		 75%
  Register bank width too small         0		  0%
Total flip-flops                        148		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_sorter...
          Done structuring (delay-based) proj_sorter
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) lt_unsigned_3_rtlopto_model_342...
          Done structuring (delay-based) lt_unsigned_3_rtlopto_model_342
        Mapping component lt_unsigned_3_rtlopto_model_342...
          Structuring (delay-based) lt_unsigned_3_rtlopto_model_342_57...
          Done structuring (delay-based) lt_unsigned_3_rtlopto_model_342_57
        Mapping component lt_unsigned_3_rtlopto_model_342_57...
          Structuring (delay-based) mux_ctl_0x...
          Done structuring (delay-based) mux_ctl_0x
        Mapping component mux_ctl_0x...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                                 Message Text                                                  |
-------------------------------------------------------------------------------------------------------------------------------------------
| GB-6    |Info    |    3 |A datapath component has been ungrouped.                                                                       |
| POPT-92 |Info    |    1 |A potential clock gating enable was not considered due to the presence of timing exceptions.                   |
|         |        |      |Clock gating timing exception awareness can be disabled with the 'lp_clock_gating_exceptions_aware' attribute. |
| ST-136  |Warning |    1 |Not obtained requested number of super thread servers.                                                         |
|         |        |      |The requested number of cpus are not available on machine.                                                     |
-------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:   220 ps
Target path end-point (Port: proj_sorter/out_smallest_idx[3][0])

                  Pin                             Type         Fanout Load Arrival   
                                                                      (fF)   (ps)    
-------------------------------------------------------------------------------------
(clock clk)                              <<<  launch                             0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[3][index][0]/clk                                             
  smallest_idx_curr_reg[3][index][0]/q   (u)  unmapped_d_flop       2  8.7           
mux_ctl_0xi/out_smallest_idx[3][0] 
out_smallest_idx[3][0]                   <<<  interconnect                           
                                              out port                               
(proj_sorter.sdc_line_17_56_1)                ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                   capture                        10000 R 
                                              uncertainty                            
-------------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[3][index][0]/clk
End-point    : out_smallest_idx[3][0]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6146ps.
 
Cost Group 'in2out' target slack:   146 ps
Target path end-point (Port: proj_sorter/sort_valid)

             Pin                       Type       Fanout Load Arrival  
                                                         (fF)   (ps)   
-----------------------------------------------------------------------
(proj_sorter.sdc_line_15_38_1)      ext delay                          
end_sorting                         in port            1  4.9          
sort_valid                     <<<  interconnect                       
                                    out port                           
(proj_sorter.sdc_line_17_57_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                    path_delay                         
                                    uncertainty                        
-----------------------------------------------------------------------
Exception    : 'path_delays/proj_sorter.sdc_line_18'   10000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : end_sorting
End-point    : sort_valid

The global mapper estimates a slack for this path of 4865ps.
 
Cost Group 'reg2reg' target slack:   219 ps
Target path end-point (Pin: smallest_idx_curr_reg[0][signature][31]/d)

                    Pin                                 Type          Fanout Load Arrival   
                                                                             (fF)   (ps)    
--------------------------------------------------------------------------------------------
(clock clk)                                   <<<  launch                               0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[1][signature][0]/clk                                                
  smallest_idx_curr_reg[1][signature][0]/q    (u)  unmapped_d_flop         4 14.8           
mux_ctl_0xi/lt_40_68_I2_B[0] 
lt_40_68_I2/B[0] 
  g837/in_2                                                                                 
  g837/z                                      (u)  unmapped_complex3       1  3.8           
  g830/in_0                                                                                 
  g830/z                                      (u)  unmapped_complex2       1  3.7           
  g831/in_1                                                                                 
  g831/z                                      (u)  unmapped_nand2          1  3.8           
  g792/in_0                                                                                 
  g792/z                                      (u)  unmapped_nand3          1  3.7           
  g777/in_0                                                                                 
  g777/z                                      (u)  unmapped_nand3          1  3.8           
  g767/in_1                                                                                 
  g767/z                                      (u)  unmapped_complex4       1  3.7           
  g768/in_1                                                                                 
  g768/z                                      (u)  unmapped_complex2       1  3.8           
  g764/in_0                                                                                 
  g764/z                                      (u)  unmapped_complex5       1  3.7           
  g761/in_0                                                                                 
  g761/z                                      (u)  unmapped_complex3       1  3.8           
  g759/in_0                                                                                 
  g759/z                                      (u)  unmapped_complex4       1  3.7           
  g852/in_1                                                                                 
  g852/z                                      (u)  unmapped_complex4       3 11.1           
lt_40_68_I2/Z 
mux_ctl_0xi/lt_40_68_I2_Z 
  g1725/in_0                                                                                
  g1725/z                                     (u)  unmapped_complex2       1  3.7           
  g1726/in_1                                                                                
  g1726/z                                     (u)  unmapped_nand2          4 15.2           
  g957/in_0                                                                                 
  g957/z                                      (u)  unmapped_nand2          3 11.1           
  g1719/in_1                                                                                
  g1719/z                                     (u)  unmapped_complex2       1  3.8           
  g1720/in_1                                                                                
  g1720/z                                     (u)  unmapped_nand2          4 14.8           
  g1711/in_1                                                                                
  g1711/z                                     (u)  unmapped_or2            1  3.7           
  g1712/in_1                                                                                
  g1712/z                                     (u)  unmapped_nand2          6 22.8           
  g1707/in_0                                                                                
  g1707/z                                     (u)  unmapped_or2            2  7.6           
  g1695/in_0                                                                                
  g1695/z                                     (u)  unmapped_or2           38 26.6           
  g1249/in_1                                                                                
  g1249/z                                     (u)  unmapped_complex3      74 33.3           
  g1235/in_0                                                                                
  g1235/z                                     (u)  unmapped_complex2       1  3.7           
  g1236/in_1                                                                                
  g1236/z                                     (u)  unmapped_nand2          1  3.8           
  g1728/data0                                                                               
  g1728/z                                     (u)  unmapped_bmux3          1  3.8           
  smallest_idx_curr_reg[0][signature][31]/d   <<<  unmapped_d_flop                          
  smallest_idx_curr_reg[0][signature][31]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                        capture                          10000 R 
                                                   uncertainty                              
--------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[1][signature][0]/clk
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[0][signature][31]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6503ps.
 
Cost Group 'in2reg' target slack:   219 ps
Target path end-point (Pin: smallest_idx_curr_reg[0][signature][31]/d)

                    Pin                                 Type          Fanout Load Arrival   
                                                                             (fF)   (ps)    
--------------------------------------------------------------------------------------------
(clock clk)                                   <<<  launch                               0 R 
(proj_sorter.sdc_line_15_31_1)                     ext delay                                
in_signature[0]                               (u)  in port                12 45.6           
lt_40_68_I2/A[0] 
  g837/in_1                                                                                 
  g837/z                                      (u)  unmapped_complex3       1  3.8           
  g830/in_0                                                                                 
  g830/z                                      (u)  unmapped_complex2       1  3.7           
  g831/in_1                                                                                 
  g831/z                                      (u)  unmapped_nand2          1  3.8           
  g792/in_0                                                                                 
  g792/z                                      (u)  unmapped_nand3          1  3.7           
  g777/in_0                                                                                 
  g777/z                                      (u)  unmapped_nand3          1  3.8           
  g767/in_1                                                                                 
  g767/z                                      (u)  unmapped_complex4       1  3.7           
  g768/in_1                                                                                 
  g768/z                                      (u)  unmapped_complex2       1  3.8           
  g764/in_0                                                                                 
  g764/z                                      (u)  unmapped_complex5       1  3.7           
  g761/in_0                                                                                 
  g761/z                                      (u)  unmapped_complex3       1  3.8           
  g759/in_0                                                                                 
  g759/z                                      (u)  unmapped_complex4       1  3.7           
  g852/in_1                                                                                 
  g852/z                                      (u)  unmapped_complex4       3 11.1           
lt_40_68_I2/Z 
mux_ctl_0xi/lt_40_68_I2_Z 
  g1725/in_0                                                                                
  g1725/z                                     (u)  unmapped_complex2       1  3.7           
  g1726/in_1                                                                                
  g1726/z                                     (u)  unmapped_nand2          4 15.2           
  g957/in_0                                                                                 
  g957/z                                      (u)  unmapped_nand2          3 11.1           
  g1719/in_1                                                                                
  g1719/z                                     (u)  unmapped_complex2       1  3.8           
  g1720/in_1                                                                                
  g1720/z                                     (u)  unmapped_nand2          4 14.8           
  g1711/in_1                                                                                
  g1711/z                                     (u)  unmapped_or2            1  3.7           
  g1712/in_1                                                                                
  g1712/z                                     (u)  unmapped_nand2          6 22.8           
  g1707/in_0                                                                                
  g1707/z                                     (u)  unmapped_or2            2  7.6           
  g1695/in_0                                                                                
  g1695/z                                     (u)  unmapped_or2           38 26.6           
  g1249/in_1                                                                                
  g1249/z                                     (u)  unmapped_complex3      74 33.3           
  g1235/in_0                                                                                
  g1235/z                                     (u)  unmapped_complex2       1  3.7           
  g1236/in_1                                                                                
  g1236/z                                     (u)  unmapped_nand2          1  3.8           
  g1729/data0                                                                               
  g1729/z                                     (u)  unmapped_bmux3          1  3.8           
  smallest_idx_curr_reg[0][signature][31]/d   <<<  unmapped_d_flop                          
  smallest_idx_curr_reg[0][signature][31]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                        capture                          10000 R 
                                                   uncertainty                              
--------------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : in_signature[0]
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[0][signature][31]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 5125ps.
 

State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                   148       37        100.0
Excluded from State Retention     148       37        100.0
    - Will not convert            148       37        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded     148       37        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 16, CPU_Time 14.318703999999997
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:42 (Aug09) |  793.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:06(00:01:18) |  00:00:14(00:00:17) | 100.0(100.0) |   12:47:58 (Aug09) |   1.12 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:42 (Aug09) |  793.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:06(00:01:18) |  00:00:14(00:00:17) |  93.5(100.0) |   12:47:58 (Aug09) |   1.12 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:18) |  00:00:01(00:00:00) |   6.5(  0.0) |   12:47:58 (Aug09) |   1.12 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -      1407      7509       793
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      1221      6895      1120
##>G:Misc                              16
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       17
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'proj_sorter' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
******************************************************
******************************************************
**   ENICSINFO: Starting stage technology_mapping   **
******************************************************
******************************************************
ENICSINFO: Current time is: 09/08/2024 12:47
ENICSINFO: ----------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'proj_sorter' using 'low' effort.
Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:42 (Aug09) |  793.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:06(00:01:18) |  00:00:14(00:00:17) |  64.2( 70.8) |   12:47:58 (Aug09) |   1.12 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:18) |  00:00:01(00:00:00) |   4.5(  0.0) |   12:47:58 (Aug09) |   1.12 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:25) |  00:00:07(00:00:07) |  31.4( 29.2) |   12:48:05 (Aug09) |   1.11 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:42 (Aug09) |  793.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:06(00:01:18) |  00:00:14(00:00:17) |  64.2( 68.0) |   12:47:58 (Aug09) |   1.12 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:18) |  00:00:01(00:00:00) |   4.5(  0.0) |   12:47:58 (Aug09) |   1.12 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:25) |  00:00:07(00:00:07) |  31.4( 28.0) |   12:48:05 (Aug09) |   1.11 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:26) |  00:00:00(00:00:01) |   0.0(  4.0) |   12:48:06 (Aug09) |   1.11 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_sorter'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_sorter...
          Done structuring (delay-based) proj_sorter
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) lt_unsigned_3_rtlopto_model_342_57...
          Done structuring (delay-based) lt_unsigned_3_rtlopto_model_342_57
        Mapping component lt_unsigned_3_rtlopto_model_342_57...
          Structuring (delay-based) lt_unsigned_3_rtlopto_model_342...
          Done structuring (delay-based) lt_unsigned_3_rtlopto_model_342
        Mapping component lt_unsigned_3_rtlopto_model_342...
          Structuring (delay-based) mux_ctl_0x...
          Done structuring (delay-based) mux_ctl_0x
        Mapping component mux_ctl_0x...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                       Message Text                        |
----------------------------------------------------------------------------------------
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.               |
| ST-136   |Warning |    1 |Not obtained requested number of super thread servers.     |
|          |        |      |The requested number of cpus are not available on machine. |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                         |
| SYNTH-4  |Info    |    1 |Mapping.                                                   |
----------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:   220 ps
Target path end-point (Port: proj_sorter/out_smallest_idx[3][0])

                  Pin                             Type         Fanout Load Arrival   
                                                                      (fF)   (ps)    
-------------------------------------------------------------------------------------
(clock clk)                              <<<  launch                             0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[3][index][0]/clk                                             
  smallest_idx_curr_reg[3][index][0]/q   (u)  unmapped_d_flop       2  8.7           
mux_ctl_0xi/out_smallest_idx[3][0] 
out_smallest_idx[3][0]                   <<<  interconnect                           
                                              out port                               
(proj_sorter.sdc_line_17_56_1)                ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                   capture                        10000 R 
                                              uncertainty                            
-------------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[3][index][0]/clk
End-point    : out_smallest_idx[3][0]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6146ps.
 
Cost Group 'in2out' target slack:   146 ps
Target path end-point (Port: proj_sorter/sort_valid)

             Pin                       Type       Fanout Load Arrival  
                                                         (fF)   (ps)   
-----------------------------------------------------------------------
(proj_sorter.sdc_line_15_38_1)      ext delay                          
end_sorting                         in port            1  4.9          
sort_valid                     <<<  interconnect                       
                                    out port                           
(proj_sorter.sdc_line_17_57_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                    path_delay                         
                                    uncertainty                        
-----------------------------------------------------------------------
Exception    : 'path_delays/proj_sorter.sdc_line_18'   10000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : end_sorting
End-point    : sort_valid

The global mapper estimates a slack for this path of 4865ps.
 
Cost Group 'reg2reg' target slack:   219 ps
Target path end-point (Pin: smallest_idx_curr_reg[0][signature][31]/d)

                    Pin                                 Type          Fanout Load Arrival   
                                                                             (fF)   (ps)    
--------------------------------------------------------------------------------------------
(clock clk)                                   <<<  launch                               0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[1][signature][0]/clk                                                
  smallest_idx_curr_reg[1][signature][0]/q    (u)  unmapped_d_flop         4 14.8           
mux_ctl_0xi/lt_40_68_I2_B[0] 
lt_40_68_I2/B[0] 
  g1036/in_2                                                                                
  g1036/z                                     (u)  unmapped_complex3       1  3.8           
  g1032/in_0                                                                                
  g1032/z                                     (u)  unmapped_complex2       1  3.7           
  g1033/in_1                                                                                
  g1033/z                                     (u)  unmapped_nand2          1  3.8           
  g990/in_0                                                                                 
  g990/z                                      (u)  unmapped_nand3          1  3.7           
  g977/in_0                                                                                 
  g977/z                                      (u)  unmapped_nand3          1  3.8           
  g959/in_1                                                                                 
  g959/z                                      (u)  unmapped_complex4       1  3.7           
  g960/in_1                                                                                 
  g960/z                                      (u)  unmapped_complex2       1  3.8           
  g958/in_0                                                                                 
  g958/z                                      (u)  unmapped_complex5       1  3.7           
  g954/in_0                                                                                 
  g954/z                                      (u)  unmapped_complex3       1  3.8           
  g952/in_0                                                                                 
  g952/z                                      (u)  unmapped_complex4       1  3.7           
  g1037/in_1                                                                                
  g1037/z                                     (u)  unmapped_complex4       3 11.1           
lt_40_68_I2/Z 
mux_ctl_0xi/lt_40_68_I2_Z 
  g2881/in_0                                                                                
  g2881/z                                     (u)  unmapped_complex2       1  3.7           
  g2882/in_1                                                                                
  g2882/z                                     (u)  unmapped_nand2          4 15.2           
  g2878/in_0                                                                                
  g2878/z                                     (u)  unmapped_complex2       1  3.8           
  g2879/in_1                                                                                
  g2879/z                                     (u)  unmapped_nand2          4 14.8           
  g958/in_0                                                                                 
  g958/z                                      (u)  unmapped_nand2          3 11.4           
  g2869/in_0                                                                                
  g2869/z                                     (u)  unmapped_or2            1  3.8           
  g2870/in_1                                                                                
  g2870/z                                     (u)  unmapped_nand2          5 18.5           
  g1707/in_0                                                                                
  g1707/z                                     (u)  unmapped_or2            2  7.4           
  g1740/in_0                                                                                
  g1740/z                                     (u)  unmapped_complex2      38 25.9           
  g2865/in_1                                                                                
  g2865/z                                     (u)  unmapped_complex3      74 34.2           
  g2358/in_0                                                                                
  g2358/z                                     (u)  unmapped_nand2          1  3.7           
  g2359/in_1                                                                                
  g2359/z                                     (u)  unmapped_nand2          1  3.8           
  g2883/data0                                                                               
  g2883/z                                     (u)  unmapped_bmux3          1  3.8           
  smallest_idx_curr_reg[0][signature][31]/d   <<<  unmapped_d_flop                          
  smallest_idx_curr_reg[0][signature][31]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                        capture                          10000 R 
                                                   uncertainty                              
--------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[1][signature][0]/clk
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[0][signature][31]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6518ps.
 
Cost Group 'in2reg' target slack:   219 ps
Target path end-point (Pin: smallest_idx_curr_reg[0][signature][31]/d)

                    Pin                                 Type          Fanout Load Arrival   
                                                                             (fF)   (ps)    
--------------------------------------------------------------------------------------------
(clock clk)                                   <<<  launch                               0 R 
(proj_sorter.sdc_line_15_31_1)                     ext delay                                
in_signature[0]                               (u)  in port                12 45.6           
lt_40_68_I2/A[0] 
  g1036/in_1                                                                                
  g1036/z                                     (u)  unmapped_complex3       1  3.8           
  g1032/in_0                                                                                
  g1032/z                                     (u)  unmapped_complex2       1  3.7           
  g1033/in_1                                                                                
  g1033/z                                     (u)  unmapped_nand2          1  3.8           
  g990/in_0                                                                                 
  g990/z                                      (u)  unmapped_nand3          1  3.7           
  g977/in_0                                                                                 
  g977/z                                      (u)  unmapped_nand3          1  3.8           
  g959/in_1                                                                                 
  g959/z                                      (u)  unmapped_complex4       1  3.7           
  g960/in_1                                                                                 
  g960/z                                      (u)  unmapped_complex2       1  3.8           
  g958/in_0                                                                                 
  g958/z                                      (u)  unmapped_complex5       1  3.7           
  g954/in_0                                                                                 
  g954/z                                      (u)  unmapped_complex3       1  3.8           
  g952/in_0                                                                                 
  g952/z                                      (u)  unmapped_complex4       1  3.7           
  g1037/in_1                                                                                
  g1037/z                                     (u)  unmapped_complex4       3 11.1           
lt_40_68_I2/Z 
mux_ctl_0xi/lt_40_68_I2_Z 
  g2881/in_0                                                                                
  g2881/z                                     (u)  unmapped_complex2       1  3.7           
  g2882/in_1                                                                                
  g2882/z                                     (u)  unmapped_nand2          4 15.2           
  g2878/in_0                                                                                
  g2878/z                                     (u)  unmapped_complex2       1  3.8           
  g2879/in_1                                                                                
  g2879/z                                     (u)  unmapped_nand2          4 14.8           
  g958/in_0                                                                                 
  g958/z                                      (u)  unmapped_nand2          3 11.4           
  g2869/in_0                                                                                
  g2869/z                                     (u)  unmapped_or2            1  3.8           
  g2870/in_1                                                                                
  g2870/z                                     (u)  unmapped_nand2          5 18.5           
  g1707/in_0                                                                                
  g1707/z                                     (u)  unmapped_or2            2  7.4           
  g1740/in_0                                                                                
  g1740/z                                     (u)  unmapped_complex2      38 25.9           
  g2865/in_1                                                                                
  g2865/z                                     (u)  unmapped_complex3      74 34.2           
  g2358/in_0                                                                                
  g2358/z                                     (u)  unmapped_nand2          1  3.7           
  g2359/in_1                                                                                
  g2359/z                                     (u)  unmapped_nand2          1  3.8           
  g2884/data0                                                                               
  g2884/z                                     (u)  unmapped_bmux3          1  3.8           
  smallest_idx_curr_reg[0][signature][31]/d   <<<  unmapped_d_flop                          
  smallest_idx_curr_reg[0][signature][31]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                        capture                          10000 R 
                                                   uncertainty                              
--------------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : in_signature[0]
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[0][signature][31]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 5139ps.
 
Multi-threaded Technology Mapping (2 threads per ST process, 2 of 2 CPUs usable)
          Restructuring (delay-based) mux_ctl_0x...
          Done restructuring (delay-based) mux_ctl_0x
        Optimizing component mux_ctl_0x...
          Restructuring (delay-based) lt_unsigned_3_rtlopto_model_342_57...
          Done restructuring (delay-based) lt_unsigned_3_rtlopto_model_342_57
        Optimizing component lt_unsigned_3_rtlopto_model_342_57...
        Early Area Reclamation for lt_unsigned_3_rtlopto_model_342_57 'very_fast' (slack=3015, area=204)...
                  			o_slack=3015,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_3_rtlopto_model_342...
          Done restructuring (delay-based) lt_unsigned_3_rtlopto_model_342
        Optimizing component lt_unsigned_3_rtlopto_model_342...
        Early Area Reclamation for lt_unsigned_3_rtlopto_model_342 'very_fast' (slack=3128, area=205)...
                  			o_slack=3128,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
                 Pin                              Type          Fanout Load Slew Delay Arrival   
                                                                       (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------------
(clock clk)                                  launch                                          0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[2][index][3]/CK                                        0    +0       0 R 
  smallest_idx_curr_reg[2][index][3]/Q       A2DFFQ_X0P5M_A9TL       3  9.7  271  +417     417 R 
mux_ctl_0xi/out_smallest_idx[2][3] 
out_smallest_idx[2][3]                  <<<  interconnect                    271    +0     417 R 
                                             out port                               +0     417 R 
(proj_sorter.sdc_line_17_48_1)               ext delay                           +2500    2917 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                  capture                                     10000 R 
                                             uncertainty                          -125    9875 R 
-------------------------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    6958ps 
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[2][index][3]/CK
End-point    : out_smallest_idx[2][3]

             Pin                       Type       Fanout Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(proj_sorter.sdc_line_15_38_1)      ext delay                      +2500    2500 R 
end_sorting                         in port            1  4.9   45   +10    2510 R 
sort_valid                     <<<  interconnect                45    +0    2510 R 
                                    out port                          +0    2510 R 
(proj_sorter.sdc_line_17_57_1)      ext delay                      +2500    5010 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                    path_delay                             10000   
                                    uncertainty                     -125    9875 R 
-----------------------------------------------------------------------------------
Exception    : 'path_delays/proj_sorter.sdc_line_18'   10000ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :    4865ps 
Start-point  : end_sorting
End-point    : sort_valid

                   Pin                                 Type          Fanout  Load Slew Delay Arrival   
                                                                             (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------------------
(clock clk)                                      launch                                            0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[0][signature][0]/CK                                          0    +0       0 R 
  smallest_idx_curr_reg[0][signature][0]/Q       DFFQ_X1M_A9TL            4  12.9  192  +320     320 R 
mux_ctl_0xi/lt_40_68_I1_B[0] 
lt_40_68_I1/B[0] 
  g579/A1N                                                                                +0     320   
  g579/Y                                         OAI2XB1_X1P4M_A9TL       1   4.0  136  +217     537 R 
  g577/BN                                                                                 +0     537   
  g577/Y                                         NOR2XB_X4M_A9TL          1   6.4   89  +152     689 R 
  g576/A0                                                                                 +0     689   
  g576/Y                                         OAI2XB1_X3M_A9TL         1   6.2   81   +74     763 F 
  g575/A0                                                                                 +0     763   
  g575/Y                                         AOI2XB1_X3M_A9TL         1   5.2   95   +97     860 R 
  g574/CIN                                                                                +0     860   
  g574/CO                                        CGENCIN_X2M_A9TL         1   6.3  148   +92     952 F 
  g573/B0                                                                                 +0     952   
  g573/Y                                         OAI21_X4M_A9TL           1   4.8   88   +86    1038 R 
  g572/B0N                                                                                +0    1038   
  g572/Y                                         AO21B_X2M_A9TL           1   6.3   80   +74    1112 F 
  g571/B0                                                                                 +0    1112   
  g571/Y                                         OAI21_X4M_A9TL           1   6.2   94   +70    1183 R 
  g570/B0N                                                                                +0    1183   
  g570/Y                                         AO21B_X3M_A9TL           1   7.5   72   +69    1252 F 
  g569/A                                                                                  +0    1252   
  g569/CON                                       CGENI_X2M_A9TL           1   4.9  134  +120    1372 R 
  g568/A                                                                                  +0    1372   
  g568/CON                                       CGENI_X1M_A9TL           1   4.9  138  +134    1506 F 
  g567/A                                                                                  +0    1506   
  g567/CON                                       CGENI_X1M_A9TL           1   4.9  207  +183    1689 R 
  g566/A                                                                                  +0    1689   
  g566/CON                                       CGENI_X1M_A9TL           1   4.9  147  +156    1845 F 
  g565/A                                                                                  +0    1845   
  g565/CON                                       CGENI_X1M_A9TL           1   4.9  208  +186    2031 R 
  g564/A                                                                                  +0    2031   
  g564/CON                                       CGENI_X1M_A9TL           1   4.9  147  +157    2188 F 
  g563/A                                                                                  +0    2188   
  g563/CON                                       CGENI_X1M_A9TL           1   4.9  208  +186    2374 R 
  g562/A                                                                                  +0    2374   
  g562/CON                                       CGENI_X1M_A9TL           1   4.9  147  +157    2530 F 
  g561/A                                                                                  +0    2530   
  g561/CON                                       CGENI_X1M_A9TL           1   4.9  208  +186    2716 R 
  g560/A                                                                                  +0    2716   
  g560/CON                                       CGENI_X1M_A9TL           1   4.9  147  +157    2873 F 
  g559/A                                                                                  +0    2873   
  g559/CON                                       CGENI_X1M_A9TL           1   4.9  208  +186    3059 R 
  g558/A                                                                                  +0    3059   
  g558/CON                                       CGENI_X1M_A9TL           1   4.9  147  +157    3215 F 
  g557/A                                                                                  +0    3215   
  g557/CON                                       CGENI_X1M_A9TL           1   4.9  208  +186    3401 R 
  g556/A                                                                                  +0    3401   
  g556/CON                                       CGENI_X1M_A9TL           1   4.9  147  +157    3558 F 
  g555/A                                                                                  +0    3558   
  g555/CON                                       CGENI_X1M_A9TL           1   4.9  208  +186    3744 R 
  g554/A                                                                                  +0    3744   
  g554/CON                                       CGENI_X1M_A9TL           1   4.9  147  +157    3900 F 
  g553/A                                                                                  +0    3900   
  g553/CON                                       CGENI_X1M_A9TL           1   4.9  208  +186    4086 R 
  g552/A                                                                                  +0    4086   
  g552/CON                                       CGENI_X1M_A9TL           1   4.9  147  +157    4243 F 
  g551/A                                                                                  +0    4243   
  g551/CON                                       CGENI_X1M_A9TL           1   4.9  208  +186    4429 R 
  g550/A                                                                                  +0    4429   
  g550/CON                                       CGENI_X1M_A9TL           1   4.9  147  +157    4585 F 
  g549/A                                                                                  +0    4585   
  g549/CON                                       CGENI_X1M_A9TL           1   4.9  208  +186    4771 R 
  g548/A                                                                                  +0    4771   
  g548/CON                                       CGENI_X1M_A9TL           1   4.9  147  +157    4928 F 
  g547/A                                                                                  +0    4928   
  g547/CON                                       CGENI_X1M_A9TL           1   4.9  208  +186    5114 R 
  g546/A                                                                                  +0    5114   
  g546/CON                                       CGENI_X1M_A9TL           1   4.9  147  +157    5270 F 
  g545/A                                                                                  +0    5270   
  g545/CON                                  (i)  CGENI_X1M_A9TL          38   0.0    0  +100    5370 R 
lt_40_68_I1/Z (i)
mux_ctl_0xi/lt_40_68_I1_Z (i)
  g4352/B                                                                                 +0    5370   
  g4352/S                                        ADDH_X1M_A9TL            2   7.2   97  +186    5556 F 
  g4349/B                                                                                 +0    5556   
  g4349/S                                        ADDH_X1M_A9TL            2   7.3  124  +234    5790 R 
  g4345/B                                                                                 +0    5790   
  g4345/CO                                       ADDH_X1M_A9TL            1   4.7   98  +163    5954 R 
  g4343/A                                                                                 +0    5954   
  g4343/S                                        ADDH_X1M_A9TL            4  17.3  253  +241    6195 R 
  g4342/A                                                                                 +0    6195   
  g4342/Y                                        INV_X4M_A9TL             2   7.6   70   +66    6260 F 
  g4340/B                                                                                 +0    6260   
  g4340/Y                                        NAND2_X1M_A9TL           2   6.5  157  +122    6382 R 
  g4327/B                                                                                 +0    6382   
  g4327/Y                                        NOR2_X1P4A_A9TL          2  10.3  134  +133    6515 F 
  g4321/B                                                                                 +0    6515   
  g4321/Y                                        NOR2_X1B_A9TL            1   3.7  151  +137    6652 R 
  g4312/B0N                                                                               +0    6652   
  g4312/Y                                        AO21B_X1M_A9TL           1  13.6  253  +198    6850 F 
  g4304/A                                                                                 +0    6850   
  g4304/Y                                        INV_X9M_A9TL            37 119.5  209  +207    7058 R 
  g4192/S0                                                                                +0    7058   
  g4192/Y                                        MXIT2_X0P5M_A9TL         1   3.7  262  +192    7250 R 
  g3988/B                                                                                 +0    7250   
  g3988/Y                                        NAND2_X1M_A9TL           1   3.1   97  +120    7370 F 
  smallest_idx_curr_reg[0][signature][1]/B  <<<  A2DFFQ_X0P5M_A9TL                        +0    7370   
  smallest_idx_curr_reg[0][signature][1]/CK      setup                               0  +160    7529 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                      capture                                       10000 R 
                                                 uncertainty                            -125    9875 R 
-------------------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :    2346ps 
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[0][signature][0]/CK
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[0][signature][1]/B

(i) : Net is ideal.

                   Pin                                Type          Fanout  Load Slew Delay Arrival   
                                                                            (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------------------
(clock clk)                                      launch                                           0 R 
(proj_sorter.sdc_line_15_31_1)                   ext delay                            +2500    2500 F 
in_signature[0]                                  in port                 3  11.6   58   +20    2520 F 
lt_40_68_I1/A[0] 
  g584/B                                                                                 +0    2520   
  g584/Y                                         NOR2_X2M_A9TL           1   6.4  116  +102    2622 R 
  g578/A1                                                                                +0    2622   
  g578/Y                                         AOI21_X3M_A9TL          1   6.3  127   +89    2711 F 
  g577/A                                                                                 +0    2711   
  g577/Y                                         NOR2XB_X4M_A9TL         1   6.4   89   +87    2798 R 
  g576/A0                                                                                +0    2798   
  g576/Y                                         OAI2XB1_X3M_A9TL        1   6.2   81   +74    2872 F 
  g575/A0                                                                                +0    2872   
  g575/Y                                         AOI2XB1_X3M_A9TL        1   5.2   95   +97    2969 R 
  g574/CIN                                                                               +0    2969   
  g574/CO                                        CGENCIN_X2M_A9TL        1   6.3  148   +92    3061 F 
  g573/B0                                                                                +0    3061   
  g573/Y                                         OAI21_X4M_A9TL          1   4.8   88   +86    3147 R 
  g572/B0N                                                                               +0    3147   
  g572/Y                                         AO21B_X2M_A9TL          1   6.3   80   +74    3222 F 
  g571/B0                                                                                +0    3222   
  g571/Y                                         OAI21_X4M_A9TL          1   6.2   94   +70    3292 R 
  g570/B0N                                                                               +0    3292   
  g570/Y                                         AO21B_X3M_A9TL          1   7.5   72   +69    3361 F 
  g569/A                                                                                 +0    3361   
  g569/CON                                       CGENI_X2M_A9TL          1   4.9  134  +120    3481 R 
  g568/A                                                                                 +0    3481   
  g568/CON                                       CGENI_X1M_A9TL          1   4.9  138  +134    3615 F 
  g567/A                                                                                 +0    3615   
  g567/CON                                       CGENI_X1M_A9TL          1   4.9  207  +183    3798 R 
  g566/A                                                                                 +0    3798   
  g566/CON                                       CGENI_X1M_A9TL          1   4.9  147  +156    3954 F 
  g565/A                                                                                 +0    3954   
  g565/CON                                       CGENI_X1M_A9TL          1   4.9  208  +186    4140 R 
  g564/A                                                                                 +0    4140   
  g564/CON                                       CGENI_X1M_A9TL          1   4.9  147  +157    4297 F 
  g563/A                                                                                 +0    4297   
  g563/CON                                       CGENI_X1M_A9TL          1   4.9  208  +186    4483 R 
  g562/A                                                                                 +0    4483   
  g562/CON                                       CGENI_X1M_A9TL          1   4.9  147  +157    4639 F 
  g561/A                                                                                 +0    4639   
  g561/CON                                       CGENI_X1M_A9TL          1   4.9  208  +186    4825 R 
  g560/A                                                                                 +0    4825   
  g560/CON                                       CGENI_X1M_A9TL          1   4.9  147  +157    4982 F 
  g559/A                                                                                 +0    4982   
  g559/CON                                       CGENI_X1M_A9TL          1   4.9  208  +186    5168 R 
  g558/A                                                                                 +0    5168   
  g558/CON                                       CGENI_X1M_A9TL          1   4.9  147  +157    5324 F 
  g557/A                                                                                 +0    5324   
  g557/CON                                       CGENI_X1M_A9TL          1   4.9  208  +186    5510 R 
  g556/A                                                                                 +0    5510   
  g556/CON                                       CGENI_X1M_A9TL          1   4.9  147  +157    5667 F 
  g555/A                                                                                 +0    5667   
  g555/CON                                       CGENI_X1M_A9TL          1   4.9  208  +186    5853 R 
  g554/A                                                                                 +0    5853   
  g554/CON                                       CGENI_X1M_A9TL          1   4.9  147  +157    6009 F 
  g553/A                                                                                 +0    6009   
  g553/CON                                       CGENI_X1M_A9TL          1   4.9  208  +186    6195 R 
  g552/A                                                                                 +0    6195   
  g552/CON                                       CGENI_X1M_A9TL          1   4.9  147  +157    6352 F 
  g551/A                                                                                 +0    6352   
  g551/CON                                       CGENI_X1M_A9TL          1   4.9  208  +186    6538 R 
  g550/A                                                                                 +0    6538   
  g550/CON                                       CGENI_X1M_A9TL          1   4.9  147  +157    6694 F 
  g549/A                                                                                 +0    6694   
  g549/CON                                       CGENI_X1M_A9TL          1   4.9  208  +186    6880 R 
  g548/A                                                                                 +0    6880   
  g548/CON                                       CGENI_X1M_A9TL          1   4.9  147  +157    7037 F 
  g547/A                                                                                 +0    7037   
  g547/CON                                       CGENI_X1M_A9TL          1   4.9  208  +186    7223 R 
  g546/A                                                                                 +0    7223   
  g546/CON                                       CGENI_X1M_A9TL          1   4.9  147  +157    7379 F 
  g545/A                                                                                 +0    7379   
  g545/CON                                  (i)  CGENI_X1M_A9TL         38   0.0    0  +100    7479 R 
lt_40_68_I1/Z (i)
mux_ctl_0xi/lt_40_68_I1_Z (i)
  g4352/B                                                                                +0    7479   
  g4352/S                                        ADDH_X1M_A9TL           2   7.2   97  +186    7665 F 
  g4349/B                                                                                +0    7665   
  g4349/S                                        ADDH_X1M_A9TL           2   7.3  124  +234    7900 R 
  g4345/B                                                                                +0    7900   
  g4345/CO                                       ADDH_X1M_A9TL           1   4.7   98  +163    8063 R 
  g4343/A                                                                                +0    8063   
  g4343/S                                        ADDH_X1M_A9TL           4  17.3  253  +241    8304 R 
  g4342/A                                                                                +0    8304   
  g4342/Y                                        INV_X4M_A9TL            2   7.6   70   +66    8370 F 
  g4340/B                                                                                +0    8370   
  g4340/Y                                        NAND2_X1M_A9TL          2   6.5  157  +122    8491 R 
  g4327/B                                                                                +0    8491   
  g4327/Y                                        NOR2_X1P4A_A9TL         2  10.3  134  +133    8624 F 
  g4321/B                                                                                +0    8624   
  g4321/Y                                        NOR2_X1B_A9TL           1   3.7  151  +137    8761 R 
  g4312/B0N                                                                              +0    8761   
  g4312/Y                                        AO21B_X1M_A9TL          1  13.6  253  +198    8960 F 
  g4304/A                                                                                +0    8960   
  g4304/Y                                        INV_X9M_A9TL           37 119.5  209  +207    9166 R 
  g4192/S0                                                                               +0    9166   
  g4192/Y                                        MXIT2_X0P5M_A9TL        1   3.7  262  +192    9359 R 
  g3988/B                                                                                +0    9359   
  g3988/Y                                        NAND2_X1M_A9TL          1   3.1   97  +120    9478 F 
  smallest_idx_curr_reg[0][signature][1]/B  <<<  A2DFFQ_X0P5M_A9TL                       +0    9478   
  smallest_idx_curr_reg[0][signature][1]/CK      setup                              0  +160    9638 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                      capture                                      10000 R 
                                                 uncertainty                           -125    9875 R 
------------------------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :     237ps 
Start-point  : in_signature[0]
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[0][signature][1]/B

(i) : Net is ideal.

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 4385        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        in2reg               219      237             10000 
       reg2reg               219     2346             10000 
        in2out               146     4865             10000 
       reg2out               220     6958             10000 

 
Global incremental target info
==============================
Cost Group 'reg2out' target slack:   145 ps
Target path end-point (Port: proj_sorter/out_smallest_idx[2][0])

                 Pin                              Type          Fanout Load Arrival   
                                                                       (fF)   (ps)    
--------------------------------------------------------------------------------------
(clock clk)                             <<<  launch                               0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[2][index][0]/CK                                               
  smallest_idx_curr_reg[2][index][0]/Q       A2DFFQ_X0P5M_A9TL       3  9.7           
mux_ctl_0xi/out_smallest_idx[2][0] 
out_smallest_idx[2][0]                  <<<  interconnect                             
                                             out port                                 
(proj_sorter.sdc_line_17_51_1)               ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                  capture                          10000 R 
                                             uncertainty                              
--------------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[2][index][0]/CK
End-point    : out_smallest_idx[2][0]

The global mapper estimates a slack for this path of 5956ps.
 
Cost Group 'in2out' target slack:    97 ps
Target path end-point (Port: proj_sorter/sort_valid)

             Pin                       Type       Fanout Load Arrival  
                                                         (fF)   (ps)   
-----------------------------------------------------------------------
(proj_sorter.sdc_line_15_38_1)      ext delay                          
end_sorting                         in port            1  4.9          
sort_valid                     <<<  interconnect                       
                                    out port                           
(proj_sorter.sdc_line_17_57_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                    path_delay                         
                                    uncertainty                        
-----------------------------------------------------------------------
Exception    : 'path_delays/proj_sorter.sdc_line_18'   10000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : end_sorting
End-point    : sort_valid

The global mapper estimates a slack for this path of 4865ps.
 
Cost Group 'in2reg' target slack:   144 ps
Target path end-point (Pin: smallest_idx_curr_reg[0][signature][1]/B (A2DFFQ_X0P5M_A9TL/B))

                   Pin                                Type          Fanout  Load Arrival   
                                                                            (fF)   (ps)    
-------------------------------------------------------------------------------------------
(clock clk)                                 <<<  launch                                0 R 
(proj_sorter.sdc_line_15_31_1)                   ext delay                                 
in_signature[0]                                  in port                 3  11.6           
lt_40_68_I1/A[0] 
  g584/B                                                                                   
  g584/Y                                         NOR2_X2M_A9TL           1   6.4           
  g578/A1                                                                                  
  g578/Y                                         AOI21_X3M_A9TL          1   6.3           
  g577/A                                                                                   
  g577/Y                                         NOR2XB_X4M_A9TL         1   6.4           
  g576/A0                                                                                  
  g576/Y                                         OAI2XB1_X3M_A9TL        1   6.2           
  g575/A0                                                                                  
  g575/Y                                         AOI2XB1_X3M_A9TL        1   5.2           
  g574/CIN                                                                                 
  g574/CO                                        CGENCIN_X2M_A9TL        1   6.3           
  g573/B0                                                                                  
  g573/Y                                         OAI21_X4M_A9TL          1   4.8           
  g572/B0N                                                                                 
  g572/Y                                         AO21B_X2M_A9TL          1   6.3           
  g571/B0                                                                                  
  g571/Y                                         OAI21_X4M_A9TL          1   6.2           
  g570/B0N                                                                                 
  g570/Y                                         AO21B_X3M_A9TL          1   7.5           
  g569/A                                                                                   
  g569/CON                                       CGENI_X2M_A9TL          1   4.9           
  g568/A                                                                                   
  g568/CON                                       CGENI_X1M_A9TL          1   4.9           
  g567/A                                                                                   
  g567/CON                                       CGENI_X1M_A9TL          1   4.9           
  g566/A                                                                                   
  g566/CON                                       CGENI_X1M_A9TL          1   4.9           
  g565/A                                                                                   
  g565/CON                                       CGENI_X1M_A9TL          1   4.9           
  g564/A                                                                                   
  g564/CON                                       CGENI_X1M_A9TL          1   4.9           
  g563/A                                                                                   
  g563/CON                                       CGENI_X1M_A9TL          1   4.9           
  g562/A                                                                                   
  g562/CON                                       CGENI_X1M_A9TL          1   4.9           
  g561/A                                                                                   
  g561/CON                                       CGENI_X1M_A9TL          1   4.9           
  g560/A                                                                                   
  g560/CON                                       CGENI_X1M_A9TL          1   4.9           
  g559/A                                                                                   
  g559/CON                                       CGENI_X1M_A9TL          1   4.9           
  g558/A                                                                                   
  g558/CON                                       CGENI_X1M_A9TL          1   4.9           
  g557/A                                                                                   
  g557/CON                                       CGENI_X1M_A9TL          1   4.9           
  g556/A                                                                                   
  g556/CON                                       CGENI_X1M_A9TL          1   4.9           
  g555/A                                                                                   
  g555/CON                                       CGENI_X1M_A9TL          1   4.9           
  g554/A                                                                                   
  g554/CON                                       CGENI_X1M_A9TL          1   4.9           
  g553/A                                                                                   
  g553/CON                                       CGENI_X1M_A9TL          1   4.9           
  g552/A                                                                                   
  g552/CON                                       CGENI_X1M_A9TL          1   4.9           
  g551/A                                                                                   
  g551/CON                                       CGENI_X1M_A9TL          1   4.9           
  g550/A                                                                                   
  g550/CON                                       CGENI_X1M_A9TL          1   4.9           
  g549/A                                                                                   
  g549/CON                                       CGENI_X1M_A9TL          1   4.9           
  g548/A                                                                                   
  g548/CON                                       CGENI_X1M_A9TL          1   4.9           
  g547/A                                                                                   
  g547/CON                                       CGENI_X1M_A9TL          1   4.9           
  g546/A                                                                                   
  g546/CON                                       CGENI_X1M_A9TL          1   4.9           
  g545/A                                                                                   
  g545/CON                                  (i)  CGENI_X1M_A9TL         38   0.0           
lt_40_68_I1/Z (i)
mux_ctl_0xi/lt_40_68_I1_Z (i)
  g4352/B                                                                                  
  g4352/S                                        ADDH_X1M_A9TL           2   7.2           
  g4349/B                                                                                  
  g4349/S                                        ADDH_X1M_A9TL           2   7.3           
  g4345/B                                                                                  
  g4345/CO                                       ADDH_X1M_A9TL           1   4.7           
  g4343/A                                                                                  
  g4343/S                                        ADDH_X1M_A9TL           4  17.3           
  g4342/A                                                                                  
  g4342/Y                                        INV_X4M_A9TL            2   7.6           
  g4340/B                                                                                  
  g4340/Y                                        NAND2_X1M_A9TL          2   6.5           
  g4327/B                                                                                  
  g4327/Y                                        NOR2_X1P4A_A9TL         2  10.3           
  g4321/B                                                                                  
  g4321/Y                                        NOR2_X1B_A9TL           1   3.7           
  g4312/B0N                                                                                
  g4312/Y                                        AO21B_X1M_A9TL          1  13.6           
  g4304/A                                                                                  
  g4304/Y                                        INV_X9M_A9TL           37 119.5           
  g4192/S0                                                                                 
  g4192/Y                                        MXIT2_X0P5M_A9TL        1   3.7           
  g3988/B                                                                                  
  g3988/Y                                        NAND2_X1M_A9TL          1   3.1           
  smallest_idx_curr_reg[0][signature][1]/B  <<<  A2DFFQ_X0P5M_A9TL                         
  smallest_idx_curr_reg[0][signature][1]/CK      setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                      capture                           10000 R 
                                                 uncertainty                               
-------------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : in_signature[0]
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[0][signature][1]/B

(i) : Net is ideal.

The global mapper estimates a slack for this path of 187ps.
 
Cost Group 'reg2reg' target slack:   144 ps
Target path end-point (Pin: smallest_idx_curr_reg[0][signature][1]/B (A2DFFQ_X0P5M_A9TL/B))

                   Pin                                 Type          Fanout  Load Arrival   
                                                                             (fF)   (ps)    
--------------------------------------------------------------------------------------------
(clock clk)                                 <<<  launch                                 0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[0][signature][0]/CK                                                 
  smallest_idx_curr_reg[0][signature][0]/Q       DFFQ_X1M_A9TL            4  12.9           
mux_ctl_0xi/lt_40_68_I1_B[0] 
lt_40_68_I1/B[0] 
  g579/A1N                                                                                  
  g579/Y                                         OAI2XB1_X1P4M_A9TL       1   4.0           
  g577/BN                                                                                   
  g577/Y                                         NOR2XB_X4M_A9TL          1   6.4           
  g576/A0                                                                                   
  g576/Y                                         OAI2XB1_X3M_A9TL         1   6.2           
  g575/A0                                                                                   
  g575/Y                                         AOI2XB1_X3M_A9TL         1   5.2           
  g574/CIN                                                                                  
  g574/CO                                        CGENCIN_X2M_A9TL         1   6.3           
  g573/B0                                                                                   
  g573/Y                                         OAI21_X4M_A9TL           1   4.8           
  g572/B0N                                                                                  
  g572/Y                                         AO21B_X2M_A9TL           1   6.3           
  g571/B0                                                                                   
  g571/Y                                         OAI21_X4M_A9TL           1   6.2           
  g570/B0N                                                                                  
  g570/Y                                         AO21B_X3M_A9TL           1   7.5           
  g569/A                                                                                    
  g569/CON                                       CGENI_X2M_A9TL           1   4.9           
  g568/A                                                                                    
  g568/CON                                       CGENI_X1M_A9TL           1   4.9           
  g567/A                                                                                    
  g567/CON                                       CGENI_X1M_A9TL           1   4.9           
  g566/A                                                                                    
  g566/CON                                       CGENI_X1M_A9TL           1   4.9           
  g565/A                                                                                    
  g565/CON                                       CGENI_X1M_A9TL           1   4.9           
  g564/A                                                                                    
  g564/CON                                       CGENI_X1M_A9TL           1   4.9           
  g563/A                                                                                    
  g563/CON                                       CGENI_X1M_A9TL           1   4.9           
  g562/A                                                                                    
  g562/CON                                       CGENI_X1M_A9TL           1   4.9           
  g561/A                                                                                    
  g561/CON                                       CGENI_X1M_A9TL           1   4.9           
  g560/A                                                                                    
  g560/CON                                       CGENI_X1M_A9TL           1   4.9           
  g559/A                                                                                    
  g559/CON                                       CGENI_X1M_A9TL           1   4.9           
  g558/A                                                                                    
  g558/CON                                       CGENI_X1M_A9TL           1   4.9           
  g557/A                                                                                    
  g557/CON                                       CGENI_X1M_A9TL           1   4.9           
  g556/A                                                                                    
  g556/CON                                       CGENI_X1M_A9TL           1   4.9           
  g555/A                                                                                    
  g555/CON                                       CGENI_X1M_A9TL           1   4.9           
  g554/A                                                                                    
  g554/CON                                       CGENI_X1M_A9TL           1   4.9           
  g553/A                                                                                    
  g553/CON                                       CGENI_X1M_A9TL           1   4.9           
  g552/A                                                                                    
  g552/CON                                       CGENI_X1M_A9TL           1   4.9           
  g551/A                                                                                    
  g551/CON                                       CGENI_X1M_A9TL           1   4.9           
  g550/A                                                                                    
  g550/CON                                       CGENI_X1M_A9TL           1   4.9           
  g549/A                                                                                    
  g549/CON                                       CGENI_X1M_A9TL           1   4.9           
  g548/A                                                                                    
  g548/CON                                       CGENI_X1M_A9TL           1   4.9           
  g547/A                                                                                    
  g547/CON                                       CGENI_X1M_A9TL           1   4.9           
  g546/A                                                                                    
  g546/CON                                       CGENI_X1M_A9TL           1   4.9           
  g545/A                                                                                    
  g545/CON                                  (i)  CGENI_X1M_A9TL          38   0.0           
lt_40_68_I1/Z (i)
mux_ctl_0xi/lt_40_68_I1_Z (i)
  g4352/B                                                                                   
  g4352/S                                        ADDH_X1M_A9TL            2   7.2           
  g4349/B                                                                                   
  g4349/S                                        ADDH_X1M_A9TL            2   7.3           
  g4345/B                                                                                   
  g4345/CO                                       ADDH_X1M_A9TL            1   4.7           
  g4343/A                                                                                   
  g4343/S                                        ADDH_X1M_A9TL            4  17.3           
  g4342/A                                                                                   
  g4342/Y                                        INV_X4M_A9TL             2   7.6           
  g4340/B                                                                                   
  g4340/Y                                        NAND2_X1M_A9TL           2   6.5           
  g4327/B                                                                                   
  g4327/Y                                        NOR2_X1P4A_A9TL          2  10.3           
  g4321/B                                                                                   
  g4321/Y                                        NOR2_X1B_A9TL            1   3.7           
  g4312/B0N                                                                                 
  g4312/Y                                        AO21B_X1M_A9TL           1  13.6           
  g4304/A                                                                                   
  g4304/Y                                        INV_X9M_A9TL            37 119.5           
  g4192/S0                                                                                  
  g4192/Y                                        MXIT2_X0P5M_A9TL         1   3.7           
  g3988/B                                                                                   
  g3988/Y                                        NAND2_X1M_A9TL           1   3.1           
  smallest_idx_curr_reg[0][signature][1]/B  <<<  A2DFFQ_X0P5M_A9TL                          
  smallest_idx_curr_reg[0][signature][1]/CK      setup                                      
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                      capture                            10000 R 
                                                 uncertainty                                
--------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[0][signature][0]/CK
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[0][signature][1]/B

(i) : Net is ideal.

The global mapper estimates a slack for this path of 1599ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
                 Pin                              Type          Fanout Load Slew Delay Arrival   
                                                                       (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------------
(clock clk)                                  launch                                          0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[2][index][3]/CK                                        0    +0       0 R 
  smallest_idx_curr_reg[2][index][3]/Q       A2DFFQ_X0P5M_A9TL       3  9.7  271  +417     417 R 
mux_ctl_0xi/out_smallest_idx[2][3] 
out_smallest_idx[2][3]                  <<<  interconnect                    271    +0     417 R 
                                             out port                               +0     417 R 
(proj_sorter.sdc_line_17_48_1)               ext delay                           +2500    2917 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                  capture                                     10000 R 
                                             uncertainty                          -125    9875 R 
-------------------------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    6958ps 
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[2][index][3]/CK
End-point    : out_smallest_idx[2][3]

             Pin                       Type       Fanout Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(proj_sorter.sdc_line_15_38_1)      ext delay                      +2500    2500 R 
end_sorting                         in port            1  4.9   45   +10    2510 R 
sort_valid                     <<<  interconnect                45    +0    2510 R 
                                    out port                          +0    2510 R 
(proj_sorter.sdc_line_17_57_1)      ext delay                      +2500    5010 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                    path_delay                             10000   
                                    uncertainty                     -125    9875 R 
-----------------------------------------------------------------------------------
Exception    : 'path_delays/proj_sorter.sdc_line_18'   10000ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :    4865ps 
Start-point  : end_sorting
End-point    : sort_valid

                   Pin                                 Type          Fanout Load Slew Delay Arrival   
                                                                            (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------------------
(clock clk)                                      launch                                           0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[0][signature][0]/CK                                         0    +0       0 R 
  smallest_idx_curr_reg[0][signature][0]/Q       DFFQ_X1M_A9TL            4 11.6  175  +311     311 R 
mux_ctl_0xi/lt_40_68_I1_B[0] 
lt_40_68_I1/B[0] 
  g579/A1N                                                                               +0     311   
  g579/Y                                         OAI2XB1_X1P4M_A9TL       1  4.0  136  +211     522 R 
  g577/BN                                                                                +0     522   
  g577/Y                                         NOR2XB_X4M_A9TL          1  5.0   80  +146     668 R 
  g576/A0                                                                                +0     668   
  g576/Y                                         OAI2XB1_X2M_A9TL         1  6.2   92   +84     752 F 
  g575/A0                                                                                +0     752   
  g575/Y                                         AOI2XB1_X3M_A9TL         1  5.2  101  +100     852 R 
  g574/CIN                                                                               +0     852   
  g574/CO                                        CGENCIN_X2M_A9TL         1  6.3  148   +94     946 F 
  g573/B0                                                                                +0     946   
  g573/Y                                         OAI21_X4M_A9TL           1  4.8   90   +86    1032 R 
  g572/B0N                                                                               +0    1032   
  g572/Y                                         AO21B_X2M_A9TL           1  6.3   80   +75    1107 F 
  g571/B0                                                                                +0    1107   
  g571/Y                                         OAI21_X4M_A9TL           1  6.2  101   +70    1177 R 
  g570/B0N                                                                               +0    1177   
  g570/Y                                         AO21B_X3M_A9TL           1  7.5   73   +70    1248 F 
  g569/A                                                                                 +0    1248   
  g569/CON                                       CGENI_X2M_A9TL           1  4.9  133  +121    1368 R 
  g568/A                                                                                 +0    1368   
  g568/CON                                       CGENI_X1M_A9TL           1  4.9  138  +134    1502 F 
  g567/A                                                                                 +0    1502   
  g567/CON                                       CGENI_X1M_A9TL           1  4.9  207  +182    1684 R 
  g566/A                                                                                 +0    1684   
  g566/CON                                       CGENI_X1M_A9TL           1  4.9  147  +156    1841 F 
  g565/A                                                                                 +0    1841   
  g565/CON                                       CGENI_X1M_A9TL           1  4.9  208  +186    2027 R 
  g564/A                                                                                 +0    2027   
  g564/CON                                       CGENI_X1M_A9TL           1  4.9  147  +157    2183 F 
  g563/A                                                                                 +0    2183   
  g563/CON                                       CGENI_X1M_A9TL           1  4.9  208  +186    2369 R 
  g562/A                                                                                 +0    2369   
  g562/CON                                       CGENI_X1M_A9TL           1  4.9  147  +157    2526 F 
  g561/A                                                                                 +0    2526   
  g561/CON                                       CGENI_X1M_A9TL           1  4.9  208  +186    2712 R 
  g560/A                                                                                 +0    2712   
  g560/CON                                       CGENI_X1M_A9TL           1  4.9  147  +157    2868 F 
  g559/A                                                                                 +0    2868   
  g559/CON                                       CGENI_X1M_A9TL           1  4.9  208  +186    3054 R 
  g558/A                                                                                 +0    3054   
  g558/CON                                       CGENI_X1M_A9TL           1  4.9  147  +157    3211 F 
  g557/A                                                                                 +0    3211   
  g557/CON                                       CGENI_X1M_A9TL           1  4.9  208  +186    3397 R 
  g556/A                                                                                 +0    3397   
  g556/CON                                       CGENI_X1M_A9TL           1  4.9  147  +157    3553 F 
  g555/A                                                                                 +0    3553   
  g555/CON                                       CGENI_X1M_A9TL           1  4.9  208  +186    3739 R 
  g554/A                                                                                 +0    3739   
  g554/CON                                       CGENI_X1M_A9TL           1  4.9  147  +157    3896 F 
  g553/A                                                                                 +0    3896   
  g553/CON                                       CGENI_X1M_A9TL           1  4.9  208  +186    4082 R 
  g552/A                                                                                 +0    4082   
  g552/CON                                       CGENI_X1M_A9TL           1  4.9  147  +157    4238 F 
  g551/A                                                                                 +0    4238   
  g551/CON                                       CGENI_X1M_A9TL           1  4.9  208  +186    4424 R 
  g550/A                                                                                 +0    4424   
  g550/CON                                       CGENI_X1M_A9TL           1  4.9  147  +157    4581 F 
  g549/A                                                                                 +0    4581   
  g549/CON                                       CGENI_X1M_A9TL           1  4.9  208  +186    4767 R 
  g548/A                                                                                 +0    4767   
  g548/CON                                       CGENI_X1M_A9TL           1  4.9  147  +157    4923 F 
  g547/A                                                                                 +0    4923   
  g547/CON                                       CGENI_X1M_A9TL           1  4.4  194  +178    5101 R 
  g546/CI                                                                                +0    5101   
  g546/CON                                       CGENI_X1P4M_A9TL         1  4.9  130  +121    5222 F 
  g545/A                                                                                 +0    5222   
  g545/CON                                  (i)  CGENI_X1M_A9TL          38  0.0    0   +95    5317 R 
lt_40_68_I1/Z (i)
mux_ctl_0xi/lt_40_68_I1_Z (i)
  g4352/B                                                                                +0    5317   
  g4352/S                                        ADDH_X1M_A9TL            2  7.2   97  +186    5503 F 
  g4349/B                                                                                +0    5503   
  g4349/S                                        ADDH_X1M_A9TL            2  7.3  124  +234    5737 R 
  g4345/B                                                                                +0    5737   
  g4345/CO                                       ADDH_X1M_A9TL            1  4.7   98  +163    5900 R 
  g4343/A                                                                                +0    5900   
  g4343/S                                        ADDH_X1M_A9TL            4 13.6  152  +248    6148 F 
  g4342/A                                                                                +0    6148   
  g4342/Y                                        INV_X2M_A9TL             2  6.4   78   +85    6232 R 
  g4340/B                                                                                +0    6232   
  g4340/Y                                        NAND2_X1M_A9TL           2  8.0  153  +114    6346 F 
  g4327/B                                                                                +0    6346   
  g4327/Y                                        NOR2_X3A_A9TL           11 27.4  284  +230    6576 R 
  g4321/B                                                                                +0    6576   
  g4321/Y                                        NOR2_X1B_A9TL            1  3.7  151  +177    6753 F 
  g4312/B0N                                                                              +0    6753   
  g4312/Y                                        AO21B_X1M_A9TL           1  8.9  157  +140    6894 R 
  g4304/A                                                                                +0    6894   
  g4304/Y                                        INV_X5M_A9TL            15 51.6  116  +112    7006 F 
  fopt/A                                                                                 +0    7006   
  fopt/Y                                         BUFH_X4M_A9TL           16 52.2  125  +155    7160 F 
  g4158/S0                                                                               +0    7160   
  g4158/Y                                        MXIT2_X0P5M_A9TL         1  3.7  265  +162    7323 R 
  g4017/B                                                                                +0    7323   
  g4017/Y                                        NAND2_X1M_A9TL           1  3.5  103  +125    7448 F 
  smallest_idx_curr_reg[0][signature][4]/D  <<<  DFFQ_X1M_A9TL                           +0    7448   
  smallest_idx_curr_reg[0][signature][4]/CK      setup                              0   +88    7535 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                      capture                                      10000 R 
                                                 uncertainty                           -125    9875 R 
------------------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :    2340ps 
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[0][signature][0]/CK
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[0][signature][4]/D

(i) : Net is ideal.

                   Pin                                Type         Fanout Load Slew Delay Arrival   
                                                                          (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------------
(clock clk)                                      launch                                         0 R 
(proj_sorter.sdc_line_15_31_1)                   ext delay                          +2500    2500 F 
in_signature[0]                                  in port                3 10.2   55   +17    2517 F 
lt_40_68_I1/A[0] 
  g584/B                                                                               +0    2517   
  g584/Y                                         NOR2_X2M_A9TL          1  5.1   99   +91    2608 R 
  g578/A1                                                                              +0    2608   
  g578/Y                                         AOI21_X2M_A9TL         1  6.3  127   +94    2702 F 
  g577/A                                                                               +0    2702   
  g577/Y                                         NOR2XB_X4M_A9TL        1  5.0   80   +80    2782 R 
  g576/A0                                                                              +0    2782   
  g576/Y                                         OAI2XB1_X2M_A9TL       1  6.2   92   +84    2866 F 
  g575/A0                                                                              +0    2866   
  g575/Y                                         AOI2XB1_X3M_A9TL       1  5.2  101  +100    2966 R 
  g574/CIN                                                                             +0    2966   
  g574/CO                                        CGENCIN_X2M_A9TL       1  6.3  148   +94    3059 F 
  g573/B0                                                                              +0    3059   
  g573/Y                                         OAI21_X4M_A9TL         1  4.8   90   +86    3146 R 
  g572/B0N                                                                             +0    3146   
  g572/Y                                         AO21B_X2M_A9TL         1  6.3   80   +75    3220 F 
  g571/B0                                                                              +0    3220   
  g571/Y                                         OAI21_X4M_A9TL         1  6.2  101   +70    3291 R 
  g570/B0N                                                                             +0    3291   
  g570/Y                                         AO21B_X3M_A9TL         1  7.5   73   +70    3361 F 
  g569/A                                                                               +0    3361   
  g569/CON                                       CGENI_X2M_A9TL         1  4.9  133  +121    3482 R 
  g568/A                                                                               +0    3482   
  g568/CON                                       CGENI_X1M_A9TL         1  4.9  138  +134    3616 F 
  g567/A                                                                               +0    3616   
  g567/CON                                       CGENI_X1M_A9TL         1  4.9  207  +182    3798 R 
  g566/A                                                                               +0    3798   
  g566/CON                                       CGENI_X1M_A9TL         1  4.9  147  +156    3954 F 
  g565/A                                                                               +0    3954   
  g565/CON                                       CGENI_X1M_A9TL         1  4.9  208  +186    4140 R 
  g564/A                                                                               +0    4140   
  g564/CON                                       CGENI_X1M_A9TL         1  4.9  147  +157    4297 F 
  g563/A                                                                               +0    4297   
  g563/CON                                       CGENI_X1M_A9TL         1  4.9  208  +186    4483 R 
  g562/A                                                                               +0    4483   
  g562/CON                                       CGENI_X1M_A9TL         1  4.9  147  +157    4639 F 
  g561/A                                                                               +0    4639   
  g561/CON                                       CGENI_X1M_A9TL         1  4.9  208  +186    4825 R 
  g560/A                                                                               +0    4825   
  g560/CON                                       CGENI_X1M_A9TL         1  4.9  147  +157    4982 F 
  g559/A                                                                               +0    4982   
  g559/CON                                       CGENI_X1M_A9TL         1  4.9  208  +186    5168 R 
  g558/A                                                                               +0    5168   
  g558/CON                                       CGENI_X1M_A9TL         1  4.9  147  +157    5324 F 
  g557/A                                                                               +0    5324   
  g557/CON                                       CGENI_X1M_A9TL         1  4.9  208  +186    5510 R 
  g556/A                                                                               +0    5510   
  g556/CON                                       CGENI_X1M_A9TL         1  4.9  147  +157    5667 F 
  g555/A                                                                               +0    5667   
  g555/CON                                       CGENI_X1M_A9TL         1  4.9  208  +186    5853 R 
  g554/A                                                                               +0    5853   
  g554/CON                                       CGENI_X1M_A9TL         1  4.9  147  +157    6009 F 
  g553/A                                                                               +0    6009   
  g553/CON                                       CGENI_X1M_A9TL         1  4.9  208  +186    6195 R 
  g552/A                                                                               +0    6195   
  g552/CON                                       CGENI_X1M_A9TL         1  4.9  147  +157    6352 F 
  g551/A                                                                               +0    6352   
  g551/CON                                       CGENI_X1M_A9TL         1  4.9  208  +186    6538 R 
  g550/A                                                                               +0    6538   
  g550/CON                                       CGENI_X1M_A9TL         1  4.9  147  +157    6694 F 
  g549/A                                                                               +0    6694   
  g549/CON                                       CGENI_X1M_A9TL         1  4.9  208  +186    6880 R 
  g548/A                                                                               +0    6880   
  g548/CON                                       CGENI_X1M_A9TL         1  4.9  147  +157    7037 F 
  g547/A                                                                               +0    7037   
  g547/CON                                       CGENI_X1M_A9TL         1  4.4  194  +178    7215 R 
  g546/CI                                                                              +0    7215   
  g546/CON                                       CGENI_X1P4M_A9TL       1  4.9  130  +121    7335 F 
  g545/A                                                                               +0    7335   
  g545/CON                                  (i)  CGENI_X1M_A9TL        38  0.0    0   +95    7430 R 
lt_40_68_I1/Z (i)
mux_ctl_0xi/lt_40_68_I1_Z (i)
  g4352/B                                                                              +0    7430   
  g4352/S                                        ADDH_X1M_A9TL          2  7.2   97  +186    7616 F 
  g4349/B                                                                              +0    7616   
  g4349/S                                        ADDH_X1M_A9TL          2  7.3  124  +234    7851 R 
  g4345/B                                                                              +0    7851   
  g4345/CO                                       ADDH_X1M_A9TL          1  4.7   98  +163    8014 R 
  g4343/A                                                                              +0    8014   
  g4343/S                                        ADDH_X1M_A9TL          4 13.6  152  +248    8261 F 
  g4342/A                                                                              +0    8261   
  g4342/Y                                        INV_X2M_A9TL           2  6.4   78   +85    8346 R 
  g4340/B                                                                              +0    8346   
  g4340/Y                                        NAND2_X1M_A9TL         2  8.0  153  +114    8460 F 
  g4327/B                                                                              +0    8460   
  g4327/Y                                        NOR2_X3A_A9TL         11 27.4  284  +230    8690 R 
  g4321/B                                                                              +0    8690   
  g4321/Y                                        NOR2_X1B_A9TL          1  3.7  151  +177    8867 F 
  g4312/B0N                                                                            +0    8867   
  g4312/Y                                        AO21B_X1M_A9TL         1  8.9  157  +140    9008 R 
  g4304/A                                                                              +0    9008   
  g4304/Y                                        INV_X5M_A9TL          15 51.6  116  +112    9119 F 
  fopt/A                                                                               +0    9119   
  fopt/Y                                         BUFH_X4M_A9TL         16 52.2  125  +155    9274 F 
  g4158/S0                                                                             +0    9274   
  g4158/Y                                        MXIT2_X0P5M_A9TL       1  3.7  265  +162    9436 R 
  g4017/B                                                                              +0    9436   
  g4017/Y                                        NAND2_X1M_A9TL         1  3.5  103  +125    9561 F 
  smallest_idx_curr_reg[0][signature][4]/D  <<<  DFFQ_X1M_A9TL                         +0    9561   
  smallest_idx_curr_reg[0][signature][4]/CK      setup                            0   +88    9649 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                      capture                                    10000 R 
                                                 uncertainty                         -125    9875 R 
----------------------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :     226ps 
Start-point  : in_signature[0]
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[0][signature][4]/D

(i) : Net is ideal.

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |    6 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                4343        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        in2reg               144      226             10000 
       reg2reg               144     2340             10000 
        in2out                97     4865             10000 
       reg2out               145     6958             10000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                   148       37        100.0
Excluded from State Retention     148       37        100.0
    - Will not convert            148       37        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded     148       37        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 18, CPU_Time 16.536875999999992
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:42 (Aug09) |  793.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:06(00:01:18) |  00:00:14(00:00:17) |  36.9( 39.5) |   12:47:58 (Aug09) |   1.12 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:18) |  00:00:01(00:00:00) |   2.6(  0.0) |   12:47:58 (Aug09) |   1.12 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:25) |  00:00:07(00:00:07) |  18.0( 16.3) |   12:48:05 (Aug09) |   1.11 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:26) |  00:00:00(00:00:01) |   0.0(  2.3) |   12:48:06 (Aug09) |   1.11 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:01:44) |  00:00:16(00:00:18) |  42.6( 41.9) |   12:48:24 (Aug09) |   1.12 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/proj_sorter/fv_map.fv.json' for netlist 'fv/proj_sorter/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/proj_sorter/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/proj_sorter/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 1.99999600000001
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:42 (Aug09) |  793.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:06(00:01:18) |  00:00:14(00:00:17) |  35.0( 37.8) |   12:47:58 (Aug09) |   1.12 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:18) |  00:00:01(00:00:00) |   2.4(  0.0) |   12:47:58 (Aug09) |   1.12 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:25) |  00:00:07(00:00:07) |  17.1( 15.6) |   12:48:05 (Aug09) |   1.11 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:26) |  00:00:00(00:00:01) |   0.0(  2.2) |   12:48:06 (Aug09) |   1.11 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:01:44) |  00:00:16(00:00:18) |  40.5( 40.0) |   12:48:24 (Aug09) |   1.12 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:46) |  00:00:01(00:00:02) |   4.9(  4.4) |   12:48:26 (Aug09) |   1.12 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -2.00000000916134e-6
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:42 (Aug09) |  793.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:06(00:01:18) |  00:00:14(00:00:17) |  35.0( 37.8) |   12:47:58 (Aug09) |   1.12 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:18) |  00:00:01(00:00:00) |   2.4(  0.0) |   12:47:58 (Aug09) |   1.12 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:25) |  00:00:07(00:00:07) |  17.1( 15.6) |   12:48:05 (Aug09) |   1.11 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:26) |  00:00:00(00:00:01) |   0.0(  2.2) |   12:48:06 (Aug09) |   1.11 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:01:44) |  00:00:16(00:00:18) |  40.5( 40.0) |   12:48:24 (Aug09) |   1.12 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:46) |  00:00:01(00:00:02) |   4.9(  4.4) |   12:48:26 (Aug09) |   1.12 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:46) | -01:59:58(00:00:00) |  -0.0(  0.0) |   12:48:26 (Aug09) |   1.12 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:proj_sorter ... 

    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_sorter
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_sorter'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:42 (Aug09) |  793.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:06(00:01:18) |  00:00:14(00:00:17) |  35.0( 37.0) |   12:47:58 (Aug09) |   1.12 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:18) |  00:00:01(00:00:00) |   2.4(  0.0) |   12:47:58 (Aug09) |   1.12 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:25) |  00:00:07(00:00:07) |  17.1( 15.2) |   12:48:05 (Aug09) |   1.11 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:26) |  00:00:00(00:00:01) |   0.0(  2.2) |   12:48:06 (Aug09) |   1.11 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:01:44) |  00:00:16(00:00:18) |  40.5( 39.1) |   12:48:24 (Aug09) |   1.12 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:46) |  00:00:01(00:00:02) |   4.9(  4.3) |   12:48:26 (Aug09) |   1.12 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:46) | -01:59:58(00:00:00) |  -0.0(  0.0) |   12:48:26 (Aug09) |   1.12 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:47) |  00:00:00(00:00:01) |   0.0(  2.2) |   12:48:27 (Aug09) |   1.12 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  4342        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 4342        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                   4342        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 6, CPU_Time 6.995531999999997
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:42 (Aug09) |  793.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:06(00:01:18) |  00:00:14(00:00:17) |  29.9( 32.7) |   12:47:58 (Aug09) |   1.12 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:18) |  00:00:01(00:00:00) |   2.1(  0.0) |   12:47:58 (Aug09) |   1.12 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:25) |  00:00:07(00:00:07) |  14.6( 13.5) |   12:48:05 (Aug09) |   1.11 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:26) |  00:00:00(00:00:01) |   0.0(  1.9) |   12:48:06 (Aug09) |   1.11 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:01:44) |  00:00:16(00:00:18) |  34.6( 34.6) |   12:48:24 (Aug09) |   1.12 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:46) |  00:00:01(00:00:02) |   4.2(  3.8) |   12:48:26 (Aug09) |   1.12 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:46) | -01:59:58(00:00:00) |  -0.0(  0.0) |   12:48:26 (Aug09) |   1.12 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:47) |  00:00:00(00:00:01) |   0.0(  1.9) |   12:48:27 (Aug09) |   1.12 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:39(00:01:53) |  00:00:06(00:00:06) |  14.6( 11.5) |   12:48:33 (Aug09) |   1.12 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:42 (Aug09) |  793.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:06(00:01:18) |  00:00:14(00:00:17) |  29.9( 32.7) |   12:47:58 (Aug09) |   1.12 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:18) |  00:00:01(00:00:00) |   2.1(  0.0) |   12:47:58 (Aug09) |   1.12 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:25) |  00:00:07(00:00:07) |  14.6( 13.5) |   12:48:05 (Aug09) |   1.11 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:26) |  00:00:00(00:00:01) |   0.0(  1.9) |   12:48:06 (Aug09) |   1.11 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:01:44) |  00:00:16(00:00:18) |  34.6( 34.6) |   12:48:24 (Aug09) |   1.12 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:46) |  00:00:01(00:00:02) |   4.2(  3.8) |   12:48:26 (Aug09) |   1.12 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:46) | -01:59:58(00:00:00) |  -0.0(  0.0) |   12:48:26 (Aug09) |   1.12 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:47) |  00:00:00(00:00:01) |   0.0(  1.9) |   12:48:27 (Aug09) |   1.12 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:39(00:01:53) |  00:00:06(00:00:06) |  14.6( 11.5) |   12:48:33 (Aug09) |   1.12 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:39(00:01:53) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:48:33 (Aug09) |   1.12 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      1221      6895      1114
##>M:Pre Cleanup                        0         -         -      1221      6895      1114
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -       878      2903      1121
##>M:Const Prop                         0       226         0       878      2903      1121
##>M:Cleanup                            6         9         0       878      2903      1123
##>M:MBCI                               0         -         -       878      2903      1123
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              20
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       28
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'proj_sorter'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
************************************************
************************************************
**   ENICSINFO: Starting stage post_syn_opt   **
************************************************
************************************************
ENICSINFO: Current time is: 09/08/2024 12:48
ENICSINFO: ----------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'proj_sorter' using 'low' effort.
    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_sorter
Forcing hierarchical CG on for clock_gating declone -hier
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_sorter'.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                  4342        0         0         0        0        0
-------------------------------------------------------------------------------
 const_prop                 4342        0         0         0        0        0
 simp_cc_inputs             4331        0         0         0        0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 4331        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                  Message Text                                   |
-------------------------------------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                                                    |
| CFM-5   |Info    |    1 |Wrote formal verification information.                                           |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded. |
| PA-7    |Info    |    4 |Resetting power analysis results.                                                |
|         |        |      |All computed switching activities are removed.                                   |
| POPT-51 |Info    |    2 |Could not declone clock-gating instances.                                        |
|         |        |      |The design should have 2 or more clock-gating instances for decloning.           |
| SYNTH-5 |Info    |    1 |Done mapping.                                                                    |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                                                        |
-------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'proj_sorter'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus_sorter.tcl) 188: enics_report_timing $design(synthesis_reports) 
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
@file(genus_sorter.tcl) 189: set post_synth_reports [list \
    report_area \
    report_gates \
    report_hierarchy \
    report_clock_gating \
    report_design_rules \
    report_dp \
    report_qor \
]
@file(genus_sorter.tcl) 198: foreach rpt $post_synth_reports {
    enics_message "$rpt" medium
    $rpt
    $rpt > "$design(synthesis_reports)/post_opt/${rpt}.rpt"
}

ENICSINFO: report_area
----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  12:48:35 pm
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

  Instance  Module  Cell Count  Cell Area  Net Area   Total Area 
-----------------------------------------------------------------
proj_sorter                875   2896.560  1434.620     4331.180 

ENICSINFO: report_gates
-----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  12:48:35 pm
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                        
       Gate         Instances    Area                        Library                      
------------------------------------------------------------------------------------------
A2DFFQ_X0P5M_A9TL          24   172.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDH_X1M_A9TL               4    18.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X1M_A9TL               3     5.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X2M_A9TL               4    10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X1M_A9TL               3     7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X1M_A9TL             15    37.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X2M_A9TL              1     3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21_X1M_A9TL               3     8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21_X2M_A9TL               1     4.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X1M_A9TL            12    30.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X1M_A9TL              6    12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X2M_A9TL              1     3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI221_X1M_A9TL             3     9.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI222_X1M_A9TL            96   380.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI22_X1M_A9TL             18    45.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X1M_A9TL            6    17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X3M_A9TL            1     5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI32_X1M_A9TL             15    43.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X0P7M_A9TL             3     4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X1M_A9TL               2     2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X2P5M_A9TL             1     2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X3M_A9TL               1     2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X4M_A9TL               4    15.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENCIN_X1M_A9TL            1     7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENCIN_X2M_A9TL            1    10.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENI_X1M_A9TL             23    66.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENI_X1P4M_A9TL            1     5.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENI_X2M_A9TL              1     5.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFQ_X1M_A9TL             124   937.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P7M_A9TL              1     1.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1M_A9TL              110   118.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2B_A9TL                4     5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2M_A9TL               13    18.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X4M_A9TL                1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X5M_A9TL                1     2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
LATNQ_X1M_A9TL             37   159.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X0P5M_A9TL           32   103.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X0P7M_A9TL             5    18.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X1M_A9TL             1     2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X1M_A9TL            7    15.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1A_A9TL             37    53.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1B_A9TL              6     8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1M_A9TL            122   175.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1P4M_A9TL            1     2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X1M_A9TL           3     7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4B_X1M_A9TL             3     8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X1M_A9TL              1     2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X1M_A9TL             4     8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X3M_A9TL             1     3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X4M_A9TL             2     8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1A_A9TL               3     4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1B_A9TL               7    10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1M_A9TL               1     1.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X2M_A9TL               1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X3A_A9TL               1     3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X1M_A9TL               3     6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X0P7M_A9TL            9    29.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA22_X1M_A9TL               3     9.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X1M_A9TL              6    12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X4M_A9TL              1     6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI222_X1M_A9TL            18    71.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X0P5M_A9TL         12    30.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X1M_A9TL           18    51.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X1P4M_A9TL          1     3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X2M_A9TL            1     4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI31_X1M_A9TL              3     7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X0P5M_A9TL             12    21.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X1P4M_A9TL              1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR3_X0P5M_A9TL              3     7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X1M_A9TL               1     3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
------------------------------------------------------------------------------------------
total                     875  2896.560                                                   


                                         
     Type      Instances   Area   Area % 
-----------------------------------------
sequential           185 1270.080   43.8 
inverter             130  149.760    5.2 
buffer                11   28.800    1.0 
logic                549 1447.920   50.0 
physical_cells         0    0.000    0.0 
-----------------------------------------
total                875 2896.560  100.0 


ENICSINFO: report_hierarchy
---------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  12:48:36 pm
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

 
  Hierarchy Report Format : 
 
    level instance ( module ) <status>
 
    status :    preserve_<value> -- indicating preserve hierachy or inherited_preserve value
           :    blackbox --  indicating  unresolved instance
 
==================================================================

 0 proj_sorter

ENICSINFO: report_clock_gating
------------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  12:48:36 pm
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
-----------------------------------------------------------------------------
             Category              Number     %    Average Toggle Saving %   
-----------------------------------------------------------------------------
 Total Clock Gating Instances           0  100.00                         -  
-----------------------------------------------------------------------------
 RC Clock Gating Instances              0    0.00                      0.00  
 Non-RC Clock Gating Instances          0    0.00                      0.00  
-----------------------------------------------------------------------------
 RC Gated Flip-flops                    0    0.00                      0.00  
 Non-RC Gated Flip-flops                0    0.00                      0.00  
-----------------------------------------------------------------------------
 Total Gated Flip-flops                 0    0.00                         -  
 Total Ungated Flip-flops             148  100.00                         -  
 Timing exception in enable logic     111   75.00                         -  
 Enable signal is constant             37   25.00                         -  
-----------------------------------------------------------------------------
 Total Flip-flops                     148  100.00                         -  
-----------------------------------------------------------------------------


Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     148        148      0 (0.00%)    148 (100.00%) 
---------------------------------------------------------





ENICSINFO: report_design_rules
------------------------------
        Initializing DRC engine.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  12:48:37 pm
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Max_transition design rule: no violations.


Max_capacitance design rule: no violations.


Max_fanout design rule: no violations.




ENICSINFO: report_dp
--------------------
Beginning report datapath command
Command: report datapath 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  12:48:37 pm
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


      Type       CellArea Percentage 
-------------------------------------
datapath modules     0.00       0.00 
external muxes       0.00       0.00 
others            2896.56     100.00 
-------------------------------------
total             2896.56     100.00 

Beginning report datapath command

ENICSINFO: report_qor
---------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  12:48:37 pm
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

Clock  Period 
--------------
clk   10000.0 


  Cost    Critical         Violating 
 Group   Path Slack  TNS     Paths   
-------------------------------------
clk        No paths   0.0            
default    No paths   0.0            
in2out       4865.2   0.0          0 
in2reg          3.9   0.0          0 
reg2out      6957.8   0.0          0 
reg2reg      2141.5   0.0          0 
-------------------------------------
Total                 0.0          0 

Instance Count
--------------
Leaf Instance Count             875 
Physical Instance count           0 
Sequential Instance Count       185 
Combinational Instance Count    690 
Hierarchical Instance Count       0 

Area
----
Cell Area                          2896.560
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    2896.560
Net Area                           1434.620
Total Area (Cell+Physical+Net)     4331.180

Max Fanout                         148 (clk)
Min Fanout                         1 (smallest_idx_next[0][index][0])
Average Fanout                     2.6
Terms to net ratio                 3.5511
Terms to instance ratio            3.7337
Runtime                            102.83831099999999 seconds
Elapsed Runtime                    126 seconds
Genus peak memory usage            6891.92 
Innovus peak memory usage          no_value 
Hostname                           ip-10-0-112-224.eu-central-1.compute.internal
@file(genus_sorter.tcl) 203: report_timing > $design(export_dir)/post_synth/$design(TOPLEVEL).timing.rpt
@file(genus_sorter.tcl) 207: enics_start_stage "export_design"
*************************************************
*************************************************
**   ENICSINFO: Starting stage export_design   **
*************************************************
*************************************************
ENICSINFO: Current time is: 09/08/2024 12:48
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 208: write_db $design(TOPLEVEL) -to_file "$design(export_dir)/post_synth/$design(TOPLEVEL).db" 
Finished exporting design database to file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_sorter.db' for 'proj_sorter' (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(genus_sorter.tcl) 209: write_design -base_name "$design(export_dir)/post_synth/$design(TOPLEVEL)" -innovus
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Option '-innovus' is being obsoleted. Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

(write_design): Writing Innovus content. Constraint interface is: 'mmmc2'
(write_design): Writing Genus content. Constraint interface is 'smsc'
Exporting design data for 'proj_sorter' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_sorter...
%# Begin write_design (08/09 12:48:38, mem=5223.09M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
No loop breaker instances found (cdn_loop_breaker).
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_sorter.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:03).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_sorter.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_sorter.default_emulate_constraint_mode.sdc has been written
Info    : Innovus executable found. [INVS-8] [launch_innovus]
        : Using the Innovus executable specified by the user path (/apps/cadence/INNOVUS/21.15/tools/bin/innovus)
        : The specified Innovus executable will be used for the Innovus batch jobs.

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_sorter.invs_setup.tcl in an Innovus session.
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_sorter.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_sorter' (command execution time mm:ss cpu = 00:05, real = 00:10).
.
%# End write_design (08/09 12:48:48, total cpu=08:00:05, real=08:00:10, peak res=1141.60M, current mem=5227.09M)
@file(genus_sorter.tcl) 210: write_hdl > $design(postsyn_netlist)
@file(genus_sorter.tcl) 211: write_sdf > "$design(export_dir)/post_synth/$design(TOPLEVEL).sdf"
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
#@ End verbose source ../scripts/genus_sorter.tcl
