<?xml version='1.0'?>
<island simulinkPath='DSPB_MMSE/dut/input_IF' topLevelEntity='DSPB_MMSE_dut_input_IF'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='out_1_Noisy_Signal_Valid' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_1_Noisy_Signal_Valid' stm='DSPB_MMSE/DSPB_MMSE_dut_input_IF_GPOut.stm' highLevelName='Noisy_Signal_Valid' highLevelIndex='0' vector='0' complex='0'/>
    <port name='out_2_Noisy_Signal' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_2_Noisy_Signal' stm='DSPB_MMSE/DSPB_MMSE_dut_input_IF_GPOut.stm' highLevelName='Noisy_Signal' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_sharedMemWireData_DSPB_MMSE_dut_input_IF_input_fifo_x' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_sharedMemWireData_DSPB_MMSE_dut_input_IF_input_fifo_x' stm='DSPB_MMSE/DSPB_MMSE_dut_input_IF_GPOut.stm' highLevelName='in_sharedMemWireData_DSPB_MMSE_dut_input_IF_input_fifo_x' highLevelIndex='0' vector='0' complex='0'/>
    <port name='out_sharedMemPortAddr_DSPB_MMSE_dut_input_IF_input_fifo_x' clock='clk' reset='areset' width='9' dir='out' role='data' qsys_role='data_out_sharedMemPortAddr_DSPB_MMSE_dut_input_IF_input_fifo_x' stm='' highLevelName='out_sharedMemPortAddr_DSPB_MMSE_dut_input_IF_input_fifo_x' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_sharedMemPortData_DSPB_MMSE_dut_input_IF_input_fifo_x' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_sharedMemPortData_DSPB_MMSE_dut_input_IF_input_fifo_x' stm='' highLevelName='out_sharedMemPortData_DSPB_MMSE_dut_input_IF_input_fifo_x' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_sharedMemPortWriteEn_DSPB_MMSE_dut_input_IF_input_fifo_x' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_sharedMemPortWriteEn_DSPB_MMSE_dut_input_IF_input_fifo_x' stm='' highLevelName='out_sharedMemPortWriteEn_DSPB_MMSE_dut_input_IF_input_fifo_x' highLevelIndex='4' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_primitives_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera'/>
    <file path='eda/sim_lib/altera_mf_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/altera_mf.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/220pack.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/220model.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
</island>
