static int T_1 F_1 ( void )\r\n{\r\nint V_1 ;\r\nif ( V_2 )\r\nreturn 1 ;\r\nfor ( V_1 = 0 ; V_1 < 10 ; ++ V_1 ) {\r\nF_2 ( 10 ) ;\r\nif ( V_2 )\r\nreturn 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void T_1 F_3 ( void )\r\n{\r\nF_4 ( 0x10 , V_3 ) ;\r\nF_5 ( 200 ) ;\r\nF_6 ( 0x10 , V_3 ) ;\r\n}\r\nstatic void T_1 F_7 ( void )\r\n{\r\nF_8 ( 0x36db0400 , V_4 ) ;\r\nF_8 ( 0x000003c0 , V_5 ) ;\r\nF_8 ( 0x00000200 , V_6 ) ;\r\nF_8 ( 0x00100981 , V_7 ) ;\r\nF_8 ( 0x00000200 , V_8 ) ;\r\nF_8 ( 0x00100981 , V_9 ) ;\r\nF_8 ( 0x00000200 , V_10 ) ;\r\nF_8 ( 0x00100981 , V_11 ) ;\r\nF_8 ( 0x00000200 , V_12 ) ;\r\nF_8 ( 0x001009C1 , V_13 ) ;\r\n}\r\nstatic void T_1 F_9 ( void )\r\n{\r\nF_10 ( 0x5555 , V_14 ) ;\r\nF_10 ( 0x5555 , V_15 ) ;\r\nF_10 ( 0x5500 , V_16 ) ;\r\nF_10 ( 0x5555 , V_17 ) ;\r\nF_10 ( 0x3C00 , V_18 ) ;\r\nF_10 ( 0x0002 , V_19 ) ;\r\nF_10 ( 0x03D5 , V_20 ) ;\r\nF_10 ( 0x0050 , V_21 ) ;\r\nF_10 ( 0x0000 , V_22 ) ;\r\nF_10 ( 0x00FF , V_23 ) ;\r\nF_10 ( 0x0000 , V_24 ) ;\r\nF_10 ( 0x5552 , V_25 ) ;\r\n#if V_26 == 2\r\nF_11 ( 0x30 , V_3 ) ;\r\n#elif V_26 == 3\r\nF_11 ( 0xF0 , V_3 ) ;\r\n#else\r\n#error Unknown revision of PLATFORM_MP_R2\r\n#endif\r\nF_10 ( 0x0100 , V_27 ) ;\r\nF_11 ( 0x10 , V_28 ) ;\r\nF_12 ( V_29 , NULL ) ;\r\nF_12 ( V_30 , NULL ) ;\r\nF_12 ( V_31 , NULL ) ;\r\nF_12 ( V_32 , NULL ) ;\r\nF_12 ( V_33 , NULL ) ;\r\nF_12 ( V_34 , NULL ) ;\r\nF_12 ( V_35 , NULL ) ;\r\nF_12 ( V_36 , NULL ) ;\r\nF_10 ( 0x0140 , V_37 ) ;\r\nF_10 ( 0x0001 , V_38 ) ;\r\nF_10 ( 0x0240 , V_39 ) ;\r\nF_10 ( 0x0142 , V_40 ) ;\r\n}\r\nstatic void T_1 F_13 ( char * * V_41 )\r\n{\r\nF_10 ( 0xAABC , V_42 ) ;\r\nF_10 ( 0x3C00 , V_43 ) ;\r\nF_10 ( 0x0000 , V_44 ) ;\r\nF_10 ( 0x0000 , V_45 ) ;\r\nF_10 ( 0x0101 , V_46 ) ;\r\nF_10 ( 0xA5C0 , V_47 ) ;\r\nF_7 () ;\r\nF_9 () ;\r\nF_3 () ;\r\nF_14 ( V_48 L_1 ,\r\nV_26 ) ;\r\nif ( F_1 () == 0 )\r\nF_14 ( V_49 L_2 ) ;\r\n}\r\nstatic void T_1 F_15 ( void )\r\n{\r\nint V_50 = 0 ;\r\nF_16 ( & V_51 ) ;\r\nV_52 = F_17 ( L_3 , & V_51 ) ;\r\nV_50 = F_18 ( V_52 , V_53 ,\r\n& V_54 , 0 ) ;\r\nif ( V_50 <= 0 ) {\r\nV_55 . V_56 = V_57 ;\r\nV_55 . V_50 = F_19 ( V_57 ) ;\r\n} else {\r\nV_55 . V_50 = V_50 ;\r\nV_55 . V_56 = V_54 ;\r\n}\r\n}\r\nstatic int T_1 F_20 ( void )\r\n{\r\nF_15 () ;\r\nreturn F_21 ( V_58 , F_19 ( V_58 ) ) ;\r\n}\r\nstatic void T_1 F_22 ( void )\r\n{\r\nF_23 ( V_59 ) ;\r\nF_24 ( 32 , V_60 ) ;\r\nF_24 ( 33 , V_60 ) ;\r\nF_24 ( 34 , V_60 ) ;\r\nF_24 ( 35 , V_60 ) ;\r\nF_24 ( 36 , V_61 ) ;\r\nF_24 ( 37 , V_62 ) ;\r\nF_25 ( 32 , 13 ) ;\r\nF_25 ( 33 , 13 ) ;\r\nF_25 ( 34 , 13 ) ;\r\nF_25 ( 35 , 6 ) ;\r\n}
