// Seed: 1070566124
module module_0 ();
  wire id_2;
  assign module_2.id_8 = 0;
endmodule
module module_1;
  module_0 modCall_1 ();
  assign id_1 = {id_1 - -1, -1};
endmodule
module module_2 (
    input  wor   id_0,
    output logic id_1,
    input  wire  id_2,
    output tri0  id_3,
    input  wand  id_4,
    id_8,
    output uwire id_5,
    input  uwire id_6
);
  bit id_9;
  initial if (id_2) if (id_0) #1 id_1 <= (id_9);
  assign id_8 = {id_2{id_0}};
  module_0 modCall_1 ();
endmodule
