# Running the Libero Design Flow

This section describes the Libero® design flow, which<br /> involves the following steps:

-   [Synthesis](GUID-AEF649A5-D8E4-48F0-955F-E6BF46E8FB1F.md)
-   [Place and Route](GUID-DBB4CB87-EBC0-4CA6-9416-8A018E03DB33.md)
-   [Verify Timing](GUID-3BCC0BA2-C9C3-482B-9DA6-2B9955FA376F.md)
-   [Generate FPGA Array Data](GUID-F92C3316-2695-45E8-A174-DE8A5F36F189.md)
-   [Configure Design Initialization Data and Memories](GUID-D7546C2C-BCB6-4C95-80B9-52FBC50E4CA7.md)
-   [Generate Design Initialization Data](GUID-6654584B-3A5A-45E1-8EBE-9D69894A5144.md)
-   [Generate Bitstream](GUID-A2136ECF-E04D-40F5-A15A-1A80F9035231.md)
-   [Run PROGRAM Action](GUID-F1F4BAD9-BDD2-4B06-B35A-6CFC4360792A.md)
-   [Generate SPI Flash Image](GUID-D152521E-DB9E-4409-8802-4040CC12EBDD.md)
-   [Run PROGRAM\_SPI\_IMAGE Action](GUID-31695BB5-FC89-4ED8-9C21-4722A81255EE.md)

After each step is completed, a green tick mark appears next to the step<br /> on the **Design Flow** tab.

**Important:** To initialize the TCM in PolarFire using the system controller, a local parameter **l\_cfg\_hard\_tcm0\_en**, in the `miv_rv32_subsys_pkg.v` file must be changed to 1’b1 prior to synthesis. See the TCM section in the *MIV\_RV32 Handbook*.

-   **[Synthesis](GUID-AEF649A5-D8E4-48F0-955F-E6BF46E8FB1F.md)**  

-   **[Place and Route](GUID-DBB4CB87-EBC0-4CA6-9416-8A018E03DB33.md)**  

-   **[Verify Timing](GUID-3BCC0BA2-C9C3-482B-9DA6-2B9955FA376F.md)**  

-   **[Generate FPGA Array Data](GUID-F92C3316-2695-45E8-A174-DE8A5F36F189.md)**  

-   **[Configure Design Initialization Data and Memories](GUID-D7546C2C-BCB6-4C95-80B9-52FBC50E4CA7.md)**  

-   **[Generate Design Initialization Data](GUID-6654584B-3A5A-45E1-8EBE-9D69894A5144.md)**  

-   **[Generate Bitstream](GUID-A2136ECF-E04D-40F5-A15A-1A80F9035231.md)**  

-   **[Run PROGRAM Action](GUID-F1F4BAD9-BDD2-4B06-B35A-6CFC4360792A.md)**  

-   **[Generate SPI Flash Image](GUID-D152521E-DB9E-4409-8802-4040CC12EBDD.md)**  

-   **[Run PROGRAM\_SPI\_IMAGE Action](GUID-31695BB5-FC89-4ED8-9C21-4722A81255EE.md)**  


**Parent topic:**[Creating a Mi-V Processor Subsystem](GUID-EE94C957-B350-409F-8642-12DAB4A9E286.md)

