.data
string_access_violation: .asciiz "Access Violation"
string_illegal_div_by_0: .asciiz "Division By Zero"
string_invalid_ptr_dref: .asciiz "Invalid Pointer Dereference"
Label_0_StringLiteral: .asciiz "A"
Label_1_StringLiteral: .asciiz "B"
Label_2_StringLiteral: .asciiz "A"
Label_3_StringLiteral: .asciiz "C"
Label_4_StringLiteral: .asciiz "A"
Label_5_StringLiteral: .asciiz "D"
Label_6_StringLiteral: .asciiz "C"
Label_7_StringLiteral: .asciiz "main"
.text
main:
	j __main__
	# Begin error handlers:
access_violation:
	li $v0, 4
	la $a0, string_access_violation
	syscall
	li $v0,10
	syscall
invalid_pointer:
	li $v0, 4
	la $a0, string_invalid_ptr_dref
	syscall
	li $v0,10
	syscall
__main__:
	la $t0, Label_7_StringLiteral
	addi $sp, $sp, -8
	sw $ra, 4($sp)
	sub $fp, $fp, $fp
	sw $fp, 0($sp)
	move $fp, $sp
	addi $sp, $sp, -4
	sw $t0, 0($sp)
	addi $sp, $sp, -8
Label_14_prolog_end_main:
	# func prolog end
	li $t1,6
	# Begin array allocation
	addi $t0,$t1,1
	li $t2,4
	mult $t0,$t2
	mflo $t0
	addi $sp, $sp, -4
	sw $a0, 0($sp)
	addi $a0, $t0, 0
	li $v0, 9
	syscall
	addi $t0, $v0, 0
	lw $a0, 0($sp)
	addi $sp, $sp, 4
	sw $t1, 0($t0)
	# end array allocation
	sw $t0, -8($fp)
	lw $t0, -8($fp)
	li $t1,0
	la $t2, Label_0_StringLiteral
	lw $t3, 0($t0)
	bge $t1,$t3,access_violation
	blt $t1,$zero,access_violation
	addi $t3,$t1,1
	li $t1,4
	mult $t3,$t1
	mflo $t3
	add $t3,$t0,$t3
	sw $t2, 0($t3)
	lw $t0, -8($fp)
	li $t1,1
	la $t2, Label_1_StringLiteral
	lw $t3, 0($t0)
	bge $t1,$t3,access_violation
	blt $t1,$zero,access_violation
	addi $t3,$t1,1
	li $t1,4
	mult $t3,$t1
	mflo $t3
	add $t3,$t0,$t3
	sw $t2, 0($t3)
	lw $t0, -8($fp)
	li $t1,2
	la $t2, Label_2_StringLiteral
	lw $t3, 0($t0)
	bge $t1,$t3,access_violation
	blt $t1,$zero,access_violation
	addi $t3,$t1,1
	li $t1,4
	mult $t3,$t1
	mflo $t3
	add $t3,$t0,$t3
	sw $t2, 0($t3)
	lw $t0, -8($fp)
	li $t1,3
	la $t2, Label_3_StringLiteral
	lw $t3, 0($t0)
	bge $t1,$t3,access_violation
	blt $t1,$zero,access_violation
	addi $t3,$t1,1
	li $t1,4
	mult $t3,$t1
	mflo $t3
	add $t3,$t0,$t3
	sw $t2, 0($t3)
	lw $t0, -8($fp)
	li $t1,4
	la $t2, Label_4_StringLiteral
	lw $t3, 0($t0)
	bge $t1,$t3,access_violation
	blt $t1,$zero,access_violation
	addi $t3,$t1,1
	li $t1,4
	mult $t3,$t1
	mflo $t3
	add $t3,$t0,$t3
	sw $t2, 0($t3)
	lw $t0, -8($fp)
	li $t1,5
	la $t2, Label_5_StringLiteral
	lw $t3, 0($t0)
	bge $t1,$t3,access_violation
	blt $t1,$zero,access_violation
	addi $t3,$t1,1
	li $t1,4
	mult $t3,$t1
	mflo $t3
	add $t3,$t0,$t3
	sw $t2, 0($t3)
	sw $zero, -12($fp)
Label_10_while_statement_start:
	lw $t0, -12($fp)
	li $t1,6
	blt $t0,$t1,Label_16_AssignOne
	bge $t0,$t1,Label_17_AssignZero
Label_16_AssignOne:
	li $t0, 1
	j Label_15_end
Label_17_AssignZero:
	li $t0, 0
Label_15_end:
	beq $t0,$zero,Label_9_while_statement_end
	lw $t1, -8($fp)
	li $t0,0
	beq $t1,$zero,invalid_pointer
	lw $t2, 0($t1)
	bge $t0,$t2,access_violation
	blt $t0,$zero,access_violation
	addi $t2,$t0,1
	li $t0,4
	mult $t2,$t0
	mflo $t2
	add $t2,$t1,$t2
	lw $t0, 0($t2)
	lw $t2, -8($fp)
	lw $t1, -12($fp)
	beq $t2,$zero,invalid_pointer
	lw $t3, 0($t2)
	bge $t1,$t3,access_violation
	blt $t1,$zero,access_violation
	addi $t3,$t1,1
	li $t1,4
	mult $t3,$t1
	mflo $t3
	add $t3,$t2,$t3
	lw $t1, 0($t3)
	move $t2,$t0
	move $t3,$t1
Label_21_Comp_Loop:
	lb $t0, 0($t2)
	lb $t1, 0($t3)
	bne $t0, $t1, Label_19_AssignOne
	beq $t0, $zero, Label_20_AssignZero
	addi $t2, $t2, 1
	addi $t3, $t3, 1
	j Label_21_Comp_Loop
Label_19_AssignOne:
	li $t0, 1
	j Label_18_end
Label_20_AssignZero:
	li $t0, 0
Label_18_end:
	li $t1,1
	beq $t0,$t1,Label_23_AssignOne
	bne $t0,$t1,Label_24_AssignZero
Label_23_AssignOne:
	li $t0, 1
	j Label_22_end
Label_24_AssignZero:
	li $t0, 0
Label_22_end:
	beq $t0,$zero,Label_11_if_statement_end
	lw $t1, -8($fp)
	lw $t0, -12($fp)
	beq $t1,$zero,invalid_pointer
	lw $t2, 0($t1)
	bge $t0,$t2,access_violation
	blt $t0,$zero,access_violation
	addi $t2,$t0,1
	li $t0,4
	mult $t2,$t0
	mflo $t2
	add $t2,$t1,$t2
	lw $t0, 0($t2)
	la $t1, Label_6_StringLiteral
	move $t2,$t0
	move $t3,$t1
Label_28_Comp_Loop:
	lb $t0, 0($t2)
	lb $t1, 0($t3)
	bne $t0, $t1, Label_26_AssignOne
	beq $t0, $zero, Label_27_AssignZero
	addi $t2, $t2, 1
	addi $t3, $t3, 1
	j Label_28_Comp_Loop
Label_26_AssignOne:
	li $t0, 1
	j Label_25_end
Label_27_AssignZero:
	li $t0, 0
Label_25_end:
	li $t1,1
	beq $t0,$t1,Label_30_AssignOne
	bne $t0,$t1,Label_31_AssignZero
Label_30_AssignOne:
	li $t0, 1
	j Label_29_end
Label_31_AssignZero:
	li $t0, 0
Label_29_end:
	beq $t0,$zero,Label_12_if_statement_end
	addi $sp, $sp, -40
	sw $t0, 0($sp)
	sw $t1, 4($sp)
	sw $t2, 8($sp)
	sw $t3, 12($sp)
	sw $t4, 16($sp)
	sw $t5, 20($sp)
	sw $t6, 24($sp)
	sw $t7, 28($sp)
	sw $a0, 32($sp)
	sw $a1, 36($sp)
	# Allocating stack for arguments
	addi $sp, $sp, -4
	move $a2, $sp
	lw $t1, -8($fp)
	lw $t0, -12($fp)
	beq $t1,$zero,invalid_pointer
	lw $t2, 0($t1)
	bge $t0,$t2,access_violation
	blt $t0,$zero,access_violation
	addi $t2,$t0,1
	li $t0,4
	mult $t2,$t0
	mflo $t2
	add $t2,$t1,$t2
	lw $t0, 0($t2)
	addi $a0,$t0,0
	li $v0,4
	syscall
	# Deallocating stack for arguments
	addi $sp, $sp, 4
	lw $t0, 0($sp)
	lw $t1, 4($sp)
	lw $t2, 8($sp)
	lw $t3, 12($sp)
	lw $t4, 16($sp)
	lw $t5, 20($sp)
	lw $t6, 24($sp)
	lw $t7, 28($sp)
	lw $a0, 32($sp)
	lw $a1, 36($sp)
	addi $sp, $sp, 40
	move $t0, $v0
Label_12_if_statement_end:
Label_11_if_statement_end:
	lw $t0, -12($fp)
	li $t1,0
	beq $t0,$t1,Label_33_AssignOne
	bne $t0,$t1,Label_34_AssignZero
Label_33_AssignOne:
	li $t0, 1
	j Label_32_end
Label_34_AssignZero:
	li $t0, 0
Label_32_end:
	beq $t0,$zero,Label_13_if_statement_end
	addi $sp, $sp, -40
	sw $t0, 0($sp)
	sw $t1, 4($sp)
	sw $t2, 8($sp)
	sw $t3, 12($sp)
	sw $t4, 16($sp)
	sw $t5, 20($sp)
	sw $t6, 24($sp)
	sw $t7, 28($sp)
	sw $a0, 32($sp)
	sw $a1, 36($sp)
	# Allocating stack for arguments
	addi $sp, $sp, -4
	move $a2, $sp
	lw $t1, -8($fp)
	lw $t0, -12($fp)
	beq $t1,$zero,invalid_pointer
	lw $t2, 0($t1)
	bge $t0,$t2,access_violation
	blt $t0,$zero,access_violation
	addi $t2,$t0,1
	li $t0,4
	mult $t2,$t0
	mflo $t2
	add $t2,$t1,$t2
	lw $t0, 0($t2)
	addi $a0,$t0,0
	li $v0,4
	syscall
	# Deallocating stack for arguments
	addi $sp, $sp, 4
	lw $t0, 0($sp)
	lw $t1, 4($sp)
	lw $t2, 8($sp)
	lw $t3, 12($sp)
	lw $t4, 16($sp)
	lw $t5, 20($sp)
	lw $t6, 24($sp)
	lw $t7, 28($sp)
	lw $a0, 32($sp)
	lw $a1, 36($sp)
	addi $sp, $sp, 40
	move $t0, $v0
Label_13_if_statement_end:
	lw $t1, -12($fp)
	li $t2,1
	add $t0,$t1,$t2
	li $t1,32767
	li $t2,-32768
	blt $t1,$t0,Label_36_overflow_max
	bgt $t2,$t0,Label_37_overflow_min
	j Label_35_end
Label_36_overflow_max:
	li $t0,32767
	j Label_35_end
Label_37_overflow_min:
	li $t0,-32768
Label_35_end:
	sw $t0, -12($fp)
	j Label_10_while_statement_start
Label_9_while_statement_end:
Label_8_Func_main_end:
	addi $sp, $sp, 12
	lw	$fp, ($sp)
	lw	$ra, 4($sp)
	addi $sp, $sp, 8
	li $v0,10
	syscall
