\hypertarget{struct_s_cn_s_c_b___type}{\section{S\-Cn\-S\-C\-B\-\_\-\-Type Struct Reference}
\label{struct_s_cn_s_c_b___type}\index{S\-Cn\-S\-C\-B\-\_\-\-Type@{S\-Cn\-S\-C\-B\-\_\-\-Type}}
}


Structure type to access the System Control and I\-D Register not in the S\-C\-B.  




{\ttfamily \#include $<$core\-\_\-cm3.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hypertarget{struct_s_cn_s_c_b___type_a3bc109a372d05329e22cb7e3bf2b84ba}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D0} \mbox{[}1\mbox{]}}\label{struct_s_cn_s_c_b___type_a3bc109a372d05329e22cb7e3bf2b84ba}

\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_s_cn_s_c_b___type_a5bb2c6795b90f12077534825cc844b56}{I\-C\-T\-R}
\item 
\hypertarget{struct_s_cn_s_c_b___type_a3e94488b04b41e4c165bbfe6932f4a92}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D1} \mbox{[}1\mbox{]}}\label{struct_s_cn_s_c_b___type_a3e94488b04b41e4c165bbfe6932f4a92}

\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_cn_s_c_b___type_a9a73f00a0223775caeb09c5c6abb3087}{A\-C\-T\-L\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the System Control and I\-D Register not in the S\-C\-B. 

\subsection{Field Documentation}
\hypertarget{struct_s_cn_s_c_b___type_a9a73f00a0223775caeb09c5c6abb3087}{\index{S\-Cn\-S\-C\-B\-\_\-\-Type@{S\-Cn\-S\-C\-B\-\_\-\-Type}!A\-C\-T\-L\-R@{A\-C\-T\-L\-R}}
\index{A\-C\-T\-L\-R@{A\-C\-T\-L\-R}!SCnSCB_Type@{S\-Cn\-S\-C\-B\-\_\-\-Type}}
\subsubsection[{A\-C\-T\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-C\-T\-L\-R}}\label{struct_s_cn_s_c_b___type_a9a73f00a0223775caeb09c5c6abb3087}
Offset\-: 0x008 (R/\-W) Auxiliary Control Register \hypertarget{struct_s_cn_s_c_b___type_a5bb2c6795b90f12077534825cc844b56}{\index{S\-Cn\-S\-C\-B\-\_\-\-Type@{S\-Cn\-S\-C\-B\-\_\-\-Type}!I\-C\-T\-R@{I\-C\-T\-R}}
\index{I\-C\-T\-R@{I\-C\-T\-R}!SCnSCB_Type@{S\-Cn\-S\-C\-B\-\_\-\-Type}}
\subsubsection[{I\-C\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t I\-C\-T\-R}}\label{struct_s_cn_s_c_b___type_a5bb2c6795b90f12077534825cc844b56}
Offset\-: 0x004 (R/ ) Interrupt Controller Type Register 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
Z\-:/dc/\-Simple\-Timer\-Tutorial\-\_\-\-Upload/\-Libraries/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm3_8h}{core\-\_\-cm3.\-h}\item 
Z\-:/dc/\-Simple\-Timer\-Tutorial\-\_\-\-Upload/\-Libraries/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm4_8h}{core\-\_\-cm4.\-h}\end{DoxyCompactItemize}
