<profile>

<section name = "Vitis HLS Report for 'Gamma_Pipeline_VITIS_LOOP_315_1'" level="0">
<item name = "Date">Wed Nov  8 16:03:34 2023
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.842 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1027, 1027, 6.847 us, 6.847 us, 1027, 1027, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_315_1">1025, 1025, 3, 1, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 26, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 68, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln315_fu_281_p2">+, 0, 0, 12, 11, 1</column>
<column name="icmp_ln315_fu_275_p2">icmp, 0, 0, 12, 11, 12</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_3">9, 2, 11, 22</column>
<column name="i_fu_68">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="empty_88_reg_361">10, 0, 10, 0</column>
<column name="empty_89_reg_369">10, 0, 10, 0</column>
<column name="empty_reg_353">10, 0, 10, 0</column>
<column name="i_fu_68">11, 0, 11, 0</column>
<column name="zext_ln315_reg_322">11, 0, 64, 53</column>
<column name="zext_ln315_reg_322_pp0_iter1_reg">11, 0, 64, 53</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Gamma_Pipeline_VITIS_LOOP_315_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Gamma_Pipeline_VITIS_LOOP_315_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Gamma_Pipeline_VITIS_LOOP_315_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Gamma_Pipeline_VITIS_LOOP_315_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Gamma_Pipeline_VITIS_LOOP_315_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Gamma_Pipeline_VITIS_LOOP_315_1, return value</column>
<column name="lut_2_3_address0">out, 10, ap_memory, lut_2_3, array</column>
<column name="lut_2_3_ce0">out, 1, ap_memory, lut_2_3, array</column>
<column name="lut_2_3_we0">out, 1, ap_memory, lut_2_3, array</column>
<column name="lut_2_3_d0">out, 10, ap_memory, lut_2_3, array</column>
<column name="lut_2_2_address0">out, 10, ap_memory, lut_2_2, array</column>
<column name="lut_2_2_ce0">out, 1, ap_memory, lut_2_2, array</column>
<column name="lut_2_2_we0">out, 1, ap_memory, lut_2_2, array</column>
<column name="lut_2_2_d0">out, 10, ap_memory, lut_2_2, array</column>
<column name="lut_2_1_address0">out, 10, ap_memory, lut_2_1, array</column>
<column name="lut_2_1_ce0">out, 1, ap_memory, lut_2_1, array</column>
<column name="lut_2_1_we0">out, 1, ap_memory, lut_2_1, array</column>
<column name="lut_2_1_d0">out, 10, ap_memory, lut_2_1, array</column>
<column name="lut_2_address0">out, 10, ap_memory, lut_2, array</column>
<column name="lut_2_ce0">out, 1, ap_memory, lut_2, array</column>
<column name="lut_2_we0">out, 1, ap_memory, lut_2, array</column>
<column name="lut_2_d0">out, 10, ap_memory, lut_2, array</column>
<column name="lut_1_3_address0">out, 10, ap_memory, lut_1_3, array</column>
<column name="lut_1_3_ce0">out, 1, ap_memory, lut_1_3, array</column>
<column name="lut_1_3_we0">out, 1, ap_memory, lut_1_3, array</column>
<column name="lut_1_3_d0">out, 10, ap_memory, lut_1_3, array</column>
<column name="lut_1_2_address0">out, 10, ap_memory, lut_1_2, array</column>
<column name="lut_1_2_ce0">out, 1, ap_memory, lut_1_2, array</column>
<column name="lut_1_2_we0">out, 1, ap_memory, lut_1_2, array</column>
<column name="lut_1_2_d0">out, 10, ap_memory, lut_1_2, array</column>
<column name="lut_1_1_address0">out, 10, ap_memory, lut_1_1, array</column>
<column name="lut_1_1_ce0">out, 1, ap_memory, lut_1_1, array</column>
<column name="lut_1_1_we0">out, 1, ap_memory, lut_1_1, array</column>
<column name="lut_1_1_d0">out, 10, ap_memory, lut_1_1, array</column>
<column name="lut_1_address0">out, 10, ap_memory, lut_1, array</column>
<column name="lut_1_ce0">out, 1, ap_memory, lut_1, array</column>
<column name="lut_1_we0">out, 1, ap_memory, lut_1, array</column>
<column name="lut_1_d0">out, 10, ap_memory, lut_1, array</column>
<column name="lut_0_3_address0">out, 10, ap_memory, lut_0_3, array</column>
<column name="lut_0_3_ce0">out, 1, ap_memory, lut_0_3, array</column>
<column name="lut_0_3_we0">out, 1, ap_memory, lut_0_3, array</column>
<column name="lut_0_3_d0">out, 10, ap_memory, lut_0_3, array</column>
<column name="lut_0_2_address0">out, 10, ap_memory, lut_0_2, array</column>
<column name="lut_0_2_ce0">out, 1, ap_memory, lut_0_2, array</column>
<column name="lut_0_2_we0">out, 1, ap_memory, lut_0_2, array</column>
<column name="lut_0_2_d0">out, 10, ap_memory, lut_0_2, array</column>
<column name="lut_0_1_address0">out, 10, ap_memory, lut_0_1, array</column>
<column name="lut_0_1_ce0">out, 1, ap_memory, lut_0_1, array</column>
<column name="lut_0_1_we0">out, 1, ap_memory, lut_0_1, array</column>
<column name="lut_0_1_d0">out, 10, ap_memory, lut_0_1, array</column>
<column name="lut_0_address0">out, 10, ap_memory, lut_0, array</column>
<column name="lut_0_ce0">out, 1, ap_memory, lut_0, array</column>
<column name="lut_0_we0">out, 1, ap_memory, lut_0, array</column>
<column name="lut_0_d0">out, 10, ap_memory, lut_0, array</column>
<column name="gamma_lut_0_address0">out, 10, ap_memory, gamma_lut_0, array</column>
<column name="gamma_lut_0_ce0">out, 1, ap_memory, gamma_lut_0, array</column>
<column name="gamma_lut_0_q0">in, 16, ap_memory, gamma_lut_0, array</column>
<column name="gamma_lut_1_address0">out, 10, ap_memory, gamma_lut_1, array</column>
<column name="gamma_lut_1_ce0">out, 1, ap_memory, gamma_lut_1, array</column>
<column name="gamma_lut_1_q0">in, 16, ap_memory, gamma_lut_1, array</column>
<column name="gamma_lut_2_address0">out, 10, ap_memory, gamma_lut_2, array</column>
<column name="gamma_lut_2_ce0">out, 1, ap_memory, gamma_lut_2, array</column>
<column name="gamma_lut_2_q0">in, 16, ap_memory, gamma_lut_2, array</column>
</table>
</item>
</section>
</profile>
