m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/simulation/modelsim
Eff_d_rising
Z1 w1465661215
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z4 8C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/ff_d_rising.vhd
Z5 FC:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/ff_d_rising.vhd
l0
L5
VN]^LJR4B2Cf>fe7?Zz>X<3
!s100 l2S?e6h@=4T1iMJzG_Qod0
Z6 OV;C;10.4b;61
31
Z7 !s110 1465662589
!i10b 1
Z8 !s108 1465662589.000000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/ff_d_rising.vhd|
Z10 !s107 C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/ff_d_rising.vhd|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1
Aflow
R2
R3
DEx4 work 11 ff_d_rising 0 22 N]^LJR4B2Cf>fe7?Zz>X<3
l21
L20
V_:4=^@K5m32L:55;Fo7CL3
!s100 l;^ELgXN[SLPA;U22eZRU3
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Plab6_pack
Z13 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R2
R3
R1
R0
8C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/Lab6_Package.vhd
FC:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/Lab6_Package.vhd
l0
L5
V<QlR_Hab7B]F0o:[S866e1
!s100 ?^H9L5VG7ZNiJo?hDZ:h`2
R6
31
R7
!i10b 1
!s108 1465662588.000000
!s90 -reportprogress|300|-93|-work|work|C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/Lab6_Package.vhd|
!s107 C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/Lab6_Package.vhd|
!i113 1
R11
R12
Elfsr_12
Z14 w1465662551
R13
Z15 DPx4 work 9 lab6_pack 0 22 <QlR_Hab7B]F0o:[S866e1
R2
R3
R0
Z16 8C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/LFSR_12.vhd
Z17 FC:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/LFSR_12.vhd
l0
L8
VMjLzWW7P8^LS70fjgd<1P0
!s100 S5;j^B?97Aaz_?6@Z:K>K1
R6
31
R7
!i10b 1
R8
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/LFSR_12.vhd|
Z19 !s107 C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/LFSR_12.vhd|
!i113 1
R11
R12
Ashift
R13
R15
R2
R3
DEx4 work 7 lfsr_12 0 22 MjLzWW7P8^LS70fjgd<1P0
l42
L22
VTJR82PgDe`foH@EmCAM@e1
!s100 ^XngM39851a@YhTf1`X_n2
R6
31
R7
!i10b 1
R8
R18
R19
!i113 1
R11
R12
Elfsr_12_tb
Z20 w1465662209
R2
R3
R0
Z21 8C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/LFSR_12_TB.vhd
Z22 FC:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/LFSR_12_TB.vhd
l0
L4
V3aZ7GojPJ6Uo?VbOEFBVf2
!s100 mR@He4fYaDPL<eWz<1[m81
R6
31
R7
!i10b 1
R8
Z23 !s90 -reportprogress|300|-93|-work|work|C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/LFSR_12_TB.vhd|
Z24 !s107 C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/LFSR_12_TB.vhd|
!i113 1
R11
R12
Atest
R2
R3
DEx4 work 10 lfsr_12_tb 0 22 3aZ7GojPJ6Uo?VbOEFBVf2
l26
L7
VLY3mG26C[H<PhdScGG_fD1
!s100 _iHK=1WFibRN;NW?QK4?Y2
R6
31
R7
!i10b 1
R8
R23
R24
!i113 1
R11
R12
