// Seed: 1837344754
module module_0 (
    input logic id_0,
    input id_1
);
  reg   id_2 = 1;
  logic id_3;
  always @* begin
    if (1) begin
      id_2 <= 1;
    end
  end
  type_8(
      id_4, 1, 1
  );
endmodule
