[INF:CM0023] Creating log file ../../build/tests/EnumConstElab/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<315> s<314> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<prim_subreg> u<3> t<StringConst> p<4> l<1:8> el<1:19>
n<> u<4> t<Module_ansi_header> p<56> c<2> s<32> l<1:1> el<1:20>
n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<2:14> el<2:19>
n<4> u<6> t<IntConst> p<7> l<2:21> el<2:22>
n<> u<7> t<Primary_literal> p<8> c<6> l<2:21> el<2:22>
n<> u<8> t<Constant_primary> p<9> c<7> l<2:21> el<2:22>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<2:21> el<2:22>
n<0> u<10> t<IntConst> p<11> l<2:23> el<2:24>
n<> u<11> t<Primary_literal> p<12> c<10> l<2:23> el<2:24>
n<> u<12> t<Constant_primary> p<13> c<11> l<2:23> el<2:24>
n<> u<13> t<Constant_expression> p<14> c<12> l<2:23> el<2:24>
n<> u<14> t<Constant_range> p<15> c<9> l<2:21> el<2:24>
n<> u<15> t<Packed_dimension> p<16> c<14> l<2:20> el<2:25>
n<> u<16> t<Data_type> p<17> c<5> l<2:14> el<2:25>
n<> u<17> t<Data_type_or_implicit> p<27> c<16> s<26> l<2:14> el<2:25>
n<RESVAL> u<18> t<StringConst> p<25> s<24> l<2:26> el<2:32>
n<> u<19> t<Number_Tick0> p<20> l<2:35> el<2:37>
n<> u<20> t<Primary_literal> p<21> c<19> l<2:35> el<2:37>
n<> u<21> t<Constant_primary> p<22> c<20> l<2:35> el<2:37>
n<> u<22> t<Constant_expression> p<23> c<21> l<2:35> el<2:37>
n<> u<23> t<Constant_mintypmax_expression> p<24> c<22> l<2:35> el<2:37>
n<> u<24> t<Constant_param_expression> p<25> c<23> l<2:35> el<2:37>
n<> u<25> t<Param_assignment> p<26> c<18> l<2:26> el<2:37>
n<> u<26> t<List_of_param_assignments> p<27> c<25> l<2:26> el<2:37>
n<> u<27> t<Parameter_declaration> p<28> c<17> l<2:4> el<2:37>
n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<2:4> el<2:38>
n<> u<29> t<Module_or_generate_item_declaration> p<30> c<28> l<2:4> el<2:38>
n<> u<30> t<Module_common_item> p<31> c<29> l<2:4> el<2:38>
n<> u<31> t<Module_or_generate_item> p<32> c<30> l<2:4> el<2:38>
n<> u<32> t<Non_port_module_item> p<56> c<31> s<55> l<2:4> el<2:38>
n<> u<33> t<IntegerAtomType_Int> p<34> l<3:4> el<3:7>
n<> u<34> t<Data_type> p<49> c<33> s<48> l<3:4> el<3:7>
n<a> u<35> t<StringConst> p<47> s<46> l<3:8> el<3:9>
n<> u<36> t<IntegerAtomType_Int> p<37> l<3:12> el<3:15>
n<> u<37> t<Integer_type> p<38> c<36> l<3:12> el<3:15>
n<> u<38> t<Simple_type> p<39> c<37> l<3:12> el<3:15>
n<> u<39> t<Casting_type> p<44> c<38> s<43> l<3:12> el<3:15>
n<RESVAL> u<40> t<StringConst> p<41> l<3:17> el<3:23>
n<> u<41> t<Primary_literal> p<42> c<40> l<3:17> el<3:23>
n<> u<42> t<Primary> p<43> c<41> l<3:17> el<3:23>
n<> u<43> t<Expression> p<44> c<42> l<3:17> el<3:23>
n<> u<44> t<Cast> p<45> c<39> l<3:12> el<3:24>
n<> u<45> t<Primary> p<46> c<44> l<3:12> el<3:24>
n<> u<46> t<Expression> p<47> c<45> l<3:12> el<3:24>
n<> u<47> t<Variable_decl_assignment> p<48> c<35> l<3:8> el<3:24>
n<> u<48> t<List_of_variable_decl_assignments> p<49> c<47> l<3:8> el<3:24>
n<> u<49> t<Variable_declaration> p<50> c<34> l<3:4> el<3:25>
n<> u<50> t<Data_declaration> p<51> c<49> l<3:4> el<3:25>
n<> u<51> t<Package_or_generate_item_declaration> p<52> c<50> l<3:4> el<3:25>
n<> u<52> t<Module_or_generate_item_declaration> p<53> c<51> l<3:4> el<3:25>
n<> u<53> t<Module_common_item> p<54> c<52> l<3:4> el<3:25>
n<> u<54> t<Module_or_generate_item> p<55> c<53> l<3:4> el<3:25>
n<> u<55> t<Non_port_module_item> p<56> c<54> l<3:4> el<3:25>
n<> u<56> t<Module_declaration> p<57> c<4> l<1:1> el<4:10>
n<> u<57> t<Description> p<314> c<56> s<185> l<1:1> el<4:10>
n<> u<58> t<Module_keyword> p<60> s<59> l<6:1> el<6:7>
n<prim_subreg_shadow> u<59> t<StringConst> p<60> l<6:8> el<6:26>
n<> u<60> t<Module_ansi_header> p<184> c<58> s<106> l<6:1> el<6:27>
n<> u<61> t<Struct_keyword> p<62> l<7:12> el<7:18>
n<> u<62> t<Struct_union> p<98> c<61> s<63> l<7:12> el<7:18>
n<> u<63> t<Packed_keyword> p<98> s<80> l<7:19> el<7:25>
n<> u<64> t<IntVec_TypeLogic> p<75> s<74> l<8:7> el<8:12>
n<2> u<65> t<IntConst> p<66> l<8:14> el<8:15>
n<> u<66> t<Primary_literal> p<67> c<65> l<8:14> el<8:15>
n<> u<67> t<Constant_primary> p<68> c<66> l<8:14> el<8:15>
n<> u<68> t<Constant_expression> p<73> c<67> s<72> l<8:14> el<8:15>
n<0> u<69> t<IntConst> p<70> l<8:16> el<8:17>
n<> u<70> t<Primary_literal> p<71> c<69> l<8:16> el<8:17>
n<> u<71> t<Constant_primary> p<72> c<70> l<8:16> el<8:17>
n<> u<72> t<Constant_expression> p<73> c<71> l<8:16> el<8:17>
n<> u<73> t<Constant_range> p<74> c<68> l<8:14> el<8:17>
n<> u<74> t<Packed_dimension> p<75> c<73> l<8:13> el<8:18>
n<> u<75> t<Data_type> p<76> c<64> l<8:7> el<8:18>
n<> u<76> t<Data_type_or_void> p<80> c<75> s<79> l<8:7> el<8:18>
n<a> u<77> t<StringConst> p<78> l<8:19> el<8:20>
n<> u<78> t<Variable_decl_assignment> p<79> c<77> l<8:19> el<8:20>
n<> u<79> t<List_of_variable_decl_assignments> p<80> c<78> l<8:19> el<8:20>
n<> u<80> t<Struct_union_member> p<98> c<76> s<97> l<8:7> el<8:21>
n<> u<81> t<IntVec_TypeLogic> p<92> s<91> l<9:7> el<9:12>
n<1> u<82> t<IntConst> p<83> l<9:14> el<9:15>
n<> u<83> t<Primary_literal> p<84> c<82> l<9:14> el<9:15>
n<> u<84> t<Constant_primary> p<85> c<83> l<9:14> el<9:15>
n<> u<85> t<Constant_expression> p<90> c<84> s<89> l<9:14> el<9:15>
n<0> u<86> t<IntConst> p<87> l<9:16> el<9:17>
n<> u<87> t<Primary_literal> p<88> c<86> l<9:16> el<9:17>
n<> u<88> t<Constant_primary> p<89> c<87> l<9:16> el<9:17>
n<> u<89> t<Constant_expression> p<90> c<88> l<9:16> el<9:17>
n<> u<90> t<Constant_range> p<91> c<85> l<9:14> el<9:17>
n<> u<91> t<Packed_dimension> p<92> c<90> l<9:13> el<9:18>
n<> u<92> t<Data_type> p<93> c<81> l<9:7> el<9:18>
n<> u<93> t<Data_type_or_void> p<97> c<92> s<96> l<9:7> el<9:18>
n<b> u<94> t<StringConst> p<95> l<9:19> el<9:20>
n<> u<95> t<Variable_decl_assignment> p<96> c<94> l<9:19> el<9:20>
n<> u<96> t<List_of_variable_decl_assignments> p<97> c<95> l<9:19> el<9:20>
n<> u<97> t<Struct_union_member> p<98> c<93> l<9:7> el<9:21>
n<> u<98> t<Data_type> p<100> c<62> s<99> l<7:12> el<10:5>
n<struct_t> u<99> t<StringConst> p<100> l<10:6> el<10:14>
n<> u<100> t<Type_declaration> p<101> c<98> l<7:4> el<10:15>
n<> u<101> t<Data_declaration> p<102> c<100> l<7:4> el<10:15>
n<> u<102> t<Package_or_generate_item_declaration> p<103> c<101> l<7:4> el<10:15>
n<> u<103> t<Module_or_generate_item_declaration> p<104> c<102> l<7:4> el<10:15>
n<> u<104> t<Module_common_item> p<105> c<103> l<7:4> el<10:15>
n<> u<105> t<Module_or_generate_item> p<106> c<104> l<7:4> el<10:15>
n<> u<106> t<Non_port_module_item> p<184> c<105> s<133> l<7:4> el<10:15>
n<> u<107> t<IntVec_TypeLogic> p<118> s<117> l<12:17> el<12:22>
n<2> u<108> t<IntConst> p<109> l<12:24> el<12:25>
n<> u<109> t<Primary_literal> p<110> c<108> l<12:24> el<12:25>
n<> u<110> t<Constant_primary> p<111> c<109> l<12:24> el<12:25>
n<> u<111> t<Constant_expression> p<116> c<110> s<115> l<12:24> el<12:25>
n<0> u<112> t<IntConst> p<113> l<12:26> el<12:27>
n<> u<113> t<Primary_literal> p<114> c<112> l<12:26> el<12:27>
n<> u<114> t<Constant_primary> p<115> c<113> l<12:26> el<12:27>
n<> u<115> t<Constant_expression> p<116> c<114> l<12:26> el<12:27>
n<> u<116> t<Constant_range> p<117> c<111> l<12:24> el<12:27>
n<> u<117> t<Packed_dimension> p<118> c<116> l<12:23> el<12:28>
n<> u<118> t<Enum_base_type> p<125> c<107> s<124> l<12:17> el<12:28>
n<ENUM_ITEM> u<119> t<StringConst> p<124> s<123> l<13:7> el<13:16>
n<3'b000> u<120> t<IntConst> p<121> l<13:19> el<13:25>
n<> u<121> t<Primary_literal> p<122> c<120> l<13:19> el<13:25>
n<> u<122> t<Constant_primary> p<123> c<121> l<13:19> el<13:25>
n<> u<123> t<Constant_expression> p<124> c<122> l<13:19> el<13:25>
n<> u<124> t<Enum_name_declaration> p<125> c<119> l<13:7> el<13:25>
n<> u<125> t<Data_type> p<127> c<118> s<126> l<12:12> el<14:5>
n<enum_t> u<126> t<StringConst> p<127> l<14:6> el<14:12>
n<> u<127> t<Type_declaration> p<128> c<125> l<12:4> el<14:13>
n<> u<128> t<Data_declaration> p<129> c<127> l<12:4> el<14:13>
n<> u<129> t<Package_or_generate_item_declaration> p<130> c<128> l<12:4> el<14:13>
n<> u<130> t<Module_or_generate_item_declaration> p<131> c<129> l<12:4> el<14:13>
n<> u<131> t<Module_common_item> p<132> c<130> l<12:4> el<14:13>
n<> u<132> t<Module_or_generate_item> p<133> c<131> l<12:4> el<14:13>
n<> u<133> t<Non_port_module_item> p<184> c<132> s<164> l<12:4> el<14:13>
n<struct_t> u<134> t<StringConst> p<135> l<16:14> el<16:22>
n<> u<135> t<Data_type> p<136> c<134> l<16:14> el<16:22>
n<> u<136> t<Data_type_or_implicit> p<159> c<135> s<158> l<16:14> el<16:22>
n<RESVAL> u<137> t<StringConst> p<157> s<156> l<16:23> el<16:29>
n<a> u<138> t<StringConst> p<139> l<17:7> el<17:8>
n<> u<139> t<Structure_pattern_key> p<150> c<138> s<143> l<17:7> el<17:8>
n<ENUM_ITEM> u<140> t<StringConst> p<141> l<17:10> el<17:19>
n<> u<141> t<Primary_literal> p<142> c<140> l<17:10> el<17:19>
n<> u<142> t<Primary> p<143> c<141> l<17:10> el<17:19>
n<> u<143> t<Expression> p<150> c<142> s<145> l<17:10> el<17:19>
n<b> u<144> t<StringConst> p<145> l<18:7> el<18:8>
n<> u<145> t<Structure_pattern_key> p<150> c<144> s<149> l<18:7> el<18:8>
n<> u<146> t<Number_Tick1> p<147> l<18:10> el<18:12>
n<> u<147> t<Primary_literal> p<148> c<146> l<18:10> el<18:12>
n<> u<148> t<Primary> p<149> c<147> l<18:10> el<18:12>
n<> u<149> t<Expression> p<150> c<148> l<18:10> el<18:12>
n<> u<150> t<Assignment_pattern> p<151> c<139> l<16:32> el<19:5>
n<> u<151> t<Assignment_pattern_expression> p<152> c<150> l<16:32> el<19:5>
n<> u<152> t<Constant_assignment_pattern_expression> p<153> c<151> l<16:32> el<19:5>
n<> u<153> t<Constant_primary> p<154> c<152> l<16:32> el<19:5>
n<> u<154> t<Constant_expression> p<155> c<153> l<16:32> el<19:5>
n<> u<155> t<Constant_mintypmax_expression> p<156> c<154> l<16:32> el<19:5>
n<> u<156> t<Constant_param_expression> p<157> c<155> l<16:32> el<19:5>
n<> u<157> t<Param_assignment> p<158> c<137> l<16:23> el<19:5>
n<> u<158> t<List_of_param_assignments> p<159> c<157> l<16:23> el<19:5>
n<> u<159> t<Parameter_declaration> p<160> c<136> l<16:4> el<19:5>
n<> u<160> t<Package_or_generate_item_declaration> p<161> c<159> l<16:4> el<19:6>
n<> u<161> t<Module_or_generate_item_declaration> p<162> c<160> l<16:4> el<19:6>
n<> u<162> t<Module_common_item> p<163> c<161> l<16:4> el<19:6>
n<> u<163> t<Module_or_generate_item> p<164> c<162> l<16:4> el<19:6>
n<> u<164> t<Non_port_module_item> p<184> c<163> s<183> l<16:4> el<19:6>
n<prim_subreg> u<165> t<StringConst> p<181> s<175> l<21:4> el<21:15>
n<RESVAL> u<166> t<StringConst> p<173> s<172> l<22:8> el<22:14>
n<RESVAL> u<167> t<StringConst> p<168> l<22:15> el<22:21>
n<> u<168> t<Primary_literal> p<169> c<167> l<22:15> el<22:21>
n<> u<169> t<Primary> p<170> c<168> l<22:15> el<22:21>
n<> u<170> t<Expression> p<171> c<169> l<22:15> el<22:21>
n<> u<171> t<Mintypmax_expression> p<172> c<170> l<22:15> el<22:21>
n<> u<172> t<Param_expression> p<173> c<171> l<22:15> el<22:21>
n<> u<173> t<Named_parameter_assignment> p<174> c<166> l<22:7> el<22:22>
n<> u<174> t<List_of_parameter_assignments> p<175> c<173> l<22:7> el<22:22>
n<> u<175> t<Parameter_value_assignment> p<181> c<174> s<180> l<21:16> el<23:5>
n<staged_reg> u<176> t<StringConst> p<177> l<23:6> el<23:16>
n<> u<177> t<Name_of_instance> p<180> c<176> s<179> l<23:6> el<23:16>
n<> u<178> t<Ordered_port_connection> p<179> l<23:18> el<23:18>
n<> u<179> t<List_of_port_connections> p<180> c<178> l<23:18> el<23:18>
n<> u<180> t<Hierarchical_instance> p<181> c<177> l<23:6> el<23:19>
n<> u<181> t<Module_instantiation> p<182> c<165> l<21:4> el<23:20>
n<> u<182> t<Module_or_generate_item> p<183> c<181> l<21:4> el<23:20>
n<> u<183> t<Non_port_module_item> p<184> c<182> l<21:4> el<23:20>
n<> u<184> t<Module_declaration> p<185> c<60> l<6:1> el<24:10>
n<> u<185> t<Description> p<314> c<184> s<313> l<6:1> el<24:10>
n<> u<186> t<Module_keyword> p<188> s<187> l<26:1> el<26:7>
n<top> u<187> t<StringConst> p<188> l<26:8> el<26:11>
n<> u<188> t<Module_ansi_header> p<312> c<186> s<234> l<26:1> el<26:12>
n<> u<189> t<Struct_keyword> p<190> l<27:12> el<27:18>
n<> u<190> t<Struct_union> p<226> c<189> s<191> l<27:12> el<27:18>
n<> u<191> t<Packed_keyword> p<226> s<208> l<27:19> el<27:25>
n<> u<192> t<IntVec_TypeLogic> p<203> s<202> l<28:7> el<28:12>
n<1> u<193> t<IntConst> p<194> l<28:14> el<28:15>
n<> u<194> t<Primary_literal> p<195> c<193> l<28:14> el<28:15>
n<> u<195> t<Constant_primary> p<196> c<194> l<28:14> el<28:15>
n<> u<196> t<Constant_expression> p<201> c<195> s<200> l<28:14> el<28:15>
n<0> u<197> t<IntConst> p<198> l<28:16> el<28:17>
n<> u<198> t<Primary_literal> p<199> c<197> l<28:16> el<28:17>
n<> u<199> t<Constant_primary> p<200> c<198> l<28:16> el<28:17>
n<> u<200> t<Constant_expression> p<201> c<199> l<28:16> el<28:17>
n<> u<201> t<Constant_range> p<202> c<196> l<28:14> el<28:17>
n<> u<202> t<Packed_dimension> p<203> c<201> l<28:13> el<28:18>
n<> u<203> t<Data_type> p<204> c<192> l<28:7> el<28:18>
n<> u<204> t<Data_type_or_void> p<208> c<203> s<207> l<28:7> el<28:18>
n<a> u<205> t<StringConst> p<206> l<28:19> el<28:20>
n<> u<206> t<Variable_decl_assignment> p<207> c<205> l<28:19> el<28:20>
n<> u<207> t<List_of_variable_decl_assignments> p<208> c<206> l<28:19> el<28:20>
n<> u<208> t<Struct_union_member> p<226> c<204> s<225> l<28:7> el<28:21>
n<> u<209> t<IntVec_TypeLogic> p<220> s<219> l<29:7> el<29:12>
n<2> u<210> t<IntConst> p<211> l<29:14> el<29:15>
n<> u<211> t<Primary_literal> p<212> c<210> l<29:14> el<29:15>
n<> u<212> t<Constant_primary> p<213> c<211> l<29:14> el<29:15>
n<> u<213> t<Constant_expression> p<218> c<212> s<217> l<29:14> el<29:15>
n<0> u<214> t<IntConst> p<215> l<29:16> el<29:17>
n<> u<215> t<Primary_literal> p<216> c<214> l<29:16> el<29:17>
n<> u<216> t<Constant_primary> p<217> c<215> l<29:16> el<29:17>
n<> u<217> t<Constant_expression> p<218> c<216> l<29:16> el<29:17>
n<> u<218> t<Constant_range> p<219> c<213> l<29:14> el<29:17>
n<> u<219> t<Packed_dimension> p<220> c<218> l<29:13> el<29:18>
n<> u<220> t<Data_type> p<221> c<209> l<29:7> el<29:18>
n<> u<221> t<Data_type_or_void> p<225> c<220> s<224> l<29:7> el<29:18>
n<b> u<222> t<StringConst> p<223> l<29:19> el<29:20>
n<> u<223> t<Variable_decl_assignment> p<224> c<222> l<29:19> el<29:20>
n<> u<224> t<List_of_variable_decl_assignments> p<225> c<223> l<29:19> el<29:20>
n<> u<225> t<Struct_union_member> p<226> c<221> l<29:7> el<29:21>
n<> u<226> t<Data_type> p<228> c<190> s<227> l<27:12> el<30:5>
n<struct_t> u<227> t<StringConst> p<228> l<30:6> el<30:14>
n<> u<228> t<Type_declaration> p<229> c<226> l<27:4> el<30:15>
n<> u<229> t<Data_declaration> p<230> c<228> l<27:4> el<30:15>
n<> u<230> t<Package_or_generate_item_declaration> p<231> c<229> l<27:4> el<30:15>
n<> u<231> t<Module_or_generate_item_declaration> p<232> c<230> l<27:4> el<30:15>
n<> u<232> t<Module_common_item> p<233> c<231> l<27:4> el<30:15>
n<> u<233> t<Module_or_generate_item> p<234> c<232> l<27:4> el<30:15>
n<> u<234> t<Non_port_module_item> p<312> c<233> s<261> l<27:4> el<30:15>
n<> u<235> t<IntVec_TypeLogic> p<246> s<245> l<32:17> el<32:22>
n<1> u<236> t<IntConst> p<237> l<32:24> el<32:25>
n<> u<237> t<Primary_literal> p<238> c<236> l<32:24> el<32:25>
n<> u<238> t<Constant_primary> p<239> c<237> l<32:24> el<32:25>
n<> u<239> t<Constant_expression> p<244> c<238> s<243> l<32:24> el<32:25>
n<0> u<240> t<IntConst> p<241> l<32:26> el<32:27>
n<> u<241> t<Primary_literal> p<242> c<240> l<32:26> el<32:27>
n<> u<242> t<Constant_primary> p<243> c<241> l<32:26> el<32:27>
n<> u<243> t<Constant_expression> p<244> c<242> l<32:26> el<32:27>
n<> u<244> t<Constant_range> p<245> c<239> l<32:24> el<32:27>
n<> u<245> t<Packed_dimension> p<246> c<244> l<32:23> el<32:28>
n<> u<246> t<Enum_base_type> p<253> c<235> s<252> l<32:17> el<32:28>
n<ENUM_ITEM> u<247> t<StringConst> p<252> s<251> l<33:7> el<33:16>
n<2'b11> u<248> t<IntConst> p<249> l<33:19> el<33:24>
n<> u<249> t<Primary_literal> p<250> c<248> l<33:19> el<33:24>
n<> u<250> t<Constant_primary> p<251> c<249> l<33:19> el<33:24>
n<> u<251> t<Constant_expression> p<252> c<250> l<33:19> el<33:24>
n<> u<252> t<Enum_name_declaration> p<253> c<247> l<33:7> el<33:24>
n<> u<253> t<Data_type> p<255> c<246> s<254> l<32:12> el<34:5>
n<enum_t> u<254> t<StringConst> p<255> l<34:6> el<34:12>
n<> u<255> t<Type_declaration> p<256> c<253> l<32:4> el<34:13>
n<> u<256> t<Data_declaration> p<257> c<255> l<32:4> el<34:13>
n<> u<257> t<Package_or_generate_item_declaration> p<258> c<256> l<32:4> el<34:13>
n<> u<258> t<Module_or_generate_item_declaration> p<259> c<257> l<32:4> el<34:13>
n<> u<259> t<Module_common_item> p<260> c<258> l<32:4> el<34:13>
n<> u<260> t<Module_or_generate_item> p<261> c<259> l<32:4> el<34:13>
n<> u<261> t<Non_port_module_item> p<312> c<260> s<292> l<32:4> el<34:13>
n<struct_t> u<262> t<StringConst> p<263> l<36:14> el<36:22>
n<> u<263> t<Data_type> p<264> c<262> l<36:14> el<36:22>
n<> u<264> t<Data_type_or_implicit> p<287> c<263> s<286> l<36:14> el<36:22>
n<CTRL_RESET> u<265> t<StringConst> p<285> s<284> l<36:23> el<36:33>
n<a> u<266> t<StringConst> p<267> l<37:7> el<37:8>
n<> u<267> t<Structure_pattern_key> p<278> c<266> s<271> l<37:7> el<37:8>
n<ENUM_ITEM> u<268> t<StringConst> p<269> l<37:10> el<37:19>
n<> u<269> t<Primary_literal> p<270> c<268> l<37:10> el<37:19>
n<> u<270> t<Primary> p<271> c<269> l<37:10> el<37:19>
n<> u<271> t<Expression> p<278> c<270> s<273> l<37:10> el<37:19>
n<b> u<272> t<StringConst> p<273> l<38:7> el<38:8>
n<> u<273> t<Structure_pattern_key> p<278> c<272> s<277> l<38:7> el<38:8>
n<> u<274> t<Number_Tick0> p<275> l<38:10> el<38:12>
n<> u<275> t<Primary_literal> p<276> c<274> l<38:10> el<38:12>
n<> u<276> t<Primary> p<277> c<275> l<38:10> el<38:12>
n<> u<277> t<Expression> p<278> c<276> l<38:10> el<38:12>
n<> u<278> t<Assignment_pattern> p<279> c<267> l<36:36> el<39:5>
n<> u<279> t<Assignment_pattern_expression> p<280> c<278> l<36:36> el<39:5>
n<> u<280> t<Constant_assignment_pattern_expression> p<281> c<279> l<36:36> el<39:5>
n<> u<281> t<Constant_primary> p<282> c<280> l<36:36> el<39:5>
n<> u<282> t<Constant_expression> p<283> c<281> l<36:36> el<39:5>
n<> u<283> t<Constant_mintypmax_expression> p<284> c<282> l<36:36> el<39:5>
n<> u<284> t<Constant_param_expression> p<285> c<283> l<36:36> el<39:5>
n<> u<285> t<Param_assignment> p<286> c<265> l<36:23> el<39:5>
n<> u<286> t<List_of_param_assignments> p<287> c<285> l<36:23> el<39:5>
n<> u<287> t<Parameter_declaration> p<288> c<264> l<36:4> el<39:5>
n<> u<288> t<Package_or_generate_item_declaration> p<289> c<287> l<36:4> el<39:6>
n<> u<289> t<Module_or_generate_item_declaration> p<290> c<288> l<36:4> el<39:6>
n<> u<290> t<Module_common_item> p<291> c<289> l<36:4> el<39:6>
n<> u<291> t<Module_or_generate_item> p<292> c<290> l<36:4> el<39:6>
n<> u<292> t<Non_port_module_item> p<312> c<291> s<311> l<36:4> el<39:6>
n<prim_subreg_shadow> u<293> t<StringConst> p<309> s<303> l<41:4> el<41:22>
n<RESVAL> u<294> t<StringConst> p<301> s<300> l<42:8> el<42:14>
n<CTRL_RESET> u<295> t<StringConst> p<296> l<42:15> el<42:25>
n<> u<296> t<Primary_literal> p<297> c<295> l<42:15> el<42:25>
n<> u<297> t<Primary> p<298> c<296> l<42:15> el<42:25>
n<> u<298> t<Expression> p<299> c<297> l<42:15> el<42:25>
n<> u<299> t<Mintypmax_expression> p<300> c<298> l<42:15> el<42:25>
n<> u<300> t<Param_expression> p<301> c<299> l<42:15> el<42:25>
n<> u<301> t<Named_parameter_assignment> p<302> c<294> l<42:7> el<42:26>
n<> u<302> t<List_of_parameter_assignments> p<303> c<301> l<42:7> el<42:26>
n<> u<303> t<Parameter_value_assignment> p<309> c<302> s<308> l<41:23> el<43:5>
n<u_ctrl_reg_shadowed> u<304> t<StringConst> p<305> l<43:6> el<43:25>
n<> u<305> t<Name_of_instance> p<308> c<304> s<307> l<43:6> el<43:25>
n<> u<306> t<Ordered_port_connection> p<307> l<43:27> el<43:27>
n<> u<307> t<List_of_port_connections> p<308> c<306> l<43:27> el<43:27>
n<> u<308> t<Hierarchical_instance> p<309> c<305> l<43:6> el<43:28>
n<> u<309> t<Module_instantiation> p<310> c<293> l<41:4> el<43:29>
n<> u<310> t<Module_or_generate_item> p<311> c<309> l<41:4> el<43:29>
n<> u<311> t<Non_port_module_item> p<312> c<310> l<41:4> el<43:29>
n<> u<312> t<Module_declaration> p<313> c<188> l<26:1> el<44:10>
n<> u<313> t<Description> p<314> c<312> l<26:1> el<44:10>
n<> u<314> t<Source_text> p<315> c<57> l<1:1> el<44:10>
n<> u<315> t<Top_level_rule> c<1> l<1:1> el<45:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "prim_subreg".

[WRN:PA0205] dut.sv:6:1: No timescale set for "prim_subreg_shadow".

[WRN:PA0205] dut.sv:26:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@prim_subreg".

[INF:CP0303] dut.sv:6:1: Compile module "work@prim_subreg_shadow".

[INF:CP0303] dut.sv:26:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:26:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/EnumConstElab/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/EnumConstElab/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/tests/EnumConstElab/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@prim_subreg (work@prim_subreg) dut.sv:1:1: , endln:4:10, parent:work@top
  |vpiFullName:work@prim_subreg
  |vpiParameter:
  \_parameter: (work@prim_subreg.RESVAL), line:2:26, endln:2:32, parent:work@prim_subreg
    |BIN:0
    |vpiTypespec:
    \_logic_typespec: , line:2:14, endln:2:19, parent:work@prim_subreg.RESVAL
      |vpiParent:
      \_parameter: (work@prim_subreg.RESVAL), line:2:26, endln:2:32, parent:work@prim_subreg
      |vpiRange:
      \_range: , line:2:21, endln:2:24
        |vpiLeftRange:
        \_constant: , line:2:21, endln:2:22
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiParent:
          \_range: , line:2:21, endln:2:24
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:23, endln:2:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:2:21, endln:2:24
          |vpiConstType:9
    |vpiParent:
    \_module: work@prim_subreg (work@prim_subreg) dut.sv:1:1: , endln:4:10, parent:work@top
    |vpiName:RESVAL
    |vpiFullName:work@prim_subreg.RESVAL
  |vpiParamAssign:
  \_param_assign: , line:2:26, endln:2:37, parent:work@prim_subreg
    |vpiParent:
    \_module: work@prim_subreg (work@prim_subreg) dut.sv:1:1: , endln:4:10, parent:work@top
    |vpiRhs:
    \_constant: , line:2:35, endln:2:37
      |vpiDecompile:'0
      |vpiSize:5
      |BIN:0
      |vpiTypespec:
      \_logic_typespec: , line:2:14, endln:2:19, parent:work@prim_subreg.RESVAL
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@prim_subreg.RESVAL), line:2:26, endln:2:32, parent:work@prim_subreg
  |vpiDefName:work@prim_subreg
  |vpiNet:
  \_logic_net: (work@prim_subreg.a), line:3:8, endln:3:9, parent:work@prim_subreg
    |vpiName:a
    |vpiFullName:work@prim_subreg.a
    |vpiParent:
    \_module: work@prim_subreg (work@prim_subreg) dut.sv:1:1: , endln:4:10, parent:work@top
  |vpiParent:
  \_design: (work@top)
|uhdmallModules:
\_module: work@prim_subreg_shadow (work@prim_subreg_shadow) dut.sv:6:1: , endln:24:10, parent:work@top
  |vpiFullName:work@prim_subreg_shadow
  |vpiParameter:
  \_parameter: (work@prim_subreg_shadow.RESVAL), line:16:23, endln:16:29, parent:work@prim_subreg_shadow
    |vpiTypespec:
    \_struct_typespec: (struct_t), line:7:12, endln:7:18, parent:work@prim_subreg_shadow
      |vpiName:struct_t
      |vpiInstance:
      \_module: work@prim_subreg_shadow (work@prim_subreg_shadow) dut.sv:6:1: , endln:24:10, parent:work@top
      |vpiParent:
      \_module: work@prim_subreg_shadow (work@prim_subreg_shadow) dut.sv:6:1: , endln:24:10, parent:work@top
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (a), line:8:19, endln:8:20, parent:struct_t
        |vpiParent:
        \_struct_typespec: (struct_t), line:7:12, endln:7:18, parent:work@prim_subreg_shadow
        |vpiName:a
        |vpiTypespec:
        \_logic_typespec: , line:8:7, endln:8:12
          |vpiRange:
          \_range: , line:8:14, endln:8:17, parent:struct_t
            |vpiParent:
            \_struct_typespec: (struct_t), line:7:12, endln:7:18, parent:work@prim_subreg_shadow
            |vpiLeftRange:
            \_constant: , line:8:14, endln:8:15
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiParent:
              \_range: , line:8:14, endln:8:17, parent:struct_t
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:8:16, endln:8:17
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:8:14, endln:8:17, parent:struct_t
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:8
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:8
        |vpiRefEndColumnNo:18
      |vpiTypespecMember:
      \_typespec_member: (b), line:9:19, endln:9:20, parent:struct_t
        |vpiParent:
        \_struct_typespec: (struct_t), line:7:12, endln:7:18, parent:work@prim_subreg_shadow
        |vpiName:b
        |vpiTypespec:
        \_logic_typespec: , line:9:7, endln:9:12
          |vpiRange:
          \_range: , line:9:14, endln:9:17, parent:struct_t
            |vpiParent:
            \_struct_typespec: (struct_t), line:7:12, endln:7:18, parent:work@prim_subreg_shadow
            |vpiLeftRange:
            \_constant: , line:9:14, endln:9:15
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiParent:
              \_range: , line:9:14, endln:9:17, parent:struct_t
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:9:16, endln:9:17
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:9:14, endln:9:17, parent:struct_t
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:9
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:9
        |vpiRefEndColumnNo:18
    |vpiParent:
    \_module: work@prim_subreg_shadow (work@prim_subreg_shadow) dut.sv:6:1: , endln:24:10, parent:work@top
    |vpiName:RESVAL
    |vpiFullName:work@prim_subreg_shadow.RESVAL
  |vpiParamAssign:
  \_param_assign: , line:16:23, endln:19:5, parent:work@prim_subreg_shadow
    |vpiParent:
    \_module: work@prim_subreg_shadow (work@prim_subreg_shadow) dut.sv:6:1: , endln:24:10, parent:work@top
    |vpiRhs:
    \_operation: , line:16:32, endln:19:5
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:17:10, endln:17:19
        |vpiPattern:
        \_constant: 
          |vpiDecompile:3'b000
          |vpiSize:3
          |BIN:000
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (a), line:17:7, endln:17:8
          |vpiName:a
      |vpiOperand:
      \_tagged_pattern: , line:18:10, endln:18:12
        |vpiPattern:
        \_constant: , line:18:10, endln:18:12
          |vpiDecompile:'1
          |vpiSize:-1
          |BIN:1
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (b), line:18:7, endln:18:8
          |vpiName:b
    |vpiLhs:
    \_parameter: (work@prim_subreg_shadow.RESVAL), line:16:23, endln:16:29, parent:work@prim_subreg_shadow
  |vpiTypedef:
  \_enum_typespec: (enum_t), line:12:4, endln:14:13, parent:work@prim_subreg_shadow
    |vpiName:enum_t
    |vpiInstance:
    \_module: work@prim_subreg_shadow (work@prim_subreg_shadow) dut.sv:6:1: , endln:24:10, parent:work@top
    |vpiParent:
    \_module: work@prim_subreg_shadow (work@prim_subreg_shadow) dut.sv:6:1: , endln:24:10, parent:work@top
    |vpiBaseTypespec:
    \_logic_typespec: , line:12:17, endln:12:22
      |vpiRange:
      \_range: , line:12:24, endln:12:27
        |vpiLeftRange:
        \_constant: , line:12:24, endln:12:25
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiParent:
          \_range: , line:12:24, endln:12:27
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:12:26, endln:12:27
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:12:24, endln:12:27
          |vpiConstType:9
    |vpiEnumConst:
    \_enum_const: (ENUM_ITEM), line:13:7, endln:13:25
      |vpiName:ENUM_ITEM
      |BIN:000
      |vpiDecompile:3'b000
      |vpiSize:3
  |vpiTypedef:
  \_struct_typespec: (struct_t), line:7:12, endln:7:18, parent:work@prim_subreg_shadow
  |vpiDefName:work@prim_subreg_shadow
  |vpiParent:
  \_design: (work@top)
|uhdmallModules:
\_module: work@top (work@top) dut.sv:26:1: , endln:44:10, parent:work@top
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.CTRL_RESET), line:36:23, endln:36:33, parent:work@top
    |vpiTypespec:
    \_struct_typespec: (struct_t), line:27:12, endln:27:18, parent:work@top
      |vpiName:struct_t
      |vpiInstance:
      \_module: work@top (work@top) dut.sv:26:1: , endln:44:10, parent:work@top
      |vpiParent:
      \_module: work@top (work@top) dut.sv:26:1: , endln:44:10, parent:work@top
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (a), line:28:19, endln:28:20, parent:struct_t
        |vpiParent:
        \_struct_typespec: (struct_t), line:27:12, endln:27:18, parent:work@top
        |vpiName:a
        |vpiTypespec:
        \_logic_typespec: , line:28:7, endln:28:12
          |vpiRange:
          \_range: , line:28:14, endln:28:17, parent:struct_t
            |vpiParent:
            \_struct_typespec: (struct_t), line:27:12, endln:27:18, parent:work@top
            |vpiLeftRange:
            \_constant: , line:28:14, endln:28:15
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiParent:
              \_range: , line:28:14, endln:28:17, parent:struct_t
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:28:16, endln:28:17
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:28:14, endln:28:17, parent:struct_t
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:28
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:28
        |vpiRefEndColumnNo:18
      |vpiTypespecMember:
      \_typespec_member: (b), line:29:19, endln:29:20, parent:struct_t
        |vpiParent:
        \_struct_typespec: (struct_t), line:27:12, endln:27:18, parent:work@top
        |vpiName:b
        |vpiTypespec:
        \_logic_typespec: , line:29:7, endln:29:12
          |vpiRange:
          \_range: , line:29:14, endln:29:17, parent:struct_t
            |vpiParent:
            \_struct_typespec: (struct_t), line:27:12, endln:27:18, parent:work@top
            |vpiLeftRange:
            \_constant: , line:29:14, endln:29:15
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiParent:
              \_range: , line:29:14, endln:29:17, parent:struct_t
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:29:16, endln:29:17
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:29:14, endln:29:17, parent:struct_t
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:29
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:29
        |vpiRefEndColumnNo:18
    |vpiParent:
    \_module: work@top (work@top) dut.sv:26:1: , endln:44:10, parent:work@top
    |vpiName:CTRL_RESET
    |vpiFullName:work@top.CTRL_RESET
  |vpiParamAssign:
  \_param_assign: , line:36:23, endln:39:5, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:26:1: , endln:44:10, parent:work@top
    |vpiRhs:
    \_operation: , line:36:36, endln:39:5
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:37:10, endln:37:19
        |vpiPattern:
        \_constant: 
          |vpiDecompile:2'b11
          |vpiSize:2
          |BIN:11
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (a), line:37:7, endln:37:8
          |vpiName:a
      |vpiOperand:
      \_tagged_pattern: , line:38:10, endln:38:12
        |vpiPattern:
        \_constant: , line:38:10, endln:38:12
          |vpiDecompile:'0
          |vpiSize:-1
          |BIN:0
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (b), line:38:7, endln:38:8
          |vpiName:b
    |vpiLhs:
    \_parameter: (work@top.CTRL_RESET), line:36:23, endln:36:33, parent:work@top
  |vpiTypedef:
  \_enum_typespec: (enum_t), line:32:4, endln:34:13, parent:work@top
    |vpiName:enum_t
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:26:1: , endln:44:10, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:26:1: , endln:44:10, parent:work@top
    |vpiBaseTypespec:
    \_logic_typespec: , line:32:17, endln:32:22
      |vpiRange:
      \_range: , line:32:24, endln:32:27
        |vpiLeftRange:
        \_constant: , line:32:24, endln:32:25
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiParent:
          \_range: , line:32:24, endln:32:27
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:32:26, endln:32:27
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:32:24, endln:32:27
          |vpiConstType:9
    |vpiEnumConst:
    \_enum_const: (ENUM_ITEM), line:33:7, endln:33:24
      |vpiName:ENUM_ITEM
      |BIN:11
      |vpiDecompile:2'b11
      |vpiSize:2
  |vpiTypedef:
  \_struct_typespec: (struct_t), line:27:12, endln:27:18, parent:work@top
  |vpiDefName:work@top
  |vpiParent:
  \_design: (work@top)
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:26:1: , endln:44:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.CTRL_RESET), line:36:23, endln:36:33, parent:work@top
    |vpiTypespec:
    \_struct_typespec: (struct_t), line:27:12, endln:27:18, parent:work@top.CTRL_RESET
      |vpiName:struct_t
      |vpiInstance:
      \_module: work@top (work@top) dut.sv:26:1: , endln:44:10, parent:work@top
      |vpiParent:
      \_parameter: (work@top.CTRL_RESET), line:36:23, endln:36:33, parent:work@top
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (a), line:28:19, endln:28:20, parent:struct_t
        |vpiParent:
        \_struct_typespec: (struct_t), line:27:12, endln:27:18, parent:work@top.CTRL_RESET
        |vpiName:a
        |vpiTypespec:
        \_logic_typespec: , line:28:7, endln:28:12, parent:a
          |vpiParent:
          \_typespec_member: (a), line:28:19, endln:28:20, parent:struct_t
          |vpiRange:
          \_range: , line:28:14, endln:28:17
            |vpiParent:
            \_logic_typespec: , line:28:7, endln:28:12, parent:a
            |vpiLeftRange:
            \_constant: , line:28:14, endln:28:15
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiParent:
              \_range: , line:28:14, endln:28:17
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:28:16, endln:28:17
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:28:14, endln:28:17
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:28
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:28
        |vpiRefEndColumnNo:18
      |vpiTypespecMember:
      \_typespec_member: (b), line:29:19, endln:29:20, parent:struct_t
        |vpiParent:
        \_struct_typespec: (struct_t), line:27:12, endln:27:18, parent:work@top.CTRL_RESET
        |vpiName:b
        |vpiTypespec:
        \_logic_typespec: , line:29:7, endln:29:12, parent:b
          |vpiParent:
          \_typespec_member: (b), line:29:19, endln:29:20, parent:struct_t
          |vpiRange:
          \_range: , line:29:14, endln:29:17
            |vpiParent:
            \_logic_typespec: , line:29:7, endln:29:12, parent:b
            |vpiLeftRange:
            \_constant: , line:29:14, endln:29:15
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiParent:
              \_range: , line:29:14, endln:29:17
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:29:16, endln:29:17
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:29:14, endln:29:17
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:29
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:29
        |vpiRefEndColumnNo:18
    |vpiParent:
    \_module: work@top (work@top) dut.sv:26:1: , endln:44:10
    |vpiName:CTRL_RESET
    |vpiFullName:work@top.CTRL_RESET
  |vpiParamAssign:
  \_param_assign: , line:36:23, endln:39:5, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:26:1: , endln:44:10
    |vpiRhs:
    \_operation: , line:36:36, endln:39:5
      |vpiTypespec:
      \_struct_typespec: (struct_t), line:27:12, endln:27:18
        |vpiName:struct_t
        |vpiParent:
        \_operation: , line:36:36, endln:39:5
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (a), line:28:19, endln:28:20, parent:struct_t
          |vpiParent:
          \_struct_typespec: (struct_t), line:27:12, endln:27:18
          |vpiName:a
          |vpiTypespec:
          \_logic_typespec: , line:28:7, endln:28:12, parent:a
            |vpiParent:
            \_typespec_member: (a), line:28:19, endln:28:20, parent:struct_t
            |vpiRange:
            \_range: , line:28:14, endln:28:17
              |vpiParent:
              \_logic_typespec: , line:28:7, endln:28:12, parent:a
              |vpiLeftRange:
              \_constant: , line:28:14, endln:28:15
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiParent:
                \_range: , line:28:14, endln:28:17
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:28:16, endln:28:17
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiParent:
                \_range: , line:28:14, endln:28:17
                |vpiConstType:9
          |vpiRefFile:dut.sv
          |vpiRefLineNo:28
          |vpiRefColumnNo:7
          |vpiRefEndLineNo:28
          |vpiRefEndColumnNo:18
        |vpiTypespecMember:
        \_typespec_member: (b), line:29:19, endln:29:20, parent:struct_t
          |vpiParent:
          \_struct_typespec: (struct_t), line:27:12, endln:27:18
          |vpiName:b
          |vpiTypespec:
          \_logic_typespec: , line:29:7, endln:29:12, parent:b
            |vpiParent:
            \_typespec_member: (b), line:29:19, endln:29:20, parent:struct_t
            |vpiRange:
            \_range: , line:29:14, endln:29:17
              |vpiParent:
              \_logic_typespec: , line:29:7, endln:29:12, parent:b
              |vpiLeftRange:
              \_constant: , line:29:14, endln:29:15
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiParent:
                \_range: , line:29:14, endln:29:17
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:29:16, endln:29:17
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiParent:
                \_range: , line:29:14, endln:29:17
                |vpiConstType:9
          |vpiRefFile:dut.sv
          |vpiRefLineNo:29
          |vpiRefColumnNo:7
          |vpiRefEndLineNo:29
          |vpiRefEndColumnNo:18
      |vpiParent:
      \_param_assign: , line:36:23, endln:39:5, parent:work@top
      |vpiOpType:75
      |vpiFlattened:1
      |vpiOperand:
      \_constant: 
        |vpiDecompile:2'b11
        |vpiSize:2
        |BIN:11
        |vpiParent:
        \_tagged_pattern: , line:37:10, endln:37:19
        |vpiConstType:3
      |vpiOperand:
      \_constant: , line:38:10, endln:38:12
        |vpiDecompile:'0
        |vpiSize:-1
        |BIN:0
        |vpiParent:
        \_tagged_pattern: , line:38:10, endln:38:12
        |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.CTRL_RESET), line:36:23, endln:36:33, parent:work@top
  |vpiTypedef:
  \_enum_typespec: (enum_t), line:32:4, endln:34:13, parent:work@top
  |vpiTypedef:
  \_struct_typespec: (struct_t), line:27:12, endln:27:18, parent:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@prim_subreg_shadow (work@top.u_ctrl_reg_shadowed) dut.sv:41:4: , endln:43:29, parent:work@top
    |vpiName:u_ctrl_reg_shadowed
    |vpiFullName:work@top.u_ctrl_reg_shadowed
    |vpiParameter:
    \_parameter: (work@top.u_ctrl_reg_shadowed.RESVAL), line:16:23, endln:16:29, parent:work@top.u_ctrl_reg_shadowed
      |vpiTypespec:
      \_struct_typespec: (struct_t), line:7:12, endln:7:18, parent:work@top.u_ctrl_reg_shadowed.RESVAL
        |vpiName:struct_t
        |vpiInstance:
        \_module: work@prim_subreg_shadow (work@prim_subreg_shadow) dut.sv:6:1: , endln:24:10, parent:work@top
        |vpiParent:
        \_parameter: (work@top.u_ctrl_reg_shadowed.RESVAL), line:16:23, endln:16:29, parent:work@top.u_ctrl_reg_shadowed
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (a), line:8:19, endln:8:20, parent:struct_t
          |vpiParent:
          \_struct_typespec: (struct_t), line:7:12, endln:7:18, parent:work@top.u_ctrl_reg_shadowed.RESVAL
          |vpiName:a
          |vpiTypespec:
          \_logic_typespec: , line:8:7, endln:8:12, parent:a
            |vpiParent:
            \_typespec_member: (a), line:8:19, endln:8:20, parent:struct_t
            |vpiRange:
            \_range: , line:8:14, endln:8:17
              |vpiParent:
              \_logic_typespec: , line:8:7, endln:8:12, parent:a
              |vpiLeftRange:
              \_constant: , line:8:14, endln:8:15
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiParent:
                \_range: , line:8:14, endln:8:17
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:8:16, endln:8:17
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiParent:
                \_range: , line:8:14, endln:8:17
                |vpiConstType:9
          |vpiRefFile:dut.sv
          |vpiRefLineNo:8
          |vpiRefColumnNo:7
          |vpiRefEndLineNo:8
          |vpiRefEndColumnNo:18
        |vpiTypespecMember:
        \_typespec_member: (b), line:9:19, endln:9:20, parent:struct_t
          |vpiParent:
          \_struct_typespec: (struct_t), line:7:12, endln:7:18, parent:work@top.u_ctrl_reg_shadowed.RESVAL
          |vpiName:b
          |vpiTypespec:
          \_logic_typespec: , line:9:7, endln:9:12, parent:b
            |vpiParent:
            \_typespec_member: (b), line:9:19, endln:9:20, parent:struct_t
            |vpiRange:
            \_range: , line:9:14, endln:9:17
              |vpiParent:
              \_logic_typespec: , line:9:7, endln:9:12, parent:b
              |vpiLeftRange:
              \_constant: , line:9:14, endln:9:15
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiParent:
                \_range: , line:9:14, endln:9:17
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:9:16, endln:9:17
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiParent:
                \_range: , line:9:14, endln:9:17
                |vpiConstType:9
          |vpiRefFile:dut.sv
          |vpiRefLineNo:9
          |vpiRefColumnNo:7
          |vpiRefEndLineNo:9
          |vpiRefEndColumnNo:18
      |vpiParent:
      \_module: work@prim_subreg_shadow (work@top.u_ctrl_reg_shadowed) dut.sv:41:4: , endln:43:29, parent:work@top
      |vpiName:RESVAL
      |vpiFullName:work@top.u_ctrl_reg_shadowed.RESVAL
    |vpiParamAssign:
    \_param_assign: , line:16:23, endln:19:5, parent:work@top.u_ctrl_reg_shadowed
      |vpiParent:
      \_module: work@prim_subreg_shadow (work@top.u_ctrl_reg_shadowed) dut.sv:41:4: , endln:43:29, parent:work@top
      |vpiOverriden:1
      |vpiRhs:
      \_operation: , line:42:15, endln:42:25
        |vpiTypespec:
        \_struct_typespec: (struct_t), line:27:12, endln:27:18
          |vpiName:struct_t
          |vpiParent:
          \_operation: , line:42:15, endln:42:25
          |vpiPacked:1
          |vpiTypespecMember:
          \_typespec_member: (a), line:28:19, endln:28:20, parent:struct_t
            |vpiParent:
            \_struct_typespec: (struct_t), line:27:12, endln:27:18
            |vpiName:a
            |vpiTypespec:
            \_logic_typespec: , line:28:7, endln:28:12, parent:a
              |vpiParent:
              \_typespec_member: (a), line:28:19, endln:28:20, parent:struct_t
              |vpiRange:
              \_range: , line:28:14, endln:28:17
                |vpiParent:
                \_logic_typespec: , line:28:7, endln:28:12, parent:a
                |vpiLeftRange:
                \_constant: , line:28:14, endln:28:15
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiParent:
                  \_range: , line:28:14, endln:28:17
                  |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:28:16, endln:28:17
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiParent:
                  \_range: , line:28:14, endln:28:17
                  |vpiConstType:9
            |vpiRefFile:dut.sv
            |vpiRefLineNo:28
            |vpiRefColumnNo:7
            |vpiRefEndLineNo:28
            |vpiRefEndColumnNo:18
          |vpiTypespecMember:
          \_typespec_member: (b), line:29:19, endln:29:20, parent:struct_t
            |vpiParent:
            \_struct_typespec: (struct_t), line:27:12, endln:27:18
            |vpiName:b
            |vpiTypespec:
            \_logic_typespec: , line:29:7, endln:29:12, parent:b
              |vpiParent:
              \_typespec_member: (b), line:29:19, endln:29:20, parent:struct_t
              |vpiRange:
              \_range: , line:29:14, endln:29:17
                |vpiParent:
                \_logic_typespec: , line:29:7, endln:29:12, parent:b
                |vpiLeftRange:
                \_constant: , line:29:14, endln:29:15
                  |vpiDecompile:2
                  |vpiSize:64
                  |UINT:2
                  |vpiParent:
                  \_range: , line:29:14, endln:29:17
                  |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:29:16, endln:29:17
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiParent:
                  \_range: , line:29:14, endln:29:17
                  |vpiConstType:9
            |vpiRefFile:dut.sv
            |vpiRefLineNo:29
            |vpiRefColumnNo:7
            |vpiRefEndLineNo:29
            |vpiRefEndColumnNo:18
        |vpiParent:
        \_param_assign: , line:16:23, endln:19:5, parent:work@top.u_ctrl_reg_shadowed
        |vpiOpType:75
        |vpiFlattened:1
        |vpiOperand:
        \_constant: 
          |vpiDecompile:2'b11
          |vpiSize:2
          |BIN:11
          |vpiParent:
          \_operation: , line:42:15, endln:42:25
          |vpiConstType:3
        |vpiOperand:
        \_constant: , line:38:10, endln:38:12
          |vpiDecompile:'0
          |vpiSize:-1
          |BIN:0
          |vpiParent:
          \_operation: , line:42:15, endln:42:25
          |vpiConstType:3
      |vpiLhs:
      \_parameter: (work@top.u_ctrl_reg_shadowed.RESVAL), line:16:23, endln:16:29, parent:work@top.u_ctrl_reg_shadowed
    |vpiTypedef:
    \_enum_typespec: (enum_t), line:12:4, endln:14:13, parent:work@prim_subreg_shadow
    |vpiTypedef:
    \_struct_typespec: (struct_t), line:7:12, endln:7:18, parent:work@prim_subreg_shadow
    |vpiDefName:work@prim_subreg_shadow
    |vpiDefFile:dut.sv
    |vpiDefLineNo:6
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:26:1: , endln:44:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:26:1: , endln:44:10
    |vpiModule:
    \_module: work@prim_subreg (work@top.u_ctrl_reg_shadowed.staged_reg) dut.sv:21:4: , endln:23:20, parent:work@top.u_ctrl_reg_shadowed
      |vpiName:staged_reg
      |vpiFullName:work@top.u_ctrl_reg_shadowed.staged_reg
      |vpiVariables:
      \_int_var: (work@top.u_ctrl_reg_shadowed.staged_reg.a), line:3:8, endln:3:24, parent:work@top.u_ctrl_reg_shadowed.staged_reg
        |vpiTypespec:
        \_int_typespec: , line:3:4, endln:3:7
          |vpiSigned:1
        |vpiName:a
        |vpiFullName:work@top.u_ctrl_reg_shadowed.staged_reg.a
        |vpiVisibility:1
        |vpiExpr:
        \_operation: , line:3:12, endln:3:24
          |vpiTypespec:
          \_int_typespec: , line:3:12, endln:3:15
            |vpiSigned:1
          |vpiOpType:67
          |vpiOperand:
          \_ref_obj: (RESVAL), line:3:17, endln:3:23
            |vpiParent:
            \_operation: , line:3:12, endln:3:24
            |vpiName:RESVAL
            |vpiActual:
            \_operation: , line:22:15, endln:22:21
              |vpiTypespec:
              \_struct_typespec: (struct_t), line:27:12, endln:27:18
                |vpiName:struct_t
                |vpiParent:
                \_operation: , line:22:15, endln:22:21
                |vpiPacked:1
                |vpiTypespecMember:
                \_typespec_member: (a), line:28:19, endln:28:20, parent:struct_t
                  |vpiParent:
                  \_struct_typespec: (struct_t), line:27:12, endln:27:18
                  |vpiName:a
                  |vpiTypespec:
                  \_logic_typespec: , line:28:7, endln:28:12, parent:a
                    |vpiParent:
                    \_typespec_member: (a), line:28:19, endln:28:20, parent:struct_t
                    |vpiRange:
                    \_range: , line:28:14, endln:28:17
                      |vpiParent:
                      \_logic_typespec: , line:28:7, endln:28:12, parent:a
                      |vpiLeftRange:
                      \_constant: , line:28:14, endln:28:15
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiParent:
                        \_range: , line:28:14, endln:28:17
                        |vpiConstType:9
                      |vpiRightRange:
                      \_constant: , line:28:16, endln:28:17
                        |vpiDecompile:0
                        |vpiSize:64
                        |UINT:0
                        |vpiParent:
                        \_range: , line:28:14, endln:28:17
                        |vpiConstType:9
                  |vpiRefFile:dut.sv
                  |vpiRefLineNo:28
                  |vpiRefColumnNo:7
                  |vpiRefEndLineNo:28
                  |vpiRefEndColumnNo:18
                |vpiTypespecMember:
                \_typespec_member: (b), line:29:19, endln:29:20, parent:struct_t
                  |vpiParent:
                  \_struct_typespec: (struct_t), line:27:12, endln:27:18
                  |vpiName:b
                  |vpiTypespec:
                  \_logic_typespec: , line:29:7, endln:29:12, parent:b
                    |vpiParent:
                    \_typespec_member: (b), line:29:19, endln:29:20, parent:struct_t
                    |vpiRange:
                    \_range: , line:29:14, endln:29:17
                      |vpiParent:
                      \_logic_typespec: , line:29:7, endln:29:12, parent:b
                      |vpiLeftRange:
                      \_constant: , line:29:14, endln:29:15
                        |vpiDecompile:2
                        |vpiSize:64
                        |UINT:2
                        |vpiParent:
                        \_range: , line:29:14, endln:29:17
                        |vpiConstType:9
                      |vpiRightRange:
                      \_constant: , line:29:16, endln:29:17
                        |vpiDecompile:0
                        |vpiSize:64
                        |UINT:0
                        |vpiParent:
                        \_range: , line:29:14, endln:29:17
                        |vpiConstType:9
                  |vpiRefFile:dut.sv
                  |vpiRefLineNo:29
                  |vpiRefColumnNo:7
                  |vpiRefEndLineNo:29
                  |vpiRefEndColumnNo:18
              |vpiParent:
              \_param_assign: , line:2:26, endln:2:37, parent:work@top.u_ctrl_reg_shadowed.staged_reg
              |vpiOpType:75
              |vpiReordered:1
              |vpiFlattened:1
              |vpiOperand:
              \_constant: , line:38:10, endln:38:12
                |vpiDecompile:'0
                |vpiSize:-1
                |BIN:0
                |vpiParent:
                \_operation: , line:22:15, endln:22:21
                |vpiConstType:3
              |vpiOperand:
              \_constant: 
                |vpiDecompile:2'b11
                |vpiSize:2
                |BIN:11
                |vpiParent:
                \_operation: , line:22:15, endln:22:21
                |vpiConstType:3
        |vpiParent:
        \_module: work@prim_subreg (work@top.u_ctrl_reg_shadowed.staged_reg) dut.sv:21:4: , endln:23:20, parent:work@top.u_ctrl_reg_shadowed
      |vpiParameter:
      \_parameter: (work@top.u_ctrl_reg_shadowed.staged_reg.RESVAL), line:2:26, endln:2:32, parent:work@top.u_ctrl_reg_shadowed.staged_reg
        |BIN:0
        |vpiTypespec:
        \_logic_typespec: , line:2:14, endln:2:19, parent:work@top.u_ctrl_reg_shadowed.staged_reg.RESVAL
          |vpiParent:
          \_parameter: (work@top.u_ctrl_reg_shadowed.staged_reg.RESVAL), line:2:26, endln:2:32, parent:work@top.u_ctrl_reg_shadowed.staged_reg
          |vpiRange:
          \_range: , line:2:21, endln:2:24
            |vpiParent:
            \_logic_typespec: , line:2:14, endln:2:19, parent:work@top.u_ctrl_reg_shadowed.staged_reg.RESVAL
            |vpiLeftRange:
            \_constant: , line:2:21, endln:2:22
              |vpiDecompile:4
              |vpiSize:64
              |UINT:4
              |vpiParent:
              \_range: , line:2:21, endln:2:24
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:2:23, endln:2:24
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:2:21, endln:2:24
              |vpiConstType:9
        |vpiParent:
        \_module: work@prim_subreg (work@top.u_ctrl_reg_shadowed.staged_reg) dut.sv:21:4: , endln:23:20, parent:work@top.u_ctrl_reg_shadowed
        |vpiName:RESVAL
        |vpiFullName:work@top.u_ctrl_reg_shadowed.staged_reg.RESVAL
      |vpiParamAssign:
      \_param_assign: , line:2:26, endln:2:37, parent:work@top.u_ctrl_reg_shadowed.staged_reg
        |vpiParent:
        \_module: work@prim_subreg (work@top.u_ctrl_reg_shadowed.staged_reg) dut.sv:21:4: , endln:23:20, parent:work@top.u_ctrl_reg_shadowed
        |vpiOverriden:1
        |vpiRhs:
        \_operation: , line:22:15, endln:22:21
        |vpiLhs:
        \_parameter: (work@top.u_ctrl_reg_shadowed.staged_reg.RESVAL), line:2:26, endln:2:32, parent:work@top.u_ctrl_reg_shadowed.staged_reg
      |vpiDefName:work@prim_subreg
      |vpiDefFile:dut.sv
      |vpiDefLineNo:1
      |vpiInstance:
      \_module: work@prim_subreg_shadow (work@top.u_ctrl_reg_shadowed) dut.sv:41:4: , endln:43:29, parent:work@top
      |vpiParent:
      \_module: work@prim_subreg_shadow (work@top.u_ctrl_reg_shadowed) dut.sv:41:4: , endln:43:29, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5

