\begin{figure}[H]

\lstinputlisting[language=Verilog, xleftmargin=1.5cm, lastline=49]{design_files/addersubtractor.v}
	\caption{Verilog code for the circuit in Figure 1 (Part {\it a})}
	\label{fig:2}
\end{figure}