[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  11494       tick       2874585       1304850       1255707       2874585 
      2  11494       tick       4559950       2183805       2162171       4559950 
      3  11494       tick       4565188       2186968       2164527       4565188 
      4  11494       tick       4575209       2191431       2168028       4575209 
      5  11494       tick       4560978       2185863       2164522       4560978 
      6  11494       tick       4557681       2184312       2164763       4557681 
      7  11494       tick       4570578       2189376       2171230       4570578 
      8  11494       tick       4550001       2181481       2164933       4550001 
      9  11494       tick       4552830       2182157       2164853       4552830 
     10  11494       tick       4572018       2190630       2168369       4572018 
     11  11494       tick       4545332       2178125       2156863       4545332 
     12  11494       tick       4554428       2183532       2164193       4554428 
     13  11494       tick       4572123       2189315       2169456       4572123 
     14  11494       tick       4561505       2185642       2162825       4561505 
     15  11494       tick       4565254       2185642       2167349       4565254 
     16  11494       tick       4563041       2187238       2168564       4563041 
     17  11494       tick       4556766       2183206       2167838       4556766 
     18  11494       tick       4555412       2182199       2165706       4555412 
     19  11494       tick       4562714       2187356       2172113       4562714 
     20  11494       exit       2214166       1060402       1047737       2214166 
