

================================================================
== Vitis HLS Report for 'convolve_Pipeline_VITIS_LOOP_21_2'
================================================================
* Date:           Wed Nov  6 17:37:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_edge_detector_PL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.174 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_2  |       15|       15|         6|          5|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 5, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.09>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_phi = alloca i32 1"   --->   Operation 9 'alloca' 'p_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [convolution.cpp:14]   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w"   --->   Operation 13 'read' 'w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%w_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_6"   --->   Operation 14 'read' 'w_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%w_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_4"   --->   Operation 15 'read' 'w_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%w_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_3"   --->   Operation 16 'read' 'w_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%w_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_5"   --->   Operation 17 'read' 'w_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%w_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_1"   --->   Operation 18 'read' 'w_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%w_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_2"   --->   Operation 19 'read' 'w_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%w_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_8"   --->   Operation 20 'read' 'w_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%w_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_7"   --->   Operation 21 'read' 'w_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %i"   --->   Operation 22 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 23 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add_ln31_2_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %add_ln31_2"   --->   Operation 24 'read' 'add_ln31_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.46ns)   --->   "%store_ln14 = store i3 1, i3 %j" [convolution.cpp:14]   --->   Operation 25 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_25_3"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j_1 = load i3 %j" [convolution.cpp:21]   --->   Operation 27 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.71ns)   --->   "%icmp_ln21 = icmp_eq  i3 %j_1, i3 4" [convolution.cpp:21]   --->   Operation 28 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %VITIS_LOOP_25_3.split, void %for.inc30.exitStub" [convolution.cpp:21]   --->   Operation 29 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i3 %j_1" [convolution.cpp:21]   --->   Operation 30 'trunc' 'trunc_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i3 %j_1" [convolution.cpp:31]   --->   Operation 31 'zext' 'zext_ln31' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.71ns)   --->   "%empty_7 = add i3 %tmp, i3 7"   --->   Operation 32 'add' 'empty_7' <Predicate = (!icmp_ln21)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i3 %empty_7" [convolution.cpp:31]   --->   Operation 33 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_7, i2 0" [convolution.cpp:31]   --->   Operation 34 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.82ns)   --->   "%add_ln31_4 = add i5 %tmp_1, i5 %zext_ln31_2" [convolution.cpp:31]   --->   Operation 35 'add' 'add_ln31_4' <Predicate = (!icmp_ln21)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.82ns)   --->   "%add_ln31_5 = add i5 %add_ln31_4, i5 %zext_ln31" [convolution.cpp:31]   --->   Operation 36 'add' 'add_ln31_5' <Predicate = (!icmp_ln21)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln31_3 = zext i5 %add_ln31_5" [convolution.cpp:31]   --->   Operation 37 'zext' 'zext_ln31_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i32 %x, i64 0, i64 %zext_ln31_3" [convolution.cpp:31]   --->   Operation 38 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.62ns)   --->   "%add_ln31 = add i2 %trunc_ln21, i2 3" [convolution.cpp:31]   --->   Operation 39 'add' 'add_ln31' <Predicate = (!icmp_ln21)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln31_4 = zext i2 %add_ln31" [convolution.cpp:31]   --->   Operation 40 'zext' 'zext_ln31_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.82ns)   --->   "%add_ln31_6 = add i5 %add_ln31_4, i5 %zext_ln31_4" [convolution.cpp:31]   --->   Operation 41 'add' 'add_ln31_6' <Predicate = (!icmp_ln21)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln31_5 = zext i5 %add_ln31_6" [convolution.cpp:31]   --->   Operation 42 'zext' 'zext_ln31_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln31_5" [convolution.cpp:31]   --->   Operation 43 'getelementptr' 'x_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (0.73ns)   --->   "%a = load i5 %x_addr" [convolution.cpp:31]   --->   Operation 44 'load' 'a' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_1 : Operation 45 [2/2] (0.73ns)   --->   "%a_1 = load i5 %x_addr_1" [convolution.cpp:31]   --->   Operation 45 'load' 'a_1' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%p_phi_load = load i5 %p_phi"   --->   Operation 113 'load' 'p_phi_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %p_phi_out, i5 %p_phi_load"   --->   Operation 114 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 115 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.77>
ST_2 : Operation 46 [1/1] (0.82ns)   --->   "%add_ln31_7 = add i5 %add_ln31_2_read, i5 %zext_ln31_4" [convolution.cpp:31]   --->   Operation 46 'add' 'add_ln31_7' <Predicate = (!icmp_ln21)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln31_6 = zext i5 %add_ln31_7" [convolution.cpp:31]   --->   Operation 47 'zext' 'zext_ln31_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%x_addr_3 = getelementptr i32 %x, i64 0, i64 %zext_ln31_6" [convolution.cpp:31]   --->   Operation 48 'getelementptr' 'x_addr_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (0.73ns)   --->   "%a = load i5 %x_addr" [convolution.cpp:31]   --->   Operation 49 'load' 'a' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 50 [1/2] (0.73ns)   --->   "%a_1 = load i5 %x_addr_1" [convolution.cpp:31]   --->   Operation 50 'load' 'a_1' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 51 [1/1] (0.71ns)   --->   "%add_ln31_1 = add i3 %j_1, i3 1" [convolution.cpp:31]   --->   Operation 51 'add' 'add_ln31_1' <Predicate = (!icmp_ln21)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln31_7 = zext i3 %add_ln31_1" [convolution.cpp:31]   --->   Operation 52 'zext' 'zext_ln31_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.82ns)   --->   "%add_ln31_8 = add i5 %add_ln31_4, i5 %zext_ln31_7" [convolution.cpp:31]   --->   Operation 53 'add' 'add_ln31_8' <Predicate = (!icmp_ln21)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln31_8 = zext i5 %add_ln31_8" [convolution.cpp:31]   --->   Operation 54 'zext' 'zext_ln31_8' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%x_addr_2 = getelementptr i32 %x, i64 0, i64 %zext_ln31_8" [convolution.cpp:31]   --->   Operation 55 'getelementptr' 'x_addr_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (0.73ns)   --->   "%a_2 = load i5 %x_addr_2" [convolution.cpp:31]   --->   Operation 56 'load' 'a_2' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 57 [2/2] (0.73ns)   --->   "%a_3 = load i5 %x_addr_3" [convolution.cpp:31]   --->   Operation 57 'load' 'a_3' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 58 [1/1] (3.90ns)   --->   "%mul_ln33_3 = mul i32 %a_1, i32 %w_1_read" [convolution.cpp:33]   --->   Operation 58 'mul' 'mul_ln33_3' <Predicate = (!icmp_ln21)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (3.90ns)   --->   "%mul_ln33_8 = mul i32 %a, i32 %w_read" [convolution.cpp:33]   --->   Operation 59 'mul' 'mul_ln33_8' <Predicate = (!icmp_ln21)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.14ns)   --->   "%add_ln33 = add i32 %mul_ln33_3, i32 %mul_ln33_8" [convolution.cpp:33]   --->   Operation 60 'add' 'add_ln33' <Predicate = (!icmp_ln21)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.46ns)   --->   "%store_ln14 = store i3 %add_ln31_1, i3 %j" [convolution.cpp:14]   --->   Operation 61 'store' 'store_ln14' <Predicate = (!icmp_ln21)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 5.77>
ST_3 : Operation 62 [1/1] (0.82ns)   --->   "%add_ln31_3 = add i5 %add_ln31_2_read, i5 %zext_ln31" [convolution.cpp:31]   --->   Operation 62 'add' 'add_ln31_3' <Predicate = (!icmp_ln21)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.82ns)   --->   "%add_ln31_9 = add i5 %add_ln31_2_read, i5 %zext_ln31_7" [convolution.cpp:31]   --->   Operation 63 'add' 'add_ln31_9' <Predicate = (!icmp_ln21)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/2] (0.73ns)   --->   "%a_2 = load i5 %x_addr_2" [convolution.cpp:31]   --->   Operation 64 'load' 'a_2' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 65 [1/2] (0.73ns)   --->   "%a_3 = load i5 %x_addr_3" [convolution.cpp:31]   --->   Operation 65 'load' 'a_3' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 66 [1/1] (0.82ns)   --->   "%empty_8 = add i5 %i_read, i5 1"   --->   Operation 66 'add' 'empty_8' <Predicate = (!icmp_ln21)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_10)   --->   "%shl_ln31 = shl i5 %empty_8, i5 2" [convolution.cpp:31]   --->   Operation 67 'shl' 'shl_ln31' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.82ns) (out node of the LUT)   --->   "%add_ln31_10 = add i5 %shl_ln31, i5 %empty_8" [convolution.cpp:31]   --->   Operation 68 'add' 'add_ln31_10' <Predicate = (!icmp_ln21)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.82ns)   --->   "%add_ln31_11 = add i5 %add_ln31_10, i5 %zext_ln31_4" [convolution.cpp:31]   --->   Operation 69 'add' 'add_ln31_11' <Predicate = (!icmp_ln21)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln31_10 = zext i5 %add_ln31_11" [convolution.cpp:31]   --->   Operation 70 'zext' 'zext_ln31_10' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%x_addr_6 = getelementptr i32 %x, i64 0, i64 %zext_ln31_10" [convolution.cpp:31]   --->   Operation 71 'getelementptr' 'x_addr_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.82ns)   --->   "%add_ln31_12 = add i5 %add_ln31_10, i5 %zext_ln31" [convolution.cpp:31]   --->   Operation 72 'add' 'add_ln31_12' <Predicate = (!icmp_ln21)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln31_11 = zext i5 %add_ln31_12" [convolution.cpp:31]   --->   Operation 73 'zext' 'zext_ln31_11' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%x_addr_7 = getelementptr i32 %x, i64 0, i64 %zext_ln31_11" [convolution.cpp:31]   --->   Operation 74 'getelementptr' 'x_addr_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.82ns)   --->   "%add_ln31_13 = add i5 %add_ln31_10, i5 %zext_ln31_7" [convolution.cpp:31]   --->   Operation 75 'add' 'add_ln31_13' <Predicate = (!icmp_ln21)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [2/2] (0.73ns)   --->   "%a_6 = load i5 %x_addr_6" [convolution.cpp:31]   --->   Operation 76 'load' 'a_6' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 77 [2/2] (0.73ns)   --->   "%a_7 = load i5 %x_addr_7" [convolution.cpp:31]   --->   Operation 77 'load' 'a_7' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 78 [1/1] (3.90ns)   --->   "%mul_ln33_2 = mul i32 %a_2, i32 %w_2_read" [convolution.cpp:33]   --->   Operation 78 'mul' 'mul_ln33_2' <Predicate = (!icmp_ln21)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (3.90ns)   --->   "%mul_ln33_5 = mul i32 %a_3, i32 %w_3_read" [convolution.cpp:33]   --->   Operation 79 'mul' 'mul_ln33_5' <Predicate = (!icmp_ln21)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (1.14ns)   --->   "%add_ln33_1 = add i32 %mul_ln33_2, i32 %mul_ln33_5" [convolution.cpp:33]   --->   Operation 80 'add' 'add_ln33_1' <Predicate = (!icmp_ln21)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln0 = store i5 %empty_8, i5 %p_phi"   --->   Operation 81 'store' 'store_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.63>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i5 %add_ln31_3" [convolution.cpp:31]   --->   Operation 82 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%x_addr_4 = getelementptr i32 %x, i64 0, i64 %zext_ln31_1" [convolution.cpp:31]   --->   Operation 83 'getelementptr' 'x_addr_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (0.73ns)   --->   "%a_4 = load i5 %x_addr_4" [convolution.cpp:31]   --->   Operation 84 'load' 'a_4' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln31_12 = zext i5 %add_ln31_13" [convolution.cpp:31]   --->   Operation 85 'zext' 'zext_ln31_12' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%x_addr_8 = getelementptr i32 %x, i64 0, i64 %zext_ln31_12" [convolution.cpp:31]   --->   Operation 86 'getelementptr' 'x_addr_8' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 87 [1/2] (0.73ns)   --->   "%a_6 = load i5 %x_addr_6" [convolution.cpp:31]   --->   Operation 87 'load' 'a_6' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 88 [1/2] (0.73ns)   --->   "%a_7 = load i5 %x_addr_7" [convolution.cpp:31]   --->   Operation 88 'load' 'a_7' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 89 [2/2] (0.73ns)   --->   "%a_8 = load i5 %x_addr_8" [convolution.cpp:31]   --->   Operation 89 'load' 'a_8' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 90 [1/1] (3.90ns)   --->   "%mul_ln33 = mul i32 %a_7, i32 %w_7_read" [convolution.cpp:33]   --->   Operation 90 'mul' 'mul_ln33' <Predicate = (!icmp_ln21)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (3.90ns)   --->   "%mul_ln33_7 = mul i32 %a_6, i32 %w_6_read" [convolution.cpp:33]   --->   Operation 91 'mul' 'mul_ln33_7' <Predicate = (!icmp_ln21)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.53>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln31_9 = zext i5 %add_ln31_9" [convolution.cpp:31]   --->   Operation 92 'zext' 'zext_ln31_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%x_addr_5 = getelementptr i32 %x, i64 0, i64 %zext_ln31_9" [convolution.cpp:31]   --->   Operation 93 'getelementptr' 'x_addr_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 94 [1/2] (0.73ns)   --->   "%a_4 = load i5 %x_addr_4" [convolution.cpp:31]   --->   Operation 94 'load' 'a_4' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 95 [2/2] (0.73ns)   --->   "%a_5 = load i5 %x_addr_5" [convolution.cpp:31]   --->   Operation 95 'load' 'a_5' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 96 [1/2] (0.73ns)   --->   "%a_8 = load i5 %x_addr_8" [convolution.cpp:31]   --->   Operation 96 'load' 'a_8' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 97 [1/1] (3.90ns)   --->   "%mul_ln33_1 = mul i32 %a_8, i32 %w_8_read" [convolution.cpp:33]   --->   Operation 97 'mul' 'mul_ln33_1' <Predicate = (!icmp_ln21)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (3.90ns)   --->   "%mul_ln33_6 = mul i32 %a_4, i32 %w_4_read" [convolution.cpp:33]   --->   Operation 98 'mul' 'mul_ln33_6' <Predicate = (!icmp_ln21)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_4 = add i32 %mul_ln33, i32 %mul_ln33_1" [convolution.cpp:33]   --->   Operation 99 'add' 'add_ln33_4' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 100 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln33_5 = add i32 %add_ln33_4, i32 %mul_ln33_7" [convolution.cpp:33]   --->   Operation 100 'add' 'add_ln33_5' <Predicate = (!icmp_ln21)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 7.17>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln31_1" [convolution.cpp:36]   --->   Operation 101 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [convolution.cpp:14]   --->   Operation 102 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [convolution.cpp:14]   --->   Operation 103 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [convolution.cpp:21]   --->   Operation 104 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/2] (0.73ns)   --->   "%a_5 = load i5 %x_addr_5" [convolution.cpp:31]   --->   Operation 105 'load' 'a_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 106 [1/1] (3.90ns)   --->   "%mul_ln33_4 = mul i32 %a_5, i32 %w_5_read" [convolution.cpp:33]   --->   Operation 106 'mul' 'mul_ln33_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_2 = add i32 %add_ln33_1, i32 %add_ln33" [convolution.cpp:33]   --->   Operation 107 'add' 'add_ln33_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_3 = add i32 %mul_ln33_6, i32 %mul_ln33_4" [convolution.cpp:33]   --->   Operation 108 'add' 'add_ln33_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 109 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln33_6 = add i32 %add_ln33_5, i32 %add_ln33_3" [convolution.cpp:33]   --->   Operation 109 'add' 'add_ln33_6' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 110 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%sum = add i32 %add_ln33_6, i32 %add_ln33_2" [convolution.cpp:33]   --->   Operation 110 'add' 'sum' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 111 [1/1] (0.73ns)   --->   "%store_ln36 = store i32 %sum, i5 %output_r_addr" [convolution.cpp:36]   --->   Operation 111 'store' 'store_ln36' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln21 = br void %VITIS_LOOP_25_3" [convolution.cpp:21]   --->   Operation 112 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln31_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_phi_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_phi                  (alloca           ) [ 0111000]
j                      (alloca           ) [ 0110000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
w_read                 (read             ) [ 0010000]
w_6_read               (read             ) [ 0011100]
w_4_read               (read             ) [ 0011110]
w_3_read               (read             ) [ 0011000]
w_5_read               (read             ) [ 0111111]
w_1_read               (read             ) [ 0010000]
w_2_read               (read             ) [ 0011000]
w_8_read               (read             ) [ 0011110]
w_7_read               (read             ) [ 0011100]
i_read                 (read             ) [ 0011000]
tmp                    (read             ) [ 0000000]
add_ln31_2_read        (read             ) [ 0011000]
store_ln14             (store            ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
j_1                    (load             ) [ 0010000]
icmp_ln21              (icmp             ) [ 0111110]
br_ln21                (br               ) [ 0000000]
trunc_ln21             (trunc            ) [ 0000000]
zext_ln31              (zext             ) [ 0011000]
empty_7                (add              ) [ 0000000]
zext_ln31_2            (zext             ) [ 0000000]
tmp_1                  (bitconcatenate   ) [ 0000000]
add_ln31_4             (add              ) [ 0010000]
add_ln31_5             (add              ) [ 0000000]
zext_ln31_3            (zext             ) [ 0000000]
x_addr_1               (getelementptr    ) [ 0010000]
add_ln31               (add              ) [ 0000000]
zext_ln31_4            (zext             ) [ 0011000]
add_ln31_6             (add              ) [ 0000000]
zext_ln31_5            (zext             ) [ 0000000]
x_addr                 (getelementptr    ) [ 0010000]
add_ln31_7             (add              ) [ 0000000]
zext_ln31_6            (zext             ) [ 0000000]
x_addr_3               (getelementptr    ) [ 0001000]
a                      (load             ) [ 0000000]
a_1                    (load             ) [ 0000000]
add_ln31_1             (add              ) [ 0000000]
zext_ln31_7            (zext             ) [ 0001000]
add_ln31_8             (add              ) [ 0000000]
zext_ln31_8            (zext             ) [ 0000000]
x_addr_2               (getelementptr    ) [ 0001000]
mul_ln33_3             (mul              ) [ 0000000]
mul_ln33_8             (mul              ) [ 0000000]
add_ln33               (add              ) [ 0101111]
store_ln14             (store            ) [ 0000000]
add_ln31_3             (add              ) [ 0000100]
add_ln31_9             (add              ) [ 0000110]
a_2                    (load             ) [ 0000000]
a_3                    (load             ) [ 0000000]
empty_8                (add              ) [ 0000000]
shl_ln31               (shl              ) [ 0000000]
add_ln31_10            (add              ) [ 0000000]
add_ln31_11            (add              ) [ 0000000]
zext_ln31_10           (zext             ) [ 0000000]
x_addr_6               (getelementptr    ) [ 0000100]
add_ln31_12            (add              ) [ 0000000]
zext_ln31_11           (zext             ) [ 0000000]
x_addr_7               (getelementptr    ) [ 0000100]
add_ln31_13            (add              ) [ 0000100]
mul_ln33_2             (mul              ) [ 0000000]
mul_ln33_5             (mul              ) [ 0000000]
add_ln33_1             (add              ) [ 0100111]
store_ln0              (store            ) [ 0000000]
zext_ln31_1            (zext             ) [ 0100011]
x_addr_4               (getelementptr    ) [ 0000010]
zext_ln31_12           (zext             ) [ 0000000]
x_addr_8               (getelementptr    ) [ 0000010]
a_6                    (load             ) [ 0000000]
a_7                    (load             ) [ 0000000]
mul_ln33               (mul              ) [ 0000010]
mul_ln33_7             (mul              ) [ 0000010]
zext_ln31_9            (zext             ) [ 0000000]
x_addr_5               (getelementptr    ) [ 0100001]
a_4                    (load             ) [ 0000000]
a_8                    (load             ) [ 0000000]
mul_ln33_1             (mul              ) [ 0000000]
mul_ln33_6             (mul              ) [ 0100001]
add_ln33_4             (add              ) [ 0000000]
add_ln33_5             (add              ) [ 0100001]
output_r_addr          (getelementptr    ) [ 0000000]
specpipeline_ln14      (specpipeline     ) [ 0000000]
speclooptripcount_ln14 (speclooptripcount) [ 0000000]
specloopname_ln21      (specloopname     ) [ 0000000]
a_5                    (load             ) [ 0000000]
mul_ln33_4             (mul              ) [ 0000000]
add_ln33_2             (add              ) [ 0000000]
add_ln33_3             (add              ) [ 0000000]
add_ln33_6             (add              ) [ 0000000]
sum                    (add              ) [ 0000000]
store_ln36             (store            ) [ 0000000]
br_ln21                (br               ) [ 0000000]
p_phi_load             (load             ) [ 0000000]
write_ln0              (write            ) [ 0000000]
ret_ln0                (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln31_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln31_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w_7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w_8">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="w_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="w_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="w_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="w_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="w_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="w">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_phi_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_phi_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i5P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="p_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_phi/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="j_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="w_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="w_6_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_6_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="w_4_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_4_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="w_3_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_3_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="w_5_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_5_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="w_1_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_1_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="w_2_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_2_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="w_8_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_8_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="w_7_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_7_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="0" index="1" bw="5" slack="0"/>
<pin id="143" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="0" index="1" bw="3" slack="0"/>
<pin id="149" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln31_2_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="0"/>
<pin id="154" dir="0" index="1" bw="5" slack="0"/>
<pin id="155" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln31_2_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln0_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="5" slack="0"/>
<pin id="161" dir="0" index="2" bw="5" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="x_addr_1_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="x_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="0"/>
<pin id="184" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="185" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="186" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="32" slack="0"/>
<pin id="187" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a/1 a_1/1 a_2/2 a_3/2 a_6/3 a_7/3 a_4/4 a_8/4 a_5/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="x_addr_3_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="5" slack="0"/>
<pin id="194" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_3/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="x_addr_2_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="5" slack="0"/>
<pin id="201" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_2/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="x_addr_6_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="5" slack="0"/>
<pin id="210" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_6/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="x_addr_7_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="5" slack="0"/>
<pin id="217" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_7/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="x_addr_4_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="5" slack="0"/>
<pin id="226" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_4/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="x_addr_8_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="5" slack="0"/>
<pin id="234" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_8/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="x_addr_5_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="5" slack="0"/>
<pin id="242" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_5/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="output_r_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="5" slack="2"/>
<pin id="250" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln36_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="1"/>
<pin id="262" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln33_3/2 mul_ln33_2/3 mul_ln33/4 mul_ln33_1/5 mul_ln33_4/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="1"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln33_8/2 mul_ln33_5/3 mul_ln33_7/4 mul_ln33_6/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/2 add_ln33_1/3 "/>
</bind>
</comp>

<comp id="277" class="1005" name="reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln33_7 mul_ln33_6 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln14_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="3" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="j_1_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln21_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="0"/>
<pin id="291" dir="0" index="1" bw="3" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="trunc_ln21_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="0"/>
<pin id="297" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln31_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="3" slack="0"/>
<pin id="301" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="empty_7_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_7/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln31_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="0"/>
<pin id="311" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_2/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="0"/>
<pin id="315" dir="0" index="1" bw="3" slack="0"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln31_4_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="0" index="1" bw="3" slack="0"/>
<pin id="324" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_4/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln31_5_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="0" index="1" bw="3" slack="0"/>
<pin id="330" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_5/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln31_3_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_3/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln31_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln31_4_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_4/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln31_6_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="0"/>
<pin id="350" dir="0" index="1" bw="2" slack="0"/>
<pin id="351" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_6/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln31_5_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_5/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln31_7_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="1"/>
<pin id="361" dir="0" index="1" bw="2" slack="1"/>
<pin id="362" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_7/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln31_6_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="0"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_6/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln31_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="1"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln31_7_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="3" slack="0"/>
<pin id="375" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_7/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln31_8_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="1"/>
<pin id="379" dir="0" index="1" bw="3" slack="0"/>
<pin id="380" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_8/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln31_8_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="5" slack="0"/>
<pin id="384" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_8/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln14_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="0"/>
<pin id="389" dir="0" index="1" bw="3" slack="1"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln31_3_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="2"/>
<pin id="394" dir="0" index="1" bw="3" slack="2"/>
<pin id="395" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_3/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln31_9_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="5" slack="2"/>
<pin id="398" dir="0" index="1" bw="3" slack="1"/>
<pin id="399" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_9/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="empty_8_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="5" slack="2"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_8/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="shl_ln31_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="5" slack="0"/>
<pin id="407" dir="0" index="1" bw="3" slack="0"/>
<pin id="408" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln31/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln31_10_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="5" slack="0"/>
<pin id="413" dir="0" index="1" bw="5" slack="0"/>
<pin id="414" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_10/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln31_11_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="0" index="1" bw="2" slack="2"/>
<pin id="420" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_11/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln31_10_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="5" slack="0"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_10/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln31_12_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="0"/>
<pin id="429" dir="0" index="1" bw="3" slack="2"/>
<pin id="430" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_12/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln31_11_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="0"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_11/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="add_ln31_13_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="0"/>
<pin id="439" dir="0" index="1" bw="3" slack="1"/>
<pin id="440" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_13/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln0_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="5" slack="0"/>
<pin id="444" dir="0" index="1" bw="5" slack="2"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln31_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="5" slack="1"/>
<pin id="449" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln31_12_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="1"/>
<pin id="453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_12/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln31_9_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="2"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_9/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln33_4_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="1"/>
<pin id="461" dir="0" index="1" bw="32" slack="0"/>
<pin id="462" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_4/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln33_5_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="1"/>
<pin id="467" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_5/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln33_2_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="3"/>
<pin id="472" dir="0" index="1" bw="32" slack="4"/>
<pin id="473" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_2/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln33_3_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_3/6 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln33_6_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_6/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="sum_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="p_phi_load_load_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="5" slack="0"/>
<pin id="494" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_phi_load/1 "/>
</bind>
</comp>

<comp id="496" class="1005" name="p_phi_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="5" slack="0"/>
<pin id="498" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="p_phi "/>
</bind>
</comp>

<comp id="502" class="1005" name="j_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="3" slack="0"/>
<pin id="504" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="509" class="1005" name="w_read_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="1"/>
<pin id="511" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_read "/>
</bind>
</comp>

<comp id="514" class="1005" name="w_6_read_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="3"/>
<pin id="516" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="w_6_read "/>
</bind>
</comp>

<comp id="519" class="1005" name="w_4_read_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="4"/>
<pin id="521" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="w_4_read "/>
</bind>
</comp>

<comp id="524" class="1005" name="w_3_read_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="2"/>
<pin id="526" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="w_3_read "/>
</bind>
</comp>

<comp id="529" class="1005" name="w_5_read_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="5"/>
<pin id="531" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="w_5_read "/>
</bind>
</comp>

<comp id="534" class="1005" name="w_1_read_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_1_read "/>
</bind>
</comp>

<comp id="539" class="1005" name="w_2_read_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="2"/>
<pin id="541" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="w_2_read "/>
</bind>
</comp>

<comp id="544" class="1005" name="w_8_read_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="4"/>
<pin id="546" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="w_8_read "/>
</bind>
</comp>

<comp id="549" class="1005" name="w_7_read_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="3"/>
<pin id="551" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="w_7_read "/>
</bind>
</comp>

<comp id="554" class="1005" name="i_read_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="5" slack="2"/>
<pin id="556" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="i_read "/>
</bind>
</comp>

<comp id="559" class="1005" name="add_ln31_2_read_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="5" slack="1"/>
<pin id="561" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln31_2_read "/>
</bind>
</comp>

<comp id="566" class="1005" name="j_1_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="3" slack="1"/>
<pin id="568" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="571" class="1005" name="icmp_ln21_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="1"/>
<pin id="573" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="575" class="1005" name="zext_ln31_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="5" slack="2"/>
<pin id="577" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="581" class="1005" name="add_ln31_4_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="5" slack="1"/>
<pin id="583" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln31_4 "/>
</bind>
</comp>

<comp id="586" class="1005" name="x_addr_1_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="5" slack="1"/>
<pin id="588" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_1 "/>
</bind>
</comp>

<comp id="591" class="1005" name="zext_ln31_4_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="5" slack="1"/>
<pin id="593" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31_4 "/>
</bind>
</comp>

<comp id="597" class="1005" name="x_addr_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="5" slack="1"/>
<pin id="599" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="602" class="1005" name="x_addr_3_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="5" slack="1"/>
<pin id="604" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_3 "/>
</bind>
</comp>

<comp id="607" class="1005" name="zext_ln31_7_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="5" slack="1"/>
<pin id="609" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31_7 "/>
</bind>
</comp>

<comp id="613" class="1005" name="x_addr_2_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="5" slack="1"/>
<pin id="615" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_2 "/>
</bind>
</comp>

<comp id="618" class="1005" name="add_ln33_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="4"/>
<pin id="620" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="623" class="1005" name="add_ln31_3_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="5" slack="1"/>
<pin id="625" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln31_3 "/>
</bind>
</comp>

<comp id="628" class="1005" name="add_ln31_9_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="5" slack="2"/>
<pin id="630" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="add_ln31_9 "/>
</bind>
</comp>

<comp id="633" class="1005" name="x_addr_6_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="5" slack="1"/>
<pin id="635" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_6 "/>
</bind>
</comp>

<comp id="638" class="1005" name="x_addr_7_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="5" slack="1"/>
<pin id="640" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_7 "/>
</bind>
</comp>

<comp id="643" class="1005" name="add_ln31_13_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="5" slack="1"/>
<pin id="645" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln31_13 "/>
</bind>
</comp>

<comp id="648" class="1005" name="add_ln33_1_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="3"/>
<pin id="650" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln33_1 "/>
</bind>
</comp>

<comp id="653" class="1005" name="zext_ln31_1_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="64" slack="2"/>
<pin id="655" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln31_1 "/>
</bind>
</comp>

<comp id="658" class="1005" name="x_addr_4_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="5" slack="1"/>
<pin id="660" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_4 "/>
</bind>
</comp>

<comp id="663" class="1005" name="x_addr_8_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="5" slack="1"/>
<pin id="665" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_8 "/>
</bind>
</comp>

<comp id="668" class="1005" name="mul_ln33_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="1"/>
<pin id="670" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln33 "/>
</bind>
</comp>

<comp id="673" class="1005" name="x_addr_5_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="5" slack="1"/>
<pin id="675" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_5 "/>
</bind>
</comp>

<comp id="678" class="1005" name="add_ln33_5_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="30" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="42" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="26" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="42" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="42" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="42" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="42" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="42" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="42" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="42" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="42" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="44" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="46" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="76" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="28" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="58" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="58" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="188"><net_src comp="172" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="189"><net_src comp="165" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="58" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="2" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="58" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="197" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="205"><net_src comp="190" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="211"><net_src comp="2" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="58" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="2" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="58" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="206" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="221"><net_src comp="213" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="227"><net_src comp="2" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="58" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="222" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="235"><net_src comp="2" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="58" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="230" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="243"><net_src comp="2" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="58" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="238" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="251"><net_src comp="4" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="58" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="179" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="179" pin="7"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="179" pin="7"/><net_sink comp="259" pin=0"/></net>

<net id="270"><net_src comp="179" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="259" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="264" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="264" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="48" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="293"><net_src comp="286" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="50" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="286" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="286" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="146" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="52" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="54" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="303" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="56" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="325"><net_src comp="313" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="309" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="299" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="342"><net_src comp="295" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="60" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="321" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="344" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="366"><net_src comp="359" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="372"><net_src comp="48" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="368" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="377" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="391"><net_src comp="368" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="404"><net_src comp="62" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="400" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="64" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="400" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="411" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="417" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="431"><net_src comp="411" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="427" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="441"><net_src comp="411" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="400" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="447" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="454"><net_src comp="451" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="458"><net_src comp="455" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="463"><net_src comp="259" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="459" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="277" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="478"><net_src comp="277" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="259" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="474" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="480" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="470" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="491"><net_src comp="485" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="495"><net_src comp="492" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="499"><net_src comp="78" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="505"><net_src comp="82" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="508"><net_src comp="502" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="512"><net_src comp="86" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="517"><net_src comp="92" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="522"><net_src comp="98" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="527"><net_src comp="104" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="532"><net_src comp="110" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="537"><net_src comp="116" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="542"><net_src comp="122" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="547"><net_src comp="128" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="552"><net_src comp="134" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="557"><net_src comp="140" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="562"><net_src comp="152" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="565"><net_src comp="559" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="569"><net_src comp="286" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="574"><net_src comp="289" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="299" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="584"><net_src comp="321" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="589"><net_src comp="165" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="594"><net_src comp="344" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="600"><net_src comp="172" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="605"><net_src comp="190" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="610"><net_src comp="373" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="616"><net_src comp="197" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="621"><net_src comp="271" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="626"><net_src comp="392" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="631"><net_src comp="396" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="636"><net_src comp="206" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="641"><net_src comp="213" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="646"><net_src comp="437" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="651"><net_src comp="271" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="656"><net_src comp="447" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="661"><net_src comp="222" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="666"><net_src comp="230" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="671"><net_src comp="259" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="676"><net_src comp="238" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="681"><net_src comp="464" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="480" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {6 }
	Port: p_phi_out | {1 }
 - Input state : 
	Port: convolve_Pipeline_VITIS_LOOP_21_2 : add_ln31_2 | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_21_2 : x | {1 2 3 4 5 6 }
	Port: convolve_Pipeline_VITIS_LOOP_21_2 : empty | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_21_2 : i | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_21_2 : w_7 | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_21_2 : w_8 | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_21_2 : w_2 | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_21_2 : w_1 | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_21_2 : w_5 | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_21_2 : w_3 | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_21_2 : w_4 | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_21_2 : w_6 | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_21_2 : w | {1 }
  - Chain level:
	State 1
		store_ln14 : 1
		j_1 : 1
		icmp_ln21 : 2
		br_ln21 : 3
		trunc_ln21 : 2
		zext_ln31 : 2
		zext_ln31_2 : 1
		tmp_1 : 1
		add_ln31_4 : 2
		add_ln31_5 : 3
		zext_ln31_3 : 4
		x_addr_1 : 5
		add_ln31 : 3
		zext_ln31_4 : 4
		add_ln31_6 : 5
		zext_ln31_5 : 6
		x_addr : 7
		a : 8
		a_1 : 6
		p_phi_load : 1
		write_ln0 : 2
	State 2
		zext_ln31_6 : 1
		x_addr_3 : 2
		zext_ln31_7 : 1
		add_ln31_8 : 2
		zext_ln31_8 : 3
		x_addr_2 : 4
		a_2 : 5
		a_3 : 3
		mul_ln33_3 : 1
		mul_ln33_8 : 1
		add_ln33 : 2
		store_ln14 : 1
	State 3
		shl_ln31 : 1
		add_ln31_10 : 1
		add_ln31_11 : 2
		zext_ln31_10 : 3
		x_addr_6 : 4
		add_ln31_12 : 2
		zext_ln31_11 : 3
		x_addr_7 : 4
		add_ln31_13 : 2
		a_6 : 5
		a_7 : 5
		mul_ln33_2 : 1
		mul_ln33_5 : 1
		add_ln33_1 : 2
		store_ln0 : 1
	State 4
		x_addr_4 : 1
		a_4 : 2
		x_addr_8 : 1
		a_8 : 2
		mul_ln33 : 1
		mul_ln33_7 : 1
	State 5
		x_addr_5 : 1
		a_5 : 2
		mul_ln33_1 : 1
		mul_ln33_6 : 1
		add_ln33_4 : 2
		add_ln33_5 : 3
	State 6
		mul_ln33_4 : 1
		add_ln33_3 : 2
		add_ln33_6 : 3
		sum : 4
		store_ln36 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_271         |    0    |    0    |    39   |
|          |        empty_7_fu_303       |    0    |    0    |    10   |
|          |      add_ln31_4_fu_321      |    0    |    0    |    12   |
|          |      add_ln31_5_fu_327      |    0    |    0    |    12   |
|          |       add_ln31_fu_338       |    0    |    0    |    9    |
|          |      add_ln31_6_fu_348      |    0    |    0    |    12   |
|          |      add_ln31_7_fu_359      |    0    |    0    |    12   |
|          |      add_ln31_1_fu_368      |    0    |    0    |    10   |
|          |      add_ln31_8_fu_377      |    0    |    0    |    12   |
|          |      add_ln31_3_fu_392      |    0    |    0    |    12   |
|    add   |      add_ln31_9_fu_396      |    0    |    0    |    12   |
|          |        empty_8_fu_400       |    0    |    0    |    12   |
|          |      add_ln31_10_fu_411     |    0    |    0    |    12   |
|          |      add_ln31_11_fu_417     |    0    |    0    |    12   |
|          |      add_ln31_12_fu_427     |    0    |    0    |    12   |
|          |      add_ln31_13_fu_437     |    0    |    0    |    12   |
|          |      add_ln33_4_fu_459      |    0    |    0    |    32   |
|          |      add_ln33_5_fu_464      |    0    |    0    |    32   |
|          |      add_ln33_2_fu_470      |    0    |    0    |    32   |
|          |      add_ln33_3_fu_474      |    0    |    0    |    32   |
|          |      add_ln33_6_fu_480      |    0    |    0    |    32   |
|          |          sum_fu_485         |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_259         |    3    |    0    |    20   |
|          |          grp_fu_264         |    3    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln21_fu_289      |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|          |      w_read_read_fu_86      |    0    |    0    |    0    |
|          |     w_6_read_read_fu_92     |    0    |    0    |    0    |
|          |     w_4_read_read_fu_98     |    0    |    0    |    0    |
|          |     w_3_read_read_fu_104    |    0    |    0    |    0    |
|          |     w_5_read_read_fu_110    |    0    |    0    |    0    |
|   read   |     w_1_read_read_fu_116    |    0    |    0    |    0    |
|          |     w_2_read_read_fu_122    |    0    |    0    |    0    |
|          |     w_8_read_read_fu_128    |    0    |    0    |    0    |
|          |     w_7_read_read_fu_134    |    0    |    0    |    0    |
|          |      i_read_read_fu_140     |    0    |    0    |    0    |
|          |       tmp_read_fu_146       |    0    |    0    |    0    |
|          | add_ln31_2_read_read_fu_152 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_158   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln21_fu_295      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_ln31_fu_299      |    0    |    0    |    0    |
|          |      zext_ln31_2_fu_309     |    0    |    0    |    0    |
|          |      zext_ln31_3_fu_333     |    0    |    0    |    0    |
|          |      zext_ln31_4_fu_344     |    0    |    0    |    0    |
|          |      zext_ln31_5_fu_354     |    0    |    0    |    0    |
|          |      zext_ln31_6_fu_363     |    0    |    0    |    0    |
|   zext   |      zext_ln31_7_fu_373     |    0    |    0    |    0    |
|          |      zext_ln31_8_fu_382     |    0    |    0    |    0    |
|          |     zext_ln31_10_fu_422     |    0    |    0    |    0    |
|          |     zext_ln31_11_fu_432     |    0    |    0    |    0    |
|          |      zext_ln31_1_fu_447     |    0    |    0    |    0    |
|          |     zext_ln31_12_fu_451     |    0    |    0    |    0    |
|          |      zext_ln31_9_fu_455     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_1_fu_313        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    shl   |       shl_ln31_fu_405       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    6    |    0    |   454   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln31_13_reg_643  |    5   |
|add_ln31_2_read_reg_559|    5   |
|   add_ln31_3_reg_623  |    5   |
|   add_ln31_4_reg_581  |    5   |
|   add_ln31_9_reg_628  |    5   |
|   add_ln33_1_reg_648  |   32   |
|   add_ln33_5_reg_678  |   32   |
|    add_ln33_reg_618   |   32   |
|     i_read_reg_554    |    5   |
|   icmp_ln21_reg_571   |    1   |
|      j_1_reg_566      |    3   |
|       j_reg_502       |    3   |
|    mul_ln33_reg_668   |   32   |
|     p_phi_reg_496     |    5   |
|        reg_277        |   32   |
|    w_1_read_reg_534   |   32   |
|    w_2_read_reg_539   |   32   |
|    w_3_read_reg_524   |   32   |
|    w_4_read_reg_519   |   32   |
|    w_5_read_reg_529   |   32   |
|    w_6_read_reg_514   |   32   |
|    w_7_read_reg_549   |   32   |
|    w_8_read_reg_544   |   32   |
|     w_read_reg_509    |   32   |
|    x_addr_1_reg_586   |    5   |
|    x_addr_2_reg_613   |    5   |
|    x_addr_3_reg_602   |    5   |
|    x_addr_4_reg_658   |    5   |
|    x_addr_5_reg_673   |    5   |
|    x_addr_6_reg_633   |    5   |
|    x_addr_7_reg_638   |    5   |
|    x_addr_8_reg_663   |    5   |
|     x_addr_reg_597    |    5   |
|  zext_ln31_1_reg_653  |   64   |
|  zext_ln31_4_reg_591  |    5   |
|  zext_ln31_7_reg_607  |    5   |
|   zext_ln31_reg_575   |    5   |
+-----------------------+--------+
|         Total         |   614  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_179 |  p0  |  10  |   5  |   50   ||    54   |
| grp_access_fu_179 |  p2  |   8  |   0  |    0   ||    43   |
|     grp_fu_259    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_259    |  p1  |   5  |  32  |   160  ||    26   |
|     grp_fu_264    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_264    |  p1  |   4  |  32  |   128  ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   466  || 3.51857 ||   161   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   454  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   161  |
|  Register |    -   |    -   |   614  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    3   |   614  |   615  |
+-----------+--------+--------+--------+--------+
