# Placeholder for MIC-1 Architecture Diagram

This is a placeholder for the main architecture diagram.
The actual image should show:
- Complete MIC-1 data path
- All 9 registers (MAR, MDR, PC, SP, LV, CPP, TOS, OPC, H)  
- 32-bit ALU in the center
- Shifter unit
- Three buses (A-bus, B-bus, C-bus)
- Control unit with microprogram
- Connections between all components

Refer to IMAGE_GUIDE.md for detailed specifications.
