|Cyclops
IF_clk => IF_clk.IN17
FX2_FD[0] <> async_usb:usb1.port2
FX2_FD[1] <> async_usb:usb1.port2
FX2_FD[2] <> async_usb:usb1.port2
FX2_FD[3] <> async_usb:usb1.port2
FX2_FD[4] <> async_usb:usb1.port2
FX2_FD[5] <> async_usb:usb1.port2
FX2_FD[6] <> async_usb:usb1.port2
FX2_FD[7] <> async_usb:usb1.port2
FX2_FD[8] <> async_usb:usb1.port2
FX2_FD[9] <> async_usb:usb1.port2
FX2_FD[10] <> async_usb:usb1.port2
FX2_FD[11] <> async_usb:usb1.port2
FX2_FD[12] <> async_usb:usb1.port2
FX2_FD[13] <> async_usb:usb1.port2
FX2_FD[14] <> async_usb:usb1.port2
FX2_FD[15] <> async_usb:usb1.port2
FLAGA => FLAGA.IN1
FLAGB => FLAGB.IN2
FLAGC => FLAGC.IN1
SLWR <= async_usb:usb1.port6
SLRD <= async_usb:usb1.port7
SLOE <= async_usb:usb1.port8
PKEND <= async_usb:usb1.port9
FIFO_ADR[0] <= async_usb:usb1.port10
FIFO_ADR[1] <= async_usb:usb1.port10
DOUT => ~NO_FANOUT~
A12 => A12.IN1
C15 <= <GND>
C17 <= <GND>
C21 <= sp_rcv_ctrl:SPC.trigger
C23 => C23.IN1
C24 <= NWire_xmit:M_LRAudio.dout
DEBUG_LED0 <= led_blinker:BLINK_D1.port2
DEBUG_LED1 <= IF_conf[1].DB_MAX_OUTPUT_PORT_TYPE
DEBUG_LED2 <= IF_xmit_data[58].DB_MAX_OUTPUT_PORT_TYPE
DEBUG_LED3 <= led_blinker:BLINK_D4.port2
CC <= NWire_xmit:CCxmit.dout
MDOUT => MDOUT.IN1
ADF4112_SPI_clock <= ADF4112_SPI:ADF4112.SPI_clock
ADF4112_SPI_data <= ADF4112_SPI:ADF4112.SPI_data
LE1 <= LE1.DB_MAX_OUTPUT_PORT_TYPE
LE2 <= LE2.DB_MAX_OUTPUT_PORT_TYPE
FX2_PE1 <= SDOBACK.DB_MAX_OUTPUT_PORT_TYPE
SDOBACK => FX2_PE1.DATAIN


|Cyclops|clkmult3:cm3
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|Cyclops|clkmult3:cm3|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Cyclops|NWire_rcv:M_IQ
irst => DBrise_cnt.OUTPUTSELECT
irst => DBrise_cnt.OUTPUTSELECT
irst => DBrise_cnt.OUTPUTSELECT
irst => DBrise_cnt.OUTPUTSELECT
irst => DBrise_cnt.OUTPUTSELECT
irst => DBrise_cnt.OUTPUTSELECT
irst => d3.OUTPUTSELECT
irst => d2.OUTPUTSELECT
irst => d1.OUTPUTSELECT
irst => d0.OUTPUTSELECT
irst => DBrise.OUTPUTSELECT
irst => tb_cnt.OUTPUTSELECT
irst => tb_cnt.OUTPUTSELECT
irst => tb_cnt.OUTPUTSELECT
irst => tb_cnt.OUTPUTSELECT
irst => tb_cnt.OUTPUTSELECT
irst => tb_cnt.OUTPUTSELECT
irst => tb_cnt.OUTPUTSELECT
irst => tb_cnt.OUTPUTSELECT
irst => tb_cnt.OUTPUTSELECT
irst => tb_cnt.OUTPUTSELECT
irst => tb_cnt.OUTPUTSELECT
irst => tb_cnt.OUTPUTSELECT
irst => tb_cnt.OUTPUTSELECT
irst => tb_cnt.OUTPUTSELECT
irst => tb_width.OUTPUTSELECT
irst => tb_width.OUTPUTSELECT
irst => tb_width.OUTPUTSELECT
irst => tb_width.OUTPUTSELECT
irst => tb_width.OUTPUTSELECT
irst => tb_width.OUTPUTSELECT
irst => tb_width.OUTPUTSELECT
irst => tb_width.OUTPUTSELECT
irst => tb_width.OUTPUTSELECT
irst => tb_width.OUTPUTSELECT
irst => tb_width.OUTPUTSELECT
irst => tb_width.OUTPUTSELECT
irst => tb_width.OUTPUTSELECT
irst => tb_width.OUTPUTSELECT
irst => pass.OUTPUTSELECT
irst => pass.OUTPUTSELECT
irst => pass.OUTPUTSELECT
irst => pass.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => TB_state.OUTPUTSELECT
irst => TB_state.OUTPUTSELECT
irst => TB_state.OUTPUTSELECT
irst => TB_state.OUTPUTSELECT
irst => TB_state.OUTPUTSELECT
irst => TB_state.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => irdy.OUTPUTSELECT
irst => data_cnt.OUTPUTSELECT
irst => data_cnt.OUTPUTSELECT
irst => data_cnt.OUTPUTSELECT
irst => data_cnt.OUTPUTSELECT
irst => data_cnt.OUTPUTSELECT
irst => data_cnt.OUTPUTSELECT
irst => resync.OUTPUTSELECT
iclk => resync.CLK
iclk => data_cnt[0].CLK
iclk => data_cnt[1].CLK
iclk => data_cnt[2].CLK
iclk => data_cnt[3].CLK
iclk => data_cnt[4].CLK
iclk => data_cnt[5].CLK
iclk => irdy.CLK
iclk => idata[0].CLK
iclk => idata[1].CLK
iclk => idata[2].CLK
iclk => idata[3].CLK
iclk => idata[4].CLK
iclk => idata[5].CLK
iclk => idata[6].CLK
iclk => idata[7].CLK
iclk => idata[8].CLK
iclk => idata[9].CLK
iclk => idata[10].CLK
iclk => idata[11].CLK
iclk => idata[12].CLK
iclk => idata[13].CLK
iclk => idata[14].CLK
iclk => idata[15].CLK
iclk => idata[16].CLK
iclk => idata[17].CLK
iclk => idata[18].CLK
iclk => idata[19].CLK
iclk => idata[20].CLK
iclk => idata[21].CLK
iclk => idata[22].CLK
iclk => idata[23].CLK
iclk => idata[24].CLK
iclk => idata[25].CLK
iclk => idata[26].CLK
iclk => idata[27].CLK
iclk => idata[28].CLK
iclk => idata[29].CLK
iclk => idata[30].CLK
iclk => idata[31].CLK
iclk => idata[32].CLK
iclk => idata[33].CLK
iclk => idata[34].CLK
iclk => idata[35].CLK
iclk => idata[36].CLK
iclk => idata[37].CLK
iclk => idata[38].CLK
iclk => idata[39].CLK
iclk => idata[40].CLK
iclk => idata[41].CLK
iclk => idata[42].CLK
iclk => idata[43].CLK
iclk => idata[44].CLK
iclk => idata[45].CLK
iclk => idata[46].CLK
iclk => idata[47].CLK
iclk => rcv_flag.CLK
iclk => rdata[0].CLK
iclk => rdata[1].CLK
iclk => rdata[2].CLK
iclk => rdata[3].CLK
iclk => rdata[4].CLK
iclk => rdata[5].CLK
iclk => rdata[6].CLK
iclk => rdata[7].CLK
iclk => rdata[8].CLK
iclk => rdata[9].CLK
iclk => rdata[10].CLK
iclk => rdata[11].CLK
iclk => rdata[12].CLK
iclk => rdata[13].CLK
iclk => rdata[14].CLK
iclk => rdata[15].CLK
iclk => rdata[16].CLK
iclk => rdata[17].CLK
iclk => rdata[18].CLK
iclk => rdata[19].CLK
iclk => rdata[20].CLK
iclk => rdata[21].CLK
iclk => rdata[22].CLK
iclk => rdata[23].CLK
iclk => rdata[24].CLK
iclk => rdata[25].CLK
iclk => rdata[26].CLK
iclk => rdata[27].CLK
iclk => rdata[28].CLK
iclk => rdata[29].CLK
iclk => rdata[30].CLK
iclk => rdata[31].CLK
iclk => rdata[32].CLK
iclk => rdata[33].CLK
iclk => rdata[34].CLK
iclk => rdata[35].CLK
iclk => rdata[36].CLK
iclk => rdata[37].CLK
iclk => rdata[38].CLK
iclk => rdata[39].CLK
iclk => rdata[40].CLK
iclk => rdata[41].CLK
iclk => rdata[42].CLK
iclk => rdata[43].CLK
iclk => rdata[44].CLK
iclk => rdata[45].CLK
iclk => rdata[46].CLK
iclk => rdata[47].CLK
iclk => DB_LEN[3][0].CLK
iclk => DB_LEN[3][1].CLK
iclk => DB_LEN[3][2].CLK
iclk => DB_LEN[3][3].CLK
iclk => DB_LEN[3][4].CLK
iclk => DB_LEN[3][5].CLK
iclk => DB_LEN[3][6].CLK
iclk => DB_LEN[3][7].CLK
iclk => DB_LEN[3][8].CLK
iclk => DB_LEN[3][9].CLK
iclk => DB_LEN[3][10].CLK
iclk => DB_LEN[3][11].CLK
iclk => DB_LEN[3][12].CLK
iclk => DB_LEN[3][13].CLK
iclk => DB_LEN[2][0].CLK
iclk => DB_LEN[2][1].CLK
iclk => DB_LEN[2][2].CLK
iclk => DB_LEN[2][3].CLK
iclk => DB_LEN[2][4].CLK
iclk => DB_LEN[2][5].CLK
iclk => DB_LEN[2][6].CLK
iclk => DB_LEN[2][7].CLK
iclk => DB_LEN[2][8].CLK
iclk => DB_LEN[2][9].CLK
iclk => DB_LEN[2][10].CLK
iclk => DB_LEN[2][11].CLK
iclk => DB_LEN[2][12].CLK
iclk => DB_LEN[2][13].CLK
iclk => DB_LEN[1][0].CLK
iclk => DB_LEN[1][1].CLK
iclk => DB_LEN[1][2].CLK
iclk => DB_LEN[1][3].CLK
iclk => DB_LEN[1][4].CLK
iclk => DB_LEN[1][5].CLK
iclk => DB_LEN[1][6].CLK
iclk => DB_LEN[1][7].CLK
iclk => DB_LEN[1][8].CLK
iclk => DB_LEN[1][9].CLK
iclk => DB_LEN[1][10].CLK
iclk => DB_LEN[1][11].CLK
iclk => DB_LEN[1][12].CLK
iclk => DB_LEN[1][13].CLK
iclk => DB_LEN[0][0].CLK
iclk => DB_LEN[0][1].CLK
iclk => DB_LEN[0][2].CLK
iclk => DB_LEN[0][3].CLK
iclk => DB_LEN[0][4].CLK
iclk => DB_LEN[0][5].CLK
iclk => DB_LEN[0][6].CLK
iclk => DB_LEN[0][7].CLK
iclk => DB_LEN[0][8].CLK
iclk => DB_LEN[0][9].CLK
iclk => DB_LEN[0][10].CLK
iclk => DB_LEN[0][11].CLK
iclk => DB_LEN[0][12].CLK
iclk => DB_LEN[0][13].CLK
iclk => pass[0].CLK
iclk => pass[1].CLK
iclk => pass[2].CLK
iclk => pass[3].CLK
iclk => tb_width[0].CLK
iclk => tb_width[1].CLK
iclk => tb_width[2].CLK
iclk => tb_width[3].CLK
iclk => tb_width[4].CLK
iclk => tb_width[5].CLK
iclk => tb_width[6].CLK
iclk => tb_width[7].CLK
iclk => tb_width[8].CLK
iclk => tb_width[9].CLK
iclk => tb_width[10].CLK
iclk => tb_width[11].CLK
iclk => tb_width[12].CLK
iclk => tb_width[13].CLK
iclk => tb_cnt[0].CLK
iclk => tb_cnt[1].CLK
iclk => tb_cnt[2].CLK
iclk => tb_cnt[3].CLK
iclk => tb_cnt[4].CLK
iclk => tb_cnt[5].CLK
iclk => tb_cnt[6].CLK
iclk => tb_cnt[7].CLK
iclk => tb_cnt[8].CLK
iclk => tb_cnt[9].CLK
iclk => tb_cnt[10].CLK
iclk => tb_cnt[11].CLK
iclk => tb_cnt[12].CLK
iclk => tb_cnt[13].CLK
iclk => DBrise.CLK
iclk => d0.CLK
iclk => d1.CLK
iclk => d2.CLK
iclk => d3.CLK
iclk => DBrise_cnt[0].CLK
iclk => DBrise_cnt[1].CLK
iclk => DBrise_cnt[2].CLK
iclk => DBrise_cnt[3].CLK
iclk => DBrise_cnt[4].CLK
iclk => DBrise_cnt[5].CLK
iclk => DIFF_CLK.ia0.CLK
iclk => DIFF_CLK.ia1.CLK
iclk => TB_state~1.DATAIN
xrst => ~NO_FANOUT~
xclk => DIFF_CLK.xr0.CLK
xclk => DIFF_CLK.xr1.CLK
xclk => DIFF_CLK.xr2.CLK
xclk => DIFF_CLK.xd0[0].CLK
xclk => DIFF_CLK.xd0[1].CLK
xclk => DIFF_CLK.xd0[2].CLK
xclk => DIFF_CLK.xd0[3].CLK
xclk => DIFF_CLK.xd0[4].CLK
xclk => DIFF_CLK.xd0[5].CLK
xclk => DIFF_CLK.xd0[6].CLK
xclk => DIFF_CLK.xd0[7].CLK
xclk => DIFF_CLK.xd0[8].CLK
xclk => DIFF_CLK.xd0[9].CLK
xclk => DIFF_CLK.xd0[10].CLK
xclk => DIFF_CLK.xd0[11].CLK
xclk => DIFF_CLK.xd0[12].CLK
xclk => DIFF_CLK.xd0[13].CLK
xclk => DIFF_CLK.xd0[14].CLK
xclk => DIFF_CLK.xd0[15].CLK
xclk => DIFF_CLK.xd0[16].CLK
xclk => DIFF_CLK.xd0[17].CLK
xclk => DIFF_CLK.xd0[18].CLK
xclk => DIFF_CLK.xd0[19].CLK
xclk => DIFF_CLK.xd0[20].CLK
xclk => DIFF_CLK.xd0[21].CLK
xclk => DIFF_CLK.xd0[22].CLK
xclk => DIFF_CLK.xd0[23].CLK
xclk => DIFF_CLK.xd0[24].CLK
xclk => DIFF_CLK.xd0[25].CLK
xclk => DIFF_CLK.xd0[26].CLK
xclk => DIFF_CLK.xd0[27].CLK
xclk => DIFF_CLK.xd0[28].CLK
xclk => DIFF_CLK.xd0[29].CLK
xclk => DIFF_CLK.xd0[30].CLK
xclk => DIFF_CLK.xd0[31].CLK
xclk => DIFF_CLK.xd0[32].CLK
xclk => DIFF_CLK.xd0[33].CLK
xclk => DIFF_CLK.xd0[34].CLK
xclk => DIFF_CLK.xd0[35].CLK
xclk => DIFF_CLK.xd0[36].CLK
xclk => DIFF_CLK.xd0[37].CLK
xclk => DIFF_CLK.xd0[38].CLK
xclk => DIFF_CLK.xd0[39].CLK
xclk => DIFF_CLK.xd0[40].CLK
xclk => DIFF_CLK.xd0[41].CLK
xclk => DIFF_CLK.xd0[42].CLK
xclk => DIFF_CLK.xd0[43].CLK
xclk => DIFF_CLK.xd0[44].CLK
xclk => DIFF_CLK.xd0[45].CLK
xclk => DIFF_CLK.xd0[46].CLK
xclk => DIFF_CLK.xd0[47].CLK
xclk => DIFF_CLK.xd1[0].CLK
xclk => DIFF_CLK.xd1[1].CLK
xclk => DIFF_CLK.xd1[2].CLK
xclk => DIFF_CLK.xd1[3].CLK
xclk => DIFF_CLK.xd1[4].CLK
xclk => DIFF_CLK.xd1[5].CLK
xclk => DIFF_CLK.xd1[6].CLK
xclk => DIFF_CLK.xd1[7].CLK
xclk => DIFF_CLK.xd1[8].CLK
xclk => DIFF_CLK.xd1[9].CLK
xclk => DIFF_CLK.xd1[10].CLK
xclk => DIFF_CLK.xd1[11].CLK
xclk => DIFF_CLK.xd1[12].CLK
xclk => DIFF_CLK.xd1[13].CLK
xclk => DIFF_CLK.xd1[14].CLK
xclk => DIFF_CLK.xd1[15].CLK
xclk => DIFF_CLK.xd1[16].CLK
xclk => DIFF_CLK.xd1[17].CLK
xclk => DIFF_CLK.xd1[18].CLK
xclk => DIFF_CLK.xd1[19].CLK
xclk => DIFF_CLK.xd1[20].CLK
xclk => DIFF_CLK.xd1[21].CLK
xclk => DIFF_CLK.xd1[22].CLK
xclk => DIFF_CLK.xd1[23].CLK
xclk => DIFF_CLK.xd1[24].CLK
xclk => DIFF_CLK.xd1[25].CLK
xclk => DIFF_CLK.xd1[26].CLK
xclk => DIFF_CLK.xd1[27].CLK
xclk => DIFF_CLK.xd1[28].CLK
xclk => DIFF_CLK.xd1[29].CLK
xclk => DIFF_CLK.xd1[30].CLK
xclk => DIFF_CLK.xd1[31].CLK
xclk => DIFF_CLK.xd1[32].CLK
xclk => DIFF_CLK.xd1[33].CLK
xclk => DIFF_CLK.xd1[34].CLK
xclk => DIFF_CLK.xd1[35].CLK
xclk => DIFF_CLK.xd1[36].CLK
xclk => DIFF_CLK.xd1[37].CLK
xclk => DIFF_CLK.xd1[38].CLK
xclk => DIFF_CLK.xd1[39].CLK
xclk => DIFF_CLK.xd1[40].CLK
xclk => DIFF_CLK.xd1[41].CLK
xclk => DIFF_CLK.xd1[42].CLK
xclk => DIFF_CLK.xd1[43].CLK
xclk => DIFF_CLK.xd1[44].CLK
xclk => DIFF_CLK.xd1[45].CLK
xclk => DIFF_CLK.xd1[46].CLK
xclk => DIFF_CLK.xd1[47].CLK
xrcv_data[0] <= DIFF_CLK.xd1[0].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[1] <= DIFF_CLK.xd1[1].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[2] <= DIFF_CLK.xd1[2].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[3] <= DIFF_CLK.xd1[3].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[4] <= DIFF_CLK.xd1[4].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[5] <= DIFF_CLK.xd1[5].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[6] <= DIFF_CLK.xd1[6].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[7] <= DIFF_CLK.xd1[7].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[8] <= DIFF_CLK.xd1[8].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[9] <= DIFF_CLK.xd1[9].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[10] <= DIFF_CLK.xd1[10].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[11] <= DIFF_CLK.xd1[11].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[12] <= DIFF_CLK.xd1[12].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[13] <= DIFF_CLK.xd1[13].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[14] <= DIFF_CLK.xd1[14].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[15] <= DIFF_CLK.xd1[15].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[16] <= DIFF_CLK.xd1[16].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[17] <= DIFF_CLK.xd1[17].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[18] <= DIFF_CLK.xd1[18].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[19] <= DIFF_CLK.xd1[19].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[20] <= DIFF_CLK.xd1[20].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[21] <= DIFF_CLK.xd1[21].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[22] <= DIFF_CLK.xd1[22].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[23] <= DIFF_CLK.xd1[23].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[24] <= DIFF_CLK.xd1[24].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[25] <= DIFF_CLK.xd1[25].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[26] <= DIFF_CLK.xd1[26].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[27] <= DIFF_CLK.xd1[27].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[28] <= DIFF_CLK.xd1[28].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[29] <= DIFF_CLK.xd1[29].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[30] <= DIFF_CLK.xd1[30].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[31] <= DIFF_CLK.xd1[31].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[32] <= DIFF_CLK.xd1[32].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[33] <= DIFF_CLK.xd1[33].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[34] <= DIFF_CLK.xd1[34].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[35] <= DIFF_CLK.xd1[35].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[36] <= DIFF_CLK.xd1[36].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[37] <= DIFF_CLK.xd1[37].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[38] <= DIFF_CLK.xd1[38].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[39] <= DIFF_CLK.xd1[39].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[40] <= DIFF_CLK.xd1[40].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[41] <= DIFF_CLK.xd1[41].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[42] <= DIFF_CLK.xd1[42].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[43] <= DIFF_CLK.xd1[43].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[44] <= DIFF_CLK.xd1[44].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[45] <= DIFF_CLK.xd1[45].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[46] <= DIFF_CLK.xd1[46].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[47] <= DIFF_CLK.xd1[47].DB_MAX_OUTPUT_PORT_TYPE
xrcv_rdy <= DIFF_CLK.xr2.DB_MAX_OUTPUT_PORT_TYPE
xrcv_ack => DIFF_CLK.ia0.DATAIN
din => d0.DATAA


|Cyclops|Tx_fifo_ctrl:TXFC
IF_reset => AD_state.OUTPUTSELECT
IF_reset => AD_state.OUTPUTSELECT
IF_reset => AD_state.OUTPUTSELECT
IF_reset => AD_state.OUTPUTSELECT
IF_reset => AD_state.OUTPUTSELECT
IF_reset => AD_state.OUTPUTSELECT
IF_reset => AD_state.OUTPUTSELECT
IF_reset => AD_state.OUTPUTSELECT
IF_reset => AD_state.OUTPUTSELECT
IF_reset => AD_state.OUTPUTSELECT
IF_reset => AD_state.OUTPUTSELECT
IF_reset => AD_state.OUTPUTSELECT
IF_reset => tx_addr.OUTPUTSELECT
IF_reset => tx_addr.OUTPUTSELECT
IF_reset => tx_addr.OUTPUTSELECT
IF_reset => tx_addr.OUTPUTSELECT
IF_reset => tx_addr.OUTPUTSELECT
IF_reset => AD_timer.OUTPUTSELECT
IF_reset => AD_timer.OUTPUTSELECT
IF_reset => AD_timer.OUTPUTSELECT
IF_reset => AD_timer.OUTPUTSELECT
IF_reset => AD_timer.OUTPUTSELECT
IF_reset => AD_timer.OUTPUTSELECT
IF_reset => always2.IN1
IF_clk => Tx_fifo_clr~reg0.CLK
IF_clk => AD_timer[0].CLK
IF_clk => AD_timer[1].CLK
IF_clk => AD_timer[2].CLK
IF_clk => AD_timer[3].CLK
IF_clk => AD_timer[4].CLK
IF_clk => AD_timer[5].CLK
IF_clk => tx_addr[0].CLK
IF_clk => tx_addr[1].CLK
IF_clk => tx_addr[2].CLK
IF_clk => tx_addr[3].CLK
IF_clk => tx_addr[4].CLK
IF_clk => loop_counter[0].CLK
IF_clk => loop_counter[1].CLK
IF_clk => loop_counter[2].CLK
IF_clk => loop_counter[3].CLK
IF_clk => loop_counter[4].CLK
IF_clk => loop_counter[5].CLK
IF_clk => AD_state~1.DATAIN
Tx_fifo_wdata[0] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[1] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[2] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[3] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[4] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[5] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[6] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[7] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[8] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[9] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[10] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[11] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[12] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[13] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[14] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[15] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wreq <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_full => AD_state_next.AD_ERR.DATAB
Tx_fifo_full => AD_state_next.AD_SEND_SYNC2.DATAB
Tx_fifo_used[0] => ~NO_FANOUT~
Tx_fifo_used[1] => ~NO_FANOUT~
Tx_fifo_used[2] => ~NO_FANOUT~
Tx_fifo_used[3] => ~NO_FANOUT~
Tx_fifo_used[4] => ~NO_FANOUT~
Tx_fifo_used[5] => ~NO_FANOUT~
Tx_fifo_used[6] => ~NO_FANOUT~
Tx_fifo_used[7] => ~NO_FANOUT~
Tx_fifo_used[8] => ~NO_FANOUT~
Tx_fifo_used[9] => ~NO_FANOUT~
Tx_fifo_used[10] => ~NO_FANOUT~
Tx_fifo_used[11] => ~NO_FANOUT~
Tx_fifo_clr <= Tx_fifo_clr~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_IQ_mic_rdy => Selector25.IN4
Tx_IQ_mic_rdy => AD_state_next.AD_SEND_MJ2.DATAB
Tx_IQ_mic_rdy => Selector29.IN3
Tx_IQ_mic_rdy => AD_state_next.AD_LOOP_CHK.DATAB
Tx_IQ_mic_rdy => Selector28.IN2
Tx_IQ_mic_ack <= Tx_IQ_mic_ack.DB_MAX_OUTPUT_PORT_TYPE
Tx_IQ_mic_data[0] => Selector24.IN8
Tx_IQ_mic_data[1] => Selector23.IN8
Tx_IQ_mic_data[2] => Selector22.IN8
Tx_IQ_mic_data[3] => Selector21.IN8
Tx_IQ_mic_data[4] => Selector20.IN8
Tx_IQ_mic_data[5] => Selector19.IN8
Tx_IQ_mic_data[6] => Selector18.IN8
Tx_IQ_mic_data[7] => Selector17.IN8
Tx_IQ_mic_data[8] => Selector16.IN9
Tx_IQ_mic_data[9] => Selector15.IN9
Tx_IQ_mic_data[10] => Selector14.IN9
Tx_IQ_mic_data[11] => Selector13.IN9
Tx_IQ_mic_data[12] => Selector12.IN10
Tx_IQ_mic_data[13] => Selector11.IN10
Tx_IQ_mic_data[14] => Selector10.IN10
Tx_IQ_mic_data[15] => Selector9.IN10
Tx_IQ_mic_data[16] => Selector24.IN7
Tx_IQ_mic_data[17] => Selector23.IN7
Tx_IQ_mic_data[18] => Selector22.IN7
Tx_IQ_mic_data[19] => Selector21.IN7
Tx_IQ_mic_data[20] => Selector20.IN7
Tx_IQ_mic_data[21] => Selector19.IN7
Tx_IQ_mic_data[22] => Selector18.IN7
Tx_IQ_mic_data[23] => Selector17.IN7
Tx_IQ_mic_data[24] => Selector16.IN8
Tx_IQ_mic_data[25] => Selector15.IN8
Tx_IQ_mic_data[26] => Selector14.IN8
Tx_IQ_mic_data[27] => Selector13.IN8
Tx_IQ_mic_data[28] => Selector12.IN9
Tx_IQ_mic_data[29] => Selector11.IN9
Tx_IQ_mic_data[30] => Selector10.IN9
Tx_IQ_mic_data[31] => Selector9.IN9
Tx_IQ_mic_data[32] => Selector24.IN6
Tx_IQ_mic_data[33] => Selector23.IN6
Tx_IQ_mic_data[34] => Selector22.IN6
Tx_IQ_mic_data[35] => Selector21.IN6
Tx_IQ_mic_data[36] => Selector20.IN6
Tx_IQ_mic_data[37] => Selector19.IN6
Tx_IQ_mic_data[38] => Selector18.IN6
Tx_IQ_mic_data[39] => Selector17.IN6
Tx_IQ_mic_data[40] => Selector16.IN7
Tx_IQ_mic_data[41] => Selector15.IN7
Tx_IQ_mic_data[42] => Selector14.IN7
Tx_IQ_mic_data[43] => Selector13.IN7
Tx_IQ_mic_data[44] => Selector12.IN8
Tx_IQ_mic_data[45] => Selector11.IN8
Tx_IQ_mic_data[46] => Selector10.IN8
Tx_IQ_mic_data[47] => Selector9.IN8
Tx_IQ_mic_data[48] => Selector24.IN5
Tx_IQ_mic_data[49] => Selector23.IN5
Tx_IQ_mic_data[50] => Selector22.IN5
Tx_IQ_mic_data[51] => Selector21.IN5
Tx_IQ_mic_data[52] => Selector20.IN5
Tx_IQ_mic_data[53] => Selector19.IN5
Tx_IQ_mic_data[54] => Selector18.IN5
Tx_IQ_mic_data[55] => Selector17.IN5
Tx_IQ_mic_data[56] => Selector16.IN6
Tx_IQ_mic_data[57] => Selector15.IN6
Tx_IQ_mic_data[58] => Selector14.IN6
Tx_IQ_mic_data[59] => Selector13.IN6
Tx_IQ_mic_data[60] => Selector12.IN7
Tx_IQ_mic_data[61] => Selector11.IN7
Tx_IQ_mic_data[62] => Selector10.IN7
Tx_IQ_mic_data[63] => Selector9.IN7
clean_dash => Selector23.IN9
clean_dot => Selector22.IN9
clean_PTT_in => Selector24.IN9
ADC_OVERLOAD => Selector0.IN4
Penny_serialno[0] => C3_DATA[0].DATAB
Penny_serialno[1] => C3_DATA[1].DATAB
Penny_serialno[2] => C3_DATA[2].DATAB
Penny_serialno[3] => C3_DATA[3].DATAB
Penny_serialno[4] => C3_DATA[4].DATAB
Penny_serialno[5] => C3_DATA[5].DATAB
Penny_serialno[6] => C3_DATA[6].DATAB
Penny_serialno[7] => C3_DATA[7].DATAB
Merc_serialno[0] => Selector8.IN4
Merc_serialno[1] => Selector7.IN4
Merc_serialno[2] => Selector6.IN4
Merc_serialno[3] => Selector5.IN4
Merc_serialno[4] => Selector4.IN4
Merc_serialno[5] => Selector3.IN4
Merc_serialno[6] => Selector2.IN4
Merc_serialno[7] => Selector1.IN4
Ozy_serialno[0] => C4_DATA[0].DATAB
Ozy_serialno[1] => C4_DATA[1].DATAB
Ozy_serialno[2] => C4_DATA[2].DATAB
Ozy_serialno[3] => C4_DATA[3].DATAB
Ozy_serialno[4] => C4_DATA[4].DATAB
Ozy_serialno[5] => C4_DATA[5].DATAB
Ozy_serialno[6] => C4_DATA[6].DATAB
Ozy_serialno[7] => C4_DATA[7].DATAB
Penny_ALC[0] => Selector8.IN5
Penny_ALC[1] => Selector7.IN5
Penny_ALC[2] => Selector6.IN5
Penny_ALC[3] => Selector5.IN5
Penny_ALC[4] => Selector4.IN5
Penny_ALC[5] => Selector3.IN5
Penny_ALC[6] => Selector2.IN5
Penny_ALC[7] => Selector1.IN5
Penny_ALC[8] => Selector0.IN5
Penny_ALC[9] => C1_DATA[1].DATAB
Penny_ALC[10] => C1_DATA[2].DATAB
Penny_ALC[11] => C1_DATA[3].DATAB


|Cyclops|Tx_fifo:TXF
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdreq => rdreq.IN1
sclr => sclr.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw
usedw[8] <= scfifo:scfifo_component.usedw
usedw[9] <= scfifo:scfifo_component.usedw
usedw[10] <= scfifo:scfifo_component.usedw
usedw[11] <= scfifo:scfifo_component.usedw


|Cyclops|Tx_fifo:TXF|scfifo:scfifo_component
data[0] => scfifo_ft31:auto_generated.data[0]
data[1] => scfifo_ft31:auto_generated.data[1]
data[2] => scfifo_ft31:auto_generated.data[2]
data[3] => scfifo_ft31:auto_generated.data[3]
data[4] => scfifo_ft31:auto_generated.data[4]
data[5] => scfifo_ft31:auto_generated.data[5]
data[6] => scfifo_ft31:auto_generated.data[6]
data[7] => scfifo_ft31:auto_generated.data[7]
data[8] => scfifo_ft31:auto_generated.data[8]
data[9] => scfifo_ft31:auto_generated.data[9]
data[10] => scfifo_ft31:auto_generated.data[10]
data[11] => scfifo_ft31:auto_generated.data[11]
data[12] => scfifo_ft31:auto_generated.data[12]
data[13] => scfifo_ft31:auto_generated.data[13]
data[14] => scfifo_ft31:auto_generated.data[14]
data[15] => scfifo_ft31:auto_generated.data[15]
q[0] <= scfifo_ft31:auto_generated.q[0]
q[1] <= scfifo_ft31:auto_generated.q[1]
q[2] <= scfifo_ft31:auto_generated.q[2]
q[3] <= scfifo_ft31:auto_generated.q[3]
q[4] <= scfifo_ft31:auto_generated.q[4]
q[5] <= scfifo_ft31:auto_generated.q[5]
q[6] <= scfifo_ft31:auto_generated.q[6]
q[7] <= scfifo_ft31:auto_generated.q[7]
q[8] <= scfifo_ft31:auto_generated.q[8]
q[9] <= scfifo_ft31:auto_generated.q[9]
q[10] <= scfifo_ft31:auto_generated.q[10]
q[11] <= scfifo_ft31:auto_generated.q[11]
q[12] <= scfifo_ft31:auto_generated.q[12]
q[13] <= scfifo_ft31:auto_generated.q[13]
q[14] <= scfifo_ft31:auto_generated.q[14]
q[15] <= scfifo_ft31:auto_generated.q[15]
wrreq => scfifo_ft31:auto_generated.wrreq
rdreq => scfifo_ft31:auto_generated.rdreq
clock => scfifo_ft31:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_ft31:auto_generated.sclr
empty <= scfifo_ft31:auto_generated.empty
full <= scfifo_ft31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_ft31:auto_generated.usedw[0]
usedw[1] <= scfifo_ft31:auto_generated.usedw[1]
usedw[2] <= scfifo_ft31:auto_generated.usedw[2]
usedw[3] <= scfifo_ft31:auto_generated.usedw[3]
usedw[4] <= scfifo_ft31:auto_generated.usedw[4]
usedw[5] <= scfifo_ft31:auto_generated.usedw[5]
usedw[6] <= scfifo_ft31:auto_generated.usedw[6]
usedw[7] <= scfifo_ft31:auto_generated.usedw[7]
usedw[8] <= scfifo_ft31:auto_generated.usedw[8]
usedw[9] <= scfifo_ft31:auto_generated.usedw[9]
usedw[10] <= scfifo_ft31:auto_generated.usedw[10]
usedw[11] <= scfifo_ft31:auto_generated.usedw[11]


|Cyclops|Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated
clock => a_dpfifo_2l31:dpfifo.clock
data[0] => a_dpfifo_2l31:dpfifo.data[0]
data[1] => a_dpfifo_2l31:dpfifo.data[1]
data[2] => a_dpfifo_2l31:dpfifo.data[2]
data[3] => a_dpfifo_2l31:dpfifo.data[3]
data[4] => a_dpfifo_2l31:dpfifo.data[4]
data[5] => a_dpfifo_2l31:dpfifo.data[5]
data[6] => a_dpfifo_2l31:dpfifo.data[6]
data[7] => a_dpfifo_2l31:dpfifo.data[7]
data[8] => a_dpfifo_2l31:dpfifo.data[8]
data[9] => a_dpfifo_2l31:dpfifo.data[9]
data[10] => a_dpfifo_2l31:dpfifo.data[10]
data[11] => a_dpfifo_2l31:dpfifo.data[11]
data[12] => a_dpfifo_2l31:dpfifo.data[12]
data[13] => a_dpfifo_2l31:dpfifo.data[13]
data[14] => a_dpfifo_2l31:dpfifo.data[14]
data[15] => a_dpfifo_2l31:dpfifo.data[15]
empty <= a_dpfifo_2l31:dpfifo.empty
full <= a_dpfifo_2l31:dpfifo.full
q[0] <= a_dpfifo_2l31:dpfifo.q[0]
q[1] <= a_dpfifo_2l31:dpfifo.q[1]
q[2] <= a_dpfifo_2l31:dpfifo.q[2]
q[3] <= a_dpfifo_2l31:dpfifo.q[3]
q[4] <= a_dpfifo_2l31:dpfifo.q[4]
q[5] <= a_dpfifo_2l31:dpfifo.q[5]
q[6] <= a_dpfifo_2l31:dpfifo.q[6]
q[7] <= a_dpfifo_2l31:dpfifo.q[7]
q[8] <= a_dpfifo_2l31:dpfifo.q[8]
q[9] <= a_dpfifo_2l31:dpfifo.q[9]
q[10] <= a_dpfifo_2l31:dpfifo.q[10]
q[11] <= a_dpfifo_2l31:dpfifo.q[11]
q[12] <= a_dpfifo_2l31:dpfifo.q[12]
q[13] <= a_dpfifo_2l31:dpfifo.q[13]
q[14] <= a_dpfifo_2l31:dpfifo.q[14]
q[15] <= a_dpfifo_2l31:dpfifo.q[15]
rdreq => a_dpfifo_2l31:dpfifo.rreq
sclr => a_dpfifo_2l31:dpfifo.sclr
usedw[0] <= a_dpfifo_2l31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_2l31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_2l31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_2l31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_2l31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_2l31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_2l31:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_2l31:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_2l31:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_2l31:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_2l31:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_2l31:dpfifo.usedw[11]
wrreq => a_dpfifo_2l31:dpfifo.wreq


|Cyclops|Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo
clock => altsyncram_r3e1:FIFOram.clock0
clock => altsyncram_r3e1:FIFOram.clock1
clock => cntr_p6b:rd_ptr_msb.clock
clock => cntr_677:usedw_counter.clock
clock => cntr_q6b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[11].CLK
clock => low_addressa[10].CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_r3e1:FIFOram.data_a[0]
data[1] => altsyncram_r3e1:FIFOram.data_a[1]
data[2] => altsyncram_r3e1:FIFOram.data_a[2]
data[3] => altsyncram_r3e1:FIFOram.data_a[3]
data[4] => altsyncram_r3e1:FIFOram.data_a[4]
data[5] => altsyncram_r3e1:FIFOram.data_a[5]
data[6] => altsyncram_r3e1:FIFOram.data_a[6]
data[7] => altsyncram_r3e1:FIFOram.data_a[7]
data[8] => altsyncram_r3e1:FIFOram.data_a[8]
data[9] => altsyncram_r3e1:FIFOram.data_a[9]
data[10] => altsyncram_r3e1:FIFOram.data_a[10]
data[11] => altsyncram_r3e1:FIFOram.data_a[11]
data[12] => altsyncram_r3e1:FIFOram.data_a[12]
data[13] => altsyncram_r3e1:FIFOram.data_a[13]
data[14] => altsyncram_r3e1:FIFOram.data_a[14]
data[15] => altsyncram_r3e1:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3e1:FIFOram.q_b[0]
q[1] <= altsyncram_r3e1:FIFOram.q_b[1]
q[2] <= altsyncram_r3e1:FIFOram.q_b[2]
q[3] <= altsyncram_r3e1:FIFOram.q_b[3]
q[4] <= altsyncram_r3e1:FIFOram.q_b[4]
q[5] <= altsyncram_r3e1:FIFOram.q_b[5]
q[6] <= altsyncram_r3e1:FIFOram.q_b[6]
q[7] <= altsyncram_r3e1:FIFOram.q_b[7]
q[8] <= altsyncram_r3e1:FIFOram.q_b[8]
q[9] <= altsyncram_r3e1:FIFOram.q_b[9]
q[10] <= altsyncram_r3e1:FIFOram.q_b[10]
q[11] <= altsyncram_r3e1:FIFOram.q_b[11]
q[12] <= altsyncram_r3e1:FIFOram.q_b[12]
q[13] <= altsyncram_r3e1:FIFOram.q_b[13]
q[14] <= altsyncram_r3e1:FIFOram.q_b[14]
q[15] <= altsyncram_r3e1:FIFOram.q_b[15]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_p6b:rd_ptr_msb.sclr
sclr => cntr_677:usedw_counter.sclr
sclr => cntr_q6b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_677:usedw_counter.q[0]
usedw[1] <= cntr_677:usedw_counter.q[1]
usedw[2] <= cntr_677:usedw_counter.q[2]
usedw[3] <= cntr_677:usedw_counter.q[3]
usedw[4] <= cntr_677:usedw_counter.q[4]
usedw[5] <= cntr_677:usedw_counter.q[5]
usedw[6] <= cntr_677:usedw_counter.q[6]
usedw[7] <= cntr_677:usedw_counter.q[7]
usedw[8] <= cntr_677:usedw_counter.q[8]
usedw[9] <= cntr_677:usedw_counter.q[9]
usedw[10] <= cntr_677:usedw_counter.q[10]
usedw[11] <= cntr_677:usedw_counter.q[11]
wreq => valid_wreq.IN0


|Cyclops|Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram
address_a[0] => altsyncram_mkj1:altsyncram1.address_b[0]
address_a[1] => altsyncram_mkj1:altsyncram1.address_b[1]
address_a[2] => altsyncram_mkj1:altsyncram1.address_b[2]
address_a[3] => altsyncram_mkj1:altsyncram1.address_b[3]
address_a[4] => altsyncram_mkj1:altsyncram1.address_b[4]
address_a[5] => altsyncram_mkj1:altsyncram1.address_b[5]
address_a[6] => altsyncram_mkj1:altsyncram1.address_b[6]
address_a[7] => altsyncram_mkj1:altsyncram1.address_b[7]
address_a[8] => altsyncram_mkj1:altsyncram1.address_b[8]
address_a[9] => altsyncram_mkj1:altsyncram1.address_b[9]
address_a[10] => altsyncram_mkj1:altsyncram1.address_b[10]
address_a[11] => altsyncram_mkj1:altsyncram1.address_b[11]
address_b[0] => altsyncram_mkj1:altsyncram1.address_a[0]
address_b[1] => altsyncram_mkj1:altsyncram1.address_a[1]
address_b[2] => altsyncram_mkj1:altsyncram1.address_a[2]
address_b[3] => altsyncram_mkj1:altsyncram1.address_a[3]
address_b[4] => altsyncram_mkj1:altsyncram1.address_a[4]
address_b[5] => altsyncram_mkj1:altsyncram1.address_a[5]
address_b[6] => altsyncram_mkj1:altsyncram1.address_a[6]
address_b[7] => altsyncram_mkj1:altsyncram1.address_a[7]
address_b[8] => altsyncram_mkj1:altsyncram1.address_a[8]
address_b[9] => altsyncram_mkj1:altsyncram1.address_a[9]
address_b[10] => altsyncram_mkj1:altsyncram1.address_a[10]
address_b[11] => altsyncram_mkj1:altsyncram1.address_a[11]
clock0 => altsyncram_mkj1:altsyncram1.clock1
clock1 => altsyncram_mkj1:altsyncram1.clock0
clocken1 => altsyncram_mkj1:altsyncram1.clocken0
data_a[0] => altsyncram_mkj1:altsyncram1.data_b[0]
data_a[1] => altsyncram_mkj1:altsyncram1.data_b[1]
data_a[2] => altsyncram_mkj1:altsyncram1.data_b[2]
data_a[3] => altsyncram_mkj1:altsyncram1.data_b[3]
data_a[4] => altsyncram_mkj1:altsyncram1.data_b[4]
data_a[5] => altsyncram_mkj1:altsyncram1.data_b[5]
data_a[6] => altsyncram_mkj1:altsyncram1.data_b[6]
data_a[7] => altsyncram_mkj1:altsyncram1.data_b[7]
data_a[8] => altsyncram_mkj1:altsyncram1.data_b[8]
data_a[9] => altsyncram_mkj1:altsyncram1.data_b[9]
data_a[10] => altsyncram_mkj1:altsyncram1.data_b[10]
data_a[11] => altsyncram_mkj1:altsyncram1.data_b[11]
data_a[12] => altsyncram_mkj1:altsyncram1.data_b[12]
data_a[13] => altsyncram_mkj1:altsyncram1.data_b[13]
data_a[14] => altsyncram_mkj1:altsyncram1.data_b[14]
data_a[15] => altsyncram_mkj1:altsyncram1.data_b[15]
q_b[0] <= altsyncram_mkj1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_mkj1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_mkj1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_mkj1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_mkj1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_mkj1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_mkj1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_mkj1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_mkj1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_mkj1:altsyncram1.q_a[9]
q_b[10] <= altsyncram_mkj1:altsyncram1.q_a[10]
q_b[11] <= altsyncram_mkj1:altsyncram1.q_a[11]
q_b[12] <= altsyncram_mkj1:altsyncram1.q_a[12]
q_b[13] <= altsyncram_mkj1:altsyncram1.q_a[13]
q_b[14] <= altsyncram_mkj1:altsyncram1.q_a[14]
q_b[15] <= altsyncram_mkj1:altsyncram1.q_a[15]
wren_a => altsyncram_mkj1:altsyncram1.clocken1
wren_a => altsyncram_mkj1:altsyncram1.wren_b


|Cyclops|Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_a[9] => ram_block2a8.PORTAADDR9
address_a[9] => ram_block2a9.PORTAADDR9
address_a[9] => ram_block2a10.PORTAADDR9
address_a[9] => ram_block2a11.PORTAADDR9
address_a[9] => ram_block2a12.PORTAADDR9
address_a[9] => ram_block2a13.PORTAADDR9
address_a[9] => ram_block2a14.PORTAADDR9
address_a[9] => ram_block2a15.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[10] => ram_block2a1.PORTAADDR10
address_a[10] => ram_block2a2.PORTAADDR10
address_a[10] => ram_block2a3.PORTAADDR10
address_a[10] => ram_block2a4.PORTAADDR10
address_a[10] => ram_block2a5.PORTAADDR10
address_a[10] => ram_block2a6.PORTAADDR10
address_a[10] => ram_block2a7.PORTAADDR10
address_a[10] => ram_block2a8.PORTAADDR10
address_a[10] => ram_block2a9.PORTAADDR10
address_a[10] => ram_block2a10.PORTAADDR10
address_a[10] => ram_block2a11.PORTAADDR10
address_a[10] => ram_block2a12.PORTAADDR10
address_a[10] => ram_block2a13.PORTAADDR10
address_a[10] => ram_block2a14.PORTAADDR10
address_a[10] => ram_block2a15.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_a[11] => ram_block2a1.PORTAADDR11
address_a[11] => ram_block2a2.PORTAADDR11
address_a[11] => ram_block2a3.PORTAADDR11
address_a[11] => ram_block2a4.PORTAADDR11
address_a[11] => ram_block2a5.PORTAADDR11
address_a[11] => ram_block2a6.PORTAADDR11
address_a[11] => ram_block2a7.PORTAADDR11
address_a[11] => ram_block2a8.PORTAADDR11
address_a[11] => ram_block2a9.PORTAADDR11
address_a[11] => ram_block2a10.PORTAADDR11
address_a[11] => ram_block2a11.PORTAADDR11
address_a[11] => ram_block2a12.PORTAADDR11
address_a[11] => ram_block2a13.PORTAADDR11
address_a[11] => ram_block2a14.PORTAADDR11
address_a[11] => ram_block2a15.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[8] => ram_block2a15.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[9] => ram_block2a8.PORTBADDR9
address_b[9] => ram_block2a9.PORTBADDR9
address_b[9] => ram_block2a10.PORTBADDR9
address_b[9] => ram_block2a11.PORTBADDR9
address_b[9] => ram_block2a12.PORTBADDR9
address_b[9] => ram_block2a13.PORTBADDR9
address_b[9] => ram_block2a14.PORTBADDR9
address_b[9] => ram_block2a15.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[10] => ram_block2a1.PORTBADDR10
address_b[10] => ram_block2a2.PORTBADDR10
address_b[10] => ram_block2a3.PORTBADDR10
address_b[10] => ram_block2a4.PORTBADDR10
address_b[10] => ram_block2a5.PORTBADDR10
address_b[10] => ram_block2a6.PORTBADDR10
address_b[10] => ram_block2a7.PORTBADDR10
address_b[10] => ram_block2a8.PORTBADDR10
address_b[10] => ram_block2a9.PORTBADDR10
address_b[10] => ram_block2a10.PORTBADDR10
address_b[10] => ram_block2a11.PORTBADDR10
address_b[10] => ram_block2a12.PORTBADDR10
address_b[10] => ram_block2a13.PORTBADDR10
address_b[10] => ram_block2a14.PORTBADDR10
address_b[10] => ram_block2a15.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
address_b[11] => ram_block2a1.PORTBADDR11
address_b[11] => ram_block2a2.PORTBADDR11
address_b[11] => ram_block2a3.PORTBADDR11
address_b[11] => ram_block2a4.PORTBADDR11
address_b[11] => ram_block2a5.PORTBADDR11
address_b[11] => ram_block2a6.PORTBADDR11
address_b[11] => ram_block2a7.PORTBADDR11
address_b[11] => ram_block2a8.PORTBADDR11
address_b[11] => ram_block2a9.PORTBADDR11
address_b[11] => ram_block2a10.PORTBADDR11
address_b[11] => ram_block2a11.PORTBADDR11
address_b[11] => ram_block2a12.PORTBADDR11
address_b[11] => ram_block2a13.PORTBADDR11
address_b[11] => ram_block2a14.PORTBADDR11
address_b[11] => ram_block2a15.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
clocken0 => ram_block2a12.ENA0
clocken0 => ram_block2a13.ENA0
clocken0 => ram_block2a14.ENA0
clocken0 => ram_block2a15.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
data_b[9] => ram_block2a9.PORTBDATAIN
data_b[10] => ram_block2a10.PORTBDATAIN
data_b[11] => ram_block2a11.PORTBDATAIN
data_b[12] => ram_block2a12.PORTBDATAIN
data_b[13] => ram_block2a13.PORTBDATAIN
data_b[14] => ram_block2a14.PORTBDATAIN
data_b[15] => ram_block2a15.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_a[13] <= ram_block2a13.PORTADATAOUT
q_a[14] <= ram_block2a14.PORTADATAOUT
q_a[15] <= ram_block2a15.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a15.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE
wren_b => ram_block2a9.PORTBRE
wren_b => ram_block2a10.PORTBRE
wren_b => ram_block2a11.PORTBRE
wren_b => ram_block2a12.PORTBRE
wren_b => ram_block2a13.PORTBRE
wren_b => ram_block2a14.PORTBRE
wren_b => ram_block2a15.PORTBRE


|Cyclops|Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cmpr_ep8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|Cyclops|Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cmpr_ep8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|Cyclops|Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_p6b:rd_ptr_msb
clock => counter_reg_bit3a[10].CLK
clock => counter_reg_bit3a[9].CLK
clock => counter_reg_bit3a[8].CLK
clock => counter_reg_bit3a[7].CLK
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
q[7] <= counter_reg_bit3a[7].REGOUT
q[8] <= counter_reg_bit3a[8].REGOUT
q[9] <= counter_reg_bit3a[9].REGOUT
q[10] <= counter_reg_bit3a[10].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Cyclops|Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter
clock => counter_reg_bit4a[11].CLK
clock => counter_reg_bit4a[10].CLK
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
q[9] <= counter_reg_bit4a[9].REGOUT
q[10] <= counter_reg_bit4a[10].REGOUT
q[11] <= counter_reg_bit4a[11].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|Cyclops|Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_q6b:wr_ptr
clock => counter_reg_bit5a[11].CLK
clock => counter_reg_bit5a[10].CLK
clock => counter_reg_bit5a[9].CLK
clock => counter_reg_bit5a[8].CLK
clock => counter_reg_bit5a[7].CLK
clock => counter_reg_bit5a[6].CLK
clock => counter_reg_bit5a[5].CLK
clock => counter_reg_bit5a[4].CLK
clock => counter_reg_bit5a[3].CLK
clock => counter_reg_bit5a[2].CLK
clock => counter_reg_bit5a[1].CLK
clock => counter_reg_bit5a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit5a[0].REGOUT
q[1] <= counter_reg_bit5a[1].REGOUT
q[2] <= counter_reg_bit5a[2].REGOUT
q[3] <= counter_reg_bit5a[3].REGOUT
q[4] <= counter_reg_bit5a[4].REGOUT
q[5] <= counter_reg_bit5a[5].REGOUT
q[6] <= counter_reg_bit5a[6].REGOUT
q[7] <= counter_reg_bit5a[7].REGOUT
q[8] <= counter_reg_bit5a[8].REGOUT
q[9] <= counter_reg_bit5a[9].REGOUT
q[10] <= counter_reg_bit5a[10].REGOUT
q[11] <= counter_reg_bit5a[11].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Cyclops|RFIFO:RXF
rst => inptr.OUTPUTSELECT
rst => inptr.OUTPUTSELECT
rst => inptr.OUTPUTSELECT
rst => inptr.OUTPUTSELECT
rst => inptr.OUTPUTSELECT
rst => inptr.OUTPUTSELECT
rst => inptr.OUTPUTSELECT
rst => inptr.OUTPUTSELECT
rst => inptr.OUTPUTSELECT
rst => inptr.OUTPUTSELECT
rst => inptr.OUTPUTSELECT
rst => outptr.OUTPUTSELECT
rst => outptr.OUTPUTSELECT
rst => outptr.OUTPUTSELECT
rst => outptr.OUTPUTSELECT
rst => outptr.OUTPUTSELECT
rst => outptr.OUTPUTSELECT
rst => outptr.OUTPUTSELECT
rst => outptr.OUTPUTSELECT
rst => outptr.OUTPUTSELECT
rst => outptr.OUTPUTSELECT
rst => outptr.OUTPUTSELECT
rst => usedw.OUTPUTSELECT
rst => usedw.OUTPUTSELECT
rst => usedw.OUTPUTSELECT
rst => usedw.OUTPUTSELECT
rst => usedw.OUTPUTSELECT
rst => usedw.OUTPUTSELECT
rst => usedw.OUTPUTSELECT
rst => usedw.OUTPUTSELECT
rst => usedw.OUTPUTSELECT
rst => usedw.OUTPUTSELECT
rst => usedw.OUTPUTSELECT
clk => mem.we_a.CLK
clk => mem.waddr_a[10].CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => usedw[0]~reg0.CLK
clk => usedw[1]~reg0.CLK
clk => usedw[2]~reg0.CLK
clk => usedw[3]~reg0.CLK
clk => usedw[4]~reg0.CLK
clk => usedw[5]~reg0.CLK
clk => usedw[6]~reg0.CLK
clk => usedw[7]~reg0.CLK
clk => usedw[8]~reg0.CLK
clk => usedw[9]~reg0.CLK
clk => usedw[10]~reg0.CLK
clk => outptr[0].CLK
clk => outptr[1].CLK
clk => outptr[2].CLK
clk => outptr[3].CLK
clk => outptr[4].CLK
clk => outptr[5].CLK
clk => outptr[6].CLK
clk => outptr[7].CLK
clk => outptr[8].CLK
clk => outptr[9].CLK
clk => outptr[10].CLK
clk => inptr[0].CLK
clk => inptr[1].CLK
clk => inptr[2].CLK
clk => inptr[3].CLK
clk => inptr[4].CLK
clk => inptr[5].CLK
clk => inptr[6].CLK
clk => inptr[7].CLK
clk => inptr[8].CLK
clk => inptr[9].CLK
clk => inptr[10].CLK
clk => mem.CLK0
full <= <GND>
usedw[0] <= usedw[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usedw[1] <= usedw[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usedw[2] <= usedw[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usedw[3] <= usedw[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usedw[4] <= usedw[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usedw[5] <= usedw[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usedw[6] <= usedw[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usedw[7] <= usedw[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usedw[8] <= usedw[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usedw[9] <= usedw[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usedw[10] <= usedw[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrreq => inptr.OUTPUTSELECT
wrreq => inptr.OUTPUTSELECT
wrreq => inptr.OUTPUTSELECT
wrreq => inptr.OUTPUTSELECT
wrreq => inptr.OUTPUTSELECT
wrreq => inptr.OUTPUTSELECT
wrreq => inptr.OUTPUTSELECT
wrreq => inptr.OUTPUTSELECT
wrreq => inptr.OUTPUTSELECT
wrreq => inptr.OUTPUTSELECT
wrreq => inptr.OUTPUTSELECT
wrreq => always0.IN0
wrreq => mem.we_a.DATAIN
wrreq => always0.IN0
wrreq => mem.WE
data[0] => mem.data_a[0].DATAIN
data[0] => mem.DATAIN
data[1] => mem.data_a[1].DATAIN
data[1] => mem.DATAIN1
data[2] => mem.data_a[2].DATAIN
data[2] => mem.DATAIN2
data[3] => mem.data_a[3].DATAIN
data[3] => mem.DATAIN3
data[4] => mem.data_a[4].DATAIN
data[4] => mem.DATAIN4
data[5] => mem.data_a[5].DATAIN
data[5] => mem.DATAIN5
data[6] => mem.data_a[6].DATAIN
data[6] => mem.DATAIN6
data[7] => mem.data_a[7].DATAIN
data[7] => mem.DATAIN7
data[8] => mem.data_a[8].DATAIN
data[8] => mem.DATAIN8
data[9] => mem.data_a[9].DATAIN
data[9] => mem.DATAIN9
data[10] => mem.data_a[10].DATAIN
data[10] => mem.DATAIN10
data[11] => mem.data_a[11].DATAIN
data[11] => mem.DATAIN11
data[12] => mem.data_a[12].DATAIN
data[12] => mem.DATAIN12
data[13] => mem.data_a[13].DATAIN
data[13] => mem.DATAIN13
data[14] => mem.data_a[14].DATAIN
data[14] => mem.DATAIN14
data[15] => mem.data_a[15].DATAIN
data[15] => mem.DATAIN15
rdreq => outptr.OUTPUTSELECT
rdreq => outptr.OUTPUTSELECT
rdreq => outptr.OUTPUTSELECT
rdreq => outptr.OUTPUTSELECT
rdreq => outptr.OUTPUTSELECT
rdreq => outptr.OUTPUTSELECT
rdreq => outptr.OUTPUTSELECT
rdreq => outptr.OUTPUTSELECT
rdreq => outptr.OUTPUTSELECT
rdreq => outptr.OUTPUTSELECT
rdreq => outptr.OUTPUTSELECT
rdreq => always0.IN1
rdreq => always0.IN1
rdreq => q[2]~reg0.ENA
rdreq => q[1]~reg0.ENA
rdreq => q[0]~reg0.ENA
rdreq => q[3]~reg0.ENA
rdreq => q[4]~reg0.ENA
rdreq => q[5]~reg0.ENA
rdreq => q[6]~reg0.ENA
rdreq => q[7]~reg0.ENA
rdreq => q[8]~reg0.ENA
rdreq => q[9]~reg0.ENA
rdreq => q[10]~reg0.ENA
rdreq => q[11]~reg0.ENA
rdreq => q[12]~reg0.ENA
rdreq => q[13]~reg0.ENA
rdreq => q[14]~reg0.ENA
rdreq => q[15]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclops|SP_fifo:SPF
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdreq => rdreq.IN1
sclr => sclr.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw
usedw[8] <= scfifo:scfifo_component.usedw
usedw[9] <= scfifo:scfifo_component.usedw


|Cyclops|SP_fifo:SPF|scfifo:scfifo_component
data[0] => scfifo_1t31:auto_generated.data[0]
data[1] => scfifo_1t31:auto_generated.data[1]
data[2] => scfifo_1t31:auto_generated.data[2]
data[3] => scfifo_1t31:auto_generated.data[3]
data[4] => scfifo_1t31:auto_generated.data[4]
data[5] => scfifo_1t31:auto_generated.data[5]
data[6] => scfifo_1t31:auto_generated.data[6]
data[7] => scfifo_1t31:auto_generated.data[7]
data[8] => scfifo_1t31:auto_generated.data[8]
data[9] => scfifo_1t31:auto_generated.data[9]
data[10] => scfifo_1t31:auto_generated.data[10]
data[11] => scfifo_1t31:auto_generated.data[11]
data[12] => scfifo_1t31:auto_generated.data[12]
data[13] => scfifo_1t31:auto_generated.data[13]
data[14] => scfifo_1t31:auto_generated.data[14]
data[15] => scfifo_1t31:auto_generated.data[15]
q[0] <= scfifo_1t31:auto_generated.q[0]
q[1] <= scfifo_1t31:auto_generated.q[1]
q[2] <= scfifo_1t31:auto_generated.q[2]
q[3] <= scfifo_1t31:auto_generated.q[3]
q[4] <= scfifo_1t31:auto_generated.q[4]
q[5] <= scfifo_1t31:auto_generated.q[5]
q[6] <= scfifo_1t31:auto_generated.q[6]
q[7] <= scfifo_1t31:auto_generated.q[7]
q[8] <= scfifo_1t31:auto_generated.q[8]
q[9] <= scfifo_1t31:auto_generated.q[9]
q[10] <= scfifo_1t31:auto_generated.q[10]
q[11] <= scfifo_1t31:auto_generated.q[11]
q[12] <= scfifo_1t31:auto_generated.q[12]
q[13] <= scfifo_1t31:auto_generated.q[13]
q[14] <= scfifo_1t31:auto_generated.q[14]
q[15] <= scfifo_1t31:auto_generated.q[15]
wrreq => scfifo_1t31:auto_generated.wrreq
rdreq => scfifo_1t31:auto_generated.rdreq
clock => scfifo_1t31:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_1t31:auto_generated.sclr
empty <= scfifo_1t31:auto_generated.empty
full <= scfifo_1t31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_1t31:auto_generated.usedw[0]
usedw[1] <= scfifo_1t31:auto_generated.usedw[1]
usedw[2] <= scfifo_1t31:auto_generated.usedw[2]
usedw[3] <= scfifo_1t31:auto_generated.usedw[3]
usedw[4] <= scfifo_1t31:auto_generated.usedw[4]
usedw[5] <= scfifo_1t31:auto_generated.usedw[5]
usedw[6] <= scfifo_1t31:auto_generated.usedw[6]
usedw[7] <= scfifo_1t31:auto_generated.usedw[7]
usedw[8] <= scfifo_1t31:auto_generated.usedw[8]
usedw[9] <= scfifo_1t31:auto_generated.usedw[9]


|Cyclops|SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated
clock => a_dpfifo_kk31:dpfifo.clock
data[0] => a_dpfifo_kk31:dpfifo.data[0]
data[1] => a_dpfifo_kk31:dpfifo.data[1]
data[2] => a_dpfifo_kk31:dpfifo.data[2]
data[3] => a_dpfifo_kk31:dpfifo.data[3]
data[4] => a_dpfifo_kk31:dpfifo.data[4]
data[5] => a_dpfifo_kk31:dpfifo.data[5]
data[6] => a_dpfifo_kk31:dpfifo.data[6]
data[7] => a_dpfifo_kk31:dpfifo.data[7]
data[8] => a_dpfifo_kk31:dpfifo.data[8]
data[9] => a_dpfifo_kk31:dpfifo.data[9]
data[10] => a_dpfifo_kk31:dpfifo.data[10]
data[11] => a_dpfifo_kk31:dpfifo.data[11]
data[12] => a_dpfifo_kk31:dpfifo.data[12]
data[13] => a_dpfifo_kk31:dpfifo.data[13]
data[14] => a_dpfifo_kk31:dpfifo.data[14]
data[15] => a_dpfifo_kk31:dpfifo.data[15]
empty <= a_dpfifo_kk31:dpfifo.empty
full <= a_dpfifo_kk31:dpfifo.full
q[0] <= a_dpfifo_kk31:dpfifo.q[0]
q[1] <= a_dpfifo_kk31:dpfifo.q[1]
q[2] <= a_dpfifo_kk31:dpfifo.q[2]
q[3] <= a_dpfifo_kk31:dpfifo.q[3]
q[4] <= a_dpfifo_kk31:dpfifo.q[4]
q[5] <= a_dpfifo_kk31:dpfifo.q[5]
q[6] <= a_dpfifo_kk31:dpfifo.q[6]
q[7] <= a_dpfifo_kk31:dpfifo.q[7]
q[8] <= a_dpfifo_kk31:dpfifo.q[8]
q[9] <= a_dpfifo_kk31:dpfifo.q[9]
q[10] <= a_dpfifo_kk31:dpfifo.q[10]
q[11] <= a_dpfifo_kk31:dpfifo.q[11]
q[12] <= a_dpfifo_kk31:dpfifo.q[12]
q[13] <= a_dpfifo_kk31:dpfifo.q[13]
q[14] <= a_dpfifo_kk31:dpfifo.q[14]
q[15] <= a_dpfifo_kk31:dpfifo.q[15]
rdreq => a_dpfifo_kk31:dpfifo.rreq
sclr => a_dpfifo_kk31:dpfifo.sclr
usedw[0] <= a_dpfifo_kk31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_kk31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_kk31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_kk31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_kk31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_kk31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_kk31:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_kk31:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_kk31:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_kk31:dpfifo.usedw[9]
wrreq => a_dpfifo_kk31:dpfifo.wreq


|Cyclops|SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo
clock => altsyncram_v2e1:FIFOram.clock0
clock => altsyncram_v2e1:FIFOram.clock1
clock => cntr_g5b:rd_ptr_msb.clock
clock => cntr_477:usedw_counter.clock
clock => cntr_o6b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_v2e1:FIFOram.data_a[0]
data[1] => altsyncram_v2e1:FIFOram.data_a[1]
data[2] => altsyncram_v2e1:FIFOram.data_a[2]
data[3] => altsyncram_v2e1:FIFOram.data_a[3]
data[4] => altsyncram_v2e1:FIFOram.data_a[4]
data[5] => altsyncram_v2e1:FIFOram.data_a[5]
data[6] => altsyncram_v2e1:FIFOram.data_a[6]
data[7] => altsyncram_v2e1:FIFOram.data_a[7]
data[8] => altsyncram_v2e1:FIFOram.data_a[8]
data[9] => altsyncram_v2e1:FIFOram.data_a[9]
data[10] => altsyncram_v2e1:FIFOram.data_a[10]
data[11] => altsyncram_v2e1:FIFOram.data_a[11]
data[12] => altsyncram_v2e1:FIFOram.data_a[12]
data[13] => altsyncram_v2e1:FIFOram.data_a[13]
data[14] => altsyncram_v2e1:FIFOram.data_a[14]
data[15] => altsyncram_v2e1:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_v2e1:FIFOram.q_b[0]
q[1] <= altsyncram_v2e1:FIFOram.q_b[1]
q[2] <= altsyncram_v2e1:FIFOram.q_b[2]
q[3] <= altsyncram_v2e1:FIFOram.q_b[3]
q[4] <= altsyncram_v2e1:FIFOram.q_b[4]
q[5] <= altsyncram_v2e1:FIFOram.q_b[5]
q[6] <= altsyncram_v2e1:FIFOram.q_b[6]
q[7] <= altsyncram_v2e1:FIFOram.q_b[7]
q[8] <= altsyncram_v2e1:FIFOram.q_b[8]
q[9] <= altsyncram_v2e1:FIFOram.q_b[9]
q[10] <= altsyncram_v2e1:FIFOram.q_b[10]
q[11] <= altsyncram_v2e1:FIFOram.q_b[11]
q[12] <= altsyncram_v2e1:FIFOram.q_b[12]
q[13] <= altsyncram_v2e1:FIFOram.q_b[13]
q[14] <= altsyncram_v2e1:FIFOram.q_b[14]
q[15] <= altsyncram_v2e1:FIFOram.q_b[15]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_g5b:rd_ptr_msb.sclr
sclr => cntr_477:usedw_counter.sclr
sclr => cntr_o6b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_477:usedw_counter.q[0]
usedw[1] <= cntr_477:usedw_counter.q[1]
usedw[2] <= cntr_477:usedw_counter.q[2]
usedw[3] <= cntr_477:usedw_counter.q[3]
usedw[4] <= cntr_477:usedw_counter.q[4]
usedw[5] <= cntr_477:usedw_counter.q[5]
usedw[6] <= cntr_477:usedw_counter.q[6]
usedw[7] <= cntr_477:usedw_counter.q[7]
usedw[8] <= cntr_477:usedw_counter.q[8]
usedw[9] <= cntr_477:usedw_counter.q[9]
wreq => valid_wreq.IN0


|Cyclops|SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram
address_a[0] => altsyncram_qjj1:altsyncram1.address_b[0]
address_a[1] => altsyncram_qjj1:altsyncram1.address_b[1]
address_a[2] => altsyncram_qjj1:altsyncram1.address_b[2]
address_a[3] => altsyncram_qjj1:altsyncram1.address_b[3]
address_a[4] => altsyncram_qjj1:altsyncram1.address_b[4]
address_a[5] => altsyncram_qjj1:altsyncram1.address_b[5]
address_a[6] => altsyncram_qjj1:altsyncram1.address_b[6]
address_a[7] => altsyncram_qjj1:altsyncram1.address_b[7]
address_a[8] => altsyncram_qjj1:altsyncram1.address_b[8]
address_a[9] => altsyncram_qjj1:altsyncram1.address_b[9]
address_b[0] => altsyncram_qjj1:altsyncram1.address_a[0]
address_b[1] => altsyncram_qjj1:altsyncram1.address_a[1]
address_b[2] => altsyncram_qjj1:altsyncram1.address_a[2]
address_b[3] => altsyncram_qjj1:altsyncram1.address_a[3]
address_b[4] => altsyncram_qjj1:altsyncram1.address_a[4]
address_b[5] => altsyncram_qjj1:altsyncram1.address_a[5]
address_b[6] => altsyncram_qjj1:altsyncram1.address_a[6]
address_b[7] => altsyncram_qjj1:altsyncram1.address_a[7]
address_b[8] => altsyncram_qjj1:altsyncram1.address_a[8]
address_b[9] => altsyncram_qjj1:altsyncram1.address_a[9]
clock0 => altsyncram_qjj1:altsyncram1.clock1
clock1 => altsyncram_qjj1:altsyncram1.clock0
clocken1 => altsyncram_qjj1:altsyncram1.clocken0
data_a[0] => altsyncram_qjj1:altsyncram1.data_b[0]
data_a[1] => altsyncram_qjj1:altsyncram1.data_b[1]
data_a[2] => altsyncram_qjj1:altsyncram1.data_b[2]
data_a[3] => altsyncram_qjj1:altsyncram1.data_b[3]
data_a[4] => altsyncram_qjj1:altsyncram1.data_b[4]
data_a[5] => altsyncram_qjj1:altsyncram1.data_b[5]
data_a[6] => altsyncram_qjj1:altsyncram1.data_b[6]
data_a[7] => altsyncram_qjj1:altsyncram1.data_b[7]
data_a[8] => altsyncram_qjj1:altsyncram1.data_b[8]
data_a[9] => altsyncram_qjj1:altsyncram1.data_b[9]
data_a[10] => altsyncram_qjj1:altsyncram1.data_b[10]
data_a[11] => altsyncram_qjj1:altsyncram1.data_b[11]
data_a[12] => altsyncram_qjj1:altsyncram1.data_b[12]
data_a[13] => altsyncram_qjj1:altsyncram1.data_b[13]
data_a[14] => altsyncram_qjj1:altsyncram1.data_b[14]
data_a[15] => altsyncram_qjj1:altsyncram1.data_b[15]
q_b[0] <= altsyncram_qjj1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_qjj1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_qjj1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_qjj1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_qjj1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_qjj1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_qjj1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_qjj1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_qjj1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_qjj1:altsyncram1.q_a[9]
q_b[10] <= altsyncram_qjj1:altsyncram1.q_a[10]
q_b[11] <= altsyncram_qjj1:altsyncram1.q_a[11]
q_b[12] <= altsyncram_qjj1:altsyncram1.q_a[12]
q_b[13] <= altsyncram_qjj1:altsyncram1.q_a[13]
q_b[14] <= altsyncram_qjj1:altsyncram1.q_a[14]
q_b[15] <= altsyncram_qjj1:altsyncram1.q_a[15]
wren_a => altsyncram_qjj1:altsyncram1.clocken1
wren_a => altsyncram_qjj1:altsyncram1.wren_b


|Cyclops|SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_a[9] => ram_block2a8.PORTAADDR9
address_a[9] => ram_block2a9.PORTAADDR9
address_a[9] => ram_block2a10.PORTAADDR9
address_a[9] => ram_block2a11.PORTAADDR9
address_a[9] => ram_block2a12.PORTAADDR9
address_a[9] => ram_block2a13.PORTAADDR9
address_a[9] => ram_block2a14.PORTAADDR9
address_a[9] => ram_block2a15.PORTAADDR9
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[8] => ram_block2a15.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[9] => ram_block2a8.PORTBADDR9
address_b[9] => ram_block2a9.PORTBADDR9
address_b[9] => ram_block2a10.PORTBADDR9
address_b[9] => ram_block2a11.PORTBADDR9
address_b[9] => ram_block2a12.PORTBADDR9
address_b[9] => ram_block2a13.PORTBADDR9
address_b[9] => ram_block2a14.PORTBADDR9
address_b[9] => ram_block2a15.PORTBADDR9
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
clocken0 => ram_block2a12.ENA0
clocken0 => ram_block2a13.ENA0
clocken0 => ram_block2a14.ENA0
clocken0 => ram_block2a15.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
data_b[9] => ram_block2a9.PORTBDATAIN
data_b[10] => ram_block2a10.PORTBDATAIN
data_b[11] => ram_block2a11.PORTBDATAIN
data_b[12] => ram_block2a12.PORTBDATAIN
data_b[13] => ram_block2a13.PORTBDATAIN
data_b[14] => ram_block2a14.PORTBDATAIN
data_b[15] => ram_block2a15.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_a[13] <= ram_block2a13.PORTADATAOUT
q_a[14] <= ram_block2a14.PORTADATAOUT
q_a[15] <= ram_block2a15.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a15.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE
wren_b => ram_block2a9.PORTBRE
wren_b => ram_block2a10.PORTBRE
wren_b => ram_block2a11.PORTBRE
wren_b => ram_block2a12.PORTBRE
wren_b => ram_block2a13.PORTBRE
wren_b => ram_block2a14.PORTBRE
wren_b => ram_block2a15.PORTBRE


|Cyclops|SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cmpr_cp8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|Cyclops|SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cmpr_cp8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|Cyclops|SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cntr_g5b:rd_ptr_msb
clock => counter_reg_bit3a[8].CLK
clock => counter_reg_bit3a[7].CLK
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
q[7] <= counter_reg_bit3a[7].REGOUT
q[8] <= counter_reg_bit3a[8].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Cyclops|SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cntr_477:usedw_counter
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
q[9] <= counter_reg_bit4a[9].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB


|Cyclops|SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cntr_o6b:wr_ptr
clock => counter_reg_bit5a[9].CLK
clock => counter_reg_bit5a[8].CLK
clock => counter_reg_bit5a[7].CLK
clock => counter_reg_bit5a[6].CLK
clock => counter_reg_bit5a[5].CLK
clock => counter_reg_bit5a[4].CLK
clock => counter_reg_bit5a[3].CLK
clock => counter_reg_bit5a[2].CLK
clock => counter_reg_bit5a[1].CLK
clock => counter_reg_bit5a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit5a[0].REGOUT
q[1] <= counter_reg_bit5a[1].REGOUT
q[2] <= counter_reg_bit5a[2].REGOUT
q[3] <= counter_reg_bit5a[3].REGOUT
q[4] <= counter_reg_bit5a[4].REGOUT
q[5] <= counter_reg_bit5a[5].REGOUT
q[6] <= counter_reg_bit5a[6].REGOUT
q[7] <= counter_reg_bit5a[7].REGOUT
q[8] <= counter_reg_bit5a[8].REGOUT
q[9] <= counter_reg_bit5a[9].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Cyclops|NWire_rcv:SPD
irst => DBrise_cnt.OUTPUTSELECT
irst => DBrise_cnt.OUTPUTSELECT
irst => DBrise_cnt.OUTPUTSELECT
irst => DBrise_cnt.OUTPUTSELECT
irst => DBrise_cnt.OUTPUTSELECT
irst => d3.OUTPUTSELECT
irst => d2.OUTPUTSELECT
irst => d1.OUTPUTSELECT
irst => d0.OUTPUTSELECT
irst => DBrise.OUTPUTSELECT
irst => tb_cnt.OUTPUTSELECT
irst => tb_cnt.OUTPUTSELECT
irst => tb_cnt.OUTPUTSELECT
irst => tb_cnt.OUTPUTSELECT
irst => tb_cnt.OUTPUTSELECT
irst => tb_cnt.OUTPUTSELECT
irst => tb_cnt.OUTPUTSELECT
irst => tb_cnt.OUTPUTSELECT
irst => tb_cnt.OUTPUTSELECT
irst => tb_cnt.OUTPUTSELECT
irst => tb_cnt.OUTPUTSELECT
irst => tb_cnt.OUTPUTSELECT
irst => tb_width.OUTPUTSELECT
irst => tb_width.OUTPUTSELECT
irst => tb_width.OUTPUTSELECT
irst => tb_width.OUTPUTSELECT
irst => tb_width.OUTPUTSELECT
irst => tb_width.OUTPUTSELECT
irst => tb_width.OUTPUTSELECT
irst => tb_width.OUTPUTSELECT
irst => tb_width.OUTPUTSELECT
irst => tb_width.OUTPUTSELECT
irst => tb_width.OUTPUTSELECT
irst => tb_width.OUTPUTSELECT
irst => pass.OUTPUTSELECT
irst => pass.OUTPUTSELECT
irst => pass.OUTPUTSELECT
irst => pass.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => DB_LEN.OUTPUTSELECT
irst => TB_state.OUTPUTSELECT
irst => TB_state.OUTPUTSELECT
irst => TB_state.OUTPUTSELECT
irst => TB_state.OUTPUTSELECT
irst => TB_state.OUTPUTSELECT
irst => TB_state.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => rdata.OUTPUTSELECT
irst => irdy.OUTPUTSELECT
irst => data_cnt.OUTPUTSELECT
irst => data_cnt.OUTPUTSELECT
irst => data_cnt.OUTPUTSELECT
irst => data_cnt.OUTPUTSELECT
irst => resync.OUTPUTSELECT
iclk => resync.CLK
iclk => data_cnt[0].CLK
iclk => data_cnt[1].CLK
iclk => data_cnt[2].CLK
iclk => data_cnt[3].CLK
iclk => irdy.CLK
iclk => idata[0].CLK
iclk => idata[1].CLK
iclk => idata[2].CLK
iclk => idata[3].CLK
iclk => idata[4].CLK
iclk => idata[5].CLK
iclk => idata[6].CLK
iclk => idata[7].CLK
iclk => idata[8].CLK
iclk => idata[9].CLK
iclk => idata[10].CLK
iclk => idata[11].CLK
iclk => idata[12].CLK
iclk => idata[13].CLK
iclk => idata[14].CLK
iclk => idata[15].CLK
iclk => rcv_flag.CLK
iclk => rdata[0].CLK
iclk => rdata[1].CLK
iclk => rdata[2].CLK
iclk => rdata[3].CLK
iclk => rdata[4].CLK
iclk => rdata[5].CLK
iclk => rdata[6].CLK
iclk => rdata[7].CLK
iclk => rdata[8].CLK
iclk => rdata[9].CLK
iclk => rdata[10].CLK
iclk => rdata[11].CLK
iclk => rdata[12].CLK
iclk => rdata[13].CLK
iclk => rdata[14].CLK
iclk => rdata[15].CLK
iclk => DB_LEN[3][0].CLK
iclk => DB_LEN[3][1].CLK
iclk => DB_LEN[3][2].CLK
iclk => DB_LEN[3][3].CLK
iclk => DB_LEN[3][4].CLK
iclk => DB_LEN[3][5].CLK
iclk => DB_LEN[3][6].CLK
iclk => DB_LEN[3][7].CLK
iclk => DB_LEN[3][8].CLK
iclk => DB_LEN[3][9].CLK
iclk => DB_LEN[3][10].CLK
iclk => DB_LEN[3][11].CLK
iclk => DB_LEN[2][0].CLK
iclk => DB_LEN[2][1].CLK
iclk => DB_LEN[2][2].CLK
iclk => DB_LEN[2][3].CLK
iclk => DB_LEN[2][4].CLK
iclk => DB_LEN[2][5].CLK
iclk => DB_LEN[2][6].CLK
iclk => DB_LEN[2][7].CLK
iclk => DB_LEN[2][8].CLK
iclk => DB_LEN[2][9].CLK
iclk => DB_LEN[2][10].CLK
iclk => DB_LEN[2][11].CLK
iclk => DB_LEN[1][0].CLK
iclk => DB_LEN[1][1].CLK
iclk => DB_LEN[1][2].CLK
iclk => DB_LEN[1][3].CLK
iclk => DB_LEN[1][4].CLK
iclk => DB_LEN[1][5].CLK
iclk => DB_LEN[1][6].CLK
iclk => DB_LEN[1][7].CLK
iclk => DB_LEN[1][8].CLK
iclk => DB_LEN[1][9].CLK
iclk => DB_LEN[1][10].CLK
iclk => DB_LEN[1][11].CLK
iclk => DB_LEN[0][0].CLK
iclk => DB_LEN[0][1].CLK
iclk => DB_LEN[0][2].CLK
iclk => DB_LEN[0][3].CLK
iclk => DB_LEN[0][4].CLK
iclk => DB_LEN[0][5].CLK
iclk => DB_LEN[0][6].CLK
iclk => DB_LEN[0][7].CLK
iclk => DB_LEN[0][8].CLK
iclk => DB_LEN[0][9].CLK
iclk => DB_LEN[0][10].CLK
iclk => DB_LEN[0][11].CLK
iclk => pass[0].CLK
iclk => pass[1].CLK
iclk => pass[2].CLK
iclk => pass[3].CLK
iclk => tb_width[0].CLK
iclk => tb_width[1].CLK
iclk => tb_width[2].CLK
iclk => tb_width[3].CLK
iclk => tb_width[4].CLK
iclk => tb_width[5].CLK
iclk => tb_width[6].CLK
iclk => tb_width[7].CLK
iclk => tb_width[8].CLK
iclk => tb_width[9].CLK
iclk => tb_width[10].CLK
iclk => tb_width[11].CLK
iclk => tb_cnt[0].CLK
iclk => tb_cnt[1].CLK
iclk => tb_cnt[2].CLK
iclk => tb_cnt[3].CLK
iclk => tb_cnt[4].CLK
iclk => tb_cnt[5].CLK
iclk => tb_cnt[6].CLK
iclk => tb_cnt[7].CLK
iclk => tb_cnt[8].CLK
iclk => tb_cnt[9].CLK
iclk => tb_cnt[10].CLK
iclk => tb_cnt[11].CLK
iclk => DBrise.CLK
iclk => d0.CLK
iclk => d1.CLK
iclk => d2.CLK
iclk => d3.CLK
iclk => DBrise_cnt[0].CLK
iclk => DBrise_cnt[1].CLK
iclk => DBrise_cnt[2].CLK
iclk => DBrise_cnt[3].CLK
iclk => DBrise_cnt[4].CLK
iclk => DIFF_CLK.ia0.CLK
iclk => DIFF_CLK.ia1.CLK
iclk => TB_state~1.DATAIN
xrst => ~NO_FANOUT~
xclk => DIFF_CLK.xr0.CLK
xclk => DIFF_CLK.xr1.CLK
xclk => DIFF_CLK.xr2.CLK
xclk => DIFF_CLK.xd0[0].CLK
xclk => DIFF_CLK.xd0[1].CLK
xclk => DIFF_CLK.xd0[2].CLK
xclk => DIFF_CLK.xd0[3].CLK
xclk => DIFF_CLK.xd0[4].CLK
xclk => DIFF_CLK.xd0[5].CLK
xclk => DIFF_CLK.xd0[6].CLK
xclk => DIFF_CLK.xd0[7].CLK
xclk => DIFF_CLK.xd0[8].CLK
xclk => DIFF_CLK.xd0[9].CLK
xclk => DIFF_CLK.xd0[10].CLK
xclk => DIFF_CLK.xd0[11].CLK
xclk => DIFF_CLK.xd0[12].CLK
xclk => DIFF_CLK.xd0[13].CLK
xclk => DIFF_CLK.xd0[14].CLK
xclk => DIFF_CLK.xd0[15].CLK
xclk => DIFF_CLK.xd1[0].CLK
xclk => DIFF_CLK.xd1[1].CLK
xclk => DIFF_CLK.xd1[2].CLK
xclk => DIFF_CLK.xd1[3].CLK
xclk => DIFF_CLK.xd1[4].CLK
xclk => DIFF_CLK.xd1[5].CLK
xclk => DIFF_CLK.xd1[6].CLK
xclk => DIFF_CLK.xd1[7].CLK
xclk => DIFF_CLK.xd1[8].CLK
xclk => DIFF_CLK.xd1[9].CLK
xclk => DIFF_CLK.xd1[10].CLK
xclk => DIFF_CLK.xd1[11].CLK
xclk => DIFF_CLK.xd1[12].CLK
xclk => DIFF_CLK.xd1[13].CLK
xclk => DIFF_CLK.xd1[14].CLK
xclk => DIFF_CLK.xd1[15].CLK
xrcv_data[0] <= DIFF_CLK.xd1[0].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[1] <= DIFF_CLK.xd1[1].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[2] <= DIFF_CLK.xd1[2].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[3] <= DIFF_CLK.xd1[3].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[4] <= DIFF_CLK.xd1[4].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[5] <= DIFF_CLK.xd1[5].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[6] <= DIFF_CLK.xd1[6].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[7] <= DIFF_CLK.xd1[7].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[8] <= DIFF_CLK.xd1[8].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[9] <= DIFF_CLK.xd1[9].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[10] <= DIFF_CLK.xd1[10].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[11] <= DIFF_CLK.xd1[11].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[12] <= DIFF_CLK.xd1[12].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[13] <= DIFF_CLK.xd1[13].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[14] <= DIFF_CLK.xd1[14].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[15] <= DIFF_CLK.xd1[15].DB_MAX_OUTPUT_PORT_TYPE
xrcv_rdy <= DIFF_CLK.xr2.DB_MAX_OUTPUT_PORT_TYPE
xrcv_ack => DIFF_CLK.ia0.DATAIN
din => d0.DATAA


|Cyclops|sp_rcv_ctrl:SPC
rst => sp_state.OUTPUTSELECT
rst => trigger.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => trigger~reg0.CLK
clk => sp_state.CLK
trigger <= trigger~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_wreq => count.OUTPUTSELECT
fifo_wreq => count.OUTPUTSELECT
fifo_wreq => count.OUTPUTSELECT
fifo_wreq => count.OUTPUTSELECT
fifo_wreq => count.OUTPUTSELECT
fifo_wreq => count.OUTPUTSELECT
fifo_wreq => count.OUTPUTSELECT
fifo_wreq => count.OUTPUTSELECT
fifo_wreq => count.OUTPUTSELECT
fifo_wreq => count.OUTPUTSELECT
fifo_wreq => count.OUTPUTSELECT
fifo_wreq => count.OUTPUTSELECT
fifo_wreq => always1.IN1
flag => sp_state_next.DATAA


|Cyclops|async_usb:usb1
IF_clk => FX_Burst_cnt[0].CLK
IF_clk => FX_Burst_cnt[1].CLK
IF_clk => FX_Burst_cnt[2].CLK
IF_clk => FX_Burst_cnt[3].CLK
IF_clk => FX_Burst_cnt[4].CLK
IF_clk => FX_Burst_cnt[5].CLK
IF_clk => FX_Burst_cnt[6].CLK
IF_clk => FX_Burst_cnt[7].CLK
IF_clk => FX_Burst_cnt[8].CLK
IF_clk => FIFO_ADR[0]~reg0.CLK
IF_clk => FIFO_ADR[1]~reg0.CLK
IF_clk => Sp_fifo_rreq~reg0.CLK
IF_clk => Tx_fifo_rreq~reg0.CLK
IF_clk => Rx_fifo_wdata[0]~reg0.CLK
IF_clk => Rx_fifo_wdata[1]~reg0.CLK
IF_clk => Rx_fifo_wdata[2]~reg0.CLK
IF_clk => Rx_fifo_wdata[3]~reg0.CLK
IF_clk => Rx_fifo_wdata[4]~reg0.CLK
IF_clk => Rx_fifo_wdata[5]~reg0.CLK
IF_clk => Rx_fifo_wdata[6]~reg0.CLK
IF_clk => Rx_fifo_wdata[7]~reg0.CLK
IF_clk => Rx_fifo_wdata[8]~reg0.CLK
IF_clk => Rx_fifo_wdata[9]~reg0.CLK
IF_clk => Rx_fifo_wdata[10]~reg0.CLK
IF_clk => Rx_fifo_wdata[11]~reg0.CLK
IF_clk => Rx_fifo_wdata[12]~reg0.CLK
IF_clk => Rx_fifo_wdata[13]~reg0.CLK
IF_clk => Rx_fifo_wdata[14]~reg0.CLK
IF_clk => Rx_fifo_wdata[15]~reg0.CLK
IF_clk => Rx_fifo_wreq~reg0.CLK
IF_clk => SLEN.CLK
IF_clk => SLWR~reg0.CLK
IF_clk => ep_sel.CLK
IF_clk => SLRD~reg0.CLK
IF_clk => SLOE~reg0.CLK
IF_clk => FX_state~1.DATAIN
IF_rst => FX_state.OUTPUTSELECT
IF_rst => FX_state.OUTPUTSELECT
IF_rst => FX_state.OUTPUTSELECT
IF_rst => FX_state.OUTPUTSELECT
IF_rst => FX_state.OUTPUTSELECT
IF_rst => FX_state.OUTPUTSELECT
IF_rst => FX_state.OUTPUTSELECT
IF_rst => FX_state.OUTPUTSELECT
IF_rst => FX_state.OUTPUTSELECT
IF_rst => FX_state.OUTPUTSELECT
IF_rst => FX_state.OUTPUTSELECT
IF_rst => FX_state.OUTPUTSELECT
IF_rst => FX_state.OUTPUTSELECT
IF_rst => FX_state.OUTPUTSELECT
IF_rst => FX_state.OUTPUTSELECT
IF_rst => FX_state.OUTPUTSELECT
IF_rst => FX_state.OUTPUTSELECT
IF_rst => FX_state.OUTPUTSELECT
IF_rst => FX_state.OUTPUTSELECT
IF_rst => FX_state.OUTPUTSELECT
IF_rst => SLOE.OUTPUTSELECT
IF_rst => SLRD.OUTPUTSELECT
IF_rst => ep_sel.OUTPUTSELECT
IF_rst => SLWR.OUTPUTSELECT
IF_rst => SLEN.OUTPUTSELECT
IF_rst => Rx_fifo_wreq.OUTPUTSELECT
IF_rst => Rx_fifo_wdata.OUTPUTSELECT
IF_rst => Rx_fifo_wdata.OUTPUTSELECT
IF_rst => Rx_fifo_wdata.OUTPUTSELECT
IF_rst => Rx_fifo_wdata.OUTPUTSELECT
IF_rst => Rx_fifo_wdata.OUTPUTSELECT
IF_rst => Rx_fifo_wdata.OUTPUTSELECT
IF_rst => Rx_fifo_wdata.OUTPUTSELECT
IF_rst => Rx_fifo_wdata.OUTPUTSELECT
IF_rst => Rx_fifo_wdata.OUTPUTSELECT
IF_rst => Rx_fifo_wdata.OUTPUTSELECT
IF_rst => Rx_fifo_wdata.OUTPUTSELECT
IF_rst => Rx_fifo_wdata.OUTPUTSELECT
IF_rst => Rx_fifo_wdata.OUTPUTSELECT
IF_rst => Rx_fifo_wdata.OUTPUTSELECT
IF_rst => Rx_fifo_wdata.OUTPUTSELECT
IF_rst => Rx_fifo_wdata.OUTPUTSELECT
IF_rst => Tx_fifo_rreq.OUTPUTSELECT
IF_rst => Sp_fifo_rreq.OUTPUTSELECT
FX2_FD[0] <> FX2_FD[0]
FX2_FD[0] <> FX2_FD[0]
FX2_FD[1] <> FX2_FD[1]
FX2_FD[1] <> FX2_FD[1]
FX2_FD[2] <> FX2_FD[2]
FX2_FD[2] <> FX2_FD[2]
FX2_FD[3] <> FX2_FD[3]
FX2_FD[3] <> FX2_FD[3]
FX2_FD[4] <> FX2_FD[4]
FX2_FD[4] <> FX2_FD[4]
FX2_FD[5] <> FX2_FD[5]
FX2_FD[5] <> FX2_FD[5]
FX2_FD[6] <> FX2_FD[6]
FX2_FD[6] <> FX2_FD[6]
FX2_FD[7] <> FX2_FD[7]
FX2_FD[7] <> FX2_FD[7]
FX2_FD[8] <> FX2_FD[8]
FX2_FD[8] <> FX2_FD[8]
FX2_FD[9] <> FX2_FD[9]
FX2_FD[9] <> FX2_FD[9]
FX2_FD[10] <> FX2_FD[10]
FX2_FD[10] <> FX2_FD[10]
FX2_FD[11] <> FX2_FD[11]
FX2_FD[11] <> FX2_FD[11]
FX2_FD[12] <> FX2_FD[12]
FX2_FD[12] <> FX2_FD[12]
FX2_FD[13] <> FX2_FD[13]
FX2_FD[13] <> FX2_FD[13]
FX2_FD[14] <> FX2_FD[14]
FX2_FD[14] <> FX2_FD[14]
FX2_FD[15] <> FX2_FD[15]
FX2_FD[15] <> FX2_FD[15]
FLAGA => rx_pc_rdy.IN1
FLAGB => sp_pc_rdy.IN1
FLAGC => tx_pc_rdy.IN1
SLWR <= SLWR~reg0.DB_MAX_OUTPUT_PORT_TYPE
SLRD <= SLRD~reg0.DB_MAX_OUTPUT_PORT_TYPE
SLOE <= SLOE~reg0.DB_MAX_OUTPUT_PORT_TYPE
PKEND <= <VCC>
FIFO_ADR[0] <= FIFO_ADR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ADR[1] <= FIFO_ADR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wreq <= Rx_fifo_wreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[0] <= Rx_fifo_wdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[1] <= Rx_fifo_wdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[2] <= Rx_fifo_wdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[3] <= Rx_fifo_wdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[4] <= Rx_fifo_wdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[5] <= Rx_fifo_wdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[6] <= Rx_fifo_wdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[7] <= Rx_fifo_wdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[8] <= Rx_fifo_wdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[9] <= Rx_fifo_wdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[10] <= Rx_fifo_wdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[11] <= Rx_fifo_wdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[12] <= Rx_fifo_wdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[13] <= Rx_fifo_wdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[14] <= Rx_fifo_wdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[15] <= Rx_fifo_wdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_used[0] => LessThan2.IN23
Rx_fifo_used[1] => LessThan2.IN22
Rx_fifo_used[2] => LessThan2.IN21
Rx_fifo_used[3] => LessThan2.IN20
Rx_fifo_used[4] => LessThan2.IN19
Rx_fifo_used[5] => LessThan2.IN18
Rx_fifo_used[6] => LessThan2.IN17
Rx_fifo_used[7] => LessThan2.IN16
Rx_fifo_used[8] => LessThan2.IN15
Rx_fifo_used[9] => LessThan2.IN14
Rx_fifo_used[10] => LessThan2.IN13
Rx_fifo_full => LessThan2.IN24
Tx_fifo_rreq <= Tx_fifo_rreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_rdata[0] => FX2_FD[8].DATAIN
Tx_fifo_rdata[1] => FX2_FD[9].DATAIN
Tx_fifo_rdata[2] => FX2_FD[10].DATAIN
Tx_fifo_rdata[3] => FX2_FD[11].DATAIN
Tx_fifo_rdata[4] => FX2_FD[12].DATAIN
Tx_fifo_rdata[5] => FX2_FD[13].DATAIN
Tx_fifo_rdata[6] => FX2_FD[14].DATAIN
Tx_fifo_rdata[7] => FX2_FD[15].DATAIN
Tx_fifo_rdata[8] => FX2_FD[0].DATAIN
Tx_fifo_rdata[9] => FX2_FD[1].DATAIN
Tx_fifo_rdata[10] => FX2_FD[2].DATAIN
Tx_fifo_rdata[11] => FX2_FD[3].DATAIN
Tx_fifo_rdata[12] => FX2_FD[4].DATAIN
Tx_fifo_rdata[13] => FX2_FD[5].DATAIN
Tx_fifo_rdata[14] => FX2_FD[6].DATAIN
Tx_fifo_rdata[15] => FX2_FD[7].DATAIN
Tx_fifo_used[0] => LessThan0.IN25
Tx_fifo_used[1] => LessThan0.IN24
Tx_fifo_used[2] => LessThan0.IN23
Tx_fifo_used[3] => LessThan0.IN22
Tx_fifo_used[4] => LessThan0.IN21
Tx_fifo_used[5] => LessThan0.IN20
Tx_fifo_used[6] => LessThan0.IN19
Tx_fifo_used[7] => LessThan0.IN18
Tx_fifo_used[8] => LessThan0.IN17
Tx_fifo_used[9] => LessThan0.IN16
Tx_fifo_used[10] => LessThan0.IN15
Tx_fifo_used[11] => LessThan0.IN14
Tx_fifo_full => LessThan0.IN26
Sp_fifo_rreq <= Sp_fifo_rreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sp_fifo_rdata[0] => FX2_FD[8].DATAIN
Sp_fifo_rdata[1] => FX2_FD[9].DATAIN
Sp_fifo_rdata[2] => FX2_FD[10].DATAIN
Sp_fifo_rdata[3] => FX2_FD[11].DATAIN
Sp_fifo_rdata[4] => FX2_FD[12].DATAIN
Sp_fifo_rdata[5] => FX2_FD[13].DATAIN
Sp_fifo_rdata[6] => FX2_FD[14].DATAIN
Sp_fifo_rdata[7] => FX2_FD[15].DATAIN
Sp_fifo_rdata[8] => FX2_FD[0].DATAIN
Sp_fifo_rdata[9] => FX2_FD[1].DATAIN
Sp_fifo_rdata[10] => FX2_FD[2].DATAIN
Sp_fifo_rdata[11] => FX2_FD[3].DATAIN
Sp_fifo_rdata[12] => FX2_FD[4].DATAIN
Sp_fifo_rdata[13] => FX2_FD[5].DATAIN
Sp_fifo_rdata[14] => FX2_FD[6].DATAIN
Sp_fifo_rdata[15] => FX2_FD[7].DATAIN
Sp_fifo_used[0] => LessThan1.IN21
Sp_fifo_used[1] => LessThan1.IN20
Sp_fifo_used[2] => LessThan1.IN19
Sp_fifo_used[3] => LessThan1.IN18
Sp_fifo_used[4] => LessThan1.IN17
Sp_fifo_used[5] => LessThan1.IN16
Sp_fifo_used[6] => LessThan1.IN15
Sp_fifo_used[7] => LessThan1.IN14
Sp_fifo_used[8] => LessThan1.IN13
Sp_fifo_used[9] => LessThan1.IN12
Sp_fifo_full => LessThan1.IN22


|Cyclops|cdc_sync:cdc_c23
siga[0] => q1.DATAA
rstb => sigb.OUTPUTSELECT
rstb => q1.OUTPUTSELECT
clkb => q1[0].CLK
clkb => sigb[0]~reg0.CLK
sigb[0] <= sigb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclops|pulsegen:cdc_m
sig => p1.DATAA
sig => pulse.IN1
rst => p1.OUTPUTSELECT
clk => p1.CLK
pulse <= pulse.DB_MAX_OUTPUT_PORT_TYPE


|Cyclops|NWire_xmit:M_LRAudio
irst => irdy.OUTPUTSELECT
irst => iack.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => bcnt.OUTPUTSELECT
irst => bcnt.OUTPUTSELECT
irst => bcnt.OUTPUTSELECT
irst => bcnt.OUTPUTSELECT
irst => bcnt.OUTPUTSELECT
irst => bcnt.OUTPUTSELECT
irst => bcnt.OUTPUTSELECT
irst => bcnt.OUTPUTSELECT
irst => always2.IN0
irst => NW_state.OUTPUTSELECT
irst => NW_state.OUTPUTSELECT
irst => NW_state.OUTPUTSELECT
irst => NW_state.OUTPUTSELECT
irst => NW_state.OUTPUTSELECT
irst => NW_state.OUTPUTSELECT
iclk => data_cnt[0].CLK
iclk => data_cnt[1].CLK
iclk => data_cnt[2].CLK
iclk => data_cnt[3].CLK
iclk => data_cnt[4].CLK
iclk => id[0].CLK
iclk => id[1].CLK
iclk => id[2].CLK
iclk => id[3].CLK
iclk => id[4].CLK
iclk => id[5].CLK
iclk => id[6].CLK
iclk => id[7].CLK
iclk => id[8].CLK
iclk => id[9].CLK
iclk => id[10].CLK
iclk => id[11].CLK
iclk => id[12].CLK
iclk => id[13].CLK
iclk => id[14].CLK
iclk => id[15].CLK
iclk => id[16].CLK
iclk => id[17].CLK
iclk => id[18].CLK
iclk => id[19].CLK
iclk => id[20].CLK
iclk => id[21].CLK
iclk => id[22].CLK
iclk => id[23].CLK
iclk => id[24].CLK
iclk => id[25].CLK
iclk => id[26].CLK
iclk => id[27].CLK
iclk => id[28].CLK
iclk => id[29].CLK
iclk => id[30].CLK
iclk => id[31].CLK
iclk => bcnt[0].CLK
iclk => bcnt[1].CLK
iclk => bcnt[2].CLK
iclk => bcnt[3].CLK
iclk => bcnt[4].CLK
iclk => bcnt[5].CLK
iclk => bcnt[6].CLK
iclk => bcnt[7].CLK
iclk => dly_cnt[0].CLK
iclk => dly_cnt[1].CLK
iclk => dly_cnt[2].CLK
iclk => dly_cnt[3].CLK
iclk => dly_cnt[4].CLK
iclk => dly_cnt[5].CLK
iclk => dly_cnt[6].CLK
iclk => dly_cnt[7].CLK
iclk => dly_cnt[8].CLK
iclk => dly_cnt[9].CLK
iclk => dly_cnt[10].CLK
iclk => dly_cnt[11].CLK
iclk => dly_cnt[12].CLK
iclk => dly_cnt[13].CLK
iclk => dly_cnt[14].CLK
iclk => dly_cnt[15].CLK
iclk => dly_cnt[16].CLK
iclk => dly_cnt[17].CLK
iclk => dly_cnt[18].CLK
iclk => dly_cnt[19].CLK
iclk => dly_cnt[20].CLK
iclk => dly_cnt[21].CLK
iclk => dly_cnt[22].CLK
iclk => dly_cnt[23].CLK
iclk => dly_cnt[24].CLK
iclk => dly_cnt[25].CLK
iclk => iack.CLK
iclk => irdy.CLK
iclk => DIFF_CLK.iq0.CLK
iclk => DIFF_CLK.iq1.CLK
iclk => DIFF_CLK.iq2.CLK
iclk => DIFF_CLK.id0[0].CLK
iclk => DIFF_CLK.id0[1].CLK
iclk => DIFF_CLK.id0[2].CLK
iclk => DIFF_CLK.id0[3].CLK
iclk => DIFF_CLK.id0[4].CLK
iclk => DIFF_CLK.id0[5].CLK
iclk => DIFF_CLK.id0[6].CLK
iclk => DIFF_CLK.id0[7].CLK
iclk => DIFF_CLK.id0[8].CLK
iclk => DIFF_CLK.id0[9].CLK
iclk => DIFF_CLK.id0[10].CLK
iclk => DIFF_CLK.id0[11].CLK
iclk => DIFF_CLK.id0[12].CLK
iclk => DIFF_CLK.id0[13].CLK
iclk => DIFF_CLK.id0[14].CLK
iclk => DIFF_CLK.id0[15].CLK
iclk => DIFF_CLK.id0[16].CLK
iclk => DIFF_CLK.id0[17].CLK
iclk => DIFF_CLK.id0[18].CLK
iclk => DIFF_CLK.id0[19].CLK
iclk => DIFF_CLK.id0[20].CLK
iclk => DIFF_CLK.id0[21].CLK
iclk => DIFF_CLK.id0[22].CLK
iclk => DIFF_CLK.id0[23].CLK
iclk => DIFF_CLK.id0[24].CLK
iclk => DIFF_CLK.id0[25].CLK
iclk => DIFF_CLK.id0[26].CLK
iclk => DIFF_CLK.id0[27].CLK
iclk => DIFF_CLK.id0[28].CLK
iclk => DIFF_CLK.id0[29].CLK
iclk => DIFF_CLK.id0[30].CLK
iclk => DIFF_CLK.id0[31].CLK
iclk => DIFF_CLK.id1[0].CLK
iclk => DIFF_CLK.id1[1].CLK
iclk => DIFF_CLK.id1[2].CLK
iclk => DIFF_CLK.id1[3].CLK
iclk => DIFF_CLK.id1[4].CLK
iclk => DIFF_CLK.id1[5].CLK
iclk => DIFF_CLK.id1[6].CLK
iclk => DIFF_CLK.id1[7].CLK
iclk => DIFF_CLK.id1[8].CLK
iclk => DIFF_CLK.id1[9].CLK
iclk => DIFF_CLK.id1[10].CLK
iclk => DIFF_CLK.id1[11].CLK
iclk => DIFF_CLK.id1[12].CLK
iclk => DIFF_CLK.id1[13].CLK
iclk => DIFF_CLK.id1[14].CLK
iclk => DIFF_CLK.id1[15].CLK
iclk => DIFF_CLK.id1[16].CLK
iclk => DIFF_CLK.id1[17].CLK
iclk => DIFF_CLK.id1[18].CLK
iclk => DIFF_CLK.id1[19].CLK
iclk => DIFF_CLK.id1[20].CLK
iclk => DIFF_CLK.id1[21].CLK
iclk => DIFF_CLK.id1[22].CLK
iclk => DIFF_CLK.id1[23].CLK
iclk => DIFF_CLK.id1[24].CLK
iclk => DIFF_CLK.id1[25].CLK
iclk => DIFF_CLK.id1[26].CLK
iclk => DIFF_CLK.id1[27].CLK
iclk => DIFF_CLK.id1[28].CLK
iclk => DIFF_CLK.id1[29].CLK
iclk => DIFF_CLK.id1[30].CLK
iclk => DIFF_CLK.id1[31].CLK
iclk => NW_state~1.DATAIN
xrst => ~NO_FANOUT~
xclk => DIFF_CLK.xa0.CLK
xclk => DIFF_CLK.xa1.CLK
xclk => DIFF_CLK.xr0.CLK
xclk => DIFF_CLK.xr1.CLK
xdata[0] => DIFF_CLK.id0[0].DATAIN
xdata[1] => DIFF_CLK.id0[1].DATAIN
xdata[2] => DIFF_CLK.id0[2].DATAIN
xdata[3] => DIFF_CLK.id0[3].DATAIN
xdata[4] => DIFF_CLK.id0[4].DATAIN
xdata[5] => DIFF_CLK.id0[5].DATAIN
xdata[6] => DIFF_CLK.id0[6].DATAIN
xdata[7] => DIFF_CLK.id0[7].DATAIN
xdata[8] => DIFF_CLK.id0[8].DATAIN
xdata[9] => DIFF_CLK.id0[9].DATAIN
xdata[10] => DIFF_CLK.id0[10].DATAIN
xdata[11] => DIFF_CLK.id0[11].DATAIN
xdata[12] => DIFF_CLK.id0[12].DATAIN
xdata[13] => DIFF_CLK.id0[13].DATAIN
xdata[14] => DIFF_CLK.id0[14].DATAIN
xdata[15] => DIFF_CLK.id0[15].DATAIN
xdata[16] => DIFF_CLK.id0[16].DATAIN
xdata[17] => DIFF_CLK.id0[17].DATAIN
xdata[18] => DIFF_CLK.id0[18].DATAIN
xdata[19] => DIFF_CLK.id0[19].DATAIN
xdata[20] => DIFF_CLK.id0[20].DATAIN
xdata[21] => DIFF_CLK.id0[21].DATAIN
xdata[22] => DIFF_CLK.id0[22].DATAIN
xdata[23] => DIFF_CLK.id0[23].DATAIN
xdata[24] => DIFF_CLK.id0[24].DATAIN
xdata[25] => DIFF_CLK.id0[25].DATAIN
xdata[26] => DIFF_CLK.id0[26].DATAIN
xdata[27] => DIFF_CLK.id0[27].DATAIN
xdata[28] => DIFF_CLK.id0[28].DATAIN
xdata[29] => DIFF_CLK.id0[29].DATAIN
xdata[30] => DIFF_CLK.id0[30].DATAIN
xdata[31] => DIFF_CLK.id0[31].DATAIN
xreq => DIFF_CLK.iq0.DATAIN
xrdy <= DIFF_CLK.xr1.DB_MAX_OUTPUT_PORT_TYPE
xack <= DIFF_CLK.xa1.DB_MAX_OUTPUT_PORT_TYPE
dout <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclops|pulsegen:CC_p
sig => p1.DATAA
sig => pulse.IN1
rst => p1.OUTPUTSELECT
clk => p1.CLK
pulse <= pulse.DB_MAX_OUTPUT_PORT_TYPE


|Cyclops|NWire_xmit:CCxmit
irst => irdy.OUTPUTSELECT
irst => iack.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => dly_cnt.OUTPUTSELECT
irst => bcnt.OUTPUTSELECT
irst => bcnt.OUTPUTSELECT
irst => bcnt.OUTPUTSELECT
irst => bcnt.OUTPUTSELECT
irst => bcnt.OUTPUTSELECT
irst => bcnt.OUTPUTSELECT
irst => bcnt.OUTPUTSELECT
irst => bcnt.OUTPUTSELECT
irst => always0.IN0
irst => NW_state.OUTPUTSELECT
irst => NW_state.OUTPUTSELECT
irst => NW_state.OUTPUTSELECT
irst => NW_state.OUTPUTSELECT
irst => NW_state.OUTPUTSELECT
irst => NW_state.OUTPUTSELECT
iclk => data_cnt[0].CLK
iclk => data_cnt[1].CLK
iclk => data_cnt[2].CLK
iclk => data_cnt[3].CLK
iclk => data_cnt[4].CLK
iclk => data_cnt[5].CLK
iclk => id[0].CLK
iclk => id[1].CLK
iclk => id[2].CLK
iclk => id[3].CLK
iclk => id[4].CLK
iclk => id[5].CLK
iclk => id[6].CLK
iclk => id[7].CLK
iclk => id[8].CLK
iclk => id[9].CLK
iclk => id[10].CLK
iclk => id[11].CLK
iclk => id[12].CLK
iclk => id[13].CLK
iclk => id[14].CLK
iclk => id[15].CLK
iclk => id[16].CLK
iclk => id[17].CLK
iclk => id[18].CLK
iclk => id[19].CLK
iclk => id[20].CLK
iclk => id[21].CLK
iclk => id[22].CLK
iclk => id[23].CLK
iclk => id[24].CLK
iclk => id[25].CLK
iclk => id[26].CLK
iclk => id[27].CLK
iclk => id[28].CLK
iclk => id[29].CLK
iclk => id[30].CLK
iclk => id[31].CLK
iclk => id[32].CLK
iclk => id[33].CLK
iclk => id[34].CLK
iclk => id[35].CLK
iclk => id[36].CLK
iclk => id[37].CLK
iclk => id[38].CLK
iclk => id[39].CLK
iclk => id[40].CLK
iclk => id[41].CLK
iclk => id[42].CLK
iclk => id[43].CLK
iclk => id[44].CLK
iclk => id[45].CLK
iclk => id[46].CLK
iclk => id[47].CLK
iclk => id[48].CLK
iclk => id[49].CLK
iclk => id[50].CLK
iclk => id[51].CLK
iclk => id[52].CLK
iclk => id[53].CLK
iclk => id[54].CLK
iclk => id[55].CLK
iclk => id[56].CLK
iclk => id[57].CLK
iclk => id[58].CLK
iclk => id[59].CLK
iclk => id[60].CLK
iclk => bcnt[0].CLK
iclk => bcnt[1].CLK
iclk => bcnt[2].CLK
iclk => bcnt[3].CLK
iclk => bcnt[4].CLK
iclk => bcnt[5].CLK
iclk => bcnt[6].CLK
iclk => bcnt[7].CLK
iclk => dly_cnt[0].CLK
iclk => dly_cnt[1].CLK
iclk => dly_cnt[2].CLK
iclk => dly_cnt[3].CLK
iclk => dly_cnt[4].CLK
iclk => dly_cnt[5].CLK
iclk => dly_cnt[6].CLK
iclk => dly_cnt[7].CLK
iclk => dly_cnt[8].CLK
iclk => dly_cnt[9].CLK
iclk => dly_cnt[10].CLK
iclk => dly_cnt[11].CLK
iclk => dly_cnt[12].CLK
iclk => dly_cnt[13].CLK
iclk => dly_cnt[14].CLK
iclk => dly_cnt[15].CLK
iclk => dly_cnt[16].CLK
iclk => dly_cnt[17].CLK
iclk => dly_cnt[18].CLK
iclk => dly_cnt[19].CLK
iclk => dly_cnt[20].CLK
iclk => dly_cnt[21].CLK
iclk => dly_cnt[22].CLK
iclk => dly_cnt[23].CLK
iclk => dly_cnt[24].CLK
iclk => iack.CLK
iclk => irdy.CLK
iclk => NW_state~1.DATAIN
xrst => ~NO_FANOUT~
xclk => ~NO_FANOUT~
xdata[0] => id.DATAB
xdata[1] => id.DATAB
xdata[2] => id.DATAB
xdata[3] => id.DATAB
xdata[4] => id.DATAB
xdata[5] => id.DATAB
xdata[6] => id.DATAB
xdata[7] => id.DATAB
xdata[8] => id.DATAB
xdata[9] => id.DATAB
xdata[10] => id.DATAB
xdata[11] => id.DATAB
xdata[12] => id.DATAB
xdata[13] => id.DATAB
xdata[14] => id.DATAB
xdata[15] => id.DATAB
xdata[16] => id.DATAB
xdata[17] => id.DATAB
xdata[18] => id.DATAB
xdata[19] => id.DATAB
xdata[20] => id.DATAB
xdata[21] => id.DATAB
xdata[22] => id.DATAB
xdata[23] => id.DATAB
xdata[24] => id.DATAB
xdata[25] => id.DATAB
xdata[26] => id.DATAB
xdata[27] => id.DATAB
xdata[28] => id.DATAB
xdata[29] => id.DATAB
xdata[30] => id.DATAB
xdata[31] => id.DATAB
xdata[32] => id.DATAB
xdata[33] => id.DATAB
xdata[34] => id.DATAB
xdata[35] => id.DATAB
xdata[36] => id.DATAB
xdata[37] => id.DATAB
xdata[38] => id.DATAB
xdata[39] => id.DATAB
xdata[40] => id.DATAB
xdata[41] => id.DATAB
xdata[42] => id.DATAB
xdata[43] => id.DATAB
xdata[44] => id.DATAB
xdata[45] => id.DATAB
xdata[46] => id.DATAB
xdata[47] => id.DATAB
xdata[48] => id.DATAB
xdata[49] => id.DATAB
xdata[50] => id.DATAB
xdata[51] => id.DATAB
xdata[52] => id.DATAB
xdata[53] => id.DATAB
xdata[54] => id.DATAB
xdata[55] => id.DATAB
xdata[56] => id.DATAB
xdata[57] => id.DATAB
xdata[58] => id.DATAB
xdata[59] => id.DATAB
xdata[60] => id.DATAB
xreq => always0.IN1
xrdy <= irdy.DB_MAX_OUTPUT_PORT_TYPE
xack <= iack.DB_MAX_OUTPUT_PORT_TYPE
dout <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclops|led_blinker:BLINK_D1
clk => ld[2].CLK
clk => ld[1].CLK
clk => ld[0].CLK
clk => bit_sel[0].CLK
clk => bit_sel[1].CLK
clk => bit_sel[2].CLK
clk => bit_sel[3].CLK
clk => led_code[0].CLK
clk => led_code[1].CLK
clk => led_code[2].CLK
clk => led_code[3].CLK
clk => led_timer[0].CLK
clk => led_timer[1].CLK
clk => led_timer[2].CLK
clk => led_timer[3].CLK
clk => led_timer[4].CLK
clk => led_timer[5].CLK
clk => led_timer[6].CLK
clk => led_timer[7].CLK
clk => led_timer[8].CLK
clk => led_timer[9].CLK
clk => led_timer[10].CLK
clk => led_timer[11].CLK
clk => led_timer[12].CLK
clk => led_timer[13].CLK
clk => led_timer[14].CLK
clk => led_timer[15].CLK
clk => led_timer[16].CLK
clk => led_timer[17].CLK
clk => led_timer[18].CLK
clk => led_timer[19].CLK
clk => led_timer[20].CLK
clk => led_timer[21].CLK
clk => led_timer[22].CLK
clk => led_timer[23].CLK
clk => led_timer[24].CLK
clk => led_timer[25].CLK
clk => led_cnt[0].CLK
clk => led_cnt[1].CLK
clk => led_cnt[2].CLK
clk => led_cnt[3].CLK
clk => led_cnt[4].CLK
clk => LED_state~1.DATAIN
err_sigs[0] => ld.OUTPUTSELECT
err_sigs[1] => ld.OUTPUTSELECT
err_sigs[2] => ld.OUTPUTSELECT
led_off <= led_off.DB_MAX_OUTPUT_PORT_TYPE


|Cyclops|led_blinker:BLINK_D4
clk => ld[1].CLK
clk => ld[0].CLK
clk => bit_sel[0].CLK
clk => bit_sel[1].CLK
clk => bit_sel[2].CLK
clk => bit_sel[3].CLK
clk => led_code[0].CLK
clk => led_code[1].CLK
clk => led_code[2].CLK
clk => led_code[3].CLK
clk => led_timer[0].CLK
clk => led_timer[1].CLK
clk => led_timer[2].CLK
clk => led_timer[3].CLK
clk => led_timer[4].CLK
clk => led_timer[5].CLK
clk => led_timer[6].CLK
clk => led_timer[7].CLK
clk => led_timer[8].CLK
clk => led_timer[9].CLK
clk => led_timer[10].CLK
clk => led_timer[11].CLK
clk => led_timer[12].CLK
clk => led_timer[13].CLK
clk => led_timer[14].CLK
clk => led_timer[15].CLK
clk => led_timer[16].CLK
clk => led_timer[17].CLK
clk => led_timer[18].CLK
clk => led_timer[19].CLK
clk => led_timer[20].CLK
clk => led_timer[21].CLK
clk => led_timer[22].CLK
clk => led_timer[23].CLK
clk => led_timer[24].CLK
clk => led_timer[25].CLK
clk => led_cnt[0].CLK
clk => led_cnt[1].CLK
clk => led_cnt[2].CLK
clk => led_cnt[3].CLK
clk => led_cnt[4].CLK
clk => LED_state~1.DATAIN
err_sigs[0] => ld.OUTPUTSELECT
err_sigs[1] => ld.OUTPUTSELECT
led_off <= led_off.DB_MAX_OUTPUT_PORT_TYPE


|Cyclops|ADF4112_SPI:ADF4112
clock => SPI_clock~reg0.CLK
clock => SPI_data~reg0.CLK
clock => SPI_LE~reg0.CLK
clock => bit_count[0].CLK
clock => bit_count[1].CLK
clock => bit_count[2].CLK
clock => bit_count[3].CLK
clock => bit_count[4].CLK
clock => ready~reg0.CLK
clock => SPI_state~2.DATAIN
start => bit_count.OUTPUTSELECT
start => bit_count.OUTPUTSELECT
start => bit_count.OUTPUTSELECT
start => bit_count.OUTPUTSELECT
start => bit_count.OUTPUTSELECT
start => SPI_LE.OUTPUTSELECT
start => Selector6.IN3
start => Selector5.IN1
start => ready~reg0.DATAIN
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] => Mux0.IN36
data[1] => Mux0.IN35
data[2] => Mux0.IN34
data[3] => Mux0.IN33
data[4] => Mux0.IN32
data[5] => Mux0.IN31
data[6] => Mux0.IN30
data[7] => Mux0.IN29
data[8] => Mux0.IN28
data[9] => Mux0.IN27
data[10] => Mux0.IN26
data[11] => Mux0.IN25
data[12] => Mux0.IN24
data[13] => Mux0.IN23
data[14] => Mux0.IN22
data[15] => Mux0.IN21
data[16] => Mux0.IN20
data[17] => Mux0.IN19
data[18] => Mux0.IN18
data[19] => Mux0.IN17
data[20] => Mux0.IN16
data[21] => Mux0.IN15
data[22] => Mux0.IN14
data[23] => Mux0.IN13
SPI_clock <= SPI_clock~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_LE <= SPI_LE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_data <= SPI_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


