;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; ADC
ADC_cy_psoc4_sar__CLOCK_DIV_ID EQU 0x00000042
ADC_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 1
ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sarmux_8__VNEG0 EQU 0
ADC_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
ADC_intClock__DIV_ID EQU 0x00000042
ADC_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
ADC_intClock__PA_DIV_ID EQU 0x000000FF
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x10000
ADC_IRQ__INTC_NUMBER EQU 16
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC0
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Bridge_1
Bridge_1__0__DR EQU CYREG_GPIO_PRT1_DR
Bridge_1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Bridge_1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Bridge_1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Bridge_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Bridge_1__0__HSIOM_MASK EQU 0x0000000F
Bridge_1__0__HSIOM_SHIFT EQU 0
Bridge_1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Bridge_1__0__INTR EQU CYREG_GPIO_PRT1_INTR
Bridge_1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Bridge_1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Bridge_1__0__MASK EQU 0x01
Bridge_1__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Bridge_1__0__OUT_SEL_SHIFT EQU 0
Bridge_1__0__OUT_SEL_VAL EQU 2
Bridge_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Bridge_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Bridge_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Bridge_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Bridge_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Bridge_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Bridge_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Bridge_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Bridge_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Bridge_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Bridge_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Bridge_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Bridge_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Bridge_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Bridge_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Bridge_1__0__PC EQU CYREG_GPIO_PRT1_PC
Bridge_1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Bridge_1__0__PORT EQU 1
Bridge_1__0__PS EQU CYREG_GPIO_PRT1_PS
Bridge_1__0__SHIFT EQU 0
Bridge_1__DR EQU CYREG_GPIO_PRT1_DR
Bridge_1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Bridge_1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Bridge_1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Bridge_1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Bridge_1__INTR EQU CYREG_GPIO_PRT1_INTR
Bridge_1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Bridge_1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Bridge_1__MASK EQU 0x01
Bridge_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Bridge_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Bridge_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Bridge_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Bridge_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Bridge_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Bridge_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Bridge_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Bridge_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Bridge_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Bridge_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Bridge_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Bridge_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Bridge_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Bridge_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Bridge_1__PC EQU CYREG_GPIO_PRT1_PC
Bridge_1__PC2 EQU CYREG_GPIO_PRT1_PC2
Bridge_1__PORT EQU 1
Bridge_1__PS EQU CYREG_GPIO_PRT1_PS
Bridge_1__SHIFT EQU 0

; Bridge_2
Bridge_2__0__DR EQU CYREG_GPIO_PRT1_DR
Bridge_2__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Bridge_2__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Bridge_2__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Bridge_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Bridge_2__0__HSIOM_MASK EQU 0x000000F0
Bridge_2__0__HSIOM_SHIFT EQU 4
Bridge_2__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Bridge_2__0__INTR EQU CYREG_GPIO_PRT1_INTR
Bridge_2__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Bridge_2__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Bridge_2__0__MASK EQU 0x02
Bridge_2__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Bridge_2__0__OUT_SEL_SHIFT EQU 2
Bridge_2__0__OUT_SEL_VAL EQU 1
Bridge_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Bridge_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Bridge_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Bridge_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Bridge_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Bridge_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Bridge_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Bridge_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Bridge_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Bridge_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Bridge_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Bridge_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Bridge_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Bridge_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Bridge_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Bridge_2__0__PC EQU CYREG_GPIO_PRT1_PC
Bridge_2__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Bridge_2__0__PORT EQU 1
Bridge_2__0__PS EQU CYREG_GPIO_PRT1_PS
Bridge_2__0__SHIFT EQU 1
Bridge_2__DR EQU CYREG_GPIO_PRT1_DR
Bridge_2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Bridge_2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Bridge_2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Bridge_2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Bridge_2__INTR EQU CYREG_GPIO_PRT1_INTR
Bridge_2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Bridge_2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Bridge_2__MASK EQU 0x02
Bridge_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Bridge_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Bridge_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Bridge_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Bridge_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Bridge_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Bridge_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Bridge_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Bridge_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Bridge_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Bridge_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Bridge_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Bridge_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Bridge_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Bridge_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Bridge_2__PC EQU CYREG_GPIO_PRT1_PC
Bridge_2__PC2 EQU CYREG_GPIO_PRT1_PC2
Bridge_2__PORT EQU 1
Bridge_2__PS EQU CYREG_GPIO_PRT1_PS
Bridge_2__SHIFT EQU 1

; CE
CE__0__DR EQU CYREG_GPIO_PRT4_DR
CE__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CE__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CE__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CE__0__HSIOM_MASK EQU 0x000F0000
CE__0__HSIOM_SHIFT EQU 16
CE__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CE__0__INTR EQU CYREG_GPIO_PRT4_INTR
CE__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CE__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CE__0__MASK EQU 0x10
CE__0__PC EQU CYREG_GPIO_PRT4_PC
CE__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CE__0__PORT EQU 4
CE__0__PS EQU CYREG_GPIO_PRT4_PS
CE__0__SHIFT EQU 4
CE__DR EQU CYREG_GPIO_PRT4_DR
CE__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CE__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CE__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CE__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CE__INTR EQU CYREG_GPIO_PRT4_INTR
CE__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CE__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CE__MASK EQU 0x10
CE__PC EQU CYREG_GPIO_PRT4_PC
CE__PC2 EQU CYREG_GPIO_PRT4_PC2
CE__PORT EQU 4
CE__PS EQU CYREG_GPIO_PRT4_PS
CE__SHIFT EQU 4

; Clock_1
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL14
Clock_1__DIV_ID EQU 0x00000040
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Clock_1__PA_DIV_ID EQU 0x000000FF

; Clock_3
Clock_3__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL13
Clock_3__DIV_ID EQU 0x00000044
Clock_3__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL4
Clock_3__PA_DIV_ID EQU 0x000000FF

; Current_A
Current_A__0__DR EQU CYREG_GPIO_PRT2_DR
Current_A__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Current_A__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Current_A__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Current_A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Current_A__0__HSIOM_MASK EQU 0x0000000F
Current_A__0__HSIOM_SHIFT EQU 0
Current_A__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Current_A__0__INTR EQU CYREG_GPIO_PRT2_INTR
Current_A__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Current_A__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Current_A__0__MASK EQU 0x01
Current_A__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Current_A__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Current_A__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Current_A__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Current_A__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Current_A__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Current_A__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Current_A__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Current_A__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Current_A__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Current_A__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Current_A__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Current_A__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Current_A__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Current_A__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Current_A__0__PC EQU CYREG_GPIO_PRT2_PC
Current_A__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Current_A__0__PORT EQU 2
Current_A__0__PS EQU CYREG_GPIO_PRT2_PS
Current_A__0__SHIFT EQU 0
Current_A__DR EQU CYREG_GPIO_PRT2_DR
Current_A__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Current_A__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Current_A__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Current_A__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Current_A__INTR EQU CYREG_GPIO_PRT2_INTR
Current_A__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Current_A__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Current_A__MASK EQU 0x01
Current_A__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Current_A__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Current_A__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Current_A__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Current_A__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Current_A__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Current_A__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Current_A__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Current_A__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Current_A__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Current_A__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Current_A__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Current_A__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Current_A__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Current_A__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Current_A__PC EQU CYREG_GPIO_PRT2_PC
Current_A__PC2 EQU CYREG_GPIO_PRT2_PC2
Current_A__PORT EQU 2
Current_A__PS EQU CYREG_GPIO_PRT2_PS
Current_A__SHIFT EQU 0

; Current_B
Current_B__0__DR EQU CYREG_GPIO_PRT2_DR
Current_B__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Current_B__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Current_B__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Current_B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Current_B__0__HSIOM_MASK EQU 0x000000F0
Current_B__0__HSIOM_SHIFT EQU 4
Current_B__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Current_B__0__INTR EQU CYREG_GPIO_PRT2_INTR
Current_B__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Current_B__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Current_B__0__MASK EQU 0x02
Current_B__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Current_B__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Current_B__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Current_B__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Current_B__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Current_B__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Current_B__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Current_B__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Current_B__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Current_B__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Current_B__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Current_B__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Current_B__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Current_B__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Current_B__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Current_B__0__PC EQU CYREG_GPIO_PRT2_PC
Current_B__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Current_B__0__PORT EQU 2
Current_B__0__PS EQU CYREG_GPIO_PRT2_PS
Current_B__0__SHIFT EQU 1
Current_B__DR EQU CYREG_GPIO_PRT2_DR
Current_B__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Current_B__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Current_B__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Current_B__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Current_B__INTR EQU CYREG_GPIO_PRT2_INTR
Current_B__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Current_B__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Current_B__MASK EQU 0x02
Current_B__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Current_B__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Current_B__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Current_B__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Current_B__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Current_B__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Current_B__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Current_B__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Current_B__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Current_B__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Current_B__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Current_B__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Current_B__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Current_B__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Current_B__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Current_B__PC EQU CYREG_GPIO_PRT2_PC
Current_B__PC2 EQU CYREG_GPIO_PRT2_PC2
Current_B__PORT EQU 2
Current_B__PS EQU CYREG_GPIO_PRT2_PS
Current_B__SHIFT EQU 1

; Direction_Flag
Direction_Flag__0__DR EQU CYREG_GPIO_PRT0_DR
Direction_Flag__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Direction_Flag__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Direction_Flag__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Direction_Flag__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Direction_Flag__0__HSIOM_MASK EQU 0xF0000000
Direction_Flag__0__HSIOM_SHIFT EQU 28
Direction_Flag__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Direction_Flag__0__INTR EQU CYREG_GPIO_PRT0_INTR
Direction_Flag__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Direction_Flag__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Direction_Flag__0__MASK EQU 0x80
Direction_Flag__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Direction_Flag__0__OUT_SEL_SHIFT EQU 14
Direction_Flag__0__OUT_SEL_VAL EQU 0
Direction_Flag__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Direction_Flag__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Direction_Flag__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Direction_Flag__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Direction_Flag__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Direction_Flag__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Direction_Flag__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Direction_Flag__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Direction_Flag__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Direction_Flag__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Direction_Flag__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Direction_Flag__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Direction_Flag__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Direction_Flag__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Direction_Flag__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Direction_Flag__0__PC EQU CYREG_GPIO_PRT0_PC
Direction_Flag__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Direction_Flag__0__PORT EQU 0
Direction_Flag__0__PS EQU CYREG_GPIO_PRT0_PS
Direction_Flag__0__SHIFT EQU 7
Direction_Flag__DR EQU CYREG_GPIO_PRT0_DR
Direction_Flag__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Direction_Flag__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Direction_Flag__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Direction_Flag__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Direction_Flag__INTR EQU CYREG_GPIO_PRT0_INTR
Direction_Flag__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Direction_Flag__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Direction_Flag__MASK EQU 0x80
Direction_Flag__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Direction_Flag__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Direction_Flag__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Direction_Flag__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Direction_Flag__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Direction_Flag__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Direction_Flag__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Direction_Flag__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Direction_Flag__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Direction_Flag__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Direction_Flag__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Direction_Flag__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Direction_Flag__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Direction_Flag__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Direction_Flag__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Direction_Flag__PC EQU CYREG_GPIO_PRT0_PC
Direction_Flag__PC2 EQU CYREG_GPIO_PRT0_PC2
Direction_Flag__PORT EQU 0
Direction_Flag__PS EQU CYREG_GPIO_PRT0_PS
Direction_Flag__SHIFT EQU 7

; ID
ID__0__DR EQU CYREG_GPIO_PRT6_DR
ID__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
ID__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
ID__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
ID__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
ID__0__HSIOM_MASK EQU 0x00F00000
ID__0__HSIOM_SHIFT EQU 20
ID__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
ID__0__INTR EQU CYREG_GPIO_PRT6_INTR
ID__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
ID__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
ID__0__MASK EQU 0x20
ID__0__PC EQU CYREG_GPIO_PRT6_PC
ID__0__PC2 EQU CYREG_GPIO_PRT6_PC2
ID__0__PORT EQU 6
ID__0__PS EQU CYREG_GPIO_PRT6_PS
ID__0__SHIFT EQU 5
ID__DR EQU CYREG_GPIO_PRT6_DR
ID__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
ID__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
ID__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
ID__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
ID__INTR EQU CYREG_GPIO_PRT6_INTR
ID__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
ID__INTSTAT EQU CYREG_GPIO_PRT6_INTR
ID__MASK EQU 0x20
ID__PC EQU CYREG_GPIO_PRT6_PC
ID__PC2 EQU CYREG_GPIO_PRT6_PC2
ID__PORT EQU 6
ID__PS EQU CYREG_GPIO_PRT6_PS
ID__SHIFT EQU 5

; LED
LED__0__DR EQU CYREG_GPIO_PRT1_DR
LED__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED__0__HSIOM_MASK EQU 0x0F000000
LED__0__HSIOM_SHIFT EQU 24
LED__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED__0__INTR EQU CYREG_GPIO_PRT1_INTR
LED__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED__0__MASK EQU 0x40
LED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED__0__PC EQU CYREG_GPIO_PRT1_PC
LED__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LED__0__PORT EQU 1
LED__0__PS EQU CYREG_GPIO_PRT1_PS
LED__0__SHIFT EQU 6
LED__DR EQU CYREG_GPIO_PRT1_DR
LED__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED__INTR EQU CYREG_GPIO_PRT1_INTR
LED__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED__MASK EQU 0x40
LED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED__PC EQU CYREG_GPIO_PRT1_PC
LED__PC2 EQU CYREG_GPIO_PRT1_PC2
LED__PORT EQU 1
LED__PS EQU CYREG_GPIO_PRT1_PS
LED__SHIFT EQU 6

; Millis_ISR
Millis_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Millis_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Millis_ISR__INTC_MASK EQU 0x200000
Millis_ISR__INTC_NUMBER EQU 21
Millis_ISR__INTC_PRIOR_MASK EQU 0xC000
Millis_ISR__INTC_PRIOR_NUM EQU 3
Millis_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR5
Millis_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Millis_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Millis_TMR
Millis_TMR_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
Millis_TMR_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
Millis_TMR_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
Millis_TMR_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
Millis_TMR_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
Millis_TMR_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
Millis_TMR_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
Millis_TMR_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
Millis_TMR_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
Millis_TMR_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
Millis_TMR_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
Millis_TMR_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
Millis_TMR_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
Millis_TMR_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

; Motor_Dir
Motor_Dir_Sync_ctrl_reg__0__MASK EQU 0x01
Motor_Dir_Sync_ctrl_reg__0__POS EQU 0
Motor_Dir_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Motor_Dir_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL2
Motor_Dir_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL2
Motor_Dir_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL2
Motor_Dir_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL2
Motor_Dir_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK2
Motor_Dir_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK2
Motor_Dir_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK2
Motor_Dir_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK2
Motor_Dir_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Motor_Dir_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL2
Motor_Dir_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
Motor_Dir_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL2
Motor_Dir_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
Motor_Dir_Sync_ctrl_reg__MASK EQU 0x01
Motor_Dir_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Motor_Dir_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Motor_Dir_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK2

; NRF_IRQ
NRF_IRQ__0__DR EQU CYREG_GPIO_PRT4_DR
NRF_IRQ__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
NRF_IRQ__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
NRF_IRQ__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
NRF_IRQ__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
NRF_IRQ__0__HSIOM_MASK EQU 0x00F00000
NRF_IRQ__0__HSIOM_SHIFT EQU 20
NRF_IRQ__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
NRF_IRQ__0__INTR EQU CYREG_GPIO_PRT4_INTR
NRF_IRQ__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
NRF_IRQ__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
NRF_IRQ__0__MASK EQU 0x20
NRF_IRQ__0__PC EQU CYREG_GPIO_PRT4_PC
NRF_IRQ__0__PC2 EQU CYREG_GPIO_PRT4_PC2
NRF_IRQ__0__PORT EQU 4
NRF_IRQ__0__PS EQU CYREG_GPIO_PRT4_PS
NRF_IRQ__0__SHIFT EQU 5
NRF_IRQ__DR EQU CYREG_GPIO_PRT4_DR
NRF_IRQ__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
NRF_IRQ__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
NRF_IRQ__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
NRF_IRQ__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
NRF_IRQ__INTR EQU CYREG_GPIO_PRT4_INTR
NRF_IRQ__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
NRF_IRQ__INTSTAT EQU CYREG_GPIO_PRT4_INTR
NRF_IRQ__MASK EQU 0x20
NRF_IRQ__PC EQU CYREG_GPIO_PRT4_PC
NRF_IRQ__PC2 EQU CYREG_GPIO_PRT4_PC2
NRF_IRQ__PORT EQU 4
NRF_IRQ__PS EQU CYREG_GPIO_PRT4_PS
NRF_IRQ__SHIFT EQU 5
NRF_IRQ__SNAP EQU CYREG_GPIO_PRT4_INTR

; NRF_ISR
NRF_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
NRF_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
NRF_ISR__INTC_MASK EQU 0x10
NRF_ISR__INTC_NUMBER EQU 4
NRF_ISR__INTC_PRIOR_MASK EQU 0xC0
NRF_ISR__INTC_PRIOR_NUM EQU 3
NRF_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
NRF_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
NRF_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; PID_ISR
PID_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
PID_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
PID_ISR__INTC_MASK EQU 0x400000
PID_ISR__INTC_NUMBER EQU 22
PID_ISR__INTC_PRIOR_MASK EQU 0xC00000
PID_ISR__INTC_PRIOR_NUM EQU 3
PID_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR5
PID_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
PID_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; PID_Tick_Timer
PID_Tick_Timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
PID_Tick_Timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
PID_Tick_Timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
PID_Tick_Timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
PID_Tick_Timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
PID_Tick_Timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
PID_Tick_Timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
PID_Tick_Timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
PID_Tick_Timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
PID_Tick_Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
PID_Tick_Timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
PID_Tick_Timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PID_Tick_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
PID_Tick_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
PID_Tick_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
PID_Tick_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
PID_Tick_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
PID_Tick_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
PID_Tick_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
PID_Tick_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
PID_Tick_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PID_Tick_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
PID_Tick_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
PID_Tick_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PID_Tick_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
PID_Tick_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
PID_Tick_Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
PID_Tick_Timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
PID_Tick_Timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
PID_Tick_Timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

; PWM
PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; QE_A
QE_A__0__DR EQU CYREG_GPIO_PRT3_DR
QE_A__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
QE_A__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
QE_A__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
QE_A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
QE_A__0__HSIOM_MASK EQU 0x000000F0
QE_A__0__HSIOM_SHIFT EQU 4
QE_A__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
QE_A__0__INTR EQU CYREG_GPIO_PRT3_INTR
QE_A__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
QE_A__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
QE_A__0__MASK EQU 0x02
QE_A__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
QE_A__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
QE_A__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
QE_A__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
QE_A__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
QE_A__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
QE_A__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
QE_A__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
QE_A__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
QE_A__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
QE_A__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
QE_A__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
QE_A__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
QE_A__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
QE_A__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
QE_A__0__PC EQU CYREG_GPIO_PRT3_PC
QE_A__0__PC2 EQU CYREG_GPIO_PRT3_PC2
QE_A__0__PORT EQU 3
QE_A__0__PS EQU CYREG_GPIO_PRT3_PS
QE_A__0__SHIFT EQU 1
QE_A__DR EQU CYREG_GPIO_PRT3_DR
QE_A__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
QE_A__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
QE_A__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
QE_A__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
QE_A__INTR EQU CYREG_GPIO_PRT3_INTR
QE_A__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
QE_A__INTSTAT EQU CYREG_GPIO_PRT3_INTR
QE_A__MASK EQU 0x02
QE_A__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
QE_A__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
QE_A__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
QE_A__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
QE_A__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
QE_A__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
QE_A__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
QE_A__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
QE_A__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
QE_A__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
QE_A__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
QE_A__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
QE_A__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
QE_A__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
QE_A__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
QE_A__PC EQU CYREG_GPIO_PRT3_PC
QE_A__PC2 EQU CYREG_GPIO_PRT3_PC2
QE_A__PORT EQU 3
QE_A__PS EQU CYREG_GPIO_PRT3_PS
QE_A__SHIFT EQU 1

; QE_B
QE_B__0__DR EQU CYREG_GPIO_PRT3_DR
QE_B__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
QE_B__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
QE_B__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
QE_B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
QE_B__0__HSIOM_MASK EQU 0x0000000F
QE_B__0__HSIOM_SHIFT EQU 0
QE_B__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
QE_B__0__INTR EQU CYREG_GPIO_PRT3_INTR
QE_B__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
QE_B__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
QE_B__0__MASK EQU 0x01
QE_B__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
QE_B__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
QE_B__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
QE_B__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
QE_B__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
QE_B__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
QE_B__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
QE_B__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
QE_B__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
QE_B__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
QE_B__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
QE_B__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
QE_B__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
QE_B__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
QE_B__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
QE_B__0__PC EQU CYREG_GPIO_PRT3_PC
QE_B__0__PC2 EQU CYREG_GPIO_PRT3_PC2
QE_B__0__PORT EQU 3
QE_B__0__PS EQU CYREG_GPIO_PRT3_PS
QE_B__0__SHIFT EQU 0
QE_B__DR EQU CYREG_GPIO_PRT3_DR
QE_B__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
QE_B__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
QE_B__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
QE_B__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
QE_B__INTR EQU CYREG_GPIO_PRT3_INTR
QE_B__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
QE_B__INTSTAT EQU CYREG_GPIO_PRT3_INTR
QE_B__MASK EQU 0x01
QE_B__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
QE_B__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
QE_B__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
QE_B__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
QE_B__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
QE_B__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
QE_B__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
QE_B__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
QE_B__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
QE_B__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
QE_B__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
QE_B__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
QE_B__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
QE_B__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
QE_B__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
QE_B__PC EQU CYREG_GPIO_PRT3_PC
QE_B__PC2 EQU CYREG_GPIO_PRT3_PC2
QE_B__PORT EQU 3
QE_B__PS EQU CYREG_GPIO_PRT3_PS
QE_B__SHIFT EQU 0

; QuadDec
QuadDec_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
QuadDec_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
QuadDec_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
QuadDec_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
QuadDec_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
QuadDec_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
QuadDec_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
QuadDec_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
QuadDec_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
QuadDec_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
QuadDec_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
QuadDec_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
QuadDec_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
QuadDec_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
QuadDec_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; SPI
SPI_miso_m__0__DR EQU CYREG_GPIO_PRT4_DR
SPI_miso_m__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SPI_miso_m__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SPI_miso_m__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SPI_miso_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SPI_miso_m__0__HSIOM_GPIO EQU 0
SPI_miso_m__0__HSIOM_I2C EQU 14
SPI_miso_m__0__HSIOM_I2C_SDA EQU 14
SPI_miso_m__0__HSIOM_MASK EQU 0x000000F0
SPI_miso_m__0__HSIOM_SHIFT EQU 4
SPI_miso_m__0__HSIOM_SPI EQU 15
SPI_miso_m__0__HSIOM_SPI_MISO EQU 15
SPI_miso_m__0__HSIOM_UART EQU 9
SPI_miso_m__0__HSIOM_UART_TX EQU 9
SPI_miso_m__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_miso_m__0__INTR EQU CYREG_GPIO_PRT4_INTR
SPI_miso_m__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_miso_m__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SPI_miso_m__0__MASK EQU 0x02
SPI_miso_m__0__PC EQU CYREG_GPIO_PRT4_PC
SPI_miso_m__0__PC2 EQU CYREG_GPIO_PRT4_PC2
SPI_miso_m__0__PORT EQU 4
SPI_miso_m__0__PS EQU CYREG_GPIO_PRT4_PS
SPI_miso_m__0__SHIFT EQU 1
SPI_miso_m__DR EQU CYREG_GPIO_PRT4_DR
SPI_miso_m__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SPI_miso_m__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SPI_miso_m__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SPI_miso_m__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_miso_m__INTR EQU CYREG_GPIO_PRT4_INTR
SPI_miso_m__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_miso_m__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SPI_miso_m__MASK EQU 0x02
SPI_miso_m__PC EQU CYREG_GPIO_PRT4_PC
SPI_miso_m__PC2 EQU CYREG_GPIO_PRT4_PC2
SPI_miso_m__PORT EQU 4
SPI_miso_m__PS EQU CYREG_GPIO_PRT4_PS
SPI_miso_m__SHIFT EQU 1
SPI_mosi_m__0__DR EQU CYREG_GPIO_PRT4_DR
SPI_mosi_m__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SPI_mosi_m__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SPI_mosi_m__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SPI_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SPI_mosi_m__0__HSIOM_GPIO EQU 0
SPI_mosi_m__0__HSIOM_I2C EQU 14
SPI_mosi_m__0__HSIOM_I2C_SCL EQU 14
SPI_mosi_m__0__HSIOM_MASK EQU 0x0000000F
SPI_mosi_m__0__HSIOM_SHIFT EQU 0
SPI_mosi_m__0__HSIOM_SPI EQU 15
SPI_mosi_m__0__HSIOM_SPI_MOSI EQU 15
SPI_mosi_m__0__HSIOM_UART EQU 9
SPI_mosi_m__0__HSIOM_UART_RX EQU 9
SPI_mosi_m__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_mosi_m__0__INTR EQU CYREG_GPIO_PRT4_INTR
SPI_mosi_m__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_mosi_m__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SPI_mosi_m__0__MASK EQU 0x01
SPI_mosi_m__0__PC EQU CYREG_GPIO_PRT4_PC
SPI_mosi_m__0__PC2 EQU CYREG_GPIO_PRT4_PC2
SPI_mosi_m__0__PORT EQU 4
SPI_mosi_m__0__PS EQU CYREG_GPIO_PRT4_PS
SPI_mosi_m__0__SHIFT EQU 0
SPI_mosi_m__DR EQU CYREG_GPIO_PRT4_DR
SPI_mosi_m__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SPI_mosi_m__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SPI_mosi_m__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SPI_mosi_m__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_mosi_m__INTR EQU CYREG_GPIO_PRT4_INTR
SPI_mosi_m__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_mosi_m__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SPI_mosi_m__MASK EQU 0x01
SPI_mosi_m__PC EQU CYREG_GPIO_PRT4_PC
SPI_mosi_m__PC2 EQU CYREG_GPIO_PRT4_PC2
SPI_mosi_m__PORT EQU 4
SPI_mosi_m__PS EQU CYREG_GPIO_PRT4_PS
SPI_mosi_m__SHIFT EQU 0
SPI_SCB__CTRL EQU CYREG_SCB0_CTRL
SPI_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
SPI_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
SPI_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
SPI_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
SPI_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
SPI_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
SPI_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
SPI_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
SPI_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
SPI_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
SPI_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
SPI_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
SPI_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
SPI_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
SPI_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
SPI_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
SPI_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
SPI_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
SPI_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
SPI_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
SPI_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
SPI_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
SPI_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
SPI_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
SPI_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
SPI_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
SPI_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
SPI_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
SPI_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
SPI_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
SPI_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
SPI_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
SPI_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
SPI_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
SPI_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
SPI_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
SPI_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
SPI_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
SPI_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
SPI_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
SPI_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
SPI_SCB__INTR_M EQU CYREG_SCB0_INTR_M
SPI_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
SPI_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
SPI_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
SPI_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
SPI_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
SPI_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
SPI_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
SPI_SCB__INTR_S EQU CYREG_SCB0_INTR_S
SPI_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
SPI_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
SPI_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
SPI_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
SPI_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
SPI_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
SPI_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
SPI_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
SPI_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
SPI_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
SPI_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
SPI_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
SPI_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
SPI_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
SPI_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
SPI_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
SPI_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
SPI_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
SPI_SCB__SS0_POSISTION EQU 0
SPI_SCB__SS1_POSISTION EQU 1
SPI_SCB__SS2_POSISTION EQU 2
SPI_SCB__SS3_POSISTION EQU 3
SPI_SCB__STATUS EQU CYREG_SCB0_STATUS
SPI_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
SPI_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
SPI_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
SPI_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
SPI_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
SPI_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
SPI_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
SPI_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
SPI_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
SPI_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
SPI_SCBCLK__DIV_ID EQU 0x00000041
SPI_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
SPI_SCBCLK__PA_DIV_ID EQU 0x000000FF
SPI_sclk_m__0__DR EQU CYREG_GPIO_PRT4_DR
SPI_sclk_m__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SPI_sclk_m__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SPI_sclk_m__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SPI_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SPI_sclk_m__0__HSIOM_GPIO EQU 0
SPI_sclk_m__0__HSIOM_MASK EQU 0x00000F00
SPI_sclk_m__0__HSIOM_SHIFT EQU 8
SPI_sclk_m__0__HSIOM_SPI EQU 15
SPI_sclk_m__0__HSIOM_SPI_CLK EQU 15
SPI_sclk_m__0__HSIOM_UART EQU 9
SPI_sclk_m__0__HSIOM_UART_CTS EQU 9
SPI_sclk_m__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_sclk_m__0__INTR EQU CYREG_GPIO_PRT4_INTR
SPI_sclk_m__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_sclk_m__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SPI_sclk_m__0__MASK EQU 0x04
SPI_sclk_m__0__PC EQU CYREG_GPIO_PRT4_PC
SPI_sclk_m__0__PC2 EQU CYREG_GPIO_PRT4_PC2
SPI_sclk_m__0__PORT EQU 4
SPI_sclk_m__0__PS EQU CYREG_GPIO_PRT4_PS
SPI_sclk_m__0__SHIFT EQU 2
SPI_sclk_m__DR EQU CYREG_GPIO_PRT4_DR
SPI_sclk_m__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SPI_sclk_m__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SPI_sclk_m__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SPI_sclk_m__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_sclk_m__INTR EQU CYREG_GPIO_PRT4_INTR
SPI_sclk_m__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_sclk_m__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SPI_sclk_m__MASK EQU 0x04
SPI_sclk_m__PC EQU CYREG_GPIO_PRT4_PC
SPI_sclk_m__PC2 EQU CYREG_GPIO_PRT4_PC2
SPI_sclk_m__PORT EQU 4
SPI_sclk_m__PS EQU CYREG_GPIO_PRT4_PS
SPI_sclk_m__SHIFT EQU 2

; SS
SS__0__DR EQU CYREG_GPIO_PRT4_DR
SS__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SS__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SS__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SS__0__HSIOM_MASK EQU 0x0000F000
SS__0__HSIOM_SHIFT EQU 12
SS__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SS__0__INTR EQU CYREG_GPIO_PRT4_INTR
SS__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SS__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SS__0__MASK EQU 0x08
SS__0__PC EQU CYREG_GPIO_PRT4_PC
SS__0__PC2 EQU CYREG_GPIO_PRT4_PC2
SS__0__PORT EQU 4
SS__0__PS EQU CYREG_GPIO_PRT4_PS
SS__0__SHIFT EQU 3
SS__DR EQU CYREG_GPIO_PRT4_DR
SS__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SS__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SS__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SS__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SS__INTR EQU CYREG_GPIO_PRT4_INTR
SS__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SS__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SS__MASK EQU 0x08
SS__PC EQU CYREG_GPIO_PRT4_PC
SS__PC2 EQU CYREG_GPIO_PRT4_PC2
SS__PORT EQU 4
SS__PS EQU CYREG_GPIO_PRT4_PS
SS__SHIFT EQU 3

; USB_UART
USB_UART_rx__0__DR EQU CYREG_GPIO_PRT7_DR
USB_UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
USB_UART_rx__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
USB_UART_rx__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
USB_UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
USB_UART_rx__0__HSIOM_GPIO EQU 0
USB_UART_rx__0__HSIOM_I2C EQU 14
USB_UART_rx__0__HSIOM_I2C_SCL EQU 14
USB_UART_rx__0__HSIOM_MASK EQU 0x0000000F
USB_UART_rx__0__HSIOM_SHIFT EQU 0
USB_UART_rx__0__HSIOM_SPI EQU 15
USB_UART_rx__0__HSIOM_SPI_MOSI EQU 15
USB_UART_rx__0__HSIOM_UART EQU 9
USB_UART_rx__0__HSIOM_UART_RX EQU 9
USB_UART_rx__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
USB_UART_rx__0__INTR EQU CYREG_GPIO_PRT7_INTR
USB_UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
USB_UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
USB_UART_rx__0__MASK EQU 0x01
USB_UART_rx__0__PC EQU CYREG_GPIO_PRT7_PC
USB_UART_rx__0__PC2 EQU CYREG_GPIO_PRT7_PC2
USB_UART_rx__0__PORT EQU 7
USB_UART_rx__0__PS EQU CYREG_GPIO_PRT7_PS
USB_UART_rx__0__SHIFT EQU 0
USB_UART_rx__DR EQU CYREG_GPIO_PRT7_DR
USB_UART_rx__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
USB_UART_rx__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
USB_UART_rx__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
USB_UART_rx__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
USB_UART_rx__INTR EQU CYREG_GPIO_PRT7_INTR
USB_UART_rx__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
USB_UART_rx__INTSTAT EQU CYREG_GPIO_PRT7_INTR
USB_UART_rx__MASK EQU 0x01
USB_UART_rx__PC EQU CYREG_GPIO_PRT7_PC
USB_UART_rx__PC2 EQU CYREG_GPIO_PRT7_PC2
USB_UART_rx__PORT EQU 7
USB_UART_rx__PS EQU CYREG_GPIO_PRT7_PS
USB_UART_rx__SHIFT EQU 0
USB_UART_SCB__CTRL EQU CYREG_SCB3_CTRL
USB_UART_SCB__EZ_DATA0 EQU CYREG_SCB3_EZ_DATA0
USB_UART_SCB__EZ_DATA1 EQU CYREG_SCB3_EZ_DATA1
USB_UART_SCB__EZ_DATA10 EQU CYREG_SCB3_EZ_DATA10
USB_UART_SCB__EZ_DATA11 EQU CYREG_SCB3_EZ_DATA11
USB_UART_SCB__EZ_DATA12 EQU CYREG_SCB3_EZ_DATA12
USB_UART_SCB__EZ_DATA13 EQU CYREG_SCB3_EZ_DATA13
USB_UART_SCB__EZ_DATA14 EQU CYREG_SCB3_EZ_DATA14
USB_UART_SCB__EZ_DATA15 EQU CYREG_SCB3_EZ_DATA15
USB_UART_SCB__EZ_DATA16 EQU CYREG_SCB3_EZ_DATA16
USB_UART_SCB__EZ_DATA17 EQU CYREG_SCB3_EZ_DATA17
USB_UART_SCB__EZ_DATA18 EQU CYREG_SCB3_EZ_DATA18
USB_UART_SCB__EZ_DATA19 EQU CYREG_SCB3_EZ_DATA19
USB_UART_SCB__EZ_DATA2 EQU CYREG_SCB3_EZ_DATA2
USB_UART_SCB__EZ_DATA20 EQU CYREG_SCB3_EZ_DATA20
USB_UART_SCB__EZ_DATA21 EQU CYREG_SCB3_EZ_DATA21
USB_UART_SCB__EZ_DATA22 EQU CYREG_SCB3_EZ_DATA22
USB_UART_SCB__EZ_DATA23 EQU CYREG_SCB3_EZ_DATA23
USB_UART_SCB__EZ_DATA24 EQU CYREG_SCB3_EZ_DATA24
USB_UART_SCB__EZ_DATA25 EQU CYREG_SCB3_EZ_DATA25
USB_UART_SCB__EZ_DATA26 EQU CYREG_SCB3_EZ_DATA26
USB_UART_SCB__EZ_DATA27 EQU CYREG_SCB3_EZ_DATA27
USB_UART_SCB__EZ_DATA28 EQU CYREG_SCB3_EZ_DATA28
USB_UART_SCB__EZ_DATA29 EQU CYREG_SCB3_EZ_DATA29
USB_UART_SCB__EZ_DATA3 EQU CYREG_SCB3_EZ_DATA3
USB_UART_SCB__EZ_DATA30 EQU CYREG_SCB3_EZ_DATA30
USB_UART_SCB__EZ_DATA31 EQU CYREG_SCB3_EZ_DATA31
USB_UART_SCB__EZ_DATA4 EQU CYREG_SCB3_EZ_DATA4
USB_UART_SCB__EZ_DATA5 EQU CYREG_SCB3_EZ_DATA5
USB_UART_SCB__EZ_DATA6 EQU CYREG_SCB3_EZ_DATA6
USB_UART_SCB__EZ_DATA7 EQU CYREG_SCB3_EZ_DATA7
USB_UART_SCB__EZ_DATA8 EQU CYREG_SCB3_EZ_DATA8
USB_UART_SCB__EZ_DATA9 EQU CYREG_SCB3_EZ_DATA9
USB_UART_SCB__I2C_CFG EQU CYREG_SCB3_I2C_CFG
USB_UART_SCB__I2C_CTRL EQU CYREG_SCB3_I2C_CTRL
USB_UART_SCB__I2C_M_CMD EQU CYREG_SCB3_I2C_M_CMD
USB_UART_SCB__I2C_S_CMD EQU CYREG_SCB3_I2C_S_CMD
USB_UART_SCB__I2C_STATUS EQU CYREG_SCB3_I2C_STATUS
USB_UART_SCB__INTR_CAUSE EQU CYREG_SCB3_INTR_CAUSE
USB_UART_SCB__INTR_I2C_EC EQU CYREG_SCB3_INTR_I2C_EC
USB_UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB3_INTR_I2C_EC_MASK
USB_UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB3_INTR_I2C_EC_MASKED
USB_UART_SCB__INTR_M EQU CYREG_SCB3_INTR_M
USB_UART_SCB__INTR_M_MASK EQU CYREG_SCB3_INTR_M_MASK
USB_UART_SCB__INTR_M_MASKED EQU CYREG_SCB3_INTR_M_MASKED
USB_UART_SCB__INTR_M_SET EQU CYREG_SCB3_INTR_M_SET
USB_UART_SCB__INTR_RX EQU CYREG_SCB3_INTR_RX
USB_UART_SCB__INTR_RX_MASK EQU CYREG_SCB3_INTR_RX_MASK
USB_UART_SCB__INTR_RX_MASKED EQU CYREG_SCB3_INTR_RX_MASKED
USB_UART_SCB__INTR_RX_SET EQU CYREG_SCB3_INTR_RX_SET
USB_UART_SCB__INTR_S EQU CYREG_SCB3_INTR_S
USB_UART_SCB__INTR_S_MASK EQU CYREG_SCB3_INTR_S_MASK
USB_UART_SCB__INTR_S_MASKED EQU CYREG_SCB3_INTR_S_MASKED
USB_UART_SCB__INTR_S_SET EQU CYREG_SCB3_INTR_S_SET
USB_UART_SCB__INTR_SPI_EC EQU CYREG_SCB3_INTR_SPI_EC
USB_UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB3_INTR_SPI_EC_MASK
USB_UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB3_INTR_SPI_EC_MASKED
USB_UART_SCB__INTR_TX EQU CYREG_SCB3_INTR_TX
USB_UART_SCB__INTR_TX_MASK EQU CYREG_SCB3_INTR_TX_MASK
USB_UART_SCB__INTR_TX_MASKED EQU CYREG_SCB3_INTR_TX_MASKED
USB_UART_SCB__INTR_TX_SET EQU CYREG_SCB3_INTR_TX_SET
USB_UART_SCB__RX_CTRL EQU CYREG_SCB3_RX_CTRL
USB_UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB3_RX_FIFO_CTRL
USB_UART_SCB__RX_FIFO_RD EQU CYREG_SCB3_RX_FIFO_RD
USB_UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB3_RX_FIFO_RD_SILENT
USB_UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB3_RX_FIFO_STATUS
USB_UART_SCB__RX_MATCH EQU CYREG_SCB3_RX_MATCH
USB_UART_SCB__SPI_CTRL EQU CYREG_SCB3_SPI_CTRL
USB_UART_SCB__SPI_STATUS EQU CYREG_SCB3_SPI_STATUS
USB_UART_SCB__SS0_POSISTION EQU 0
USB_UART_SCB__SS1_POSISTION EQU 1
USB_UART_SCB__SS2_POSISTION EQU 2
USB_UART_SCB__SS3_POSISTION EQU 3
USB_UART_SCB__STATUS EQU CYREG_SCB3_STATUS
USB_UART_SCB__TX_CTRL EQU CYREG_SCB3_TX_CTRL
USB_UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB3_TX_FIFO_CTRL
USB_UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB3_TX_FIFO_STATUS
USB_UART_SCB__TX_FIFO_WR EQU CYREG_SCB3_TX_FIFO_WR
USB_UART_SCB__UART_CTRL EQU CYREG_SCB3_UART_CTRL
USB_UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB3_UART_FLOW_CTRL
USB_UART_SCB__UART_RX_CTRL EQU CYREG_SCB3_UART_RX_CTRL
USB_UART_SCB__UART_RX_STATUS EQU CYREG_SCB3_UART_RX_STATUS
USB_UART_SCB__UART_TX_CTRL EQU CYREG_SCB3_UART_TX_CTRL
USB_UART_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
USB_UART_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
USB_UART_SCB_IRQ__INTC_MASK EQU 0x800
USB_UART_SCB_IRQ__INTC_NUMBER EQU 11
USB_UART_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
USB_UART_SCB_IRQ__INTC_PRIOR_NUM EQU 3
USB_UART_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
USB_UART_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
USB_UART_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
USB_UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
USB_UART_SCBCLK__DIV_ID EQU 0x00000043
USB_UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
USB_UART_SCBCLK__PA_DIV_ID EQU 0x000000FF
USB_UART_tx__0__DR EQU CYREG_GPIO_PRT7_DR
USB_UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
USB_UART_tx__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
USB_UART_tx__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
USB_UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
USB_UART_tx__0__HSIOM_GPIO EQU 0
USB_UART_tx__0__HSIOM_I2C EQU 14
USB_UART_tx__0__HSIOM_I2C_SDA EQU 14
USB_UART_tx__0__HSIOM_MASK EQU 0x000000F0
USB_UART_tx__0__HSIOM_SHIFT EQU 4
USB_UART_tx__0__HSIOM_SPI EQU 15
USB_UART_tx__0__HSIOM_SPI_MISO EQU 15
USB_UART_tx__0__HSIOM_UART EQU 9
USB_UART_tx__0__HSIOM_UART_TX EQU 9
USB_UART_tx__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
USB_UART_tx__0__INTR EQU CYREG_GPIO_PRT7_INTR
USB_UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
USB_UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
USB_UART_tx__0__MASK EQU 0x02
USB_UART_tx__0__PC EQU CYREG_GPIO_PRT7_PC
USB_UART_tx__0__PC2 EQU CYREG_GPIO_PRT7_PC2
USB_UART_tx__0__PORT EQU 7
USB_UART_tx__0__PS EQU CYREG_GPIO_PRT7_PS
USB_UART_tx__0__SHIFT EQU 1
USB_UART_tx__DR EQU CYREG_GPIO_PRT7_DR
USB_UART_tx__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
USB_UART_tx__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
USB_UART_tx__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
USB_UART_tx__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
USB_UART_tx__INTR EQU CYREG_GPIO_PRT7_INTR
USB_UART_tx__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
USB_UART_tx__INTSTAT EQU CYREG_GPIO_PRT7_INTR
USB_UART_tx__MASK EQU 0x02
USB_UART_tx__PC EQU CYREG_GPIO_PRT7_PC
USB_UART_tx__PC2 EQU CYREG_GPIO_PRT7_PC2
USB_UART_tx__PORT EQU 7
USB_UART_tx__PS EQU CYREG_GPIO_PRT7_PS
USB_UART_tx__SHIFT EQU 1

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYDEV_WDT0_DIV EQU 16384
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
