[View]
Entity=
Architecture=
TopLevelType=
[file:.\src\TutorVHDL.vhd]
Enabled=1
[file:.\src\TestBench\tutorvhdl_TB_runtest.do]
Enabled=1
[file:.\src\pwm.vhd]
Enabled=1
[file:.\src\divider.vhd]
Enabled=1
[file:.\src\DFF_Debounce.vhd]
Enabled=1
[file:.\src\TestBench\PWM_TB.vhd]
LIB=
Enabled=1
