(edif My_miniUART_Zynq
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2016 7 23 0 2 39)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure My_miniUART_Zynq.ngc My_miniUART_Zynq.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port PRE
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDPE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port PRE
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDCE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDSE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDRE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDS
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXF7
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library My_miniUART_Zynq_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell My_miniUART_Zynq
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk_video
              (direction INPUT)
            )
            (port RxD
              (direction INPUT)
            )
            (port rst_system
              (direction INPUT)
            )
            (port TxD
              (direction OUTPUT)
            )
            (designator "xc7z020-1-clg484")
            (property TYPE (string "My_miniUART_Zynq") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "My_miniUART_Zynq_My_miniUART_Zynq") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RD_WR_renamed_0 "RD_WR")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance UartOut_0
              (viewRef view_1 (cellRef FDPE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance UartOut_1
              (viewRef view_1 (cellRef FDPE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance UartOut_2
              (viewRef view_1 (cellRef FDPE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance UartOut_3
              (viewRef view_1 (cellRef FDPE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance UartOut_4
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance UartOut_5
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance UartOut_6
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance UartOut_7
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_cy_0___renamed_1 "Mcount_RD_WR_cnt_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_xor_0__ "Mcount_RD_WR_cnt_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_cy_1___renamed_2 "Mcount_RD_WR_cnt_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_xor_1__ "Mcount_RD_WR_cnt_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_cy_2___renamed_3 "Mcount_RD_WR_cnt_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_xor_2__ "Mcount_RD_WR_cnt_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_cy_3___renamed_4 "Mcount_RD_WR_cnt_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_xor_3__ "Mcount_RD_WR_cnt_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_cy_4___renamed_5 "Mcount_RD_WR_cnt_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_xor_4__ "Mcount_RD_WR_cnt_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_cy_5___renamed_6 "Mcount_RD_WR_cnt_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_xor_5__ "Mcount_RD_WR_cnt_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_cy_6___renamed_7 "Mcount_RD_WR_cnt_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_xor_6__ "Mcount_RD_WR_cnt_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_cy_7___renamed_8 "Mcount_RD_WR_cnt_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_xor_7__ "Mcount_RD_WR_cnt_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_cy_8___renamed_9 "Mcount_RD_WR_cnt_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_xor_8__ "Mcount_RD_WR_cnt_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_cy_9___renamed_10 "Mcount_RD_WR_cnt_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_xor_9__ "Mcount_RD_WR_cnt_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_cy_10___renamed_11 "Mcount_RD_WR_cnt_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_xor_10__ "Mcount_RD_WR_cnt_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_cy_11___renamed_12 "Mcount_RD_WR_cnt_cy<11>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_xor_11__ "Mcount_RD_WR_cnt_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_cy_12___renamed_13 "Mcount_RD_WR_cnt_cy<12>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_xor_12__ "Mcount_RD_WR_cnt_xor<12>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_cy_13___renamed_14 "Mcount_RD_WR_cnt_cy<13>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_xor_13__ "Mcount_RD_WR_cnt_xor<13>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_xor_14__ "Mcount_RD_WR_cnt_xor<14>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename code_out_state_FSM_FFd3_renamed_15 "code_out_state_FSM_FFd3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance RD_WR_cnt_0
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance RD_WR_cnt_1
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance RD_WR_cnt_2
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance RD_WR_cnt_3
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance RD_WR_cnt_4
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance RD_WR_cnt_5
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance RD_WR_cnt_6
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance RD_WR_cnt_7
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance RD_WR_cnt_8
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance RD_WR_cnt_9
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance RD_WR_cnt_10
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance RD_WR_cnt_11
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance RD_WR_cnt_12
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance RD_WR_cnt_13
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance RD_WR_cnt_14
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename code_out_state_FSM_FFd2_renamed_16 "code_out_state_FSM_FFd2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename code_out_state_FSM_FFd1_renamed_17 "code_out_state_FSM_FFd1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_TxD_renamed_18 "u0_miniUART/TxDev/TxD")
              (viewRef view_1 (cellRef FDSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_BitCnt_3 "u0_miniUART/TxDev/BitCnt_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_BitCnt_2 "u0_miniUART/TxDev/BitCnt_2")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_BitCnt_1 "u0_miniUART/TxDev/BitCnt_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_BitCnt_0 "u0_miniUART/TxDev/BitCnt_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_TReg_7 "u0_miniUART/TxDev/TReg_7")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_TReg_6 "u0_miniUART/TxDev/TReg_6")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_TReg_5 "u0_miniUART/TxDev/TReg_5")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_TReg_4 "u0_miniUART/TxDev/TReg_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_TReg_3 "u0_miniUART/TxDev/TReg_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_TReg_2 "u0_miniUART/TxDev/TReg_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_TReg_1 "u0_miniUART/TxDev/TReg_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_TReg_0 "u0_miniUART/TxDev/TReg_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_TBuff_7 "u0_miniUART/TxDev/TBuff_7")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_TBuff_6 "u0_miniUART/TxDev/TBuff_6")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_TBuff_5 "u0_miniUART/TxDev/TBuff_5")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_TBuff_4 "u0_miniUART/TxDev/TBuff_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_TBuff_3 "u0_miniUART/TxDev/TBuff_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_TBuff_2 "u0_miniUART/TxDev/TBuff_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_TBuff_1 "u0_miniUART/TxDev/TBuff_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_TBuff_0 "u0_miniUART/TxDev/TBuff_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_DivClk32_Cnt32_0 "u0_miniUART/ClkDiv/DivClk32.Cnt32_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_DivClk32_Cnt32_4 "u0_miniUART/ClkDiv/DivClk32.Cnt32_4")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_DivClk32_Cnt32_2 "u0_miniUART/ClkDiv/DivClk32.Cnt32_2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_DivClk32_Cnt32_1 "u0_miniUART/ClkDiv/DivClk32.Cnt32_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_DivClk32_Cnt32_3 "u0_miniUART/ClkDiv/DivClk32.Cnt32_3")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_DivClk10_Cnt10_3 "u0_miniUART/ClkDiv/DivClk10.Cnt10_3")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_DivClk10_Cnt10_2 "u0_miniUART/ClkDiv/DivClk10.Cnt10_2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_DivClk10_Cnt10_1 "u0_miniUART/ClkDiv/DivClk10.Cnt10_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_DivClk10_Cnt10_0 "u0_miniUART/ClkDiv/DivClk10.Cnt10_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_ClkDiv32_renamed_19 "u0_miniUART/ClkDiv/ClkDiv32")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_tmpEnTX_renamed_20 "u0_miniUART/ClkDiv/tmpEnTX")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_DivClk16_Cnt16_4 "u0_miniUART/ClkDiv/DivClk16.Cnt16_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_DivClk16_Cnt16_3 "u0_miniUART/ClkDiv/DivClk16.Cnt16_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_DivClk16_Cnt16_2 "u0_miniUART/ClkDiv/DivClk16.Cnt16_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_DivClk16_Cnt16_1 "u0_miniUART/ClkDiv/DivClk16.Cnt16_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_DivClk16_Cnt16_0 "u0_miniUART/ClkDiv/DivClk16.Cnt16_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_tmpEnRX_renamed_21 "u0_miniUART/ClkDiv/tmpEnRX")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_SampleCnt_3 "u0_miniUART/RxDev/SampleCnt_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_SampleCnt_2 "u0_miniUART/RxDev/SampleCnt_2")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_SampleCnt_1 "u0_miniUART/RxDev/SampleCnt_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_SampleCnt_0 "u0_miniUART/RxDev/SampleCnt_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_BitCnt_3 "u0_miniUART/RxDev/BitCnt_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_BitCnt_2 "u0_miniUART/RxDev/BitCnt_2")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_BitCnt_1 "u0_miniUART/RxDev/BitCnt_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_BitCnt_0 "u0_miniUART/RxDev/BitCnt_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_DOut_7 "u0_miniUART/RxDev/DOut_7")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_DOut_6 "u0_miniUART/RxDev/DOut_6")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_DOut_5 "u0_miniUART/RxDev/DOut_5")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_DOut_4 "u0_miniUART/RxDev/DOut_4")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_DOut_3 "u0_miniUART/RxDev/DOut_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_DOut_2 "u0_miniUART/RxDev/DOut_2")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_DOut_1 "u0_miniUART/RxDev/DOut_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_DOut_0 "u0_miniUART/RxDev/DOut_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_ShtReg_7 "u0_miniUART/RxDev/ShtReg_7")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_ShtReg_6 "u0_miniUART/RxDev/ShtReg_6")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_ShtReg_5 "u0_miniUART/RxDev/ShtReg_5")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_ShtReg_4 "u0_miniUART/RxDev/ShtReg_4")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_ShtReg_3 "u0_miniUART/RxDev/ShtReg_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_ShtReg_2 "u0_miniUART/RxDev/ShtReg_2")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_ShtReg_1 "u0_miniUART/RxDev/ShtReg_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_ShtReg_0 "u0_miniUART/RxDev/ShtReg_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename code_out_state_FSM_FFd1_In11 "code_out_state_FSM_FFd1-In11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___13___code_out_state_FSM_FFd1-In11") (owner "Xilinx"))
              (property INIT (string "FF08") (owner "Xilinx"))
            )
            (instance (rename Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT71 "Mmux_code_out_state[3]_UartOut[7]_wide_mux_32_OUT71")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___11___Mmux_code_out_state[3]_UartOut[7]_wide_mux_32_OUT71") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename code_out_state_FSM_FFd2_In21 "code_out_state_FSM_FFd2-In21")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___code_out_state_FSM_FFd2-In21") (owner "Xilinx"))
              (property INIT (string "ADAA") (owner "Xilinx"))
            )
            (instance (rename Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT41 "Mmux_code_out_state[3]_UartOut[7]_wide_mux_32_OUT41")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___10___Mmux_code_out_state[3]_UartOut[7]_wide_mux_32_OUT41") (owner "Xilinx"))
              (property INIT (string "8808") (owner "Xilinx"))
            )
            (instance (rename &_n0074_inv1 "_n0074_inv1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2____n0074_inv1") (owner "Xilinx"))
              (property INIT (string "BEFE") (owner "Xilinx"))
            )
            (instance (rename Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT51 "Mmux_code_out_state[3]_UartOut[7]_wide_mux_32_OUT51")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___11___Mmux_code_out_state[3]_UartOut[7]_wide_mux_32_OUT71") (owner "Xilinx"))
              (property INIT (string "91FF") (owner "Xilinx"))
            )
            (instance (rename Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT81 "Mmux_code_out_state[3]_UartOut[7]_wide_mux_32_OUT81")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___8___Mmux_code_out_state[3]_UartOut[7]_wide_mux_32_OUT81") (owner "Xilinx"))
              (property INIT (string "D959") (owner "Xilinx"))
            )
            (instance (rename Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT31 "Mmux_code_out_state[3]_UartOut[7]_wide_mux_32_OUT31")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___10___Mmux_code_out_state[3]_UartOut[7]_wide_mux_32_OUT41") (owner "Xilinx"))
              (property INIT (string "9199") (owner "Xilinx"))
            )
            (instance (rename Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT21 "Mmux_code_out_state[3]_UartOut[7]_wide_mux_32_OUT21")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___9___Mmux_code_out_state[3]_UartOut[7]_wide_mux_32_OUT21") (owner "Xilinx"))
              (property INIT (string "D5BB") (owner "Xilinx"))
            )
            (instance (rename Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT11 "Mmux_code_out_state[3]_UartOut[7]_wide_mux_32_OUT11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___9___Mmux_code_out_state[3]_UartOut[7]_wide_mux_32_OUT21") (owner "Xilinx"))
              (property INIT (string "9414") (owner "Xilinx"))
            )
            (instance (rename Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT61 "Mmux_code_out_state[3]_UartOut[7]_wide_mux_32_OUT61")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___8___Mmux_code_out_state[3]_UartOut[7]_wide_mux_32_OUT81") (owner "Xilinx"))
              (property INIT (string "9188") (owner "Xilinx"))
            )
            (instance (rename code_out_state_FSM_FFd3_In11 "code_out_state_FSM_FFd3-In11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___code_out_state_FSM_FFd2-In21") (owner "Xilinx"))
              (property INIT (string "F10F") (owner "Xilinx"))
            )
            (instance (rename &_n0053_inv1 "_n0053_inv1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___13___code_out_state_FSM_FFd1-In11") (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename Mmux_code_out_state_3__PWR_6_o_Mux_30_o11 "Mmux_code_out_state[3]_PWR_6_o_Mux_30_o11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2____n0074_inv1") (owner "Xilinx"))
              (property INIT (string "FD01") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev__n0088_3_1 "u0_miniUART/TxDev/_n0088<3>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___u0_miniUART/TxDev/_n0088<3>1") (owner "Xilinx"))
              (property INIT (string "A8A9") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_Mmux_BitCnt_3__BitCnt_3__wide_mux_3_OUT31 "u0_miniUART/TxDev/Mmux_BitCnt[3]_BitCnt[3]_wide_mux_3_OUT31")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___u0_miniUART/TxDev/Mmux_BitCnt[3]_BitCnt[3]_wide_mux_3_OUT31") (owner "Xilinx"))
              (property INIT (string "12AA") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev__n0142_inv1 "u0_miniUART/TxDev/_n0142_inv1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000808080808") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_Mmux_BitCnt_3__TxD_Mux_2_o11 "u0_miniUART/TxDev/Mmux_BitCnt[3]_TxD_Mux_2_o11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___u0_miniUART/TxDev/_n0088<3>1") (owner "Xilinx"))
              (property INIT (string "EEEEAAA8") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_Mmux_BitCnt_3__BitCnt_3__wide_mux_3_OUT41 "u0_miniUART/TxDev/Mmux_BitCnt[3]_BitCnt[3]_wide_mux_3_OUT41")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___u0_miniUART/TxDev/Mmux_BitCnt[3]_BitCnt[3]_wide_mux_3_OUT31") (owner "Xilinx"))
              (property INIT (string "6444") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_Mmux_BitCnt_3__BitCnt_3__wide_mux_3_OUT21 "u0_miniUART/TxDev/Mmux_BitCnt[3]_BitCnt[3]_wide_mux_3_OUT21")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___16___u0_miniUART/TxDev/Mmux_BitCnt[3]_BitCnt[3]_wide_mux_3_OUT21") (owner "Xilinx"))
              (property INIT (string "46") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev__n00941 "u0_miniUART/TxDev/_n00941")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___17___u0_miniUART/TxDev/_n00941") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_Result_4_1 "u0_miniUART/ClkDiv/Result<4>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___u0_miniUART/ClkDiv/Result<4>1") (owner "Xilinx"))
              (property INIT (string "6AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_Result_3_1 "u0_miniUART/ClkDiv/Result<3>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___u0_miniUART/ClkDiv/Result<4>1") (owner "Xilinx"))
              (property INIT (string "6AAA") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_Mmux_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT41 "u0_miniUART/ClkDiv/Mmux_DivClk10.Cnt10[3]_GND_18_o_mux_7_OUT41")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2888888888888888") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_Mmux_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT31 "u0_miniUART/ClkDiv/Mmux_DivClk10.Cnt10[3]_GND_18_o_mux_7_OUT31")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___u0_miniUART/ClkDiv/Mmux_DivClk10.Cnt10[3]_GND_18_o_mux_7_OUT31") (owner "Xilinx"))
              (property INIT (string "28888888") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv__n0058_2_1 "u0_miniUART/ClkDiv/_n0058<2>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A288808880888088") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv__n0058_1_111 "u0_miniUART/ClkDiv/_n0058<1>111")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___14___u0_miniUART/ClkDiv/_n0058<1>111") (owner "Xilinx"))
              (property INIT (string "7177") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv__n0070_4_1 "u0_miniUART/ClkDiv/_n0070<4>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2000000000000000") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv__n0058_1_1 "u0_miniUART/ClkDiv/_n0058<1>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AA88888822080808") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_Mmux_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT21 "u0_miniUART/ClkDiv/Mmux_DivClk10.Cnt10[3]_GND_18_o_mux_7_OUT21")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___u0_miniUART/ClkDiv/Mmux_DivClk10.Cnt10[3]_GND_18_o_mux_7_OUT31") (owner "Xilinx"))
              (property INIT (string "2888") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_PWR_19_o_DivClk10_Cnt10_3__equal_9_o_3_1 "u0_miniUART/ClkDiv/PWR_19_o_DivClk10.Cnt10[3]_equal_9_o<3>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000004040000000") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv__n0058_0_2 "u0_miniUART/ClkDiv/_n0058<0>2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8088888888888808") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_Result_2_1 "u0_miniUART/ClkDiv/Result<2>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___15___u0_miniUART/ClkDiv/Result<2>1") (owner "Xilinx"))
              (property INIT (string "6A") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_Mmux_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT11 "u0_miniUART/ClkDiv/Mmux_DivClk10.Cnt10[3]_GND_18_o_mux_7_OUT11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "28") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_Mcount_DivClk32_Cnt32_val11 "u0_miniUART/ClkDiv/Mcount_DivClk32.Cnt32_val11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00010000") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv__n0058_0_11 "u0_miniUART/ClkDiv/_n0058<0>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___14___u0_miniUART/ClkDiv/_n0058<1>111") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_Result_1_1 "u0_miniUART/ClkDiv/Result<1>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___15___u0_miniUART/ClkDiv/Result<2>1") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev__n0341_inv1 "u0_miniUART/RxDev/_n0341_inv1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "03FF03FD00000000") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev__n0295_inv1 "u0_miniUART/RxDev/_n0295_inv1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___u0_miniUART/RxDev/_n0295_inv1") (owner "Xilinx"))
              (property INIT (string "0F1E0000") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev__n021711 "u0_miniUART/RxDev/_n021711")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000000000000000") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_Mcount_SampleCnt_xor_3_11 "u0_miniUART/RxDev/Mcount_SampleCnt_xor<3>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___12___u0_miniUART/RxDev/Mcount_SampleCnt_xor<3>11") (owner "Xilinx"))
              (property INIT (string "6AAA") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev__n02171_renamed_22 "u0_miniUART/RxDev/_n02171")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___u0_miniUART/RxDev/_n0295_inv1") (owner "Xilinx"))
              (property INIT (string "00080000") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_Mcount_SampleCnt_xor_2_11 "u0_miniUART/RxDev/Mcount_SampleCnt_xor<2>11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___12___u0_miniUART/RxDev/Mcount_SampleCnt_xor<3>11") (owner "Xilinx"))
              (property INIT (string "6A") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_Mmux_GND_20_o_BitCnt_3__wide_mux_23_OUT31 "u0_miniUART/RxDev/Mmux_GND_20_o_BitCnt[3]_wide_mux_23_OUT31")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___u0_miniUART/RxDev/Mmux_GND_20_o_BitCnt[3]_wide_mux_23_OUT31") (owner "Xilinx"))
              (property INIT (string "12AA") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_Mmux_GND_20_o_BitCnt_3__wide_mux_23_OUT41 "u0_miniUART/RxDev/Mmux_GND_20_o_BitCnt[3]_wide_mux_23_OUT41")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___u0_miniUART/RxDev/Mmux_GND_20_o_BitCnt[3]_wide_mux_23_OUT31") (owner "Xilinx"))
              (property INIT (string "6444") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_Mmux_GND_20_o_BitCnt_3__wide_mux_23_OUT21 "u0_miniUART/RxDev/Mmux_GND_20_o_BitCnt[3]_wide_mux_23_OUT21")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "46") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_Mcount_SampleCnt_xor_1_11 "u0_miniUART/RxDev/Mcount_SampleCnt_xor<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___18___u0_miniUART/RxDev/Mcount_SampleCnt_xor<1>11") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename RD_WR_cnt_14__PWR_6_o_LessThan_27_o_inv_inv11_renamed_23 "RD_WR_cnt[14]_PWR_6_o_LessThan_27_o_inv_inv11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7") (owner "Xilinx"))
            )
            (instance (rename RD_WR_cnt_14__PWR_6_o_LessThan_27_o_inv_inv12 "RD_WR_cnt[14]_PWR_6_o_LessThan_27_o_inv_inv12")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "15FFFFFFFFFFFFFF") (owner "Xilinx"))
            )
            (instance (rename RD_WR_cnt_14__PWR_6_o_LessThan_27_o_inv_inv13 "RD_WR_cnt[14]_PWR_6_o_LessThan_27_o_inv_inv13")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "77FF777F77FF7777") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv__n0058_3__SW0 "u0_miniUART/ClkDiv/_n0058<3>_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv__n0058_3___renamed_24 "u0_miniUART/ClkDiv/_n0058<3>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2888200888888888") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv__n0058_4_1_renamed_25 "u0_miniUART/ClkDiv/_n0058<4>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6EEAAAAAAAAAA88A") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv__n0058_4_2 "u0_miniUART/ClkDiv/_n0058<4>2")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev__n0237_inv1_renamed_26 "u0_miniUART/RxDev/_n0237_inv1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "5557FFFFFFFFFFFF") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev__n0237_inv2 "u0_miniUART/RxDev/_n0237_inv2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "DDDD00001DDD0000") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev__n0226_inv_SW0 "u0_miniUART/RxDev/_n0226_inv_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___18___u0_miniUART/RxDev/Mcount_SampleCnt_xor<1>11") (owner "Xilinx"))
              (property INIT (string "D") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev__n0226_inv_renamed_27 "u0_miniUART/RxDev/_n0226_inv")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000800") (owner "Xilinx"))
            )
            (instance (rename RxD_IBUF_renamed_28 "RxD_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rst_system_IBUF_renamed_29 "rst_system_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance TxD_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_Start_renamed_30 "u0_miniUART/RxDev/Start")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_tmpTRegE_renamed_31 "u0_miniUART/TxDev/tmpTRegE")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_tmpRxD_rstpot_renamed_32 "u0_miniUART/RxDev/tmpRxD_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_tmpRxD_renamed_33 "u0_miniUART/RxDev/tmpRxD")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_tmpTBufE_renamed_34 "u0_miniUART/TxDev/tmpTBufE")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_lut_12___renamed_35 "Mcount_RD_WR_cnt_lut<12>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2A") (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_lut_13___renamed_36 "Mcount_RD_WR_cnt_lut<13>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "44CC444C44CC4444") (owner "Xilinx"))
            )
            (instance (rename RD_WR_cnt_14__PWR_6_o_LessThan_27_o_inv_inv13_SW0 "RD_WR_cnt[14]_PWR_6_o_LessThan_27_o_inv_inv13_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_lut_0___renamed_37 "Mcount_RD_WR_cnt_lut<0>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0AAA02AA0AAA00AA") (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_lut_1___renamed_38 "Mcount_RD_WR_cnt_lut<1>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0AAA02AA0AAA00AA") (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_lut_2___renamed_39 "Mcount_RD_WR_cnt_lut<2>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0AAA02AA0AAA00AA") (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_lut_3___renamed_40 "Mcount_RD_WR_cnt_lut<3>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0AAA02AA0AAA00AA") (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_lut_4___renamed_41 "Mcount_RD_WR_cnt_lut<4>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0AAA02AA0AAA00AA") (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_lut_5___renamed_42 "Mcount_RD_WR_cnt_lut<5>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0AAA02AA0AAA00AA") (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_lut_6___renamed_43 "Mcount_RD_WR_cnt_lut<6>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0AAA02AA0AAA00AA") (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_lut_7___renamed_44 "Mcount_RD_WR_cnt_lut<7>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0AAA02AA0AAA00AA") (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_lut_8___renamed_45 "Mcount_RD_WR_cnt_lut<8>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0AAA02AA0AAA00AA") (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_lut_10___renamed_46 "Mcount_RD_WR_cnt_lut<10>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0AAA02AA0AAA00AA") (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_lut_11___renamed_47 "Mcount_RD_WR_cnt_lut<11>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0AAA02AA0AAA00AA") (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_lut_9___renamed_48 "Mcount_RD_WR_cnt_lut<9>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0222AAAAAAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev__n0117_inv1 "u0_miniUART/TxDev/_n0117_inv1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "200000002000A000") (owner "Xilinx"))
            )
            (instance (rename Mcount_RD_WR_cnt_lut_14___renamed_49 "Mcount_RD_WR_cnt_lut<14>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "22220020AAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_tmpTBufE_rstpot_renamed_50 "u0_miniUART/TxDev/tmpTBufE_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___17___u0_miniUART/TxDev/_n00941") (owner "Xilinx"))
              (property INIT (string "A888FFFF") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_tmpTRegE_rstpot_renamed_51 "u0_miniUART/TxDev/tmpTRegE_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A2AAA2AAE6AAA2AA") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_mux611 "u0_miniUART/TxDev/mux611")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "ABA8") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_mux511 "u0_miniUART/TxDev/mux511")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "ABA8") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_mux411 "u0_miniUART/TxDev/mux411")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "ABA8") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_mux311 "u0_miniUART/TxDev/mux311")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "ABA8") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_mux211 "u0_miniUART/TxDev/mux211")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "ABA8") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_mux1112 "u0_miniUART/TxDev/mux1112")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "ABA8") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_mux161 "u0_miniUART/TxDev/mux161")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "ABA8") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_Mcount_DivClk32_Cnt32_val2 "u0_miniUART/ClkDiv/Mcount_DivClk32.Cnt32_val2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00010000FFFFFFFF") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_tmpTRegE_rstpot_SW0 "u0_miniUART/TxDev/tmpTRegE_rstpot_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___16___u0_miniUART/TxDev/Mmux_BitCnt[3]_BitCnt[3]_wide_mux_3_OUT21") (owner "Xilinx"))
              (property INIT (string "EF") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_mux711 "u0_miniUART/TxDev/mux711")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFF11151114") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_Start_glue_set_renamed_52 "u0_miniUART/RxDev/Start_glue_set")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_Start_glue_set_F "u0_miniUART/RxDev/Start_glue_set_F")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_Start_glue_set_G "u0_miniUART/RxDev/Start_glue_set_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFF67FF") (owner "Xilinx"))
            )
            (instance (rename clk_video_BUFGP_renamed_53 "clk_video_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rst_system_inv1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_TxDev_Mmux_BitCnt_3__BitCnt_3__wide_mux_3_OUT11_INV_0 "u0_miniUART/TxDev/Mmux_BitCnt[3]_BitCnt[3]_wide_mux_3_OUT11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_ClkDiv_Mcount_DivClk32_Cnt32_xor_0_11_INV_0 "u0_miniUART/ClkDiv/Mcount_DivClk32.Cnt32_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_Mmux_GND_20_o_BitCnt_3__wide_mux_23_OUT11_INV_0 "u0_miniUART/RxDev/Mmux_GND_20_o_BitCnt[3]_wide_mux_23_OUT11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u0_miniUART_RxDev_Mcount_SampleCnt_xor_0_11_INV_0 "u0_miniUART/RxDev/Mcount_SampleCnt_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net clk_video_BUFGP
              (joined
                (portRef C (instanceRef RD_WR_renamed_0))
                (portRef C (instanceRef UartOut_0))
                (portRef C (instanceRef UartOut_1))
                (portRef C (instanceRef UartOut_2))
                (portRef C (instanceRef UartOut_3))
                (portRef C (instanceRef UartOut_4))
                (portRef C (instanceRef UartOut_5))
                (portRef C (instanceRef UartOut_6))
                (portRef C (instanceRef UartOut_7))
                (portRef C (instanceRef code_out_state_FSM_FFd3_renamed_15))
                (portRef C (instanceRef RD_WR_cnt_0))
                (portRef C (instanceRef RD_WR_cnt_1))
                (portRef C (instanceRef RD_WR_cnt_2))
                (portRef C (instanceRef RD_WR_cnt_3))
                (portRef C (instanceRef RD_WR_cnt_4))
                (portRef C (instanceRef RD_WR_cnt_5))
                (portRef C (instanceRef RD_WR_cnt_6))
                (portRef C (instanceRef RD_WR_cnt_7))
                (portRef C (instanceRef RD_WR_cnt_8))
                (portRef C (instanceRef RD_WR_cnt_9))
                (portRef C (instanceRef RD_WR_cnt_10))
                (portRef C (instanceRef RD_WR_cnt_11))
                (portRef C (instanceRef RD_WR_cnt_12))
                (portRef C (instanceRef RD_WR_cnt_13))
                (portRef C (instanceRef RD_WR_cnt_14))
                (portRef C (instanceRef code_out_state_FSM_FFd2_renamed_16))
                (portRef C (instanceRef code_out_state_FSM_FFd1_renamed_17))
                (portRef C (instanceRef u0_miniUART_TxDev_TBuff_0))
                (portRef C (instanceRef u0_miniUART_TxDev_TBuff_1))
                (portRef C (instanceRef u0_miniUART_TxDev_TBuff_2))
                (portRef C (instanceRef u0_miniUART_TxDev_TBuff_3))
                (portRef C (instanceRef u0_miniUART_TxDev_TBuff_4))
                (portRef C (instanceRef u0_miniUART_TxDev_TBuff_5))
                (portRef C (instanceRef u0_miniUART_TxDev_TBuff_6))
                (portRef C (instanceRef u0_miniUART_TxDev_TBuff_7))
                (portRef C (instanceRef u0_miniUART_TxDev_TReg_0))
                (portRef C (instanceRef u0_miniUART_TxDev_TReg_1))
                (portRef C (instanceRef u0_miniUART_TxDev_TReg_2))
                (portRef C (instanceRef u0_miniUART_TxDev_TReg_3))
                (portRef C (instanceRef u0_miniUART_TxDev_TReg_4))
                (portRef C (instanceRef u0_miniUART_TxDev_TReg_5))
                (portRef C (instanceRef u0_miniUART_TxDev_TReg_6))
                (portRef C (instanceRef u0_miniUART_TxDev_TReg_7))
                (portRef C (instanceRef u0_miniUART_TxDev_BitCnt_0))
                (portRef C (instanceRef u0_miniUART_TxDev_BitCnt_1))
                (portRef C (instanceRef u0_miniUART_TxDev_BitCnt_2))
                (portRef C (instanceRef u0_miniUART_TxDev_BitCnt_3))
                (portRef C (instanceRef u0_miniUART_TxDev_TxD_renamed_18))
                (portRef C (instanceRef u0_miniUART_ClkDiv_tmpEnRX_renamed_21))
                (portRef C (instanceRef u0_miniUART_ClkDiv_DivClk16_Cnt16_0))
                (portRef C (instanceRef u0_miniUART_ClkDiv_DivClk16_Cnt16_1))
                (portRef C (instanceRef u0_miniUART_ClkDiv_DivClk16_Cnt16_2))
                (portRef C (instanceRef u0_miniUART_ClkDiv_DivClk16_Cnt16_3))
                (portRef C (instanceRef u0_miniUART_ClkDiv_DivClk16_Cnt16_4))
                (portRef C (instanceRef u0_miniUART_ClkDiv_tmpEnTX_renamed_20))
                (portRef C (instanceRef u0_miniUART_ClkDiv_ClkDiv32_renamed_19))
                (portRef C (instanceRef u0_miniUART_ClkDiv_DivClk10_Cnt10_0))
                (portRef C (instanceRef u0_miniUART_ClkDiv_DivClk10_Cnt10_1))
                (portRef C (instanceRef u0_miniUART_ClkDiv_DivClk10_Cnt10_2))
                (portRef C (instanceRef u0_miniUART_ClkDiv_DivClk10_Cnt10_3))
                (portRef C (instanceRef u0_miniUART_ClkDiv_DivClk32_Cnt32_3))
                (portRef C (instanceRef u0_miniUART_ClkDiv_DivClk32_Cnt32_1))
                (portRef C (instanceRef u0_miniUART_ClkDiv_DivClk32_Cnt32_2))
                (portRef C (instanceRef u0_miniUART_ClkDiv_DivClk32_Cnt32_4))
                (portRef C (instanceRef u0_miniUART_ClkDiv_DivClk32_Cnt32_0))
                (portRef C (instanceRef u0_miniUART_RxDev_ShtReg_0))
                (portRef C (instanceRef u0_miniUART_RxDev_ShtReg_1))
                (portRef C (instanceRef u0_miniUART_RxDev_ShtReg_2))
                (portRef C (instanceRef u0_miniUART_RxDev_ShtReg_3))
                (portRef C (instanceRef u0_miniUART_RxDev_ShtReg_4))
                (portRef C (instanceRef u0_miniUART_RxDev_ShtReg_5))
                (portRef C (instanceRef u0_miniUART_RxDev_ShtReg_6))
                (portRef C (instanceRef u0_miniUART_RxDev_ShtReg_7))
                (portRef C (instanceRef u0_miniUART_RxDev_DOut_0))
                (portRef C (instanceRef u0_miniUART_RxDev_DOut_1))
                (portRef C (instanceRef u0_miniUART_RxDev_DOut_2))
                (portRef C (instanceRef u0_miniUART_RxDev_DOut_3))
                (portRef C (instanceRef u0_miniUART_RxDev_DOut_4))
                (portRef C (instanceRef u0_miniUART_RxDev_DOut_5))
                (portRef C (instanceRef u0_miniUART_RxDev_DOut_6))
                (portRef C (instanceRef u0_miniUART_RxDev_DOut_7))
                (portRef C (instanceRef u0_miniUART_RxDev_BitCnt_0))
                (portRef C (instanceRef u0_miniUART_RxDev_BitCnt_1))
                (portRef C (instanceRef u0_miniUART_RxDev_BitCnt_2))
                (portRef C (instanceRef u0_miniUART_RxDev_BitCnt_3))
                (portRef C (instanceRef u0_miniUART_RxDev_SampleCnt_0))
                (portRef C (instanceRef u0_miniUART_RxDev_SampleCnt_1))
                (portRef C (instanceRef u0_miniUART_RxDev_SampleCnt_2))
                (portRef C (instanceRef u0_miniUART_RxDev_SampleCnt_3))
                (portRef C (instanceRef u0_miniUART_RxDev_Start_renamed_30))
                (portRef C (instanceRef u0_miniUART_TxDev_tmpTRegE_renamed_31))
                (portRef C (instanceRef u0_miniUART_RxDev_tmpRxD_renamed_33))
                (portRef C (instanceRef u0_miniUART_TxDev_tmpTBufE_renamed_34))
                (portRef O (instanceRef clk_video_BUFGP_renamed_53))
              )
            )
            (net RxD_IBUF
              (joined
                (portRef O (instanceRef RxD_IBUF_renamed_28))
                (portRef I2 (instanceRef u0_miniUART_RxDev_tmpRxD_rstpot_renamed_32))
                (portRef I1 (instanceRef u0_miniUART_RxDev_Start_glue_set_F))
                (portRef I0 (instanceRef u0_miniUART_RxDev__n0237_inv2))
              )
            )
            (net rst_system_IBUF
              (joined
                (portRef I0 (instanceRef u0_miniUART_TxDev__n00941))
                (portRef I0 (instanceRef u0_miniUART_ClkDiv_Mmux_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT41))
                (portRef I0 (instanceRef u0_miniUART_ClkDiv_Mmux_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT31))
                (portRef I0 (instanceRef u0_miniUART_ClkDiv__n0058_2_1))
                (portRef I2 (instanceRef u0_miniUART_ClkDiv__n0070_4_1))
                (portRef I0 (instanceRef u0_miniUART_ClkDiv__n0058_1_1))
                (portRef I0 (instanceRef u0_miniUART_ClkDiv_Mmux_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT21))
                (portRef I2 (instanceRef u0_miniUART_ClkDiv_PWR_19_o_DivClk10_Cnt10_3__equal_9_o_3_1))
                (portRef I1 (instanceRef u0_miniUART_ClkDiv__n0058_0_2))
                (portRef I0 (instanceRef u0_miniUART_ClkDiv_Mmux_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT11))
                (portRef I0 (instanceRef u0_miniUART_ClkDiv__n0058_3___renamed_24))
                (portRef I0 (instanceRef u0_miniUART_ClkDiv__n0058_4_2))
                (portRef I0 (instanceRef u0_miniUART_RxDev__n0226_inv_SW0))
                (portRef O (instanceRef rst_system_IBUF_renamed_29))
                (portRef I4 (instanceRef u0_miniUART_TxDev_tmpTBufE_rstpot_renamed_50))
                (portRef I5 (instanceRef u0_miniUART_ClkDiv_Mcount_DivClk32_Cnt32_val2))
                (portRef I (instanceRef rst_system_inv1_INV_0))
                (portRef I0 (instanceRef u0_miniUART_TxDev__n0117_inv1))
              )
            )
            (net (rename u0_miniUART_RxDev_DOut_7__ "u0_miniUART/RxDev/DOut<7>")
              (joined
                (portRef Q (instanceRef u0_miniUART_RxDev_DOut_7))
                (portRef I3 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT81))
              )
            )
            (net (rename u0_miniUART_RxDev_DOut_6__ "u0_miniUART/RxDev/DOut<6>")
              (joined
                (portRef Q (instanceRef u0_miniUART_RxDev_DOut_6))
                (portRef I3 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT71))
              )
            )
            (net (rename u0_miniUART_RxDev_DOut_5__ "u0_miniUART/RxDev/DOut<5>")
              (joined
                (portRef Q (instanceRef u0_miniUART_RxDev_DOut_5))
                (portRef I2 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT61))
              )
            )
            (net (rename u0_miniUART_RxDev_DOut_4__ "u0_miniUART/RxDev/DOut<4>")
              (joined
                (portRef Q (instanceRef u0_miniUART_RxDev_DOut_4))
                (portRef I2 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT51))
              )
            )
            (net (rename u0_miniUART_RxDev_DOut_3__ "u0_miniUART/RxDev/DOut<3>")
              (joined
                (portRef Q (instanceRef u0_miniUART_RxDev_DOut_3))
                (portRef I3 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT41))
              )
            )
            (net (rename u0_miniUART_RxDev_DOut_2__ "u0_miniUART/RxDev/DOut<2>")
              (joined
                (portRef Q (instanceRef u0_miniUART_RxDev_DOut_2))
                (portRef I2 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT31))
              )
            )
            (net (rename u0_miniUART_RxDev_DOut_1__ "u0_miniUART/RxDev/DOut<1>")
              (joined
                (portRef Q (instanceRef u0_miniUART_RxDev_DOut_1))
                (portRef I2 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT21))
              )
            )
            (net (rename u0_miniUART_RxDev_DOut_0__ "u0_miniUART/RxDev/DOut<0>")
              (joined
                (portRef Q (instanceRef u0_miniUART_RxDev_DOut_0))
                (portRef I3 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT11))
              )
            )
            (net (rename u0_miniUART_TxDev_TxD "u0_miniUART/TxDev/TxD")
              (joined
                (portRef Q (instanceRef u0_miniUART_TxDev_TxD_renamed_18))
                (portRef I (instanceRef TxD_OBUF))
              )
            )
            (net RD_WR
              (joined
                (portRef Q (instanceRef RD_WR_renamed_0))
                (portRef I1 (instanceRef u0_miniUART_TxDev__n0142_inv1))
                (portRef I1 (instanceRef u0_miniUART_TxDev__n00941))
                (portRef I0 (instanceRef u0_miniUART_TxDev_tmpTBufE_rstpot_renamed_50))
                (portRef I1 (instanceRef u0_miniUART_TxDev_tmpTRegE_rstpot_renamed_51))
                (portRef I3 (instanceRef u0_miniUART_TxDev__n0117_inv1))
              )
            )
            (net (rename RD_WR_cnt_14__ "RD_WR_cnt<14>")
              (joined
                (portRef Q (instanceRef RD_WR_cnt_14))
                (portRef I1 (instanceRef Mcount_RD_WR_cnt_lut_12___renamed_35))
                (portRef I0 (instanceRef RD_WR_cnt_14__PWR_6_o_LessThan_27_o_inv_inv13_SW0))
                (portRef I4 (instanceRef Mcount_RD_WR_cnt_lut_9___renamed_48))
                (portRef I0 (instanceRef Mcount_RD_WR_cnt_lut_14___renamed_49))
                (portRef I0 (instanceRef RD_WR_cnt_14__PWR_6_o_LessThan_27_o_inv_inv13))
                (portRef I0 (instanceRef Mcount_RD_WR_cnt_lut_13___renamed_36))
              )
            )
            (net (rename RD_WR_cnt_13__ "RD_WR_cnt<13>")
              (joined
                (portRef Q (instanceRef RD_WR_cnt_13))
                (portRef I2 (instanceRef Mcount_RD_WR_cnt_lut_12___renamed_35))
                (portRef I1 (instanceRef RD_WR_cnt_14__PWR_6_o_LessThan_27_o_inv_inv13_SW0))
                (portRef I5 (instanceRef Mcount_RD_WR_cnt_lut_9___renamed_48))
                (portRef I5 (instanceRef Mcount_RD_WR_cnt_lut_14___renamed_49))
                (portRef I1 (instanceRef RD_WR_cnt_14__PWR_6_o_LessThan_27_o_inv_inv13))
                (portRef I1 (instanceRef Mcount_RD_WR_cnt_lut_13___renamed_36))
              )
            )
            (net (rename RD_WR_cnt_12__ "RD_WR_cnt<12>")
              (joined
                (portRef Q (instanceRef RD_WR_cnt_12))
                (portRef I0 (instanceRef Mcount_RD_WR_cnt_lut_12___renamed_35))
                (portRef I1 (instanceRef Mcount_RD_WR_cnt_lut_9___renamed_48))
                (portRef I1 (instanceRef Mcount_RD_WR_cnt_lut_14___renamed_49))
                (portRef I3 (instanceRef RD_WR_cnt_14__PWR_6_o_LessThan_27_o_inv_inv13))
                (portRef I3 (instanceRef Mcount_RD_WR_cnt_lut_13___renamed_36))
                (portRef I2 (instanceRef Mcount_RD_WR_cnt_lut_0___renamed_37))
                (portRef I2 (instanceRef Mcount_RD_WR_cnt_lut_1___renamed_38))
                (portRef I2 (instanceRef Mcount_RD_WR_cnt_lut_2___renamed_39))
                (portRef I2 (instanceRef Mcount_RD_WR_cnt_lut_3___renamed_40))
                (portRef I2 (instanceRef Mcount_RD_WR_cnt_lut_4___renamed_41))
                (portRef I2 (instanceRef Mcount_RD_WR_cnt_lut_5___renamed_42))
                (portRef I2 (instanceRef Mcount_RD_WR_cnt_lut_6___renamed_43))
                (portRef I2 (instanceRef Mcount_RD_WR_cnt_lut_7___renamed_44))
                (portRef I2 (instanceRef Mcount_RD_WR_cnt_lut_8___renamed_45))
                (portRef I2 (instanceRef Mcount_RD_WR_cnt_lut_10___renamed_46))
                (portRef I2 (instanceRef Mcount_RD_WR_cnt_lut_11___renamed_47))
              )
            )
            (net (rename RD_WR_cnt_11__ "RD_WR_cnt<11>")
              (joined
                (portRef Q (instanceRef RD_WR_cnt_11))
                (portRef I1 (instanceRef RD_WR_cnt_14__PWR_6_o_LessThan_27_o_inv_inv11_renamed_23))
                (portRef I0 (instanceRef Mcount_RD_WR_cnt_lut_11___renamed_47))
                (portRef I3 (instanceRef Mcount_RD_WR_cnt_lut_9___renamed_48))
              )
            )
            (net (rename RD_WR_cnt_10__ "RD_WR_cnt<10>")
              (joined
                (portRef Q (instanceRef RD_WR_cnt_10))
                (portRef I0 (instanceRef RD_WR_cnt_14__PWR_6_o_LessThan_27_o_inv_inv11_renamed_23))
                (portRef I0 (instanceRef Mcount_RD_WR_cnt_lut_10___renamed_46))
                (portRef I2 (instanceRef Mcount_RD_WR_cnt_lut_9___renamed_48))
              )
            )
            (net (rename RD_WR_cnt_9__ "RD_WR_cnt<9>")
              (joined
                (portRef Q (instanceRef RD_WR_cnt_9))
                (portRef I2 (instanceRef RD_WR_cnt_14__PWR_6_o_LessThan_27_o_inv_inv13))
                (portRef I0 (instanceRef Mcount_RD_WR_cnt_lut_9___renamed_48))
                (portRef I3 (instanceRef Mcount_RD_WR_cnt_lut_14___renamed_49))
                (portRef I2 (instanceRef Mcount_RD_WR_cnt_lut_13___renamed_36))
                (portRef I1 (instanceRef Mcount_RD_WR_cnt_lut_0___renamed_37))
                (portRef I1 (instanceRef Mcount_RD_WR_cnt_lut_1___renamed_38))
                (portRef I1 (instanceRef Mcount_RD_WR_cnt_lut_2___renamed_39))
                (portRef I1 (instanceRef Mcount_RD_WR_cnt_lut_3___renamed_40))
                (portRef I1 (instanceRef Mcount_RD_WR_cnt_lut_4___renamed_41))
                (portRef I1 (instanceRef Mcount_RD_WR_cnt_lut_5___renamed_42))
                (portRef I1 (instanceRef Mcount_RD_WR_cnt_lut_6___renamed_43))
                (portRef I1 (instanceRef Mcount_RD_WR_cnt_lut_7___renamed_44))
                (portRef I1 (instanceRef Mcount_RD_WR_cnt_lut_8___renamed_45))
                (portRef I1 (instanceRef Mcount_RD_WR_cnt_lut_10___renamed_46))
                (portRef I1 (instanceRef Mcount_RD_WR_cnt_lut_11___renamed_47))
              )
            )
            (net (rename RD_WR_cnt_8__ "RD_WR_cnt<8>")
              (joined
                (portRef Q (instanceRef RD_WR_cnt_8))
                (portRef I3 (instanceRef RD_WR_cnt_14__PWR_6_o_LessThan_27_o_inv_inv12))
                (portRef I0 (instanceRef Mcount_RD_WR_cnt_lut_8___renamed_45))
              )
            )
            (net (rename RD_WR_cnt_7__ "RD_WR_cnt<7>")
              (joined
                (portRef Q (instanceRef RD_WR_cnt_7))
                (portRef I4 (instanceRef RD_WR_cnt_14__PWR_6_o_LessThan_27_o_inv_inv12))
                (portRef I0 (instanceRef Mcount_RD_WR_cnt_lut_7___renamed_44))
              )
            )
            (net (rename RD_WR_cnt_6__ "RD_WR_cnt<6>")
              (joined
                (portRef Q (instanceRef RD_WR_cnt_6))
                (portRef I5 (instanceRef RD_WR_cnt_14__PWR_6_o_LessThan_27_o_inv_inv12))
                (portRef I0 (instanceRef Mcount_RD_WR_cnt_lut_6___renamed_43))
              )
            )
            (net (rename RD_WR_cnt_5__ "RD_WR_cnt<5>")
              (joined
                (portRef Q (instanceRef RD_WR_cnt_5))
                (portRef I0 (instanceRef RD_WR_cnt_14__PWR_6_o_LessThan_27_o_inv_inv12))
                (portRef I0 (instanceRef Mcount_RD_WR_cnt_lut_5___renamed_42))
              )
            )
            (net (rename RD_WR_cnt_4__ "RD_WR_cnt<4>")
              (joined
                (portRef Q (instanceRef RD_WR_cnt_4))
                (portRef I1 (instanceRef RD_WR_cnt_14__PWR_6_o_LessThan_27_o_inv_inv12))
                (portRef I0 (instanceRef Mcount_RD_WR_cnt_lut_4___renamed_41))
              )
            )
            (net (rename RD_WR_cnt_3__ "RD_WR_cnt<3>")
              (joined
                (portRef Q (instanceRef RD_WR_cnt_3))
                (portRef I2 (instanceRef RD_WR_cnt_14__PWR_6_o_LessThan_27_o_inv_inv12))
                (portRef I0 (instanceRef Mcount_RD_WR_cnt_lut_3___renamed_40))
              )
            )
            (net (rename RD_WR_cnt_2__ "RD_WR_cnt<2>")
              (joined
                (portRef Q (instanceRef RD_WR_cnt_2))
                (portRef I0 (instanceRef Mcount_RD_WR_cnt_lut_2___renamed_39))
              )
            )
            (net (rename RD_WR_cnt_1__ "RD_WR_cnt<1>")
              (joined
                (portRef Q (instanceRef RD_WR_cnt_1))
                (portRef I0 (instanceRef Mcount_RD_WR_cnt_lut_1___renamed_38))
              )
            )
            (net (rename RD_WR_cnt_0__ "RD_WR_cnt<0>")
              (joined
                (portRef Q (instanceRef RD_WR_cnt_0))
                (portRef I0 (instanceRef Mcount_RD_WR_cnt_lut_0___renamed_37))
              )
            )
            (net (rename UartOut_7__ "UartOut<7>")
              (joined
                (portRef Q (instanceRef UartOut_7))
                (portRef D (instanceRef u0_miniUART_TxDev_TBuff_7))
              )
            )
            (net (rename UartOut_6__ "UartOut<6>")
              (joined
                (portRef Q (instanceRef UartOut_6))
                (portRef D (instanceRef u0_miniUART_TxDev_TBuff_6))
              )
            )
            (net (rename UartOut_5__ "UartOut<5>")
              (joined
                (portRef Q (instanceRef UartOut_5))
                (portRef D (instanceRef u0_miniUART_TxDev_TBuff_5))
              )
            )
            (net (rename UartOut_4__ "UartOut<4>")
              (joined
                (portRef Q (instanceRef UartOut_4))
                (portRef D (instanceRef u0_miniUART_TxDev_TBuff_4))
              )
            )
            (net (rename UartOut_3__ "UartOut<3>")
              (joined
                (portRef Q (instanceRef UartOut_3))
                (portRef D (instanceRef u0_miniUART_TxDev_TBuff_3))
              )
            )
            (net (rename UartOut_2__ "UartOut<2>")
              (joined
                (portRef Q (instanceRef UartOut_2))
                (portRef D (instanceRef u0_miniUART_TxDev_TBuff_2))
              )
            )
            (net (rename UartOut_1__ "UartOut<1>")
              (joined
                (portRef Q (instanceRef UartOut_1))
                (portRef D (instanceRef u0_miniUART_TxDev_TBuff_1))
              )
            )
            (net (rename UartOut_0__ "UartOut<0>")
              (joined
                (portRef Q (instanceRef UartOut_0))
                (portRef D (instanceRef u0_miniUART_TxDev_TBuff_0))
              )
            )
            (net code_out_state_FSM_FFd1
              (joined
                (portRef Q (instanceRef code_out_state_FSM_FFd1_renamed_17))
                (portRef I3 (instanceRef code_out_state_FSM_FFd1_In11))
                (portRef I0 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT71))
                (portRef I1 (instanceRef code_out_state_FSM_FFd2_In21))
                (portRef I1 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT41))
                (portRef I1 (instanceRef &_n0074_inv1))
                (portRef I0 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT51))
                (portRef I1 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT81))
                (portRef I1 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT31))
                (portRef I3 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT21))
                (portRef I2 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT11))
                (portRef I3 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT61))
                (portRef I0 (instanceRef &_n0053_inv1))
                (portRef I0 (instanceRef code_out_state_FSM_FFd3_In11))
                (portRef I2 (instanceRef Mmux_code_out_state_3__PWR_6_o_Mux_30_o11))
              )
            )
            (net code_out_state_FSM_FFd2
              (joined
                (portRef Q (instanceRef code_out_state_FSM_FFd2_renamed_16))
                (portRef I1 (instanceRef code_out_state_FSM_FFd1_In11))
                (portRef I1 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT71))
                (portRef I0 (instanceRef code_out_state_FSM_FFd2_In21))
                (portRef I2 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT41))
                (portRef I1 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT51))
                (portRef I0 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT81))
                (portRef I0 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT31))
                (portRef I1 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT21))
                (portRef I1 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT11))
                (portRef I1 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT61))
                (portRef I1 (instanceRef &_n0053_inv1))
                (portRef I2 (instanceRef &_n0074_inv1))
                (portRef I1 (instanceRef code_out_state_FSM_FFd3_In11))
                (portRef I1 (instanceRef Mmux_code_out_state_3__PWR_6_o_Mux_30_o11))
              )
            )
            (net code_out_state_FSM_FFd3
              (joined
                (portRef Q (instanceRef code_out_state_FSM_FFd3_renamed_15))
                (portRef I0 (instanceRef code_out_state_FSM_FFd1_In11))
                (portRef I2 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT71))
                (portRef I3 (instanceRef code_out_state_FSM_FFd2_In21))
                (portRef I0 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT41))
                (portRef I3 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT51))
                (portRef I2 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT81))
                (portRef I3 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT31))
                (portRef I0 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT21))
                (portRef I0 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT11))
                (portRef I0 (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT61))
                (portRef I2 (instanceRef &_n0053_inv1))
                (portRef I0 (instanceRef &_n0074_inv1))
                (portRef I2 (instanceRef code_out_state_FSM_FFd3_In11))
                (portRef I0 (instanceRef Mmux_code_out_state_3__PWR_6_o_Mux_30_o11))
              )
            )
            (net (rename code_out_state_3__UartOut_7__wide_mux_32_OUT_7__ "code_out_state[3]_UartOut[7]_wide_mux_32_OUT<7>")
              (joined
                (portRef D (instanceRef UartOut_7))
                (portRef O (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT81))
              )
            )
            (net (rename code_out_state_3__UartOut_7__wide_mux_32_OUT_6__ "code_out_state[3]_UartOut[7]_wide_mux_32_OUT<6>")
              (joined
                (portRef D (instanceRef UartOut_6))
                (portRef O (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT71))
              )
            )
            (net (rename code_out_state_3__UartOut_7__wide_mux_32_OUT_5__ "code_out_state[3]_UartOut[7]_wide_mux_32_OUT<5>")
              (joined
                (portRef D (instanceRef UartOut_5))
                (portRef O (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT61))
              )
            )
            (net (rename code_out_state_3__UartOut_7__wide_mux_32_OUT_4__ "code_out_state[3]_UartOut[7]_wide_mux_32_OUT<4>")
              (joined
                (portRef D (instanceRef UartOut_4))
                (portRef O (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT51))
              )
            )
            (net (rename code_out_state_3__UartOut_7__wide_mux_32_OUT_3__ "code_out_state[3]_UartOut[7]_wide_mux_32_OUT<3>")
              (joined
                (portRef D (instanceRef UartOut_3))
                (portRef O (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT41))
              )
            )
            (net (rename code_out_state_3__UartOut_7__wide_mux_32_OUT_2__ "code_out_state[3]_UartOut[7]_wide_mux_32_OUT<2>")
              (joined
                (portRef D (instanceRef UartOut_2))
                (portRef O (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT31))
              )
            )
            (net (rename code_out_state_3__UartOut_7__wide_mux_32_OUT_1__ "code_out_state[3]_UartOut[7]_wide_mux_32_OUT<1>")
              (joined
                (portRef D (instanceRef UartOut_1))
                (portRef O (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT21))
              )
            )
            (net (rename code_out_state_3__UartOut_7__wide_mux_32_OUT_0__ "code_out_state[3]_UartOut[7]_wide_mux_32_OUT<0>")
              (joined
                (portRef D (instanceRef UartOut_0))
                (portRef O (instanceRef Mmux_code_out_state_3__UartOut_7__wide_mux_32_OUT11))
              )
            )
            (net (rename code_out_state_3__PWR_6_o_Mux_30_o "code_out_state[3]_PWR_6_o_Mux_30_o")
              (joined
                (portRef D (instanceRef RD_WR_renamed_0))
                (portRef O (instanceRef Mmux_code_out_state_3__PWR_6_o_Mux_30_o11))
              )
            )
            (net rst_system_inv
              (joined
                (portRef PRE (instanceRef RD_WR_renamed_0))
                (portRef PRE (instanceRef UartOut_0))
                (portRef PRE (instanceRef UartOut_1))
                (portRef PRE (instanceRef UartOut_2))
                (portRef PRE (instanceRef UartOut_3))
                (portRef CLR (instanceRef UartOut_4))
                (portRef CLR (instanceRef UartOut_5))
                (portRef CLR (instanceRef UartOut_6))
                (portRef CLR (instanceRef UartOut_7))
                (portRef CLR (instanceRef code_out_state_FSM_FFd1_renamed_17))
                (portRef CLR (instanceRef code_out_state_FSM_FFd2_renamed_16))
                (portRef CLR (instanceRef code_out_state_FSM_FFd3_renamed_15))
                (portRef CLR (instanceRef RD_WR_cnt_0))
                (portRef CLR (instanceRef RD_WR_cnt_1))
                (portRef CLR (instanceRef RD_WR_cnt_2))
                (portRef CLR (instanceRef RD_WR_cnt_3))
                (portRef CLR (instanceRef RD_WR_cnt_4))
                (portRef CLR (instanceRef RD_WR_cnt_5))
                (portRef CLR (instanceRef RD_WR_cnt_6))
                (portRef CLR (instanceRef RD_WR_cnt_7))
                (portRef CLR (instanceRef RD_WR_cnt_8))
                (portRef CLR (instanceRef RD_WR_cnt_9))
                (portRef CLR (instanceRef RD_WR_cnt_10))
                (portRef CLR (instanceRef RD_WR_cnt_11))
                (portRef CLR (instanceRef RD_WR_cnt_12))
                (portRef CLR (instanceRef RD_WR_cnt_13))
                (portRef CLR (instanceRef RD_WR_cnt_14))
                (portRef S (instanceRef u0_miniUART_TxDev_TxD_renamed_18))
                (portRef R (instanceRef u0_miniUART_TxDev_BitCnt_0))
                (portRef R (instanceRef u0_miniUART_TxDev_BitCnt_1))
                (portRef R (instanceRef u0_miniUART_TxDev_BitCnt_2))
                (portRef R (instanceRef u0_miniUART_TxDev_BitCnt_3))
                (portRef R (instanceRef u0_miniUART_ClkDiv_ClkDiv32_renamed_19))
                (portRef R (instanceRef u0_miniUART_RxDev_BitCnt_0))
                (portRef R (instanceRef u0_miniUART_RxDev_BitCnt_1))
                (portRef R (instanceRef u0_miniUART_RxDev_BitCnt_2))
                (portRef R (instanceRef u0_miniUART_RxDev_BitCnt_3))
                (portRef R (instanceRef u0_miniUART_RxDev_DOut_0))
                (portRef R (instanceRef u0_miniUART_RxDev_DOut_1))
                (portRef R (instanceRef u0_miniUART_RxDev_DOut_2))
                (portRef R (instanceRef u0_miniUART_RxDev_DOut_3))
                (portRef R (instanceRef u0_miniUART_RxDev_DOut_4))
                (portRef R (instanceRef u0_miniUART_RxDev_DOut_5))
                (portRef R (instanceRef u0_miniUART_RxDev_DOut_6))
                (portRef R (instanceRef u0_miniUART_RxDev_DOut_7))
                (portRef R (instanceRef u0_miniUART_RxDev_ShtReg_0))
                (portRef R (instanceRef u0_miniUART_RxDev_ShtReg_1))
                (portRef R (instanceRef u0_miniUART_RxDev_ShtReg_2))
                (portRef R (instanceRef u0_miniUART_RxDev_ShtReg_3))
                (portRef R (instanceRef u0_miniUART_RxDev_ShtReg_4))
                (portRef R (instanceRef u0_miniUART_RxDev_ShtReg_5))
                (portRef R (instanceRef u0_miniUART_RxDev_ShtReg_6))
                (portRef R (instanceRef u0_miniUART_RxDev_ShtReg_7))
                (portRef R (instanceRef u0_miniUART_RxDev_SampleCnt_0))
                (portRef R (instanceRef u0_miniUART_RxDev_SampleCnt_1))
                (portRef R (instanceRef u0_miniUART_RxDev_SampleCnt_2))
                (portRef R (instanceRef u0_miniUART_RxDev_SampleCnt_3))
                (portRef R (instanceRef u0_miniUART_RxDev_Start_renamed_30))
                (portRef S (instanceRef u0_miniUART_TxDev_tmpTRegE_renamed_31))
                (portRef O (instanceRef rst_system_inv1_INV_0))
              )
            )
            (net (rename &_n0074_inv "_n0074_inv")
              (joined
                (portRef CE (instanceRef UartOut_0))
                (portRef CE (instanceRef UartOut_1))
                (portRef CE (instanceRef UartOut_2))
                (portRef CE (instanceRef UartOut_3))
                (portRef CE (instanceRef UartOut_4))
                (portRef CE (instanceRef UartOut_5))
                (portRef CE (instanceRef UartOut_6))
                (portRef CE (instanceRef UartOut_7))
                (portRef O (instanceRef &_n0074_inv1))
              )
            )
            (net (rename &_n0053_inv "_n0053_inv")
              (joined
                (portRef CE (instanceRef RD_WR_cnt_0))
                (portRef CE (instanceRef RD_WR_cnt_1))
                (portRef CE (instanceRef RD_WR_cnt_2))
                (portRef CE (instanceRef RD_WR_cnt_3))
                (portRef CE (instanceRef RD_WR_cnt_4))
                (portRef CE (instanceRef RD_WR_cnt_5))
                (portRef CE (instanceRef RD_WR_cnt_6))
                (portRef CE (instanceRef RD_WR_cnt_7))
                (portRef CE (instanceRef RD_WR_cnt_8))
                (portRef CE (instanceRef RD_WR_cnt_9))
                (portRef CE (instanceRef RD_WR_cnt_10))
                (portRef CE (instanceRef RD_WR_cnt_11))
                (portRef CE (instanceRef RD_WR_cnt_12))
                (portRef CE (instanceRef RD_WR_cnt_13))
                (portRef CE (instanceRef RD_WR_cnt_14))
                (portRef O (instanceRef &_n0053_inv1))
              )
            )
            (net (rename RD_WR_cnt_14__PWR_6_o_LessThan_27_o_inv_inv "RD_WR_cnt[14]_PWR_6_o_LessThan_27_o_inv_inv")
              (joined
                (portRef CI (instanceRef Mcount_RD_WR_cnt_cy_0___renamed_1))
                (portRef CI (instanceRef Mcount_RD_WR_cnt_xor_0__))
                (portRef I2 (instanceRef code_out_state_FSM_FFd1_In11))
                (portRef I2 (instanceRef code_out_state_FSM_FFd2_In21))
                (portRef O (instanceRef RD_WR_cnt_14__PWR_6_o_LessThan_27_o_inv_inv13))
                (portRef I3 (instanceRef &_n0074_inv1))
                (portRef I3 (instanceRef code_out_state_FSM_FFd3_In11))
                (portRef I3 (instanceRef Mmux_code_out_state_3__PWR_6_o_Mux_30_o11))
              )
            )
            (net Mcount_RD_WR_cnt
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_xor_0__))
                (portRef D (instanceRef RD_WR_cnt_0))
              )
            )
            (net (rename Mcount_RD_WR_cnt_lut_0__ "Mcount_RD_WR_cnt_lut<0>")
              (joined
                (portRef S (instanceRef Mcount_RD_WR_cnt_cy_0___renamed_1))
                (portRef LI (instanceRef Mcount_RD_WR_cnt_xor_0__))
                (portRef O (instanceRef Mcount_RD_WR_cnt_lut_0___renamed_37))
              )
            )
            (net (rename Mcount_RD_WR_cnt_cy_0__ "Mcount_RD_WR_cnt_cy<0>")
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_cy_0___renamed_1))
                (portRef CI (instanceRef Mcount_RD_WR_cnt_cy_1___renamed_2))
                (portRef CI (instanceRef Mcount_RD_WR_cnt_xor_1__))
              )
            )
            (net Mcount_RD_WR_cnt1
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_xor_1__))
                (portRef D (instanceRef RD_WR_cnt_1))
              )
            )
            (net (rename Mcount_RD_WR_cnt_lut_1__ "Mcount_RD_WR_cnt_lut<1>")
              (joined
                (portRef S (instanceRef Mcount_RD_WR_cnt_cy_1___renamed_2))
                (portRef LI (instanceRef Mcount_RD_WR_cnt_xor_1__))
                (portRef O (instanceRef Mcount_RD_WR_cnt_lut_1___renamed_38))
              )
            )
            (net (rename Mcount_RD_WR_cnt_cy_1__ "Mcount_RD_WR_cnt_cy<1>")
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_cy_1___renamed_2))
                (portRef CI (instanceRef Mcount_RD_WR_cnt_cy_2___renamed_3))
                (portRef CI (instanceRef Mcount_RD_WR_cnt_xor_2__))
              )
            )
            (net Mcount_RD_WR_cnt2
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_xor_2__))
                (portRef D (instanceRef RD_WR_cnt_2))
              )
            )
            (net (rename Mcount_RD_WR_cnt_lut_2__ "Mcount_RD_WR_cnt_lut<2>")
              (joined
                (portRef S (instanceRef Mcount_RD_WR_cnt_cy_2___renamed_3))
                (portRef LI (instanceRef Mcount_RD_WR_cnt_xor_2__))
                (portRef O (instanceRef Mcount_RD_WR_cnt_lut_2___renamed_39))
              )
            )
            (net (rename Mcount_RD_WR_cnt_cy_2__ "Mcount_RD_WR_cnt_cy<2>")
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_cy_2___renamed_3))
                (portRef CI (instanceRef Mcount_RD_WR_cnt_cy_3___renamed_4))
                (portRef CI (instanceRef Mcount_RD_WR_cnt_xor_3__))
              )
            )
            (net Mcount_RD_WR_cnt3
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_xor_3__))
                (portRef D (instanceRef RD_WR_cnt_3))
              )
            )
            (net (rename Mcount_RD_WR_cnt_lut_3__ "Mcount_RD_WR_cnt_lut<3>")
              (joined
                (portRef S (instanceRef Mcount_RD_WR_cnt_cy_3___renamed_4))
                (portRef LI (instanceRef Mcount_RD_WR_cnt_xor_3__))
                (portRef O (instanceRef Mcount_RD_WR_cnt_lut_3___renamed_40))
              )
            )
            (net (rename Mcount_RD_WR_cnt_cy_3__ "Mcount_RD_WR_cnt_cy<3>")
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_cy_3___renamed_4))
                (portRef CI (instanceRef Mcount_RD_WR_cnt_cy_4___renamed_5))
                (portRef CI (instanceRef Mcount_RD_WR_cnt_xor_4__))
              )
            )
            (net Mcount_RD_WR_cnt4
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_xor_4__))
                (portRef D (instanceRef RD_WR_cnt_4))
              )
            )
            (net (rename Mcount_RD_WR_cnt_lut_4__ "Mcount_RD_WR_cnt_lut<4>")
              (joined
                (portRef S (instanceRef Mcount_RD_WR_cnt_cy_4___renamed_5))
                (portRef LI (instanceRef Mcount_RD_WR_cnt_xor_4__))
                (portRef O (instanceRef Mcount_RD_WR_cnt_lut_4___renamed_41))
              )
            )
            (net (rename Mcount_RD_WR_cnt_cy_4__ "Mcount_RD_WR_cnt_cy<4>")
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_cy_4___renamed_5))
                (portRef CI (instanceRef Mcount_RD_WR_cnt_cy_5___renamed_6))
                (portRef CI (instanceRef Mcount_RD_WR_cnt_xor_5__))
              )
            )
            (net Mcount_RD_WR_cnt5
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_xor_5__))
                (portRef D (instanceRef RD_WR_cnt_5))
              )
            )
            (net (rename Mcount_RD_WR_cnt_lut_5__ "Mcount_RD_WR_cnt_lut<5>")
              (joined
                (portRef S (instanceRef Mcount_RD_WR_cnt_cy_5___renamed_6))
                (portRef LI (instanceRef Mcount_RD_WR_cnt_xor_5__))
                (portRef O (instanceRef Mcount_RD_WR_cnt_lut_5___renamed_42))
              )
            )
            (net (rename Mcount_RD_WR_cnt_cy_5__ "Mcount_RD_WR_cnt_cy<5>")
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_cy_5___renamed_6))
                (portRef CI (instanceRef Mcount_RD_WR_cnt_cy_6___renamed_7))
                (portRef CI (instanceRef Mcount_RD_WR_cnt_xor_6__))
              )
            )
            (net Mcount_RD_WR_cnt6
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_xor_6__))
                (portRef D (instanceRef RD_WR_cnt_6))
              )
            )
            (net (rename Mcount_RD_WR_cnt_lut_6__ "Mcount_RD_WR_cnt_lut<6>")
              (joined
                (portRef S (instanceRef Mcount_RD_WR_cnt_cy_6___renamed_7))
                (portRef LI (instanceRef Mcount_RD_WR_cnt_xor_6__))
                (portRef O (instanceRef Mcount_RD_WR_cnt_lut_6___renamed_43))
              )
            )
            (net (rename Mcount_RD_WR_cnt_cy_6__ "Mcount_RD_WR_cnt_cy<6>")
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_cy_6___renamed_7))
                (portRef CI (instanceRef Mcount_RD_WR_cnt_cy_7___renamed_8))
                (portRef CI (instanceRef Mcount_RD_WR_cnt_xor_7__))
              )
            )
            (net Mcount_RD_WR_cnt7
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_xor_7__))
                (portRef D (instanceRef RD_WR_cnt_7))
              )
            )
            (net (rename Mcount_RD_WR_cnt_lut_7__ "Mcount_RD_WR_cnt_lut<7>")
              (joined
                (portRef S (instanceRef Mcount_RD_WR_cnt_cy_7___renamed_8))
                (portRef LI (instanceRef Mcount_RD_WR_cnt_xor_7__))
                (portRef O (instanceRef Mcount_RD_WR_cnt_lut_7___renamed_44))
              )
            )
            (net (rename Mcount_RD_WR_cnt_cy_7__ "Mcount_RD_WR_cnt_cy<7>")
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_cy_7___renamed_8))
                (portRef CI (instanceRef Mcount_RD_WR_cnt_cy_8___renamed_9))
                (portRef CI (instanceRef Mcount_RD_WR_cnt_xor_8__))
              )
            )
            (net Mcount_RD_WR_cnt8
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_xor_8__))
                (portRef D (instanceRef RD_WR_cnt_8))
              )
            )
            (net (rename Mcount_RD_WR_cnt_lut_8__ "Mcount_RD_WR_cnt_lut<8>")
              (joined
                (portRef S (instanceRef Mcount_RD_WR_cnt_cy_8___renamed_9))
                (portRef LI (instanceRef Mcount_RD_WR_cnt_xor_8__))
                (portRef O (instanceRef Mcount_RD_WR_cnt_lut_8___renamed_45))
              )
            )
            (net (rename Mcount_RD_WR_cnt_cy_8__ "Mcount_RD_WR_cnt_cy<8>")
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_cy_8___renamed_9))
                (portRef CI (instanceRef Mcount_RD_WR_cnt_cy_9___renamed_10))
                (portRef CI (instanceRef Mcount_RD_WR_cnt_xor_9__))
              )
            )
            (net Mcount_RD_WR_cnt9
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_xor_9__))
                (portRef D (instanceRef RD_WR_cnt_9))
              )
            )
            (net (rename Mcount_RD_WR_cnt_lut_9__ "Mcount_RD_WR_cnt_lut<9>")
              (joined
                (portRef S (instanceRef Mcount_RD_WR_cnt_cy_9___renamed_10))
                (portRef LI (instanceRef Mcount_RD_WR_cnt_xor_9__))
                (portRef O (instanceRef Mcount_RD_WR_cnt_lut_9___renamed_48))
              )
            )
            (net (rename Mcount_RD_WR_cnt_cy_9__ "Mcount_RD_WR_cnt_cy<9>")
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_cy_9___renamed_10))
                (portRef CI (instanceRef Mcount_RD_WR_cnt_cy_10___renamed_11))
                (portRef CI (instanceRef Mcount_RD_WR_cnt_xor_10__))
              )
            )
            (net Mcount_RD_WR_cnt10
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_xor_10__))
                (portRef D (instanceRef RD_WR_cnt_10))
              )
            )
            (net (rename Mcount_RD_WR_cnt_lut_10__ "Mcount_RD_WR_cnt_lut<10>")
              (joined
                (portRef S (instanceRef Mcount_RD_WR_cnt_cy_10___renamed_11))
                (portRef LI (instanceRef Mcount_RD_WR_cnt_xor_10__))
                (portRef O (instanceRef Mcount_RD_WR_cnt_lut_10___renamed_46))
              )
            )
            (net (rename Mcount_RD_WR_cnt_cy_10__ "Mcount_RD_WR_cnt_cy<10>")
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_cy_10___renamed_11))
                (portRef CI (instanceRef Mcount_RD_WR_cnt_cy_11___renamed_12))
                (portRef CI (instanceRef Mcount_RD_WR_cnt_xor_11__))
              )
            )
            (net Mcount_RD_WR_cnt11
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_xor_11__))
                (portRef D (instanceRef RD_WR_cnt_11))
              )
            )
            (net (rename Mcount_RD_WR_cnt_lut_11__ "Mcount_RD_WR_cnt_lut<11>")
              (joined
                (portRef S (instanceRef Mcount_RD_WR_cnt_cy_11___renamed_12))
                (portRef LI (instanceRef Mcount_RD_WR_cnt_xor_11__))
                (portRef O (instanceRef Mcount_RD_WR_cnt_lut_11___renamed_47))
              )
            )
            (net (rename Mcount_RD_WR_cnt_cy_11__ "Mcount_RD_WR_cnt_cy<11>")
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_cy_11___renamed_12))
                (portRef CI (instanceRef Mcount_RD_WR_cnt_cy_12___renamed_13))
                (portRef CI (instanceRef Mcount_RD_WR_cnt_xor_12__))
              )
            )
            (net Mcount_RD_WR_cnt12
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_xor_12__))
                (portRef D (instanceRef RD_WR_cnt_12))
              )
            )
            (net (rename Mcount_RD_WR_cnt_lut_12__ "Mcount_RD_WR_cnt_lut<12>")
              (joined
                (portRef S (instanceRef Mcount_RD_WR_cnt_cy_12___renamed_13))
                (portRef LI (instanceRef Mcount_RD_WR_cnt_xor_12__))
                (portRef O (instanceRef Mcount_RD_WR_cnt_lut_12___renamed_35))
              )
            )
            (net (rename Mcount_RD_WR_cnt_cy_12__ "Mcount_RD_WR_cnt_cy<12>")
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_cy_12___renamed_13))
                (portRef CI (instanceRef Mcount_RD_WR_cnt_cy_13___renamed_14))
                (portRef CI (instanceRef Mcount_RD_WR_cnt_xor_13__))
              )
            )
            (net Mcount_RD_WR_cnt13
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_xor_13__))
                (portRef D (instanceRef RD_WR_cnt_13))
              )
            )
            (net (rename Mcount_RD_WR_cnt_lut_13__ "Mcount_RD_WR_cnt_lut<13>")
              (joined
                (portRef S (instanceRef Mcount_RD_WR_cnt_cy_13___renamed_14))
                (portRef LI (instanceRef Mcount_RD_WR_cnt_xor_13__))
                (portRef O (instanceRef Mcount_RD_WR_cnt_lut_13___renamed_36))
              )
            )
            (net (rename Mcount_RD_WR_cnt_cy_13__ "Mcount_RD_WR_cnt_cy<13>")
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_cy_13___renamed_14))
                (portRef CI (instanceRef Mcount_RD_WR_cnt_xor_14__))
              )
            )
            (net Mcount_RD_WR_cnt14
              (joined
                (portRef O (instanceRef Mcount_RD_WR_cnt_xor_14__))
                (portRef D (instanceRef RD_WR_cnt_14))
              )
            )
            (net (rename Mcount_RD_WR_cnt_lut_14__ "Mcount_RD_WR_cnt_lut<14>")
              (joined
                (portRef LI (instanceRef Mcount_RD_WR_cnt_xor_14__))
                (portRef O (instanceRef Mcount_RD_WR_cnt_lut_14___renamed_49))
              )
            )
            (net (rename code_out_state_FSM_FFd3_In "code_out_state_FSM_FFd3-In")
              (joined
                (portRef D (instanceRef code_out_state_FSM_FFd3_renamed_15))
                (portRef O (instanceRef code_out_state_FSM_FFd3_In11))
              )
            )
            (net (rename code_out_state_FSM_FFd2_In "code_out_state_FSM_FFd2-In")
              (joined
                (portRef D (instanceRef code_out_state_FSM_FFd2_renamed_16))
                (portRef O (instanceRef code_out_state_FSM_FFd2_In21))
              )
            )
            (net (rename code_out_state_FSM_FFd1_In "code_out_state_FSM_FFd1-In")
              (joined
                (portRef D (instanceRef code_out_state_FSM_FFd1_renamed_17))
                (portRef O (instanceRef code_out_state_FSM_FFd1_In11))
              )
            )
            (net (rename u0_miniUART_ClkDiv_tmpEnTX "u0_miniUART/ClkDiv/tmpEnTX")
              (joined
                (portRef Q (instanceRef u0_miniUART_ClkDiv_tmpEnTX_renamed_20))
                (portRef I0 (instanceRef u0_miniUART_TxDev__n0142_inv1))
                (portRef I3 (instanceRef u0_miniUART_TxDev_tmpTBufE_rstpot_renamed_50))
                (portRef I3 (instanceRef u0_miniUART_TxDev_tmpTRegE_rstpot_renamed_51))
                (portRef I2 (instanceRef u0_miniUART_TxDev__n0117_inv1))
              )
            )
            (net (rename u0_miniUART_ClkDiv_tmpEnRX "u0_miniUART/ClkDiv/tmpEnRX")
              (joined
                (portRef Q (instanceRef u0_miniUART_ClkDiv_tmpEnRX_renamed_21))
                (portRef I5 (instanceRef u0_miniUART_ClkDiv__n0058_2_1))
                (portRef I1 (instanceRef u0_miniUART_ClkDiv__n0058_1_111))
                (portRef I4 (instanceRef u0_miniUART_ClkDiv__n0058_1_1))
                (portRef I1 (instanceRef u0_miniUART_ClkDiv__n0058_0_11))
                (portRef I2 (instanceRef u0_miniUART_ClkDiv__n0058_3___renamed_24))
                (portRef I2 (instanceRef u0_miniUART_ClkDiv__n0058_4_1_renamed_25))
                (portRef I0 (instanceRef u0_miniUART_RxDev__n0226_inv_renamed_27))
                (portRef I0 (instanceRef u0_miniUART_RxDev_Start_glue_set_F))
                (portRef I5 (instanceRef u0_miniUART_RxDev__n021711))
                (portRef I4 (instanceRef u0_miniUART_RxDev__n0237_inv2))
              )
            )
            (net (rename u0_miniUART_TxDev_tmpTBufE "u0_miniUART/TxDev/tmpTBufE")
              (joined
                (portRef Q (instanceRef u0_miniUART_TxDev_tmpTBufE_renamed_34))
                (portRef I1 (instanceRef u0_miniUART_TxDev_tmpTBufE_rstpot_renamed_50))
                (portRef I2 (instanceRef u0_miniUART_TxDev_tmpTRegE_rstpot_renamed_51))
                (portRef I1 (instanceRef u0_miniUART_TxDev__n0117_inv1))
              )
            )
            (net (rename u0_miniUART_TxDev__n0142_inv "u0_miniUART/TxDev/_n0142_inv")
              (joined
                (portRef CE (instanceRef u0_miniUART_TxDev_BitCnt_0))
                (portRef CE (instanceRef u0_miniUART_TxDev_BitCnt_1))
                (portRef CE (instanceRef u0_miniUART_TxDev_BitCnt_2))
                (portRef CE (instanceRef u0_miniUART_TxDev_BitCnt_3))
                (portRef CE (instanceRef u0_miniUART_TxDev_TxD_renamed_18))
                (portRef O (instanceRef u0_miniUART_TxDev__n0142_inv1))
              )
            )
            (net (rename u0_miniUART_TxDev__n0117_inv "u0_miniUART/TxDev/_n0117_inv")
              (joined
                (portRef CE (instanceRef u0_miniUART_TxDev_TReg_0))
                (portRef CE (instanceRef u0_miniUART_TxDev_TReg_1))
                (portRef CE (instanceRef u0_miniUART_TxDev_TReg_2))
                (portRef CE (instanceRef u0_miniUART_TxDev_TReg_3))
                (portRef CE (instanceRef u0_miniUART_TxDev_TReg_4))
                (portRef CE (instanceRef u0_miniUART_TxDev_TReg_5))
                (portRef CE (instanceRef u0_miniUART_TxDev_TReg_6))
                (portRef CE (instanceRef u0_miniUART_TxDev_TReg_7))
                (portRef O (instanceRef u0_miniUART_TxDev__n0117_inv1))
              )
            )
            (net (rename u0_miniUART_TxDev__n0088 "u0_miniUART/TxDev/_n0088")
              (joined
                (portRef O (instanceRef u0_miniUART_TxDev__n0088_3_1))
                (portRef I1 (instanceRef u0_miniUART_TxDev_mux611))
                (portRef I1 (instanceRef u0_miniUART_TxDev_mux511))
                (portRef I1 (instanceRef u0_miniUART_TxDev_mux411))
                (portRef I1 (instanceRef u0_miniUART_TxDev_mux311))
                (portRef I1 (instanceRef u0_miniUART_TxDev_mux211))
                (portRef I1 (instanceRef u0_miniUART_TxDev_mux1112))
                (portRef I1 (instanceRef u0_miniUART_TxDev_mux161))
                (portRef I5 (instanceRef u0_miniUART_TxDev__n0117_inv1))
              )
            )
            (net (rename u0_miniUART_TxDev_BitCnt_3__TxD_Mux_2_o "u0_miniUART/TxDev/BitCnt[3]_TxD_Mux_2_o")
              (joined
                (portRef D (instanceRef u0_miniUART_TxDev_TxD_renamed_18))
                (portRef O (instanceRef u0_miniUART_TxDev_Mmux_BitCnt_3__TxD_Mux_2_o11))
              )
            )
            (net (rename u0_miniUART_TxDev_BitCnt_3__BitCnt_3__wide_mux_3_OUT_0__ "u0_miniUART/TxDev/BitCnt[3]_BitCnt[3]_wide_mux_3_OUT<0>")
              (joined
                (portRef D (instanceRef u0_miniUART_TxDev_BitCnt_0))
                (portRef O (instanceRef u0_miniUART_TxDev_Mmux_BitCnt_3__BitCnt_3__wide_mux_3_OUT11_INV_0))
              )
            )
            (net (rename u0_miniUART_TxDev_BitCnt_3__BitCnt_3__wide_mux_3_OUT_1__ "u0_miniUART/TxDev/BitCnt[3]_BitCnt[3]_wide_mux_3_OUT<1>")
              (joined
                (portRef D (instanceRef u0_miniUART_TxDev_BitCnt_1))
                (portRef O (instanceRef u0_miniUART_TxDev_Mmux_BitCnt_3__BitCnt_3__wide_mux_3_OUT21))
              )
            )
            (net (rename u0_miniUART_TxDev_BitCnt_3__BitCnt_3__wide_mux_3_OUT_2__ "u0_miniUART/TxDev/BitCnt[3]_BitCnt[3]_wide_mux_3_OUT<2>")
              (joined
                (portRef D (instanceRef u0_miniUART_TxDev_BitCnt_2))
                (portRef O (instanceRef u0_miniUART_TxDev_Mmux_BitCnt_3__BitCnt_3__wide_mux_3_OUT31))
              )
            )
            (net (rename u0_miniUART_TxDev_BitCnt_3__BitCnt_3__wide_mux_3_OUT_3__ "u0_miniUART/TxDev/BitCnt[3]_BitCnt[3]_wide_mux_3_OUT<3>")
              (joined
                (portRef D (instanceRef u0_miniUART_TxDev_BitCnt_3))
                (portRef O (instanceRef u0_miniUART_TxDev_Mmux_BitCnt_3__BitCnt_3__wide_mux_3_OUT41))
              )
            )
            (net (rename u0_miniUART_TxDev_TReg_7__BitCnt_3__mux_7_OUT_0__ "u0_miniUART/TxDev/TReg[7]_BitCnt[3]_mux_7_OUT<0>")
              (joined
                (portRef D (instanceRef u0_miniUART_TxDev_TReg_0))
                (portRef O (instanceRef u0_miniUART_TxDev_mux161))
              )
            )
            (net (rename u0_miniUART_TxDev_TReg_7__BitCnt_3__mux_7_OUT_1__ "u0_miniUART/TxDev/TReg[7]_BitCnt[3]_mux_7_OUT<1>")
              (joined
                (portRef D (instanceRef u0_miniUART_TxDev_TReg_1))
                (portRef O (instanceRef u0_miniUART_TxDev_mux1112))
              )
            )
            (net (rename u0_miniUART_TxDev_TReg_7__BitCnt_3__mux_7_OUT_2__ "u0_miniUART/TxDev/TReg[7]_BitCnt[3]_mux_7_OUT<2>")
              (joined
                (portRef D (instanceRef u0_miniUART_TxDev_TReg_2))
                (portRef O (instanceRef u0_miniUART_TxDev_mux211))
              )
            )
            (net (rename u0_miniUART_TxDev_TReg_7__BitCnt_3__mux_7_OUT_3__ "u0_miniUART/TxDev/TReg[7]_BitCnt[3]_mux_7_OUT<3>")
              (joined
                (portRef D (instanceRef u0_miniUART_TxDev_TReg_3))
                (portRef O (instanceRef u0_miniUART_TxDev_mux311))
              )
            )
            (net (rename u0_miniUART_TxDev_TReg_7__BitCnt_3__mux_7_OUT_4__ "u0_miniUART/TxDev/TReg[7]_BitCnt[3]_mux_7_OUT<4>")
              (joined
                (portRef D (instanceRef u0_miniUART_TxDev_TReg_4))
                (portRef O (instanceRef u0_miniUART_TxDev_mux411))
              )
            )
            (net (rename u0_miniUART_TxDev_TReg_7__BitCnt_3__mux_7_OUT_5__ "u0_miniUART/TxDev/TReg[7]_BitCnt[3]_mux_7_OUT<5>")
              (joined
                (portRef D (instanceRef u0_miniUART_TxDev_TReg_5))
                (portRef O (instanceRef u0_miniUART_TxDev_mux511))
              )
            )
            (net (rename u0_miniUART_TxDev_TReg_7__BitCnt_3__mux_7_OUT_6__ "u0_miniUART/TxDev/TReg[7]_BitCnt[3]_mux_7_OUT<6>")
              (joined
                (portRef D (instanceRef u0_miniUART_TxDev_TReg_6))
                (portRef O (instanceRef u0_miniUART_TxDev_mux611))
              )
            )
            (net (rename u0_miniUART_TxDev_TReg_7__BitCnt_3__mux_7_OUT_7__ "u0_miniUART/TxDev/TReg[7]_BitCnt[3]_mux_7_OUT<7>")
              (joined
                (portRef D (instanceRef u0_miniUART_TxDev_TReg_7))
                (portRef O (instanceRef u0_miniUART_TxDev_mux711))
              )
            )
            (net (rename u0_miniUART_TxDev__n0094 "u0_miniUART/TxDev/_n0094")
              (joined
                (portRef CE (instanceRef u0_miniUART_TxDev_TBuff_0))
                (portRef CE (instanceRef u0_miniUART_TxDev_TBuff_1))
                (portRef CE (instanceRef u0_miniUART_TxDev_TBuff_2))
                (portRef CE (instanceRef u0_miniUART_TxDev_TBuff_3))
                (portRef CE (instanceRef u0_miniUART_TxDev_TBuff_4))
                (portRef CE (instanceRef u0_miniUART_TxDev_TBuff_5))
                (portRef CE (instanceRef u0_miniUART_TxDev_TBuff_6))
                (portRef CE (instanceRef u0_miniUART_TxDev_TBuff_7))
                (portRef O (instanceRef u0_miniUART_TxDev__n00941))
              )
            )
            (net (rename u0_miniUART_TxDev_tmpTRegE "u0_miniUART/TxDev/tmpTRegE")
              (joined
                (portRef I2 (instanceRef u0_miniUART_TxDev__n0142_inv1))
                (portRef Q (instanceRef u0_miniUART_TxDev_tmpTRegE_renamed_31))
                (portRef I2 (instanceRef u0_miniUART_TxDev_tmpTBufE_rstpot_renamed_50))
                (portRef I0 (instanceRef u0_miniUART_TxDev_tmpTRegE_rstpot_renamed_51))
                (portRef I2 (instanceRef u0_miniUART_TxDev_mux611))
                (portRef I2 (instanceRef u0_miniUART_TxDev_mux511))
                (portRef I2 (instanceRef u0_miniUART_TxDev_mux411))
                (portRef I2 (instanceRef u0_miniUART_TxDev_mux311))
                (portRef I2 (instanceRef u0_miniUART_TxDev_mux211))
                (portRef I2 (instanceRef u0_miniUART_TxDev_mux1112))
                (portRef I2 (instanceRef u0_miniUART_TxDev_mux161))
                (portRef I0 (instanceRef u0_miniUART_TxDev_mux711))
                (portRef I4 (instanceRef u0_miniUART_TxDev__n0117_inv1))
              )
            )
            (net (rename u0_miniUART_TxDev_BitCnt_0__ "u0_miniUART/TxDev/BitCnt<0>")
              (joined
                (portRef Q (instanceRef u0_miniUART_TxDev_BitCnt_0))
                (portRef I3 (instanceRef u0_miniUART_TxDev__n0088_3_1))
                (portRef I3 (instanceRef u0_miniUART_TxDev_Mmux_BitCnt_3__BitCnt_3__wide_mux_3_OUT31))
                (portRef I1 (instanceRef u0_miniUART_TxDev_Mmux_BitCnt_3__TxD_Mux_2_o11))
                (portRef I0 (instanceRef u0_miniUART_TxDev_Mmux_BitCnt_3__BitCnt_3__wide_mux_3_OUT41))
                (portRef I0 (instanceRef u0_miniUART_TxDev_Mmux_BitCnt_3__BitCnt_3__wide_mux_3_OUT21))
                (portRef I2 (instanceRef u0_miniUART_TxDev_tmpTRegE_rstpot_SW0))
                (portRef I4 (instanceRef u0_miniUART_TxDev_mux711))
                (portRef I (instanceRef u0_miniUART_TxDev_Mmux_BitCnt_3__BitCnt_3__wide_mux_3_OUT11_INV_0))
              )
            )
            (net (rename u0_miniUART_TxDev_BitCnt_1__ "u0_miniUART/TxDev/BitCnt<1>")
              (joined
                (portRef Q (instanceRef u0_miniUART_TxDev_BitCnt_1))
                (portRef I2 (instanceRef u0_miniUART_TxDev__n0088_3_1))
                (portRef I2 (instanceRef u0_miniUART_TxDev_Mmux_BitCnt_3__BitCnt_3__wide_mux_3_OUT31))
                (portRef I4 (instanceRef u0_miniUART_TxDev__n0142_inv1))
                (portRef I2 (instanceRef u0_miniUART_TxDev_Mmux_BitCnt_3__TxD_Mux_2_o11))
                (portRef I3 (instanceRef u0_miniUART_TxDev_Mmux_BitCnt_3__BitCnt_3__wide_mux_3_OUT41))
                (portRef I1 (instanceRef u0_miniUART_TxDev_Mmux_BitCnt_3__BitCnt_3__wide_mux_3_OUT21))
                (portRef I1 (instanceRef u0_miniUART_TxDev_tmpTRegE_rstpot_SW0))
                (portRef I2 (instanceRef u0_miniUART_TxDev_mux711))
              )
            )
            (net (rename u0_miniUART_TxDev_BitCnt_2__ "u0_miniUART/TxDev/BitCnt<2>")
              (joined
                (portRef Q (instanceRef u0_miniUART_TxDev_BitCnt_2))
                (portRef I1 (instanceRef u0_miniUART_TxDev__n0088_3_1))
                (portRef I0 (instanceRef u0_miniUART_TxDev_Mmux_BitCnt_3__BitCnt_3__wide_mux_3_OUT31))
                (portRef I3 (instanceRef u0_miniUART_TxDev__n0142_inv1))
                (portRef I3 (instanceRef u0_miniUART_TxDev_Mmux_BitCnt_3__TxD_Mux_2_o11))
                (portRef I2 (instanceRef u0_miniUART_TxDev_Mmux_BitCnt_3__BitCnt_3__wide_mux_3_OUT41))
                (portRef I0 (instanceRef u0_miniUART_TxDev_tmpTRegE_rstpot_SW0))
                (portRef I3 (instanceRef u0_miniUART_TxDev_mux711))
              )
            )
            (net (rename u0_miniUART_TxDev_BitCnt_3__ "u0_miniUART/TxDev/BitCnt<3>")
              (joined
                (portRef Q (instanceRef u0_miniUART_TxDev_BitCnt_3))
                (portRef I0 (instanceRef u0_miniUART_TxDev__n0088_3_1))
                (portRef I1 (instanceRef u0_miniUART_TxDev_Mmux_BitCnt_3__BitCnt_3__wide_mux_3_OUT31))
                (portRef I5 (instanceRef u0_miniUART_TxDev__n0142_inv1))
                (portRef I4 (instanceRef u0_miniUART_TxDev_Mmux_BitCnt_3__TxD_Mux_2_o11))
                (portRef I1 (instanceRef u0_miniUART_TxDev_Mmux_BitCnt_3__BitCnt_3__wide_mux_3_OUT41))
                (portRef I2 (instanceRef u0_miniUART_TxDev_Mmux_BitCnt_3__BitCnt_3__wide_mux_3_OUT21))
                (portRef I4 (instanceRef u0_miniUART_TxDev_tmpTRegE_rstpot_renamed_51))
                (portRef I1 (instanceRef u0_miniUART_TxDev_mux711))
              )
            )
            (net (rename u0_miniUART_TxDev_TReg_1__ "u0_miniUART/TxDev/TReg<1>")
              (joined
                (portRef Q (instanceRef u0_miniUART_TxDev_TReg_1))
                (portRef I3 (instanceRef u0_miniUART_TxDev_mux161))
              )
            )
            (net (rename u0_miniUART_TxDev_TReg_2__ "u0_miniUART/TxDev/TReg<2>")
              (joined
                (portRef Q (instanceRef u0_miniUART_TxDev_TReg_2))
                (portRef I3 (instanceRef u0_miniUART_TxDev_mux1112))
              )
            )
            (net (rename u0_miniUART_TxDev_TReg_3__ "u0_miniUART/TxDev/TReg<3>")
              (joined
                (portRef Q (instanceRef u0_miniUART_TxDev_TReg_3))
                (portRef I3 (instanceRef u0_miniUART_TxDev_mux211))
              )
            )
            (net (rename u0_miniUART_TxDev_TReg_4__ "u0_miniUART/TxDev/TReg<4>")
              (joined
                (portRef Q (instanceRef u0_miniUART_TxDev_TReg_4))
                (portRef I3 (instanceRef u0_miniUART_TxDev_mux311))
              )
            )
            (net (rename u0_miniUART_TxDev_TReg_5__ "u0_miniUART/TxDev/TReg<5>")
              (joined
                (portRef Q (instanceRef u0_miniUART_TxDev_TReg_5))
                (portRef I3 (instanceRef u0_miniUART_TxDev_mux411))
              )
            )
            (net (rename u0_miniUART_TxDev_TReg_6__ "u0_miniUART/TxDev/TReg<6>")
              (joined
                (portRef Q (instanceRef u0_miniUART_TxDev_TReg_6))
                (portRef I3 (instanceRef u0_miniUART_TxDev_mux511))
              )
            )
            (net (rename u0_miniUART_TxDev_TReg_7__ "u0_miniUART/TxDev/TReg<7>")
              (joined
                (portRef Q (instanceRef u0_miniUART_TxDev_TReg_7))
                (portRef I3 (instanceRef u0_miniUART_TxDev_mux611))
              )
            )
            (net (rename u0_miniUART_TxDev_TReg_0__ "u0_miniUART/TxDev/TReg<0>")
              (joined
                (portRef Q (instanceRef u0_miniUART_TxDev_TReg_0))
                (portRef I0 (instanceRef u0_miniUART_TxDev_Mmux_BitCnt_3__TxD_Mux_2_o11))
              )
            )
            (net (rename u0_miniUART_TxDev_TBuff_0__ "u0_miniUART/TxDev/TBuff<0>")
              (joined
                (portRef Q (instanceRef u0_miniUART_TxDev_TBuff_0))
                (portRef I0 (instanceRef u0_miniUART_TxDev_mux161))
              )
            )
            (net (rename u0_miniUART_TxDev_TBuff_1__ "u0_miniUART/TxDev/TBuff<1>")
              (joined
                (portRef Q (instanceRef u0_miniUART_TxDev_TBuff_1))
                (portRef I0 (instanceRef u0_miniUART_TxDev_mux1112))
              )
            )
            (net (rename u0_miniUART_TxDev_TBuff_2__ "u0_miniUART/TxDev/TBuff<2>")
              (joined
                (portRef Q (instanceRef u0_miniUART_TxDev_TBuff_2))
                (portRef I0 (instanceRef u0_miniUART_TxDev_mux211))
              )
            )
            (net (rename u0_miniUART_TxDev_TBuff_3__ "u0_miniUART/TxDev/TBuff<3>")
              (joined
                (portRef Q (instanceRef u0_miniUART_TxDev_TBuff_3))
                (portRef I0 (instanceRef u0_miniUART_TxDev_mux311))
              )
            )
            (net (rename u0_miniUART_TxDev_TBuff_4__ "u0_miniUART/TxDev/TBuff<4>")
              (joined
                (portRef Q (instanceRef u0_miniUART_TxDev_TBuff_4))
                (portRef I0 (instanceRef u0_miniUART_TxDev_mux411))
              )
            )
            (net (rename u0_miniUART_TxDev_TBuff_5__ "u0_miniUART/TxDev/TBuff<5>")
              (joined
                (portRef Q (instanceRef u0_miniUART_TxDev_TBuff_5))
                (portRef I0 (instanceRef u0_miniUART_TxDev_mux511))
              )
            )
            (net (rename u0_miniUART_TxDev_TBuff_6__ "u0_miniUART/TxDev/TBuff<6>")
              (joined
                (portRef Q (instanceRef u0_miniUART_TxDev_TBuff_6))
                (portRef I0 (instanceRef u0_miniUART_TxDev_mux611))
              )
            )
            (net (rename u0_miniUART_TxDev_TBuff_7__ "u0_miniUART/TxDev/TBuff<7>")
              (joined
                (portRef Q (instanceRef u0_miniUART_TxDev_TBuff_7))
                (portRef I5 (instanceRef u0_miniUART_TxDev_mux711))
              )
            )
            (net (rename u0_miniUART_ClkDiv__n0058_1_11 "u0_miniUART/ClkDiv/_n0058<1>11")
              (joined
                (portRef I2 (instanceRef u0_miniUART_ClkDiv__n0058_2_1))
                (portRef O (instanceRef u0_miniUART_ClkDiv__n0058_1_111))
                (portRef I5 (instanceRef u0_miniUART_ClkDiv__n0058_1_1))
              )
            )
            (net (rename u0_miniUART_ClkDiv_Mcount_DivClk32_Cnt32_val1 "u0_miniUART/ClkDiv/Mcount_DivClk32.Cnt32_val1")
              (joined
                (portRef D (instanceRef u0_miniUART_ClkDiv_ClkDiv32_renamed_19))
                (portRef O (instanceRef u0_miniUART_ClkDiv_Mcount_DivClk32_Cnt32_val11))
              )
            )
            (net (rename u0_miniUART_ClkDiv__n0058_0_1 "u0_miniUART/ClkDiv/_n0058<0>1")
              (joined
                (portRef I0 (instanceRef u0_miniUART_ClkDiv__n0070_4_1))
                (portRef I0 (instanceRef u0_miniUART_ClkDiv__n0058_0_2))
                (portRef O (instanceRef u0_miniUART_ClkDiv__n0058_0_11))
              )
            )
            (net (rename u0_miniUART_ClkDiv_Result_4__ "u0_miniUART/ClkDiv/Result<4>")
              (joined
                (portRef D (instanceRef u0_miniUART_ClkDiv_DivClk32_Cnt32_4))
                (portRef O (instanceRef u0_miniUART_ClkDiv_Result_4_1))
              )
            )
            (net (rename u0_miniUART_ClkDiv_Result_3__ "u0_miniUART/ClkDiv/Result<3>")
              (joined
                (portRef D (instanceRef u0_miniUART_ClkDiv_DivClk32_Cnt32_3))
                (portRef O (instanceRef u0_miniUART_ClkDiv_Result_3_1))
              )
            )
            (net (rename u0_miniUART_ClkDiv_Result_2__ "u0_miniUART/ClkDiv/Result<2>")
              (joined
                (portRef D (instanceRef u0_miniUART_ClkDiv_DivClk32_Cnt32_2))
                (portRef O (instanceRef u0_miniUART_ClkDiv_Result_2_1))
              )
            )
            (net (rename u0_miniUART_ClkDiv_Result_1__ "u0_miniUART/ClkDiv/Result<1>")
              (joined
                (portRef D (instanceRef u0_miniUART_ClkDiv_DivClk32_Cnt32_1))
                (portRef O (instanceRef u0_miniUART_ClkDiv_Result_1_1))
              )
            )
            (net (rename u0_miniUART_ClkDiv_Result_0__ "u0_miniUART/ClkDiv/Result<0>")
              (joined
                (portRef D (instanceRef u0_miniUART_ClkDiv_DivClk32_Cnt32_0))
                (portRef O (instanceRef u0_miniUART_ClkDiv_Mcount_DivClk32_Cnt32_xor_0_11_INV_0))
              )
            )
            (net (rename u0_miniUART_ClkDiv_Mcount_DivClk32_Cnt32_val "u0_miniUART/ClkDiv/Mcount_DivClk32.Cnt32_val")
              (joined
                (portRef R (instanceRef u0_miniUART_ClkDiv_DivClk32_Cnt32_0))
                (portRef R (instanceRef u0_miniUART_ClkDiv_DivClk32_Cnt32_4))
                (portRef R (instanceRef u0_miniUART_ClkDiv_DivClk32_Cnt32_3))
                (portRef R (instanceRef u0_miniUART_ClkDiv_DivClk32_Cnt32_2))
                (portRef R (instanceRef u0_miniUART_ClkDiv_DivClk32_Cnt32_1))
                (portRef O (instanceRef u0_miniUART_ClkDiv_Mcount_DivClk32_Cnt32_val2))
              )
            )
            (net (rename u0_miniUART_ClkDiv__n0070 "u0_miniUART/ClkDiv/_n0070")
              (joined
                (portRef D (instanceRef u0_miniUART_ClkDiv_tmpEnTX_renamed_20))
                (portRef O (instanceRef u0_miniUART_ClkDiv__n0070_4_1))
              )
            )
            (net (rename u0_miniUART_ClkDiv__n0058_0__ "u0_miniUART/ClkDiv/_n0058<0>")
              (joined
                (portRef D (instanceRef u0_miniUART_ClkDiv_DivClk16_Cnt16_0))
                (portRef O (instanceRef u0_miniUART_ClkDiv__n0058_0_2))
              )
            )
            (net (rename u0_miniUART_ClkDiv__n0058_1__ "u0_miniUART/ClkDiv/_n0058<1>")
              (joined
                (portRef D (instanceRef u0_miniUART_ClkDiv_DivClk16_Cnt16_1))
                (portRef O (instanceRef u0_miniUART_ClkDiv__n0058_1_1))
              )
            )
            (net (rename u0_miniUART_ClkDiv__n0058_2__ "u0_miniUART/ClkDiv/_n0058<2>")
              (joined
                (portRef D (instanceRef u0_miniUART_ClkDiv_DivClk16_Cnt16_2))
                (portRef O (instanceRef u0_miniUART_ClkDiv__n0058_2_1))
              )
            )
            (net (rename u0_miniUART_ClkDiv__n0058_3__ "u0_miniUART/ClkDiv/_n0058<3>")
              (joined
                (portRef D (instanceRef u0_miniUART_ClkDiv_DivClk16_Cnt16_3))
                (portRef O (instanceRef u0_miniUART_ClkDiv__n0058_3___renamed_24))
              )
            )
            (net (rename u0_miniUART_ClkDiv__n0058_4__ "u0_miniUART/ClkDiv/_n0058<4>")
              (joined
                (portRef D (instanceRef u0_miniUART_ClkDiv_DivClk16_Cnt16_4))
                (portRef O (instanceRef u0_miniUART_ClkDiv__n0058_4_2))
              )
            )
            (net (rename u0_miniUART_ClkDiv_PWR_19_o_DivClk10_Cnt10_3__equal_9_o "u0_miniUART/ClkDiv/PWR_19_o_DivClk10.Cnt10[3]_equal_9_o")
              (joined
                (portRef D (instanceRef u0_miniUART_ClkDiv_tmpEnRX_renamed_21))
                (portRef R (instanceRef u0_miniUART_ClkDiv_DivClk10_Cnt10_0))
                (portRef R (instanceRef u0_miniUART_ClkDiv_DivClk10_Cnt10_1))
                (portRef R (instanceRef u0_miniUART_ClkDiv_DivClk10_Cnt10_2))
                (portRef R (instanceRef u0_miniUART_ClkDiv_DivClk10_Cnt10_3))
                (portRef O (instanceRef u0_miniUART_ClkDiv_PWR_19_o_DivClk10_Cnt10_3__equal_9_o_3_1))
              )
            )
            (net (rename u0_miniUART_ClkDiv_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT_0__ "u0_miniUART/ClkDiv/DivClk10.Cnt10[3]_GND_18_o_mux_7_OUT<0>")
              (joined
                (portRef D (instanceRef u0_miniUART_ClkDiv_DivClk10_Cnt10_0))
                (portRef O (instanceRef u0_miniUART_ClkDiv_Mmux_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT11))
              )
            )
            (net (rename u0_miniUART_ClkDiv_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT_1__ "u0_miniUART/ClkDiv/DivClk10.Cnt10[3]_GND_18_o_mux_7_OUT<1>")
              (joined
                (portRef D (instanceRef u0_miniUART_ClkDiv_DivClk10_Cnt10_1))
                (portRef O (instanceRef u0_miniUART_ClkDiv_Mmux_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT21))
              )
            )
            (net (rename u0_miniUART_ClkDiv_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT_2__ "u0_miniUART/ClkDiv/DivClk10.Cnt10[3]_GND_18_o_mux_7_OUT<2>")
              (joined
                (portRef D (instanceRef u0_miniUART_ClkDiv_DivClk10_Cnt10_2))
                (portRef O (instanceRef u0_miniUART_ClkDiv_Mmux_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT31))
              )
            )
            (net (rename u0_miniUART_ClkDiv_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT_3__ "u0_miniUART/ClkDiv/DivClk10.Cnt10[3]_GND_18_o_mux_7_OUT<3>")
              (joined
                (portRef D (instanceRef u0_miniUART_ClkDiv_DivClk10_Cnt10_3))
                (portRef O (instanceRef u0_miniUART_ClkDiv_Mmux_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT41))
              )
            )
            (net (rename u0_miniUART_ClkDiv_DivClk32_Cnt32_0__ "u0_miniUART/ClkDiv/DivClk32.Cnt32<0>")
              (joined
                (portRef Q (instanceRef u0_miniUART_ClkDiv_DivClk32_Cnt32_0))
                (portRef I1 (instanceRef u0_miniUART_ClkDiv_Result_4_1))
                (portRef I1 (instanceRef u0_miniUART_ClkDiv_Result_3_1))
                (portRef I1 (instanceRef u0_miniUART_ClkDiv_Result_2_1))
                (portRef I0 (instanceRef u0_miniUART_ClkDiv_Mcount_DivClk32_Cnt32_val11))
                (portRef I1 (instanceRef u0_miniUART_ClkDiv_Result_1_1))
                (portRef I1 (instanceRef u0_miniUART_ClkDiv_Mcount_DivClk32_Cnt32_val2))
                (portRef I (instanceRef u0_miniUART_ClkDiv_Mcount_DivClk32_Cnt32_xor_0_11_INV_0))
              )
            )
            (net (rename u0_miniUART_ClkDiv_DivClk32_Cnt32_1__ "u0_miniUART/ClkDiv/DivClk32.Cnt32<1>")
              (joined
                (portRef Q (instanceRef u0_miniUART_ClkDiv_DivClk32_Cnt32_1))
                (portRef I2 (instanceRef u0_miniUART_ClkDiv_Result_4_1))
                (portRef I2 (instanceRef u0_miniUART_ClkDiv_Result_3_1))
                (portRef I2 (instanceRef u0_miniUART_ClkDiv_Result_2_1))
                (portRef I1 (instanceRef u0_miniUART_ClkDiv_Mcount_DivClk32_Cnt32_val11))
                (portRef I0 (instanceRef u0_miniUART_ClkDiv_Result_1_1))
                (portRef I2 (instanceRef u0_miniUART_ClkDiv_Mcount_DivClk32_Cnt32_val2))
              )
            )
            (net (rename u0_miniUART_ClkDiv_DivClk32_Cnt32_2__ "u0_miniUART/ClkDiv/DivClk32.Cnt32<2>")
              (joined
                (portRef Q (instanceRef u0_miniUART_ClkDiv_DivClk32_Cnt32_2))
                (portRef I3 (instanceRef u0_miniUART_ClkDiv_Result_4_1))
                (portRef I3 (instanceRef u0_miniUART_ClkDiv_Result_3_1))
                (portRef I0 (instanceRef u0_miniUART_ClkDiv_Result_2_1))
                (portRef I3 (instanceRef u0_miniUART_ClkDiv_Mcount_DivClk32_Cnt32_val11))
                (portRef I0 (instanceRef u0_miniUART_ClkDiv_Mcount_DivClk32_Cnt32_val2))
              )
            )
            (net (rename u0_miniUART_ClkDiv_DivClk32_Cnt32_3__ "u0_miniUART/ClkDiv/DivClk32.Cnt32<3>")
              (joined
                (portRef Q (instanceRef u0_miniUART_ClkDiv_DivClk32_Cnt32_3))
                (portRef I4 (instanceRef u0_miniUART_ClkDiv_Result_4_1))
                (portRef I0 (instanceRef u0_miniUART_ClkDiv_Result_3_1))
                (portRef I2 (instanceRef u0_miniUART_ClkDiv_Mcount_DivClk32_Cnt32_val11))
                (portRef I3 (instanceRef u0_miniUART_ClkDiv_Mcount_DivClk32_Cnt32_val2))
              )
            )
            (net (rename u0_miniUART_ClkDiv_DivClk32_Cnt32_4__ "u0_miniUART/ClkDiv/DivClk32.Cnt32<4>")
              (joined
                (portRef Q (instanceRef u0_miniUART_ClkDiv_DivClk32_Cnt32_4))
                (portRef I0 (instanceRef u0_miniUART_ClkDiv_Result_4_1))
                (portRef I4 (instanceRef u0_miniUART_ClkDiv_Mcount_DivClk32_Cnt32_val11))
                (portRef I4 (instanceRef u0_miniUART_ClkDiv_Mcount_DivClk32_Cnt32_val2))
              )
            )
            (net (rename u0_miniUART_ClkDiv_DivClk32_Cnt32_5__ "u0_miniUART/ClkDiv/DivClk32.Cnt32<5>")
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef DI (instanceRef Mcount_RD_WR_cnt_cy_0___renamed_1))
                (portRef DI (instanceRef Mcount_RD_WR_cnt_cy_1___renamed_2))
                (portRef DI (instanceRef Mcount_RD_WR_cnt_cy_2___renamed_3))
                (portRef DI (instanceRef Mcount_RD_WR_cnt_cy_3___renamed_4))
                (portRef DI (instanceRef Mcount_RD_WR_cnt_cy_4___renamed_5))
                (portRef DI (instanceRef Mcount_RD_WR_cnt_cy_5___renamed_6))
                (portRef DI (instanceRef Mcount_RD_WR_cnt_cy_6___renamed_7))
                (portRef DI (instanceRef Mcount_RD_WR_cnt_cy_7___renamed_8))
                (portRef DI (instanceRef Mcount_RD_WR_cnt_cy_8___renamed_9))
                (portRef DI (instanceRef Mcount_RD_WR_cnt_cy_9___renamed_10))
                (portRef DI (instanceRef Mcount_RD_WR_cnt_cy_10___renamed_11))
                (portRef DI (instanceRef Mcount_RD_WR_cnt_cy_11___renamed_12))
                (portRef DI (instanceRef Mcount_RD_WR_cnt_cy_12___renamed_13))
                (portRef DI (instanceRef Mcount_RD_WR_cnt_cy_13___renamed_14))
              )
            )
            (net (rename u0_miniUART_ClkDiv_DivClk10_Cnt10_0__ "u0_miniUART/ClkDiv/DivClk10.Cnt10<0>")
              (joined
                (portRef Q (instanceRef u0_miniUART_ClkDiv_DivClk10_Cnt10_0))
                (portRef I3 (instanceRef u0_miniUART_ClkDiv_Mmux_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT41))
                (portRef I3 (instanceRef u0_miniUART_ClkDiv_Mmux_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT31))
                (portRef I3 (instanceRef u0_miniUART_ClkDiv_Mmux_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT21))
                (portRef I4 (instanceRef u0_miniUART_ClkDiv_PWR_19_o_DivClk10_Cnt10_3__equal_9_o_3_1))
                (portRef I2 (instanceRef u0_miniUART_ClkDiv_Mmux_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT11))
              )
            )
            (net (rename u0_miniUART_ClkDiv_DivClk10_Cnt10_1__ "u0_miniUART/ClkDiv/DivClk10.Cnt10<1>")
              (joined
                (portRef Q (instanceRef u0_miniUART_ClkDiv_DivClk10_Cnt10_1))
                (portRef I4 (instanceRef u0_miniUART_ClkDiv_Mmux_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT41))
                (portRef I4 (instanceRef u0_miniUART_ClkDiv_Mmux_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT31))
                (portRef I1 (instanceRef u0_miniUART_ClkDiv_Mmux_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT21))
                (portRef I5 (instanceRef u0_miniUART_ClkDiv_PWR_19_o_DivClk10_Cnt10_3__equal_9_o_3_1))
              )
            )
            (net (rename u0_miniUART_ClkDiv_DivClk10_Cnt10_2__ "u0_miniUART/ClkDiv/DivClk10.Cnt10<2>")
              (joined
                (portRef Q (instanceRef u0_miniUART_ClkDiv_DivClk10_Cnt10_2))
                (portRef I5 (instanceRef u0_miniUART_ClkDiv_Mmux_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT41))
                (portRef I1 (instanceRef u0_miniUART_ClkDiv_Mmux_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT31))
                (portRef I0 (instanceRef u0_miniUART_ClkDiv_PWR_19_o_DivClk10_Cnt10_3__equal_9_o_3_1))
              )
            )
            (net (rename u0_miniUART_ClkDiv_DivClk10_Cnt10_3__ "u0_miniUART/ClkDiv/DivClk10.Cnt10<3>")
              (joined
                (portRef Q (instanceRef u0_miniUART_ClkDiv_DivClk10_Cnt10_3))
                (portRef I1 (instanceRef u0_miniUART_ClkDiv_Mmux_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT41))
                (portRef I1 (instanceRef u0_miniUART_ClkDiv_PWR_19_o_DivClk10_Cnt10_3__equal_9_o_3_1))
              )
            )
            (net (rename u0_miniUART_ClkDiv_ClkDiv32 "u0_miniUART/ClkDiv/ClkDiv32")
              (joined
                (portRef Q (instanceRef u0_miniUART_ClkDiv_ClkDiv32_renamed_19))
                (portRef I2 (instanceRef u0_miniUART_ClkDiv_Mmux_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT41))
                (portRef I2 (instanceRef u0_miniUART_ClkDiv_Mmux_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT31))
                (portRef I2 (instanceRef u0_miniUART_ClkDiv_Mmux_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT21))
                (portRef I3 (instanceRef u0_miniUART_ClkDiv_PWR_19_o_DivClk10_Cnt10_3__equal_9_o_3_1))
                (portRef I1 (instanceRef u0_miniUART_ClkDiv_Mmux_DivClk10_Cnt10_3__GND_18_o_mux_7_OUT11))
              )
            )
            (net (rename u0_miniUART_ClkDiv_DivClk16_Cnt16_0__ "u0_miniUART/ClkDiv/DivClk16.Cnt16<0>")
              (joined
                (portRef Q (instanceRef u0_miniUART_ClkDiv_DivClk16_Cnt16_0))
                (portRef I4 (instanceRef u0_miniUART_ClkDiv__n0058_2_1))
                (portRef I0 (instanceRef u0_miniUART_ClkDiv__n0058_1_111))
                (portRef I3 (instanceRef u0_miniUART_ClkDiv__n0058_1_1))
                (portRef I0 (instanceRef u0_miniUART_ClkDiv__n0058_0_11))
                (portRef I3 (instanceRef u0_miniUART_ClkDiv__n0058_3___renamed_24))
                (portRef I3 (instanceRef u0_miniUART_ClkDiv__n0058_4_1_renamed_25))
              )
            )
            (net (rename u0_miniUART_ClkDiv_DivClk16_Cnt16_1__ "u0_miniUART/ClkDiv/DivClk16.Cnt16<1>")
              (joined
                (portRef Q (instanceRef u0_miniUART_ClkDiv_DivClk16_Cnt16_1))
                (portRef I3 (instanceRef u0_miniUART_ClkDiv__n0058_2_1))
                (portRef I3 (instanceRef u0_miniUART_ClkDiv__n0070_4_1))
                (portRef I1 (instanceRef u0_miniUART_ClkDiv__n0058_1_1))
                (portRef I3 (instanceRef u0_miniUART_ClkDiv__n0058_0_2))
                (portRef I0 (instanceRef u0_miniUART_ClkDiv__n0058_3__SW0))
                (portRef I1 (instanceRef u0_miniUART_ClkDiv__n0058_4_1_renamed_25))
              )
            )
            (net (rename u0_miniUART_ClkDiv_DivClk16_Cnt16_2__ "u0_miniUART/ClkDiv/DivClk16.Cnt16<2>")
              (joined
                (portRef Q (instanceRef u0_miniUART_ClkDiv_DivClk16_Cnt16_2))
                (portRef I1 (instanceRef u0_miniUART_ClkDiv__n0058_2_1))
                (portRef I4 (instanceRef u0_miniUART_ClkDiv__n0070_4_1))
                (portRef I2 (instanceRef u0_miniUART_ClkDiv__n0058_1_1))
                (portRef I4 (instanceRef u0_miniUART_ClkDiv__n0058_0_2))
                (portRef I1 (instanceRef u0_miniUART_ClkDiv__n0058_3__SW0))
                (portRef I5 (instanceRef u0_miniUART_ClkDiv__n0058_4_1_renamed_25))
              )
            )
            (net (rename u0_miniUART_ClkDiv_DivClk16_Cnt16_3__ "u0_miniUART/ClkDiv/DivClk16.Cnt16<3>")
              (joined
                (portRef Q (instanceRef u0_miniUART_ClkDiv_DivClk16_Cnt16_3))
                (portRef I3 (instanceRef u0_miniUART_ClkDiv__n0058_1_111))
                (portRef I5 (instanceRef u0_miniUART_ClkDiv__n0070_4_1))
                (portRef I5 (instanceRef u0_miniUART_ClkDiv__n0058_0_2))
                (portRef I1 (instanceRef u0_miniUART_ClkDiv__n0058_3___renamed_24))
                (portRef I4 (instanceRef u0_miniUART_ClkDiv__n0058_4_1_renamed_25))
              )
            )
            (net (rename u0_miniUART_ClkDiv_DivClk16_Cnt16_4__ "u0_miniUART/ClkDiv/DivClk16.Cnt16<4>")
              (joined
                (portRef Q (instanceRef u0_miniUART_ClkDiv_DivClk16_Cnt16_4))
                (portRef I2 (instanceRef u0_miniUART_ClkDiv__n0058_1_111))
                (portRef I1 (instanceRef u0_miniUART_ClkDiv__n0070_4_1))
                (portRef I2 (instanceRef u0_miniUART_ClkDiv__n0058_0_2))
                (portRef I4 (instanceRef u0_miniUART_ClkDiv__n0058_3___renamed_24))
                (portRef I0 (instanceRef u0_miniUART_ClkDiv__n0058_4_1_renamed_25))
              )
            )
            (net (rename u0_miniUART_RxDev__n02171 "u0_miniUART/RxDev/_n02171")
              (joined
                (portRef O (instanceRef u0_miniUART_RxDev__n021711))
                (portRef I4 (instanceRef u0_miniUART_RxDev__n02171_renamed_22))
                (portRef I3 (instanceRef u0_miniUART_RxDev_Start_glue_set_G))
                (portRef I5 (instanceRef u0_miniUART_RxDev__n0341_inv1))
                (portRef I4 (instanceRef u0_miniUART_RxDev__n0295_inv1))
              )
            )
            (net (rename u0_miniUART_RxDev_SampleCnt_3__ "u0_miniUART/RxDev/SampleCnt<3>")
              (joined
                (portRef Q (instanceRef u0_miniUART_RxDev_SampleCnt_3))
                (portRef I0 (instanceRef u0_miniUART_RxDev_Mcount_SampleCnt_xor_3_11))
                (portRef I0 (instanceRef u0_miniUART_RxDev__n0237_inv1_renamed_26))
                (portRef I1 (instanceRef u0_miniUART_RxDev__n0226_inv_renamed_27))
                (portRef I0 (instanceRef u0_miniUART_RxDev__n021711))
              )
            )
            (net (rename u0_miniUART_RxDev_SampleCnt_2__ "u0_miniUART/RxDev/SampleCnt<2>")
              (joined
                (portRef Q (instanceRef u0_miniUART_RxDev_SampleCnt_2))
                (portRef I3 (instanceRef u0_miniUART_RxDev_Mcount_SampleCnt_xor_3_11))
                (portRef I0 (instanceRef u0_miniUART_RxDev_Mcount_SampleCnt_xor_2_11))
                (portRef I4 (instanceRef u0_miniUART_RxDev__n0237_inv1_renamed_26))
                (portRef I2 (instanceRef u0_miniUART_RxDev__n0226_inv_renamed_27))
                (portRef I2 (instanceRef u0_miniUART_RxDev__n021711))
              )
            )
            (net (rename u0_miniUART_RxDev_SampleCnt_1__ "u0_miniUART/RxDev/SampleCnt<1>")
              (joined
                (portRef Q (instanceRef u0_miniUART_RxDev_SampleCnt_1))
                (portRef I2 (instanceRef u0_miniUART_RxDev_Mcount_SampleCnt_xor_3_11))
                (portRef I2 (instanceRef u0_miniUART_RxDev_Mcount_SampleCnt_xor_2_11))
                (portRef I0 (instanceRef u0_miniUART_RxDev_Mcount_SampleCnt_xor_1_11))
                (portRef I5 (instanceRef u0_miniUART_RxDev__n0237_inv1_renamed_26))
                (portRef I4 (instanceRef u0_miniUART_RxDev__n0226_inv_renamed_27))
                (portRef I3 (instanceRef u0_miniUART_RxDev__n021711))
              )
            )
            (net (rename u0_miniUART_RxDev_SampleCnt_0__ "u0_miniUART/RxDev/SampleCnt<0>")
              (joined
                (portRef Q (instanceRef u0_miniUART_RxDev_SampleCnt_0))
                (portRef I4 (instanceRef u0_miniUART_RxDev__n021711))
                (portRef I1 (instanceRef u0_miniUART_RxDev_Mcount_SampleCnt_xor_3_11))
                (portRef I1 (instanceRef u0_miniUART_RxDev_Mcount_SampleCnt_xor_2_11))
                (portRef I1 (instanceRef u0_miniUART_RxDev_Mcount_SampleCnt_xor_1_11))
                (portRef I1 (instanceRef u0_miniUART_RxDev__n0226_inv_SW0))
                (portRef I (instanceRef u0_miniUART_RxDev_Mcount_SampleCnt_xor_0_11_INV_0))
                (portRef I2 (instanceRef u0_miniUART_RxDev__n0237_inv2))
              )
            )
            (net (rename u0_miniUART_RxDev_Result_3__ "u0_miniUART/RxDev/Result<3>")
              (joined
                (portRef D (instanceRef u0_miniUART_RxDev_SampleCnt_3))
                (portRef O (instanceRef u0_miniUART_RxDev_Mcount_SampleCnt_xor_3_11))
              )
            )
            (net (rename u0_miniUART_RxDev_Result_2__ "u0_miniUART/RxDev/Result<2>")
              (joined
                (portRef D (instanceRef u0_miniUART_RxDev_SampleCnt_2))
                (portRef O (instanceRef u0_miniUART_RxDev_Mcount_SampleCnt_xor_2_11))
              )
            )
            (net (rename u0_miniUART_RxDev_Result_1__ "u0_miniUART/RxDev/Result<1>")
              (joined
                (portRef D (instanceRef u0_miniUART_RxDev_SampleCnt_1))
                (portRef O (instanceRef u0_miniUART_RxDev_Mcount_SampleCnt_xor_1_11))
              )
            )
            (net (rename u0_miniUART_RxDev_Result_0__ "u0_miniUART/RxDev/Result<0>")
              (joined
                (portRef D (instanceRef u0_miniUART_RxDev_SampleCnt_0))
                (portRef O (instanceRef u0_miniUART_RxDev_Mcount_SampleCnt_xor_0_11_INV_0))
              )
            )
            (net (rename u0_miniUART_RxDev__n0237_inv "u0_miniUART/RxDev/_n0237_inv")
              (joined
                (portRef CE (instanceRef u0_miniUART_RxDev_SampleCnt_0))
                (portRef CE (instanceRef u0_miniUART_RxDev_SampleCnt_1))
                (portRef CE (instanceRef u0_miniUART_RxDev_SampleCnt_2))
                (portRef CE (instanceRef u0_miniUART_RxDev_SampleCnt_3))
                (portRef O (instanceRef u0_miniUART_RxDev__n0237_inv2))
              )
            )
            (net (rename u0_miniUART_RxDev__n0341_inv "u0_miniUART/RxDev/_n0341_inv")
              (joined
                (portRef CE (instanceRef u0_miniUART_RxDev_BitCnt_0))
                (portRef CE (instanceRef u0_miniUART_RxDev_BitCnt_1))
                (portRef CE (instanceRef u0_miniUART_RxDev_BitCnt_2))
                (portRef CE (instanceRef u0_miniUART_RxDev_BitCnt_3))
                (portRef O (instanceRef u0_miniUART_RxDev__n0341_inv1))
              )
            )
            (net (rename u0_miniUART_RxDev__n0295_inv "u0_miniUART/RxDev/_n0295_inv")
              (joined
                (portRef CE (instanceRef u0_miniUART_RxDev_ShtReg_0))
                (portRef CE (instanceRef u0_miniUART_RxDev_ShtReg_1))
                (portRef CE (instanceRef u0_miniUART_RxDev_ShtReg_2))
                (portRef CE (instanceRef u0_miniUART_RxDev_ShtReg_3))
                (portRef CE (instanceRef u0_miniUART_RxDev_ShtReg_4))
                (portRef CE (instanceRef u0_miniUART_RxDev_ShtReg_5))
                (portRef CE (instanceRef u0_miniUART_RxDev_ShtReg_6))
                (portRef CE (instanceRef u0_miniUART_RxDev_ShtReg_7))
                (portRef O (instanceRef u0_miniUART_RxDev__n0295_inv1))
              )
            )
            (net (rename u0_miniUART_RxDev__n0226_inv "u0_miniUART/RxDev/_n0226_inv")
              (joined
                (portRef O (instanceRef u0_miniUART_RxDev__n0226_inv_renamed_27))
                (portRef I0 (instanceRef u0_miniUART_RxDev_tmpRxD_rstpot_renamed_32))
              )
            )
            (net (rename u0_miniUART_RxDev_GND_20_o_BitCnt_3__wide_mux_23_OUT_0__ "u0_miniUART/RxDev/GND_20_o_BitCnt[3]_wide_mux_23_OUT<0>")
              (joined
                (portRef D (instanceRef u0_miniUART_RxDev_BitCnt_0))
                (portRef O (instanceRef u0_miniUART_RxDev_Mmux_GND_20_o_BitCnt_3__wide_mux_23_OUT11_INV_0))
              )
            )
            (net (rename u0_miniUART_RxDev_GND_20_o_BitCnt_3__wide_mux_23_OUT_1__ "u0_miniUART/RxDev/GND_20_o_BitCnt[3]_wide_mux_23_OUT<1>")
              (joined
                (portRef D (instanceRef u0_miniUART_RxDev_BitCnt_1))
                (portRef O (instanceRef u0_miniUART_RxDev_Mmux_GND_20_o_BitCnt_3__wide_mux_23_OUT21))
              )
            )
            (net (rename u0_miniUART_RxDev_GND_20_o_BitCnt_3__wide_mux_23_OUT_2__ "u0_miniUART/RxDev/GND_20_o_BitCnt[3]_wide_mux_23_OUT<2>")
              (joined
                (portRef D (instanceRef u0_miniUART_RxDev_BitCnt_2))
                (portRef O (instanceRef u0_miniUART_RxDev_Mmux_GND_20_o_BitCnt_3__wide_mux_23_OUT31))
              )
            )
            (net (rename u0_miniUART_RxDev_GND_20_o_BitCnt_3__wide_mux_23_OUT_3__ "u0_miniUART/RxDev/GND_20_o_BitCnt[3]_wide_mux_23_OUT<3>")
              (joined
                (portRef D (instanceRef u0_miniUART_RxDev_BitCnt_3))
                (portRef O (instanceRef u0_miniUART_RxDev_Mmux_GND_20_o_BitCnt_3__wide_mux_23_OUT41))
              )
            )
            (net (rename u0_miniUART_RxDev__n0217 "u0_miniUART/RxDev/_n0217")
              (joined
                (portRef CE (instanceRef u0_miniUART_RxDev_DOut_0))
                (portRef CE (instanceRef u0_miniUART_RxDev_DOut_1))
                (portRef CE (instanceRef u0_miniUART_RxDev_DOut_2))
                (portRef CE (instanceRef u0_miniUART_RxDev_DOut_3))
                (portRef CE (instanceRef u0_miniUART_RxDev_DOut_4))
                (portRef CE (instanceRef u0_miniUART_RxDev_DOut_5))
                (portRef CE (instanceRef u0_miniUART_RxDev_DOut_6))
                (portRef CE (instanceRef u0_miniUART_RxDev_DOut_7))
                (portRef O (instanceRef u0_miniUART_RxDev__n02171_renamed_22))
              )
            )
            (net (rename u0_miniUART_RxDev_Start "u0_miniUART/RxDev/Start")
              (joined
                (portRef I1 (instanceRef u0_miniUART_RxDev__n021711))
                (portRef I1 (instanceRef u0_miniUART_RxDev__n0237_inv2))
                (portRef I3 (instanceRef u0_miniUART_RxDev__n0226_inv_renamed_27))
                (portRef Q (instanceRef u0_miniUART_RxDev_Start_renamed_30))
                (portRef S (instanceRef u0_miniUART_RxDev_Start_glue_set_renamed_52))
              )
            )
            (net (rename u0_miniUART_RxDev_BitCnt_3__ "u0_miniUART/RxDev/BitCnt<3>")
              (joined
                (portRef Q (instanceRef u0_miniUART_RxDev_BitCnt_3))
                (portRef I1 (instanceRef u0_miniUART_RxDev__n02171_renamed_22))
                (portRef I1 (instanceRef u0_miniUART_RxDev_Mmux_GND_20_o_BitCnt_3__wide_mux_23_OUT31))
                (portRef I1 (instanceRef u0_miniUART_RxDev_Mmux_GND_20_o_BitCnt_3__wide_mux_23_OUT41))
                (portRef I2 (instanceRef u0_miniUART_RxDev_Mmux_GND_20_o_BitCnt_3__wide_mux_23_OUT21))
                (portRef I0 (instanceRef u0_miniUART_RxDev_Start_glue_set_G))
                (portRef I3 (instanceRef u0_miniUART_RxDev__n0341_inv1))
                (portRef I2 (instanceRef u0_miniUART_RxDev__n0295_inv1))
                (portRef I3 (instanceRef u0_miniUART_RxDev__n0237_inv2))
              )
            )
            (net (rename u0_miniUART_RxDev_BitCnt_2__ "u0_miniUART/RxDev/BitCnt<2>")
              (joined
                (portRef Q (instanceRef u0_miniUART_RxDev_BitCnt_2))
                (portRef I3 (instanceRef u0_miniUART_RxDev__n02171_renamed_22))
                (portRef I0 (instanceRef u0_miniUART_RxDev_Mmux_GND_20_o_BitCnt_3__wide_mux_23_OUT31))
                (portRef I2 (instanceRef u0_miniUART_RxDev_Mmux_GND_20_o_BitCnt_3__wide_mux_23_OUT41))
                (portRef I1 (instanceRef u0_miniUART_RxDev__n0237_inv1_renamed_26))
                (portRef I4 (instanceRef u0_miniUART_RxDev_Start_glue_set_G))
                (portRef I1 (instanceRef u0_miniUART_RxDev__n0341_inv1))
                (portRef I0 (instanceRef u0_miniUART_RxDev__n0295_inv1))
              )
            )
            (net (rename u0_miniUART_RxDev_BitCnt_1__ "u0_miniUART/RxDev/BitCnt<1>")
              (joined
                (portRef Q (instanceRef u0_miniUART_RxDev_BitCnt_1))
                (portRef I2 (instanceRef u0_miniUART_RxDev__n0341_inv1))
                (portRef I2 (instanceRef u0_miniUART_RxDev__n02171_renamed_22))
                (portRef I2 (instanceRef u0_miniUART_RxDev_Mmux_GND_20_o_BitCnt_3__wide_mux_23_OUT31))
                (portRef I3 (instanceRef u0_miniUART_RxDev_Mmux_GND_20_o_BitCnt_3__wide_mux_23_OUT41))
                (portRef I1 (instanceRef u0_miniUART_RxDev_Mmux_GND_20_o_BitCnt_3__wide_mux_23_OUT21))
                (portRef I3 (instanceRef u0_miniUART_RxDev__n0237_inv1_renamed_26))
                (portRef I5 (instanceRef u0_miniUART_RxDev_Start_glue_set_G))
                (portRef I1 (instanceRef u0_miniUART_RxDev__n0295_inv1))
              )
            )
            (net (rename u0_miniUART_RxDev_BitCnt_0__ "u0_miniUART/RxDev/BitCnt<0>")
              (joined
                (portRef Q (instanceRef u0_miniUART_RxDev_BitCnt_0))
                (portRef I0 (instanceRef u0_miniUART_RxDev__n02171_renamed_22))
                (portRef I3 (instanceRef u0_miniUART_RxDev_Mmux_GND_20_o_BitCnt_3__wide_mux_23_OUT31))
                (portRef I0 (instanceRef u0_miniUART_RxDev_Mmux_GND_20_o_BitCnt_3__wide_mux_23_OUT41))
                (portRef I0 (instanceRef u0_miniUART_RxDev_Mmux_GND_20_o_BitCnt_3__wide_mux_23_OUT21))
                (portRef I2 (instanceRef u0_miniUART_RxDev__n0237_inv1_renamed_26))
                (portRef I1 (instanceRef u0_miniUART_RxDev_Start_glue_set_G))
                (portRef I (instanceRef u0_miniUART_RxDev_Mmux_GND_20_o_BitCnt_3__wide_mux_23_OUT11_INV_0))
                (portRef I4 (instanceRef u0_miniUART_RxDev__n0341_inv1))
                (portRef I3 (instanceRef u0_miniUART_RxDev__n0295_inv1))
              )
            )
            (net (rename u0_miniUART_RxDev_ShtReg_0__ "u0_miniUART/RxDev/ShtReg<0>")
              (joined
                (portRef Q (instanceRef u0_miniUART_RxDev_ShtReg_0))
                (portRef D (instanceRef u0_miniUART_RxDev_DOut_0))
              )
            )
            (net (rename u0_miniUART_RxDev_ShtReg_1__ "u0_miniUART/RxDev/ShtReg<1>")
              (joined
                (portRef D (instanceRef u0_miniUART_RxDev_ShtReg_0))
                (portRef Q (instanceRef u0_miniUART_RxDev_ShtReg_1))
                (portRef D (instanceRef u0_miniUART_RxDev_DOut_1))
              )
            )
            (net (rename u0_miniUART_RxDev_ShtReg_2__ "u0_miniUART/RxDev/ShtReg<2>")
              (joined
                (portRef D (instanceRef u0_miniUART_RxDev_ShtReg_1))
                (portRef Q (instanceRef u0_miniUART_RxDev_ShtReg_2))
                (portRef D (instanceRef u0_miniUART_RxDev_DOut_2))
              )
            )
            (net (rename u0_miniUART_RxDev_ShtReg_3__ "u0_miniUART/RxDev/ShtReg<3>")
              (joined
                (portRef D (instanceRef u0_miniUART_RxDev_ShtReg_2))
                (portRef Q (instanceRef u0_miniUART_RxDev_ShtReg_3))
                (portRef D (instanceRef u0_miniUART_RxDev_DOut_3))
              )
            )
            (net (rename u0_miniUART_RxDev_ShtReg_4__ "u0_miniUART/RxDev/ShtReg<4>")
              (joined
                (portRef D (instanceRef u0_miniUART_RxDev_ShtReg_3))
                (portRef Q (instanceRef u0_miniUART_RxDev_ShtReg_4))
                (portRef D (instanceRef u0_miniUART_RxDev_DOut_4))
              )
            )
            (net (rename u0_miniUART_RxDev_ShtReg_5__ "u0_miniUART/RxDev/ShtReg<5>")
              (joined
                (portRef D (instanceRef u0_miniUART_RxDev_ShtReg_4))
                (portRef Q (instanceRef u0_miniUART_RxDev_ShtReg_5))
                (portRef D (instanceRef u0_miniUART_RxDev_DOut_5))
              )
            )
            (net (rename u0_miniUART_RxDev_ShtReg_6__ "u0_miniUART/RxDev/ShtReg<6>")
              (joined
                (portRef D (instanceRef u0_miniUART_RxDev_ShtReg_5))
                (portRef Q (instanceRef u0_miniUART_RxDev_ShtReg_6))
                (portRef D (instanceRef u0_miniUART_RxDev_DOut_6))
              )
            )
            (net (rename u0_miniUART_RxDev_ShtReg_7__ "u0_miniUART/RxDev/ShtReg<7>")
              (joined
                (portRef D (instanceRef u0_miniUART_RxDev_ShtReg_6))
                (portRef Q (instanceRef u0_miniUART_RxDev_ShtReg_7))
                (portRef D (instanceRef u0_miniUART_RxDev_DOut_7))
              )
            )
            (net (rename u0_miniUART_RxDev_tmpRxD "u0_miniUART/RxDev/tmpRxD")
              (joined
                (portRef D (instanceRef u0_miniUART_RxDev_ShtReg_7))
                (portRef I1 (instanceRef u0_miniUART_RxDev_tmpRxD_rstpot_renamed_32))
                (portRef Q (instanceRef u0_miniUART_RxDev_tmpRxD_renamed_33))
                (portRef I2 (instanceRef u0_miniUART_RxDev_Start_glue_set_G))
                (portRef I0 (instanceRef u0_miniUART_RxDev__n0341_inv1))
              )
            )
            (net (rename RD_WR_cnt_14__PWR_6_o_LessThan_27_o_inv_inv1 "RD_WR_cnt[14]_PWR_6_o_LessThan_27_o_inv_inv1")
              (joined
                (portRef O (instanceRef RD_WR_cnt_14__PWR_6_o_LessThan_27_o_inv_inv11_renamed_23))
                (portRef I4 (instanceRef Mcount_RD_WR_cnt_lut_13___renamed_36))
                (portRef I4 (instanceRef Mcount_RD_WR_cnt_lut_0___renamed_37))
                (portRef I4 (instanceRef Mcount_RD_WR_cnt_lut_1___renamed_38))
                (portRef I4 (instanceRef Mcount_RD_WR_cnt_lut_2___renamed_39))
                (portRef I4 (instanceRef Mcount_RD_WR_cnt_lut_3___renamed_40))
                (portRef I4 (instanceRef Mcount_RD_WR_cnt_lut_4___renamed_41))
                (portRef I4 (instanceRef Mcount_RD_WR_cnt_lut_5___renamed_42))
                (portRef I4 (instanceRef Mcount_RD_WR_cnt_lut_6___renamed_43))
                (portRef I4 (instanceRef Mcount_RD_WR_cnt_lut_7___renamed_44))
                (portRef I4 (instanceRef Mcount_RD_WR_cnt_lut_8___renamed_45))
                (portRef I4 (instanceRef Mcount_RD_WR_cnt_lut_10___renamed_46))
                (portRef I4 (instanceRef Mcount_RD_WR_cnt_lut_11___renamed_47))
                (portRef I4 (instanceRef Mcount_RD_WR_cnt_lut_14___renamed_49))
                (portRef I4 (instanceRef RD_WR_cnt_14__PWR_6_o_LessThan_27_o_inv_inv13))
              )
            )
            (net (rename RD_WR_cnt_14__PWR_6_o_LessThan_27_o_inv_inv11 "RD_WR_cnt[14]_PWR_6_o_LessThan_27_o_inv_inv11")
              (joined
                (portRef O (instanceRef RD_WR_cnt_14__PWR_6_o_LessThan_27_o_inv_inv12))
                (portRef I2 (instanceRef Mcount_RD_WR_cnt_lut_14___renamed_49))
                (portRef I5 (instanceRef RD_WR_cnt_14__PWR_6_o_LessThan_27_o_inv_inv13))
                (portRef I5 (instanceRef Mcount_RD_WR_cnt_lut_13___renamed_36))
                (portRef I5 (instanceRef Mcount_RD_WR_cnt_lut_0___renamed_37))
                (portRef I5 (instanceRef Mcount_RD_WR_cnt_lut_1___renamed_38))
                (portRef I5 (instanceRef Mcount_RD_WR_cnt_lut_2___renamed_39))
                (portRef I5 (instanceRef Mcount_RD_WR_cnt_lut_3___renamed_40))
                (portRef I5 (instanceRef Mcount_RD_WR_cnt_lut_4___renamed_41))
                (portRef I5 (instanceRef Mcount_RD_WR_cnt_lut_5___renamed_42))
                (portRef I5 (instanceRef Mcount_RD_WR_cnt_lut_6___renamed_43))
                (portRef I5 (instanceRef Mcount_RD_WR_cnt_lut_7___renamed_44))
                (portRef I5 (instanceRef Mcount_RD_WR_cnt_lut_8___renamed_45))
                (portRef I5 (instanceRef Mcount_RD_WR_cnt_lut_10___renamed_46))
                (portRef I5 (instanceRef Mcount_RD_WR_cnt_lut_11___renamed_47))
              )
            )
            (net N4
              (joined
                (portRef O (instanceRef u0_miniUART_ClkDiv__n0058_3__SW0))
                (portRef I5 (instanceRef u0_miniUART_ClkDiv__n0058_3___renamed_24))
              )
            )
            (net (rename u0_miniUART_ClkDiv__n0058_4_1 "u0_miniUART/ClkDiv/_n0058<4>1")
              (joined
                (portRef O (instanceRef u0_miniUART_ClkDiv__n0058_4_1_renamed_25))
                (portRef I1 (instanceRef u0_miniUART_ClkDiv__n0058_4_2))
              )
            )
            (net (rename u0_miniUART_RxDev__n0237_inv1 "u0_miniUART/RxDev/_n0237_inv1")
              (joined
                (portRef O (instanceRef u0_miniUART_RxDev__n0237_inv1_renamed_26))
                (portRef I5 (instanceRef u0_miniUART_RxDev__n0237_inv2))
              )
            )
            (net N6
              (joined
                (portRef O (instanceRef u0_miniUART_RxDev__n0226_inv_SW0))
                (portRef I5 (instanceRef u0_miniUART_RxDev__n0226_inv_renamed_27))
              )
            )
            (net clk_video
              (joined
                (portRef clk_video)
                (portRef I (instanceRef clk_video_BUFGP_renamed_53))
              )
            )
            (net RxD
              (joined
                (portRef RxD)
                (portRef I (instanceRef RxD_IBUF_renamed_28))
              )
            )
            (net rst_system
              (joined
                (portRef rst_system)
                (portRef I (instanceRef rst_system_IBUF_renamed_29))
              )
            )
            (net TxD
              (joined
                (portRef TxD)
                (portRef O (instanceRef TxD_OBUF))
              )
            )
            (net (rename u0_miniUART_RxDev_Start_glue_set "u0_miniUART/RxDev/Start_glue_set")
              (joined
                (portRef D (instanceRef u0_miniUART_RxDev_Start_renamed_30))
                (portRef O (instanceRef u0_miniUART_RxDev_Start_glue_set_renamed_52))
              )
            )
            (net (rename u0_miniUART_TxDev_tmpTRegE_rstpot "u0_miniUART/TxDev/tmpTRegE_rstpot")
              (joined
                (portRef D (instanceRef u0_miniUART_TxDev_tmpTRegE_renamed_31))
                (portRef O (instanceRef u0_miniUART_TxDev_tmpTRegE_rstpot_renamed_51))
              )
            )
            (net (rename u0_miniUART_RxDev_tmpRxD_rstpot "u0_miniUART/RxDev/tmpRxD_rstpot")
              (joined
                (portRef O (instanceRef u0_miniUART_RxDev_tmpRxD_rstpot_renamed_32))
                (portRef D (instanceRef u0_miniUART_RxDev_tmpRxD_renamed_33))
              )
            )
            (net (rename u0_miniUART_TxDev_tmpTBufE_rstpot "u0_miniUART/TxDev/tmpTBufE_rstpot")
              (joined
                (portRef D (instanceRef u0_miniUART_TxDev_tmpTBufE_renamed_34))
                (portRef O (instanceRef u0_miniUART_TxDev_tmpTBufE_rstpot_renamed_50))
              )
            )
            (net N8
              (joined
                (portRef O (instanceRef RD_WR_cnt_14__PWR_6_o_LessThan_27_o_inv_inv13_SW0))
                (portRef I3 (instanceRef Mcount_RD_WR_cnt_lut_0___renamed_37))
                (portRef I3 (instanceRef Mcount_RD_WR_cnt_lut_1___renamed_38))
                (portRef I3 (instanceRef Mcount_RD_WR_cnt_lut_2___renamed_39))
                (portRef I3 (instanceRef Mcount_RD_WR_cnt_lut_3___renamed_40))
                (portRef I3 (instanceRef Mcount_RD_WR_cnt_lut_4___renamed_41))
                (portRef I3 (instanceRef Mcount_RD_WR_cnt_lut_5___renamed_42))
                (portRef I3 (instanceRef Mcount_RD_WR_cnt_lut_6___renamed_43))
                (portRef I3 (instanceRef Mcount_RD_WR_cnt_lut_7___renamed_44))
                (portRef I3 (instanceRef Mcount_RD_WR_cnt_lut_8___renamed_45))
                (portRef I3 (instanceRef Mcount_RD_WR_cnt_lut_10___renamed_46))
                (portRef I3 (instanceRef Mcount_RD_WR_cnt_lut_11___renamed_47))
              )
            )
            (net N30
              (joined
                (portRef I5 (instanceRef u0_miniUART_TxDev_tmpTRegE_rstpot_renamed_51))
                (portRef O (instanceRef u0_miniUART_TxDev_tmpTRegE_rstpot_SW0))
              )
            )
            (net N32
              (joined
                (portRef O (instanceRef u0_miniUART_RxDev_Start_glue_set_F))
                (portRef I0 (instanceRef u0_miniUART_RxDev_Start_glue_set_renamed_52))
              )
            )
            (net N33
              (joined
                (portRef O (instanceRef u0_miniUART_RxDev_Start_glue_set_G))
                (portRef I1 (instanceRef u0_miniUART_RxDev_Start_glue_set_renamed_52))
              )
            )
          )
      )
    )
  )

  (design My_miniUART_Zynq
    (cellRef My_miniUART_Zynq
      (libraryRef My_miniUART_Zynq_lib)
    )
    (property PART (string "xc7z020-1-clg484") (owner "Xilinx"))
  )
)

