#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec 16 16:25:40 2019
# Process ID: 6374
# Current directory: /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.runs/impl_1
# Command line: vivado -log ip_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ip_design_wrapper.tcl -notrace
# Log file: /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.runs/impl_1/ip_design_wrapper.vdi
# Journal file: /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ip_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/Documents/embedded-final-project/project-code/nco_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/Documents/embedded-final-project/project-code/audio_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/Documents/embedded-final-project/project-code/lms_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top ip_design_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0.dcp' for cell 'ip_design_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0.dcp' for cell 'ip_design_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_lms_pcore_0_0/ip_design_lms_pcore_0_0.dcp' for cell 'ip_design_i/lms_pcore_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_nco_0_0/ip_design_nco_0_0.dcp' for cell 'ip_design_i/nco_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_processing_system7_0_0/ip_design_processing_system7_0_0.dcp' for cell 'ip_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_rst_ps7_0_100M_0/ip_design_rst_ps7_0_100M_0.dcp' for cell 'ip_design_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_zybo_audio_ctrl_0_0/ip_design_zybo_audio_ctrl_0_0.dcp' for cell 'ip_design_i/zybo_audio_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_xbar_0/ip_design_xbar_0.dcp' for cell 'ip_design_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_auto_pc_0/ip_design_auto_pc_0.dcp' for cell 'ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 201 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_processing_system7_0_0/ip_design_processing_system7_0_0.xdc] for cell 'ip_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_processing_system7_0_0/ip_design_processing_system7_0_0.xdc] for cell 'ip_design_i/processing_system7_0/inst'
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_rst_ps7_0_100M_0/ip_design_rst_ps7_0_100M_0_board.xdc] for cell 'ip_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_rst_ps7_0_100M_0/ip_design_rst_ps7_0_100M_0_board.xdc] for cell 'ip_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_rst_ps7_0_100M_0/ip_design_rst_ps7_0_100M_0.xdc] for cell 'ip_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_rst_ps7_0_100M_0/ip_design_rst_ps7_0_100M_0.xdc] for cell 'ip_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0_board.xdc] for cell 'ip_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0_board.xdc] for cell 'ip_design_i/axi_gpio_0/U0'
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0.xdc] for cell 'ip_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0.xdc] for cell 'ip_design_i/axi_gpio_0/U0'
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0_board.xdc] for cell 'ip_design_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0_board.xdc] for cell 'ip_design_i/axi_gpio_1/U0'
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0.xdc] for cell 'ip_design_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0.xdc] for cell 'ip_design_i/axi_gpio_1/U0'
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/ssd.xdc]
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/ssd.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1687.723 ; gain = 479.688 ; free physical = 10079 ; free virtual = 28360
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1687.723 ; gain = 0.000 ; free physical = 10073 ; free virtual = 28354

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 133c88727

Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2080.250 ; gain = 392.527 ; free physical = 9678 ; free virtual = 27975

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1cfd146db

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2080.250 ; gain = 0.000 ; free physical = 9695 ; free virtual = 27992
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1644618ff

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2080.250 ; gain = 0.000 ; free physical = 9695 ; free virtual = 27992
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 203801cf4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2080.250 ; gain = 0.000 ; free physical = 9694 ; free virtual = 27991
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 127 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 203801cf4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2080.250 ; gain = 0.000 ; free physical = 9694 ; free virtual = 27991
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 24523e53b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2080.250 ; gain = 0.000 ; free physical = 9694 ; free virtual = 27991
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1bbc5787d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2080.250 ; gain = 0.000 ; free physical = 9690 ; free virtual = 27987
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2080.250 ; gain = 0.000 ; free physical = 9690 ; free virtual = 27987
Ending Logic Optimization Task | Checksum: 1bbc5787d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2080.250 ; gain = 0.000 ; free physical = 9690 ; free virtual = 27987

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.777 | TNS=-5144.621 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 24432142e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2437.473 ; gain = 0.000 ; free physical = 9665 ; free virtual = 27966
Ending Power Optimization Task | Checksum: 24432142e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2437.473 ; gain = 357.223 ; free physical = 9672 ; free virtual = 27973

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 18c15c831

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2437.473 ; gain = 0.000 ; free physical = 9678 ; free virtual = 27980
Ending Final Cleanup Task | Checksum: 18c15c831

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2437.473 ; gain = 0.000 ; free physical = 9678 ; free virtual = 27980
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2437.473 ; gain = 749.750 ; free physical = 9678 ; free virtual = 27980
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2437.473 ; gain = 0.000 ; free physical = 9673 ; free virtual = 27975
INFO: [Common 17-1381] The checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.runs/impl_1/ip_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ip_design_wrapper_drc_opted.rpt -pb ip_design_wrapper_drc_opted.pb -rpx ip_design_wrapper_drc_opted.rpx
Command: report_drc -file ip_design_wrapper_drc_opted.rpt -pb ip_design_wrapper_drc_opted.pb -rpx ip_design_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.runs/impl_1/ip_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2437.473 ; gain = 0.000 ; free physical = 9684 ; free virtual = 27987
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 177527535

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2437.473 ; gain = 0.000 ; free physical = 9684 ; free virtual = 27987
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2437.473 ; gain = 0.000 ; free physical = 9690 ; free virtual = 27993

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8f1d97da

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2437.473 ; gain = 0.000 ; free physical = 9678 ; free virtual = 27984

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 150b6a7dd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2437.473 ; gain = 0.000 ; free physical = 9671 ; free virtual = 27977

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 150b6a7dd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2437.473 ; gain = 0.000 ; free physical = 9671 ; free virtual = 27977
Phase 1 Placer Initialization | Checksum: 150b6a7dd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2437.473 ; gain = 0.000 ; free physical = 9671 ; free virtual = 27977

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a55ed9e5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2445.477 ; gain = 8.004 ; free physical = 9666 ; free virtual = 27973

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 200 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0]_15[0] was not replicated.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0]_15[8] was not replicated.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0]_15[7] was not replicated.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0]_15[11] was not replicated.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0]_15[12] was not replicated.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0]_15[5] was not replicated.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0]_15[9] was not replicated.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0]_15[14] was not replicated.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0]_15[3] was not replicated.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0]_15[15]. Replicated 2 times.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0]_15[2] was not replicated.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][3]. Replicated 2 times.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0]_15[6] was not replicated.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][7]. Replicated 2 times.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0]_15[10] was not replicated.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0]_15[1] was not replicated.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][11]. Replicated 2 times.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0]_15[13] was not replicated.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0]_15[4] was not replicated.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][10]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][14]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][8]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][12]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][13]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][9]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/data_pipeline_tmp_reg[14][15]_rep__4[14]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/data_pipeline_tmp_reg[14][15]_rep__4[11]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/data_pipeline_tmp_reg[14][15]_rep__4[3]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/data_pipeline_tmp_reg[14][15]_rep__4[7]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/data_pipeline_tmp_reg[14][15]_rep__4[10]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/data_pipeline_tmp_reg[14][15]_rep__4[2]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/data_pipeline_tmp_reg[14][15]_rep__4[6]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/data_pipeline_tmp_reg[14][15]_rep__4[12]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/data_pipeline_tmp_reg[14][15]_rep__4[13]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/data_pipeline_tmp_reg[14][15]_rep__4[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/data_pipeline_tmp_reg[14][15]_rep__4[4]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/data_pipeline_tmp_reg[14][15]_rep__4[8]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/data_pipeline_tmp_reg[14][15]_rep__4[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/data_pipeline_tmp_reg[14][15]_rep__4[5]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/data_pipeline_tmp_reg[14][15]_rep__4[9]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][14]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][14]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][7]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][11]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][10]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][12]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][13]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][9]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][12]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][13]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][8]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][11]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][7]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][4]. Replicated 2 times.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5]_4[0] was not replicated.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5]_4[4] was not replicated.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5]_4[8] was not replicated.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][12]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][13]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][10]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][2]. Replicated 2 times.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5]_4[15] was not replicated.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][10]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][14]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][11]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][14]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][11]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][13]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][7]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][8]. Replicated 2 times.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5]_4[10] was not replicated.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5]_4[12] was not replicated.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5]_4[2] was not replicated.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5]_4[6] was not replicated.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][14]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][10]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][12]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][9]. Replicated 2 times.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5]_4[13] was not replicated.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5]_4[14] was not replicated.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5]_4[1] was not replicated.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5]_4[5] was not replicated.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5]_4[9] was not replicated.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5]_4[11] was not replicated.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5]_4[3] was not replicated.
INFO: [Physopt 32-571] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5]_4[7] was not replicated.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][8]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][7]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][10]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][9]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][11]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][7]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][12]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][13]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][10]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][11]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][14]. Replicated 2 times.
INFO: [Common 17-14] Message 'Physopt 32-81' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-601] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][15]_rep__0_n_0. Net driver ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][15]_rep__0 was replaced.
INFO: [Physopt 32-232] Optimized 169 nets. Created 350 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 169 nets or cells. Created 350 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9655 ; free virtual = 27963
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9655 ; free virtual = 27963

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          350  |              0  |                   169  |           0  |           1  |  00:00:44  |
|  Total              |          350  |              0  |                   169  |           0  |           2  |  00:00:45  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1f6840960

Time (s): cpu = 00:01:34 ; elapsed = 00:00:50 . Memory (MB): peak = 2453.480 ; gain = 16.008 ; free physical = 9654 ; free virtual = 27963
Phase 2 Global Placement | Checksum: 13c4a0c8f

Time (s): cpu = 00:01:35 ; elapsed = 00:00:50 . Memory (MB): peak = 2453.480 ; gain = 16.008 ; free physical = 9655 ; free virtual = 27963

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13c4a0c8f

Time (s): cpu = 00:01:35 ; elapsed = 00:00:50 . Memory (MB): peak = 2453.480 ; gain = 16.008 ; free physical = 9655 ; free virtual = 27963

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f08d2a39

Time (s): cpu = 00:01:36 ; elapsed = 00:00:51 . Memory (MB): peak = 2453.480 ; gain = 16.008 ; free physical = 9654 ; free virtual = 27962

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e8492f6d

Time (s): cpu = 00:01:37 ; elapsed = 00:00:51 . Memory (MB): peak = 2453.480 ; gain = 16.008 ; free physical = 9654 ; free virtual = 27962

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e8492f6d

Time (s): cpu = 00:01:37 ; elapsed = 00:00:51 . Memory (MB): peak = 2453.480 ; gain = 16.008 ; free physical = 9654 ; free virtual = 27962

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: e8492f6d

Time (s): cpu = 00:01:37 ; elapsed = 00:00:51 . Memory (MB): peak = 2453.480 ; gain = 16.008 ; free physical = 9654 ; free virtual = 27962

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 160520a32

Time (s): cpu = 00:01:37 ; elapsed = 00:00:51 . Memory (MB): peak = 2453.480 ; gain = 16.008 ; free physical = 9651 ; free virtual = 27959

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1861dac5c

Time (s): cpu = 00:01:38 ; elapsed = 00:00:52 . Memory (MB): peak = 2453.480 ; gain = 16.008 ; free physical = 9650 ; free virtual = 27960

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 14f17b88f

Time (s): cpu = 00:01:38 ; elapsed = 00:00:52 . Memory (MB): peak = 2453.480 ; gain = 16.008 ; free physical = 9651 ; free virtual = 27960

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 14f17b88f

Time (s): cpu = 00:01:38 ; elapsed = 00:00:52 . Memory (MB): peak = 2453.480 ; gain = 16.008 ; free physical = 9650 ; free virtual = 27960

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1755016bc

Time (s): cpu = 00:01:39 ; elapsed = 00:00:53 . Memory (MB): peak = 2453.480 ; gain = 16.008 ; free physical = 9648 ; free virtual = 27958
Phase 3 Detail Placement | Checksum: 1755016bc

Time (s): cpu = 00:01:39 ; elapsed = 00:00:53 . Memory (MB): peak = 2453.480 ; gain = 16.008 ; free physical = 9648 ; free virtual = 27958

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13c20c51b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 13c20c51b

Time (s): cpu = 00:01:41 ; elapsed = 00:00:53 . Memory (MB): peak = 2453.480 ; gain = 16.008 ; free physical = 9645 ; free virtual = 27955
INFO: [Place 30-746] Post Placement Timing Summary WNS=-23.823. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19001ebb1

Time (s): cpu = 00:01:50 ; elapsed = 00:01:01 . Memory (MB): peak = 2453.480 ; gain = 16.008 ; free physical = 9643 ; free virtual = 27953
Phase 4.1 Post Commit Optimization | Checksum: 19001ebb1

Time (s): cpu = 00:01:50 ; elapsed = 00:01:01 . Memory (MB): peak = 2453.480 ; gain = 16.008 ; free physical = 9643 ; free virtual = 27953

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19001ebb1

Time (s): cpu = 00:01:50 ; elapsed = 00:01:01 . Memory (MB): peak = 2453.480 ; gain = 16.008 ; free physical = 9643 ; free virtual = 27953

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19001ebb1

Time (s): cpu = 00:01:50 ; elapsed = 00:01:01 . Memory (MB): peak = 2453.480 ; gain = 16.008 ; free physical = 9643 ; free virtual = 27953

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d3e16925

Time (s): cpu = 00:01:50 ; elapsed = 00:01:01 . Memory (MB): peak = 2453.480 ; gain = 16.008 ; free physical = 9643 ; free virtual = 27953
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d3e16925

Time (s): cpu = 00:01:50 ; elapsed = 00:01:01 . Memory (MB): peak = 2453.480 ; gain = 16.008 ; free physical = 9643 ; free virtual = 27953
Ending Placer Task | Checksum: 14bac48ac

Time (s): cpu = 00:01:50 ; elapsed = 00:01:01 . Memory (MB): peak = 2453.480 ; gain = 16.008 ; free physical = 9647 ; free virtual = 27957
INFO: [Common 17-83] Releasing license: Implementation
203 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:52 ; elapsed = 00:01:02 . Memory (MB): peak = 2453.480 ; gain = 16.008 ; free physical = 9647 ; free virtual = 27957
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9643 ; free virtual = 27952
INFO: [Common 17-1381] The checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.runs/impl_1/ip_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ip_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9629 ; free virtual = 27939
INFO: [runtcl-4] Executing : report_utilization -file ip_design_wrapper_utilization_placed.rpt -pb ip_design_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9638 ; free virtual = 27947
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ip_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9637 ; free virtual = 27947
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e6eb163c ConstDB: 0 ShapeSum: 64c13270 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 169e0e854

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9561 ; free virtual = 27871
Post Restoration Checksum: NetGraph: d45ba279 NumContArr: 958545db Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 169e0e854

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9561 ; free virtual = 27872

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 169e0e854

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9532 ; free virtual = 27842

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 169e0e854

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9532 ; free virtual = 27842
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: b062f6f8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9521 ; free virtual = 27832
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-23.610| TNS=-5844.578| WHS=-0.194 | THS=-29.031|

Phase 2 Router Initialization | Checksum: 986dbdf3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9520 ; free virtual = 27831

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 7597071b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9521 ; free virtual = 27832

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 437
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-24.735| TNS=-6261.470| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: bb012f43

Time (s): cpu = 00:00:56 ; elapsed = 00:00:15 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9517 ; free virtual = 27828

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-24.744| TNS=-6287.895| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e0c8c282

Time (s): cpu = 00:01:07 ; elapsed = 00:00:20 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9516 ; free virtual = 27827
Phase 4 Rip-up And Reroute | Checksum: 1e0c8c282

Time (s): cpu = 00:01:07 ; elapsed = 00:00:20 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9516 ; free virtual = 27827

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 286fb73bf

Time (s): cpu = 00:01:07 ; elapsed = 00:00:21 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9516 ; free virtual = 27827
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-24.620| TNS=-6240.756| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: ca3cebf1

Time (s): cpu = 00:01:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9511 ; free virtual = 27822

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ca3cebf1

Time (s): cpu = 00:01:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9511 ; free virtual = 27822
Phase 5 Delay and Skew Optimization | Checksum: ca3cebf1

Time (s): cpu = 00:01:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9511 ; free virtual = 27822

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 7cfc3986

Time (s): cpu = 00:01:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9511 ; free virtual = 27822
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-24.588| TNS=-6231.461| WHS=-0.032 | THS=-0.036 |

Phase 6.1 Hold Fix Iter | Checksum: 1793559a2

Time (s): cpu = 00:01:09 ; elapsed = 00:00:21 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9510 ; free virtual = 27821
Phase 6 Post Hold Fix | Checksum: 13a677398

Time (s): cpu = 00:01:09 ; elapsed = 00:00:21 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9510 ; free virtual = 27821

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.73353 %
  Global Horizontal Routing Utilization  = 5.04917 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1e47bc546

Time (s): cpu = 00:01:09 ; elapsed = 00:00:21 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9510 ; free virtual = 27821

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e47bc546

Time (s): cpu = 00:01:09 ; elapsed = 00:00:21 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9509 ; free virtual = 27820

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17d7da1b6

Time (s): cpu = 00:01:09 ; elapsed = 00:00:21 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9509 ; free virtual = 27820

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: c4d3ff98

Time (s): cpu = 00:01:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9509 ; free virtual = 27820
INFO: [Route 35-57] Estimated Timing Summary | WNS=-24.588| TNS=-6231.461| WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: c4d3ff98

Time (s): cpu = 00:01:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9509 ; free virtual = 27820
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9546 ; free virtual = 27857

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
221 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9546 ; free virtual = 27857
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2453.480 ; gain = 0.000 ; free physical = 9544 ; free virtual = 27855
INFO: [Common 17-1381] The checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.runs/impl_1/ip_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ip_design_wrapper_drc_routed.rpt -pb ip_design_wrapper_drc_routed.pb -rpx ip_design_wrapper_drc_routed.rpx
Command: report_drc -file ip_design_wrapper_drc_routed.rpt -pb ip_design_wrapper_drc_routed.pb -rpx ip_design_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.runs/impl_1/ip_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ip_design_wrapper_methodology_drc_routed.rpt -pb ip_design_wrapper_methodology_drc_routed.pb -rpx ip_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ip_design_wrapper_methodology_drc_routed.rpt -pb ip_design_wrapper_methodology_drc_routed.pb -rpx ip_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.runs/impl_1/ip_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ip_design_wrapper_power_routed.rpt -pb ip_design_wrapper_power_summary_routed.pb -rpx ip_design_wrapper_power_routed.rpx
Command: report_power -file ip_design_wrapper_power_routed.rpt -pb ip_design_wrapper_power_summary_routed.pb -rpx ip_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
233 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ip_design_wrapper_route_status.rpt -pb ip_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ip_design_wrapper_timing_summary_routed.rpt -pb ip_design_wrapper_timing_summary_routed.pb -rpx ip_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ip_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file ip_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ip_design_wrapper_bus_skew_routed.rpt -pb ip_design_wrapper_bus_skew_routed.pb -rpx ip_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Dec 16 16:28:17 2019...
