Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1cf108984bec4a579828ba0ba98404e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_controle_de_semaforo_tb_behav xil_defaultlib.tb_controle_de_semaforo_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture semaforo of entity xil_defaultlib.controle_de_semaforo [controle_de_semaforo_default]
Compiling architecture behavior of entity xil_defaultlib.tb_controle_de_semaforo_tb
Built simulation snapshot tb_controle_de_semaforo_tb_behav
