D Flip-Flop Verilog Module

Description :

This repository contains a Verilog module for a D Flip-Flop. 

A D Flip-Flop, or Data Flip-Flop, is a circuit that captures the value of the D-input at a definite portion of the clock cycle (typically the rising edge) and outputs this value. 

The q output takes the value of d, while qbar takes the inverted value of d.

Ports: 

1. d: Data input.
2. clk: Clock input.
3. q: Data output, reflects the input d on the rising edge of the clock.
4. qbar: Inverted data output, reflects the negation of input d on the rising edge of the clock.
