
==============================================================================
XRT Build Version: 2.18.179 (2024.2)
       Build Date: 2024-11-05 13:57:47
          Hash ID: 3ade2e671e5ab463400813fc2846c57edf82bb10
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2024.1) on 2024-05-20-23:21:20
   Version:                2.18.179
   Kernels:                Top
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          5abc6868-3920-8b43-350e-14df293f2484
   UUID (IINTF):           b7ac1abe1e3e1cb686d5a81232452676
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           BUILD_METADATA, EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u55c
   Name:                   gen3x16_xdma_3
   Version:                202210.1
   Generated Version:      Vivado 2022.1 (SW Build: 3513633)
   Created:
               Fri Apr  1 11:16:28 2022   FPGA Device:            xcu55c
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au55c:1.0
   Board Part:             xilinx.com:au55c:part0:1.0
   Platform VBNV:          <not defined>
   Static UUID:            b7ac1abe-1e3e-1cb6-86d5-a81232452676
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   No scalable clock data available.

System Clocks
------
   Name:           ulp_ucs_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 0 MHz
   Achieved Freq:  0 MHz

   Name:           ulp_ucs_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 0 MHz
   Achieved Freq:  0 MHz

   Name:           _bd_top_blp_s_aclk_freerun_ref_00 
   Type:           FIXED 
   Default Freq:   100 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[10]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x1
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[11]
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x2
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[12]
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0x3
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[13]
   Index:        4
   Type:         MEM_DDR4
   Base Address: 0x4
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[14]
   Index:        5
   Type:         MEM_DDR4
   Base Address: 0x5
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[15]
   Index:        6
   Type:         MEM_DDR4
   Base Address: 0x6
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[16]
   Index:        7
   Type:         MEM_DDR4
   Base Address: 0x7
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[17]
   Index:        8
   Type:         MEM_DDR4
   Base Address: 0x8
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[18]
   Index:        9
   Type:         MEM_DDR4
   Base Address: 0x9
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[19]
   Index:        10
   Type:         MEM_DDR4
   Base Address: 0xa
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        11
   Type:         MEM_DDR4
   Base Address: 0xb
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[20]
   Index:        12
   Type:         MEM_DDR4
   Base Address: 0xc
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[21]
   Index:        13
   Type:         MEM_DDR4
   Base Address: 0xd
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[22]
   Index:        14
   Type:         MEM_DDR4
   Base Address: 0xe
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[23]
   Index:        15
   Type:         MEM_DDR4
   Base Address: 0xf
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[24]
   Index:        16
   Type:         MEM_DDR4
   Base Address: 0x10
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[25]
   Index:        17
   Type:         MEM_DDR4
   Base Address: 0x11
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[26]
   Index:        18
   Type:         MEM_DDR4
   Base Address: 0x12
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[27]
   Index:        19
   Type:         MEM_DDR4
   Base Address: 0x13
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[28]
   Index:        20
   Type:         MEM_DDR4
   Base Address: 0x14
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[29]
   Index:        21
   Type:         MEM_DDR4
   Base Address: 0x15
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        22
   Type:         MEM_DDR4
   Base Address: 0x16
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[30]
   Index:        23
   Type:         MEM_DDR4
   Base Address: 0x17
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[31]
   Index:        24
   Type:         MEM_DDR4
   Base Address: 0x18
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        25
   Type:         MEM_DDR4
   Base Address: 0x19
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        26
   Type:         MEM_DDR4
   Base Address: 0x1a
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        27
   Type:         MEM_DDR4
   Base Address: 0x1b
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[6]
   Index:        28
   Type:         MEM_DDR4
   Base Address: 0x1c
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[7]
   Index:        29
   Type:         MEM_DDR4
   Base Address: 0x1d
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[8]
   Index:        30
   Type:         MEM_DDR4
   Base Address: 0x1e
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[9]
   Index:        31
   Type:         MEM_DDR4
   Base Address: 0x1f
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HOST[0]
   Index:        32
   Type:         MEM_DDR4
   Base Address: 0x20
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[0]
   Index:        33
   Type:         MEM_DDR4
   Base Address: 0x21
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[1]
   Index:        34
   Type:         MEM_DDR4
   Base Address: 0x22
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[2]
   Index:        35
   Type:         MEM_DDR4
   Base Address: 0x23
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[3]
   Index:        36
   Type:         MEM_DDR4
   Base Address: 0x24
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[4]
   Index:        37
   Type:         MEM_DDR4
   Base Address: 0x25
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[5]
   Index:        38
   Type:         MEM_DDR4
   Base Address: 0x26
   Address Size: 0x100000000000
   Bank Used:    Yes
==============================================================================
Kernel: Top

Definition
----------
   Signature: Top (void* mem_in1, void* mem_in2, void* mem_out, unsigned int opcode, unsigned int num_active_limbs, unsigned int mod_index)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    64 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    64 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x4C
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        Top_1
   Base Address: 0x0

   Argument:          mem_in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          mem_in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          mem_out
   Register Offset:   0x28
   Port:              M_AXI_GMEM0
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          opcode
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          num_active_limbs
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          mod_index
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2024.1 - 2024-05-20-23:21:20 (SW BUILD: 5074859)
   Command Line:  v++ --include ./include --include ./src --input_files temp.xo --link --optimize 0 --output fhe_kernels_sw_emu.xclbin --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --report_level 0 --save-temps --target sw_emu 
   Options:       --include ./include
                  --include ./src
                  --input_files temp.xo
                  --link
                  --optimize 0
                  --output fhe_kernels_sw_emu.xclbin
                  --platform xilinx_u55c_gen3x16_xdma_3_202210_1
                  --report_level 0
                  --save-temps
                  --target sw_emu 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
