{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 05 18:02:21 2017 " "Info: Processing started: Wed Apr 05 18:02:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sss_FTDI_UM245R -c sss_FTDI_UM245R --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sss_FTDI_UM245R -c sss_FTDI_UM245R --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "gclk " "Info: Assuming node \"gclk\" is an undefined clock" {  } { { "sss_FTDI_UM245R.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/sss_FTDI_UM245R.bdf" { { 472 520 688 488 "gclk" "" } { 464 688 808 480 "gclk" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "gclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst97 " "Info: Detected gated clock \"inst97\" as buffer" {  } { { "sss_FTDI_UM245R.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/sss_FTDI_UM245R.bdf" { { 648 1600 1664 696 "inst97" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst97" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "1046 " "Info: Detected ripple clock \"1046\" as buffer" {  } { { "sss_FTDI_UM245R.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/sss_FTDI_UM245R.bdf" { { 864 1192 1256 944 "1046" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "1046" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "1048 " "Info: Detected ripple clock \"1048\" as buffer" {  } { { "sss_FTDI_UM245R.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/sss_FTDI_UM245R.bdf" { { 864 1288 1352 944 "1048" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "1048" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter:inst\|cntr_anf:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"lpm_counter:inst\|cntr_anf:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "db/cntr_anf.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/db/cntr_anf.tdf" 162 8 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter:inst\|cntr_anf:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "gclk register register lpm_counter:inst\|cntr_anf:auto_generated\|safe_q\[1\] lpm_counter:inst\|cntr_anf:auto_generated\|safe_q\[7\] 275.03 MHz Internal " "Info: Clock \"gclk\" Internal fmax is restricted to 275.03 MHz between source register \"lpm_counter:inst\|cntr_anf:auto_generated\|safe_q\[1\]\" and destination register \"lpm_counter:inst\|cntr_anf:auto_generated\|safe_q\[7\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.266 ns + Longest register register " "Info: + Longest register to register delay is 2.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:inst\|cntr_anf:auto_generated\|safe_q\[1\] 1 REG LC_X8_Y10_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y10_N1; Fanout = 3; REG Node = 'lpm_counter:inst\|cntr_anf:auto_generated\|safe_q\[1\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:inst|cntr_anf:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_anf.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/db/cntr_anf.tdf" 162 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.564 ns) 1.093 ns lpm_counter:inst\|cntr_anf:auto_generated\|counter_cella1~COUT 2 COMB LC_X8_Y10_N1 2 " "Info: 2: + IC(0.529 ns) + CELL(0.564 ns) = 1.093 ns; Loc. = LC_X8_Y10_N1; Fanout = 2; COMB Node = 'lpm_counter:inst\|cntr_anf:auto_generated\|counter_cella1~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { lpm_counter:inst|cntr_anf:auto_generated|safe_q[1] lpm_counter:inst|cntr_anf:auto_generated|counter_cella1~COUT } "NODE_NAME" } } { "db/cntr_anf.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/db/cntr_anf.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.171 ns lpm_counter:inst\|cntr_anf:auto_generated\|counter_cella2~COUT 3 COMB LC_X8_Y10_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 1.171 ns; Loc. = LC_X8_Y10_N2; Fanout = 2; COMB Node = 'lpm_counter:inst\|cntr_anf:auto_generated\|counter_cella2~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { lpm_counter:inst|cntr_anf:auto_generated|counter_cella1~COUT lpm_counter:inst|cntr_anf:auto_generated|counter_cella2~COUT } "NODE_NAME" } } { "db/cntr_anf.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/db/cntr_anf.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.249 ns lpm_counter:inst\|cntr_anf:auto_generated\|counter_cella3~COUT 4 COMB LC_X8_Y10_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 1.249 ns; Loc. = LC_X8_Y10_N3; Fanout = 2; COMB Node = 'lpm_counter:inst\|cntr_anf:auto_generated\|counter_cella3~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { lpm_counter:inst|cntr_anf:auto_generated|counter_cella2~COUT lpm_counter:inst|cntr_anf:auto_generated|counter_cella3~COUT } "NODE_NAME" } } { "db/cntr_anf.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/db/cntr_anf.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 1.427 ns lpm_counter:inst\|cntr_anf:auto_generated\|counter_cella4~COUT 5 COMB LC_X8_Y10_N4 5 " "Info: 5: + IC(0.000 ns) + CELL(0.178 ns) = 1.427 ns; Loc. = LC_X8_Y10_N4; Fanout = 5; COMB Node = 'lpm_counter:inst\|cntr_anf:auto_generated\|counter_cella4~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { lpm_counter:inst|cntr_anf:auto_generated|counter_cella3~COUT lpm_counter:inst|cntr_anf:auto_generated|counter_cella4~COUT } "NODE_NAME" } } { "db/cntr_anf.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/db/cntr_anf.tdf" 62 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 2.266 ns lpm_counter:inst\|cntr_anf:auto_generated\|safe_q\[7\] 6 REG LC_X8_Y10_N7 4 " "Info: 6: + IC(0.000 ns) + CELL(0.839 ns) = 2.266 ns; Loc. = LC_X8_Y10_N7; Fanout = 4; REG Node = 'lpm_counter:inst\|cntr_anf:auto_generated\|safe_q\[7\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { lpm_counter:inst|cntr_anf:auto_generated|counter_cella4~COUT lpm_counter:inst|cntr_anf:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_anf.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/db/cntr_anf.tdf" 162 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.737 ns ( 76.65 % ) " "Info: Total cell delay = 1.737 ns ( 76.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.529 ns ( 23.35 % ) " "Info: Total interconnect delay = 0.529 ns ( 23.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { lpm_counter:inst|cntr_anf:auto_generated|safe_q[1] lpm_counter:inst|cntr_anf:auto_generated|counter_cella1~COUT lpm_counter:inst|cntr_anf:auto_generated|counter_cella2~COUT lpm_counter:inst|cntr_anf:auto_generated|counter_cella3~COUT lpm_counter:inst|cntr_anf:auto_generated|counter_cella4~COUT lpm_counter:inst|cntr_anf:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { lpm_counter:inst|cntr_anf:auto_generated|safe_q[1] {} lpm_counter:inst|cntr_anf:auto_generated|counter_cella1~COUT {} lpm_counter:inst|cntr_anf:auto_generated|counter_cella2~COUT {} lpm_counter:inst|cntr_anf:auto_generated|counter_cella3~COUT {} lpm_counter:inst|cntr_anf:auto_generated|counter_cella4~COUT {} lpm_counter:inst|cntr_anf:auto_generated|safe_q[7] {} } { 0.000ns 0.529ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.564ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "gclk destination 2.925 ns + Shortest register " "Info: + Shortest clock path from clock \"gclk\" to destination register is 2.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns gclk 1 CLK PIN_29 10 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 10; CLK Node = 'gclk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { gclk } "NODE_NAME" } } { "sss_FTDI_UM245R.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/sss_FTDI_UM245R.bdf" { { 472 520 688 488 "gclk" "" } { 464 688 808 480 "gclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.711 ns) 2.925 ns lpm_counter:inst\|cntr_anf:auto_generated\|safe_q\[7\] 2 REG LC_X8_Y10_N7 4 " "Info: 2: + IC(0.745 ns) + CELL(0.711 ns) = 2.925 ns; Loc. = LC_X8_Y10_N7; Fanout = 4; REG Node = 'lpm_counter:inst\|cntr_anf:auto_generated\|safe_q\[7\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { gclk lpm_counter:inst|cntr_anf:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_anf.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/db/cntr_anf.tdf" 162 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.53 % ) " "Info: Total cell delay = 2.180 ns ( 74.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.745 ns ( 25.47 % ) " "Info: Total interconnect delay = 0.745 ns ( 25.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { gclk lpm_counter:inst|cntr_anf:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { gclk {} gclk~out0 {} lpm_counter:inst|cntr_anf:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "gclk source 2.925 ns - Longest register " "Info: - Longest clock path from clock \"gclk\" to source register is 2.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns gclk 1 CLK PIN_29 10 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 10; CLK Node = 'gclk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { gclk } "NODE_NAME" } } { "sss_FTDI_UM245R.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/sss_FTDI_UM245R.bdf" { { 472 520 688 488 "gclk" "" } { 464 688 808 480 "gclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.711 ns) 2.925 ns lpm_counter:inst\|cntr_anf:auto_generated\|safe_q\[1\] 2 REG LC_X8_Y10_N1 3 " "Info: 2: + IC(0.745 ns) + CELL(0.711 ns) = 2.925 ns; Loc. = LC_X8_Y10_N1; Fanout = 3; REG Node = 'lpm_counter:inst\|cntr_anf:auto_generated\|safe_q\[1\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { gclk lpm_counter:inst|cntr_anf:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_anf.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/db/cntr_anf.tdf" 162 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.53 % ) " "Info: Total cell delay = 2.180 ns ( 74.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.745 ns ( 25.47 % ) " "Info: Total interconnect delay = 0.745 ns ( 25.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { gclk lpm_counter:inst|cntr_anf:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { gclk {} gclk~out0 {} lpm_counter:inst|cntr_anf:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { gclk lpm_counter:inst|cntr_anf:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { gclk {} gclk~out0 {} lpm_counter:inst|cntr_anf:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { gclk lpm_counter:inst|cntr_anf:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { gclk {} gclk~out0 {} lpm_counter:inst|cntr_anf:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "db/cntr_anf.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/db/cntr_anf.tdf" 162 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "db/cntr_anf.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/db/cntr_anf.tdf" 162 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { lpm_counter:inst|cntr_anf:auto_generated|safe_q[1] lpm_counter:inst|cntr_anf:auto_generated|counter_cella1~COUT lpm_counter:inst|cntr_anf:auto_generated|counter_cella2~COUT lpm_counter:inst|cntr_anf:auto_generated|counter_cella3~COUT lpm_counter:inst|cntr_anf:auto_generated|counter_cella4~COUT lpm_counter:inst|cntr_anf:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { lpm_counter:inst|cntr_anf:auto_generated|safe_q[1] {} lpm_counter:inst|cntr_anf:auto_generated|counter_cella1~COUT {} lpm_counter:inst|cntr_anf:auto_generated|counter_cella2~COUT {} lpm_counter:inst|cntr_anf:auto_generated|counter_cella3~COUT {} lpm_counter:inst|cntr_anf:auto_generated|counter_cella4~COUT {} lpm_counter:inst|cntr_anf:auto_generated|safe_q[7] {} } { 0.000ns 0.529ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.564ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { gclk lpm_counter:inst|cntr_anf:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { gclk {} gclk~out0 {} lpm_counter:inst|cntr_anf:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { gclk lpm_counter:inst|cntr_anf:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { gclk {} gclk~out0 {} lpm_counter:inst|cntr_anf:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:inst|cntr_anf:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter:inst|cntr_anf:auto_generated|safe_q[7] {} } {  } {  } "" } } { "db/cntr_anf.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/db/cntr_anf.tdf" 162 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "1045 usb_nrxf gclk 1.023 ns register " "Info: tsu for register \"1045\" (data pin = \"usb_nrxf\", clock pin = \"gclk\") is 1.023 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.355 ns + Longest pin register " "Info: + Longest pin to register delay is 8.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns usb_nrxf 1 PIN PIN_18 9 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_18; Fanout = 9; PIN Node = 'usb_nrxf'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_nrxf } "NODE_NAME" } } { "sss_FTDI_UM245R.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/sss_FTDI_UM245R.bdf" { { 880 664 832 896 "usb_nrxf" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.408 ns) + CELL(0.478 ns) 8.355 ns 1045 2 REG LC_X14_Y11_N9 2 " "Info: 2: + IC(6.408 ns) + CELL(0.478 ns) = 8.355 ns; Loc. = LC_X14_Y11_N9; Fanout = 2; REG Node = '1045'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.886 ns" { usb_nrxf 1045 } "NODE_NAME" } } { "sss_FTDI_UM245R.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/sss_FTDI_UM245R.bdf" { { 864 1104 1168 944 "1045" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.947 ns ( 23.30 % ) " "Info: Total cell delay = 1.947 ns ( 23.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.408 ns ( 76.70 % ) " "Info: Total interconnect delay = 6.408 ns ( 76.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.355 ns" { usb_nrxf 1045 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "8.355 ns" { usb_nrxf {} usb_nrxf~out0 {} 1045 {} } { 0.000ns 0.000ns 6.408ns } { 0.000ns 1.469ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "sss_FTDI_UM245R.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/sss_FTDI_UM245R.bdf" { { 864 1104 1168 944 "1045" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "gclk destination 7.369 ns - Shortest register " "Info: - Shortest clock path from clock \"gclk\" to destination register is 7.369 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns gclk 1 CLK PIN_29 10 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 10; CLK Node = 'gclk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { gclk } "NODE_NAME" } } { "sss_FTDI_UM245R.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/sss_FTDI_UM245R.bdf" { { 472 520 688 488 "gclk" "" } { 464 688 808 480 "gclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns lpm_counter:inst\|cntr_anf:auto_generated\|safe_q\[9\] 2 REG LC_X8_Y10_N9 6 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N9; Fanout = 6; REG Node = 'lpm_counter:inst\|cntr_anf:auto_generated\|safe_q\[9\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { gclk lpm_counter:inst|cntr_anf:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_anf.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/db/cntr_anf.tdf" 162 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.509 ns) + CELL(0.711 ns) 7.369 ns 1045 3 REG LC_X14_Y11_N9 2 " "Info: 3: + IC(3.509 ns) + CELL(0.711 ns) = 7.369 ns; Loc. = LC_X14_Y11_N9; Fanout = 2; REG Node = '1045'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.220 ns" { lpm_counter:inst|cntr_anf:auto_generated|safe_q[9] 1045 } "NODE_NAME" } } { "sss_FTDI_UM245R.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/sss_FTDI_UM245R.bdf" { { 864 1104 1168 944 "1045" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.27 % ) " "Info: Total cell delay = 3.115 ns ( 42.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.254 ns ( 57.73 % ) " "Info: Total interconnect delay = 4.254 ns ( 57.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.369 ns" { gclk lpm_counter:inst|cntr_anf:auto_generated|safe_q[9] 1045 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.369 ns" { gclk {} gclk~out0 {} lpm_counter:inst|cntr_anf:auto_generated|safe_q[9] {} 1045 {} } { 0.000ns 0.000ns 0.745ns 3.509ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.355 ns" { usb_nrxf 1045 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "8.355 ns" { usb_nrxf {} usb_nrxf~out0 {} 1045 {} } { 0.000ns 0.000ns 6.408ns } { 0.000ns 1.469ns 0.478ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.369 ns" { gclk lpm_counter:inst|cntr_anf:auto_generated|safe_q[9] 1045 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.369 ns" { gclk {} gclk~out0 {} lpm_counter:inst|cntr_anf:auto_generated|safe_q[9] {} 1045 {} } { 0.000ns 0.000ns 0.745ns 3.509ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "gclk usb_245_out\[1\] lpm_dff:inst77\|dffs\[1\] 20.784 ns register " "Info: tco from clock \"gclk\" to destination pin \"usb_245_out\[1\]\" through register \"lpm_dff:inst77\|dffs\[1\]\" is 20.784 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "gclk source 13.548 ns + Longest register " "Info: + Longest clock path from clock \"gclk\" to source register is 13.548 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns gclk 1 CLK PIN_29 10 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 10; CLK Node = 'gclk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { gclk } "NODE_NAME" } } { "sss_FTDI_UM245R.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/sss_FTDI_UM245R.bdf" { { 472 520 688 488 "gclk" "" } { 464 688 808 480 "gclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns lpm_counter:inst\|cntr_anf:auto_generated\|safe_q\[9\] 2 REG LC_X8_Y10_N9 6 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N9; Fanout = 6; REG Node = 'lpm_counter:inst\|cntr_anf:auto_generated\|safe_q\[9\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { gclk lpm_counter:inst|cntr_anf:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_anf.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/db/cntr_anf.tdf" 162 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.509 ns) + CELL(0.935 ns) 7.593 ns 1046 3 REG LC_X14_Y11_N3 2 " "Info: 3: + IC(3.509 ns) + CELL(0.935 ns) = 7.593 ns; Loc. = LC_X14_Y11_N3; Fanout = 2; REG Node = '1046'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.444 ns" { lpm_counter:inst|cntr_anf:auto_generated|safe_q[9] 1046 } "NODE_NAME" } } { "sss_FTDI_UM245R.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/sss_FTDI_UM245R.bdf" { { 864 1192 1256 944 "1046" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.114 ns) 8.220 ns inst97 4 COMB LC_X14_Y11_N2 9 " "Info: 4: + IC(0.513 ns) + CELL(0.114 ns) = 8.220 ns; Loc. = LC_X14_Y11_N2; Fanout = 9; COMB Node = 'inst97'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { 1046 inst97 } "NODE_NAME" } } { "sss_FTDI_UM245R.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/sss_FTDI_UM245R.bdf" { { 648 1600 1664 696 "inst97" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.617 ns) + CELL(0.711 ns) 13.548 ns lpm_dff:inst77\|dffs\[1\] 5 REG LC_X27_Y20_N2 2 " "Info: 5: + IC(4.617 ns) + CELL(0.711 ns) = 13.548 ns; Loc. = LC_X27_Y20_N2; Fanout = 2; REG Node = 'lpm_dff:inst77\|dffs\[1\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.328 ns" { inst97 lpm_dff:inst77|dffs[1] } "NODE_NAME" } } { "LPM_DFF.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_DFF.tdf" 60 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.164 ns ( 30.74 % ) " "Info: Total cell delay = 4.164 ns ( 30.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.384 ns ( 69.26 % ) " "Info: Total interconnect delay = 9.384 ns ( 69.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.548 ns" { gclk lpm_counter:inst|cntr_anf:auto_generated|safe_q[9] 1046 inst97 lpm_dff:inst77|dffs[1] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "13.548 ns" { gclk {} gclk~out0 {} lpm_counter:inst|cntr_anf:auto_generated|safe_q[9] {} 1046 {} inst97 {} lpm_dff:inst77|dffs[1] {} } { 0.000ns 0.000ns 0.745ns 3.509ns 0.513ns 4.617ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "LPM_DFF.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_DFF.tdf" 60 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.012 ns + Longest register pin " "Info: + Longest register to pin delay is 7.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff:inst77\|dffs\[1\] 1 REG LC_X27_Y20_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X27_Y20_N2; Fanout = 2; REG Node = 'lpm_dff:inst77\|dffs\[1\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff:inst77|dffs[1] } "NODE_NAME" } } { "LPM_DFF.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_DFF.tdf" 60 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.888 ns) + CELL(2.124 ns) 7.012 ns usb_245_out\[1\] 2 PIN PIN_39 0 " "Info: 2: + IC(4.888 ns) + CELL(2.124 ns) = 7.012 ns; Loc. = PIN_39; Fanout = 0; PIN Node = 'usb_245_out\[1\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.012 ns" { lpm_dff:inst77|dffs[1] usb_245_out[1] } "NODE_NAME" } } { "sss_FTDI_UM245R.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/sss_FTDI_UM245R.bdf" { { 304 2184 2367 320 "usb_245_out\[7..0\]" "" } { 392 1528 2304 408 "usb_245_out\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 30.29 % ) " "Info: Total cell delay = 2.124 ns ( 30.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.888 ns ( 69.71 % ) " "Info: Total interconnect delay = 4.888 ns ( 69.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.012 ns" { lpm_dff:inst77|dffs[1] usb_245_out[1] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.012 ns" { lpm_dff:inst77|dffs[1] {} usb_245_out[1] {} } { 0.000ns 4.888ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.548 ns" { gclk lpm_counter:inst|cntr_anf:auto_generated|safe_q[9] 1046 inst97 lpm_dff:inst77|dffs[1] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "13.548 ns" { gclk {} gclk~out0 {} lpm_counter:inst|cntr_anf:auto_generated|safe_q[9] {} 1046 {} inst97 {} lpm_dff:inst77|dffs[1] {} } { 0.000ns 0.000ns 0.745ns 3.509ns 0.513ns 4.617ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.114ns 0.711ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.012 ns" { lpm_dff:inst77|dffs[1] usb_245_out[1] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.012 ns" { lpm_dff:inst77|dffs[1] {} usb_245_out[1] {} } { 0.000ns 4.888ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "usb_245_in_out\[5\] usb_245_in\[5\] 11.276 ns Longest " "Info: Longest tpd from source pin \"usb_245_in_out\[5\]\" to destination pin \"usb_245_in\[5\]\" is 11.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns usb_245_in_out\[5\] 1 PIN PIN_86 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_86; Fanout = 1; PIN Node = 'usb_245_in_out\[5\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_245_in_out[5] } "NODE_NAME" } } { "sss_FTDI_UM245R.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/sss_FTDI_UM245R.bdf" { { 520 1288 1485 536 "usb_245_in_out\[7..0\]" "" } { 512 1152 1288 528 "usb_245_in_out\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns usb_245_in_out~2 2 COMB IOC_X16_Y0_N2 2 " "Info: 2: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = IOC_X16_Y0_N2; Fanout = 2; COMB Node = 'usb_245_in_out~2'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { usb_245_in_out[5] usb_245_in_out~2 } "NODE_NAME" } } { "sss_FTDI_UM245R.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/sss_FTDI_UM245R.bdf" { { 520 1288 1485 536 "usb_245_in_out\[7..0\]" "" } { 512 1152 1288 528 "usb_245_in_out\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.693 ns) + CELL(2.108 ns) 11.276 ns usb_245_in\[5\] 3 PIN PIN_218 0 " "Info: 3: + IC(7.693 ns) + CELL(2.108 ns) = 11.276 ns; Loc. = PIN_218; Fanout = 0; PIN Node = 'usb_245_in\[5\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.801 ns" { usb_245_in_out~2 usb_245_in[5] } "NODE_NAME" } } { "sss_FTDI_UM245R.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/sss_FTDI_UM245R.bdf" { { 280 2184 2360 296 "usb_245_in\[7..0\]" "" } { 424 1528 1760 440 "usb_245_in\[7..0\]" "" } { 576 1760 1928 592 "usb_245_in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.583 ns ( 31.78 % ) " "Info: Total cell delay = 3.583 ns ( 31.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.693 ns ( 68.22 % ) " "Info: Total interconnect delay = 7.693 ns ( 68.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.276 ns" { usb_245_in_out[5] usb_245_in_out~2 usb_245_in[5] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "11.276 ns" { usb_245_in_out[5] {} usb_245_in_out~2 {} usb_245_in[5] {} } { 0.000ns 0.000ns 7.693ns } { 0.000ns 1.475ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "lpm_dff:inst77\|dffs\[2\] usb_245_in_out\[2\] gclk 6.612 ns register " "Info: th for register \"lpm_dff:inst77\|dffs\[2\]\" (data pin = \"usb_245_in_out\[2\]\", clock pin = \"gclk\") is 6.612 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "gclk destination 13.548 ns + Longest register " "Info: + Longest clock path from clock \"gclk\" to destination register is 13.548 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns gclk 1 CLK PIN_29 10 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 10; CLK Node = 'gclk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { gclk } "NODE_NAME" } } { "sss_FTDI_UM245R.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/sss_FTDI_UM245R.bdf" { { 472 520 688 488 "gclk" "" } { 464 688 808 480 "gclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns lpm_counter:inst\|cntr_anf:auto_generated\|safe_q\[9\] 2 REG LC_X8_Y10_N9 6 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N9; Fanout = 6; REG Node = 'lpm_counter:inst\|cntr_anf:auto_generated\|safe_q\[9\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { gclk lpm_counter:inst|cntr_anf:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_anf.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/db/cntr_anf.tdf" 162 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.509 ns) + CELL(0.935 ns) 7.593 ns 1046 3 REG LC_X14_Y11_N3 2 " "Info: 3: + IC(3.509 ns) + CELL(0.935 ns) = 7.593 ns; Loc. = LC_X14_Y11_N3; Fanout = 2; REG Node = '1046'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.444 ns" { lpm_counter:inst|cntr_anf:auto_generated|safe_q[9] 1046 } "NODE_NAME" } } { "sss_FTDI_UM245R.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/sss_FTDI_UM245R.bdf" { { 864 1192 1256 944 "1046" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.114 ns) 8.220 ns inst97 4 COMB LC_X14_Y11_N2 9 " "Info: 4: + IC(0.513 ns) + CELL(0.114 ns) = 8.220 ns; Loc. = LC_X14_Y11_N2; Fanout = 9; COMB Node = 'inst97'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { 1046 inst97 } "NODE_NAME" } } { "sss_FTDI_UM245R.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/sss_FTDI_UM245R.bdf" { { 648 1600 1664 696 "inst97" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.617 ns) + CELL(0.711 ns) 13.548 ns lpm_dff:inst77\|dffs\[2\] 5 REG LC_X27_Y20_N4 2 " "Info: 5: + IC(4.617 ns) + CELL(0.711 ns) = 13.548 ns; Loc. = LC_X27_Y20_N4; Fanout = 2; REG Node = 'lpm_dff:inst77\|dffs\[2\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.328 ns" { inst97 lpm_dff:inst77|dffs[2] } "NODE_NAME" } } { "LPM_DFF.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_DFF.tdf" 60 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.164 ns ( 30.74 % ) " "Info: Total cell delay = 4.164 ns ( 30.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.384 ns ( 69.26 % ) " "Info: Total interconnect delay = 9.384 ns ( 69.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.548 ns" { gclk lpm_counter:inst|cntr_anf:auto_generated|safe_q[9] 1046 inst97 lpm_dff:inst77|dffs[2] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "13.548 ns" { gclk {} gclk~out0 {} lpm_counter:inst|cntr_anf:auto_generated|safe_q[9] {} 1046 {} inst97 {} lpm_dff:inst77|dffs[2] {} } { 0.000ns 0.000ns 0.745ns 3.509ns 0.513ns 4.617ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "LPM_DFF.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_DFF.tdf" 60 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.951 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns usb_245_in_out\[2\] 1 PIN PIN_193 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_193; Fanout = 1; PIN Node = 'usb_245_in_out\[2\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_245_in_out[2] } "NODE_NAME" } } { "sss_FTDI_UM245R.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/sss_FTDI_UM245R.bdf" { { 520 1288 1485 536 "usb_245_in_out\[7..0\]" "" } { 512 1152 1288 528 "usb_245_in_out\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns usb_245_in_out~5 2 COMB IOC_X30_Y21_N2 2 " "Info: 2: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = IOC_X30_Y21_N2; Fanout = 2; COMB Node = 'usb_245_in_out~5'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { usb_245_in_out[2] usb_245_in_out~5 } "NODE_NAME" } } { "sss_FTDI_UM245R.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_FTDI_UM245R/sss_FTDI_UM245R.bdf" { { 520 1288 1485 536 "usb_245_in_out\[7..0\]" "" } { 512 1152 1288 528 "usb_245_in_out\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.361 ns) + CELL(0.115 ns) 6.951 ns lpm_dff:inst77\|dffs\[2\] 3 REG LC_X27_Y20_N4 2 " "Info: 3: + IC(5.361 ns) + CELL(0.115 ns) = 6.951 ns; Loc. = LC_X27_Y20_N4; Fanout = 2; REG Node = 'lpm_dff:inst77\|dffs\[2\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { usb_245_in_out~5 lpm_dff:inst77|dffs[2] } "NODE_NAME" } } { "LPM_DFF.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_DFF.tdf" 60 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 22.87 % ) " "Info: Total cell delay = 1.590 ns ( 22.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.361 ns ( 77.13 % ) " "Info: Total interconnect delay = 5.361 ns ( 77.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.951 ns" { usb_245_in_out[2] usb_245_in_out~5 lpm_dff:inst77|dffs[2] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "6.951 ns" { usb_245_in_out[2] {} usb_245_in_out~5 {} lpm_dff:inst77|dffs[2] {} } { 0.000ns 0.000ns 5.361ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.548 ns" { gclk lpm_counter:inst|cntr_anf:auto_generated|safe_q[9] 1046 inst97 lpm_dff:inst77|dffs[2] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "13.548 ns" { gclk {} gclk~out0 {} lpm_counter:inst|cntr_anf:auto_generated|safe_q[9] {} 1046 {} inst97 {} lpm_dff:inst77|dffs[2] {} } { 0.000ns 0.000ns 0.745ns 3.509ns 0.513ns 4.617ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.114ns 0.711ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.951 ns" { usb_245_in_out[2] usb_245_in_out~5 lpm_dff:inst77|dffs[2] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "6.951 ns" { usb_245_in_out[2] {} usb_245_in_out~5 {} lpm_dff:inst77|dffs[2] {} } { 0.000ns 0.000ns 5.361ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "124 " "Info: Peak virtual memory: 124 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 05 18:02:21 2017 " "Info: Processing ended: Wed Apr 05 18:02:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
