{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672868846063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672868846064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan  4 23:47:24 2023 " "Processing started: Wed Jan  4 23:47:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672868846064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672868846064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES -c AES " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES -c AES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672868846064 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1672868846758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftrows.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftrows.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRows " "Found entity 1: ShiftRows" {  } { { "ShiftRows.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/ShiftRows.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672868854679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672868854679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumns.v 3 3 " "Found 3 design units, including 3 entities, in source file mixcolumns.v" { { "Info" "ISGN_ENTITY_NAME" "1 MixColumns " "Found entity 1: MixColumns" {  } { { "MixColumns.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/MixColumns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672868854701 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplytwo " "Found entity 2: multiplytwo" {  } { { "MixColumns.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/MixColumns.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672868854701 ""} { "Info" "ISGN_ENTITY_NAME" "3 multiplythree " "Found entity 3: multiplythree" {  } { { "MixColumns.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/MixColumns.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672868854701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672868854701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invmixcolumns.v 5 5 " "Found 5 design units, including 5 entities, in source file invmixcolumns.v" { { "Info" "ISGN_ENTITY_NAME" "1 InvMixColumns " "Found entity 1: InvMixColumns" {  } { { "InvMixColumns.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/InvMixColumns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672868854728 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplynine " "Found entity 2: multiplynine" {  } { { "InvMixColumns.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/InvMixColumns.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672868854728 ""} { "Info" "ISGN_ENTITY_NAME" "3 multiplyeleven " "Found entity 3: multiplyeleven" {  } { { "InvMixColumns.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/InvMixColumns.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672868854728 ""} { "Info" "ISGN_ENTITY_NAME" "4 multiplythirteen " "Found entity 4: multiplythirteen" {  } { { "InvMixColumns.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/InvMixColumns.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672868854728 ""} { "Info" "ISGN_ENTITY_NAME" "5 multiplyfourteen " "Found entity 5: multiplyfourteen" {  } { { "InvMixColumns.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/InvMixColumns.v" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672868854728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672868854728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverseshiftrows.v 1 1 " "Found 1 design units, including 1 entities, in source file inverseshiftrows.v" { { "Info" "ISGN_ENTITY_NAME" "1 InverseShiftRows " "Found entity 1: InverseShiftRows" {  } { { "InverseShiftRows.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/InverseShiftRows.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672868854749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672868854749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes.v 3 3 " "Found 3 design units, including 3 entities, in source file subbytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 subBytes_state " "Found entity 1: subBytes_state" {  } { { "subBytes.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/subBytes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672868854771 ""} { "Info" "ISGN_ENTITY_NAME" "2 subBytes " "Found entity 2: subBytes" {  } { { "subBytes.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/subBytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672868854771 ""} { "Info" "ISGN_ENTITY_NAME" "3 s_box " "Found entity 3: s_box" {  } { { "subBytes.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/subBytes.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672868854771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672868854771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes_inv.v 2 2 " "Found 2 design units, including 2 entities, in source file subbytes_inv.v" { { "Info" "ISGN_ENTITY_NAME" "1 subBytes_inv " "Found entity 1: subBytes_inv" {  } { { "subBytes_inv.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/subBytes_inv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672868854784 ""} { "Info" "ISGN_ENTITY_NAME" "2 s_box_inv " "Found entity 2: s_box_inv" {  } { { "subBytes_inv.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/subBytes_inv.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672868854784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672868854784 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "KeyExpansion.v(15) " "Verilog HDL information at KeyExpansion.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "KeyExpansion.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/KeyExpansion.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1672868854804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyexpansion.v 1 1 " "Found 1 design units, including 1 entities, in source file keyexpansion.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyExpansion " "Found entity 1: KeyExpansion" {  } { { "KeyExpansion.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/KeyExpansion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672868854804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672868854804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotword.v 2 2 " "Found 2 design units, including 2 entities, in source file rotword.v" { { "Info" "ISGN_ENTITY_NAME" "1 RotWord " "Found entity 1: RotWord" {  } { { "RotWord.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/RotWord.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672868854811 ""} { "Info" "ISGN_ENTITY_NAME" "2 rcon " "Found entity 2: rcon" {  } { { "RotWord.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/RotWord.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672868854811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672868854811 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Test_bench.v(44) " "Verilog HDL Expression warning at Test_bench.v(44): truncated literal to match 32 bits" {  } { { "Test_bench.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/Test_bench.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1672868854828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.v 3 3 " "Found 3 design units, including 3 entities, in source file test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test_bench " "Found entity 1: Test_bench" {  } { { "Test_bench.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/Test_bench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672868854828 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_bench_cipher " "Found entity 2: Test_bench_cipher" {  } { { "Test_bench.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/Test_bench.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672868854828 ""} { "Info" "ISGN_ENTITY_NAME" "3 Test_bench_key " "Found entity 3: Test_bench_key" {  } { { "Test_bench.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/Test_bench.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672868854828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672868854828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addroundkey.v 1 1 " "Found 1 design units, including 1 entities, in source file addroundkey.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddRoundKey " "Found entity 1: AddRoundKey" {  } { { "AddRoundKey.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/AddRoundKey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672868854833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672868854833 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cipher.v(17) " "Verilog HDL information at cipher.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "cipher.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/cipher.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1672868854835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cipher.v 1 1 " "Found 1 design units, including 1 entities, in source file cipher.v" { { "Info" "ISGN_ENTITY_NAME" "1 cipher " "Found entity 1: cipher" {  } { { "cipher.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/cipher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672868854835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672868854835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocktostate.v 1 1 " "Found 1 design units, including 1 entities, in source file blocktostate.v" { { "Info" "ISGN_ENTITY_NAME" "1 BlockTostate " "Found entity 1: BlockTostate" {  } { { "BlockTostate.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/BlockTostate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672868854841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672868854841 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Inv_cipher.v(17) " "Verilog HDL information at Inv_cipher.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "Inv_cipher.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/Inv_cipher.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1672868854856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv_cipher.v 1 1 " "Found 1 design units, including 1 entities, in source file inv_cipher.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inv_cipher " "Found entity 1: Inv_cipher" {  } { { "Inv_cipher.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/Inv_cipher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672868854856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672868854856 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final Wrapper.v(11) " "Verilog HDL Declaration warning at Wrapper.v(11): \"final\" is SystemVerilog-2005 keyword" {  } { { "Wrapper.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/Wrapper.v" 11 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1672868854857 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Wrapper.v(29) " "Verilog HDL Expression warning at Wrapper.v(29): truncated literal to match 32 bits" {  } { { "Wrapper.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/Wrapper.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1672868854857 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Wrapper.v(30) " "Verilog HDL Expression warning at Wrapper.v(30): truncated literal to match 32 bits" {  } { { "Wrapper.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/Wrapper.v" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1672868854857 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Wrapper.v(31) " "Verilog HDL Expression warning at Wrapper.v(31): truncated literal to match 32 bits" {  } { { "Wrapper.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/Wrapper.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1672868854858 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Wrapper.v(32) " "Verilog HDL Expression warning at Wrapper.v(32): truncated literal to match 32 bits" {  } { { "Wrapper.v" "" { Text "E:/CUFE/1st Year/2nd term/Advanced logic design/Project/Logic Project/Wrapper.v" 32 0 0 } }  } 0 10229 "Verilog HDL Expression 