[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/GenScopeFunc/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/GenScopeFunc/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<110> s<109> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<mod> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:13> el<1:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:12> el<1:14>
n<> u<6> t<Module_nonansi_header> p<89> c<2> s<65> l<1:1> el<1:15>
n<1> u<7> t<IntConst> p<8> l<4:9> el<4:10>
n<> u<8> t<Primary_literal> p<9> c<7> l<4:9> el<4:10>
n<> u<9> t<Constant_primary> p<10> c<8> l<4:9> el<4:10>
n<> u<10> t<Constant_expression> p<56> c<9> s<54> l<4:9> el<4:10>
n<cscope> u<11> t<StringConst> p<54> s<52> l<4:20> el<4:26>
n<> u<12> t<Lifetime_Automatic> p<46> s<45> l<5:16> el<5:25>
n<> u<13> t<IntVec_TypeLogic> p<14> l<5:26> el<5:31>
n<> u<14> t<Data_type> p<15> c<13> l<5:26> el<5:31>
n<> u<15> t<Function_data_type> p<16> c<14> l<5:26> el<5:31>
n<> u<16> t<Function_data_type_or_implicit> p<45> c<15> s<17> l<5:26> el<5:31>
n<local_function> u<17> t<StringConst> p<45> s<22> l<5:32> el<5:46>
n<> u<18> t<TfPortDir_Inp> p<21> s<19> l<5:47> el<5:52>
n<> u<19> t<Data_type_or_implicit> p<21> s<20> l<5:54> el<5:54>
n<x> u<20> t<StringConst> p<21> l<5:54> el<5:55>
n<> u<21> t<Tf_port_item> p<22> c<18> l<5:47> el<5:55>
n<> u<22> t<Tf_port_list> p<45> c<21> s<43> l<5:47> el<5:55>
n<local_function> u<23> t<StringConst> p<24> l<6:9> el<6:23>
n<> u<24> t<Ps_or_hierarchical_identifier> p<27> c<23> s<26> l<6:9> el<6:23>
n<> u<25> t<Bit_select> p<26> l<6:24> el<6:24>
n<> u<26> t<Select> p<27> c<25> l<6:24> el<6:24>
n<> u<27> t<Variable_lvalue> p<39> c<24> s<28> l<6:9> el<6:23>
n<> u<28> t<AssignOp_Assign> p<39> s<38> l<6:24> el<6:25>
n<x> u<29> t<StringConst> p<30> l<6:26> el<6:27>
n<> u<30> t<Primary_literal> p<31> c<29> l<6:26> el<6:27>
n<> u<31> t<Primary> p<32> c<30> l<6:26> el<6:27>
n<> u<32> t<Expression> p<38> c<31> s<37> l<6:26> el<6:27>
n<1> u<33> t<IntConst> p<34> l<6:30> el<6:31>
n<> u<34> t<Primary_literal> p<35> c<33> l<6:30> el<6:31>
n<> u<35> t<Primary> p<36> c<34> l<6:30> el<6:31>
n<> u<36> t<Expression> p<38> c<35> l<6:30> el<6:31>
n<> u<37> t<BinOp_Plus> p<38> s<36> l<6:28> el<6:29>
n<> u<38> t<Expression> p<39> c<32> l<6:26> el<6:31>
n<> u<39> t<Operator_assignment> p<40> c<27> l<6:9> el<6:31>
n<> u<40> t<Blocking_assignment> p<41> c<39> l<6:9> el<6:31>
n<> u<41> t<Statement_item> p<42> c<40> l<6:9> el<6:32>
n<> u<42> t<Statement> p<43> c<41> l<6:9> el<6:32>
n<> u<43> t<Function_statement_or_null> p<45> c<42> s<44> l<6:9> el<6:32>
n<> u<44> t<Endfunction> p<45> l<7:7> el<7:18>
n<> u<45> t<Function_body_declaration> p<46> c<16> l<5:26> el<7:18>
n<> u<46> t<Function_declaration> p<47> c<12> l<5:7> el<7:18>
n<> u<47> t<Package_or_generate_item_declaration> p<48> c<46> l<5:7> el<7:18>
n<> u<48> t<Module_or_generate_item_declaration> p<49> c<47> l<5:7> el<7:18>
n<> u<49> t<Module_common_item> p<50> c<48> l<5:7> el<7:18>
n<> u<50> t<Module_or_generate_item> p<51> c<49> l<5:7> el<7:18>
n<> u<51> t<Generate_item> p<52> c<50> l<5:7> el<7:18>
n<> u<52> t<Generate_block> p<54> c<51> s<53> l<5:7> el<7:18>
n<> u<53> t<End> p<54> l<8:5> el<8:8>
n<> u<54> t<Generate_block> p<56> c<11> l<4:12> el<8:8>
n<> u<55> t<IF> p<56> s<10> l<4:5> el<4:7>
n<> u<56> t<If_generate_construct> p<57> c<55> l<4:5> el<8:8>
n<> u<57> t<Conditional_generate_construct> p<58> c<56> l<4:5> el<8:8>
n<> u<58> t<Module_common_item> p<59> c<57> l<4:5> el<8:8>
n<> u<59> t<Module_or_generate_item> p<60> c<58> l<4:5> el<8:8>
n<> u<60> t<Generate_item> p<61> c<59> l<4:5> el<8:8>
n<> u<61> t<Generate_block> p<63> c<60> s<62> l<4:5> el<8:8>
n<> u<62> t<Endgenerate> p<63> l<9:3> el<9:14>
n<> u<63> t<Generate_region> p<64> c<61> l<3:3> el<9:14>
n<> u<64> t<Non_port_module_item> p<65> c<63> l<3:3> el<9:14>
n<> u<65> t<Module_item> p<89> c<64> s<87> l<3:3> el<9:14>
n<foo> u<66> t<StringConst> p<67> l<11:10> el<11:13>
n<> u<67> t<Ps_or_hierarchical_identifier> p<70> c<66> s<69> l<11:10> el<11:13>
n<> u<68> t<Constant_bit_select> p<69> l<11:14> el<11:14>
n<> u<69> t<Constant_select> p<70> c<68> l<11:14> el<11:14>
n<> u<70> t<Net_lvalue> p<81> c<67> s<80> l<11:10> el<11:13>
n<cscope> u<71> t<StringConst> p<78> s<72> l<11:16> el<11:22>
n<local_function> u<72> t<StringConst> p<78> s<77> l<11:23> el<11:37>
n<counter> u<73> t<StringConst> p<74> l<11:38> el<11:45>
n<> u<74> t<Primary_literal> p<75> c<73> l<11:38> el<11:45>
n<> u<75> t<Primary> p<76> c<74> l<11:38> el<11:45>
n<> u<76> t<Expression> p<77> c<75> l<11:38> el<11:45>
n<> u<77> t<List_of_arguments> p<78> c<76> l<11:38> el<11:45>
n<> u<78> t<Complex_func_call> p<79> c<71> l<11:16> el<11:46>
n<> u<79> t<Primary> p<80> c<78> l<11:16> el<11:46>
n<> u<80> t<Expression> p<81> c<79> l<11:16> el<11:46>
n<> u<81> t<Net_assignment> p<82> c<70> l<11:10> el<11:46>
n<> u<82> t<List_of_net_assignments> p<83> c<81> l<11:10> el<11:46>
n<> u<83> t<Continuous_assign> p<84> c<82> l<11:3> el<11:47>
n<> u<84> t<Module_common_item> p<85> c<83> l<11:3> el<11:47>
n<> u<85> t<Module_or_generate_item> p<86> c<84> l<11:3> el<11:47>
n<> u<86> t<Non_port_module_item> p<87> c<85> l<11:3> el<11:47>
n<> u<87> t<Module_item> p<89> c<86> s<88> l<11:3> el<11:47>
n<> u<88> t<Endmodule> p<89> l<12:1> el<12:10>
n<> u<89> t<Module_declaration> p<90> c<6> l<1:1> el<12:10>
n<> u<90> t<Description> p<109> c<89> s<108> l<1:1> el<12:10>
n<module> u<91> t<Module_keyword> p<95> s<92> l<14:1> el<14:7>
n<top> u<92> t<StringConst> p<95> s<94> l<14:8> el<14:11>
n<> u<93> t<Port> p<94> l<14:13> el<14:13>
n<> u<94> t<List_of_ports> p<95> c<93> l<14:12> el<14:14>
n<> u<95> t<Module_nonansi_header> p<107> c<91> s<105> l<14:1> el<14:15>
n<mod> u<96> t<StringConst> p<102> s<101> l<15:3> el<15:6>
n<c> u<97> t<StringConst> p<98> l<15:8> el<15:9>
n<> u<98> t<Name_of_instance> p<101> c<97> s<100> l<15:8> el<15:9>
n<> u<99> t<Ordered_port_connection> p<100> l<15:11> el<15:11>
n<> u<100> t<List_of_port_connections> p<101> c<99> l<15:11> el<15:11>
n<> u<101> t<Hierarchical_instance> p<102> c<98> l<15:8> el<15:12>
n<> u<102> t<Module_instantiation> p<103> c<96> l<15:3> el<15:13>
n<> u<103> t<Module_or_generate_item> p<104> c<102> l<15:3> el<15:13>
n<> u<104> t<Non_port_module_item> p<105> c<103> l<15:3> el<15:13>
n<> u<105> t<Module_item> p<107> c<104> s<106> l<15:3> el<15:13>
n<> u<106> t<Endmodule> p<107> l<16:1> el<16:10>
n<> u<107> t<Module_declaration> p<108> c<95> l<14:1> el<16:10>
n<> u<108> t<Description> p<109> c<107> l<14:1> el<16:10>
n<> u<109> t<Source_text> p<110> c<90> l<1:1> el<16:10>
n<> u<110> t<Top_level_rule> c<1> l<1:1> el<17:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GenScopeFunc/dut.sv:1:1: No timescale set for "mod".

[WRN:PA0205] ${SURELOG_DIR}/tests/GenScopeFunc/dut.sv:14:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/GenScopeFunc/dut.sv:1:1: Compile module "work@mod".

[INF:CP0303] ${SURELOG_DIR}/tests/GenScopeFunc/dut.sv:14:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/GenScopeFunc/dut.sv:4:5: Compile generate block "work@top.c.cscope".

[NTE:EL0503] ${SURELOG_DIR}/tests/GenScopeFunc/dut.sv:14:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assignment                                             1
begin                                                  1
constant                                               3
cont_assign                                            1
design                                                 1
function                                               1
gen_if                                                 1
gen_region                                             1
gen_scope                                              2
gen_scope_array                                        2
hier_path                                              1
io_decl                                                1
logic_net                                              2
logic_typespec                                         2
logic_var                                              2
method_func_call                                       1
module_inst                                            6
named_begin                                            1
operation                                              1
ref_module                                             1
ref_obj                                                5
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
assignment                                             2
begin                                                  1
constant                                               3
cont_assign                                            2
design                                                 1
function                                               2
gen_if                                                 1
gen_region                                             1
gen_scope                                              3
gen_scope_array                                        3
hier_path                                              2
io_decl                                                2
logic_net                                              2
logic_typespec                                         2
logic_var                                              2
method_func_call                                       2
module_inst                                            6
named_begin                                            1
operation                                              2
ref_module                                             1
ref_obj                                               10
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenScopeFunc/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/GenScopeFunc/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/GenScopeFunc/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv, line:1:1, endln:12:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@mod
  |vpiDefName:work@mod
  |vpiNet:
  \_logic_net: (work@mod.foo), line:11:10, endln:11:13
    |vpiParent:
    \_module_inst: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv, line:1:1, endln:12:10
    |vpiName:foo
    |vpiFullName:work@mod.foo
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@mod.counter), line:11:38, endln:11:45
    |vpiParent:
    \_module_inst: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv, line:1:1, endln:12:10
    |vpiName:counter
    |vpiFullName:work@mod.counter
    |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , line:11:10, endln:11:46
    |vpiParent:
    \_module_inst: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv, line:1:1, endln:12:10
    |vpiRhs:
    \_hier_path: (cscope.local_function), line:11:16, endln:11:46
      |vpiParent:
      \_cont_assign: , line:11:10, endln:11:46
      |vpiName:cscope.local_function
      |vpiActual:
      \_ref_obj: (cscope), line:11:16, endln:11:22
        |vpiParent:
        \_hier_path: (cscope.local_function), line:11:16, endln:11:46
        |vpiName:cscope
      |vpiActual:
      \_method_func_call: (local_function), line:11:23, endln:11:37
        |vpiParent:
        \_hier_path: (cscope.local_function), line:11:16, endln:11:46
        |vpiArgument:
        \_ref_obj: (work@mod.cscope.local_function.counter), line:11:38, endln:11:45
          |vpiParent:
          \_method_func_call: (local_function), line:11:23, endln:11:37
          |vpiName:counter
          |vpiFullName:work@mod.cscope.local_function.counter
          |vpiActual:
          \_logic_net: (work@mod.counter), line:11:38, endln:11:45
        |vpiName:local_function
    |vpiLhs:
    \_ref_obj: (work@mod.foo), line:11:10, endln:11:13
      |vpiParent:
      \_cont_assign: , line:11:10, endln:11:46
      |vpiName:foo
      |vpiFullName:work@mod.foo
      |vpiActual:
      \_logic_net: (work@mod.foo), line:11:10, endln:11:13
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv, line:1:1, endln:12:10
    |vpiStmt:
    \_begin: (work@mod)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@mod
      |vpiStmt:
      \_gen_if: , line:4:5, endln:4:7
        |vpiParent:
        \_begin: (work@mod)
        |vpiCondition:
        \_constant: , line:4:9, endln:4:10
          |vpiParent:
          \_gen_if: , line:4:5, endln:4:7
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_named_begin: (work@mod.cscope)
          |vpiParent:
          \_gen_if: , line:4:5, endln:4:7
          |vpiName:cscope
          |vpiFullName:work@mod.cscope
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv, line:14:1, endln:16:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiRefModule:
  \_ref_module: work@mod (c), line:15:8, endln:15:9
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv, line:14:1, endln:16:10
    |vpiName:c
    |vpiDefName:work@mod
    |vpiActual:
    \_module_inst: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv, line:1:1, endln:12:10
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv, line:14:1, endln:16:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@mod (work@top.c), file:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv, line:15:3, endln:15:13
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv, line:14:1, endln:16:10
    |vpiName:c
    |vpiFullName:work@top.c
    |vpiDefName:work@mod
    |vpiDefFile:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv, line:14:1, endln:16:10
    |vpiGenScopeArray:
    \_gen_scope_array: (work@top.c.cscope), line:4:5, endln:8:8
      |vpiParent:
      \_module_inst: work@mod (work@top.c), file:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv, line:15:3, endln:15:13
      |vpiName:cscope
      |vpiFullName:work@top.c.cscope
      |vpiGenScope:
      \_gen_scope: (work@top.c.cscope), line:4:5, endln:8:8
        |vpiParent:
        \_gen_scope_array: (work@top.c.cscope), line:4:5, endln:8:8
        |vpiFullName:work@top.c.cscope
        |vpiTaskFunc:
        \_function: (work@top.c.cscope.local_function), line:5:7, endln:7:18
          |vpiParent:
          \_gen_scope: (work@top.c.cscope), line:4:5, endln:8:8
          |vpiName:local_function
          |vpiFullName:work@top.c.cscope.local_function
          |vpiVisibility:1
          |vpiAutomatic:1
          |vpiReturn:
          \_logic_var: (work@top.c.cscope.local_function), line:5:26, endln:5:31
            |vpiParent:
            \_function: (work@top.c.cscope.local_function), line:5:7, endln:7:18
            |vpiTypespec:
            \_logic_typespec: , line:5:26, endln:5:31
            |vpiFullName:work@top.c.cscope.local_function
          |vpiIODecl:
          \_io_decl: (x), line:5:54, endln:5:55
            |vpiParent:
            \_function: (work@top.c.cscope.local_function), line:5:7, endln:7:18
            |vpiDirection:1
            |vpiName:x
          |vpiStmt:
          \_assignment: , line:6:9, endln:6:31
            |vpiParent:
            \_function: (work@top.c.cscope.local_function), line:5:7, endln:7:18
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:6:26, endln:6:31
              |vpiParent:
              \_assignment: , line:6:9, endln:6:31
              |vpiOpType:24
              |vpiOperand:
              \_ref_obj: (work@top.c.cscope.local_function.x), line:6:26, endln:6:27
                |vpiParent:
                \_operation: , line:6:26, endln:6:31
                |vpiName:x
                |vpiFullName:work@top.c.cscope.local_function.x
                |vpiActual:
                \_io_decl: (x), line:5:54, endln:5:55
              |vpiOperand:
              \_constant: , line:6:30, endln:6:31
                |vpiParent:
                \_operation: , line:6:26, endln:6:31
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@top.c.cscope.local_function.local_function), line:6:9, endln:6:23
              |vpiParent:
              \_assignment: , line:6:9, endln:6:31
              |vpiName:local_function
              |vpiFullName:work@top.c.cscope.local_function.local_function
              |vpiActual:
              \_logic_var: (work@top.c.cscope.local_function), line:5:26, endln:5:31
    |vpiContAssign:
    \_cont_assign: , line:11:10, endln:11:46
      |vpiParent:
      \_module_inst: work@mod (work@top.c), file:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv, line:15:3, endln:15:13
      |vpiRhs:
      \_hier_path: (cscope.local_function), line:11:16, endln:11:46
        |vpiParent:
        \_cont_assign: , line:11:10, endln:11:46
        |vpiName:cscope.local_function
        |vpiActual:
        \_ref_obj: (cscope), line:11:16, endln:11:22
          |vpiParent:
          \_hier_path: (cscope.local_function), line:11:16, endln:11:46
          |vpiName:cscope
          |vpiActual:
          \_gen_scope: (work@top.c.cscope), line:4:5, endln:8:8
        |vpiActual:
        \_method_func_call: (local_function), line:11:23, endln:11:37
          |vpiParent:
          \_hier_path: (cscope.local_function), line:11:16, endln:11:46
          |vpiArgument:
          \_ref_obj: (work@top.c.cscope.local_function.counter), line:11:38, endln:11:45
            |vpiParent:
            \_method_func_call: (local_function), line:11:23, endln:11:37
            |vpiName:counter
            |vpiFullName:work@top.c.cscope.local_function.counter
            |vpiActual:
            \_gen_scope: (work@top.c.cscope), line:4:5, endln:8:8
          |vpiName:local_function
          |vpiFunction:
          \_function: (work@top.c.cscope.local_function), line:5:7, endln:7:18
      |vpiLhs:
      \_ref_obj: (work@top.c.foo), line:11:10, endln:11:13
        |vpiParent:
        \_cont_assign: , line:11:10, endln:11:46
        |vpiName:foo
        |vpiFullName:work@top.c.foo
        |vpiActual:
        \_logic_net: (work@mod.foo), line:11:10, endln:11:13
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/GenScopeFunc/dut.sv | ${SURELOG_DIR}/build/regression/GenScopeFunc/roundtrip/dut_000.sv | 8 | 16 |