{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555781623987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555781624003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 23:03:43 2019 " "Processing started: Sat Apr 20 23:03:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555781624003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555781624003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Quarter_Precision_Floating_Number_Multiplier -c Quarter_Precision_Floating_Number_Multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off Quarter_Precision_Floating_Number_Multiplier -c Quarter_Precision_Floating_Number_Multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555781624003 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555781626637 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555781626638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file main.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-Struct " "Found design unit 1: Main-Struct" {  } { { "Main.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Main.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664396 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Main.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555781664396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twelve_bit_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file twelve_bit_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWELVE_BIT_ADDER-Struct " "Found design unit 1: TWELVE_BIT_ADDER-Struct" {  } { { "Twelve_Bit_Adder.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Twelve_Bit_Adder.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664402 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWELVE_BIT_ADDER " "Found entity 1: TWELVE_BIT_ADDER" {  } { { "Twelve_Bit_Adder.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Twelve_Bit_Adder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555781664402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer12_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer12_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MULTIPLEXER12_1-Struct " "Found design unit 1: MULTIPLEXER12_1-Struct" {  } { { "Multiplexer12_1.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Multiplexer12_1.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664409 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLEXER12_1 " "Found entity 1: MULTIPLEXER12_1" {  } { { "Multiplexer12_1.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Multiplexer12_1.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555781664409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quarterprecfloatmultiplier.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file quarterprecfloatmultiplier.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QuarterPrecFloatMultiplier-Struct " "Found design unit 1: QuarterPrecFloatMultiplier-Struct" {  } { { "QuarterPrecFloatMultiplier.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/QuarterPrecFloatMultiplier.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664417 ""} { "Info" "ISGN_ENTITY_NAME" "1 QuarterPrecFloatMultiplier " "Found entity 1: QuarterPrecFloatMultiplier" {  } { { "QuarterPrecFloatMultiplier.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/QuarterPrecFloatMultiplier.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555781664417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 19 9 " "Found 19 design units, including 9 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664424 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Gates.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664424 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Gates.vhdl" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664424 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Gates.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664424 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Gates.vhdl" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664424 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Gates.vhdl" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664424 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Gates.vhdl" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664424 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Gates.vhdl" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664424 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Gates.vhdl" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664424 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 Full_Adder-Struct " "Found design unit 10: Full_Adder-Struct" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Gates.vhdl" 144 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664424 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Gates.vhdl" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664424 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Gates.vhdl" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664424 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Gates.vhdl" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664424 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Gates.vhdl" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664424 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Gates.vhdl" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664424 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Gates.vhdl" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664424 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Gates.vhdl" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664424 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Gates.vhdl" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664424 ""} { "Info" "ISGN_ENTITY_NAME" "9 Full_Adder " "Found entity 9: Full_Adder" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Gates.vhdl" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555781664424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_bit_Adder_CIN-Struct " "Found design unit 1: Four_bit_Adder_CIN-Struct" {  } { { "Four_bit_Adder.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Four_bit_Adder.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664431 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_bit_Adder_CIN " "Found entity 1: Four_bit_Adder_CIN" {  } { { "Four_bit_Adder.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Four_bit_Adder.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555781664431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/DUT.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664438 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/DUT.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555781664438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555781664438 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555781664631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuarterPrecFloatMultiplier QuarterPrecFloatMultiplier:qpfm " "Elaborating entity \"QuarterPrecFloatMultiplier\" for hierarchy \"QuarterPrecFloatMultiplier:qpfm\"" {  } { { "Main.vhdl" "qpfm" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Main.vhdl" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555781665129 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C5 QuarterPrecFloatMultiplier.vhdl(24) " "Verilog HDL or VHDL warning at QuarterPrecFloatMultiplier.vhdl(24): object \"C5\" assigned a value but never read" {  } { { "QuarterPrecFloatMultiplier.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/QuarterPrecFloatMultiplier.vhdl" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555781665132 "|QuarterPrecFloatMultiplier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D5 QuarterPrecFloatMultiplier.vhdl(24) " "Verilog HDL or VHDL warning at QuarterPrecFloatMultiplier.vhdl(24): object \"D5\" assigned a value but never read" {  } { { "QuarterPrecFloatMultiplier.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/QuarterPrecFloatMultiplier.vhdl" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555781665132 "|QuarterPrecFloatMultiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTIPLEXER12_1 QuarterPrecFloatMultiplier:qpfm\|MULTIPLEXER12_1:mux1 " "Elaborating entity \"MULTIPLEXER12_1\" for hierarchy \"QuarterPrecFloatMultiplier:qpfm\|MULTIPLEXER12_1:mux1\"" {  } { { "QuarterPrecFloatMultiplier.vhdl" "mux1" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/QuarterPrecFloatMultiplier.vhdl" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555781665134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TWELVE_BIT_ADDER QuarterPrecFloatMultiplier:qpfm\|TWELVE_BIT_ADDER:tba1 " "Elaborating entity \"TWELVE_BIT_ADDER\" for hierarchy \"QuarterPrecFloatMultiplier:qpfm\|TWELVE_BIT_ADDER:tba1\"" {  } { { "QuarterPrecFloatMultiplier.vhdl" "tba1" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/QuarterPrecFloatMultiplier.vhdl" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555781665141 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C3 Twelve_Bit_Adder.vhdl(9) " "Verilog HDL or VHDL warning at Twelve_Bit_Adder.vhdl(9): object \"C3\" assigned a value but never read" {  } { { "Twelve_Bit_Adder.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Twelve_Bit_Adder.vhdl" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555781665341 "|QuarterPrecFloatMultiplier|TWELVE_BIT_ADDER:tba1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_bit_Adder_CIN QuarterPrecFloatMultiplier:qpfm\|TWELVE_BIT_ADDER:tba1\|Four_bit_Adder_CIN:fba1 " "Elaborating entity \"Four_bit_Adder_CIN\" for hierarchy \"QuarterPrecFloatMultiplier:qpfm\|TWELVE_BIT_ADDER:tba1\|Four_bit_Adder_CIN:fba1\"" {  } { { "Twelve_Bit_Adder.vhdl" "fba1" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Twelve_Bit_Adder.vhdl" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555781665342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder QuarterPrecFloatMultiplier:qpfm\|TWELVE_BIT_ADDER:tba1\|Four_bit_Adder_CIN:fba1\|Full_Adder:ha " "Elaborating entity \"Full_Adder\" for hierarchy \"QuarterPrecFloatMultiplier:qpfm\|TWELVE_BIT_ADDER:tba1\|Four_bit_Adder_CIN:fba1\|Full_Adder:ha\"" {  } { { "Four_bit_Adder.vhdl" "ha" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Four_bit_Adder.vhdl" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555781665347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER QuarterPrecFloatMultiplier:qpfm\|TWELVE_BIT_ADDER:tba1\|Four_bit_Adder_CIN:fba1\|Full_Adder:ha\|HALF_ADDER:ha " "Elaborating entity \"HALF_ADDER\" for hierarchy \"QuarterPrecFloatMultiplier:qpfm\|TWELVE_BIT_ADDER:tba1\|Four_bit_Adder_CIN:fba1\|Full_Adder:ha\|HALF_ADDER:ha\"" {  } { { "Gates.vhdl" "ha" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Gates.vhdl" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555781665564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 QuarterPrecFloatMultiplier:qpfm\|TWELVE_BIT_ADDER:tba1\|Four_bit_Adder_CIN:fba1\|Full_Adder:ha\|AND_2:a1 " "Elaborating entity \"AND_2\" for hierarchy \"QuarterPrecFloatMultiplier:qpfm\|TWELVE_BIT_ADDER:tba1\|Four_bit_Adder_CIN:fba1\|Full_Adder:ha\|AND_2:a1\"" {  } { { "Gates.vhdl" "a1" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Gates.vhdl" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555781665649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 QuarterPrecFloatMultiplier:qpfm\|TWELVE_BIT_ADDER:tba1\|Four_bit_Adder_CIN:fba1\|Full_Adder:ha\|OR_2:o1 " "Elaborating entity \"OR_2\" for hierarchy \"QuarterPrecFloatMultiplier:qpfm\|TWELVE_BIT_ADDER:tba1\|Four_bit_Adder_CIN:fba1\|Full_Adder:ha\|OR_2:o1\"" {  } { { "Gates.vhdl" "o1" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Gates.vhdl" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555781665654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 QuarterPrecFloatMultiplier:qpfm\|TWELVE_BIT_ADDER:tba1\|Four_bit_Adder_CIN:fba1\|Full_Adder:ha\|XOR_2:x1 " "Elaborating entity \"XOR_2\" for hierarchy \"QuarterPrecFloatMultiplier:qpfm\|TWELVE_BIT_ADDER:tba1\|Four_bit_Adder_CIN:fba1\|Full_Adder:ha\|XOR_2:x1\"" {  } { { "Gates.vhdl" "x1" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Gates.vhdl" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555781666294 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555781673633 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555781673633 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555781673633 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555781673633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555781676317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 23:04:36 2019 " "Processing ended: Sat Apr 20 23:04:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555781676317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555781676317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555781676317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555781676317 ""}
