{"vcs1":{"timestamp_begin":1731595733.222306205, "rt":2.84, "ut":0.66, "st":0.24}}
{"vcselab":{"timestamp_begin":1731595736.138896445, "rt":1.58, "ut":0.32, "st":0.16}}
{"link":{"timestamp_begin":1731595737.793188157, "rt":0.39, "ut":0.16, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731595732.563176221}
{"VCS_COMP_START_TIME": 1731595732.563176221}
{"VCS_COMP_END_TIME": 1731595740.427360038}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks +define+D6"}
{"vcs1": {"peak_mem": 332832}}
{"stitch_vcselab": {"peak_mem": 231552}}
