// Seed: 4178444568
module module_0 (
    id_1
);
  input wire id_1;
  logic [1 : -1] id_2;
  ;
  wire id_3;
  ;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1
);
  wire [1 'b0 : -1] id_3;
  wire [1 : 1] id_4;
  module_0 modCall_1 (id_3);
  wire [-1 : 1] id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output logic [7:0] id_3;
  input wire id_2;
  module_0 modCall_1 (id_4);
  input wire id_1;
  assign id_3[-1] = -1;
endmodule
