library ieee;
use std_logic_1164.all;
use std_logic_unsigned.all;

entity find_v is
	port(freq_in: in std_logic_vector(1 downto 0);
		  clk: in std_logic;
		  freq_out: out std_logic_vector(1 downto 0));
end;

architecture bhv of find_v is
signal count: integer range 0 to 2;
signal temp0,temp1,temp2,temp3,temp4,temp5: integer std_logic_vector(1 downto 0);
begin

p0:process(clk,freq_in) is
begin 
	if(clk'event and clk='1') then 
		temp0<= freq_in;
		temp1<=temp0;
		temp2<=temp1;
		temp3<=temp2;
		temp4<=temp3;
		temp5<=temp4;
	end if;
end process;

p1:process(clk,freq_in) is 
begin
	if(clk'event and clk='1') then	
		if((temp2=temp3) and (temp1=temp4)) then 
			temp1="00";
			temp4="00";
		elsif((temp2=temp3) and (temp3=temp4)) then 
			temp5="00";
		end if;
		freq_out<=temp5;
	end if;
end process;
end;