# üß† Synopsys VLSI Flow Learning

This repository documents my hands-on learning journey of the **Synopsys Digital Design Flow**, covering end-to-end RTL-to-GDSII stages ‚Äî from **synthesis to STA and PnR**.

---

## üß© Tools Covered
| Tool | Purpose |
|------|----------|
| **Design Compiler (DC)** | Logic synthesis & multi-V<sub>th</sub> optimization |
| **IC Compiler II (ICC2)** | Floorplanning, placement & routing |
| **PrimeTime (PT)** | Static timing analysis (STA) |
| **VCS** | Functional & gate-level simulation |


---

## üöÄ Learning Flow

| Step | Tool | Goal |
|------|------|------|
| 1Ô∏è‚É£ | **Design Compiler** | Convert RTL ‚Üí gate-level netlist |
| 2Ô∏è‚É£ | **IC Compiler II** | Perform placement, CTS, and routing |
| 3Ô∏è‚É£ | **PrimeTime** | Analyze setup & hold timing |
|  4Ô∏è‚É£ | **VCS** | Run simulation & generate waveforms |

---

## ‚öôÔ∏è Topics Documented

- RTL to Netlist Synthesis Flow  
- Setup, Hold, and Slack  
- Multi-Vth Optimization (HVT, LVT, SVT cells)  
- Area vs Power Tradeoffs  
- Floorplanning & Placement  
- Clock Tree Synthesis  
- Static Timing Analysis  
- Power Analysis (Dynamic & Leakage)  
- Gate-Level Simulation  

---



