$date
	Sun Oct 23 00:50:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#436909
b11101 !
1"
#436910
b11101 &
b11101 %
1$
#436911
0"
#436914
b1011000 &
b1011000 %
#436918
b101100 &
b101100 %
#436922
b10110 &
b10110 %
#436926
b1011 &
b1011 %
#436930
b100010 &
b100010 %
#436934
b10001 &
b10001 %
#436938
b110100 &
b110100 %
#436942
b11010 &
b11010 %
#436946
b1101 &
b1101 %
#436950
b101000 &
b101000 %
#436954
b10100 &
b10100 %
#436958
b1010 &
b1010 %
#436962
b101 &
b101 %
#436966
b10000 &
b10000 %
#436970
b1000 &
b1000 %
#436974
b100 &
b100 %
#436978
b10 &
b10 %
#436982
b1 &
1#
b1 %
#436986
b0 &
b0 %
0#
0$
#1503520
b1 !
1"
#1503522
b1 &
b1 %
1$
#1503523
0"
#1503526
1#
#1503530
b0 &
b0 %
0#
0$
#2467326
b110 &
b110 %
1$
b110 !
1"
#2467327
0"
#2467330
b11 &
b11 %
#2467334
b1010 &
b1010 %
#2467338
b101 &
b101 %
#2467342
b10000 &
b10000 %
#2467346
b1000 &
b1000 %
#2467350
b100 &
b100 %
#2467354
b10 &
b10 %
#2467358
b1 &
1#
b1 %
#2467362
b0 &
b0 %
0#
0$
#4500012
