// Seed: 609629228
module module_0 (
    input  id_0,
    output id_1
);
  logic id_2 = 1;
  type_8(
      id_1, id_0, id_0, ~id_3, id_0
  );
  logic id_4;
  logic id_5;
  logic id_6;
  assign id_6 = id_5;
endmodule
`timescale 1ps / 1ps
`define pp_2 0
