<!doctype html>
<html>
<head>
<title>CATR1 (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; CATR1 (DDR_PHY) Register</p><h1>CATR1 (DDR_PHY) Register</h1>
<h2>CATR1 (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>CATR1</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000244</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD080244 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x0103AAAA</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>CA Training Register 1</td></tr>
</table>
<p></p>
<h2>CATR1 (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:28</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Return zeroes on reads.</td></tr>
<tr valign=top><td>CA0BYTE1</td><td class="center">27:24</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>CA_0 Response Byte Lane 1; Indicates PHY byte lane number to which<br/>DRAM byte lane 1 is connected.<br/>Valid values are:<br/>4b0000 = CA training responses on DATX8_0<br/>4b0001 = CA training responses on DATX8_1<br/>4b0010 = CA training responses on DATX8_2<br/>4b0011 = CA training responses on DATX8_3<br/>4b0100 = CA training responses on DATX8_4<br/>4b0101 = CA training responses on DATX8_5<br/>4b0110 = CA training responses on DATX8_6<br/>4b0111 = CA training responses on DATX8_7<br/>4b1000 = CA training responses on DATX8_8</td></tr>
<tr valign=top><td>CA0BYTE0</td><td class="center">23:20</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>CA_0 Response Byte Lane 0; Indicates PHY byte lane number to which<br/>DRAM byte lane 0 is connected.<br/>Valid values are:<br/>4b0000 = CA training responses on DATX8_0<br/>4b0001 = CA training responses on DATX8_1<br/>4b0010 = CA training responses on DATX8_2<br/>4b0011 = CA training responses on DATX8_3<br/>4b0100 = CA training responses on DATX8_4<br/>4b0101 = CA training responses on DATX8_5<br/>4b0110 = CA training responses on DATX8_6<br/>4b0111 = CA training responses on DATX8_7<br/>4b1000 = CA training responses on DATX8_8</td></tr>
<tr valign=top><td>CAMRZ</td><td class="center">19:16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x3</td><td>Minimum time (in terms of number of dram clocks) for DRAM DQ going<br/>tristate after MRW CA exit calibration command. The programmed value<br/>must be at least equal to tCAMRZ CA Training parameter in JEDEC<br/>spec</td></tr>
<tr valign=top><td>CACKEH</td><td class="center">15:12</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0xA</td><td>Minimum time (in terms of number of dram clocks) for CKE high after<br/>last CA calibration response is driven by memory. The programmed<br/>value must be at least equal to tCACKEH CA Training parameter in<br/>JEDEC spec</td></tr>
<tr valign=top><td>CACKEL</td><td class="center">11:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0xA</td><td>Minimum time (in terms of number of dram clocks) for CKE going low<br/>after CA calibration mode is programmed. The programmed value must<br/>be at least equal to tCACKEL CA Training parameter in JEDEC spec</td></tr>
<tr valign=top><td>CAEXT</td><td class="center"> 7:4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0xA</td><td>Minimum time (in terms of number of dram clocks) for CA calibration exit<br/>command after CKE is high. The programmed value must be at least<br/>equal to tCEXT CA Training parameter in JEDEC spec</td></tr>
<tr valign=top><td>CAENT</td><td class="center"> 3:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0xA</td><td>Minimum time (in terms of number of dram clocks) for first CA<br/>calibration command after CKE is low. The programmed value must be<br/>at least equal to tCAENT CA Training parameter in JEDEC spec</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>