- 👋 Hi, I’m @jasson-chen-git
- 👀 I’m interested in hardware design and design verification 
- 🌱 I’m currently learning verilog/systemverilog and uvm
- 💞️ I’m looking to collaborate on ...
- 📫 How to reach me ...
- 😄 Pronouns: ...
- ⚡ Fun fact: ...

<!---
jasson-chen-git/jasson-chen-git is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
