--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml MBO_53_top.twx MBO_53_top.ncd -o MBO_53_top.twr
MBO_53_top.pcf -ucf MBO_53_top.ucf

Design file:              MBO_53_top.ncd
Physical constraint file: MBO_53_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
7 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! ipsum11/blk00000001/sig0000003f   LICE_X64Y87.COUT  SLICE_X64Y88.CIN !
 ! ipsum12/blk00000001/sig0000003f   LICE_X67Y84.COUT  SLICE_X67Y85.CIN !
 ! ipsum21/blk00000001/sig0000003f   LICE_X65Y83.COUT  SLICE_X65Y84.CIN !
 ! ipsum13/blk00000001/sig0000003f   LICE_X53Y85.COUT  SLICE_X53Y86.CIN !
 ! ipsum14/blk00000001/sig0000003f   LICE_X51Y84.COUT  SLICE_X51Y85.CIN !
 ! ipsum22/blk00000001/sig0000003f   LICE_X55Y84.COUT  SLICE_X55Y85.CIN !
 ! ipsum31/blk00000001/sig0000003f   LICE_X54Y85.COUT  SLICE_X54Y86.CIN !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 421069 paths analyzed, 5958 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  30.783ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift(24)_1 (SLICE_X61Y88.F2), 50607 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(24)_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      18.470ns (Levels of Logic = 27)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(24)_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y89.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X48Y78.G3      net (fanout=11)       2.032   ethernet/mpr/anti_loop
    SLICE_X48Y78.Y       Tilo                  0.660   ethernet/mpr/_n4400
                                                       ethernet/mpr/ipp3_anti_loop_AND_338_o1
    SLICE_X53Y82.BX      net (fanout=1)        0.813   ethernet/mpr/ipp3_anti_loop_AND_338_o
    SLICE_X53Y82.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X53Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X53Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X53Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X53Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X53Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X53Y86.X       Tcinx                 0.402   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000e
    SLICE_X55Y85.F2      net (fanout=1)        0.625   ethernet/mpr/ipsum3r(8)
    SLICE_X55Y85.COUT    Topcyf                1.011   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X55Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X55Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X55Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X55Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X55Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X55Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X54Y80.F4      net (fanout=1)        0.875   ethernet/mpr/ipp6
    SLICE_X54Y80.X       Tilo                  0.660   ethernet/mpr/ipp6_anti_loop_AND_341_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_341_o1
    SLICE_X55Y81.BX      net (fanout=1)        0.377   ethernet/mpr/ipp6_anti_loop_AND_341_o
    SLICE_X55Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X55Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X55Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X55Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X55Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X55Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X55Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X55Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X55Y85.Y       Tciny                 0.756   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X54Y86.G1      net (fanout=1)        0.358   ethernet/mpr/ipsum6r(9)
    SLICE_X54Y86.COUT    Topcyg                0.984   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X54Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X54Y87.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X54Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X54Y88.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X54Y89.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X54Y89.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X61Y89.F2      net (fanout=1)        0.876   ethernet/mpr/ipp7
    SLICE_X61Y89.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X54Y82.BX      net (fanout=1)        0.847   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X54Y82.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X54Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X54Y83.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X54Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X54Y84.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X54Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X54Y85.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X54Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X54Y86.Y       Tciny                 0.768   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X61Y88.F2      net (fanout=1)        0.834   ethernet/mpr/ipsum7r(9)
    SLICE_X61Y88.CLK     Tfck                  0.728   ethernet/mpr/Shift(24)_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_9333_o11
                                                       ethernet/mpr/Shift(24)_1
    -------------------------------------------------  ---------------------------
    Total                                     18.470ns (10.833ns logic, 7.637ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(24)_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      18.406ns (Levels of Logic = 27)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(24)_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y89.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X48Y78.G3      net (fanout=11)       2.032   ethernet/mpr/anti_loop
    SLICE_X48Y78.Y       Tilo                  0.660   ethernet/mpr/_n4400
                                                       ethernet/mpr/ipp3_anti_loop_AND_338_o1
    SLICE_X53Y82.BX      net (fanout=1)        0.813   ethernet/mpr/ipp3_anti_loop_AND_338_o
    SLICE_X53Y82.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X53Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X53Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X53Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X53Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X53Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X53Y86.Y       Tciny                 0.756   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X55Y85.G2      net (fanout=1)        0.347   ethernet/mpr/ipsum3r(9)
    SLICE_X55Y85.COUT    Topcyg                0.871   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X55Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X55Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X55Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X55Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X55Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X55Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X54Y80.F4      net (fanout=1)        0.875   ethernet/mpr/ipp6
    SLICE_X54Y80.X       Tilo                  0.660   ethernet/mpr/ipp6_anti_loop_AND_341_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_341_o1
    SLICE_X55Y81.BX      net (fanout=1)        0.377   ethernet/mpr/ipp6_anti_loop_AND_341_o
    SLICE_X55Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X55Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X55Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X55Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X55Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X55Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X55Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X55Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X55Y85.Y       Tciny                 0.756   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X54Y86.G1      net (fanout=1)        0.358   ethernet/mpr/ipsum6r(9)
    SLICE_X54Y86.COUT    Topcyg                0.984   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X54Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X54Y87.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X54Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X54Y88.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X54Y89.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X54Y89.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X61Y89.F2      net (fanout=1)        0.876   ethernet/mpr/ipp7
    SLICE_X61Y89.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X54Y82.BX      net (fanout=1)        0.847   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X54Y82.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X54Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X54Y83.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X54Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X54Y84.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X54Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X54Y85.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X54Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X54Y86.Y       Tciny                 0.768   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X61Y88.F2      net (fanout=1)        0.834   ethernet/mpr/ipsum7r(9)
    SLICE_X61Y88.CLK     Tfck                  0.728   ethernet/mpr/Shift(24)_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_9333_o11
                                                       ethernet/mpr/Shift(24)_1
    -------------------------------------------------  ---------------------------
    Total                                     18.406ns (11.047ns logic, 7.359ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(24)_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      18.308ns (Levels of Logic = 27)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(24)_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y89.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X48Y78.G3      net (fanout=11)       2.032   ethernet/mpr/anti_loop
    SLICE_X48Y78.Y       Tilo                  0.660   ethernet/mpr/_n4400
                                                       ethernet/mpr/ipp3_anti_loop_AND_338_o1
    SLICE_X53Y82.BX      net (fanout=1)        0.813   ethernet/mpr/ipp3_anti_loop_AND_338_o
    SLICE_X53Y82.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X53Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X53Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X53Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X53Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X53Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X53Y86.Y       Tciny                 0.756   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X55Y85.G2      net (fanout=1)        0.347   ethernet/mpr/ipsum3r(9)
    SLICE_X55Y85.COUT    Topcyg                0.773   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X55Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X55Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X55Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X55Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X55Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X55Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X54Y80.F4      net (fanout=1)        0.875   ethernet/mpr/ipp6
    SLICE_X54Y80.X       Tilo                  0.660   ethernet/mpr/ipp6_anti_loop_AND_341_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_341_o1
    SLICE_X55Y81.BX      net (fanout=1)        0.377   ethernet/mpr/ipp6_anti_loop_AND_341_o
    SLICE_X55Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X55Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X55Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X55Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X55Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X55Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X55Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X55Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X55Y85.Y       Tciny                 0.756   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X54Y86.G1      net (fanout=1)        0.358   ethernet/mpr/ipsum6r(9)
    SLICE_X54Y86.COUT    Topcyg                0.984   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X54Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X54Y87.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X54Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X54Y88.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X54Y89.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X54Y89.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X61Y89.F2      net (fanout=1)        0.876   ethernet/mpr/ipp7
    SLICE_X61Y89.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X54Y82.BX      net (fanout=1)        0.847   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X54Y82.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X54Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X54Y83.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X54Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X54Y84.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X54Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X54Y85.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X54Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X54Y86.Y       Tciny                 0.768   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X61Y88.F2      net (fanout=1)        0.834   ethernet/mpr/ipsum7r(9)
    SLICE_X61Y88.CLK     Tfck                  0.728   ethernet/mpr/Shift(24)_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_9333_o11
                                                       ethernet/mpr/Shift(24)_1
    -------------------------------------------------  ---------------------------
    Total                                     18.308ns (10.949ns logic, 7.359ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift(25)_5 (SLICE_X59Y88.F3), 32871 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      18.151ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y89.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X48Y78.G3      net (fanout=11)       2.032   ethernet/mpr/anti_loop
    SLICE_X48Y78.Y       Tilo                  0.660   ethernet/mpr/_n4400
                                                       ethernet/mpr/ipp3_anti_loop_AND_338_o1
    SLICE_X53Y82.BX      net (fanout=1)        0.813   ethernet/mpr/ipp3_anti_loop_AND_338_o
    SLICE_X53Y82.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X53Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X53Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X53Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X53Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X53Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X53Y86.X       Tcinx                 0.402   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000e
    SLICE_X55Y85.F2      net (fanout=1)        0.625   ethernet/mpr/ipsum3r(8)
    SLICE_X55Y85.COUT    Topcyf                1.011   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X55Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X55Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X55Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X55Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X55Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X55Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X54Y80.F4      net (fanout=1)        0.875   ethernet/mpr/ipp6
    SLICE_X54Y80.X       Tilo                  0.660   ethernet/mpr/ipp6_anti_loop_AND_341_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_341_o1
    SLICE_X55Y81.BX      net (fanout=1)        0.377   ethernet/mpr/ipp6_anti_loop_AND_341_o
    SLICE_X55Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X55Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X55Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X55Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X55Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X55Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X55Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X55Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X55Y85.Y       Tciny                 0.756   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X54Y86.G1      net (fanout=1)        0.358   ethernet/mpr/ipsum6r(9)
    SLICE_X54Y86.COUT    Topcyg                0.984   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X54Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X54Y87.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X54Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X54Y88.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X54Y89.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X54Y89.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X61Y89.F2      net (fanout=1)        0.876   ethernet/mpr/ipp7
    SLICE_X61Y89.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X54Y82.BX      net (fanout=1)        0.847   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X54Y82.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X54Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X54Y83.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X54Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X54Y84.Y       Tciny                 0.768   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X59Y88.F3      net (fanout=1)        0.741   ethernet/mpr/ipsum7r(5)
    SLICE_X59Y88.CLK     Tfck                  0.728   ethernet/mpr/Shift(25)_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_9321_o11
                                                       ethernet/mpr/Shift(25)_5
    -------------------------------------------------  ---------------------------
    Total                                     18.151ns (10.607ns logic, 7.544ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      18.087ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y89.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X48Y78.G3      net (fanout=11)       2.032   ethernet/mpr/anti_loop
    SLICE_X48Y78.Y       Tilo                  0.660   ethernet/mpr/_n4400
                                                       ethernet/mpr/ipp3_anti_loop_AND_338_o1
    SLICE_X53Y82.BX      net (fanout=1)        0.813   ethernet/mpr/ipp3_anti_loop_AND_338_o
    SLICE_X53Y82.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X53Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X53Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X53Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X53Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X53Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X53Y86.Y       Tciny                 0.756   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X55Y85.G2      net (fanout=1)        0.347   ethernet/mpr/ipsum3r(9)
    SLICE_X55Y85.COUT    Topcyg                0.871   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X55Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X55Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X55Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X55Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X55Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X55Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X54Y80.F4      net (fanout=1)        0.875   ethernet/mpr/ipp6
    SLICE_X54Y80.X       Tilo                  0.660   ethernet/mpr/ipp6_anti_loop_AND_341_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_341_o1
    SLICE_X55Y81.BX      net (fanout=1)        0.377   ethernet/mpr/ipp6_anti_loop_AND_341_o
    SLICE_X55Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X55Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X55Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X55Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X55Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X55Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X55Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X55Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X55Y85.Y       Tciny                 0.756   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X54Y86.G1      net (fanout=1)        0.358   ethernet/mpr/ipsum6r(9)
    SLICE_X54Y86.COUT    Topcyg                0.984   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X54Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X54Y87.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X54Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X54Y88.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X54Y89.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X54Y89.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X61Y89.F2      net (fanout=1)        0.876   ethernet/mpr/ipp7
    SLICE_X61Y89.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X54Y82.BX      net (fanout=1)        0.847   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X54Y82.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X54Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X54Y83.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X54Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X54Y84.Y       Tciny                 0.768   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X59Y88.F3      net (fanout=1)        0.741   ethernet/mpr/ipsum7r(5)
    SLICE_X59Y88.CLK     Tfck                  0.728   ethernet/mpr/Shift(25)_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_9321_o11
                                                       ethernet/mpr/Shift(25)_5
    -------------------------------------------------  ---------------------------
    Total                                     18.087ns (10.821ns logic, 7.266ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.989ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y89.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X48Y78.G3      net (fanout=11)       2.032   ethernet/mpr/anti_loop
    SLICE_X48Y78.Y       Tilo                  0.660   ethernet/mpr/_n4400
                                                       ethernet/mpr/ipp3_anti_loop_AND_338_o1
    SLICE_X53Y82.BX      net (fanout=1)        0.813   ethernet/mpr/ipp3_anti_loop_AND_338_o
    SLICE_X53Y82.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X53Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X53Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X53Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X53Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X53Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X53Y86.Y       Tciny                 0.756   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X55Y85.G2      net (fanout=1)        0.347   ethernet/mpr/ipsum3r(9)
    SLICE_X55Y85.COUT    Topcyg                0.773   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X55Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X55Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X55Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X55Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X55Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X55Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X54Y80.F4      net (fanout=1)        0.875   ethernet/mpr/ipp6
    SLICE_X54Y80.X       Tilo                  0.660   ethernet/mpr/ipp6_anti_loop_AND_341_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_341_o1
    SLICE_X55Y81.BX      net (fanout=1)        0.377   ethernet/mpr/ipp6_anti_loop_AND_341_o
    SLICE_X55Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X55Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X55Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X55Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X55Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X55Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X55Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X55Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X55Y85.Y       Tciny                 0.756   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X54Y86.G1      net (fanout=1)        0.358   ethernet/mpr/ipsum6r(9)
    SLICE_X54Y86.COUT    Topcyg                0.984   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X54Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X54Y87.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X54Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X54Y88.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X54Y89.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X54Y89.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X61Y89.F2      net (fanout=1)        0.876   ethernet/mpr/ipp7
    SLICE_X61Y89.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X54Y82.BX      net (fanout=1)        0.847   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X54Y82.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X54Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X54Y83.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X54Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X54Y84.Y       Tciny                 0.768   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X59Y88.F3      net (fanout=1)        0.741   ethernet/mpr/ipsum7r(5)
    SLICE_X59Y88.CLK     Tfck                  0.728   ethernet/mpr/Shift(25)_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_9321_o11
                                                       ethernet/mpr/Shift(25)_5
    -------------------------------------------------  ---------------------------
    Total                                     17.989ns (10.723ns logic, 7.266ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift(25)_3 (SLICE_X57Y90.F2), 26433 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_3 (FF)
  Requirement:          24.000ns
  Data Path Delay:      18.133ns (Levels of Logic = 24)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y89.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X48Y78.G3      net (fanout=11)       2.032   ethernet/mpr/anti_loop
    SLICE_X48Y78.Y       Tilo                  0.660   ethernet/mpr/_n4400
                                                       ethernet/mpr/ipp3_anti_loop_AND_338_o1
    SLICE_X53Y82.BX      net (fanout=1)        0.813   ethernet/mpr/ipp3_anti_loop_AND_338_o
    SLICE_X53Y82.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X53Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X53Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X53Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X53Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X53Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X53Y86.X       Tcinx                 0.402   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000e
    SLICE_X55Y85.F2      net (fanout=1)        0.625   ethernet/mpr/ipsum3r(8)
    SLICE_X55Y85.COUT    Topcyf                1.011   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X55Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X55Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X55Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X55Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X55Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X55Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X54Y80.F4      net (fanout=1)        0.875   ethernet/mpr/ipp6
    SLICE_X54Y80.X       Tilo                  0.660   ethernet/mpr/ipp6_anti_loop_AND_341_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_341_o1
    SLICE_X55Y81.BX      net (fanout=1)        0.377   ethernet/mpr/ipp6_anti_loop_AND_341_o
    SLICE_X55Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X55Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X55Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X55Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X55Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X55Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X55Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X55Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X55Y85.Y       Tciny                 0.756   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X54Y86.G1      net (fanout=1)        0.358   ethernet/mpr/ipsum6r(9)
    SLICE_X54Y86.COUT    Topcyg                0.984   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X54Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X54Y87.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X54Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X54Y88.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X54Y89.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X54Y89.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X61Y89.F2      net (fanout=1)        0.876   ethernet/mpr/ipp7
    SLICE_X61Y89.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X54Y82.BX      net (fanout=1)        0.847   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X54Y82.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X54Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X54Y83.Y       Tciny                 0.768   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000018
    SLICE_X57Y90.F2      net (fanout=1)        0.836   ethernet/mpr/ipsum7r(3)
    SLICE_X57Y90.CLK     Tfck                  0.728   ethernet/mpr/Shift(25)_3
                                                       ethernet/mpr/Mmux_Shift[25][3]_ipsum7r[7]_MUX_9323_o11
                                                       ethernet/mpr/Shift(25)_3
    -------------------------------------------------  ---------------------------
    Total                                     18.133ns (10.494ns logic, 7.639ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_3 (FF)
  Requirement:          24.000ns
  Data Path Delay:      18.069ns (Levels of Logic = 24)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y89.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X48Y78.G3      net (fanout=11)       2.032   ethernet/mpr/anti_loop
    SLICE_X48Y78.Y       Tilo                  0.660   ethernet/mpr/_n4400
                                                       ethernet/mpr/ipp3_anti_loop_AND_338_o1
    SLICE_X53Y82.BX      net (fanout=1)        0.813   ethernet/mpr/ipp3_anti_loop_AND_338_o
    SLICE_X53Y82.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X53Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X53Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X53Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X53Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X53Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X53Y86.Y       Tciny                 0.756   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X55Y85.G2      net (fanout=1)        0.347   ethernet/mpr/ipsum3r(9)
    SLICE_X55Y85.COUT    Topcyg                0.871   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X55Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X55Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X55Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X55Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X55Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X55Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X54Y80.F4      net (fanout=1)        0.875   ethernet/mpr/ipp6
    SLICE_X54Y80.X       Tilo                  0.660   ethernet/mpr/ipp6_anti_loop_AND_341_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_341_o1
    SLICE_X55Y81.BX      net (fanout=1)        0.377   ethernet/mpr/ipp6_anti_loop_AND_341_o
    SLICE_X55Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X55Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X55Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X55Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X55Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X55Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X55Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X55Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X55Y85.Y       Tciny                 0.756   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X54Y86.G1      net (fanout=1)        0.358   ethernet/mpr/ipsum6r(9)
    SLICE_X54Y86.COUT    Topcyg                0.984   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X54Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X54Y87.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X54Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X54Y88.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X54Y89.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X54Y89.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X61Y89.F2      net (fanout=1)        0.876   ethernet/mpr/ipp7
    SLICE_X61Y89.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X54Y82.BX      net (fanout=1)        0.847   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X54Y82.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X54Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X54Y83.Y       Tciny                 0.768   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000018
    SLICE_X57Y90.F2      net (fanout=1)        0.836   ethernet/mpr/ipsum7r(3)
    SLICE_X57Y90.CLK     Tfck                  0.728   ethernet/mpr/Shift(25)_3
                                                       ethernet/mpr/Mmux_Shift[25][3]_ipsum7r[7]_MUX_9323_o11
                                                       ethernet/mpr/Shift(25)_3
    -------------------------------------------------  ---------------------------
    Total                                     18.069ns (10.708ns logic, 7.361ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_3 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.971ns (Levels of Logic = 24)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y89.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X48Y78.G3      net (fanout=11)       2.032   ethernet/mpr/anti_loop
    SLICE_X48Y78.Y       Tilo                  0.660   ethernet/mpr/_n4400
                                                       ethernet/mpr/ipp3_anti_loop_AND_338_o1
    SLICE_X53Y82.BX      net (fanout=1)        0.813   ethernet/mpr/ipp3_anti_loop_AND_338_o
    SLICE_X53Y82.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X53Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X53Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X53Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X53Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X53Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X53Y86.Y       Tciny                 0.756   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X55Y85.G2      net (fanout=1)        0.347   ethernet/mpr/ipsum3r(9)
    SLICE_X55Y85.COUT    Topcyg                0.773   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X55Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X55Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X55Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X55Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X55Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X55Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X54Y80.F4      net (fanout=1)        0.875   ethernet/mpr/ipp6
    SLICE_X54Y80.X       Tilo                  0.660   ethernet/mpr/ipp6_anti_loop_AND_341_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_341_o1
    SLICE_X55Y81.BX      net (fanout=1)        0.377   ethernet/mpr/ipp6_anti_loop_AND_341_o
    SLICE_X55Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X55Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X55Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X55Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X55Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X55Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X55Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X55Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X55Y85.Y       Tciny                 0.756   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X54Y86.G1      net (fanout=1)        0.358   ethernet/mpr/ipsum6r(9)
    SLICE_X54Y86.COUT    Topcyg                0.984   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X54Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X54Y87.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X54Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X54Y88.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X54Y89.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X54Y89.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X61Y89.F2      net (fanout=1)        0.876   ethernet/mpr/ipp7
    SLICE_X61Y89.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X54Y82.BX      net (fanout=1)        0.847   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X54Y82.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X54Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X54Y83.Y       Tciny                 0.768   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000018
    SLICE_X57Y90.F2      net (fanout=1)        0.836   ethernet/mpr/ipsum7r(3)
    SLICE_X57Y90.CLK     Tfck                  0.728   ethernet/mpr/Shift(25)_3
                                                       ethernet/mpr/Mmux_Shift[25][3]_ipsum7r[7]_MUX_9323_o11
                                                       ethernet/mpr/Shift(25)_3
    -------------------------------------------------  ---------------------------
    Total                                     17.971ns (10.610ns logic, 7.361ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Mshreg_Shift_381 (SLICE_X48Y69.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/mpr/Shift(42)_6 (FF)
  Destination:          ethernet/mpr/Mshreg_Shift_381 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/mpr/Shift(42)_6 to ethernet/mpr/Mshreg_Shift_381
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y67.YQ      Tcko                  0.409   ethernet/mpr/Shift(42)_7
                                                       ethernet/mpr/Shift(42)_6
    SLICE_X48Y69.BX      net (fanout=1)        0.329   ethernet/mpr/Shift(42)_6
    SLICE_X48Y69.CLK     Tdh         (-Th)     0.130   ethernet/mpr/Shift_3811
                                                       ethernet/mpr/Mshreg_Shift_381
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.279ns logic, 0.329ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_123 (SLICE_X38Y29.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.613ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift(22)_5 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_123 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift(22)_5 to ethernet/aa/Mshreg_Shift_123
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y27.XQ      Tcko                  0.412   ethernet/aa/Shift(22)_5
                                                       ethernet/aa/Shift(22)_5
    SLICE_X38Y29.BX      net (fanout=1)        0.329   ethernet/aa/Shift(22)_5
    SLICE_X38Y29.CLK     Tdh         (-Th)     0.130   ethernet/aa/Shift_1213
                                                       ethernet/aa/Mshreg_Shift_123
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.282ns logic, 0.329ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_122 (SLICE_X38Y29.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.630ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift(22)_6 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_122 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.628ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift(22)_6 to ethernet/aa/Mshreg_Shift_122
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y27.YQ      Tcko                  0.409   ethernet/aa/Shift(22)_7
                                                       ethernet/aa/Shift(22)_6
    SLICE_X38Y29.BY      net (fanout=1)        0.329   ethernet/aa/Shift(22)_6
    SLICE_X38Y29.CLK     Tdh         (-Th)     0.110   ethernet/aa/Shift_1213
                                                       ethernet/aa/Mshreg_Shift_122
    -------------------------------------------------  ---------------------------
    Total                                      0.628ns (0.299ns logic, 0.329ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y6.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y7.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------
Slack: 37.237ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.763ns (361.925MHz) (Tbp)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y6.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 12.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 12.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 16.365ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.635ns (275.103MHz) (Tdcmpc)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_1/CLK0_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  duty cycle corrected to 20 nS 
 HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 965 paths analyzed, 367 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.162ns.
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_DQ.G_DW[12].U_DQ (SLICE_X3Y66.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/en_reg (FF)
  Destination:          U_ila_pro_0/U0/I_DQ.G_DW[12].U_DQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.162ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/en_reg to U_ila_pro_0/U0/I_DQ.G_DW[12].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y32.XQ      Tcko                  0.514   adc_01/en_reg
                                                       adc_01/en_reg
    BUFGMUX_X3Y6.I0      net (fanout=10)       3.198   adc_01/en_reg
    BUFGMUX_X3Y6.O       Tgi0o                 1.457   adc_01/en_reg_BUFG
                                                       adc_01/en_reg_BUFG.GCLKMUX
                                                       adc_01/en_reg_BUFG
    SLICE_X3Y66.BY       net (fanout=101)      2.679   adc_01_en
    SLICE_X3Y66.CLK      Tdick                 0.314   U_ila_pro_0/U0/iDATA<13>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[12].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      8.162ns (2.285ns logic, 5.877ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (SLICE_X2Y72.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.765ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50 rising at 0.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y70.YQ      Tcko                  0.511   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X16Y54.F3      net (fanout=37)       2.296   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
    SLICE_X16Y54.F5      Tif5                  0.896   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X16Y54.FXINA   net (fanout=1)        0.000   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X16Y54.Y       Tif6y                 0.354   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X2Y72.SR       net (fanout=3)        1.914   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X2Y72.CLK      Tsrck                 0.794   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.765ns (2.555ns logic, 4.210ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.765ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50 rising at 0.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y70.YQ      Tcko                  0.511   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X16Y54.G3      net (fanout=37)       2.296   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
    SLICE_X16Y54.F5      Tif5                  0.896   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X16Y54.FXINA   net (fanout=1)        0.000   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X16Y54.Y       Tif6y                 0.354   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X2Y72.SR       net (fanout=3)        1.914   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X2Y72.CLK      Tsrck                 0.794   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.765ns (2.555ns logic, 4.210ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.765ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50 rising at 0.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y70.YQ      Tcko                  0.511   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X16Y55.G3      net (fanout=37)       2.296   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
    SLICE_X16Y55.F5      Tif5                  0.896   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5
    SLICE_X16Y54.FXINB   net (fanout=1)        0.000   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
    SLICE_X16Y54.Y       Tif6y                 0.354   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X2Y72.SR       net (fanout=3)        1.914   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X2Y72.CLK      Tsrck                 0.794   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.765ns (2.555ns logic, 4.210ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (SLICE_X12Y70.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.617ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50 rising at 0.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y70.YQ      Tcko                  0.511   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X16Y54.F3      net (fanout=37)       2.296   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
    SLICE_X16Y54.F5      Tif5                  0.896   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X16Y54.FXINA   net (fanout=1)        0.000   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X16Y54.Y       Tif6y                 0.354   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X12Y70.SR      net (fanout=3)        1.766   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X12Y70.CLK     Tsrck                 0.794   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.617ns (2.555ns logic, 4.062ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.617ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50 rising at 0.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y70.YQ      Tcko                  0.511   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X16Y54.G3      net (fanout=37)       2.296   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
    SLICE_X16Y54.F5      Tif5                  0.896   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X16Y54.FXINA   net (fanout=1)        0.000   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X16Y54.Y       Tif6y                 0.354   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X12Y70.SR      net (fanout=3)        1.766   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X12Y70.CLK     Tsrck                 0.794   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.617ns (2.555ns logic, 4.062ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.617ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50 rising at 0.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y70.YQ      Tcko                  0.511   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X16Y55.G3      net (fanout=37)       2.296   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
    SLICE_X16Y55.F5      Tif5                  0.896   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5
    SLICE_X16Y54.FXINB   net (fanout=1)        0.000   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
    SLICE_X16Y54.Y       Tif6y                 0.354   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X12Y70.SR      net (fanout=3)        1.766   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X12Y70.CLK     Tsrck                 0.794   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.617ns (2.555ns logic, 4.062ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_1/CLK0_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X2Y67.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.589ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[15].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.589ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50 rising at 20.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[15].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y68.XQ       Tcko                  0.411   U_ila_pro_0/U0/iDATA<15>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[15].U_DQ
    SLICE_X2Y67.BX       net (fanout=1)        0.308   U_ila_pro_0/U0/iDATA<15>
    SLICE_X2Y67.CLK      Tdh         (-Th)     0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<15>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.589ns (0.281ns logic, 0.308ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X2Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[13].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50 rising at 20.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[13].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y66.XQ       Tcko                  0.411   U_ila_pro_0/U0/iDATA<13>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[13].U_DQ
    SLICE_X2Y66.BX       net (fanout=1)        0.317   U_ila_pro_0/U0/iDATA<13>
    SLICE_X2Y66.CLK      Tdh         (-Th)     0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<13>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.281ns logic, 0.317ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X18Y41.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.599ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[1].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50 rising at 20.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[1].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.XQ      Tcko                  0.412   U_ila_pro_0/U0/iDATA<1>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[1].U_DQ
    SLICE_X18Y41.BX      net (fanout=1)        0.317   U_ila_pro_0/U0/iDATA<1>
    SLICE_X18Y41.CLK     Tdh         (-Th)     0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.282ns logic, 0.317ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_1/CLK0_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_2/DCM_SP_INST/CLKIN
  Logical resource: pll_2/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clk_50
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_2/DCM_SP_INST/CLKIN
  Logical resource: pll_2/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clk_50
--------------------------------------------------------------------------------
Slack: 16.365ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.635ns (275.103MHz) (Tdcmpco)
  Physical resource: pll_1/DCM_SP_INST/CLK0
  Logical resource: pll_1/DCM_SP_INST/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: pll_1/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  multiplied by 4.00 to 80 nS 
and duty cycle corrected to HIGH 40 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8982 paths analyzed, 1751 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  57.936ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/ih/checkSave_13 (SLICE_X19Y83.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_strob (FF)
  Destination:          ethernet/ih/checkSave_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.242ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 70.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_strob to ethernet/ih/checkSave_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.XQ      Tcko                  0.514   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X29Y60.G4      net (fanout=21)       0.719   BTN_NORTH_strob
    SLICE_X29Y60.Y       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary_SW1
    SLICE_X29Y60.F3      net (fanout=1)        0.020   ethernet/N15
    SLICE_X29Y60.X       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X22Y80.G1      net (fanout=129)      2.155   ethernet/local_reset_summary
    SLICE_X22Y80.Y       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X22Y80.F4      net (fanout=1)        0.020   ethernet/ih/N23
    SLICE_X22Y80.X       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X19Y83.CE      net (fanout=8)        0.787   ethernet/ih/_n0934_inv
    SLICE_X19Y83.CLK     Tceck                 0.483   ethernet/ih/checkSave(13)
                                                       ethernet/ih/checkSave_13
    -------------------------------------------------  ---------------------------
    Total                                      7.242ns (3.541ns logic, 3.701ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     67.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/input_in_process_negedge (FF)
  Destination:          ethernet/ih/checkSave_13 (FF)
  Requirement:          80.000ns
  Data Path Delay:      12.330ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.087 - 0.093)
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/input_in_process_negedge to ethernet/ih/checkSave_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y65.YQ      Tcko                  0.567   ethernet/dh/input_in_process_negedge
                                                       ethernet/dh/input_in_process_negedge
    SLICE_X40Y74.G4      net (fanout=6)        1.415   ethernet/dh/input_in_process_negedge
    SLICE_X40Y74.Y       Tilo                  0.660   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X36Y81.F2      net (fanout=1)        0.601   ethernet/dh/isNotAValidPacket0
    SLICE_X36Y81.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X34Y61.G3      net (fanout=1)        1.131   ethernet/dh/isNotAValidPacket110
    SLICE_X34Y61.Y       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X34Y61.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X34Y61.X       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket182
    SLICE_X29Y60.F2      net (fanout=1)        0.579   ethernet/local_reset_signal_3
    SLICE_X29Y60.X       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X22Y80.G1      net (fanout=129)      2.155   ethernet/local_reset_summary
    SLICE_X22Y80.Y       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X22Y80.F4      net (fanout=1)        0.020   ethernet/ih/N23
    SLICE_X22Y80.X       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X19Y83.CE      net (fanout=8)        0.787   ethernet/ih/_n0934_inv
    SLICE_X19Y83.CLK     Tceck                 0.483   ethernet/ih/checkSave(13)
                                                       ethernet/ih/checkSave_13
    -------------------------------------------------  ---------------------------
    Total                                     12.330ns (5.622ns logic, 6.708ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     68.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/ap/dataen (FF)
  Destination:          ethernet/ih/checkSave_13 (FF)
  Requirement:          80.000ns
  Data Path Delay:      11.267ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.087 - 0.107)
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/ap/dataen to ethernet/ih/checkSave_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y75.XQ      Tcko                  0.514   ethernet/flag_is_input_IP_valid
                                                       ethernet/ap/dataen
    SLICE_X40Y74.G2      net (fanout=1)        0.405   ethernet/flag_is_input_IP_valid
    SLICE_X40Y74.Y       Tilo                  0.660   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X36Y81.F2      net (fanout=1)        0.601   ethernet/dh/isNotAValidPacket0
    SLICE_X36Y81.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X34Y61.G3      net (fanout=1)        1.131   ethernet/dh/isNotAValidPacket110
    SLICE_X34Y61.Y       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X34Y61.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X34Y61.X       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket182
    SLICE_X29Y60.F2      net (fanout=1)        0.579   ethernet/local_reset_signal_3
    SLICE_X29Y60.X       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X22Y80.G1      net (fanout=129)      2.155   ethernet/local_reset_summary
    SLICE_X22Y80.Y       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X22Y80.F4      net (fanout=1)        0.020   ethernet/ih/N23
    SLICE_X22Y80.X       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X19Y83.CE      net (fanout=8)        0.787   ethernet/ih/_n0934_inv
    SLICE_X19Y83.CLK     Tceck                 0.483   ethernet/ih/checkSave(13)
                                                       ethernet/ih/checkSave_13
    -------------------------------------------------  ---------------------------
    Total                                     11.267ns (5.569ns logic, 5.698ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/ih/checkSave_12 (SLICE_X19Y83.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_strob (FF)
  Destination:          ethernet/ih/checkSave_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.242ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 70.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_strob to ethernet/ih/checkSave_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.XQ      Tcko                  0.514   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X29Y60.G4      net (fanout=21)       0.719   BTN_NORTH_strob
    SLICE_X29Y60.Y       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary_SW1
    SLICE_X29Y60.F3      net (fanout=1)        0.020   ethernet/N15
    SLICE_X29Y60.X       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X22Y80.G1      net (fanout=129)      2.155   ethernet/local_reset_summary
    SLICE_X22Y80.Y       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X22Y80.F4      net (fanout=1)        0.020   ethernet/ih/N23
    SLICE_X22Y80.X       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X19Y83.CE      net (fanout=8)        0.787   ethernet/ih/_n0934_inv
    SLICE_X19Y83.CLK     Tceck                 0.483   ethernet/ih/checkSave(13)
                                                       ethernet/ih/checkSave_12
    -------------------------------------------------  ---------------------------
    Total                                      7.242ns (3.541ns logic, 3.701ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     67.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/input_in_process_negedge (FF)
  Destination:          ethernet/ih/checkSave_12 (FF)
  Requirement:          80.000ns
  Data Path Delay:      12.330ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.087 - 0.093)
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/input_in_process_negedge to ethernet/ih/checkSave_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y65.YQ      Tcko                  0.567   ethernet/dh/input_in_process_negedge
                                                       ethernet/dh/input_in_process_negedge
    SLICE_X40Y74.G4      net (fanout=6)        1.415   ethernet/dh/input_in_process_negedge
    SLICE_X40Y74.Y       Tilo                  0.660   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X36Y81.F2      net (fanout=1)        0.601   ethernet/dh/isNotAValidPacket0
    SLICE_X36Y81.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X34Y61.G3      net (fanout=1)        1.131   ethernet/dh/isNotAValidPacket110
    SLICE_X34Y61.Y       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X34Y61.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X34Y61.X       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket182
    SLICE_X29Y60.F2      net (fanout=1)        0.579   ethernet/local_reset_signal_3
    SLICE_X29Y60.X       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X22Y80.G1      net (fanout=129)      2.155   ethernet/local_reset_summary
    SLICE_X22Y80.Y       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X22Y80.F4      net (fanout=1)        0.020   ethernet/ih/N23
    SLICE_X22Y80.X       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X19Y83.CE      net (fanout=8)        0.787   ethernet/ih/_n0934_inv
    SLICE_X19Y83.CLK     Tceck                 0.483   ethernet/ih/checkSave(13)
                                                       ethernet/ih/checkSave_12
    -------------------------------------------------  ---------------------------
    Total                                     12.330ns (5.622ns logic, 6.708ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     68.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/ap/dataen (FF)
  Destination:          ethernet/ih/checkSave_12 (FF)
  Requirement:          80.000ns
  Data Path Delay:      11.267ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.087 - 0.107)
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/ap/dataen to ethernet/ih/checkSave_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y75.XQ      Tcko                  0.514   ethernet/flag_is_input_IP_valid
                                                       ethernet/ap/dataen
    SLICE_X40Y74.G2      net (fanout=1)        0.405   ethernet/flag_is_input_IP_valid
    SLICE_X40Y74.Y       Tilo                  0.660   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X36Y81.F2      net (fanout=1)        0.601   ethernet/dh/isNotAValidPacket0
    SLICE_X36Y81.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X34Y61.G3      net (fanout=1)        1.131   ethernet/dh/isNotAValidPacket110
    SLICE_X34Y61.Y       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X34Y61.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X34Y61.X       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket182
    SLICE_X29Y60.F2      net (fanout=1)        0.579   ethernet/local_reset_signal_3
    SLICE_X29Y60.X       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X22Y80.G1      net (fanout=129)      2.155   ethernet/local_reset_summary
    SLICE_X22Y80.Y       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X22Y80.F4      net (fanout=1)        0.020   ethernet/ih/N23
    SLICE_X22Y80.X       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X19Y83.CE      net (fanout=8)        0.787   ethernet/ih/_n0934_inv
    SLICE_X19Y83.CLK     Tceck                 0.483   ethernet/ih/checkSave(13)
                                                       ethernet/ih/checkSave_12
    -------------------------------------------------  ---------------------------
    Total                                     11.267ns (5.569ns logic, 5.698ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/ih/checkSave_7 (SLICE_X19Y81.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_strob (FF)
  Destination:          ethernet/ih/checkSave_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.028ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 70.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_strob to ethernet/ih/checkSave_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.XQ      Tcko                  0.514   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X29Y60.G4      net (fanout=21)       0.719   BTN_NORTH_strob
    SLICE_X29Y60.Y       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary_SW1
    SLICE_X29Y60.F3      net (fanout=1)        0.020   ethernet/N15
    SLICE_X29Y60.X       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X22Y80.G1      net (fanout=129)      2.155   ethernet/local_reset_summary
    SLICE_X22Y80.Y       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X22Y80.F4      net (fanout=1)        0.020   ethernet/ih/N23
    SLICE_X22Y80.X       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X19Y81.CE      net (fanout=8)        0.573   ethernet/ih/_n0934_inv
    SLICE_X19Y81.CLK     Tceck                 0.483   ethernet/ih/checkSave(7)
                                                       ethernet/ih/checkSave_7
    -------------------------------------------------  ---------------------------
    Total                                      7.028ns (3.541ns logic, 3.487ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     67.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/input_in_process_negedge (FF)
  Destination:          ethernet/ih/checkSave_7 (FF)
  Requirement:          80.000ns
  Data Path Delay:      12.116ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.084 - 0.093)
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/input_in_process_negedge to ethernet/ih/checkSave_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y65.YQ      Tcko                  0.567   ethernet/dh/input_in_process_negedge
                                                       ethernet/dh/input_in_process_negedge
    SLICE_X40Y74.G4      net (fanout=6)        1.415   ethernet/dh/input_in_process_negedge
    SLICE_X40Y74.Y       Tilo                  0.660   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X36Y81.F2      net (fanout=1)        0.601   ethernet/dh/isNotAValidPacket0
    SLICE_X36Y81.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X34Y61.G3      net (fanout=1)        1.131   ethernet/dh/isNotAValidPacket110
    SLICE_X34Y61.Y       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X34Y61.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X34Y61.X       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket182
    SLICE_X29Y60.F2      net (fanout=1)        0.579   ethernet/local_reset_signal_3
    SLICE_X29Y60.X       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X22Y80.G1      net (fanout=129)      2.155   ethernet/local_reset_summary
    SLICE_X22Y80.Y       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X22Y80.F4      net (fanout=1)        0.020   ethernet/ih/N23
    SLICE_X22Y80.X       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X19Y81.CE      net (fanout=8)        0.573   ethernet/ih/_n0934_inv
    SLICE_X19Y81.CLK     Tceck                 0.483   ethernet/ih/checkSave(7)
                                                       ethernet/ih/checkSave_7
    -------------------------------------------------  ---------------------------
    Total                                     12.116ns (5.622ns logic, 6.494ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     68.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/ap/dataen (FF)
  Destination:          ethernet/ih/checkSave_7 (FF)
  Requirement:          80.000ns
  Data Path Delay:      11.053ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.084 - 0.107)
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/ap/dataen to ethernet/ih/checkSave_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y75.XQ      Tcko                  0.514   ethernet/flag_is_input_IP_valid
                                                       ethernet/ap/dataen
    SLICE_X40Y74.G2      net (fanout=1)        0.405   ethernet/flag_is_input_IP_valid
    SLICE_X40Y74.Y       Tilo                  0.660   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X36Y81.F2      net (fanout=1)        0.601   ethernet/dh/isNotAValidPacket0
    SLICE_X36Y81.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X34Y61.G3      net (fanout=1)        1.131   ethernet/dh/isNotAValidPacket110
    SLICE_X34Y61.Y       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X34Y61.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X34Y61.X       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket182
    SLICE_X29Y60.F2      net (fanout=1)        0.579   ethernet/local_reset_signal_3
    SLICE_X29Y60.X       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X22Y80.G1      net (fanout=129)      2.155   ethernet/local_reset_summary
    SLICE_X22Y80.Y       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X22Y80.F4      net (fanout=1)        0.020   ethernet/ih/N23
    SLICE_X22Y80.X       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X19Y81.CE      net (fanout=8)        0.573   ethernet/ih/_n0934_inv
    SLICE_X19Y81.CLK     Tceck                 0.483   ethernet/ih/checkSave(7)
                                                       ethernet/ih/checkSave_7
    -------------------------------------------------  ---------------------------
    Total                                     11.053ns (5.569ns logic, 5.484ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 4.00 to 80 nS and duty cycle corrected to HIGH 40 nS 

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3 (SLICE_X1Y69.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.800ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.801ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y66.XQ       Tcko                  0.411   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg<3>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    SLICE_X1Y69.BX       net (fanout=1)        0.310   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg<3>
    SLICE_X1Y69.CLK      Tckdi       (-Th)    -0.080   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<3>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (0.491ns logic, 0.310ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point FIX_POROG_5 (SLICE_X45Y50.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.803ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/odto/header_0_21 (FF)
  Destination:          FIX_POROG_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.014 - 0.015)
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/odto/header_0_21 to FIX_POROG_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y48.XQ      Tcko                  0.412   header_parsed(981)
                                                       ethernet/odto/header_0_21
    SLICE_X45Y50.BX      net (fanout=1)        0.310   header_parsed(981)
    SLICE_X45Y50.CLK     Tckdi       (-Th)    -0.080   FIX_POROG(5)
                                                       FIX_POROG_5
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.492ns logic, 0.310ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point FIX_POROG_9 (SLICE_X45Y51.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/odto/header_0_25 (FF)
  Destination:          FIX_POROG_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/odto/header_0_25 to FIX_POROG_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y51.XQ      Tcko                  0.412   header_parsed(985)
                                                       ethernet/odto/header_0_25
    SLICE_X45Y51.BX      net (fanout=1)        0.317   header_parsed(985)
    SLICE_X45Y51.CLK     Tckdi       (-Th)    -0.080   FIX_POROG(9)
                                                       FIX_POROG_9
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 4.00 to 80 nS and duty cycle corrected to HIGH 40 nS 

--------------------------------------------------------------------------------
Slack: 74.546ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: pll_2/DCM_SP_INST/CLKDV
  Logical resource: pll_2/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y0.CLKDV
  Clock network: pll_2/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 77.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 80.000ns
  Low pulse: 40.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y8.CLKB
  Clock network: clk_12
--------------------------------------------------------------------------------
Slack: 77.236ns (period - (min high pulse limit / (high pulse / period)))
  Period: 80.000ns
  High pulse: 40.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y8.CLKB
  Clock network: clk_12
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_1/CLK2X_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  divided by 2.00 to 10 nS and 
duty cycle corrected to HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 598 paths analyzed, 114 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.575ns.
--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_strob (SLICE_X27Y66.BY), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_strob (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.575ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_strob to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.XQ      Tcko                  0.514   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X16Y38.G3      net (fanout=21)       2.942   BTN_NORTH_strob
    SLICE_X16Y38.Y       Tilo                  0.660   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
                                                       BTN_NORTH_f_BTN_NORTH_strob_AND_2_o1
    SLICE_X27Y66.BY      net (fanout=1)        1.506   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
    SLICE_X27Y66.CLK     Tsrck                 0.953   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      6.575ns (2.127ns logic, 4.448ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_f (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.964ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.088 - 0.133)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_f to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.IQ1               Tiockiq               0.442   BTN_NORTH
                                                       BTN_NORTH_f
    SLICE_X16Y38.G2      net (fanout=2)        2.403   BTN_NORTH_f
    SLICE_X16Y38.Y       Tilo                  0.660   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
                                                       BTN_NORTH_f_BTN_NORTH_strob_AND_2_o1
    SLICE_X27Y66.BY      net (fanout=1)        1.506   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
    SLICE_X27Y66.CLK     Tsrck                 0.953   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      5.964ns (2.055ns logic, 3.909ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_ff (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.054ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_ff to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y39.YQ      Tcko                  0.567   BTN_NORTH_ff
                                                       BTN_NORTH_ff
    SLICE_X16Y38.G4      net (fanout=1)        0.368   BTN_NORTH_ff
    SLICE_X16Y38.Y       Tilo                  0.660   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
                                                       BTN_NORTH_f_BTN_NORTH_strob_AND_2_o1
    SLICE_X27Y66.BY      net (fanout=1)        1.506   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
    SLICE_X27Y66.CLK     Tsrck                 0.953   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      4.054ns (2.180ns logic, 1.874ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_strob (SLICE_X27Y66.SR), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_21 (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.639ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.069 - 0.088)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_21 to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y74.YQ      Tcko                  0.511   BTN_NORTH_counter(20)
                                                       BTN_NORTH_counter_21
    SLICE_X27Y71.G1      net (fanout=2)        1.217   BTN_NORTH_counter(21)
    SLICE_X27Y71.COUT    Topcyg                0.871   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_lut(1)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
    SLICE_X27Y72.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
    SLICE_X27Y72.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(2)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X27Y73.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X27Y73.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(4)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X27Y74.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X27Y74.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(6)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X27Y75.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X27Y75.XB      Tcinxb                0.352   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X27Y66.SR      net (fanout=1)        0.585   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X27Y66.CLK     Tsrck                 0.794   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      4.639ns (2.837ns logic, 1.802ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_19 (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.434ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.069 - 0.089)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_19 to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y73.YQ      Tcko                  0.511   BTN_NORTH_counter(18)
                                                       BTN_NORTH_counter_19
    SLICE_X27Y72.F1      net (fanout=2)        0.975   BTN_NORTH_counter(19)
    SLICE_X27Y72.COUT    Topcyf                1.011   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_lut(2)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(2)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X27Y73.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X27Y73.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(4)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X27Y74.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X27Y74.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(6)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X27Y75.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X27Y75.XB      Tcinxb                0.352   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X27Y66.SR      net (fanout=1)        0.585   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X27Y66.CLK     Tsrck                 0.794   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      4.434ns (2.874ns logic, 1.560ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_29 (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.424ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.069 - 0.088)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_29 to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.YQ      Tcko                  0.511   BTN_NORTH_counter(28)
                                                       BTN_NORTH_counter_29
    SLICE_X27Y73.G1      net (fanout=2)        1.208   BTN_NORTH_counter(29)
    SLICE_X27Y73.COUT    Topcyg                0.871   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_lut(5)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X27Y74.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X27Y74.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(6)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X27Y75.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X27Y75.XB      Tcinxb                0.352   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X27Y66.SR      net (fanout=1)        0.585   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X27Y66.CLK     Tsrck                 0.794   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      4.424ns (2.631ns logic, 1.793ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_counter_31 (SLICE_X29Y79.CIN), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_0 (FF)
  Destination:          BTN_NORTH_counter_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.228ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_0 to BTN_NORTH_counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y64.XQ      Tcko                  0.514   BTN_NORTH_counter(0)
                                                       BTN_NORTH_counter_0
    SLICE_X29Y64.F3      net (fanout=2)        0.389   BTN_NORTH_counter(0)
    SLICE_X29Y64.COUT    Topcyf                1.011   BTN_NORTH_counter(0)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_lut(0)_INV_0
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(0)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(1)
    SLICE_X29Y65.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(1)
    SLICE_X29Y65.COUT    Tbyp                  0.103   BTN_NORTH_counter(2)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(2)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(3)
    SLICE_X29Y66.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(3)
    SLICE_X29Y66.COUT    Tbyp                  0.103   BTN_NORTH_counter(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X29Y67.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X29Y67.COUT    Tbyp                  0.103   BTN_NORTH_counter(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X29Y68.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X29Y68.COUT    Tbyp                  0.103   BTN_NORTH_counter(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X29Y69.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X29Y69.COUT    Tbyp                  0.103   BTN_NORTH_counter(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X29Y70.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X29Y70.COUT    Tbyp                  0.103   BTN_NORTH_counter(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X29Y71.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X29Y71.COUT    Tbyp                  0.103   BTN_NORTH_counter(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X29Y72.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X29Y72.COUT    Tbyp                  0.103   BTN_NORTH_counter(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X29Y73.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X29Y73.COUT    Tbyp                  0.103   BTN_NORTH_counter(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X29Y74.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X29Y74.COUT    Tbyp                  0.103   BTN_NORTH_counter(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X29Y75.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X29Y75.COUT    Tbyp                  0.103   BTN_NORTH_counter(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X29Y76.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X29Y76.COUT    Tbyp                  0.103   BTN_NORTH_counter(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X29Y77.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X29Y77.COUT    Tbyp                  0.103   BTN_NORTH_counter(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X29Y78.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X29Y78.COUT    Tbyp                  0.103   BTN_NORTH_counter(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X29Y79.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X29Y79.CLK     Tcinck                0.872   BTN_NORTH_counter(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor(31)
                                                       BTN_NORTH_counter_31
    -------------------------------------------------  ---------------------------
    Total                                      4.228ns (3.839ns logic, 0.389ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_2 (FF)
  Destination:          BTN_NORTH_counter_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.214ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_2 to BTN_NORTH_counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y65.XQ      Tcko                  0.514   BTN_NORTH_counter(2)
                                                       BTN_NORTH_counter_2
    SLICE_X29Y65.F1      net (fanout=2)        0.478   BTN_NORTH_counter(2)
    SLICE_X29Y65.COUT    Topcyf                1.011   BTN_NORTH_counter(2)
                                                       BTN_NORTH_counter(2)_rt
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(2)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(3)
    SLICE_X29Y66.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(3)
    SLICE_X29Y66.COUT    Tbyp                  0.103   BTN_NORTH_counter(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X29Y67.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X29Y67.COUT    Tbyp                  0.103   BTN_NORTH_counter(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X29Y68.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X29Y68.COUT    Tbyp                  0.103   BTN_NORTH_counter(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X29Y69.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X29Y69.COUT    Tbyp                  0.103   BTN_NORTH_counter(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X29Y70.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X29Y70.COUT    Tbyp                  0.103   BTN_NORTH_counter(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X29Y71.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X29Y71.COUT    Tbyp                  0.103   BTN_NORTH_counter(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X29Y72.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X29Y72.COUT    Tbyp                  0.103   BTN_NORTH_counter(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X29Y73.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X29Y73.COUT    Tbyp                  0.103   BTN_NORTH_counter(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X29Y74.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X29Y74.COUT    Tbyp                  0.103   BTN_NORTH_counter(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X29Y75.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X29Y75.COUT    Tbyp                  0.103   BTN_NORTH_counter(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X29Y76.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X29Y76.COUT    Tbyp                  0.103   BTN_NORTH_counter(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X29Y77.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X29Y77.COUT    Tbyp                  0.103   BTN_NORTH_counter(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X29Y78.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X29Y78.COUT    Tbyp                  0.103   BTN_NORTH_counter(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X29Y79.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X29Y79.CLK     Tcinck                0.872   BTN_NORTH_counter(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor(31)
                                                       BTN_NORTH_counter_31
    -------------------------------------------------  ---------------------------
    Total                                      4.214ns (3.736ns logic, 0.478ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_1 (FF)
  Destination:          BTN_NORTH_counter_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.117ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_1 to BTN_NORTH_counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y64.YQ      Tcko                  0.511   BTN_NORTH_counter(0)
                                                       BTN_NORTH_counter_1
    SLICE_X29Y64.G2      net (fanout=2)        0.421   BTN_NORTH_counter(1)
    SLICE_X29Y64.COUT    Topcyg                0.871   BTN_NORTH_counter(0)
                                                       BTN_NORTH_counter(1)_rt
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(1)
    SLICE_X29Y65.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(1)
    SLICE_X29Y65.COUT    Tbyp                  0.103   BTN_NORTH_counter(2)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(2)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(3)
    SLICE_X29Y66.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(3)
    SLICE_X29Y66.COUT    Tbyp                  0.103   BTN_NORTH_counter(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X29Y67.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X29Y67.COUT    Tbyp                  0.103   BTN_NORTH_counter(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X29Y68.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X29Y68.COUT    Tbyp                  0.103   BTN_NORTH_counter(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X29Y69.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X29Y69.COUT    Tbyp                  0.103   BTN_NORTH_counter(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X29Y70.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X29Y70.COUT    Tbyp                  0.103   BTN_NORTH_counter(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X29Y71.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X29Y71.COUT    Tbyp                  0.103   BTN_NORTH_counter(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X29Y72.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X29Y72.COUT    Tbyp                  0.103   BTN_NORTH_counter(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X29Y73.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X29Y73.COUT    Tbyp                  0.103   BTN_NORTH_counter(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X29Y74.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X29Y74.COUT    Tbyp                  0.103   BTN_NORTH_counter(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X29Y75.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X29Y75.COUT    Tbyp                  0.103   BTN_NORTH_counter(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X29Y76.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X29Y76.COUT    Tbyp                  0.103   BTN_NORTH_counter(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X29Y77.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X29Y77.COUT    Tbyp                  0.103   BTN_NORTH_counter(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X29Y78.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X29Y78.COUT    Tbyp                  0.103   BTN_NORTH_counter(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X29Y79.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X29Y79.CLK     Tcinck                0.872   BTN_NORTH_counter(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor(31)
                                                       BTN_NORTH_counter_31
    -------------------------------------------------  ---------------------------
    Total                                      4.117ns (3.696ns logic, 0.421ns route)
                                                       (89.8% logic, 10.2% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_1/CLK2X_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_strob (SLICE_X27Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.959ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BTN_NORTH_strob (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.959ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 10.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BTN_NORTH_strob to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.XQ      Tcko                  0.411   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X27Y66.BX      net (fanout=21)       0.468   BTN_NORTH_strob
    SLICE_X27Y66.CLK     Tckdi       (-Th)    -0.080   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      0.959ns (0.491ns logic, 0.468ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_counter_10 (SLICE_X29Y69.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BTN_NORTH_counter_10 (FF)
  Destination:          BTN_NORTH_counter_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 10.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BTN_NORTH_counter_10 to BTN_NORTH_counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y69.XQ      Tcko                  0.411   BTN_NORTH_counter(10)
                                                       BTN_NORTH_counter_10
    SLICE_X29Y69.F4      net (fanout=2)        0.290   BTN_NORTH_counter(10)
    SLICE_X29Y69.CLK     Tckf        (-Th)    -0.696   BTN_NORTH_counter(10)
                                                       BTN_NORTH_counter(10)_rt
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor(10)
                                                       BTN_NORTH_counter_10
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_counter_12 (SLICE_X29Y70.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BTN_NORTH_counter_12 (FF)
  Destination:          BTN_NORTH_counter_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 10.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BTN_NORTH_counter_12 to BTN_NORTH_counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.XQ      Tcko                  0.411   BTN_NORTH_counter(12)
                                                       BTN_NORTH_counter_12
    SLICE_X29Y70.F4      net (fanout=2)        0.290   BTN_NORTH_counter(12)
    SLICE_X29Y70.CLK     Tckf        (-Th)    -0.696   BTN_NORTH_counter(12)
                                                       BTN_NORTH_counter(12)_rt
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor(12)
                                                       BTN_NORTH_counter_12
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_1/CLK2X_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 6.998ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.002ns (333.111MHz) (Tdcmpco)
  Physical resource: pll_1/DCM_SP_INST/CLK2X
  Logical resource: pll_1/DCM_SP_INST/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: pll_1/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: BTN_NORTH_ff/CLK
  Logical resource: BTN_NORTH_ff/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_2x
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: BTN_NORTH_ff/CLK
  Logical resource: BTN_NORTH_ff/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  multiplied by 2.00 to 40 nS 
and duty cycle corrected to HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17805 paths analyzed, 2488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.298ns.
--------------------------------------------------------------------------------

Paths for end point adc_02/adc_data_reg_3 (SLICE_X53Y44.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/en_reg (FF)
  Destination:          adc_02/adc_data_reg_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.354ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.068 - 0.069)
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/en_reg to adc_02/adc_data_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y28.XQ      Tcko                  0.514   adc_02/en_reg
                                                       adc_02/en_reg
    SLICE_X53Y44.CE      net (fanout=9)        2.357   adc_02/en_reg
    SLICE_X53Y44.CLK     Tceck                 0.483   adc_02_data(3)
                                                       adc_02/adc_data_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      3.354ns (0.997ns logic, 2.357ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point adc_02/adc_data_reg_2 (SLICE_X53Y44.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/en_reg (FF)
  Destination:          adc_02/adc_data_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.354ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.068 - 0.069)
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/en_reg to adc_02/adc_data_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y28.XQ      Tcko                  0.514   adc_02/en_reg
                                                       adc_02/en_reg
    SLICE_X53Y44.CE      net (fanout=9)        2.357   adc_02/en_reg
    SLICE_X53Y44.CLK     Tceck                 0.483   adc_02_data(3)
                                                       adc_02/adc_data_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      3.354ns (0.997ns logic, 2.357ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point adc_02/adc_data_reg_1 (SLICE_X50Y44.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/en_reg (FF)
  Destination:          adc_02/adc_data_reg_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.107ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.063 - 0.069)
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/en_reg to adc_02/adc_data_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y28.XQ      Tcko                  0.514   adc_02/en_reg
                                                       adc_02/en_reg
    SLICE_X50Y44.CE      net (fanout=9)        2.110   adc_02/en_reg
    SLICE_X50Y44.CLK     Tceck                 0.483   adc_02_data(1)
                                                       adc_02/adc_data_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      3.107ns (0.997ns logic, 2.110ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point convolution_top/Mshreg_DATA_REG_0_025 (SLICE_X34Y31.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.618ns (requirement - (clock path skew + uncertainty - data path))
  Source:               convolution_top/DATA_REG(0)_0_25 (FF)
  Destination:          convolution_top/Mshreg_DATA_REG_0_025 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         clk_dv rising at 40.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: convolution_top/DATA_REG(0)_0_25 to convolution_top/Mshreg_DATA_REG_0_025
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y32.XQ      Tcko                  0.412   convolution_top/DATA_REG(0)_0(25)
                                                       convolution_top/DATA_REG(0)_0_25
    SLICE_X34Y31.BY      net (fanout=3)        0.314   convolution_top/DATA_REG(0)_0(25)
    SLICE_X34Y31.CLK     Tdh         (-Th)     0.110   convolution_top/DATA_REG_025
                                                       convolution_top/Mshreg_DATA_REG_0_025
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.302ns logic, 0.314ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point convolution_top/Mshreg_DATA_REG_0_095 (SLICE_X2Y9.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.635ns (requirement - (clock path skew + uncertainty - data path))
  Source:               convolution_top/DATA_REG(0)_0_1695 (FF)
  Destination:          convolution_top/Mshreg_DATA_REG_0_095 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.008 - 0.010)
  Source Clock:         clk_dv rising at 40.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: convolution_top/DATA_REG(0)_0_1695 to convolution_top/Mshreg_DATA_REG_0_095
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y7.XQ        Tcko                  0.412   convolution_top/DATA_REG(0)_0(1695)
                                                       convolution_top/DATA_REG(0)_0_1695
    SLICE_X2Y9.BY        net (fanout=5)        0.331   convolution_top/DATA_REG(0)_0(1695)
    SLICE_X2Y9.CLK       Tdh         (-Th)     0.110   convolution_top/DATA_REG_095
                                                       convolution_top/Mshreg_DATA_REG_0_095
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.302ns logic, 0.331ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point convolution_top/Mshreg_DATA_REG_0_031 (SLICE_X30Y36.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.636ns (requirement - (clock path skew + uncertainty - data path))
  Source:               convolution_top/DATA_REG(0)_0_31 (FF)
  Destination:          convolution_top/Mshreg_DATA_REG_0_031 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.043 - 0.045)
  Source Clock:         clk_dv rising at 40.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: convolution_top/DATA_REG(0)_0_31 to convolution_top/Mshreg_DATA_REG_0_031
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y37.XQ      Tcko                  0.412   convolution_top/DATA_REG(0)_0(31)
                                                       convolution_top/DATA_REG(0)_0_31
    SLICE_X30Y36.BY      net (fanout=5)        0.332   convolution_top/DATA_REG(0)_0(31)
    SLICE_X30Y36.CLK     Tdh         (-Th)     0.110   convolution_top/DATA_REG_031
                                                       convolution_top/Mshreg_DATA_REG_0_031
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.302ns logic, 0.332ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 34.546ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: pll_1/DCM_SP_INST/CLKDV
  Logical resource: pll_1/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: pll_1/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 36.296ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.852ns (Tmspwl_P)
  Physical resource: convolution_top/GEN_N_BLOCKS[3].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT/CLK
  Logical resource: convolution_top/GEN_N_BLOCKS[3].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT/CLK
  Location pin: MULT18X18_X0Y4.CLK
  Clock network: clk_dv
--------------------------------------------------------------------------------
Slack: 36.296ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.852ns (Tmspwh_P)
  Physical resource: convolution_top/GEN_N_BLOCKS[3].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT/CLK
  Logical resource: convolution_top/GEN_N_BLOCKS[3].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT/CLK
  Location pin: MULT18X18_X0Y4.CLK
  Clock network: clk_dv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 343 paths analyzed, 182 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.950ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/fte/error_pzdc (SLICE_X20Y30.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/error_pzdc (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.162ns (Levels of Logic = 0)
  Clock Path Skew:      -0.018ns (0.052 - 0.070)
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/error_pzdc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y17.YQ      Tcko                  0.511   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X20Y30.SR      net (fanout=7)        1.857   ethernet/fte/ena_posedge
    SLICE_X20Y30.CLK     Tsrck                 0.794   ethernet/local_reset_signal_1
                                                       ethernet/fte/error_pzdc
    -------------------------------------------------  ---------------------------
    Total                                      3.162ns (1.305ns logic, 1.857ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fte/datastorage_3 (SLICE_X20Y35.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/datastorage_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.161ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.057 - 0.070)
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/datastorage_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y17.YQ      Tcko                  0.511   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X20Y35.SR      net (fanout=7)        1.856   ethernet/fte/ena_posedge
    SLICE_X20Y35.CLK     Tsrck                 0.794   ethernet/fte/datastorage(3)
                                                       ethernet/fte/datastorage_3
    -------------------------------------------------  ---------------------------
    Total                                      3.161ns (1.305ns logic, 1.856ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fte/datastorage_2 (SLICE_X20Y35.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/datastorage_2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.161ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.057 - 0.070)
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/datastorage_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y17.YQ      Tcko                  0.511   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X20Y35.SR      net (fanout=7)        1.856   ethernet/fte/ena_posedge
    SLICE_X20Y35.CLK     Tsrck                 0.794   ethernet/fte/datastorage(3)
                                                       ethernet/fte/datastorage_2
    -------------------------------------------------  ---------------------------
    Total                                      3.161ns (1.305ns logic, 1.856ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_5 (SLICE_X3Y59.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.841ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_5 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.004 - 0.008)
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_5 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y57.XQ       Tcko                  0.411   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<5>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_5
    SLICE_X3Y59.BX       net (fanout=2)        0.346   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<5>
    SLICE_X3Y59.CLK      Tckdi       (-Th)    -0.080   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<5>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_5
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.491ns logic, 0.346ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2 (SLICE_X15Y55.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.842ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y55.YQ      Tcko                  0.409   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    SLICE_X15Y55.BX      net (fanout=2)        0.353   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    SLICE_X15Y55.CLK     Tckdi       (-Th)    -0.080   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.489ns logic, 0.353ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (SLICE_X2Y58.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.845ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y59.XQ       Tcko                  0.412   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<1>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    SLICE_X2Y58.BX       net (fanout=1)        0.317   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<1>
    SLICE_X2Y58.CLK      Tckdi       (-Th)    -0.116   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<1>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.528ns logic, 0.317ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.237ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.763ns (361.925MHz) (Tbp)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.697ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 24.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X16Y86.F1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.813ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.813ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y73.YQ      Tcklo                 0.580   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X18Y73.F4      net (fanout=1)        0.317   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X18Y73.X       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X18Y78.G2      net (fanout=2)        0.551   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X18Y78.X       Tif5x                 1.000   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X16Y81.G4      net (fanout=1)        0.357   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X16Y81.X       Tif5x                 1.000   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X16Y86.F1      net (fanout=1)        0.572   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X16Y86.CLK     Tfck                  0.776   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O63
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.813ns (4.016ns logic, 1.797ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X19Y72.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.268ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.268ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y73.YQ      Tcklo                 0.580   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X18Y73.F4      net (fanout=1)        0.317   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X18Y73.X       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X19Y72.BY      net (fanout=2)        0.397   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X19Y72.CLK     Tdick                 0.314   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.268ns (1.554ns logic, 0.714ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X18Y73.F4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.673ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.673ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y73.YQ      Tcklo                 0.580   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X18Y73.F4      net (fanout=1)        0.317   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X18Y73.CLK     Tfck                  0.776   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.673ns (1.356ns logic, 0.317ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X18Y73.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.204ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.204ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y73.YQ      Tcklo                 0.464   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X18Y73.F4      net (fanout=1)        0.253   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X18Y73.CLK     Tckf        (-Th)    -0.487   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.204ns (0.951ns logic, 0.253ns route)
                                                       (79.0% logic, 21.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X19Y72.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.680ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.680ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y73.YQ      Tcklo                 0.464   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X18Y73.F4      net (fanout=1)        0.253   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X18Y73.X       Tilo                  0.528   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X19Y72.BY      net (fanout=2)        0.318   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X19Y72.CLK     Tckdi       (-Th)    -0.117   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.680ns (1.109ns logic, 0.571ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X16Y86.F1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.515ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.515ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y73.YQ      Tcklo                 0.464   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X18Y73.F4      net (fanout=1)        0.253   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X18Y73.X       Tilo                  0.528   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X18Y78.G2      net (fanout=2)        0.440   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X18Y78.X       Tif5x                 0.800   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X16Y81.G4      net (fanout=1)        0.285   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X16Y81.X       Tif5x                 0.800   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X16Y86.F1      net (fanout=1)        0.458   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X16Y86.CLK     Tckf        (-Th)    -0.487   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O63
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.515ns (3.079ns logic, 1.436ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X19Y73.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.587ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.587ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y81.XQ      Tcko                  0.515   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X36Y80.G2      net (fanout=5)        1.058   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X36Y80.Y       Tilo                  0.660   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X19Y70.G1      net (fanout=11)       2.216   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X19Y70.Y       Tilo                  0.612   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X19Y73.CLK     net (fanout=4)        0.526   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.587ns (1.787ns logic, 3.800ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.294ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.294ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y82.XQ      Tcko                  0.514   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X36Y80.G1      net (fanout=4)        0.766   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X36Y80.Y       Tilo                  0.660   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X19Y70.G1      net (fanout=11)       2.216   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X19Y70.Y       Tilo                  0.612   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X19Y73.CLK     net (fanout=4)        0.526   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.294ns (1.786ns logic, 3.508ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.253ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.253ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y81.YQ      Tcko                  0.567   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X36Y80.G4      net (fanout=5)        0.672   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X36Y80.Y       Tilo                  0.660   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X19Y70.G1      net (fanout=11)       2.216   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X19Y70.Y       Tilo                  0.612   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X19Y73.CLK     net (fanout=4)        0.526   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.253ns (1.839ns logic, 3.414ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.291ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X59Y90.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.291ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y90.YQ      Tcko                  0.511   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X59Y90.BY      net (fanout=7)        0.466   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X59Y90.CLK     Tdick                 0.314   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.825ns logic, 0.466ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X59Y90.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.899ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.899ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y90.YQ      Tcko                  0.409   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X59Y90.BY      net (fanout=7)        0.373   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X59Y90.CLK     Tckdi       (-Th)    -0.117   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.899ns (0.526ns logic, 0.373ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RD_CLK = PERIOD TIMEGRP "RD_CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.776ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RD_CLK = PERIOD TIMEGRP "RD_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X24Y26.SR
  Clock network: locked_2_INV_138_o
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X24Y26.SR
  Clock network: locked_2_INV_138_o
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X19Y74.SR
  Clock network: locked_2_INV_138_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_WR_CLK = PERIOD TIMEGRP "WR_CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 432 paths analyzed, 272 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.687ns.
--------------------------------------------------------------------------------

Paths for end point fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8 (SLICE_X21Y62.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_8 (FF)
  Destination:          fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.687ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_01_cs_ff_BUFG rising at 0.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_8 to fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y60.YQ      Tcko                  0.511   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<8>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_8
    SLICE_X21Y62.BY      net (fanout=3)        7.862   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<8>
    SLICE_X21Y62.CLK     Tdick                 0.314   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<8>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8
    -------------------------------------------------  ---------------------------
    Total                                      8.687ns (0.825ns logic, 7.862ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2 (SLICE_X26Y43.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_2 (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.332ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_01_cs_ff_BUFG rising at 0.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_2 to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.XQ      Tcko                  0.514   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<2>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_2
    SLICE_X26Y43.BY      net (fanout=3)        5.485   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<2>
    SLICE_X26Y43.CLK     Tdick                 0.333   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<3>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2
    -------------------------------------------------  ---------------------------
    Total                                      6.332ns (0.847ns logic, 5.485ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y6.WEA), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      5.559ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_01_cs_ff_BUFG rising at 0.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y45.XQ      Tcko                  0.514   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X27Y45.G4      net (fanout=1)        0.314   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X27Y45.Y       Tilo                  0.612   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X0Y6.WEA      net (fanout=18)       3.029   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB16_X0Y6.CLKA     Tbwck                 1.090   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      5.559ns (2.216ns logic, 3.343ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_WR_CLK = PERIOD TIMEGRP "WR_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1 (SLICE_X26Y42.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_1 (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.459ns (Levels of Logic = 0)
  Clock Path Skew:      1.364ns (2.165 - 0.801)
  Source Clock:         adc_01_cs_ff_BUFG rising at 20.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_1 to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y39.YQ      Tcko                  0.409   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<0>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_1
    SLICE_X26Y42.BX      net (fanout=3)        0.934   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<1>
    SLICE_X26Y42.CLK     Tckdi       (-Th)    -0.116   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<1>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.459ns (0.525ns logic, 0.934ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (SLICE_X24Y64.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.165ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (FF)
  Destination:          fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.931ns (Levels of Logic = 0)
  Clock Path Skew:      0.766ns (1.150 - 0.384)
  Source Clock:         adc_01_cs_ff_BUFG rising at 20.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 to fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y64.YQ      Tcko                  0.409   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    SLICE_X24Y64.CE      net (fanout=2)        0.451   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    SLICE_X24Y64.CLK     Tckce       (-Th)    -0.071   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (0.480ns logic, 0.451ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_6 (SLICE_X22Y63.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_6 (FF)
  Destination:          fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.946ns (Levels of Logic = 0)
  Clock Path Skew:      0.778ns (1.947 - 1.169)
  Source Clock:         adc_01_cs_ff_BUFG rising at 20.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_6 to fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y61.XQ      Tcko                  0.411   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<6>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_6
    SLICE_X22Y63.BY      net (fanout=3)        0.403   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<6>
    SLICE_X22Y63.CLK     Tckdi       (-Th)    -0.132   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<7>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.946ns (0.543ns logic, 0.403ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_WR_CLK = PERIOD TIMEGRP "WR_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<8>/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8/SR
  Location pin: SLICE_X25Y38.SR
  Clock network: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<8>/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8/SR
  Location pin: SLICE_X25Y38.SR
  Clock network: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<8>/SR
  Logical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8/SR
  Location pin: SLICE_X21Y62.SR
  Clock network: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for pll_1/CLKIN_IBUFG_OUT
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|pll_1/CLKIN_IBUFG_OUT          |     20.000ns|      7.500ns|     14.484ns|            0|            0|            0|        28350|
| pll_1/CLK0_BUF                |     20.000ns|      8.162ns|     14.484ns|            0|            0|          965|         8982|
|  pll_2/CLKDV_BUF              |     80.000ns|     57.936ns|          N/A|            0|            0|         8982|            0|
| pll_1/CLK2X_BUF               |     10.000ns|      6.575ns|          N/A|            0|            0|          598|            0|
| pll_1/CLKDV_BUF               |     40.000ns|     10.298ns|          N/A|            0|            0|        17805|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.336|   10.458|    4.437|    4.109|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock e_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
e_rx_clk       |         |         |    3.180|    7.330|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock e_tx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
e_tx_clk       |   20.040|   18.470|    8.309|    5.783|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 450209 paths, 0 nets, and 13942 connections

Design statistics:
   Minimum period:  57.936ns{1}   (Maximum frequency:  17.260MHz)
   Maximum path delay from/to any node:   1.291ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 22 15:30:01 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4600 MB



