// Seed: 4017959664
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input wire id_2,
    input wor id_3,
    input wire module_0,
    input tri id_5,
    input supply1 id_6,
    input wand id_7,
    input wire id_8,
    input supply0 id_9,
    output supply0 id_10,
    input wire id_11,
    input supply1 id_12,
    output uwire id_13,
    output supply1 id_14
);
  assign id_10 = 1 + (id_12);
endmodule
module module_1 #(
    parameter id_0 = 32'd84,
    parameter id_4 = 32'd40
) (
    output tri1 _id_0,
    output supply1 id_1,
    input wor id_2,
    input supply0 id_3,
    output wor _id_4,
    input supply0 id_5,
    input wor id_6,
    inout tri0 id_7,
    output supply0 id_8,
    input tri id_9,
    input tri1 id_10,
    input tri1 id_11,
    input supply1 id_12,
    output uwire id_13,
    input tri1 id_14,
    input supply1 id_15,
    input tri1 id_16,
    output wor id_17,
    output wire id_18,
    output tri0 id_19,
    input wand id_20
);
  logic [id_0 : id_4] id_22 = id_2;
  wire id_23;
  module_0 modCall_1 (
      id_2,
      id_16,
      id_7,
      id_5,
      id_2,
      id_16,
      id_15,
      id_7,
      id_15,
      id_20,
      id_13,
      id_16,
      id_9,
      id_7,
      id_1
  );
  assign modCall_1.id_8 = 0;
endmodule
