// Seed: 255133028
module module_0 (
    input wire id_0,
    input tri0 id_1
);
  wire id_3;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output supply0 id_2,
    output tri0 id_3,
    input wor id_4,
    input wor id_5
);
  assign id_3 = 1;
  logic [-1 : ""] id_7;
  wire [-1 : -1  /  -1  -  1] id_8;
  union packed {
    logic [1 'b0 : ""] id_9;
    id_10 id_11;
    logic id_12;
    logic id_13;
    logic id_14;
    logic id_15;
  } id_16;
  module_0 modCall_1 (
      id_5,
      id_4
  );
endmodule : SymbolIdentifier
