# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../IPbus_Test_Class_SV.srcs/sim_1/new" \
"../../../../IPbus_Test_Class_SV.srcs/sources_1/new/ram.sv" \
"../../../../IPbus_Test_Class_SV.srcs/sim_1/new/TB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
