# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../class/circuit_a.v" \
"../../../../class/circuit_b.v" \
"../../../../class/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
