   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"stm32f4xx_hash_md5.c"
  23              	.Ltext0:
  24              		.file 1 "../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c"
 24578              		.align	2
 24579              		.global	HASH_MD5
 24580              		.thumb
 24581              		.thumb_func
 24583              	HASH_MD5:
 24584              	.LFB110:
   1:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** /**
   2:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   ******************************************************************************
   3:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @file    stm32f4xx_hash_md5.c
   4:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @author  MCD Application Team
   5:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @version V1.0.0
   6:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @date    30-September-2011
   7:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @brief   This file provides high level functions to compute the HASH MD5 and
   8:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *          HMAC MD5 Digest of an input message.
   9:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *          It uses the stm32f4xx_hash.c/.h drivers to access the STM32F4xx HASH
  10:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *          peripheral.
  11:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *
  12:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *  @verbatim
  13:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *    
  14:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *          ===================================================================
  15:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *                                   How to use this driver
  16:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *          ===================================================================
  17:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *          1. Enable The HASH controller clock using 
  18:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *            RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_HASH, ENABLE); function.
  19:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *
  20:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *          2. Calculate the HASH MD5 Digest using HASH_MD5() function.
  21:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *
  22:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *          3. Calculate the HMAC MD5 Digest using HMAC_MD5() function.
  23:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *
  24:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *  @endverbatim
  25:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *
  26:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   ******************************************************************************
  27:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @attention
  28:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *
  29:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  30:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  31:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  32:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  33:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  34:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  35:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *
  36:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  37:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   ******************************************************************************
  38:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   */
  39:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
  40:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** /* Includes ------------------------------------------------------------------*/
  41:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** #include "stm32f4xx_hash.h"
  42:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
  43:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  44:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @{
  45:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   */
  46:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
  47:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** /** @defgroup HASH 
  48:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @brief HASH driver modules
  49:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @{
  50:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   */
  51:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
  52:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** /* Private typedef -----------------------------------------------------------*/
  53:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** /* Private define ------------------------------------------------------------*/
  54:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** #define MD5BUSY_TIMEOUT    ((uint32_t) 0x00010000)
  55:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
  56:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** /* Private macro -------------------------------------------------------------*/
  57:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** /* Private variables ---------------------------------------------------------*/
  58:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** /* Private function prototypes -----------------------------------------------*/
  59:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** /* Private functions ---------------------------------------------------------*/
  60:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
  61:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** /** @defgroup HASH_Private_Functions
  62:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @{
  63:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   */ 
  64:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
  65:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** /** @defgroup HASH_Group7 High Level MD5 functions
  66:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****  *  @brief   High Level MD5 Hash and HMAC functions 
  67:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****  *
  68:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** @verbatim   
  69:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****  ===============================================================================
  70:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****                           High Level MD5 Hash and HMAC functions
  71:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****  ===============================================================================
  72:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
  73:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
  74:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** @endverbatim
  75:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @{
  76:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   */
  77:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
  78:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** /**
  79:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @brief  Compute the HASH MD5 digest.
  80:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @param  Input: pointer to the Input buffer to be treated.
  81:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @param  Ilen: length of the Input buffer.
  82:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @param  Output: the returned digest
  83:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @retval An ErrorStatus enumeration value:
  84:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *          - SUCCESS: digest computation done
  85:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *          - ERROR: digest computation failed
  86:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   */
  87:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** ErrorStatus HASH_MD5(uint8_t *Input, uint32_t Ilen, uint8_t Output[16])
  88:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** {
 24585              		.loc 1 88 0
 24586              		.cfi_startproc
 24587              		@ args = 0, pretend = 0, frame = 112
 24588              		@ frame_needed = 1, uses_anonymous_args = 0
 24589 0000 90B5     		push	{r4, r7, lr}
 24590              	.LCFI0:
 24591              		.cfi_def_cfa_offset 12
 24592 0002 9DB0     		sub	sp, sp, #116
 24593              	.LCFI1:
 24594              		.cfi_def_cfa_offset 128
 24595 0004 00AF     		add	r7, sp, #0
 24596              		.cfi_offset 14, -4
 24597              		.cfi_offset 7, -8
 24598              		.cfi_offset 4, -12
 24599              	.LCFI2:
 24600              		.cfi_def_cfa_register 7
 24601 0006 F860     		str	r0, [r7, #12]
 24602 0008 B960     		str	r1, [r7, #8]
 24603 000a 7A60     		str	r2, [r7, #4]
  89:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   HASH_InitTypeDef MD5_HASH_InitStructure;
  90:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   HASH_MsgDigest MD5_MessageDigest;
  91:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   __IO uint16_t nbvalidbitsdata = 0;
 24604              		.loc 1 91 0
 24605 000c 4FF00003 		mov	r3, #0
 24606 0010 FB82     		strh	r3, [r7, #22]	@ movhi
  92:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   uint32_t i = 0;
 24607              		.loc 1 92 0
 24608 0012 4FF00003 		mov	r3, #0
 24609 0016 FB66     		str	r3, [r7, #108]
  93:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   __IO uint32_t counter = 0;
 24610              		.loc 1 93 0
 24611 0018 4FF00003 		mov	r3, #0
 24612 001c 3B61     		str	r3, [r7, #16]
  94:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   uint32_t busystatus = 0;
 24613              		.loc 1 94 0
 24614 001e 4FF00003 		mov	r3, #0
 24615 0022 3B66     		str	r3, [r7, #96]
  95:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   ErrorStatus status = SUCCESS;
 24616              		.loc 1 95 0
 24617 0024 4FF00103 		mov	r3, #1
 24618 0028 87F86B30 		strb	r3, [r7, #107]
  96:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   uint32_t inputaddr  = (uint32_t)Input;
 24619              		.loc 1 96 0
 24620 002c FB68     		ldr	r3, [r7, #12]
 24621 002e 7B66     		str	r3, [r7, #100]
  97:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   uint32_t outputaddr = (uint32_t)Output;
 24622              		.loc 1 97 0
 24623 0030 7B68     		ldr	r3, [r7, #4]
 24624 0032 FB65     		str	r3, [r7, #92]
  98:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
  99:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 100:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* Number of valid bits in last word of the Input data */
 101:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   nbvalidbitsdata = 8 * (Ilen % 4);
 24625              		.loc 1 101 0
 24626 0034 BB68     		ldr	r3, [r7, #8]
 24627 0036 9BB2     		uxth	r3, r3
 24628 0038 03F00303 		and	r3, r3, #3
 24629 003c 9BB2     		uxth	r3, r3
 24630 003e 4FEAC303 		lsl	r3, r3, #3
 24631 0042 9BB2     		uxth	r3, r3
 24632 0044 FB82     		strh	r3, [r7, #22]	@ movhi
 102:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 103:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* HASH peripheral initialization */
 104:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   HASH_DeInit();
 24633              		.loc 1 104 0
 24634 0046 FFF7FEFF 		bl	HASH_DeInit
 105:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 106:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* HASH Configuration */
 107:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   MD5_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_MD5;
 24635              		.loc 1 107 0
 24636 004a 4FF08003 		mov	r3, #128
 24637 004e FB62     		str	r3, [r7, #44]
 108:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HASH;
 24638              		.loc 1 108 0
 24639 0050 4FF00003 		mov	r3, #0
 24640 0054 3B63     		str	r3, [r7, #48]
 109:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 24641              		.loc 1 109 0
 24642 0056 4FF02003 		mov	r3, #32
 24643 005a 7B63     		str	r3, [r7, #52]
 110:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   HASH_Init(&MD5_HASH_InitStructure);
 24644              		.loc 1 110 0
 24645 005c 07F12C03 		add	r3, r7, #44
 24646 0060 1846     		mov	r0, r3
 24647 0062 FFF7FEFF 		bl	HASH_Init
 111:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 112:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* Configure the number of valid bits in last word of the data */
 113:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
 24648              		.loc 1 113 0
 24649 0066 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 24650 0068 9BB2     		uxth	r3, r3
 24651 006a 1846     		mov	r0, r3
 24652 006c FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 114:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 115:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* Write the Input block in the IN FIFO */
 116:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   for(i=0; i<Ilen; i+=4)
 24653              		.loc 1 116 0
 24654 0070 4FF00003 		mov	r3, #0
 24655 0074 FB66     		str	r3, [r7, #108]
 24656 0076 0CE0     		b	.L2
 24657              	.L3:
 117:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   {
 118:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     HASH_DataIn(*(uint32_t*)inputaddr);
 24658              		.loc 1 118 0 discriminator 2
 24659 0078 7B6E     		ldr	r3, [r7, #100]
 24660 007a 1B68     		ldr	r3, [r3, #0]
 24661 007c 1846     		mov	r0, r3
 24662 007e FFF7FEFF 		bl	HASH_DataIn
 119:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     inputaddr+=4;
 24663              		.loc 1 119 0 discriminator 2
 24664 0082 7B6E     		ldr	r3, [r7, #100]
 24665 0084 03F10403 		add	r3, r3, #4
 24666 0088 7B66     		str	r3, [r7, #100]
 116:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   for(i=0; i<Ilen; i+=4)
 24667              		.loc 1 116 0 discriminator 2
 24668 008a FB6E     		ldr	r3, [r7, #108]
 24669 008c 03F10403 		add	r3, r3, #4
 24670 0090 FB66     		str	r3, [r7, #108]
 24671              	.L2:
 116:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   for(i=0; i<Ilen; i+=4)
 24672              		.loc 1 116 0 is_stmt 0 discriminator 1
 24673 0092 FA6E     		ldr	r2, [r7, #108]
 24674 0094 BB68     		ldr	r3, [r7, #8]
 24675 0096 9A42     		cmp	r2, r3
 24676 0098 EED3     		bcc	.L3
 120:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   }
 121:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 122:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* Start the HASH processor */
 123:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   HASH_StartDigest();
 24677              		.loc 1 123 0 is_stmt 1
 24678 009a FFF7FEFF 		bl	HASH_StartDigest
 24679              	.L5:
 124:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 125:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* wait until the Busy flag is RESET */
 126:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   do
 127:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   {
 128:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 24680              		.loc 1 128 0 discriminator 1
 24681 009e 4FF00800 		mov	r0, #8
 24682 00a2 FFF7FEFF 		bl	HASH_GetFlagStatus
 24683 00a6 0346     		mov	r3, r0
 24684 00a8 3B66     		str	r3, [r7, #96]
 129:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     counter++;
 24685              		.loc 1 129 0 discriminator 1
 24686 00aa 3B69     		ldr	r3, [r7, #16]
 24687 00ac 03F10103 		add	r3, r3, #1
 24688 00b0 3B61     		str	r3, [r7, #16]
 130:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 24689              		.loc 1 130 0 discriminator 1
 24690 00b2 3B69     		ldr	r3, [r7, #16]
 24691 00b4 B3F5803F 		cmp	r3, #65536
 24692 00b8 02D0     		beq	.L4
 24693 00ba 3B6E     		ldr	r3, [r7, #96]
 24694 00bc 002B     		cmp	r3, #0
 24695 00be EED1     		bne	.L5
 24696              	.L4:
 131:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 132:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   if (busystatus != RESET)
 24697              		.loc 1 132 0
 24698 00c0 3B6E     		ldr	r3, [r7, #96]
 24699 00c2 002B     		cmp	r3, #0
 24700 00c4 04D0     		beq	.L6
 133:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   {
 134:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****      status = ERROR;
 24701              		.loc 1 134 0
 24702 00c6 4FF00003 		mov	r3, #0
 24703 00ca 87F86B30 		strb	r3, [r7, #107]
 24704 00ce 30E0     		b	.L7
 24705              	.L6:
 135:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   }
 136:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   else
 137:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   {
 138:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     /* Read the message digest */
 139:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     HASH_GetDigest(&MD5_MessageDigest);
 24706              		.loc 1 139 0
 24707 00d0 07F11803 		add	r3, r7, #24
 24708 00d4 1846     		mov	r0, r3
 24709 00d6 FFF7FEFF 		bl	HASH_GetDigest
 140:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[0]);
 24710              		.loc 1 140 0
 24711 00da FB6D     		ldr	r3, [r7, #92]
 24712 00dc BA69     		ldr	r2, [r7, #24]
 24713 00de BA65     		str	r2, [r7, #88]
 24714              	.LBB18:
 24715              	.LBB19:
   1:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /**************************************************************************//**
   2:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  * @version  V2.10
   5:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  * @date     19. July 2011
   6:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  *
   7:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  * @note
   8:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  * Copyright (C) 2009-2011 ARM Limited. All rights reserved.
   9:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  *
  10:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  * @par
  11:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  * within development tools that are supporting such ARM based processors. 
  14:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  *
  15:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  * @par
  16:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  *
  22:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  ******************************************************************************/
  23:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  24:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  25:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #define __CORE_CMINSTR_H
  26:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  27:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  28:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  29:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  30:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****   Access to dedicated instructions
  31:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****   @{
  32:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** */
  33:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  34:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  35:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /* ARM armcc specific functions */
  36:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  37:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  38:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  39:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #endif
  40:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  41:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  42:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  No Operation
  43:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  44:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  45:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
  46:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #define __NOP                             __nop
  47:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  48:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  49:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  Wait For Interrupt
  50:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  51:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  52:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     until one of a number of events occurs.
  53:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
  54:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #define __WFI                             __wfi
  55:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  56:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  57:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  Wait For Event
  58:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  59:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  60:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  61:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
  62:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #define __WFE                             __wfe
  63:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  64:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  65:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  Send Event
  66:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  67:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  68:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
  69:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #define __SEV                             __sev
  70:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  71:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  72:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  73:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  74:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor, 
  75:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or 
  76:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     memory, after the instruction has been completed.
  77:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
  78:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #define __ISB()                           __isb(0xF)
  79:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  80:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  81:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  82:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  83:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier. 
  84:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
  85:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
  86:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #define __DSB()                           __dsb(0xF)
  87:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  88:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  89:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  Data Memory Barrier
  90:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  91:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before 
  92:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
  93:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
  94:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #define __DMB()                           __dmb(0xF)
  95:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  96:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  97:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
  98:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
  99:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     This function reverses the byte order in integer value.
 100:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 101:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 102:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \return               Reversed value
 103:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
 104:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #define __REV                             __rev
 105:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 106:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 107:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 108:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 109:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 110:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 111:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 112:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \return               Reversed value
 113:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
 114:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** static __INLINE __ASM uint32_t __REV16(uint32_t value)
 115:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** {
 116:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****   rev16 r0, r0
 117:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****   bx lr
 118:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** }
 119:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 120:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 121:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 122:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 123:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 124:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 125:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 126:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \return               Reversed value
 127:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
 128:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** static __INLINE __ASM int32_t __REVSH(int32_t value)
 129:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** {
 130:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****   revsh r0, r0
 131:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****   bx lr
 132:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** }
 133:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 134:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 135:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03)
 136:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 137:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  Reverse bit order of value
 138:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 139:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     This function reverses the bit order of the given value.
 140:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 141:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 142:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \return               Reversed value
 143:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
 144:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #define __RBIT                            __rbit
 145:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 146:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 147:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 148:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 149:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     This function performs a exclusive LDR command for 8 bit value.
 150:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 151:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 152:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 153:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
 154:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 155:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 156:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 157:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 158:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 159:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     This function performs a exclusive LDR command for 16 bit values.
 160:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 161:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 162:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 163:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
 164:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 165:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 166:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 167:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 168:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 169:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     This function performs a exclusive LDR command for 32 bit values.
 170:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 171:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 172:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 173:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
 174:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 175:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 176:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 177:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 178:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 179:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     This function performs a exclusive STR command for 8 bit values.
 180:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 181:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to store
 182:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 183:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \return          0  Function succeeded
 184:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \return          1  Function failed
 185:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
 186:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 187:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 188:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 189:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 190:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 191:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     This function performs a exclusive STR command for 16 bit values.
 192:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 193:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to store
 194:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 195:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \return          0  Function succeeded
 196:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \return          1  Function failed
 197:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
 198:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 199:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 200:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 201:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 202:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 203:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     This function performs a exclusive STR command for 32 bit values.
 204:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 205:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to store
 206:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 207:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \return          0  Function succeeded
 208:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \return          1  Function failed
 209:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
 210:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 211:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 212:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 213:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 214:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 215:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 216:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 217:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
 218:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #define __CLREX                           __clrex
 219:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 220:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 221:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  Signed Saturate
 222:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 223:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     This function saturates a signed value.
 224:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 225:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 226:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 227:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \return             Saturated value
 228:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
 229:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #define __SSAT                            __ssat
 230:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 231:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 232:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  Unsigned Saturate
 233:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 234:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     This function saturates an unsigned value.
 235:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 236:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 237:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 238:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \return             Saturated value
 239:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
 240:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #define __USAT                            __usat
 241:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 242:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 243:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  Count leading zeros
 244:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 245:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 246:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 247:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 248:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \return             number of leading zeros in value
 249:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
 250:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #define __CLZ                             __clz 
 251:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 252:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) */
 253:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 254:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 255:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 256:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 257:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /* IAR iccarm specific functions */
 258:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 259:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #include <cmsis_iar.h>
 260:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 261:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 262:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 263:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /* GNU gcc specific functions */
 264:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 265:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  No Operation
 266:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 267:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 268:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
 269:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __NOP(void)
 270:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** {
 271:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****   __ASM volatile ("nop");
 272:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** }
 273:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 274:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 275:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  Wait For Interrupt
 276:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 277:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 278:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     until one of a number of events occurs.
 279:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
 280:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __WFI(void)
 281:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** {
 282:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****   __ASM volatile ("wfi");
 283:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** }
 284:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 285:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 286:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  Wait For Event
 287:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 288:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 289:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 290:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
 291:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __WFE(void)
 292:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** {
 293:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****   __ASM volatile ("wfe");
 294:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** }
 295:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 296:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 297:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  Send Event
 298:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 299:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 300:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
 301:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __SEV(void)
 302:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** {
 303:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****   __ASM volatile ("sev");
 304:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** }
 305:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 306:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 307:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 308:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 309:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor, 
 310:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or 
 311:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     memory, after the instruction has been completed.
 312:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
 313:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __ISB(void)
 314:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** {
 315:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****   __ASM volatile ("isb");
 316:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** }
 317:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 318:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 319:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 320:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 321:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier. 
 322:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 323:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
 324:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __DSB(void)
 325:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** {
 326:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****   __ASM volatile ("dsb");
 327:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** }
 328:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 329:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 330:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  Data Memory Barrier
 331:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 332:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before 
 333:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 334:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
 335:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __DMB(void)
 336:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** {
 337:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****   __ASM volatile ("dmb");
 338:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** }
 339:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 340:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 341:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 342:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 343:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     This function reverses the byte order in integer value.
 344:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** 
 345:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 346:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****     \return               Reversed value
 347:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****  */
 348:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE uint32_t __REV(uint32_t value)
 349:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h **** {
 350:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****   uint32_t result;
 351:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****   
 352:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 24716              		.loc 7 352 0
 24717 00e0 BA6D     		ldr	r2, [r7, #88]
 24718              	@ 352 "/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h" 1
 24719 00e2 14BA     		rev r4, r2
 24720              	@ 0 "" 2
 24721              		.thumb
 24722 00e4 7C65     		str	r4, [r7, #84]
 353:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****   return(result);
 24723              		.loc 7 353 0
 24724 00e6 7A6D     		ldr	r2, [r7, #84]
 24725              	.LBE19:
 24726              	.LBE18:
 24727              		.loc 1 140 0
 24728 00e8 1A60     		str	r2, [r3, #0]
 141:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     outputaddr+=4;
 24729              		.loc 1 141 0
 24730 00ea FB6D     		ldr	r3, [r7, #92]
 24731 00ec 03F10403 		add	r3, r3, #4
 24732 00f0 FB65     		str	r3, [r7, #92]
 142:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[1]);
 24733              		.loc 1 142 0
 24734 00f2 FB6D     		ldr	r3, [r7, #92]
 24735 00f4 FA69     		ldr	r2, [r7, #28]
 24736 00f6 3A65     		str	r2, [r7, #80]
 24737              	.LBB20:
 24738              	.LBB21:
 352:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 24739              		.loc 7 352 0
 24740 00f8 3A6D     		ldr	r2, [r7, #80]
 24741              	@ 352 "/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h" 1
 24742 00fa 14BA     		rev r4, r2
 24743              	@ 0 "" 2
 24744              		.thumb
 24745 00fc FC64     		str	r4, [r7, #76]
 24746              		.loc 7 353 0
 24747 00fe FA6C     		ldr	r2, [r7, #76]
 24748              	.LBE21:
 24749              	.LBE20:
 24750              		.loc 1 142 0
 24751 0100 1A60     		str	r2, [r3, #0]
 143:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     outputaddr+=4;
 24752              		.loc 1 143 0
 24753 0102 FB6D     		ldr	r3, [r7, #92]
 24754 0104 03F10403 		add	r3, r3, #4
 24755 0108 FB65     		str	r3, [r7, #92]
 144:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[2]);
 24756              		.loc 1 144 0
 24757 010a FB6D     		ldr	r3, [r7, #92]
 24758 010c 3A6A     		ldr	r2, [r7, #32]
 24759 010e BA64     		str	r2, [r7, #72]
 24760              	.LBB22:
 24761              	.LBB23:
 352:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 24762              		.loc 7 352 0
 24763 0110 BA6C     		ldr	r2, [r7, #72]
 24764              	@ 352 "/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h" 1
 24765 0112 14BA     		rev r4, r2
 24766              	@ 0 "" 2
 24767              		.thumb
 24768 0114 7C64     		str	r4, [r7, #68]
 24769              		.loc 7 353 0
 24770 0116 7A6C     		ldr	r2, [r7, #68]
 24771              	.LBE23:
 24772              	.LBE22:
 24773              		.loc 1 144 0
 24774 0118 1A60     		str	r2, [r3, #0]
 145:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     outputaddr+=4;
 24775              		.loc 1 145 0
 24776 011a FB6D     		ldr	r3, [r7, #92]
 24777 011c 03F10403 		add	r3, r3, #4
 24778 0120 FB65     		str	r3, [r7, #92]
 146:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[3]);
 24779              		.loc 1 146 0
 24780 0122 FB6D     		ldr	r3, [r7, #92]
 24781 0124 7A6A     		ldr	r2, [r7, #36]
 24782 0126 3A64     		str	r2, [r7, #64]
 24783              	.LBB24:
 24784              	.LBB25:
 352:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 24785              		.loc 7 352 0
 24786 0128 3A6C     		ldr	r2, [r7, #64]
 24787              	@ 352 "/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h" 1
 24788 012a 14BA     		rev r4, r2
 24789              	@ 0 "" 2
 24790              		.thumb
 24791 012c FC63     		str	r4, [r7, #60]
 24792              		.loc 7 353 0
 24793 012e FA6B     		ldr	r2, [r7, #60]
 24794              	.LBE25:
 24795              	.LBE24:
 24796              		.loc 1 146 0
 24797 0130 1A60     		str	r2, [r3, #0]
 24798              	.L7:
 147:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   }
 148:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   return status; 
 24799              		.loc 1 148 0
 24800 0132 97F86B30 		ldrb	r3, [r7, #107]	@ zero_extendqisi2
 149:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** }
 24801              		.loc 1 149 0
 24802 0136 1846     		mov	r0, r3
 24803 0138 07F17407 		add	r7, r7, #116
 24804 013c BD46     		mov	sp, r7
 24805 013e 90BD     		pop	{r4, r7, pc}
 24806              		.cfi_endproc
 24807              	.LFE110:
 24809              		.section	.text.HMAC_MD5,"ax",%progbits
 24810              		.align	2
 24811              		.global	HMAC_MD5
 24812              		.thumb
 24813              		.thumb_func
 24815              	HMAC_MD5:
 24816              	.LFB111:
 150:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 151:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** /**
 152:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @brief  Compute the HMAC MD5 digest.
 153:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @param  Key: pointer to the Key used for HMAC.
 154:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @param  Keylen: length of the Key used for HMAC.
 155:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @param  Input: pointer to the Input buffer to be treated.
 156:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @param  Ilen: length of the Input buffer.
 157:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @param  Output: the returned digest  
 158:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @retval An ErrorStatus enumeration value:
 159:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *          - SUCCESS: digest computation done
 160:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *          - ERROR: digest computation failed
 161:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   */
 162:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** ErrorStatus HMAC_MD5(uint8_t *Key, uint32_t Keylen, uint8_t *Input, 
 163:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****                      uint32_t Ilen, uint8_t Output[16])
 164:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** {
 24817              		.loc 1 164 0
 24818              		.cfi_startproc
 24819              		@ args = 4, pretend = 0, frame = 120
 24820              		@ frame_needed = 1, uses_anonymous_args = 0
 24821 0000 90B5     		push	{r4, r7, lr}
 24822              	.LCFI3:
 24823              		.cfi_def_cfa_offset 12
 24824 0002 9FB0     		sub	sp, sp, #124
 24825              	.LCFI4:
 24826              		.cfi_def_cfa_offset 136
 24827 0004 00AF     		add	r7, sp, #0
 24828              		.cfi_offset 14, -4
 24829              		.cfi_offset 7, -8
 24830              		.cfi_offset 4, -12
 24831              	.LCFI5:
 24832              		.cfi_def_cfa_register 7
 24833 0006 F860     		str	r0, [r7, #12]
 24834 0008 B960     		str	r1, [r7, #8]
 24835 000a 7A60     		str	r2, [r7, #4]
 24836 000c 3B60     		str	r3, [r7, #0]
 165:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   HASH_InitTypeDef MD5_HASH_InitStructure;
 166:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   HASH_MsgDigest MD5_MessageDigest;
 167:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   __IO uint16_t nbvalidbitsdata = 0;
 24837              		.loc 1 167 0
 24838 000e 4FF00003 		mov	r3, #0
 24839 0012 7B83     		strh	r3, [r7, #26]	@ movhi
 168:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   __IO uint16_t nbvalidbitskey = 0;
 24840              		.loc 1 168 0
 24841 0014 4FF00003 		mov	r3, #0
 24842 0018 3B83     		strh	r3, [r7, #24]	@ movhi
 169:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   uint32_t i = 0;
 24843              		.loc 1 169 0
 24844 001a 4FF00003 		mov	r3, #0
 24845 001e 7B67     		str	r3, [r7, #116]
 170:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   __IO uint32_t counter = 0;
 24846              		.loc 1 170 0
 24847 0020 4FF00003 		mov	r3, #0
 24848 0024 7B61     		str	r3, [r7, #20]
 171:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   uint32_t busystatus = 0;
 24849              		.loc 1 171 0
 24850 0026 4FF00003 		mov	r3, #0
 24851 002a 7B66     		str	r3, [r7, #100]
 172:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   ErrorStatus status = SUCCESS;
 24852              		.loc 1 172 0
 24853 002c 4FF00103 		mov	r3, #1
 24854 0030 87F87330 		strb	r3, [r7, #115]
 173:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   uint32_t keyaddr    = (uint32_t)Key;
 24855              		.loc 1 173 0
 24856 0034 FB68     		ldr	r3, [r7, #12]
 24857 0036 FB66     		str	r3, [r7, #108]
 174:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   uint32_t inputaddr  = (uint32_t)Input;
 24858              		.loc 1 174 0
 24859 0038 7B68     		ldr	r3, [r7, #4]
 24860 003a BB66     		str	r3, [r7, #104]
 175:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   uint32_t outputaddr = (uint32_t)Output;
 24861              		.loc 1 175 0
 24862 003c D7F88830 		ldr	r3, [r7, #136]
 24863 0040 3B66     		str	r3, [r7, #96]
 176:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 177:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* Number of valid bits in last word of the Input data */
 178:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   nbvalidbitsdata = 8 * (Ilen % 4);
 24864              		.loc 1 178 0
 24865 0042 3B68     		ldr	r3, [r7, #0]
 24866 0044 9BB2     		uxth	r3, r3
 24867 0046 03F00303 		and	r3, r3, #3
 24868 004a 9BB2     		uxth	r3, r3
 24869 004c 4FEAC303 		lsl	r3, r3, #3
 24870 0050 9BB2     		uxth	r3, r3
 24871 0052 7B83     		strh	r3, [r7, #26]	@ movhi
 179:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 180:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* Number of valid bits in last word of the Key */
 181:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   nbvalidbitskey = 8 * (Keylen % 4);
 24872              		.loc 1 181 0
 24873 0054 BB68     		ldr	r3, [r7, #8]
 24874 0056 9BB2     		uxth	r3, r3
 24875 0058 03F00303 		and	r3, r3, #3
 24876 005c 9BB2     		uxth	r3, r3
 24877 005e 4FEAC303 		lsl	r3, r3, #3
 24878 0062 9BB2     		uxth	r3, r3
 24879 0064 3B83     		strh	r3, [r7, #24]	@ movhi
 182:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****    
 183:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* HASH peripheral initialization */
 184:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   HASH_DeInit();
 24880              		.loc 1 184 0
 24881 0066 FFF7FEFF 		bl	HASH_DeInit
 185:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 186:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* HASH Configuration */
 187:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   MD5_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_MD5;
 24882              		.loc 1 187 0
 24883 006a 4FF08003 		mov	r3, #128
 24884 006e 3B63     		str	r3, [r7, #48]
 188:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
 24885              		.loc 1 188 0
 24886 0070 4FF04003 		mov	r3, #64
 24887 0074 7B63     		str	r3, [r7, #52]
 189:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 24888              		.loc 1 189 0
 24889 0076 4FF02003 		mov	r3, #32
 24890 007a BB63     		str	r3, [r7, #56]
 190:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   if(Keylen > 64)
 24891              		.loc 1 190 0
 24892 007c BB68     		ldr	r3, [r7, #8]
 24893 007e 402B     		cmp	r3, #64
 24894 0080 03D9     		bls	.L9
 191:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   {
 192:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     /* HMAC long Key */
 193:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     MD5_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_LongKey;
 24895              		.loc 1 193 0
 24896 0082 4FF48033 		mov	r3, #65536
 24897 0086 FB63     		str	r3, [r7, #60]
 24898 0088 02E0     		b	.L10
 24899              	.L9:
 194:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   }
 195:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   else
 196:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   {
 197:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     /* HMAC short Key */
 198:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     MD5_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
 24900              		.loc 1 198 0
 24901 008a 4FF00003 		mov	r3, #0
 24902 008e FB63     		str	r3, [r7, #60]
 24903              	.L10:
 199:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   }
 200:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   HASH_Init(&MD5_HASH_InitStructure);
 24904              		.loc 1 200 0
 24905 0090 07F13003 		add	r3, r7, #48
 24906 0094 1846     		mov	r0, r3
 24907 0096 FFF7FEFF 		bl	HASH_Init
 201:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 202:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* Configure the number of valid bits in last word of the Key */
 203:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 24908              		.loc 1 203 0
 24909 009a 3B8B     		ldrh	r3, [r7, #24]	@ movhi
 24910 009c 9BB2     		uxth	r3, r3
 24911 009e 1846     		mov	r0, r3
 24912 00a0 FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 204:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 205:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* Write the Key */
 206:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   for(i=0; i<Keylen; i+=4)
 24913              		.loc 1 206 0
 24914 00a4 4FF00003 		mov	r3, #0
 24915 00a8 7B67     		str	r3, [r7, #116]
 24916 00aa 0CE0     		b	.L11
 24917              	.L12:
 207:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   {
 208:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     HASH_DataIn(*(uint32_t*)keyaddr);
 24918              		.loc 1 208 0 discriminator 2
 24919 00ac FB6E     		ldr	r3, [r7, #108]
 24920 00ae 1B68     		ldr	r3, [r3, #0]
 24921 00b0 1846     		mov	r0, r3
 24922 00b2 FFF7FEFF 		bl	HASH_DataIn
 209:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     keyaddr+=4;
 24923              		.loc 1 209 0 discriminator 2
 24924 00b6 FB6E     		ldr	r3, [r7, #108]
 24925 00b8 03F10403 		add	r3, r3, #4
 24926 00bc FB66     		str	r3, [r7, #108]
 206:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   for(i=0; i<Keylen; i+=4)
 24927              		.loc 1 206 0 discriminator 2
 24928 00be 7B6F     		ldr	r3, [r7, #116]
 24929 00c0 03F10403 		add	r3, r3, #4
 24930 00c4 7B67     		str	r3, [r7, #116]
 24931              	.L11:
 206:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   for(i=0; i<Keylen; i+=4)
 24932              		.loc 1 206 0 is_stmt 0 discriminator 1
 24933 00c6 7A6F     		ldr	r2, [r7, #116]
 24934 00c8 BB68     		ldr	r3, [r7, #8]
 24935 00ca 9A42     		cmp	r2, r3
 24936 00cc EED3     		bcc	.L12
 210:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   }
 211:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   
 212:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* Start the HASH processor */
 213:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   HASH_StartDigest();
 24937              		.loc 1 213 0 is_stmt 1
 24938 00ce FFF7FEFF 		bl	HASH_StartDigest
 24939              	.L14:
 214:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 215:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* wait until the Busy flag is RESET */
 216:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   do
 217:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   {
 218:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 24940              		.loc 1 218 0 discriminator 1
 24941 00d2 4FF00800 		mov	r0, #8
 24942 00d6 FFF7FEFF 		bl	HASH_GetFlagStatus
 24943 00da 0346     		mov	r3, r0
 24944 00dc 7B66     		str	r3, [r7, #100]
 219:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     counter++;
 24945              		.loc 1 219 0 discriminator 1
 24946 00de 7B69     		ldr	r3, [r7, #20]
 24947 00e0 03F10103 		add	r3, r3, #1
 24948 00e4 7B61     		str	r3, [r7, #20]
 220:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 24949              		.loc 1 220 0 discriminator 1
 24950 00e6 7B69     		ldr	r3, [r7, #20]
 24951 00e8 B3F5803F 		cmp	r3, #65536
 24952 00ec 02D0     		beq	.L13
 24953 00ee 7B6E     		ldr	r3, [r7, #100]
 24954 00f0 002B     		cmp	r3, #0
 24955 00f2 EED1     		bne	.L14
 24956              	.L13:
 221:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 222:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   if (busystatus != RESET)
 24957              		.loc 1 222 0
 24958 00f4 7B6E     		ldr	r3, [r7, #100]
 24959 00f6 002B     		cmp	r3, #0
 24960 00f8 04D0     		beq	.L15
 223:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   {
 224:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****      status = ERROR;
 24961              		.loc 1 224 0
 24962 00fa 4FF00003 		mov	r3, #0
 24963 00fe 87F87330 		strb	r3, [r7, #115]
 24964 0102 A2E0     		b	.L16
 24965              	.L15:
 225:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   }
 226:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   else
 227:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   {
 228:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     /* Configure the number of valid bits in last word of the Input data */
 229:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
 24966              		.loc 1 229 0
 24967 0104 7B8B     		ldrh	r3, [r7, #26]	@ movhi
 24968 0106 9BB2     		uxth	r3, r3
 24969 0108 1846     		mov	r0, r3
 24970 010a FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 230:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 231:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     /* Write the Input block in the IN FIFO */
 232:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     for(i=0; i<Ilen; i+=4)
 24971              		.loc 1 232 0
 24972 010e 4FF00003 		mov	r3, #0
 24973 0112 7B67     		str	r3, [r7, #116]
 24974 0114 0CE0     		b	.L17
 24975              	.L18:
 233:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     {
 234:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       HASH_DataIn(*(uint32_t*)inputaddr);
 24976              		.loc 1 234 0 discriminator 2
 24977 0116 BB6E     		ldr	r3, [r7, #104]
 24978 0118 1B68     		ldr	r3, [r3, #0]
 24979 011a 1846     		mov	r0, r3
 24980 011c FFF7FEFF 		bl	HASH_DataIn
 235:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       inputaddr+=4;
 24981              		.loc 1 235 0 discriminator 2
 24982 0120 BB6E     		ldr	r3, [r7, #104]
 24983 0122 03F10403 		add	r3, r3, #4
 24984 0126 BB66     		str	r3, [r7, #104]
 232:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     for(i=0; i<Ilen; i+=4)
 24985              		.loc 1 232 0 discriminator 2
 24986 0128 7B6F     		ldr	r3, [r7, #116]
 24987 012a 03F10403 		add	r3, r3, #4
 24988 012e 7B67     		str	r3, [r7, #116]
 24989              	.L17:
 232:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     for(i=0; i<Ilen; i+=4)
 24990              		.loc 1 232 0 is_stmt 0 discriminator 1
 24991 0130 7A6F     		ldr	r2, [r7, #116]
 24992 0132 3B68     		ldr	r3, [r7, #0]
 24993 0134 9A42     		cmp	r2, r3
 24994 0136 EED3     		bcc	.L18
 236:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     }
 237:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 238:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     /* Start the HASH processor */
 239:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     HASH_StartDigest();
 24995              		.loc 1 239 0 is_stmt 1
 24996 0138 FFF7FEFF 		bl	HASH_StartDigest
 240:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 241:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     /* wait until the Busy flag is RESET */
 242:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     counter =0;
 24997              		.loc 1 242 0
 24998 013c 4FF00003 		mov	r3, #0
 24999 0140 7B61     		str	r3, [r7, #20]
 25000              	.L20:
 243:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     do
 244:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     {
 245:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****        busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 25001              		.loc 1 245 0 discriminator 1
 25002 0142 4FF00800 		mov	r0, #8
 25003 0146 FFF7FEFF 		bl	HASH_GetFlagStatus
 25004 014a 0346     		mov	r3, r0
 25005 014c 7B66     		str	r3, [r7, #100]
 246:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****        counter++;
 25006              		.loc 1 246 0 discriminator 1
 25007 014e 7B69     		ldr	r3, [r7, #20]
 25008 0150 03F10103 		add	r3, r3, #1
 25009 0154 7B61     		str	r3, [r7, #20]
 247:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 25010              		.loc 1 247 0 discriminator 1
 25011 0156 7B69     		ldr	r3, [r7, #20]
 25012 0158 B3F5803F 		cmp	r3, #65536
 25013 015c 02D0     		beq	.L19
 25014 015e 7B6E     		ldr	r3, [r7, #100]
 25015 0160 002B     		cmp	r3, #0
 25016 0162 EED1     		bne	.L20
 25017              	.L19:
 248:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 249:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     if (busystatus != RESET)
 25018              		.loc 1 249 0
 25019 0164 7B6E     		ldr	r3, [r7, #100]
 25020 0166 002B     		cmp	r3, #0
 25021 0168 04D0     		beq	.L21
 250:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     {
 251:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       status = ERROR;
 25022              		.loc 1 251 0
 25023 016a 4FF00003 		mov	r3, #0
 25024 016e 87F87330 		strb	r3, [r7, #115]
 25025 0172 6AE0     		b	.L16
 25026              	.L21:
 252:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     }
 253:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     else
 254:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     {  
 255:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       /* Configure the number of valid bits in last word of the Key */
 256:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 25027              		.loc 1 256 0
 25028 0174 3B8B     		ldrh	r3, [r7, #24]	@ movhi
 25029 0176 9BB2     		uxth	r3, r3
 25030 0178 1846     		mov	r0, r3
 25031 017a FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 257:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 258:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       /* Write the Key */
 259:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       keyaddr = (uint32_t)Key;
 25032              		.loc 1 259 0
 25033 017e FB68     		ldr	r3, [r7, #12]
 25034 0180 FB66     		str	r3, [r7, #108]
 260:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       for(i=0; i<Keylen; i+=4)
 25035              		.loc 1 260 0
 25036 0182 4FF00003 		mov	r3, #0
 25037 0186 7B67     		str	r3, [r7, #116]
 25038 0188 0CE0     		b	.L22
 25039              	.L23:
 261:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       {
 262:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****         HASH_DataIn(*(uint32_t*)keyaddr);
 25040              		.loc 1 262 0 discriminator 2
 25041 018a FB6E     		ldr	r3, [r7, #108]
 25042 018c 1B68     		ldr	r3, [r3, #0]
 25043 018e 1846     		mov	r0, r3
 25044 0190 FFF7FEFF 		bl	HASH_DataIn
 263:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****         keyaddr+=4;
 25045              		.loc 1 263 0 discriminator 2
 25046 0194 FB6E     		ldr	r3, [r7, #108]
 25047 0196 03F10403 		add	r3, r3, #4
 25048 019a FB66     		str	r3, [r7, #108]
 260:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       for(i=0; i<Keylen; i+=4)
 25049              		.loc 1 260 0 discriminator 2
 25050 019c 7B6F     		ldr	r3, [r7, #116]
 25051 019e 03F10403 		add	r3, r3, #4
 25052 01a2 7B67     		str	r3, [r7, #116]
 25053              	.L22:
 260:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       for(i=0; i<Keylen; i+=4)
 25054              		.loc 1 260 0 is_stmt 0 discriminator 1
 25055 01a4 7A6F     		ldr	r2, [r7, #116]
 25056 01a6 BB68     		ldr	r3, [r7, #8]
 25057 01a8 9A42     		cmp	r2, r3
 25058 01aa EED3     		bcc	.L23
 264:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       }
 265:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   
 266:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****        /* Start the HASH processor */
 267:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****        HASH_StartDigest();
 25059              		.loc 1 267 0 is_stmt 1
 25060 01ac FFF7FEFF 		bl	HASH_StartDigest
 268:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 269:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****        /* wait until the Busy flag is RESET */
 270:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****        counter =0;
 25061              		.loc 1 270 0
 25062 01b0 4FF00003 		mov	r3, #0
 25063 01b4 7B61     		str	r3, [r7, #20]
 25064              	.L25:
 271:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****        do
 272:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****        {
 273:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****           busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 25065              		.loc 1 273 0 discriminator 1
 25066 01b6 4FF00800 		mov	r0, #8
 25067 01ba FFF7FEFF 		bl	HASH_GetFlagStatus
 25068 01be 0346     		mov	r3, r0
 25069 01c0 7B66     		str	r3, [r7, #100]
 274:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****           counter++;
 25070              		.loc 1 274 0 discriminator 1
 25071 01c2 7B69     		ldr	r3, [r7, #20]
 25072 01c4 03F10103 		add	r3, r3, #1
 25073 01c8 7B61     		str	r3, [r7, #20]
 275:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 25074              		.loc 1 275 0 discriminator 1
 25075 01ca 7B69     		ldr	r3, [r7, #20]
 25076 01cc B3F5803F 		cmp	r3, #65536
 25077 01d0 02D0     		beq	.L24
 25078 01d2 7B6E     		ldr	r3, [r7, #100]
 25079 01d4 002B     		cmp	r3, #0
 25080 01d6 EED1     		bne	.L25
 25081              	.L24:
 276:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 277:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       if (busystatus != RESET)
 25082              		.loc 1 277 0
 25083 01d8 7B6E     		ldr	r3, [r7, #100]
 25084 01da 002B     		cmp	r3, #0
 25085 01dc 04D0     		beq	.L26
 278:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       {
 279:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****          status = ERROR;
 25086              		.loc 1 279 0
 25087 01de 4FF00003 		mov	r3, #0
 25088 01e2 87F87330 		strb	r3, [r7, #115]
 25089 01e6 30E0     		b	.L16
 25090              	.L26:
 280:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       }
 281:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       else
 282:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       {
 283:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****          /* Read the message digest */
 284:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****          HASH_GetDigest(&MD5_MessageDigest);
 25091              		.loc 1 284 0
 25092 01e8 07F11C03 		add	r3, r7, #28
 25093 01ec 1846     		mov	r0, r3
 25094 01ee FFF7FEFF 		bl	HASH_GetDigest
 285:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****          *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[0]);
 25095              		.loc 1 285 0
 25096 01f2 3B6E     		ldr	r3, [r7, #96]
 25097 01f4 FA69     		ldr	r2, [r7, #28]
 25098 01f6 FA65     		str	r2, [r7, #92]
 25099              	.LBB26:
 25100              	.LBB27:
 352:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 25101              		.loc 7 352 0
 25102 01f8 FA6D     		ldr	r2, [r7, #92]
 25103              	@ 352 "/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h" 1
 25104 01fa 14BA     		rev r4, r2
 25105              	@ 0 "" 2
 25106              		.thumb
 25107 01fc BC65     		str	r4, [r7, #88]
 25108              		.loc 7 353 0
 25109 01fe BA6D     		ldr	r2, [r7, #88]
 25110              	.LBE27:
 25111              	.LBE26:
 25112              		.loc 1 285 0
 25113 0200 1A60     		str	r2, [r3, #0]
 286:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****          outputaddr+=4;
 25114              		.loc 1 286 0
 25115 0202 3B6E     		ldr	r3, [r7, #96]
 25116 0204 03F10403 		add	r3, r3, #4
 25117 0208 3B66     		str	r3, [r7, #96]
 287:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****          *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[1]);
 25118              		.loc 1 287 0
 25119 020a 3B6E     		ldr	r3, [r7, #96]
 25120 020c 3A6A     		ldr	r2, [r7, #32]
 25121 020e 7A65     		str	r2, [r7, #84]
 25122              	.LBB28:
 25123              	.LBB29:
 352:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 25124              		.loc 7 352 0
 25125 0210 7A6D     		ldr	r2, [r7, #84]
 25126              	@ 352 "/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h" 1
 25127 0212 14BA     		rev r4, r2
 25128              	@ 0 "" 2
 25129              		.thumb
 25130 0214 3C65     		str	r4, [r7, #80]
 25131              		.loc 7 353 0
 25132 0216 3A6D     		ldr	r2, [r7, #80]
 25133              	.LBE29:
 25134              	.LBE28:
 25135              		.loc 1 287 0
 25136 0218 1A60     		str	r2, [r3, #0]
 288:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****          outputaddr+=4;
 25137              		.loc 1 288 0
 25138 021a 3B6E     		ldr	r3, [r7, #96]
 25139 021c 03F10403 		add	r3, r3, #4
 25140 0220 3B66     		str	r3, [r7, #96]
 289:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****          *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[2]);
 25141              		.loc 1 289 0
 25142 0222 3B6E     		ldr	r3, [r7, #96]
 25143 0224 7A6A     		ldr	r2, [r7, #36]
 25144 0226 FA64     		str	r2, [r7, #76]
 25145              	.LBB30:
 25146              	.LBB31:
 352:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 25147              		.loc 7 352 0
 25148 0228 FA6C     		ldr	r2, [r7, #76]
 25149              	@ 352 "/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h" 1
 25150 022a 14BA     		rev r4, r2
 25151              	@ 0 "" 2
 25152              		.thumb
 25153 022c BC64     		str	r4, [r7, #72]
 25154              		.loc 7 353 0
 25155 022e BA6C     		ldr	r2, [r7, #72]
 25156              	.LBE31:
 25157              	.LBE30:
 25158              		.loc 1 289 0
 25159 0230 1A60     		str	r2, [r3, #0]
 290:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****          outputaddr+=4;
 25160              		.loc 1 290 0
 25161 0232 3B6E     		ldr	r3, [r7, #96]
 25162 0234 03F10403 		add	r3, r3, #4
 25163 0238 3B66     		str	r3, [r7, #96]
 291:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****          *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[3]);
 25164              		.loc 1 291 0
 25165 023a 3B6E     		ldr	r3, [r7, #96]
 25166 023c BA6A     		ldr	r2, [r7, #40]
 25167 023e 7A64     		str	r2, [r7, #68]
 25168              	.LBB32:
 25169              	.LBB33:
 352:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 25170              		.loc 7 352 0
 25171 0240 7A6C     		ldr	r2, [r7, #68]
 25172              	@ 352 "/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cmInstr.h" 1
 25173 0242 14BA     		rev r4, r2
 25174              	@ 0 "" 2
 25175              		.thumb
 25176 0244 3C64     		str	r4, [r7, #64]
 25177              		.loc 7 353 0
 25178 0246 3A6C     		ldr	r2, [r7, #64]
 25179              	.LBE33:
 25180              	.LBE32:
 25181              		.loc 1 291 0
 25182 0248 1A60     		str	r2, [r3, #0]
 25183              	.L16:
 292:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       }
 293:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     }
 294:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   }
 295:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   return status;  
 25184              		.loc 1 295 0
 25185 024a 97F87330 		ldrb	r3, [r7, #115]	@ zero_extendqisi2
 296:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** }
 25186              		.loc 1 296 0
 25187 024e 1846     		mov	r0, r3
 25188 0250 07F17C07 		add	r7, r7, #124
 25189 0254 BD46     		mov	sp, r7
 25190 0256 90BD     		pop	{r4, r7, pc}
 25191              		.cfi_endproc
 25192              	.LFE111:
 25194              		.text
 25195              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hash_md5.c
     /tmp/ccInxWwk.s:24578  .text.HASH_MD5:00000000 $t
     /tmp/ccInxWwk.s:24583  .text.HASH_MD5:00000000 HASH_MD5
     /tmp/ccInxWwk.s:24810  .text.HMAC_MD5:00000000 $t
     /tmp/ccInxWwk.s:24815  .text.HMAC_MD5:00000000 HMAC_MD5
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
HASH_DeInit
HASH_Init
HASH_SetLastWordValidBitsNbr
HASH_DataIn
HASH_StartDigest
HASH_GetFlagStatus
HASH_GetDigest
