Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Oct 16 15:50:09 2018
| Host         : DESKTOP-BLPUINO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Washer_control_sets_placed.rpt
| Design       : Washer
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    15 |
| Minimum Number of register sites lost to control set restrictions |    38 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              51 |           28 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             101 |           28 |
| Yes          | No                    | No                     |              22 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------------------------+----------------------------------------+------------------+----------------+
|         Clock Signal        |          Enable Signal          |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-----------------------------+---------------------------------+----------------------------------------+------------------+----------------+
|  fsm/timedec/buzzy2_0       |                                 |                                        |                1 |              1 |
|  seg_led/dv_show/CLK        |                                 |                                        |                2 |              3 |
|  seg_led/dv_show/CLK        |                                 | fsm/count_reg[0][0]                    |                2 |              4 |
|  seg_led/dv_show/CLK        |                                 | fsm/AN_reg[7]                          |                2 |              4 |
|  seg_led/dv_show/CLK        | fsm/data_reg[0][0]              | fsm/SR[0]                              |                3 |              4 |
|  fsm/timedec/releaseLight_0 |                                 |                                        |                4 |              5 |
|  clk_IBUF_BUFG              | fsm/old_mode[2]_i_1_n_0         |                                        |                3 |              6 |
|  clk_IBUF_BUFG              | fsm/timedec/E[0]                |                                        |                4 |              8 |
|  fsm/data_reg[1][0]         |                                 |                                        |                3 |              8 |
|  fsm/divider/CLK            | fsm/timedec/cur_time[7]_i_1_n_0 |                                        |                5 |              8 |
|  fsm/choosemode/E[0]        |                                 |                                        |                3 |              8 |
|  clk_IBUF_BUFG              |                                 |                                        |               15 |             26 |
|  clk_IBUF_BUFG              |                                 | seg_led/dv_show/counter[31]_i_1__0_n_0 |                8 |             31 |
|  clk_IBUF_BUFG              |                                 | ltctrl/Bling/bling_div/CLK_0           |                8 |             31 |
|  clk_IBUF_BUFG              |                                 | fsm/divider/CLK_0                      |                8 |             31 |
+-----------------------------+---------------------------------+----------------------------------------+------------------+----------------+


