{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1689048033433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1689048033434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 11 12:00:33 2023 " "Processing started: Tue Jul 11 12:00:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1689048033434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1689048033434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AD9764_Code -c AD9764_Code " "Command: quartus_sta AD9764_Code -c AD9764_Code" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1689048033434 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1689048033477 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1689048033626 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1689048033655 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1689048033655 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1689048033843 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1689048033905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1689048033905 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1689048033905 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1689048033905 ""}
{ "Info" "ISTA_SDC_FOUND" "AD9764_Code.sdc " "Reading SDC File: 'AD9764_Code.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1689048033913 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1689048033914 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key_con:u_key_con\|key_delay:u_key2_delay\|kout " "Node: key_con:u_key_con\|key_delay:u_key2_delay\|kout was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689048033918 "|AD9764_Code|key_con:u_key_con|key_delay:u_key2_delay|kout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key_con:u_key_con\|key_delay:u_key1_delay\|kout " "Node: key_con:u_key_con\|key_delay:u_key1_delay\|kout was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689048033918 "|AD9764_Code|key_con:u_key_con|key_delay:u_key1_delay|kout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_cs_data " "Node: spi_cs_data was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689048033919 "|AD9764_Code|spi_cs_data"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_cs_cmd " "Node: spi_cs_cmd was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689048033919 "|AD9764_Code|spi_cs_cmd"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_scl " "Node: spi_scl was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689048033919 "|AD9764_Code|spi_scl"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1689048033989 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1689048033989 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689048033990 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689048033990 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_ext (Rise) clk_ext (Rise) setup and hold " "From clk_ext (Rise) to clk_ext (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689048033990 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689048033990 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689048033990 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689048033990 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689048033990 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689048033990 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1689048033990 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1689048033992 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1689048034000 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1689048034024 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1689048034024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.401 " "Worst-case setup slack is -1.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.401       -37.086 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.401       -37.086 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.609         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.609         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.945         0.000 clk_ext  " "   13.945         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.712         0.000 altera_reserved_tck  " "   42.712         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689048034026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.404 " "Worst-case hold slack is 0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.404         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 clk_ext  " "    0.452         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 altera_reserved_tck  " "    0.453         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.652         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.652         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689048034030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.517 " "Worst-case recovery slack is 17.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.517         0.000 clk_ext  " "   17.517         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.130         0.000 altera_reserved_tck  " "   48.130         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689048034033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.564 " "Worst-case removal slack is 1.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.564         0.000 clk_ext  " "    1.564         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.618         0.000 altera_reserved_tck  " "    1.618         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689048034035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.701 " "Worst-case minimum pulse width slack is 3.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.701         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.701         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.718         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.718         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.763         0.000 clk_ext  " "    9.763         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.453         0.000 altera_reserved_tck  " "   49.453         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689048034037 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1689048034186 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1689048034203 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1689048034505 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key_con:u_key_con\|key_delay:u_key2_delay\|kout " "Node: key_con:u_key_con\|key_delay:u_key2_delay\|kout was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689048034602 "|AD9764_Code|key_con:u_key_con|key_delay:u_key2_delay|kout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key_con:u_key_con\|key_delay:u_key1_delay\|kout " "Node: key_con:u_key_con\|key_delay:u_key1_delay\|kout was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689048034602 "|AD9764_Code|key_con:u_key_con|key_delay:u_key1_delay|kout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_cs_data " "Node: spi_cs_data was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689048034602 "|AD9764_Code|spi_cs_data"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_cs_cmd " "Node: spi_cs_cmd was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689048034602 "|AD9764_Code|spi_cs_cmd"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_scl " "Node: spi_scl was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689048034602 "|AD9764_Code|spi_scl"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034607 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034607 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689048034608 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689048034608 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_ext (Rise) clk_ext (Rise) setup and hold " "From clk_ext (Rise) to clk_ext (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689048034608 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689048034608 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689048034608 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689048034608 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689048034608 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689048034608 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1689048034608 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1689048034625 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1689048034625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.143 " "Worst-case setup slack is -1.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.143       -29.003 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.143       -29.003 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.074         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.074         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.226         0.000 clk_ext  " "   14.226         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.159         0.000 altera_reserved_tck  " "   43.159         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689048034629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.388 " "Worst-case hold slack is 0.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.388         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 altera_reserved_tck  " "    0.401         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 clk_ext  " "    0.401         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.601         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.601         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689048034636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.670 " "Worst-case recovery slack is 17.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.670         0.000 clk_ext  " "   17.670         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.436         0.000 altera_reserved_tck  " "   48.436         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689048034641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.406 " "Worst-case removal slack is 1.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.406         0.000 clk_ext  " "    1.406         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.446         0.000 altera_reserved_tck  " "    1.446         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689048034646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.672 " "Worst-case minimum pulse width slack is 3.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.672         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.672         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.715         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.715         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.771         0.000 clk_ext  " "    9.771         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.303         0.000 altera_reserved_tck  " "   49.303         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048034650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689048034650 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1689048034828 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key_con:u_key_con\|key_delay:u_key2_delay\|kout " "Node: key_con:u_key_con\|key_delay:u_key2_delay\|kout was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689048034996 "|AD9764_Code|key_con:u_key_con|key_delay:u_key2_delay|kout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key_con:u_key_con\|key_delay:u_key1_delay\|kout " "Node: key_con:u_key_con\|key_delay:u_key1_delay\|kout was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689048034996 "|AD9764_Code|key_con:u_key_con|key_delay:u_key1_delay|kout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_cs_data " "Node: spi_cs_data was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689048034996 "|AD9764_Code|spi_cs_data"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_cs_cmd " "Node: spi_cs_cmd was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689048034996 "|AD9764_Code|spi_cs_cmd"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_scl " "Node: spi_scl was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689048034996 "|AD9764_Code|spi_scl"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1689048035001 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1689048035001 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689048035002 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689048035002 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_ext (Rise) clk_ext (Rise) setup and hold " "From clk_ext (Rise) to clk_ext (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689048035002 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689048035002 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689048035002 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689048035002 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689048035002 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689048035002 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1689048035002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.728 " "Worst-case setup slack is 1.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048035012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048035012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.728         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.728         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048035012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.270         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.270         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048035012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.267         0.000 clk_ext  " "   17.267         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048035012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.001         0.000 altera_reserved_tck  " "   47.001         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048035012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689048035012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.136 " "Worst-case hold slack is 0.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048035021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048035021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.136         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048035021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149         0.000 clk_ext  " "    0.149         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048035021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 altera_reserved_tck  " "    0.187         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048035021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.265         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048035021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689048035021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.880 " "Worst-case recovery slack is 18.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048035029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048035029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.880         0.000 clk_ext  " "   18.880         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048035029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.338         0.000 altera_reserved_tck  " "   49.338         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048035029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689048035029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.650 " "Worst-case removal slack is 0.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048035035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048035035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.650         0.000 clk_ext  " "    0.650         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048035035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.675         0.000 altera_reserved_tck  " "    0.675         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048035035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689048035035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.733 " "Worst-case minimum pulse width slack is 3.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048035042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048035042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.733         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.733         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048035042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.736         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.736         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048035042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.409         0.000 clk_ext  " "    9.409         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048035042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.453         0.000 altera_reserved_tck  " "   49.453         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689048035042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689048035042 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1689048035531 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1689048035531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1689048035655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 11 12:00:35 2023 " "Processing ended: Tue Jul 11 12:00:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1689048035655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1689048035655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1689048035655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1689048035655 ""}
