{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1472883261413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1472883261416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 03 16:14:21 2016 " "Processing started: Sat Sep 03 16:14:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1472883261416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472883261416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test13 -c test13 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test13 -c test13" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472883261416 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1472883261728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test13.v 1 1 " "Found 1 design units, including 1 entities, in source file test13.v" { { "Info" "ISGN_ENTITY_NAME" "1 test13 " "Found entity 1: test13" {  } { { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472883269887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472883269887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myuartsetup.v 1 1 " "Found 1 design units, including 1 entities, in source file myuartsetup.v" { { "Info" "ISGN_ENTITY_NAME" "1 myUARTSetUp " "Found entity 1: myUARTSetUp" {  } { { "myUARTSetUp.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/myUARTSetUp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472883269888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472883269888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufferframeram.v 1 1 " "Found 1 design units, including 1 entities, in source file bufferframeram.v" { { "Info" "ISGN_ENTITY_NAME" "1 BufferFrameRAM " "Found entity 1: BufferFrameRAM" {  } { { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472883269890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472883269890 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test13.v(93) " "Verilog HDL Instantiation warning at test13.v(93): instance has no name" {  } { { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 93 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1472883269890 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test13.v(106) " "Verilog HDL Instantiation warning at test13.v(106): instance has no name" {  } { { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1472883269891 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test13 " "Elaborating entity \"test13\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1472883269918 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debugLED test13.v(7) " "Output port \"debugLED\" at test13.v(7) has no driver" {  } { { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1472883269919 "|test13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myUARTSetUp myUARTSetUp:comb_32 " "Elaborating entity \"myUARTSetUp\" for hierarchy \"myUARTSetUp:comb_32\"" {  } { { "test13.v" "comb_32" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472883269919 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 myUARTSetUp.v(41) " "Verilog HDL assignment warning at myUARTSetUp.v(41): truncated value with size 32 to match size of target (6)" {  } { { "myUARTSetUp.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/myUARTSetUp.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472883269919 "|test13|myUARTSetUp:comb_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 myUARTSetUp.v(56) " "Verilog HDL assignment warning at myUARTSetUp.v(56): truncated value with size 32 to match size of target (4)" {  } { { "myUARTSetUp.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/myUARTSetUp.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472883269919 "|test13|myUARTSetUp:comb_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 myUARTSetUp.v(60) " "Verilog HDL assignment warning at myUARTSetUp.v(60): truncated value with size 32 to match size of target (4)" {  } { { "myUARTSetUp.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/myUARTSetUp.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472883269919 "|test13|myUARTSetUp:comb_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 myUARTSetUp.v(78) " "Verilog HDL assignment warning at myUARTSetUp.v(78): truncated value with size 32 to match size of target (6)" {  } { { "myUARTSetUp.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/myUARTSetUp.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472883269920 "|test13|myUARTSetUp:comb_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 myUARTSetUp.v(83) " "Verilog HDL assignment warning at myUARTSetUp.v(83): truncated value with size 32 to match size of target (4)" {  } { { "myUARTSetUp.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/myUARTSetUp.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472883269920 "|test13|myUARTSetUp:comb_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 myUARTSetUp.v(88) " "Verilog HDL assignment warning at myUARTSetUp.v(88): truncated value with size 32 to match size of target (4)" {  } { { "myUARTSetUp.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/myUARTSetUp.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472883269920 "|test13|myUARTSetUp:comb_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 myUARTSetUp.v(92) " "Verilog HDL assignment warning at myUARTSetUp.v(92): truncated value with size 32 to match size of target (4)" {  } { { "myUARTSetUp.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/myUARTSetUp.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472883269920 "|test13|myUARTSetUp:comb_32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferFrameRAM BufferFrameRAM:comb_33 " "Elaborating entity \"BufferFrameRAM\" for hierarchy \"BufferFrameRAM:comb_33\"" {  } { { "test13.v" "comb_33" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472883269939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram BufferFrameRAM:comb_33\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\"" {  } { { "BufferFrameRAM.v" "altsyncram_component" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472883269967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\"" {  } { { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472883269968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component " "Instantiated megafunction \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1472883269969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1472883269969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1472883269969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1472883269969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1472883269969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1472883269969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1472883269969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1472883269969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1472883269969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1472883269969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1472883269969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1472883269969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1472883269969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1472883269969 ""}  } { { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1472883269969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tpl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tpl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tpl1 " "Found entity 1: altsyncram_tpl1" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472883270014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472883270014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tpl1 BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated " "Elaborating entity \"altsyncram_tpl1\" for hierarchy \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472883270014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472883270053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472883270053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_tpl1.tdf" "decode3" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472883270053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_11a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_11a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_11a " "Found entity 1: decode_11a" {  } { { "db/decode_11a.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/decode_11a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472883270091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472883270091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_11a BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|decode_11a:rden_decode " "Elaborating entity \"decode_11a\" for hierarchy \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|decode_11a:rden_decode\"" {  } { { "db/altsyncram_tpl1.tdf" "rden_decode" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472883270092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ofb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ofb " "Found entity 1: mux_ofb" {  } { { "db/mux_ofb.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/mux_ofb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472883270130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472883270130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ofb BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|mux_ofb:mux2 " "Elaborating entity \"mux_ofb\" for hierarchy \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|mux_ofb:mux2\"" {  } { { "db/altsyncram_tpl1.tdf" "mux2" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472883270131 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a0 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 48 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a1 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a2 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a3 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a4 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a5 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a6 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 186 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a7 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a8 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a9 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a10 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a11 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a12 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a13 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a14 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a15 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a16 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a17 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 439 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a18 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a19 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a20 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 508 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a21 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 531 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a22 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 554 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a23 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a24 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a25 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a26 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a27 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a28 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a29 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 715 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a30 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a31 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 761 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883270248 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1472883270248 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1472883270248 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "debugLED GND " "Pin \"debugLED\" is stuck at GND" {  } { { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1472883270695 "|test13|debugLED"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1472883270695 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1472883270755 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1472883271057 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472883271057 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1472883271102 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1472883271102 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1472883271102 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1472883271102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "870 " "Peak virtual memory: 870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1472883271127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 03 16:14:31 2016 " "Processing ended: Sat Sep 03 16:14:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1472883271127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1472883271127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1472883271127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1472883271127 ""}
