
****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:32:59 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source ../catch_timing_summary.tcl
# open_checkpoint postRoute.dcp
Command: open_checkpoint postRoute.dcp
INFO: [Netlist 29-17] Analyzing 94 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'sha1' is not ideal for floorplanning, since the cellview 'sha1' defined in file 'sha1.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
Loading clock regions from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ClockRegion.xml
Loading clock buffers from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ClockBuffers.xml
Loading clock placement rules from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ffg1157/Package.xml
Loading io standards from /ecad/Vivado-2014.3/Vivado/2014.3/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/elis.ugent.be/group/hes/projects/vivado_experiments/VIVADO_xc7vx330t_speedgrade3/sha/.Xil/Vivado-19662-lazarus/dcp/sha1.xdc]
Finished Parsing XDC File [/afs/elis.ugent.be/group/hes/projects/vivado_experiments/VIVADO_xc7vx330t_speedgrade3/sha/.Xil/Vivado-19662-lazarus/dcp/sha1.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1171.469 ; gain = 7.000 ; free physical = 9490 ; free virtual = 30227
Restored from archive | CPU: 0.160000 secs | Memory: 2.273300 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1171.469 ; gain = 7.000 ; free physical = 9490 ; free virtual = 30227
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1034051
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1171.469 ; gain = 361.938 ; free physical = 9500 ; free virtual = 30226
# puts "Report timing_summary"
Report timing_summary
# report_timing_summary
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Thu Mar 19 17:14:46 2015
| Host         : lazarus running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing_summary
| Design       : sha1
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 37 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.947      -26.361                    104                 1800        0.049        0.000                      0                 1800        1.100        0.000                       0                   906  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_i  {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i              -0.947      -26.361                    104                 1800        0.049        0.000                      0                 1800        1.100        0.000                       0                   906  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :          104  Failing Endpoints,  Worst Slack       -0.947ns,  Total Violation      -26.361ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.947ns  (required time - arrival time)
  Source:                 A_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 1.757ns (44.805%)  route 2.164ns (55.195%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 6.922 - 3.000 ) 
    Source Clock Delay      (SCD):    4.263ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.481     4.263    clk_i_IBUF_BUFG
    SLICE_X8Y98                                                       r  A_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.254     4.517 r  A_reg[30]/Q
                         net (fo=9, routed)           0.536     5.053    p_0_in1_in[3]
    SLICE_X13Y91         LUT3 (Prop_lut3_I0_O)        0.043     5.096 r  A[11]_i_27/O
                         net (fo=1, routed)           0.191     5.287    n_0_A[11]_i_27
    SLICE_X11Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.549 r  A_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.549    n_0_A_reg[11]_i_19
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     5.653 r  A_reg[15]_i_19/O[0]
                         net (fo=3, routed)           0.342     5.995    n_7_A_reg[15]_i_19
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.120     6.115 r  A[11]_i_6/O
                         net (fo=1, routed)           0.358     6.473    n_0_A[11]_i_6
    SLICE_X8Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     6.718 r  A_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.718    n_0_A_reg[11]_i_2
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.768 r  A_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.768    n_0_A_reg[15]_i_2
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     6.915 r  A_reg[19]_i_2/O[3]
                         net (fo=3, routed)           0.314     7.229    n_4_A_reg[19]_i_2
    SLICE_X9Y94          LUT2 (Prop_lut2_I0_O)        0.120     7.349 r  A[19]_i_12/O
                         net (fo=1, routed)           0.000     7.349    n_0_A[19]_i_12
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     7.536 r  A_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.536    n_0_A_reg[19]_i_3
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.643 r  A_reg[23]_i_3/O[2]
                         net (fo=1, routed)           0.423     8.066    data2[22]
    SLICE_X9Y99          LUT6 (Prop_lut6_I1_O)        0.118     8.184 r  A[22]_i_1/O
                         net (fo=1, routed)           0.000     8.184    n_0_A[22]_i_1
    SLICE_X9Y99          FDRE                                         r  A_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000 r  
    AL31                                              0.000     3.000 r  clk_i
                         net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.355     6.922    clk_i_IBUF_BUFG
    SLICE_X9Y99                                                       r  A_reg[22]/C
                         clock pessimism              0.317     7.240    
                         clock uncertainty           -0.035     7.204    
    SLICE_X9Y99          FDRE (Setup_fdre_C_D)        0.033     7.237    A_reg[22]
  -------------------------------------------------------------------
                         required time                          7.237    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                 -0.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 W13_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            Wt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.146ns (52.332%)  route 0.133ns (47.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.690     1.945    clk_i_IBUF_BUFG
    SLICE_X18Y99                                                      r  W13_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y99         FDRE (Prop_fdre_C_Q)         0.118     2.063 r  W13_reg[28]/Q
                         net (fo=2, routed)           0.133     2.196    n_0_W13_reg[28]
    SLICE_X18Y100        LUT6 (Prop_lut6_I1_O)        0.028     2.224 r  Wt[29]_i_1/O
                         net (fo=1, routed)           0.000     2.224    n_0_Wt[29]_i_1
    SLICE_X18Y100        FDRE                                         r  Wt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.861     2.357    clk_i_IBUF_BUFG
    SLICE_X18Y100                                                     r  Wt_reg[29]/C
                         clock pessimism             -0.268     2.088    
    SLICE_X18Y100        FDRE (Hold_fdre_C_D)         0.087     2.175    Wt_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform:           { 0 1.5 }
Period:             3.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.349     3.000   1.650  BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C   n/a            0.400     1.500   1.100  SLICE_X12Y92   Kt_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350     1.500   1.150  SLICE_X11Y99   B_reg[19]/C



report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1779.973 ; gain = 608.504 ; free physical = 9057 ; free virtual = 29784
# quit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 19 17:14:46 2015...
