{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714072050479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072050479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 16:07:30 2024 " "Processing started: Thu Apr 25 16:07:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714072050479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072050479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SistemaIrrigacao -c SistemaIrrigacao " "Command: quartus_map --read_settings_files=on --write_settings_files=off SistemaIrrigacao -c SistemaIrrigacao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072050480 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714072050752 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714072050752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ErroCaixa.v 1 1 " "Found 1 design units, including 1 entities, in source file ErroCaixa.v" { { "Info" "ISGN_ENTITY_NAME" "1 ErroCaixa " "Found entity 1: ErroCaixa" {  } { { "ErroCaixa.v" "" { Text "/home/aluno/Gabriel Santos/ErroCaixa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072055976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072055976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Vazio ErroCaixa.v(26) " "Verilog HDL Implicit Net warning at ErroCaixa.v(26): created implicit net for \"Vazio\"" {  } { { "ErroCaixa.v" "" { Text "/home/aluno/Gabriel Santos/ErroCaixa.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072055976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Baixo ErroCaixa.v(28) " "Verilog HDL Implicit Net warning at ErroCaixa.v(28): created implicit net for \"Baixo\"" {  } { { "ErroCaixa.v" "" { Text "/home/aluno/Gabriel Santos/ErroCaixa.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072055976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Medio ErroCaixa.v(29) " "Verilog HDL Implicit Net warning at ErroCaixa.v(29): created implicit net for \"Medio\"" {  } { { "ErroCaixa.v" "" { Text "/home/aluno/Gabriel Santos/ErroCaixa.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072055976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cheio ErroCaixa.v(30) " "Verilog HDL Implicit Net warning at ErroCaixa.v(30): created implicit net for \"Cheio\"" {  } { { "ErroCaixa.v" "" { Text "/home/aluno/Gabriel Santos/ErroCaixa.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072055976 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ErroCaixa " "Elaborating entity \"ErroCaixa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714072056050 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 ErroCaixa.v(74) " "Verilog HDL warning at ErroCaixa.v(74): actual bit length 32 differs from formal bit length 1" {  } { { "ErroCaixa.v" "" { Text "/home/aluno/Gabriel Santos/ErroCaixa.v" 74 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1714072056051 "|ErroCaixa"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 ErroCaixa.v(75) " "Verilog HDL warning at ErroCaixa.v(75): actual bit length 32 differs from formal bit length 1" {  } { { "ErroCaixa.v" "" { Text "/home/aluno/Gabriel Santos/ErroCaixa.v" 75 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1714072056051 "|ErroCaixa"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 ErroCaixa.v(76) " "Verilog HDL warning at ErroCaixa.v(76): actual bit length 32 differs from formal bit length 1" {  } { { "ErroCaixa.v" "" { Text "/home/aluno/Gabriel Santos/ErroCaixa.v" 76 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1714072056051 "|ErroCaixa"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 ErroCaixa.v(77) " "Verilog HDL warning at ErroCaixa.v(77): actual bit length 32 differs from formal bit length 1" {  } { { "ErroCaixa.v" "" { Text "/home/aluno/Gabriel Santos/ErroCaixa.v" 77 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1714072056051 "|ErroCaixa"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 ErroCaixa.v(78) " "Verilog HDL warning at ErroCaixa.v(78): actual bit length 32 differs from formal bit length 1" {  } { { "ErroCaixa.v" "" { Text "/home/aluno/Gabriel Santos/ErroCaixa.v" 78 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1714072056051 "|ErroCaixa"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 ErroCaixa.v(79) " "Verilog HDL warning at ErroCaixa.v(79): actual bit length 32 differs from formal bit length 1" {  } { { "ErroCaixa.v" "" { Text "/home/aluno/Gabriel Santos/ErroCaixa.v" 79 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1714072056051 "|ErroCaixa"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 ErroCaixa.v(80) " "Verilog HDL warning at ErroCaixa.v(80): actual bit length 32 differs from formal bit length 1" {  } { { "ErroCaixa.v" "" { Text "/home/aluno/Gabriel Santos/ErroCaixa.v" 80 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1714072056051 "|ErroCaixa"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 ErroCaixa.v(81) " "Verilog HDL warning at ErroCaixa.v(81): actual bit length 32 differs from formal bit length 1" {  } { { "ErroCaixa.v" "" { Text "/home/aluno/Gabriel Santos/ErroCaixa.v" 81 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1714072056051 "|ErroCaixa"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Dig1 VCC " "Pin \"Dig1\" is stuck at VCC" {  } { { "ErroCaixa.v" "" { Text "/home/aluno/Gabriel Santos/ErroCaixa.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714072056362 "|ErroCaixa|Dig1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dig2 VCC " "Pin \"Dig2\" is stuck at VCC" {  } { { "ErroCaixa.v" "" { Text "/home/aluno/Gabriel Santos/ErroCaixa.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714072056362 "|ErroCaixa|Dig2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dig3 VCC " "Pin \"Dig3\" is stuck at VCC" {  } { { "ErroCaixa.v" "" { Text "/home/aluno/Gabriel Santos/ErroCaixa.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714072056362 "|ErroCaixa|Dig3"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegB VCC " "Pin \"SegB\" is stuck at VCC" {  } { { "ErroCaixa.v" "" { Text "/home/aluno/Gabriel Santos/ErroCaixa.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714072056362 "|ErroCaixa|SegB"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegC VCC " "Pin \"SegC\" is stuck at VCC" {  } { { "ErroCaixa.v" "" { Text "/home/aluno/Gabriel Santos/ErroCaixa.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714072056362 "|ErroCaixa|SegC"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegE VCC " "Pin \"SegE\" is stuck at VCC" {  } { { "ErroCaixa.v" "" { Text "/home/aluno/Gabriel Santos/ErroCaixa.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714072056362 "|ErroCaixa|SegE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegF VCC " "Pin \"SegF\" is stuck at VCC" {  } { { "ErroCaixa.v" "" { Text "/home/aluno/Gabriel Santos/ErroCaixa.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714072056362 "|ErroCaixa|SegF"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ponto VCC " "Pin \"Ponto\" is stuck at VCC" {  } { { "ErroCaixa.v" "" { Text "/home/aluno/Gabriel Santos/ErroCaixa.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714072056362 "|ErroCaixa|Ponto"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714072056362 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714072056486 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714072056486 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714072056486 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714072056486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714072057010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 16:07:37 2024 " "Processing ended: Thu Apr 25 16:07:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714072057010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714072057010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714072057010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072057010 ""}
