
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2022.1.0.52.3

// backanno -o NRFICE04_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui NRFICE04_impl_1.udb 
// Netlist created on Fri Mar  3 10:21:14 2023
// Netlist written on Fri Mar  3 10:21:22 2023
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( pwm_out, spimiso, spiState, dbgledr, dbgledg, dbgledb, spiDebug4, 
             clock_in, reset_in, spicsn, spiclk, spimosi );
  input  clock_in, reset_in, spicsn, spiclk, spimosi;
  output pwm_out, spimiso;
  output [4:0] spiState;
  output dbgledr, dbgledg, dbgledb;
  output [4:0] spiDebug4;
  wire   \spi.n5188 , VCC_net, \spi.bitCount[0] , \spi.bitCount_7__N_440[0] , 
         \spi.n4485 , \spi.n5194 , \spi.bitCount[4] , \spi.n4487 , 
         \spi.bitCount[3] , \spi.bitCount_7__N_440[3] , 
         \spi.bitCount_7__N_440[4] , \spi.n4489 , \spi.n5200 , \spi.n4491 , 
         \spi.bitCount[7] , \spi.bitCount_7__N_440[7] , \spi.n5191 , 
         \spi.bitCount[2] , \spi.bitCount[1] , \spi.bitCount_7__N_440[1] , 
         \spi.bitCount_7__N_440[2] , \spi.n5197 , \spi.bitCount[6] , 
         \spi.bitCount[5] , \spi.bitCount_7__N_440[5] , 
         \spi.bitCount_7__N_440[6] , \spiDebug4_0_1.sig_050.FeedThruLUT , 
         \spiDebug4_0_0.sig_000.FeedThruLUT , spiDebug4_0_1, spiDebug4_0_0, 
         \spi.readMode_N_101 , reset_in_c, clock_in_c, \pwmOnTimes[0] , 
         \pwmOnTimes[1] , \spi.readWord_15__N_184[1] , 
         \spi.readWord_15__N_184[0] , \spi.readMode_N_118 , \ramReadData[1] , 
         \spi.n6_adj_474 , \spi.readMode_N_82 , \spi.n4 , \ramReadData[0] , 
         \spi.readWord[0] , \spi.readWord[1] , \spi.ramCLKReg_N_452 , 
         \spi.n1670 , \spi.readMode_N_113 , \spi.n1663 , ramCLK, 
         \spi.spiInWord_31__N_200[1] , \spi.spiInWord_31__N_200[0] , 
         \spi.n1448 , \spi.readMode_N_95 , \spi.mosiBuf , \spi.readMode_N_60 , 
         \spi.readMode_N_73 , \spi.n3 , \spimosi_c.sig_001.FeedThruLUT , 
         spimosi_c, \spi.spiInWord_31__N_200[30] , 
         \spi.spiInWord_31__N_200[31] , \spi.spiInWord[29] , 
         \spi.spiInWord[30] , \spi.spiInWord[31] , \spi.bitCount_7__N_128[1] , 
         \spi.bitCount_7__N_128[0] , \spi.n800 , \spi.n1403 , 
         \spi.spiInWord_31__N_200[28] , \spi.spiInWord_31__N_200[29] , 
         \spi.spiInWord[28] , \spi.spiInWord[27] , 
         \spi.spiInWord_31__N_200[26] , \spi.spiInWord_31__N_200[27] , 
         \spi.spiInWord[26] , \spi.spiInWord[25] , 
         \spi.spiInWord_31__N_200[24] , \spi.spiInWord_31__N_200[25] , 
         \spi.spiInWord[24] , \spi.spiInWord[23] , 
         \spi.spiInWord_31__N_200[22] , \spi.spiInWord_31__N_200[23] , 
         \spi.spiInWord[22] , \spi.spiInWord[21] , 
         \spi.spiInWord_31__N_200[20] , \spi.spiInWord_31__N_200[21] , 
         \spi.spiInWord[20] , \spi.spiInWord[19] , 
         \spi.spiInWord_31__N_200[18] , \spi.spiInWord_31__N_200[19] , 
         \spi.spiInWord[17] , \spi.spiInWord[18] , 
         \spi.spiInWord_31__N_200[16] , \spi.spiInWord_31__N_200[17] , 
         \spi.spiInWord[16] , \ramWriteData[15] , 
         \spi.spiInWord_31__N_200[14] , \spi.spiInWord_31__N_200[15] , 
         \ramWriteData[13] , \ramWriteData[14] , \spi.spiInWord_31__N_200[12] , 
         \spi.spiInWord_31__N_200[13] , \ramWriteData[12] , \ramWriteData[11] , 
         \spi.spiInWord_31__N_200[10] , \spi.spiInWord_31__N_200[11] , 
         \ramWriteData[10] , \ramWriteData[9] , \spi.spiInWord_31__N_200[8] , 
         \spi.spiInWord_31__N_200[9] , \ramWriteData[8] , \ramWriteData[7] , 
         \spi.spiInWord_31__N_200[6] , \spi.spiInWord_31__N_200[7] , 
         \ramWriteData[6] , \ramWriteData[5] , \spi.spiInWord_31__N_200[4] , 
         \spi.spiInWord_31__N_200[5] , \ramWriteData[4] , spiDebug4_0_3, 
         \spi.spiInWord_31__N_200[2] , \spi.spiInWord_31__N_200[3] , 
         spiDebug4_0_2, \spi.readWord_15__N_184[12] , 
         \spi.readWord_15__N_184[13] , \ramReadData[12] , \spi.n6_adj_460 , 
         \spi.n5_adj_461 , \ramReadData[13] , \spi.readWord[13] , 
         \spi.readWord[12] , \spi.readWord_15__N_184[10] , 
         \spi.readWord_15__N_184[11] , \ramReadData[10] , \spi.n6_adj_458 , 
         \spi.n5_adj_459 , \ramReadData[11] , \spi.readWord[11] , 
         \spi.readWord[10] , \spi.readWord_15__N_184[8] , 
         \spi.readWord_15__N_184[9] , \ramReadData[8] , \spi.n6 , \spi.n5 , 
         \ramReadData[9] , \spi.readWord[9] , \spi.readWord[8] , 
         \spi.readWord_15__N_184[6] , \spi.readWord_15__N_184[7] , 
         \spi.n6_adj_480 , \ramReadData[6] , \spi.n5_adj_482 , 
         \ramReadData[7] , \spi.readWord[7] , \spi.readWord[6] , 
         \spi.readWord_15__N_184[4] , \spi.readWord_15__N_184[5] , 
         \spi.n6_adj_478 , \ramReadData[4] , \spi.n5_adj_479 , 
         \ramReadData[5] , \spi.readWord[5] , \spi.readWord[4] , 
         \spi.readWord_15__N_184[2] , \spi.readWord_15__N_184[3] , 
         \spi.n6_adj_475 , \ramReadData[2] , \ramReadData[3] , 
         \spi.n5_adj_476 , \spi.readWord[3] , \spi.readWord[2] , 
         \ramWriteData[14].sig_004.FeedThruLUT , 
         \ramWriteData[15].sig_003.FeedThruLUT , \spi.readMode_N_107 , 
         \pwmOnTimes[47] , \pwmOnTimes[46] , 
         \ramWriteData[12].sig_006.FeedThruLUT , 
         \ramWriteData[13].sig_005.FeedThruLUT , \pwmOnTimes[45] , 
         \pwmOnTimes[44] , \ramWriteData[10].sig_008.FeedThruLUT , 
         \ramWriteData[11].sig_007.FeedThruLUT , \pwmOnTimes[43] , 
         \pwmOnTimes[42] , \ramWriteData[8].sig_010.FeedThruLUT , 
         \ramWriteData[9].sig_009.FeedThruLUT , \pwmOnTimes[41] , 
         \pwmOnTimes[40] , \ramWriteData[6].sig_012.FeedThruLUT , 
         \ramWriteData[7].sig_011.FeedThruLUT , \pwmOnTimes[39] , 
         \pwmOnTimes[38] , \ramWriteData[4].sig_014.FeedThruLUT , 
         \ramWriteData[5].sig_013.FeedThruLUT , \pwmOnTimes[37] , 
         \pwmOnTimes[36] , \spiDebug4_0_2.sig_016.FeedThruLUT , 
         \spiDebug4_0_3.sig_015.FeedThruLUT , \pwmOnTimes[35] , 
         \pwmOnTimes[34] , \spiDebug4_0_0.sig_018.FeedThruLUT , 
         \spiDebug4_0_1.sig_017.FeedThruLUT , \pwmOnTimes[33] , 
         \pwmOnTimes[32] , \ramWriteData[14].sig_020.FeedThruLUT , 
         \ramWriteData[15].sig_019.FeedThruLUT , \spi.readMode_N_104 , 
         \pwmOnTimes[31] , \pwmOnTimes[30] , 
         \ramWriteData[12].sig_022.FeedThruLUT , 
         \ramWriteData[13].sig_021.FeedThruLUT , \pwmOnTimes[29] , 
         \pwmOnTimes[28] , \ramWriteData[10].sig_024.FeedThruLUT , 
         \ramWriteData[11].sig_023.FeedThruLUT , \pwmOnTimes[27] , 
         \pwmOnTimes[26] , \ramWriteData[8].sig_026.FeedThruLUT , 
         \ramWriteData[9].sig_025.FeedThruLUT , \pwmOnTimes[25] , 
         \pwmOnTimes[24] , \ramWriteData[6].sig_028.FeedThruLUT , 
         \ramWriteData[7].sig_027.FeedThruLUT , \pwmOnTimes[23] , 
         \pwmOnTimes[22] , \ramWriteData[4].sig_030.FeedThruLUT , 
         \ramWriteData[5].sig_029.FeedThruLUT , \pwmOnTimes[21] , 
         \pwmOnTimes[20] , \spiDebug4_0_2.sig_032.FeedThruLUT , 
         \spiDebug4_0_3.sig_031.FeedThruLUT , \pwmOnTimes[19] , 
         \pwmOnTimes[18] , \spiDebug4_0_0.sig_034.FeedThruLUT , 
         \spiDebug4_0_1.sig_033.FeedThruLUT , \pwmOnTimes[17] , 
         \pwmOnTimes[16] , \ramWriteData[14].sig_037.FeedThruLUT , 
         \ramWriteData[15].sig_035.FeedThruLUT , \pwmOnTimes[15] , 
         \pwmOnTimes[14] , \ramWriteData[12].sig_039.FeedThruLUT , 
         \ramWriteData[13].sig_038.FeedThruLUT , \pwmOnTimes[13] , 
         \pwmOnTimes[12] , \ramWriteData[10].sig_041.FeedThruLUT , 
         \ramWriteData[11].sig_040.FeedThruLUT , \pwmOnTimes[11] , 
         \pwmOnTimes[10] , \ramWriteData[8].sig_043.FeedThruLUT , 
         \ramWriteData[9].sig_042.FeedThruLUT , \pwmOnTimes[9] , 
         \pwmOnTimes[8] , \ramWriteData[6].sig_045.FeedThruLUT , 
         \ramWriteData[7].sig_044.FeedThruLUT , \pwmOnTimes[7] , 
         \pwmOnTimes[6] , \ramWriteData[4].sig_047.FeedThruLUT , 
         \ramWriteData[5].sig_046.FeedThruLUT , \pwmOnTimes[5] , 
         \pwmOnTimes[4] , \spiDebug4_0_2.sig_049.FeedThruLUT , 
         \spiDebug4_0_3.sig_048.FeedThruLUT , \pwmOnTimes[3] , \pwmOnTimes[2] , 
         \spi.bitCount_7__N_128[6] , \spi.bitCount_7__N_128[7] , 
         \spi.bitCount_7__N_128[4] , \spi.bitCount_7__N_128[5] , 
         \spi.bitCount_7__N_128[2] , \spi.bitCount_7__N_128[3] , 
         \spi.next[20] , \spi.next[21] , \spi.csnBuf , \spi.n4899 , 
         \spi.n15_adj_472 , \spi.next_22__N_438 , \spi.n11_adj_467 , 
         \spi.n4907 , \spi.n14 , \spi.state[21] , \spi.state[20] , 
         \spi.next[18] , \spi.next[19] , \spi.n51_adj_470 , 
         \spi.next_22__N_358[1] , \spi.clkBuf , \spi.readMode_N_121 , 
         \spiStateBits[19] , \spi.readMode_N_78 , \spiStateBits[18] , 
         \spi.readMode_N_89 , \spi.readMode_N_86$n0 , \spiStateBits[15] , 
         \spi.readMode_N_91 , \spiStateBits[11] , \spiStateBits[16] , 
         \spiStateBits[4] , \spi.readMode_N_85 , \spiStateBits[17] , 
         \spi.next[14] , \spi.readMode_N_54$n1 , \spi.readMode_N_63 , 
         \spi.readMode_N_57 , \spiStateBits[1] , \spiStateBits[10] , 
         \spiStateBits[14] , \spi.next[12] , \spi.next[13] , \spi.n4559 , 
         \spi.readMode_N_98 , \spiStateBits[13] , \spiStateBits[12] , 
         \spi.next[10] , \spi.next[11] , \spi.readMode , \spi.readMode_N_92 , 
         \spi.next[8] , \spi.readMode_N_110$n2 , \spi.n30 , \spi.n4904 , 
         \spi.n1656 , \spi.n8 , \spi.readMode_N_106 , \spiStateBits[7] , 
         \spi.state[22] , \spiStateBits[9] , \spiStateBits[8] , \spi.next[6] , 
         \spi.next[7] , \spi.n4561 , \spi.n9 , \spi.n4910 , \spi.n4986 , 
         \spiStateBits[6] , \spi.readMode_N_95$n3 , \spi.next[5] , 
         \spiStateBits[3] , \spi.readMode_N_79 , \spiStateBits[5] , 
         \spi.next[2] , \spi.next[3] , \spi.n4902 , \spi.readMode_N_62 , 
         \spiStateBits[2] , \spi.next[0] , \spi.next[1] , \spi.readMode_N_66 , 
         \spi.n57 , \spi.n4956 , \spi.n4_adj_465 , \spiStateBits[0] , n1875, 
         n1876, \iCE40UP.rd_data_corr_w[3] , \iCE40UP.rd_data_corr_w[2] , 
         n1873, n1874, \iCE40UP.rd_data_corr_w[5] , 
         \iCE40UP.rd_data_corr_w[4] , n1871, n1872, 
         \iCE40UP.rd_data_corr_w[7] , \iCE40UP.rd_data_corr_w[6] , n1869, 
         n1870, \iCE40UP.rd_data_corr_w[9] , \iCE40UP.rd_data_corr_w[8] , 
         n1867, n1868, \iCE40UP.rd_data_corr_w[11] , 
         \iCE40UP.rd_data_corr_w[10] , n1865, n1866, 
         \iCE40UP.rd_data_corr_w[13] , \iCE40UP.rd_data_corr_w[12] , n1863, 
         n1864, \iCE40UP.rd_data_corr_w[15] , \iCE40UP.rd_data_corr_w[14] , 
         \ramReadData[14] , \ramReadData[15] , n1877, n1862, 
         \iCE40UP.rd_data_corr_w[1] , \iCE40UP.rd_data_corr_w[0] , \spi.n1189 , 
         \spi.readMode_N_70 , \spi.n3009 , \spi.n11_adj_466 , \spi.n11 , 
         \spi.next_22__N_414[8] , \spi.n4560 , \spi.readMode_N_100 , 
         \spi.n4_adj_471 , \spi.readMode_N_109 , \spi.n4916 , 
         \spi.n14_adj_477 , \spi.n15_adj_473 , \spi.n12 , n4830, n240, n10, n8, 
         n1629, n9_adj_508, n5170, n249, n240_adj_489, n11, n240_adj_485, n7, 
         n248, n10_adj_505, n4950, n219, n221, n2940, n4552, n1634, 
         n227_adj_484, n233_adj_486, \spi.n1418 , \spi.n1705 , \spi.n1709 , 
         n39, n4874, n4872, n4962, spiState_c_0, \spi.n51 , 
         \spi.readMode_N_69 , \spi.n1712 , \spi.n6_adj_464 , 
         \spi.readMode_N_110 , \spi.n40 , \spi.readMode_N_72 , \spi.n1784 , 
         \spi.n12_adj_481 , \spi.n1743 , n4915, n1613, \spi.n2400 , 
         \spi.n1702 , \spi.n1754 , \spi.n4587 , \spi.n6_adj_468 , \spi.n29 , 
         \spi.n4954 , \spi.n53 , \spi.n14_adj_469 , \spi.n15 , \spi.n4685 , 
         n76, n4944, n4554, n230_adj_491, n227_adj_490, n4940, n3047, n3007, 
         \spi.readMode_N_86 , n1815, n1583, n4966, n1796, n1673, n10_adj_493, 
         n6_adj_506, n14, n4921, n1660, n251, n246_adj_487, n3017, n1602, 
         n4566, n1632, n288, n4887, n1769, n1803, n12, n1644, n243, n1775, 
         n39_adj_509, n4893, n1778, n4831, n5015, n246, n9, n10_adj_492, 
         n8_adj_494, n39_adj_510, n39_adj_511, n4853, n4894, n4952, n227, n230, 
         n4942, n233, n4976, spiState_c_2, n1766, n1812, spiState_c_3, 
         n4_adj_500, n16, n4897, n218, n4880, n1687, n5018, n4898, n91, n4882, 
         n4984, n1787, n10_adj_483, n77, n1676, n88, n1717, n5142, n4677, 
         n1694, n6, n4849, n5133, n4, n4541, n1733, n4544, n4_adj_499, 
         spiState_c_4, n28, n25, n27, n26, dbgledb_c, n2944, n4982, n4895, 
         spiState_c_1, n28_adj_501, n26_adj_503, n27_adj_502, n25_adj_504, 
         dbgledg_c, n28_adj_495, n25_adj_498, n26_adj_497, n27_adj_496, 
         dbgledr_c, n5, n288_adj_488, n12_adj_507, n4851, 
         \spi.readWord_15__N_184[14] , \spi.n6_adj_462 , \spi.readWord[14] , 
         \spi.readWord_15__N_184[15] , \spi.n5_adj_463 , spimiso_c, 
         \spiclk_c.sig_002.FeedThruLUT , spiclk_c, \spi.next[22] , \spi.n1749 , 
         \spi.ramCLKEnReg_N_448 , ramCLKEn, \spi.readMode_N_54 , \ramAddr[0] , 
         \ramAddr[1] , \ramAddr[2] , \ramAddr[3] , \ramAddr[4] , 
         \spi.readMode_N_52 , \ramAddr[5] , \ramAddr[6] , \ramAddr[7] , 
         \spicsn_c.sig_036.FeedThruLUT , spicsn_c, GND_net, 
         \spi.ramWriteEnReg_N_456 , ramWriteEn, 
         \ebr.lscc_ram_dq_inst.mem_main.inst0.PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0.iCE40UP.t_wr_en_i_N_17 
         ;

  spi_SLICE_0 \spi.SLICE_0 ( .D1(\spi.n5188 ), .C1(VCC_net), 
    .B1(\spi.bitCount[0] ), .CIN1(\spi.n5188 ), 
    .F1(\spi.bitCount_7__N_440[0] ), .COUT1(\spi.n4485 ), .COUT0(\spi.n5188 ));
  spi_SLICE_1 \spi.SLICE_1 ( .D1(\spi.n5194 ), .B1(\spi.bitCount[4] ), 
    .D0(\spi.n4487 ), .B0(\spi.bitCount[3] ), .CIN0(\spi.n4487 ), 
    .CIN1(\spi.n5194 ), .F0(\spi.bitCount_7__N_440[3] ), 
    .F1(\spi.bitCount_7__N_440[4] ), .COUT1(\spi.n4489 ), .COUT0(\spi.n5194 ));
  spi_SLICE_2 \spi.SLICE_2 ( .D1(\spi.n5200 ), .D0(\spi.n4491 ), 
    .B0(\spi.bitCount[7] ), .CIN0(\spi.n4491 ), .CIN1(\spi.n5200 ), 
    .F0(\spi.bitCount_7__N_440[7] ), .COUT0(\spi.n5200 ));
  spi_SLICE_3 \spi.SLICE_3 ( .D1(\spi.n5191 ), .B1(\spi.bitCount[2] ), 
    .D0(\spi.n4485 ), .B0(\spi.bitCount[1] ), .CIN0(\spi.n4485 ), 
    .CIN1(\spi.n5191 ), .F0(\spi.bitCount_7__N_440[1] ), 
    .F1(\spi.bitCount_7__N_440[2] ), .COUT1(\spi.n4487 ), .COUT0(\spi.n5191 ));
  spi_SLICE_4 \spi.SLICE_4 ( .D1(\spi.n5197 ), .B1(\spi.bitCount[6] ), 
    .D0(\spi.n4489 ), .B0(\spi.bitCount[5] ), .CIN0(\spi.n4489 ), 
    .CIN1(\spi.n5197 ), .F0(\spi.bitCount_7__N_440[5] ), 
    .F1(\spi.bitCount_7__N_440[6] ), .COUT1(\spi.n4491 ), .COUT0(\spi.n5197 ));
  SLICE_5 SLICE_5( .DI1(\spiDebug4_0_1.sig_050.FeedThruLUT ), 
    .DI0(\spiDebug4_0_0.sig_000.FeedThruLUT ), .A1(spiDebug4_0_1), 
    .A0(spiDebug4_0_0), .CE(\spi.readMode_N_101 ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\pwmOnTimes[0] ), .Q1(\pwmOnTimes[1] ), 
    .F0(\spiDebug4_0_0.sig_000.FeedThruLUT ), 
    .F1(\spiDebug4_0_1.sig_050.FeedThruLUT ));
  spi_SLICE_6 \spi.SLICE_6 ( .DI1(\spi.readWord_15__N_184[1] ), 
    .DI0(\spi.readWord_15__N_184[0] ), .D1(\spi.readMode_N_118 ), 
    .C1(\ramReadData[1] ), .B1(\spi.n6_adj_474 ), .A1(\spi.readMode_N_82 ), 
    .D0(\spi.n4 ), .C0(\ramReadData[0] ), .B0(\spi.readMode_N_82 ), 
    .A0(\spi.readMode_N_118 ), .LSR(reset_in_c), .CLK(clock_in_c), 
    .Q0(\spi.readWord[0] ), .Q1(\spi.readWord[1] ), 
    .F0(\spi.readWord_15__N_184[0] ), .F1(\spi.readWord_15__N_184[1] ));
  spi_SLICE_8 \spi.SLICE_8 ( .DI0(\spi.ramCLKReg_N_452 ), .D0(\spi.n1670 ), 
    .C0(\spi.readMode_N_113 ), .B0(\spi.n1663 ), .A0(ramCLK), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(ramCLK), .F0(\spi.ramCLKReg_N_452 ));
  spi_SLICE_11 \spi.SLICE_11 ( .DI1(\spi.spiInWord_31__N_200[1] ), 
    .DI0(\spi.spiInWord_31__N_200[0] ), .D1(spiDebug4_0_1), .C1(\spi.n1448 ), 
    .B1(\spi.readMode_N_95 ), .A1(spiDebug4_0_0), .D0(\spi.mosiBuf ), 
    .C0(\spi.readMode_N_60 ), .B0(\spi.readMode_N_73 ), .A0(\spi.n3 ), 
    .LSR(reset_in_c), .CLK(clock_in_c), .Q0(spiDebug4_0_0), .Q1(spiDebug4_0_1), 
    .F0(\spi.spiInWord_31__N_200[0] ), .F1(\spi.spiInWord_31__N_200[1] ));
  SLICE_12 SLICE_12( .DI0(\spimosi_c.sig_001.FeedThruLUT ), .A0(spimosi_c), 
    .LSR(reset_in_c), .CLK(clock_in_c), .Q0(\spi.mosiBuf ), 
    .F0(\spimosi_c.sig_001.FeedThruLUT ));
  spi_SLICE_14 \spi.SLICE_14 ( .DI1(\spi.spiInWord_31__N_200[30] ), 
    .DI0(\spi.spiInWord_31__N_200[31] ), .D1(\spi.readMode_N_95 ), 
    .C1(\spi.spiInWord[29] ), .B1(\spi.spiInWord[30] ), .A1(\spi.n1448 ), 
    .D0(\spi.spiInWord[31] ), .C0(\spi.readMode_N_95 ), .B0(\spi.n1448 ), 
    .A0(\spi.spiInWord[30] ), .LSR(reset_in_c), .CLK(clock_in_c), 
    .Q0(\spi.spiInWord[31] ), .Q1(\spi.spiInWord[30] ), 
    .F0(\spi.spiInWord_31__N_200[31] ), .F1(\spi.spiInWord_31__N_200[30] ));
  spi_SLICE_15 \spi.SLICE_15 ( .DI1(\spi.bitCount_7__N_128[1] ), 
    .DI0(\spi.bitCount_7__N_128[0] ), .D1(\spi.bitCount_7__N_440[1] ), 
    .C1(\spi.bitCount[1] ), .B1(\spi.n800 ), .A1(\spi.n1403 ), 
    .D0(\spi.bitCount[0] ), .C0(\spi.bitCount_7__N_440[0] ), .B0(\spi.n1403 ), 
    .A0(\spi.n800 ), .LSR(reset_in_c), .CLK(clock_in_c), 
    .Q0(\spi.bitCount[0] ), .Q1(\spi.bitCount[1] ), 
    .F0(\spi.bitCount_7__N_128[0] ), .F1(\spi.bitCount_7__N_128[1] ));
  spi_SLICE_17 \spi.SLICE_17 ( .DI1(\spi.spiInWord_31__N_200[28] ), 
    .DI0(\spi.spiInWord_31__N_200[29] ), .D1(\spi.spiInWord[28] ), 
    .C1(\spi.spiInWord[27] ), .B1(\spi.readMode_N_95 ), .A1(\spi.n1448 ), 
    .D0(\spi.spiInWord[29] ), .C0(\spi.spiInWord[28] ), .B0(\spi.n1448 ), 
    .A0(\spi.readMode_N_95 ), .LSR(reset_in_c), .CLK(clock_in_c), 
    .Q0(\spi.spiInWord[29] ), .Q1(\spi.spiInWord[28] ), 
    .F0(\spi.spiInWord_31__N_200[29] ), .F1(\spi.spiInWord_31__N_200[28] ));
  spi_SLICE_19 \spi.SLICE_19 ( .DI1(\spi.spiInWord_31__N_200[26] ), 
    .DI0(\spi.spiInWord_31__N_200[27] ), .D1(\spi.spiInWord[26] ), 
    .C1(\spi.n1448 ), .B1(\spi.readMode_N_95 ), .A1(\spi.spiInWord[25] ), 
    .D0(\spi.spiInWord[27] ), .C0(\spi.spiInWord[26] ), .B0(\spi.n1448 ), 
    .A0(\spi.readMode_N_95 ), .LSR(reset_in_c), .CLK(clock_in_c), 
    .Q0(\spi.spiInWord[27] ), .Q1(\spi.spiInWord[26] ), 
    .F0(\spi.spiInWord_31__N_200[27] ), .F1(\spi.spiInWord_31__N_200[26] ));
  spi_SLICE_21 \spi.SLICE_21 ( .DI1(\spi.spiInWord_31__N_200[24] ), 
    .DI0(\spi.spiInWord_31__N_200[25] ), .D1(\spi.n1448 ), 
    .C1(\spi.spiInWord[24] ), .B1(\spi.readMode_N_95 ), 
    .A1(\spi.spiInWord[23] ), .D0(\spi.spiInWord[24] ), 
    .C0(\spi.readMode_N_95 ), .B0(\spi.n1448 ), .A0(\spi.spiInWord[25] ), 
    .LSR(reset_in_c), .CLK(clock_in_c), .Q0(\spi.spiInWord[25] ), 
    .Q1(\spi.spiInWord[24] ), .F0(\spi.spiInWord_31__N_200[25] ), 
    .F1(\spi.spiInWord_31__N_200[24] ));
  spi_SLICE_23 \spi.SLICE_23 ( .DI1(\spi.spiInWord_31__N_200[22] ), 
    .DI0(\spi.spiInWord_31__N_200[23] ), .D1(\spi.readMode_N_95 ), 
    .C1(\spi.n1448 ), .B1(\spi.spiInWord[22] ), .A1(\spi.spiInWord[21] ), 
    .D0(\spi.spiInWord[23] ), .C0(\spi.spiInWord[22] ), .B0(\spi.n1448 ), 
    .A0(\spi.readMode_N_95 ), .LSR(reset_in_c), .CLK(clock_in_c), 
    .Q0(\spi.spiInWord[23] ), .Q1(\spi.spiInWord[22] ), 
    .F0(\spi.spiInWord_31__N_200[23] ), .F1(\spi.spiInWord_31__N_200[22] ));
  spi_SLICE_25 \spi.SLICE_25 ( .DI1(\spi.spiInWord_31__N_200[20] ), 
    .DI0(\spi.spiInWord_31__N_200[21] ), .D1(\spi.readMode_N_95 ), 
    .C1(\spi.n1448 ), .B1(\spi.spiInWord[20] ), .A1(\spi.spiInWord[19] ), 
    .D0(\spi.spiInWord[21] ), .C0(\spi.spiInWord[20] ), .B0(\spi.n1448 ), 
    .A0(\spi.readMode_N_95 ), .LSR(reset_in_c), .CLK(clock_in_c), 
    .Q0(\spi.spiInWord[21] ), .Q1(\spi.spiInWord[20] ), 
    .F0(\spi.spiInWord_31__N_200[21] ), .F1(\spi.spiInWord_31__N_200[20] ));
  spi_SLICE_27 \spi.SLICE_27 ( .DI1(\spi.spiInWord_31__N_200[18] ), 
    .DI0(\spi.spiInWord_31__N_200[19] ), .D1(\spi.readMode_N_95 ), 
    .C1(\spi.spiInWord[17] ), .B1(\spi.spiInWord[18] ), .A1(\spi.n1448 ), 
    .D0(\spi.spiInWord[19] ), .C0(\spi.spiInWord[18] ), .B0(\spi.n1448 ), 
    .A0(\spi.readMode_N_95 ), .LSR(reset_in_c), .CLK(clock_in_c), 
    .Q0(\spi.spiInWord[19] ), .Q1(\spi.spiInWord[18] ), 
    .F0(\spi.spiInWord_31__N_200[19] ), .F1(\spi.spiInWord_31__N_200[18] ));
  spi_SLICE_29 \spi.SLICE_29 ( .DI1(\spi.spiInWord_31__N_200[16] ), 
    .DI0(\spi.spiInWord_31__N_200[17] ), .D1(\spi.spiInWord[16] ), 
    .C1(\ramWriteData[15] ), .B1(\spi.readMode_N_95 ), .A1(\spi.n1448 ), 
    .D0(\spi.spiInWord[17] ), .C0(\spi.spiInWord[16] ), .B0(\spi.n1448 ), 
    .A0(\spi.readMode_N_95 ), .LSR(reset_in_c), .CLK(clock_in_c), 
    .Q0(\spi.spiInWord[17] ), .Q1(\spi.spiInWord[16] ), 
    .F0(\spi.spiInWord_31__N_200[17] ), .F1(\spi.spiInWord_31__N_200[16] ));
  spi_SLICE_31 \spi.SLICE_31 ( .DI1(\spi.spiInWord_31__N_200[14] ), 
    .DI0(\spi.spiInWord_31__N_200[15] ), .D1(\ramWriteData[13] ), 
    .C1(\spi.n1448 ), .B1(\ramWriteData[14] ), .A1(\spi.readMode_N_95 ), 
    .D0(\spi.n1448 ), .C0(\spi.readMode_N_95 ), .B0(\ramWriteData[15] ), 
    .A0(\ramWriteData[14] ), .LSR(reset_in_c), .CLK(clock_in_c), 
    .Q0(\ramWriteData[15] ), .Q1(\ramWriteData[14] ), 
    .F0(\spi.spiInWord_31__N_200[15] ), .F1(\spi.spiInWord_31__N_200[14] ));
  spi_SLICE_33 \spi.SLICE_33 ( .DI1(\spi.spiInWord_31__N_200[12] ), 
    .DI0(\spi.spiInWord_31__N_200[13] ), .D1(\ramWriteData[12] ), 
    .C1(\ramWriteData[11] ), .B1(\spi.n1448 ), .A1(\spi.readMode_N_95 ), 
    .D0(\spi.readMode_N_95 ), .C0(\ramWriteData[12] ), .B0(\ramWriteData[13] ), 
    .A0(\spi.n1448 ), .LSR(reset_in_c), .CLK(clock_in_c), 
    .Q0(\ramWriteData[13] ), .Q1(\ramWriteData[12] ), 
    .F0(\spi.spiInWord_31__N_200[13] ), .F1(\spi.spiInWord_31__N_200[12] ));
  spi_SLICE_35 \spi.SLICE_35 ( .DI1(\spi.spiInWord_31__N_200[10] ), 
    .DI0(\spi.spiInWord_31__N_200[11] ), .D1(\ramWriteData[10] ), 
    .C1(\ramWriteData[9] ), .B1(\spi.n1448 ), .A1(\spi.readMode_N_95 ), 
    .D0(\ramWriteData[11] ), .C0(\ramWriteData[10] ), .B0(\spi.readMode_N_95 ), 
    .A0(\spi.n1448 ), .LSR(reset_in_c), .CLK(clock_in_c), 
    .Q0(\ramWriteData[11] ), .Q1(\ramWriteData[10] ), 
    .F0(\spi.spiInWord_31__N_200[11] ), .F1(\spi.spiInWord_31__N_200[10] ));
  spi_SLICE_37 \spi.SLICE_37 ( .DI1(\spi.spiInWord_31__N_200[8] ), 
    .DI0(\spi.spiInWord_31__N_200[9] ), .D1(\ramWriteData[8] ), 
    .C1(\ramWriteData[7] ), .B1(\spi.n1448 ), .A1(\spi.readMode_N_95 ), 
    .D0(\ramWriteData[9] ), .C0(\spi.n1448 ), .B0(\spi.readMode_N_95 ), 
    .A0(\ramWriteData[8] ), .LSR(reset_in_c), .CLK(clock_in_c), 
    .Q0(\ramWriteData[9] ), .Q1(\ramWriteData[8] ), 
    .F0(\spi.spiInWord_31__N_200[9] ), .F1(\spi.spiInWord_31__N_200[8] ));
  spi_SLICE_39 \spi.SLICE_39 ( .DI1(\spi.spiInWord_31__N_200[6] ), 
    .DI0(\spi.spiInWord_31__N_200[7] ), .D1(\ramWriteData[6] ), 
    .C1(\spi.n1448 ), .B1(\spi.readMode_N_95 ), .A1(\ramWriteData[5] ), 
    .D0(\spi.n1448 ), .C0(\ramWriteData[6] ), .B0(\ramWriteData[7] ), 
    .A0(\spi.readMode_N_95 ), .LSR(reset_in_c), .CLK(clock_in_c), 
    .Q0(\ramWriteData[7] ), .Q1(\ramWriteData[6] ), 
    .F0(\spi.spiInWord_31__N_200[7] ), .F1(\spi.spiInWord_31__N_200[6] ));
  spi_SLICE_41 \spi.SLICE_41 ( .DI1(\spi.spiInWord_31__N_200[4] ), 
    .DI0(\spi.spiInWord_31__N_200[5] ), .D1(\ramWriteData[4] ), 
    .C1(\spi.n1448 ), .B1(\spi.readMode_N_95 ), .A1(spiDebug4_0_3), 
    .D0(\spi.n1448 ), .C0(\spi.readMode_N_95 ), .B0(\ramWriteData[5] ), 
    .A0(\ramWriteData[4] ), .LSR(reset_in_c), .CLK(clock_in_c), 
    .Q0(\ramWriteData[5] ), .Q1(\ramWriteData[4] ), 
    .F0(\spi.spiInWord_31__N_200[5] ), .F1(\spi.spiInWord_31__N_200[4] ));
  spi_SLICE_43 \spi.SLICE_43 ( .DI1(\spi.spiInWord_31__N_200[2] ), 
    .DI0(\spi.spiInWord_31__N_200[3] ), .D1(spiDebug4_0_2), .C1(\spi.n1448 ), 
    .B1(\spi.readMode_N_95 ), .A1(spiDebug4_0_1), .D0(spiDebug4_0_2), 
    .C0(\spi.n1448 ), .B0(spiDebug4_0_3), .A0(\spi.readMode_N_95 ), 
    .LSR(reset_in_c), .CLK(clock_in_c), .Q0(spiDebug4_0_3), .Q1(spiDebug4_0_2), 
    .F0(\spi.spiInWord_31__N_200[3] ), .F1(\spi.spiInWord_31__N_200[2] ));
  spi_SLICE_48 \spi.SLICE_48 ( .DI1(\spi.readWord_15__N_184[12] ), 
    .DI0(\spi.readWord_15__N_184[13] ), .D1(\spi.readMode_N_118 ), 
    .C1(\ramReadData[12] ), .B1(\spi.readMode_N_82 ), .A1(\spi.n6_adj_460 ), 
    .D0(\spi.n5_adj_461 ), .C0(\spi.readMode_N_118 ), .B0(\spi.readMode_N_82 ), 
    .A0(\ramReadData[13] ), .LSR(reset_in_c), .CLK(clock_in_c), 
    .Q0(\spi.readWord[13] ), .Q1(\spi.readWord[12] ), 
    .F0(\spi.readWord_15__N_184[13] ), .F1(\spi.readWord_15__N_184[12] ));
  spi_SLICE_50 \spi.SLICE_50 ( .DI1(\spi.readWord_15__N_184[10] ), 
    .DI0(\spi.readWord_15__N_184[11] ), .D1(\ramReadData[10] ), 
    .C1(\spi.readMode_N_118 ), .B1(\spi.readMode_N_82 ), .A1(\spi.n6_adj_458 ), 
    .D0(\spi.readMode_N_118 ), .C0(\spi.n5_adj_459 ), .B0(\spi.readMode_N_82 ), 
    .A0(\ramReadData[11] ), .LSR(reset_in_c), .CLK(clock_in_c), 
    .Q0(\spi.readWord[11] ), .Q1(\spi.readWord[10] ), 
    .F0(\spi.readWord_15__N_184[11] ), .F1(\spi.readWord_15__N_184[10] ));
  spi_SLICE_52 \spi.SLICE_52 ( .DI1(\spi.readWord_15__N_184[8] ), 
    .DI0(\spi.readWord_15__N_184[9] ), .D1(\ramReadData[8] ), .C1(\spi.n6 ), 
    .B1(\spi.readMode_N_82 ), .A1(\spi.readMode_N_118 ), .D0(\spi.n5 ), 
    .C0(\spi.readMode_N_118 ), .B0(\ramReadData[9] ), .A0(\spi.readMode_N_82 ), 
    .LSR(reset_in_c), .CLK(clock_in_c), .Q0(\spi.readWord[9] ), 
    .Q1(\spi.readWord[8] ), .F0(\spi.readWord_15__N_184[9] ), 
    .F1(\spi.readWord_15__N_184[8] ));
  spi_SLICE_54 \spi.SLICE_54 ( .DI1(\spi.readWord_15__N_184[6] ), 
    .DI0(\spi.readWord_15__N_184[7] ), .D1(\spi.n6_adj_480 ), 
    .C1(\spi.readMode_N_118 ), .B1(\spi.readMode_N_82 ), .A1(\ramReadData[6] ), 
    .D0(\spi.readMode_N_118 ), .C0(\spi.n5_adj_482 ), .B0(\spi.readMode_N_82 ), 
    .A0(\ramReadData[7] ), .LSR(reset_in_c), .CLK(clock_in_c), 
    .Q0(\spi.readWord[7] ), .Q1(\spi.readWord[6] ), 
    .F0(\spi.readWord_15__N_184[7] ), .F1(\spi.readWord_15__N_184[6] ));
  spi_SLICE_56 \spi.SLICE_56 ( .DI1(\spi.readWord_15__N_184[4] ), 
    .DI0(\spi.readWord_15__N_184[5] ), .D1(\spi.n6_adj_478 ), 
    .C1(\spi.readMode_N_82 ), .B1(\spi.readMode_N_118 ), .A1(\ramReadData[4] ), 
    .D0(\spi.readMode_N_82 ), .C0(\spi.n5_adj_479 ), .B0(\ramReadData[5] ), 
    .A0(\spi.readMode_N_118 ), .LSR(reset_in_c), .CLK(clock_in_c), 
    .Q0(\spi.readWord[5] ), .Q1(\spi.readWord[4] ), 
    .F0(\spi.readWord_15__N_184[5] ), .F1(\spi.readWord_15__N_184[4] ));
  spi_SLICE_58 \spi.SLICE_58 ( .DI1(\spi.readWord_15__N_184[2] ), 
    .DI0(\spi.readWord_15__N_184[3] ), .D1(\spi.n6_adj_475 ), 
    .C1(\ramReadData[2] ), .B1(\spi.readMode_N_118 ), .A1(\spi.readMode_N_82 ), 
    .D0(\ramReadData[3] ), .C0(\spi.n5_adj_476 ), .B0(\spi.readMode_N_82 ), 
    .A0(\spi.readMode_N_118 ), .LSR(reset_in_c), .CLK(clock_in_c), 
    .Q0(\spi.readWord[3] ), .Q1(\spi.readWord[2] ), 
    .F0(\spi.readWord_15__N_184[3] ), .F1(\spi.readWord_15__N_184[2] ));
  SLICE_61 SLICE_61( .DI1(\ramWriteData[14].sig_004.FeedThruLUT ), 
    .DI0(\ramWriteData[15].sig_003.FeedThruLUT ), .D1(\ramWriteData[14] ), 
    .C0(\ramWriteData[15] ), .CE(\spi.readMode_N_107 ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\pwmOnTimes[47] ), .Q1(\pwmOnTimes[46] ), 
    .F0(\ramWriteData[15].sig_003.FeedThruLUT ), 
    .F1(\ramWriteData[14].sig_004.FeedThruLUT ));
  SLICE_63 SLICE_63( .DI1(\ramWriteData[12].sig_006.FeedThruLUT ), 
    .DI0(\ramWriteData[13].sig_005.FeedThruLUT ), .C1(\ramWriteData[12] ), 
    .B0(\ramWriteData[13] ), .CE(\spi.readMode_N_107 ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\pwmOnTimes[45] ), .Q1(\pwmOnTimes[44] ), 
    .F0(\ramWriteData[13].sig_005.FeedThruLUT ), 
    .F1(\ramWriteData[12].sig_006.FeedThruLUT ));
  SLICE_65 SLICE_65( .DI1(\ramWriteData[10].sig_008.FeedThruLUT ), 
    .DI0(\ramWriteData[11].sig_007.FeedThruLUT ), .A1(\ramWriteData[10] ), 
    .B0(\ramWriteData[11] ), .CE(\spi.readMode_N_107 ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\pwmOnTimes[43] ), .Q1(\pwmOnTimes[42] ), 
    .F0(\ramWriteData[11].sig_007.FeedThruLUT ), 
    .F1(\ramWriteData[10].sig_008.FeedThruLUT ));
  SLICE_67 SLICE_67( .DI1(\ramWriteData[8].sig_010.FeedThruLUT ), 
    .DI0(\ramWriteData[9].sig_009.FeedThruLUT ), .C1(\ramWriteData[8] ), 
    .D0(\ramWriteData[9] ), .CE(\spi.readMode_N_107 ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\pwmOnTimes[41] ), .Q1(\pwmOnTimes[40] ), 
    .F0(\ramWriteData[9].sig_009.FeedThruLUT ), 
    .F1(\ramWriteData[8].sig_010.FeedThruLUT ));
  SLICE_69 SLICE_69( .DI1(\ramWriteData[6].sig_012.FeedThruLUT ), 
    .DI0(\ramWriteData[7].sig_011.FeedThruLUT ), .C1(\ramWriteData[6] ), 
    .A0(\ramWriteData[7] ), .CE(\spi.readMode_N_107 ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\pwmOnTimes[39] ), .Q1(\pwmOnTimes[38] ), 
    .F0(\ramWriteData[7].sig_011.FeedThruLUT ), 
    .F1(\ramWriteData[6].sig_012.FeedThruLUT ));
  SLICE_71 SLICE_71( .DI1(\ramWriteData[4].sig_014.FeedThruLUT ), 
    .DI0(\ramWriteData[5].sig_013.FeedThruLUT ), .D1(\ramWriteData[4] ), 
    .C0(\ramWriteData[5] ), .CE(\spi.readMode_N_107 ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\pwmOnTimes[37] ), .Q1(\pwmOnTimes[36] ), 
    .F0(\ramWriteData[5].sig_013.FeedThruLUT ), 
    .F1(\ramWriteData[4].sig_014.FeedThruLUT ));
  SLICE_73 SLICE_73( .DI1(\spiDebug4_0_2.sig_016.FeedThruLUT ), 
    .DI0(\spiDebug4_0_3.sig_015.FeedThruLUT ), .B1(spiDebug4_0_2), 
    .C0(spiDebug4_0_3), .CE(\spi.readMode_N_107 ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\pwmOnTimes[35] ), .Q1(\pwmOnTimes[34] ), 
    .F0(\spiDebug4_0_3.sig_015.FeedThruLUT ), 
    .F1(\spiDebug4_0_2.sig_016.FeedThruLUT ));
  SLICE_75 SLICE_75( .DI1(\spiDebug4_0_0.sig_018.FeedThruLUT ), 
    .DI0(\spiDebug4_0_1.sig_017.FeedThruLUT ), .C1(spiDebug4_0_0), 
    .A0(spiDebug4_0_1), .CE(\spi.readMode_N_107 ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\pwmOnTimes[33] ), .Q1(\pwmOnTimes[32] ), 
    .F0(\spiDebug4_0_1.sig_017.FeedThruLUT ), 
    .F1(\spiDebug4_0_0.sig_018.FeedThruLUT ));
  SLICE_77 SLICE_77( .DI1(\ramWriteData[14].sig_020.FeedThruLUT ), 
    .DI0(\ramWriteData[15].sig_019.FeedThruLUT ), .A1(\ramWriteData[14] ), 
    .B0(\ramWriteData[15] ), .CE(\spi.readMode_N_104 ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\pwmOnTimes[31] ), .Q1(\pwmOnTimes[30] ), 
    .F0(\ramWriteData[15].sig_019.FeedThruLUT ), 
    .F1(\ramWriteData[14].sig_020.FeedThruLUT ));
  SLICE_79 SLICE_79( .DI1(\ramWriteData[12].sig_022.FeedThruLUT ), 
    .DI0(\ramWriteData[13].sig_021.FeedThruLUT ), .D1(\ramWriteData[12] ), 
    .B0(\ramWriteData[13] ), .CE(\spi.readMode_N_104 ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\pwmOnTimes[29] ), .Q1(\pwmOnTimes[28] ), 
    .F0(\ramWriteData[13].sig_021.FeedThruLUT ), 
    .F1(\ramWriteData[12].sig_022.FeedThruLUT ));
  SLICE_81 SLICE_81( .DI1(\ramWriteData[10].sig_024.FeedThruLUT ), 
    .DI0(\ramWriteData[11].sig_023.FeedThruLUT ), .C1(\ramWriteData[10] ), 
    .A0(\ramWriteData[11] ), .CE(\spi.readMode_N_104 ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\pwmOnTimes[27] ), .Q1(\pwmOnTimes[26] ), 
    .F0(\ramWriteData[11].sig_023.FeedThruLUT ), 
    .F1(\ramWriteData[10].sig_024.FeedThruLUT ));
  SLICE_83 SLICE_83( .DI1(\ramWriteData[8].sig_026.FeedThruLUT ), 
    .DI0(\ramWriteData[9].sig_025.FeedThruLUT ), .D1(\ramWriteData[8] ), 
    .C0(\ramWriteData[9] ), .CE(\spi.readMode_N_104 ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\pwmOnTimes[25] ), .Q1(\pwmOnTimes[24] ), 
    .F0(\ramWriteData[9].sig_025.FeedThruLUT ), 
    .F1(\ramWriteData[8].sig_026.FeedThruLUT ));
  SLICE_85 SLICE_85( .DI1(\ramWriteData[6].sig_028.FeedThruLUT ), 
    .DI0(\ramWriteData[7].sig_027.FeedThruLUT ), .B1(\ramWriteData[6] ), 
    .B0(\ramWriteData[7] ), .CE(\spi.readMode_N_104 ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\pwmOnTimes[23] ), .Q1(\pwmOnTimes[22] ), 
    .F0(\ramWriteData[7].sig_027.FeedThruLUT ), 
    .F1(\ramWriteData[6].sig_028.FeedThruLUT ));
  SLICE_87 SLICE_87( .DI1(\ramWriteData[4].sig_030.FeedThruLUT ), 
    .DI0(\ramWriteData[5].sig_029.FeedThruLUT ), .C1(\ramWriteData[4] ), 
    .D0(\ramWriteData[5] ), .CE(\spi.readMode_N_104 ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\pwmOnTimes[21] ), .Q1(\pwmOnTimes[20] ), 
    .F0(\ramWriteData[5].sig_029.FeedThruLUT ), 
    .F1(\ramWriteData[4].sig_030.FeedThruLUT ));
  SLICE_89 SLICE_89( .DI1(\spiDebug4_0_2.sig_032.FeedThruLUT ), 
    .DI0(\spiDebug4_0_3.sig_031.FeedThruLUT ), .C1(spiDebug4_0_2), 
    .A0(spiDebug4_0_3), .CE(\spi.readMode_N_104 ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\pwmOnTimes[19] ), .Q1(\pwmOnTimes[18] ), 
    .F0(\spiDebug4_0_3.sig_031.FeedThruLUT ), 
    .F1(\spiDebug4_0_2.sig_032.FeedThruLUT ));
  SLICE_91 SLICE_91( .DI1(\spiDebug4_0_0.sig_034.FeedThruLUT ), 
    .DI0(\spiDebug4_0_1.sig_033.FeedThruLUT ), .B1(spiDebug4_0_0), 
    .A0(spiDebug4_0_1), .CE(\spi.readMode_N_104 ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\pwmOnTimes[17] ), .Q1(\pwmOnTimes[16] ), 
    .F0(\spiDebug4_0_1.sig_033.FeedThruLUT ), 
    .F1(\spiDebug4_0_0.sig_034.FeedThruLUT ));
  SLICE_93 SLICE_93( .DI1(\ramWriteData[14].sig_037.FeedThruLUT ), 
    .DI0(\ramWriteData[15].sig_035.FeedThruLUT ), .C1(\ramWriteData[14] ), 
    .D0(\ramWriteData[15] ), .CE(\spi.readMode_N_101 ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\pwmOnTimes[15] ), .Q1(\pwmOnTimes[14] ), 
    .F0(\ramWriteData[15].sig_035.FeedThruLUT ), 
    .F1(\ramWriteData[14].sig_037.FeedThruLUT ));
  SLICE_96 SLICE_96( .DI1(\ramWriteData[12].sig_039.FeedThruLUT ), 
    .DI0(\ramWriteData[13].sig_038.FeedThruLUT ), .C1(\ramWriteData[12] ), 
    .B0(\ramWriteData[13] ), .CE(\spi.readMode_N_101 ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\pwmOnTimes[13] ), .Q1(\pwmOnTimes[12] ), 
    .F0(\ramWriteData[13].sig_038.FeedThruLUT ), 
    .F1(\ramWriteData[12].sig_039.FeedThruLUT ));
  SLICE_98 SLICE_98( .DI1(\ramWriteData[10].sig_041.FeedThruLUT ), 
    .DI0(\ramWriteData[11].sig_040.FeedThruLUT ), .B1(\ramWriteData[10] ), 
    .A0(\ramWriteData[11] ), .CE(\spi.readMode_N_101 ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\pwmOnTimes[11] ), .Q1(\pwmOnTimes[10] ), 
    .F0(\ramWriteData[11].sig_040.FeedThruLUT ), 
    .F1(\ramWriteData[10].sig_041.FeedThruLUT ));
  SLICE_100 SLICE_100( .DI1(\ramWriteData[8].sig_043.FeedThruLUT ), 
    .DI0(\ramWriteData[9].sig_042.FeedThruLUT ), .B1(\ramWriteData[8] ), 
    .B0(\ramWriteData[9] ), .CE(\spi.readMode_N_101 ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\pwmOnTimes[9] ), .Q1(\pwmOnTimes[8] ), 
    .F0(\ramWriteData[9].sig_042.FeedThruLUT ), 
    .F1(\ramWriteData[8].sig_043.FeedThruLUT ));
  SLICE_102 SLICE_102( .DI1(\ramWriteData[6].sig_045.FeedThruLUT ), 
    .DI0(\ramWriteData[7].sig_044.FeedThruLUT ), .D1(\ramWriteData[6] ), 
    .A0(\ramWriteData[7] ), .CE(\spi.readMode_N_101 ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\pwmOnTimes[7] ), .Q1(\pwmOnTimes[6] ), 
    .F0(\ramWriteData[7].sig_044.FeedThruLUT ), 
    .F1(\ramWriteData[6].sig_045.FeedThruLUT ));
  SLICE_104 SLICE_104( .DI1(\ramWriteData[4].sig_047.FeedThruLUT ), 
    .DI0(\ramWriteData[5].sig_046.FeedThruLUT ), .C1(\ramWriteData[4] ), 
    .C0(\ramWriteData[5] ), .CE(\spi.readMode_N_101 ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\pwmOnTimes[5] ), .Q1(\pwmOnTimes[4] ), 
    .F0(\ramWriteData[5].sig_046.FeedThruLUT ), 
    .F1(\ramWriteData[4].sig_047.FeedThruLUT ));
  SLICE_106 SLICE_106( .DI1(\spiDebug4_0_2.sig_049.FeedThruLUT ), 
    .DI0(\spiDebug4_0_3.sig_048.FeedThruLUT ), .B1(spiDebug4_0_2), 
    .B0(spiDebug4_0_3), .CE(\spi.readMode_N_101 ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\pwmOnTimes[3] ), .Q1(\pwmOnTimes[2] ), 
    .F0(\spiDebug4_0_3.sig_048.FeedThruLUT ), 
    .F1(\spiDebug4_0_2.sig_049.FeedThruLUT ));
  spi_SLICE_109 \spi.SLICE_109 ( .DI1(\spi.bitCount_7__N_128[6] ), 
    .DI0(\spi.bitCount_7__N_128[7] ), .D1(\spi.bitCount_7__N_440[6] ), 
    .C1(\spi.n1403 ), .B1(\spi.bitCount[6] ), .A1(\spi.n800 ), 
    .D0(\spi.bitCount_7__N_440[7] ), .C0(\spi.n800 ), .B0(\spi.n1403 ), 
    .A0(\spi.bitCount[7] ), .LSR(reset_in_c), .CLK(clock_in_c), 
    .Q0(\spi.bitCount[7] ), .Q1(\spi.bitCount[6] ), 
    .F0(\spi.bitCount_7__N_128[7] ), .F1(\spi.bitCount_7__N_128[6] ));
  spi_SLICE_111 \spi.SLICE_111 ( .DI1(\spi.bitCount_7__N_128[4] ), 
    .DI0(\spi.bitCount_7__N_128[5] ), .D1(\spi.bitCount_7__N_440[4] ), 
    .C1(\spi.n1403 ), .B1(\spi.bitCount[4] ), .A1(\spi.n800 ), 
    .D0(\spi.bitCount[5] ), .C0(\spi.bitCount_7__N_440[5] ), .B0(\spi.n1403 ), 
    .A0(\spi.n800 ), .LSR(reset_in_c), .CLK(clock_in_c), 
    .Q0(\spi.bitCount[5] ), .Q1(\spi.bitCount[4] ), 
    .F0(\spi.bitCount_7__N_128[5] ), .F1(\spi.bitCount_7__N_128[4] ));
  spi_SLICE_113 \spi.SLICE_113 ( .DI1(\spi.bitCount_7__N_128[2] ), 
    .DI0(\spi.bitCount_7__N_128[3] ), .D1(\spi.bitCount[2] ), .C1(\spi.n1403 ), 
    .B1(\spi.bitCount_7__N_440[2] ), .A1(\spi.n800 ), .D0(\spi.n1403 ), 
    .C0(\spi.bitCount[3] ), .B0(\spi.n800 ), .A0(\spi.bitCount_7__N_440[3] ), 
    .LSR(reset_in_c), .CLK(clock_in_c), .Q0(\spi.bitCount[3] ), 
    .Q1(\spi.bitCount[2] ), .F0(\spi.bitCount_7__N_128[3] ), 
    .F1(\spi.bitCount_7__N_128[2] ));
  spi_SLICE_117 \spi.SLICE_117 ( .DI1(\spi.next[20] ), .DI0(\spi.next[21] ), 
    .D1(\spi.csnBuf ), .C1(\spi.n4899 ), .B1(\spi.n15_adj_472 ), 
    .A1(\spi.next_22__N_438 ), .D0(\spi.n11_adj_467 ), .C0(\spi.n4907 ), 
    .B0(\spi.n14 ), .LSR(reset_in_c), .CLK(clock_in_c), .Q0(\spi.state[21] ), 
    .Q1(\spi.state[20] ), .F0(\spi.next[21] ), .F1(\spi.next[20] ));
  spi_SLICE_119 \spi.SLICE_119 ( .DI1(\spi.next[18] ), .DI0(\spi.next[19] ), 
    .D1(\spi.n51_adj_470 ), .C1(\spi.next_22__N_358[1] ), .B1(\spi.clkBuf ), 
    .A1(\spi.readMode_N_121 ), .D0(\spiStateBits[19] ), .C0(\spi.clkBuf ), 
    .B0(\spi.readMode_N_78 ), .A0(\spiStateBits[18] ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\spiStateBits[19] ), .Q1(\spiStateBits[18] ), 
    .F0(\spi.next[19] ), .F1(\spi.next[18] ));
  spi_SLICE_121 \spi.SLICE_121 ( .DI1(\spi.readMode_N_89 ), 
    .DI0(\spi.readMode_N_86$n0 ), .C1(\spiStateBits[15] ), 
    .A1(\spi.readMode_N_91 ), .D0(\spiStateBits[11] ), .C0(\spiStateBits[16] ), 
    .B0(\spiStateBits[4] ), .A0(\spi.readMode_N_85 ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\spiStateBits[17] ), .Q1(\spiStateBits[16] ), 
    .F0(\spi.readMode_N_86$n0 ), .F1(\spi.readMode_N_89 ));
  spi_SLICE_123 \spi.SLICE_123 ( .DI1(\spi.next[14] ), 
    .DI0(\spi.readMode_N_54$n1 ), .D1(\spi.readMode_N_63 ), .C1(\spi.clkBuf ), 
    .A1(\spi.readMode_N_57 ), .D0(\spiStateBits[1] ), .A0(\spiStateBits[10] ), 
    .LSR(reset_in_c), .CLK(clock_in_c), .Q0(\spiStateBits[15] ), 
    .Q1(\spiStateBits[14] ), .F0(\spi.readMode_N_54$n1 ), .F1(\spi.next[14] ));
  spi_SLICE_125 \spi.SLICE_125 ( .DI1(\spi.next[12] ), .DI0(\spi.next[13] ), 
    .D1(\spi.n4559 ), .C1(\spi.clkBuf ), .B1(\spi.readMode_N_82 ), 
    .A1(\spi.readMode_N_98 ), .D0(\spiStateBits[1] ), .C0(\spiStateBits[10] ), 
    .B0(\spiStateBits[14] ), .A0(\spi.clkBuf ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\spiStateBits[13] ), .Q1(\spiStateBits[12] ), 
    .F0(\spi.next[13] ), .F1(\spi.next[12] ));
  spi_SLICE_127 \spi.SLICE_127 ( .DI1(\spi.next[10] ), .DI0(\spi.next[11] ), 
    .C1(\spi.readMode ), .B1(\spiStateBits[1] ), .D0(\spi.readMode_N_82 ), 
    .C0(\spi.clkBuf ), .B0(\spi.readMode_N_92 ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\spiStateBits[11] ), .Q1(\spiStateBits[10] ), 
    .F0(\spi.next[11] ), .F1(\spi.next[10] ));
  spi_SLICE_129 \spi.SLICE_129 ( .DI1(\spi.next[8] ), 
    .DI0(\spi.readMode_N_110$n2 ), .D1(\spi.n30 ), .C1(\spi.n4904 ), 
    .B1(\spi.n1656 ), .A1(\spi.n8 ), .D0(\spi.state[21] ), 
    .C0(\spi.readMode_N_106 ), .B0(\spiStateBits[7] ), .A0(\spi.state[22] ), 
    .LSR(reset_in_c), .CLK(clock_in_c), .Q0(\spiStateBits[9] ), 
    .Q1(\spiStateBits[8] ), .F0(\spi.readMode_N_110$n2 ), .F1(\spi.next[8] ));
  spi_SLICE_131 \spi.SLICE_131 ( .DI1(\spi.next[6] ), .DI0(\spi.next[7] ), 
    .D1(\spi.readMode_N_73 ), .C1(\spi.clkBuf ), .B1(\spi.n4561 ), 
    .D0(\spi.n4899 ), .C0(\spi.n9 ), .B0(\spi.n4910 ), .A0(\spi.n4986 ), 
    .LSR(reset_in_c), .CLK(clock_in_c), .Q0(\spiStateBits[7] ), 
    .Q1(\spiStateBits[6] ), .F0(\spi.next[7] ), .F1(\spi.next[6] ));
  spi_SLICE_133 \spi.SLICE_133 ( .DI1(\spi.readMode_N_95$n3 ), 
    .DI0(\spi.next[5] ), .D1(\spiStateBits[15] ), .C1(\spiStateBits[3] ), 
    .B1(\spi.readMode_N_91 ), .A1(\spiStateBits[17] ), .D0(\spi.clkBuf ), 
    .C0(\spi.readMode_N_79 ), .B0(\spi.readMode_N_73 ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\spiStateBits[5] ), .Q1(\spiStateBits[4] ), 
    .F0(\spi.next[5] ), .F1(\spi.readMode_N_95$n3 ));
  spi_SLICE_135 \spi.SLICE_135 ( .DI1(\spi.next[2] ), .DI0(\spi.next[3] ), 
    .D1(\spi.readMode ), .C1(\spi.n4902 ), .B1(\spiStateBits[1] ), 
    .A1(\spi.clkBuf ), .D0(\spi.clkBuf ), .C0(\spi.readMode_N_62 ), 
    .B0(\spi.csnBuf ), .A0(\spiStateBits[2] ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\spiStateBits[3] ), .Q1(\spiStateBits[2] ), 
    .F0(\spi.next[3] ), .F1(\spi.next[2] ));
  spi_SLICE_137 \spi.SLICE_137 ( .DI1(\spi.next[0] ), .DI0(\spi.next[1] ), 
    .D1(\spi.csnBuf ), .C1(\spi.readMode_N_66 ), .B1(\spi.n57 ), 
    .A1(\spi.n4956 ), .D0(\spi.csnBuf ), .C0(\spi.next_22__N_358[1] ), 
    .B0(\spi.readMode_N_121 ), .A0(\spi.n4_adj_465 ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q0(\spiStateBits[1] ), .Q1(\spiStateBits[0] ), 
    .F0(\spi.next[1] ), .F1(\spi.next[0] ));
  SLICE_139 SLICE_139( .DI1(n1875), .DI0(n1876), 
    .C1(\iCE40UP.rd_data_corr_w[3] ), .A1(reset_in_c), .D0(reset_in_c), 
    .B0(\iCE40UP.rd_data_corr_w[2] ), .CLK(ramCLK), .Q0(\ramReadData[2] ), 
    .Q1(\ramReadData[3] ), .F0(n1876), .F1(n1875));
  SLICE_141 SLICE_141( .DI1(n1873), .DI0(n1874), .D1(reset_in_c), 
    .A1(\iCE40UP.rd_data_corr_w[5] ), .C0(reset_in_c), 
    .A0(\iCE40UP.rd_data_corr_w[4] ), .CLK(ramCLK), .Q0(\ramReadData[4] ), 
    .Q1(\ramReadData[5] ), .F0(n1874), .F1(n1873));
  SLICE_143 SLICE_143( .DI1(n1871), .DI0(n1872), .D1(reset_in_c), 
    .B1(\iCE40UP.rd_data_corr_w[7] ), .C0(reset_in_c), 
    .A0(\iCE40UP.rd_data_corr_w[6] ), .CLK(ramCLK), .Q0(\ramReadData[6] ), 
    .Q1(\ramReadData[7] ), .F0(n1872), .F1(n1871));
  SLICE_145 SLICE_145( .DI1(n1869), .DI0(n1870), .D1(reset_in_c), 
    .A1(\iCE40UP.rd_data_corr_w[9] ), .C0(reset_in_c), 
    .A0(\iCE40UP.rd_data_corr_w[8] ), .CLK(ramCLK), .Q0(\ramReadData[8] ), 
    .Q1(\ramReadData[9] ), .F0(n1870), .F1(n1869));
  SLICE_147 SLICE_147( .DI1(n1867), .DI0(n1868), .D1(reset_in_c), 
    .C1(\iCE40UP.rd_data_corr_w[11] ), .D0(\iCE40UP.rd_data_corr_w[10] ), 
    .C0(reset_in_c), .CLK(ramCLK), .Q0(\ramReadData[10] ), 
    .Q1(\ramReadData[11] ), .F0(n1868), .F1(n1867));
  SLICE_149 SLICE_149( .DI1(n1865), .DI0(n1866), .B1(reset_in_c), 
    .A1(\iCE40UP.rd_data_corr_w[13] ), .C0(reset_in_c), 
    .A0(\iCE40UP.rd_data_corr_w[12] ), .CLK(ramCLK), .Q0(\ramReadData[12] ), 
    .Q1(\ramReadData[13] ), .F0(n1866), .F1(n1865));
  SLICE_151 SLICE_151( .DI1(n1863), .DI0(n1864), .D1(reset_in_c), 
    .B1(\iCE40UP.rd_data_corr_w[15] ), .C0(reset_in_c), 
    .A0(\iCE40UP.rd_data_corr_w[14] ), .CLK(ramCLK), .Q0(\ramReadData[14] ), 
    .Q1(\ramReadData[15] ), .F0(n1864), .F1(n1863));
  SLICE_153 SLICE_153( .DI1(n1877), .DI0(n1862), .D1(reset_in_c), 
    .A1(\iCE40UP.rd_data_corr_w[1] ), .D0(\iCE40UP.rd_data_corr_w[0] ), 
    .C0(reset_in_c), .CLK(ramCLK), .Q0(\ramReadData[0] ), 
    .Q1(\ramReadData[1] ), .F0(n1862), .F1(n1877));
  spi_SLICE_155 \spi.SLICE_155 ( .D1(\spi.next_22__N_438 ), .C1(\spi.n1189 ), 
    .B1(\spi.readMode_N_70 ), .A1(\spi.n3009 ), .D0(\spi.n14 ), 
    .C0(\spi.n11_adj_466 ), .B0(\spi.n11_adj_467 ), .A0(\spi.n11 ), 
    .F0(\spi.n1189 ), .F1(\spi.n4561 ));
  spi_SLICE_156 \spi.SLICE_156 ( .D1(\spi.readMode_N_70 ), .C1(\spi.n3009 ), 
    .B1(\spi.n11_adj_466 ), .A1(\spi.n14 ), .D0(\spi.next_22__N_414[8] ), 
    .C0(\spi.next_22__N_438 ), .B0(\spi.csnBuf ), .F0(\spi.n3009 ), 
    .F1(\spi.n4907 ));
  spi_SLICE_157 \spi.SLICE_157 ( .D1(\spi.n4560 ), .C1(\spi.readMode_N_66 ), 
    .B1(\spi.csnBuf ), .A1(\spi.readMode_N_101 ), .D0(\spi.readMode_N_100 ), 
    .B0(\spi.state[20] ), .A0(\spiStateBits[13] ), .F0(\spi.readMode_N_101 ), 
    .F1(\spi.n8 ));
  spi_SLICE_158 \spi.SLICE_158 ( .D1(\spi.readMode_N_70 ), 
    .C1(\spi.next_22__N_414[8] ), .B1(\spi.csnBuf ), .A1(\spi.next_22__N_438 ), 
    .D0(\spi.spiInWord[26] ), .C0(\spi.n4_adj_471 ), .B0(\spi.n9 ), 
    .A0(\spi.clkBuf ), .F0(\spi.next_22__N_414[8] ), .F1(\spi.n4560 ));
  spi_SLICE_159 \spi.SLICE_159 ( .D1(\spiStateBits[9] ), 
    .C1(\spi.readMode_N_109 ), .B1(\spiStateBits[7] ), .A1(\spi.state[22] ), 
    .D0(\spi.state[21] ), .C0(\spi.readMode_N_100 ), .B0(\spi.state[20] ), 
    .A0(\spiStateBits[13] ), .F0(\spi.readMode_N_109 ), 
    .F1(\spi.readMode_N_113 ));
  spi_SLICE_160 \spi.SLICE_160 ( .D1(\spi.readMode_N_100 ), 
    .C1(\spi.state[20] ), .B1(\spiStateBits[13] ), .A1(\spi.state[21] ), 
    .D0(\spi.state[21] ), .C0(\spi.readMode_N_113 ), .B0(\spi.state[22] ), 
    .A0(\spi.readMode_N_106 ), .F0(\spi.n1656 ), .F1(\spi.readMode_N_104 ));
  spi_SLICE_161 \spi.SLICE_161 ( .D1(\spiStateBits[14] ), 
    .C1(\spiStateBits[1] ), .B1(\spiStateBits[10] ), .A1(\spiStateBits[2] ), 
    .C0(\spiStateBits[14] ), .B0(\spiStateBits[1] ), .A0(\spiStateBits[10] ), 
    .F0(\spi.readMode_N_57 ), .F1(\spi.readMode_N_60 ));
  spi_SLICE_162 \spi.SLICE_162 ( .D1(\spi.readMode_N_70 ), .C1(\spi.n4916 ), 
    .B1(\spiStateBits[1] ), .A1(\spi.readMode_N_57 ), .D0(\spi.state[22] ), 
    .C0(\spi.n14_adj_477 ), .B0(\spi.state[20] ), .A0(\spi.n15_adj_473 ), 
    .F0(\spi.n4916 ), .F1(\spi.n12 ));
  SLICE_163 SLICE_163( .D1(\spiStateBits[10] ), .C1(n4830), 
    .B1(\spiStateBits[2] ), .A1(\spiStateBits[3] ), .D0(\spiStateBits[1] ), 
    .C0(\spiStateBits[9] ), .B0(\spiStateBits[0] ), .A0(\spiStateBits[8] ), 
    .F0(n4830), .F1(n240));
  SLICE_164 SLICE_164( .D1(\spiStateBits[0] ), .C1(n10), .B1(n240), 
    .A1(\spiStateBits[3] ), .B0(\spiStateBits[1] ), .A0(\spiStateBits[2] ), 
    .F0(n10), .F1(n8));
  SLICE_165 SLICE_165( .D1(\spiStateBits[2] ), .C1(n1629), 
    .B1(\spiStateBits[0] ), .A1(\spiStateBits[10] ), .D0(\spiStateBits[4] ), 
    .C0(\spiStateBits[6] ), .B0(\spiStateBits[8] ), .A0(\spiStateBits[2] ), 
    .F0(n1629), .F1(n9_adj_508));
  SLICE_167 SLICE_167( .D1(n5170), .C1(n249), .B1(n240_adj_489), 
    .A1(\spiStateBits[4] ), .D0(\spiStateBits[6] ), .C0(\spiStateBits[0] ), 
    .B0(\spiStateBits[4] ), .A0(\spiStateBits[2] ), .F0(n249), .F1(n11));
  SLICE_169 SLICE_169( .D1(\spiStateBits[5] ), .C1(n240_adj_485), .B1(n7), 
    .A1(n248), .D0(\spiStateBits[4] ), .C0(\spiStateBits[5] ), 
    .B0(\spiStateBits[12] ), .A0(n4830), .F0(n240_adj_485), .F1(n10_adj_505));
  SLICE_171 SLICE_171( .D1(n4950), .C1(n219), .B1(n221), .A1(n2940), 
    .D0(\spiStateBits[10] ), .C0(\spiStateBits[14] ), .B0(\spiStateBits[15] ), 
    .A0(\spiStateBits[11] ), .F0(n219), .F1(n4552));
  SLICE_172 SLICE_172( .D1(n1634), .C1(n227_adj_484), .B1(n4552), .A1(n2940), 
    .D0(\spiStateBits[10] ), .C0(\spiStateBits[11] ), .F0(n2940), 
    .F1(n233_adj_486));
  spi_SLICE_173 \spi.SLICE_173 ( .D1(\spi.readWord[7] ), .C1(\spi.n1418 ), 
    .B1(\spi.readMode_N_98 ), .A1(\spi.readWord[8] ), .D0(\spi.n1705 ), 
    .C0(\spi.n1709 ), .B0(\spiStateBits[10] ), .A0(\spi.readMode_N_95 ), 
    .F0(\spi.n1418 ), .F1(\spi.n6 ));
  spi_SLICE_174 \spi.SLICE_174 ( .D1(\spi.readWord[4] ), 
    .C1(\spi.readMode_N_98 ), .B1(\spi.readWord[3] ), .A1(\spi.n1418 ), 
    .D0(\spiStateBits[13] ), .B0(\spi.readMode_N_100 ), 
    .F0(\spi.readMode_N_98 ), .F1(\spi.n6_adj_478 ));
  spi_SLICE_175 \spi.SLICE_175 ( .C1(\spi.readWord[0] ), .A1(\spi.n1418 ), 
    .D0(\spi.readWord[9] ), .C0(\spi.n1418 ), .B0(\spi.readMode_N_98 ), 
    .A0(\spi.readWord[8] ), .F0(\spi.n5 ), .F1(\spi.n4 ));
  spi_SLICE_177 \spi.SLICE_177 ( .D1(n39), .C1(n4874), .B1(n4872), .A1(n4962), 
    .D0(\spiStateBits[17] ), .B0(\spiStateBits[16] ), .F0(n4962), 
    .F1(spiState_c_0));
  spi_SLICE_179 \spi.SLICE_179 ( .D1(\spi.clkBuf ), .C1(\spi.readMode_N_63 ), 
    .B1(\spi.readMode ), .A1(\spiStateBits[1] ), .D0(\spiStateBits[2] ), 
    .B0(\spiStateBits[12] ), .A0(\spi.readMode_N_62 ), 
    .F0(\spi.readMode_N_63 ), .F1(\spi.n51 ));
  spi_SLICE_181 \spi.SLICE_181 ( .D1(\spi.n51 ), .C1(\spi.readMode_N_70 ), 
    .B1(\spi.spiInWord[24] ), .A1(\spi.n4986 ), .D0(\spiStateBits[8] ), 
    .C0(\spiStateBits[0] ), .B0(\spi.readMode_N_69 ), .A0(\spiStateBits[6] ), 
    .F0(\spi.readMode_N_70 ), .F1(\spi.n57 ));
  spi_SLICE_183 \spi.SLICE_183 ( .D1(\spi.n1712 ), .C1(\spi.n6_adj_464 ), 
    .B1(\spi.readMode_N_121 ), .A1(\spi.readMode_N_110 ), 
    .D0(\spi.readMode_N_104 ), .C0(\spi.n40 ), .B0(\spi.readMode_N_107 ), 
    .A0(\spi.readMode_N_113 ), .F0(\spi.n6_adj_464 ), .F1(\spi.n1709 ));
  spi_SLICE_184 \spi.SLICE_184 ( .D1(\spiStateBits[18] ), 
    .C1(\spi.readMode_N_78 ), .A1(\spiStateBits[19] ), .D0(\spiStateBits[19] ), 
    .C0(\spiStateBits[4] ), .B0(\spi.readMode_N_78 ), .A0(\spiStateBits[18] ), 
    .F0(\spi.readMode_N_121 ), .F1(\spi.readMode_N_79 ));
  spi_SLICE_185 \spi.SLICE_185 ( .D1(\spiStateBits[6] ), 
    .C1(\spi.readMode_N_72 ), .B1(\spiStateBits[18] ), .A1(\spiStateBits[5] ), 
    .D0(\spiStateBits[5] ), .B0(\spi.readMode_N_72 ), .A0(\spiStateBits[6] ), 
    .F0(\spi.readMode_N_73 ), .F1(\spi.n51_adj_470 ));
  spi_SLICE_186 \spi.SLICE_186 ( .D1(\spi.readMode_N_73 ), 
    .C1(\spi.readMode_N_98 ), .B1(\spi.n40 ), .A1(\spi.n1784 ), 
    .D0(\spi.state[22] ), .C0(\spi.readMode_N_106 ), .A0(\spi.state[21] ), 
    .F0(\spi.n1784 ), .F1(\spi.n12_adj_481 ));
  spi_SLICE_187 \spi.SLICE_187 ( .D1(\spiStateBits[5] ), 
    .C1(\spiStateBits[6] ), .A1(\spi.readMode_N_72 ), .D0(\spiStateBits[8] ), 
    .C0(\spi.readMode_N_69 ), .A0(\spiStateBits[0] ), .F0(\spi.readMode_N_72 ), 
    .F1(\spi.readMode_N_78 ));
  spi_SLICE_188 \spi.SLICE_188 ( .D1(\spi.readMode_N_85 ), 
    .C1(\spiStateBits[11] ), .B1(\spiStateBits[4] ), .A1(\spiStateBits[16] ), 
    .D0(\spiStateBits[18] ), .C0(\spi.readMode_N_78 ), .A0(\spiStateBits[19] ), 
    .F0(\spi.readMode_N_85 ), .F1(\spi.readMode_N_91 ));
  spi_SLICE_189 \spi.SLICE_189 ( .D1(\spiStateBits[2] ), 
    .C1(\spi.readMode_N_62 ), .B1(\spi.readMode_N_73 ), 
    .A1(\spi.readMode_N_66 ), .D0(\spiStateBits[0] ), .B0(\spi.readMode_N_69 ), 
    .A0(\spiStateBits[8] ), .F0(\spi.readMode_N_66 ), .F1(\spi.n1705 ));
  spi_SLICE_193 \spi.SLICE_193 ( .D1(\spi.readMode_N_66 ), .C1(spiDebug4_0_0), 
    .B1(\spi.n1743 ), .A1(\spiStateBits[10] ), .D0(\spiStateBits[10] ), 
    .C0(\spi.n1743 ), .A0(\spi.n1705 ), .F0(\spi.n1448 ), .F1(\spi.n3 ));
  spi_SLICE_194 \spi.SLICE_194 ( .D1(\spi.readMode_N_100 ), 
    .C1(\spiStateBits[13] ), .B1(\spi.n1709 ), .A1(\spi.readMode_N_82 ), 
    .D0(\spi.readMode_N_85 ), .C0(\spiStateBits[4] ), .B0(\spiStateBits[11] ), 
    .F0(\spi.readMode_N_82 ), .F1(\spi.n1743 ));
  spi_SLICE_195 \spi.SLICE_195 ( .D1(\spiStateBits[5] ), .C1(n4915), 
    .B1(\spiStateBits[1] ), .A1(\spiStateBits[13] ), .D0(\spiStateBits[7] ), 
    .B0(\spiStateBits[3] ), .A0(\spiStateBits[15] ), .F0(n4915), .F1(n1613));
  spi_SLICE_197 \spi.SLICE_197 ( .D1(\spiStateBits[2] ), 
    .C1(\spi.readMode_N_62 ), .A1(\spiStateBits[12] ), .C0(\spiStateBits[10] ), 
    .B0(\spiStateBits[1] ), .A0(\spiStateBits[14] ), .F0(\spi.readMode_N_62 ), 
    .F1(\spi.readMode_N_69 ));
  spi_SLICE_198 \spi.SLICE_198 ( .D1(\spi.readMode_N_110 ), .C1(\spi.n2400 ), 
    .B1(\spi.n1702 ), .A1(\spi.n1754 ), .D0(\spiStateBits[10] ), 
    .C0(\spi.readMode_N_69 ), .B0(\spiStateBits[0] ), .A0(\spiStateBits[8] ), 
    .F0(\spi.n1702 ), .F1(\spi.n4587 ));
  spi_SLICE_199 \spi.SLICE_199 ( .D1(\spi.state[20] ), .C1(\spiStateBits[13] ), 
    .B1(\spi.readMode_N_100 ), .D0(\spiStateBits[3] ), 
    .C0(\spi.readMode_N_91 ), .B0(\spiStateBits[15] ), .A0(\spiStateBits[17] ), 
    .F0(\spi.readMode_N_100 ), .F1(\spi.readMode_N_106 ));
  spi_SLICE_203 \spi.SLICE_203 ( .D1(\spi.n14 ), .C1(\spi.spiInWord[27] ), 
    .B1(\spi.spiInWord[25] ), .A1(\spi.spiInWord[26] ), 
    .D0(\spi.spiInWord[26] ), .C0(\spi.spiInWord[24] ), 
    .B0(\spi.spiInWord[27] ), .A0(\spi.spiInWord[25] ), .F0(\spi.n11 ), 
    .F1(\spi.n4986 ));
  spi_SLICE_207 \spi.SLICE_207 ( .D1(\spiStateBits[1] ), .C1(\spi.readMode ), 
    .B1(\spi.clkBuf ), .A1(\spi.readMode_N_118 ), .D0(\spiStateBits[12] ), 
    .C0(\spiStateBits[2] ), .B0(\spiStateBits[0] ), .A0(\spi.readMode_N_62 ), 
    .F0(\spi.readMode_N_118 ), .F1(\spi.n4_adj_465 ));
  spi_SLICE_209 \spi.SLICE_209 ( .D0(\spi.next_22__N_414[8] ), 
    .C0(\spiStateBits[6] ), .B0(\spi.readMode_N_72 ), .F0(\spi.n4899 ));
  spi_SLICE_211 \spi.SLICE_211 ( .D1(\spi.bitCount[1] ), .C1(\spi.n6_adj_468 ), 
    .B1(\spi.bitCount[0] ), .A1(\spi.n29 ), .D0(\spi.bitCount[4] ), 
    .C0(\spi.bitCount[6] ), .B0(\spi.bitCount[7] ), .A0(\spi.bitCount[5] ), 
    .F0(\spi.n29 ), .F1(\spi.n30 ));
  spi_SLICE_212 \spi.SLICE_212 ( .D1(\spi.bitCount[2] ), .C1(\spi.n4954 ), 
    .B1(\spi.bitCount[3] ), .A1(\spi.n29 ), .C0(\spi.bitCount[0] ), 
    .A0(\spi.bitCount[1] ), .F0(\spi.n4954 ), .F1(\spi.next_22__N_358[1] ));
  spi_SLICE_213 \spi.SLICE_213 ( .D1(\spi.readMode_N_63 ), .C1(\spi.n12 ), 
    .B1(\spi.readMode_N_101 ), .A1(\spi.n53 ), .D0(\spiStateBits[18] ), 
    .B0(\spiStateBits[19] ), .A0(\spi.readMode_N_78 ), .F0(\spi.n53 ), 
    .F1(\spi.n40 ));
  spi_SLICE_215 \spi.SLICE_215 ( .C0(\spi.bitCount[3] ), 
    .A0(\spi.bitCount[2] ), .F0(\spi.n6_adj_468 ));
  spi_SLICE_217 \spi.SLICE_217 ( .D1(\ramWriteData[15] ), 
    .C1(\spi.n14_adj_469 ), .B1(\ramWriteData[9] ), .A1(\spi.n15 ), 
    .D0(\ramWriteData[14] ), .C0(\spi.n30 ), .A0(\ramWriteData[13] ), 
    .F0(\spi.n14_adj_469 ), .F1(\spi.n4685 ));
  spi_SLICE_220 \spi.SLICE_220 ( .D1(\spi.readMode_N_85 ), .C1(\spi.n2400 ), 
    .B1(\spiStateBits[4] ), .D0(\spi.readMode_N_60 ), .C0(\spi.n12_adj_481 ), 
    .B0(\spi.readMode_N_95 ), .A0(\spi.readMode_N_82 ), .F0(\spi.n2400 ), 
    .F1(\spi.n1670 ));
  spi_SLICE_221 \spi.SLICE_221 ( .D1(n76), .C1(n4944), .B1(n4554), 
    .A1(n230_adj_491), .D0(\spiStateBits[3] ), .C0(\spiStateBits[1] ), 
    .B0(\spiStateBits[7] ), .A0(\spiStateBits[5] ), .F0(n4944), .F1(n4874));
  SLICE_222 SLICE_222( .D1(\spiStateBits[13] ), .C1(n227_adj_490), 
    .B1(\spiStateBits[15] ), .A1(n4940), .D0(\spiStateBits[7] ), 
    .C0(\spiStateBits[1] ), .B0(\spiStateBits[3] ), .A0(\spiStateBits[5] ), 
    .F0(n227_adj_490), .F1(n4554));
  spi_SLICE_224 \spi.SLICE_224 ( .C1(\spiStateBits[0] ), 
    .A1(\spiStateBits[2] ), .D0(\spiStateBits[12] ), .C0(\spi.readMode_N_62 ), 
    .B0(\spiStateBits[2] ), .A0(\spiStateBits[0] ), .F0(\spi.n4956 ), 
    .F1(n5170));
  spi_SLICE_225 \spi.SLICE_225 ( .C1(\spiStateBits[13] ), 
    .B1(\spi.readMode_N_100 ), .A1(\spi.readMode_N_95 ), 
    .D0(\spiStateBits[3] ), .C0(\spi.readMode_N_91 ), .B0(\spiStateBits[17] ), 
    .A0(\spiStateBits[15] ), .F0(\spi.readMode_N_95 ), .F1(\spi.n800 ));
  spi_SLICE_227 \spi.SLICE_227 ( .D1(\spi.spiInWord[27] ), .C1(\spi.n9 ), 
    .B1(\spi.spiInWord[26] ), .A1(\spi.n14 ), .D0(\spi.spiInWord[25] ), 
    .B0(\spi.spiInWord[24] ), .F0(\spi.n9 ), .F1(\spi.next_22__N_438 ));
  spi_SLICE_229 \spi.SLICE_229 ( .C1(\spi.n14 ), .A1(\spi.spiInWord[27] ), 
    .D0(\spi.spiInWord[31] ), .C0(\spi.spiInWord[29] ), 
    .B0(\spi.spiInWord[28] ), .A0(\spi.spiInWord[30] ), .F0(\spi.n14 ), 
    .F1(\spi.n4_adj_471 ));
  spi_SLICE_231 \spi.SLICE_231 ( .D1(\spi.spiInWord[26] ), 
    .C1(\spi.spiInWord[25] ), .B1(\spi.spiInWord[27] ), 
    .A1(\spi.spiInWord[24] ), .B0(\spi.n14 ), .A0(\spi.n11_adj_466 ), 
    .F0(\spi.n15_adj_472 ), .F1(\spi.n11_adj_466 ));
  spi_SLICE_233 \spi.SLICE_233 ( .D1(\spiStateBits[13] ), .C1(n76), 
    .B1(\spiStateBits[17] ), .A1(\spi.state[21] ), .D0(n3047), 
    .C0(\spiStateBits[18] ), .B0(\spiStateBits[19] ), .A0(\spiStateBits[14] ), 
    .F0(n76), .F1(\spi.n15_adj_473 ));
  spi_SLICE_236 \spi.SLICE_236 ( .D1(n4915), .C1(n3007), 
    .B1(\spiStateBits[16] ), .A1(\spiStateBits[11] ), .D0(\spiStateBits[9] ), 
    .B0(\spiStateBits[5] ), .F0(n3007), .F1(\spi.n14_adj_477 ));
  spi_SLICE_237 \spi.SLICE_237 ( .D1(\spi.readMode_N_113 ), .C1(\spi.n1663 ), 
    .A1(\spi.readMode_N_86 ), .D0(\spi.readMode_N_91 ), 
    .C0(\spiStateBits[15] ), .B0(\spiStateBits[17] ), .F0(\spi.n1663 ), 
    .F1(\spi.n1754 ));
  spi_SLICE_239 \spi.SLICE_239 ( .D0(\spi.readMode_N_82 ), .C0(\spi.n1705 ), 
    .A0(\spi.n1709 ), .F0(\spi.n1403 ));
  spi_SLICE_241 \spi.SLICE_241 ( .C0(\spi.readMode_N_91 ), 
    .B0(\spiStateBits[17] ), .A0(\spiStateBits[15] ), .F0(\spi.readMode_N_92 ));
  spi_SLICE_243 \spi.SLICE_243 ( .D1(\spiStateBits[15] ), 
    .C1(\spi.readMode_N_86 ), .B1(\spiStateBits[17] ), 
    .A1(\spi.readMode_N_91 ), .D0(\spiStateBits[11] ), 
    .C0(\spi.readMode_N_85 ), .B0(\spiStateBits[4] ), .A0(\spiStateBits[16] ), 
    .F0(\spi.readMode_N_86 ), .F1(\spi.n1712 ));
  SLICE_245 SLICE_245( .D1(n1815), .C1(n1583), .A1(\spiStateBits[18] ), 
    .D0(\spiStateBits[0] ), .B0(\spiStateBits[10] ), .A0(\spiStateBits[12] ), 
    .F0(n1583), .F1(n4966));
  SLICE_246 SLICE_246( .D0(n1796), .C0(n4966), .B0(\spiStateBits[16] ), 
    .A0(\spiStateBits[8] ), .F0(n39));
  SLICE_247 SLICE_247( .D1(n1673), .C1(n1634), .B1(n10_adj_493), 
    .A1(\spiStateBits[7] ), .D0(\spiStateBits[0] ), .C0(\spiStateBits[1] ), 
    .B0(\spiStateBits[7] ), .F0(n6_adj_506), .F1(n14));
  SLICE_248 SLICE_248( .D1(n1634), .C1(n4921), .B1(\spiStateBits[6] ), 
    .A1(n6_adj_506), .D0(\spiStateBits[18] ), .C0(\spiStateBits[17] ), 
    .B0(\spiStateBits[16] ), .A0(\spiStateBits[19] ), .F0(n4921), .F1(n1660));
  SLICE_249 SLICE_249( .D1(n251), .C1(\spiStateBits[5] ), 
    .B1(\spiStateBits[8] ), .A1(\spiStateBits[4] ), .B0(\spiStateBits[1] ), 
    .A0(\spiStateBits[0] ), .F0(n251), .F1(n246_adj_487));
  SLICE_251 SLICE_251( .D1(\spiStateBits[6] ), .C1(\spiStateBits[2] ), 
    .B1(n3017), .A1(\spiStateBits[10] ), .D0(\spiStateBits[12] ), 
    .C0(\spiStateBits[8] ), .B0(\spiStateBits[0] ), .A0(\spiStateBits[4] ), 
    .F0(n3017), .F1(n3047));
  SLICE_252 SLICE_252( .D1(n1602), .C1(\spiStateBits[13] ), .B1(n4566), 
    .A1(n1632), .D0(\spiStateBits[1] ), .C0(\spiStateBits[5] ), .B0(n3017), 
    .A0(\spiStateBits[9] ), .F0(n4566), .F1(n288));
  SLICE_254 SLICE_254( .D1(n4887), .C1(n1769), .B1(\spiStateBits[4] ), 
    .A1(\spiStateBits[19] ), .D0(n1583), .C0(n1796), .B0(n1803), 
    .A0(\spiStateBits[17] ), .F0(n1769), .F1(n12));
  SLICE_255 SLICE_255( .C1(n1644), .B1(\spiStateBits[9] ), 
    .A1(\spiStateBits[0] ), .D0(\spiStateBits[1] ), .C0(\spiStateBits[8] ), 
    .B0(\spiStateBits[2] ), .A0(\spiStateBits[3] ), .F0(n1644), .F1(n243));
  SLICE_257 SLICE_257( .D1(\spiStateBits[17] ), .C1(n1775), 
    .B1(\spiStateBits[19] ), .A1(\spiStateBits[4] ), .C0(n1796), .B0(n1583), 
    .A0(n1803), .F0(n1775), .F1(n39_adj_509));
  SLICE_258 SLICE_258( .C0(n39), .A0(n39_adj_509), .F0(n4893));
  SLICE_259 SLICE_259( .D1(\spiStateBits[8] ), .C1(n1815), 
    .B1(\spiStateBits[16] ), .A1(n1583), .D0(\spiStateBits[4] ), 
    .C0(\spiStateBits[19] ), .A0(\spiStateBits[17] ), .F0(n1815), .F1(n1778));
  SLICE_261 SLICE_261( .D1(\spiStateBits[11] ), .C1(n4831), .B1(n5015), 
    .A1(n246), .D0(n1644), .C0(\spiStateBits[10] ), .B0(\spiStateBits[0] ), 
    .A0(\spiStateBits[9] ), .F0(n5015), .F1(n9));
  SLICE_263 SLICE_263( .D1(\spiStateBits[8] ), .C1(n251), 
    .B1(\spiStateBits[2] ), .A1(\spiStateBits[3] ), .D0(\spiStateBits[3] ), 
    .C0(\spiStateBits[10] ), .B0(n4830), .A0(\spiStateBits[2] ), .F0(n4831), 
    .F1(n246));
  SLICE_265 SLICE_265( .D1(n9), .C1(n10_adj_492), .B1(\spiStateBits[12] ), 
    .A1(n1660), .D0(\spiStateBits[2] ), .C0(n8), .B0(n251), .A0(n243), 
    .F0(n10_adj_492), .F1(n8_adj_494));
  SLICE_267 SLICE_267( .D1(n4893), .C1(n39_adj_510), .B1(n39_adj_511), 
    .A1(n4853), .D0(\spiStateBits[5] ), .C0(n8_adj_494), 
    .B0(\spiStateBits[4] ), .A0(\spiStateBits[13] ), .F0(n4853), .F1(n4894));
  SLICE_269 SLICE_269( .D1(n4952), .C1(n227), .B1(n230), .A1(n4942), 
    .D0(\spiStateBits[7] ), .C0(\spiStateBits[6] ), .B0(\spiStateBits[4] ), 
    .A0(\spiStateBits[5] ), .F0(n227), .F1(n233));
  SLICE_270 SLICE_270( .D1(n1775), .C1(\spiStateBits[19] ), 
    .B1(\spiStateBits[17] ), .A1(\spiStateBits[4] ), .D0(\spiStateBits[4] ), 
    .C0(\spiStateBits[5] ), .B0(\spiStateBits[7] ), .A0(\spiStateBits[6] ), 
    .F0(n4942), .F1(n39_adj_511));
  SLICE_271 SLICE_271( .D1(n2940), .C1(n4976), .B1(n4894), .A1(n233), 
    .D0(n4921), .C0(n4830), .B0(\spiStateBits[3] ), .A0(\spiStateBits[2] ), 
    .F0(n4976), .F1(spiState_c_2));
  SLICE_273 SLICE_273( .D1(\spiStateBits[1] ), .C1(n1766), 
    .A1(\spiStateBits[3] ), .D0(\spiStateBits[5] ), .C0(n1812), 
    .A0(\spiStateBits[13] ), .F0(n1766), .F1(n1673));
  SLICE_274 SLICE_274( .D0(spiState_c_3), .C0(n4_adj_500), .B0(n1766), 
    .A0(n14), .F0(n16));
  SLICE_275 SLICE_275( .D1(\spiStateBits[12] ), .C1(n4940), 
    .B1(\spiStateBits[0] ), .A1(\spiStateBits[10] ), .B0(\spiStateBits[9] ), 
    .A0(\spiStateBits[11] ), .F0(n4940), .F1(n4897));
  SLICE_277 SLICE_277( .C1(\spi.spiInWord[27] ), .A1(\spi.spiInWord[26] ), 
    .D0(\spiStateBits[11] ), .A0(\spiStateBits[9] ), .F0(n218), 
    .F1(\spi.n4910 ));
  SLICE_278 SLICE_278( .D1(\spiStateBits[13] ), .C1(n4880), 
    .B1(\spiStateBits[5] ), .A1(\spiStateBits[2] ), .D0(n1687), .C0(n218), 
    .B0(n1583), .A0(n4897), .F0(n4880), .F1(n5018));
  SLICE_280 SLICE_280( .D1(n4898), .C1(n91), .B1(\spiStateBits[7] ), 
    .A1(\spiStateBits[3] ), .D0(\spiStateBits[15] ), .C0(n5018), 
    .B0(\spiStateBits[14] ), .A0(n1766), .F0(n91), .F1(n4882));
  SLICE_281 SLICE_281( .D1(\spiStateBits[13] ), .C1(n4984), .B1(n1787), 
    .A1(\spiStateBits[5] ), .D0(\spiStateBits[8] ), .C0(\spiStateBits[2] ), 
    .B0(\spiStateBits[6] ), .A0(\spiStateBits[16] ), .F0(n4984), 
    .F1(n10_adj_483));
  SLICE_283 SLICE_283( .D1(\spiStateBits[14] ), .C1(n77), .B1(n1676), 
    .A1(n4984), .C0(n1796), .B0(\spiStateBits[8] ), .A0(\spiStateBits[16] ), 
    .F0(n77), .F1(n88));
  SLICE_284 SLICE_284( .D1(\spiStateBits[14] ), .C1(n1676), 
    .B1(\spiStateBits[6] ), .A1(\spiStateBits[2] ), .D0(\spiStateBits[9] ), 
    .C0(n1613), .B0(\spiStateBits[11] ), .F0(n1676), .F1(n1796));
  SLICE_286 SLICE_286( .D1(\spiStateBits[11] ), .C1(\spiStateBits[9] ), 
    .B1(\spiStateBits[13] ), .A1(\spiStateBits[15] ), .D0(n4966), 
    .C0(n10_adj_483), .B0(\spiStateBits[9] ), .A0(\spiStateBits[11] ), 
    .F0(n4898), .F1(n230_adj_491));
  SLICE_291 SLICE_291( .D1(\spiStateBits[6] ), .C1(n1803), 
    .B1(\spiStateBits[14] ), .A1(n1815), .D0(\spiStateBits[8] ), 
    .C0(\spiStateBits[16] ), .B0(\spiStateBits[18] ), .F0(n1803), .F1(n1687));
  SLICE_293 SLICE_293( .D0(\spiStateBits[18] ), .C0(n1778), .F0(n1717));
  SLICE_294 SLICE_294( .D1(n1717), .C1(n5142), .B1(\spiStateBits[14] ), 
    .A1(\spiStateBits[6] ), .D0(\spiStateBits[9] ), .C0(\spiStateBits[2] ), 
    .B0(\spiStateBits[11] ), .A0(n1613), .F0(n5142), .F1(n4677));
  SLICE_295 SLICE_295( .D1(\spiStateBits[9] ), .C1(n1694), 
    .B1(\spiStateBits[6] ), .A1(n1717), .D0(\spiStateBits[11] ), 
    .A0(\spiStateBits[2] ), .F0(n1694), .F1(n1812));
  SLICE_297 SLICE_297( .D1(n251), .C1(\spiStateBits[9] ), .B1(n1632), 
    .A1(\spiStateBits[4] ), .D0(\spiStateBits[12] ), .B0(\spiStateBits[9] ), 
    .F0(n1602), .F1(n7));
  SLICE_300 SLICE_300( .D1(\spiStateBits[2] ), .C1(n6), .B1(n2940), 
    .A1(\spiStateBits[3] ), .D0(n1660), .C0(n246_adj_487), .B0(n288), 
    .A0(n10_adj_505), .F0(n6), .F1(n4849));
  SLICE_301 SLICE_301( .D1(\spiStateBits[7] ), .C1(n1634), 
    .B1(\spiStateBits[3] ), .A1(\spiStateBits[1] ), .D0(\spiStateBits[15] ), 
    .A0(\spiStateBits[14] ), .F0(n1634), .F1(n4_adj_500));
  SLICE_303 SLICE_303( .D1(\spiStateBits[13] ), .C1(n5133), 
    .B1(\spiStateBits[5] ), .A1(n4), .C0(n1812), .A0(\spiStateBits[1] ), 
    .F0(n4), .F1(n4541));
  SLICE_305 SLICE_305( .D1(n1602), .C1(n1733), .B1(n2940), 
    .A1(\spiStateBits[0] ), .C0(n1687), .B0(\spiStateBits[2] ), .A0(n1613), 
    .F0(n1733), .F1(n4887));
  SLICE_307 SLICE_307( .D1(\spiStateBits[1] ), .C1(n4544), .B1(n1766), 
    .A1(n4_adj_499), .D0(n1687), .C0(\spiStateBits[2] ), .B0(n1583), 
    .A0(n1676), .F0(n4544), .F1(n10_adj_493));
  SLICE_310 SLICE_310( .D0(n16), .C0(n4541), .B0(n4677), .A0(n12), 
    .F0(spiState_c_4));
  SLICE_311 SLICE_311( .D0(\pwmOnTimes[43] ), .C0(\pwmOnTimes[46] ), 
    .B0(\pwmOnTimes[41] ), .A0(\pwmOnTimes[47] ), .F0(n28));
  SLICE_312 SLICE_312( .D1(n28), .C1(n25), .B1(n27), .A1(n26), 
    .D0(\pwmOnTimes[38] ), .C0(\pwmOnTimes[32] ), .B0(\pwmOnTimes[33] ), 
    .A0(\pwmOnTimes[36] ), .F0(n25), .F1(dbgledb_c));
  SLICE_313 SLICE_313( .D1(n233_adj_486), .C1(n2944), .B1(n4982), .A1(n4895), 
    .D0(\spiStateBits[4] ), .C0(n4921), .B0(\spiStateBits[5] ), .A0(n4830), 
    .F0(n4982), .F1(spiState_c_1));
  SLICE_315 SLICE_315( .D1(\pwmOnTimes[21] ), .C1(\pwmOnTimes[29] ), 
    .B1(\pwmOnTimes[24] ), .A1(\pwmOnTimes[19] ), .D0(\pwmOnTimes[27] ), 
    .C0(\pwmOnTimes[30] ), .B0(\pwmOnTimes[31] ), .A0(\pwmOnTimes[25] ), 
    .F0(n28_adj_501), .F1(n26_adj_503));
  SLICE_316 SLICE_316( .D1(n27_adj_502), .C1(n25_adj_504), .B1(n26_adj_503), 
    .A1(n28_adj_501), .D0(\pwmOnTimes[17] ), .C0(\pwmOnTimes[16] ), 
    .B0(\pwmOnTimes[22] ), .A0(\pwmOnTimes[20] ), .F0(n25_adj_504), 
    .F1(dbgledg_c));
  SLICE_317 SLICE_317( .D0(\pwmOnTimes[9] ), .C0(\pwmOnTimes[14] ), 
    .B0(\pwmOnTimes[11] ), .A0(\pwmOnTimes[15] ), .F0(n28_adj_495));
  SLICE_318 SLICE_318( .D1(n28_adj_495), .C1(n25_adj_498), .B1(n26_adj_497), 
    .A1(n27_adj_496), .D0(\pwmOnTimes[0] ), .C0(\pwmOnTimes[1] ), 
    .B0(\pwmOnTimes[6] ), .A0(\pwmOnTimes[4] ), .F0(n25_adj_498), 
    .F1(dbgledr_c));
  SLICE_320 SLICE_320( .D1(\spiStateBits[8] ), .C1(n5), .B1(n288_adj_488), 
    .A1(n9_adj_508), .D0(\spiStateBits[14] ), .C0(n3047), .B0(n1629), 
    .A0(n1583), .F0(n288_adj_488), .F1(n12_adj_507));
  SLICE_321 SLICE_321( .D1(\spiStateBits[12] ), .C1(n5), 
    .B1(\spiStateBits[10] ), .A1(\spiStateBits[8] ), .D0(\spiStateBits[4] ), 
    .C0(\spiStateBits[0] ), .B0(\spiStateBits[6] ), .A0(\spiStateBits[2] ), 
    .F0(n5), .F1(n240_adj_489));
  SLICE_323 SLICE_323( .D1(n39_adj_509), .C1(n4851), .B1(n39_adj_510), 
    .A1(n39_adj_511), .D0(n1676), .C0(n11), .B0(n4921), .A0(n12_adj_507), 
    .F0(n4851), .F1(n4872));
  SLICE_326 SLICE_326( .D1(n4893), .C1(n39_adj_510), .B1(n4849), 
    .A1(n39_adj_511), .D0(n1796), .B0(\spiStateBits[18] ), .A0(n1778), 
    .F0(n39_adj_510), .F1(n4895));
  SLICE_327 SLICE_327( .C1(n248), .B1(\spiStateBits[5] ), 
    .A1(\spiStateBits[8] ), .D0(\spiStateBits[4] ), .B0(\spiStateBits[0] ), 
    .A0(\spiStateBits[1] ), .F0(n248), .F1(n1632));
  SLICE_329 SLICE_329( .D1(\spiStateBits[3] ), .C1(\spiStateBits[2] ), 
    .B1(\spiStateBits[6] ), .A1(\spiStateBits[7] ), .D0(\spiStateBits[7] ), 
    .C0(\spiStateBits[6] ), .B0(\spiStateBits[2] ), .A0(\spiStateBits[3] ), 
    .F0(n227_adj_484), .F1(n4950));
  SLICE_333 SLICE_333( .D1(\spiStateBits[14] ), .C1(\spiStateBits[3] ), 
    .B1(\spiStateBits[7] ), .A1(\spiStateBits[15] ), .D0(\spiStateBits[15] ), 
    .C0(\spiStateBits[14] ), .B0(\spiStateBits[3] ), .A0(\spiStateBits[7] ), 
    .F0(n4_adj_499), .F1(n5133));
  SLICE_335 SLICE_335( .D1(\spiStateBits[14] ), .C1(\spiStateBits[12] ), 
    .B1(\spiStateBits[13] ), .A1(\spiStateBits[15] ), .D0(\spiStateBits[15] ), 
    .C0(\spiStateBits[14] ), .B0(\spiStateBits[12] ), .A0(\spiStateBits[13] ), 
    .F0(n230), .F1(n4952));
  spi_SLICE_337 \spi.SLICE_337 ( .D1(\spi.readMode_N_98 ), .C1(\spi.n1418 ), 
    .B1(\spi.readWord[10] ), .A1(\spi.readWord[11] ), .D0(\spi.readWord[9] ), 
    .C0(\spi.readWord[10] ), .B0(\spi.n1418 ), .A0(\spi.readMode_N_98 ), 
    .F0(\spi.n6_adj_458 ), .F1(\spi.n5_adj_459 ));
  spi_SLICE_339 \spi.SLICE_339 ( .D1(\spi.n1418 ), .C1(\spi.readWord[13] ), 
    .B1(\spi.readWord[12] ), .A1(\spi.readMode_N_98 ), 
    .D0(\spi.readMode_N_98 ), .C0(\spi.n1418 ), .B0(\spi.readWord[12] ), 
    .A0(\spi.readWord[11] ), .F0(\spi.n6_adj_460 ), .F1(\spi.n5_adj_461 ));
  spi_SLICE_341 \spi.SLICE_341 ( .DI1(\spi.readWord_15__N_184[14] ), 
    .D1(\spi.readMode_N_118 ), .C1(\ramReadData[14] ), 
    .B1(\spi.readMode_N_82 ), .A1(\spi.n6_adj_462 ), .D0(\spi.readWord[13] ), 
    .C0(\spi.readMode_N_98 ), .B0(\spi.n1418 ), .A0(\spi.readWord[14] ), 
    .LSR(reset_in_c), .CLK(clock_in_c), .Q1(\spi.readWord[14] ), 
    .F0(\spi.n6_adj_462 ), .F1(\spi.readWord_15__N_184[14] ));
  spi_SLICE_342 \spi.SLICE_342 ( .DI1(\spi.readWord_15__N_184[15] ), 
    .D1(\spi.readMode_N_82 ), .C1(\ramReadData[15] ), 
    .B1(\spi.readMode_N_118 ), .A1(\spi.n5_adj_463 ), .D0(\spi.n1418 ), 
    .C0(spimiso_c), .B0(\spi.readMode_N_98 ), .A0(\spi.readWord[14] ), 
    .LSR(reset_in_c), .CLK(clock_in_c), .Q1(spimiso_c), .F0(\spi.n5_adj_463 ), 
    .F1(\spi.readWord_15__N_184[15] ));
  spi_SLICE_343 \spi.SLICE_343 ( .D1(\spi.readMode_N_106 ), 
    .C1(\spi.state[21] ), .B1(\spiStateBits[7] ), .A1(\spi.state[22] ), 
    .D0(\spi.state[21] ), .C0(\spi.readMode_N_106 ), .B0(\spi.state[22] ), 
    .F0(\spi.readMode_N_107 ), .F1(\spi.readMode_N_110 ));
  spi_SLICE_345 \spi.SLICE_345 ( .DI1(\spiclk_c.sig_002.FeedThruLUT ), 
    .B1(spiclk_c), .D0(\spi.readMode_N_63 ), .C0(\spi.clkBuf ), 
    .B0(\spi.csnBuf ), .LSR(reset_in_c), .CLK(clock_in_c), .Q1(\spi.clkBuf ), 
    .F0(\spi.n4904 ), .F1(\spiclk_c.sig_002.FeedThruLUT ));
  spi_SLICE_346 \spi.SLICE_346 ( .D0(\spi.csnBuf ), .C0(\spi.clkBuf ), 
    .B0(\spi.readMode_N_63 ), .A0(\spi.n30 ), .F0(\spi.n4559 ));
  spi_SLICE_347 \spi.SLICE_347 ( .D1(\spi.readWord[4] ), 
    .C1(\spi.readMode_N_98 ), .B1(\spi.n1418 ), .A1(\spi.readWord[5] ), 
    .D0(\spi.readWord[0] ), .C0(\spi.n1418 ), .B0(\spi.readMode_N_98 ), 
    .A0(\spi.readWord[1] ), .F0(\spi.n6_adj_474 ), .F1(\spi.n5_adj_479 ));
  spi_SLICE_348 \spi.SLICE_348 ( .D1(\spi.readWord[2] ), 
    .C1(\spi.readWord[3] ), .B1(\spi.n1418 ), .A1(\spi.readMode_N_98 ), 
    .D0(\spi.n1418 ), .C0(\spi.readWord[1] ), .B0(\spi.readMode_N_98 ), 
    .A0(\spi.readWord[2] ), .F0(\spi.n6_adj_475 ), .F1(\spi.n5_adj_476 ));
  spi_SLICE_351 \spi.SLICE_351 ( .DI1(\spi.next[22] ), .D1(\spi.n4907 ), 
    .C1(\spi.n11_adj_467 ), .B1(\spi.n14 ), .A1(\spi.n11 ), 
    .D0(\spi.spiInWord[26] ), .C0(\spi.spiInWord[24] ), 
    .B0(\spi.spiInWord[27] ), .A0(\spi.spiInWord[25] ), .LSR(reset_in_c), 
    .CLK(clock_in_c), .Q1(\spi.state[22] ), .F0(\spi.n11_adj_467 ), 
    .F1(\spi.next[22] ));
  spi_SLICE_354 \spi.SLICE_354 ( .D1(\spi.readMode_N_98 ), 
    .C1(\spi.readWord[7] ), .B1(\spi.readWord[6] ), .A1(\spi.n1418 ), 
    .D0(\spi.readWord[5] ), .C0(\spi.readWord[6] ), .B0(\spi.n1418 ), 
    .A0(\spi.readMode_N_98 ), .F0(\spi.n6_adj_480 ), .F1(\spi.n5_adj_482 ));
  spi_SLICE_355 \spi.SLICE_355 ( .D0(\spi.n2400 ), .C0(\spi.n1754 ), 
    .B0(\spiStateBits[4] ), .A0(\spi.readMode_N_85 ), .F0(\spi.n1749 ));
  SLICE_358 SLICE_358( .D1(\pwmOnTimes[8] ), .C1(\pwmOnTimes[5] ), 
    .B1(\pwmOnTimes[13] ), .A1(\pwmOnTimes[3] ), .D0(\pwmOnTimes[7] ), 
    .C0(\pwmOnTimes[2] ), .B0(\pwmOnTimes[10] ), .A0(\pwmOnTimes[12] ), 
    .F0(n27_adj_496), .F1(n26_adj_497));
  SLICE_360 SLICE_360( .D0(\pwmOnTimes[28] ), .C0(\pwmOnTimes[18] ), 
    .B0(\pwmOnTimes[23] ), .A0(\pwmOnTimes[26] ), .F0(n27_adj_502));
  SLICE_362 SLICE_362( .D1(\pwmOnTimes[40] ), .C1(\pwmOnTimes[37] ), 
    .B1(\pwmOnTimes[45] ), .A1(\pwmOnTimes[35] ), .D0(\pwmOnTimes[44] ), 
    .C0(\pwmOnTimes[39] ), .B0(\pwmOnTimes[42] ), .A0(\pwmOnTimes[34] ), 
    .F0(n27), .F1(n26));
  SLICE_369 SLICE_369( .F0(VCC_net));
  spi_SLICE_370 \spi.SLICE_370 ( .DI1(\spi.ramCLKEnReg_N_448 ), 
    .D1(\spi.n1749 ), .C1(\spi.readMode_N_110 ), .B1(ramCLKEn), 
    .A1(\spi.readMode_N_54 ), .D0(\spiStateBits[10] ), .C0(\spiStateBits[1] ), 
    .LSR(reset_in_c), .CLK(clock_in_c), .Q1(ramCLKEn), 
    .F0(\spi.readMode_N_54 ), .F1(\spi.ramCLKEnReg_N_448 ));
  spi_SLICE_372 \spi.SLICE_372 ( .D1(\ramWriteData[11] ), 
    .C1(\spi.spiInWord[16] ), .B1(\ramWriteData[10] ), .A1(\ramWriteData[12] ), 
    .C0(\spi.readMode ), .B0(\spi.spiInWord[16] ), .A0(spiDebug4_0_1), 
    .F0(\ramAddr[0] ), .F1(\spi.n15 ));
  spi_SLICE_373 \spi.SLICE_373 ( .D1(spiDebug4_0_3), .B1(\spi.spiInWord[18] ), 
    .A1(\spi.readMode ), .C0(\spi.readMode ), .B0(spiDebug4_0_2), 
    .A0(\spi.spiInWord[17] ), .F0(\ramAddr[1] ), .F1(\ramAddr[2] ));
  spi_SLICE_375 \spi.SLICE_375 ( .D1(\ramWriteData[5] ), .B1(\spi.readMode ), 
    .A1(\spi.spiInWord[20] ), .D0(\spi.spiInWord[19] ), .C0(\spi.readMode ), 
    .B0(\ramWriteData[4] ), .F0(\ramAddr[3] ), .F1(\ramAddr[4] ));
  spi_SLICE_377 \spi.SLICE_377 ( .DI1(\spi.readMode_N_52 ), 
    .D1(\spi.readMode_N_121 ), .C1(\spi.readMode ), .B1(\spi.n4685 ), 
    .A1(\spi.n4587 ), .D0(\ramWriteData[6] ), .B0(\spi.readMode ), 
    .A0(\spi.spiInWord[21] ), .LSR(reset_in_c), .CLK(clock_in_c), 
    .Q1(\spi.readMode ), .F0(\ramAddr[5] ), .F1(\spi.readMode_N_52 ));
  spi_SLICE_378 \spi.SLICE_378 ( .D1(\spi.readMode ), .C1(\spi.spiInWord[23] ), 
    .B1(\ramWriteData[8] ), .D0(\spi.spiInWord[22] ), .C0(\spi.readMode ), 
    .B0(\ramWriteData[7] ), .F0(\ramAddr[6] ), .F1(\ramAddr[7] ));
  spi_SLICE_384 \spi.SLICE_384 ( .DI1(\spicsn_c.sig_036.FeedThruLUT ), 
    .B1(spicsn_c), .C0(\spi.readMode_N_62 ), .B0(\spi.csnBuf ), 
    .A0(\spiStateBits[2] ), .LSR(reset_in_c), .CLK(clock_in_c), 
    .Q1(\spi.csnBuf ), .F0(\spi.n4902 ), .F1(\spicsn_c.sig_036.FeedThruLUT ));
  SLICE_387 SLICE_387( .C1(\spiStateBits[7] ), .B1(\spiStateBits[14] ), 
    .A1(\spiStateBits[15] ), .D0(\spiStateBits[15] ), .C0(\spiStateBits[14] ), 
    .F0(n221), .F1(n1787));
  SLICE_389 SLICE_389( .D0(\spiStateBits[1] ), .C0(n4882), .B0(n4966), 
    .A0(n88), .F0(spiState_c_3));
  SLICE_401 SLICE_401( .B0(\spiStateBits[13] ), .A0(\spiStateBits[12] ), 
    .F0(n2944));
  SLICE_402 SLICE_402( .F0(GND_net));

    ebr_lscc_ram_dq_inst_mem_main_inst0_PRIM_MODE_xADDR_0__xDATA_0__no_mem_file_mem0_iCE40UP_SLICE_403
     
    \ebr.lscc_ram_dq_inst.mem_main.inst0.PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0.iCE40UP.SLICE_403 
    ( .DI1(\spi.ramWriteEnReg_N_456 ), .D1(ramWriteEn), 
    .C1(\spiStateBits[10] ), .B1(\spi.n1749 ), .A1(\spi.readMode_N_110 ), 
    .C0(ramWriteEn), .LSR(reset_in_c), .CLK(clock_in_c), .Q1(ramWriteEn), 
    .F0(\ebr.lscc_ram_dq_inst.mem_main.inst0.PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0.iCE40UP.t_wr_en_i_N_17 )
    , .F1(\spi.ramWriteEnReg_N_456 ));

    ebr_lscc_ram_dq_inst_mem_main_inst0_PRIM_MODE_xADDR_0__xDATA_0__no_mem_file_mem0_iCE40UP_sp4k
     
    \ebr.lscc_ram_dq_inst.mem_main.inst0.PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0.iCE40UP.sp4k 
    ( .RADDR7(\ramAddr[7] ), .RADDR6(\ramAddr[6] ), .RADDR5(\ramAddr[5] ), 
    .RADDR4(\ramAddr[4] ), .RADDR3(\ramAddr[3] ), .RADDR2(\ramAddr[2] ), 
    .RADDR1(\ramAddr[1] ), .RADDR0(\ramAddr[0] ), .WADDR7(\ramAddr[7] ), 
    .WADDR6(\ramAddr[6] ), .WADDR5(\ramAddr[5] ), .WADDR4(\ramAddr[4] ), 
    .WADDR3(\ramAddr[3] ), .WADDR2(\ramAddr[2] ), .WADDR1(\ramAddr[1] ), 
    .WADDR0(\ramAddr[0] ), .WDATA15(\ramWriteData[15] ), 
    .WDATA14(\ramWriteData[14] ), .WDATA13(\ramWriteData[13] ), 
    .WDATA12(\ramWriteData[12] ), .WDATA11(\ramWriteData[11] ), 
    .WDATA10(\ramWriteData[10] ), .WDATA9(\ramWriteData[9] ), 
    .WDATA8(\ramWriteData[8] ), .WDATA7(\ramWriteData[7] ), 
    .WDATA6(\ramWriteData[6] ), .WDATA5(\ramWriteData[5] ), 
    .WDATA4(\ramWriteData[4] ), .WDATA3(spiDebug4_0_3), .WDATA2(spiDebug4_0_2), 
    .WDATA1(spiDebug4_0_1), .WDATA0(spiDebug4_0_0), .RCLKE(ramCLKEn), 
    .RCLK(ramCLK), 
    .RE(\ebr.lscc_ram_dq_inst.mem_main.inst0.PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0.iCE40UP.t_wr_en_i_N_17 )
    , .WCLKE(ramCLKEn), .WCLK(ramCLK), .WE(ramWriteEn), 
    .RDATA15(\iCE40UP.rd_data_corr_w[15] ), 
    .RDATA14(\iCE40UP.rd_data_corr_w[14] ), 
    .RDATA13(\iCE40UP.rd_data_corr_w[13] ), 
    .RDATA12(\iCE40UP.rd_data_corr_w[12] ), 
    .RDATA11(\iCE40UP.rd_data_corr_w[11] ), 
    .RDATA10(\iCE40UP.rd_data_corr_w[10] ), 
    .RDATA9(\iCE40UP.rd_data_corr_w[9] ), .RDATA8(\iCE40UP.rd_data_corr_w[8] ), 
    .RDATA7(\iCE40UP.rd_data_corr_w[7] ), .RDATA6(\iCE40UP.rd_data_corr_w[6] ), 
    .RDATA5(\iCE40UP.rd_data_corr_w[5] ), .RDATA4(\iCE40UP.rd_data_corr_w[4] ), 
    .RDATA3(\iCE40UP.rd_data_corr_w[3] ), .RDATA2(\iCE40UP.rd_data_corr_w[2] ), 
    .RDATA1(\iCE40UP.rd_data_corr_w[1] ), .RDATA0(\iCE40UP.rd_data_corr_w[0] ));
  pwm_out pwm_out_I( .PADDO(GND_net), .pwm_out(pwm_out));
  spimiso spimiso_I( .PADDO(spimiso_c), .spimiso(spimiso));
  spiState_4_ \spiState[4]_I ( .PADDO(spiState_c_4), .spiState4(spiState[4]));
  spiState_3_ \spiState[3]_I ( .PADDO(spiState_c_3), .spiState3(spiState[3]));
  spiState_2_ \spiState[2]_I ( .PADDO(spiState_c_2), .spiState2(spiState[2]));
  spiState_1_ \spiState[1]_I ( .PADDO(spiState_c_1), .spiState1(spiState[1]));
  spiState_0_ \spiState[0]_I ( .PADDO(spiState_c_0), .spiState0(spiState[0]));
  dbgledr dbgledr_I( .PADDO(dbgledr_c), .dbgledr(dbgledr));
  dbgledg dbgledg_I( .PADDO(dbgledg_c), .dbgledg(dbgledg));
  dbgledb dbgledb_I( .PADDO(dbgledb_c), .dbgledb(dbgledb));
  spiDebug4_4_ \spiDebug4[4]_I ( .PADDO(GND_net), .spiDebug44(spiDebug4[4]));
  spiDebug4_3_ \spiDebug4[3]_I ( .PADDO(spiDebug4_0_3), 
    .spiDebug43(spiDebug4[3]));
  spiDebug4_2_ \spiDebug4[2]_I ( .PADDO(spiDebug4_0_2), 
    .spiDebug42(spiDebug4[2]));
  spiDebug4_1_ \spiDebug4[1]_I ( .PADDO(spiDebug4_0_1), 
    .spiDebug41(spiDebug4[1]));
  spiDebug4_0_ \spiDebug4[0]_I ( .PADDO(spiDebug4_0_0), 
    .spiDebug40(spiDebug4[0]));
  clock_in clock_in_I( .PADDI(clock_in_c), .clock_in(clock_in));
  reset_in reset_in_I( .PADDI(reset_in_c), .reset_in(reset_in));
  spicsn spicsn_I( .PADDI(spicsn_c), .spicsn(spicsn));
  spiclk spiclk_I( .PADDI(spiclk_c), .spiclk(spiclk));
  spimosi spimosi_I( .PADDI(spimosi_c), .spimosi(spimosi));
endmodule

module spi_SLICE_0 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \spi/add_165_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module spi_SLICE_1 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \spi/add_165_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module spi_SLICE_2 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \spi/add_165_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module spi_SLICE_3 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \spi/add_165_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module spi_SLICE_4 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \spi/add_165_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_5 ( input DI1, DI0, A1, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_5_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_5_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/pwmRegs_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spi/pwmRegs_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module spi_SLICE_6 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \spi/i3_4_lut_adj_219 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40003 \spi/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20004 \spi/readWord_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20004 \spi/readWord_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20004 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module spi_SLICE_8 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40005 \spi/i2_4_lut_adj_214 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/ramCLKReg ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_11 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40006 \spi/Select_739_i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40007 \spi/Select_509_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/spiInWord_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/spiInWord_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_12 ( input DI0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40001 SLICE_12_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \spi/mosiBuf_c ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module spi_SLICE_14 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40008 \spi/Select_623_i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 \spi/Select_619_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/spiInWord_i31 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/spiInWord_i32 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_15 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40010 \spi/Select_809_i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \spi/Select_488_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20004 \spi/bitCount_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20004 \spi/bitCount_i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_17 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40012 \spi/Select_631_i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \spi/Select_627_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/spiInWord_i29 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/spiInWord_i30 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_19 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40006 \spi/Select_639_i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \spi/Select_635_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/spiInWord_i27 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/spiInWord_i28 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module spi_SLICE_21 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40013 \spi/Select_647_i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \spi/Select_643_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/spiInWord_i25 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/spiInWord_i26 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_23 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40015 \spi/Select_655_i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \spi/Select_651_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/spiInWord_i23 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/spiInWord_i24 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_25 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40015 \spi/Select_663_i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \spi/Select_659_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/spiInWord_i21 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/spiInWord_i22 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module spi_SLICE_27 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40008 \spi/Select_671_i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \spi/Select_667_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/spiInWord_i19 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/spiInWord_i20 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module spi_SLICE_29 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40012 \spi/Select_679_i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \spi/Select_675_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/spiInWord_i17 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/spiInWord_i18 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module spi_SLICE_31 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40016 \spi/Select_687_i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40017 \spi/Select_683_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/spiInWord_i15 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/spiInWord_i16 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_33 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40018 \spi/Select_695_i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40019 \spi/Select_691_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/spiInWord_i13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/spiInWord_i14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_35 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40018 \spi/Select_703_i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40020 \spi/Select_699_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/spiInWord_i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/spiInWord_i12 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_37 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40018 \spi/Select_711_i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \spi/Select_707_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/spiInWord_i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/spiInWord_i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_39 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40006 \spi/Select_719_i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40022 \spi/Select_715_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/spiInWord_i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/spiInWord_i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_41 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40006 \spi/Select_727_i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40017 \spi/Select_723_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/spiInWord_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/spiInWord_i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module spi_SLICE_43 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40006 \spi/Select_735_i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40023 \spi/Select_731_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/spiInWord_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/spiInWord_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_48 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40024 \spi/i3_4_lut_adj_170 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \spi/i3_4_lut_adj_172 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20004 \spi/readWord_i13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20004 \spi/readWord_i14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_50 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40026 \spi/i3_4_lut_adj_166 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 \spi/i3_4_lut_adj_168 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/readWord_i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/readWord_i12 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_52 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40028 \spi/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \spi/i3_4_lut_adj_164 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/readWord_i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/readWord_i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_54 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40030 \spi/i3_4_lut_adj_245 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 \spi/i3_4_lut_adj_247 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/readWord_i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/readWord_i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_56 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40031 \spi/i3_4_lut_adj_227 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 \spi/i3_4_lut_adj_235 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/readWord_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/readWord_i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_58 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40033 \spi/i3_4_lut_adj_221 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 \spi/i3_4_lut_adj_224 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20004 \spi/readWord_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20004 \spi/readWord_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_61 ( input DI1, DI0, D1, C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40035 SLICE_61_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 SLICE_61_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/pwmRegs_i46 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spi/pwmRegs_i47 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_63 ( input DI1, DI0, C1, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 SLICE_63_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 SLICE_63_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/pwmRegs_i44 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spi/pwmRegs_i45 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_65 ( input DI1, DI0, A1, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_65_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 SLICE_65_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/pwmRegs_i42 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spi/pwmRegs_i43 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_67 ( input DI1, DI0, C1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 SLICE_67_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40039 SLICE_67_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \spi/pwmRegs_i40 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spi/pwmRegs_i41 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_69 ( input DI1, DI0, C1, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 SLICE_69_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_69_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/pwmRegs_i38 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spi/pwmRegs_i39 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_71 ( input DI1, DI0, D1, C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40035 SLICE_71_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 SLICE_71_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/pwmRegs_i36 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spi/pwmRegs_i37 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_73 ( input DI1, DI0, B1, C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40040 SLICE_73_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 SLICE_73_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/pwmRegs_i34 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spi/pwmRegs_i35 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_75 ( input DI1, DI0, C1, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 SLICE_75_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_75_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/pwmRegs_i32 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spi/pwmRegs_i33 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_77 ( input DI1, DI0, A1, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_77_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 SLICE_77_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/pwmRegs_i30 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spi/pwmRegs_i31 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_79 ( input DI1, DI0, D1, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40035 SLICE_79_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 SLICE_79_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/pwmRegs_i28 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spi/pwmRegs_i29 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_81 ( input DI1, DI0, C1, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 SLICE_81_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_81_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/pwmRegs_i26 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spi/pwmRegs_i27 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_83 ( input DI1, DI0, D1, C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40035 SLICE_83_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 SLICE_83_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/pwmRegs_i24 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spi/pwmRegs_i25 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_85 ( input DI1, DI0, B1, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40040 SLICE_85_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 SLICE_85_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/pwmRegs_i22 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spi/pwmRegs_i23 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_87 ( input DI1, DI0, C1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 SLICE_87_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40039 SLICE_87_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \spi/pwmRegs_i20 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spi/pwmRegs_i21 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_89 ( input DI1, DI0, C1, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 SLICE_89_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_89_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/pwmRegs_i18 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spi/pwmRegs_i19 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_91 ( input DI1, DI0, B1, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40040 SLICE_91_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_91_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/pwmRegs_i16 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spi/pwmRegs_i17 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_93 ( input DI1, DI0, C1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 SLICE_93_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40039 SLICE_93_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \spi/pwmRegs_i14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spi/pwmRegs_i15 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_96 ( input DI1, DI0, C1, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 SLICE_96_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 SLICE_96_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/pwmRegs_i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spi/pwmRegs_i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_98 ( input DI1, DI0, B1, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40040 SLICE_98_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_98_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/pwmRegs_i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spi/pwmRegs_i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_100 ( input DI1, DI0, B1, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40040 SLICE_100_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 SLICE_100_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/pwmRegs_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spi/pwmRegs_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_102 ( input DI1, DI0, D1, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40035 SLICE_102_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_102_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/pwmRegs_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spi/pwmRegs_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_104 ( input DI1, DI0, C1, C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 SLICE_104_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 SLICE_104_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/pwmRegs_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spi/pwmRegs_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_106 ( input DI1, DI0, B1, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40040 SLICE_106_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 SLICE_106_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/pwmRegs_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spi/pwmRegs_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module spi_SLICE_109 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40016 \spi/Select_759_i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \spi/Select_749_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20004 \spi/bitCount_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20004 \spi/bitCount_i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module spi_SLICE_111 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40016 \spi/Select_779_i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \spi/Select_769_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20004 \spi/bitCount_i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20004 \spi/bitCount_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module spi_SLICE_113 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40041 \spi/Select_799_i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \spi/Select_789_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20004 \spi/bitCount_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20004 \spi/bitCount_i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_117 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40043 \spi/i2_3_lut_4_lut_adj_228 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40044 \spi/i1_3_lut_adj_206 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \spi/state_i21 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/state_i22 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x1030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_119 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40045 \spi/i1_4_lut_adj_204 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40046 \spi/i1_2_lut_4_lut_adj_187 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \spi/state_i19 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/state_i20 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xCE0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0x0302") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_121 ( input DI1, DI0, C1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40047 \spi/state_15__I_0_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 \spi.SLICE_121_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/state_i17 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/state_i18 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_123 ( input DI1, DI0, D1, C1, A1, D0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40049 \spi/Select_535_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \spi.SLICE_123_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \spi/state_i15 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/state_i16 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0x00AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_125 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40051 \spi/i1_4_lut_adj_199 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40052 \spi.i1_2_lut_adj_200 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/state_i13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/state_i14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_127 ( input DI1, DI0, C1, B1, D0, C0, B0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40053 \spi/Select_555_i2_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \spi/Select_551_i5_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/state_i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/state_i12 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_129 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40055 \spi/i4_4_lut_adj_195 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40056 \spi.SLICE_129_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/state_i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/state_i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xEEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_131 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40057 \spi/Select_824_i5_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \spi/i3_4_lut_adj_190 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/state_i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/state_i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xCFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_133 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40059 \spi.SLICE_133_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 \spi/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \spi/state_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/state_i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_135 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40061 \spi/i1_4_lut_adj_183 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \spi/i1_2_lut_4_lut_adj_208 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \spi/state_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/state_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x5054") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_137 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40063 \spi/i4712_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \spi/i1_4_lut_adj_182 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20004 \spi/state_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/state_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xFB00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xC0EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_139 ( input DI1, DI0, C1, A1, D0, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40065 i1543_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40066 i1544_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20067 
    \ebr/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0/iCE40UP.rd_data_buffer_r__i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20067 
    \ebr/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0/iCE40UP.rd_data_buffer_r__i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20067 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module SLICE_141 ( input DI1, DI0, D1, A1, C0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40068 i1541_2_lut( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 i1542_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20067 
    \ebr/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0/iCE40UP.rd_data_buffer_r__i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20067 
    \ebr/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0/iCE40UP.rd_data_buffer_r__i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0x00AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_143 ( input DI1, DI0, D1, B1, C0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40070 i1539_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 i1540_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20067 
    \ebr/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0/iCE40UP.rd_data_buffer_r__i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20067 
    \ebr/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0/iCE40UP.rd_data_buffer_r__i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_145 ( input DI1, DI0, D1, A1, C0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40068 i1537_2_lut( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 i1538_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20067 
    \ebr/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0/iCE40UP.rd_data_buffer_r__i9 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20067 
    \ebr/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0/iCE40UP.rd_data_buffer_r__i8 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_147 ( input DI1, DI0, D1, C1, D0, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40071 i1535_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 i1536_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20067 
    \ebr/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0/iCE40UP.rd_data_buffer_r__i11 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20067 
    \ebr/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0/iCE40UP.rd_data_buffer_r__i10 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_149 ( input DI1, DI0, B1, A1, C0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40073 i1533_2_lut( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 i1534_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20067 
    \ebr/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0/iCE40UP.rd_data_buffer_r__i13 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20067 
    \ebr/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0/iCE40UP.rd_data_buffer_r__i12 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0x2222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_151 ( input DI1, DI0, D1, B1, C0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40070 i1531_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 i1532_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20067 
    \ebr/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0/iCE40UP.rd_data_buffer_r__i15 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20067 
    \ebr/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0/iCE40UP.rd_data_buffer_r__i14 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_153 ( input DI1, DI0, D1, A1, D0, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40068 i1545_2_lut( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 i1530_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20067 
    \ebr/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0/iCE40UP.rd_data_buffer_r__i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20067 
    \ebr/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0/iCE40UP.rd_data_buffer_r__i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_155 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40074 \spi/i3_4_lut_adj_184 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \spi/i936_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_156 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40076 \spi.i1_3_lut_adj_213 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40077 \spi/i2689_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0x0E00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_157 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40078 \spi/i3_4_lut_adj_194 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40079 \spi/state_20__I_0_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x0044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_158 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40080 \spi/i2_3_lut_4_lut_adj_229 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40081 \spi/i49_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0x7000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_159 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40082 \spi/i2_3_lut_4_lut_adj_197 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40083 \spi.readMode_N_106_I_0_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_160 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40084 \spi.state_21__I_0_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \spi.i1_2_lut_3_lut_4_lut_adj_193 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_161 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 \spi.state_2__I_0_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40087 \spi/state_14__I_0_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x1010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_162 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40088 \spi/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40089 \spi/i8_4_lut_adj_223 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_163 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40090 i1_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 i2_3_lut_4_lut_adj_325( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_164 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40092 i2_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 i3_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_165 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40094 i2_4_lut_adj_303( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40095 i2_4_lut_adj_297( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xECA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_167 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40096 i4_4_lut_adj_305( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40097 i1_4_lut_adj_300( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_169 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40098 i4_4_lut_adj_318( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 i1_4_lut_adj_311( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_171 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40100 i2_4_lut_adj_314( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40101 i2_3_lut_4_lut_adj_286( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0x00F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x0102") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_172 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40102 i1_4_lut_adj_323( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40103 i2620_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xCCDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_173 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40104 \spi/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 \spi/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_174 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40016 \spi/i2_4_lut_adj_225 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40106 \spi/state_13__I_0_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_175 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40107 \spi/Select_539_i4_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \spi/i1_4_lut_adj_163 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_177 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40108 i1_4_lut_adj_309( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40109 \spi/i4631_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xDC50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_179 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 \spi/i82_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 \spi/state_12__I_0_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xDD0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0x0044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_181 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40112 \spi/i1_4_lut_adj_177 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40113 \spi.state_6__I_0_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x1F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_183 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 \spi/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 \spi/i1_2_lut_3_lut_4_lut_adj_180 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_184 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40116 \spi/state_19__I_0_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40117 \spi.state_4__I_0_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_185 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40118 \spi.i1_2_lut_adj_205 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 \spi/state_5__I_0_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x1100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_186 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 \spi/i5_4_lut_adj_243 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 \spi.i1_2_lut_3_lut_adj_179 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_187 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40122 \spi/readMode_N_75_I_0_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 \spi/readMode_N_68_I_0_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_188 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40124 \spi/i1_2_lut_3_lut_4_lut_adj_239 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40125 \spi/readMode_N_81_I_0_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_189 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40126 \spi/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40127 \spi/state_8__I_0_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xEFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0x0022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_193 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \spi/Select_509_i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40129 \spi/i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_194 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40130 \spi/i1_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40131 \spi/state_11__I_0_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xEEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_195 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40132 i2_3_lut_4_lut_adj_254( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40133 \spi/i2_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_197 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40134 \spi/readMode_N_65_I_0_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 \spi/readMode_N_59_I_0_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_198 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40136 \spi/i3_4_lut_adj_196 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40137 \spi.i1_2_lut_adj_188 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xFF02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_199 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40138 \spi/readMode_N_103_I_0_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 \spi/readMode_N_97_I_0_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_203 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40140 \spi/i4655_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40141 \spi/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_207 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40142 \spi/i1_4_lut_adj_181 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40143 \spi.state_0__I_0_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xAEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_209 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40144 \spi/i1_2_lut_3_lut_adj_185 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_211 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 \spi/i4_4_lut_adj_192 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 \spi/i3_4_lut_adj_186 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_212 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40147 \spi/i1_4_lut_adj_203 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \spi/i4623_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_213 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40149 \spi/i6_4_lut_adj_226 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 \spi/i1_2_lut_3_lut_adj_189 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0x5544") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_215 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40151 \spi/i1_2_lut_adj_191 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_217 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \spi/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 \spi/i5_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_220 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40154 \spi/i1_2_lut_3_lut_adj_240 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40155 \spi/i6_4_lut_adj_244 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_221 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40156 \spi/i1_4_lut_adj_202 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 i4613_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0x00CE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_222 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40157 i2_4_lut_adj_307( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40158 i1_4_lut_adj_299( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0x0116") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_224 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40159 i2_rep_69_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40160 \spi.i4625_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0x0C0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_225 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40161 \spi/i1_2_lut_3_lut_adj_210 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40162 \spi/state_3__I_0_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xBABA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_227 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40163 \spi/i2_3_lut_4_lut_adj_234 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40164 \spi/not_equal_45_i9_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_229 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \spi/i1_2_lut_adj_212 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40166 \spi/i3_4_lut_adj_215 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_231 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40167 \spi/i1_2_lut_3_lut_4_lut_adj_230 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40093 \spi/not_equal_41_i15_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_233 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \spi/i6_4_lut_adj_217 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40169 i2_3_lut_4_lut_adj_287( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_236 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40170 \spi/i5_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40109 i2687_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_237 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40171 \spi/i1_2_lut_3_lut_adj_241 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 \spi/i1_2_lut_3_lut_adj_232 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0x00FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_239 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40129 \spi/i1_2_lut_3_lut_adj_236 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module spi_SLICE_241 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40173 \spi/state_17__I_0_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0x0404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_243 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40174 \spi.i1_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40175 \spi/i2_3_lut_4_lut_adj_237 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_245 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40134 i4635_2_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 i1_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_246 ( input D0, C0, B0, A0, output F0 );

  lut40177 i2_4_lut_adj_329( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_247 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40178 i5_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40179 i1_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_248 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40180 i4_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40181 i1_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_249 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40182 i1_4_lut_adj_317( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40183 i1_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_251 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40180 i2_4_lut_adj_296( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 i2_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_252 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40184 i281_4_lut_adj_319( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40185 i2_4_lut_adj_316( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xF3A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_254 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 i3_4_lut_adj_284( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 i1_2_lut_adj_269( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xFF04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_255 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40188 i1_3_lut_adj_248( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40189 i2_3_lut_4_lut_adj_330( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_257 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40190 i2_3_lut_4_lut_adj_249( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40191 i2_3_lut_adj_268( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_258 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40148 i1_2_lut_adj_332( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_259 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40124 i1_2_lut_3_lut_4_lut_adj_327( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40125 i1_2_lut_3_lut_adj_250( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_261 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40192 i3_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 i4685_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xEEAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_263 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40090 i1_4_lut_adj_251( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40193 i2_4_lut_adj_252( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_265 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40124 i3_4_lut_adj_255( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40194 i4_4_lut_adj_253( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_267 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40195 i3_4_lut_adj_258( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 i4_4_lut_adj_256( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_269 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40196 i1_4_lut_adj_257( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40197 i1_4_lut_4_lut_adj_315( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0x44F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0x0116") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_270 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40198 i2_3_lut_4_lut_adj_331( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40199 i4611_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_271 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40200 i1_4_lut_adj_259( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40201 i4645_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_273 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40202 i1_3_lut_adj_280( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40203 i1_2_lut_3_lut_adj_260( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_274 ( input D0, C0, B0, A0, output F0 );

  lut40204 i7_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_275 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40205 i1_4_lut_adj_261( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 i4609_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0x0102") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_277 ( input C1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40206 \spi/i1_2_lut_adj_207 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40207 i287_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_278 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40208 i4683_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40209 i1_4_lut_adj_262( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0x00BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_280 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40210 i1_4_lut_adj_264( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40211 i117_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0x5510") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0x11F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_281 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40212 i4_4_lut_adj_263( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40193 i4653_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_283 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 i1_4_lut_adj_265( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40214 i2_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0x0404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_284 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40114 i1_4_lut_adj_267( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40215 i2_3_lut_adj_270( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_286 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40216 i1_4_lut_4_lut_adj_302( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40217 i5_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0x0116") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_291 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40124 i3_4_lut_adj_271( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 i1_2_lut_3_lut_adj_328( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_293 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40219 i1_2_lut_adj_272( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_294 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40220 i3_4_lut_adj_285( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40221 i1_rep_41_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_295 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 i3_4_lut_adj_274( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40222 i1_2_lut_adj_273( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_297 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40223 i1_4_lut_adj_312( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40164 i1_2_lut_adj_275( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_300 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40140 i3_4_lut_adj_321( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40224 i2_4_lut_adj_320( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_301 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40225 i1_4_lut_adj_282( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40226 i2618_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_303 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40227 i2_4_lut_adj_283( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40228 i1_2_lut_adj_276( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_305 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40220 i1_4_lut_adj_278( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40229 i1_3_lut_adj_277( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_307 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40230 i1_4_lut_adj_281( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40231 i2_4_lut_adj_279( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_310 ( input D0, C0, B0, A0, output F0 );

  lut40232 i4710_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_311 ( input D0, C0, B0, A0, output F0 );

  lut40233 i12_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_312 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40234 i4707_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40139 i9_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_313 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40235 i1_4_lut_adj_326( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 i4651_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xABAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_315 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40170 i10_4_lut_adj_289( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40236 i12_4_lut_adj_288( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_316 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40237 i4704_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40095 i9_4_lut_adj_291( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_317 ( input D0, C0, B0, A0, output F0 );

  lut40238 i12_4_lut_adj_292( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_318 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40239 i4701_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40155 i9_4_lut_adj_295( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_320 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40240 i5_4_lut_adj_304( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40241 i281_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xEE0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_321 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40242 i1_4_lut_adj_301( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40089 i1_4_lut_adj_298( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_323 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40243 i1_4_lut_adj_308( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40238 i2_4_lut_adj_306( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0x40F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_326 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 i1_4_lut_adj_324( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40245 i2_3_lut_adj_333( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0x4C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_327 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40246 i3_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40247 i2_3_lut_adj_310( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_329 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40120 i4619_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40197 i1_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_333 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40248 i1_rep_32_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40249 i1_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_335 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40132 i4621_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40197 i1_4_lut_4_lut_adj_322( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module spi_SLICE_337 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40250 \spi/i1_4_lut_adj_167 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40020 \spi/i2_4_lut_adj_165 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_339 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40008 \spi/i1_4_lut_adj_171 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40251 \spi/i2_4_lut_adj_169 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_341 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40024 \spi/i3_4_lut_adj_175 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \spi/i2_4_lut_adj_173 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20004 \spi/readWord_i15 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module spi_SLICE_342 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40252 \spi/i3_4_lut_adj_178 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40253 \spi/i1_4_lut_adj_176 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20004 \spi/readWord_i16 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_343 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40254 \spi/state_7__I_0_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40255 \spi/state_22__I_0_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_345 ( input DI1, B1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40040 \spi.SLICE_345_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40256 \spi/i1_3_lut_adj_198 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/clkBuf_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_346 ( input D0, C0, B0, A0, output F0 );

  lut40257 \spi/i1_2_lut_4_lut_adj_201 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_347 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40006 \spi/i1_4_lut_adj_233 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 \spi/i2_4_lut_adj_218 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module spi_SLICE_348 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40012 \spi/i1_4_lut_adj_222 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40258 \spi/i2_4_lut_adj_220 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_351 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40259 \spi/i3_4_lut_adj_216 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40260 \spi/i1_2_lut_3_lut_4_lut_adj_231 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \spi/state_i23 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_354 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40261 \spi/i1_4_lut_adj_246 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40020 \spi/i2_4_lut_adj_242 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_355 ( input D0, C0, B0, A0, output F0 );

  lut40262 \spi/i1_2_lut_4_lut_adj_238 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_358 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 i10_4_lut_adj_293( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40169 i11_4_lut_adj_294( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_360 ( input D0, C0, B0, A0, output F0 );

  lut40091 i11_4_lut_adj_290( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_362 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 i10_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40185 i11_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_369 ( output F0 );
  wire   GNDI;

  lut40263 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_370 ( input DI1, D1, C1, B1, A1, D0, C0, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40264 \spi/i2_4_lut_adj_174 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40265 \spi/state_10__I_0_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \spi/ramCLKEnReg ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_372 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40180 \spi/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40266 \spi/spiInWord_8__I_0_i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_373 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40267 \spi/spiInWord_8__I_0_i3_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40268 \spi/spiInWord_8__I_0_i2_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_375 ( input D1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40269 \spi/spiInWord_8__I_0_i5_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40270 \spi/spiInWord_8__I_0_i4_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_377 ( input DI1, D1, C1, B1, A1, D0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40271 \spi/Select_478_i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40272 \spi/spiInWord_8__I_0_i6_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \spi/readMode_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xF3A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_378 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40273 \spi/spiInWord_8__I_0_i8_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40270 \spi/spiInWord_8__I_0_i7_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_384 ( input DI1, B1, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40040 \spi.SLICE_384_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40274 \spi/i1_2_lut_3_lut_adj_209 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20004 \spi/csnBuf_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0x0202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_387 ( input C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40246 i1_2_lut_3_lut_adj_313( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40275 i286_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_389 ( input D0, C0, B0, A0, output F0 );

  lut40276 i1_4_lut_adj_266( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0x22F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_401 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40183 i2624_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_402 ( output F0 );
  wire   GNDI;

  lut40277 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  ebr_lscc_ram_dq_inst_mem_main_inst0_PRIM_MODE_xADDR_0__xDATA_0__no_mem_file_mem0_iCE40UP_SLICE_403
   ( input DI1, D1, C1, B1, A1, C0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40278 \spi/i1_4_lut_adj_211 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40279 
    \ebr/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0/iCE40UP.t_wr_en_i_I_0_1_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \spi/ramWriteEnReg ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  ebr_lscc_ram_dq_inst_mem_main_inst0_PRIM_MODE_xADDR_0__xDATA_0__no_mem_file_mem0_iCE40UP_sp4k
   ( input RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, 
    WADDR7, WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA15, 
    WDATA14, WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, 
    WDATA6, WDATA5, WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, 
    WCLKE, WCLK, WE, output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, 
    RDATA10, RDATA9, RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, 
    RDATA1, RDATA0 );
  wire   GNDI, RADDR7_dly, RCLK_dly, RADDR6_dly, RADDR5_dly, RADDR4_dly, 
         RADDR3_dly, RADDR2_dly, RADDR1_dly, RADDR0_dly, WADDR7_dly, WCLK_dly, 
         WADDR6_dly, WADDR5_dly, WADDR4_dly, WADDR3_dly, WADDR2_dly, 
         WADDR1_dly, WADDR0_dly, WDATA15_dly, WDATA14_dly, WDATA13_dly, 
         WDATA12_dly, WDATA11_dly, WDATA10_dly, WDATA9_dly, WDATA8_dly, 
         WDATA7_dly, WDATA6_dly, WDATA5_dly, WDATA4_dly, WDATA3_dly, 
         WDATA2_dly, WDATA1_dly, WDATA0_dly, RCLKE_dly, RE_dly, WCLKE_dly, 
         WE_dly;

  EBR_B_B 
    \ebr/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0/iCE40UP.sp4k 
    ( .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(RADDR7_dly), 
    .RADDR6(RADDR6_dly), .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), 
    .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), 
    .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(WADDR7_dly), .WADDR6(WADDR6_dly), .WADDR5(WADDR5_dly), 
    .WADDR4(WADDR4_dly), .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), 
    .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), 
    .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), 
    .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), 
    .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), 
    .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(WDATA15_dly), 
    .WDATA14(WDATA14_dly), .WDATA13(WDATA13_dly), .WDATA12(WDATA12_dly), 
    .WDATA11(WDATA11_dly), .WDATA10(WDATA10_dly), .WDATA9(WDATA9_dly), 
    .WDATA8(WDATA8_dly), .WDATA7(WDATA7_dly), .WDATA6(WDATA6_dly), 
    .WDATA5(WDATA5_dly), .WDATA4(WDATA4_dly), .WDATA3(WDATA3_dly), 
    .WDATA2(WDATA2_dly), .WDATA1(WDATA1_dly), .WDATA0(WDATA0_dly), 
    .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), 
    .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR7, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR7_dly);
    $setuphold (posedge RCLK, RADDR6, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR6_dly);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR7, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR7_dly);
    $setuphold (posedge WCLK, WADDR6, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR6_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA15, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA15_dly);
    $setuphold 
      (posedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold 
      (posedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (posedge WCLK, WDATA11, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA11_dly);
    $setuphold 
      (posedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA7, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA7_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA3, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA3_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module pwm_out ( input PADDO, output pwm_out );
  wire   VCCI;

  BB_B_B \pwm_out_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(pwm_out));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => pwm_out) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module spimiso ( input PADDO, output spimiso );
  wire   VCCI;

  BB_B_B \spimiso_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(spimiso));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => spimiso) = (0:0:0,0:0:0);
  endspecify

endmodule

module spiState_4_ ( input PADDO, output spiState4 );
  wire   VCCI;

  BB_B_B \spiState_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(spiState4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => spiState4) = (0:0:0,0:0:0);
  endspecify

endmodule

module spiState_3_ ( input PADDO, output spiState3 );
  wire   VCCI;

  BB_B_B \spiState_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(spiState3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => spiState3) = (0:0:0,0:0:0);
  endspecify

endmodule

module spiState_2_ ( input PADDO, output spiState2 );
  wire   VCCI;

  BB_B_B \spiState_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(spiState2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => spiState2) = (0:0:0,0:0:0);
  endspecify

endmodule

module spiState_1_ ( input PADDO, output spiState1 );
  wire   VCCI;

  BB_B_B \spiState_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(spiState1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => spiState1) = (0:0:0,0:0:0);
  endspecify

endmodule

module spiState_0_ ( input PADDO, output spiState0 );
  wire   VCCI;

  BB_B_B \spiState_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(spiState0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => spiState0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dbgledr ( input PADDO, output dbgledr );
  wire   VCCI;

  BB_B_B \dbgledr_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(dbgledr));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => dbgledr) = (0:0:0,0:0:0);
  endspecify

endmodule

module dbgledg ( input PADDO, output dbgledg );
  wire   VCCI;

  BB_B_B \dbgledg_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(dbgledg));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => dbgledg) = (0:0:0,0:0:0);
  endspecify

endmodule

module dbgledb ( input PADDO, output dbgledb );
  wire   VCCI;

  BB_B_B \dbgledb_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(dbgledb));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => dbgledb) = (0:0:0,0:0:0);
  endspecify

endmodule

module spiDebug4_4_ ( input PADDO, output spiDebug44 );
  wire   VCCI;

  BB_B_B \spiDebug4_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(spiDebug44));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => spiDebug44) = (0:0:0,0:0:0);
  endspecify

endmodule

module spiDebug4_3_ ( input PADDO, output spiDebug43 );
  wire   VCCI;

  BB_B_B \spiDebug4_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(spiDebug43));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => spiDebug43) = (0:0:0,0:0:0);
  endspecify

endmodule

module spiDebug4_2_ ( input PADDO, output spiDebug42 );
  wire   VCCI;

  BB_B_B \spiDebug4_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(spiDebug42));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => spiDebug42) = (0:0:0,0:0:0);
  endspecify

endmodule

module spiDebug4_1_ ( input PADDO, output spiDebug41 );
  wire   VCCI;

  BB_B_B \spiDebug4_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(spiDebug41));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => spiDebug41) = (0:0:0,0:0:0);
  endspecify

endmodule

module spiDebug4_0_ ( input PADDO, output spiDebug40 );
  wire   VCCI;

  BB_B_B \spiDebug4_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(spiDebug40));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => spiDebug40) = (0:0:0,0:0:0);
  endspecify

endmodule

module clock_in ( output PADDI, input clock_in );
  wire   GNDI;

  BB_B_B \clock_in_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clock_in));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clock_in => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module reset_in ( output PADDI, input reset_in );
  wire   GNDI;

  BB_B_B \reset_in_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(reset_in));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (reset_in => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module spicsn ( output PADDI, input spicsn );
  wire   GNDI;

  BB_B_B \spicsn_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(spicsn));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (spicsn => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module spiclk ( output PADDI, input spiclk );
  wire   GNDI;

  BB_B_B \spiclk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(spiclk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (spiclk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module spimosi ( output PADDI, input spimosi );
  wire   GNDI;

  BB_B_B \spimosi_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(spimosi));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (spimosi => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule
