$date
	Fri Sep 27 22:49:16 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_gray_up_down_counter $end
$var wire 3 ! gray_code [2:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ up $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ up $end
$var reg 3 % binary_counter [2:0] $end
$var reg 3 & gray_code [2:0] $end
$scope function binary_to_gray $end
$var reg 3 ' binary_value [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
0$
0#
0"
bx !
$end
#5
1"
#10
b0 !
b0 &
b0 %
0"
1#
#15
1"
#20
0"
1$
0#
#25
b1 %
b0 '
1"
#30
0"
#35
b1 !
b1 &
b10 %
b1 '
1"
#40
0"
#45
b11 !
b11 &
b11 %
b10 '
1"
#50
0"
#55
b10 !
b10 &
b100 %
b11 '
1"
#60
0"
#65
b110 !
b110 &
b101 %
b100 '
1"
#70
0"
#75
b111 !
b111 &
b110 %
b101 '
1"
#80
0"
#85
b101 !
b101 &
b111 %
b110 '
1"
#90
0"
#95
b100 !
b100 &
b0 %
b111 '
1"
#100
0"
0$
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
1$
#135
b0 !
b0 &
b1 %
b0 '
1"
#140
0"
#145
b1 !
b1 &
b10 %
b1 '
1"
#150
0"
#155
b11 !
b11 &
b11 %
b10 '
1"
#160
0"
#165
b10 !
b10 &
b100 %
b11 '
1"
#170
0"
#175
b110 !
b110 &
b101 %
b100 '
1"
#180
0"
