"""
Automatically generated register map.
"""

from collections import namedtuple

register = namedtuple("register", "addr width value rmask wmask")
reg_field = namedtuple("reg_field", "addr offset width rd wr")

# Registers
class Registers:
	def __init__(self):
		self.clkgen_reset = register(0, 8, 0, 0, 15)
		self.clkgen_gate = register(1, 8, 0, 31, 63)
		self.clkgen_clk_sel = register(2, 8, 0, 127, 127)
		self.clkgen_rfdc_del = register(3, 8, 0, 255, 255)
		self.clkgen_dlc_dco_del = register(4, 8, 0, 255, 255)
		self.enable = register(5, 8, 0, 127, 127)
		self.ldo_dig_xo_dco_config = register(6, 8, 0, 255, 255)
		self.ldo_rfdc_config = register(7, 8, 0, 255, 255)
		self.ldo_xo_osc_trim = register(8, 8, 0, 63, 63)
		self.ldo_fce_rfdiv_trim = register(9, 8, 0, 63, 63)
		self.ldo_dmro_trim = register(10, 8, 0, 119, 119)
		self.ldo_pfd_trim = register(11, 8, 0, 119, 119)
		self.ldo_sync_trim = register(12, 8, 0, 119, 119)
		self.ref_config = register(13, 8, 0, 31, 31)
		self.dco_config_ana = register(14, 8, 0, 255, 255)
		self.dco_config_dig = register(15, 8, 0, 15, 15)
		self.dco_tune = register(16, 8, 0, 127, 127)
		self.fdelta_cal_knorm_msb_config_0 = register(17, 8, 0, 223, 223)
		self.fdelta_cal_knorm_lsb_0 = register(18, 8, 0, 255, 255)
		self.fdelta_cal_knorm_msb_config_1 = register(19, 8, 0, 223, 223)
		self.fdelta_cal_knorm_lsb_1 = register(20, 8, 0, 255, 255)
		self.dcycle_cal_config_0 = register(21, 8, 0, 31, 31)
		self.dcycle_cal_target_0 = register(22, 8, 0, 255, 255)
		self.dcycle_cal_m_0 = register(23, 8, 0, 127, 127)
		self.dcycle_cal_config_1 = register(24, 8, 0, 31, 31)
		self.dcycle_cal_target_1 = register(25, 8, 0, 255, 255)
		self.dcycle_cal_m_1 = register(26, 8, 0, 127, 127)
		self.pswap_config_0 = register(27, 8, 0, 255, 255)
		self.pswap_config_1 = register(28, 8, 0, 255, 255)
		self.dmro_config = register(29, 8, 0, 255, 255)
		self.dmro_fast_ctrl_0 = register(30, 8, 0, 127, 127)
		self.dmro_slow_ctrl_0 = register(31, 8, 0, 127, 127)
		self.dmro_fast_ctrl_1 = register(32, 8, 0, 127, 127)
		self.dmro_slow_ctrl_1 = register(33, 8, 0, 127, 127)
		self.sync_config_0 = register(34, 8, 0, 63, 127)
		self.sync_config_1 = register(35, 8, 0, 63, 127)
		self.pfd_config = register(36, 8, 0, 119, 119)
		self.pll_integer_n = register(37, 8, 0, 255, 255)
		self.pll_alpha_lsb = register(38, 8, 0, 255, 255)
		self.pll_alpha_msb = register(39, 8, 0, 255, 255)
		self.dlc_config_a = register(40, 8, 0, 255, 255)
		self.dlc_config_b = register(41, 8, 0, 255, 255)
		self.iir_config_1_0 = register(42, 8, 0, 255, 255)
		self.iir_config_3_2 = register(43, 8, 0, 255, 255)
		self.rng_config = register(44, 8, 0, 127, 127)
		self.rfdc_regs = register(45, 8, 0, 255, 255)
		self.iir_regs = register(46, 8, 0, 255, 255)
		self.dlc_regs = register(47, 8, 0, 255, 255)
		self.dco_regs = register(48, 8, 0, 3, 3)
		self.fdelta_cal_regs = register(49, 8, 0, 255, 255)
		self.dcycle_cal_regs = register(50, 8, 0, 51, 51)
		self.atst_atbus_config = register(51, 8, 0, 223, 255)
		self.atst_adc_data = register(52, 8, 0, 255, 0)
		self.atst_dac_lsb = register(53, 8, 0, 255, 255)
		self.atst_dac_msb_config = register(54, 8, 0, 127, 127)
		self.dtst_config_a = register(55, 8, 0, 127, 63)
		self.dtst_config_b = register(56, 8, 0, 127, 63)
		self.cals = register(57, 8, 0, 240, 241)
		self.dco_freq_lsb = register(58, 8, 0, 255, 0)
		self.dco_freq_msb = register(59, 8, 0, 255, 0)
# Fields
class Fields:
	def __init__(self):
		self.ldo_osc_trim = reg_field(8, 3, 3, 1, 1)
		self.dac_data_7_0 = reg_field(53, 0, 8, 1, 1)
		self.dac_data_9_8 = reg_field(54, 0, 2, 1, 1)
		self.adc_samp = reg_field(51, 5, 1, 0, 1)
		self.dlc_iir_0_hold = reg_field(46, 0, 1, 1, 1)
		self.sync_pol_0 = reg_field(34, 4, 1, 1, 1)
		self.ldo_sync_byp_0 = reg_field(7, 2, 1, 1, 1)
		self.ldo_sync_byp_1 = reg_field(7, 6, 1, 1, 1)
		self.sync_pol_1 = reg_field(35, 4, 1, 1, 1)
		self.ldo_rfdc_dis_1 = reg_field(7, 4, 1, 1, 1)
		self.ldo_rfdc_dis_0 = reg_field(7, 0, 1, 1, 1)
		self.atst_dac_sel = reg_field(54, 2, 4, 1, 1)
		self.adc_data = reg_field(52, 0, 8, 1, 0)
		self.dtst_sel_a = reg_field(55, 0, 5, 1, 1)
		self.ena_dlc = reg_field(5, 2, 1, 1, 1)
		self.dco_step_clk = reg_field(48, 1, 1, 0, 1)
		self.ldo_dco_dis = reg_field(6, 1, 1, 1, 1)
		self.rfdc_path_sel = reg_field(40, 0, 2, 1, 1)
		self.gate_dco_fast = reg_field(1, 4, 1, 1, 1)
		self.rfdc_state_1_step_clk = reg_field(45, 5, 1, 0, 1)
		self.iir_pole_2 = reg_field(43, 1, 3, 1, 1)
		self.iir_pole_3 = reg_field(43, 5, 3, 1, 1)
		self.iir_pole_0 = reg_field(42, 1, 3, 1, 1)
		self.iir_pole_1 = reg_field(42, 5, 3, 1, 1)
		self.ldo_xo_trim = reg_field(8, 0, 3, 1, 1)
		self.clkgen_rfdc_del_0 = reg_field(3, 0, 4, 1, 1)
		self.clkgen_rfdc_del_1 = reg_field(3, 4, 4, 1, 1)
		self.rng_ena_dlc_req = reg_field(44, 4, 1, 1, 1)
		self.rng_ena_iir_req_1 = reg_field(44, 1, 1, 1, 1)
		self.clk_step = reg_field(1, 5, 1, 0, 1)
		self.dlc_hold = reg_field(47, 6, 1, 1, 1)
		self.rng_ena_pswap_0 = reg_field(27, 1, 1, 1, 1)
		self.rng_ena_pswap_1 = reg_field(28, 1, 1, 1, 1)
		self.gate_rfdc_1 = reg_field(1, 1, 1, 1, 1)
		self.freq_meas_sel = reg_field(57, 4, 2, 1, 1)
		self.fdelta_ena_cal_1 = reg_field(19, 0, 1, 1, 1)
		self.fdelta_ena_cal_0 = reg_field(17, 0, 1, 1, 1)
		self.ldo_dig_byp = reg_field(6, 2, 1, 1, 1)
		self.dlc_pi_hold = reg_field(47, 4, 1, 1, 1)
		self.dmro_ifast_0 = reg_field(30, 0, 7, 1, 1)
		self.dlc_iir_2_hold = reg_field(46, 4, 1, 1, 1)
		self.dlc_iir_3_hold = reg_field(46, 6, 1, 1, 1)
		self.dco_ena_div_buffer = reg_field(14, 3, 1, 1, 1)
		self.fdelta_cal_0_hold = reg_field(49, 0, 1, 1, 1)
		self.ldo_dig_trim = reg_field(6, 5, 3, 1, 1)
		self.pfd_pol_0 = reg_field(36, 0, 1, 1, 1)
		self.ref_clk_sel = reg_field(13, 1, 2, 1, 1)
		self.clkgen_clkf_sel = reg_field(2, 4, 2, 1, 1)
		self.dlc_iir_0_step_clk = reg_field(46, 1, 1, 0, 1)
		self.fdelta_cal_1_step_clk = reg_field(49, 5, 1, 0, 1)
		self.ldo_dco_byp = reg_field(6, 0, 1, 1, 1)
		self.dcycle_cal_0_hold = reg_field(50, 0, 1, 1, 1)
		self.dcycle_hyst_1 = reg_field(24, 1, 4, 1, 1)
		self.dcycle_hyst_0 = reg_field(21, 1, 4, 1, 1)
		self.ldo_pfd_byp_0 = reg_field(7, 1, 1, 1, 1)
		self.ldo_pfd_byp_1 = reg_field(7, 5, 1, 1, 1)
		self.dco_hold = reg_field(48, 0, 1, 1, 1)
		self.pfd_pol_1 = reg_field(36, 4, 1, 1, 1)
		self.dmro_tune_1 = reg_field(33, 4, 3, 1, 1)
		self.dmro_tune_0 = reg_field(31, 4, 3, 1, 1)
		self.pswap_count_1 = reg_field(28, 2, 6, 1, 1)
		self.pswap_count_0 = reg_field(27, 2, 6, 1, 1)
		self.dcycle_cal_1_step_clk = reg_field(50, 5, 1, 0, 1)
		self.dco_freq_count_7_0 = reg_field(58, 0, 8, 1, 0)
		self.dco_freq_count_15_8 = reg_field(59, 0, 8, 1, 0)
		self.ldo_fce_trim = reg_field(9, 0, 3, 1, 1)
		self.dtst_sel_b = reg_field(56, 0, 5, 1, 1)
		self.ena_rfdc_1 = reg_field(5, 1, 1, 1, 1)
		self.ena_rfdc_0 = reg_field(5, 0, 1, 1, 1)
		self.dcycle_cal_0_step_clk = reg_field(50, 1, 1, 0, 1)
		self.dco_byp_agc = reg_field(14, 7, 1, 1, 1)
		self.dlc_qnc_step_clk = reg_field(47, 3, 1, 0, 1)
		self.dco_tune = reg_field(16, 0, 7, 1, 1)
		self.fdelta_cal_gain_1 = reg_field(19, 1, 3, 1, 1)
		self.fdelta_cal_gain_0 = reg_field(17, 1, 3, 1, 1)
		self.rfdc_1_step_clk = reg_field(45, 7, 1, 0, 1)
		self.dlc_iir_ena_1 = reg_field(42, 4, 1, 1, 1)
		self.dlc_iir_ena_0 = reg_field(42, 0, 1, 1, 1)
		self.dlc_iir_ena_3 = reg_field(43, 4, 1, 1, 1)
		self.dlc_iir_ena_2 = reg_field(43, 0, 1, 1, 1)
		self.ibias_sel_ext = reg_field(13, 0, 1, 1, 1)
		self.dlc_iir_1_step_clk = reg_field(46, 3, 1, 0, 1)
		self.sync_mode_1 = reg_field(35, 5, 1, 1, 1)
		self.sync_mode_0 = reg_field(34, 5, 1, 1, 1)
		self.ldo_pfd_trim_0 = reg_field(11, 0, 3, 1, 1)
		self.ldo_pfd_trim_1 = reg_field(11, 4, 3, 1, 1)
		self.dco_ena_fce_dem = reg_field(15, 1, 1, 1, 1)
		self.dco_pol = reg_field(15, 0, 1, 1, 1)
		self.dcycle_ena_cal_1 = reg_field(24, 0, 1, 1, 1)
		self.dcycle_ena_cal_0 = reg_field(21, 0, 1, 1, 1)
		self.ldo_xo_byp = reg_field(6, 3, 1, 1, 1)
		self.rfdc_state_0_hold = reg_field(45, 0, 1, 1, 1)
		self.dmro_sel_manual_0 = reg_field(29, 3, 1, 1, 1)
		self.dmro_sel_manual_1 = reg_field(29, 7, 1, 1, 1)
		self.dlc_step_clk = reg_field(47, 7, 1, 0, 1)
		self.sync_samp_1 = reg_field(35, 6, 1, 0, 1)
		self.sync_samp_0 = reg_field(34, 6, 1, 0, 1)
		self.dco_amp_trim = reg_field(14, 4, 3, 1, 1)
		self.dlc_pi_step_clk = reg_field(47, 5, 1, 0, 1)
		self.dlc_iir_1_hold = reg_field(46, 2, 1, 1, 1)
		self.dlc_ena_qnc = reg_field(40, 4, 1, 1, 1)
		self.fdelta_lms_0_hold = reg_field(49, 2, 1, 1, 1)
		self.dco_buffer_bias = reg_field(14, 0, 3, 1, 1)
		self.frac_alpha_7_0 = reg_field(38, 0, 8, 1, 1)
		self.frac_alpha_15_8 = reg_field(39, 0, 8, 1, 1)
		self.rng_ena_dco_req = reg_field(44, 6, 1, 1, 1)
		self.rfdc_1_hold = reg_field(45, 6, 1, 1, 1)
		self.rfdc_state_1_hold = reg_field(45, 4, 1, 1, 1)
		self.rng_ena_pi_req = reg_field(44, 5, 1, 1, 1)
		self.srst_rfdc_0 = reg_field(0, 0, 1, 0, 1)
		self.srst_rfdc_1 = reg_field(0, 1, 1, 0, 1)
		self.fdelta_cal_0_step_clk = reg_field(49, 1, 1, 0, 1)
		self.rng_ena_iir_req_0 = reg_field(44, 0, 1, 1, 1)
		self.dtst_value_b = reg_field(56, 6, 1, 1, 0)
		self.rfdc_0_step_clk = reg_field(45, 3, 1, 0, 1)
		self.dtst_value_a = reg_field(55, 6, 1, 1, 0)
		self.pi_ki = reg_field(41, 4, 4, 1, 1)
		self.dmro_islow_0 = reg_field(31, 0, 4, 1, 1)
		self.dmro_islow_1 = reg_field(33, 0, 4, 1, 1)
		self.srst_dco = reg_field(0, 3, 1, 0, 1)
		self.pi_kp = reg_field(41, 0, 4, 1, 1)
		self.clkgen_clkv_sel = reg_field(2, 2, 2, 1, 1)
		self.dco_requant_type = reg_field(15, 2, 2, 1, 1)
		self.fdelta_cal_1_hold = reg_field(49, 4, 1, 1, 1)
		self.dcycle_byp_m_1 = reg_field(26, 0, 7, 1, 1)
		self.dcycle_byp_m_0 = reg_field(23, 0, 7, 1, 1)
		self.rfdc_pol_0 = reg_field(40, 2, 1, 1, 1)
		self.rfdc_pol_1 = reg_field(40, 3, 1, 1, 1)
		self.rng_ena_iir_req_2 = reg_field(44, 2, 1, 1, 1)
		self.rng_ena_iir_req_3 = reg_field(44, 3, 1, 1, 1)
		self.ldo_dmro_byp_1 = reg_field(7, 7, 1, 1, 1)
		self.gate_rfdc_0 = reg_field(1, 0, 1, 1, 1)
		self.dmro_ifast_1 = reg_field(32, 0, 7, 1, 1)
		self.ldo_dmro_byp_0 = reg_field(7, 3, 1, 1, 1)
		self.clkgen_dlc_del = reg_field(4, 0, 4, 1, 1)
		self.clkgen_dco_del = reg_field(4, 4, 4, 1, 1)
		self.atst_pwm_dac_sel = reg_field(54, 6, 1, 1, 1)
		self.pswap_ena_0 = reg_field(27, 0, 1, 1, 1)
		self.pswap_ena_1 = reg_field(28, 0, 1, 1, 1)
		self.dlc_f2p_step_clk = reg_field(47, 1, 1, 0, 1)
		self.get_dco_freq = reg_field(57, 0, 1, 0, 1)
		self.fdelta_lms_1_hold = reg_field(49, 6, 1, 1, 1)
		self.atst_sel = reg_field(51, 0, 5, 1, 1)
		self.adc_pol = reg_field(51, 6, 1, 1, 1)
		self.ldo_rfdiv_trim = reg_field(9, 3, 3, 1, 1)
		self.rfdc_0_hold = reg_field(45, 2, 1, 1, 1)
		self.dlc_iir_3_step_clk = reg_field(46, 7, 1, 0, 1)
		self.dlc_ena_type2 = reg_field(40, 5, 1, 1, 1)
		self.ldo_sync_trim_0 = reg_field(12, 0, 3, 1, 1)
		self.ldo_sync_trim_1 = reg_field(12, 4, 3, 1, 1)
		self.ena_fbdiv_0 = reg_field(5, 4, 1, 1, 1)
		self.ena_fbdiv_1 = reg_field(5, 5, 1, 1, 1)
		self.pfd_mode_1 = reg_field(36, 5, 2, 1, 1)
		self.pfd_mode_0 = reg_field(36, 1, 2, 1, 1)
		self.srst_dlc = reg_field(0, 2, 1, 0, 1)
		self.fdelta_lms_1_step_clk = reg_field(49, 7, 1, 0, 1)
		self.gate_dco_slow = reg_field(1, 3, 1, 1, 1)
		self.fdelta_lms_0_step_clk = reg_field(49, 3, 1, 0, 1)
		self.sync_del_0 = reg_field(34, 0, 4, 1, 1)
		self.sync_del_1 = reg_field(35, 0, 4, 1, 1)
		self.num_ref_periods = reg_field(57, 6, 2, 1, 1)
		self.dlc_qnc_hold = reg_field(47, 2, 1, 1, 1)
		self.dmro_rst_1 = reg_field(29, 6, 1, 1, 1)
		self.dmro_rst_0 = reg_field(29, 2, 1, 1, 1)
		self.dtst_drive_pad_b = reg_field(56, 5, 1, 1, 1)
		self.dtst_drive_pad_a = reg_field(55, 5, 1, 1, 1)
		self.ena_ext_osc = reg_field(5, 6, 1, 1, 1)
		self.ena_dco = reg_field(5, 3, 1, 1, 1)
		self.gate_dlc = reg_field(1, 2, 1, 1, 1)
		self.pi_km = reg_field(40, 6, 2, 1, 1)
		self.atst_drive_pad = reg_field(51, 7, 1, 1, 1)
		self.clkgen_clkr_sel = reg_field(2, 0, 2, 1, 1)
		self.fdelta_del_v_0 = reg_field(17, 4, 1, 1, 1)
		self.fdelta_del_v_1 = reg_field(19, 4, 1, 1, 1)
		self.dlc_f2p_hold = reg_field(47, 0, 1, 1, 1)
		self.rfdc_state_0_step_clk = reg_field(45, 1, 1, 0, 1)
		self.ldo_dmro_trim_1 = reg_field(10, 4, 3, 1, 1)
		self.ldo_dmro_trim_0 = reg_field(10, 0, 3, 1, 1)
		self.dcycle_cal_1_hold = reg_field(50, 4, 1, 1, 1)
		self.ref_pol_1 = reg_field(13, 4, 1, 1, 1)
		self.ref_pol_0 = reg_field(13, 3, 1, 1, 1)
		self.ldo_xo_dis = reg_field(6, 4, 1, 1, 1)
		self.integer_n = reg_field(37, 0, 8, 1, 1)
		self.fdelta_byp_knorm_1_9_8 = reg_field(19, 6, 2, 1, 1)
		self.fdelta_byp_knorm_1_7_0 = reg_field(20, 0, 8, 1, 1)
		self.fdelta_byp_knorm_0_9_8 = reg_field(17, 6, 2, 1, 1)
		self.fdelta_byp_knorm_0_7_0 = reg_field(18, 0, 8, 1, 1)
		self.clkgen_clk_dco_pol = reg_field(2, 6, 1, 1, 1)
		self.dcycle_target_0 = reg_field(22, 0, 8, 1, 1)
		self.dcycle_target_1 = reg_field(25, 0, 8, 1, 1)
		self.dmro_reg_frc_0 = reg_field(29, 0, 2, 1, 1)
		self.dmro_reg_frc_1 = reg_field(29, 4, 2, 1, 1)
		self.dlc_iir_2_step_clk = reg_field(46, 5, 1, 0, 1)
