{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647488044576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647488044585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 16 20:34:04 2022 " "Processing started: Wed Mar 16 20:34:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647488044585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647488044585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off converter_module -c converter_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off converter_module -c converter_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647488044585 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647488045091 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647488045091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_s_display.v 1 1 " "Found 1 design units, including 1 entities, in source file s_s_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_s_display " "Found entity 1: s_s_display" {  } { { "s_s_display.v" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/s_s_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647488054743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647488054743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_display.v 1 1 " "Found 1 design units, including 1 entities, in source file mode_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 mode_display " "Found entity 1: mode_display" {  } { { "mode_display.v" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/mode_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647488054743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647488054743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter_module_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file converter_module_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 converter_module_tb " "Found entity 1: converter_module_tb" {  } { { "converter_module_tb.v" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647488054743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647488054743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter_module.v 1 1 " "Found 1 design units, including 1 entities, in source file converter_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 converter_module " "Found entity 1: converter_module" {  } { { "converter_module.v" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647488054751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647488054751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "converter_module " "Elaborating entity \"converter_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647488054795 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sw_int_lsb converter_module.v(12) " "Verilog HDL Always Construct warning at converter_module.v(12): inferring latch(es) for variable \"sw_int_lsb\", which holds its previous value in one or more paths through the always construct" {  } { { "converter_module.v" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647488054795 "|converter_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sw_int_msb converter_module.v(12) " "Verilog HDL Always Construct warning at converter_module.v(12): inferring latch(es) for variable \"sw_int_msb\", which holds its previous value in one or more paths through the always construct" {  } { { "converter_module.v" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647488054795 "|converter_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sw_int_msb\[0\] converter_module.v(12) " "Inferred latch for \"sw_int_msb\[0\]\" at converter_module.v(12)" {  } { { "converter_module.v" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647488054795 "|converter_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sw_int_msb\[1\] converter_module.v(12) " "Inferred latch for \"sw_int_msb\[1\]\" at converter_module.v(12)" {  } { { "converter_module.v" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647488054795 "|converter_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sw_int_msb\[2\] converter_module.v(12) " "Inferred latch for \"sw_int_msb\[2\]\" at converter_module.v(12)" {  } { { "converter_module.v" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647488054795 "|converter_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sw_int_msb\[3\] converter_module.v(12) " "Inferred latch for \"sw_int_msb\[3\]\" at converter_module.v(12)" {  } { { "converter_module.v" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647488054795 "|converter_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sw_int_lsb\[0\] converter_module.v(12) " "Inferred latch for \"sw_int_lsb\[0\]\" at converter_module.v(12)" {  } { { "converter_module.v" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647488054795 "|converter_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sw_int_lsb\[1\] converter_module.v(12) " "Inferred latch for \"sw_int_lsb\[1\]\" at converter_module.v(12)" {  } { { "converter_module.v" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647488054795 "|converter_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sw_int_lsb\[2\] converter_module.v(12) " "Inferred latch for \"sw_int_lsb\[2\]\" at converter_module.v(12)" {  } { { "converter_module.v" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647488054795 "|converter_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sw_int_lsb\[3\] converter_module.v(12) " "Inferred latch for \"sw_int_lsb\[3\]\" at converter_module.v(12)" {  } { { "converter_module.v" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647488054795 "|converter_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_display mode_display:d_mode " "Elaborating entity \"mode_display\" for hierarchy \"mode_display:d_mode\"" {  } { { "converter_module.v" "d_mode" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647488054817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_s_display s_s_display:d_msb " "Elaborating entity \"s_s_display\" for hierarchy \"s_s_display:d_msb\"" {  } { { "converter_module.v" "d_msb" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647488054820 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "converter_module.v" "Div0" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1647488055055 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "converter_module.v" "Mod0" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1647488055055 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1647488055055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "converter_module.v" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647488055095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647488055095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647488055095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647488055095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647488055095 ""}  } { { "converter_module.v" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647488055095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1am " "Found entity 1: lpm_divide_1am" {  } { { "db/lpm_divide_1am.tdf" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/db/lpm_divide_1am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647488055138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647488055138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647488055154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647488055154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/db/alt_u_div_kse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647488055170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647488055170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "converter_module.v" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647488055178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647488055178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647488055178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647488055178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647488055178 ""}  } { { "converter_module.v" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647488055178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_42m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_42m " "Found entity 1: lpm_divide_42m" {  } { { "db/lpm_divide_42m.tdf" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/db/lpm_divide_42m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647488055218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647488055218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sw_int_lsb\[0\] " "Latch sw_int_lsb\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn\[1\] " "Ports D and ENA on the latch are fed by the same signal btn\[1\]" {  } { { "converter_module.v" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647488055310 ""}  } { { "converter_module.v" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647488055310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sw_int_lsb\[1\] " "Latch sw_int_lsb\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn\[1\] " "Ports D and ENA on the latch are fed by the same signal btn\[1\]" {  } { { "converter_module.v" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647488055310 ""}  } { { "converter_module.v" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647488055310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sw_int_lsb\[2\] " "Latch sw_int_lsb\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn\[1\] " "Ports D and ENA on the latch are fed by the same signal btn\[1\]" {  } { { "converter_module.v" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647488055310 ""}  } { { "converter_module.v" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647488055310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sw_int_lsb\[3\] " "Latch sw_int_lsb\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn\[1\] " "Ports D and ENA on the latch are fed by the same signal btn\[1\]" {  } { { "converter_module.v" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647488055310 ""}  } { { "converter_module.v" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647488055310 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mode\[0\] VCC " "Pin \"mode\[0\]\" is stuck at VCC" {  } { { "converter_module.v" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647488055329 "|converter_module|mode[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MSB\[6\] VCC " "Pin \"MSB\[6\]\" is stuck at VCC" {  } { { "converter_module.v" "" { Text "C:/Users/JPL-ST-SPRING2021/Documents/ENGR 378/Labs/Lab 4/converter_module.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647488055329 "|converter_module|MSB[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1647488055329 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647488055404 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647488055659 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647488055659 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647488055700 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647488055700 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647488055700 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647488055700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647488055718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 16 20:34:15 2022 " "Processing ended: Wed Mar 16 20:34:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647488055718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647488055718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647488055718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647488055718 ""}
