<stg><name>mergeBuffer_Pipeline_2</name>


<trans_list>

<trans id="49" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %loop_index30 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index30"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:1 %sext_ln100_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln100

]]></Node>
<StgValue><ssdm name="sext_ln100_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="16">
<![CDATA[
newFuncRoot:2 %sext_ln100_cast = sext i16 %sext_ln100_read

]]></Node>
<StgValue><ssdm name="sext_ln100_cast"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dst, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i64 0, i64 %loop_index30

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %loop-memcpy-expansion29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
loop-memcpy-expansion29:0 %loop_index30_load = load i64 %loop_index30

]]></Node>
<StgValue><ssdm name="loop_index30_load"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="64">
<![CDATA[
loop-memcpy-expansion29:1 %empty = trunc i64 %loop_index30_load

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion29:3 %tmp_s = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %loop_index30_load, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="12">
<![CDATA[
loop-memcpy-expansion29:4 %p_cast15 = zext i12 %tmp_s

]]></Node>
<StgValue><ssdm name="p_cast15"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion29:5 %val_buf0_0_addr = getelementptr i8 %val_buf0_0, i64 0, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="val_buf0_0_addr"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion29:6 %val_buf0_1_addr = getelementptr i8 %val_buf0_1, i64 0, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="val_buf0_1_addr"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion29:7 %val_buf0_2_addr = getelementptr i8 %val_buf0_2, i64 0, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="val_buf0_2_addr"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion29:8 %val_buf0_3_addr = getelementptr i8 %val_buf0_3, i64 0, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="val_buf0_3_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion29:9 %val_buf0_4_addr = getelementptr i8 %val_buf0_4, i64 0, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="val_buf0_4_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion29:10 %val_buf0_5_addr = getelementptr i8 %val_buf0_5, i64 0, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="val_buf0_5_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion29:11 %val_buf0_6_addr = getelementptr i8 %val_buf0_6, i64 0, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="val_buf0_6_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion29:12 %val_buf0_7_addr = getelementptr i8 %val_buf0_7, i64 0, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="val_buf0_7_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="12">
<![CDATA[
loop-memcpy-expansion29:13 %val_buf0_0_load = load i12 %val_buf0_0_addr

]]></Node>
<StgValue><ssdm name="val_buf0_0_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="12">
<![CDATA[
loop-memcpy-expansion29:14 %val_buf0_1_load = load i12 %val_buf0_1_addr

]]></Node>
<StgValue><ssdm name="val_buf0_1_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="12">
<![CDATA[
loop-memcpy-expansion29:15 %val_buf0_2_load = load i12 %val_buf0_2_addr

]]></Node>
<StgValue><ssdm name="val_buf0_2_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="12">
<![CDATA[
loop-memcpy-expansion29:16 %val_buf0_3_load = load i12 %val_buf0_3_addr

]]></Node>
<StgValue><ssdm name="val_buf0_3_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="12">
<![CDATA[
loop-memcpy-expansion29:17 %val_buf0_4_load = load i12 %val_buf0_4_addr

]]></Node>
<StgValue><ssdm name="val_buf0_4_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="12">
<![CDATA[
loop-memcpy-expansion29:18 %val_buf0_5_load = load i12 %val_buf0_5_addr

]]></Node>
<StgValue><ssdm name="val_buf0_5_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="12">
<![CDATA[
loop-memcpy-expansion29:19 %val_buf0_6_load = load i12 %val_buf0_6_addr

]]></Node>
<StgValue><ssdm name="val_buf0_6_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="12">
<![CDATA[
loop-memcpy-expansion29:20 %val_buf0_7_load = load i12 %val_buf0_7_addr

]]></Node>
<StgValue><ssdm name="val_buf0_7_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion29:23 %empty_29 = add i64 %loop_index30_load, i64 1

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion29:24 %exitcond43 = icmp_eq  i64 %empty_29, i64 %sext_ln100_cast

]]></Node>
<StgValue><ssdm name="exitcond43"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion29:26 %br_ln0 = br i1 %exitcond43, void %loop-memcpy-expansion29.loop-memcpy-expansion29_crit_edge, void %if.end10.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion29:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="12">
<![CDATA[
loop-memcpy-expansion29:13 %val_buf0_0_load = load i12 %val_buf0_0_addr

]]></Node>
<StgValue><ssdm name="val_buf0_0_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="12">
<![CDATA[
loop-memcpy-expansion29:14 %val_buf0_1_load = load i12 %val_buf0_1_addr

]]></Node>
<StgValue><ssdm name="val_buf0_1_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="12">
<![CDATA[
loop-memcpy-expansion29:15 %val_buf0_2_load = load i12 %val_buf0_2_addr

]]></Node>
<StgValue><ssdm name="val_buf0_2_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="12">
<![CDATA[
loop-memcpy-expansion29:16 %val_buf0_3_load = load i12 %val_buf0_3_addr

]]></Node>
<StgValue><ssdm name="val_buf0_3_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="12">
<![CDATA[
loop-memcpy-expansion29:17 %val_buf0_4_load = load i12 %val_buf0_4_addr

]]></Node>
<StgValue><ssdm name="val_buf0_4_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="12">
<![CDATA[
loop-memcpy-expansion29:18 %val_buf0_5_load = load i12 %val_buf0_5_addr

]]></Node>
<StgValue><ssdm name="val_buf0_5_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="12">
<![CDATA[
loop-memcpy-expansion29:19 %val_buf0_6_load = load i12 %val_buf0_6_addr

]]></Node>
<StgValue><ssdm name="val_buf0_6_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="12">
<![CDATA[
loop-memcpy-expansion29:20 %val_buf0_7_load = load i12 %val_buf0_7_addr

]]></Node>
<StgValue><ssdm name="val_buf0_7_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
loop-memcpy-expansion29:21 %p_0 = mux i8 @_ssdm_op_Mux.ap_auto.8i8.i3, i8 %val_buf0_0_load, i8 %val_buf0_1_load, i8 %val_buf0_2_load, i8 %val_buf0_3_load, i8 %val_buf0_4_load, i8 %val_buf0_5_load, i8 %val_buf0_6_load, i8 %val_buf0_7_load, i3 %empty

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop-memcpy-expansion29:22 %write_ln0 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %dst, i8 %p_0

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-expansion29:25 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion29.loop-memcpy-expansion29_crit_edge:0 %store_ln0 = store i64 %empty_29, i64 %loop_index30

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion29.loop-memcpy-expansion29_crit_edge:1 %br_ln0 = br void %loop-memcpy-expansion29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
if.end10.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
