# IntroToVLSIDesignProject
The goal of this project was to design a finite state machine and code it in verilog and create the gates neccessary to layout this design using cadence design tools.
