package zhujiang.device.dma

import chisel3._
import chisel3.util._
import org.chipsalliance.cde.config._
import org.chipsalliance.cde.config.Parameters
import chisel3.experimental.BundleLiterals._
import zhujiang._
import zhujiang.chi._
import zhujiang.axi._
import xs.utils.sram._
import xijiang._
import xs.utils.{CircularQueuePtr, HasCircularQueuePtrHelper}

class AxiRdSlave(node: Node)(implicit p: Parameters) extends ZJModule with HasCircularQueuePtrHelper {
    private val rni           = DmaParams(node = node)
    private val axiParams     = node.axiDevParams.get.extPortParams.getOrElse(AxiParams())
    private val axiParamsUser = axiParams.copy(idBits = log2Ceil(node.outstanding), userBits = axiParams.idBits + log2Ceil(node.outstanding))
    private val axiParamsLast = axiParams.copy(userBits = 1)
    private val axiParamsR    = axiParams.copy(idBits = log2Ceil(node.outstanding))

    private class CirQAxiEntryPtr extends CircularQueuePtr[CirQAxiEntryPtr](rni.axiEntrySize)
    private object CirQAxiEntryPtr {
        def apply(f: Bool, v: UInt): CirQAxiEntryPtr = {
            val ptr = Wire(new CirQAxiEntryPtr)
            ptr.flag  := f
            ptr.value := v
            ptr
        }
    }

    val io = IO(new Bundle {
        val uAxiAr  = Flipped(Decoupled(new ARFlit(axiParamsLast)))
        val uAxiR   = Decoupled(new RFlit(axiParams))
        val dAxiAr  = Decoupled(new ARFlit(axiParamsUser))
        val dAxiR   = Flipped(Decoupled(new RFlit(axiParamsR)))
        val finish  = Flipped(Valid(new Finish(node)))
        val working = Output(Bool())
    })

    private val uArEntrys = Reg(Vec(rni.axiEntrySize, new AxiRdEntry(isPipe = false, node = node)))
    private val uHeadPtr  = RegInit(CirQAxiEntryPtr(f = false.B, v = 0.U))
    private val uTailPtr  = RegInit(CirQAxiEntryPtr(f = false.B, v = 0.U))

    private val dArEntrys  = RegInit(VecInit(Seq.fill(node.outstanding)((new AxiRMstEntry(node)).Lit(_.valid -> false.B, _.subValid -> false.B))))
    private val streamFree = RegInit(VecInit(Seq.fill(node.outstanding)(true.B)))

    private val rxArPipe  = Module(new Queue(gen = new AxiRdEntry(isPipe = true, node = node), entries = 2, pipe = false, flow = false))
    private val dataCtrlQ = Module(new SendReg(node))

    private val rxArBdl = WireInit(0.U.asTypeOf(new AxiRdEntry(isPipe = true, node = node)))
    private val txArBdl = WireInit(0.U.asTypeOf(io.dAxiAr.bits))

    private val uTailE      = uArEntrys(uTailPtr.value)
    private val reachPeak   = (uTailE.cnt.get + 1.U) === uTailE.num.get
    private val reachBottom = (uTailE.num.get === 0.U) & (uTailE.cnt.get === 63.U)

    private val arid_hi = io.dAxiAr.bits.user.getWidth - 1
    private val arid_lo = log2Ceil(node.outstanding)

    private val uTailPtrAdd = io.dAxiAr.fire & (reachPeak | reachBottom)
    private val freeVec     = dArEntrys.map(e => !e.valid & !e.subValid)
    private val validVec    = dArEntrys.map(e => e.valid | e.subValid)

    private val selFree    = PriorityEncoder(freeVec)
    private val freeStream = PriorityEncoder(streamFree)

    uHeadPtr := Mux(rxArPipe.io.deq.fire, uHeadPtr + 1.U, uHeadPtr)
    uTailPtr := Mux(uTailPtrAdd, uTailPtr + 1.U, uTailPtr)

    uArEntrys.zipWithIndex.foreach { case (e, i) =>
        when(rxArPipe.io.deq.fire & uHeadPtr.value === i.U) {
            e.entryInit(rxArPipe.io.deq.bits, freeStream)
        }.elsewhen(io.dAxiAr.fire & uTailPtr.value === i.U) {
            e.cnt.get := e.cnt.get + 1.U
            e.exAddr  := Cat(e.exAddr(rni.pageBits - 1, rni.offset) + 1.U, 0.U(rni.offset.W)) & e.byteMask | ~e.byteMask & e.exAddr
        }
    }
    dArEntrys.zipWithIndex.foreach { case (e, i) =>
        when(io.dAxiAr.fire & selFree === i.U) {
            val nextAddr = (uTailE.exAddr(rni.offset - 1, 0) + (1.U(rni.offset.W) << uTailE.size)) & uTailE.byteMask(rni.offset - 1, 0) | uTailE.exAddr(rni.offset - 1, 0) & ~uTailE.byteMask(rni.offset - 1, 0)
            e.id        := uTailE.id
            e.size      := 1.U(log2Ceil(dw / 8).W) << uTailE.size
            e.last      := (reachBottom | reachPeak) & uTailE.spLast
            e.byteMask  := uTailE.byteMask(rni.offset - 1, 0)
            e.nextShift := nextAddr
            e.beat      := Mux((uTailE.byteMask(rni.offset) ^ uTailE.byteMask(rni.offset - 1)) & uTailE.cache(1), 0.U, uTailE.exAddr(rni.offset - 1))
            e.outBeat   := uTailE.exAddr(rni.offset - 1)
            e.valid     := true.B
            e.subValid  := true.B
            val notModify = !uTailE.cache(1)
            val lastEntry = (uTailE.cnt.get + 1.U) === uTailE.num.get
            val specWrap  = Burst.isWrap(uTailE.burst) & !uTailE.byteMask(rni.offset)
            e.noMerge := notModify
            e.endShift := PriorityMux(
                Seq(
                    notModify -> nextAddr,
                    specWrap  -> uTailE.exAddr(rni.offset - 1, 0),
                    true.B    -> Mux(reachPeak | reachBottom, uTailE.endAddr(rni.offset - 1, 0), 0.U)
                )
            )
        }.elsewhen(io.uAxiR.fire & dataCtrlQ.io.dataOut.bits.idx === i.U) {
            e.outBeat   := Mux(e.byteMask.orR, e.nextShift(rni.offset - 1), e.outBeat)
            e.nextShift := (e.nextShift + e.size) & e.byteMask | ~e.byteMask & e.nextShift
            e.valid     := Mux((e.nextShift === e.endShift), false.B, e.valid)
        }
        when(io.dAxiR.fire & io.dAxiR.bits.id === i.U) {
            e.beat := !e.beat
        }
        when(io.finish.valid && (io.finish.bits.idx === i.U)) {
            assert(e.subValid)
            e.subValid := false.B
        }
    }

    when(io.finish.valid && (dArEntrys(io.finish.bits.idx).last | dArEntrys(io.finish.bits.idx).noMerge)) {
        assert(!streamFree(io.finish.bits.streamID))
        streamFree(io.finish.bits.streamID) := true.B
    }
    when(rxArPipe.io.deq.fire) {
        assert(streamFree.reduce(_ | _))
        streamFree(freeStream) := false.B
    }

    txArBdl := 0.U.asTypeOf(txArBdl)
    private val specWrapModify     = uTailE.cache(1) & (uTailE.byteMask(rni.offset) ^ uTailE.byteMask(rni.offset - 1))
    private val specWrapModifyAddr = Cat(uTailE.preAddr, uTailE.exAddr(rni.pageBits - 1, rni.offset), 0.U(rni.offset.W))
    private val defaultNoMerAddr   = Cat(uTailE.preAddr, uTailE.exAddr)
    private val defaultMerAddr     = Cat(uTailE.preAddr, uTailE.exAddr(rni.pageBits - 1, rni.offset - 1), 0.U((rni.offset - 1).W))
    txArBdl.addr := PriorityMux(
        Seq(
            specWrapModify  -> specWrapModifyAddr,
            uTailE.cache(1) -> defaultMerAddr,
            true.B          -> defaultNoMerAddr
        )
    )
    txArBdl.qos   := uTailE.qos
    txArBdl.cache := uTailE.cache
    txArBdl.burst := Burst.INCR
    txArBdl.user  := Cat(uTailE.id, uTailE.streamID.get)
    txArBdl.id    := selFree
    txArBdl.size  := Mux(!uTailE.cache(1), uTailE.size, log2Ceil(dw / 8).U)

    private val incrHalf  = Burst.isIncr(uTailE.burst) & uTailE.exAddr(rni.offset - 1)
    private val wrapHalf  = Burst.isWrap(uTailE.burst) & (uTailE.exAddr(rni.offset - 1) & uTailE.byteMask(rni.offset) | !uTailE.byteMask(rni.offset - 1))
    private val otherHalf = (uTailE.exAddr(rni.pageBits - 1, rni.offset) === uTailE.endAddr(rni.pageBits - 1, rni.offset)) & (uTailE.endAddr(rni.offset - 1, 0) <= "b100000".U) & (uTailE.endAddr > uTailE.exAddr)
    txArBdl.len := Mux(!uTailE.cache(1) | incrHalf | wrapHalf | otherHalf | Burst.isFix(uTailE.burst), 0.U, 1.U)

    private val isSendLast = (dArEntrys(dataCtrlQ.io.dataOut.bits.idx).nextShift === dArEntrys(dataCtrlQ.io.dataOut.bits.idx).endShift)
    io.uAxiAr.ready    := rxArPipe.io.enq.ready
    io.uAxiR.bits      := 0.U.asTypeOf(io.uAxiR.bits)
    io.uAxiR.bits.data := dataCtrlQ.io.dataOut.bits.data
    io.uAxiR.bits.id   := dataCtrlQ.io.dataOut.bits.id
    io.uAxiR.bits.last := dArEntrys(dataCtrlQ.io.dataOut.bits.idx).last & isSendLast
    io.uAxiR.bits.resp := dataCtrlQ.io.dataOut.bits.resp
    io.uAxiR.valid     := dataCtrlQ.io.dataOut.valid

    io.dAxiAr.bits  := txArBdl
    io.dAxiAr.valid := uHeadPtr =/= uTailPtr & freeVec.reduce(_ | _)
    io.dAxiR.ready  := dataCtrlQ.io.dataIn.ready

    io.working := RegNext(uHeadPtr =/= uTailPtr || validVec.reduce(_ | _) || rxArPipe.io.count =/= 0.U)

    dataCtrlQ.io.dataIn.valid     := io.dAxiR.valid
    dataCtrlQ.io.dataIn.bits.id   := dArEntrys(io.dAxiR.bits.id).id
    dataCtrlQ.io.dataIn.bits.data := io.dAxiR.bits.data
    dataCtrlQ.io.dataIn.bits.idx  := io.dAxiR.bits.id
    dataCtrlQ.io.dataIn.bits.last := io.dAxiR.bits.last
    dataCtrlQ.io.dataIn.bits.beat := dArEntrys(io.dAxiR.bits.id).beat
    dataCtrlQ.io.dataIn.bits.resp := io.dAxiR.bits.resp
    dataCtrlQ.io.dataOut.ready    := io.uAxiR.ready

    dataCtrlQ.io.ptr.endShift  := dArEntrys(dataCtrlQ.io.dataOut.bits.idx).endShift
    dataCtrlQ.io.ptr.nextShift := dArEntrys(dataCtrlQ.io.dataOut.bits.idx).nextShift
    dataCtrlQ.io.ptr.outBeat   := dArEntrys(dataCtrlQ.io.dataOut.bits.idx).outBeat

    rxArPipe.io.enq.valid := io.uAxiAr.valid
    rxArPipe.io.enq.bits  := rxArBdl.pipeInit(io.uAxiAr.bits)
    rxArPipe.io.deq.ready := !isFull(uHeadPtr, uTailPtr) & streamFree.reduce(_ | _)

    when(io.dAxiAr.fire) {
        assert(io.dAxiAr.bits.user(arid_lo - 1, 0) === uTailE.streamID.get)
        assert(io.dAxiAr.bits.user(arid_hi, arid_lo) === uTailE.id)
    }
}
