{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 2437, "design__instance__area": 23706.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 34, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0017850733129307628, "power__switching__total": 0.0007622855482622981, "power__leakage__total": 3.4787106528710865e-08, "power__total": 0.0025473935529589653, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2729101744060501, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2784599019073521, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.5718110591317012, "timing__setup__ws__corner:nom_tt_025C_1v80": 7.933605108535961, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.571811, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 10.288895, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 2, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 34, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2910812506751544, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.29905520573043853, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.3539710846845951, "timing__setup__ws__corner:nom_ss_100C_1v60": 4.465919316315761, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.353971, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 4.465919, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 34, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.26706540512760957, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2720877211661472, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.26770891816645775, "timing__setup__ws__corner:nom_ff_n40C_1v95": 8.366541474214126, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.267709, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 12.082737, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 4, "design__max_fanout_violation__count": 34, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.26605182698861213, "clock__skew__worst_setup": 0.27022509994505506, "timing__hold__ws": 0.26384528642034, "timing__setup__ws": 4.369575935870852, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.263845, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 4.369576, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 260.75 271.47", "design__core__bbox": "5.52 10.88 254.84 258.4", "design__io": 55, "design__die__area": 70785.8, "design__core__area": 61711.7, "design__instance__count__stdcell": 3320, "design__instance__area__stdcell": 24811.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.402052, "design__instance__utilization__stdcell": 0.402052, "design__rows": 91, "design__rows:unithd": 91, "design__sites": 49322, "design__sites:unithd": 49322, "design__instance__count__class:buffer": 3, "design__instance__area__class:buffer": 11.2608, "design__instance__count__class:inverter": 342, "design__instance__area__class:inverter": 1284.98, "design__instance__count__class:sequential_cell": 302, "design__instance__area__class:sequential_cell": 7619.81, "design__instance__count__class:multi_input_combinational_cell": 976, "design__instance__area__class:multi_input_combinational_cell": 7692.38, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 3774180, "design__instance__count__class:timing_repair_buffer": 712, "design__instance__area__class:timing_repair_buffer": 5774.29, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 51170.4, "design__violations": 0, "design__instance__count__class:clock_buffer": 66, "design__instance__area__class:clock_buffer": 952.163, "design__instance__count__class:clock_inverter": 36, "design__instance__area__class:clock_inverter": 371.606, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 375, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 2416, "route__net__special": 2, "route__drc_errors__iter:0": 436, "route__wirelength__iter:0": 55678, "route__drc_errors__iter:1": 145, "route__wirelength__iter:1": 55168, "route__drc_errors__iter:2": 129, "route__wirelength__iter:2": 55087, "route__drc_errors__iter:3": 16, "route__wirelength__iter:3": 55044, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 55032, "route__drc_errors": 0, "route__wirelength": 55032, "route__vias": 14661, "route__vias__singlecut": 14661, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 444.83, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 53, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 53, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 53, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 34, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.27134342762938846, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.276008307355039, "timing__hold__ws__corner:min_tt_025C_1v80": 0.5661338780235676, "timing__setup__ws__corner:min_tt_025C_1v80": 7.958397721644653, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.566134, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 10.338943, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 53, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 34, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.288480331121806, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.29515432600079117, "timing__hold__ws__corner:min_ss_100C_1v60": 1.3337860082807096, "timing__setup__ws__corner:min_ss_100C_1v60": 4.5560196904720325, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.333786, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 4.55602, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 53, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 34, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.26605182698861213, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.27022509994505506, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.26384528642034, "timing__setup__ws__corner:min_ff_n40C_1v95": 8.38310955492379, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.263845, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 12.140242, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 53, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 34, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.27420480551168014, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2810853018790858, "timing__hold__ws__corner:max_tt_025C_1v80": 0.5780566189333666, "timing__setup__ws__corner:max_tt_025C_1v80": 7.906311384926657, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.578057, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 10.227538, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 53, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 4, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 34, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.29440259396955704, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.3039454052253092, "timing__hold__ws__corner:max_ss_100C_1v60": 1.3786310261380925, "timing__setup__ws__corner:max_ss_100C_1v60": 4.369575935870852, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.378631, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 4.369576, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 53, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 34, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.26851391314880463, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.27425448799343727, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.272025354385975, "timing__setup__ws__corner:max_ff_n40C_1v95": 8.34815795676325, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.272025, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 12.0296, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 53, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 53, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79961, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79992, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000390453, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000448798, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 7.35342e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000448798, "design_powergrid__voltage__worst": 0.000448798, "design_powergrid__voltage__worst__net:VPWR": 1.79961, "design_powergrid__drop__worst": 0.000448798, "design_powergrid__drop__worst__net:VPWR": 0.000390453, "design_powergrid__voltage__worst__net:VGND": 0.000448798, "design_powergrid__drop__worst__net:VGND": 0.000448798, "ir__voltage__worst": 1.8, "ir__drop__avg": 7.64e-05, "ir__drop__worst": 0.00039, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}