$date
	Mon Dec 22 15:54:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! o_2 $end
$var wire 1 " o_1 $end
$var reg 1 # i_1 $end
$var reg 1 $ i_2 $end
$var reg 1 % i_3 $end
$scope module dut $end
$var wire 1 # i_1 $end
$var wire 1 $ i_2 $end
$var wire 1 % i_3 $end
$var wire 1 " o_1 $end
$var wire 1 ! o_2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1!
1#
#20
1$
#30
1"
1%
#40
