<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='4346' type='bool llvm::TargetLowering::expandFP_TO_SINT(llvm::SDNode * N, llvm::SDValue &amp; Result, llvm::SelectionDAG &amp; DAG) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='4342'>/// Expand float(f32) to SINT(i64) conversion
  /// \param N Node to expand
  /// \param Result output after conversion
  /// \returns True, if the expansion was successful, false otherwise</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='3192' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize10ExpandNodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='3196' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize10ExpandNodeEPN4llvm6SDNodeE'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='6525' ll='6594' type='bool llvm::TargetLowering::expandFP_TO_SINT(llvm::SDNode * Node, llvm::SDValue &amp; Result, llvm::SelectionDAG &amp; DAG) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='653' u='c' c='_ZNK4llvm18R600TargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
