module Controller(
	input CLK,
	input [3:0] COND,
	input [1:0] OP,
	input [5:0] FUNCT,
	input [3:0] RD,
	input Z_FLAG,
	
	output reg PC_SRC,
output reg MEM_to_REG,
output reg MEM_WRITE,
output reg [3:0] ALUControl,
output reg ALUSrc,
output reg [1:0]IMM_SRC,
output reg REG_WRITE,
output reg [1:0]REG_SRC,
output reg CONDEX
	 
	 
	 

  
   
); 