m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/ISM/OneDrive/Verilog_modules/_ModelSim
vdivider
Z0 !s110 1577109685
!i10b 1
!s100 =:>>;OdJRRS4mTAP^WcJS2
Ia2RzN;n21B[9fzBj4TQo30
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/GitHub/FQW/FPGA/ModelSim
w1575309263
8D:/GitHub/FQW/FPGA/source/floatALU/divider.v
FD:/GitHub/FQW/FPGA/source/floatALU/divider.v
Z3 L0 39
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1577109685.000000
!s107 D:/GitHub/FQW/FPGA/source/floatALU/divider.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/GitHub/FQW/FPGA/source/floatALU/divider.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vjas_constrol
!s110 1578241919
!i10b 1
!s100 _`i>EROadFRIFn<okgX4h0
IXdOiW0=XWj?h>D:XCA1FJ3
R1
R2
w1578241917
8D:/GitHub/FQW/FPGA/source/speed-jerk-acc/jas_constrol.v
FD:/GitHub/FQW/FPGA/source/speed-jerk-acc/jas_constrol.v
L0 3
R4
r1
!s85 0
31
!s108 1578241919.000000
!s107 D:\GitHub\FQW\FPGA\source\speed-jerk-acc\..\configuration.vh|D:/GitHub/FQW/FPGA/source/speed-jerk-acc/jas_constrol.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/GitHub/FQW/FPGA/source/speed-jerk-acc/jas_constrol.v|
!i113 1
R6
R7
vjerk_acc_speed
R0
!i10b 1
!s100 M3<?DR<ZAWSMBOWXZ:HSS3
IVoAnQIiPL7_GDhn:G0YYY2
R1
R2
w1575342048
8D:/GitHub/FQW/FPGA/source/speed-jerk-acc/jerk_acc_speed.v
FD:/GitHub/FQW/FPGA/source/speed-jerk-acc/jerk_acc_speed.v
L0 3
R4
r1
!s85 0
31
R5
!s107 D:\GitHub\FQW\FPGA\source\speed-jerk-acc\..\configuration.vh|D:/GitHub/FQW/FPGA/source/speed-jerk-acc/jerk_acc_speed.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/GitHub/FQW/FPGA/source/speed-jerk-acc/jerk_acc_speed.v|
!i113 1
R6
R7
vmult
!s110 1577109686
!i10b 1
!s100 FVNdbm:705lj;n`UeV<:`3
Imn81m@>GWdBzA1=<P;dOO3
R1
R2
w1575309374
8D:/GitHub/FQW/FPGA/source/floatALU/mult.v
FD:/GitHub/FQW/FPGA/source/floatALU/mult.v
R3
R4
r1
!s85 0
31
!s108 1577109686.000000
!s107 D:/GitHub/FQW/FPGA/source/floatALU/mult.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/GitHub/FQW/FPGA/source/floatALU/mult.v|
!i113 1
R6
R7
vtestbench_jas_control
!s110 1578242198
!i10b 1
!s100 HS0JZ9KddYSXjSWEEaz4`2
IN`XYWN^emNVjEV?ajW_o<1
R1
R2
w1578242192
8D:/GitHub/FQW/FPGA/source/testbench/testbench_jas_control.v
FD:/GitHub/FQW/FPGA/source/testbench/testbench_jas_control.v
L0 3
R4
r1
!s85 0
31
!s108 1578242198.000000
!s107 D:\GitHub\FQW\FPGA\source\testbench\..\configuration.vh|D:/GitHub/FQW/FPGA/source/testbench/testbench_jas_control.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/GitHub/FQW/FPGA/source/testbench/testbench_jas_control.v|
!i113 1
R6
R7
