// Generated by CIRCT firtool-1.30.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module RouteComputer_160(
  input  [2:0] io_req_3_bits_src_virt_id,
               io_req_3_bits_flow_vnet_id,
  input  [7:0] io_req_3_bits_flow_ingress_node,
  input  [1:0] io_req_3_bits_flow_ingress_node_id,
  input  [7:0] io_req_3_bits_flow_egress_node,
  input  [1:0] io_req_3_bits_flow_egress_node_id,
  input  [2:0] io_req_2_bits_src_virt_id,
               io_req_2_bits_flow_vnet_id,
  input  [7:0] io_req_2_bits_flow_ingress_node,
  input  [1:0] io_req_2_bits_flow_ingress_node_id,
  input  [7:0] io_req_2_bits_flow_egress_node,
  input  [1:0] io_req_2_bits_flow_egress_node_id,
  input  [2:0] io_req_1_bits_src_virt_id,
               io_req_1_bits_flow_vnet_id,
  input  [7:0] io_req_1_bits_flow_ingress_node,
  input  [1:0] io_req_1_bits_flow_ingress_node_id,
  input  [7:0] io_req_1_bits_flow_egress_node,
  input  [1:0] io_req_1_bits_flow_egress_node_id,
  input  [2:0] io_req_0_bits_src_virt_id,
               io_req_0_bits_flow_vnet_id,
  input  [7:0] io_req_0_bits_flow_ingress_node,
  input  [1:0] io_req_0_bits_flow_ingress_node_id,
  input  [7:0] io_req_0_bits_flow_egress_node,
  input  [1:0] io_req_0_bits_flow_egress_node_id,
  output       io_resp_3_vc_sel_2_1,
               io_resp_3_vc_sel_2_2,
               io_resp_3_vc_sel_2_3,
               io_resp_3_vc_sel_2_4,
               io_resp_3_vc_sel_1_1,
               io_resp_3_vc_sel_1_2,
               io_resp_3_vc_sel_1_3,
               io_resp_3_vc_sel_1_4,
               io_resp_2_vc_sel_3_0,
               io_resp_2_vc_sel_3_1,
               io_resp_2_vc_sel_3_2,
               io_resp_2_vc_sel_3_3,
               io_resp_2_vc_sel_3_4,
               io_resp_2_vc_sel_1_1,
               io_resp_2_vc_sel_1_2,
               io_resp_2_vc_sel_1_3,
               io_resp_2_vc_sel_1_4,
               io_resp_2_vc_sel_0_4,
               io_resp_1_vc_sel_0_4,
               io_resp_0_vc_sel_3_1,
               io_resp_0_vc_sel_3_2,
               io_resp_0_vc_sel_3_3,
               io_resp_0_vc_sel_3_4,
               io_resp_0_vc_sel_2_1,
               io_resp_0_vc_sel_2_2,
               io_resp_0_vc_sel_2_3,
               io_resp_0_vc_sel_2_4,
               io_resp_0_vc_sel_1_1,
               io_resp_0_vc_sel_1_2,
               io_resp_0_vc_sel_1_3,
               io_resp_0_vc_sel_1_4
);

  wire [6:0]  _GEN = ~(io_req_0_bits_flow_egress_node[6:0]);	// RouteComputer.scala:74:27, pla.scala:78:21
  wire [3:0]  _decoded_T = {_GEN[1], _GEN[3], _GEN[4], io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_2 =
    {io_req_0_bits_flow_egress_node[0], _GEN[1], _GEN[4], io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_4 =
    {io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[4],
     _GEN[5],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_6 =
    {_GEN[1], io_req_0_bits_flow_egress_node[2], _GEN[5], io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_8 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[2],
     _GEN[5],
     _GEN[6],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_10 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     _GEN[4],
     _GEN[5],
     _GEN[6],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_12 =
    {_GEN[0],
     _GEN[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     _GEN[4],
     _GEN[5],
     _GEN[6],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_14 =
    {io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     _GEN[4],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_16 =
    {_GEN[0],
     _GEN[1],
     _GEN[2],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     _GEN[5],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_18 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     _GEN[2],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     _GEN[5],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_20 =
    {io_req_0_bits_flow_egress_node[1],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_22 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:90:45
  wire [4:0]  _decoded_T_24 =
    {_GEN[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_26 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[4],
     _GEN[5],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_28 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[4],
     _GEN[5],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_30 =
    {_GEN[1], _GEN[2], io_req_0_bits_flow_egress_node[5], io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_32 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[3],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_34 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[3],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_36 =
    {io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_38 =
    {_GEN[0],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_40 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_42 =
    {_GEN[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_44 =
    {_GEN[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_46 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_48 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_50 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [2:0]  _decoded_T_52 =
    {_GEN[1], io_req_0_bits_flow_egress_node[6], io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_54 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_56 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:90:45
  wire [3:0]  _decoded_T_58 = {_GEN[1], _GEN[3], _GEN[4], io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_60 =
    {io_req_0_bits_flow_egress_node[0], _GEN[1], _GEN[4], io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_62 =
    {io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[4],
     _GEN[5],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_64 =
    {_GEN[1], io_req_0_bits_flow_egress_node[2], _GEN[5], io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_66 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[2],
     _GEN[5],
     _GEN[6],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_68 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     _GEN[4],
     _GEN[5],
     _GEN[6],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_70 =
    {_GEN[0],
     _GEN[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     _GEN[4],
     _GEN[5],
     _GEN[6],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_72 =
    {io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     _GEN[4],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_74 =
    {_GEN[0],
     _GEN[1],
     _GEN[2],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     _GEN[5],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_76 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     _GEN[2],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     _GEN[5],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_78 =
    {io_req_0_bits_flow_egress_node[1],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_80 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:90:45
  wire [4:0]  _decoded_T_82 =
    {_GEN[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_84 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[4],
     _GEN[5],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_86 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[4],
     _GEN[5],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_88 =
    {_GEN[1], _GEN[2], io_req_0_bits_flow_egress_node[5], io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_90 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[3],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_92 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[3],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_94 =
    {io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_96 =
    {_GEN[0],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_98 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_100 =
    {_GEN[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_102 =
    {_GEN[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_104 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_106 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_108 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [2:0]  _decoded_T_110 =
    {_GEN[1], io_req_0_bits_flow_egress_node[6], io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_112 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_114 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:90:45
  wire [3:0]  _decoded_T_116 = {_GEN[1], _GEN[3], _GEN[4], io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_118 =
    {io_req_0_bits_flow_egress_node[0], _GEN[1], _GEN[4], io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_120 =
    {io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[3],
     _GEN[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_122 =
    {io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[4],
     _GEN[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_124 =
    {_GEN[1], io_req_0_bits_flow_egress_node[2], _GEN[5], io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_126 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     _GEN[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_128 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     _GEN[4],
     _GEN[5],
     _GEN[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_130 =
    {_GEN[0],
     _GEN[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     _GEN[4],
     _GEN[5],
     _GEN[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_132 =
    {io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     _GEN[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_134 =
    {_GEN[0],
     _GEN[1],
     _GEN[2],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     _GEN[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_136 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     _GEN[2],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     _GEN[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_138 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:90:45
  wire [4:0]  _decoded_T_140 =
    {_GEN[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_142 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[4],
     _GEN[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_144 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[4],
     _GEN[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_146 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[3],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_148 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[3],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_150 =
    {io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_152 =
    {_GEN[0],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_154 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_156 =
    {_GEN[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_158 =
    {_GEN[2],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_160 =
    {_GEN[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_162 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_164 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_166 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [2:0]  _decoded_T_168 =
    {_GEN[1], io_req_0_bits_flow_egress_node[6], io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_170 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_172 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:90:45
  wire [20:0] _GEN_0 =
    ~{io_req_2_bits_flow_vnet_id,
      io_req_2_bits_flow_ingress_node,
      io_req_2_bits_flow_ingress_node_id,
      io_req_2_bits_flow_egress_node};	// RouteComputer.scala:74:27, pla.scala:78:21
  wire [3:0]  _decoded_T_275 =
    {_GEN_0[1], io_req_2_bits_flow_egress_node[6], _GEN_0[19], _GEN_0[20]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_277 =
    {io_req_2_bits_flow_egress_node[0],
     _GEN_0[1],
     _GEN_0[3],
     io_req_2_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_279 =
    {io_req_2_bits_flow_egress_node[0],
     _GEN_0[2],
     _GEN_0[3],
     io_req_2_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_281 =
    {io_req_2_bits_flow_egress_node[0],
     io_req_2_bits_flow_egress_node[2],
     _GEN_0[4],
     _GEN_0[6],
     io_req_2_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [2:0]  _decoded_T_283 =
    {_GEN_0[0], io_req_2_bits_flow_egress_node[3], io_req_2_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_285 =
    {io_req_2_bits_flow_egress_node_id[0],
     io_req_2_bits_flow_egress_node[0],
     io_req_2_bits_flow_egress_node[3],
     io_req_2_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:90:45
  wire [3:0]  _decoded_T_287 =
    {io_req_2_bits_flow_egress_node_id[0],
     io_req_2_bits_flow_egress_node[0],
     io_req_2_bits_flow_egress_node[6],
     io_req_2_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:90:45
  wire [3:0]  _decoded_T_289 =
    {_GEN_0[0], _GEN_0[3], io_req_2_bits_flow_vnet_id[0], io_req_2_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_291 =
    {io_req_2_bits_flow_egress_node[0],
     _GEN_0[1],
     _GEN_0[3],
     io_req_2_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_293 =
    {io_req_2_bits_flow_egress_node[0],
     _GEN_0[2],
     _GEN_0[3],
     io_req_2_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_295 =
    {io_req_2_bits_flow_egress_node[0],
     io_req_2_bits_flow_egress_node[2],
     _GEN_0[4],
     _GEN_0[6],
     io_req_2_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [2:0]  _decoded_T_297 =
    {_GEN_0[0], io_req_2_bits_flow_egress_node[3], io_req_2_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_299 =
    {io_req_2_bits_flow_egress_node_id[0],
     io_req_2_bits_flow_egress_node[0],
     io_req_2_bits_flow_egress_node[3],
     io_req_2_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:90:45
  wire [3:0]  _decoded_T_301 =
    {io_req_2_bits_flow_egress_node_id[0],
     io_req_2_bits_flow_egress_node[0],
     io_req_2_bits_flow_egress_node[6],
     io_req_2_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:90:45
  wire [3:0]  _decoded_T_303 =
    {_GEN_0[0], _GEN_0[3], io_req_2_bits_flow_vnet_id[0], io_req_2_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [1:0]  _decoded_T_305 =
    {io_req_2_bits_flow_vnet_id[1], io_req_2_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:90:45
  wire [2:0]  _decoded_T_309 =
    {io_req_2_bits_flow_egress_node_id[0], _GEN_0[18], io_req_2_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_311 =
    {io_req_2_bits_flow_egress_node[0],
     _GEN_0[1],
     _GEN_0[3],
     io_req_2_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_313 =
    {io_req_2_bits_flow_egress_node[0],
     _GEN_0[2],
     _GEN_0[3],
     io_req_2_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_315 =
    {io_req_2_bits_flow_egress_node[0],
     io_req_2_bits_flow_egress_node[2],
     _GEN_0[4],
     _GEN_0[6],
     io_req_2_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [2:0]  _decoded_T_317 =
    {_GEN_0[0], io_req_2_bits_flow_egress_node[3], io_req_2_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_319 =
    {io_req_2_bits_flow_egress_node_id[0],
     io_req_2_bits_flow_egress_node[0],
     io_req_2_bits_flow_egress_node[3],
     io_req_2_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:90:45
  wire [3:0]  _decoded_T_321 =
    {io_req_2_bits_flow_egress_node_id[0],
     io_req_2_bits_flow_egress_node[0],
     io_req_2_bits_flow_egress_node[6],
     io_req_2_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:90:45
  wire [3:0]  _decoded_T_323 =
    {_GEN_0[0], _GEN_0[3], io_req_2_bits_flow_vnet_id[0], io_req_2_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _GEN_1 = ~(io_req_3_bits_flow_egress_node[6:0]);	// RouteComputer.scala:74:27, pla.scala:78:21
  wire [3:0]  _decoded_T_377 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[1],
     _GEN_1[4],
     io_req_3_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_379 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[1],
     _GEN_1[2],
     _GEN_1[5],
     io_req_3_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_381 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[1],
     io_req_3_bits_flow_egress_node[2],
     _GEN_1[5],
     io_req_3_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_383 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[0],
     io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[2],
     _GEN_1[6],
     io_req_3_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_385 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[0],
     io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[2],
     _GEN_1[3],
     _GEN_1[4],
     _GEN_1[5],
     io_req_3_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_387 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[0],
     io_req_3_bits_flow_egress_node[3],
     io_req_3_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_389 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[2],
     io_req_3_bits_flow_egress_node[3],
     io_req_3_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:90:45
  wire [6:0]  _decoded_T_391 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[1],
     _GEN_1[2],
     _GEN_1[3],
     io_req_3_bits_flow_egress_node[4],
     _GEN_1[5],
     io_req_3_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_393 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[0],
     _GEN_1[1],
     _GEN_1[2],
     io_req_3_bits_flow_egress_node[4],
     _GEN_1[5],
     io_req_3_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_395 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[4],
     io_req_3_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:90:45
  wire [4:0]  _decoded_T_397 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[1],
     _GEN_1[2],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_399 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[1],
     _GEN_1[2],
     _GEN_1[3],
     _GEN_1[4],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_401 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[0],
     io_req_3_bits_flow_egress_node[1],
     _GEN_1[2],
     _GEN_1[4],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_403 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[2],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:90:45
  wire [6:0]  _decoded_T_405 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[1],
     io_req_3_bits_flow_egress_node[2],
     _GEN_1[3],
     io_req_3_bits_flow_egress_node[4],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_407 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[0],
     _GEN_1[1],
     io_req_3_bits_flow_egress_node[2],
     io_req_3_bits_flow_egress_node[4],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_409 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[2],
     io_req_3_bits_flow_egress_node[6],
     io_req_3_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:90:45
  wire [3:0]  _decoded_T_411 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[1],
     _GEN_1[4],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_413 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[1],
     _GEN_1[2],
     _GEN_1[5],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_415 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[1],
     io_req_3_bits_flow_egress_node[2],
     _GEN_1[5],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_417 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[0],
     io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[2],
     _GEN_1[6],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_419 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[0],
     io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[2],
     _GEN_1[3],
     _GEN_1[4],
     _GEN_1[5],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_421 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[0],
     io_req_3_bits_flow_egress_node[3],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_423 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[2],
     io_req_3_bits_flow_egress_node[3],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:90:45
  wire [6:0]  _decoded_T_425 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[1],
     _GEN_1[2],
     _GEN_1[3],
     io_req_3_bits_flow_egress_node[4],
     _GEN_1[5],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_427 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[0],
     _GEN_1[1],
     _GEN_1[2],
     io_req_3_bits_flow_egress_node[4],
     _GEN_1[5],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_429 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[4],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:90:45
  wire [4:0]  _decoded_T_431 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[1],
     _GEN_1[2],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_433 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[1],
     _GEN_1[2],
     _GEN_1[3],
     _GEN_1[4],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_435 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[0],
     io_req_3_bits_flow_egress_node[1],
     _GEN_1[2],
     _GEN_1[4],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_437 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[2],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:90:45
  wire [6:0]  _decoded_T_439 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[1],
     io_req_3_bits_flow_egress_node[2],
     _GEN_1[3],
     io_req_3_bits_flow_egress_node[4],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_441 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[0],
     _GEN_1[1],
     io_req_3_bits_flow_egress_node[2],
     io_req_3_bits_flow_egress_node[4],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_443 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[2],
     io_req_3_bits_flow_egress_node[6],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:90:45
  wire [3:0]  _decoded_T_445 =
    {_GEN_1[1], _GEN_1[4], io_req_3_bits_src_virt_id[0], io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_447 =
    {io_req_3_bits_flow_egress_node[1],
     _GEN_1[2],
     _GEN_1[5],
     io_req_3_bits_src_virt_id[0],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_449 =
    {_GEN_1[0],
     io_req_3_bits_flow_egress_node[1],
     _GEN_1[5],
     _GEN_1[6],
     io_req_3_bits_src_virt_id[0],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_451 =
    {_GEN_1[1],
     io_req_3_bits_flow_egress_node[2],
     _GEN_1[5],
     io_req_3_bits_src_virt_id[0],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_453 =
    {io_req_3_bits_flow_egress_node[0],
     io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[2],
     _GEN_1[3],
     _GEN_1[4],
     _GEN_1[5],
     io_req_3_bits_src_virt_id[0],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_455 =
    {_GEN_1[0],
     io_req_3_bits_flow_egress_node[3],
     io_req_3_bits_src_virt_id[0],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_457 =
    {io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[3],
     _GEN_1[5],
     io_req_3_bits_src_virt_id[0],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_459 =
    {_GEN_1[1],
     _GEN_1[2],
     _GEN_1[3],
     io_req_3_bits_flow_egress_node[4],
     _GEN_1[5],
     io_req_3_bits_src_virt_id[0],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_461 =
    {io_req_3_bits_flow_egress_node[0],
     _GEN_1[1],
     _GEN_1[2],
     io_req_3_bits_flow_egress_node[4],
     _GEN_1[5],
     io_req_3_bits_src_virt_id[0],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_463 =
    {io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[4],
     io_req_3_bits_src_virt_id[0],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:90:45
  wire [4:0]  _decoded_T_465 =
    {_GEN_1[1],
     _GEN_1[2],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[0],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_467 =
    {io_req_3_bits_flow_egress_node[1],
     _GEN_1[2],
     _GEN_1[3],
     _GEN_1[4],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[0],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_469 =
    {io_req_3_bits_flow_egress_node[0],
     io_req_3_bits_flow_egress_node[1],
     _GEN_1[2],
     _GEN_1[4],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[0],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_471 =
    {io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[2],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[0],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:90:45
  wire [6:0]  _decoded_T_473 =
    {_GEN_1[1],
     io_req_3_bits_flow_egress_node[2],
     _GEN_1[3],
     io_req_3_bits_flow_egress_node[4],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[0],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_475 =
    {io_req_3_bits_flow_egress_node[0],
     _GEN_1[1],
     io_req_3_bits_flow_egress_node[2],
     io_req_3_bits_flow_egress_node[4],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[0],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_477 =
    {io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[2],
     io_req_3_bits_flow_egress_node[6],
     io_req_3_bits_src_virt_id[0],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:90:45
  wire [2:0]  _decoded_T_479 = {_GEN_1[1], _GEN_1[4], io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_481 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[1],
     _GEN_1[4],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_483 =
    {io_req_3_bits_flow_egress_node[1],
     _GEN_1[2],
     _GEN_1[5],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_485 =
    {_GEN_1[0],
     io_req_3_bits_flow_egress_node[1],
     _GEN_1[5],
     _GEN_1[6],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_487 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[1],
     _GEN_1[2],
     _GEN_1[5],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_489 =
    {_GEN_1[1],
     io_req_3_bits_flow_egress_node[2],
     _GEN_1[5],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_491 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[1],
     io_req_3_bits_flow_egress_node[2],
     _GEN_1[5],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_493 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[0],
     io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[2],
     _GEN_1[6],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_495 =
    {io_req_3_bits_flow_egress_node[0],
     io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[2],
     _GEN_1[3],
     _GEN_1[4],
     _GEN_1[5],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_497 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[0],
     io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[2],
     _GEN_1[3],
     _GEN_1[4],
     _GEN_1[5],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [2:0]  _decoded_T_499 =
    {_GEN_1[0], io_req_3_bits_flow_egress_node[3], io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_501 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[0],
     io_req_3_bits_flow_egress_node[3],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_503 =
    {io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[3],
     _GEN_1[5],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_505 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[2],
     io_req_3_bits_flow_egress_node[3],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:90:45
  wire [5:0]  _decoded_T_507 =
    {_GEN_1[1],
     _GEN_1[2],
     _GEN_1[3],
     io_req_3_bits_flow_egress_node[4],
     _GEN_1[5],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_509 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[1],
     _GEN_1[2],
     _GEN_1[3],
     io_req_3_bits_flow_egress_node[4],
     _GEN_1[5],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_511 =
    {io_req_3_bits_flow_egress_node[0],
     _GEN_1[1],
     _GEN_1[2],
     io_req_3_bits_flow_egress_node[4],
     _GEN_1[5],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_513 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[0],
     _GEN_1[1],
     _GEN_1[2],
     io_req_3_bits_flow_egress_node[4],
     _GEN_1[5],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [2:0]  _decoded_T_515 =
    {io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[4],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:90:45
  wire [3:0]  _decoded_T_517 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[4],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:90:45
  wire [3:0]  _decoded_T_519 =
    {_GEN_1[1],
     _GEN_1[2],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_521 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[1],
     _GEN_1[2],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_523 =
    {io_req_3_bits_flow_egress_node[1],
     _GEN_1[2],
     _GEN_1[3],
     _GEN_1[4],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_525 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[1],
     _GEN_1[2],
     _GEN_1[3],
     _GEN_1[4],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_527 =
    {io_req_3_bits_flow_egress_node[0],
     io_req_3_bits_flow_egress_node[1],
     _GEN_1[2],
     _GEN_1[4],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_529 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[0],
     io_req_3_bits_flow_egress_node[1],
     _GEN_1[2],
     _GEN_1[4],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_531 =
    {io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[2],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:90:45
  wire [4:0]  _decoded_T_533 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[2],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:90:45
  wire [5:0]  _decoded_T_535 =
    {_GEN_1[1],
     io_req_3_bits_flow_egress_node[2],
     _GEN_1[3],
     io_req_3_bits_flow_egress_node[4],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_537 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[1],
     io_req_3_bits_flow_egress_node[2],
     _GEN_1[3],
     io_req_3_bits_flow_egress_node[4],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_539 =
    {io_req_3_bits_flow_egress_node[0],
     _GEN_1[1],
     io_req_3_bits_flow_egress_node[2],
     io_req_3_bits_flow_egress_node[4],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_541 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[0],
     _GEN_1[1],
     io_req_3_bits_flow_egress_node[2],
     io_req_3_bits_flow_egress_node[4],
     io_req_3_bits_flow_egress_node[5],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_543 =
    {io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[2],
     io_req_3_bits_flow_egress_node[6],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:90:45
  wire [4:0]  _decoded_T_545 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[2],
     io_req_3_bits_flow_egress_node[6],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:90:45
  assign io_resp_3_vc_sel_2_1 =
    |{&_decoded_T_377,
      &_decoded_T_379,
      &_decoded_T_381,
      &_decoded_T_383,
      &_decoded_T_387,
      &_decoded_T_389,
      &_decoded_T_395,
      &_decoded_T_397,
      &_decoded_T_403,
      &_decoded_T_411,
      &_decoded_T_413,
      &_decoded_T_415,
      &_decoded_T_417,
      &_decoded_T_421,
      &_decoded_T_423,
      &_decoded_T_429,
      &_decoded_T_431,
      &_decoded_T_437,
      &_decoded_T_481,
      &_decoded_T_487,
      &_decoded_T_491,
      &_decoded_T_493,
      &_decoded_T_501,
      &_decoded_T_505,
      &_decoded_T_517,
      &_decoded_T_521,
      &_decoded_T_533};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_3_vc_sel_2_2 =
    |{&_decoded_T_377,
      &_decoded_T_379,
      &_decoded_T_381,
      &_decoded_T_383,
      &_decoded_T_387,
      &_decoded_T_389,
      &_decoded_T_395,
      &_decoded_T_397,
      &_decoded_T_403,
      &_decoded_T_411,
      &_decoded_T_413,
      &_decoded_T_415,
      &_decoded_T_417,
      &_decoded_T_421,
      &_decoded_T_423,
      &_decoded_T_429,
      &_decoded_T_431,
      &_decoded_T_437,
      &_decoded_T_481,
      &_decoded_T_487,
      &_decoded_T_491,
      &_decoded_T_493,
      &_decoded_T_501,
      &_decoded_T_505,
      &_decoded_T_517,
      &_decoded_T_521,
      &_decoded_T_533};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_3_vc_sel_2_3 =
    |{&_decoded_T_377,
      &_decoded_T_379,
      &_decoded_T_381,
      &_decoded_T_383,
      &_decoded_T_387,
      &_decoded_T_389,
      &_decoded_T_395,
      &_decoded_T_397,
      &_decoded_T_403,
      &_decoded_T_411,
      &_decoded_T_413,
      &_decoded_T_415,
      &_decoded_T_417,
      &_decoded_T_421,
      &_decoded_T_423,
      &_decoded_T_429,
      &_decoded_T_431,
      &_decoded_T_437,
      &_decoded_T_445,
      &_decoded_T_447,
      &_decoded_T_449,
      &_decoded_T_451,
      &_decoded_T_455,
      &_decoded_T_457,
      &_decoded_T_463,
      &_decoded_T_465,
      &_decoded_T_471,
      &_decoded_T_479,
      &_decoded_T_483,
      &_decoded_T_485,
      &_decoded_T_489,
      &_decoded_T_499,
      &_decoded_T_503,
      &_decoded_T_515,
      &_decoded_T_519,
      &_decoded_T_531};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_3_vc_sel_2_4 =
    |{&_decoded_T_377,
      &_decoded_T_379,
      &_decoded_T_381,
      &_decoded_T_383,
      &_decoded_T_387,
      &_decoded_T_389,
      &_decoded_T_395,
      &_decoded_T_397,
      &_decoded_T_403,
      &_decoded_T_411,
      &_decoded_T_413,
      &_decoded_T_415,
      &_decoded_T_417,
      &_decoded_T_421,
      &_decoded_T_423,
      &_decoded_T_429,
      &_decoded_T_431,
      &_decoded_T_437,
      &_decoded_T_445,
      &_decoded_T_447,
      &_decoded_T_449,
      &_decoded_T_451,
      &_decoded_T_455,
      &_decoded_T_457,
      &_decoded_T_463,
      &_decoded_T_465,
      &_decoded_T_471,
      &_decoded_T_479,
      &_decoded_T_483,
      &_decoded_T_485,
      &_decoded_T_489,
      &_decoded_T_499,
      &_decoded_T_503,
      &_decoded_T_515,
      &_decoded_T_519,
      &_decoded_T_531};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_3_vc_sel_1_1 =
    |{&_decoded_T_385,
      &_decoded_T_391,
      &_decoded_T_393,
      &_decoded_T_399,
      &_decoded_T_401,
      &_decoded_T_405,
      &_decoded_T_407,
      &_decoded_T_409,
      &_decoded_T_419,
      &_decoded_T_425,
      &_decoded_T_427,
      &_decoded_T_433,
      &_decoded_T_435,
      &_decoded_T_439,
      &_decoded_T_441,
      &_decoded_T_443,
      &_decoded_T_497,
      &_decoded_T_509,
      &_decoded_T_513,
      &_decoded_T_525,
      &_decoded_T_529,
      &_decoded_T_537,
      &_decoded_T_541,
      &_decoded_T_545};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_3_vc_sel_1_2 =
    |{&_decoded_T_385,
      &_decoded_T_391,
      &_decoded_T_393,
      &_decoded_T_399,
      &_decoded_T_401,
      &_decoded_T_405,
      &_decoded_T_407,
      &_decoded_T_409,
      &_decoded_T_419,
      &_decoded_T_425,
      &_decoded_T_427,
      &_decoded_T_433,
      &_decoded_T_435,
      &_decoded_T_439,
      &_decoded_T_441,
      &_decoded_T_443,
      &_decoded_T_497,
      &_decoded_T_509,
      &_decoded_T_513,
      &_decoded_T_525,
      &_decoded_T_529,
      &_decoded_T_537,
      &_decoded_T_541,
      &_decoded_T_545};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_3_vc_sel_1_3 =
    |{&_decoded_T_385,
      &_decoded_T_391,
      &_decoded_T_393,
      &_decoded_T_399,
      &_decoded_T_401,
      &_decoded_T_405,
      &_decoded_T_407,
      &_decoded_T_409,
      &_decoded_T_419,
      &_decoded_T_425,
      &_decoded_T_427,
      &_decoded_T_433,
      &_decoded_T_435,
      &_decoded_T_439,
      &_decoded_T_441,
      &_decoded_T_443,
      &_decoded_T_453,
      &_decoded_T_459,
      &_decoded_T_461,
      &_decoded_T_467,
      &_decoded_T_469,
      &_decoded_T_473,
      &_decoded_T_475,
      &_decoded_T_477,
      &_decoded_T_495,
      &_decoded_T_507,
      &_decoded_T_511,
      &_decoded_T_523,
      &_decoded_T_527,
      &_decoded_T_535,
      &_decoded_T_539,
      &_decoded_T_543};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_3_vc_sel_1_4 =
    |{&_decoded_T_385,
      &_decoded_T_391,
      &_decoded_T_393,
      &_decoded_T_399,
      &_decoded_T_401,
      &_decoded_T_405,
      &_decoded_T_407,
      &_decoded_T_409,
      &_decoded_T_419,
      &_decoded_T_425,
      &_decoded_T_427,
      &_decoded_T_433,
      &_decoded_T_435,
      &_decoded_T_439,
      &_decoded_T_441,
      &_decoded_T_443,
      &_decoded_T_453,
      &_decoded_T_459,
      &_decoded_T_461,
      &_decoded_T_467,
      &_decoded_T_469,
      &_decoded_T_473,
      &_decoded_T_475,
      &_decoded_T_477,
      &_decoded_T_495,
      &_decoded_T_507,
      &_decoded_T_511,
      &_decoded_T_523,
      &_decoded_T_527,
      &_decoded_T_535,
      &_decoded_T_539,
      &_decoded_T_543};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_2_vc_sel_3_0 = &_decoded_T_275;	// Cat.scala:33:92, pla.scala:98:74
  assign io_resp_2_vc_sel_3_1 =
    |{&_decoded_T_275,
      &_decoded_T_277,
      &_decoded_T_279,
      &_decoded_T_283,
      &_decoded_T_287,
      &_decoded_T_291,
      &_decoded_T_293,
      &_decoded_T_297,
      &_decoded_T_301,
      &_decoded_T_311,
      &_decoded_T_313,
      &_decoded_T_317,
      &_decoded_T_321};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_2_vc_sel_3_2 =
    |{&_decoded_T_275,
      &_decoded_T_277,
      &_decoded_T_279,
      &_decoded_T_283,
      &_decoded_T_287,
      &_decoded_T_291,
      &_decoded_T_293,
      &_decoded_T_297,
      &_decoded_T_301,
      &_decoded_T_305,
      &_decoded_T_309,
      &_decoded_T_311,
      &_decoded_T_313,
      &_decoded_T_317,
      &_decoded_T_321};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_2_vc_sel_3_3 =
    |{&_decoded_T_275,
      &_decoded_T_277,
      &_decoded_T_279,
      &_decoded_T_283,
      &_decoded_T_287,
      &_decoded_T_291,
      &_decoded_T_293,
      &_decoded_T_297,
      &_decoded_T_301,
      &_decoded_T_305,
      &_decoded_T_309,
      &_decoded_T_311,
      &_decoded_T_313,
      &_decoded_T_317,
      &_decoded_T_321};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_2_vc_sel_3_4 =
    |{&_decoded_T_275,
      &_decoded_T_277,
      &_decoded_T_279,
      &_decoded_T_283,
      &_decoded_T_287,
      &_decoded_T_291,
      &_decoded_T_293,
      &_decoded_T_297,
      &_decoded_T_301,
      &_decoded_T_305,
      &{_GEN_0[0], _GEN_0[18], io_req_2_bits_src_virt_id[2]},
      &_decoded_T_311,
      &_decoded_T_313,
      &_decoded_T_317,
      &_decoded_T_321};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39
  assign io_resp_2_vc_sel_1_1 =
    |{&_decoded_T_281,
      &_decoded_T_285,
      &_decoded_T_289,
      &_decoded_T_295,
      &_decoded_T_299,
      &_decoded_T_303,
      &_decoded_T_315,
      &_decoded_T_319,
      &_decoded_T_323};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_2_vc_sel_1_2 =
    |{&_decoded_T_281,
      &_decoded_T_285,
      &_decoded_T_289,
      &_decoded_T_295,
      &_decoded_T_299,
      &_decoded_T_303,
      &_decoded_T_315,
      &_decoded_T_319,
      &_decoded_T_323};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_2_vc_sel_1_3 =
    |{&_decoded_T_281,
      &_decoded_T_285,
      &_decoded_T_289,
      &_decoded_T_295,
      &_decoded_T_299,
      &_decoded_T_303,
      &_decoded_T_315,
      &_decoded_T_319,
      &_decoded_T_323};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_2_vc_sel_1_4 =
    |{&_decoded_T_281,
      &_decoded_T_285,
      &_decoded_T_289,
      &_decoded_T_295,
      &_decoded_T_299,
      &_decoded_T_303,
      &_decoded_T_315,
      &_decoded_T_319,
      &_decoded_T_323};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_2_vc_sel_0_4 =
    &{io_req_2_bits_flow_egress_node[0],
      io_req_2_bits_flow_vnet_id[2],
      io_req_2_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:90:45, :98:74
  assign io_resp_1_vc_sel_0_4 = io_req_1_bits_src_virt_id[2];	// pla.scala:90:45
  assign io_resp_0_vc_sel_3_1 =
    |{&_decoded_T_12,
      &_decoded_T_18,
      &_decoded_T_28,
      &_decoded_T_34,
      &_decoded_T_42,
      &_decoded_T_46,
      &_decoded_T_50,
      &_decoded_T_56,
      &_decoded_T_70,
      &_decoded_T_76,
      &_decoded_T_86,
      &_decoded_T_92,
      &_decoded_T_100,
      &_decoded_T_104,
      &_decoded_T_108,
      &_decoded_T_114,
      &_decoded_T_130,
      &_decoded_T_136,
      &_decoded_T_144,
      &_decoded_T_148,
      &_decoded_T_156,
      &_decoded_T_162,
      &_decoded_T_166,
      &_decoded_T_172};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_3_2 =
    |{&_decoded_T_12,
      &_decoded_T_18,
      &_decoded_T_28,
      &_decoded_T_34,
      &_decoded_T_42,
      &_decoded_T_46,
      &_decoded_T_50,
      &_decoded_T_56,
      &_decoded_T_70,
      &_decoded_T_76,
      &_decoded_T_86,
      &_decoded_T_92,
      &_decoded_T_100,
      &_decoded_T_104,
      &_decoded_T_108,
      &_decoded_T_114,
      &_decoded_T_130,
      &_decoded_T_136,
      &_decoded_T_144,
      &_decoded_T_148,
      &_decoded_T_156,
      &_decoded_T_162,
      &_decoded_T_166,
      &_decoded_T_172};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_3_3 =
    |{&_decoded_T_12,
      &_decoded_T_18,
      &_decoded_T_28,
      &_decoded_T_34,
      &_decoded_T_42,
      &_decoded_T_46,
      &_decoded_T_50,
      &_decoded_T_56,
      &_decoded_T_70,
      &_decoded_T_76,
      &_decoded_T_86,
      &_decoded_T_92,
      &_decoded_T_100,
      &_decoded_T_104,
      &_decoded_T_108,
      &_decoded_T_114,
      &_decoded_T_130,
      &_decoded_T_136,
      &_decoded_T_144,
      &_decoded_T_148,
      &_decoded_T_156,
      &_decoded_T_162,
      &_decoded_T_166,
      &_decoded_T_172};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_3_4 =
    |{&_decoded_T_12,
      &_decoded_T_18,
      &_decoded_T_28,
      &_decoded_T_34,
      &_decoded_T_42,
      &_decoded_T_46,
      &_decoded_T_50,
      &_decoded_T_56,
      &_decoded_T_70,
      &_decoded_T_76,
      &_decoded_T_86,
      &_decoded_T_92,
      &_decoded_T_100,
      &_decoded_T_104,
      &_decoded_T_108,
      &_decoded_T_114,
      &_decoded_T_130,
      &_decoded_T_136,
      &_decoded_T_144,
      &_decoded_T_148,
      &_decoded_T_156,
      &_decoded_T_162,
      &_decoded_T_166,
      &_decoded_T_172};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_2_1 =
    |{&_decoded_T,
      &_decoded_T_2,
      &_decoded_T_4,
      &_decoded_T_6,
      &_decoded_T_8,
      &_decoded_T_14,
      &_decoded_T_20,
      &_decoded_T_22,
      &_decoded_T_24,
      &_decoded_T_30,
      &_decoded_T_36,
      &_decoded_T_38,
      &_decoded_T_52,
      &_decoded_T_58,
      &_decoded_T_60,
      &_decoded_T_62,
      &_decoded_T_64,
      &_decoded_T_66,
      &_decoded_T_72,
      &_decoded_T_78,
      &_decoded_T_80,
      &_decoded_T_82,
      &_decoded_T_88,
      &_decoded_T_94,
      &_decoded_T_96,
      &_decoded_T_110,
      &_decoded_T_116,
      &_decoded_T_118,
      &_decoded_T_120,
      &_decoded_T_122,
      &_decoded_T_124,
      &_decoded_T_126,
      &_decoded_T_132,
      &_decoded_T_138,
      &_decoded_T_140,
      &_decoded_T_150,
      &_decoded_T_152,
      &_decoded_T_158,
      &_decoded_T_168};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_2_2 =
    |{&_decoded_T,
      &_decoded_T_2,
      &_decoded_T_4,
      &_decoded_T_6,
      &_decoded_T_8,
      &_decoded_T_14,
      &_decoded_T_20,
      &_decoded_T_22,
      &_decoded_T_24,
      &_decoded_T_30,
      &_decoded_T_36,
      &_decoded_T_38,
      &_decoded_T_52,
      &_decoded_T_58,
      &_decoded_T_60,
      &_decoded_T_62,
      &_decoded_T_64,
      &_decoded_T_66,
      &_decoded_T_72,
      &_decoded_T_78,
      &_decoded_T_80,
      &_decoded_T_82,
      &_decoded_T_88,
      &_decoded_T_94,
      &_decoded_T_96,
      &_decoded_T_110,
      &_decoded_T_116,
      &_decoded_T_118,
      &_decoded_T_120,
      &_decoded_T_122,
      &_decoded_T_124,
      &_decoded_T_126,
      &_decoded_T_132,
      &_decoded_T_138,
      &_decoded_T_140,
      &_decoded_T_150,
      &_decoded_T_152,
      &_decoded_T_158,
      &_decoded_T_168};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_2_3 =
    |{&_decoded_T,
      &_decoded_T_2,
      &_decoded_T_4,
      &_decoded_T_6,
      &_decoded_T_8,
      &_decoded_T_14,
      &_decoded_T_20,
      &_decoded_T_22,
      &_decoded_T_24,
      &_decoded_T_30,
      &_decoded_T_36,
      &_decoded_T_38,
      &_decoded_T_52,
      &_decoded_T_58,
      &_decoded_T_60,
      &_decoded_T_62,
      &_decoded_T_64,
      &_decoded_T_66,
      &_decoded_T_72,
      &_decoded_T_78,
      &_decoded_T_80,
      &_decoded_T_82,
      &_decoded_T_88,
      &_decoded_T_94,
      &_decoded_T_96,
      &_decoded_T_110,
      &_decoded_T_116,
      &_decoded_T_118,
      &_decoded_T_120,
      &_decoded_T_122,
      &_decoded_T_124,
      &_decoded_T_126,
      &_decoded_T_132,
      &_decoded_T_138,
      &_decoded_T_140,
      &_decoded_T_150,
      &_decoded_T_152,
      &_decoded_T_158,
      &_decoded_T_168};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_2_4 =
    |{&_decoded_T,
      &_decoded_T_2,
      &_decoded_T_4,
      &_decoded_T_6,
      &_decoded_T_8,
      &_decoded_T_14,
      &_decoded_T_20,
      &_decoded_T_22,
      &_decoded_T_24,
      &_decoded_T_30,
      &_decoded_T_36,
      &_decoded_T_38,
      &_decoded_T_52,
      &_decoded_T_58,
      &_decoded_T_60,
      &_decoded_T_62,
      &_decoded_T_64,
      &_decoded_T_66,
      &_decoded_T_72,
      &_decoded_T_78,
      &_decoded_T_80,
      &_decoded_T_82,
      &_decoded_T_88,
      &_decoded_T_94,
      &_decoded_T_96,
      &_decoded_T_110,
      &_decoded_T_116,
      &_decoded_T_118,
      &_decoded_T_120,
      &_decoded_T_122,
      &_decoded_T_124,
      &_decoded_T_126,
      &_decoded_T_132,
      &_decoded_T_138,
      &_decoded_T_140,
      &_decoded_T_150,
      &_decoded_T_152,
      &_decoded_T_158,
      &_decoded_T_168};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_1_1 =
    |{&_decoded_T_10,
      &_decoded_T_16,
      &_decoded_T_26,
      &_decoded_T_32,
      &_decoded_T_40,
      &_decoded_T_44,
      &_decoded_T_48,
      &_decoded_T_54,
      &_decoded_T_68,
      &_decoded_T_74,
      &_decoded_T_84,
      &_decoded_T_90,
      &_decoded_T_98,
      &_decoded_T_102,
      &_decoded_T_106,
      &_decoded_T_112,
      &_decoded_T_128,
      &_decoded_T_134,
      &_decoded_T_142,
      &_decoded_T_146,
      &_decoded_T_154,
      &_decoded_T_160,
      &_decoded_T_164,
      &_decoded_T_170};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_1_2 =
    |{&_decoded_T_10,
      &_decoded_T_16,
      &_decoded_T_26,
      &_decoded_T_32,
      &_decoded_T_40,
      &_decoded_T_44,
      &_decoded_T_48,
      &_decoded_T_54,
      &_decoded_T_68,
      &_decoded_T_74,
      &_decoded_T_84,
      &_decoded_T_90,
      &_decoded_T_98,
      &_decoded_T_102,
      &_decoded_T_106,
      &_decoded_T_112,
      &_decoded_T_128,
      &_decoded_T_134,
      &_decoded_T_142,
      &_decoded_T_146,
      &_decoded_T_154,
      &_decoded_T_160,
      &_decoded_T_164,
      &_decoded_T_170};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_1_3 =
    |{&_decoded_T_10,
      &_decoded_T_16,
      &_decoded_T_26,
      &_decoded_T_32,
      &_decoded_T_40,
      &_decoded_T_44,
      &_decoded_T_48,
      &_decoded_T_54,
      &_decoded_T_68,
      &_decoded_T_74,
      &_decoded_T_84,
      &_decoded_T_90,
      &_decoded_T_98,
      &_decoded_T_102,
      &_decoded_T_106,
      &_decoded_T_112,
      &_decoded_T_128,
      &_decoded_T_134,
      &_decoded_T_142,
      &_decoded_T_146,
      &_decoded_T_154,
      &_decoded_T_160,
      &_decoded_T_164,
      &_decoded_T_170};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_1_4 =
    |{&_decoded_T_10,
      &_decoded_T_16,
      &_decoded_T_26,
      &_decoded_T_32,
      &_decoded_T_40,
      &_decoded_T_44,
      &_decoded_T_48,
      &_decoded_T_54,
      &_decoded_T_68,
      &_decoded_T_74,
      &_decoded_T_84,
      &_decoded_T_90,
      &_decoded_T_98,
      &_decoded_T_102,
      &_decoded_T_106,
      &_decoded_T_112,
      &_decoded_T_128,
      &_decoded_T_134,
      &_decoded_T_142,
      &_decoded_T_146,
      &_decoded_T_154,
      &_decoded_T_160,
      &_decoded_T_164,
      &_decoded_T_170};	// Cat.scala:33:92, pla.scala:98:74, :114:39
endmodule

