INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/ip/tag_ram/sim/tag_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tag_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/ip/bank_ram/sim/bank_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bank_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/ICache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ICache
WARNING: [VRFC 10-3380] identifier 'hit_way0' is used before its declaration [C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/ICache.v:115]
WARNING: [VRFC 10-3380] identifier 'read_success' is used before its declaration [C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/ICache.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/TLB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TLB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sim_1/new/ICache_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ICache_sim
