$date
	Sat Oct 22 22:51:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#708833
b1 !
1"
#708834
b1 &
b1 %
1$
#708835
0"
#708838
1#
#708842
b0 &
b0 %
0#
0$
#1622730
b10010 &
b10010 %
1$
b10010 !
1"
#1622731
0"
#1622734
b1001 &
b1001 %
#1622738
b11100 &
b11100 %
#1622742
b1110 &
b1110 %
#1622746
b111 &
b111 %
#1622750
b10110 &
b10110 %
#1622754
b1011 &
b1011 %
#1622758
b100010 &
b100010 %
#1622762
b10001 &
b10001 %
#1622766
b110100 &
b110100 %
#1622770
b11010 &
b11010 %
#1622774
b1101 &
b1101 %
#1622778
b101000 &
b101000 %
#1622782
b10100 &
b10100 %
#1622786
b1010 &
b1010 %
#1622790
b101 &
b101 %
#1622794
b10000 &
b10000 %
#1622798
b1000 &
b1000 %
#1622802
b100 &
b100 %
#1622806
b10 &
b10 %
#1622810
b1 &
b1 %
1#
#1622814
b0 &
0#
b0 %
0$
#2688821
b1100 !
1"
#2688822
b1100 &
b1100 %
1$
#2688823
0"
#2688826
b110 &
b110 %
#2688830
b11 &
b11 %
#2688834
b1010 &
b1010 %
#2688838
b101 &
b101 %
#2688842
b10000 &
b10000 %
#2688846
b1000 &
b1000 %
#2688850
b100 &
b100 %
#2688854
b10 &
b10 %
#2688858
b1 &
b1 %
1#
#2688862
b0 &
0#
b0 %
0$
#4500012
