<!DOCTYPE html>
<html>
<head>
   <meta charset="utf-8">
   <meta http-equiv="X-UA-Compatible" content="IE=edge">
   <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
   <meta http-equiv="description" content="top.html">
   <meta http-equiv="keywords" content="tl-verilog">

   <title>top.m4</title>

   <script src="https://ajax.googleapis.com/ajax/libs/jquery/1.11.3/jquery.min.js"></script>
   <link rel="stylesheet" href="https://ajax.googleapis.com/ajax/libs/jqueryui/1.11.4/themes/smoothness/jquery-ui.css">
   <script src="https://ajax.googleapis.com/ajax/libs/jqueryui/1.11.4/jquery-ui.min.js"></script>
   <script src="http://www.rweda.com/lib/sp_1.9-2018_02_11-beta/ide.js"></script>
   <link rel="stylesheet" href="http://www.rweda.com/lib/sp_1.9-2018_02_11-beta/ide.css" />

<style>
/*
Copyright (c) 2015, Steven F. Hoover
All rights reserved.
*/
.tlv_ident_error {
  color: red;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_pipeline {
  color: orange;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_beh_hier_1 {
  color: #1090c0;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_beh_hier_2 {
  color: #1090c0;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_grouping {
  color: #1090c0;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_pipe_sig {
  color: purple;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_state_sig {
  color: purple;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_sig_keyword {
  color: purple;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_assigned_pipe_sig {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_assigned_state_sig {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_assigned_sig_keyword {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_malformed_sig {
  color: purple;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_malformed_assigned_sig {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_when {
  color: #E04010;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_sv_when {
  color: #E04010;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_phys_hier {
  color: blue;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_phys_beh_hier {
  color: #1090c0;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_stage_name {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_expr {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_next_operator {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_incr_expr {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_prev_operator {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_decr_expr {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_alignment_expr_1ab {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_expr_1c {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_keyword_1c {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_ahead_expr {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_behind_expr {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_zero_expr {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_crosspipe_name {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_ahead_name {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_behind_name {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_tlv_attribute {
  color: #503890;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_proj_rtl_attribute {
  color: #503890;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_misc_rtl_attribute {
  color: #503890;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_proj_attribute {
  color: #503890;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_sv_sig {
  color: #00008b;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_sv_datatype {
  color: DarkRed;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_keyword1 {
  color: Blue;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_comment {
  color: #808080;
  font-style: italic;
  font-weight: 600;
}
.tlv_ident_hdl_code {
  color: #00008b;
  font-style: normal;
  font-weight: normal;
}

</style>

</head>

<body>

<h2>top.m4</h2>

<pre>
<span class="line" line-num="1" source-line-num="1"><span class="tlv_ident_keyword1">\TLV_version 1d: tl-x.org</span></span>
<span class="line" line-num="2" source-line-num="2"><span class="tlv_ident_keyword1">\SV</span></span>
<span class="line" line-num="3" source-line-num="3"><span class="tlv_ident_comment">/* verilator lint_off CMPCONST */</span></span>
<span class="line" line-num="4" source-line-num="4"><span class="tlv_ident_comment">/* verilator lint_off WIDTH */</span></span>
<span class="line" line-num="5" source-line-num="5"><span class="tlv_ident_comment">//m4_include_url(['https://raw.githubusercontent.com/develone/sandpiper_test/master/axil2axi/rtl/axilxbar.v'])</span></span>
<span class="line" line-num="6" source-line-num="6"><span class="tlv_ident_comment">//m4_include_url(['https://raw.githubusercontent.com/develone/sandpiper_test/master/axil2axi/rtl/axilsafety.v'])</span></span>
<span class="line" line-num="7" source-line-num="7"><span class="tlv_ident_comment">//m4_include_url(['https://raw.githubusercontent.com/develone/sandpiper_test/master/axil2axi/rtl/axi2axi3.v'])</span></span>
<span class="line" line-num="8" source-line-num="8"><span class="tlv_ident_comment">// Included URL: &quot;https://raw.githubusercontent.com/develone/sandpiper_test/master/axil2axi/rtl/skidbuffer.v&quot;</span></span>
<span class="line" line-num="9" source-line-num="9"><span class="tlv_ident_comment">// Included URL: &quot;https://raw.githubusercontent.com/develone/sandpiper_test/master/axil2axi/rtl/axil2axis.v&quot;</span></span>
<span class="line" line-num="10" source-line-num="10"><span class="tlv_ident_comment">/* verilator lint_off CMPCONST */</span></span>
<span class="line" line-num="11" source-line-num="11"><span class="tlv_ident_comment">/* verilator lint_off WIDTH */               </span></span>
<span class="line" line-num="12" source-line-num="12">   <span class="tlv_ident_comment">// =========================================</span></span>
<span class="line" line-num="13" source-line-num="13">   <span class="tlv_ident_comment">// Welcome!  Try the tutorials via the menu.</span></span>
<span class="line" line-num="14" source-line-num="14">   <span class="tlv_ident_comment">// =========================================</span></span>
<span class="line" line-num="15" source-line-num="15"></span>
<span class="line" line-num="16" source-line-num="16">   <span class="tlv_ident_comment">// Default Makerchip TL-Verilog Code Template</span></span>
<span class="line" line-num="17" source-line-num="17">   </span>
<span class="line" line-num="18" source-line-num="18">   <span class="tlv_ident_comment">// Macro providing required top-level module definition, random</span></span>
<span class="line" line-num="19" source-line-num="19">   <span class="tlv_ident_comment">// stimulus support, and Verilator config.</span></span>
<span class="line" line-num="20" source-line-num="20">   <span class="tlv_ident_hdl_code">module top(input logic clk, input logic reset, input logic [31:0] cyc_cnt, output logic passed, output logic failed);    </span><span class="tlv_ident_comment">/* verilator lint_save */ /* verilator lint_off UNOPTFLAT */  </span><span class="tlv_ident_hdl_code">bit [256:0] RW_rand_raw; bit [256+63:0] RW_rand_vect; pseudo_rand #(.WIDTH(257)) pseudo_rand (clk, reset, RW_rand_raw[256:0]); assign RW_rand_vect[256+63:0] = {RW_rand_raw[62:0], RW_rand_raw};  </span><span class="tlv_ident_comment">/* verilator lint_restore */  /* verilator lint_off WIDTH */ /* verilator lint_off UNOPTFLAT */   // (Expanded in Nav-TLV pane.)</span></span>
<span class="line" line-num="21" source-line-num="21"><span class="tlv_ident_keyword1">\TLV</span></span>
<span class="line" line-num="22" source-line-num="22">   <span class="tlv_ident_pipeline" logical_entity="|axil">|axil</span></span>
<span class="line" line-num="23" source-line-num="23">      </span>
<span class="line" line-num="24" source-line-num="24">      <span class="tlv_ident_stage_expr" logical_entity="|axil@0">@0</span></span>
<span class="tlx_except_node_anchor no-select"><span class=tlx_except_container>










         <span class="tlx_except" sev="warning" title="Signal |axil$reset is assigned but never used.
To silence this message use &quot;`BOGUS_USE($reset)&quot;.">      </span></span></span><span class="line" line-num="25" source-line-num="25"> </span>
<span class="line" line-num="26" source-line-num="26">         </span>
<span class="line" line-num="27" source-line-num="27">         </span>
<span class="line" line-num="28" source-line-num="28">         </span>
<span class="line" line-num="29" source-line-num="29">         </span>
<span class="line" line-num="30" source-line-num="30">         </span>
<span class="line" line-num="31" source-line-num="31">         </span>
<span class="line" line-num="32" source-line-num="32">         </span>
<span class="line" line-num="33" source-line-num="33">         </span>
<span class="line" line-num="34" source-line-num="34">         </span>
<span class="line" line-num="35" source-line-num="35">         </span>
<span class="line" line-num="36" source-line-num="36">         <span class="tlv_ident_assigned_pipe_sig" logical_entity="|axil$reset">$reset</span> <span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">reset;</span></span>
<span class="line" line-num="37" source-line-num="37">         <span class="tlv_ident_malformed_assigned_sig" logical_entity="|axil$S_AXI_AWVALID">$S_AXI_AWVALID</span> <span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">S_AXI_AWVALID;</span></span>
<span class="line" line-num="38" source-line-num="38">         <span class="tlv_ident_malformed_assigned_sig" logical_entity="|axil$S_AXI_AWREADY">$S_AXI_AWREADY</span> <span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">S_AXI_AWREADY;</span></span>
<span class="line" line-num="39" source-line-num="39">         <span class="tlv_ident_malformed_assigned_sig" logical_entity="|axil$S_AXI_AWADDR">$S_AXI_AWADDR</span><span class="tlv_ident_malformed_sig">[</span><span class="tlv_ident_hdl_code">C_AXI_ADDR_WIDTH-1</span><span class="tlv_ident_malformed_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_malformed_sig">] </span><span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">S_AXI_AWADDR;</span></span>
<span class="line" line-num="40" source-line-num="40">         <span class="tlv_ident_malformed_assigned_sig" logical_entity="|axil$S_AXI_AWPROT">$S_AXI_AWPROT</span><span class="tlv_ident_malformed_sig">[</span><span class="tlv_ident_hdl_code">2</span><span class="tlv_ident_malformed_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_malformed_sig">] </span><span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">S_AXI_AWPROT;</span></span>
<span class="line" line-num="41" source-line-num="41">         </span>
<span class="line" line-num="42" source-line-num="42">         <span class="tlv_ident_malformed_assigned_sig" logical_entity="|axil$S_AXI_WVALID">$S_AXI_WVALID</span> <span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">S_AXI_WVALID;</span></span>
<span class="line" line-num="43" source-line-num="43">         <span class="tlv_ident_malformed_assigned_sig" logical_entity="|axil$S_AXI_WREADY">$S_AXI_WREADY</span> <span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">S_AXI_WREADY;</span></span>
<span class="line" line-num="44" source-line-num="44">         <span class="tlv_ident_malformed_assigned_sig" logical_entity="|axil$S_AXI_WDATA">$S_AXI_WDATA</span><span class="tlv_ident_malformed_sig">[</span><span class="tlv_ident_hdl_code">C_AXI_DATA_WIDTH-1</span><span class="tlv_ident_malformed_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_malformed_sig">] </span><span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">S_AXI_WDATA</span></span>
<span class="line" line-num="45" source-line-num="45">         <span class="tlv_ident_malformed_assigned_sig" logical_entity="|axil$S_AXI_WSTRB">$S_AXI_WSTRB</span><span class="tlv_ident_malformed_sig">[</span><span class="tlv_ident_hdl_code">C_AXI_DATA_WIDTH/8-1</span><span class="tlv_ident_malformed_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_malformed_sig">] </span><span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">S_AXI_WSTRB</span></span>
<span class="line" line-num="46" source-line-num="46">         <span class="tlv_ident_malformed_assigned_sig" logical_entity="|axil$S_AXI_RVALID">$S_AXI_RVALID</span> <span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">S_AXI_RVALID;</span></span>
<span class="line" line-num="47" source-line-num="47">         <span class="tlv_ident_malformed_assigned_sig" logical_entity="|axil$S_AXI_RREADY">$S_AXI_RREADY</span> <span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">S_AXI_RREADY;</span></span>
<span class="line" line-num="48" source-line-num="48">         <span class="tlv_ident_malformed_assigned_sig" logical_entity="|axil$S_AXI_RDATA">$S_AXI_RDATA</span><span class="tlv_ident_malformed_sig">[</span><span class="tlv_ident_hdl_code">C_AXI_DATA_WIDTH-1</span><span class="tlv_ident_malformed_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_malformed_sig">] </span><span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">S_AXI_RDATA;</span></span>
<span class="line" line-num="49" source-line-num="49">         <span class="tlv_ident_malformed_assigned_sig" logical_entity="|axil$M_AXIS_TREADY">$M_AXIS_TREADY</span> <span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">M_AXIS_TREADY;</span></span>
<span class="line" line-num="50" source-line-num="50">         <span class="tlv_ident_malformed_assigned_sig" logical_entity="|axil$M_AXIS_TDATA">$M_AXIS_TDATA</span><span class="tlv_ident_malformed_sig">[</span><span class="tlv_ident_hdl_code">C_AXI_DATA_WIDTH-1</span><span class="tlv_ident_malformed_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_malformed_sig">] </span><span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">M_AXIS_TDATA;</span></span>
<span class="line" line-num="51" source-line-num="51">         </span>
<span class="line" line-num="52" source-line-num="52"></span>
<span class="line" line-num="53" source-line-num="53">         </span>
<span class="line" line-num="54" source-line-num="54">         <span class="tlv_ident_malformed_assigned_sig" logical_entity="|axil$M_AXIS_TVALID">$M_AXIS_TVALID</span> <span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">M_AXIS_TVALID;</span></span>
<span class="line" line-num="55" source-line-num="55">         </span>
<span class="line" line-num="56" source-line-num="56">         <span class="tlv_ident_malformed_assigned_sig" logical_entity="|axil$i_valid">$i_valid</span> <span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">i_valid;</span></span>
<span class="line" line-num="57" source-line-num="57">         <span class="tlv_ident_malformed_assigned_sig" logical_entity="|axil$o_ready">$o_ready</span> <span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">o_ready;</span></span>
<span class="line" line-num="58" source-line-num="58">         <span class="tlv_ident_malformed_assigned_sig" logical_entity="|axil$i_data">$i_data</span><span class="tlv_ident_malformed_sig">[</span><span class="tlv_ident_hdl_code">DW-1</span><span class="tlv_ident_malformed_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_malformed_sig">] </span><span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">i_data;</span></span>
<span class="line" line-num="59" source-line-num="59">         <span class="tlv_ident_malformed_assigned_sig" logical_entity="|axil$o_valid">$o_valid</span> <span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">o_valid;</span></span>
<span class="line" line-num="60" source-line-num="60">         <span class="tlv_ident_malformed_assigned_sig" logical_entity="|axil$i_ready">$i_ready</span> <span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">i_ready;</span></span>
<span class="line" line-num="61" source-line-num="61">         <span class="tlv_ident_malformed_assigned_sig" logical_entity="|axil$o_data">$o_data</span><span class="tlv_ident_malformed_sig">[</span><span class="tlv_ident_hdl_code">DW-1</span><span class="tlv_ident_malformed_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_malformed_sig">] </span><span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">o_data;</span></span>
<span class="line" line-num="62" source-line-num="62">         </span>
<span class="line" line-num="63" source-line-num="63">      <span class="tlv_ident_stage_expr" logical_entity="|axil@10">@5</span></span>
<span class="line" line-num="64" source-line-num="64">         <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">S_AXI_AWVALID = </span><span class="tlv_ident_malformed_sig" logical_entity="|axil$S_AXI_AWVALID">$S_AXI_AWVALID</span><span class="tlv_ident_hdl_code">;         </span></span>
<span class="line" line-num="65" source-line-num="65">         <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">S_AXI_AWREADY = </span><span class="tlv_ident_malformed_sig" logical_entity="|axil$S_AXI_AWREADY">$S_AXI_AWREADY</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="66" source-line-num="66">         </span>
<span class="line" line-num="67" source-line-num="67">         <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">S_AXI_AWADDR = </span><span class="tlv_ident_malformed_sig" logical_entity="|axil$S_AXI_AWADDR">$S_AXI_AWADDR</span><span class="tlv_ident_malformed_sig">[</span><span class="tlv_ident_hdl_code">C_AXI_ADDR_WIDTH-1</span><span class="tlv_ident_malformed_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_malformed_sig">]</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="68" source-line-num="68">         <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">S_AXI_AWPROT = </span><span class="tlv_ident_malformed_sig" logical_entity="|axil$S_AXI_AWPROT">$S_AXI_AWPROT</span><span class="tlv_ident_malformed_sig">[</span><span class="tlv_ident_hdl_code">2</span><span class="tlv_ident_malformed_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_malformed_sig">]</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="69" source-line-num="69">         <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">S_AXI_WVALID = </span><span class="tlv_ident_malformed_sig" logical_entity="|axil$S_AXI_WVALID">$S_AXI_WVALID</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="70" source-line-num="70">         <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">S_AXI_WREADY = </span><span class="tlv_ident_malformed_sig" logical_entity="|axil$S_AXI_WREADY">$S_AXI_WREADY</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="71" source-line-num="71">         <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">S_AXI_WDATA = </span><span class="tlv_ident_malformed_sig" logical_entity="|axil$S_AXI_WDATA">$S_AXI_WDATA</span><span class="tlv_ident_malformed_sig">[</span><span class="tlv_ident_hdl_code">C_AXI_DATA_WIDTH-1</span><span class="tlv_ident_malformed_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_malformed_sig">]</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="72" source-line-num="72">         <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">S_AXI_WSTRB = </span><span class="tlv_ident_malformed_sig" logical_entity="|axil$S_AXI_WSTRB">$S_AXI_WSTRB</span><span class="tlv_ident_malformed_sig">[</span><span class="tlv_ident_hdl_code">C_AXI_DATA_WIDTH/8-1</span><span class="tlv_ident_malformed_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_malformed_sig">]</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="73" source-line-num="73">         <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">S_AXI_RVALID = </span><span class="tlv_ident_malformed_sig" logical_entity="|axil$S_AXI_RVALID">$S_AXI_RVALID</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="74" source-line-num="74">         <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">S_AXI_RREADY = </span><span class="tlv_ident_malformed_sig" logical_entity="|axil$S_AXI_RREADY">$S_AXI_RREADY</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="75" source-line-num="75">         <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">S_AXI_RDATA = </span><span class="tlv_ident_malformed_sig" logical_entity="|axil$S_AXI_RDATA">$S_AXI_RDATA</span><span class="tlv_ident_malformed_sig">[</span><span class="tlv_ident_hdl_code">C_AXI_DATA_WIDTH-1</span><span class="tlv_ident_malformed_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_malformed_sig">]</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="76" source-line-num="76">         <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">M_AXIS_TREADY = </span><span class="tlv_ident_malformed_sig" logical_entity="|axil$M_AXIS_TREADY">$M_AXIS_TREADY</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="77" source-line-num="77">         <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">M_AXIS_TDATA = </span><span class="tlv_ident_malformed_sig" logical_entity="|axil$M_AXIS_TDATA">$M_AXIS_TDATA</span><span class="tlv_ident_malformed_sig">[</span><span class="tlv_ident_hdl_code">C_AXI_DATA_WIDTH-1</span><span class="tlv_ident_malformed_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_malformed_sig">]</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="78" source-line-num="78"></span>
<span class="line" line-num="79" source-line-num="79">         </span>
<span class="line" line-num="80" source-line-num="80">         </span>
<span class="line" line-num="81" source-line-num="81">         </span>
<span class="line" line-num="82" source-line-num="82">         <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">M_AXIS_TVALID = </span><span class="tlv_ident_malformed_sig" logical_entity="|axil$M_AXIS_TVALID">$M_AXIS_TVALID</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="83" source-line-num="83">         </span>
<span class="line" line-num="84" source-line-num="84">         </span>
<span class="line" line-num="85" source-line-num="85">         <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">i_valid = </span><span class="tlv_ident_malformed_sig" logical_entity="|axil$i_valid">$i_valid</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="86" source-line-num="86">         <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">o_ready = </span><span class="tlv_ident_malformed_sig" logical_entity="|axil$o_ready">$o_ready</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="87" source-line-num="87">         <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">i_data = </span><span class="tlv_ident_malformed_sig" logical_entity="|axil$i_data">$i_data</span><span class="tlv_ident_malformed_sig">[</span><span class="tlv_ident_hdl_code">DW-1</span><span class="tlv_ident_malformed_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_malformed_sig">]</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="88" source-line-num="88">         <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">o_valid = </span><span class="tlv_ident_malformed_sig" logical_entity="|axil$o_valid">$o_valid</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="89" source-line-num="89">         <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">i_ready = </span><span class="tlv_ident_malformed_sig" logical_entity="|axil$i_ready">$i_ready</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="90" source-line-num="90">         <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">o_data = </span><span class="tlv_ident_malformed_sig" logical_entity="|axil$o_data">$o_data</span><span class="tlv_ident_malformed_sig">[</span><span class="tlv_ident_hdl_code">DW-1</span><span class="tlv_ident_malformed_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_malformed_sig">]</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="91" source-line-num="91">         </span>
<span class="line" line-num="92" source-line-num="92">         </span>
<span class="line" line-num="93" source-line-num="93">         </span>
<span class="line" line-num="94" source-line-num="94">         </span>
<span class="line" line-num="95" source-line-num="95">         </span>
<span class="line" line-num="96" source-line-num="96">         </span>
<span class="line" line-num="97" source-line-num="97">       </span>
<span class="line" line-num="98" source-line-num="98">         </span>
<span class="line" line-num="99" source-line-num="99"></span>
<span class="line" line-num="100" source-line-num="100">   <span class="tlv_ident_comment">//...</span></span>
<span class="line" line-num="101" source-line-num="101"></span>
<span class="line" line-num="102" source-line-num="102">   <span class="tlv_ident_comment">// Assert these to end simulation (before Makerchip cycle limit).</span></span>
<span class="line" line-num="103" source-line-num="103">   <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">passed = </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">cyc_cnt &gt; 40;</span></span>
<span class="line" line-num="104" source-line-num="104">   <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">failed = 1'b0;</span></span>
<span class="line" line-num="105" source-line-num="105"><span class="tlv_ident_keyword1">\SV</span></span>
<span class="line" line-num="106" source-line-num="106">   <span class="tlv_ident_hdl_code">endmodule</span></span>
<span class="line" line-num="107" source-line-num="107"> </span>

</pre>

</body>
</html>
