#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu May 12 03:03:50 2016
# Process ID: 2681
# Log file: /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/vivado.log
# Journal file: /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/vivado.jou
#-----------------------------------------------------------
start_gui
open_project a.xpr
INFO: [Project 1-313] Project file moved from '/home/ltcranda/Documents/CMU/HeadlightResearch/HeadlightMaskingLocal/Headlight_antiglare_wit_arm_srihari' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/design_1_cameralink_to_axis_0_0.upgrade_log', nor could it be found using path '/home/ltcranda/Documents/CMU/HeadlightResearch/HeadlightMaskingLocal/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/design_1_cameralink_to_axis_0_0.upgrade_log'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0.upgrade_log', nor could it be found using path '/home/ltcranda/Documents/CMU/HeadlightResearch/HeadlightMaskingLocal/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0.upgrade_log'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_pc_1
design_1_auto_pc_0
design_1_hls_threshold_1_0
design_1_xbar_0
design_1_axi_bram_ctrl_1_0
design_1_blk_mem_gen_0_1
design_1_axi_gpio_0_0
design_1_bram_mask_1_1
design_1_clk_wiz_0_0
design_1_proc_sys_reset_0_0
design_1_axis_dwidth_converter_0_0
design_1_xlconcat_0_0
design_1_rst_clk_wiz_1_100M_0
design_1_axi_gpio_1_0
design_1_cameralink_to_axis_1_0
design_1_blk_mem_gen_0_0
design_1_xlconstant_1_1
design_1_axi_bram_ctrl_0_0
design_1_fifo_generator_0_0
design_1_c_shift_ram_1_0
design_1_address_gen_param_0_0
design_1_auto_pc_2
design_1_proc_sys_reset_1_0
design_1_processing_system7_0_0
design_1_c_shift_ram_0_0
design_1_blk_mem_gen_1_0
design_1_xlconstant_0_0
design_1_util_reduced_logic_0_0
design_1_bus_doubler_0_0
design_1_homography_latest_0_0
design_1_line_buf_0_0

open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 5837.219 ; gain = 137.309 ; free physical = 4989 ; free virtual = 14674
open_bd_design {/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_0
Adding component instance block -- Srihari:user:address_gen_param:1.0 - address_gen_param_0
Adding component instance block -- Srihari:user:line_buf:1.0 - line_buf_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_1
Adding component instance block -- Srihari:user:bus_doubler:1.0 - bus_doubler_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_1
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - fifo_generator_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- Srihari:user:homography_latest:1.0 - homography_latest_0
Adding component instance block -- Xilinx.com:user:cameralink_to_axis:1.0 - cameralink_to_axis_1
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: channel_x 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: channel_x 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: channel_y 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: channel_y 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: channel_z 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: channel_z 
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- user.org:user:bram_mask:1.0 - bram_mask_1
Adding component instance block -- Xilinx:user:hls_threshold:1.0 - hls_threshold_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
CRITICAL WARNING: [BD 41-52] Could not find the abstraction definition specified by the vlnv: xilinx.com:interface:channel_link_rtl:1.0 
CRITICAL WARNING: [BD 41-181] Type specified by the VLNV: 'xilinx.com:interface:channel_link_rtl:1.0', cannot be found. Interface port: 'channel_x' cannot be created
CRITICAL WARNING: [BD 41-52] Could not find the abstraction definition specified by the vlnv: xilinx.com:interface:channel_link_rtl:1.0 
CRITICAL WARNING: [BD 41-181] Type specified by the VLNV: 'xilinx.com:interface:channel_link_rtl:1.0', cannot be found. Interface port: 'channel_y' cannot be created
CRITICAL WARNING: [BD 41-52] Could not find the abstraction definition specified by the vlnv: xilinx.com:interface:channel_link_rtl:1.0 
CRITICAL WARNING: [BD 41-181] Type specified by the VLNV: 'xilinx.com:interface:channel_link_rtl:1.0', cannot be found. Interface port: 'channel_z' cannot be created
CRITICAL WARNING: [BD 41-52] Could not find the abstraction definition specified by the vlnv: xilinx.com:interface:channel_link_rtl:1.0 
CRITICAL WARNING: [BD 41-181] Type specified by the VLNV: 'xilinx.com:interface:channel_link_rtl:1.0', cannot be found. Interface port: 'channel_x' cannot be created
CRITICAL WARNING: [BD 41-52] Could not find the abstraction definition specified by the vlnv: xilinx.com:interface:channel_link_rtl:1.0 
CRITICAL WARNING: [BD 41-181] Type specified by the VLNV: 'xilinx.com:interface:channel_link_rtl:1.0', cannot be found. Interface port: 'channel_y' cannot be created
CRITICAL WARNING: [BD 41-52] Could not find the abstraction definition specified by the vlnv: xilinx.com:interface:channel_link_rtl:1.0 
CRITICAL WARNING: [BD 41-181] Type specified by the VLNV: 'xilinx.com:interface:channel_link_rtl:1.0', cannot be found. Interface port: 'channel_z' cannot be created
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/design_1.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 12 03:04:40 2016...
