# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do SlotMachine_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/SLOTMACHINE.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:13:29 on Dec 03,2015
# vcom -reportprogress 300 -93 -work work C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/SLOTMACHINE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SLOTMACHINE
# -- Compiling architecture ARCH of SLOTMACHINE
# End time: 14:13:29 on Dec 03,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/Sequenciadores_Topo.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:13:29 on Dec 03,2015
# vcom -reportprogress 300 -93 -work work C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/Sequenciadores_Topo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Sequenciadores_Topo
# -- Compiling architecture ARCH of Sequenciadores_Topo
# End time: 14:13:30 on Dec 03,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/Sequenciadores_FSM_C3.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:13:30 on Dec 03,2015
# vcom -reportprogress 300 -93 -work work C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/Sequenciadores_FSM_C3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Sequenciadores_FSM_C3
# -- Compiling architecture ARCH of Sequenciadores_FSM_C3
# End time: 14:13:31 on Dec 03,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/Sequenciadores_FSM_C2.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:13:31 on Dec 03,2015
# vcom -reportprogress 300 -93 -work work C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/Sequenciadores_FSM_C2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Sequenciadores_FSM_C2
# -- Compiling architecture ARCH of Sequenciadores_FSM_C2
# End time: 14:13:31 on Dec 03,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/Sequenciadores_FSM_C1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:13:31 on Dec 03,2015
# vcom -reportprogress 300 -93 -work work C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/Sequenciadores_FSM_C1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Sequenciadores_FSM_C1
# -- Compiling architecture ARCH of Sequenciadores_FSM_C1
# End time: 14:13:32 on Dec 03,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/Sequenciadores_decod.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:13:32 on Dec 03,2015
# vcom -reportprogress 300 -93 -work work C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/Sequenciadores_decod.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Sequenciadores_decod
# -- Compiling architecture ARCH of Sequenciadores_decod
# End time: 14:13:32 on Dec 03,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/SeletorNiveis_Topo.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:13:32 on Dec 03,2015
# vcom -reportprogress 300 -93 -work work C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/SeletorNiveis_Topo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SeletorNiveis_Topo
# -- Compiling architecture arch of SeletorNiveis_Topo
# End time: 14:13:33 on Dec 03,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/SeletorNiveis_Mux.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:13:33 on Dec 03,2015
# vcom -reportprogress 300 -93 -work work C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/SeletorNiveis_Mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SeletorNiveis_MUX
# -- Compiling architecture Behavior of SeletorNiveis_MUX
# End time: 14:13:33 on Dec 03,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/SeletorNiveis_Clock.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:13:33 on Dec 03,2015
# vcom -reportprogress 300 -93 -work work C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/SeletorNiveis_Clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SeletorNiveis_clock
# -- Compiling architecture arch of SeletorNiveis_clock
# End time: 14:13:34 on Dec 03,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/Controlador_Topo.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:13:34 on Dec 03,2015
# vcom -reportprogress 300 -93 -work work C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/Controlador_Topo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Controlador_Topo
# -- Compiling architecture arch of Controlador_Topo
# End time: 14:13:34 on Dec 03,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/Controlador_FSM_Control.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:13:34 on Dec 03,2015
# vcom -reportprogress 300 -93 -work work C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/Controlador_FSM_Control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Controlador_FSM_Control
# -- Compiling architecture ARCH of Controlador_FSM_Control
# End time: 14:13:35 on Dec 03,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/Controlador_decod.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:13:35 on Dec 03,2015
# vcom -reportprogress 300 -93 -work work C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/Controlador_decod.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Controlador_decod
# -- Compiling architecture ARCH of Controlador_decod
# End time: 14:13:35 on Dec 03,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/ContadorCredito_Topo.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:13:35 on Dec 03,2015
# vcom -reportprogress 300 -93 -work work C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/ContadorCredito_Topo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ContadorCredito_Topo
# -- Compiling architecture ARCH of ContadorCredito_Topo
# End time: 14:13:36 on Dec 03,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/ContadorCredito_Somador.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:13:36 on Dec 03,2015
# vcom -reportprogress 300 -93 -work work C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/ContadorCredito_Somador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity ContadorCredito_Somador
# -- Compiling architecture ARCH of ContadorCredito_Somador
# End time: 14:13:36 on Dec 03,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/ContadorCredito_Registrador.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:13:36 on Dec 03,2015
# vcom -reportprogress 300 -93 -work work C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/ContadorCredito_Registrador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ContadorCredito_Registrador
# -- Compiling architecture ARCH of ContadorCredito_Registrador
# End time: 14:13:37 on Dec 03,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/ContadorCredito_Mux.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:13:37 on Dec 03,2015
# vcom -reportprogress 300 -93 -work work C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/ContadorCredito_Mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ContadorCredito_Mux
# -- Compiling architecture ARCH of ContadorCredito_Mux
# End time: 14:13:37 on Dec 03,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/ContadorCredito_Comb.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:13:37 on Dec 03,2015
# vcom -reportprogress 300 -93 -work work C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/ContadorCredito_Comb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ContadorCredito_Comb
# -- Compiling architecture ARCH of ContadorCredito_Comb
# End time: 14:13:38 on Dec 03,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/Comparador_Topo.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:13:38 on Dec 03,2015
# vcom -reportprogress 300 -93 -work work C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/Comparador_Topo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Comparador_Topo
# -- Compiling architecture ARCH of Comparador_Topo
# End time: 14:13:39 on Dec 03,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/Comparador_ROM.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:13:39 on Dec 03,2015
# vcom -reportprogress 300 -93 -work work C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/Comparador_ROM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity comparador_ROM
# -- Compiling architecture ARCH of comparador_ROM
# End time: 14:13:39 on Dec 03,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/Comparador_And.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:13:39 on Dec 03,2015
# vcom -reportprogress 300 -93 -work work C:/Users/LABSDG-ADMIN/Pictures/Slot-Machine-lab/Comparador_And.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Hab_AND_data
# -- Compiling architecture behavior of Hab_AND_data
# End time: 14:13:40 on Dec 03,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.comparador_topo
# vsim -gui "+altera" -l msim_transcript -do "SlotMachine_run_msim_rtl_vhdl.do" 
# Start time: 14:14:02 on Dec 03,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.comparador_topo(arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.comparador_rom(arch)
# Loading work.hab_and_data(behavior)
add wave -position insertpoint  \
sim:/comparador_topo/SEQC1
add wave -position insertpoint  \
sim:/comparador_topo/SW9 \
sim:/comparador_topo/SEQC1 \
sim:/comparador_topo/SEQC2 \
sim:/comparador_topo/SEQC3 \
sim:/comparador_topo/HABILITA_PREMIO \
sim:/comparador_topo/CREDITO \
sim:/comparador_topo/PREMIO
add wave -position insertpoint  \
sim:/comparador_topo/SW9 \
sim:/comparador_topo/SEQC1 \
sim:/comparador_topo/SEQC2 \
sim:/comparador_topo/SEQC3 \
sim:/comparador_topo/HABILITA_PREMIO \
sim:/comparador_topo/CREDITO \
sim:/comparador_topo/PREMIO
force -freeze sim:/comparador_topo/SW9 0 0
force -freeze sim:/comparador_topo/SEQC1 0001 0
force -freeze sim:/comparador_topo/SEQC2 0101 0
force -freeze sim:/comparador_topo/SEQC3 1100 0
force -freeze sim:/comparador_topo/HABILITA_PREMIO 0 0
run
force -freeze sim:/comparador_topo/HABILITA_PREMIO 1 0
run
run
# End time: 15:16:03 on Dec 03,2015, Elapsed time: 1:02:01
# Errors: 0, Warnings: 0
