m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelfpga_lite/18.0/ECE241Project
<<<<<<< HEAD
!s108 1542533013.000000
Z1 =======
!s108 1542568625.000000
R0
<<<<<<< HEAD
Z2 !s110 1542533013
!i10b 1
!s100 TR?^>b2F6Y9SgZ;__=<Q]0
IDe=YeoLTd767RkzFjSmfz0
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 !s110 1542609739
w1542532788
R1
!s110 1542568626
!i10b 1
!s100 [0OYB@9X`hGg>9UiTQ=fi1
IFkbhEAj5B?m3;EBR8baCS2
R2
R3
w1542564318
R0
>>>>>>> 10a4ba9db5b7189a2aaf323cef4e8f01ac6cabc7
Z5 !s107 draw_tower.v|
Z6 !s90 -reportprogress|300|draw_tower.v|
!i113 1
Z7 tCvgOpt 0
R0
>>>>>>> 10a4ba9db5b7189a2aaf323cef4e8f01ac6cabc7
Z8 8draw_tower.v
Z9 Fdraw_tower.v
L0 1
Z10 OV;L;10.5b;63
r1
!s85 0
31
R0
vdraw_car
R4
!i10b 1
!s100 WVXo<?CNb8P7m1`0R_fg=1
If49hz1CE=>g9[TGbONMEN3
R3
dW:/final_project_sun18
w1542609438
8draw_car.v
Fdraw_car.v
L0 1
R10
r1
!s85 0
31
!s108 1542609739.000000
!s107 draw_car.v|
!s90 -reportprogress|300|draw_car.v|
!i113 1
R7
vdraw_tower
!s110 1543191351
!i10b 1
!s100 BLE2_ka=GPBZV1TQibeFV0
I79OQ0aDm0b;9:@bZSMJof3
R3
Z11 dC:/intelfpga_lite/18.0/ece241Project
w1543190631
R8
R9
L0 1
R10
r1
!s85 0
31
Z12 !s108 1543191351.000000
R5
R6
!i113 1
R7
vmemory_address_translator_20x20
Z13 !s110 1543191352
!i10b 1
!s100 ^4jF_[4k2iL]41o5f4>TK3
I@:hD5V4iLXJPZ]NlTEF=M1
R3
R11
Z14 w1542831342
8memory_address_translator_20x20.v
Fmemory_address_translator_20x20.v
L0 2
R10
r1
!s85 0
31
!s108 1543191352.000000
!s107 memory_address_translator_20x20.v|
!s90 -reportprogress|300|memory_address_translator_20x20.v|
!i113 1
R7
vram400x9_tower
R13
!i10b 1
!s100 U9?^;mA[RWT5L4hQfO^8H2
InlI4LImQ_U@e;bmPCOGGG2
R3
R11
R14
8ram400x9_tower.v
Fram400x9_tower.v
L0 39
R10
r1
!s85 0
31
R12
!s107 ram400x9_tower.v|
!s90 -reportprogress|300|ram400x9_tower.v|
!i113 1
R7
