Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Oct 10 21:12:34 2024
| Host         : DESKTOP-751E0DS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sixteencsAdd_timing_summary_routed.rpt -pb sixteencsAdd_timing_summary_routed.pb -rpx sixteencsAdd_timing_summary_routed.rpx -warn_on_violation
| Design       : sixteencsAdd
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.687ns  (logic 5.397ns (39.435%)  route 8.289ns (60.565%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT5=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  a_IBUF[0]_inst/O
                         net (fo=1, routed)           1.832     2.769    a_IBUF[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I3_O)        0.124     2.893 r  s_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.444     3.337    rca0/c_1
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.124     3.461 r  s_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.569     4.029    c_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.118     4.147 r  s_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.790     4.937    rca1/c_1
    SLICE_X0Y23          LUT5 (Prop_lut5_I2_O)        0.352     5.289 r  s_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           1.032     6.321    c_1
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.326     6.647 r  s_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.427     7.074    rca2/c_1
    SLICE_X0Y27          LUT5 (Prop_lut5_I2_O)        0.124     7.198 r  s_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.427     7.624    c_2
    SLICE_X0Y29          LUT5 (Prop_lut5_I2_O)        0.118     7.742 r  s_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.650     8.392    rca3/c_1
    SLICE_X0Y30          LUT3 (Prop_lut3_I2_O)        0.352     8.744 r  s_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.120    10.864    s_OBUF[14]
    D19                  OBUF (Prop_obuf_I_O)         2.823    13.687 r  s_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.687    s[14]
    D19                                                               r  s[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.584ns  (logic 5.171ns (38.067%)  route 8.413ns (61.933%))
  Logic Levels:           10  (IBUF=1 LUT5=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  a_IBUF[0]_inst/O
                         net (fo=1, routed)           1.832     2.769    a_IBUF[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I3_O)        0.124     2.893 r  s_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.444     3.337    rca0/c_1
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.124     3.461 r  s_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.569     4.029    c_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.118     4.147 r  s_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.790     4.937    rca1/c_1
    SLICE_X0Y23          LUT5 (Prop_lut5_I2_O)        0.352     5.289 r  s_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           1.032     6.321    c_1
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.326     6.647 r  s_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.427     7.074    rca2/c_1
    SLICE_X0Y27          LUT5 (Prop_lut5_I2_O)        0.124     7.198 r  s_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.427     7.624    c_2
    SLICE_X0Y29          LUT5 (Prop_lut5_I2_O)        0.118     7.742 r  s_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.650     8.392    rca3/c_1
    SLICE_X0Y30          LUT5 (Prop_lut5_I3_O)        0.326     8.718 r  s_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.243    10.961    s_OBUF[15]
    D18                  OBUF (Prop_obuf_I_O)         2.622    13.584 r  s_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.584    s[15]
    D18                                                               r  s[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.622ns  (logic 4.843ns (38.371%)  route 7.779ns (61.629%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT5=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  a_IBUF[0]_inst/O
                         net (fo=1, routed)           1.832     2.769    a_IBUF[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I3_O)        0.124     2.893 r  s_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.444     3.337    rca0/c_1
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.124     3.461 r  s_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.569     4.029    c_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.118     4.147 r  s_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.790     4.937    rca1/c_1
    SLICE_X0Y23          LUT5 (Prop_lut5_I2_O)        0.352     5.289 r  s_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           1.032     6.321    c_1
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.326     6.647 r  s_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.427     7.074    rca2/c_1
    SLICE_X0Y27          LUT5 (Prop_lut5_I2_O)        0.124     7.198 r  s_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.431     7.628    c_2
    SLICE_X0Y29          LUT3 (Prop_lut3_I2_O)        0.124     7.752 r  s_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.255    10.007    s_OBUF[12]
    F18                  OBUF (Prop_obuf_I_O)         2.615    12.622 r  s_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.622    s[12]
    F18                                                               r  s[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.608ns  (logic 4.845ns (38.426%)  route 7.763ns (61.574%))
  Logic Levels:           9  (IBUF=1 LUT5=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  a_IBUF[0]_inst/O
                         net (fo=1, routed)           1.832     2.769    a_IBUF[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I3_O)        0.124     2.893 r  s_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.444     3.337    rca0/c_1
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.124     3.461 r  s_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.569     4.029    c_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.118     4.147 r  s_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.790     4.937    rca1/c_1
    SLICE_X0Y23          LUT5 (Prop_lut5_I2_O)        0.352     5.289 r  s_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           1.032     6.321    c_1
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.326     6.647 r  s_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.427     7.074    rca2/c_1
    SLICE_X0Y27          LUT5 (Prop_lut5_I2_O)        0.124     7.198 r  s_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.427     7.624    c_2
    SLICE_X0Y29          LUT5 (Prop_lut5_I3_O)        0.124     7.748 r  s_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.244     9.992    s_OBUF[13]
    G18                  OBUF (Prop_obuf_I_O)         2.616    12.608 r  s_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.608    s[13]
    G18                                                               r  s[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.142ns  (logic 4.929ns (40.592%)  route 7.213ns (59.408%))
  Logic Levels:           8  (IBUF=1 LUT5=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  a_IBUF[0]_inst/O
                         net (fo=1, routed)           1.832     2.769    a_IBUF[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I3_O)        0.124     2.893 r  s_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.444     3.337    rca0/c_1
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.124     3.461 r  s_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.569     4.029    c_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.118     4.147 r  s_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.790     4.937    rca1/c_1
    SLICE_X0Y23          LUT5 (Prop_lut5_I2_O)        0.352     5.289 r  s_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           1.032     6.321    c_1
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.326     6.647 r  s_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.427     7.074    rca2/c_1
    SLICE_X0Y27          LUT5 (Prop_lut5_I3_O)        0.118     7.192 r  s_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.120     9.311    s_OBUF[11]
    E18                  OBUF (Prop_obuf_I_O)         2.830    12.142 r  s_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.142    s[11]
    E18                                                               r  s[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.080ns  (logic 4.727ns (39.133%)  route 7.352ns (60.867%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  a_IBUF[0]_inst/O
                         net (fo=1, routed)           1.832     2.769    a_IBUF[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I3_O)        0.124     2.893 r  s_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.444     3.337    rca0/c_1
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.124     3.461 r  s_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.569     4.029    c_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.118     4.147 r  s_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.790     4.937    rca1/c_1
    SLICE_X0Y23          LUT5 (Prop_lut5_I2_O)        0.352     5.289 r  s_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           1.032     6.321    c_1
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.326     6.647 r  s_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.431     7.078    rca2/c_1
    SLICE_X0Y27          LUT3 (Prop_lut3_I2_O)        0.124     7.202 r  s_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.255     9.457    s_OBUF[10]
    E19                  OBUF (Prop_obuf_I_O)         2.623    12.080 r  s_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.080    s[10]
    E19                                                               r  s[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.609ns  (logic 4.823ns (41.542%)  route 6.787ns (58.458%))
  Logic Levels:           7  (IBUF=1 LUT5=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  a_IBUF[0]_inst/O
                         net (fo=1, routed)           1.832     2.769    a_IBUF[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I3_O)        0.124     2.893 r  s_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.444     3.337    rca0/c_1
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.124     3.461 r  s_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.569     4.029    c_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.118     4.147 r  s_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.790     4.937    rca1/c_1
    SLICE_X0Y23          LUT5 (Prop_lut5_I2_O)        0.352     5.289 r  s_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           1.032     6.321    c_1
    SLICE_X0Y25          LUT5 (Prop_lut5_I3_O)        0.354     6.675 r  s_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.120     8.795    s_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         2.814    11.609 r  s_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.609    s[9]
    H19                                                               r  s[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.832ns  (logic 4.597ns (42.440%)  route 6.235ns (57.560%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  a_IBUF[0]_inst/O
                         net (fo=1, routed)           1.832     2.769    a_IBUF[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I3_O)        0.124     2.893 r  s_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.444     3.337    rca0/c_1
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.124     3.461 r  s_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.569     4.029    c_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.118     4.147 r  s_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.790     4.937    rca1/c_1
    SLICE_X0Y23          LUT5 (Prop_lut5_I2_O)        0.352     5.289 r  s_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.345     5.634    c_1
    SLICE_X0Y25          LUT3 (Prop_lut3_I2_O)        0.326     5.960 r  s_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.255     8.215    s_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         2.617    10.832 r  s_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.832    s[8]
    G19                                                               r  s[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.134ns  (logic 4.227ns (41.710%)  route 5.907ns (58.290%))
  Logic Levels:           6  (IBUF=1 LUT5=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  a_IBUF[0]_inst/O
                         net (fo=1, routed)           1.832     2.769    a_IBUF[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I3_O)        0.124     2.893 r  s_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.444     3.337    rca0/c_1
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.124     3.461 r  s_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.569     4.029    c_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.118     4.147 r  s_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.790     4.937    rca1/c_1
    SLICE_X0Y23          LUT5 (Prop_lut5_I3_O)        0.326     5.263 r  s_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.272     7.535    s_OBUF[7]
    H17                  OBUF (Prop_obuf_I_O)         2.598    10.134 r  s_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.134    s[7]
    H17                                                               r  s[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.695ns  (logic 4.250ns (43.844%)  route 5.444ns (56.156%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  a_IBUF[0]_inst/O
                         net (fo=1, routed)           1.832     2.769    a_IBUF[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I3_O)        0.124     2.893 r  s_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.444     3.337    rca0/c_1
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.124     3.461 r  s_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.569     4.029    c_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.118     4.147 r  s_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.314     4.462    rca1/c_1
    SLICE_X0Y23          LUT3 (Prop_lut3_I2_O)        0.326     4.788 r  s_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.285     7.072    s_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         2.622     9.695 r  s_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.695    s[6]
    G17                                                               r  s[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[14]
                            (input port)
  Destination:            s[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.340ns (59.510%)  route 0.912ns (40.490%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  b[14] (IN)
                         net (fo=0)                   0.000     0.000    b[14]
    P19                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  b_IBUF[14]_inst/O
                         net (fo=2, routed)           0.335     0.491    b_IBUF[14]
    SLICE_X0Y30          LUT5 (Prop_lut5_I4_O)        0.045     0.536 r  s_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.577     1.113    s_OBUF[15]
    D18                  OBUF (Prop_obuf_I_O)         1.139     2.252 r  s_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.252    s[15]
    D18                                                               r  s[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[7]
                            (input port)
  Destination:            s[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.317ns (58.421%)  route 0.937ns (41.579%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  b[7] (IN)
                         net (fo=0)                   0.000     0.000    b[7]
    P17                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  b_IBUF[7]_inst/O
                         net (fo=2, routed)           0.335     0.491    b_IBUF[7]
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.045     0.536 r  s_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.602     1.138    s_OBUF[7]
    H17                  OBUF (Prop_obuf_I_O)         1.116     2.254 r  s_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.254    s[7]
    H17                                                               r  s[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[14]
                            (input port)
  Destination:            s[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.404ns (61.835%)  route 0.866ns (38.165%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  b[14] (IN)
                         net (fo=0)                   0.000     0.000    b[14]
    P19                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  b_IBUF[14]_inst/O
                         net (fo=2, routed)           0.335     0.491    b_IBUF[14]
    SLICE_X0Y30          LUT3 (Prop_lut3_I0_O)        0.048     0.539 r  s_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.532     1.070    s_OBUF[14]
    D19                  OBUF (Prop_obuf_I_O)         1.200     2.270 r  s_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.270    s[14]
    D19                                                               r  s[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[9]
                            (input port)
  Destination:            s[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.435ns (62.353%)  route 0.866ns (37.647%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  b[9] (IN)
                         net (fo=0)                   0.000     0.000    b[9]
    K17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  b_IBUF[9]_inst/O
                         net (fo=2, routed)           0.335     0.531    b_IBUF[9]
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.048     0.579 r  s_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.532     1.110    s_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         1.191     2.302 r  s_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.302    s[9]
    H19                                                               r  s[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[12]
                            (input port)
  Destination:            s[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.346ns (57.128%)  route 1.010ns (42.872%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  b[12] (IN)
                         net (fo=0)                   0.000     0.000    b[12]
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  b_IBUF[12]_inst/O
                         net (fo=3, routed)           0.436     0.603    b_IBUF[12]
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.045     0.648 r  s_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.574     1.222    s_OBUF[13]
    G18                  OBUF (Prop_obuf_I_O)         1.133     2.355 r  s_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.355    s[13]
    G18                                                               r  s[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[4]
                            (input port)
  Destination:            s[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.325ns (56.065%)  route 1.039ns (43.935%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  b[4] (IN)
                         net (fo=0)                   0.000     0.000    b[4]
    U19                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  b_IBUF[4]_inst/O
                         net (fo=3, routed)           0.436     0.596    b_IBUF[4]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.045     0.641 r  s_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.602     1.244    s_OBUF[5]
    K19                  OBUF (Prop_obuf_I_O)         1.120     2.364 r  s_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.364    s[5]
    K19                                                               r  s[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[8]
                            (input port)
  Destination:            s[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.331ns (55.442%)  route 1.069ns (44.558%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  b[8] (IN)
                         net (fo=0)                   0.000     0.000    b[8]
    N17                  IBUF (Prop_ibuf_I_O)         0.152     0.152 r  b_IBUF[8]_inst/O
                         net (fo=3, routed)           0.489     0.641    b_IBUF[8]
    SLICE_X0Y25          LUT3 (Prop_lut3_I0_O)        0.045     0.686 r  s_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.580     1.266    s_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.134     2.400 r  s_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.400    s[8]
    G19                                                               r  s[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[10]
                            (input port)
  Destination:            s[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.411ns  (logic 1.443ns (59.851%)  route 0.968ns (40.149%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  b[10] (IN)
                         net (fo=0)                   0.000     0.000    b[10]
    L17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  b_IBUF[10]_inst/O
                         net (fo=3, routed)           0.436     0.626    b_IBUF[10]
    SLICE_X0Y27          LUT5 (Prop_lut5_I4_O)        0.046     0.672 r  s_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.532     1.204    s_OBUF[11]
    E18                  OBUF (Prop_obuf_I_O)         1.207     2.411 r  s_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.411    s[11]
    E18                                                               r  s[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[6]
                            (input port)
  Destination:            s[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.357ns (55.903%)  route 1.071ns (44.097%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  b[6] (IN)
                         net (fo=0)                   0.000     0.000    b[6]
    P18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  b_IBUF[6]_inst/O
                         net (fo=3, routed)           0.461     0.634    b_IBUF[6]
    SLICE_X0Y23          LUT3 (Prop_lut3_I0_O)        0.045     0.679 r  s_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.610     1.289    s_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         1.139     2.428 r  s_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.428    s[6]
    G17                                                               r  s[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[12]
                            (input port)
  Destination:            s[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.437ns  (logic 1.344ns (55.152%)  route 1.093ns (44.848%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  b[12] (IN)
                         net (fo=0)                   0.000     0.000    b[12]
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  b_IBUF[12]_inst/O
                         net (fo=3, routed)           0.513     0.680    b_IBUF[12]
    SLICE_X0Y29          LUT3 (Prop_lut3_I0_O)        0.045     0.725 r  s_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.580     1.305    s_OBUF[12]
    F18                  OBUF (Prop_obuf_I_O)         1.132     2.437 r  s_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.437    s[12]
    F18                                                               r  s[12] (OUT)
  -------------------------------------------------------------------    -------------------





