(function() {var implementors = {};
implementors["aligned"] = [{"text":"impl Unpin for A2","synthetic":true,"types":[]},{"text":"impl Unpin for A4","synthetic":true,"types":[]},{"text":"impl Unpin for A8","synthetic":true,"types":[]},{"text":"impl Unpin for A16","synthetic":true,"types":[]},{"text":"impl&lt;A, T:&nbsp;?Sized&gt; Unpin for Aligned&lt;A, T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["bare_metal"] = [{"text":"impl&lt;T&gt; Unpin for Peripheral&lt;T&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CriticalSection","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for Mutex&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["bmc_can_rs"] = [{"text":"impl Unpin for initLateResources","synthetic":true,"types":[]},{"text":"impl Unpin for Context","synthetic":true,"types":[]},{"text":"impl Unpin for Context","synthetic":true,"types":[]},{"text":"impl Unpin for PriorityFrame","synthetic":true,"types":[]},{"text":"impl Unpin for CanFramePool","synthetic":true,"types":[]}];
implementors["bxcan"] = [{"text":"impl Unpin for ListEntry16","synthetic":true,"types":[]},{"text":"impl Unpin for ListEntry32","synthetic":true,"types":[]},{"text":"impl Unpin for Mask16","synthetic":true,"types":[]},{"text":"impl Unpin for Mask32","synthetic":true,"types":[]},{"text":"impl Unpin for BankConfig","synthetic":true,"types":[]},{"text":"impl&lt;'a, I&gt; Unpin for MasterFilters&lt;'a, I&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a, I&gt; Unpin for SlaveFilters&lt;'a, I&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for Frame","synthetic":true,"types":[]},{"text":"impl Unpin for FramePriority","synthetic":true,"types":[]},{"text":"impl Unpin for Data","synthetic":true,"types":[]},{"text":"impl Unpin for Interrupt","synthetic":true,"types":[]},{"text":"impl Unpin for Interrupts","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;I&gt; Unpin for CanConfig&lt;I&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;I: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;I&gt; Unpin for Can&lt;I&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;I: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;I&gt; Unpin for Tx&lt;I&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;I: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;I&gt; Unpin for Rx&lt;I&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;I: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["byteorder"] = [{"text":"impl Unpin for BigEndian","synthetic":true,"types":[]},{"text":"impl Unpin for LittleEndian","synthetic":true,"types":[]}];
implementors["cast"] = [{"text":"impl Unpin for Error","synthetic":true,"types":[]}];
implementors["cortex_m"] = [{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for CsselrCacheType","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for Comparator","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for Stim","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for Exception","synthetic":true,"types":[]},{"text":"impl Unpin for VectActive","synthetic":true,"types":[]},{"text":"impl Unpin for SystemHandler","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for SystClkSource","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for Peripherals","synthetic":true,"types":[]},{"text":"impl Unpin for CBP","synthetic":true,"types":[]},{"text":"impl Unpin for CPUID","synthetic":true,"types":[]},{"text":"impl Unpin for DCB","synthetic":true,"types":[]},{"text":"impl Unpin for DWT","synthetic":true,"types":[]},{"text":"impl Unpin for FPB","synthetic":true,"types":[]},{"text":"impl Unpin for FPU","synthetic":true,"types":[]},{"text":"impl Unpin for ITM","synthetic":true,"types":[]},{"text":"impl Unpin for MPU","synthetic":true,"types":[]},{"text":"impl Unpin for NVIC","synthetic":true,"types":[]},{"text":"impl Unpin for SCB","synthetic":true,"types":[]},{"text":"impl Unpin for SYST","synthetic":true,"types":[]},{"text":"impl Unpin for TPIU","synthetic":true,"types":[]},{"text":"impl Unpin for Control","synthetic":true,"types":[]},{"text":"impl Unpin for Npriv","synthetic":true,"types":[]},{"text":"impl Unpin for Spsel","synthetic":true,"types":[]},{"text":"impl Unpin for Fpca","synthetic":true,"types":[]},{"text":"impl Unpin for Faultmask","synthetic":true,"types":[]},{"text":"impl Unpin for Primask","synthetic":true,"types":[]}];
implementors["cortex_m_rt"] = [{"text":"impl Unpin for ExceptionFrame","synthetic":true,"types":[]}];
implementors["defmt"] = [{"text":"impl Unpin for Str","synthetic":true,"types":[]},{"text":"impl Unpin for Formatter","synthetic":true,"types":[]},{"text":"impl&lt;'a, N&gt; Unpin for Debug2Format&lt;'a, N&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;N: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'a, N&gt; Unpin for Display2Format&lt;'a, N&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;N: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["embedded_can"] = [{"text":"impl Unpin for StandardId","synthetic":true,"types":[]},{"text":"impl Unpin for ExtendedId","synthetic":true,"types":[]},{"text":"impl Unpin for Id","synthetic":true,"types":[]}];
implementors["embedded_hal"] = [{"text":"impl&lt;T&gt; Unpin for OldOutputPin&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for OldInputPin&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Polarity","synthetic":true,"types":[]},{"text":"impl Unpin for Phase","synthetic":true,"types":[]},{"text":"impl Unpin for Mode","synthetic":true,"types":[]},{"text":"impl Unpin for Direction","synthetic":true,"types":[]}];
implementors["generic_array"] = [{"text":"impl&lt;T, N&gt; Unpin for GenericArrayIter&lt;T, N&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;N as ArrayLength&lt;T&gt;&gt;::ArrayType: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T, U&gt; Unpin for GenericArray&lt;T, U&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;U as ArrayLength&lt;T&gt;&gt;::ArrayType: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["hash32"] = [{"text":"impl Unpin for Hasher","synthetic":true,"types":[]},{"text":"impl Unpin for Hasher","synthetic":true,"types":[]},{"text":"impl&lt;H&gt; Unpin for BuildHasherDefault&lt;H&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;H: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["heapless"] = [{"text":"impl&lt;K, V, N, S&gt; Unpin for IndexMap&lt;K, V, N, S&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;S: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;N as ArrayLength&lt;Bucket&lt;K, V&gt;&gt;&gt;::ArrayType: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;N as ArrayLength&lt;Option&lt;Pos&gt;&gt;&gt;::ArrayType: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T, N, S&gt; Unpin for IndexSet&lt;T, N, S&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;S: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;N as ArrayLength&lt;Bucket&lt;T, ()&gt;&gt;&gt;::ArrayType: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;N as ArrayLength&lt;Option&lt;Pos&gt;&gt;&gt;::ArrayType: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;K, V, N&gt; Unpin for LinearMap&lt;K, V, N&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;N as ArrayLength&lt;(K, V)&gt;&gt;::ArrayType: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;N&gt; Unpin for String&lt;N&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;N as ArrayLength&lt;u8&gt;&gt;::ArrayType: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T, N&gt; Unpin for Vec&lt;T, N&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;N as ArrayLength&lt;T&gt;&gt;::ArrayType: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T, N&gt; Unpin for HistoryBuffer&lt;T, N&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;N as ArrayLength&lt;T&gt;&gt;::ArrayType: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Min","synthetic":true,"types":[]},{"text":"impl Unpin for Max","synthetic":true,"types":[]},{"text":"impl&lt;T, N, KIND&gt; Unpin for BinaryHeap&lt;T, N, KIND&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;KIND: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;N as ArrayLength&lt;T&gt;&gt;::ArrayType: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'a, T, N, K&gt; Unpin for PeekMut&lt;'a, T, N, K&gt;","synthetic":true,"types":[]},{"text":"impl&lt;A, K&gt; Unpin for BinaryHeap&lt;A, K&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;K: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;A&gt; Unpin for LinearMap&lt;A&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;A, U, C&gt; Unpin for Queue&lt;A, U, C&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;C: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;A&gt; Unpin for String&lt;A&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;A&gt; Unpin for Vec&lt;A&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for Q2&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for Q4&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for Q8&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for Q16&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for Q32&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for Q64&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;POOL, STATE&gt; Unpin for Box&lt;POOL, STATE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;POOL: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;STATE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for Node&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for Pool&lt;T&gt;","synthetic":true,"types":[]},{"text":"impl&lt;T, STATE&gt; Unpin for Box&lt;T, STATE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;STATE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Uninit","synthetic":true,"types":[]},{"text":"impl Unpin for Init","synthetic":true,"types":[]},{"text":"impl&lt;'a, T, N, U, C&gt; Unpin for Consumer&lt;'a, T, N, U, C&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a, T, N, U, C&gt; Unpin for Producer&lt;'a, T, N, U, C&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MultiCore","synthetic":true,"types":[]},{"text":"impl Unpin for SingleCore","synthetic":true,"types":[]},{"text":"impl&lt;T, N, U, C&gt; Unpin for Queue&lt;T, N, U, C&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;C: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;N as ArrayLength&lt;T&gt;&gt;::ArrayType: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'a, T, N, U, C&gt; Unpin for Iter&lt;'a, T, N, U, C&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a, T, N, U, C&gt; Unpin for IterMut&lt;'a, T, N, U, C&gt;","synthetic":true,"types":[]}];
implementors["nb"] = [{"text":"impl&lt;E&gt; Unpin for Error&lt;E&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;E: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["rtic"] = [{"text":"impl Unpin for Instant","synthetic":true,"types":[]},{"text":"impl Unpin for Duration","synthetic":true,"types":[]},{"text":"impl Unpin for CYCCNT","synthetic":true,"types":[]},{"text":"impl Unpin for Peripherals","synthetic":true,"types":[]},{"text":"impl Unpin for Fraction","synthetic":true,"types":[]}];
implementors["rtic_core"] = [{"text":"impl&lt;'a, T&gt; Unpin for Exclusive&lt;'a, T&gt;","synthetic":true,"types":[]}];
implementors["stm32_usbd"] = [{"text":"impl&lt;USB&gt; Unpin for UsbBus&lt;USB&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;USB: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["stm32f1"] = [{"text":"impl&lt;U, REG&gt; Unpin for Reg&lt;U, REG&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;REG: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;U, T&gt; Unpin for R&lt;U, T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;U, REG&gt; Unpin for W&lt;U, REG&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;REG: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;U, T&gt; Unpin for Variant&lt;U, T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for CBURSTRW_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CBURSTRW_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ASYNCWAIT_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ASYNCWAIT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTMOD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTMOD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WAITEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WAITEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WREN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WREN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WAITCFG_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WAITCFG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WAITPOL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WAITPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BURSTEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BURSTEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FACCEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MWID_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MWID_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MTYP_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MTYP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MUXEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MUXEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MBKEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MBKEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WRAPMOD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CPSIZE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CPSIZE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACCMOD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACCMOD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DATLAT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CLKDIV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BUSTURN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DATAST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADDHLD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADDSET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CBURSTRW_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CBURSTRW_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ASYNCWAIT_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ASYNCWAIT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTMOD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTMOD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WAITEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WAITEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WREN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WREN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WAITCFG_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WAITCFG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WRAPMOD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WAITPOL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WAITPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BURSTEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BURSTEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FACCEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MWID_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MWID_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MTYP_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MTYP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MUXEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MUXEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MBKEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MBKEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CPSIZE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CPSIZE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ECCPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TCLR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ECCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PWID_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PTYP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PBKEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PWAITEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IFEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ILEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IREN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ILS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IRS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MEMHIZX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MEMHOLDX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MEMWAITX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MEMSETX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ATTHIZX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ATTHOLDX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ATTWAITX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ATTSETX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ECCPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TCLR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ECCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PWID_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PTYP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PBKEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PWAITEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IFEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ILEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IREN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ILS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IRS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MEMHIZX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MEMHOLDX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MEMWAITX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MEMSETX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ATTHIZX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ATTHOLDX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ATTWAITX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ATTSETX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ECCPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TCLR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ECCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PWID_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PTYP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PBKEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PWAITEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IFEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ILEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IREN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ILS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IRS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MEMHIZX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MEMHOLDX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MEMWAITX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MEMSETX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ATTHIZX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ATTHOLDX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ATTWAITX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ATTSETX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOHIZX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOHOLDX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOWAITX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOSETX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACCMOD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACCMOD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DATLAT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CLKDIV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DATAST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADDHLD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADDSET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BUSTURN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LPDS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PDDS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PDDS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CWUF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CSBF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PVDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PLS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EWUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for HSION_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HSION_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for HSIRDY_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HSITRIM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HSEON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for HSEBYP_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HSEBYP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CSSON_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CSSON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PLLON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SW_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SW_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SWS_A","synthetic":true,"types":[]},{"text":"impl Unpin for HPRE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HPRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PPRE1_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PPRE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PPRE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADCPRE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADCPRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PLLSRC_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PLLSRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PLLXTPRE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PLLXTPRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PLLMUL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PLLMUL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USBPRE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBPRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MCO_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MCO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LSIRDYF_A","synthetic":true,"types":[]},{"text":"impl Unpin for CSSF_A","synthetic":true,"types":[]},{"text":"impl Unpin for LSIRDYIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSIRDYIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSERDYIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HSIRDYIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HSERDYIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PLLRDYIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LSIRDYC_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSIRDYC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSERDYC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HSIRDYC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HSERDYC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PLLRDYC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CSSC_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CSSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AFIORST_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFIORST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOPARST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOPBRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOPCRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOPDRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOPERST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOPFRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOPGRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC1RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC2RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM1RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPI1RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM8RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART1RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC3RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM9RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM10RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM11RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIM2RST_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM2RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM3RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM4RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM5RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM6RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM7RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM12RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM13RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM14RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WWDGRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPI2RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPI3RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART2RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART3RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UART4RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UART5RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2C1RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2C2RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CANRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BKPRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PWRRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DACRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DMA1EN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMA1EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMA2EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SRAMEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FLITFEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CRCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSMCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SDIOEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AFIOEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFIOEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOPAEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOPBEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOPCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOPDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOPEEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOPFEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOPGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC1EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC2EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM1EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPI1EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM8EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART1EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC3EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM9EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM10EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM11EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIM2EN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM2EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM3EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM4EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM5EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM6EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM7EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM12EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM13EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM14EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WWDGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPI2EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPI3EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART2EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART3EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UART4EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UART5EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2C1EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2C2EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CANEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BKPEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PWREN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DACEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LSEON_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSEON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LSERDY_A","synthetic":true,"types":[]},{"text":"impl Unpin for LSEBYP_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSEBYP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RTCSEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RTCSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RTCEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RTCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BDRST_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BDRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LSION_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSION_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LSIRDY_A","synthetic":true,"types":[]},{"text":"impl Unpin for RMVF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RMVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINRSTF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PINRSTF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PORRSTF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SFTRSTF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IWDGRSTF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WWDGRSTF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LPWRRSTF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for MODE0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CNF0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNF2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODE6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODE7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNF7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MODE8_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODE8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CNF8_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNF8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODE9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNF9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODE10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNF10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODE11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNF11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODE12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNF12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODE13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNF13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODE14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNF14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODE15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNF15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for IDR0_A","synthetic":true,"types":[]},{"text":"impl Unpin for ODR0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BS0_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BR0_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BR0_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LCK0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LCK10_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LCKK_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCKK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PIN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PORT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EVOE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPI1_REMAP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2C1_REMAP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART1_REMAP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART2_REMAP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART3_REMAP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM1_REMAP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM2_REMAP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM3_REMAP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM4_REMAP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CAN_REMAP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD01_REMAP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM5CH4_IREMAP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC1_ETRGINJ_REMAP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC1_ETRGREG_REMAP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC2_ETRGINJ_REMAP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC2_ETRGREG_REMAP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWJ_CFG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM9_REMAP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM10_REMAP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM11_REMAP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM13_REMAP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM14_REMAP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSMC_NADV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for MR0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR16_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR17_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR18_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MR0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR16_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR17_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR18_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TR0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR16_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR17_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR18_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TR0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR16_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR17_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR18_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SWIER0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER16_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER17_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER18_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PR0_A","synthetic":true,"types":[]},{"text":"impl Unpin for PR0_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR16_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR17_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR18_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for EN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for HTIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HTIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TEIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TEIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DIR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CIRC_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CIRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINC_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PINC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MINC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PSIZE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSIZE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MSIZE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MEM2MEM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MEM2MEM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NDT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GIF1_A","synthetic":true,"types":[]},{"text":"impl Unpin for TCIF1_A","synthetic":true,"types":[]},{"text":"impl Unpin for HTIF1_A","synthetic":true,"types":[]},{"text":"impl Unpin for TEIF1_A","synthetic":true,"types":[]},{"text":"impl Unpin for CGIF1_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CGIF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CGIF2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CGIF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CGIF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CGIF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CGIF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CGIF7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CTCIF1_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTCIF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTCIF2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTCIF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTCIF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTCIF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTCIF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTCIF7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CHTIF1_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHTIF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHTIF2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHTIF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHTIF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHTIF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHTIF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHTIF7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CTEIF1_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTEIF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTEIF2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTEIF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTEIF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTEIF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTEIF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTEIF7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for CH","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PWRCTRL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CLKDIV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CLKEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PWRSAV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BYPASS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WIDBUS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NEGEDGE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HWFC_EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CMDARG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CMDINDEX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WAITRESP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WAITINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WAITPEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CPSMEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SDIOSUSPEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ENCMDCOMPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NIEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CE_ATACMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DATATIME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DATALENGTH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTDIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMAEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBLOCKSIZE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PWSTART_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PWSTOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RWMOD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SDIOEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCRCFAILC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DCRCFAILC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTIMEOUTC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTIMEOUTC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXUNDERRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXOVERRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CMDRENDC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CMDSENTC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DATAENDC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STBITERRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBCKENDC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SDIOITC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CEATAENDC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCRCFAILIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DCRCFAILIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTIMEOUTIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTIMEOUTIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXUNDERRIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXOVERRIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CMDRENDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CMDSENTIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DATAENDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STBITERRIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBACKENDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CMDACTIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXACTIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXACTIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXFIFOHEIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXFIFOHFIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXFIFOFIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXFIFOFIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXFIFOEIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXFIFOEIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXDAVLIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXDAVLIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SDIOITIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CEATENDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FIFODATA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for SECIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SECIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ALRIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ALRIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OWIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OWIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SECF_A","synthetic":true,"types":[]},{"text":"impl Unpin for SECF_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SECF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ALRF_A","synthetic":true,"types":[]},{"text":"impl Unpin for ALRF_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ALRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OWF_A","synthetic":true,"types":[]},{"text":"impl Unpin for OWF_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OWF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RSF_A","synthetic":true,"types":[]},{"text":"impl Unpin for RSF_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RSF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CNF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RTOFF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRLH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRLL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNTH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNTL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ALRH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ALRL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ASOE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ASOE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ASOS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ASOS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TPE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TPAL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TPAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CTE_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CTI_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TPIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TPIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for KEY_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for KEY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for T_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDGA_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDGA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for W_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EWI_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EWI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDGTB_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDGTB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EWIF_A","synthetic":true,"types":[]},{"text":"impl Unpin for EWIF_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EWIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for CKD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ARPE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CMS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CMS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DIR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OPM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for URS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for URS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UDIS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OIS4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OIS3N_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OIS3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OIS2N_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OIS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OIS1N_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OIS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TI1S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TI1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MMS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MMS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CCDS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCDS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCUS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCPC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ETP_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ETP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ECE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ECE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ETPS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ETPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ETF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ETF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MSM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SMS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TDE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC4DE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4DE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3DE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2DE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1DE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UDE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC4IE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4IE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3IE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2IE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1IE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC4OF_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC4OF_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4OF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3OF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2OF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1OF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIF_A","synthetic":true,"types":[]},{"text":"impl Unpin for TIF_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC4IF_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC4IF_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4IF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3IF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2IF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1IF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UIF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TG_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC4G_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4G_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3G_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2G_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1G_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UG_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC2CE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OC2M_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC2M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OC2PE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC2PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC2FE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC2S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1CE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OC1PE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1FE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC1S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC2F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC2PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC2S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for IC1F_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC1F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC1PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC1S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC4CE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OC4M_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC4M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OC4PE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC4PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC4FE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC4S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC3CE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC3M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OC3PE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC3PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC3FE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC3S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC4F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC4PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC4S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC3F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC3PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC3S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4P_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3NP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3NE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3P_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2NP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2NE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2P_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1NP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1NE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1P_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMAB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for REP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MOE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MOE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AOE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BKP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BKE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OSSR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSSR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OSSI_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSSI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LOCK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for CKD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ARPE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CMS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CMS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DIR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OPM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for URS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for URS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UDIS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TI1S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TI1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MMS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MMS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CCDS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCDS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ETP_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ETP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ECE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ECE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ETPS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ETPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ETF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ETF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MSM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SMS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TDE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC4DE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4DE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3DE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2DE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1DE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UDE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC4IE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4IE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3IE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2IE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1IE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC4OF_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC4OF_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4OF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3OF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2OF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1OF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIF_A","synthetic":true,"types":[]},{"text":"impl Unpin for TIF_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC4IF_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC4IF_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4IF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3IF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2IF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1IF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UIF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TG_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC4G_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4G_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3G_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2G_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1G_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UG_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC2CE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OC2M_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC2M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OC2PE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC2PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC2FE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC2S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1CE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OC1PE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1FE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC1S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC2F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC2PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC2S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for IC1F_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC1F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC1PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC1S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC4CE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OC4M_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC4M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OC4PE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC4PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC4FE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC4S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC3CE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC3M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OC3PE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC3PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC3FE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC3S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC4F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC4PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC4S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC3F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC3PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC3S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4P_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3P_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2P_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1P_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMAB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for CKD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ARPE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OPM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for URS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for URS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UDIS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MMS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2IE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1IE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2OF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1OF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2IF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1IF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UIF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2G_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1G_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UG_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC2M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC2PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC2FE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1FE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC2F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC2PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC1F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC1PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2NP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2P_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1NP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1P_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for CKD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ARPE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for URS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for URS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UDIS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MMS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1IE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1OF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1IF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UIF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1G_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UG_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC1F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC1PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1NP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1P_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for ARPE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OPM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for URS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for URS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UDIS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MMS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MMS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UDE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UIF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UG_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for SWRST_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ALERT_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ALERT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PEC_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PEC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for POS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for POS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACK_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for STOP_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for START_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for START_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for NOSTRETCH_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NOSTRETCH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ENGC_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ENGC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ENPEC_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ENPEC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ENARP_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ENARP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SMBTYPE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMBTYPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SMBUS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMBUS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LAST_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LAST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DMAEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMAEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ITBUFEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ITBUFEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ITEVTEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ITEVTEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ITERREN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ITERREN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FREQ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADDMODE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADDMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ENDUAL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ENDUAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SMBALERT_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMBALERT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMEOUT_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIMEOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PECERR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PECERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OVR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OVR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ARLO_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARLO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BERR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXE_A","synthetic":true,"types":[]},{"text":"impl Unpin for RXNE_A","synthetic":true,"types":[]},{"text":"impl Unpin for STOPF_A","synthetic":true,"types":[]},{"text":"impl Unpin for BTF_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADDR_A","synthetic":true,"types":[]},{"text":"impl Unpin for SB_A","synthetic":true,"types":[]},{"text":"impl Unpin for F_S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for F_S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DUTY_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DUTY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TRISE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for BIDIMODE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BIDIMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BIDIOE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BIDIOE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CRCEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CRCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CRCNEXT_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CRCNEXT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DFF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DFF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXONLY_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXONLY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SSM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SSI_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SSI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LSBFIRST_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSBFIRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MSTR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MSTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CPOL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CPHA_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CPHA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXEIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXEIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXNEIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXNEIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ERRIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ERRIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SSOE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SSOE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXDMAEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXDMAEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXDMAEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXDMAEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BSY_A","synthetic":true,"types":[]},{"text":"impl Unpin for OVR_A","synthetic":true,"types":[]},{"text":"impl Unpin for MODF_A","synthetic":true,"types":[]},{"text":"impl Unpin for CRCERR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CRCERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UDR_A","synthetic":true,"types":[]},{"text":"impl Unpin for CHSIDE_A","synthetic":true,"types":[]},{"text":"impl Unpin for TXE_A","synthetic":true,"types":[]},{"text":"impl Unpin for RXNE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CRCPOLY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for I2SMOD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2SMOD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for I2SE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2SE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for I2SCFG_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2SCFG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCMSYNC_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCMSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for I2SSTD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2SSTD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CKPOL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DATLEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DATLEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CHLEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHLEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MCKOE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MCKOE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ODD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2SDIV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LBD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXNE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DIV_MANTISSA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DIV_FRACTION_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for M_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WAKE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WAKE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PEIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PEIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXEIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXEIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXNEIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXNEIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for IDLEIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IDLEIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RWU_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RWU_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SBK_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SBK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LINEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LINEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for STOP_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CLKEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CLKEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CPOL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CPHA_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CPHA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LBCL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LBDIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LBDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LBDL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LBDL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CTSIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTSIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CTSE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTSE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RTSE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RTSE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DMAT_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMAT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DMAR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SCEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for NACK_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NACK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for HDSEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HDSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for IRLP_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IRLP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for IREN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IREN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for STRT_A","synthetic":true,"types":[]},{"text":"impl Unpin for STRT_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JSTRT_A","synthetic":true,"types":[]},{"text":"impl Unpin for JSTRT_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JSTRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JEOC_A","synthetic":true,"types":[]},{"text":"impl Unpin for JEOC_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JEOC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EOC_A","synthetic":true,"types":[]},{"text":"impl Unpin for EOC_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EOC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AWD_A","synthetic":true,"types":[]},{"text":"impl Unpin for AWD_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AWD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AWDEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AWDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JAWDEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JAWDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DUALMOD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DUALMOD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DISCNUM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JDISCEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JDISCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DISCEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DISCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JAUTO_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JAUTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AWDSGL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AWDSGL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SCAN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SCAN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JEOCIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JEOCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AWDIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AWDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EOCIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EOCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AWDCH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TSVREFE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSVREFE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SWSTART_A","synthetic":true,"types":[]},{"text":"impl Unpin for SWSTART_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWSTART_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JSWSTART_A","synthetic":true,"types":[]},{"text":"impl Unpin for JSWSTART_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JSWSTART_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTTRIG_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTTRIG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTSEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JEXTTRIG_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JEXTTRIG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JEXTSEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JEXTSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ALIGN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ALIGN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DMA_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RSTCAL_A","synthetic":true,"types":[]},{"text":"impl Unpin for RSTCAL_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RSTCAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CAL_A","synthetic":true,"types":[]},{"text":"impl Unpin for CAL_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CONT_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CONT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADON_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SMP10_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP16_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP17_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SMP0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JOFFSET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for L_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ16_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JSQ4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JSQ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JSQ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JSQ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for STRT_A","synthetic":true,"types":[]},{"text":"impl Unpin for STRT_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JSTRT_A","synthetic":true,"types":[]},{"text":"impl Unpin for JSTRT_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JSTRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JEOC_A","synthetic":true,"types":[]},{"text":"impl Unpin for JEOC_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JEOC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EOC_A","synthetic":true,"types":[]},{"text":"impl Unpin for EOC_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EOC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AWD_A","synthetic":true,"types":[]},{"text":"impl Unpin for AWD_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AWD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AWDEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AWDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JAWDEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JAWDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DISCNUM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JDISCEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JDISCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DISCEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DISCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JAUTO_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JAUTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AWDSGL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AWDSGL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SCAN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SCAN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JEOCIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JEOCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AWDIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AWDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EOCIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EOCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AWDCH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TSVREFE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSVREFE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SWSTART_A","synthetic":true,"types":[]},{"text":"impl Unpin for SWSTART_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWSTART_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JSWSTART_A","synthetic":true,"types":[]},{"text":"impl Unpin for JSWSTART_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JSWSTART_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTTRIG_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTTRIG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTSEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JEXTTRIG_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JEXTTRIG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JEXTSEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JEXTSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ALIGN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ALIGN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RSTCAL_A","synthetic":true,"types":[]},{"text":"impl Unpin for RSTCAL_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RSTCAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CAL_A","synthetic":true,"types":[]},{"text":"impl Unpin for CAL_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CONT_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CONT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADON_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SMP10_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP16_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP17_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SMP0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JOFFSET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for L_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ16_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JSQ4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JSQ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JSQ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JSQ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STID_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXID_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for IDE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RTR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXRQ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TGT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DLC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DATA3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DATA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DATA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DATA0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DATA7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DATA6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DATA5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DATA4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for IDE_A","synthetic":true,"types":[]},{"text":"impl Unpin for RTR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RESET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TTCM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ABOM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AWUM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NART_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RFLM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXFP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SLEEP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INRQ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SLAKI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WKUI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ERRI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ABRQ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TERR2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ALST2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXOK2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RQCP2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ABRQ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TERR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ALST1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXOK1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RQCP1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ABRQ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TERR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ALST0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXOK0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RQCP0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RFOM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RFOM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FOVR_A","synthetic":true,"types":[]},{"text":"impl Unpin for FOVR_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOVR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FULL_A","synthetic":true,"types":[]},{"text":"impl Unpin for FULL_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FULL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SLKIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SLKIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WKUIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WKUIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ERRIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ERRIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LECIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LECIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BOFIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BOFIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EPVIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPVIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EWGIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EWGIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FOVIE1_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOVIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FFIE1_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FMPIE1_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FMPIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FOVIE0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOVIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FFIE0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FMPIE0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FMPIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TMEIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TMEIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LEC_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LEC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SILM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SILM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LBKM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LBKM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SJW_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BRP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FINIT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for TX","synthetic":true,"types":[]},{"text":"impl Unpin for RX","synthetic":true,"types":[]},{"text":"impl Unpin for FB","synthetic":true,"types":[]},{"text":"impl Unpin for EN1_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BOFF1_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BOFF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TEN1_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TSEL1_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSEL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WAVE1_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WAVE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MAMP1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DMAEN1_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMAEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EN2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BOFF2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TEN2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TSEL2_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSEL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WAVE2_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WAVE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MAMP2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMAEN2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SWTRIG1_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWTRIG1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWTRIG2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DACC1DHR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DACC1DHR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DACC1DHR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DACC2DHR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DACC2DHR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DACC2DHR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DACC1DHR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DACC2DHR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DACC1DHR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DACC2DHR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DACC1DHR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DACC2DHR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_SLEEP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_STANDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TRACE_IOEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TRACE_MODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_IWDG_STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_WWDG_STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_TIM1_STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_TIM2_STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_TIM3_STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_TIM4_STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_CAN1_STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_I2C1_SMBUS_TIMEOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_I2C2_SMBUS_TIMEOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_TIM8_STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_TIM5_STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_TIM6_STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_TIM7_STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_CAN2_STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXNE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LBD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DIV_FRACTION_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DIV_MANTISSA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SBK_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SBK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RWU_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RWU_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for IDLEIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IDLEIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXNEIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXNEIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXEIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXEIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PEIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PEIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WAKE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WAKE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for M_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LBDL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LBDL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LBDIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LBDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for STOP_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LINEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LINEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for IREN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IREN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for IRLP_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IRLP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for HDSEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HDSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DMAR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DMAT_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMAT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IDR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RESET_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RESET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for LATENCY_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LATENCY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HLFCYA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRFTBE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for KEY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OPTKEY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WRPRTERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PGERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OPTPG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OPTER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LOCK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OPTWRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ERRIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EOPIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for STAT_TX_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STAT_TX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTOG_TX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTR_TX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EP_KIND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EP_TYPE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EP_TYPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SETUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for STAT_RX_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STAT_RX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTOG_RX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTR_RX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FRES_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FRES_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PDWN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PDWN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LPMODE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LPMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FSUSP_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSUSP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RESUME_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RESUME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ESOFM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ESOFM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SOFM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SOFM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RESETM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RESETM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SUSPM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SUSPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WKUPM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WKUPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ERRM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ERRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PMAOVRM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PMAOVRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CTRM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EP_ID_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DIR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ESOF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ESOF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SOF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SOF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RESET_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RESET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SUSP_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SUSP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WKUP_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WKUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ERR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PMAOVR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PMAOVR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CTR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LCK_A","synthetic":true,"types":[]},{"text":"impl Unpin for RXDM_A","synthetic":true,"types":[]},{"text":"impl Unpin for RXDP_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BTABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DSPD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NZLSOHSK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DAD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PFIVL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RWUSIG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TCTL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SGINAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CGINAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SGONAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CGONAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for POPRGDNE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRCM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPDM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ITTXFEMSK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INEPNMM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INEPNEM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRCM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPDM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STUPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OTEPDM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IEPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OEPINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for VBUSDT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DVBUSP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INEPTXFEM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STALL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXFNUM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SNAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPENA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SODDFRM_SD1PID_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SD0PID_SEVNFRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SNAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXFNUM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STALL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPTYP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBAEP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPENA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SODDFRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SD0PID_SEVNFRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SNAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXFNUM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STALL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPTYP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBAEP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPENA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SODDFRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SD0PID_SEVNFRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SNAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXFNUM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STALL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPTYP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBAEP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPENA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SNAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STALL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SNPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPENA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SODDFRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SD0PID_SEVNFRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SNAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STALL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SNPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPTYP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBAEP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPENA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SODDFRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SD0PID_SEVNFRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SNAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STALL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SNPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPTYP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBAEP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPENA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SODDFRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SD0PID_SEVNFRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SNAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STALL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SNPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPTYP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBAEP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INEPNE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ITTXFE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPDISD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INEPNE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ITTXFE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPDISD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INEPNE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ITTXFE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPDISD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INEPNE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ITTXFE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPDISD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for B2BSTUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OTEPDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPDISD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for B2BSTUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OTEPDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPDISD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for B2BSTUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OTEPDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPDISD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for B2BSTUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OTEPDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPDISD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PKTCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STUPCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PKTCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PKTCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PKTCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PKTCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXDPID_STUPCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PKTCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXDPID_STUPCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PKTCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXDPID_STUPCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PKTCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SRQ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HNPRQ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HSHNPEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DHNPEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SEDET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SRSSCHG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HNSSCHG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HNGDET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADTOCHG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBCDNE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXFELVL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PTXFELVL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOCAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PHYSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SRPCAP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HNPCAP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TRDT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FHMOD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FDMOD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTXPKT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CSRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HSRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FCRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXFFLSH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXFFLSH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXFNUM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MMIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SOF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ESUSP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBSUSP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ENUMDNE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISOODRP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EOPF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IISOIXFR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IPXFR_INCOMPISOOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CIDSCHG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DISCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SRQINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WKUPINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MMISM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OTGINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SOFM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXFLVLM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NPTXFEM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GINAKEFFM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GONAKEFFM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ESUSPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBSUSPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ENUMDNEM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISOODRPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EOPFM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPMISM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IEPINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OEPINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IISOIXFRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IPXFRM_IISOOXFRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HCIM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PTXFEM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CIDSCHGM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DISCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SRQIM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WUIM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXFD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TX0FSA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TX0FD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NPTXFSA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NPTXFD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PWRDWN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for VBUSASEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for VBUSBSEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SOFOUTEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRODUCT_ID_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PTXSA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PTXFSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INEPTXSA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INEPTXFD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INEPTXSA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INEPTXFD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INEPTXSA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INEPTXFD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSLSPCS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FRIVL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PTXFSAVL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HAINTM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCDET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PENA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PENCHNG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for POCCHNG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRES_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSUSP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PPWR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PTCTL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPNUM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPDIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSDEV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPTYP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DAD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODDFRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHENA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPNUM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPDIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSDEV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPTYP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DAD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODDFRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHENA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPNUM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPDIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSDEV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPTYP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DAD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODDFRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHENA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPNUM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPDIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSDEV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPTYP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DAD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODDFRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHENA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPNUM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPDIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSDEV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPTYP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DAD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODDFRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHENA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPNUM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPDIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSDEV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPTYP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DAD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODDFRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHENA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPNUM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPDIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSDEV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPTYP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DAD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODDFRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHENA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPNUM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPDIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSDEV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPTYP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DAD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODDFRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHENA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STALL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BBERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FRMOR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STALL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BBERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FRMOR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STALL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BBERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FRMOR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STALL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BBERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FRMOR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STALL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BBERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FRMOR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STALL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BBERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FRMOR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STALL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BBERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FRMOR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STALL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BBERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FRMOR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRCM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHHM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STALLM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NAKM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACKM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NYET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXERRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BBERRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FRMORM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTERRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRCM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHHM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STALLM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NAKM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACKM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NYET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXERRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BBERRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FRMORM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTERRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRCM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHHM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STALLM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NAKM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACKM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NYET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXERRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BBERRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FRMORM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTERRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRCM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHHM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STALLM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NAKM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACKM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NYET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXERRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BBERRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FRMORM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTERRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRCM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHHM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STALLM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NAKM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACKM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NYET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXERRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BBERRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FRMORM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTERRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRCM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHHM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STALLM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NAKM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACKM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NYET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXERRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BBERRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FRMORM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTERRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRCM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHHM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STALLM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NAKM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACKM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NYET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXERRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BBERRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FRMORM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTERRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRCM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHHM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STALLM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NAKM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACKM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NYET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXERRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BBERRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FRMORM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTERRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PKTCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DPID_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PKTCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DPID_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PKTCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DPID_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PKTCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DPID_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PKTCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DPID_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PKTCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DPID_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PKTCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DPID_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XFRSIZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PKTCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DPID_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STPPCLK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GATEHCLK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PHYSUSP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CSR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ROR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MCF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RFCES_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RFAES_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RGUFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TGFSCS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TGFMSCS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TGFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RFCEM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RFAEM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RGUFM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TGFSCM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TGFMSCM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TGFM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for APCS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IPCO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ROD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FES_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CSD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IFG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HU_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DAIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PAM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BFD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SAIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SAF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HPF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HTH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HTL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MW_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FCB_BPA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TFCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RFCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UPFD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PLT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ZQPD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for VLANTI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for VLANTC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WFE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WFR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GU_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WFFRPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PMTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MMCS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MMCRS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MMCTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PMTIM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSTIM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MACA0H_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MACA0L_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MACA1H_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MBC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MACA1L_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ETH_MACA2HR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MBC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MACA2L_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MACA3H_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MBC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MBCA3L_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSFCU_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSSTI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSSTU_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSITE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSARU_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STSSI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSUS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSUSS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSUPNS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TTSH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TTSL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DSL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PBL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RTPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RDP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AAB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TPD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RPD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SRL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TPSS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TBUS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TJTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ROS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TUS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RBUS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RPSS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PWTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ETS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBES_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ERS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RTC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FUGF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FEF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TTC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FTF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DFRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RSF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTCEFD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TPSIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TBUIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TJTIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ROIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TUIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RBUIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RPSIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RWTIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ETIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBEIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ERIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AISE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NISE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DISFOLD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FPEXCODIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DISRAMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DISITMATBFLUSH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INTID_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TICKINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CLKSOURCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COUNTFLAG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RELOAD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CURRENT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TENMS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for STRT_A","synthetic":true,"types":[]},{"text":"impl Unpin for STRT_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JSTRT_A","synthetic":true,"types":[]},{"text":"impl Unpin for JSTRT_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JSTRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JEOC_A","synthetic":true,"types":[]},{"text":"impl Unpin for JEOC_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JEOC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EOC_A","synthetic":true,"types":[]},{"text":"impl Unpin for EOC_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EOC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AWD_A","synthetic":true,"types":[]},{"text":"impl Unpin for AWD_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AWD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AWDEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AWDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JAWDEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JAWDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DISCNUM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JDISCEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JDISCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DISCEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DISCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JAUTO_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JAUTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AWDSGL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AWDSGL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SCAN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SCAN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JEOCIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JEOCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AWDIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AWDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EOCIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EOCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AWDCH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TSVREFE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSVREFE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SWSTART_A","synthetic":true,"types":[]},{"text":"impl Unpin for SWSTART_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWSTART_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JSWSTART_A","synthetic":true,"types":[]},{"text":"impl Unpin for JSWSTART_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JSWSTART_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTTRIG_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTTRIG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTSEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JEXTTRIG_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JEXTTRIG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JEXTSEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JEXTSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ALIGN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ALIGN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DMA_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RSTCAL_A","synthetic":true,"types":[]},{"text":"impl Unpin for RSTCAL_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RSTCAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CAL_A","synthetic":true,"types":[]},{"text":"impl Unpin for CAL_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CONT_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CONT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADON_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SMP10_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP16_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP17_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SMP0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JOFFSET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for L_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ16_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SQ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JSQ4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JSQ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JSQ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JSQ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for Interrupt","synthetic":true,"types":[]},{"text":"impl Unpin for FSMC","synthetic":true,"types":[]},{"text":"impl Unpin for PWR","synthetic":true,"types":[]},{"text":"impl Unpin for RCC","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOA","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOB","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOC","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOD","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOE","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOF","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOG","synthetic":true,"types":[]},{"text":"impl Unpin for AFIO","synthetic":true,"types":[]},{"text":"impl Unpin for EXTI","synthetic":true,"types":[]},{"text":"impl Unpin for DMA1","synthetic":true,"types":[]},{"text":"impl Unpin for DMA2","synthetic":true,"types":[]},{"text":"impl Unpin for SDIO","synthetic":true,"types":[]},{"text":"impl Unpin for RTC","synthetic":true,"types":[]},{"text":"impl Unpin for BKP","synthetic":true,"types":[]},{"text":"impl Unpin for IWDG","synthetic":true,"types":[]},{"text":"impl Unpin for WWDG","synthetic":true,"types":[]},{"text":"impl Unpin for TIM1","synthetic":true,"types":[]},{"text":"impl Unpin for TIM8","synthetic":true,"types":[]},{"text":"impl Unpin for TIM2","synthetic":true,"types":[]},{"text":"impl Unpin for TIM3","synthetic":true,"types":[]},{"text":"impl Unpin for TIM4","synthetic":true,"types":[]},{"text":"impl Unpin for TIM5","synthetic":true,"types":[]},{"text":"impl Unpin for TIM9","synthetic":true,"types":[]},{"text":"impl Unpin for TIM12","synthetic":true,"types":[]},{"text":"impl Unpin for TIM10","synthetic":true,"types":[]},{"text":"impl Unpin for TIM11","synthetic":true,"types":[]},{"text":"impl Unpin for TIM13","synthetic":true,"types":[]},{"text":"impl Unpin for TIM14","synthetic":true,"types":[]},{"text":"impl Unpin for TIM6","synthetic":true,"types":[]},{"text":"impl Unpin for TIM7","synthetic":true,"types":[]},{"text":"impl Unpin for I2C1","synthetic":true,"types":[]},{"text":"impl Unpin for I2C2","synthetic":true,"types":[]},{"text":"impl Unpin for SPI1","synthetic":true,"types":[]},{"text":"impl Unpin for SPI2","synthetic":true,"types":[]},{"text":"impl Unpin for SPI3","synthetic":true,"types":[]},{"text":"impl Unpin for USART1","synthetic":true,"types":[]},{"text":"impl Unpin for USART2","synthetic":true,"types":[]},{"text":"impl Unpin for USART3","synthetic":true,"types":[]},{"text":"impl Unpin for ADC1","synthetic":true,"types":[]},{"text":"impl Unpin for ADC2","synthetic":true,"types":[]},{"text":"impl Unpin for CAN1","synthetic":true,"types":[]},{"text":"impl Unpin for CAN2","synthetic":true,"types":[]},{"text":"impl Unpin for DAC","synthetic":true,"types":[]},{"text":"impl Unpin for DBGMCU","synthetic":true,"types":[]},{"text":"impl Unpin for UART4","synthetic":true,"types":[]},{"text":"impl Unpin for UART5","synthetic":true,"types":[]},{"text":"impl Unpin for CRC","synthetic":true,"types":[]},{"text":"impl Unpin for FLASH","synthetic":true,"types":[]},{"text":"impl Unpin for USB","synthetic":true,"types":[]},{"text":"impl Unpin for OTG_FS_DEVICE","synthetic":true,"types":[]},{"text":"impl Unpin for OTG_FS_GLOBAL","synthetic":true,"types":[]},{"text":"impl Unpin for OTG_FS_HOST","synthetic":true,"types":[]},{"text":"impl Unpin for OTG_FS_PWRCLK","synthetic":true,"types":[]},{"text":"impl Unpin for ETHERNET_MMC","synthetic":true,"types":[]},{"text":"impl Unpin for ETHERNET_MAC","synthetic":true,"types":[]},{"text":"impl Unpin for ETHERNET_PTP","synthetic":true,"types":[]},{"text":"impl Unpin for ETHERNET_DMA","synthetic":true,"types":[]},{"text":"impl Unpin for SCB_ACTRL","synthetic":true,"types":[]},{"text":"impl Unpin for NVIC_STIR","synthetic":true,"types":[]},{"text":"impl Unpin for STK","synthetic":true,"types":[]},{"text":"impl Unpin for ADC3","synthetic":true,"types":[]},{"text":"impl Unpin for Peripherals","synthetic":true,"types":[]}];
implementors["stm32f1xx_hal"] = [{"text":"impl Unpin for Continuous","synthetic":true,"types":[]},{"text":"impl Unpin for Scan","synthetic":true,"types":[]},{"text":"impl&lt;ADC&gt; Unpin for Adc&lt;ADC&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;ADC: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for SampleTime","synthetic":true,"types":[]},{"text":"impl Unpin for Align","synthetic":true,"types":[]},{"text":"impl Unpin for StoredConfig","synthetic":true,"types":[]},{"text":"impl&lt;PINS, MODE&gt; Unpin for AdcPayload&lt;PINS, MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;PINS: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for EVCR","synthetic":true,"types":[]},{"text":"impl Unpin for MAPR","synthetic":true,"types":[]},{"text":"impl Unpin for EXTICR1","synthetic":true,"types":[]},{"text":"impl Unpin for EXTICR2","synthetic":true,"types":[]},{"text":"impl Unpin for EXTICR3","synthetic":true,"types":[]},{"text":"impl Unpin for EXTICR4","synthetic":true,"types":[]},{"text":"impl Unpin for MAPR2","synthetic":true,"types":[]},{"text":"impl Unpin for BackupDomain","synthetic":true,"types":[]},{"text":"impl&lt;Instance&gt; Unpin for Can&lt;Instance&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;Instance: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Crc","synthetic":true,"types":[]},{"text":"impl Unpin for Delay","synthetic":true,"types":[]},{"text":"impl Unpin for Channels","synthetic":true,"types":[]},{"text":"impl Unpin for C1","synthetic":true,"types":[]},{"text":"impl Unpin for C2","synthetic":true,"types":[]},{"text":"impl Unpin for C3","synthetic":true,"types":[]},{"text":"impl Unpin for C4","synthetic":true,"types":[]},{"text":"impl Unpin for C5","synthetic":true,"types":[]},{"text":"impl Unpin for C6","synthetic":true,"types":[]},{"text":"impl Unpin for C7","synthetic":true,"types":[]},{"text":"impl Unpin for Channels","synthetic":true,"types":[]},{"text":"impl Unpin for C1","synthetic":true,"types":[]},{"text":"impl Unpin for C2","synthetic":true,"types":[]},{"text":"impl Unpin for C3","synthetic":true,"types":[]},{"text":"impl Unpin for C4","synthetic":true,"types":[]},{"text":"impl Unpin for C5","synthetic":true,"types":[]},{"text":"impl Unpin for Error","synthetic":true,"types":[]},{"text":"impl Unpin for Event","synthetic":true,"types":[]},{"text":"impl Unpin for Half","synthetic":true,"types":[]},{"text":"impl&lt;BUFFER, PAYLOAD&gt; Unpin for CircBuffer&lt;BUFFER, PAYLOAD&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;PAYLOAD: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE, BUFFER, PAYLOAD&gt; Unpin for Transfer&lt;MODE, BUFFER, PAYLOAD&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;BUFFER: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;PAYLOAD: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl&lt;PAYLOAD, RXCH&gt; Unpin for RxDma&lt;PAYLOAD, RXCH&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;PAYLOAD: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RXCH: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;PAYLOAD, TXCH&gt; Unpin for TxDma&lt;PAYLOAD, TXCH&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;PAYLOAD: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;TXCH: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;PAYLOAD, RXCH, TXCH&gt; Unpin for RxTxDma&lt;PAYLOAD, RXCH, TXCH&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;PAYLOAD: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RXCH: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;TXCH: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Error","synthetic":true,"types":[]},{"text":"impl Unpin for SectorSize","synthetic":true,"types":[]},{"text":"impl Unpin for FlashSize","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FlashWriter&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for ACR","synthetic":true,"types":[]},{"text":"impl Unpin for AR","synthetic":true,"types":[]},{"text":"impl Unpin for CR","synthetic":true,"types":[]},{"text":"impl Unpin for KEYR","synthetic":true,"types":[]},{"text":"impl Unpin for OBR","synthetic":true,"types":[]},{"text":"impl Unpin for OPTKEYR","synthetic":true,"types":[]},{"text":"impl Unpin for SR","synthetic":true,"types":[]},{"text":"impl Unpin for WRPR","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for CRL","synthetic":true,"types":[]},{"text":"impl Unpin for CRH","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for Generic&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA8&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA9&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA10&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA11&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA12&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA13&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA14&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA15&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for CRL","synthetic":true,"types":[]},{"text":"impl Unpin for CRH","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for Generic&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB8&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB9&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB10&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB11&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB12&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB13&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB14&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB15&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for CRL","synthetic":true,"types":[]},{"text":"impl Unpin for CRH","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for Generic&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC8&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC9&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC10&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC11&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC12&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC13&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC14&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC15&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for CRL","synthetic":true,"types":[]},{"text":"impl Unpin for CRH","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for Generic&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD8&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD9&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD10&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD11&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD12&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD13&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD14&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD15&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for CRL","synthetic":true,"types":[]},{"text":"impl Unpin for CRH","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for Generic&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE8&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE9&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE10&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE11&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE12&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE13&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE14&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE15&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for IOPinSpeed","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for Input&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Debugger","synthetic":true,"types":[]},{"text":"impl Unpin for Floating","synthetic":true,"types":[]},{"text":"impl Unpin for PullDown","synthetic":true,"types":[]},{"text":"impl Unpin for PullUp","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for Output&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for PushPull","synthetic":true,"types":[]},{"text":"impl Unpin for OpenDrain","synthetic":true,"types":[]},{"text":"impl Unpin for Analog","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for Alternate&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for State","synthetic":true,"types":[]},{"text":"impl Unpin for Edge","synthetic":true,"types":[]},{"text":"impl Unpin for Dynamic","synthetic":true,"types":[]},{"text":"impl Unpin for PinModeError","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for Pxx&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Error","synthetic":true,"types":[]},{"text":"impl Unpin for DutyCycle","synthetic":true,"types":[]},{"text":"impl Unpin for Mode","synthetic":true,"types":[]},{"text":"impl&lt;I2C, PINS&gt; Unpin for I2c&lt;I2C, PINS&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;I2C: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;PINS: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;I2C, PINS&gt; Unpin for BlockingI2c&lt;I2C, PINS&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;I2C: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;PINS: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Channel","synthetic":true,"types":[]},{"text":"impl&lt;TIM, REMAP, P, PINS&gt; Unpin for Pwm&lt;TIM, REMAP, P, PINS&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;P: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;PINS: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;REMAP: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;TIM: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;TIM, CHANNEL&gt; Unpin for PwmChannel&lt;TIM, CHANNEL&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CHANNEL: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;TIM: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for C1","synthetic":true,"types":[]},{"text":"impl Unpin for C2","synthetic":true,"types":[]},{"text":"impl Unpin for C3","synthetic":true,"types":[]},{"text":"impl Unpin for C4","synthetic":true,"types":[]},{"text":"impl&lt;TIM, REMAP, PINS&gt; Unpin for PwmInput&lt;TIM, REMAP, PINS&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;PINS: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;REMAP: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;TIM: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for ReadMode","synthetic":true,"types":[]},{"text":"impl Unpin for Error","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for Configuration&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for SlaveMode","synthetic":true,"types":[]},{"text":"impl Unpin for QeiOptions","synthetic":true,"types":[]},{"text":"impl&lt;TIM, REMAP, PINS&gt; Unpin for Qei&lt;TIM, REMAP, PINS&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;PINS: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;REMAP: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;TIM: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Rcc","synthetic":true,"types":[]},{"text":"impl Unpin for AHB","synthetic":true,"types":[]},{"text":"impl Unpin for APB1","synthetic":true,"types":[]},{"text":"impl Unpin for APB2","synthetic":true,"types":[]},{"text":"impl Unpin for CFGR","synthetic":true,"types":[]},{"text":"impl Unpin for BKP","synthetic":true,"types":[]},{"text":"impl Unpin for Clocks","synthetic":true,"types":[]},{"text":"impl Unpin for Rtc","synthetic":true,"types":[]},{"text":"impl Unpin for Event","synthetic":true,"types":[]},{"text":"impl Unpin for Error","synthetic":true,"types":[]},{"text":"impl Unpin for Parity","synthetic":true,"types":[]},{"text":"impl Unpin for StopBits","synthetic":true,"types":[]},{"text":"impl Unpin for Config","synthetic":true,"types":[]},{"text":"impl&lt;USART, PINS&gt; Unpin for Serial&lt;USART, PINS&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;PINS: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;USART: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;USART&gt; Unpin for Rx&lt;USART&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;USART: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;USART&gt; Unpin for Tx&lt;USART&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;USART: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Error","synthetic":true,"types":[]},{"text":"impl&lt;SPI, REMAP, PINS, FRAMESIZE&gt; Unpin for Spi&lt;SPI, REMAP, PINS, FRAMESIZE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;FRAMESIZE: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;PINS: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;REMAP: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;SPI: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for SpiBitFormat","synthetic":true,"types":[]},{"text":"impl Unpin for NoSck","synthetic":true,"types":[]},{"text":"impl Unpin for NoMiso","synthetic":true,"types":[]},{"text":"impl Unpin for NoMosi","synthetic":true,"types":[]},{"text":"impl Unpin for Spi1NoRemap","synthetic":true,"types":[]},{"text":"impl Unpin for Spi1Remap","synthetic":true,"types":[]},{"text":"impl Unpin for Spi2NoRemap","synthetic":true,"types":[]},{"text":"impl&lt;SPI, REMAP, PINS&gt; Unpin for SpiPayload&lt;SPI, REMAP, PINS&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;PINS: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;REMAP: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;SPI: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Bps","synthetic":true,"types":[]},{"text":"impl Unpin for Hertz","synthetic":true,"types":[]},{"text":"impl Unpin for KiloHertz","synthetic":true,"types":[]},{"text":"impl Unpin for MegaHertz","synthetic":true,"types":[]},{"text":"impl Unpin for MilliSeconds","synthetic":true,"types":[]},{"text":"impl Unpin for MicroSeconds","synthetic":true,"types":[]},{"text":"impl Unpin for MonoTimer","synthetic":true,"types":[]},{"text":"impl Unpin for Instant","synthetic":true,"types":[]},{"text":"impl Unpin for Event","synthetic":true,"types":[]},{"text":"impl Unpin for Error","synthetic":true,"types":[]},{"text":"impl&lt;TIM&gt; Unpin for Timer&lt;TIM&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;TIM: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;TIM&gt; Unpin for CountDownTimer&lt;TIM&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;TIM: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Tim1NoRemap","synthetic":true,"types":[]},{"text":"impl Unpin for Tim1FullRemap","synthetic":true,"types":[]},{"text":"impl Unpin for Tim2NoRemap","synthetic":true,"types":[]},{"text":"impl Unpin for Tim2PartialRemap1","synthetic":true,"types":[]},{"text":"impl Unpin for Tim2PartialRemap2","synthetic":true,"types":[]},{"text":"impl Unpin for Tim2FullRemap","synthetic":true,"types":[]},{"text":"impl Unpin for Tim3NoRemap","synthetic":true,"types":[]},{"text":"impl Unpin for Tim3PartialRemap","synthetic":true,"types":[]},{"text":"impl Unpin for Tim3FullRemap","synthetic":true,"types":[]},{"text":"impl Unpin for Peripheral","synthetic":true,"types":[]},{"text":"impl Unpin for IndependentWatchdog","synthetic":true,"types":[]}];
implementors["typenum"] = [{"text":"impl Unpin for B0","synthetic":true,"types":[]},{"text":"impl Unpin for B1","synthetic":true,"types":[]},{"text":"impl&lt;U&gt; Unpin for PInt&lt;U&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;U&gt; Unpin for NInt&lt;U&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Z0","synthetic":true,"types":[]},{"text":"impl Unpin for UTerm","synthetic":true,"types":[]},{"text":"impl&lt;U, B&gt; Unpin for UInt&lt;U, B&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;B: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for ATerm","synthetic":true,"types":[]},{"text":"impl&lt;V, A&gt; Unpin for TArr&lt;V, A&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;V: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Greater","synthetic":true,"types":[]},{"text":"impl Unpin for Less","synthetic":true,"types":[]},{"text":"impl Unpin for Equal","synthetic":true,"types":[]}];
implementors["usb_device"] = [{"text":"impl Unpin for RequestType","synthetic":true,"types":[]},{"text":"impl Unpin for Recipient","synthetic":true,"types":[]},{"text":"impl Unpin for Request","synthetic":true,"types":[]},{"text":"impl&lt;B&gt; Unpin for UsbBusAllocator&lt;B&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;B: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for InterfaceNumber","synthetic":true,"types":[]},{"text":"impl Unpin for StringIndex","synthetic":true,"types":[]},{"text":"impl Unpin for PollResult","synthetic":true,"types":[]},{"text":"impl&lt;'a, 'p, 'r, B&gt; Unpin for ControlIn&lt;'a, 'p, 'r, B&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;'a: 'p,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'a, 'p, 'r, B&gt; Unpin for ControlOut&lt;'a, 'p, 'r, B&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;'a: 'p,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Out","synthetic":true,"types":[]},{"text":"impl Unpin for In","synthetic":true,"types":[]},{"text":"impl Unpin for EndpointType","synthetic":true,"types":[]},{"text":"impl&lt;'a, B, D&gt; Unpin for Endpoint&lt;'a, B, D&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;D: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for EndpointAddress","synthetic":true,"types":[]},{"text":"impl&lt;'a, B&gt; Unpin for UsbDeviceBuilder&lt;'a, B&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UsbVidPid","synthetic":true,"types":[]},{"text":"impl Unpin for UsbDeviceState","synthetic":true,"types":[]},{"text":"impl&lt;'a, B&gt; Unpin for UsbDevice&lt;'a, B&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DescriptorWriter&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'w, 'a&gt; Unpin for BosWriter&lt;'w, 'a&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;'a: 'w,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'a, B&gt; Unpin for TestClass&lt;'a, B&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UsbError","synthetic":true,"types":[]},{"text":"impl Unpin for UsbDirection","synthetic":true,"types":[]}];
implementors["vcell"] = [{"text":"impl&lt;T&gt; Unpin for VolatileCell&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["void"] = [{"text":"impl Unpin for Void","synthetic":true,"types":[]}];
implementors["volatile"] = [{"text":"impl&lt;T&gt; Unpin for Volatile&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for ReadOnly&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for WriteOnly&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["volatile_register"] = [{"text":"impl&lt;T&gt; Unpin for RO&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for RW&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for WO&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
if (window.register_implementors) {window.register_implementors(implementors);} else {window.pending_implementors = implementors;}})()