{"index": 315, "svad": "This property verifies that the signal wb_rst_o is asserted to logic 1 whenever the active-high reset signal HRESETn is deasserted to logic 0. The check is triggered at every positive edge of the clock signal HCLK. However, the property is disabled and not evaluated whenever HRESETn is asserted to logic 1.", "reference_sva": "property p_wb_rst_o_negation;\n    @(posedge HCLK) disable iff (HRESETn == 1)\n        (HRESETn == 0) |-> (wb_rst_o == 1);\nendproperty\nassert_p_wb_rst_o_negation: assert property (p_wb_rst_o_negation) else $error(\"Assertion failed: wb_rst_o is not asserted when HRESETn is deasserted\");", "generated_sva": "property wb_rst_o_asserted_on_hresetn_deassert;\n    @(posedge HCLK) disable iff (HRESETn) !HRESETn |-> wb_rst_o;\nendproperty\n\nassert property (wb_rst_o_asserted_on_hresetn_deassert);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_wb_rst_o_negation\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `wb_rst_o`\n\n* **Clocks & Resets:**\n    * Primary Clock: `HCLK` (posedge)\n    * Reset Signal: `HRESETn` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `(HRESETn == 0)`\n    * Response condition: `(wb_rst_o == 1)`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `(HRESETn == 0)`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `(wb_rst_o == 1)`\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (HRESETn == 1)`\n    * Property is disabled when reset `HRESETn` is active high\n\n* **Assertion Structure:**\n    * `@(posedge HCLK) (HRESETn == 0) |-> (wb_rst_o == 1)`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_wb_rst_o_negation;\n    @(posedge HCLK) disable iff (HRESETn == 1)\n        (HRESETn == 0) |-> (wb_rst_o == 1);\nendproperty\nassert_p_wb_rst_o_negation: assert property (p_wb_rst_o_negation) else $error(\"Assertion failed: wb_rst_o is not asserted when HRESETn is deasserted\");\n```\n\n**Summary:**\nProperty `p_wb_rst_o_negation` uses overlapping implication synchronized to `HCLK`.", "error_message": null, "generation_time": 2.605358362197876, "verification_time": 0.006079435348510742, "from_cache": false}