<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.04.07.17:12:53"
 outputDirectory="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10AX115U1F45I1SG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clock" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clock" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="resetn" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="call" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="start" direction="input" role="valid" width="1" />
   <port name="busy" direction="output" role="stall" width="1" />
  </interface>
  <interface name="return" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="done" direction="output" role="valid" width="1" />
   <port name="stall" direction="input" role="stall" width="1" />
  </interface>
  <interface name="hist_r" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="hist_r" direction="input" role="data" width="64" />
  </interface>
  <interface name="n" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="n" direction="input" role="data" width="32" />
  </interface>
 </perimeter>
 <entity kind="histogram" version="1.0" name="histogram">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="10AX115U1F45I1SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="1" />
  <generatedFiles>
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/synth/histogram.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/synth/histogram.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram_internal_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="histogram">"Generating: histogram"</message>
   <message level="Info" culprit="histogram">"Generating: histogram_internal"</message>
  </messages>
 </entity>
 <entity kind="histogram_internal" version="1.0" name="histogram_internal">
  <generatedFiles>
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/dspba_library_ver.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_ecc_pkg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_data_fifo.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_fifo.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_altera_syncram_wrapped.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_scfifo_wrapped.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_ecc_decoder.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_ecc_encoder.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_ll_fifo.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_ll_ram_fifo.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_valid_fifo_counter.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_dspba_valid_fifo_counter.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_staging_reg.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_mid_speed_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_latency_one_ram_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_latency_zero_ram_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_fifo_zero_width.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_high_speed_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_low_latency_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_zero_latency_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_fanout_pipeline.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_tessellated_incr_decr_threshold.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_tessellated_incr_lookahead.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_reset_handler.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_lfsr.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_mlab_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_parameter_assert.svh"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_pop.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_push.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_token_fifo_counter.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_pipeline.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_dspba_buffer.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_enable_sink.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_memory_depth_quantization_pkg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_iord.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_iord_stall_latency.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_iord_stall_valid.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_shift_register_no_reset.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_ffwdsrc.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_ffwddst.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_top.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_permute_address.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_pipelined.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_enabled.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_basic_coalescer.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_simple.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_streaming.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_burst_host.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_bursting_load_stores.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_non_aligned_write.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_read_cache.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_atomic.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_prefetch_block.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_wide_wrapper.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_streaming_prefetch.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_aligned_burst_coalesced_lsu.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_toggle_detect.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_debug_mem.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_burst_coalesced_pipelined_write.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_burst_coalesced_pipelined_read.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_fifo_stall_valid_lookahead.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_global_load_store.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_lsu.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_lsu_burst_coalescer.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_lsu_coalescer_dynamic_timeout.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_lsu_data_aligner.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_lsu_read_cache.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_lsu_read_data_alignment.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_lsu_unaligned_controller.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_lsu_word_coalescer.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_lsu_write_data_alignment.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_lsu_write_kernel_downstream.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_full_detector.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_tessellated_incr_decr_decr.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_iowr.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_iowr_stall_latency.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_iowr_stall_valid.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_loop_profiler.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_sim_latency_tracker.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_loop_limiter.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_reset_wire.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_function_wrapper.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_function.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_bb_B0_runOnce.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_bb_B0_runOnce_stall_region.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_B0_runOnce_merge_reg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_B0_runOnce_branch.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_B0_runOnce_merge.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_bb_B1_start.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_bb_B1_start_stall_region.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_B1_start_merge_reg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_ffwd_source_i1_unnamed_3_histogram0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_ffwd_source_i33_unnamed_4_histogram0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_iord_bl_call_unnamed_histogram2_histogram0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_histogram0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pipeline_keep_going10_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_push_i1_notexitcond11_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_B1_start_branch.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_B1_start_merge.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_bb_B2.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_bb_B2_stall_region.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_B2_merge_reg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_sfc_s_c0_in_for_body_s_c0_enter132_histogram1.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit15_histogram0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000ogram1_full_detector.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000histogram1_data_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_sfc_logic_s_c0_in_for_body_s_c0_enter132_histogram0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_flt_i_sfc_logic_s_c0_in_for_bo00003a0054c2a6344c246w65.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_ffwd_dest_i1_cmp94_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_ffwd_dest_i1_cmp95_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_ffwd_dest_i33_unnamed_5_histogram0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_mem_lm1_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_mem_lm52_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_mem_lm73_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_mem_memdep_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pipeline_keep_going_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pop_i32_i_010_pop7_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pop_i4_initerations_pop9_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_push_i1_lastiniteration_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_push_i1_notexitcond_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_push_i32_i_010_push7_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_push_i4_cleanups_push10_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_push_i4_initerations_push9_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_B2_branch.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_B2_merge.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_bb_B3.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_bb_B3_stall_region.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_iowr_bl_return_unnamed_histogram6_histogram0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_push_token_i1_throttle_push_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_B3_branch.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_B3_merge.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pipeline_keep_going10_1_sr.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pipeline_keep_going10_1_valid_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pipeline_keep_going_6_sr.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_loop_limiter_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_bb_B2_sr_1.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_bb_B3_sr_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_avm_to_ic.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_mem1x.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_ram.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_ram_ecc.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_ram_tall_depth_stitch.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_ram_remaining_width.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_ram_bits_per_enable.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_ram_generic_two_way_depth_stitch.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_ram_generic_three_way_depth_stitch.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_ram_short_depth_stitch.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_ram_bottom_width_stitch.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_ram_bottom_depth_stitch.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_ram_lower.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_ram_lower_mlab_simple_dual_port.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_ic_local_mem_router.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_ic_host_endpoint.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_arb_intf.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_ic_intf.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_ic_agent_endpoint.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_ic_agent_rrp.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_ic_agent_wrp.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_internal.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/dspba_library_ver.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_ecc_pkg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_data_fifo.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_fifo.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_altera_syncram_wrapped.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_scfifo_wrapped.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_ecc_decoder.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_ecc_encoder.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_ll_fifo.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_ll_ram_fifo.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_valid_fifo_counter.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_dspba_valid_fifo_counter.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_staging_reg.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_mid_speed_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_latency_one_ram_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_latency_zero_ram_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_fifo_zero_width.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_high_speed_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_low_latency_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_zero_latency_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_fanout_pipeline.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_tessellated_incr_decr_threshold.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_tessellated_incr_lookahead.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_reset_handler.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_lfsr.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_mlab_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_parameter_assert.svh"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_pop.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_push.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_token_fifo_counter.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_pipeline.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_dspba_buffer.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_enable_sink.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_memory_depth_quantization_pkg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_iord.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_iord_stall_latency.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_iord_stall_valid.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_shift_register_no_reset.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_ffwdsrc.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_ffwddst.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_top.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_permute_address.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_pipelined.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_enabled.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_basic_coalescer.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_simple.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_streaming.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_burst_host.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_bursting_load_stores.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_non_aligned_write.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_read_cache.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_atomic.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_prefetch_block.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_wide_wrapper.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_streaming_prefetch.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_aligned_burst_coalesced_lsu.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_toggle_detect.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_debug_mem.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_burst_coalesced_pipelined_write.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/lsu_burst_coalesced_pipelined_read.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_fifo_stall_valid_lookahead.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_global_load_store.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_lsu.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_lsu_burst_coalescer.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_lsu_coalescer_dynamic_timeout.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_lsu_data_aligner.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_lsu_read_cache.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_lsu_read_data_alignment.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_lsu_unaligned_controller.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_lsu_word_coalescer.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_lsu_write_data_alignment.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_lsu_write_kernel_downstream.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_full_detector.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_tessellated_incr_decr_decr.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_iowr.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_iowr_stall_latency.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_iowr_stall_valid.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_loop_profiler.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_sim_latency_tracker.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_loop_limiter.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_reset_wire.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_function_wrapper.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_function.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_bb_B0_runOnce.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_bb_B0_runOnce_stall_region.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_B0_runOnce_merge_reg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_B0_runOnce_branch.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_B0_runOnce_merge.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_bb_B1_start.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_bb_B1_start_stall_region.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_B1_start_merge_reg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_ffwd_source_i1_unnamed_3_histogram0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_ffwd_source_i33_unnamed_4_histogram0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_iord_bl_call_unnamed_histogram2_histogram0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_histogram0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pipeline_keep_going10_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_push_i1_notexitcond11_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_B1_start_branch.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_B1_start_merge.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_bb_B2.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_bb_B2_stall_region.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_B2_merge_reg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_sfc_s_c0_in_for_body_s_c0_enter132_histogram1.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit15_histogram0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000ogram1_full_detector.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000histogram1_data_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_sfc_logic_s_c0_in_for_body_s_c0_enter132_histogram0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_flt_i_sfc_logic_s_c0_in_for_bo00003a0054c2a6344c246w65.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_ffwd_dest_i1_cmp94_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_ffwd_dest_i1_cmp95_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_ffwd_dest_i33_unnamed_5_histogram0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_mem_lm1_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_mem_lm52_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_mem_lm73_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_mem_memdep_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pipeline_keep_going_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pop_i32_i_010_pop7_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pop_i4_initerations_pop9_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_push_i1_lastiniteration_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_push_i1_notexitcond_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_push_i32_i_010_push7_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_push_i4_cleanups_push10_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_push_i4_initerations_push9_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_B2_branch.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_B2_merge.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_bb_B3.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_bb_B3_stall_region.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_iowr_bl_return_unnamed_histogram6_histogram0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_push_token_i1_throttle_push_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_B3_branch.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_B3_merge.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pipeline_keep_going10_1_sr.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pipeline_keep_going10_1_valid_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pipeline_keep_going_6_sr.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_loop_limiter_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_bb_B2_sr_1.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_bb_B3_sr_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_avm_to_ic.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_mem1x.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_ram.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_ram_ecc.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_ram_tall_depth_stitch.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_ram_remaining_width.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_ram_bits_per_enable.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_ram_generic_two_way_depth_stitch.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_ram_generic_three_way_depth_stitch.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_ram_short_depth_stitch.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_ram_bottom_width_stitch.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_ram_bottom_depth_stitch.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_ram_lower.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_ram_lower_mlab_simple_dual_port.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_ic_local_mem_router.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_ic_host_endpoint.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_arb_intf.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_ic_intf.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_ic_agent_endpoint.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_ic_agent_rrp.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/acl_ic_agent_wrp.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram/histogram_internal_10/synth/histogram_internal.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram_internal_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="histogram" as="histogram_internal_inst" />
  <messages>
   <message level="Info" culprit="histogram">"Generating: histogram_internal"</message>
  </messages>
 </entity>
</deploy>
