<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="1">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[31]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[30]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[29]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[28]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[27]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[26]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[25]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[24]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[23]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[22]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[21]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[20]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[19]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[18]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[17]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[16]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[15]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[14]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[13]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[12]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[11]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[10]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[9]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[8]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[7]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[6]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[5]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[4]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[3]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[2]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[1]"/>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[31]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[30]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[29]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[28]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[27]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[26]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[25]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[24]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[23]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[22]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[21]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[20]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[19]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[18]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[17]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[16]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[15]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[14]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[13]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[12]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[11]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[10]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[9]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[8]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[7]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[6]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[5]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[4]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[3]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[2]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[1]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TLAST"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TLAST"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TVALID"/>
      </nets>
    </probe>
  </probeset>
</probeData>
