

================================================================
== Vitis HLS Report for 'lz4CompressPart2_Pipeline_lz4_compress'
================================================================
* Date:           Fri Oct 31 14:49:10 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lz4CompressEngineRun
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  5.702 ns|     0.70 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lz4_compress  |        ?|        ?|         5|          4|          4|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    806|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    345|    -|
|Register         |        -|    -|     378|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     378|   1151|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln219_fu_505_p2                    |         +|   0|  0|  16|          16|           3|
    |compressedSize_2_fu_421_p2             |         +|   0|  0|  39|          32|           1|
    |inIdx_3_fu_755_p2                      |         +|   0|  0|  39|          32|          32|
    |lit_length_2_fu_817_p2                 |         +|   0|  0|  23|          16|           5|
    |lit_length_5_fu_715_p2                 |         +|   0|  0|  23|          16|           9|
    |match_length_13_fu_863_p2              |         +|   0|  0|  23|          16|           5|
    |match_length_15_fu_563_p2              |         +|   0|  0|  23|          16|           9|
    |match_offset_plus_one_1_fu_441_p2      |         +|   0|  0|  23|          16|           1|
    |sum_with_4_low_fu_511_p2               |         +|   0|  0|  16|          16|          16|
    |write_lit_length_2_fu_484_p2           |         +|   0|  0|  23|          16|           2|
    |ap_block_pp0_stage0_11001_grp2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001_grp3         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001_grp4         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001_grp1         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter1_grp2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage1_iter1_grp3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage1_iter1_grp4  |       and|   0|  0|   2|           1|           1|
    |ap_condition_172                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_779                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_785                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_789                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_794                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_798                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_804                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_808                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_812                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_816                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_819                       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op130_read_state5         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op61_read_state3          |       and|   0|  0|   2|           1|           1|
    |is_special_end_1_fu_436_p2             |       and|   0|  0|   2|           1|           1|
    |readOffsetFlag_6_fu_668_p2             |       and|   0|  0|   2|           1|           1|
    |icmp_ln173_fu_333_p2                   |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln192_1_fu_431_p2                 |      icmp|   0|  0|  23|          16|          10|
    |icmp_ln192_fu_375_p2                   |      icmp|   0|  0|  23|          16|          10|
    |icmp_ln301_fu_490_p2                   |      icmp|   0|  0|  23|          16|           1|
    |is_normal_end_1_fu_387_p2              |      icmp|   0|  0|  23|          16|           1|
    |lit_len_ge_15_1_fu_393_p2              |      icmp|   0|  0|  39|          32|           4|
    |lit_len_ge_255_fu_697_p2               |      icmp|   0|  0|  23|          16|           8|
    |lit_len_gt_0_1_fu_399_p2               |      icmp|   0|  0|  39|          32|           1|
    |match_len_ge_15_1_fu_405_p2            |      icmp|   0|  0|  23|          16|           4|
    |match_len_ge_255_fu_545_p2             |      icmp|   0|  0|  23|          16|           8|
    |should_write_fu_350_p2                 |      icmp|   0|  0|  39|          32|          32|
    |lit_ending_fu_773_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln173_fu_344_p2                     |        or|   0|  0|   2|           1|           1|
    |or_ln193_fu_381_p2                     |        or|   0|  0|  16|          16|          16|
    |or_ln237_fu_767_p2                     |        or|   0|  0|   2|           1|           1|
    |or_ln261_fu_845_p2                     |        or|   0|  0|   2|           1|           1|
    |readOffsetFlag_8_fu_575_p2             |        or|   0|  0|   2|           1|           1|
    |inIdx_4_fu_760_p3                      |    select|   0|  0|  32|           1|          32|
    |lit_length_3_fu_822_p3                 |    select|   0|  0|  16|           1|           1|
    |lit_length_4_fu_829_p3                 |    select|   0|  0|  16|           1|          16|
    |lit_length_6_fu_721_p3                 |    select|   0|  0|  16|           1|          16|
    |lit_token_1_fu_790_p3                  |    select|   0|  0|   4|           1|           2|
    |lit_token_fu_782_p3                    |    select|   0|  0|   4|           1|           4|
    |match_length_14_fu_868_p3              |    select|   0|  0|  16|           1|          16|
    |match_length_16_fu_580_p3              |    select|   0|  0|  16|           1|          16|
    |match_token_1_fu_801_p3                |    select|   0|  0|   4|           1|           2|
    |next_state_2_fu_660_p3                 |    select|   0|  0|   4|           1|           1|
    |next_state_3_fu_673_p3                 |    select|   0|  0|   3|           1|           3|
    |next_state_tmp_fu_851_p3               |    select|   0|  0|   4|           1|           3|
    |outValue_10_fu_555_p3                  |    select|   0|  0|   8|           1|           2|
    |outValue_6_fu_707_p3                   |    select|   0|  0|   8|           1|           2|
    |select_ln143_fu_729_p3                 |    select|   0|  0|   2|           1|           1|
    |select_ln144_fu_588_p3                 |    select|   0|  0|   2|           1|           2|
    |select_ln261_1_fu_837_p3               |    select|   0|  0|   2|           1|           1|
    |select_ln321_fu_622_p3                 |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    |readOffsetFlag_7_fu_630_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln173_fu_338_p2                    |       xor|   0|  0|   2|           1|           2|
    |xor_ln329_fu_569_p2                    |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 806|         499|         369|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  25|          5|    1|          5|
    |ap_done_int                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_outValue_11_reg_220  |  42|          8|    8|         64|
    |compressedSize_fu_164                     |   9|          2|   32|         64|
    |extra_match_len_fu_120                    |   9|          2|    1|          2|
    |inIdx_fu_112                              |   9|          2|   32|         64|
    |is_normal_end_fu_148                      |   9|          2|    1|          2|
    |is_special_end_fu_144                     |   9|          2|    1|          2|
    |lenOffset_Stream_blk_n                    |   9|          2|    1|          2|
    |lit_len_ge_15_fu_152                      |   9|          2|    1|          2|
    |lit_len_gt_0_fu_156                       |   9|          2|    1|          2|
    |lit_length_fu_124                         |  14|          3|   16|         48|
    |lit_outStream_blk_n                       |   9|          2|    1|          2|
    |lz4Out_blk_n                              |   9|          2|    1|          2|
    |lz4Out_eos_blk_n                          |   9|          2|    1|          2|
    |match_len_ge_15_fu_160                    |   9|          2|    1|          2|
    |match_length_fu_128                       |  14|          3|   16|         48|
    |match_offset_plus_one_fu_176              |   9|          2|   16|         32|
    |next_state_fu_136                         |  37|          7|    3|         21|
    |readOffsetFlag_1_fu_116                   |   9|          2|    1|          2|
    |readOffsetFlag_fu_140                     |  37|          7|    1|          7|
    |write_lit_length_fu_132                   |  14|          3|   16|         48|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 345|         72|  156|        431|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   4|   0|    4|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp3_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp4_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage2_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_outValue_11_reg_220   |   8|   0|    8|          0|
    |compressedSize_1_reg_1053                  |  32|   0|   32|          0|
    |compressedSize_fu_164                      |  32|   0|   32|          0|
    |extra_match_len_fu_120                     |   1|   0|    1|          0|
    |icmp_ln192_reg_1072                        |   1|   0|    1|          0|
    |icmp_ln301_reg_1112                        |   1|   0|    1|          0|
    |inIdx_2_reg_1043                           |  32|   0|   32|          0|
    |inIdx_fu_112                               |  32|   0|   32|          0|
    |is_normal_end_1_reg_1077                   |   1|   0|    1|          0|
    |is_normal_end_fu_148                       |   1|   0|    1|          0|
    |is_special_end_fu_144                      |   1|   0|    1|          0|
    |lit_len_ge_15_1_reg_1082                   |   1|   0|    1|          0|
    |lit_len_ge_15_fu_152                       |   1|   0|    1|          0|
    |lit_len_gt_0_1_reg_1087                    |   1|   0|    1|          0|
    |lit_len_gt_0_fu_156                        |   1|   0|    1|          0|
    |lit_len_tmp_2_reg_1107                     |  32|   0|   32|          0|
    |lit_len_tmp_fu_172                         |  32|   0|   32|          0|
    |lit_length_7_reg_1118                      |  16|   0|   16|          0|
    |lit_length_fu_124                          |  16|   0|   16|          0|
    |match_len_ge_15_1_reg_1092                 |   1|   0|    1|          0|
    |match_len_ge_15_fu_160                     |   1|   0|    1|          0|
    |match_len_tmp_3_reg_1101                   |  16|   0|   16|          0|
    |match_len_tmp_fu_168                       |  16|   0|   16|          0|
    |match_length_fu_128                        |  16|   0|   16|          0|
    |match_off_tmp_reg_1066                     |  16|   0|   16|          0|
    |match_offset_plus_one_fu_176               |  16|   0|   16|          0|
    |next_state_fu_136                          |   3|   0|   32|         29|
    |next_state_load_reg_1097                   |   3|   0|   32|         29|
    |or_ln173_reg_1058                          |   1|   0|    1|          0|
    |readOffsetFlag_1_fu_116                    |   1|   0|    1|          0|
    |readOffsetFlag_3_reg_1048                  |   1|   0|    1|          0|
    |readOffsetFlag_fu_140                      |   1|   0|    1|          0|
    |should_write_reg_1062                      |   1|   0|    1|          0|
    |sum_with_4_low_reg_1124                    |  16|   0|   16|          0|
    |write_lit_length_fu_132                    |  16|   0|   16|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 378|   0|  436|         58|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+----------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+---------------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  lz4CompressPart2_Pipeline_lz4_compress|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  lz4CompressPart2_Pipeline_lz4_compress|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  lz4CompressPart2_Pipeline_lz4_compress|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  lz4CompressPart2_Pipeline_lz4_compress|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  lz4CompressPart2_Pipeline_lz4_compress|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  lz4CompressPart2_Pipeline_lz4_compress|  return value|
|lit_outStream_dout               |   in|    8|     ap_fifo|                           lit_outStream|       pointer|
|lit_outStream_empty_n            |   in|    1|     ap_fifo|                           lit_outStream|       pointer|
|lit_outStream_read               |  out|    1|     ap_fifo|                           lit_outStream|       pointer|
|lit_outStream_num_data_valid     |   in|   17|     ap_fifo|                           lit_outStream|       pointer|
|lit_outStream_fifo_cap           |   in|   17|     ap_fifo|                           lit_outStream|       pointer|
|lz4Out_din                       |  out|    8|     ap_fifo|                                  lz4Out|       pointer|
|lz4Out_full_n                    |   in|    1|     ap_fifo|                                  lz4Out|       pointer|
|lz4Out_write                     |  out|    1|     ap_fifo|                                  lz4Out|       pointer|
|lz4Out_eos_din                   |  out|    1|     ap_fifo|                              lz4Out_eos|       pointer|
|lz4Out_eos_full_n                |   in|    1|     ap_fifo|                              lz4Out_eos|       pointer|
|lz4Out_eos_write                 |  out|    1|     ap_fifo|                              lz4Out_eos|       pointer|
|lenOffset_Stream_dout            |   in|   64|     ap_fifo|                        lenOffset_Stream|       pointer|
|lenOffset_Stream_empty_n         |   in|    1|     ap_fifo|                        lenOffset_Stream|       pointer|
|lenOffset_Stream_read            |  out|    1|     ap_fifo|                        lenOffset_Stream|       pointer|
|lenOffset_Stream_num_data_valid  |   in|   10|     ap_fifo|                        lenOffset_Stream|       pointer|
|lenOffset_Stream_fifo_cap        |   in|   10|     ap_fifo|                        lenOffset_Stream|       pointer|
|input_size_4                     |   in|   32|     ap_none|                            input_size_4|        scalar|
|compressedSize_out               |  out|   32|      ap_vld|                      compressedSize_out|       pointer|
|compressedSize_out_ap_vld        |  out|    1|      ap_vld|                      compressedSize_out|       pointer|
+---------------------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%inIdx = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173]   --->   Operation 8 'alloca' 'inIdx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%readOffsetFlag_1 = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:149]   --->   Operation 9 'alloca' 'readOffsetFlag_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%extra_match_len = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:148]   --->   Operation 10 'alloca' 'extra_match_len' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%lit_length = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:143]   --->   Operation 11 'alloca' 'lit_length' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%match_length = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:144]   --->   Operation 12 'alloca' 'match_length' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%write_lit_length = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:145]   --->   Operation 13 'alloca' 'write_lit_length' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%next_state = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:142]   --->   Operation 14 'alloca' 'next_state' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%readOffsetFlag = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:149]   --->   Operation 15 'alloca' 'readOffsetFlag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%is_special_end = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:159]   --->   Operation 16 'alloca' 'is_special_end' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%is_normal_end = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:160]   --->   Operation 17 'alloca' 'is_normal_end' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lit_len_ge_15 = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:161]   --->   Operation 18 'alloca' 'lit_len_ge_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lit_len_gt_0 = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:162]   --->   Operation 19 'alloca' 'lit_len_gt_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%match_len_ge_15 = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:163]   --->   Operation 20 'alloca' 'match_len_ge_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%compressedSize = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:141]   --->   Operation 21 'alloca' 'compressedSize' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%match_len_tmp = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:157]   --->   Operation 22 'alloca' 'match_len_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lit_len_tmp = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:156]   --->   Operation 23 'alloca' 'lit_len_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%match_offset_plus_one = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:153]   --->   Operation 24 'alloca' 'match_offset_plus_one' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lit_outStream, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %lenOffset_Stream, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %lz4Out_eos, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %lz4Out, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %lit_outStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %lenOffset_Stream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_size_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_size_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:130]   --->   Operation 31 'read' 'input_size_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln153 = store i16 0, i16 %match_offset_plus_one" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:153]   --->   Operation 32 'store' 'store_ln153' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln141 = store i32 0, i32 %compressedSize" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:141]   --->   Operation 33 'store' 'store_ln141' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln163 = store i1 0, i1 %match_len_ge_15" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:163]   --->   Operation 34 'store' 'store_ln163' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln162 = store i1 0, i1 %lit_len_gt_0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:162]   --->   Operation 35 'store' 'store_ln162' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln161 = store i1 0, i1 %lit_len_ge_15" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:161]   --->   Operation 36 'store' 'store_ln161' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln160 = store i1 0, i1 %is_normal_end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:160]   --->   Operation 37 'store' 'store_ln160' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln159 = store i1 0, i1 %is_special_end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:159]   --->   Operation 38 'store' 'store_ln159' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.94ns)   --->   "%store_ln149 = store i1 1, i1 %readOffsetFlag" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:149]   --->   Operation 39 'store' 'store_ln149' <Predicate = true> <Delay = 1.94>
ST_1 : Operation 40 [1/1] (2.18ns)   --->   "%store_ln142 = store i32 0, i32 %next_state" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:142]   --->   Operation 40 'store' 'store_ln142' <Predicate = true> <Delay = 2.18>
ST_1 : Operation 41 [1/1] (1.70ns)   --->   "%store_ln145 = store i16 0, i16 %write_lit_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:145]   --->   Operation 41 'store' 'store_ln145' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 42 [1/1] (1.70ns)   --->   "%store_ln144 = store i16 0, i16 %match_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:144]   --->   Operation 42 'store' 'store_ln144' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 43 [1/1] (1.70ns)   --->   "%store_ln143 = store i16 0, i16 %lit_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:143]   --->   Operation 43 'store' 'store_ln143' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln148 = store i1 0, i1 %extra_match_len" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:148]   --->   Operation 44 'store' 'store_ln148' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln149 = store i1 0, i1 %readOffsetFlag_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:149]   --->   Operation 45 'store' 'store_ln149' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln173 = store i32 0, i32 %inIdx" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173]   --->   Operation 46 'store' 'store_ln173' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln173 = br void %for.cond" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173]   --->   Operation 47 'br' 'br_ln173' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.53>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%inIdx_2 = load i32 %inIdx" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:228]   --->   Operation 48 'load' 'inIdx_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%readOffsetFlag_3 = load i1 %readOffsetFlag" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:329]   --->   Operation 49 'load' 'readOffsetFlag_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%compressedSize_1 = load i32 %compressedSize" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:343]   --->   Operation 50 'load' 'compressedSize_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.55ns)   --->   "%icmp_ln173 = icmp_ult  i32 %inIdx_2, i32 %input_size_4_read" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173]   --->   Operation 51 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln173)   --->   "%xor_ln173 = xor i1 %readOffsetFlag_3, i1 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173]   --->   Operation 52 'xor' 'xor_ln173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln173 = or i1 %icmp_ln173, i1 %xor_ln173" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173]   --->   Operation 53 'or' 'or_ln173' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %or_ln173, void %for.end.exitStub, void %for.body" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173]   --->   Operation 54 'br' 'br_ln173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln174 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:174]   --->   Operation 55 'specpipeline' 'specpipeline_ln174' <Predicate = (or_ln173)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln173 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173]   --->   Operation 56 'specloopname' 'specloopname_ln173' <Predicate = (or_ln173)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.55ns)   --->   "%should_write = icmp_ult  i32 %compressedSize_1, i32 %input_size_4_read" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:179]   --->   Operation 57 'icmp' 'should_write' <Predicate = (or_ln173)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln182 = br i1 %readOffsetFlag_3, void %if.end, void %if.then" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:182]   --->   Operation 58 'br' 'br_ln182' <Predicate = (or_ln173)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln340 = br i1 %should_write, void %if.end131, void %if.then129" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:340]   --->   Operation 59 'br' 'br_ln340' <Predicate = (or_ln173)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln173 = br void %for.cond" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173]   --->   Operation 60 'br' 'br_ln173' <Predicate = (or_ln173)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%write_ln343 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %compressedSize_out, i32 %compressedSize_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:343]   --->   Operation 181 'write' 'write_ln343' <Predicate = (!or_ln173)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 182 'ret' 'ret_ln0' <Predicate = (!or_ln173)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 61 [1/1] ( I:3.15ns O:3.15ns )   --->   "%nextLenOffsetValue = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %lenOffset_Stream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:183]   --->   Operation 61 'read' 'nextLenOffsetValue' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 3.15> <CoreInst = "FIFO_BRAM">   --->   Core 78 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 512> <FIFO>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%lit_len_tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32, i64 %nextLenOffsetValue, i32 32" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:187]   --->   Operation 62 'partselect' 'lit_len_tmp_1' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%match_len_tmp_1 = trunc i64 %nextLenOffsetValue" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:188]   --->   Operation 63 'trunc' 'match_len_tmp_1' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%match_off_tmp = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32, i64 %nextLenOffsetValue, i32 16" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:189]   --->   Operation 64 'partselect' 'match_off_tmp' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (2.07ns)   --->   "%icmp_ln192 = icmp_eq  i16 %match_len_tmp_1, i16 777" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:192]   --->   Operation 65 'icmp' 'icmp_ln192' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node is_normal_end_1)   --->   "%or_ln193 = or i16 %match_off_tmp, i16 %match_len_tmp_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:193]   --->   Operation 66 'or' 'or_ln193' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (2.07ns) (out node of the LUT)   --->   "%is_normal_end_1 = icmp_eq  i16 %or_ln193, i16 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:193]   --->   Operation 67 'icmp' 'is_normal_end_1' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (2.55ns)   --->   "%lit_len_ge_15_1 = icmp_ugt  i32 %lit_len_tmp_1, i32 14" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:194]   --->   Operation 68 'icmp' 'lit_len_ge_15_1' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (2.55ns)   --->   "%lit_len_gt_0_1 = icmp_ne  i32 %lit_len_tmp_1, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:195]   --->   Operation 69 'icmp' 'lit_len_gt_0_1' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (2.07ns)   --->   "%match_len_ge_15_1 = icmp_ugt  i16 %match_len_tmp_1, i16 14" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:196]   --->   Operation 70 'icmp' 'match_len_ge_15_1' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %lit_len_tmp_1, i32 %lit_len_tmp" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:156]   --->   Operation 71 'store' 'store_ln156' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln157 = store i16 %match_len_tmp_1, i16 %match_len_tmp" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:157]   --->   Operation 72 'store' 'store_ln157' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (2.55ns)   --->   "%compressedSize_2 = add i32 %compressedSize_1, i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:343]   --->   Operation 73 'add' 'compressedSize_2' <Predicate = (or_ln173 & should_write)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln141 = store i32 %compressedSize_2, i32 %compressedSize" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:141]   --->   Operation 74 'store' 'store_ln141' <Predicate = (or_ln173 & should_write)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 75 [1/1] (2.07ns)   --->   "%icmp_ln192_1 = icmp_eq  i16 %match_off_tmp, i16 777" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:192]   --->   Operation 75 'icmp' 'icmp_ln192_1' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.97ns)   --->   "%is_special_end_1 = and i1 %icmp_ln192, i1 %icmp_ln192_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:192]   --->   Operation 76 'and' 'is_special_end_1' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (2.07ns)   --->   "%match_offset_plus_one_1 = add i16 %match_off_tmp, i16 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:199]   --->   Operation 77 'add' 'match_offset_plus_one_1' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln153 = store i16 %match_offset_plus_one_1, i16 %match_offset_plus_one" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:153]   --->   Operation 78 'store' 'store_ln153' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 1.58>
ST_4 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln163 = store i1 %match_len_ge_15_1, i1 %match_len_ge_15" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:163]   --->   Operation 79 'store' 'store_ln163' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 1.58>
ST_4 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln162 = store i1 %lit_len_gt_0_1, i1 %lit_len_gt_0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:162]   --->   Operation 80 'store' 'store_ln162' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 1.58>
ST_4 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln161 = store i1 %lit_len_ge_15_1, i1 %lit_len_ge_15" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:161]   --->   Operation 81 'store' 'store_ln161' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 1.58>
ST_4 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln160 = store i1 %is_normal_end_1, i1 %is_normal_end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:160]   --->   Operation 82 'store' 'store_ln160' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 1.58>
ST_4 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln159 = store i1 %is_special_end_1, i1 %is_special_end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:159]   --->   Operation 83 'store' 'store_ln159' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 1.58>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln200 = br void %if.end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:200]   --->   Operation 84 'br' 'br_ln200' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%next_state_load = load i32 %next_state" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:205]   --->   Operation 85 'load' 'next_state_load' <Predicate = (or_ln173)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%match_len_tmp_3 = load i16 %match_len_tmp" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:253]   --->   Operation 86 'load' 'match_len_tmp_3' <Predicate = (or_ln173)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%lit_len_tmp_2 = load i32 %lit_len_tmp" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:247]   --->   Operation 87 'load' 'lit_len_tmp_2' <Predicate = (or_ln173)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (2.55ns)   --->   "%switch_ln205 = switch i32 %next_state_load, void %sw.epilog, i32 0, void %sw.bb, i32 1, void %sw.bb87, i32 3, void %sw.bb100, i32 4, void %sw.bb108, i32 5, void %sw.bb111, i32 2, void %sw.bb116" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:205]   --->   Operation 88 'switch' 'switch_ln205' <Predicate = (or_ln173)> <Delay = 2.55>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%write_lit_length_load = load i16 %write_lit_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:299]   --->   Operation 89 'load' 'write_lit_length_load' <Predicate = (or_ln173 & next_state_load == 3)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (2.07ns)   --->   "%write_lit_length_2 = add i16 %write_lit_length_load, i16 65535" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:299]   --->   Operation 90 'add' 'write_lit_length_2' <Predicate = (or_ln173 & next_state_load == 3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (2.07ns)   --->   "%icmp_ln301 = icmp_eq  i16 %write_lit_length_2, i16 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:301]   --->   Operation 91 'icmp' 'icmp_ln301' <Predicate = (or_ln173 & next_state_load == 3)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (1.70ns)   --->   "%store_ln145 = store i16 %write_lit_length_2, i16 %write_lit_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:145]   --->   Operation 92 'store' 'store_ln145' <Predicate = (or_ln173 & next_state_load == 3)> <Delay = 1.70>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%lit_length_7 = trunc i32 %lit_len_tmp_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:207]   --->   Operation 93 'trunc' 'lit_length_7' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln219 = add i16 %match_len_tmp_3, i16 4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:219]   --->   Operation 94 'add' 'add_ln219' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_with_4_low = add i16 %add_ln219, i16 %lit_length_7" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:219]   --->   Operation 95 'add' 'sum_with_4_low' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 96 [1/1] (1.94ns)   --->   "%store_ln149 = store i1 0, i1 %readOffsetFlag" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:149]   --->   Operation 96 'store' 'store_ln149' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 1.94>
ST_4 : Operation 97 [1/1] (1.70ns)   --->   "%store_ln145 = store i16 %lit_length_7, i16 %write_lit_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:145]   --->   Operation 97 'store' 'store_ln145' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 1.70>

State 5 <SV = 4> <Delay = 5.24>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%is_special_end_2 = load i1 %is_special_end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:237]   --->   Operation 98 'load' 'is_special_end_2' <Predicate = (or_ln173)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%is_normal_end_2 = load i1 %is_normal_end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:237]   --->   Operation 99 'load' 'is_normal_end_2' <Predicate = (or_ln173)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%lit_len_ge_15_2 = load i1 %lit_len_ge_15" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:261]   --->   Operation 100 'load' 'lit_len_ge_15_2' <Predicate = (or_ln173)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%lit_len_gt_0_2 = load i1 %lit_len_gt_0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:261]   --->   Operation 101 'load' 'lit_len_gt_0_2' <Predicate = (or_ln173)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%match_len_ge_15_3 = load i1 %match_len_ge_15"   --->   Operation 102 'load' 'match_len_ge_15_3' <Predicate = (or_ln173)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%match_length_load = load i16 %match_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:327]   --->   Operation 103 'load' 'match_length_load' <Predicate = (or_ln173 & next_state_load == 2)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (2.07ns)   --->   "%match_len_ge_255 = icmp_ugt  i16 %match_length_load, i16 254" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:326]   --->   Operation 104 'icmp' 'match_len_ge_255' <Predicate = (or_ln173 & next_state_load == 2)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln327 = trunc i16 %match_length_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:327]   --->   Operation 105 'trunc' 'trunc_ln327' <Predicate = (or_ln173 & next_state_load == 2)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (1.24ns)   --->   "%outValue_10 = select i1 %match_len_ge_255, i8 255, i8 %trunc_ln327" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:327]   --->   Operation 106 'select' 'outValue_10' <Predicate = (or_ln173 & next_state_load == 2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (2.07ns)   --->   "%match_length_15 = add i16 %match_length_load, i16 65281" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:330]   --->   Operation 107 'add' 'match_length_15' <Predicate = (or_ln173 & next_state_load == 2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node readOffsetFlag_8)   --->   "%xor_ln329 = xor i1 %match_len_ge_255, i1 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:329]   --->   Operation 108 'xor' 'xor_ln329' <Predicate = (or_ln173 & next_state_load == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.97ns) (out node of the LUT)   --->   "%readOffsetFlag_8 = or i1 %readOffsetFlag_3, i1 %xor_ln329" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:329]   --->   Operation 109 'or' 'readOffsetFlag_8' <Predicate = (or_ln173 & next_state_load == 2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.80ns)   --->   "%match_length_16 = select i1 %match_len_ge_255, i16 %match_length_15, i16 %match_length_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:329]   --->   Operation 110 'select' 'match_length_16' <Predicate = (or_ln173 & next_state_load == 2)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.98ns)   --->   "%select_ln144 = select i1 %match_len_ge_255, i32 2, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:144]   --->   Operation 111 'select' 'select_ln144' <Predicate = (or_ln173 & next_state_load == 2)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (1.94ns)   --->   "%store_ln149 = store i1 %readOffsetFlag_8, i1 %readOffsetFlag" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:149]   --->   Operation 112 'store' 'store_ln149' <Predicate = (or_ln173 & next_state_load == 2)> <Delay = 1.94>
ST_5 : Operation 113 [1/1] (2.18ns)   --->   "%store_ln142 = store i32 %select_ln144, i32 %next_state" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:142]   --->   Operation 113 'store' 'store_ln142' <Predicate = (or_ln173 & next_state_load == 2)> <Delay = 2.18>
ST_5 : Operation 114 [1/1] (1.70ns)   --->   "%store_ln144 = store i16 %match_length_16, i16 %match_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:144]   --->   Operation 114 'store' 'store_ln144' <Predicate = (or_ln173 & next_state_load == 2)> <Delay = 1.70>
ST_5 : Operation 115 [1/1] (2.18ns)   --->   "%br_ln335 = br void %sw.epilog" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:335]   --->   Operation 115 'br' 'br_ln335' <Predicate = (or_ln173 & next_state_load == 2)> <Delay = 2.18>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%extra_match_len_load = load i1 %extra_match_len" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:321]   --->   Operation 116 'load' 'extra_match_len_load' <Predicate = (or_ln173 & next_state_load == 5)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%match_offset_plus_one_load_1 = load i16 %match_offset_plus_one" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:319]   --->   Operation 117 'load' 'match_offset_plus_one_load_1' <Predicate = (or_ln173 & next_state_load == 5)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%outValue_9 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32, i16 %match_offset_plus_one_load_1, i32 8" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:319]   --->   Operation 118 'partselect' 'outValue_9' <Predicate = (or_ln173 & next_state_load == 5)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.98ns)   --->   "%select_ln321 = select i1 %extra_match_len_load, i32 2, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:321]   --->   Operation 119 'select' 'select_ln321' <Predicate = (or_ln173 & next_state_load == 5)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.97ns)   --->   "%readOffsetFlag_7 = xor i1 %extra_match_len_load, i1 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:321]   --->   Operation 120 'xor' 'readOffsetFlag_7' <Predicate = (or_ln173 & next_state_load == 5)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (1.94ns)   --->   "%store_ln149 = store i1 %readOffsetFlag_7, i1 %readOffsetFlag" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:149]   --->   Operation 121 'store' 'store_ln149' <Predicate = (or_ln173 & next_state_load == 5)> <Delay = 1.94>
ST_5 : Operation 122 [1/1] (2.18ns)   --->   "%store_ln142 = store i32 %select_ln321, i32 %next_state" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:142]   --->   Operation 122 'store' 'store_ln142' <Predicate = (or_ln173 & next_state_load == 5)> <Delay = 2.18>
ST_5 : Operation 123 [1/1] (2.18ns)   --->   "%br_ln322 = br void %sw.epilog" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:322]   --->   Operation 123 'br' 'br_ln322' <Predicate = (or_ln173 & next_state_load == 5)> <Delay = 2.18>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%match_offset_plus_one_load = load i16 %match_offset_plus_one" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:312]   --->   Operation 124 'load' 'match_offset_plus_one_load' <Predicate = (or_ln173 & next_state_load == 4)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%outValue_8 = trunc i16 %match_offset_plus_one_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:312]   --->   Operation 125 'trunc' 'outValue_8' <Predicate = (or_ln173 & next_state_load == 4)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (1.94ns)   --->   "%store_ln149 = store i1 0, i1 %readOffsetFlag" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:149]   --->   Operation 126 'store' 'store_ln149' <Predicate = (or_ln173 & next_state_load == 4)> <Delay = 1.94>
ST_5 : Operation 127 [1/1] (2.18ns)   --->   "%store_ln142 = store i32 5, i32 %next_state" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:142]   --->   Operation 127 'store' 'store_ln142' <Predicate = (or_ln173 & next_state_load == 4)> <Delay = 2.18>
ST_5 : Operation 128 [1/1] (2.18ns)   --->   "%br_ln315 = br void %sw.epilog" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:315]   --->   Operation 128 'br' 'br_ln315' <Predicate = (or_ln173 & next_state_load == 4)> <Delay = 2.18>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%readOffsetFlag_1_load_1 = load i1 %readOffsetFlag_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:301]   --->   Operation 129 'load' 'readOffsetFlag_1_load_1' <Predicate = (or_ln173 & next_state_load == 3)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] ( I:3.15ns O:3.15ns )   --->   "%outValue_7 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %lit_outStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:298]   --->   Operation 130 'read' 'outValue_7' <Predicate = (or_ln173 & next_state_load == 3)> <Delay = 3.15> <CoreInst = "FIFO_BRAM">   --->   Core 78 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 65536> <FIFO>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node next_state_3)   --->   "%next_state_2 = select i1 %readOffsetFlag_1_load_1, i3 0, i3 4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:302]   --->   Operation 131 'select' 'next_state_2' <Predicate = (or_ln173 & next_state_load == 3 & icmp_ln301)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.97ns)   --->   "%readOffsetFlag_6 = and i1 %icmp_ln301, i1 %readOffsetFlag_1_load_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:301]   --->   Operation 132 'and' 'readOffsetFlag_6' <Predicate = (or_ln173 & next_state_load == 3)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.98ns) (out node of the LUT)   --->   "%next_state_3 = select i1 %icmp_ln301, i3 %next_state_2, i3 3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:301]   --->   Operation 133 'select' 'next_state_3' <Predicate = (or_ln173 & next_state_load == 3)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i3 %next_state_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:142]   --->   Operation 134 'zext' 'zext_ln142' <Predicate = (or_ln173 & next_state_load == 3)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (1.94ns)   --->   "%store_ln149 = store i1 %readOffsetFlag_6, i1 %readOffsetFlag" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:149]   --->   Operation 135 'store' 'store_ln149' <Predicate = (or_ln173 & next_state_load == 3)> <Delay = 1.94>
ST_5 : Operation 136 [1/1] (2.18ns)   --->   "%store_ln142 = store i32 %zext_ln142, i32 %next_state" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:142]   --->   Operation 136 'store' 'store_ln142' <Predicate = (or_ln173 & next_state_load == 3)> <Delay = 2.18>
ST_5 : Operation 137 [1/1] (2.18ns)   --->   "%br_ln307 = br void %sw.epilog" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:307]   --->   Operation 137 'br' 'br_ln307' <Predicate = (or_ln173 & next_state_load == 3)> <Delay = 2.18>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%lit_length_load = load i16 %lit_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:286]   --->   Operation 138 'load' 'lit_length_load' <Predicate = (or_ln173 & next_state_load == 1)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (2.07ns)   --->   "%lit_len_ge_255 = icmp_ugt  i16 %lit_length_load, i16 254" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:285]   --->   Operation 139 'icmp' 'lit_len_ge_255' <Predicate = (or_ln173 & next_state_load == 1)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln286 = trunc i16 %lit_length_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:286]   --->   Operation 140 'trunc' 'trunc_ln286' <Predicate = (or_ln173 & next_state_load == 1)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (1.24ns)   --->   "%outValue_6 = select i1 %lit_len_ge_255, i8 255, i8 %trunc_ln286" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:286]   --->   Operation 141 'select' 'outValue_6' <Predicate = (or_ln173 & next_state_load == 1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (2.07ns)   --->   "%lit_length_5 = add i16 %lit_length_load, i16 65281" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:289]   --->   Operation 142 'add' 'lit_length_5' <Predicate = (or_ln173 & next_state_load == 1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.80ns)   --->   "%lit_length_6 = select i1 %lit_len_ge_255, i16 %lit_length_5, i16 %lit_length_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:288]   --->   Operation 143 'select' 'lit_length_6' <Predicate = (or_ln173 & next_state_load == 1)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.98ns)   --->   "%select_ln143 = select i1 %lit_len_ge_255, i32 1, i32 3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:143]   --->   Operation 144 'select' 'select_ln143' <Predicate = (or_ln173 & next_state_load == 1)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (1.94ns)   --->   "%store_ln149 = store i1 0, i1 %readOffsetFlag" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:149]   --->   Operation 145 'store' 'store_ln149' <Predicate = (or_ln173 & next_state_load == 1)> <Delay = 1.94>
ST_5 : Operation 146 [1/1] (2.18ns)   --->   "%store_ln142 = store i32 %select_ln143, i32 %next_state" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:142]   --->   Operation 146 'store' 'store_ln142' <Predicate = (or_ln173 & next_state_load == 1)> <Delay = 2.18>
ST_5 : Operation 147 [1/1] (1.70ns)   --->   "%store_ln143 = store i16 %lit_length_6, i16 %lit_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:143]   --->   Operation 147 'store' 'store_ln143' <Predicate = (or_ln173 & next_state_load == 1)> <Delay = 1.70>
ST_5 : Operation 148 [1/1] (2.18ns)   --->   "%br_ln294 = br void %sw.epilog" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:294]   --->   Operation 148 'br' 'br_ln294' <Predicate = (or_ln173 & next_state_load == 1)> <Delay = 2.18>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%readOffsetFlag_1_load = load i1 %readOffsetFlag_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:237]   --->   Operation 149 'load' 'readOffsetFlag_1_load' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i16 %sum_with_4_low" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:228]   --->   Operation 150 'zext' 'zext_ln228' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (2.55ns)   --->   "%inIdx_3 = add i32 %inIdx_2, i32 %zext_ln228" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:228]   --->   Operation 151 'add' 'inIdx_3' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.69ns)   --->   "%inIdx_4 = select i1 %is_special_end_2, i32 %input_size_4_read, i32 %inIdx_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:230]   --->   Operation 152 'select' 'inIdx_4' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node lit_ending)   --->   "%or_ln237 = or i1 %readOffsetFlag_1_load, i1 %is_normal_end_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:237]   --->   Operation 153 'or' 'or_ln237' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.97ns) (out node of the LUT)   --->   "%lit_ending = or i1 %or_ln237, i1 %is_special_end_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:237]   --->   Operation 154 'or' 'lit_ending' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node lit_token_1)   --->   "%trunc_ln247 = trunc i32 %lit_len_tmp_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:247]   --->   Operation 155 'trunc' 'trunc_ln247' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node lit_token_1)   --->   "%lit_token = select i1 %lit_len_gt_0_2, i4 %trunc_ln247, i4 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:246]   --->   Operation 156 'select' 'lit_token' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (1.02ns) (out node of the LUT)   --->   "%lit_token_1 = select i1 %lit_len_ge_15_2, i4 15, i4 %lit_token" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:244]   --->   Operation 157 'select' 'lit_token_1' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%match_token = trunc i16 %match_len_tmp_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:253]   --->   Operation 158 'trunc' 'match_token' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (1.02ns)   --->   "%match_token_1 = select i1 %match_len_ge_15_3, i4 15, i4 %match_token" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:250]   --->   Operation 159 'select' 'match_token_1' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%outValue = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %lit_token_1, i4 %match_token_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:257]   --->   Operation 160 'bitconcatenate' 'outValue' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (2.07ns)   --->   "%lit_length_2 = add i16 %lit_length_7, i16 65521" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:262]   --->   Operation 161 'add' 'lit_length_2' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node lit_length_4)   --->   "%lit_length_3 = select i1 %lit_len_gt_0_2, i16 0, i16 %lit_length_7" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:264]   --->   Operation 162 'select' 'lit_length_3' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.80ns) (out node of the LUT)   --->   "%lit_length_4 = select i1 %lit_len_ge_15_2, i16 %lit_length_2, i16 %lit_length_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:261]   --->   Operation 163 'select' 'lit_length_4' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node next_state_tmp)   --->   "%select_ln261_1 = select i1 %lit_len_ge_15_2, i3 1, i3 3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:261]   --->   Operation 164 'select' 'select_ln261_1' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node next_state_tmp)   --->   "%or_ln261 = or i1 %lit_len_ge_15_2, i1 %lit_len_gt_0_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:261]   --->   Operation 165 'or' 'or_ln261' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.98ns) (out node of the LUT)   --->   "%next_state_tmp = select i1 %or_ln261, i3 %select_ln261_1, i3 4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:261]   --->   Operation 166 'select' 'next_state_tmp' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i3 %next_state_tmp" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:260]   --->   Operation 167 'zext' 'zext_ln260' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (2.07ns)   --->   "%match_length_13 = add i16 %match_len_tmp_3, i16 65521" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:272]   --->   Operation 168 'add' 'match_length_13' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.80ns)   --->   "%match_length_14 = select i1 %match_len_ge_15_3, i16 %match_length_13, i16 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:271]   --->   Operation 169 'select' 'match_length_14' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (2.18ns)   --->   "%store_ln142 = store i32 %zext_ln260, i32 %next_state" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:142]   --->   Operation 170 'store' 'store_ln142' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 2.18>
ST_5 : Operation 171 [1/1] (1.70ns)   --->   "%store_ln144 = store i16 %match_length_14, i16 %match_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:144]   --->   Operation 171 'store' 'store_ln144' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 1.70>
ST_5 : Operation 172 [1/1] (1.70ns)   --->   "%store_ln143 = store i16 %lit_length_4, i16 %lit_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:143]   --->   Operation 172 'store' 'store_ln143' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 1.70>
ST_5 : Operation 173 [1/1] (1.58ns)   --->   "%store_ln148 = store i1 %match_len_ge_15_3, i1 %extra_match_len" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:148]   --->   Operation 173 'store' 'store_ln148' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 1.58>
ST_5 : Operation 174 [1/1] (1.58ns)   --->   "%store_ln149 = store i1 %lit_ending, i1 %readOffsetFlag_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:149]   --->   Operation 174 'store' 'store_ln149' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 1.58>
ST_5 : Operation 175 [1/1] (1.58ns)   --->   "%store_ln173 = store i32 %inIdx_4, i32 %inIdx" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173]   --->   Operation 175 'store' 'store_ln173' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 1.58>
ST_5 : Operation 176 [1/1] (2.18ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 176 'br' 'br_ln0' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 2.18>

State 6 <SV = 5> <Delay = 3.15>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%outValue_11 = phi i8 %outValue_10, void %sw.bb116, i8 %outValue_9, void %sw.bb111, i8 %outValue_8, void %sw.bb108, i8 %outValue_7, void %sw.bb100, i8 %outValue_6, void %sw.bb87, i8 %outValue, void %sw.bb, i8 0, void %if.end"   --->   Operation 177 'phi' 'outValue_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] ( I:3.15ns O:3.15ns )   --->   "%write_ln341 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %lz4Out, i8 %outValue_11" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:341]   --->   Operation 178 'write' 'write_ln341' <Predicate = (should_write)> <Delay = 3.15> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_6 : Operation 179 [1/1] ( I:3.15ns O:3.15ns )   --->   "%write_ln342 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %lz4Out_eos, i1 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:342]   --->   Operation 179 'write' 'write_ln342' <Predicate = (should_write)> <Delay = 3.15> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln344 = br void %if.end131" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:344]   --->   Operation 180 'br' 'br_ln344' <Predicate = (should_write)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_size_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lenOffset_Stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lit_outStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lz4Out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lz4Out_eos]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ compressedSize_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inIdx                        (alloca        ) [ 0111110]
readOffsetFlag_1             (alloca        ) [ 0111110]
extra_match_len              (alloca        ) [ 0111110]
lit_length                   (alloca        ) [ 0111110]
match_length                 (alloca        ) [ 0111110]
write_lit_length             (alloca        ) [ 0111100]
next_state                   (alloca        ) [ 0111110]
readOffsetFlag               (alloca        ) [ 0111110]
is_special_end               (alloca        ) [ 0111110]
is_normal_end                (alloca        ) [ 0111110]
lit_len_ge_15                (alloca        ) [ 0111110]
lit_len_gt_0                 (alloca        ) [ 0111110]
match_len_ge_15              (alloca        ) [ 0111110]
compressedSize               (alloca        ) [ 0111000]
match_len_tmp                (alloca        ) [ 0011100]
lit_len_tmp                  (alloca        ) [ 0011100]
match_offset_plus_one        (alloca        ) [ 0111110]
specmemcore_ln0              (specmemcore   ) [ 0000000]
specmemcore_ln0              (specmemcore   ) [ 0000000]
specinterface_ln0            (specinterface ) [ 0000000]
specinterface_ln0            (specinterface ) [ 0000000]
specinterface_ln0            (specinterface ) [ 0000000]
specinterface_ln0            (specinterface ) [ 0000000]
input_size_4_read            (read          ) [ 0111110]
store_ln153                  (store         ) [ 0000000]
store_ln141                  (store         ) [ 0000000]
store_ln163                  (store         ) [ 0000000]
store_ln162                  (store         ) [ 0000000]
store_ln161                  (store         ) [ 0000000]
store_ln160                  (store         ) [ 0000000]
store_ln159                  (store         ) [ 0000000]
store_ln149                  (store         ) [ 0000000]
store_ln142                  (store         ) [ 0000000]
store_ln145                  (store         ) [ 0000000]
store_ln144                  (store         ) [ 0000000]
store_ln143                  (store         ) [ 0000000]
store_ln148                  (store         ) [ 0000000]
store_ln149                  (store         ) [ 0000000]
store_ln173                  (store         ) [ 0000000]
br_ln173                     (br            ) [ 0000000]
inIdx_2                      (load          ) [ 0101110]
readOffsetFlag_3             (load          ) [ 0101110]
compressedSize_1             (load          ) [ 0001000]
icmp_ln173                   (icmp          ) [ 0000000]
xor_ln173                    (xor           ) [ 0000000]
or_ln173                     (or            ) [ 0111111]
br_ln173                     (br            ) [ 0000000]
specpipeline_ln174           (specpipeline  ) [ 0000000]
specloopname_ln173           (specloopname  ) [ 0000000]
should_write                 (icmp          ) [ 0111111]
br_ln182                     (br            ) [ 0000000]
br_ln340                     (br            ) [ 0000000]
br_ln173                     (br            ) [ 0000000]
nextLenOffsetValue           (read          ) [ 0000000]
lit_len_tmp_1                (partselect    ) [ 0000000]
match_len_tmp_1              (trunc         ) [ 0000000]
match_off_tmp                (partselect    ) [ 0000100]
icmp_ln192                   (icmp          ) [ 0000100]
or_ln193                     (or            ) [ 0000000]
is_normal_end_1              (icmp          ) [ 0000100]
lit_len_ge_15_1              (icmp          ) [ 0000100]
lit_len_gt_0_1               (icmp          ) [ 0000100]
match_len_ge_15_1            (icmp          ) [ 0000100]
store_ln156                  (store         ) [ 0000000]
store_ln157                  (store         ) [ 0000000]
compressedSize_2             (add           ) [ 0000000]
store_ln141                  (store         ) [ 0000000]
icmp_ln192_1                 (icmp          ) [ 0000000]
is_special_end_1             (and           ) [ 0000000]
match_offset_plus_one_1      (add           ) [ 0000000]
store_ln153                  (store         ) [ 0000000]
store_ln163                  (store         ) [ 0000000]
store_ln162                  (store         ) [ 0000000]
store_ln161                  (store         ) [ 0000000]
store_ln160                  (store         ) [ 0000000]
store_ln159                  (store         ) [ 0000000]
br_ln200                     (br            ) [ 0000000]
next_state_load              (load          ) [ 0110111]
match_len_tmp_3              (load          ) [ 0100010]
lit_len_tmp_2                (load          ) [ 0100010]
switch_ln205                 (switch        ) [ 0110111]
write_lit_length_load        (load          ) [ 0000000]
write_lit_length_2           (add           ) [ 0000000]
icmp_ln301                   (icmp          ) [ 0100010]
store_ln145                  (store         ) [ 0000000]
lit_length_7                 (trunc         ) [ 0100010]
add_ln219                    (add           ) [ 0000000]
sum_with_4_low               (add           ) [ 0100010]
store_ln149                  (store         ) [ 0000000]
store_ln145                  (store         ) [ 0000000]
is_special_end_2             (load          ) [ 0000000]
is_normal_end_2              (load          ) [ 0000000]
lit_len_ge_15_2              (load          ) [ 0000000]
lit_len_gt_0_2               (load          ) [ 0000000]
match_len_ge_15_3            (load          ) [ 0000000]
match_length_load            (load          ) [ 0000000]
match_len_ge_255             (icmp          ) [ 0000000]
trunc_ln327                  (trunc         ) [ 0000000]
outValue_10                  (select        ) [ 0110111]
match_length_15              (add           ) [ 0000000]
xor_ln329                    (xor           ) [ 0000000]
readOffsetFlag_8             (or            ) [ 0000000]
match_length_16              (select        ) [ 0000000]
select_ln144                 (select        ) [ 0000000]
store_ln149                  (store         ) [ 0000000]
store_ln142                  (store         ) [ 0000000]
store_ln144                  (store         ) [ 0000000]
br_ln335                     (br            ) [ 0110111]
extra_match_len_load         (load          ) [ 0000000]
match_offset_plus_one_load_1 (load          ) [ 0000000]
outValue_9                   (partselect    ) [ 0110111]
select_ln321                 (select        ) [ 0000000]
readOffsetFlag_7             (xor           ) [ 0000000]
store_ln149                  (store         ) [ 0000000]
store_ln142                  (store         ) [ 0000000]
br_ln322                     (br            ) [ 0110111]
match_offset_plus_one_load   (load          ) [ 0000000]
outValue_8                   (trunc         ) [ 0110111]
store_ln149                  (store         ) [ 0000000]
store_ln142                  (store         ) [ 0000000]
br_ln315                     (br            ) [ 0110111]
readOffsetFlag_1_load_1      (load          ) [ 0000000]
outValue_7                   (read          ) [ 0110111]
next_state_2                 (select        ) [ 0000000]
readOffsetFlag_6             (and           ) [ 0000000]
next_state_3                 (select        ) [ 0000000]
zext_ln142                   (zext          ) [ 0000000]
store_ln149                  (store         ) [ 0000000]
store_ln142                  (store         ) [ 0000000]
br_ln307                     (br            ) [ 0110111]
lit_length_load              (load          ) [ 0000000]
lit_len_ge_255               (icmp          ) [ 0000000]
trunc_ln286                  (trunc         ) [ 0000000]
outValue_6                   (select        ) [ 0110111]
lit_length_5                 (add           ) [ 0000000]
lit_length_6                 (select        ) [ 0000000]
select_ln143                 (select        ) [ 0000000]
store_ln149                  (store         ) [ 0000000]
store_ln142                  (store         ) [ 0000000]
store_ln143                  (store         ) [ 0000000]
br_ln294                     (br            ) [ 0110111]
readOffsetFlag_1_load        (load          ) [ 0000000]
zext_ln228                   (zext          ) [ 0000000]
inIdx_3                      (add           ) [ 0000000]
inIdx_4                      (select        ) [ 0000000]
or_ln237                     (or            ) [ 0000000]
lit_ending                   (or            ) [ 0000000]
trunc_ln247                  (trunc         ) [ 0000000]
lit_token                    (select        ) [ 0000000]
lit_token_1                  (select        ) [ 0000000]
match_token                  (trunc         ) [ 0000000]
match_token_1                (select        ) [ 0000000]
outValue                     (bitconcatenate) [ 0110111]
lit_length_2                 (add           ) [ 0000000]
lit_length_3                 (select        ) [ 0000000]
lit_length_4                 (select        ) [ 0000000]
select_ln261_1               (select        ) [ 0000000]
or_ln261                     (or            ) [ 0000000]
next_state_tmp               (select        ) [ 0000000]
zext_ln260                   (zext          ) [ 0000000]
match_length_13              (add           ) [ 0000000]
match_length_14              (select        ) [ 0000000]
store_ln142                  (store         ) [ 0000000]
store_ln144                  (store         ) [ 0000000]
store_ln143                  (store         ) [ 0000000]
store_ln148                  (store         ) [ 0000000]
store_ln149                  (store         ) [ 0000000]
store_ln173                  (store         ) [ 0000000]
br_ln0                       (br            ) [ 0110111]
outValue_11                  (phi           ) [ 0010001]
write_ln341                  (write         ) [ 0000000]
write_ln342                  (write         ) [ 0000000]
br_ln344                     (br            ) [ 0000000]
write_ln343                  (write         ) [ 0000000]
ret_ln0                      (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_size_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size_4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lenOffset_Stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenOffset_Stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lit_outStream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lit_outStream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lz4Out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lz4Out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="lz4Out_eos">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lz4Out_eos"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="compressedSize_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compressedSize_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="inIdx_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inIdx/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="readOffsetFlag_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="readOffsetFlag_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="extra_match_len_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="extra_match_len/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="lit_length_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lit_length/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="match_length_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="match_length/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_lit_length_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_lit_length/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="next_state_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="next_state/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="readOffsetFlag_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="readOffsetFlag/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="is_special_end_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="is_special_end/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="is_normal_end_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="is_normal_end/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="lit_len_ge_15_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lit_len_ge_15/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="lit_len_gt_0_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lit_len_gt_0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="match_len_ge_15_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="match_len_ge_15/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="compressedSize_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="compressedSize/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="match_len_tmp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="match_len_tmp/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="lit_len_tmp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lit_len_tmp/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="match_offset_plus_one_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="match_offset_plus_one/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="input_size_4_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_size_4_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="nextLenOffsetValue_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nextLenOffsetValue/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="outValue_7_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outValue_7/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln341_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln341/6 "/>
</bind>
</comp>

<comp id="205" class="1004" name="write_ln342_write_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln342/6 "/>
</bind>
</comp>

<comp id="213" class="1004" name="write_ln343_write_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="0" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="0" index="2" bw="32" slack="0"/>
<pin id="217" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln343/2 "/>
</bind>
</comp>

<comp id="220" class="1005" name="outValue_11_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="2"/>
<pin id="222" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="outValue_11 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="outValue_11_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="8" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="4" bw="8" slack="1"/>
<pin id="230" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="6" bw="8" slack="1"/>
<pin id="232" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="8" bw="8" slack="1"/>
<pin id="234" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="10" bw="8" slack="1"/>
<pin id="236" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="12" bw="1" slack="2"/>
<pin id="238" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="14" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="outValue_11/6 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="4"/>
<pin id="244" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="match_offset_plus_one_load_1/5 match_offset_plus_one_load/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="4"/>
<pin id="247" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="readOffsetFlag_1_load_1/5 readOffsetFlag_1_load/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln153_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln153/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln141_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln163_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln162_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln162/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln161_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln161/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln160_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln159_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln159/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln149_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln142_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln145_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="16" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln144_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln143_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="16" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln148_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln149_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln173_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="inIdx_2_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inIdx_2/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="readOffsetFlag_3_load_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="readOffsetFlag_3/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="compressedSize_1_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compressedSize_1/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="icmp_ln173_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="1"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln173/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="xor_ln173_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln173/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="or_ln173_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln173/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="should_write_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="1"/>
<pin id="353" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="should_write/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="lit_len_tmp_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="64" slack="0"/>
<pin id="358" dir="0" index="2" bw="7" slack="0"/>
<pin id="359" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lit_len_tmp_1/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="match_len_tmp_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="0"/>
<pin id="365" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="match_len_tmp_1/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="match_off_tmp_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="0"/>
<pin id="369" dir="0" index="1" bw="64" slack="0"/>
<pin id="370" dir="0" index="2" bw="6" slack="0"/>
<pin id="371" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="match_off_tmp/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln192_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="0" index="1" bw="16" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln192/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="or_ln193_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="0"/>
<pin id="383" dir="0" index="1" bw="16" slack="0"/>
<pin id="384" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln193/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="is_normal_end_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="0"/>
<pin id="389" dir="0" index="1" bw="16" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="is_normal_end_1/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="lit_len_ge_15_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="lit_len_ge_15_1/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="lit_len_gt_0_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="lit_len_gt_0_1/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="match_len_ge_15_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="0"/>
<pin id="407" dir="0" index="1" bw="16" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="match_len_ge_15_1/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln156_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="2"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln157_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="0"/>
<pin id="418" dir="0" index="1" bw="16" slack="2"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln157/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="compressedSize_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="compressedSize_2/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln141_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="2"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="icmp_ln192_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="1"/>
<pin id="433" dir="0" index="1" bw="16" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln192_1/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="is_special_end_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="1"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="is_special_end_1/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="match_offset_plus_one_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="1"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="match_offset_plus_one_1/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln153_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="0"/>
<pin id="448" dir="0" index="1" bw="16" slack="3"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln153/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="store_ln163_store_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="0" index="1" bw="1" slack="3"/>
<pin id="454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="store_ln162_store_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="0" index="1" bw="1" slack="3"/>
<pin id="458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln162/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="store_ln161_store_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="1"/>
<pin id="461" dir="0" index="1" bw="1" slack="3"/>
<pin id="462" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln161/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="store_ln160_store_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="1"/>
<pin id="465" dir="0" index="1" bw="1" slack="3"/>
<pin id="466" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="store_ln159_store_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="3"/>
<pin id="470" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln159/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="next_state_load_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="3"/>
<pin id="474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="next_state_load/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="match_len_tmp_3_load_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="3"/>
<pin id="477" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="match_len_tmp_3/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="lit_len_tmp_2_load_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="3"/>
<pin id="480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lit_len_tmp_2/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="write_lit_length_load_load_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="3"/>
<pin id="483" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_lit_length_load/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="write_lit_length_2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="16" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="write_lit_length_2/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="icmp_ln301_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="0"/>
<pin id="492" dir="0" index="1" bw="16" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln301/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="store_ln145_store_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="0"/>
<pin id="498" dir="0" index="1" bw="16" slack="3"/>
<pin id="499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="lit_length_7_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lit_length_7/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln219_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="0"/>
<pin id="507" dir="0" index="1" bw="4" slack="0"/>
<pin id="508" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln219/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="sum_with_4_low_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="16" slack="0"/>
<pin id="513" dir="0" index="1" bw="16" slack="0"/>
<pin id="514" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_with_4_low/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="store_ln149_store_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="3"/>
<pin id="520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="store_ln145_store_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="16" slack="0"/>
<pin id="524" dir="0" index="1" bw="16" slack="3"/>
<pin id="525" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="is_special_end_2_load_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="4"/>
<pin id="529" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="is_special_end_2/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="is_normal_end_2_load_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="4"/>
<pin id="532" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="is_normal_end_2/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="lit_len_ge_15_2_load_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="4"/>
<pin id="535" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lit_len_ge_15_2/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="lit_len_gt_0_2_load_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="4"/>
<pin id="538" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lit_len_gt_0_2/5 "/>
</bind>
</comp>

<comp id="539" class="1004" name="match_len_ge_15_3_load_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="4"/>
<pin id="541" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="match_len_ge_15_3/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="match_length_load_load_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="16" slack="4"/>
<pin id="544" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="match_length_load/5 "/>
</bind>
</comp>

<comp id="545" class="1004" name="match_len_ge_255_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="16" slack="0"/>
<pin id="547" dir="0" index="1" bw="16" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="match_len_ge_255/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="trunc_ln327_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="16" slack="0"/>
<pin id="553" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln327/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="outValue_10_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="8" slack="0"/>
<pin id="558" dir="0" index="2" bw="8" slack="0"/>
<pin id="559" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outValue_10/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="match_length_15_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="16" slack="0"/>
<pin id="565" dir="0" index="1" bw="9" slack="0"/>
<pin id="566" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="match_length_15/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="xor_ln329_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln329/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="readOffsetFlag_8_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="3"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="readOffsetFlag_8/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="match_length_16_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="16" slack="0"/>
<pin id="583" dir="0" index="2" bw="16" slack="0"/>
<pin id="584" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="match_length_16/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="select_ln144_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="0"/>
<pin id="591" dir="0" index="2" bw="32" slack="0"/>
<pin id="592" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln144/5 "/>
</bind>
</comp>

<comp id="596" class="1004" name="store_ln149_store_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="4"/>
<pin id="599" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/5 "/>
</bind>
</comp>

<comp id="601" class="1004" name="store_ln142_store_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="3" slack="0"/>
<pin id="603" dir="0" index="1" bw="32" slack="4"/>
<pin id="604" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="store_ln144_store_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="16" slack="0"/>
<pin id="608" dir="0" index="1" bw="16" slack="4"/>
<pin id="609" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="extra_match_len_load_load_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="4"/>
<pin id="613" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="extra_match_len_load/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="outValue_9_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="0"/>
<pin id="616" dir="0" index="1" bw="16" slack="0"/>
<pin id="617" dir="0" index="2" bw="5" slack="0"/>
<pin id="618" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="outValue_9/5 "/>
</bind>
</comp>

<comp id="622" class="1004" name="select_ln321_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="0"/>
<pin id="625" dir="0" index="2" bw="32" slack="0"/>
<pin id="626" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln321/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="readOffsetFlag_7_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="readOffsetFlag_7/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="store_ln149_store_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="4"/>
<pin id="639" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="store_ln142_store_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="3" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="4"/>
<pin id="644" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/5 "/>
</bind>
</comp>

<comp id="646" class="1004" name="outValue_8_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="16" slack="0"/>
<pin id="648" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="outValue_8/5 "/>
</bind>
</comp>

<comp id="650" class="1004" name="store_ln149_store_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="4"/>
<pin id="653" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/5 "/>
</bind>
</comp>

<comp id="655" class="1004" name="store_ln142_store_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="4" slack="0"/>
<pin id="657" dir="0" index="1" bw="32" slack="4"/>
<pin id="658" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/5 "/>
</bind>
</comp>

<comp id="660" class="1004" name="next_state_2_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="3" slack="0"/>
<pin id="663" dir="0" index="2" bw="3" slack="0"/>
<pin id="664" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="next_state_2/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="readOffsetFlag_6_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="1"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="readOffsetFlag_6/5 "/>
</bind>
</comp>

<comp id="673" class="1004" name="next_state_3_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="1"/>
<pin id="675" dir="0" index="1" bw="3" slack="0"/>
<pin id="676" dir="0" index="2" bw="3" slack="0"/>
<pin id="677" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="next_state_3/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln142_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="3" slack="0"/>
<pin id="682" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142/5 "/>
</bind>
</comp>

<comp id="684" class="1004" name="store_ln149_store_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="4"/>
<pin id="687" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/5 "/>
</bind>
</comp>

<comp id="689" class="1004" name="store_ln142_store_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="3" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="4"/>
<pin id="692" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/5 "/>
</bind>
</comp>

<comp id="694" class="1004" name="lit_length_load_load_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="16" slack="4"/>
<pin id="696" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lit_length_load/5 "/>
</bind>
</comp>

<comp id="697" class="1004" name="lit_len_ge_255_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="16" slack="0"/>
<pin id="699" dir="0" index="1" bw="16" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="lit_len_ge_255/5 "/>
</bind>
</comp>

<comp id="703" class="1004" name="trunc_ln286_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="16" slack="0"/>
<pin id="705" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln286/5 "/>
</bind>
</comp>

<comp id="707" class="1004" name="outValue_6_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="8" slack="0"/>
<pin id="710" dir="0" index="2" bw="8" slack="0"/>
<pin id="711" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outValue_6/5 "/>
</bind>
</comp>

<comp id="715" class="1004" name="lit_length_5_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="16" slack="0"/>
<pin id="717" dir="0" index="1" bw="9" slack="0"/>
<pin id="718" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lit_length_5/5 "/>
</bind>
</comp>

<comp id="721" class="1004" name="lit_length_6_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="16" slack="0"/>
<pin id="724" dir="0" index="2" bw="16" slack="0"/>
<pin id="725" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lit_length_6/5 "/>
</bind>
</comp>

<comp id="729" class="1004" name="select_ln143_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="32" slack="0"/>
<pin id="732" dir="0" index="2" bw="32" slack="0"/>
<pin id="733" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln143/5 "/>
</bind>
</comp>

<comp id="737" class="1004" name="store_ln149_store_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="1" slack="4"/>
<pin id="740" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/5 "/>
</bind>
</comp>

<comp id="742" class="1004" name="store_ln142_store_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="3" slack="0"/>
<pin id="744" dir="0" index="1" bw="32" slack="4"/>
<pin id="745" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="store_ln143_store_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="0"/>
<pin id="749" dir="0" index="1" bw="16" slack="4"/>
<pin id="750" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/5 "/>
</bind>
</comp>

<comp id="752" class="1004" name="zext_ln228_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="16" slack="1"/>
<pin id="754" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln228/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="inIdx_3_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="3"/>
<pin id="757" dir="0" index="1" bw="16" slack="0"/>
<pin id="758" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inIdx_3/5 "/>
</bind>
</comp>

<comp id="760" class="1004" name="inIdx_4_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="32" slack="4"/>
<pin id="763" dir="0" index="2" bw="32" slack="0"/>
<pin id="764" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inIdx_4/5 "/>
</bind>
</comp>

<comp id="767" class="1004" name="or_ln237_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln237/5 "/>
</bind>
</comp>

<comp id="773" class="1004" name="lit_ending_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="lit_ending/5 "/>
</bind>
</comp>

<comp id="779" class="1004" name="trunc_ln247_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="1"/>
<pin id="781" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln247/5 "/>
</bind>
</comp>

<comp id="782" class="1004" name="lit_token_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="4" slack="0"/>
<pin id="785" dir="0" index="2" bw="4" slack="0"/>
<pin id="786" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lit_token/5 "/>
</bind>
</comp>

<comp id="790" class="1004" name="lit_token_1_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="4" slack="0"/>
<pin id="793" dir="0" index="2" bw="4" slack="0"/>
<pin id="794" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lit_token_1/5 "/>
</bind>
</comp>

<comp id="798" class="1004" name="match_token_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="16" slack="1"/>
<pin id="800" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="match_token/5 "/>
</bind>
</comp>

<comp id="801" class="1004" name="match_token_1_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="4" slack="0"/>
<pin id="804" dir="0" index="2" bw="4" slack="0"/>
<pin id="805" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="match_token_1/5 "/>
</bind>
</comp>

<comp id="809" class="1004" name="outValue_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="0"/>
<pin id="811" dir="0" index="1" bw="4" slack="0"/>
<pin id="812" dir="0" index="2" bw="4" slack="0"/>
<pin id="813" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="outValue/5 "/>
</bind>
</comp>

<comp id="817" class="1004" name="lit_length_2_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="16" slack="1"/>
<pin id="819" dir="0" index="1" bw="5" slack="0"/>
<pin id="820" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lit_length_2/5 "/>
</bind>
</comp>

<comp id="822" class="1004" name="lit_length_3_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="16" slack="0"/>
<pin id="825" dir="0" index="2" bw="16" slack="1"/>
<pin id="826" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lit_length_3/5 "/>
</bind>
</comp>

<comp id="829" class="1004" name="lit_length_4_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="16" slack="0"/>
<pin id="832" dir="0" index="2" bw="16" slack="0"/>
<pin id="833" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lit_length_4/5 "/>
</bind>
</comp>

<comp id="837" class="1004" name="select_ln261_1_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="3" slack="0"/>
<pin id="840" dir="0" index="2" bw="3" slack="0"/>
<pin id="841" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln261_1/5 "/>
</bind>
</comp>

<comp id="845" class="1004" name="or_ln261_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="1" slack="0"/>
<pin id="848" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln261/5 "/>
</bind>
</comp>

<comp id="851" class="1004" name="next_state_tmp_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="3" slack="0"/>
<pin id="854" dir="0" index="2" bw="3" slack="0"/>
<pin id="855" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="next_state_tmp/5 "/>
</bind>
</comp>

<comp id="859" class="1004" name="zext_ln260_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="3" slack="0"/>
<pin id="861" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln260/5 "/>
</bind>
</comp>

<comp id="863" class="1004" name="match_length_13_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="16" slack="1"/>
<pin id="865" dir="0" index="1" bw="5" slack="0"/>
<pin id="866" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="match_length_13/5 "/>
</bind>
</comp>

<comp id="868" class="1004" name="match_length_14_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="16" slack="0"/>
<pin id="871" dir="0" index="2" bw="16" slack="0"/>
<pin id="872" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="match_length_14/5 "/>
</bind>
</comp>

<comp id="876" class="1004" name="store_ln142_store_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="3" slack="0"/>
<pin id="878" dir="0" index="1" bw="32" slack="4"/>
<pin id="879" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/5 "/>
</bind>
</comp>

<comp id="881" class="1004" name="store_ln144_store_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="16" slack="0"/>
<pin id="883" dir="0" index="1" bw="16" slack="4"/>
<pin id="884" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/5 "/>
</bind>
</comp>

<comp id="886" class="1004" name="store_ln143_store_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="16" slack="0"/>
<pin id="888" dir="0" index="1" bw="16" slack="4"/>
<pin id="889" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/5 "/>
</bind>
</comp>

<comp id="891" class="1004" name="store_ln148_store_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="0"/>
<pin id="893" dir="0" index="1" bw="1" slack="4"/>
<pin id="894" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/5 "/>
</bind>
</comp>

<comp id="896" class="1004" name="store_ln149_store_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="0"/>
<pin id="898" dir="0" index="1" bw="1" slack="4"/>
<pin id="899" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/5 "/>
</bind>
</comp>

<comp id="901" class="1004" name="store_ln173_store_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="0"/>
<pin id="903" dir="0" index="1" bw="32" slack="4"/>
<pin id="904" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/5 "/>
</bind>
</comp>

<comp id="906" class="1005" name="inIdx_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="0"/>
<pin id="908" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="inIdx "/>
</bind>
</comp>

<comp id="913" class="1005" name="readOffsetFlag_1_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="0"/>
<pin id="915" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="readOffsetFlag_1 "/>
</bind>
</comp>

<comp id="920" class="1005" name="extra_match_len_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="0"/>
<pin id="922" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="extra_match_len "/>
</bind>
</comp>

<comp id="927" class="1005" name="lit_length_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="16" slack="0"/>
<pin id="929" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="lit_length "/>
</bind>
</comp>

<comp id="935" class="1005" name="match_length_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="16" slack="0"/>
<pin id="937" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="match_length "/>
</bind>
</comp>

<comp id="943" class="1005" name="write_lit_length_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="16" slack="0"/>
<pin id="945" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="write_lit_length "/>
</bind>
</comp>

<comp id="951" class="1005" name="next_state_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="0"/>
<pin id="953" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_state "/>
</bind>
</comp>

<comp id="963" class="1005" name="readOffsetFlag_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="0"/>
<pin id="965" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="readOffsetFlag "/>
</bind>
</comp>

<comp id="975" class="1005" name="is_special_end_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="0"/>
<pin id="977" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="is_special_end "/>
</bind>
</comp>

<comp id="982" class="1005" name="is_normal_end_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="0"/>
<pin id="984" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="is_normal_end "/>
</bind>
</comp>

<comp id="989" class="1005" name="lit_len_ge_15_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="0"/>
<pin id="991" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="lit_len_ge_15 "/>
</bind>
</comp>

<comp id="996" class="1005" name="lit_len_gt_0_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="0"/>
<pin id="998" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="lit_len_gt_0 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="match_len_ge_15_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="0"/>
<pin id="1005" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="match_len_ge_15 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="compressedSize_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="0"/>
<pin id="1012" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="compressedSize "/>
</bind>
</comp>

<comp id="1017" class="1005" name="match_len_tmp_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="16" slack="2"/>
<pin id="1019" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="match_len_tmp "/>
</bind>
</comp>

<comp id="1023" class="1005" name="lit_len_tmp_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="2"/>
<pin id="1025" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="lit_len_tmp "/>
</bind>
</comp>

<comp id="1029" class="1005" name="match_offset_plus_one_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="16" slack="0"/>
<pin id="1031" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="match_offset_plus_one "/>
</bind>
</comp>

<comp id="1036" class="1005" name="input_size_4_read_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="32" slack="1"/>
<pin id="1038" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_size_4_read "/>
</bind>
</comp>

<comp id="1043" class="1005" name="inIdx_2_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="3"/>
<pin id="1045" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="inIdx_2 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="readOffsetFlag_3_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="1"/>
<pin id="1050" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="readOffsetFlag_3 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="compressedSize_1_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="1"/>
<pin id="1055" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="compressedSize_1 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="or_ln173_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="1"/>
<pin id="1060" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln173 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="should_write_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="1"/>
<pin id="1064" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="should_write "/>
</bind>
</comp>

<comp id="1066" class="1005" name="match_off_tmp_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="16" slack="1"/>
<pin id="1068" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="match_off_tmp "/>
</bind>
</comp>

<comp id="1072" class="1005" name="icmp_ln192_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="1"/>
<pin id="1074" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln192 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="is_normal_end_1_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="1"/>
<pin id="1079" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="is_normal_end_1 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="lit_len_ge_15_1_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="1"/>
<pin id="1084" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="lit_len_ge_15_1 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="lit_len_gt_0_1_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="1"/>
<pin id="1089" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="lit_len_gt_0_1 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="match_len_ge_15_1_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="1"/>
<pin id="1094" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="match_len_ge_15_1 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="next_state_load_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="32" slack="1"/>
<pin id="1099" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="next_state_load "/>
</bind>
</comp>

<comp id="1101" class="1005" name="match_len_tmp_3_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="16" slack="1"/>
<pin id="1103" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="match_len_tmp_3 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="lit_len_tmp_2_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="32" slack="1"/>
<pin id="1109" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lit_len_tmp_2 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="icmp_ln301_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="1" slack="1"/>
<pin id="1114" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln301 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="lit_length_7_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="16" slack="1"/>
<pin id="1120" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="lit_length_7 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="sum_with_4_low_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="16" slack="1"/>
<pin id="1126" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sum_with_4_low "/>
</bind>
</comp>

<comp id="1129" class="1005" name="outValue_10_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="8" slack="1"/>
<pin id="1131" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outValue_10 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="outValue_9_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="8" slack="1"/>
<pin id="1136" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outValue_9 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="outValue_8_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="8" slack="1"/>
<pin id="1141" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outValue_8 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="outValue_7_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="8" slack="1"/>
<pin id="1146" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outValue_7 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="outValue_6_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="8" slack="1"/>
<pin id="1151" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outValue_6 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="outValue_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="8" slack="1"/>
<pin id="1156" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outValue "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="32" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="48" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="86" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="106" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="6" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="108" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="8" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="36" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="218"><net_src comp="110" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="104" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="240"><net_src comp="220" pin="1"/><net_sink comp="224" pin=12"/></net>

<net id="241"><net_src comp="224" pin="14"/><net_sink comp="198" pin=2"/></net>

<net id="252"><net_src comp="34" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="26" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="36" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="36" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="38" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="26" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="34" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="34" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="34" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="36" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="36" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="26" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="332"><net_src comp="329" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="337"><net_src comp="323" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="326" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="38" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="333" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="338" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="329" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="50" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="186" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="52" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="186" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="54" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="186" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="56" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="379"><net_src comp="363" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="58" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="367" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="363" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="34" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="355" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="60" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="355" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="26" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="363" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="62" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="355" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="363" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="12" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="421" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="58" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="431" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="64" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="441" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="471"><net_src comp="436" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="488"><net_src comp="481" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="72" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="34" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="484" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="478" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="475" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="74" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="501" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="36" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="501" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="549"><net_src comp="542" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="76" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="542" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="560"><net_src comp="545" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="78" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="551" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="567"><net_src comp="542" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="80" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="545" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="38" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="569" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="545" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="563" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="542" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="593"><net_src comp="545" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="70" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="26" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="600"><net_src comp="575" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="605"><net_src comp="588" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="610"><net_src comp="580" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="619"><net_src comp="82" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="242" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="84" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="627"><net_src comp="611" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="70" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="26" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="634"><net_src comp="611" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="38" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="630" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="645"><net_src comp="622" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="242" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="36" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="659"><net_src comp="68" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="665"><net_src comp="245" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="88" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="90" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="672"><net_src comp="245" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="660" pin="3"/><net_sink comp="673" pin=1"/></net>

<net id="679"><net_src comp="92" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="683"><net_src comp="673" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="668" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="693"><net_src comp="680" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="701"><net_src comp="694" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="76" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="706"><net_src comp="694" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="712"><net_src comp="697" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="713"><net_src comp="78" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="714"><net_src comp="703" pin="1"/><net_sink comp="707" pin=2"/></net>

<net id="719"><net_src comp="694" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="80" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="726"><net_src comp="697" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="727"><net_src comp="715" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="728"><net_src comp="694" pin="1"/><net_sink comp="721" pin=2"/></net>

<net id="734"><net_src comp="697" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="12" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="736"><net_src comp="66" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="741"><net_src comp="36" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="746"><net_src comp="729" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="751"><net_src comp="721" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="759"><net_src comp="752" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="765"><net_src comp="527" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="766"><net_src comp="755" pin="2"/><net_sink comp="760" pin=2"/></net>

<net id="771"><net_src comp="245" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="530" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="767" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="527" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="787"><net_src comp="536" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="788"><net_src comp="779" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="789"><net_src comp="94" pin="0"/><net_sink comp="782" pin=2"/></net>

<net id="795"><net_src comp="533" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="96" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="797"><net_src comp="782" pin="3"/><net_sink comp="790" pin=2"/></net>

<net id="806"><net_src comp="539" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="807"><net_src comp="96" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="808"><net_src comp="798" pin="1"/><net_sink comp="801" pin=2"/></net>

<net id="814"><net_src comp="98" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="815"><net_src comp="790" pin="3"/><net_sink comp="809" pin=1"/></net>

<net id="816"><net_src comp="801" pin="3"/><net_sink comp="809" pin=2"/></net>

<net id="821"><net_src comp="100" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="536" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="828"><net_src comp="34" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="834"><net_src comp="533" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="835"><net_src comp="817" pin="2"/><net_sink comp="829" pin=1"/></net>

<net id="836"><net_src comp="822" pin="3"/><net_sink comp="829" pin=2"/></net>

<net id="842"><net_src comp="533" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="843"><net_src comp="102" pin="0"/><net_sink comp="837" pin=1"/></net>

<net id="844"><net_src comp="92" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="849"><net_src comp="533" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="536" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="856"><net_src comp="845" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="857"><net_src comp="837" pin="3"/><net_sink comp="851" pin=1"/></net>

<net id="858"><net_src comp="90" pin="0"/><net_sink comp="851" pin=2"/></net>

<net id="862"><net_src comp="851" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="867"><net_src comp="100" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="539" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="874"><net_src comp="863" pin="2"/><net_sink comp="868" pin=1"/></net>

<net id="875"><net_src comp="34" pin="0"/><net_sink comp="868" pin=2"/></net>

<net id="880"><net_src comp="859" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="885"><net_src comp="868" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="890"><net_src comp="829" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="895"><net_src comp="539" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="900"><net_src comp="773" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="905"><net_src comp="760" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="909"><net_src comp="112" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="912"><net_src comp="906" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="916"><net_src comp="116" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="919"><net_src comp="913" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="923"><net_src comp="120" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="926"><net_src comp="920" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="930"><net_src comp="124" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="932"><net_src comp="927" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="933"><net_src comp="927" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="934"><net_src comp="927" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="938"><net_src comp="128" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="940"><net_src comp="935" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="941"><net_src comp="935" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="942"><net_src comp="935" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="946"><net_src comp="132" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="949"><net_src comp="943" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="950"><net_src comp="943" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="954"><net_src comp="136" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="956"><net_src comp="951" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="957"><net_src comp="951" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="958"><net_src comp="951" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="959"><net_src comp="951" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="960"><net_src comp="951" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="961"><net_src comp="951" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="962"><net_src comp="951" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="966"><net_src comp="140" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="968"><net_src comp="963" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="969"><net_src comp="963" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="970"><net_src comp="963" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="971"><net_src comp="963" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="972"><net_src comp="963" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="973"><net_src comp="963" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="974"><net_src comp="963" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="978"><net_src comp="144" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="980"><net_src comp="975" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="981"><net_src comp="975" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="985"><net_src comp="148" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="987"><net_src comp="982" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="988"><net_src comp="982" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="992"><net_src comp="152" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="994"><net_src comp="989" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="995"><net_src comp="989" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="999"><net_src comp="156" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="1001"><net_src comp="996" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="1002"><net_src comp="996" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="1006"><net_src comp="160" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="1008"><net_src comp="1003" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="1009"><net_src comp="1003" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1013"><net_src comp="164" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1016"><net_src comp="1010" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="1020"><net_src comp="168" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="1022"><net_src comp="1017" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="1026"><net_src comp="172" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="1028"><net_src comp="1023" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="1032"><net_src comp="176" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="1034"><net_src comp="1029" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="1035"><net_src comp="1029" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1039"><net_src comp="180" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="1041"><net_src comp="1036" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="1042"><net_src comp="1036" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="1046"><net_src comp="323" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1051"><net_src comp="326" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="1056"><net_src comp="329" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1061"><net_src comp="344" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1065"><net_src comp="350" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1069"><net_src comp="367" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="1071"><net_src comp="1066" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="1075"><net_src comp="375" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="1080"><net_src comp="387" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="1085"><net_src comp="393" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="1090"><net_src comp="399" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="1095"><net_src comp="405" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="1100"><net_src comp="472" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1104"><net_src comp="475" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1106"><net_src comp="1101" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1110"><net_src comp="478" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1115"><net_src comp="490" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="1117"><net_src comp="1112" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1121"><net_src comp="501" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1123"><net_src comp="1118" pin="1"/><net_sink comp="822" pin=2"/></net>

<net id="1127"><net_src comp="511" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1132"><net_src comp="555" pin="3"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1137"><net_src comp="614" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="1142"><net_src comp="646" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="224" pin=4"/></net>

<net id="1147"><net_src comp="192" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="224" pin=6"/></net>

<net id="1152"><net_src comp="707" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="224" pin=8"/></net>

<net id="1157"><net_src comp="809" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="224" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lenOffset_Stream | {}
	Port: lit_outStream | {}
	Port: lz4Out | {6 }
	Port: lz4Out_eos | {6 }
	Port: compressedSize_out | {2 }
 - Input state : 
	Port: lz4CompressPart2_Pipeline_lz4_compress : input_size_4 | {1 }
	Port: lz4CompressPart2_Pipeline_lz4_compress : lenOffset_Stream | {3 }
	Port: lz4CompressPart2_Pipeline_lz4_compress : lit_outStream | {5 }
	Port: lz4CompressPart2_Pipeline_lz4_compress : lz4Out | {}
	Port: lz4CompressPart2_Pipeline_lz4_compress : lz4Out_eos | {}
  - Chain level:
	State 1
		store_ln153 : 1
		store_ln141 : 1
		store_ln163 : 1
		store_ln162 : 1
		store_ln161 : 1
		store_ln160 : 1
		store_ln159 : 1
		store_ln149 : 1
		store_ln142 : 1
		store_ln145 : 1
		store_ln144 : 1
		store_ln143 : 1
		store_ln148 : 1
		store_ln149 : 1
		store_ln173 : 1
	State 2
		icmp_ln173 : 1
		xor_ln173 : 1
		or_ln173 : 1
		br_ln173 : 1
		should_write : 1
		br_ln182 : 1
		br_ln340 : 2
		write_ln343 : 1
	State 3
		icmp_ln192 : 1
		or_ln193 : 1
		is_normal_end_1 : 1
		lit_len_ge_15_1 : 1
		lit_len_gt_0_1 : 1
		match_len_ge_15_1 : 1
		store_ln156 : 1
		store_ln157 : 1
		store_ln141 : 1
	State 4
		is_special_end_1 : 1
		store_ln153 : 1
		store_ln159 : 1
		switch_ln205 : 1
		write_lit_length_2 : 1
		icmp_ln301 : 2
		store_ln145 : 2
		lit_length_7 : 1
		add_ln219 : 1
		sum_with_4_low : 2
		store_ln145 : 2
	State 5
		match_len_ge_255 : 1
		trunc_ln327 : 1
		outValue_10 : 2
		match_length_15 : 1
		xor_ln329 : 2
		readOffsetFlag_8 : 2
		match_length_16 : 2
		select_ln144 : 2
		store_ln149 : 2
		store_ln142 : 3
		store_ln144 : 3
		outValue_9 : 1
		select_ln321 : 1
		readOffsetFlag_7 : 1
		store_ln149 : 1
		store_ln142 : 2
		outValue_8 : 1
		next_state_2 : 1
		readOffsetFlag_6 : 1
		next_state_3 : 2
		zext_ln142 : 3
		store_ln149 : 1
		store_ln142 : 4
		lit_len_ge_255 : 1
		trunc_ln286 : 1
		outValue_6 : 2
		lit_length_5 : 1
		lit_length_6 : 2
		select_ln143 : 2
		store_ln142 : 3
		store_ln143 : 3
		inIdx_3 : 1
		inIdx_4 : 2
		or_ln237 : 1
		lit_ending : 1
		lit_token : 1
		lit_token_1 : 2
		match_token_1 : 1
		outValue : 3
		lit_length_3 : 1
		lit_length_4 : 2
		select_ln261_1 : 1
		or_ln261 : 1
		next_state_tmp : 1
		zext_ln260 : 2
		match_length_14 : 1
		store_ln142 : 3
		store_ln144 : 2
		store_ln143 : 3
		store_ln148 : 1
		store_ln149 : 1
		store_ln173 : 3
	State 6
		write_ln341 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln173_fu_333       |    0    |    39   |
|          |       should_write_fu_350      |    0    |    39   |
|          |        icmp_ln192_fu_375       |    0    |    23   |
|          |     is_normal_end_1_fu_387     |    0    |    23   |
|          |     lit_len_ge_15_1_fu_393     |    0    |    39   |
|   icmp   |      lit_len_gt_0_1_fu_399     |    0    |    39   |
|          |    match_len_ge_15_1_fu_405    |    0    |    23   |
|          |       icmp_ln192_1_fu_431      |    0    |    23   |
|          |        icmp_ln301_fu_490       |    0    |    23   |
|          |     match_len_ge_255_fu_545    |    0    |    23   |
|          |      lit_len_ge_255_fu_697     |    0    |    23   |
|----------|--------------------------------|---------|---------|
|          |     compressedSize_2_fu_421    |    0    |    39   |
|          | match_offset_plus_one_1_fu_441 |    0    |    23   |
|          |    write_lit_length_2_fu_484   |    0    |    23   |
|          |        add_ln219_fu_505        |    0    |    16   |
|    add   |      sum_with_4_low_fu_511     |    0    |    16   |
|          |     match_length_15_fu_563     |    0    |    23   |
|          |       lit_length_5_fu_715      |    0    |    23   |
|          |         inIdx_3_fu_755         |    0    |    39   |
|          |       lit_length_2_fu_817      |    0    |    23   |
|          |     match_length_13_fu_863     |    0    |    23   |
|----------|--------------------------------|---------|---------|
|          |       outValue_10_fu_555       |    0    |    8    |
|          |     match_length_16_fu_580     |    0    |    16   |
|          |       select_ln144_fu_588      |    0    |    32   |
|          |       select_ln321_fu_622      |    0    |    32   |
|          |       next_state_2_fu_660      |    0    |    3    |
|          |       next_state_3_fu_673      |    0    |    3    |
|          |        outValue_6_fu_707       |    0    |    8    |
|          |       lit_length_6_fu_721      |    0    |    16   |
|  select  |       select_ln143_fu_729      |    0    |    32   |
|          |         inIdx_4_fu_760         |    0    |    32   |
|          |        lit_token_fu_782        |    0    |    4    |
|          |       lit_token_1_fu_790       |    0    |    4    |
|          |      match_token_1_fu_801      |    0    |    4    |
|          |       lit_length_3_fu_822      |    0    |    16   |
|          |       lit_length_4_fu_829      |    0    |    16   |
|          |      select_ln261_1_fu_837     |    0    |    3    |
|          |      next_state_tmp_fu_851     |    0    |    3    |
|          |     match_length_14_fu_868     |    0    |    16   |
|----------|--------------------------------|---------|---------|
|          |         or_ln173_fu_344        |    0    |    2    |
|          |         or_ln193_fu_381        |    0    |    16   |
|    or    |     readOffsetFlag_8_fu_575    |    0    |    2    |
|          |         or_ln237_fu_767        |    0    |    2    |
|          |        lit_ending_fu_773       |    0    |    2    |
|          |         or_ln261_fu_845        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |        xor_ln173_fu_338        |    0    |    2    |
|    xor   |        xor_ln329_fu_569        |    0    |    2    |
|          |     readOffsetFlag_7_fu_630    |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    and   |     is_special_end_1_fu_436    |    0    |    2    |
|          |     readOffsetFlag_6_fu_668    |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |  input_size_4_read_read_fu_180 |    0    |    0    |
|   read   | nextLenOffsetValue_read_fu_186 |    0    |    0    |
|          |     outValue_7_read_fu_192     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |    write_ln341_write_fu_198    |    0    |    0    |
|   write  |    write_ln342_write_fu_205    |    0    |    0    |
|          |    write_ln343_write_fu_213    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |      lit_len_tmp_1_fu_355      |    0    |    0    |
|partselect|      match_off_tmp_fu_367      |    0    |    0    |
|          |        outValue_9_fu_614       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |     match_len_tmp_1_fu_363     |    0    |    0    |
|          |       lit_length_7_fu_501      |    0    |    0    |
|          |       trunc_ln327_fu_551       |    0    |    0    |
|   trunc  |        outValue_8_fu_646       |    0    |    0    |
|          |       trunc_ln286_fu_703       |    0    |    0    |
|          |       trunc_ln247_fu_779       |    0    |    0    |
|          |       match_token_fu_798       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln142_fu_680       |    0    |    0    |
|   zext   |        zext_ln228_fu_752       |    0    |    0    |
|          |        zext_ln260_fu_859       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|         outValue_fu_809        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   849   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|   compressedSize_1_reg_1053  |   32   |
|    compressedSize_reg_1010   |   32   |
|    extra_match_len_reg_920   |    1   |
|      icmp_ln192_reg_1072     |    1   |
|      icmp_ln301_reg_1112     |    1   |
|       inIdx_2_reg_1043       |   32   |
|         inIdx_reg_906        |   32   |
|  input_size_4_read_reg_1036  |   32   |
|   is_normal_end_1_reg_1077   |    1   |
|     is_normal_end_reg_982    |    1   |
|    is_special_end_reg_975    |    1   |
|   lit_len_ge_15_1_reg_1082   |    1   |
|     lit_len_ge_15_reg_989    |    1   |
|    lit_len_gt_0_1_reg_1087   |    1   |
|     lit_len_gt_0_reg_996     |    1   |
|    lit_len_tmp_2_reg_1107    |   32   |
|     lit_len_tmp_reg_1023     |   32   |
|     lit_length_7_reg_1118    |   16   |
|      lit_length_reg_927      |   16   |
|  match_len_ge_15_1_reg_1092  |    1   |
|   match_len_ge_15_reg_1003   |    1   |
|   match_len_tmp_3_reg_1101   |   16   |
|    match_len_tmp_reg_1017    |   16   |
|     match_length_reg_935     |   16   |
|    match_off_tmp_reg_1066    |   16   |
|match_offset_plus_one_reg_1029|   16   |
|   next_state_load_reg_1097   |   32   |
|      next_state_reg_951      |   32   |
|       or_ln173_reg_1058      |    1   |
|     outValue_10_reg_1129     |    8   |
|      outValue_11_reg_220     |    8   |
|      outValue_6_reg_1149     |    8   |
|      outValue_7_reg_1144     |    8   |
|      outValue_8_reg_1139     |    8   |
|      outValue_9_reg_1134     |    8   |
|       outValue_reg_1154      |    8   |
|   readOffsetFlag_1_reg_913   |    1   |
|   readOffsetFlag_3_reg_1048  |    1   |
|    readOffsetFlag_reg_963    |    1   |
|     should_write_reg_1062    |    1   |
|    sum_with_4_low_reg_1124   |   16   |
|   write_lit_length_reg_943   |   16   |
+------------------------------+--------+
|             Total            |   505  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   849  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   505  |    -   |
+-----------+--------+--------+
|   Total   |   505  |   849  |
+-----------+--------+--------+
