---
title: Efficient Trace
id: efficient-trace
hide_table_of_contents: true
pdf: /pdf/riscv-trace-spec.pdf
---
# Efficient Trace for RISC-V

Specifies the signals between the RISC-V core and the encoder, compressed branch trace algorithm, and the packet format used to encapsulate the compressed branch trace information to implement processor tracing.

*Latest version: 2.0    Date: June 2022*

[PDF](https://drive.google.com/file/d/1iijHsZB7YXW0A2HuuzHo5QTZSKrO_KbW/view?usp=drive_link)

# **Details**

| RISC-V Community: | [SOC Infrastructure Horizontal Committee](https://lists.riscv.org/g/soc-infra) |
| :---- | :---- |
| **Source:** | [riscv-non-isa/tech-trace-spec](https://github.com/riscv-non-isa/riscv-trace-spec) |

# **History**

All published versions of the specification are listed below from newest to oldest.

| Version | Publish Date | View |
| :---- | :---: | :---- |
| 2.0 | June 2022 | [PDF](https://drive.google.com/file/d/1iijHsZB7YXW0A2HuuzHo5QTZSKrO_KbW/view?usp=drive_link) |
| 1.1.3 | November 2021 | [PDF](https://drive.google.com/file/d/1Py3VuqHl-AXUi1ZzXiljKHGWbDZ1aQ2t/view?usp=drive_link) |

