// Seed: 1591698833
module module_0 (
    input  wire id_0,
    output tri1 id_1,
    input  tri0 id_2,
    output wand id_3
);
  wire id_5;
  wire id_6;
  wire id_7;
  always @(*);
  assign id_3 = id_5;
  wire id_8;
endmodule
module module_1 (
    output supply0 id_0,
    output wand id_1,
    output wire id_2,
    input tri0 id_3,
    output wire id_4
    , id_9,
    input uwire id_5,
    input wire id_6,
    input wor id_7
);
  logic id_10;
  ;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_7,
      id_1
  );
endmodule
