// Seed: 2464548030
module module_0 #(
    parameter id_3 = 32'd49,
    parameter id_4 = 32'd21
) (
    output supply0 id_0,
    output supply1 id_1
);
  wire _id_3;
  assign id_1 = 1;
  logic _id_4;
  ;
  wire id_5[(  (  id_4  )  ) : id_3];
  ;
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wor id_5
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  wire id_20 = ~id_16, id_21;
endmodule
