// Seed: 1669372517
`define pp_5 0
`timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output id_1,
    output logic id_2,
    input logic id_3,
    output reg id_4
);
  always @(posedge 1 or negedge id_3) begin
    id_4 <= 1;
  end
  logic id_5;
endmodule
