Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Oct 19 19:10:26 2023
| Host         : DESKTOP-M3QN9GM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (29)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.790        0.000                      0                 3704       -0.013       -0.013                      1                 3704        0.538        0.000                       0                  1048  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 4.000}        10.000          100.000         
  clk_pixel_clk_wiz_0  {0.000 6.734}        13.468          74.250          
  clk_tmds_clk_wiz_0   {0.000 1.347}        2.694           371.250         
  clkfbout_clk_wiz_0   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_pixel_clk_wiz_0        0.790        0.000                      0                 3704       -0.013       -0.013                      1                 3704        5.754        0.000                       0                  1036  
  clk_tmds_clk_wiz_0                                                                                                                                                     0.538        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_pixel_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.790ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.013ns,  Total Violation       -0.013ns
PW    :            0  Failing Endpoints,  Worst Slack        5.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 g_pipe/interm_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_blue/tmds_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.174ns  (logic 3.002ns (24.659%)  route 9.172ns (75.341%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 11.912 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  mhdmicw/clkout1_buf/O
                         net (fo=1037, estimated)     1.633    -0.957    g_pipe/clk_pixel
    SLICE_X4Y37          FDRE                                         r  g_pipe/interm_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  g_pipe/interm_reg[2][2]/Q
                         net (fo=4, estimated)        1.055     0.554    g_pipe/interm_reg[2][7]_0[2]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124     0.678 f  g_pipe/tmds_out[0]_i_5/O
                         net (fo=2, estimated)        0.820     1.498    b_pipe/tmds_out[4]_i_4
    SLICE_X4Y32          LUT6 (Prop_lut6_I0_O)        0.124     1.622 r  b_pipe/tmds_out[0]_i_4/O
                         net (fo=17, estimated)       0.547     2.169    b_pipe/interm_reg[2][2]_1
    SLICE_X4Y32          LUT6 (Prop_lut6_I4_O)        0.124     2.293 r  b_pipe/tmds_out[0]_i_2/O
                         net (fo=24, estimated)       0.886     3.179    b_pipe/interm_reg[6][0]
    SLICE_X2Y32          LUT4 (Prop_lut4_I3_O)        0.148     3.327 f  b_pipe/i__carry_i_12__0/O
                         net (fo=2, estimated)        1.010     4.337    b_pipe/i__carry_i_12__0_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I1_O)        0.328     4.665 r  b_pipe/i__carry_i_9__1/O
                         net (fo=5, estimated)        0.860     5.525    b_pipe/i__carry_i_9__1_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.124     5.649 r  b_pipe/i__carry_i_6__4/O
                         net (fo=3, estimated)        0.591     6.240    b_pipe/i__carry_i_6__4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I3_O)        0.124     6.364 f  b_pipe/i__carry_i_3__1/O
                         net (fo=11, estimated)       0.615     6.979    b_pipe/interm_reg[2][3]_0
    SLICE_X3Y28          LUT3 (Prop_lut3_I0_O)        0.124     7.103 r  b_pipe/i__carry_i_1__6/O
                         net (fo=1, routed)           0.000     7.103    tmds_blue/S[1]
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     7.594 f  tmds_blue/tally2_inferred__0/i__carry/CO[1]
                         net (fo=1, estimated)        0.436     8.030    tmds_blue/tally2_inferred__0/i__carry_n_2
    SLICE_X1Y28          LUT5 (Prop_lut5_I0_O)        0.329     8.359 r  tmds_blue/tally[4]_i_2__0/O
                         net (fo=8, estimated)        0.847     9.206    b_pipe/tally_reg[3]
    SLICE_X1Y28          LUT5 (Prop_lut5_I3_O)        0.154     9.360 r  b_pipe/tmds_out[9]_i_2/O
                         net (fo=6, estimated)        1.121    10.481    mvg/tmds_out_reg[9]
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.352    10.833 r  mvg/tmds_out[6]_i_1/O
                         net (fo=1, estimated)        0.384    11.217    tmds_blue/tmds_out_reg[9]_0[4]
    SLICE_X1Y23          FDRE                                         r  tmds_blue/tmds_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    16.010    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     8.731 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    10.314    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.405 r  mhdmicw/clkout1_buf/O
                         net (fo=1037, estimated)     1.507    11.912    tmds_blue/clk_pixel
    SLICE_X1Y23          FDRE                                         r  tmds_blue/tmds_out_reg[6]/C
                         clock pessimism              0.553    12.464    
                         clock uncertainty           -0.168    12.296    
    SLICE_X1Y23          FDRE (Setup_fdre_C_D)       -0.289    12.007    tmds_blue/tmds_out_reg[6]
  -------------------------------------------------------------------
                         required time                         12.007    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                  0.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.013ns  (arrival time - required time)
  Source:                 recover_m/pixel_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            frame_buffer/BRAM_reg_0_11/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.335%)  route 0.309ns (68.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.728    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.621    -1.893 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.702    -1.191    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.165 r  mhdmicw/clkout1_buf/O
                         net (fo=1037, estimated)     0.566    -0.599    recover_m/clk_pixel
    SLICE_X47Y47         FDRE                                         r  recover_m/pixel_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  recover_m/pixel_out_reg[11]/Q
                         net (fo=3, estimated)        0.309    -0.149    frame_buffer/Q[11]
    RAMB36_X1Y10         RAMB36E1                                     r  frame_buffer/BRAM_reg_0_11/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     0.943    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    -2.456 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.739    -1.717    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.688 r  mhdmicw/clkout1_buf/O
                         net (fo=1037, estimated)     0.873    -0.814    frame_buffer/clk_pixel
    RAMB36_X1Y10         RAMB36E1                                     r  frame_buffer/BRAM_reg_0_11/CLKARDCLK
                         clock pessimism              0.523    -0.291    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155    -0.136    frame_buffer/BRAM_reg_0_11
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                 -0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         13.468      10.105     RAMB36_X1Y6      frame_buffer/BRAM_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X8Y23      com_sprite_m/h_count/interm_reg[1][0]_srl2___newframe_interm_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X8Y23      com_sprite_m/h_count/interm_reg[1][0]_srl2___newframe_interm_reg_r_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_clk_wiz_0
  To Clock:  clk_tmds_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    mhdmicw/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { mhdmicw/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    mhdmicw/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKFBIN



