Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Jun 19 21:29:06 2025
| Host         : cax-ThinkPad-T495s running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Tetris_Top_timing_summary_routed.rpt -pb Tetris_Top_timing_summary_routed.pb -rpx Tetris_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Tetris_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
LUTAR-1    Warning           LUT drives async reset alert                                      17          
TIMING-20  Warning           Non-clocked latch                                                 618         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (337771)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (618)
5. checking no_input_delay (6)
6. checking no_output_delay (25)
7. checking multiple_clock (1862)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (337771)
-----------------------------
 There are 608 register/latch pins with no clock driven by root clock pin: re_set (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[0]_rep/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[0]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[0]_rep__3/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[0]_rep__4/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[1]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[1]_rep__0/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[1]_rep__2/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[1]_rep__4/Q (HIGH)

 There are 601 register/latch pins with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[3]_rep__0/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[3]_rep__2/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][31]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][31]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][31]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][31]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][9]/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/lock_row_check_reg[0]/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/lock_row_check_reg[1]/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/lock_row_check_reg[2]/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/lock_row_check_reg[3]/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/lock_row_check_reg[4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[0]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[0]_rep/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[31]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[30]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[31]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[9]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: input/control_reg[0]_rep/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: input/control_reg[0]_rep__0/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: input/control_reg[1]_rep/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: input/control_reg[1]_rep__0/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: input/control_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[7]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: pseudorandom/last_valid_reg[0]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: pseudorandom/last_valid_reg[1]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: pseudorandom/last_valid_reg[2]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: pseudorandom/mapped_result_reg[0]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: pseudorandom/mapped_result_reg[1]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: pseudorandom/mapped_result_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[7]_P/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[100]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[101]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[10]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[110]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[111]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[11]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[120]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[121]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[130]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[131]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[140]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[141]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[150]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[151]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[160]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[161]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[170]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[171]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[180]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[181]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[190]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[191]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[1]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[200]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[20]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[21]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[30]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[31]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[40]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[41]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[50]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[51]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[60]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[61]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[70]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[71]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[80]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[81]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[90]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[91]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[100]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[101]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[102]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[103]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[104]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[105]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[106]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[107]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[108]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[109]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[110]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[111]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[112]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[113]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[114]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[115]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[116]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[117]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[118]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[119]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[120]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[121]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[122]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[123]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[124]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[125]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[126]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[127]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[128]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[129]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[130]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[131]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[132]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[133]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[134]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[135]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[136]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[137]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[138]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[139]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[140]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[141]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[142]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[143]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[144]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[145]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[146]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[147]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[148]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[149]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[150]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[151]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[152]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[153]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[154]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[155]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[156]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[157]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[158]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[159]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[160]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[161]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[162]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[163]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[164]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[165]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[166]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[167]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[168]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[169]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[170]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[171]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[172]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[173]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[174]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[175]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[176]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[177]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[178]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[179]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[180]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[181]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[182]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[183]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[184]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[185]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[186]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[187]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[188]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[189]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[190]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[191]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[192]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[193]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[194]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[195]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[196]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[197]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[198]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[199]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[200]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[31]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[32]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[33]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[34]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[35]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[36]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[37]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[38]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[39]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[40]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[41]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[42]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[43]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[44]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[45]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[46]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[47]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[48]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[49]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[50]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[51]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[52]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[53]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[54]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[55]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[56]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[57]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[58]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[59]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[60]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[61]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[62]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[63]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[64]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[65]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[66]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[67]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[68]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[69]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[70]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[71]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[72]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[73]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[74]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[75]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[76]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[77]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[78]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[79]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[80]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[81]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[82]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[83]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[84]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[85]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[86]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[87]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[88]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[89]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[90]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[91]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[92]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[93]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[94]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[95]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[96]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[97]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[98]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[99]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[9]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[0]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[1]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[2]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[3]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[4]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[5]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[6]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/disp_ena_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_x_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_x_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_x_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_x_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_x_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_x_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_x_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_y_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_y_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_y_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_y_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_y_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_y_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_y_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (618)
--------------------------------------------------
 There are 618 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1862)
---------------------------------
 There are 1862 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.544        0.000                      0                 2351        0.028        0.000                      0                 2351        3.000        0.000                       0                  1868  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk100                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 19.865}     39.730          25.170          
  clkfbout_clk_wiz_0    {0.000 15.000}     30.000          33.333          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 19.865}     39.730          25.170          
  clkfbout_clk_wiz_0_1  {0.000 15.000}     30.000          33.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         17.544        0.000                      0                 2306        0.134        0.000                      0                 2306       19.365        0.000                       0                  1864  
  clkfbout_clk_wiz_0                                                                                                                                                     22.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       17.549        0.000                      0                 2306        0.134        0.000                      0                 2306       19.365        0.000                       0                  1864  
  clkfbout_clk_wiz_0_1                                                                                                                                                   22.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         17.544        0.000                      0                 2306        0.028        0.000                      0                 2306  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       17.544        0.000                      0                 2306        0.028        0.000                      0                 2306  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         35.145        0.000                      0                   45        0.499        0.000                      0                   45  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         35.145        0.000                      0                   45        0.393        0.000                      0                   45  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       35.145        0.000                      0                   45        0.393        0.000                      0                   45  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       35.150        0.000                      0                   45        0.499        0.000                      0                   45  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.544ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[2][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.891ns  (logic 4.306ns (19.670%)  route 17.585ns (80.330%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.644    19.438    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X52Y44         FDCE                                         r  game_logic/block_x_reg[2][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    game_logic/clk_out1
    SLICE_X52Y44         FDCE                                         r  game_logic/block_x_reg[2][16]/C
                         clock pessimism             -0.411    37.257    
                         clock uncertainty           -0.106    37.151    
    SLICE_X52Y44         FDCE (Setup_fdce_C_CE)      -0.169    36.982    game_logic/block_x_reg[2][16]
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -19.438    
  -------------------------------------------------------------------
                         slack                                 17.544    

Slack (MET) :             17.544ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[2][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.891ns  (logic 4.306ns (19.670%)  route 17.585ns (80.330%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.644    19.438    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X52Y44         FDCE                                         r  game_logic/block_x_reg[2][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    game_logic/clk_out1
    SLICE_X52Y44         FDCE                                         r  game_logic/block_x_reg[2][17]/C
                         clock pessimism             -0.411    37.257    
                         clock uncertainty           -0.106    37.151    
    SLICE_X52Y44         FDCE (Setup_fdce_C_CE)      -0.169    36.982    game_logic/block_x_reg[2][17]
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -19.438    
  -------------------------------------------------------------------
                         slack                                 17.544    

Slack (MET) :             17.664ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_y_reg[2][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.720ns  (logic 4.306ns (19.825%)  route 17.414ns (80.175%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.668 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.473    19.267    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[2][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    37.668    game_logic/clk_out1
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[2][20]/C
                         clock pessimism             -0.425    37.242    
                         clock uncertainty           -0.106    37.136    
    SLICE_X48Y45         FDCE (Setup_fdce_C_CE)      -0.205    36.931    game_logic/block_y_reg[2][20]
  -------------------------------------------------------------------
                         required time                         36.931    
                         arrival time                         -19.267    
  -------------------------------------------------------------------
                         slack                                 17.664    

Slack (MET) :             17.664ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_y_reg[2][21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.720ns  (logic 4.306ns (19.825%)  route 17.414ns (80.175%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.668 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.473    19.267    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[2][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    37.668    game_logic/clk_out1
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[2][21]/C
                         clock pessimism             -0.425    37.242    
                         clock uncertainty           -0.106    37.136    
    SLICE_X48Y45         FDCE (Setup_fdce_C_CE)      -0.205    36.931    game_logic/block_y_reg[2][21]
  -------------------------------------------------------------------
                         required time                         36.931    
                         arrival time                         -19.267    
  -------------------------------------------------------------------
                         slack                                 17.664    

Slack (MET) :             17.664ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_y_reg[3][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.720ns  (logic 4.306ns (19.825%)  route 17.414ns (80.175%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.668 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.473    19.267    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[3][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    37.668    game_logic/clk_out1
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[3][20]/C
                         clock pessimism             -0.425    37.242    
                         clock uncertainty           -0.106    37.136    
    SLICE_X48Y45         FDCE (Setup_fdce_C_CE)      -0.205    36.931    game_logic/block_y_reg[3][20]
  -------------------------------------------------------------------
                         required time                         36.931    
                         arrival time                         -19.267    
  -------------------------------------------------------------------
                         slack                                 17.664    

Slack (MET) :             17.664ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_y_reg[3][21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.720ns  (logic 4.306ns (19.825%)  route 17.414ns (80.175%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.668 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.473    19.267    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[3][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    37.668    game_logic/clk_out1
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[3][21]/C
                         clock pessimism             -0.425    37.242    
                         clock uncertainty           -0.106    37.136    
    SLICE_X48Y45         FDCE (Setup_fdce_C_CE)      -0.205    36.931    game_logic/block_y_reg[3][21]
  -------------------------------------------------------------------
                         required time                         36.931    
                         arrival time                         -19.267    
  -------------------------------------------------------------------
                         slack                                 17.664    

Slack (MET) :             17.956ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[2][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.429ns  (logic 4.306ns (20.094%)  route 17.123ns (79.906%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.182    18.976    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    game_logic/clk_out1
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][24]/C
                         clock pessimism             -0.425    37.243    
                         clock uncertainty           -0.106    37.137    
    SLICE_X48Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.932    game_logic/block_x_reg[2][24]
  -------------------------------------------------------------------
                         required time                         36.932    
                         arrival time                         -18.976    
  -------------------------------------------------------------------
                         slack                                 17.956    

Slack (MET) :             17.956ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[2][25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.429ns  (logic 4.306ns (20.094%)  route 17.123ns (79.906%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.182    18.976    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    game_logic/clk_out1
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][25]/C
                         clock pessimism             -0.425    37.243    
                         clock uncertainty           -0.106    37.137    
    SLICE_X48Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.932    game_logic/block_x_reg[2][25]
  -------------------------------------------------------------------
                         required time                         36.932    
                         arrival time                         -18.976    
  -------------------------------------------------------------------
                         slack                                 17.956    

Slack (MET) :             17.956ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[2][28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.429ns  (logic 4.306ns (20.094%)  route 17.123ns (79.906%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.182    18.976    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    game_logic/clk_out1
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][28]/C
                         clock pessimism             -0.425    37.243    
                         clock uncertainty           -0.106    37.137    
    SLICE_X48Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.932    game_logic/block_x_reg[2][28]
  -------------------------------------------------------------------
                         required time                         36.932    
                         arrival time                         -18.976    
  -------------------------------------------------------------------
                         slack                                 17.956    

Slack (MET) :             17.956ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[2][29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.429ns  (logic 4.306ns (20.094%)  route 17.123ns (79.906%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.182    18.976    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    game_logic/clk_out1
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][29]/C
                         clock pessimism             -0.425    37.243    
                         clock uncertainty           -0.106    37.137    
    SLICE_X48Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.932    game_logic/block_x_reg[2][29]
  -------------------------------------------------------------------
                         required time                         36.932    
                         arrival time                         -18.976    
  -------------------------------------------------------------------
                         slack                                 17.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.560    -0.569    game_logic/clk_out1
    SLICE_X57Y19         FDCE                                         r  game_logic/set_update_output_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  game_logic/set_update_output_reg[49]/Q
                         net (fo=1, routed)           0.091    -0.337    ram/D[48]
    SLICE_X56Y19         FDCE                                         r  ram/internal_outputfield_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.827    -0.342    ram/clk_out1
    SLICE_X56Y19         FDCE                                         r  ram/internal_outputfield_reg[49]/C
                         clock pessimism             -0.215    -0.556    
    SLICE_X56Y19         FDCE (Hold_fdce_C_D)         0.085    -0.471    ram/internal_outputfield_reg[49]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 game_logic/set_update_myblock_reg[190]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_myblockfield_reg[190]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.593    -0.536    game_logic/clk_out1
    SLICE_X4Y43          FDCE                                         r  game_logic/set_update_myblock_reg[190]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  game_logic/set_update_myblock_reg[190]/Q
                         net (fo=1, routed)           0.117    -0.278    ram/internal_myblockfield_reg[200]_2[189]
    SLICE_X3Y43          FDCE                                         r  ram/internal_myblockfield_reg[190]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.866    -0.303    ram/clk_out1
    SLICE_X3Y43          FDCE                                         r  ram/internal_myblockfield_reg[190]/C
                         clock pessimism             -0.195    -0.497    
    SLICE_X3Y43          FDCE (Hold_fdce_C_D)         0.070    -0.427    ram/internal_myblockfield_reg[190]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[70]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.525%)  route 0.113ns (44.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.554    -0.575    game_logic/clk_out1
    SLICE_X29Y20         FDCE                                         r  game_logic/set_update_output_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  game_logic/set_update_output_reg[70]/Q
                         net (fo=1, routed)           0.113    -0.321    ram/D[69]
    SLICE_X31Y19         FDCE                                         r  ram/internal_outputfield_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.822    -0.347    ram/clk_out1
    SLICE_X31Y19         FDCE                                         r  ram/internal_outputfield_reg[70]/C
                         clock pessimism             -0.195    -0.541    
    SLICE_X31Y19         FDCE (Hold_fdce_C_D)         0.070    -0.471    ram/internal_outputfield_reg[70]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.559    -0.570    game_logic/clk_out1
    SLICE_X43Y15         FDCE                                         r  game_logic/set_update_saved_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  game_logic/set_update_saved_reg[63]/Q
                         net (fo=1, routed)           0.117    -0.313    ram/internal_savedfield_reg[200]_5[62]
    SLICE_X45Y15         FDCE                                         r  ram/internal_savedfield_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.828    -0.341    ram/clk_out1
    SLICE_X45Y15         FDCE                                         r  ram/internal_savedfield_reg[63]/C
                         clock pessimism             -0.195    -0.535    
    SLICE_X45Y15         FDCE (Hold_fdce_C_D)         0.072    -0.463    ram/internal_savedfield_reg[63]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.537%)  route 0.113ns (44.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.557    -0.572    game_logic/clk_out1
    SLICE_X29Y17         FDCE                                         r  game_logic/set_update_output_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  game_logic/set_update_output_reg[71]/Q
                         net (fo=1, routed)           0.113    -0.318    ram/D[70]
    SLICE_X31Y17         FDCE                                         r  ram/internal_outputfield_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.824    -0.345    ram/clk_out1
    SLICE_X31Y17         FDCE                                         r  ram/internal_outputfield_reg[71]/C
                         clock pessimism             -0.195    -0.539    
    SLICE_X31Y17         FDCE (Hold_fdce_C_D)         0.070    -0.469    ram/internal_outputfield_reg[71]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 game_logic/set_update_myblock_reg[194]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_myblockfield_reg[194]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.256%)  route 0.114ns (44.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.587    -0.542    game_logic/clk_out1
    SLICE_X3Y30          FDCE                                         r  game_logic/set_update_myblock_reg[194]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  game_logic/set_update_myblock_reg[194]/Q
                         net (fo=1, routed)           0.114    -0.287    ram/internal_myblockfield_reg[200]_2[193]
    SLICE_X5Y31          FDCE                                         r  ram/internal_myblockfield_reg[194]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.855    -0.314    ram/clk_out1
    SLICE_X5Y31          FDCE                                         r  ram/internal_myblockfield_reg[194]/C
                         clock pessimism             -0.195    -0.508    
    SLICE_X5Y31          FDCE (Hold_fdce_C_D)         0.070    -0.438    ram/internal_myblockfield_reg[194]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.593    -0.536    game_logic/clk_out1
    SLICE_X63Y38         FDCE                                         r  game_logic/set_update_saved_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  game_logic/set_update_saved_reg[11]/Q
                         net (fo=1, routed)           0.115    -0.280    ram/internal_savedfield_reg[200]_5[10]
    SLICE_X61Y38         FDCE                                         r  ram/internal_savedfield_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.862    -0.307    ram/clk_out1
    SLICE_X61Y38         FDCE                                         r  ram/internal_savedfield_reg[11]/C
                         clock pessimism             -0.195    -0.501    
    SLICE_X61Y38         FDCE (Hold_fdce_C_D)         0.070    -0.431    ram/internal_savedfield_reg[11]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[106]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[106]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.537%)  route 0.113ns (44.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.554    -0.575    game_logic/clk_out1
    SLICE_X33Y20         FDCE                                         r  game_logic/set_update_output_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  game_logic/set_update_output_reg[106]/Q
                         net (fo=1, routed)           0.113    -0.321    ram/D[105]
    SLICE_X35Y20         FDCE                                         r  ram/internal_outputfield_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.820    -0.349    ram/clk_out1
    SLICE_X35Y20         FDCE                                         r  ram/internal_outputfield_reg[106]/C
                         clock pessimism             -0.195    -0.543    
    SLICE_X35Y20         FDCE (Hold_fdce_C_D)         0.070    -0.473    ram/internal_outputfield_reg[106]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.559    -0.570    game_logic/clk_out1
    SLICE_X43Y15         FDCE                                         r  game_logic/set_update_saved_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  game_logic/set_update_saved_reg[59]/Q
                         net (fo=1, routed)           0.117    -0.313    ram/internal_savedfield_reg[200]_5[58]
    SLICE_X45Y15         FDCE                                         r  ram/internal_savedfield_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.828    -0.341    ram/clk_out1
    SLICE_X45Y15         FDCE                                         r  ram/internal_savedfield_reg[59]/C
                         clock pessimism             -0.195    -0.535    
    SLICE_X45Y15         FDCE (Hold_fdce_C_D)         0.070    -0.465    ram/internal_savedfield_reg[59]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 game_logic/set_update_myblock_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_myblockfield_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.590    -0.539    game_logic/clk_out1
    SLICE_X59Y34         FDCE                                         r  game_logic/set_update_myblock_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  game_logic/set_update_myblock_reg[23]/Q
                         net (fo=1, routed)           0.099    -0.299    ram/internal_myblockfield_reg[200]_2[22]
    SLICE_X61Y35         FDCE                                         r  ram/internal_myblockfield_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.859    -0.310    ram/clk_out1
    SLICE_X61Y35         FDCE                                         r  ram/internal_myblockfield_reg[23]/C
                         clock pessimism             -0.215    -0.524    
    SLICE_X61Y35         FDCE (Hold_fdce_C_D)         0.070    -0.454    ram/internal_myblockfield_reg[23]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.865 }
Period(ns):         39.730
Sources:            { clk_gen_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         39.730      37.575     BUFGCTRL_X0Y0   clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         39.730      38.481     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X56Y33    game_logic/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X58Y31    game_logic/FSM_sequential_state_reg[0]_rep/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X56Y33    game_logic/FSM_sequential_state_reg[0]_rep__0/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X56Y32    game_logic/FSM_sequential_state_reg[0]_rep__1/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X56Y32    game_logic/FSM_sequential_state_reg[0]_rep__2/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X58Y31    game_logic/FSM_sequential_state_reg[0]_rep__3/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X56Y33    game_logic/FSM_sequential_state_reg[0]_rep__4/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X59Y31    game_logic/FSM_sequential_state_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       39.730      120.270    PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y33    game_logic/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y33    game_logic/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X58Y31    game_logic/FSM_sequential_state_reg[0]_rep/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X58Y31    game_logic/FSM_sequential_state_reg[0]_rep/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y33    game_logic/FSM_sequential_state_reg[0]_rep__0/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y33    game_logic/FSM_sequential_state_reg[0]_rep__0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y32    game_logic/FSM_sequential_state_reg[0]_rep__1/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y32    game_logic/FSM_sequential_state_reg[0]_rep__1/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y32    game_logic/FSM_sequential_state_reg[0]_rep__2/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y32    game_logic/FSM_sequential_state_reg[0]_rep__2/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y33    game_logic/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y33    game_logic/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X58Y31    game_logic/FSM_sequential_state_reg[0]_rep/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X58Y31    game_logic/FSM_sequential_state_reg[0]_rep/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y33    game_logic/FSM_sequential_state_reg[0]_rep__0/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y33    game_logic/FSM_sequential_state_reg[0]_rep__0/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y32    game_logic/FSM_sequential_state_reg[0]_rep__1/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y32    game_logic/FSM_sequential_state_reg[0]_rep__1/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y32    game_logic/FSM_sequential_state_reg[0]_rep__2/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y32    game_logic/FSM_sequential_state_reg[0]_rep__2/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         30.000      27.845     BUFGCTRL_X0Y4   clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        30.000      22.633     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       30.000      130.000    PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.549ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[2][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.891ns  (logic 4.306ns (19.670%)  route 17.585ns (80.330%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.644    19.438    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X52Y44         FDCE                                         r  game_logic/block_x_reg[2][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    game_logic/clk_out1
    SLICE_X52Y44         FDCE                                         r  game_logic/block_x_reg[2][16]/C
                         clock pessimism             -0.411    37.257    
                         clock uncertainty           -0.101    37.156    
    SLICE_X52Y44         FDCE (Setup_fdce_C_CE)      -0.169    36.987    game_logic/block_x_reg[2][16]
  -------------------------------------------------------------------
                         required time                         36.987    
                         arrival time                         -19.438    
  -------------------------------------------------------------------
                         slack                                 17.549    

Slack (MET) :             17.549ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[2][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.891ns  (logic 4.306ns (19.670%)  route 17.585ns (80.330%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.644    19.438    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X52Y44         FDCE                                         r  game_logic/block_x_reg[2][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    game_logic/clk_out1
    SLICE_X52Y44         FDCE                                         r  game_logic/block_x_reg[2][17]/C
                         clock pessimism             -0.411    37.257    
                         clock uncertainty           -0.101    37.156    
    SLICE_X52Y44         FDCE (Setup_fdce_C_CE)      -0.169    36.987    game_logic/block_x_reg[2][17]
  -------------------------------------------------------------------
                         required time                         36.987    
                         arrival time                         -19.438    
  -------------------------------------------------------------------
                         slack                                 17.549    

Slack (MET) :             17.669ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_y_reg[2][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.720ns  (logic 4.306ns (19.825%)  route 17.414ns (80.175%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.668 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.473    19.267    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[2][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    37.668    game_logic/clk_out1
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[2][20]/C
                         clock pessimism             -0.425    37.242    
                         clock uncertainty           -0.101    37.141    
    SLICE_X48Y45         FDCE (Setup_fdce_C_CE)      -0.205    36.936    game_logic/block_y_reg[2][20]
  -------------------------------------------------------------------
                         required time                         36.936    
                         arrival time                         -19.267    
  -------------------------------------------------------------------
                         slack                                 17.669    

Slack (MET) :             17.669ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_y_reg[2][21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.720ns  (logic 4.306ns (19.825%)  route 17.414ns (80.175%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.668 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.473    19.267    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[2][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    37.668    game_logic/clk_out1
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[2][21]/C
                         clock pessimism             -0.425    37.242    
                         clock uncertainty           -0.101    37.141    
    SLICE_X48Y45         FDCE (Setup_fdce_C_CE)      -0.205    36.936    game_logic/block_y_reg[2][21]
  -------------------------------------------------------------------
                         required time                         36.936    
                         arrival time                         -19.267    
  -------------------------------------------------------------------
                         slack                                 17.669    

Slack (MET) :             17.669ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_y_reg[3][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.720ns  (logic 4.306ns (19.825%)  route 17.414ns (80.175%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.668 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.473    19.267    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[3][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    37.668    game_logic/clk_out1
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[3][20]/C
                         clock pessimism             -0.425    37.242    
                         clock uncertainty           -0.101    37.141    
    SLICE_X48Y45         FDCE (Setup_fdce_C_CE)      -0.205    36.936    game_logic/block_y_reg[3][20]
  -------------------------------------------------------------------
                         required time                         36.936    
                         arrival time                         -19.267    
  -------------------------------------------------------------------
                         slack                                 17.669    

Slack (MET) :             17.669ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_y_reg[3][21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.720ns  (logic 4.306ns (19.825%)  route 17.414ns (80.175%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.668 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.473    19.267    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[3][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    37.668    game_logic/clk_out1
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[3][21]/C
                         clock pessimism             -0.425    37.242    
                         clock uncertainty           -0.101    37.141    
    SLICE_X48Y45         FDCE (Setup_fdce_C_CE)      -0.205    36.936    game_logic/block_y_reg[3][21]
  -------------------------------------------------------------------
                         required time                         36.936    
                         arrival time                         -19.267    
  -------------------------------------------------------------------
                         slack                                 17.669    

Slack (MET) :             17.961ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[2][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.429ns  (logic 4.306ns (20.094%)  route 17.123ns (79.906%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.182    18.976    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    game_logic/clk_out1
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][24]/C
                         clock pessimism             -0.425    37.243    
                         clock uncertainty           -0.101    37.142    
    SLICE_X48Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.937    game_logic/block_x_reg[2][24]
  -------------------------------------------------------------------
                         required time                         36.937    
                         arrival time                         -18.976    
  -------------------------------------------------------------------
                         slack                                 17.961    

Slack (MET) :             17.961ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[2][25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.429ns  (logic 4.306ns (20.094%)  route 17.123ns (79.906%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.182    18.976    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    game_logic/clk_out1
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][25]/C
                         clock pessimism             -0.425    37.243    
                         clock uncertainty           -0.101    37.142    
    SLICE_X48Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.937    game_logic/block_x_reg[2][25]
  -------------------------------------------------------------------
                         required time                         36.937    
                         arrival time                         -18.976    
  -------------------------------------------------------------------
                         slack                                 17.961    

Slack (MET) :             17.961ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[2][28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.429ns  (logic 4.306ns (20.094%)  route 17.123ns (79.906%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.182    18.976    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    game_logic/clk_out1
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][28]/C
                         clock pessimism             -0.425    37.243    
                         clock uncertainty           -0.101    37.142    
    SLICE_X48Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.937    game_logic/block_x_reg[2][28]
  -------------------------------------------------------------------
                         required time                         36.937    
                         arrival time                         -18.976    
  -------------------------------------------------------------------
                         slack                                 17.961    

Slack (MET) :             17.961ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[2][29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.429ns  (logic 4.306ns (20.094%)  route 17.123ns (79.906%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.182    18.976    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    game_logic/clk_out1
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][29]/C
                         clock pessimism             -0.425    37.243    
                         clock uncertainty           -0.101    37.142    
    SLICE_X48Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.937    game_logic/block_x_reg[2][29]
  -------------------------------------------------------------------
                         required time                         36.937    
                         arrival time                         -18.976    
  -------------------------------------------------------------------
                         slack                                 17.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.560    -0.569    game_logic/clk_out1
    SLICE_X57Y19         FDCE                                         r  game_logic/set_update_output_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  game_logic/set_update_output_reg[49]/Q
                         net (fo=1, routed)           0.091    -0.337    ram/D[48]
    SLICE_X56Y19         FDCE                                         r  ram/internal_outputfield_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.827    -0.342    ram/clk_out1
    SLICE_X56Y19         FDCE                                         r  ram/internal_outputfield_reg[49]/C
                         clock pessimism             -0.215    -0.556    
    SLICE_X56Y19         FDCE (Hold_fdce_C_D)         0.085    -0.471    ram/internal_outputfield_reg[49]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 game_logic/set_update_myblock_reg[190]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_myblockfield_reg[190]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.593    -0.536    game_logic/clk_out1
    SLICE_X4Y43          FDCE                                         r  game_logic/set_update_myblock_reg[190]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  game_logic/set_update_myblock_reg[190]/Q
                         net (fo=1, routed)           0.117    -0.278    ram/internal_myblockfield_reg[200]_2[189]
    SLICE_X3Y43          FDCE                                         r  ram/internal_myblockfield_reg[190]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.866    -0.303    ram/clk_out1
    SLICE_X3Y43          FDCE                                         r  ram/internal_myblockfield_reg[190]/C
                         clock pessimism             -0.195    -0.497    
    SLICE_X3Y43          FDCE (Hold_fdce_C_D)         0.070    -0.427    ram/internal_myblockfield_reg[190]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[70]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.525%)  route 0.113ns (44.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.554    -0.575    game_logic/clk_out1
    SLICE_X29Y20         FDCE                                         r  game_logic/set_update_output_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  game_logic/set_update_output_reg[70]/Q
                         net (fo=1, routed)           0.113    -0.321    ram/D[69]
    SLICE_X31Y19         FDCE                                         r  ram/internal_outputfield_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.822    -0.347    ram/clk_out1
    SLICE_X31Y19         FDCE                                         r  ram/internal_outputfield_reg[70]/C
                         clock pessimism             -0.195    -0.541    
    SLICE_X31Y19         FDCE (Hold_fdce_C_D)         0.070    -0.471    ram/internal_outputfield_reg[70]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.559    -0.570    game_logic/clk_out1
    SLICE_X43Y15         FDCE                                         r  game_logic/set_update_saved_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  game_logic/set_update_saved_reg[63]/Q
                         net (fo=1, routed)           0.117    -0.313    ram/internal_savedfield_reg[200]_5[62]
    SLICE_X45Y15         FDCE                                         r  ram/internal_savedfield_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.828    -0.341    ram/clk_out1
    SLICE_X45Y15         FDCE                                         r  ram/internal_savedfield_reg[63]/C
                         clock pessimism             -0.195    -0.535    
    SLICE_X45Y15         FDCE (Hold_fdce_C_D)         0.072    -0.463    ram/internal_savedfield_reg[63]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.537%)  route 0.113ns (44.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.557    -0.572    game_logic/clk_out1
    SLICE_X29Y17         FDCE                                         r  game_logic/set_update_output_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  game_logic/set_update_output_reg[71]/Q
                         net (fo=1, routed)           0.113    -0.318    ram/D[70]
    SLICE_X31Y17         FDCE                                         r  ram/internal_outputfield_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.824    -0.345    ram/clk_out1
    SLICE_X31Y17         FDCE                                         r  ram/internal_outputfield_reg[71]/C
                         clock pessimism             -0.195    -0.539    
    SLICE_X31Y17         FDCE (Hold_fdce_C_D)         0.070    -0.469    ram/internal_outputfield_reg[71]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 game_logic/set_update_myblock_reg[194]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_myblockfield_reg[194]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.256%)  route 0.114ns (44.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.587    -0.542    game_logic/clk_out1
    SLICE_X3Y30          FDCE                                         r  game_logic/set_update_myblock_reg[194]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  game_logic/set_update_myblock_reg[194]/Q
                         net (fo=1, routed)           0.114    -0.287    ram/internal_myblockfield_reg[200]_2[193]
    SLICE_X5Y31          FDCE                                         r  ram/internal_myblockfield_reg[194]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.855    -0.314    ram/clk_out1
    SLICE_X5Y31          FDCE                                         r  ram/internal_myblockfield_reg[194]/C
                         clock pessimism             -0.195    -0.508    
    SLICE_X5Y31          FDCE (Hold_fdce_C_D)         0.070    -0.438    ram/internal_myblockfield_reg[194]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.593    -0.536    game_logic/clk_out1
    SLICE_X63Y38         FDCE                                         r  game_logic/set_update_saved_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  game_logic/set_update_saved_reg[11]/Q
                         net (fo=1, routed)           0.115    -0.280    ram/internal_savedfield_reg[200]_5[10]
    SLICE_X61Y38         FDCE                                         r  ram/internal_savedfield_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.862    -0.307    ram/clk_out1
    SLICE_X61Y38         FDCE                                         r  ram/internal_savedfield_reg[11]/C
                         clock pessimism             -0.195    -0.501    
    SLICE_X61Y38         FDCE (Hold_fdce_C_D)         0.070    -0.431    ram/internal_savedfield_reg[11]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[106]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[106]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.537%)  route 0.113ns (44.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.554    -0.575    game_logic/clk_out1
    SLICE_X33Y20         FDCE                                         r  game_logic/set_update_output_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  game_logic/set_update_output_reg[106]/Q
                         net (fo=1, routed)           0.113    -0.321    ram/D[105]
    SLICE_X35Y20         FDCE                                         r  ram/internal_outputfield_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.820    -0.349    ram/clk_out1
    SLICE_X35Y20         FDCE                                         r  ram/internal_outputfield_reg[106]/C
                         clock pessimism             -0.195    -0.543    
    SLICE_X35Y20         FDCE (Hold_fdce_C_D)         0.070    -0.473    ram/internal_outputfield_reg[106]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.559    -0.570    game_logic/clk_out1
    SLICE_X43Y15         FDCE                                         r  game_logic/set_update_saved_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  game_logic/set_update_saved_reg[59]/Q
                         net (fo=1, routed)           0.117    -0.313    ram/internal_savedfield_reg[200]_5[58]
    SLICE_X45Y15         FDCE                                         r  ram/internal_savedfield_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.828    -0.341    ram/clk_out1
    SLICE_X45Y15         FDCE                                         r  ram/internal_savedfield_reg[59]/C
                         clock pessimism             -0.195    -0.535    
    SLICE_X45Y15         FDCE (Hold_fdce_C_D)         0.070    -0.465    ram/internal_savedfield_reg[59]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 game_logic/set_update_myblock_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_myblockfield_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.590    -0.539    game_logic/clk_out1
    SLICE_X59Y34         FDCE                                         r  game_logic/set_update_myblock_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  game_logic/set_update_myblock_reg[23]/Q
                         net (fo=1, routed)           0.099    -0.299    ram/internal_myblockfield_reg[200]_2[22]
    SLICE_X61Y35         FDCE                                         r  ram/internal_myblockfield_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.859    -0.310    ram/clk_out1
    SLICE_X61Y35         FDCE                                         r  ram/internal_myblockfield_reg[23]/C
                         clock pessimism             -0.215    -0.524    
    SLICE_X61Y35         FDCE (Hold_fdce_C_D)         0.070    -0.454    ram/internal_myblockfield_reg[23]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 19.865 }
Period(ns):         39.730
Sources:            { clk_gen_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         39.730      37.575     BUFGCTRL_X0Y0   clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         39.730      38.481     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X56Y33    game_logic/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X58Y31    game_logic/FSM_sequential_state_reg[0]_rep/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X56Y33    game_logic/FSM_sequential_state_reg[0]_rep__0/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X56Y32    game_logic/FSM_sequential_state_reg[0]_rep__1/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X56Y32    game_logic/FSM_sequential_state_reg[0]_rep__2/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X58Y31    game_logic/FSM_sequential_state_reg[0]_rep__3/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X56Y33    game_logic/FSM_sequential_state_reg[0]_rep__4/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X59Y31    game_logic/FSM_sequential_state_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       39.730      120.270    PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y33    game_logic/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y33    game_logic/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X58Y31    game_logic/FSM_sequential_state_reg[0]_rep/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X58Y31    game_logic/FSM_sequential_state_reg[0]_rep/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y33    game_logic/FSM_sequential_state_reg[0]_rep__0/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y33    game_logic/FSM_sequential_state_reg[0]_rep__0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y32    game_logic/FSM_sequential_state_reg[0]_rep__1/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y32    game_logic/FSM_sequential_state_reg[0]_rep__1/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y32    game_logic/FSM_sequential_state_reg[0]_rep__2/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y32    game_logic/FSM_sequential_state_reg[0]_rep__2/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y33    game_logic/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y33    game_logic/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X58Y31    game_logic/FSM_sequential_state_reg[0]_rep/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X58Y31    game_logic/FSM_sequential_state_reg[0]_rep/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y33    game_logic/FSM_sequential_state_reg[0]_rep__0/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y33    game_logic/FSM_sequential_state_reg[0]_rep__0/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y32    game_logic/FSM_sequential_state_reg[0]_rep__1/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y32    game_logic/FSM_sequential_state_reg[0]_rep__1/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y32    game_logic/FSM_sequential_state_reg[0]_rep__2/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y32    game_logic/FSM_sequential_state_reg[0]_rep__2/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         30.000      27.845     BUFGCTRL_X0Y4   clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        30.000      22.633     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       30.000      130.000    PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.544ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[2][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.891ns  (logic 4.306ns (19.670%)  route 17.585ns (80.330%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.644    19.438    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X52Y44         FDCE                                         r  game_logic/block_x_reg[2][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    game_logic/clk_out1
    SLICE_X52Y44         FDCE                                         r  game_logic/block_x_reg[2][16]/C
                         clock pessimism             -0.411    37.257    
                         clock uncertainty           -0.106    37.151    
    SLICE_X52Y44         FDCE (Setup_fdce_C_CE)      -0.169    36.982    game_logic/block_x_reg[2][16]
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -19.438    
  -------------------------------------------------------------------
                         slack                                 17.544    

Slack (MET) :             17.544ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[2][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.891ns  (logic 4.306ns (19.670%)  route 17.585ns (80.330%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.644    19.438    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X52Y44         FDCE                                         r  game_logic/block_x_reg[2][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    game_logic/clk_out1
    SLICE_X52Y44         FDCE                                         r  game_logic/block_x_reg[2][17]/C
                         clock pessimism             -0.411    37.257    
                         clock uncertainty           -0.106    37.151    
    SLICE_X52Y44         FDCE (Setup_fdce_C_CE)      -0.169    36.982    game_logic/block_x_reg[2][17]
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -19.438    
  -------------------------------------------------------------------
                         slack                                 17.544    

Slack (MET) :             17.664ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_y_reg[2][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.720ns  (logic 4.306ns (19.825%)  route 17.414ns (80.175%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.668 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.473    19.267    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[2][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    37.668    game_logic/clk_out1
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[2][20]/C
                         clock pessimism             -0.425    37.242    
                         clock uncertainty           -0.106    37.136    
    SLICE_X48Y45         FDCE (Setup_fdce_C_CE)      -0.205    36.931    game_logic/block_y_reg[2][20]
  -------------------------------------------------------------------
                         required time                         36.931    
                         arrival time                         -19.267    
  -------------------------------------------------------------------
                         slack                                 17.664    

Slack (MET) :             17.664ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_y_reg[2][21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.720ns  (logic 4.306ns (19.825%)  route 17.414ns (80.175%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.668 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.473    19.267    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[2][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    37.668    game_logic/clk_out1
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[2][21]/C
                         clock pessimism             -0.425    37.242    
                         clock uncertainty           -0.106    37.136    
    SLICE_X48Y45         FDCE (Setup_fdce_C_CE)      -0.205    36.931    game_logic/block_y_reg[2][21]
  -------------------------------------------------------------------
                         required time                         36.931    
                         arrival time                         -19.267    
  -------------------------------------------------------------------
                         slack                                 17.664    

Slack (MET) :             17.664ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_y_reg[3][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.720ns  (logic 4.306ns (19.825%)  route 17.414ns (80.175%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.668 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.473    19.267    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[3][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    37.668    game_logic/clk_out1
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[3][20]/C
                         clock pessimism             -0.425    37.242    
                         clock uncertainty           -0.106    37.136    
    SLICE_X48Y45         FDCE (Setup_fdce_C_CE)      -0.205    36.931    game_logic/block_y_reg[3][20]
  -------------------------------------------------------------------
                         required time                         36.931    
                         arrival time                         -19.267    
  -------------------------------------------------------------------
                         slack                                 17.664    

Slack (MET) :             17.664ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_y_reg[3][21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.720ns  (logic 4.306ns (19.825%)  route 17.414ns (80.175%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.668 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.473    19.267    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[3][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    37.668    game_logic/clk_out1
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[3][21]/C
                         clock pessimism             -0.425    37.242    
                         clock uncertainty           -0.106    37.136    
    SLICE_X48Y45         FDCE (Setup_fdce_C_CE)      -0.205    36.931    game_logic/block_y_reg[3][21]
  -------------------------------------------------------------------
                         required time                         36.931    
                         arrival time                         -19.267    
  -------------------------------------------------------------------
                         slack                                 17.664    

Slack (MET) :             17.956ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[2][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.429ns  (logic 4.306ns (20.094%)  route 17.123ns (79.906%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.182    18.976    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    game_logic/clk_out1
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][24]/C
                         clock pessimism             -0.425    37.243    
                         clock uncertainty           -0.106    37.137    
    SLICE_X48Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.932    game_logic/block_x_reg[2][24]
  -------------------------------------------------------------------
                         required time                         36.932    
                         arrival time                         -18.976    
  -------------------------------------------------------------------
                         slack                                 17.956    

Slack (MET) :             17.956ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[2][25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.429ns  (logic 4.306ns (20.094%)  route 17.123ns (79.906%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.182    18.976    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    game_logic/clk_out1
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][25]/C
                         clock pessimism             -0.425    37.243    
                         clock uncertainty           -0.106    37.137    
    SLICE_X48Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.932    game_logic/block_x_reg[2][25]
  -------------------------------------------------------------------
                         required time                         36.932    
                         arrival time                         -18.976    
  -------------------------------------------------------------------
                         slack                                 17.956    

Slack (MET) :             17.956ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[2][28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.429ns  (logic 4.306ns (20.094%)  route 17.123ns (79.906%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.182    18.976    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    game_logic/clk_out1
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][28]/C
                         clock pessimism             -0.425    37.243    
                         clock uncertainty           -0.106    37.137    
    SLICE_X48Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.932    game_logic/block_x_reg[2][28]
  -------------------------------------------------------------------
                         required time                         36.932    
                         arrival time                         -18.976    
  -------------------------------------------------------------------
                         slack                                 17.956    

Slack (MET) :             17.956ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[2][29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.429ns  (logic 4.306ns (20.094%)  route 17.123ns (79.906%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.182    18.976    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    game_logic/clk_out1
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][29]/C
                         clock pessimism             -0.425    37.243    
                         clock uncertainty           -0.106    37.137    
    SLICE_X48Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.932    game_logic/block_x_reg[2][29]
  -------------------------------------------------------------------
                         required time                         36.932    
                         arrival time                         -18.976    
  -------------------------------------------------------------------
                         slack                                 17.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.560    -0.569    game_logic/clk_out1
    SLICE_X57Y19         FDCE                                         r  game_logic/set_update_output_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  game_logic/set_update_output_reg[49]/Q
                         net (fo=1, routed)           0.091    -0.337    ram/D[48]
    SLICE_X56Y19         FDCE                                         r  ram/internal_outputfield_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.827    -0.342    ram/clk_out1
    SLICE_X56Y19         FDCE                                         r  ram/internal_outputfield_reg[49]/C
                         clock pessimism             -0.215    -0.556    
                         clock uncertainty            0.106    -0.450    
    SLICE_X56Y19         FDCE (Hold_fdce_C_D)         0.085    -0.365    ram/internal_outputfield_reg[49]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 game_logic/set_update_myblock_reg[190]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_myblockfield_reg[190]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.593    -0.536    game_logic/clk_out1
    SLICE_X4Y43          FDCE                                         r  game_logic/set_update_myblock_reg[190]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  game_logic/set_update_myblock_reg[190]/Q
                         net (fo=1, routed)           0.117    -0.278    ram/internal_myblockfield_reg[200]_2[189]
    SLICE_X3Y43          FDCE                                         r  ram/internal_myblockfield_reg[190]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.866    -0.303    ram/clk_out1
    SLICE_X3Y43          FDCE                                         r  ram/internal_myblockfield_reg[190]/C
                         clock pessimism             -0.195    -0.497    
                         clock uncertainty            0.106    -0.391    
    SLICE_X3Y43          FDCE (Hold_fdce_C_D)         0.070    -0.321    ram/internal_myblockfield_reg[190]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[70]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.525%)  route 0.113ns (44.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.554    -0.575    game_logic/clk_out1
    SLICE_X29Y20         FDCE                                         r  game_logic/set_update_output_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  game_logic/set_update_output_reg[70]/Q
                         net (fo=1, routed)           0.113    -0.321    ram/D[69]
    SLICE_X31Y19         FDCE                                         r  ram/internal_outputfield_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.822    -0.347    ram/clk_out1
    SLICE_X31Y19         FDCE                                         r  ram/internal_outputfield_reg[70]/C
                         clock pessimism             -0.195    -0.541    
                         clock uncertainty            0.106    -0.435    
    SLICE_X31Y19         FDCE (Hold_fdce_C_D)         0.070    -0.365    ram/internal_outputfield_reg[70]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.559    -0.570    game_logic/clk_out1
    SLICE_X43Y15         FDCE                                         r  game_logic/set_update_saved_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  game_logic/set_update_saved_reg[63]/Q
                         net (fo=1, routed)           0.117    -0.313    ram/internal_savedfield_reg[200]_5[62]
    SLICE_X45Y15         FDCE                                         r  ram/internal_savedfield_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.828    -0.341    ram/clk_out1
    SLICE_X45Y15         FDCE                                         r  ram/internal_savedfield_reg[63]/C
                         clock pessimism             -0.195    -0.535    
                         clock uncertainty            0.106    -0.429    
    SLICE_X45Y15         FDCE (Hold_fdce_C_D)         0.072    -0.357    ram/internal_savedfield_reg[63]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.537%)  route 0.113ns (44.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.557    -0.572    game_logic/clk_out1
    SLICE_X29Y17         FDCE                                         r  game_logic/set_update_output_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  game_logic/set_update_output_reg[71]/Q
                         net (fo=1, routed)           0.113    -0.318    ram/D[70]
    SLICE_X31Y17         FDCE                                         r  ram/internal_outputfield_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.824    -0.345    ram/clk_out1
    SLICE_X31Y17         FDCE                                         r  ram/internal_outputfield_reg[71]/C
                         clock pessimism             -0.195    -0.539    
                         clock uncertainty            0.106    -0.433    
    SLICE_X31Y17         FDCE (Hold_fdce_C_D)         0.070    -0.363    ram/internal_outputfield_reg[71]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 game_logic/set_update_myblock_reg[194]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_myblockfield_reg[194]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.256%)  route 0.114ns (44.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.587    -0.542    game_logic/clk_out1
    SLICE_X3Y30          FDCE                                         r  game_logic/set_update_myblock_reg[194]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  game_logic/set_update_myblock_reg[194]/Q
                         net (fo=1, routed)           0.114    -0.287    ram/internal_myblockfield_reg[200]_2[193]
    SLICE_X5Y31          FDCE                                         r  ram/internal_myblockfield_reg[194]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.855    -0.314    ram/clk_out1
    SLICE_X5Y31          FDCE                                         r  ram/internal_myblockfield_reg[194]/C
                         clock pessimism             -0.195    -0.508    
                         clock uncertainty            0.106    -0.402    
    SLICE_X5Y31          FDCE (Hold_fdce_C_D)         0.070    -0.332    ram/internal_myblockfield_reg[194]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.593    -0.536    game_logic/clk_out1
    SLICE_X63Y38         FDCE                                         r  game_logic/set_update_saved_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  game_logic/set_update_saved_reg[11]/Q
                         net (fo=1, routed)           0.115    -0.280    ram/internal_savedfield_reg[200]_5[10]
    SLICE_X61Y38         FDCE                                         r  ram/internal_savedfield_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.862    -0.307    ram/clk_out1
    SLICE_X61Y38         FDCE                                         r  ram/internal_savedfield_reg[11]/C
                         clock pessimism             -0.195    -0.501    
                         clock uncertainty            0.106    -0.395    
    SLICE_X61Y38         FDCE (Hold_fdce_C_D)         0.070    -0.325    ram/internal_savedfield_reg[11]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[106]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[106]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.537%)  route 0.113ns (44.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.554    -0.575    game_logic/clk_out1
    SLICE_X33Y20         FDCE                                         r  game_logic/set_update_output_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  game_logic/set_update_output_reg[106]/Q
                         net (fo=1, routed)           0.113    -0.321    ram/D[105]
    SLICE_X35Y20         FDCE                                         r  ram/internal_outputfield_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.820    -0.349    ram/clk_out1
    SLICE_X35Y20         FDCE                                         r  ram/internal_outputfield_reg[106]/C
                         clock pessimism             -0.195    -0.543    
                         clock uncertainty            0.106    -0.437    
    SLICE_X35Y20         FDCE (Hold_fdce_C_D)         0.070    -0.367    ram/internal_outputfield_reg[106]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.559    -0.570    game_logic/clk_out1
    SLICE_X43Y15         FDCE                                         r  game_logic/set_update_saved_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  game_logic/set_update_saved_reg[59]/Q
                         net (fo=1, routed)           0.117    -0.313    ram/internal_savedfield_reg[200]_5[58]
    SLICE_X45Y15         FDCE                                         r  ram/internal_savedfield_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.828    -0.341    ram/clk_out1
    SLICE_X45Y15         FDCE                                         r  ram/internal_savedfield_reg[59]/C
                         clock pessimism             -0.195    -0.535    
                         clock uncertainty            0.106    -0.429    
    SLICE_X45Y15         FDCE (Hold_fdce_C_D)         0.070    -0.359    ram/internal_savedfield_reg[59]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 game_logic/set_update_myblock_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_myblockfield_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.590    -0.539    game_logic/clk_out1
    SLICE_X59Y34         FDCE                                         r  game_logic/set_update_myblock_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  game_logic/set_update_myblock_reg[23]/Q
                         net (fo=1, routed)           0.099    -0.299    ram/internal_myblockfield_reg[200]_2[22]
    SLICE_X61Y35         FDCE                                         r  ram/internal_myblockfield_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.859    -0.310    ram/clk_out1
    SLICE_X61Y35         FDCE                                         r  ram/internal_myblockfield_reg[23]/C
                         clock pessimism             -0.215    -0.524    
                         clock uncertainty            0.106    -0.418    
    SLICE_X61Y35         FDCE (Hold_fdce_C_D)         0.070    -0.348    ram/internal_myblockfield_reg[23]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.049    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.544ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[2][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.891ns  (logic 4.306ns (19.670%)  route 17.585ns (80.330%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.644    19.438    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X52Y44         FDCE                                         r  game_logic/block_x_reg[2][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    game_logic/clk_out1
    SLICE_X52Y44         FDCE                                         r  game_logic/block_x_reg[2][16]/C
                         clock pessimism             -0.411    37.257    
                         clock uncertainty           -0.106    37.151    
    SLICE_X52Y44         FDCE (Setup_fdce_C_CE)      -0.169    36.982    game_logic/block_x_reg[2][16]
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -19.438    
  -------------------------------------------------------------------
                         slack                                 17.544    

Slack (MET) :             17.544ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[2][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.891ns  (logic 4.306ns (19.670%)  route 17.585ns (80.330%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.644    19.438    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X52Y44         FDCE                                         r  game_logic/block_x_reg[2][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    game_logic/clk_out1
    SLICE_X52Y44         FDCE                                         r  game_logic/block_x_reg[2][17]/C
                         clock pessimism             -0.411    37.257    
                         clock uncertainty           -0.106    37.151    
    SLICE_X52Y44         FDCE (Setup_fdce_C_CE)      -0.169    36.982    game_logic/block_x_reg[2][17]
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -19.438    
  -------------------------------------------------------------------
                         slack                                 17.544    

Slack (MET) :             17.664ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_y_reg[2][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.720ns  (logic 4.306ns (19.825%)  route 17.414ns (80.175%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.668 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.473    19.267    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[2][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    37.668    game_logic/clk_out1
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[2][20]/C
                         clock pessimism             -0.425    37.242    
                         clock uncertainty           -0.106    37.136    
    SLICE_X48Y45         FDCE (Setup_fdce_C_CE)      -0.205    36.931    game_logic/block_y_reg[2][20]
  -------------------------------------------------------------------
                         required time                         36.931    
                         arrival time                         -19.267    
  -------------------------------------------------------------------
                         slack                                 17.664    

Slack (MET) :             17.664ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_y_reg[2][21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.720ns  (logic 4.306ns (19.825%)  route 17.414ns (80.175%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.668 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.473    19.267    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[2][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    37.668    game_logic/clk_out1
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[2][21]/C
                         clock pessimism             -0.425    37.242    
                         clock uncertainty           -0.106    37.136    
    SLICE_X48Y45         FDCE (Setup_fdce_C_CE)      -0.205    36.931    game_logic/block_y_reg[2][21]
  -------------------------------------------------------------------
                         required time                         36.931    
                         arrival time                         -19.267    
  -------------------------------------------------------------------
                         slack                                 17.664    

Slack (MET) :             17.664ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_y_reg[3][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.720ns  (logic 4.306ns (19.825%)  route 17.414ns (80.175%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.668 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.473    19.267    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[3][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    37.668    game_logic/clk_out1
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[3][20]/C
                         clock pessimism             -0.425    37.242    
                         clock uncertainty           -0.106    37.136    
    SLICE_X48Y45         FDCE (Setup_fdce_C_CE)      -0.205    36.931    game_logic/block_y_reg[3][20]
  -------------------------------------------------------------------
                         required time                         36.931    
                         arrival time                         -19.267    
  -------------------------------------------------------------------
                         slack                                 17.664    

Slack (MET) :             17.664ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_y_reg[3][21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.720ns  (logic 4.306ns (19.825%)  route 17.414ns (80.175%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.668 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.473    19.267    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[3][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    37.668    game_logic/clk_out1
    SLICE_X48Y45         FDCE                                         r  game_logic/block_y_reg[3][21]/C
                         clock pessimism             -0.425    37.242    
                         clock uncertainty           -0.106    37.136    
    SLICE_X48Y45         FDCE (Setup_fdce_C_CE)      -0.205    36.931    game_logic/block_y_reg[3][21]
  -------------------------------------------------------------------
                         required time                         36.931    
                         arrival time                         -19.267    
  -------------------------------------------------------------------
                         slack                                 17.664    

Slack (MET) :             17.956ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[2][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.429ns  (logic 4.306ns (20.094%)  route 17.123ns (79.906%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.182    18.976    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    game_logic/clk_out1
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][24]/C
                         clock pessimism             -0.425    37.243    
                         clock uncertainty           -0.106    37.137    
    SLICE_X48Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.932    game_logic/block_x_reg[2][24]
  -------------------------------------------------------------------
                         required time                         36.932    
                         arrival time                         -18.976    
  -------------------------------------------------------------------
                         slack                                 17.956    

Slack (MET) :             17.956ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[2][25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.429ns  (logic 4.306ns (20.094%)  route 17.123ns (79.906%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.182    18.976    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    game_logic/clk_out1
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][25]/C
                         clock pessimism             -0.425    37.243    
                         clock uncertainty           -0.106    37.137    
    SLICE_X48Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.932    game_logic/block_x_reg[2][25]
  -------------------------------------------------------------------
                         required time                         36.932    
                         arrival time                         -18.976    
  -------------------------------------------------------------------
                         slack                                 17.956    

Slack (MET) :             17.956ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[2][28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.429ns  (logic 4.306ns (20.094%)  route 17.123ns (79.906%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.182    18.976    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    game_logic/clk_out1
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][28]/C
                         clock pessimism             -0.425    37.243    
                         clock uncertainty           -0.106    37.137    
    SLICE_X48Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.932    game_logic/block_x_reg[2][28]
  -------------------------------------------------------------------
                         required time                         36.932    
                         arrival time                         -18.976    
  -------------------------------------------------------------------
                         slack                                 17.956    

Slack (MET) :             17.956ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[2][29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.429ns  (logic 4.306ns (20.094%)  route 17.123ns (79.906%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.566    -2.453    game_logic/clk_out1
    SLICE_X50Y35         FDCE                                         r  game_logic/block_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.935 f  game_logic/block_x_reg[2][0]/Q
                         net (fo=49, routed)          0.885    -1.049    game_logic/block_x_reg[2]_10[0]
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124    -0.925 r  game_logic/block_y[2][4]_i_3/O
                         net (fo=1, routed)           0.606    -0.320    game_logic/block_y[2][4]_i_3_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     0.162 r  game_logic/block_y_reg[2][4]_i_2/O[0]
                         net (fo=2, routed)           1.090     1.253    game_logic/block_y_reg[2][4]_i_2_n_10
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.552 r  game_logic/update_myblock_reg[117]_i_44/O
                         net (fo=1, routed)           0.000     1.552    game_logic/update_myblock_reg[117]_i_44_n_3
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.782 r  game_logic/update_myblock_reg[117]_i_36/O[1]
                         net (fo=3, routed)           0.972     2.754    game_logic/update_myblock_reg[117]_i_36_n_9
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     3.484 r  game_logic/update_myblock_reg[117]_i_35/O[1]
                         net (fo=3, routed)           0.844     4.329    game_logic/update_myblock_reg[117]_i_35_n_9
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.303     4.632 r  game_logic/update_myblock_reg[117]_i_26/O
                         net (fo=1, routed)           0.000     4.632    game_logic/update_myblock_reg[117]_i_26_n_3
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.887 r  game_logic/update_myblock_reg[117]_i_21/O[3]
                         net (fo=1, routed)           1.029     5.915    game_logic/update_myblock_reg[117]_i_21_n_7
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.307     6.222 r  game_logic/update_myblock_reg[117]_i_15/O
                         net (fo=1, routed)           0.000     6.222    game_logic/update_myblock_reg[117]_i_15_n_3
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.477 r  game_logic/update_myblock_reg[117]_i_12/O[3]
                         net (fo=65, routed)          6.479    12.956    ram/block_y_reg[1][31]_i_108_0[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.307    13.263 r  ram/block_y[1][31]_i_71/O
                         net (fo=1, routed)           1.113    14.377    ram/block_y[1][31]_i_71_n_3
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  ram/block_y[1][31]_i_24/O
                         net (fo=1, routed)           0.667    15.168    game_logic/block_y[1][31]_i_3_7
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.292 f  game_logic/block_y[1][31]_i_8/O
                         net (fo=1, routed)           0.664    15.956    game_logic/block_y[1][31]_i_8_n_3
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.080 r  game_logic/block_y[1][31]_i_3/O
                         net (fo=2, routed)           0.590    16.670    game_logic/block_y[1][31]_i_3_n_3
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.794 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.182    18.976    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    game_logic/clk_out1
    SLICE_X48Y47         FDCE                                         r  game_logic/block_x_reg[2][29]/C
                         clock pessimism             -0.425    37.243    
                         clock uncertainty           -0.106    37.137    
    SLICE_X48Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.932    game_logic/block_x_reg[2][29]
  -------------------------------------------------------------------
                         required time                         36.932    
                         arrival time                         -18.976    
  -------------------------------------------------------------------
                         slack                                 17.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.560    -0.569    game_logic/clk_out1
    SLICE_X57Y19         FDCE                                         r  game_logic/set_update_output_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  game_logic/set_update_output_reg[49]/Q
                         net (fo=1, routed)           0.091    -0.337    ram/D[48]
    SLICE_X56Y19         FDCE                                         r  ram/internal_outputfield_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.827    -0.342    ram/clk_out1
    SLICE_X56Y19         FDCE                                         r  ram/internal_outputfield_reg[49]/C
                         clock pessimism             -0.215    -0.556    
                         clock uncertainty            0.106    -0.450    
    SLICE_X56Y19         FDCE (Hold_fdce_C_D)         0.085    -0.365    ram/internal_outputfield_reg[49]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 game_logic/set_update_myblock_reg[190]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_myblockfield_reg[190]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.593    -0.536    game_logic/clk_out1
    SLICE_X4Y43          FDCE                                         r  game_logic/set_update_myblock_reg[190]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  game_logic/set_update_myblock_reg[190]/Q
                         net (fo=1, routed)           0.117    -0.278    ram/internal_myblockfield_reg[200]_2[189]
    SLICE_X3Y43          FDCE                                         r  ram/internal_myblockfield_reg[190]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.866    -0.303    ram/clk_out1
    SLICE_X3Y43          FDCE                                         r  ram/internal_myblockfield_reg[190]/C
                         clock pessimism             -0.195    -0.497    
                         clock uncertainty            0.106    -0.391    
    SLICE_X3Y43          FDCE (Hold_fdce_C_D)         0.070    -0.321    ram/internal_myblockfield_reg[190]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[70]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.525%)  route 0.113ns (44.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.554    -0.575    game_logic/clk_out1
    SLICE_X29Y20         FDCE                                         r  game_logic/set_update_output_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  game_logic/set_update_output_reg[70]/Q
                         net (fo=1, routed)           0.113    -0.321    ram/D[69]
    SLICE_X31Y19         FDCE                                         r  ram/internal_outputfield_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.822    -0.347    ram/clk_out1
    SLICE_X31Y19         FDCE                                         r  ram/internal_outputfield_reg[70]/C
                         clock pessimism             -0.195    -0.541    
                         clock uncertainty            0.106    -0.435    
    SLICE_X31Y19         FDCE (Hold_fdce_C_D)         0.070    -0.365    ram/internal_outputfield_reg[70]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.559    -0.570    game_logic/clk_out1
    SLICE_X43Y15         FDCE                                         r  game_logic/set_update_saved_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  game_logic/set_update_saved_reg[63]/Q
                         net (fo=1, routed)           0.117    -0.313    ram/internal_savedfield_reg[200]_5[62]
    SLICE_X45Y15         FDCE                                         r  ram/internal_savedfield_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.828    -0.341    ram/clk_out1
    SLICE_X45Y15         FDCE                                         r  ram/internal_savedfield_reg[63]/C
                         clock pessimism             -0.195    -0.535    
                         clock uncertainty            0.106    -0.429    
    SLICE_X45Y15         FDCE (Hold_fdce_C_D)         0.072    -0.357    ram/internal_savedfield_reg[63]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.537%)  route 0.113ns (44.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.557    -0.572    game_logic/clk_out1
    SLICE_X29Y17         FDCE                                         r  game_logic/set_update_output_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  game_logic/set_update_output_reg[71]/Q
                         net (fo=1, routed)           0.113    -0.318    ram/D[70]
    SLICE_X31Y17         FDCE                                         r  ram/internal_outputfield_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.824    -0.345    ram/clk_out1
    SLICE_X31Y17         FDCE                                         r  ram/internal_outputfield_reg[71]/C
                         clock pessimism             -0.195    -0.539    
                         clock uncertainty            0.106    -0.433    
    SLICE_X31Y17         FDCE (Hold_fdce_C_D)         0.070    -0.363    ram/internal_outputfield_reg[71]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 game_logic/set_update_myblock_reg[194]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_myblockfield_reg[194]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.256%)  route 0.114ns (44.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.587    -0.542    game_logic/clk_out1
    SLICE_X3Y30          FDCE                                         r  game_logic/set_update_myblock_reg[194]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  game_logic/set_update_myblock_reg[194]/Q
                         net (fo=1, routed)           0.114    -0.287    ram/internal_myblockfield_reg[200]_2[193]
    SLICE_X5Y31          FDCE                                         r  ram/internal_myblockfield_reg[194]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.855    -0.314    ram/clk_out1
    SLICE_X5Y31          FDCE                                         r  ram/internal_myblockfield_reg[194]/C
                         clock pessimism             -0.195    -0.508    
                         clock uncertainty            0.106    -0.402    
    SLICE_X5Y31          FDCE (Hold_fdce_C_D)         0.070    -0.332    ram/internal_myblockfield_reg[194]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.593    -0.536    game_logic/clk_out1
    SLICE_X63Y38         FDCE                                         r  game_logic/set_update_saved_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  game_logic/set_update_saved_reg[11]/Q
                         net (fo=1, routed)           0.115    -0.280    ram/internal_savedfield_reg[200]_5[10]
    SLICE_X61Y38         FDCE                                         r  ram/internal_savedfield_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.862    -0.307    ram/clk_out1
    SLICE_X61Y38         FDCE                                         r  ram/internal_savedfield_reg[11]/C
                         clock pessimism             -0.195    -0.501    
                         clock uncertainty            0.106    -0.395    
    SLICE_X61Y38         FDCE (Hold_fdce_C_D)         0.070    -0.325    ram/internal_savedfield_reg[11]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[106]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[106]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.537%)  route 0.113ns (44.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.554    -0.575    game_logic/clk_out1
    SLICE_X33Y20         FDCE                                         r  game_logic/set_update_output_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  game_logic/set_update_output_reg[106]/Q
                         net (fo=1, routed)           0.113    -0.321    ram/D[105]
    SLICE_X35Y20         FDCE                                         r  ram/internal_outputfield_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.820    -0.349    ram/clk_out1
    SLICE_X35Y20         FDCE                                         r  ram/internal_outputfield_reg[106]/C
                         clock pessimism             -0.195    -0.543    
                         clock uncertainty            0.106    -0.437    
    SLICE_X35Y20         FDCE (Hold_fdce_C_D)         0.070    -0.367    ram/internal_outputfield_reg[106]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.559    -0.570    game_logic/clk_out1
    SLICE_X43Y15         FDCE                                         r  game_logic/set_update_saved_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  game_logic/set_update_saved_reg[59]/Q
                         net (fo=1, routed)           0.117    -0.313    ram/internal_savedfield_reg[200]_5[58]
    SLICE_X45Y15         FDCE                                         r  ram/internal_savedfield_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.828    -0.341    ram/clk_out1
    SLICE_X45Y15         FDCE                                         r  ram/internal_savedfield_reg[59]/C
                         clock pessimism             -0.195    -0.535    
                         clock uncertainty            0.106    -0.429    
    SLICE_X45Y15         FDCE (Hold_fdce_C_D)         0.070    -0.359    ram/internal_savedfield_reg[59]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 game_logic/set_update_myblock_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_myblockfield_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.590    -0.539    game_logic/clk_out1
    SLICE_X59Y34         FDCE                                         r  game_logic/set_update_myblock_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  game_logic/set_update_myblock_reg[23]/Q
                         net (fo=1, routed)           0.099    -0.299    ram/internal_myblockfield_reg[200]_2[22]
    SLICE_X61Y35         FDCE                                         r  ram/internal_myblockfield_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.859    -0.310    ram/clk_out1
    SLICE_X61Y35         FDCE                                         r  ram/internal_myblockfield_reg[23]/C
                         clock pessimism             -0.215    -0.524    
                         clock uncertainty            0.106    -0.418    
    SLICE_X61Y35         FDCE (Hold_fdce_C_D)         0.070    -0.348    ram/internal_myblockfield_reg[23]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.049    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.145ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.580ns (14.068%)  route 3.543ns (85.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 37.661 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.902     1.665    tick/AR[0]
    SLICE_X38Y8          FDCE                                         f  tick/int_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.444    37.661    tick/clk_out1
    SLICE_X38Y8          FDCE                                         r  tick/int_counter_reg[1]/C
                         clock pessimism             -0.425    37.235    
                         clock uncertainty           -0.106    37.129    
    SLICE_X38Y8          FDCE (Recov_fdce_C_CLR)     -0.319    36.810    tick/int_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         36.810    
                         arrival time                          -1.665    
  -------------------------------------------------------------------
                         slack                                 35.145    

Slack (MET) :             35.154ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.399%)  route 3.448ns (85.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 37.661 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.807     1.571    tick/AR[0]
    SLICE_X36Y8          FDCE                                         f  tick/int_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.444    37.661    tick/clk_out1
    SLICE_X36Y8          FDCE                                         r  tick/int_counter_reg[0]/C
                         clock pessimism             -0.425    37.235    
                         clock uncertainty           -0.106    37.129    
    SLICE_X36Y8          FDCE (Recov_fdce_C_CLR)     -0.405    36.724    tick/int_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         36.724    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 35.154    

Slack (MET) :             35.154ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.399%)  route 3.448ns (85.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 37.661 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.807     1.571    tick/AR[0]
    SLICE_X36Y8          FDCE                                         f  tick/int_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.444    37.661    tick/clk_out1
    SLICE_X36Y8          FDCE                                         r  tick/int_counter_reg[2]/C
                         clock pessimism             -0.425    37.235    
                         clock uncertainty           -0.106    37.129    
    SLICE_X36Y8          FDCE (Recov_fdce_C_CLR)     -0.405    36.724    tick/int_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         36.724    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 35.154    

Slack (MET) :             35.154ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.399%)  route 3.448ns (85.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 37.661 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.807     1.571    tick/AR[0]
    SLICE_X36Y8          FDCE                                         f  tick/int_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.444    37.661    tick/clk_out1
    SLICE_X36Y8          FDCE                                         r  tick/int_counter_reg[3]/C
                         clock pessimism             -0.425    37.235    
                         clock uncertainty           -0.106    37.129    
    SLICE_X36Y8          FDCE (Recov_fdce_C_CLR)     -0.405    36.724    tick/int_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         36.724    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 35.154    

Slack (MET) :             35.154ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.399%)  route 3.448ns (85.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 37.661 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.807     1.571    tick/AR[0]
    SLICE_X36Y8          FDCE                                         f  tick/int_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.444    37.661    tick/clk_out1
    SLICE_X36Y8          FDCE                                         r  tick/int_counter_reg[4]/C
                         clock pessimism             -0.425    37.235    
                         clock uncertainty           -0.106    37.129    
    SLICE_X36Y8          FDCE (Recov_fdce_C_CLR)     -0.405    36.724    tick/int_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         36.724    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 35.154    

Slack (MET) :             35.202ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.580ns (14.576%)  route 3.399ns (85.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 37.660 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.758     1.522    tick/AR[0]
    SLICE_X36Y9          FDCE                                         f  tick/int_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.443    37.660    tick/clk_out1
    SLICE_X36Y9          FDCE                                         r  tick/int_counter_reg[6]/C
                         clock pessimism             -0.425    37.234    
                         clock uncertainty           -0.106    37.128    
    SLICE_X36Y9          FDCE (Recov_fdce_C_CLR)     -0.405    36.723    tick/int_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         36.723    
                         arrival time                          -1.522    
  -------------------------------------------------------------------
                         slack                                 35.202    

Slack (MET) :             35.202ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.580ns (14.576%)  route 3.399ns (85.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 37.660 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.758     1.522    tick/AR[0]
    SLICE_X36Y9          FDCE                                         f  tick/int_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.443    37.660    tick/clk_out1
    SLICE_X36Y9          FDCE                                         r  tick/int_counter_reg[8]/C
                         clock pessimism             -0.425    37.234    
                         clock uncertainty           -0.106    37.128    
    SLICE_X36Y9          FDCE (Recov_fdce_C_CLR)     -0.405    36.723    tick/int_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         36.723    
                         arrival time                          -1.522    
  -------------------------------------------------------------------
                         slack                                 35.202    

Slack (MET) :             35.500ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.580ns (15.759%)  route 3.100ns (84.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 37.660 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.459     1.223    tick/AR[0]
    SLICE_X36Y10         FDCE                                         f  tick/int_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.443    37.660    tick/clk_out1
    SLICE_X36Y10         FDCE                                         r  tick/int_counter_reg[11]/C
                         clock pessimism             -0.425    37.234    
                         clock uncertainty           -0.106    37.128    
    SLICE_X36Y10         FDCE (Recov_fdce_C_CLR)     -0.405    36.723    tick/int_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         36.723    
                         arrival time                          -1.223    
  -------------------------------------------------------------------
                         slack                                 35.500    

Slack (MET) :             35.500ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.580ns (15.759%)  route 3.100ns (84.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 37.660 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.459     1.223    tick/AR[0]
    SLICE_X36Y10         FDCE                                         f  tick/int_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.443    37.660    tick/clk_out1
    SLICE_X36Y10         FDCE                                         r  tick/int_counter_reg[9]/C
                         clock pessimism             -0.425    37.234    
                         clock uncertainty           -0.106    37.128    
    SLICE_X36Y10         FDCE (Recov_fdce_C_CLR)     -0.405    36.723    tick/int_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         36.723    
                         arrival time                          -1.223    
  -------------------------------------------------------------------
                         slack                                 35.500    

Slack (MET) :             35.536ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.580ns (15.920%)  route 3.063ns (84.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 37.659 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.422     1.186    tick/AR[0]
    SLICE_X36Y11         FDCE                                         f  tick/int_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.442    37.659    tick/clk_out1
    SLICE_X36Y11         FDCE                                         r  tick/int_counter_reg[13]/C
                         clock pessimism             -0.425    37.233    
                         clock uncertainty           -0.106    37.127    
    SLICE_X36Y11         FDCE (Recov_fdce_C_CLR)     -0.405    36.722    tick/int_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         36.722    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                 35.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[6]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[6]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.407%)  route 0.223ns (51.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.567    -0.562    pseudorandom/clk_out1
    SLICE_X50Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[6]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  pseudorandom/tetrimino_reg_reg[6]_C/Q
                         net (fo=3, routed)           0.094    -0.304    pseudorandom/tetrimino_reg_reg[6]_C_n_3
    SLICE_X51Y2          LUT5 (Prop_lut5_I3_O)        0.045    -0.259 f  pseudorandom/tetrimino_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.129    -0.131    pseudorandom/tetrimino_reg_reg[6]_LDC_i_2_n_3
    SLICE_X50Y2          FDCE                                         f  pseudorandom/tetrimino_reg_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.838    -0.331    pseudorandom/clk_out1
    SLICE_X50Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[6]_C/C
                         clock pessimism             -0.232    -0.562    
    SLICE_X50Y2          FDCE (Remov_fdce_C_CLR)     -0.067    -0.629    pseudorandom/tetrimino_reg_reg[6]_C
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.480%)  route 0.285ns (60.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.567    -0.562    pseudorandom/clk_out1
    SLICE_X51Y1          FDCE                                         r  pseudorandom/tetrimino_reg_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  pseudorandom/tetrimino_reg_reg[5]_C/Q
                         net (fo=3, routed)           0.102    -0.319    pseudorandom/tetrimino_reg_reg[5]_C_n_3
    SLICE_X50Y1          LUT5 (Prop_lut5_I3_O)        0.045    -0.274 f  pseudorandom/tetrimino_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.183    -0.091    pseudorandom/tetrimino_reg_reg[5]_LDC_i_2_n_3
    SLICE_X51Y1          FDCE                                         f  pseudorandom/tetrimino_reg_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.838    -0.331    pseudorandom/clk_out1
    SLICE_X51Y1          FDCE                                         r  pseudorandom/tetrimino_reg_reg[5]_C/C
                         clock pessimism             -0.232    -0.562    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.654    pseudorandom/tetrimino_reg_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.508%)  route 0.310ns (62.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.565    -0.564    pseudorandom/clk_out1
    SLICE_X47Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  pseudorandom/tetrimino_reg_reg[0]_C/Q
                         net (fo=7, routed)           0.181    -0.242    pseudorandom/tetrimino_reg_reg[0]_C_n_3
    SLICE_X47Y2          LUT5 (Prop_lut5_I2_O)        0.045    -0.197 f  pseudorandom/tetrimino_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.129    -0.068    pseudorandom/tetrimino_reg_reg[0]_LDC_i_2_n_3
    SLICE_X47Y2          FDCE                                         f  pseudorandom/tetrimino_reg_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.835    -0.334    pseudorandom/clk_out1
    SLICE_X47Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[0]_C/C
                         clock pessimism             -0.231    -0.564    
    SLICE_X47Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    pseudorandom/tetrimino_reg_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.366%)  route 0.312ns (62.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.566    -0.563    pseudorandom/clk_out1
    SLICE_X53Y3          FDCE                                         r  pseudorandom/tetrimino_reg_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  pseudorandom/tetrimino_reg_reg[7]_C/Q
                         net (fo=3, routed)           0.142    -0.281    pseudorandom/tetrimino_reg_reg[7]_C_n_3
    SLICE_X50Y3          LUT5 (Prop_lut5_I2_O)        0.045    -0.236 f  pseudorandom/tetrimino_reg_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.170    -0.066    pseudorandom/tetrimino_reg_reg[7]_LDC_i_2_n_3
    SLICE_X53Y3          FDCE                                         f  pseudorandom/tetrimino_reg_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.837    -0.332    pseudorandom/clk_out1
    SLICE_X53Y3          FDCE                                         r  pseudorandom/tetrimino_reg_reg[7]_C/C
                         clock pessimism             -0.232    -0.563    
    SLICE_X53Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.655    pseudorandom/tetrimino_reg_reg[7]_C
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[6]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[6]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.212ns (43.923%)  route 0.271ns (56.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.567    -0.562    pseudorandom/clk_out1
    SLICE_X50Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[6]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  pseudorandom/tetrimino_reg_reg[6]_C/Q
                         net (fo=3, routed)           0.093    -0.305    pseudorandom/tetrimino_reg_reg[6]_C_n_3
    SLICE_X51Y2          LUT5 (Prop_lut5_I3_O)        0.048    -0.257 f  pseudorandom/tetrimino_reg_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.177    -0.080    pseudorandom/tetrimino_reg_reg[6]_LDC_i_1_n_3
    SLICE_X52Y2          FDPE                                         f  pseudorandom/tetrimino_reg_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.838    -0.331    pseudorandom/clk_out1
    SLICE_X52Y2          FDPE                                         r  pseudorandom/tetrimino_reg_reg[6]_P/C
                         clock pessimism             -0.216    -0.546    
    SLICE_X52Y2          FDPE (Remov_fdpe_C_PRE)     -0.133    -0.679    pseudorandom/tetrimino_reg_reg[6]_P
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 pseudorandom/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.186ns (33.161%)  route 0.375ns (66.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.566    -0.563    pseudorandom/clk_out1
    SLICE_X48Y3          FDRE                                         r  pseudorandom/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  pseudorandom/counter_reg[3]/Q
                         net (fo=6, routed)           0.073    -0.349    pseudorandom/counter_reg[3]
    SLICE_X49Y3          LUT5 (Prop_lut5_I3_O)        0.045    -0.304 f  pseudorandom/tetrimino_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.302    -0.002    pseudorandom/tetrimino_reg_reg[3]_LDC_i_2_n_3
    SLICE_X51Y4          FDCE                                         f  pseudorandom/tetrimino_reg_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.837    -0.332    pseudorandom/clk_out1
    SLICE_X51Y4          FDCE                                         r  pseudorandom/tetrimino_reg_reg[3]_C/C
                         clock pessimism             -0.195    -0.526    
    SLICE_X51Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.618    pseudorandom/tetrimino_reg_reg[3]_C
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.629%)  route 0.351ns (65.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.567    -0.562    pseudorandom/clk_out1
    SLICE_X49Y1          FDPE                                         r  pseudorandom/tetrimino_reg_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.421 r  pseudorandom/tetrimino_reg_reg[1]_P/Q
                         net (fo=6, routed)           0.109    -0.312    pseudorandom/tetrimino_reg_reg[1]_P_n_3
    SLICE_X48Y1          LUT5 (Prop_lut5_I0_O)        0.045    -0.267 f  pseudorandom/tetrimino_reg_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.242    -0.025    pseudorandom/tetrimino_reg_reg[1]_LDC_i_1_n_3
    SLICE_X49Y1          FDPE                                         f  pseudorandom/tetrimino_reg_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.837    -0.332    pseudorandom/clk_out1
    SLICE_X49Y1          FDPE                                         r  pseudorandom/tetrimino_reg_reg[1]_P/C
                         clock pessimism             -0.231    -0.562    
    SLICE_X49Y1          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.657    pseudorandom/tetrimino_reg_reg[1]_P
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.592%)  route 0.403ns (68.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.564    -0.565    pseudorandom/clk_out1
    SLICE_X45Y3          FDPE                                         r  pseudorandom/tetrimino_reg_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDPE (Prop_fdpe_C_Q)         0.141    -0.424 r  pseudorandom/tetrimino_reg_reg[2]_P/Q
                         net (fo=4, routed)           0.274    -0.150    pseudorandom/tetrimino_reg_reg[2]_P_n_3
    SLICE_X47Y3          LUT5 (Prop_lut5_I0_O)        0.045    -0.105 f  pseudorandom/tetrimino_reg_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.129     0.023    pseudorandom/tetrimino_reg_reg[2]_LDC_i_2_n_3
    SLICE_X46Y3          FDCE                                         f  pseudorandom/tetrimino_reg_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.834    -0.335    pseudorandom/clk_out1
    SLICE_X46Y3          FDCE                                         r  pseudorandom/tetrimino_reg_reg[2]_C/C
                         clock pessimism             -0.215    -0.549    
    SLICE_X46Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.616    pseudorandom/tetrimino_reg_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.190ns (36.816%)  route 0.326ns (63.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.566    -0.563    pseudorandom/clk_out1
    SLICE_X53Y3          FDCE                                         r  pseudorandom/tetrimino_reg_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  pseudorandom/tetrimino_reg_reg[7]_C/Q
                         net (fo=3, routed)           0.142    -0.281    pseudorandom/tetrimino_reg_reg[7]_C_n_3
    SLICE_X50Y3          LUT5 (Prop_lut5_I2_O)        0.049    -0.232 f  pseudorandom/tetrimino_reg_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.184    -0.047    pseudorandom/tetrimino_reg_reg[7]_LDC_i_1_n_3
    SLICE_X52Y3          FDPE                                         f  pseudorandom/tetrimino_reg_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.837    -0.332    pseudorandom/clk_out1
    SLICE_X52Y3          FDPE                                         r  pseudorandom/tetrimino_reg_reg[7]_P/C
                         clock pessimism             -0.219    -0.550    
    SLICE_X52Y3          FDPE (Remov_fdpe_C_PRE)     -0.139    -0.689    pseudorandom/tetrimino_reg_reg[7]_P
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[4]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.190ns (37.476%)  route 0.317ns (62.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.567    -0.562    pseudorandom/clk_out1
    SLICE_X49Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  pseudorandom/tetrimino_reg_reg[4]_C/Q
                         net (fo=4, routed)           0.120    -0.301    pseudorandom/tetrimino_reg_reg[4]_C_n_3
    SLICE_X48Y2          LUT5 (Prop_lut5_I2_O)        0.049    -0.252 f  pseudorandom/tetrimino_reg_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.197    -0.055    pseudorandom/tetrimino_reg_reg[4]_LDC_i_2_n_3
    SLICE_X49Y2          FDCE                                         f  pseudorandom/tetrimino_reg_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.837    -0.332    pseudorandom/clk_out1
    SLICE_X49Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[4]_C/C
                         clock pessimism             -0.231    -0.562    
    SLICE_X49Y2          FDCE (Remov_fdce_C_CLR)     -0.159    -0.721    pseudorandom/tetrimino_reg_reg[4]_C
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.666    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.145ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.580ns (14.068%)  route 3.543ns (85.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 37.661 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.902     1.665    tick/AR[0]
    SLICE_X38Y8          FDCE                                         f  tick/int_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.444    37.661    tick/clk_out1
    SLICE_X38Y8          FDCE                                         r  tick/int_counter_reg[1]/C
                         clock pessimism             -0.425    37.235    
                         clock uncertainty           -0.106    37.129    
    SLICE_X38Y8          FDCE (Recov_fdce_C_CLR)     -0.319    36.810    tick/int_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         36.810    
                         arrival time                          -1.665    
  -------------------------------------------------------------------
                         slack                                 35.145    

Slack (MET) :             35.154ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.399%)  route 3.448ns (85.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 37.661 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.807     1.571    tick/AR[0]
    SLICE_X36Y8          FDCE                                         f  tick/int_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.444    37.661    tick/clk_out1
    SLICE_X36Y8          FDCE                                         r  tick/int_counter_reg[0]/C
                         clock pessimism             -0.425    37.235    
                         clock uncertainty           -0.106    37.129    
    SLICE_X36Y8          FDCE (Recov_fdce_C_CLR)     -0.405    36.724    tick/int_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         36.724    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 35.154    

Slack (MET) :             35.154ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.399%)  route 3.448ns (85.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 37.661 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.807     1.571    tick/AR[0]
    SLICE_X36Y8          FDCE                                         f  tick/int_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.444    37.661    tick/clk_out1
    SLICE_X36Y8          FDCE                                         r  tick/int_counter_reg[2]/C
                         clock pessimism             -0.425    37.235    
                         clock uncertainty           -0.106    37.129    
    SLICE_X36Y8          FDCE (Recov_fdce_C_CLR)     -0.405    36.724    tick/int_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         36.724    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 35.154    

Slack (MET) :             35.154ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.399%)  route 3.448ns (85.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 37.661 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.807     1.571    tick/AR[0]
    SLICE_X36Y8          FDCE                                         f  tick/int_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.444    37.661    tick/clk_out1
    SLICE_X36Y8          FDCE                                         r  tick/int_counter_reg[3]/C
                         clock pessimism             -0.425    37.235    
                         clock uncertainty           -0.106    37.129    
    SLICE_X36Y8          FDCE (Recov_fdce_C_CLR)     -0.405    36.724    tick/int_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         36.724    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 35.154    

Slack (MET) :             35.154ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.399%)  route 3.448ns (85.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 37.661 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.807     1.571    tick/AR[0]
    SLICE_X36Y8          FDCE                                         f  tick/int_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.444    37.661    tick/clk_out1
    SLICE_X36Y8          FDCE                                         r  tick/int_counter_reg[4]/C
                         clock pessimism             -0.425    37.235    
                         clock uncertainty           -0.106    37.129    
    SLICE_X36Y8          FDCE (Recov_fdce_C_CLR)     -0.405    36.724    tick/int_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         36.724    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 35.154    

Slack (MET) :             35.202ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.580ns (14.576%)  route 3.399ns (85.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 37.660 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.758     1.522    tick/AR[0]
    SLICE_X36Y9          FDCE                                         f  tick/int_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.443    37.660    tick/clk_out1
    SLICE_X36Y9          FDCE                                         r  tick/int_counter_reg[6]/C
                         clock pessimism             -0.425    37.234    
                         clock uncertainty           -0.106    37.128    
    SLICE_X36Y9          FDCE (Recov_fdce_C_CLR)     -0.405    36.723    tick/int_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         36.723    
                         arrival time                          -1.522    
  -------------------------------------------------------------------
                         slack                                 35.202    

Slack (MET) :             35.202ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.580ns (14.576%)  route 3.399ns (85.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 37.660 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.758     1.522    tick/AR[0]
    SLICE_X36Y9          FDCE                                         f  tick/int_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.443    37.660    tick/clk_out1
    SLICE_X36Y9          FDCE                                         r  tick/int_counter_reg[8]/C
                         clock pessimism             -0.425    37.234    
                         clock uncertainty           -0.106    37.128    
    SLICE_X36Y9          FDCE (Recov_fdce_C_CLR)     -0.405    36.723    tick/int_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         36.723    
                         arrival time                          -1.522    
  -------------------------------------------------------------------
                         slack                                 35.202    

Slack (MET) :             35.500ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.580ns (15.759%)  route 3.100ns (84.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 37.660 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.459     1.223    tick/AR[0]
    SLICE_X36Y10         FDCE                                         f  tick/int_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.443    37.660    tick/clk_out1
    SLICE_X36Y10         FDCE                                         r  tick/int_counter_reg[11]/C
                         clock pessimism             -0.425    37.234    
                         clock uncertainty           -0.106    37.128    
    SLICE_X36Y10         FDCE (Recov_fdce_C_CLR)     -0.405    36.723    tick/int_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         36.723    
                         arrival time                          -1.223    
  -------------------------------------------------------------------
                         slack                                 35.500    

Slack (MET) :             35.500ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.580ns (15.759%)  route 3.100ns (84.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 37.660 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.459     1.223    tick/AR[0]
    SLICE_X36Y10         FDCE                                         f  tick/int_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.443    37.660    tick/clk_out1
    SLICE_X36Y10         FDCE                                         r  tick/int_counter_reg[9]/C
                         clock pessimism             -0.425    37.234    
                         clock uncertainty           -0.106    37.128    
    SLICE_X36Y10         FDCE (Recov_fdce_C_CLR)     -0.405    36.723    tick/int_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         36.723    
                         arrival time                          -1.223    
  -------------------------------------------------------------------
                         slack                                 35.500    

Slack (MET) :             35.536ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.580ns (15.920%)  route 3.063ns (84.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 37.659 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.422     1.186    tick/AR[0]
    SLICE_X36Y11         FDCE                                         f  tick/int_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.442    37.659    tick/clk_out1
    SLICE_X36Y11         FDCE                                         r  tick/int_counter_reg[13]/C
                         clock pessimism             -0.425    37.233    
                         clock uncertainty           -0.106    37.127    
    SLICE_X36Y11         FDCE (Recov_fdce_C_CLR)     -0.405    36.722    tick/int_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         36.722    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                 35.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[6]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[6]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.407%)  route 0.223ns (51.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.567    -0.562    pseudorandom/clk_out1
    SLICE_X50Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[6]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  pseudorandom/tetrimino_reg_reg[6]_C/Q
                         net (fo=3, routed)           0.094    -0.304    pseudorandom/tetrimino_reg_reg[6]_C_n_3
    SLICE_X51Y2          LUT5 (Prop_lut5_I3_O)        0.045    -0.259 f  pseudorandom/tetrimino_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.129    -0.131    pseudorandom/tetrimino_reg_reg[6]_LDC_i_2_n_3
    SLICE_X50Y2          FDCE                                         f  pseudorandom/tetrimino_reg_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.838    -0.331    pseudorandom/clk_out1
    SLICE_X50Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[6]_C/C
                         clock pessimism             -0.232    -0.562    
                         clock uncertainty            0.106    -0.456    
    SLICE_X50Y2          FDCE (Remov_fdce_C_CLR)     -0.067    -0.523    pseudorandom/tetrimino_reg_reg[6]_C
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.480%)  route 0.285ns (60.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.567    -0.562    pseudorandom/clk_out1
    SLICE_X51Y1          FDCE                                         r  pseudorandom/tetrimino_reg_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  pseudorandom/tetrimino_reg_reg[5]_C/Q
                         net (fo=3, routed)           0.102    -0.319    pseudorandom/tetrimino_reg_reg[5]_C_n_3
    SLICE_X50Y1          LUT5 (Prop_lut5_I3_O)        0.045    -0.274 f  pseudorandom/tetrimino_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.183    -0.091    pseudorandom/tetrimino_reg_reg[5]_LDC_i_2_n_3
    SLICE_X51Y1          FDCE                                         f  pseudorandom/tetrimino_reg_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.838    -0.331    pseudorandom/clk_out1
    SLICE_X51Y1          FDCE                                         r  pseudorandom/tetrimino_reg_reg[5]_C/C
                         clock pessimism             -0.232    -0.562    
                         clock uncertainty            0.106    -0.456    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.548    pseudorandom/tetrimino_reg_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.508%)  route 0.310ns (62.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.565    -0.564    pseudorandom/clk_out1
    SLICE_X47Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  pseudorandom/tetrimino_reg_reg[0]_C/Q
                         net (fo=7, routed)           0.181    -0.242    pseudorandom/tetrimino_reg_reg[0]_C_n_3
    SLICE_X47Y2          LUT5 (Prop_lut5_I2_O)        0.045    -0.197 f  pseudorandom/tetrimino_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.129    -0.068    pseudorandom/tetrimino_reg_reg[0]_LDC_i_2_n_3
    SLICE_X47Y2          FDCE                                         f  pseudorandom/tetrimino_reg_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.835    -0.334    pseudorandom/clk_out1
    SLICE_X47Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[0]_C/C
                         clock pessimism             -0.231    -0.564    
                         clock uncertainty            0.106    -0.458    
    SLICE_X47Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.550    pseudorandom/tetrimino_reg_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.366%)  route 0.312ns (62.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.566    -0.563    pseudorandom/clk_out1
    SLICE_X53Y3          FDCE                                         r  pseudorandom/tetrimino_reg_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  pseudorandom/tetrimino_reg_reg[7]_C/Q
                         net (fo=3, routed)           0.142    -0.281    pseudorandom/tetrimino_reg_reg[7]_C_n_3
    SLICE_X50Y3          LUT5 (Prop_lut5_I2_O)        0.045    -0.236 f  pseudorandom/tetrimino_reg_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.170    -0.066    pseudorandom/tetrimino_reg_reg[7]_LDC_i_2_n_3
    SLICE_X53Y3          FDCE                                         f  pseudorandom/tetrimino_reg_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.837    -0.332    pseudorandom/clk_out1
    SLICE_X53Y3          FDCE                                         r  pseudorandom/tetrimino_reg_reg[7]_C/C
                         clock pessimism             -0.232    -0.563    
                         clock uncertainty            0.106    -0.457    
    SLICE_X53Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.549    pseudorandom/tetrimino_reg_reg[7]_C
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[6]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[6]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.212ns (43.923%)  route 0.271ns (56.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.567    -0.562    pseudorandom/clk_out1
    SLICE_X50Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[6]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  pseudorandom/tetrimino_reg_reg[6]_C/Q
                         net (fo=3, routed)           0.093    -0.305    pseudorandom/tetrimino_reg_reg[6]_C_n_3
    SLICE_X51Y2          LUT5 (Prop_lut5_I3_O)        0.048    -0.257 f  pseudorandom/tetrimino_reg_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.177    -0.080    pseudorandom/tetrimino_reg_reg[6]_LDC_i_1_n_3
    SLICE_X52Y2          FDPE                                         f  pseudorandom/tetrimino_reg_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.838    -0.331    pseudorandom/clk_out1
    SLICE_X52Y2          FDPE                                         r  pseudorandom/tetrimino_reg_reg[6]_P/C
                         clock pessimism             -0.216    -0.546    
                         clock uncertainty            0.106    -0.440    
    SLICE_X52Y2          FDPE (Remov_fdpe_C_PRE)     -0.133    -0.573    pseudorandom/tetrimino_reg_reg[6]_P
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 pseudorandom/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.186ns (33.161%)  route 0.375ns (66.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.566    -0.563    pseudorandom/clk_out1
    SLICE_X48Y3          FDRE                                         r  pseudorandom/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  pseudorandom/counter_reg[3]/Q
                         net (fo=6, routed)           0.073    -0.349    pseudorandom/counter_reg[3]
    SLICE_X49Y3          LUT5 (Prop_lut5_I3_O)        0.045    -0.304 f  pseudorandom/tetrimino_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.302    -0.002    pseudorandom/tetrimino_reg_reg[3]_LDC_i_2_n_3
    SLICE_X51Y4          FDCE                                         f  pseudorandom/tetrimino_reg_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.837    -0.332    pseudorandom/clk_out1
    SLICE_X51Y4          FDCE                                         r  pseudorandom/tetrimino_reg_reg[3]_C/C
                         clock pessimism             -0.195    -0.526    
                         clock uncertainty            0.106    -0.420    
    SLICE_X51Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.512    pseudorandom/tetrimino_reg_reg[3]_C
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.629%)  route 0.351ns (65.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.567    -0.562    pseudorandom/clk_out1
    SLICE_X49Y1          FDPE                                         r  pseudorandom/tetrimino_reg_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.421 r  pseudorandom/tetrimino_reg_reg[1]_P/Q
                         net (fo=6, routed)           0.109    -0.312    pseudorandom/tetrimino_reg_reg[1]_P_n_3
    SLICE_X48Y1          LUT5 (Prop_lut5_I0_O)        0.045    -0.267 f  pseudorandom/tetrimino_reg_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.242    -0.025    pseudorandom/tetrimino_reg_reg[1]_LDC_i_1_n_3
    SLICE_X49Y1          FDPE                                         f  pseudorandom/tetrimino_reg_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.837    -0.332    pseudorandom/clk_out1
    SLICE_X49Y1          FDPE                                         r  pseudorandom/tetrimino_reg_reg[1]_P/C
                         clock pessimism             -0.231    -0.562    
                         clock uncertainty            0.106    -0.456    
    SLICE_X49Y1          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.551    pseudorandom/tetrimino_reg_reg[1]_P
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.592%)  route 0.403ns (68.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.564    -0.565    pseudorandom/clk_out1
    SLICE_X45Y3          FDPE                                         r  pseudorandom/tetrimino_reg_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDPE (Prop_fdpe_C_Q)         0.141    -0.424 r  pseudorandom/tetrimino_reg_reg[2]_P/Q
                         net (fo=4, routed)           0.274    -0.150    pseudorandom/tetrimino_reg_reg[2]_P_n_3
    SLICE_X47Y3          LUT5 (Prop_lut5_I0_O)        0.045    -0.105 f  pseudorandom/tetrimino_reg_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.129     0.023    pseudorandom/tetrimino_reg_reg[2]_LDC_i_2_n_3
    SLICE_X46Y3          FDCE                                         f  pseudorandom/tetrimino_reg_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.834    -0.335    pseudorandom/clk_out1
    SLICE_X46Y3          FDCE                                         r  pseudorandom/tetrimino_reg_reg[2]_C/C
                         clock pessimism             -0.215    -0.549    
                         clock uncertainty            0.106    -0.443    
    SLICE_X46Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.510    pseudorandom/tetrimino_reg_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.190ns (36.816%)  route 0.326ns (63.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.566    -0.563    pseudorandom/clk_out1
    SLICE_X53Y3          FDCE                                         r  pseudorandom/tetrimino_reg_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  pseudorandom/tetrimino_reg_reg[7]_C/Q
                         net (fo=3, routed)           0.142    -0.281    pseudorandom/tetrimino_reg_reg[7]_C_n_3
    SLICE_X50Y3          LUT5 (Prop_lut5_I2_O)        0.049    -0.232 f  pseudorandom/tetrimino_reg_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.184    -0.047    pseudorandom/tetrimino_reg_reg[7]_LDC_i_1_n_3
    SLICE_X52Y3          FDPE                                         f  pseudorandom/tetrimino_reg_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.837    -0.332    pseudorandom/clk_out1
    SLICE_X52Y3          FDPE                                         r  pseudorandom/tetrimino_reg_reg[7]_P/C
                         clock pessimism             -0.219    -0.550    
                         clock uncertainty            0.106    -0.444    
    SLICE_X52Y3          FDPE (Remov_fdpe_C_PRE)     -0.139    -0.583    pseudorandom/tetrimino_reg_reg[7]_P
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[4]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.190ns (37.476%)  route 0.317ns (62.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.567    -0.562    pseudorandom/clk_out1
    SLICE_X49Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  pseudorandom/tetrimino_reg_reg[4]_C/Q
                         net (fo=4, routed)           0.120    -0.301    pseudorandom/tetrimino_reg_reg[4]_C_n_3
    SLICE_X48Y2          LUT5 (Prop_lut5_I2_O)        0.049    -0.252 f  pseudorandom/tetrimino_reg_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.197    -0.055    pseudorandom/tetrimino_reg_reg[4]_LDC_i_2_n_3
    SLICE_X49Y2          FDCE                                         f  pseudorandom/tetrimino_reg_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.837    -0.332    pseudorandom/clk_out1
    SLICE_X49Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[4]_C/C
                         clock pessimism             -0.231    -0.562    
                         clock uncertainty            0.106    -0.456    
    SLICE_X49Y2          FDCE (Remov_fdce_C_CLR)     -0.159    -0.615    pseudorandom/tetrimino_reg_reg[4]_C
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.560    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.145ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.580ns (14.068%)  route 3.543ns (85.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 37.661 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.902     1.665    tick/AR[0]
    SLICE_X38Y8          FDCE                                         f  tick/int_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.444    37.661    tick/clk_out1
    SLICE_X38Y8          FDCE                                         r  tick/int_counter_reg[1]/C
                         clock pessimism             -0.425    37.235    
                         clock uncertainty           -0.106    37.129    
    SLICE_X38Y8          FDCE (Recov_fdce_C_CLR)     -0.319    36.810    tick/int_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         36.810    
                         arrival time                          -1.665    
  -------------------------------------------------------------------
                         slack                                 35.145    

Slack (MET) :             35.154ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.399%)  route 3.448ns (85.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 37.661 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.807     1.571    tick/AR[0]
    SLICE_X36Y8          FDCE                                         f  tick/int_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.444    37.661    tick/clk_out1
    SLICE_X36Y8          FDCE                                         r  tick/int_counter_reg[0]/C
                         clock pessimism             -0.425    37.235    
                         clock uncertainty           -0.106    37.129    
    SLICE_X36Y8          FDCE (Recov_fdce_C_CLR)     -0.405    36.724    tick/int_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         36.724    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 35.154    

Slack (MET) :             35.154ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.399%)  route 3.448ns (85.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 37.661 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.807     1.571    tick/AR[0]
    SLICE_X36Y8          FDCE                                         f  tick/int_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.444    37.661    tick/clk_out1
    SLICE_X36Y8          FDCE                                         r  tick/int_counter_reg[2]/C
                         clock pessimism             -0.425    37.235    
                         clock uncertainty           -0.106    37.129    
    SLICE_X36Y8          FDCE (Recov_fdce_C_CLR)     -0.405    36.724    tick/int_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         36.724    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 35.154    

Slack (MET) :             35.154ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.399%)  route 3.448ns (85.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 37.661 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.807     1.571    tick/AR[0]
    SLICE_X36Y8          FDCE                                         f  tick/int_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.444    37.661    tick/clk_out1
    SLICE_X36Y8          FDCE                                         r  tick/int_counter_reg[3]/C
                         clock pessimism             -0.425    37.235    
                         clock uncertainty           -0.106    37.129    
    SLICE_X36Y8          FDCE (Recov_fdce_C_CLR)     -0.405    36.724    tick/int_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         36.724    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 35.154    

Slack (MET) :             35.154ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.399%)  route 3.448ns (85.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 37.661 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.807     1.571    tick/AR[0]
    SLICE_X36Y8          FDCE                                         f  tick/int_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.444    37.661    tick/clk_out1
    SLICE_X36Y8          FDCE                                         r  tick/int_counter_reg[4]/C
                         clock pessimism             -0.425    37.235    
                         clock uncertainty           -0.106    37.129    
    SLICE_X36Y8          FDCE (Recov_fdce_C_CLR)     -0.405    36.724    tick/int_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         36.724    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 35.154    

Slack (MET) :             35.202ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.580ns (14.576%)  route 3.399ns (85.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 37.660 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.758     1.522    tick/AR[0]
    SLICE_X36Y9          FDCE                                         f  tick/int_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.443    37.660    tick/clk_out1
    SLICE_X36Y9          FDCE                                         r  tick/int_counter_reg[6]/C
                         clock pessimism             -0.425    37.234    
                         clock uncertainty           -0.106    37.128    
    SLICE_X36Y9          FDCE (Recov_fdce_C_CLR)     -0.405    36.723    tick/int_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         36.723    
                         arrival time                          -1.522    
  -------------------------------------------------------------------
                         slack                                 35.202    

Slack (MET) :             35.202ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.580ns (14.576%)  route 3.399ns (85.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 37.660 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.758     1.522    tick/AR[0]
    SLICE_X36Y9          FDCE                                         f  tick/int_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.443    37.660    tick/clk_out1
    SLICE_X36Y9          FDCE                                         r  tick/int_counter_reg[8]/C
                         clock pessimism             -0.425    37.234    
                         clock uncertainty           -0.106    37.128    
    SLICE_X36Y9          FDCE (Recov_fdce_C_CLR)     -0.405    36.723    tick/int_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         36.723    
                         arrival time                          -1.522    
  -------------------------------------------------------------------
                         slack                                 35.202    

Slack (MET) :             35.500ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.580ns (15.759%)  route 3.100ns (84.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 37.660 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.459     1.223    tick/AR[0]
    SLICE_X36Y10         FDCE                                         f  tick/int_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.443    37.660    tick/clk_out1
    SLICE_X36Y10         FDCE                                         r  tick/int_counter_reg[11]/C
                         clock pessimism             -0.425    37.234    
                         clock uncertainty           -0.106    37.128    
    SLICE_X36Y10         FDCE (Recov_fdce_C_CLR)     -0.405    36.723    tick/int_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         36.723    
                         arrival time                          -1.223    
  -------------------------------------------------------------------
                         slack                                 35.500    

Slack (MET) :             35.500ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.580ns (15.759%)  route 3.100ns (84.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 37.660 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.459     1.223    tick/AR[0]
    SLICE_X36Y10         FDCE                                         f  tick/int_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.443    37.660    tick/clk_out1
    SLICE_X36Y10         FDCE                                         r  tick/int_counter_reg[9]/C
                         clock pessimism             -0.425    37.234    
                         clock uncertainty           -0.106    37.128    
    SLICE_X36Y10         FDCE (Recov_fdce_C_CLR)     -0.405    36.723    tick/int_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         36.723    
                         arrival time                          -1.223    
  -------------------------------------------------------------------
                         slack                                 35.500    

Slack (MET) :             35.536ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.580ns (15.920%)  route 3.063ns (84.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 37.659 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.422     1.186    tick/AR[0]
    SLICE_X36Y11         FDCE                                         f  tick/int_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.442    37.659    tick/clk_out1
    SLICE_X36Y11         FDCE                                         r  tick/int_counter_reg[13]/C
                         clock pessimism             -0.425    37.233    
                         clock uncertainty           -0.106    37.127    
    SLICE_X36Y11         FDCE (Recov_fdce_C_CLR)     -0.405    36.722    tick/int_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         36.722    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                 35.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[6]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[6]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.407%)  route 0.223ns (51.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.567    -0.562    pseudorandom/clk_out1
    SLICE_X50Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[6]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  pseudorandom/tetrimino_reg_reg[6]_C/Q
                         net (fo=3, routed)           0.094    -0.304    pseudorandom/tetrimino_reg_reg[6]_C_n_3
    SLICE_X51Y2          LUT5 (Prop_lut5_I3_O)        0.045    -0.259 f  pseudorandom/tetrimino_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.129    -0.131    pseudorandom/tetrimino_reg_reg[6]_LDC_i_2_n_3
    SLICE_X50Y2          FDCE                                         f  pseudorandom/tetrimino_reg_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.838    -0.331    pseudorandom/clk_out1
    SLICE_X50Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[6]_C/C
                         clock pessimism             -0.232    -0.562    
                         clock uncertainty            0.106    -0.456    
    SLICE_X50Y2          FDCE (Remov_fdce_C_CLR)     -0.067    -0.523    pseudorandom/tetrimino_reg_reg[6]_C
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.480%)  route 0.285ns (60.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.567    -0.562    pseudorandom/clk_out1
    SLICE_X51Y1          FDCE                                         r  pseudorandom/tetrimino_reg_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  pseudorandom/tetrimino_reg_reg[5]_C/Q
                         net (fo=3, routed)           0.102    -0.319    pseudorandom/tetrimino_reg_reg[5]_C_n_3
    SLICE_X50Y1          LUT5 (Prop_lut5_I3_O)        0.045    -0.274 f  pseudorandom/tetrimino_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.183    -0.091    pseudorandom/tetrimino_reg_reg[5]_LDC_i_2_n_3
    SLICE_X51Y1          FDCE                                         f  pseudorandom/tetrimino_reg_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.838    -0.331    pseudorandom/clk_out1
    SLICE_X51Y1          FDCE                                         r  pseudorandom/tetrimino_reg_reg[5]_C/C
                         clock pessimism             -0.232    -0.562    
                         clock uncertainty            0.106    -0.456    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.548    pseudorandom/tetrimino_reg_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.508%)  route 0.310ns (62.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.565    -0.564    pseudorandom/clk_out1
    SLICE_X47Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  pseudorandom/tetrimino_reg_reg[0]_C/Q
                         net (fo=7, routed)           0.181    -0.242    pseudorandom/tetrimino_reg_reg[0]_C_n_3
    SLICE_X47Y2          LUT5 (Prop_lut5_I2_O)        0.045    -0.197 f  pseudorandom/tetrimino_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.129    -0.068    pseudorandom/tetrimino_reg_reg[0]_LDC_i_2_n_3
    SLICE_X47Y2          FDCE                                         f  pseudorandom/tetrimino_reg_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.835    -0.334    pseudorandom/clk_out1
    SLICE_X47Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[0]_C/C
                         clock pessimism             -0.231    -0.564    
                         clock uncertainty            0.106    -0.458    
    SLICE_X47Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.550    pseudorandom/tetrimino_reg_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.366%)  route 0.312ns (62.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.566    -0.563    pseudorandom/clk_out1
    SLICE_X53Y3          FDCE                                         r  pseudorandom/tetrimino_reg_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  pseudorandom/tetrimino_reg_reg[7]_C/Q
                         net (fo=3, routed)           0.142    -0.281    pseudorandom/tetrimino_reg_reg[7]_C_n_3
    SLICE_X50Y3          LUT5 (Prop_lut5_I2_O)        0.045    -0.236 f  pseudorandom/tetrimino_reg_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.170    -0.066    pseudorandom/tetrimino_reg_reg[7]_LDC_i_2_n_3
    SLICE_X53Y3          FDCE                                         f  pseudorandom/tetrimino_reg_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.837    -0.332    pseudorandom/clk_out1
    SLICE_X53Y3          FDCE                                         r  pseudorandom/tetrimino_reg_reg[7]_C/C
                         clock pessimism             -0.232    -0.563    
                         clock uncertainty            0.106    -0.457    
    SLICE_X53Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.549    pseudorandom/tetrimino_reg_reg[7]_C
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[6]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[6]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.212ns (43.923%)  route 0.271ns (56.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.567    -0.562    pseudorandom/clk_out1
    SLICE_X50Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[6]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  pseudorandom/tetrimino_reg_reg[6]_C/Q
                         net (fo=3, routed)           0.093    -0.305    pseudorandom/tetrimino_reg_reg[6]_C_n_3
    SLICE_X51Y2          LUT5 (Prop_lut5_I3_O)        0.048    -0.257 f  pseudorandom/tetrimino_reg_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.177    -0.080    pseudorandom/tetrimino_reg_reg[6]_LDC_i_1_n_3
    SLICE_X52Y2          FDPE                                         f  pseudorandom/tetrimino_reg_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.838    -0.331    pseudorandom/clk_out1
    SLICE_X52Y2          FDPE                                         r  pseudorandom/tetrimino_reg_reg[6]_P/C
                         clock pessimism             -0.216    -0.546    
                         clock uncertainty            0.106    -0.440    
    SLICE_X52Y2          FDPE (Remov_fdpe_C_PRE)     -0.133    -0.573    pseudorandom/tetrimino_reg_reg[6]_P
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 pseudorandom/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.186ns (33.161%)  route 0.375ns (66.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.566    -0.563    pseudorandom/clk_out1
    SLICE_X48Y3          FDRE                                         r  pseudorandom/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  pseudorandom/counter_reg[3]/Q
                         net (fo=6, routed)           0.073    -0.349    pseudorandom/counter_reg[3]
    SLICE_X49Y3          LUT5 (Prop_lut5_I3_O)        0.045    -0.304 f  pseudorandom/tetrimino_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.302    -0.002    pseudorandom/tetrimino_reg_reg[3]_LDC_i_2_n_3
    SLICE_X51Y4          FDCE                                         f  pseudorandom/tetrimino_reg_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.837    -0.332    pseudorandom/clk_out1
    SLICE_X51Y4          FDCE                                         r  pseudorandom/tetrimino_reg_reg[3]_C/C
                         clock pessimism             -0.195    -0.526    
                         clock uncertainty            0.106    -0.420    
    SLICE_X51Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.512    pseudorandom/tetrimino_reg_reg[3]_C
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.629%)  route 0.351ns (65.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.567    -0.562    pseudorandom/clk_out1
    SLICE_X49Y1          FDPE                                         r  pseudorandom/tetrimino_reg_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.421 r  pseudorandom/tetrimino_reg_reg[1]_P/Q
                         net (fo=6, routed)           0.109    -0.312    pseudorandom/tetrimino_reg_reg[1]_P_n_3
    SLICE_X48Y1          LUT5 (Prop_lut5_I0_O)        0.045    -0.267 f  pseudorandom/tetrimino_reg_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.242    -0.025    pseudorandom/tetrimino_reg_reg[1]_LDC_i_1_n_3
    SLICE_X49Y1          FDPE                                         f  pseudorandom/tetrimino_reg_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.837    -0.332    pseudorandom/clk_out1
    SLICE_X49Y1          FDPE                                         r  pseudorandom/tetrimino_reg_reg[1]_P/C
                         clock pessimism             -0.231    -0.562    
                         clock uncertainty            0.106    -0.456    
    SLICE_X49Y1          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.551    pseudorandom/tetrimino_reg_reg[1]_P
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.592%)  route 0.403ns (68.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.564    -0.565    pseudorandom/clk_out1
    SLICE_X45Y3          FDPE                                         r  pseudorandom/tetrimino_reg_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDPE (Prop_fdpe_C_Q)         0.141    -0.424 r  pseudorandom/tetrimino_reg_reg[2]_P/Q
                         net (fo=4, routed)           0.274    -0.150    pseudorandom/tetrimino_reg_reg[2]_P_n_3
    SLICE_X47Y3          LUT5 (Prop_lut5_I0_O)        0.045    -0.105 f  pseudorandom/tetrimino_reg_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.129     0.023    pseudorandom/tetrimino_reg_reg[2]_LDC_i_2_n_3
    SLICE_X46Y3          FDCE                                         f  pseudorandom/tetrimino_reg_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.834    -0.335    pseudorandom/clk_out1
    SLICE_X46Y3          FDCE                                         r  pseudorandom/tetrimino_reg_reg[2]_C/C
                         clock pessimism             -0.215    -0.549    
                         clock uncertainty            0.106    -0.443    
    SLICE_X46Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.510    pseudorandom/tetrimino_reg_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.190ns (36.816%)  route 0.326ns (63.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.566    -0.563    pseudorandom/clk_out1
    SLICE_X53Y3          FDCE                                         r  pseudorandom/tetrimino_reg_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  pseudorandom/tetrimino_reg_reg[7]_C/Q
                         net (fo=3, routed)           0.142    -0.281    pseudorandom/tetrimino_reg_reg[7]_C_n_3
    SLICE_X50Y3          LUT5 (Prop_lut5_I2_O)        0.049    -0.232 f  pseudorandom/tetrimino_reg_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.184    -0.047    pseudorandom/tetrimino_reg_reg[7]_LDC_i_1_n_3
    SLICE_X52Y3          FDPE                                         f  pseudorandom/tetrimino_reg_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.837    -0.332    pseudorandom/clk_out1
    SLICE_X52Y3          FDPE                                         r  pseudorandom/tetrimino_reg_reg[7]_P/C
                         clock pessimism             -0.219    -0.550    
                         clock uncertainty            0.106    -0.444    
    SLICE_X52Y3          FDPE (Remov_fdpe_C_PRE)     -0.139    -0.583    pseudorandom/tetrimino_reg_reg[7]_P
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[4]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.190ns (37.476%)  route 0.317ns (62.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.567    -0.562    pseudorandom/clk_out1
    SLICE_X49Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  pseudorandom/tetrimino_reg_reg[4]_C/Q
                         net (fo=4, routed)           0.120    -0.301    pseudorandom/tetrimino_reg_reg[4]_C_n_3
    SLICE_X48Y2          LUT5 (Prop_lut5_I2_O)        0.049    -0.252 f  pseudorandom/tetrimino_reg_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.197    -0.055    pseudorandom/tetrimino_reg_reg[4]_LDC_i_2_n_3
    SLICE_X49Y2          FDCE                                         f  pseudorandom/tetrimino_reg_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.837    -0.332    pseudorandom/clk_out1
    SLICE_X49Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[4]_C/C
                         clock pessimism             -0.231    -0.562    
                         clock uncertainty            0.106    -0.456    
    SLICE_X49Y2          FDCE (Remov_fdce_C_CLR)     -0.159    -0.615    pseudorandom/tetrimino_reg_reg[4]_C
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.560    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.150ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.580ns (14.068%)  route 3.543ns (85.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 37.661 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.902     1.665    tick/AR[0]
    SLICE_X38Y8          FDCE                                         f  tick/int_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.444    37.661    tick/clk_out1
    SLICE_X38Y8          FDCE                                         r  tick/int_counter_reg[1]/C
                         clock pessimism             -0.425    37.235    
                         clock uncertainty           -0.101    37.134    
    SLICE_X38Y8          FDCE (Recov_fdce_C_CLR)     -0.319    36.815    tick/int_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         36.815    
                         arrival time                          -1.665    
  -------------------------------------------------------------------
                         slack                                 35.150    

Slack (MET) :             35.159ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.399%)  route 3.448ns (85.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 37.661 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.807     1.571    tick/AR[0]
    SLICE_X36Y8          FDCE                                         f  tick/int_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.444    37.661    tick/clk_out1
    SLICE_X36Y8          FDCE                                         r  tick/int_counter_reg[0]/C
                         clock pessimism             -0.425    37.235    
                         clock uncertainty           -0.101    37.134    
    SLICE_X36Y8          FDCE (Recov_fdce_C_CLR)     -0.405    36.729    tick/int_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         36.729    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 35.159    

Slack (MET) :             35.159ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.399%)  route 3.448ns (85.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 37.661 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.807     1.571    tick/AR[0]
    SLICE_X36Y8          FDCE                                         f  tick/int_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.444    37.661    tick/clk_out1
    SLICE_X36Y8          FDCE                                         r  tick/int_counter_reg[2]/C
                         clock pessimism             -0.425    37.235    
                         clock uncertainty           -0.101    37.134    
    SLICE_X36Y8          FDCE (Recov_fdce_C_CLR)     -0.405    36.729    tick/int_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         36.729    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 35.159    

Slack (MET) :             35.159ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.399%)  route 3.448ns (85.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 37.661 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.807     1.571    tick/AR[0]
    SLICE_X36Y8          FDCE                                         f  tick/int_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.444    37.661    tick/clk_out1
    SLICE_X36Y8          FDCE                                         r  tick/int_counter_reg[3]/C
                         clock pessimism             -0.425    37.235    
                         clock uncertainty           -0.101    37.134    
    SLICE_X36Y8          FDCE (Recov_fdce_C_CLR)     -0.405    36.729    tick/int_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         36.729    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 35.159    

Slack (MET) :             35.159ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.399%)  route 3.448ns (85.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 37.661 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.807     1.571    tick/AR[0]
    SLICE_X36Y8          FDCE                                         f  tick/int_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.444    37.661    tick/clk_out1
    SLICE_X36Y8          FDCE                                         r  tick/int_counter_reg[4]/C
                         clock pessimism             -0.425    37.235    
                         clock uncertainty           -0.101    37.134    
    SLICE_X36Y8          FDCE (Recov_fdce_C_CLR)     -0.405    36.729    tick/int_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         36.729    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 35.159    

Slack (MET) :             35.207ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.580ns (14.576%)  route 3.399ns (85.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 37.660 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.758     1.522    tick/AR[0]
    SLICE_X36Y9          FDCE                                         f  tick/int_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.443    37.660    tick/clk_out1
    SLICE_X36Y9          FDCE                                         r  tick/int_counter_reg[6]/C
                         clock pessimism             -0.425    37.234    
                         clock uncertainty           -0.101    37.133    
    SLICE_X36Y9          FDCE (Recov_fdce_C_CLR)     -0.405    36.728    tick/int_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         36.728    
                         arrival time                          -1.522    
  -------------------------------------------------------------------
                         slack                                 35.207    

Slack (MET) :             35.207ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.580ns (14.576%)  route 3.399ns (85.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 37.660 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.758     1.522    tick/AR[0]
    SLICE_X36Y9          FDCE                                         f  tick/int_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.443    37.660    tick/clk_out1
    SLICE_X36Y9          FDCE                                         r  tick/int_counter_reg[8]/C
                         clock pessimism             -0.425    37.234    
                         clock uncertainty           -0.101    37.133    
    SLICE_X36Y9          FDCE (Recov_fdce_C_CLR)     -0.405    36.728    tick/int_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         36.728    
                         arrival time                          -1.522    
  -------------------------------------------------------------------
                         slack                                 35.207    

Slack (MET) :             35.505ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.580ns (15.759%)  route 3.100ns (84.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 37.660 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.459     1.223    tick/AR[0]
    SLICE_X36Y10         FDCE                                         f  tick/int_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.443    37.660    tick/clk_out1
    SLICE_X36Y10         FDCE                                         r  tick/int_counter_reg[11]/C
                         clock pessimism             -0.425    37.234    
                         clock uncertainty           -0.101    37.133    
    SLICE_X36Y10         FDCE (Recov_fdce_C_CLR)     -0.405    36.728    tick/int_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         36.728    
                         arrival time                          -1.223    
  -------------------------------------------------------------------
                         slack                                 35.505    

Slack (MET) :             35.505ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.580ns (15.759%)  route 3.100ns (84.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 37.660 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.459     1.223    tick/AR[0]
    SLICE_X36Y10         FDCE                                         f  tick/int_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.443    37.660    tick/clk_out1
    SLICE_X36Y10         FDCE                                         r  tick/int_counter_reg[9]/C
                         clock pessimism             -0.425    37.234    
                         clock uncertainty           -0.101    37.133    
    SLICE_X36Y10         FDCE (Recov_fdce_C_CLR)     -0.405    36.728    tick/int_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         36.728    
                         arrival time                          -1.223    
  -------------------------------------------------------------------
                         slack                                 35.505    

Slack (MET) :             35.542ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.580ns (15.920%)  route 3.063ns (84.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 37.659 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.561    -2.458    game_logic/clk_out1
    SLICE_X49Y32         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           0.641    -1.360    game_logic/c_reset
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.236 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.422     1.186    tick/AR[0]
    SLICE_X36Y11         FDCE                                         f  tick/int_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.442    37.659    tick/clk_out1
    SLICE_X36Y11         FDCE                                         r  tick/int_counter_reg[13]/C
                         clock pessimism             -0.425    37.233    
                         clock uncertainty           -0.101    37.132    
    SLICE_X36Y11         FDCE (Recov_fdce_C_CLR)     -0.405    36.727    tick/int_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         36.727    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                 35.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[6]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[6]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.407%)  route 0.223ns (51.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.567    -0.562    pseudorandom/clk_out1
    SLICE_X50Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[6]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  pseudorandom/tetrimino_reg_reg[6]_C/Q
                         net (fo=3, routed)           0.094    -0.304    pseudorandom/tetrimino_reg_reg[6]_C_n_3
    SLICE_X51Y2          LUT5 (Prop_lut5_I3_O)        0.045    -0.259 f  pseudorandom/tetrimino_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.129    -0.131    pseudorandom/tetrimino_reg_reg[6]_LDC_i_2_n_3
    SLICE_X50Y2          FDCE                                         f  pseudorandom/tetrimino_reg_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.838    -0.331    pseudorandom/clk_out1
    SLICE_X50Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[6]_C/C
                         clock pessimism             -0.232    -0.562    
    SLICE_X50Y2          FDCE (Remov_fdce_C_CLR)     -0.067    -0.629    pseudorandom/tetrimino_reg_reg[6]_C
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.480%)  route 0.285ns (60.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.567    -0.562    pseudorandom/clk_out1
    SLICE_X51Y1          FDCE                                         r  pseudorandom/tetrimino_reg_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  pseudorandom/tetrimino_reg_reg[5]_C/Q
                         net (fo=3, routed)           0.102    -0.319    pseudorandom/tetrimino_reg_reg[5]_C_n_3
    SLICE_X50Y1          LUT5 (Prop_lut5_I3_O)        0.045    -0.274 f  pseudorandom/tetrimino_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.183    -0.091    pseudorandom/tetrimino_reg_reg[5]_LDC_i_2_n_3
    SLICE_X51Y1          FDCE                                         f  pseudorandom/tetrimino_reg_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.838    -0.331    pseudorandom/clk_out1
    SLICE_X51Y1          FDCE                                         r  pseudorandom/tetrimino_reg_reg[5]_C/C
                         clock pessimism             -0.232    -0.562    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.654    pseudorandom/tetrimino_reg_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.508%)  route 0.310ns (62.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.565    -0.564    pseudorandom/clk_out1
    SLICE_X47Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  pseudorandom/tetrimino_reg_reg[0]_C/Q
                         net (fo=7, routed)           0.181    -0.242    pseudorandom/tetrimino_reg_reg[0]_C_n_3
    SLICE_X47Y2          LUT5 (Prop_lut5_I2_O)        0.045    -0.197 f  pseudorandom/tetrimino_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.129    -0.068    pseudorandom/tetrimino_reg_reg[0]_LDC_i_2_n_3
    SLICE_X47Y2          FDCE                                         f  pseudorandom/tetrimino_reg_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.835    -0.334    pseudorandom/clk_out1
    SLICE_X47Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[0]_C/C
                         clock pessimism             -0.231    -0.564    
    SLICE_X47Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    pseudorandom/tetrimino_reg_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.366%)  route 0.312ns (62.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.566    -0.563    pseudorandom/clk_out1
    SLICE_X53Y3          FDCE                                         r  pseudorandom/tetrimino_reg_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  pseudorandom/tetrimino_reg_reg[7]_C/Q
                         net (fo=3, routed)           0.142    -0.281    pseudorandom/tetrimino_reg_reg[7]_C_n_3
    SLICE_X50Y3          LUT5 (Prop_lut5_I2_O)        0.045    -0.236 f  pseudorandom/tetrimino_reg_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.170    -0.066    pseudorandom/tetrimino_reg_reg[7]_LDC_i_2_n_3
    SLICE_X53Y3          FDCE                                         f  pseudorandom/tetrimino_reg_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.837    -0.332    pseudorandom/clk_out1
    SLICE_X53Y3          FDCE                                         r  pseudorandom/tetrimino_reg_reg[7]_C/C
                         clock pessimism             -0.232    -0.563    
    SLICE_X53Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.655    pseudorandom/tetrimino_reg_reg[7]_C
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[6]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[6]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.212ns (43.923%)  route 0.271ns (56.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.567    -0.562    pseudorandom/clk_out1
    SLICE_X50Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[6]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  pseudorandom/tetrimino_reg_reg[6]_C/Q
                         net (fo=3, routed)           0.093    -0.305    pseudorandom/tetrimino_reg_reg[6]_C_n_3
    SLICE_X51Y2          LUT5 (Prop_lut5_I3_O)        0.048    -0.257 f  pseudorandom/tetrimino_reg_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.177    -0.080    pseudorandom/tetrimino_reg_reg[6]_LDC_i_1_n_3
    SLICE_X52Y2          FDPE                                         f  pseudorandom/tetrimino_reg_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.838    -0.331    pseudorandom/clk_out1
    SLICE_X52Y2          FDPE                                         r  pseudorandom/tetrimino_reg_reg[6]_P/C
                         clock pessimism             -0.216    -0.546    
    SLICE_X52Y2          FDPE (Remov_fdpe_C_PRE)     -0.133    -0.679    pseudorandom/tetrimino_reg_reg[6]_P
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 pseudorandom/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.186ns (33.161%)  route 0.375ns (66.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.566    -0.563    pseudorandom/clk_out1
    SLICE_X48Y3          FDRE                                         r  pseudorandom/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  pseudorandom/counter_reg[3]/Q
                         net (fo=6, routed)           0.073    -0.349    pseudorandom/counter_reg[3]
    SLICE_X49Y3          LUT5 (Prop_lut5_I3_O)        0.045    -0.304 f  pseudorandom/tetrimino_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.302    -0.002    pseudorandom/tetrimino_reg_reg[3]_LDC_i_2_n_3
    SLICE_X51Y4          FDCE                                         f  pseudorandom/tetrimino_reg_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.837    -0.332    pseudorandom/clk_out1
    SLICE_X51Y4          FDCE                                         r  pseudorandom/tetrimino_reg_reg[3]_C/C
                         clock pessimism             -0.195    -0.526    
    SLICE_X51Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.618    pseudorandom/tetrimino_reg_reg[3]_C
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.629%)  route 0.351ns (65.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.567    -0.562    pseudorandom/clk_out1
    SLICE_X49Y1          FDPE                                         r  pseudorandom/tetrimino_reg_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.421 r  pseudorandom/tetrimino_reg_reg[1]_P/Q
                         net (fo=6, routed)           0.109    -0.312    pseudorandom/tetrimino_reg_reg[1]_P_n_3
    SLICE_X48Y1          LUT5 (Prop_lut5_I0_O)        0.045    -0.267 f  pseudorandom/tetrimino_reg_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.242    -0.025    pseudorandom/tetrimino_reg_reg[1]_LDC_i_1_n_3
    SLICE_X49Y1          FDPE                                         f  pseudorandom/tetrimino_reg_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.837    -0.332    pseudorandom/clk_out1
    SLICE_X49Y1          FDPE                                         r  pseudorandom/tetrimino_reg_reg[1]_P/C
                         clock pessimism             -0.231    -0.562    
    SLICE_X49Y1          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.657    pseudorandom/tetrimino_reg_reg[1]_P
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.592%)  route 0.403ns (68.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.564    -0.565    pseudorandom/clk_out1
    SLICE_X45Y3          FDPE                                         r  pseudorandom/tetrimino_reg_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDPE (Prop_fdpe_C_Q)         0.141    -0.424 r  pseudorandom/tetrimino_reg_reg[2]_P/Q
                         net (fo=4, routed)           0.274    -0.150    pseudorandom/tetrimino_reg_reg[2]_P_n_3
    SLICE_X47Y3          LUT5 (Prop_lut5_I0_O)        0.045    -0.105 f  pseudorandom/tetrimino_reg_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.129     0.023    pseudorandom/tetrimino_reg_reg[2]_LDC_i_2_n_3
    SLICE_X46Y3          FDCE                                         f  pseudorandom/tetrimino_reg_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.834    -0.335    pseudorandom/clk_out1
    SLICE_X46Y3          FDCE                                         r  pseudorandom/tetrimino_reg_reg[2]_C/C
                         clock pessimism             -0.215    -0.549    
    SLICE_X46Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.616    pseudorandom/tetrimino_reg_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.190ns (36.816%)  route 0.326ns (63.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.566    -0.563    pseudorandom/clk_out1
    SLICE_X53Y3          FDCE                                         r  pseudorandom/tetrimino_reg_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  pseudorandom/tetrimino_reg_reg[7]_C/Q
                         net (fo=3, routed)           0.142    -0.281    pseudorandom/tetrimino_reg_reg[7]_C_n_3
    SLICE_X50Y3          LUT5 (Prop_lut5_I2_O)        0.049    -0.232 f  pseudorandom/tetrimino_reg_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.184    -0.047    pseudorandom/tetrimino_reg_reg[7]_LDC_i_1_n_3
    SLICE_X52Y3          FDPE                                         f  pseudorandom/tetrimino_reg_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.837    -0.332    pseudorandom/clk_out1
    SLICE_X52Y3          FDPE                                         r  pseudorandom/tetrimino_reg_reg[7]_P/C
                         clock pessimism             -0.219    -0.550    
    SLICE_X52Y3          FDPE (Remov_fdpe_C_PRE)     -0.139    -0.689    pseudorandom/tetrimino_reg_reg[7]_P
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[4]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.190ns (37.476%)  route 0.317ns (62.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.567    -0.562    pseudorandom/clk_out1
    SLICE_X49Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  pseudorandom/tetrimino_reg_reg[4]_C/Q
                         net (fo=4, routed)           0.120    -0.301    pseudorandom/tetrimino_reg_reg[4]_C_n_3
    SLICE_X48Y2          LUT5 (Prop_lut5_I2_O)        0.049    -0.252 f  pseudorandom/tetrimino_reg_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.197    -0.055    pseudorandom/tetrimino_reg_reg[4]_LDC_i_2_n_3
    SLICE_X49Y2          FDCE                                         f  pseudorandom/tetrimino_reg_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.837    -0.332    pseudorandom/clk_out1
    SLICE_X49Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[4]_C/C
                         clock pessimism             -0.231    -0.562    
    SLICE_X49Y2          FDCE (Remov_fdce_C_CLR)     -0.159    -0.721    pseudorandom/tetrimino_reg_reg[4]_C
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.666    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           630 Endpoints
Min Delay           630 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 renderer/grid_y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.413ns  (logic 6.591ns (27.000%)  route 17.821ns (73.000%))
  Logic Levels:           13  (CARRY4=2 LDCE=1 LUT2=1 LUT5=2 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         LDCE                         0.000     0.000 r  renderer/grid_y_reg[0]/G
    SLICE_X56Y15         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  renderer/grid_y_reg[0]/Q
                         net (fo=2, routed)           0.678     1.303    vga/vga_Red_OBUF[2]_inst_i_2_0[0]
    SLICE_X56Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.427 r  vga/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=19, routed)          1.055     2.482    vga/vga_Red_OBUF[3]_inst_i_169_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I1_O)        0.124     2.606 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000     2.606    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.858 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093     3.951    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295     4.246 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000     4.246    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.473 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984     5.456    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329     5.785 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    10.552    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    10.878 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    11.913    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.037 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    14.685    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    14.809 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    14.809    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    15.021 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.805    15.826    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.299    16.125 r  vga/vga_Red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           4.758    20.882    vga_Green_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    24.413 r  vga_Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.413    vga_Green[3]
    D17                                                               r  vga_Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/grid_y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.367ns  (logic 6.580ns (27.005%)  route 17.787ns (72.995%))
  Logic Levels:           13  (CARRY4=2 LDCE=1 LUT2=1 LUT5=2 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         LDCE                         0.000     0.000 r  renderer/grid_y_reg[0]/G
    SLICE_X56Y15         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  renderer/grid_y_reg[0]/Q
                         net (fo=2, routed)           0.678     1.303    vga/vga_Red_OBUF[2]_inst_i_2_0[0]
    SLICE_X56Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.427 r  vga/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=19, routed)          1.055     2.482    vga/vga_Red_OBUF[3]_inst_i_169_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I1_O)        0.124     2.606 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000     2.606    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.858 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093     3.951    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295     4.246 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000     4.246    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.473 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984     5.456    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329     5.785 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    10.552    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    10.878 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    11.913    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.037 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    14.685    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    14.809 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    14.809    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    15.021 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.716    15.737    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I3_O)        0.299    16.036 r  vga/vga_Red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.812    20.848    vga_Green_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    24.367 r  vga_Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.367    vga_Red[1]
    H19                                                               r  vga_Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/grid_y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.231ns  (logic 6.585ns (27.175%)  route 17.646ns (72.825%))
  Logic Levels:           13  (CARRY4=2 LDCE=1 LUT2=1 LUT5=2 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         LDCE                         0.000     0.000 r  renderer/grid_y_reg[0]/G
    SLICE_X56Y15         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  renderer/grid_y_reg[0]/Q
                         net (fo=2, routed)           0.678     1.303    vga/vga_Red_OBUF[2]_inst_i_2_0[0]
    SLICE_X56Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.427 r  vga/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=19, routed)          1.055     2.482    vga/vga_Red_OBUF[3]_inst_i_169_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I1_O)        0.124     2.606 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000     2.606    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.858 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093     3.951    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295     4.246 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000     4.246    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.473 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984     5.456    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329     5.785 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    10.552    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    10.878 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    11.913    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.037 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    14.685    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    14.809 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    14.809    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    15.021 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.716    15.737    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I3_O)        0.299    16.036 r  vga/vga_Red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.671    20.707    vga_Green_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    24.231 r  vga_Red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.231    vga_Red[0]
    G19                                                               r  vga_Red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/grid_y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.061ns  (logic 6.566ns (27.291%)  route 17.495ns (72.709%))
  Logic Levels:           13  (CARRY4=2 LDCE=1 LUT2=1 LUT5=2 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         LDCE                         0.000     0.000 r  renderer/grid_y_reg[0]/G
    SLICE_X56Y15         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  renderer/grid_y_reg[0]/Q
                         net (fo=2, routed)           0.678     1.303    vga/vga_Red_OBUF[2]_inst_i_2_0[0]
    SLICE_X56Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.427 r  vga/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=19, routed)          1.055     2.482    vga/vga_Red_OBUF[3]_inst_i_169_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I1_O)        0.124     2.606 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000     2.606    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.858 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093     3.951    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295     4.246 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000     4.246    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.473 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984     5.456    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329     5.785 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    10.552    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    10.878 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    11.913    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.037 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    14.685    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    14.809 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    14.809    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    15.021 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.716    15.737    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I3_O)        0.299    16.036 r  vga/vga_Red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.520    20.556    vga_Green_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    24.061 r  vga_Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.061    vga_Green[1]
    H17                                                               r  vga_Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/grid_y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.850ns  (logic 6.590ns (27.631%)  route 17.260ns (72.369%))
  Logic Levels:           13  (CARRY4=2 LDCE=1 LUT2=1 LUT5=2 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         LDCE                         0.000     0.000 r  renderer/grid_y_reg[0]/G
    SLICE_X56Y15         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  renderer/grid_y_reg[0]/Q
                         net (fo=2, routed)           0.678     1.303    vga/vga_Red_OBUF[2]_inst_i_2_0[0]
    SLICE_X56Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.427 r  vga/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=19, routed)          1.055     2.482    vga/vga_Red_OBUF[3]_inst_i_169_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I1_O)        0.124     2.606 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000     2.606    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.858 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093     3.951    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295     4.246 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000     4.246    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.473 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984     5.456    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329     5.785 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    10.552    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    10.878 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    11.913    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.037 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    14.685    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    14.809 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    14.809    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    15.021 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.886    15.907    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I4_O)        0.299    16.206 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           4.115    20.321    vga_Green_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    23.850 r  vga_Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.850    vga_Green[2]
    G17                                                               r  vga_Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/grid_y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.783ns  (logic 6.582ns (27.674%)  route 17.201ns (72.326%))
  Logic Levels:           13  (CARRY4=2 LDCE=1 LUT2=1 LUT5=2 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         LDCE                         0.000     0.000 r  renderer/grid_y_reg[0]/G
    SLICE_X56Y15         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  renderer/grid_y_reg[0]/Q
                         net (fo=2, routed)           0.678     1.303    vga/vga_Red_OBUF[2]_inst_i_2_0[0]
    SLICE_X56Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.427 r  vga/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=19, routed)          1.055     2.482    vga/vga_Red_OBUF[3]_inst_i_169_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I1_O)        0.124     2.606 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000     2.606    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.858 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093     3.951    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295     4.246 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000     4.246    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.473 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984     5.456    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329     5.785 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    10.552    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    10.878 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    11.913    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.037 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    14.685    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    14.809 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    14.809    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    15.021 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.716    15.737    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I3_O)        0.299    16.036 r  vga/vga_Red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.227    20.262    vga_Green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    23.783 r  vga_Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.783    vga_Green[0]
    J17                                                               r  vga_Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/grid_y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.722ns  (logic 6.586ns (27.762%)  route 17.136ns (72.238%))
  Logic Levels:           13  (CARRY4=2 LDCE=1 LUT2=1 LUT5=2 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         LDCE                         0.000     0.000 r  renderer/grid_y_reg[0]/G
    SLICE_X56Y15         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  renderer/grid_y_reg[0]/Q
                         net (fo=2, routed)           0.678     1.303    vga/vga_Red_OBUF[2]_inst_i_2_0[0]
    SLICE_X56Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.427 r  vga/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=19, routed)          1.055     2.482    vga/vga_Red_OBUF[3]_inst_i_169_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I1_O)        0.124     2.606 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000     2.606    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.858 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093     3.951    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295     4.246 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000     4.246    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.473 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984     5.456    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329     5.785 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    10.552    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    10.878 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    11.913    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.037 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    14.685    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    14.809 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    14.809    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    15.021 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.805    15.826    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.299    16.125 r  vga/vga_Red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           4.072    20.197    vga_Green_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    23.722 r  vga_Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.722    vga_Blue[3]
    J18                                                               r  vga_Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/grid_y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.704ns  (logic 6.585ns (27.780%)  route 17.119ns (72.220%))
  Logic Levels:           13  (CARRY4=2 LDCE=1 LUT2=1 LUT5=2 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         LDCE                         0.000     0.000 r  renderer/grid_y_reg[0]/G
    SLICE_X56Y15         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  renderer/grid_y_reg[0]/Q
                         net (fo=2, routed)           0.678     1.303    vga/vga_Red_OBUF[2]_inst_i_2_0[0]
    SLICE_X56Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.427 r  vga/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=19, routed)          1.055     2.482    vga/vga_Red_OBUF[3]_inst_i_169_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I1_O)        0.124     2.606 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000     2.606    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.858 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093     3.951    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295     4.246 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000     4.246    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.473 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984     5.456    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329     5.785 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    10.552    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    10.878 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    11.913    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.037 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    14.685    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    14.809 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    14.809    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    15.021 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.886    15.907    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I4_O)        0.299    16.206 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.974    20.180    vga_Green_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    23.704 r  vga_Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.704    vga_Red[2]
    J19                                                               r  vga_Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/grid_y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.614ns  (logic 6.564ns (27.798%)  route 17.050ns (72.202%))
  Logic Levels:           13  (CARRY4=2 LDCE=1 LUT2=1 LUT5=2 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         LDCE                         0.000     0.000 r  renderer/grid_y_reg[0]/G
    SLICE_X56Y15         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  renderer/grid_y_reg[0]/Q
                         net (fo=2, routed)           0.678     1.303    vga/vga_Red_OBUF[2]_inst_i_2_0[0]
    SLICE_X56Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.427 r  vga/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=19, routed)          1.055     2.482    vga/vga_Red_OBUF[3]_inst_i_169_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I1_O)        0.124     2.606 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000     2.606    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.858 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093     3.951    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295     4.246 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000     4.246    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.473 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984     5.456    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329     5.785 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    10.552    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    10.878 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    11.913    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.037 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    14.685    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    14.809 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    14.809    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    15.021 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.716    15.737    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I3_O)        0.299    16.036 r  vga/vga_Red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.075    20.111    vga_Green_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    23.614 r  vga_Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.614    vga_Blue[1]
    L18                                                               r  vga_Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/grid_y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.405ns  (logic 6.580ns (28.113%)  route 16.825ns (71.887%))
  Logic Levels:           13  (CARRY4=2 LDCE=1 LUT2=1 LUT5=2 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         LDCE                         0.000     0.000 r  renderer/grid_y_reg[0]/G
    SLICE_X56Y15         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  renderer/grid_y_reg[0]/Q
                         net (fo=2, routed)           0.678     1.303    vga/vga_Red_OBUF[2]_inst_i_2_0[0]
    SLICE_X56Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.427 r  vga/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=19, routed)          1.055     2.482    vga/vga_Red_OBUF[3]_inst_i_169_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I1_O)        0.124     2.606 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000     2.606    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.858 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093     3.951    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295     4.246 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000     4.246    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.473 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984     5.456    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329     5.785 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    10.552    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    10.878 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    11.913    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.037 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    14.685    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    14.809 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    14.809    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    15.021 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.886    15.907    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I4_O)        0.299    16.206 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.681    19.886    vga_Green_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    23.405 r  vga_Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.405    vga_Blue[2]
    K18                                                               r  vga_Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.285ns (54.812%)  route 0.235ns (45.188%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y2          LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[0]_LDC/G
    SLICE_X46Y2          LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  pseudorandom/tetrimino_reg_reg[0]_LDC/Q
                         net (fo=7, routed)           0.106     0.346    pseudorandom/tetrimino_reg_reg[0]_LDC_n_3
    SLICE_X47Y2          LUT5 (Prop_lut5_I1_O)        0.045     0.391 f  pseudorandom/tetrimino_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.129     0.520    pseudorandom/tetrimino_reg_reg[0]_LDC_i_2_n_3
    SLICE_X46Y2          LDCE                                         f  pseudorandom/tetrimino_reg_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.563ns  (logic 0.265ns (47.089%)  route 0.298ns (52.911%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[6]_LDC/G
    SLICE_X51Y2          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  pseudorandom/tetrimino_reg_reg[6]_LDC/Q
                         net (fo=3, routed)           0.169     0.389    pseudorandom/tetrimino_reg_reg[6]_LDC_n_3
    SLICE_X51Y2          LUT5 (Prop_lut5_I2_O)        0.045     0.434 f  pseudorandom/tetrimino_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.129     0.563    pseudorandom/tetrimino_reg_reg[6]_LDC_i_2_n_3
    SLICE_X51Y2          LDCE                                         f  pseudorandom/tetrimino_reg_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.270ns (47.555%)  route 0.298ns (52.445%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[2]_LDC/G
    SLICE_X47Y3          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  pseudorandom/tetrimino_reg_reg[2]_LDC/Q
                         net (fo=4, routed)           0.169     0.394    pseudorandom/tetrimino_reg_reg[2]_LDC_n_3
    SLICE_X47Y3          LUT5 (Prop_lut5_I1_O)        0.045     0.439 f  pseudorandom/tetrimino_reg_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.129     0.568    pseudorandom/tetrimino_reg_reg[2]_LDC_i_2_n_3
    SLICE_X47Y3          LDCE                                         f  pseudorandom/tetrimino_reg_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[4]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.576ns  (logic 0.201ns (34.890%)  route 0.375ns (65.110%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[4]_LDC/G
    SLICE_X48Y2          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  pseudorandom/tetrimino_reg_reg[4]_LDC/Q
                         net (fo=4, routed)           0.174     0.332    pseudorandom/tetrimino_reg_reg[4]_LDC_n_3
    SLICE_X48Y2          LUT5 (Prop_lut5_I1_O)        0.043     0.375 f  pseudorandom/tetrimino_reg_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.201     0.576    pseudorandom/tetrimino_reg_reg[4]_LDC_i_2_n_3
    SLICE_X48Y2          LDCE                                         f  pseudorandom/tetrimino_reg_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.646ns  (logic 0.289ns (44.728%)  route 0.357ns (55.272%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[5]_LDC/G
    SLICE_X50Y1          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  pseudorandom/tetrimino_reg_reg[5]_LDC/Q
                         net (fo=3, routed)           0.174     0.418    pseudorandom/tetrimino_reg_reg[5]_LDC_n_3
    SLICE_X50Y1          LUT5 (Prop_lut5_I2_O)        0.045     0.463 f  pseudorandom/tetrimino_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.183     0.646    pseudorandom/tetrimino_reg_reg[5]_LDC_i_2_n_3
    SLICE_X50Y1          LDCE                                         f  pseudorandom/tetrimino_reg_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.200ns (30.016%)  route 0.466ns (69.984%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[1]_LDC/G
    SLICE_X48Y0          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  pseudorandom/tetrimino_reg_reg[1]_LDC/Q
                         net (fo=6, routed)           0.270     0.428    pseudorandom/tetrimino_reg_reg[1]_LDC_n_3
    SLICE_X48Y2          LUT5 (Prop_lut5_I1_O)        0.042     0.470 f  pseudorandom/tetrimino_reg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.197     0.666    pseudorandom/tetrimino_reg_reg[1]_LDC_i_2_n_3
    SLICE_X48Y0          LDCE                                         f  pseudorandom/tetrimino_reg_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.699ns  (logic 0.271ns (38.794%)  route 0.428ns (61.206%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y3          LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[7]_LDC/G
    SLICE_X51Y3          LDCE (EnToQ_ldce_G_Q)        0.226     0.226 r  pseudorandom/tetrimino_reg_reg[7]_LDC/Q
                         net (fo=3, routed)           0.236     0.462    pseudorandom/tetrimino_reg_reg[7]_LDC_n_3
    SLICE_X50Y3          LUT5 (Prop_lut5_I1_O)        0.045     0.507 f  pseudorandom/tetrimino_reg_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.191     0.699    pseudorandom/tetrimino_reg_reg[7]_LDC_i_2_n_3
    SLICE_X51Y3          LDCE                                         f  pseudorandom/tetrimino_reg_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.888ns  (logic 0.265ns (29.850%)  route 0.623ns (70.150%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[3]_LDC/G
    SLICE_X49Y3          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  pseudorandom/tetrimino_reg_reg[3]_LDC/Q
                         net (fo=4, routed)           0.382     0.602    pseudorandom/tetrimino_reg_reg[3]_LDC_n_3
    SLICE_X49Y3          LUT5 (Prop_lut5_I1_O)        0.045     0.647 f  pseudorandom/tetrimino_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.241     0.888    pseudorandom/tetrimino_reg_reg[3]_LDC_i_2_n_3
    SLICE_X49Y3          LDCE                                         f  pseudorandom/tetrimino_reg_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/flash_on_reg/G
                            (positive level-sensitive latch)
  Destination:            game_logic/update_output_reg[63]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.017ns  (logic 0.313ns (30.780%)  route 0.704ns (69.220%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         LDCE                         0.000     0.000 r  game_logic/flash_on_reg/G
    SLICE_X44Y15         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/flash_on_reg/Q
                         net (fo=22, routed)          0.404     0.562    game_logic/flash_on
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.607 f  game_logic/update_output_reg[70]_i_5/O
                         net (fo=10, routed)          0.300     0.907    game_logic/update_output_reg[70]_i_5_n_3
    SLICE_X47Y21         LUT5 (Prop_lut5_I0_O)        0.045     0.952 r  game_logic/update_output_reg[63]_i_3/O
                         net (fo=1, routed)           0.000     0.952    game_logic/update_output_reg[63]_i_3_n_3
    SLICE_X47Y21         MUXF7 (Prop_muxf7_I1_O)      0.065     1.017 r  game_logic/update_output_reg[63]_i_1/O
                         net (fo=1, routed)           0.000     1.017    game_logic/update_output__0[63]
    SLICE_X47Y21         LDCE                                         r  game_logic/update_output_reg[63]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/flash_on_reg/G
                            (positive level-sensitive latch)
  Destination:            game_logic/update_output_reg[58]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.025ns  (logic 0.313ns (30.540%)  route 0.712ns (69.460%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         LDCE                         0.000     0.000 r  game_logic/flash_on_reg/G
    SLICE_X44Y15         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/flash_on_reg/Q
                         net (fo=22, routed)          0.548     0.706    game_logic/flash_on
    SLICE_X50Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.751 f  game_logic/update_output_reg[60]_i_5/O
                         net (fo=10, routed)          0.164     0.915    game_logic/update_output_reg[60]_i_5_n_3
    SLICE_X51Y20         LUT5 (Prop_lut5_I0_O)        0.045     0.960 r  game_logic/update_output_reg[58]_i_3/O
                         net (fo=1, routed)           0.000     0.960    game_logic/update_output_reg[58]_i_3_n_3
    SLICE_X51Y20         MUXF7 (Prop_muxf7_I1_O)      0.065     1.025 r  game_logic/update_output_reg[58]_i_1/O
                         net (fo=1, routed)           0.000     1.025    game_logic/update_output__0[58]
    SLICE_X51Y20         LDCE                                         r  game_logic/update_output_reg[58]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           643 Endpoints
Min Delay           643 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/pixel_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.024ns  (logic 13.329ns (27.756%)  route 34.694ns (72.244%))
  Logic Levels:           36  (CARRY4=15 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.637    -2.382    vga/clk_out1
    SLICE_X63Y7          FDCE                                         r  vga/pixel_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.926 f  vga/pixel_y_reg[2]/Q
                         net (fo=47, routed)          1.348    -0.578    vga/pixel_y_reg[2]_0[2]
    SLICE_X58Y8          LUT5 (Prop_lut5_I1_O)        0.152    -0.426 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.138     0.712    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.354     1.066 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.553     2.619    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y8          LUT5 (Prop_lut5_I1_O)        0.326     2.945 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.209     5.155    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.124     5.279 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.078     6.357    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.883 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.883    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.111 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          1.956     9.067    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y19         LUT3 (Prop_lut3_I1_O)        0.341     9.408 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           1.101    10.510    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.332    10.842 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.842    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.422 r  vga/grid_y_reg[3]_i_35/O[2]
                         net (fo=4, routed)           1.000    12.421    vga/grid_y_reg[3]_i_35_n_8
    SLICE_X58Y16         LUT6 (Prop_lut6_I5_O)        0.302    12.723 r  vga/grid_y_reg[3]_i_9/O
                         net (fo=2, routed)           1.113    13.836    vga/grid_y_reg[3]_i_9_n_3
    SLICE_X60Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.960 r  vga/grid_y_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    13.960    vga/grid_y_reg[3]_i_13_n_3
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.493 r  vga/grid_y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.493    vga/grid_y_reg[3]_i_2_n_3
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.610    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.727    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.844 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.844    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.063 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.104    16.168    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X59Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    16.724 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.724    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.058 r  vga/grid_y_reg[3]_i_40/O[1]
                         net (fo=3, routed)           1.487    18.545    vga/grid_y_reg[3]_i_40_n_9
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.303    18.848 r  vga/grid_y_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.848    vga/grid_y_reg[3]_i_91_n_3
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.398 r  vga/grid_y_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.398    vga/grid_y_reg[3]_i_39_n_3
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.512    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.565    21.191    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.116    21.307 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.819    22.125    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.328    22.453 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.489    22.942    vga/pixel_y_reg[7]_0[1]
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.124    23.066 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.645    23.711    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124    23.835 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    23.835    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.087 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093    25.180    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295    25.475 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    25.475    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.702 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984    26.685    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329    27.014 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    31.781    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    32.107 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    33.142    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.266 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    35.914    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    36.038 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    36.038    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    36.250 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.805    37.055    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.299    37.354 r  vga/vga_Red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           4.758    42.112    vga_Green_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    45.642 r  vga_Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    45.642    vga_Green[3]
    D17                                                               r  vga_Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.978ns  (logic 13.318ns (27.759%)  route 34.660ns (72.241%))
  Logic Levels:           36  (CARRY4=15 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.637    -2.382    vga/clk_out1
    SLICE_X63Y7          FDCE                                         r  vga/pixel_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.926 f  vga/pixel_y_reg[2]/Q
                         net (fo=47, routed)          1.348    -0.578    vga/pixel_y_reg[2]_0[2]
    SLICE_X58Y8          LUT5 (Prop_lut5_I1_O)        0.152    -0.426 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.138     0.712    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.354     1.066 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.553     2.619    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y8          LUT5 (Prop_lut5_I1_O)        0.326     2.945 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.209     5.155    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.124     5.279 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.078     6.357    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.883 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.883    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.111 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          1.956     9.067    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y19         LUT3 (Prop_lut3_I1_O)        0.341     9.408 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           1.101    10.510    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.332    10.842 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.842    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.422 r  vga/grid_y_reg[3]_i_35/O[2]
                         net (fo=4, routed)           1.000    12.421    vga/grid_y_reg[3]_i_35_n_8
    SLICE_X58Y16         LUT6 (Prop_lut6_I5_O)        0.302    12.723 r  vga/grid_y_reg[3]_i_9/O
                         net (fo=2, routed)           1.113    13.836    vga/grid_y_reg[3]_i_9_n_3
    SLICE_X60Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.960 r  vga/grid_y_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    13.960    vga/grid_y_reg[3]_i_13_n_3
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.493 r  vga/grid_y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.493    vga/grid_y_reg[3]_i_2_n_3
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.610    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.727    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.844 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.844    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.063 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.104    16.168    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X59Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    16.724 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.724    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.058 r  vga/grid_y_reg[3]_i_40/O[1]
                         net (fo=3, routed)           1.487    18.545    vga/grid_y_reg[3]_i_40_n_9
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.303    18.848 r  vga/grid_y_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.848    vga/grid_y_reg[3]_i_91_n_3
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.398 r  vga/grid_y_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.398    vga/grid_y_reg[3]_i_39_n_3
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.512    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.565    21.191    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.116    21.307 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.819    22.125    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.328    22.453 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.489    22.942    vga/pixel_y_reg[7]_0[1]
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.124    23.066 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.645    23.711    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124    23.835 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    23.835    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.087 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093    25.180    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295    25.475 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    25.475    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.702 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984    26.685    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329    27.014 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    31.781    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    32.107 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    33.142    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.266 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    35.914    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    36.038 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    36.038    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    36.250 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.716    36.966    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I3_O)        0.299    37.265 r  vga/vga_Red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.812    42.077    vga_Green_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    45.596 r  vga_Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    45.596    vga_Red[1]
    H19                                                               r  vga_Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.841ns  (logic 13.323ns (27.848%)  route 34.519ns (72.152%))
  Logic Levels:           36  (CARRY4=15 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.637    -2.382    vga/clk_out1
    SLICE_X63Y7          FDCE                                         r  vga/pixel_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.926 f  vga/pixel_y_reg[2]/Q
                         net (fo=47, routed)          1.348    -0.578    vga/pixel_y_reg[2]_0[2]
    SLICE_X58Y8          LUT5 (Prop_lut5_I1_O)        0.152    -0.426 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.138     0.712    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.354     1.066 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.553     2.619    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y8          LUT5 (Prop_lut5_I1_O)        0.326     2.945 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.209     5.155    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.124     5.279 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.078     6.357    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.883 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.883    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.111 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          1.956     9.067    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y19         LUT3 (Prop_lut3_I1_O)        0.341     9.408 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           1.101    10.510    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.332    10.842 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.842    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.422 r  vga/grid_y_reg[3]_i_35/O[2]
                         net (fo=4, routed)           1.000    12.421    vga/grid_y_reg[3]_i_35_n_8
    SLICE_X58Y16         LUT6 (Prop_lut6_I5_O)        0.302    12.723 r  vga/grid_y_reg[3]_i_9/O
                         net (fo=2, routed)           1.113    13.836    vga/grid_y_reg[3]_i_9_n_3
    SLICE_X60Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.960 r  vga/grid_y_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    13.960    vga/grid_y_reg[3]_i_13_n_3
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.493 r  vga/grid_y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.493    vga/grid_y_reg[3]_i_2_n_3
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.610    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.727    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.844 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.844    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.063 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.104    16.168    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X59Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    16.724 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.724    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.058 r  vga/grid_y_reg[3]_i_40/O[1]
                         net (fo=3, routed)           1.487    18.545    vga/grid_y_reg[3]_i_40_n_9
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.303    18.848 r  vga/grid_y_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.848    vga/grid_y_reg[3]_i_91_n_3
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.398 r  vga/grid_y_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.398    vga/grid_y_reg[3]_i_39_n_3
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.512    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.565    21.191    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.116    21.307 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.819    22.125    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.328    22.453 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.489    22.942    vga/pixel_y_reg[7]_0[1]
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.124    23.066 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.645    23.711    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124    23.835 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    23.835    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.087 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093    25.180    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295    25.475 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    25.475    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.702 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984    26.685    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329    27.014 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    31.781    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    32.107 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    33.142    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.266 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    35.914    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    36.038 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    36.038    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    36.250 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.716    36.966    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I3_O)        0.299    37.265 r  vga/vga_Red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.671    41.936    vga_Green_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    45.460 r  vga_Red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    45.460    vga_Red[0]
    G19                                                               r  vga_Red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.672ns  (logic 13.304ns (27.908%)  route 34.368ns (72.092%))
  Logic Levels:           36  (CARRY4=15 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.637    -2.382    vga/clk_out1
    SLICE_X63Y7          FDCE                                         r  vga/pixel_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.926 f  vga/pixel_y_reg[2]/Q
                         net (fo=47, routed)          1.348    -0.578    vga/pixel_y_reg[2]_0[2]
    SLICE_X58Y8          LUT5 (Prop_lut5_I1_O)        0.152    -0.426 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.138     0.712    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.354     1.066 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.553     2.619    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y8          LUT5 (Prop_lut5_I1_O)        0.326     2.945 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.209     5.155    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.124     5.279 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.078     6.357    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.883 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.883    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.111 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          1.956     9.067    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y19         LUT3 (Prop_lut3_I1_O)        0.341     9.408 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           1.101    10.510    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.332    10.842 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.842    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.422 r  vga/grid_y_reg[3]_i_35/O[2]
                         net (fo=4, routed)           1.000    12.421    vga/grid_y_reg[3]_i_35_n_8
    SLICE_X58Y16         LUT6 (Prop_lut6_I5_O)        0.302    12.723 r  vga/grid_y_reg[3]_i_9/O
                         net (fo=2, routed)           1.113    13.836    vga/grid_y_reg[3]_i_9_n_3
    SLICE_X60Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.960 r  vga/grid_y_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    13.960    vga/grid_y_reg[3]_i_13_n_3
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.493 r  vga/grid_y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.493    vga/grid_y_reg[3]_i_2_n_3
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.610    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.727    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.844 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.844    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.063 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.104    16.168    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X59Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    16.724 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.724    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.058 r  vga/grid_y_reg[3]_i_40/O[1]
                         net (fo=3, routed)           1.487    18.545    vga/grid_y_reg[3]_i_40_n_9
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.303    18.848 r  vga/grid_y_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.848    vga/grid_y_reg[3]_i_91_n_3
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.398 r  vga/grid_y_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.398    vga/grid_y_reg[3]_i_39_n_3
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.512    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.565    21.191    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.116    21.307 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.819    22.125    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.328    22.453 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.489    22.942    vga/pixel_y_reg[7]_0[1]
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.124    23.066 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.645    23.711    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124    23.835 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    23.835    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.087 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093    25.180    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295    25.475 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    25.475    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.702 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984    26.685    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329    27.014 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    31.781    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    32.107 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    33.142    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.266 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    35.914    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    36.038 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    36.038    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    36.250 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.716    36.966    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I3_O)        0.299    37.265 r  vga/vga_Red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.520    41.785    vga_Green_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    45.291 r  vga_Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    45.291    vga_Green[1]
    H17                                                               r  vga_Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.461ns  (logic 13.328ns (28.082%)  route 34.133ns (71.918%))
  Logic Levels:           36  (CARRY4=15 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.637    -2.382    vga/clk_out1
    SLICE_X63Y7          FDCE                                         r  vga/pixel_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.926 f  vga/pixel_y_reg[2]/Q
                         net (fo=47, routed)          1.348    -0.578    vga/pixel_y_reg[2]_0[2]
    SLICE_X58Y8          LUT5 (Prop_lut5_I1_O)        0.152    -0.426 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.138     0.712    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.354     1.066 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.553     2.619    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y8          LUT5 (Prop_lut5_I1_O)        0.326     2.945 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.209     5.155    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.124     5.279 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.078     6.357    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.883 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.883    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.111 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          1.956     9.067    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y19         LUT3 (Prop_lut3_I1_O)        0.341     9.408 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           1.101    10.510    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.332    10.842 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.842    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.422 r  vga/grid_y_reg[3]_i_35/O[2]
                         net (fo=4, routed)           1.000    12.421    vga/grid_y_reg[3]_i_35_n_8
    SLICE_X58Y16         LUT6 (Prop_lut6_I5_O)        0.302    12.723 r  vga/grid_y_reg[3]_i_9/O
                         net (fo=2, routed)           1.113    13.836    vga/grid_y_reg[3]_i_9_n_3
    SLICE_X60Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.960 r  vga/grid_y_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    13.960    vga/grid_y_reg[3]_i_13_n_3
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.493 r  vga/grid_y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.493    vga/grid_y_reg[3]_i_2_n_3
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.610    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.727    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.844 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.844    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.063 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.104    16.168    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X59Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    16.724 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.724    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.058 r  vga/grid_y_reg[3]_i_40/O[1]
                         net (fo=3, routed)           1.487    18.545    vga/grid_y_reg[3]_i_40_n_9
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.303    18.848 r  vga/grid_y_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.848    vga/grid_y_reg[3]_i_91_n_3
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.398 r  vga/grid_y_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.398    vga/grid_y_reg[3]_i_39_n_3
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.512    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.565    21.191    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.116    21.307 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.819    22.125    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.328    22.453 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.489    22.942    vga/pixel_y_reg[7]_0[1]
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.124    23.066 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.645    23.711    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124    23.835 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    23.835    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.087 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093    25.180    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295    25.475 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    25.475    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.702 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984    26.685    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329    27.014 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    31.781    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    32.107 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    33.142    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.266 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    35.914    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    36.038 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    36.038    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    36.250 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.886    37.136    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I4_O)        0.299    37.435 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           4.115    41.550    vga_Green_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    45.079 r  vga_Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    45.079    vga_Green[2]
    G17                                                               r  vga_Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.394ns  (logic 13.320ns (28.104%)  route 34.074ns (71.896%))
  Logic Levels:           36  (CARRY4=15 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.637    -2.382    vga/clk_out1
    SLICE_X63Y7          FDCE                                         r  vga/pixel_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.926 f  vga/pixel_y_reg[2]/Q
                         net (fo=47, routed)          1.348    -0.578    vga/pixel_y_reg[2]_0[2]
    SLICE_X58Y8          LUT5 (Prop_lut5_I1_O)        0.152    -0.426 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.138     0.712    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.354     1.066 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.553     2.619    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y8          LUT5 (Prop_lut5_I1_O)        0.326     2.945 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.209     5.155    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.124     5.279 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.078     6.357    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.883 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.883    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.111 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          1.956     9.067    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y19         LUT3 (Prop_lut3_I1_O)        0.341     9.408 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           1.101    10.510    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.332    10.842 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.842    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.422 r  vga/grid_y_reg[3]_i_35/O[2]
                         net (fo=4, routed)           1.000    12.421    vga/grid_y_reg[3]_i_35_n_8
    SLICE_X58Y16         LUT6 (Prop_lut6_I5_O)        0.302    12.723 r  vga/grid_y_reg[3]_i_9/O
                         net (fo=2, routed)           1.113    13.836    vga/grid_y_reg[3]_i_9_n_3
    SLICE_X60Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.960 r  vga/grid_y_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    13.960    vga/grid_y_reg[3]_i_13_n_3
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.493 r  vga/grid_y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.493    vga/grid_y_reg[3]_i_2_n_3
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.610    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.727    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.844 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.844    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.063 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.104    16.168    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X59Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    16.724 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.724    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.058 r  vga/grid_y_reg[3]_i_40/O[1]
                         net (fo=3, routed)           1.487    18.545    vga/grid_y_reg[3]_i_40_n_9
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.303    18.848 r  vga/grid_y_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.848    vga/grid_y_reg[3]_i_91_n_3
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.398 r  vga/grid_y_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.398    vga/grid_y_reg[3]_i_39_n_3
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.512    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.565    21.191    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.116    21.307 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.819    22.125    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.328    22.453 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.489    22.942    vga/pixel_y_reg[7]_0[1]
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.124    23.066 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.645    23.711    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124    23.835 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    23.835    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.087 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093    25.180    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295    25.475 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    25.475    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.702 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984    26.685    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329    27.014 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    31.781    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    32.107 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    33.142    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.266 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    35.914    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    36.038 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    36.038    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    36.250 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.716    36.966    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I3_O)        0.299    37.265 r  vga/vga_Red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.227    41.492    vga_Green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    45.013 r  vga_Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    45.013    vga_Green[0]
    J17                                                               r  vga_Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.333ns  (logic 13.324ns (28.149%)  route 34.009ns (71.851%))
  Logic Levels:           36  (CARRY4=15 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.637    -2.382    vga/clk_out1
    SLICE_X63Y7          FDCE                                         r  vga/pixel_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.926 f  vga/pixel_y_reg[2]/Q
                         net (fo=47, routed)          1.348    -0.578    vga/pixel_y_reg[2]_0[2]
    SLICE_X58Y8          LUT5 (Prop_lut5_I1_O)        0.152    -0.426 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.138     0.712    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.354     1.066 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.553     2.619    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y8          LUT5 (Prop_lut5_I1_O)        0.326     2.945 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.209     5.155    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.124     5.279 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.078     6.357    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.883 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.883    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.111 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          1.956     9.067    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y19         LUT3 (Prop_lut3_I1_O)        0.341     9.408 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           1.101    10.510    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.332    10.842 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.842    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.422 r  vga/grid_y_reg[3]_i_35/O[2]
                         net (fo=4, routed)           1.000    12.421    vga/grid_y_reg[3]_i_35_n_8
    SLICE_X58Y16         LUT6 (Prop_lut6_I5_O)        0.302    12.723 r  vga/grid_y_reg[3]_i_9/O
                         net (fo=2, routed)           1.113    13.836    vga/grid_y_reg[3]_i_9_n_3
    SLICE_X60Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.960 r  vga/grid_y_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    13.960    vga/grid_y_reg[3]_i_13_n_3
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.493 r  vga/grid_y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.493    vga/grid_y_reg[3]_i_2_n_3
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.610    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.727    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.844 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.844    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.063 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.104    16.168    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X59Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    16.724 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.724    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.058 r  vga/grid_y_reg[3]_i_40/O[1]
                         net (fo=3, routed)           1.487    18.545    vga/grid_y_reg[3]_i_40_n_9
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.303    18.848 r  vga/grid_y_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.848    vga/grid_y_reg[3]_i_91_n_3
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.398 r  vga/grid_y_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.398    vga/grid_y_reg[3]_i_39_n_3
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.512    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.565    21.191    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.116    21.307 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.819    22.125    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.328    22.453 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.489    22.942    vga/pixel_y_reg[7]_0[1]
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.124    23.066 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.645    23.711    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124    23.835 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    23.835    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.087 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093    25.180    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295    25.475 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    25.475    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.702 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984    26.685    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329    27.014 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    31.781    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    32.107 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    33.142    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.266 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    35.914    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    36.038 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    36.038    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    36.250 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.805    37.055    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.299    37.354 r  vga/vga_Red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           4.072    41.426    vga_Green_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    44.951 r  vga_Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    44.951    vga_Blue[3]
    J18                                                               r  vga_Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.315ns  (logic 13.323ns (28.158%)  route 33.992ns (71.842%))
  Logic Levels:           36  (CARRY4=15 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.637    -2.382    vga/clk_out1
    SLICE_X63Y7          FDCE                                         r  vga/pixel_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.926 f  vga/pixel_y_reg[2]/Q
                         net (fo=47, routed)          1.348    -0.578    vga/pixel_y_reg[2]_0[2]
    SLICE_X58Y8          LUT5 (Prop_lut5_I1_O)        0.152    -0.426 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.138     0.712    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.354     1.066 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.553     2.619    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y8          LUT5 (Prop_lut5_I1_O)        0.326     2.945 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.209     5.155    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.124     5.279 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.078     6.357    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.883 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.883    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.111 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          1.956     9.067    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y19         LUT3 (Prop_lut3_I1_O)        0.341     9.408 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           1.101    10.510    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.332    10.842 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.842    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.422 r  vga/grid_y_reg[3]_i_35/O[2]
                         net (fo=4, routed)           1.000    12.421    vga/grid_y_reg[3]_i_35_n_8
    SLICE_X58Y16         LUT6 (Prop_lut6_I5_O)        0.302    12.723 r  vga/grid_y_reg[3]_i_9/O
                         net (fo=2, routed)           1.113    13.836    vga/grid_y_reg[3]_i_9_n_3
    SLICE_X60Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.960 r  vga/grid_y_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    13.960    vga/grid_y_reg[3]_i_13_n_3
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.493 r  vga/grid_y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.493    vga/grid_y_reg[3]_i_2_n_3
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.610    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.727    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.844 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.844    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.063 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.104    16.168    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X59Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    16.724 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.724    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.058 r  vga/grid_y_reg[3]_i_40/O[1]
                         net (fo=3, routed)           1.487    18.545    vga/grid_y_reg[3]_i_40_n_9
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.303    18.848 r  vga/grid_y_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.848    vga/grid_y_reg[3]_i_91_n_3
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.398 r  vga/grid_y_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.398    vga/grid_y_reg[3]_i_39_n_3
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.512    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.565    21.191    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.116    21.307 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.819    22.125    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.328    22.453 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.489    22.942    vga/pixel_y_reg[7]_0[1]
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.124    23.066 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.645    23.711    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124    23.835 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    23.835    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.087 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093    25.180    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295    25.475 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    25.475    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.702 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984    26.685    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329    27.014 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    31.781    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    32.107 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    33.142    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.266 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    35.914    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    36.038 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    36.038    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    36.250 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.886    37.136    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I4_O)        0.299    37.435 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.974    41.409    vga_Green_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    44.933 r  vga_Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    44.933    vga_Red[2]
    J19                                                               r  vga_Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.225ns  (logic 13.302ns (28.168%)  route 33.923ns (71.832%))
  Logic Levels:           36  (CARRY4=15 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.637    -2.382    vga/clk_out1
    SLICE_X63Y7          FDCE                                         r  vga/pixel_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.926 f  vga/pixel_y_reg[2]/Q
                         net (fo=47, routed)          1.348    -0.578    vga/pixel_y_reg[2]_0[2]
    SLICE_X58Y8          LUT5 (Prop_lut5_I1_O)        0.152    -0.426 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.138     0.712    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.354     1.066 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.553     2.619    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y8          LUT5 (Prop_lut5_I1_O)        0.326     2.945 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.209     5.155    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.124     5.279 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.078     6.357    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.883 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.883    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.111 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          1.956     9.067    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y19         LUT3 (Prop_lut3_I1_O)        0.341     9.408 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           1.101    10.510    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.332    10.842 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.842    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.422 r  vga/grid_y_reg[3]_i_35/O[2]
                         net (fo=4, routed)           1.000    12.421    vga/grid_y_reg[3]_i_35_n_8
    SLICE_X58Y16         LUT6 (Prop_lut6_I5_O)        0.302    12.723 r  vga/grid_y_reg[3]_i_9/O
                         net (fo=2, routed)           1.113    13.836    vga/grid_y_reg[3]_i_9_n_3
    SLICE_X60Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.960 r  vga/grid_y_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    13.960    vga/grid_y_reg[3]_i_13_n_3
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.493 r  vga/grid_y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.493    vga/grid_y_reg[3]_i_2_n_3
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.610    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.727    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.844 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.844    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.063 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.104    16.168    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X59Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    16.724 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.724    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.058 r  vga/grid_y_reg[3]_i_40/O[1]
                         net (fo=3, routed)           1.487    18.545    vga/grid_y_reg[3]_i_40_n_9
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.303    18.848 r  vga/grid_y_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.848    vga/grid_y_reg[3]_i_91_n_3
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.398 r  vga/grid_y_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.398    vga/grid_y_reg[3]_i_39_n_3
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.512    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.565    21.191    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.116    21.307 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.819    22.125    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.328    22.453 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.489    22.942    vga/pixel_y_reg[7]_0[1]
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.124    23.066 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.645    23.711    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124    23.835 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    23.835    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.087 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093    25.180    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295    25.475 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    25.475    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.702 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984    26.685    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329    27.014 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    31.781    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    32.107 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    33.142    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.266 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    35.914    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    36.038 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    36.038    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    36.250 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.716    36.966    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I3_O)        0.299    37.265 r  vga/vga_Red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.075    41.340    vga_Green_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    44.844 r  vga_Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    44.844    vga_Blue[1]
    L18                                                               r  vga_Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.016ns  (logic 13.318ns (28.326%)  route 33.698ns (71.674%))
  Logic Levels:           36  (CARRY4=15 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.637    -2.382    vga/clk_out1
    SLICE_X63Y7          FDCE                                         r  vga/pixel_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.926 f  vga/pixel_y_reg[2]/Q
                         net (fo=47, routed)          1.348    -0.578    vga/pixel_y_reg[2]_0[2]
    SLICE_X58Y8          LUT5 (Prop_lut5_I1_O)        0.152    -0.426 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.138     0.712    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.354     1.066 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.553     2.619    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y8          LUT5 (Prop_lut5_I1_O)        0.326     2.945 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.209     5.155    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.124     5.279 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.078     6.357    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.883 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.883    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.111 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          1.956     9.067    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y19         LUT3 (Prop_lut3_I1_O)        0.341     9.408 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           1.101    10.510    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.332    10.842 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.842    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.422 r  vga/grid_y_reg[3]_i_35/O[2]
                         net (fo=4, routed)           1.000    12.421    vga/grid_y_reg[3]_i_35_n_8
    SLICE_X58Y16         LUT6 (Prop_lut6_I5_O)        0.302    12.723 r  vga/grid_y_reg[3]_i_9/O
                         net (fo=2, routed)           1.113    13.836    vga/grid_y_reg[3]_i_9_n_3
    SLICE_X60Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.960 r  vga/grid_y_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    13.960    vga/grid_y_reg[3]_i_13_n_3
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.493 r  vga/grid_y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.493    vga/grid_y_reg[3]_i_2_n_3
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.610    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.727    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.844 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.844    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.063 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.104    16.168    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X59Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    16.724 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.724    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.058 r  vga/grid_y_reg[3]_i_40/O[1]
                         net (fo=3, routed)           1.487    18.545    vga/grid_y_reg[3]_i_40_n_9
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.303    18.848 r  vga/grid_y_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.848    vga/grid_y_reg[3]_i_91_n_3
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.398 r  vga/grid_y_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.398    vga/grid_y_reg[3]_i_39_n_3
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.512    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.565    21.191    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.116    21.307 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.819    22.125    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.328    22.453 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.489    22.942    vga/pixel_y_reg[7]_0[1]
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.124    23.066 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.645    23.711    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124    23.835 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    23.835    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.087 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093    25.180    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295    25.475 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    25.475    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.702 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984    26.685    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329    27.014 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    31.781    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    32.107 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    33.142    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.266 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    35.914    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    36.038 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    36.038    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    36.250 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.886    37.136    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I4_O)        0.299    37.435 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.681    41.116    vga_Green_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    44.634 r  vga_Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    44.634    vga_Blue[2]
    K18                                                               r  vga_Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ram/internal_myblockfield_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.602ns  (logic 0.467ns (77.561%)  route 0.135ns (22.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.520    -1.993    ram/clk_out1
    SLICE_X65Y47         FDCE                                         r  ram/internal_myblockfield_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDCE (Prop_fdce_C_Q)         0.367    -1.626 r  ram/internal_myblockfield_reg[6]/Q
                         net (fo=1, routed)           0.135    -1.491    game_logic/update_saved_reg[200]_i_1_0[5]
    SLICE_X64Y47         LUT6 (Prop_lut6_I4_O)        0.100    -1.391 r  game_logic/update_saved_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -1.391    game_logic/update_saved__0[6]
    SLICE_X64Y47         LDCE                                         r  game_logic/update_saved_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[80]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[80]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.742ns  (logic 0.467ns (62.918%)  route 0.275ns (37.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.440    -2.073    ram/clk_out1
    SLICE_X13Y18         FDCE                                         r  ram/internal_savedfield_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDCE (Prop_fdce_C_Q)         0.367    -1.706 r  ram/internal_savedfield_reg[80]/Q
                         net (fo=24, routed)          0.275    -1.431    game_logic/set_update_saved_reg[200]_1[79]
    SLICE_X12Y17         LUT6 (Prop_lut6_I3_O)        0.100    -1.331 r  game_logic/update_saved_reg[80]_i_1/O
                         net (fo=1, routed)           0.000    -1.331    game_logic/update_saved__0[80]
    SLICE_X12Y17         LDCE                                         r  game_logic/update_saved_reg[80]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.753ns  (logic 0.467ns (62.004%)  route 0.286ns (37.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.507    -2.006    ram/clk_out1
    SLICE_X61Y30         FDCE                                         r  ram/internal_savedfield_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDCE (Prop_fdce_C_Q)         0.367    -1.639 r  ram/internal_savedfield_reg[27]/Q
                         net (fo=25, routed)          0.286    -1.353    game_logic/set_update_saved_reg[200]_1[26]
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.100    -1.253 r  game_logic/update_saved_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    -1.253    game_logic/update_saved__0[27]
    SLICE_X60Y30         LDCE                                         r  game_logic/update_saved_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[104]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[104]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.835ns  (logic 0.467ns (55.935%)  route 0.368ns (44.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.443    -2.070    ram/clk_out1
    SLICE_X11Y17         FDCE                                         r  ram/internal_savedfield_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDCE (Prop_fdce_C_Q)         0.367    -1.703 r  ram/internal_savedfield_reg[104]/Q
                         net (fo=24, routed)          0.368    -1.335    game_logic/set_update_saved_reg[200]_1[103]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.100    -1.235 r  game_logic/update_saved_reg[104]_i_1/O
                         net (fo=1, routed)           0.000    -1.235    game_logic/update_saved__0[104]
    SLICE_X8Y17          LDCE                                         r  game_logic/update_saved_reg[104]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_myblockfield_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.827ns  (logic 0.467ns (56.501%)  route 0.360ns (43.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.508    -2.006    ram/clk_out1
    SLICE_X61Y53         FDCE                                         r  ram/internal_myblockfield_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.367    -1.639 r  ram/internal_myblockfield_reg[3]/Q
                         net (fo=1, routed)           0.360    -1.279    game_logic/update_saved_reg[200]_i_1_0[2]
    SLICE_X62Y53         LUT6 (Prop_lut6_I4_O)        0.100    -1.179 r  game_logic/update_saved_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.179    game_logic/update_saved__0[3]
    SLICE_X62Y53         LDCE                                         r  game_logic/update_saved_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/FSM_sequential_state_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.854ns  (logic 0.467ns (54.703%)  route 0.387ns (45.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.508    -2.005    game_logic/clk_out1
    SLICE_X59Y31         FDCE                                         r  game_logic/FSM_sequential_state_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.367    -1.638 f  game_logic/FSM_sequential_state_reg[1]_rep__3/Q
                         net (fo=114, routed)         0.387    -1.251    game_logic/FSM_sequential_state_reg[1]_rep__3_n_3
    SLICE_X58Y32         LUT6 (Prop_lut6_I5_O)        0.100    -1.151 r  game_logic/update_saved_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    -1.151    game_logic/update_saved__0[20]
    SLICE_X58Y32         LDCE                                         r  game_logic/update_saved_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[157]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_output_reg[157]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.927ns  (logic 0.638ns (68.853%)  route 0.289ns (31.147%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.437    -2.077    ram/clk_out1
    SLICE_X49Y62         FDCE                                         r  ram/internal_savedfield_reg[157]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.367    -1.710 r  ram/internal_savedfield_reg[157]/Q
                         net (fo=24, routed)          0.289    -1.421    game_logic/set_update_saved_reg[200]_1[156]
    SLICE_X49Y61         LUT6 (Prop_lut6_I1_O)        0.100    -1.321 r  game_logic/update_output_reg[157]_i_2/O
                         net (fo=1, routed)           0.000    -1.321    game_logic/update_output_reg[157]_i_2_n_3
    SLICE_X49Y61         MUXF7 (Prop_muxf7_I0_O)      0.171    -1.150 r  game_logic/update_output_reg[157]_i_1/O
                         net (fo=1, routed)           0.000    -1.150    game_logic/update_output__0[157]
    SLICE_X49Y61         LDCE                                         r  game_logic/update_output_reg[157]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[180]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[190]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.906ns  (logic 0.467ns (51.570%)  route 0.439ns (48.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.512    -2.001    ram/clk_out1
    SLICE_X5Y35          FDCE                                         r  ram/internal_savedfield_reg[180]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDCE (Prop_fdce_C_Q)         0.367    -1.634 r  ram/internal_savedfield_reg[180]/Q
                         net (fo=24, routed)          0.439    -1.196    game_logic/set_update_saved_reg[200]_1[179]
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.100    -1.096 r  game_logic/update_saved_reg[190]_i_1/O
                         net (fo=1, routed)           0.000    -1.096    game_logic/update_saved__0[190]
    SLICE_X2Y34          LDCE                                         r  game_logic/update_saved_reg[190]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[161]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[161]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.908ns  (logic 0.467ns (51.441%)  route 0.441ns (48.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.515    -1.998    ram/clk_out1
    SLICE_X5Y40          FDCE                                         r  ram/internal_savedfield_reg[161]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDCE (Prop_fdce_C_Q)         0.367    -1.631 r  ram/internal_savedfield_reg[161]/Q
                         net (fo=24, routed)          0.441    -1.190    game_logic/set_update_saved_reg[200]_1[160]
    SLICE_X4Y41          LUT6 (Prop_lut6_I2_O)        0.100    -1.090 r  game_logic/update_saved_reg[161]_i_1/O
                         net (fo=1, routed)           0.000    -1.090    game_logic/update_saved__0[161]
    SLICE_X4Y41          LDCE                                         r  game_logic/update_saved_reg[161]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.999ns  (logic 0.467ns (46.748%)  route 0.532ns (53.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.439    -2.075    ram/clk_out1
    SLICE_X53Y61         FDCE                                         r  ram/internal_savedfield_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDCE (Prop_fdce_C_Q)         0.367    -1.708 r  ram/internal_savedfield_reg[4]/Q
                         net (fo=26, routed)          0.254    -1.454    game_logic/set_update_saved_reg[200]_1[3]
    SLICE_X52Y61         LUT6 (Prop_lut6_I1_O)        0.100    -1.354 r  game_logic/update_saved_reg[4]_i_1/O
                         net (fo=1, routed)           0.278    -1.076    game_logic/update_saved__0[4]
    SLICE_X53Y62         LDCE                                         r  game_logic/update_saved_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay           643 Endpoints
Min Delay           643 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/pixel_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.024ns  (logic 13.329ns (27.756%)  route 34.694ns (72.244%))
  Logic Levels:           36  (CARRY4=15 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.637    -2.382    vga/clk_out1
    SLICE_X63Y7          FDCE                                         r  vga/pixel_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.926 f  vga/pixel_y_reg[2]/Q
                         net (fo=47, routed)          1.348    -0.578    vga/pixel_y_reg[2]_0[2]
    SLICE_X58Y8          LUT5 (Prop_lut5_I1_O)        0.152    -0.426 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.138     0.712    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.354     1.066 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.553     2.619    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y8          LUT5 (Prop_lut5_I1_O)        0.326     2.945 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.209     5.155    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.124     5.279 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.078     6.357    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.883 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.883    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.111 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          1.956     9.067    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y19         LUT3 (Prop_lut3_I1_O)        0.341     9.408 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           1.101    10.510    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.332    10.842 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.842    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.422 r  vga/grid_y_reg[3]_i_35/O[2]
                         net (fo=4, routed)           1.000    12.421    vga/grid_y_reg[3]_i_35_n_8
    SLICE_X58Y16         LUT6 (Prop_lut6_I5_O)        0.302    12.723 r  vga/grid_y_reg[3]_i_9/O
                         net (fo=2, routed)           1.113    13.836    vga/grid_y_reg[3]_i_9_n_3
    SLICE_X60Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.960 r  vga/grid_y_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    13.960    vga/grid_y_reg[3]_i_13_n_3
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.493 r  vga/grid_y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.493    vga/grid_y_reg[3]_i_2_n_3
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.610    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.727    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.844 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.844    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.063 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.104    16.168    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X59Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    16.724 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.724    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.058 r  vga/grid_y_reg[3]_i_40/O[1]
                         net (fo=3, routed)           1.487    18.545    vga/grid_y_reg[3]_i_40_n_9
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.303    18.848 r  vga/grid_y_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.848    vga/grid_y_reg[3]_i_91_n_3
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.398 r  vga/grid_y_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.398    vga/grid_y_reg[3]_i_39_n_3
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.512    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.565    21.191    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.116    21.307 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.819    22.125    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.328    22.453 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.489    22.942    vga/pixel_y_reg[7]_0[1]
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.124    23.066 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.645    23.711    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124    23.835 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    23.835    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.087 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093    25.180    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295    25.475 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    25.475    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.702 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984    26.685    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329    27.014 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    31.781    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    32.107 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    33.142    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.266 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    35.914    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    36.038 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    36.038    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    36.250 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.805    37.055    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.299    37.354 r  vga/vga_Red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           4.758    42.112    vga_Green_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    45.642 r  vga_Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    45.642    vga_Green[3]
    D17                                                               r  vga_Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.978ns  (logic 13.318ns (27.759%)  route 34.660ns (72.241%))
  Logic Levels:           36  (CARRY4=15 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.637    -2.382    vga/clk_out1
    SLICE_X63Y7          FDCE                                         r  vga/pixel_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.926 f  vga/pixel_y_reg[2]/Q
                         net (fo=47, routed)          1.348    -0.578    vga/pixel_y_reg[2]_0[2]
    SLICE_X58Y8          LUT5 (Prop_lut5_I1_O)        0.152    -0.426 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.138     0.712    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.354     1.066 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.553     2.619    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y8          LUT5 (Prop_lut5_I1_O)        0.326     2.945 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.209     5.155    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.124     5.279 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.078     6.357    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.883 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.883    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.111 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          1.956     9.067    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y19         LUT3 (Prop_lut3_I1_O)        0.341     9.408 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           1.101    10.510    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.332    10.842 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.842    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.422 r  vga/grid_y_reg[3]_i_35/O[2]
                         net (fo=4, routed)           1.000    12.421    vga/grid_y_reg[3]_i_35_n_8
    SLICE_X58Y16         LUT6 (Prop_lut6_I5_O)        0.302    12.723 r  vga/grid_y_reg[3]_i_9/O
                         net (fo=2, routed)           1.113    13.836    vga/grid_y_reg[3]_i_9_n_3
    SLICE_X60Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.960 r  vga/grid_y_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    13.960    vga/grid_y_reg[3]_i_13_n_3
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.493 r  vga/grid_y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.493    vga/grid_y_reg[3]_i_2_n_3
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.610    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.727    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.844 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.844    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.063 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.104    16.168    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X59Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    16.724 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.724    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.058 r  vga/grid_y_reg[3]_i_40/O[1]
                         net (fo=3, routed)           1.487    18.545    vga/grid_y_reg[3]_i_40_n_9
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.303    18.848 r  vga/grid_y_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.848    vga/grid_y_reg[3]_i_91_n_3
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.398 r  vga/grid_y_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.398    vga/grid_y_reg[3]_i_39_n_3
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.512    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.565    21.191    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.116    21.307 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.819    22.125    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.328    22.453 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.489    22.942    vga/pixel_y_reg[7]_0[1]
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.124    23.066 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.645    23.711    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124    23.835 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    23.835    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.087 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093    25.180    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295    25.475 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    25.475    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.702 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984    26.685    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329    27.014 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    31.781    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    32.107 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    33.142    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.266 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    35.914    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    36.038 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    36.038    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    36.250 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.716    36.966    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I3_O)        0.299    37.265 r  vga/vga_Red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.812    42.077    vga_Green_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    45.596 r  vga_Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    45.596    vga_Red[1]
    H19                                                               r  vga_Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.841ns  (logic 13.323ns (27.848%)  route 34.519ns (72.152%))
  Logic Levels:           36  (CARRY4=15 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.637    -2.382    vga/clk_out1
    SLICE_X63Y7          FDCE                                         r  vga/pixel_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.926 f  vga/pixel_y_reg[2]/Q
                         net (fo=47, routed)          1.348    -0.578    vga/pixel_y_reg[2]_0[2]
    SLICE_X58Y8          LUT5 (Prop_lut5_I1_O)        0.152    -0.426 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.138     0.712    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.354     1.066 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.553     2.619    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y8          LUT5 (Prop_lut5_I1_O)        0.326     2.945 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.209     5.155    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.124     5.279 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.078     6.357    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.883 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.883    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.111 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          1.956     9.067    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y19         LUT3 (Prop_lut3_I1_O)        0.341     9.408 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           1.101    10.510    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.332    10.842 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.842    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.422 r  vga/grid_y_reg[3]_i_35/O[2]
                         net (fo=4, routed)           1.000    12.421    vga/grid_y_reg[3]_i_35_n_8
    SLICE_X58Y16         LUT6 (Prop_lut6_I5_O)        0.302    12.723 r  vga/grid_y_reg[3]_i_9/O
                         net (fo=2, routed)           1.113    13.836    vga/grid_y_reg[3]_i_9_n_3
    SLICE_X60Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.960 r  vga/grid_y_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    13.960    vga/grid_y_reg[3]_i_13_n_3
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.493 r  vga/grid_y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.493    vga/grid_y_reg[3]_i_2_n_3
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.610    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.727    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.844 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.844    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.063 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.104    16.168    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X59Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    16.724 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.724    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.058 r  vga/grid_y_reg[3]_i_40/O[1]
                         net (fo=3, routed)           1.487    18.545    vga/grid_y_reg[3]_i_40_n_9
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.303    18.848 r  vga/grid_y_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.848    vga/grid_y_reg[3]_i_91_n_3
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.398 r  vga/grid_y_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.398    vga/grid_y_reg[3]_i_39_n_3
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.512    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.565    21.191    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.116    21.307 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.819    22.125    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.328    22.453 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.489    22.942    vga/pixel_y_reg[7]_0[1]
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.124    23.066 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.645    23.711    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124    23.835 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    23.835    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.087 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093    25.180    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295    25.475 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    25.475    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.702 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984    26.685    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329    27.014 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    31.781    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    32.107 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    33.142    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.266 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    35.914    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    36.038 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    36.038    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    36.250 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.716    36.966    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I3_O)        0.299    37.265 r  vga/vga_Red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.671    41.936    vga_Green_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    45.460 r  vga_Red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    45.460    vga_Red[0]
    G19                                                               r  vga_Red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.672ns  (logic 13.304ns (27.908%)  route 34.368ns (72.092%))
  Logic Levels:           36  (CARRY4=15 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.637    -2.382    vga/clk_out1
    SLICE_X63Y7          FDCE                                         r  vga/pixel_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.926 f  vga/pixel_y_reg[2]/Q
                         net (fo=47, routed)          1.348    -0.578    vga/pixel_y_reg[2]_0[2]
    SLICE_X58Y8          LUT5 (Prop_lut5_I1_O)        0.152    -0.426 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.138     0.712    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.354     1.066 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.553     2.619    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y8          LUT5 (Prop_lut5_I1_O)        0.326     2.945 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.209     5.155    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.124     5.279 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.078     6.357    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.883 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.883    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.111 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          1.956     9.067    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y19         LUT3 (Prop_lut3_I1_O)        0.341     9.408 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           1.101    10.510    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.332    10.842 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.842    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.422 r  vga/grid_y_reg[3]_i_35/O[2]
                         net (fo=4, routed)           1.000    12.421    vga/grid_y_reg[3]_i_35_n_8
    SLICE_X58Y16         LUT6 (Prop_lut6_I5_O)        0.302    12.723 r  vga/grid_y_reg[3]_i_9/O
                         net (fo=2, routed)           1.113    13.836    vga/grid_y_reg[3]_i_9_n_3
    SLICE_X60Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.960 r  vga/grid_y_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    13.960    vga/grid_y_reg[3]_i_13_n_3
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.493 r  vga/grid_y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.493    vga/grid_y_reg[3]_i_2_n_3
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.610    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.727    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.844 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.844    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.063 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.104    16.168    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X59Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    16.724 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.724    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.058 r  vga/grid_y_reg[3]_i_40/O[1]
                         net (fo=3, routed)           1.487    18.545    vga/grid_y_reg[3]_i_40_n_9
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.303    18.848 r  vga/grid_y_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.848    vga/grid_y_reg[3]_i_91_n_3
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.398 r  vga/grid_y_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.398    vga/grid_y_reg[3]_i_39_n_3
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.512    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.565    21.191    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.116    21.307 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.819    22.125    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.328    22.453 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.489    22.942    vga/pixel_y_reg[7]_0[1]
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.124    23.066 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.645    23.711    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124    23.835 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    23.835    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.087 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093    25.180    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295    25.475 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    25.475    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.702 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984    26.685    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329    27.014 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    31.781    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    32.107 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    33.142    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.266 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    35.914    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    36.038 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    36.038    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    36.250 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.716    36.966    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I3_O)        0.299    37.265 r  vga/vga_Red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.520    41.785    vga_Green_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    45.291 r  vga_Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    45.291    vga_Green[1]
    H17                                                               r  vga_Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.461ns  (logic 13.328ns (28.082%)  route 34.133ns (71.918%))
  Logic Levels:           36  (CARRY4=15 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.637    -2.382    vga/clk_out1
    SLICE_X63Y7          FDCE                                         r  vga/pixel_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.926 f  vga/pixel_y_reg[2]/Q
                         net (fo=47, routed)          1.348    -0.578    vga/pixel_y_reg[2]_0[2]
    SLICE_X58Y8          LUT5 (Prop_lut5_I1_O)        0.152    -0.426 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.138     0.712    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.354     1.066 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.553     2.619    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y8          LUT5 (Prop_lut5_I1_O)        0.326     2.945 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.209     5.155    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.124     5.279 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.078     6.357    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.883 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.883    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.111 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          1.956     9.067    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y19         LUT3 (Prop_lut3_I1_O)        0.341     9.408 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           1.101    10.510    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.332    10.842 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.842    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.422 r  vga/grid_y_reg[3]_i_35/O[2]
                         net (fo=4, routed)           1.000    12.421    vga/grid_y_reg[3]_i_35_n_8
    SLICE_X58Y16         LUT6 (Prop_lut6_I5_O)        0.302    12.723 r  vga/grid_y_reg[3]_i_9/O
                         net (fo=2, routed)           1.113    13.836    vga/grid_y_reg[3]_i_9_n_3
    SLICE_X60Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.960 r  vga/grid_y_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    13.960    vga/grid_y_reg[3]_i_13_n_3
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.493 r  vga/grid_y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.493    vga/grid_y_reg[3]_i_2_n_3
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.610    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.727    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.844 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.844    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.063 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.104    16.168    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X59Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    16.724 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.724    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.058 r  vga/grid_y_reg[3]_i_40/O[1]
                         net (fo=3, routed)           1.487    18.545    vga/grid_y_reg[3]_i_40_n_9
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.303    18.848 r  vga/grid_y_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.848    vga/grid_y_reg[3]_i_91_n_3
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.398 r  vga/grid_y_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.398    vga/grid_y_reg[3]_i_39_n_3
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.512    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.565    21.191    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.116    21.307 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.819    22.125    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.328    22.453 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.489    22.942    vga/pixel_y_reg[7]_0[1]
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.124    23.066 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.645    23.711    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124    23.835 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    23.835    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.087 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093    25.180    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295    25.475 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    25.475    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.702 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984    26.685    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329    27.014 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    31.781    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    32.107 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    33.142    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.266 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    35.914    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    36.038 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    36.038    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    36.250 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.886    37.136    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I4_O)        0.299    37.435 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           4.115    41.550    vga_Green_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    45.079 r  vga_Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    45.079    vga_Green[2]
    G17                                                               r  vga_Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.394ns  (logic 13.320ns (28.104%)  route 34.074ns (71.896%))
  Logic Levels:           36  (CARRY4=15 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.637    -2.382    vga/clk_out1
    SLICE_X63Y7          FDCE                                         r  vga/pixel_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.926 f  vga/pixel_y_reg[2]/Q
                         net (fo=47, routed)          1.348    -0.578    vga/pixel_y_reg[2]_0[2]
    SLICE_X58Y8          LUT5 (Prop_lut5_I1_O)        0.152    -0.426 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.138     0.712    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.354     1.066 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.553     2.619    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y8          LUT5 (Prop_lut5_I1_O)        0.326     2.945 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.209     5.155    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.124     5.279 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.078     6.357    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.883 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.883    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.111 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          1.956     9.067    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y19         LUT3 (Prop_lut3_I1_O)        0.341     9.408 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           1.101    10.510    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.332    10.842 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.842    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.422 r  vga/grid_y_reg[3]_i_35/O[2]
                         net (fo=4, routed)           1.000    12.421    vga/grid_y_reg[3]_i_35_n_8
    SLICE_X58Y16         LUT6 (Prop_lut6_I5_O)        0.302    12.723 r  vga/grid_y_reg[3]_i_9/O
                         net (fo=2, routed)           1.113    13.836    vga/grid_y_reg[3]_i_9_n_3
    SLICE_X60Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.960 r  vga/grid_y_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    13.960    vga/grid_y_reg[3]_i_13_n_3
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.493 r  vga/grid_y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.493    vga/grid_y_reg[3]_i_2_n_3
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.610    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.727    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.844 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.844    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.063 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.104    16.168    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X59Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    16.724 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.724    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.058 r  vga/grid_y_reg[3]_i_40/O[1]
                         net (fo=3, routed)           1.487    18.545    vga/grid_y_reg[3]_i_40_n_9
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.303    18.848 r  vga/grid_y_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.848    vga/grid_y_reg[3]_i_91_n_3
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.398 r  vga/grid_y_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.398    vga/grid_y_reg[3]_i_39_n_3
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.512    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.565    21.191    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.116    21.307 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.819    22.125    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.328    22.453 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.489    22.942    vga/pixel_y_reg[7]_0[1]
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.124    23.066 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.645    23.711    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124    23.835 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    23.835    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.087 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093    25.180    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295    25.475 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    25.475    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.702 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984    26.685    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329    27.014 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    31.781    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    32.107 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    33.142    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.266 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    35.914    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    36.038 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    36.038    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    36.250 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.716    36.966    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I3_O)        0.299    37.265 r  vga/vga_Red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.227    41.492    vga_Green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    45.013 r  vga_Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    45.013    vga_Green[0]
    J17                                                               r  vga_Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.333ns  (logic 13.324ns (28.149%)  route 34.009ns (71.851%))
  Logic Levels:           36  (CARRY4=15 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.637    -2.382    vga/clk_out1
    SLICE_X63Y7          FDCE                                         r  vga/pixel_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.926 f  vga/pixel_y_reg[2]/Q
                         net (fo=47, routed)          1.348    -0.578    vga/pixel_y_reg[2]_0[2]
    SLICE_X58Y8          LUT5 (Prop_lut5_I1_O)        0.152    -0.426 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.138     0.712    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.354     1.066 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.553     2.619    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y8          LUT5 (Prop_lut5_I1_O)        0.326     2.945 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.209     5.155    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.124     5.279 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.078     6.357    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.883 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.883    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.111 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          1.956     9.067    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y19         LUT3 (Prop_lut3_I1_O)        0.341     9.408 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           1.101    10.510    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.332    10.842 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.842    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.422 r  vga/grid_y_reg[3]_i_35/O[2]
                         net (fo=4, routed)           1.000    12.421    vga/grid_y_reg[3]_i_35_n_8
    SLICE_X58Y16         LUT6 (Prop_lut6_I5_O)        0.302    12.723 r  vga/grid_y_reg[3]_i_9/O
                         net (fo=2, routed)           1.113    13.836    vga/grid_y_reg[3]_i_9_n_3
    SLICE_X60Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.960 r  vga/grid_y_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    13.960    vga/grid_y_reg[3]_i_13_n_3
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.493 r  vga/grid_y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.493    vga/grid_y_reg[3]_i_2_n_3
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.610    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.727    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.844 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.844    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.063 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.104    16.168    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X59Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    16.724 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.724    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.058 r  vga/grid_y_reg[3]_i_40/O[1]
                         net (fo=3, routed)           1.487    18.545    vga/grid_y_reg[3]_i_40_n_9
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.303    18.848 r  vga/grid_y_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.848    vga/grid_y_reg[3]_i_91_n_3
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.398 r  vga/grid_y_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.398    vga/grid_y_reg[3]_i_39_n_3
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.512    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.565    21.191    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.116    21.307 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.819    22.125    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.328    22.453 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.489    22.942    vga/pixel_y_reg[7]_0[1]
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.124    23.066 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.645    23.711    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124    23.835 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    23.835    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.087 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093    25.180    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295    25.475 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    25.475    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.702 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984    26.685    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329    27.014 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    31.781    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    32.107 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    33.142    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.266 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    35.914    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    36.038 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    36.038    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    36.250 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.805    37.055    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.299    37.354 r  vga/vga_Red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           4.072    41.426    vga_Green_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    44.951 r  vga_Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    44.951    vga_Blue[3]
    J18                                                               r  vga_Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.315ns  (logic 13.323ns (28.158%)  route 33.992ns (71.842%))
  Logic Levels:           36  (CARRY4=15 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.637    -2.382    vga/clk_out1
    SLICE_X63Y7          FDCE                                         r  vga/pixel_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.926 f  vga/pixel_y_reg[2]/Q
                         net (fo=47, routed)          1.348    -0.578    vga/pixel_y_reg[2]_0[2]
    SLICE_X58Y8          LUT5 (Prop_lut5_I1_O)        0.152    -0.426 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.138     0.712    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.354     1.066 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.553     2.619    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y8          LUT5 (Prop_lut5_I1_O)        0.326     2.945 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.209     5.155    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.124     5.279 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.078     6.357    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.883 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.883    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.111 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          1.956     9.067    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y19         LUT3 (Prop_lut3_I1_O)        0.341     9.408 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           1.101    10.510    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.332    10.842 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.842    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.422 r  vga/grid_y_reg[3]_i_35/O[2]
                         net (fo=4, routed)           1.000    12.421    vga/grid_y_reg[3]_i_35_n_8
    SLICE_X58Y16         LUT6 (Prop_lut6_I5_O)        0.302    12.723 r  vga/grid_y_reg[3]_i_9/O
                         net (fo=2, routed)           1.113    13.836    vga/grid_y_reg[3]_i_9_n_3
    SLICE_X60Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.960 r  vga/grid_y_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    13.960    vga/grid_y_reg[3]_i_13_n_3
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.493 r  vga/grid_y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.493    vga/grid_y_reg[3]_i_2_n_3
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.610    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.727    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.844 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.844    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.063 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.104    16.168    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X59Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    16.724 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.724    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.058 r  vga/grid_y_reg[3]_i_40/O[1]
                         net (fo=3, routed)           1.487    18.545    vga/grid_y_reg[3]_i_40_n_9
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.303    18.848 r  vga/grid_y_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.848    vga/grid_y_reg[3]_i_91_n_3
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.398 r  vga/grid_y_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.398    vga/grid_y_reg[3]_i_39_n_3
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.512    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.565    21.191    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.116    21.307 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.819    22.125    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.328    22.453 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.489    22.942    vga/pixel_y_reg[7]_0[1]
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.124    23.066 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.645    23.711    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124    23.835 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    23.835    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.087 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093    25.180    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295    25.475 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    25.475    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.702 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984    26.685    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329    27.014 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    31.781    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    32.107 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    33.142    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.266 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    35.914    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    36.038 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    36.038    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    36.250 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.886    37.136    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I4_O)        0.299    37.435 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.974    41.409    vga_Green_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    44.933 r  vga_Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    44.933    vga_Red[2]
    J19                                                               r  vga_Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.225ns  (logic 13.302ns (28.168%)  route 33.923ns (71.832%))
  Logic Levels:           36  (CARRY4=15 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.637    -2.382    vga/clk_out1
    SLICE_X63Y7          FDCE                                         r  vga/pixel_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.926 f  vga/pixel_y_reg[2]/Q
                         net (fo=47, routed)          1.348    -0.578    vga/pixel_y_reg[2]_0[2]
    SLICE_X58Y8          LUT5 (Prop_lut5_I1_O)        0.152    -0.426 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.138     0.712    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.354     1.066 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.553     2.619    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y8          LUT5 (Prop_lut5_I1_O)        0.326     2.945 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.209     5.155    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.124     5.279 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.078     6.357    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.883 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.883    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.111 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          1.956     9.067    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y19         LUT3 (Prop_lut3_I1_O)        0.341     9.408 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           1.101    10.510    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.332    10.842 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.842    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.422 r  vga/grid_y_reg[3]_i_35/O[2]
                         net (fo=4, routed)           1.000    12.421    vga/grid_y_reg[3]_i_35_n_8
    SLICE_X58Y16         LUT6 (Prop_lut6_I5_O)        0.302    12.723 r  vga/grid_y_reg[3]_i_9/O
                         net (fo=2, routed)           1.113    13.836    vga/grid_y_reg[3]_i_9_n_3
    SLICE_X60Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.960 r  vga/grid_y_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    13.960    vga/grid_y_reg[3]_i_13_n_3
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.493 r  vga/grid_y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.493    vga/grid_y_reg[3]_i_2_n_3
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.610    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.727    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.844 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.844    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.063 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.104    16.168    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X59Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    16.724 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.724    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.058 r  vga/grid_y_reg[3]_i_40/O[1]
                         net (fo=3, routed)           1.487    18.545    vga/grid_y_reg[3]_i_40_n_9
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.303    18.848 r  vga/grid_y_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.848    vga/grid_y_reg[3]_i_91_n_3
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.398 r  vga/grid_y_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.398    vga/grid_y_reg[3]_i_39_n_3
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.512    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.565    21.191    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.116    21.307 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.819    22.125    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.328    22.453 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.489    22.942    vga/pixel_y_reg[7]_0[1]
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.124    23.066 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.645    23.711    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124    23.835 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    23.835    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.087 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093    25.180    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295    25.475 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    25.475    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.702 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984    26.685    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329    27.014 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    31.781    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    32.107 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    33.142    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.266 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    35.914    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    36.038 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    36.038    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    36.250 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.716    36.966    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I3_O)        0.299    37.265 r  vga/vga_Red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.075    41.340    vga_Green_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    44.844 r  vga_Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    44.844    vga_Blue[1]
    L18                                                               r  vga_Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.016ns  (logic 13.318ns (28.326%)  route 33.698ns (71.674%))
  Logic Levels:           36  (CARRY4=15 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.637    -2.382    vga/clk_out1
    SLICE_X63Y7          FDCE                                         r  vga/pixel_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.926 f  vga/pixel_y_reg[2]/Q
                         net (fo=47, routed)          1.348    -0.578    vga/pixel_y_reg[2]_0[2]
    SLICE_X58Y8          LUT5 (Prop_lut5_I1_O)        0.152    -0.426 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.138     0.712    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.354     1.066 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.553     2.619    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y8          LUT5 (Prop_lut5_I1_O)        0.326     2.945 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.209     5.155    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.124     5.279 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.078     6.357    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.883 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.883    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.111 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          1.956     9.067    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y19         LUT3 (Prop_lut3_I1_O)        0.341     9.408 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           1.101    10.510    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.332    10.842 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.842    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.422 r  vga/grid_y_reg[3]_i_35/O[2]
                         net (fo=4, routed)           1.000    12.421    vga/grid_y_reg[3]_i_35_n_8
    SLICE_X58Y16         LUT6 (Prop_lut6_I5_O)        0.302    12.723 r  vga/grid_y_reg[3]_i_9/O
                         net (fo=2, routed)           1.113    13.836    vga/grid_y_reg[3]_i_9_n_3
    SLICE_X60Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.960 r  vga/grid_y_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    13.960    vga/grid_y_reg[3]_i_13_n_3
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.493 r  vga/grid_y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.493    vga/grid_y_reg[3]_i_2_n_3
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.610    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.727    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.844 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.844    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.063 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.104    16.168    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X59Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    16.724 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.724    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.058 r  vga/grid_y_reg[3]_i_40/O[1]
                         net (fo=3, routed)           1.487    18.545    vga/grid_y_reg[3]_i_40_n_9
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.303    18.848 r  vga/grid_y_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.848    vga/grid_y_reg[3]_i_91_n_3
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.398 r  vga/grid_y_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.398    vga/grid_y_reg[3]_i_39_n_3
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.512    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.565    21.191    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.116    21.307 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.819    22.125    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.328    22.453 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.489    22.942    vga/pixel_y_reg[7]_0[1]
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.124    23.066 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.645    23.711    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124    23.835 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    23.835    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.087 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           1.093    25.180    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.295    25.475 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    25.475    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.702 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           0.984    26.685    vga/renderer/r4[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.329    27.014 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.767    31.781    ram/vga_Red_OBUF[3]_inst_i_13
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.326    32.107 f  ram/vga_Red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           1.035    33.142    vga/vga_Red_OBUF[3]_inst_i_13_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.266 f  vga/vga_Red_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           2.648    35.914    vga/vga_Red_OBUF[3]_inst_i_43_n_3
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.124    36.038 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    36.038    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    36.250 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.886    37.136    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X57Y19         LUT6 (Prop_lut6_I4_O)        0.299    37.435 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.681    41.116    vga_Green_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    44.634 r  vga_Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    44.634    vga_Blue[2]
    K18                                                               r  vga_Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ram/internal_myblockfield_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.602ns  (logic 0.467ns (77.561%)  route 0.135ns (22.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.520    -1.993    ram/clk_out1
    SLICE_X65Y47         FDCE                                         r  ram/internal_myblockfield_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDCE (Prop_fdce_C_Q)         0.367    -1.626 r  ram/internal_myblockfield_reg[6]/Q
                         net (fo=1, routed)           0.135    -1.491    game_logic/update_saved_reg[200]_i_1_0[5]
    SLICE_X64Y47         LUT6 (Prop_lut6_I4_O)        0.100    -1.391 r  game_logic/update_saved_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -1.391    game_logic/update_saved__0[6]
    SLICE_X64Y47         LDCE                                         r  game_logic/update_saved_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[80]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[80]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.742ns  (logic 0.467ns (62.918%)  route 0.275ns (37.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.440    -2.073    ram/clk_out1
    SLICE_X13Y18         FDCE                                         r  ram/internal_savedfield_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDCE (Prop_fdce_C_Q)         0.367    -1.706 r  ram/internal_savedfield_reg[80]/Q
                         net (fo=24, routed)          0.275    -1.431    game_logic/set_update_saved_reg[200]_1[79]
    SLICE_X12Y17         LUT6 (Prop_lut6_I3_O)        0.100    -1.331 r  game_logic/update_saved_reg[80]_i_1/O
                         net (fo=1, routed)           0.000    -1.331    game_logic/update_saved__0[80]
    SLICE_X12Y17         LDCE                                         r  game_logic/update_saved_reg[80]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.753ns  (logic 0.467ns (62.004%)  route 0.286ns (37.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.507    -2.006    ram/clk_out1
    SLICE_X61Y30         FDCE                                         r  ram/internal_savedfield_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDCE (Prop_fdce_C_Q)         0.367    -1.639 r  ram/internal_savedfield_reg[27]/Q
                         net (fo=25, routed)          0.286    -1.353    game_logic/set_update_saved_reg[200]_1[26]
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.100    -1.253 r  game_logic/update_saved_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    -1.253    game_logic/update_saved__0[27]
    SLICE_X60Y30         LDCE                                         r  game_logic/update_saved_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[104]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[104]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.835ns  (logic 0.467ns (55.935%)  route 0.368ns (44.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.443    -2.070    ram/clk_out1
    SLICE_X11Y17         FDCE                                         r  ram/internal_savedfield_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDCE (Prop_fdce_C_Q)         0.367    -1.703 r  ram/internal_savedfield_reg[104]/Q
                         net (fo=24, routed)          0.368    -1.335    game_logic/set_update_saved_reg[200]_1[103]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.100    -1.235 r  game_logic/update_saved_reg[104]_i_1/O
                         net (fo=1, routed)           0.000    -1.235    game_logic/update_saved__0[104]
    SLICE_X8Y17          LDCE                                         r  game_logic/update_saved_reg[104]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_myblockfield_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.827ns  (logic 0.467ns (56.501%)  route 0.360ns (43.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.508    -2.006    ram/clk_out1
    SLICE_X61Y53         FDCE                                         r  ram/internal_myblockfield_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.367    -1.639 r  ram/internal_myblockfield_reg[3]/Q
                         net (fo=1, routed)           0.360    -1.279    game_logic/update_saved_reg[200]_i_1_0[2]
    SLICE_X62Y53         LUT6 (Prop_lut6_I4_O)        0.100    -1.179 r  game_logic/update_saved_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.179    game_logic/update_saved__0[3]
    SLICE_X62Y53         LDCE                                         r  game_logic/update_saved_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/FSM_sequential_state_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.854ns  (logic 0.467ns (54.703%)  route 0.387ns (45.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.508    -2.005    game_logic/clk_out1
    SLICE_X59Y31         FDCE                                         r  game_logic/FSM_sequential_state_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.367    -1.638 f  game_logic/FSM_sequential_state_reg[1]_rep__3/Q
                         net (fo=114, routed)         0.387    -1.251    game_logic/FSM_sequential_state_reg[1]_rep__3_n_3
    SLICE_X58Y32         LUT6 (Prop_lut6_I5_O)        0.100    -1.151 r  game_logic/update_saved_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    -1.151    game_logic/update_saved__0[20]
    SLICE_X58Y32         LDCE                                         r  game_logic/update_saved_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[157]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_output_reg[157]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.927ns  (logic 0.638ns (68.853%)  route 0.289ns (31.147%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.437    -2.077    ram/clk_out1
    SLICE_X49Y62         FDCE                                         r  ram/internal_savedfield_reg[157]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.367    -1.710 r  ram/internal_savedfield_reg[157]/Q
                         net (fo=24, routed)          0.289    -1.421    game_logic/set_update_saved_reg[200]_1[156]
    SLICE_X49Y61         LUT6 (Prop_lut6_I1_O)        0.100    -1.321 r  game_logic/update_output_reg[157]_i_2/O
                         net (fo=1, routed)           0.000    -1.321    game_logic/update_output_reg[157]_i_2_n_3
    SLICE_X49Y61         MUXF7 (Prop_muxf7_I0_O)      0.171    -1.150 r  game_logic/update_output_reg[157]_i_1/O
                         net (fo=1, routed)           0.000    -1.150    game_logic/update_output__0[157]
    SLICE_X49Y61         LDCE                                         r  game_logic/update_output_reg[157]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[180]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[190]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.906ns  (logic 0.467ns (51.570%)  route 0.439ns (48.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.512    -2.001    ram/clk_out1
    SLICE_X5Y35          FDCE                                         r  ram/internal_savedfield_reg[180]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDCE (Prop_fdce_C_Q)         0.367    -1.634 r  ram/internal_savedfield_reg[180]/Q
                         net (fo=24, routed)          0.439    -1.196    game_logic/set_update_saved_reg[200]_1[179]
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.100    -1.096 r  game_logic/update_saved_reg[190]_i_1/O
                         net (fo=1, routed)           0.000    -1.096    game_logic/update_saved__0[190]
    SLICE_X2Y34          LDCE                                         r  game_logic/update_saved_reg[190]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[161]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[161]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.908ns  (logic 0.467ns (51.441%)  route 0.441ns (48.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.515    -1.998    ram/clk_out1
    SLICE_X5Y40          FDCE                                         r  ram/internal_savedfield_reg[161]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDCE (Prop_fdce_C_Q)         0.367    -1.631 r  ram/internal_savedfield_reg[161]/Q
                         net (fo=24, routed)          0.441    -1.190    game_logic/set_update_saved_reg[200]_1[160]
    SLICE_X4Y41          LUT6 (Prop_lut6_I2_O)        0.100    -1.090 r  game_logic/update_saved_reg[161]_i_1/O
                         net (fo=1, routed)           0.000    -1.090    game_logic/update_saved__0[161]
    SLICE_X4Y41          LDCE                                         r  game_logic/update_saved_reg[161]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.999ns  (logic 0.467ns (46.748%)  route 0.532ns (53.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.439    -2.075    ram/clk_out1
    SLICE_X53Y61         FDCE                                         r  ram/internal_savedfield_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDCE (Prop_fdce_C_Q)         0.367    -1.708 r  ram/internal_savedfield_reg[4]/Q
                         net (fo=26, routed)          0.254    -1.454    game_logic/set_update_saved_reg[200]_1[3]
    SLICE_X52Y61         LUT6 (Prop_lut6_I1_O)        0.100    -1.354 r  game_logic/update_saved_reg[4]_i_1/O
                         net (fo=1, routed)           0.278    -1.076    game_logic/update_saved__0[4]
    SLICE_X53Y62         LDCE                                         r  game_logic/update_saved_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk100 (IN)
                         net (fo=0)                   0.000    15.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    15.414 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    15.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638    13.257 f  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546    13.803    clk_gen_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    13.832 f  clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.822    14.653    clk_gen_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clk_gen_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk100 (IN)
                         net (fo=0)                   0.000    15.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    15.414 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    15.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638    13.257 f  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546    13.803    clk_gen_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    13.832 f  clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.822    14.653    clk_gen_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clk_gen_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          2489 Endpoints
Min Delay          2489 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            game_logic/set_update_saved_reg[189]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.514ns  (logic 1.577ns (7.004%)  route 20.938ns (92.996%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.495     7.948    game_logic/re_set_IBUF
    SLICE_X55Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.072 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       14.442    22.514    game_logic/reset
    SLICE_X2Y42          FDCE                                         f  game_logic/set_update_saved_reg[189]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.518    -1.995    game_logic/clk_out1
    SLICE_X2Y42          FDCE                                         r  game_logic/set_update_saved_reg[189]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            ram/internal_savedfield_reg[189]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.514ns  (logic 1.577ns (7.004%)  route 20.938ns (92.996%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.495     7.948    game_logic/re_set_IBUF
    SLICE_X55Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.072 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       14.442    22.514    ram/reset
    SLICE_X3Y42          FDCE                                         f  ram/internal_savedfield_reg[189]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.518    -1.995    ram/clk_out1
    SLICE_X3Y42          FDCE                                         r  ram/internal_savedfield_reg[189]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            ram/internal_myblockfield_reg[181]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.221ns  (logic 1.577ns (7.096%)  route 20.644ns (92.904%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.495     7.948    game_logic/re_set_IBUF
    SLICE_X55Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.072 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       14.149    22.221    ram/reset
    SLICE_X5Y41          FDCE                                         f  ram/internal_myblockfield_reg[181]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.516    -1.997    ram/clk_out1
    SLICE_X5Y41          FDCE                                         r  ram/internal_myblockfield_reg[181]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            game_logic/set_update_saved_reg[187]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.210ns  (logic 1.577ns (7.100%)  route 20.634ns (92.900%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.495     7.948    game_logic/re_set_IBUF
    SLICE_X55Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.072 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       14.138    22.210    game_logic/reset
    SLICE_X2Y40          FDCE                                         f  game_logic/set_update_saved_reg[187]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.517    -1.996    game_logic/clk_out1
    SLICE_X2Y40          FDCE                                         r  game_logic/set_update_saved_reg[187]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            ram/internal_savedfield_reg[187]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.210ns  (logic 1.577ns (7.100%)  route 20.634ns (92.900%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.495     7.948    game_logic/re_set_IBUF
    SLICE_X55Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.072 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       14.138    22.210    ram/reset
    SLICE_X3Y40          FDCE                                         f  ram/internal_savedfield_reg[187]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.517    -1.996    ram/clk_out1
    SLICE_X3Y40          FDCE                                         r  ram/internal_savedfield_reg[187]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            game_logic/set_update_saved_reg[161]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.077ns  (logic 1.577ns (7.143%)  route 20.500ns (92.857%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.495     7.948    game_logic/re_set_IBUF
    SLICE_X55Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.072 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       14.005    22.077    game_logic/reset
    SLICE_X4Y40          FDCE                                         f  game_logic/set_update_saved_reg[161]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.515    -1.998    game_logic/clk_out1
    SLICE_X4Y40          FDCE                                         r  game_logic/set_update_saved_reg[161]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            ram/internal_savedfield_reg[161]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.072ns  (logic 1.577ns (7.144%)  route 20.496ns (92.856%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.495     7.948    game_logic/re_set_IBUF
    SLICE_X55Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.072 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       14.000    22.072    ram/reset
    SLICE_X5Y40          FDCE                                         f  ram/internal_savedfield_reg[161]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.515    -1.998    ram/clk_out1
    SLICE_X5Y40          FDCE                                         r  ram/internal_savedfield_reg[161]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            game_logic/set_update_saved_reg[174]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.911ns  (logic 1.577ns (7.196%)  route 20.335ns (92.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.495     7.948    game_logic/re_set_IBUF
    SLICE_X55Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.072 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       13.839    21.911    game_logic/reset
    SLICE_X3Y38          FDCE                                         f  game_logic/set_update_saved_reg[174]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.516    -1.997    game_logic/clk_out1
    SLICE_X3Y38          FDCE                                         r  game_logic/set_update_saved_reg[174]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            ram/internal_savedfield_reg[171]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.911ns  (logic 1.577ns (7.196%)  route 20.335ns (92.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.495     7.948    game_logic/re_set_IBUF
    SLICE_X55Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.072 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       13.839    21.911    ram/reset
    SLICE_X2Y38          FDCE                                         f  ram/internal_savedfield_reg[171]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.516    -1.997    ram/clk_out1
    SLICE_X2Y38          FDCE                                         r  ram/internal_savedfield_reg[171]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            ram/internal_savedfield_reg[174]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.911ns  (logic 1.577ns (7.196%)  route 20.335ns (92.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.495     7.948    game_logic/re_set_IBUF
    SLICE_X55Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.072 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       13.839    21.911    ram/reset
    SLICE_X2Y38          FDCE                                         f  ram/internal_savedfield_reg[174]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.516    -1.997    ram/clk_out1
    SLICE_X2Y38          FDCE                                         r  ram/internal_savedfield_reg[174]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic/update_myblock_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_myblock_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.158ns (74.492%)  route 0.054ns (25.508%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         LDCE                         0.000     0.000 r  game_logic/update_myblock_reg[13]/G
    SLICE_X61Y55         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_myblock_reg[13]/Q
                         net (fo=1, routed)           0.054     0.212    game_logic/update_myblock[13]
    SLICE_X60Y55         FDCE                                         r  game_logic/set_update_myblock_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.861    -0.307    game_logic/clk_out1
    SLICE_X60Y55         FDCE                                         r  game_logic/set_update_myblock_reg[13]/C

Slack:                    inf
  Source:                 game_logic/update_myblock_reg[63]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_myblock_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.158ns (66.358%)  route 0.080ns (33.642%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         LDCE                         0.000     0.000 r  game_logic/update_myblock_reg[63]/G
    SLICE_X47Y15         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_myblock_reg[63]/Q
                         net (fo=1, routed)           0.080     0.238    game_logic/update_myblock[63]
    SLICE_X46Y15         FDCE                                         r  game_logic/set_update_myblock_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.828    -0.341    game_logic/clk_out1
    SLICE_X46Y15         FDCE                                         r  game_logic/set_update_myblock_reg[63]/C

Slack:                    inf
  Source:                 game_logic/update_saved_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_saved_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.158ns (64.839%)  route 0.086ns (35.161%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         LDCE                         0.000     0.000 r  game_logic/update_saved_reg[8]/G
    SLICE_X58Y63         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_saved_reg[8]/Q
                         net (fo=1, routed)           0.086     0.244    game_logic/update_saved[8]
    SLICE_X59Y63         FDCE                                         r  game_logic/set_update_saved_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.856    -0.312    game_logic/clk_out1
    SLICE_X59Y63         FDCE                                         r  game_logic/set_update_saved_reg[8]/C

Slack:                    inf
  Source:                 game_logic/update_saved_reg[113]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_saved_reg[113]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.158ns (64.462%)  route 0.087ns (35.538%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         LDCE                         0.000     0.000 r  game_logic/update_saved_reg[113]/G
    SLICE_X47Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_saved_reg[113]/Q
                         net (fo=1, routed)           0.087     0.245    game_logic/update_saved[113]
    SLICE_X46Y18         FDCE                                         r  game_logic/set_update_saved_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.825    -0.344    game_logic/clk_out1
    SLICE_X46Y18         FDCE                                         r  game_logic/set_update_saved_reg[113]/C

Slack:                    inf
  Source:                 game_logic/update_saved_reg[58]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_saved_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.158ns (63.941%)  route 0.089ns (36.059%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         LDCE                         0.000     0.000 r  game_logic/update_saved_reg[58]/G
    SLICE_X47Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_saved_reg[58]/Q
                         net (fo=1, routed)           0.089     0.247    game_logic/update_saved[58]
    SLICE_X46Y18         FDCE                                         r  game_logic/set_update_saved_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.825    -0.344    game_logic/clk_out1
    SLICE_X46Y18         FDCE                                         r  game_logic/set_update_saved_reg[58]/C

Slack:                    inf
  Source:                 game_logic/update_myblock_reg[53]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_myblock_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.158ns (63.427%)  route 0.091ns (36.573%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         LDCE                         0.000     0.000 r  game_logic/update_myblock_reg[53]/G
    SLICE_X47Y15         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_myblock_reg[53]/Q
                         net (fo=1, routed)           0.091     0.249    game_logic/update_myblock[53]
    SLICE_X46Y15         FDCE                                         r  game_logic/set_update_myblock_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.828    -0.341    game_logic/clk_out1
    SLICE_X46Y15         FDCE                                         r  game_logic/set_update_myblock_reg[53]/C

Slack:                    inf
  Source:                 game_logic/update_myblock_reg[47]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_myblock_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.158ns (61.993%)  route 0.097ns (38.007%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         LDCE                         0.000     0.000 r  game_logic/update_myblock_reg[47]/G
    SLICE_X59Y23         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_myblock_reg[47]/Q
                         net (fo=1, routed)           0.097     0.255    game_logic/update_myblock[47]
    SLICE_X58Y23         FDCE                                         r  game_logic/set_update_myblock_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.849    -0.320    game_logic/clk_out1
    SLICE_X58Y23         FDCE                                         r  game_logic/set_update_myblock_reg[47]/C

Slack:                    inf
  Source:                 game_logic/update_saved_reg[41]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_saved_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.158ns (61.421%)  route 0.099ns (38.579%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         LDCE                         0.000     0.000 r  game_logic/update_saved_reg[41]/G
    SLICE_X47Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_saved_reg[41]/Q
                         net (fo=1, routed)           0.099     0.257    game_logic/update_saved[41]
    SLICE_X45Y17         FDCE                                         r  game_logic/set_update_saved_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.826    -0.343    game_logic/clk_out1
    SLICE_X45Y17         FDCE                                         r  game_logic/set_update_saved_reg[41]/C

Slack:                    inf
  Source:                 game_logic/update_saved_reg[43]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_saved_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.158ns (61.421%)  route 0.099ns (38.579%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         LDCE                         0.000     0.000 r  game_logic/update_saved_reg[43]/G
    SLICE_X47Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_saved_reg[43]/Q
                         net (fo=1, routed)           0.099     0.257    game_logic/update_saved[43]
    SLICE_X45Y17         FDCE                                         r  game_logic/set_update_saved_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.826    -0.343    game_logic/clk_out1
    SLICE_X45Y17         FDCE                                         r  game_logic/set_update_saved_reg[43]/C

Slack:                    inf
  Source:                 game_logic/update_myblock_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_myblock_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.158ns (61.003%)  route 0.101ns (38.997%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         LDCE                         0.000     0.000 r  game_logic/update_myblock_reg[16]/G
    SLICE_X63Y49         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_myblock_reg[16]/Q
                         net (fo=1, routed)           0.101     0.259    game_logic/update_myblock[16]
    SLICE_X65Y49         FDCE                                         r  game_logic/set_update_myblock_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.867    -0.302    game_logic/clk_out1
    SLICE_X65Y49         FDCE                                         r  game_logic/set_update_myblock_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay          2489 Endpoints
Min Delay          2489 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            game_logic/set_update_saved_reg[189]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.514ns  (logic 1.577ns (7.004%)  route 20.938ns (92.996%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.495     7.948    game_logic/re_set_IBUF
    SLICE_X55Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.072 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       14.442    22.514    game_logic/reset
    SLICE_X2Y42          FDCE                                         f  game_logic/set_update_saved_reg[189]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.518    -1.995    game_logic/clk_out1
    SLICE_X2Y42          FDCE                                         r  game_logic/set_update_saved_reg[189]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            ram/internal_savedfield_reg[189]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.514ns  (logic 1.577ns (7.004%)  route 20.938ns (92.996%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.495     7.948    game_logic/re_set_IBUF
    SLICE_X55Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.072 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       14.442    22.514    ram/reset
    SLICE_X3Y42          FDCE                                         f  ram/internal_savedfield_reg[189]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.518    -1.995    ram/clk_out1
    SLICE_X3Y42          FDCE                                         r  ram/internal_savedfield_reg[189]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            ram/internal_myblockfield_reg[181]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.221ns  (logic 1.577ns (7.096%)  route 20.644ns (92.904%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.495     7.948    game_logic/re_set_IBUF
    SLICE_X55Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.072 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       14.149    22.221    ram/reset
    SLICE_X5Y41          FDCE                                         f  ram/internal_myblockfield_reg[181]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.516    -1.997    ram/clk_out1
    SLICE_X5Y41          FDCE                                         r  ram/internal_myblockfield_reg[181]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            game_logic/set_update_saved_reg[187]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.210ns  (logic 1.577ns (7.100%)  route 20.634ns (92.900%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.495     7.948    game_logic/re_set_IBUF
    SLICE_X55Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.072 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       14.138    22.210    game_logic/reset
    SLICE_X2Y40          FDCE                                         f  game_logic/set_update_saved_reg[187]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.517    -1.996    game_logic/clk_out1
    SLICE_X2Y40          FDCE                                         r  game_logic/set_update_saved_reg[187]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            ram/internal_savedfield_reg[187]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.210ns  (logic 1.577ns (7.100%)  route 20.634ns (92.900%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.495     7.948    game_logic/re_set_IBUF
    SLICE_X55Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.072 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       14.138    22.210    ram/reset
    SLICE_X3Y40          FDCE                                         f  ram/internal_savedfield_reg[187]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.517    -1.996    ram/clk_out1
    SLICE_X3Y40          FDCE                                         r  ram/internal_savedfield_reg[187]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            game_logic/set_update_saved_reg[161]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.077ns  (logic 1.577ns (7.143%)  route 20.500ns (92.857%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.495     7.948    game_logic/re_set_IBUF
    SLICE_X55Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.072 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       14.005    22.077    game_logic/reset
    SLICE_X4Y40          FDCE                                         f  game_logic/set_update_saved_reg[161]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.515    -1.998    game_logic/clk_out1
    SLICE_X4Y40          FDCE                                         r  game_logic/set_update_saved_reg[161]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            ram/internal_savedfield_reg[161]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.072ns  (logic 1.577ns (7.144%)  route 20.496ns (92.856%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.495     7.948    game_logic/re_set_IBUF
    SLICE_X55Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.072 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       14.000    22.072    ram/reset
    SLICE_X5Y40          FDCE                                         f  ram/internal_savedfield_reg[161]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.515    -1.998    ram/clk_out1
    SLICE_X5Y40          FDCE                                         r  ram/internal_savedfield_reg[161]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            game_logic/set_update_saved_reg[174]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.911ns  (logic 1.577ns (7.196%)  route 20.335ns (92.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.495     7.948    game_logic/re_set_IBUF
    SLICE_X55Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.072 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       13.839    21.911    game_logic/reset
    SLICE_X3Y38          FDCE                                         f  game_logic/set_update_saved_reg[174]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.516    -1.997    game_logic/clk_out1
    SLICE_X3Y38          FDCE                                         r  game_logic/set_update_saved_reg[174]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            ram/internal_savedfield_reg[171]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.911ns  (logic 1.577ns (7.196%)  route 20.335ns (92.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.495     7.948    game_logic/re_set_IBUF
    SLICE_X55Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.072 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       13.839    21.911    ram/reset
    SLICE_X2Y38          FDCE                                         f  ram/internal_savedfield_reg[171]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.516    -1.997    ram/clk_out1
    SLICE_X2Y38          FDCE                                         r  ram/internal_savedfield_reg[171]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            ram/internal_savedfield_reg[174]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.911ns  (logic 1.577ns (7.196%)  route 20.335ns (92.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.495     7.948    game_logic/re_set_IBUF
    SLICE_X55Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.072 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       13.839    21.911    ram/reset
    SLICE_X2Y38          FDCE                                         f  ram/internal_savedfield_reg[174]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.516    -1.997    ram/clk_out1
    SLICE_X2Y38          FDCE                                         r  ram/internal_savedfield_reg[174]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic/update_myblock_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_myblock_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.158ns (74.492%)  route 0.054ns (25.508%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         LDCE                         0.000     0.000 r  game_logic/update_myblock_reg[13]/G
    SLICE_X61Y55         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_myblock_reg[13]/Q
                         net (fo=1, routed)           0.054     0.212    game_logic/update_myblock[13]
    SLICE_X60Y55         FDCE                                         r  game_logic/set_update_myblock_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.861    -0.307    game_logic/clk_out1
    SLICE_X60Y55         FDCE                                         r  game_logic/set_update_myblock_reg[13]/C

Slack:                    inf
  Source:                 game_logic/update_myblock_reg[63]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_myblock_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.158ns (66.358%)  route 0.080ns (33.642%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         LDCE                         0.000     0.000 r  game_logic/update_myblock_reg[63]/G
    SLICE_X47Y15         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_myblock_reg[63]/Q
                         net (fo=1, routed)           0.080     0.238    game_logic/update_myblock[63]
    SLICE_X46Y15         FDCE                                         r  game_logic/set_update_myblock_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.828    -0.341    game_logic/clk_out1
    SLICE_X46Y15         FDCE                                         r  game_logic/set_update_myblock_reg[63]/C

Slack:                    inf
  Source:                 game_logic/update_saved_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_saved_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.158ns (64.839%)  route 0.086ns (35.161%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         LDCE                         0.000     0.000 r  game_logic/update_saved_reg[8]/G
    SLICE_X58Y63         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_saved_reg[8]/Q
                         net (fo=1, routed)           0.086     0.244    game_logic/update_saved[8]
    SLICE_X59Y63         FDCE                                         r  game_logic/set_update_saved_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.856    -0.312    game_logic/clk_out1
    SLICE_X59Y63         FDCE                                         r  game_logic/set_update_saved_reg[8]/C

Slack:                    inf
  Source:                 game_logic/update_saved_reg[113]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_saved_reg[113]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.158ns (64.462%)  route 0.087ns (35.538%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         LDCE                         0.000     0.000 r  game_logic/update_saved_reg[113]/G
    SLICE_X47Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_saved_reg[113]/Q
                         net (fo=1, routed)           0.087     0.245    game_logic/update_saved[113]
    SLICE_X46Y18         FDCE                                         r  game_logic/set_update_saved_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.825    -0.344    game_logic/clk_out1
    SLICE_X46Y18         FDCE                                         r  game_logic/set_update_saved_reg[113]/C

Slack:                    inf
  Source:                 game_logic/update_saved_reg[58]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_saved_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.158ns (63.941%)  route 0.089ns (36.059%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         LDCE                         0.000     0.000 r  game_logic/update_saved_reg[58]/G
    SLICE_X47Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_saved_reg[58]/Q
                         net (fo=1, routed)           0.089     0.247    game_logic/update_saved[58]
    SLICE_X46Y18         FDCE                                         r  game_logic/set_update_saved_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.825    -0.344    game_logic/clk_out1
    SLICE_X46Y18         FDCE                                         r  game_logic/set_update_saved_reg[58]/C

Slack:                    inf
  Source:                 game_logic/update_myblock_reg[53]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_myblock_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.158ns (63.427%)  route 0.091ns (36.573%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         LDCE                         0.000     0.000 r  game_logic/update_myblock_reg[53]/G
    SLICE_X47Y15         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_myblock_reg[53]/Q
                         net (fo=1, routed)           0.091     0.249    game_logic/update_myblock[53]
    SLICE_X46Y15         FDCE                                         r  game_logic/set_update_myblock_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.828    -0.341    game_logic/clk_out1
    SLICE_X46Y15         FDCE                                         r  game_logic/set_update_myblock_reg[53]/C

Slack:                    inf
  Source:                 game_logic/update_myblock_reg[47]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_myblock_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.158ns (61.993%)  route 0.097ns (38.007%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         LDCE                         0.000     0.000 r  game_logic/update_myblock_reg[47]/G
    SLICE_X59Y23         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_myblock_reg[47]/Q
                         net (fo=1, routed)           0.097     0.255    game_logic/update_myblock[47]
    SLICE_X58Y23         FDCE                                         r  game_logic/set_update_myblock_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.849    -0.320    game_logic/clk_out1
    SLICE_X58Y23         FDCE                                         r  game_logic/set_update_myblock_reg[47]/C

Slack:                    inf
  Source:                 game_logic/update_saved_reg[41]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_saved_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.158ns (61.421%)  route 0.099ns (38.579%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         LDCE                         0.000     0.000 r  game_logic/update_saved_reg[41]/G
    SLICE_X47Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_saved_reg[41]/Q
                         net (fo=1, routed)           0.099     0.257    game_logic/update_saved[41]
    SLICE_X45Y17         FDCE                                         r  game_logic/set_update_saved_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.826    -0.343    game_logic/clk_out1
    SLICE_X45Y17         FDCE                                         r  game_logic/set_update_saved_reg[41]/C

Slack:                    inf
  Source:                 game_logic/update_saved_reg[43]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_saved_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.158ns (61.421%)  route 0.099ns (38.579%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         LDCE                         0.000     0.000 r  game_logic/update_saved_reg[43]/G
    SLICE_X47Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_saved_reg[43]/Q
                         net (fo=1, routed)           0.099     0.257    game_logic/update_saved[43]
    SLICE_X45Y17         FDCE                                         r  game_logic/set_update_saved_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.826    -0.343    game_logic/clk_out1
    SLICE_X45Y17         FDCE                                         r  game_logic/set_update_saved_reg[43]/C

Slack:                    inf
  Source:                 game_logic/update_myblock_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_myblock_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.158ns (61.003%)  route 0.101ns (38.997%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         LDCE                         0.000     0.000 r  game_logic/update_myblock_reg[16]/G
    SLICE_X63Y49         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_myblock_reg[16]/Q
                         net (fo=1, routed)           0.101     0.259    game_logic/update_myblock[16]
    SLICE_X65Y49         FDCE                                         r  game_logic/set_update_myblock_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.867    -0.302    game_logic/clk_out1
    SLICE_X65Y49         FDCE                                         r  game_logic/set_update_myblock_reg[16]/C





