<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2018.2 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z007s_1" gui_info="dashboard1=dashboard_1[xc7z007s_1/hw_vio_1=VIO_PROBES_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z007s_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/design_1_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="design_1_i/MATH_UNIT_0_resultaat[31:0]" gui_info="dashboard_1/hw_vio_1=0"/>
    <Object name="design_1_i/vio_0_probe_out0[31:0]" gui_info="dashboard_1/hw_vio_1=1"/>
    <Object name="design_1_i/vio_0_probe_out1[31:0]" gui_info="dashboard_1/hw_vio_1=2"/>
    <Object name="design_1_i/vio_0_probe_out2[2:0]" gui_info="dashboard_1/hw_vio_1=3"/>
  </ObjectList>
  <ObjectList object_type="hw_sysmon" gui_info="">
    <Object name="XADC" gui_info="dashboard_1=[TEMPERATURE=-65281;SCAN_RATE=1000;TRACK_TIME=1;]"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="UNSIGNED"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/MATH_UNIT_0_resultaat[31]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[30]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[29]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[28]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[27]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[26]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[25]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[24]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[23]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[22]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[21]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[20]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[19]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[18]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[17]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[16]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[15]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[14]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[13]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[12]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[11]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[10]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[9]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[8]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[7]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[6]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[5]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[4]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[3]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[2]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[1]"/>
        <net name="design_1_i/MATH_UNIT_0_resultaat[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="5"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="UNSIGNED"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vio_0_probe_out0[31]"/>
        <net name="design_1_i/vio_0_probe_out0[30]"/>
        <net name="design_1_i/vio_0_probe_out0[29]"/>
        <net name="design_1_i/vio_0_probe_out0[28]"/>
        <net name="design_1_i/vio_0_probe_out0[27]"/>
        <net name="design_1_i/vio_0_probe_out0[26]"/>
        <net name="design_1_i/vio_0_probe_out0[25]"/>
        <net name="design_1_i/vio_0_probe_out0[24]"/>
        <net name="design_1_i/vio_0_probe_out0[23]"/>
        <net name="design_1_i/vio_0_probe_out0[22]"/>
        <net name="design_1_i/vio_0_probe_out0[21]"/>
        <net name="design_1_i/vio_0_probe_out0[20]"/>
        <net name="design_1_i/vio_0_probe_out0[19]"/>
        <net name="design_1_i/vio_0_probe_out0[18]"/>
        <net name="design_1_i/vio_0_probe_out0[17]"/>
        <net name="design_1_i/vio_0_probe_out0[16]"/>
        <net name="design_1_i/vio_0_probe_out0[15]"/>
        <net name="design_1_i/vio_0_probe_out0[14]"/>
        <net name="design_1_i/vio_0_probe_out0[13]"/>
        <net name="design_1_i/vio_0_probe_out0[12]"/>
        <net name="design_1_i/vio_0_probe_out0[11]"/>
        <net name="design_1_i/vio_0_probe_out0[10]"/>
        <net name="design_1_i/vio_0_probe_out0[9]"/>
        <net name="design_1_i/vio_0_probe_out0[8]"/>
        <net name="design_1_i/vio_0_probe_out0[7]"/>
        <net name="design_1_i/vio_0_probe_out0[6]"/>
        <net name="design_1_i/vio_0_probe_out0[5]"/>
        <net name="design_1_i/vio_0_probe_out0[4]"/>
        <net name="design_1_i/vio_0_probe_out0[3]"/>
        <net name="design_1_i/vio_0_probe_out0[2]"/>
        <net name="design_1_i/vio_0_probe_out0[1]"/>
        <net name="design_1_i/vio_0_probe_out0[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="1"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="UNSIGNED"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vio_0_probe_out1[31]"/>
        <net name="design_1_i/vio_0_probe_out1[30]"/>
        <net name="design_1_i/vio_0_probe_out1[29]"/>
        <net name="design_1_i/vio_0_probe_out1[28]"/>
        <net name="design_1_i/vio_0_probe_out1[27]"/>
        <net name="design_1_i/vio_0_probe_out1[26]"/>
        <net name="design_1_i/vio_0_probe_out1[25]"/>
        <net name="design_1_i/vio_0_probe_out1[24]"/>
        <net name="design_1_i/vio_0_probe_out1[23]"/>
        <net name="design_1_i/vio_0_probe_out1[22]"/>
        <net name="design_1_i/vio_0_probe_out1[21]"/>
        <net name="design_1_i/vio_0_probe_out1[20]"/>
        <net name="design_1_i/vio_0_probe_out1[19]"/>
        <net name="design_1_i/vio_0_probe_out1[18]"/>
        <net name="design_1_i/vio_0_probe_out1[17]"/>
        <net name="design_1_i/vio_0_probe_out1[16]"/>
        <net name="design_1_i/vio_0_probe_out1[15]"/>
        <net name="design_1_i/vio_0_probe_out1[14]"/>
        <net name="design_1_i/vio_0_probe_out1[13]"/>
        <net name="design_1_i/vio_0_probe_out1[12]"/>
        <net name="design_1_i/vio_0_probe_out1[11]"/>
        <net name="design_1_i/vio_0_probe_out1[10]"/>
        <net name="design_1_i/vio_0_probe_out1[9]"/>
        <net name="design_1_i/vio_0_probe_out1[8]"/>
        <net name="design_1_i/vio_0_probe_out1[7]"/>
        <net name="design_1_i/vio_0_probe_out1[6]"/>
        <net name="design_1_i/vio_0_probe_out1[5]"/>
        <net name="design_1_i/vio_0_probe_out1[4]"/>
        <net name="design_1_i/vio_0_probe_out1[3]"/>
        <net name="design_1_i/vio_0_probe_out1[2]"/>
        <net name="design_1_i/vio_0_probe_out1[1]"/>
        <net name="design_1_i/vio_0_probe_out1[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="1"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="UNSIGNED"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vio_0_probe_out2[2]"/>
        <net name="design_1_i/vio_0_probe_out2[1]"/>
        <net name="design_1_i/vio_0_probe_out2[0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
