`timescale 1ns/1ps
`default_nettype none
// PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
// * This file was generated by Quokka FPGA Toolkit.
// * Generated code is your property, do whatever you want with it
// * Place custom code between [BEGIN USER ***] and [END USER ***].
// * CAUTION: All code outside of [USER] scope is subject to regeneration.
// * Bad things happen sometimes in developer's life,
//   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
// * Internal structure of code is subject to change.
//   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
// * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
// * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
//
// DISCLAIMER:
//   Code comes AS-IS, it is your responsibility to make sure it is working as expected
//   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
//
// System configuration name is AXI4MasterModuleB4_TopLevel, clock frequency is 1Hz, Top-level
// FSM summary
// -- Packages
module AXI4MasterModuleB4_TopLevel
(
	// [BEGIN USER PORTS]
	// [END USER PORTS]
	input wire Clock,
	input wire Reset,
	input wire S2M_AR_ARREADY,
	input wire S2M_AW_AWREADY,
	input wire [7:0] S2M_B_BID,
	input wire [1:0] S2M_B_BRESP,
	input wire [7:0] S2M_B_BUSER,
	input wire S2M_B_BVALID,
	input wire [7:0] S2M_R_RID,
	input wire [7:0] S2M_R_RDATA0,
	input wire [7:0] S2M_R_RDATA1,
	input wire [7:0] S2M_R_RDATA2,
	input wire [7:0] S2M_R_RDATA3,
	input wire [1:0] S2M_R_RRESP,
	input wire S2M_R_RLAST,
	input wire [7:0] S2M_R_RUSER,
	input wire S2M_R_RVALID,
	input wire S2M_W_WREADY,
	input wire [31:0] ARADDR,
	input wire RE,
	input wire [31:0] AWADDR,
	input wire WE,
	input wire [3:0] WSTRB,
	input wire [7:0] WDATA0,
	input wire [7:0] WDATA1,
	input wire [7:0] WDATA2,
	input wire [7:0] WDATA3,
	output wire RACK,
	output wire [7:0] RDATA0,
	output wire [7:0] RDATA1,
	output wire [7:0] RDATA2,
	output wire [7:0] RDATA3,
	output wire WACK,
	output wire [7:0] M2S_AR_ARID,
	output wire [31:0] M2S_AR_ARADDR,
	output wire [7:0] M2S_AR_ARLEN,
	output wire [2:0] M2S_AR_ARSIZE,
	output wire [1:0] M2S_AR_ARBURST,
	output wire [1:0] M2S_AR_ARLOCK,
	output wire [3:0] M2S_AR_ARCACHE,
	output wire [2:0] M2S_AR_ARPROT,
	output wire [3:0] M2S_AR_ARQOS,
	output wire [7:0] M2S_AR_ARREGION,
	output wire [7:0] M2S_AR_ARUSER,
	output wire M2S_AR_ARVALID,
	output wire M2S_R_RREADY,
	output wire [7:0] M2S_AW_AWID,
	output wire [31:0] M2S_AW_AWADDR,
	output wire [7:0] M2S_AW_AWLEN,
	output wire [2:0] M2S_AW_AWSIZE,
	output wire [1:0] M2S_AW_AWBURST,
	output wire [1:0] M2S_AW_AWLOCK,
	output wire [3:0] M2S_AW_AWCACHE,
	output wire [2:0] M2S_AW_AWPROT,
	output wire [3:0] M2S_AW_AWQOS,
	output wire [7:0] M2S_AW_AWREGION,
	output wire [7:0] M2S_AW_AWUSER,
	output wire M2S_AW_AWVALID,
	output wire [7:0] M2S_W_WID,
	output wire [7:0] M2S_W_WDATA0,
	output wire [7:0] M2S_W_WDATA1,
	output wire [7:0] M2S_W_WDATA2,
	output wire [7:0] M2S_W_WDATA3,
	output wire [3:0] M2S_W_WSTRB,
	output wire M2S_W_WLAST,
	output wire [7:0] M2S_W_WUSER,
	output wire M2S_W_WVALID,
	output wire M2S_B_BREADY
);
	// [BEGIN USER SIGNALS]
	// [END USER SIGNALS]
	localparam HiSignal = 1'b1;
	localparam LoSignal = 1'b0;
	wire Zero = 1'b0;
	wire One = 1'b1;
	wire true = 1'b1;
	wire false = 1'b0;
	wire [1: 0] size = 2'b10;
	wire AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L110F22T44_Expr = 1'b0;
	wire AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L111F21T32_AXI4MasterModule_L94F9L97T10_AXI4MasterModule_L95F33T54_Expr = 1'b1;
	wire AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L111F21T32_AXI4MasterModule_L94F9L97T10_AXI4MasterModule_L96F36T41_Expr = 1'b0;
	wire AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L113F22T43_Expr = 1'b1;
	wire [1: 0] AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L115F21L118T22_AXI4MasterModule_L116F45T64_Expr = 2'b10;
	wire [1: 0] AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L120F22T41_Expr = 2'b10;
	wire AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L122F21L124T22_AXI4MasterModule_L123F48T52_Expr = 1'b1;
	wire AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L127F21L129T22_AXI4MasterModule_L128F25T36_AXI4MasterModule_L94F9L97T10_AXI4MasterModule_L95F33T54_Expr = 1'b1;
	wire AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L127F21L129T22_AXI4MasterModule_L128F25T36_AXI4MasterModule_L94F9L97T10_AXI4MasterModule_L96F36T41_Expr = 1'b0;
	wire AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L136F22T45_Expr = 1'b0;
	wire AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L137F21T33_AXI4MasterModule_L100F9L104T10_AXI4MasterModule_L101F34T56_Expr = 1'b1;
	wire AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L137F21T33_AXI4MasterModule_L100F9L104T10_AXI4MasterModule_L102F36T41_Expr = 1'b0;
	wire AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L137F21T33_AXI4MasterModule_L100F9L104T10_AXI4MasterModule_L103F35T40_Expr = 1'b0;
	wire AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L139F22T44_Expr = 1'b1;
	wire [1: 0] AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L141F21L145T22_AXI4MasterModule_L142F46T66_Expr = 2'b10;
	wire [1: 0] AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L147F22T42_Expr = 2'b10;
	wire AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L149F21L151T22_AXI4MasterModule_L150F48T52_Expr = 1'b1;
	wire AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L154F21L156T22_AXI4MasterModule_L155F47T51_Expr = 1'b1;
	wire AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L159F21L161T22_AXI4MasterModule_L160F25T37_AXI4MasterModule_L100F9L104T10_AXI4MasterModule_L101F34T56_Expr = 1'b1;
	wire AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L159F21L161T22_AXI4MasterModule_L160F25T37_AXI4MasterModule_L100F9L104T10_AXI4MasterModule_L102F36T41_Expr = 1'b0;
	wire AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L159F21L161T22_AXI4MasterModule_L160F25T37_AXI4MasterModule_L100F9L104T10_AXI4MasterModule_L103F35T40_Expr = 1'b0;
	wire [1: 0] AXI4MasterModule_L59F46T65_Expr = 2'b10;
	wire [1: 0] AXI4MasterModule_L62F47T67_Expr = 2'b10;
	wire AXI4_M_AR_L15F28T29_Expr = 1'b0;
	wire AXI4_M_AR_L17F29T30_Expr = 1'b1;
	wire [1: 0] AXI4_M_AR_L18F33T43_Expr = 2'b10;
	wire AXI4_M_AR_L19F35T48_Expr = 1'b1;
	wire AXI4_M_AR_L20F33T47_Expr = 1'b0;
	wire AXI4_M_AR_L21F35T63_Expr = 1'b0;
	wire [1: 0] AXI4_M_AR_L22F33T66_Expr = 2'b10;
	wire AXI4_M_AR_L23F31T44_Expr = 1'b0;
	wire AXI4_M_AR_L24F32T33_Expr = 1'b0;
	wire AXI4_M_AR_L25F30T31_Expr = 1'b0;
	wire AXI4MasterModule_L73F26T30_Expr = 1'b1;
	wire AXI4_M_AW_L14F28T29_Expr = 1'b0;
	wire AXI4_M_AW_L16F29T30_Expr = 1'b1;
	wire [1: 0] AXI4_M_AW_L17F33T43_Expr = 2'b10;
	wire AXI4_M_AW_L18F35T48_Expr = 1'b1;
	wire AXI4_M_AW_L19F33T47_Expr = 1'b0;
	wire AXI4_M_AW_L20F35T63_Expr = 1'b0;
	wire [1: 0] AXI4_M_AW_L21F33T66_Expr = 2'b10;
	wire AXI4_M_AW_L22F31T44_Expr = 1'b0;
	wire AXI4_M_AW_L23F32T33_Expr = 1'b0;
	wire AXI4_M_AW_L24F30T31_Expr = 1'b0;
	wire AXI4MasterModule_L82F23T24_Expr = 1'b0;
	wire AXI4_M_W_L17F29T33_Expr = 1'b1;
	wire AXI4_M_W_L18F29T30_Expr = 1'b0;
	wire AXI4MasterModule_L89F26T30_Expr = 1'b1;
	wire Inputs_S2M_AR_ARREADY;
	wire Inputs_S2M_AW_AWREADY;
	wire [7: 0] Inputs_S2M_B_BID;
	wire [1: 0] Inputs_S2M_B_BRESP;
	wire [7: 0] Inputs_S2M_B_BUSER;
	wire Inputs_S2M_B_BVALID;
	wire [7: 0] Inputs_S2M_R_RID;
	wire [1: 0] Inputs_S2M_R_RRESP;
	wire Inputs_S2M_R_RLAST;
	wire [7: 0] Inputs_S2M_R_RUSER;
	wire Inputs_S2M_R_RVALID;
	wire Inputs_S2M_W_WREADY;
	wire [31: 0] Inputs_ARADDR;
	wire Inputs_RE;
	wire [31: 0] Inputs_AWADDR;
	wire Inputs_WE;
	wire [3: 0] Inputs_WSTRB;
	reg [1: 0] NextState_readFSM;
	reg [1: 0] NextState_writeFSM;
	reg NextState_ARREADYACK;
	reg NextState_AWREADYACK;
	reg NextState_WREADYACK;
	wire readAck;
	wire writeAck;
	reg [1: 0] State_readFSM = 2'b00;
	wire [1: 0] State_readFSMDefault = 2'b00;
	reg [1: 0] State_writeFSM = 2'b00;
	wire [1: 0] State_writeFSMDefault = 2'b00;
	reg State_ARREADYACK = 1'b0;
	wire State_ARREADYACKDefault = 1'b0;
	reg State_AWREADYACK = 1'b0;
	wire State_AWREADYACKDefault = 1'b0;
	reg State_WREADYACK = 1'b0;
	wire State_WREADYACKDefault = 1'b0;
	wire AXI4MasterModule_L56F25T64_Expr;
	wire AXI4MasterModule_L56F25T64_Expr_1;
	wire AXI4MasterModule_L56F25T64_Expr_2;
	wire AXI4MasterModule_L57F26T84_Expr;
	wire AXI4MasterModule_L57F26T84_Expr_1;
	wire AXI4MasterModule_L57F26T84_Expr_2;
	wire AXI4MasterModule_L57F26T61_Expr;
	wire AXI4MasterModule_L57F26T61_Expr_1;
	wire AXI4MasterModule_L57F26T61_Expr_2;
	wire AXI4MasterModule_L59F29T76_Expr;
	wire AXI4MasterModule_L59F29T76_Expr_1;
	wire AXI4MasterModule_L59F29T76_Expr_2;
	wire AXI4MasterModule_L62F29T79_Expr;
	wire AXI4MasterModule_L62F29T79_Expr_1;
	wire AXI4MasterModule_L62F29T79_Expr_2;
	wire AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L110F17L112T27_Case;
	wire signed [2: 0] AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L110F17L112T27_CaseLhs;
	wire signed [2: 0] AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L110F17L112T27_CaseRhs;
	wire AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L113F17L119T27_Case;
	wire signed [2: 0] AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L113F17L119T27_CaseLhs;
	wire signed [2: 0] AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L113F17L119T27_CaseRhs;
	wire AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L120F17L131T27_Case;
	wire signed [2: 0] AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L120F17L131T27_CaseLhs;
	wire signed [2: 0] AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L120F17L131T27_CaseRhs;
	wire AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L136F17L138T27_Case;
	wire signed [2: 0] AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L136F17L138T27_CaseLhs;
	wire signed [2: 0] AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L136F17L138T27_CaseRhs;
	wire AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L139F17L146T27_Case;
	wire signed [2: 0] AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L139F17L146T27_CaseLhs;
	wire signed [2: 0] AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L139F17L146T27_CaseRhs;
	wire AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L147F17L162T27_Case;
	wire signed [2: 0] AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L147F17L162T27_CaseLhs;
	wire signed [2: 0] AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L147F17L162T27_CaseRhs;
	wire AXI4MasterModule_L59F29T65_Expr;
	wire signed [2: 0] AXI4MasterModule_L59F29T65_ExprLhs;
	wire signed [2: 0] AXI4MasterModule_L59F29T65_ExprRhs;
	wire AXI4MasterModule_L62F29T67_Expr;
	wire signed [2: 0] AXI4MasterModule_L62F29T67_ExprLhs;
	wire signed [2: 0] AXI4MasterModule_L62F29T67_ExprRhs;
	wire [7 : 0] Inputs_S2M_R_RDATA [0 : 3];
	wire [7 : 0] Inputs_WDATA [0 : 3];
	always @ (posedge Clock)
	begin
		if ((Reset == 1))
		begin
			State_readFSM <= State_readFSMDefault;
			State_writeFSM <= State_writeFSMDefault;
			State_ARREADYACK <= State_ARREADYACKDefault;
			State_AWREADYACK <= State_AWREADYACKDefault;
			State_WREADYACK <= State_WREADYACKDefault;
		end
		else
		begin
			State_readFSM <= NextState_readFSM;
			State_writeFSM <= NextState_writeFSM;
			State_ARREADYACK <= NextState_ARREADYACK;
			State_AWREADYACK <= NextState_AWREADYACK;
			State_WREADYACK <= NextState_WREADYACK;
		end
	end
	assign AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L110F17L112T27_Case = AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L110F17L112T27_CaseLhs == AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L110F17L112T27_CaseRhs ? 1'b1 : 1'b0;
	assign AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L113F17L119T27_Case = AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L113F17L119T27_CaseLhs == AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L113F17L119T27_CaseRhs ? 1'b1 : 1'b0;
	assign AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L120F17L131T27_Case = AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L120F17L131T27_CaseLhs == AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L120F17L131T27_CaseRhs ? 1'b1 : 1'b0;
	assign AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L136F17L138T27_Case = AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L136F17L138T27_CaseLhs == AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L136F17L138T27_CaseRhs ? 1'b1 : 1'b0;
	assign AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L139F17L146T27_Case = AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L139F17L146T27_CaseLhs == AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L139F17L146T27_CaseRhs ? 1'b1 : 1'b0;
	assign AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L147F17L162T27_Case = AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L147F17L162T27_CaseLhs == AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L147F17L162T27_CaseRhs ? 1'b1 : 1'b0;
	assign AXI4MasterModule_L59F29T65_Expr = AXI4MasterModule_L59F29T65_ExprLhs == AXI4MasterModule_L59F29T65_ExprRhs ? 1'b1 : 1'b0;
	assign AXI4MasterModule_L62F29T67_Expr = AXI4MasterModule_L62F29T67_ExprLhs == AXI4MasterModule_L62F29T67_ExprRhs ? 1'b1 : 1'b0;
	assign AXI4MasterModule_L56F25T64_Expr = AXI4MasterModule_L56F25T64_Expr_1 & AXI4MasterModule_L56F25T64_Expr_2;
	assign AXI4MasterModule_L57F26T84_Expr = AXI4MasterModule_L57F26T84_Expr_1 & AXI4MasterModule_L57F26T84_Expr_2;
	assign AXI4MasterModule_L57F26T61_Expr = AXI4MasterModule_L57F26T61_Expr_1 & AXI4MasterModule_L57F26T61_Expr_2;
	assign AXI4MasterModule_L59F29T76_Expr = AXI4MasterModule_L59F29T76_Expr_1 & AXI4MasterModule_L59F29T76_Expr_2;
	assign AXI4MasterModule_L62F29T79_Expr = AXI4MasterModule_L62F29T79_Expr_1 & AXI4MasterModule_L62F29T79_Expr_2;
	always @ (*)
	begin
		NextState_readFSM = State_readFSM;
		NextState_writeFSM = State_writeFSM;
		NextState_ARREADYACK = State_ARREADYACK;
		NextState_AWREADYACK = State_AWREADYACK;
		NextState_WREADYACK = State_WREADYACK;
		if ((AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L110F17L112T27_Case == 1))
		begin
			NextState_readFSM = { 1'b0, AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L111F21T32_AXI4MasterModule_L94F9L97T10_AXI4MasterModule_L95F33T54_Expr };
			NextState_ARREADYACK = AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L111F21T32_AXI4MasterModule_L94F9L97T10_AXI4MasterModule_L96F36T41_Expr;
		end
		else if ((AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L113F17L119T27_Case == 1))
		begin
			if ((Inputs_RE == 1))
			begin
				NextState_readFSM = AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L115F21L118T22_AXI4MasterModule_L116F45T64_Expr;
				NextState_ARREADYACK = Inputs_S2M_AR_ARREADY;
			end
		end
		else if ((AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L120F17L131T27_Case == 1))
		begin
			if ((Inputs_S2M_AR_ARREADY == 1))
			begin
				NextState_ARREADYACK = AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L122F21L124T22_AXI4MasterModule_L123F48T52_Expr;
			end
			if ((readAck == 1))
			begin
				NextState_readFSM = { 1'b0, AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L127F21L129T22_AXI4MasterModule_L128F25T36_AXI4MasterModule_L94F9L97T10_AXI4MasterModule_L95F33T54_Expr };
				NextState_ARREADYACK = AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L127F21L129T22_AXI4MasterModule_L128F25T36_AXI4MasterModule_L94F9L97T10_AXI4MasterModule_L96F36T41_Expr;
			end
		end
		if ((AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L136F17L138T27_Case == 1))
		begin
			NextState_writeFSM = { 1'b0, AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L137F21T33_AXI4MasterModule_L100F9L104T10_AXI4MasterModule_L101F34T56_Expr };
			NextState_AWREADYACK = AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L137F21T33_AXI4MasterModule_L100F9L104T10_AXI4MasterModule_L102F36T41_Expr;
			NextState_WREADYACK = AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L137F21T33_AXI4MasterModule_L100F9L104T10_AXI4MasterModule_L103F35T40_Expr;
		end
		else if ((AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L139F17L146T27_Case == 1))
		begin
			if ((Inputs_WE == 1))
			begin
				NextState_writeFSM = AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L141F21L145T22_AXI4MasterModule_L142F46T66_Expr;
				NextState_AWREADYACK = Inputs_S2M_AW_AWREADY;
				NextState_WREADYACK = Inputs_S2M_W_WREADY;
			end
		end
		else if ((AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L147F17L162T27_Case == 1))
		begin
			if ((Inputs_S2M_AW_AWREADY == 1))
			begin
				NextState_AWREADYACK = AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L149F21L151T22_AXI4MasterModule_L150F48T52_Expr;
			end
			if ((Inputs_S2M_W_WREADY == 1))
			begin
				NextState_WREADYACK = AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L154F21L156T22_AXI4MasterModule_L155F47T51_Expr;
			end
			if ((writeAck == 1))
			begin
				NextState_writeFSM = { 1'b0, AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L159F21L161T22_AXI4MasterModule_L160F25T37_AXI4MasterModule_L100F9L104T10_AXI4MasterModule_L101F34T56_Expr };
				NextState_AWREADYACK = AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L159F21L161T22_AXI4MasterModule_L160F25T37_AXI4MasterModule_L100F9L104T10_AXI4MasterModule_L102F36T41_Expr;
				NextState_WREADYACK = AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L159F21L161T22_AXI4MasterModule_L160F25T37_AXI4MasterModule_L100F9L104T10_AXI4MasterModule_L103F35T40_Expr;
			end
		end
	end
	assign AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L110F17L112T27_CaseLhs = { 1'b0, State_readFSM };
	assign AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L110F17L112T27_CaseRhs = { {2{1'b0}}, AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L110F22T44_Expr };
	assign AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L113F17L119T27_CaseLhs = { 1'b0, State_readFSM };
	assign AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L113F17L119T27_CaseRhs = { {2{1'b0}}, AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L113F22T43_Expr };
	assign AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L120F17L131T27_CaseLhs = { 1'b0, State_readFSM };
	assign AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L120F17L131T27_CaseRhs = { 1'b0, AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L108F13L132T14_AXI4MasterModule_L120F22T41_Expr };
	assign AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L136F17L138T27_CaseLhs = { 1'b0, State_writeFSM };
	assign AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L136F17L138T27_CaseRhs = { {2{1'b0}}, AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L136F22T45_Expr };
	assign AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L139F17L146T27_CaseLhs = { 1'b0, State_writeFSM };
	assign AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L139F17L146T27_CaseRhs = { {2{1'b0}}, AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L139F22T44_Expr };
	assign AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L147F17L162T27_CaseLhs = { 1'b0, State_writeFSM };
	assign AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L147F17L162T27_CaseRhs = { 1'b0, AXI4MasterModule_L107F9L164T10_AXI4MasterModule_L134F13L163T14_AXI4MasterModule_L147F22T42_Expr };
	assign AXI4MasterModule_L59F29T65_ExprLhs = { 1'b0, State_readFSM };
	assign AXI4MasterModule_L59F29T65_ExprRhs = { 1'b0, AXI4MasterModule_L59F46T65_Expr };
	assign AXI4MasterModule_L62F29T67_ExprLhs = { 1'b0, State_writeFSM };
	assign AXI4MasterModule_L62F29T67_ExprRhs = { 1'b0, AXI4MasterModule_L62F47T67_Expr };
	assign AXI4MasterModule_L56F25T64_Expr_1 = State_ARREADYACK;
	assign AXI4MasterModule_L56F25T64_Expr_2 = Inputs_S2M_R_RVALID;
	assign AXI4MasterModule_L57F26T84_Expr_1 = AXI4MasterModule_L57F26T61_Expr;
	assign AXI4MasterModule_L57F26T84_Expr_2 = Inputs_S2M_B_BVALID;
	assign AXI4MasterModule_L57F26T61_Expr_1 = State_AWREADYACK;
	assign AXI4MasterModule_L57F26T61_Expr_2 = State_WREADYACK;
	assign AXI4MasterModule_L59F29T76_Expr_1 = AXI4MasterModule_L59F29T65_Expr;
	assign AXI4MasterModule_L59F29T76_Expr_2 = readAck;
	assign AXI4MasterModule_L62F29T79_Expr_1 = AXI4MasterModule_L62F29T67_Expr;
	assign AXI4MasterModule_L62F29T79_Expr_2 = writeAck;
	assign Inputs_S2M_AR_ARREADY = S2M_AR_ARREADY;
	assign Inputs_S2M_AW_AWREADY = S2M_AW_AWREADY;
	assign Inputs_S2M_B_BID = S2M_B_BID;
	assign Inputs_S2M_B_BRESP = S2M_B_BRESP;
	assign Inputs_S2M_B_BUSER = S2M_B_BUSER;
	assign Inputs_S2M_B_BVALID = S2M_B_BVALID;
	assign Inputs_S2M_R_RID = S2M_R_RID;
	assign Inputs_S2M_R_RDATA[0] = S2M_R_RDATA0;
	assign Inputs_S2M_R_RDATA[1] = S2M_R_RDATA1;
	assign Inputs_S2M_R_RDATA[2] = S2M_R_RDATA2;
	assign Inputs_S2M_R_RDATA[3] = S2M_R_RDATA3;
	assign Inputs_S2M_R_RRESP = S2M_R_RRESP;
	assign Inputs_S2M_R_RLAST = S2M_R_RLAST;
	assign Inputs_S2M_R_RUSER = S2M_R_RUSER;
	assign Inputs_S2M_R_RVALID = S2M_R_RVALID;
	assign Inputs_S2M_W_WREADY = S2M_W_WREADY;
	assign Inputs_ARADDR = ARADDR;
	assign Inputs_RE = RE;
	assign Inputs_AWADDR = AWADDR;
	assign Inputs_WE = WE;
	assign Inputs_WSTRB = WSTRB;
	assign Inputs_WDATA[0] = WDATA0;
	assign Inputs_WDATA[1] = WDATA1;
	assign Inputs_WDATA[2] = WDATA2;
	assign Inputs_WDATA[3] = WDATA3;
	assign readAck = AXI4MasterModule_L56F25T64_Expr;
	assign writeAck = AXI4MasterModule_L57F26T84_Expr;
	assign RACK = AXI4MasterModule_L59F29T76_Expr;
	assign RDATA0 = Inputs_S2M_R_RDATA[0];
	assign RDATA1 = Inputs_S2M_R_RDATA[1];
	assign RDATA2 = Inputs_S2M_R_RDATA[2];
	assign RDATA3 = Inputs_S2M_R_RDATA[3];
	assign WACK = AXI4MasterModule_L62F29T79_Expr;
	assign M2S_AR_ARID = { {7{1'b0}}, AXI4_M_AR_L15F28T29_Expr };
	assign M2S_AR_ARADDR = Inputs_ARADDR;
	assign M2S_AR_ARLEN = { {7{1'b0}}, AXI4_M_AR_L17F29T30_Expr };
	assign M2S_AR_ARSIZE = { 1'b0, AXI4_M_AR_L18F33T43_Expr };
	assign M2S_AR_ARBURST = { 1'b0, AXI4_M_AR_L19F35T48_Expr };
	assign M2S_AR_ARLOCK = { 1'b0, AXI4_M_AR_L20F33T47_Expr };
	assign M2S_AR_ARCACHE = { {3{1'b0}}, AXI4_M_AR_L21F35T63_Expr };
	assign M2S_AR_ARPROT = { 1'b0, AXI4_M_AR_L22F33T66_Expr };
	assign M2S_AR_ARQOS = { {3{1'b0}}, AXI4_M_AR_L23F31T44_Expr };
	assign M2S_AR_ARREGION = { {7{1'b0}}, AXI4_M_AR_L24F32T33_Expr };
	assign M2S_AR_ARUSER = { {7{1'b0}}, AXI4_M_AR_L25F30T31_Expr };
	assign M2S_AR_ARVALID = Inputs_RE;
	assign M2S_R_RREADY = AXI4MasterModule_L73F26T30_Expr;
	assign M2S_AW_AWID = { {7{1'b0}}, AXI4_M_AW_L14F28T29_Expr };
	assign M2S_AW_AWADDR = Inputs_AWADDR;
	assign M2S_AW_AWLEN = { {7{1'b0}}, AXI4_M_AW_L16F29T30_Expr };
	assign M2S_AW_AWSIZE = { 1'b0, AXI4_M_AW_L17F33T43_Expr };
	assign M2S_AW_AWBURST = { 1'b0, AXI4_M_AW_L18F35T48_Expr };
	assign M2S_AW_AWLOCK = { 1'b0, AXI4_M_AW_L19F33T47_Expr };
	assign M2S_AW_AWCACHE = { {3{1'b0}}, AXI4_M_AW_L20F35T63_Expr };
	assign M2S_AW_AWPROT = { 1'b0, AXI4_M_AW_L21F33T66_Expr };
	assign M2S_AW_AWQOS = { {3{1'b0}}, AXI4_M_AW_L22F31T44_Expr };
	assign M2S_AW_AWREGION = { {7{1'b0}}, AXI4_M_AW_L23F32T33_Expr };
	assign M2S_AW_AWUSER = { {7{1'b0}}, AXI4_M_AW_L24F30T31_Expr };
	assign M2S_AW_AWVALID = Inputs_WE;
	assign M2S_W_WID = { {7{1'b0}}, AXI4MasterModule_L82F23T24_Expr };
	assign M2S_W_WDATA0 = Inputs_WDATA[0];
	assign M2S_W_WDATA1 = Inputs_WDATA[1];
	assign M2S_W_WDATA2 = Inputs_WDATA[2];
	assign M2S_W_WDATA3 = Inputs_WDATA[3];
	assign M2S_W_WSTRB = Inputs_WSTRB;
	assign M2S_W_WLAST = AXI4_M_W_L17F29T33_Expr;
	assign M2S_W_WUSER = { {7{1'b0}}, AXI4_M_W_L18F29T30_Expr };
	assign M2S_W_WVALID = Inputs_WE;
	assign M2S_B_BREADY = AXI4MasterModule_L89F26T30_Expr;
	// [BEGIN USER ARCHITECTURE]
	// [END USER ARCHITECTURE]
endmodule
