Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Documents\Quartus_VHDL\DE2_115_MTL2_PAINTER\DE2_115_SOPC.qsys --block-symbol-file --output-directory=D:\Documents\Quartus_VHDL\DE2_115_MTL2_PAINTER\DE2_115_SOPC --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading DE2_115_MTL2_PAINTER/DE2_115_SOPC.qsys
Progress: Reading input file
Progress: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Progress: Parameterizing module alt_vip_vfr_0
Progress: Adding altpll_0 [altpll 15.1]
Progress: Parameterizing module altpll_0
Progress: Adding altpll_audio [altpll 15.1]
Progress: Parameterizing module altpll_audio
Progress: Adding audio [AUDIO_IF 1.0]
Progress: Parameterizing module audio
Progress: Adding cfi_flash [altera_generic_tristate_controller 15.1]
Progress: Parameterizing module cfi_flash
Progress: Adding clk_50 [clock_source 15.1]
Progress: Parameterizing module clk_50
Progress: Adding clock_crossing_io [altera_avalon_mm_clock_crossing_bridge 15.1]
Progress: Parameterizing module clock_crossing_io
Progress: Adding cpu [altera_nios2_gen2 15.1]
Progress: Parameterizing module cpu
Progress: Adding epcs_flash_controller [altera_avalon_epcs_flash_controller 15.1]
Progress: Parameterizing module epcs_flash_controller
Progress: Adding i2c_opencores_0 [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_0
Progress: Adding i2c_scl [altera_avalon_pio 15.1]
Progress: Parameterizing module i2c_scl
Progress: Adding i2c_sda [altera_avalon_pio 15.1]
Progress: Parameterizing module i2c_sda
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 15.1]
Progress: Parameterizing module key
Progress: Adding lcd [altera_avalon_lcd_16207 15.1]
Progress: Parameterizing module lcd
Progress: Adding lcd_touch_int [altera_avalon_pio 15.1]
Progress: Parameterizing module lcd_touch_int
Progress: Adding led [altera_avalon_pio 15.1]
Progress: Parameterizing module led
Progress: Adding sd_clk [altera_avalon_pio 15.1]
Progress: Parameterizing module sd_clk
Progress: Adding sd_cmd [altera_avalon_pio 15.1]
Progress: Parameterizing module sd_cmd
Progress: Adding sd_dat [altera_avalon_pio 15.1]
Progress: Parameterizing module sd_dat
Progress: Adding sd_wp_n [altera_avalon_pio 15.1]
Progress: Parameterizing module sd_wp_n
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module sdram
Progress: Adding sram [TERASIC_SRAM 1.0]
Progress: Parameterizing module sram
Progress: Adding sw [altera_avalon_pio 15.1]
Progress: Parameterizing module sw
Progress: Adding sysid [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 15.1]
Progress: Parameterizing module timer
Progress: Adding tri_state_bridge_flash_bridge_0 [altera_tristate_conduit_bridge 15.1]
Progress: Parameterizing module tri_state_bridge_flash_bridge_0
Progress: Adding tri_state_bridge_flash_pinSharer_0 [altera_tristate_conduit_pin_sharer 15.1]
Progress: Parameterizing module tri_state_bridge_flash_pinSharer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: DE2_115_SOPC.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Warning: DE2_115_SOPC.cfi_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: DE2_115_SOPC.epcs_flash_controller: Dedicated AS interface is not supported, signals are exported to top level design.
Info: DE2_115_SOPC.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.lcd_touch_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.sd_cmd: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.sd_dat: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.sd_wp_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE2_115_SOPC.sysid: Time stamp will be automatically updated when this component is generated.
Warning: DE2_115_SOPC.altpll_audio: altpll_audio.areset_conduit must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Documents\Quartus_VHDL\DE2_115_MTL2_PAINTER\DE2_115_SOPC.qsys --synthesis=VERILOG --output-directory=D:\Documents\Quartus_VHDL\DE2_115_MTL2_PAINTER\DE2_115_SOPC\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading DE2_115_MTL2_PAINTER/DE2_115_SOPC.qsys
Progress: Reading input file
Progress: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Progress: Parameterizing module alt_vip_vfr_0
Progress: Adding altpll_0 [altpll 15.1]
Progress: Parameterizing module altpll_0
Progress: Adding altpll_audio [altpll 15.1]
Progress: Parameterizing module altpll_audio
Progress: Adding audio [AUDIO_IF 1.0]
Progress: Parameterizing module audio
Progress: Adding cfi_flash [altera_generic_tristate_controller 15.1]
Progress: Parameterizing module cfi_flash
Progress: Adding clk_50 [clock_source 15.1]
Progress: Parameterizing module clk_50
Progress: Adding clock_crossing_io [altera_avalon_mm_clock_crossing_bridge 15.1]
Progress: Parameterizing module clock_crossing_io
Progress: Adding cpu [altera_nios2_gen2 15.1]
Progress: Parameterizing module cpu
Progress: Adding epcs_flash_controller [altera_avalon_epcs_flash_controller 15.1]
Progress: Parameterizing module epcs_flash_controller
Progress: Adding i2c_opencores_0 [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_0
Progress: Adding i2c_scl [altera_avalon_pio 15.1]
Progress: Parameterizing module i2c_scl
Progress: Adding i2c_sda [altera_avalon_pio 15.1]
Progress: Parameterizing module i2c_sda
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 15.1]
Progress: Parameterizing module key
Progress: Adding lcd [altera_avalon_lcd_16207 15.1]
Progress: Parameterizing module lcd
Progress: Adding lcd_touch_int [altera_avalon_pio 15.1]
Progress: Parameterizing module lcd_touch_int
Progress: Adding led [altera_avalon_pio 15.1]
Progress: Parameterizing module led
Progress: Adding sd_clk [altera_avalon_pio 15.1]
Progress: Parameterizing module sd_clk
Progress: Adding sd_cmd [altera_avalon_pio 15.1]
Progress: Parameterizing module sd_cmd
Progress: Adding sd_dat [altera_avalon_pio 15.1]
Progress: Parameterizing module sd_dat
Progress: Adding sd_wp_n [altera_avalon_pio 15.1]
Progress: Parameterizing module sd_wp_n
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module sdram
Progress: Adding sram [TERASIC_SRAM 1.0]
Progress: Parameterizing module sram
Progress: Adding sw [altera_avalon_pio 15.1]
Progress: Parameterizing module sw
Progress: Adding sysid [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 15.1]
Progress: Parameterizing module timer
Progress: Adding tri_state_bridge_flash_bridge_0 [altera_tristate_conduit_bridge 15.1]
Progress: Parameterizing module tri_state_bridge_flash_bridge_0
Progress: Adding tri_state_bridge_flash_pinSharer_0 [altera_tristate_conduit_pin_sharer 15.1]
Progress: Parameterizing module tri_state_bridge_flash_pinSharer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: DE2_115_SOPC.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Warning: DE2_115_SOPC.cfi_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: DE2_115_SOPC.epcs_flash_controller: Dedicated AS interface is not supported, signals are exported to top level design.
Info: DE2_115_SOPC.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.lcd_touch_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.sd_cmd: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.sd_dat: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.sd_wp_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE2_115_SOPC.sysid: Time stamp will be automatically updated when this component is generated.
Warning: DE2_115_SOPC.altpll_audio: altpll_audio.areset_conduit must be exported, or connected to a matching conduit.
Info: DE2_115_SOPC: Generating DE2_115_SOPC "DE2_115_SOPC" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src8 and cmd_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src11 and cmd_mux_011.sink0
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux_001.sink4
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux_001.sink5
Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux_001.sink8
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux_001.sink9
Info: Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux_001.sink11
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0
Info: Inserting clock-crossing logic between cmd_demux.src11 and cmd_mux_011.sink0
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10
Info: Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux.sink11
Warning: DE2_115_SOPC: "No matching role found for epcs_flash_controller:epcs_control_port:dataavailable (dataavailable)"
Warning: DE2_115_SOPC: "No matching role found for epcs_flash_controller:epcs_control_port:endofpacket (endofpacket)"
Warning: DE2_115_SOPC: "No matching role found for epcs_flash_controller:epcs_control_port:readyfordata (readyfordata)"
Info: alt_vip_itc_0: "DE2_115_SOPC" instantiated alt_vip_itc "alt_vip_itc_0"
Info: alt_vip_vfr_0: "DE2_115_SOPC" instantiated alt_vip_vfr "alt_vip_vfr_0"
Info: altpll_0: "DE2_115_SOPC" instantiated altpll "altpll_0"
Info: altpll_audio: "DE2_115_SOPC" instantiated altpll "altpll_audio"
Info: audio: "DE2_115_SOPC" instantiated AUDIO_IF "audio"
Info: cfi_flash: "DE2_115_SOPC" instantiated altera_generic_tristate_controller "cfi_flash"
Info: clock_crossing_io: "DE2_115_SOPC" instantiated altera_avalon_mm_clock_crossing_bridge "clock_crossing_io"
Info: cpu: "DE2_115_SOPC" instantiated altera_nios2_gen2 "cpu"
Info: epcs_flash_controller: Starting RTL generation for module 'DE2_115_SOPC_epcs_flash_controller'
Info: epcs_flash_controller:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=DE2_115_SOPC_epcs_flash_controller --dir=C:/Users/danny/AppData/Local/Temp/alt6933_1777887349376010427.dir/0082_epcs_flash_controller_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6933_1777887349376010427.dir/0082_epcs_flash_controller_gen//DE2_115_SOPC_epcs_flash_controller_component_configuration.pl  --do_build_sim=0  ]
Info: epcs_flash_controller: Done RTL generation for module 'DE2_115_SOPC_epcs_flash_controller'
Info: epcs_flash_controller: "DE2_115_SOPC" instantiated altera_avalon_epcs_flash_controller "epcs_flash_controller"
Info: i2c_opencores_0: "DE2_115_SOPC" instantiated i2c_opencores "i2c_opencores_0"
Info: i2c_scl: Starting RTL generation for module 'DE2_115_SOPC_i2c_scl'
Info: i2c_scl:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_i2c_scl --dir=C:/Users/danny/AppData/Local/Temp/alt6933_1777887349376010427.dir/0084_i2c_scl_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6933_1777887349376010427.dir/0084_i2c_scl_gen//DE2_115_SOPC_i2c_scl_component_configuration.pl  --do_build_sim=0  ]
Info: i2c_scl: Done RTL generation for module 'DE2_115_SOPC_i2c_scl'
Info: i2c_scl: "DE2_115_SOPC" instantiated altera_avalon_pio "i2c_scl"
Info: i2c_sda: Starting RTL generation for module 'DE2_115_SOPC_i2c_sda'
Info: i2c_sda:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_i2c_sda --dir=C:/Users/danny/AppData/Local/Temp/alt6933_1777887349376010427.dir/0085_i2c_sda_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6933_1777887349376010427.dir/0085_i2c_sda_gen//DE2_115_SOPC_i2c_sda_component_configuration.pl  --do_build_sim=0  ]
Info: i2c_sda: Done RTL generation for module 'DE2_115_SOPC_i2c_sda'
Info: i2c_sda: "DE2_115_SOPC" instantiated altera_avalon_pio "i2c_sda"
Info: jtag_uart: Starting RTL generation for module 'DE2_115_SOPC_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE2_115_SOPC_jtag_uart --dir=C:/Users/danny/AppData/Local/Temp/alt6933_1777887349376010427.dir/0086_jtag_uart_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6933_1777887349376010427.dir/0086_jtag_uart_gen//DE2_115_SOPC_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'DE2_115_SOPC_jtag_uart'
Info: jtag_uart: "DE2_115_SOPC" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: key: Starting RTL generation for module 'DE2_115_SOPC_key'
Info: key:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_key --dir=C:/Users/danny/AppData/Local/Temp/alt6933_1777887349376010427.dir/0087_key_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6933_1777887349376010427.dir/0087_key_gen//DE2_115_SOPC_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'DE2_115_SOPC_key'
Info: key: "DE2_115_SOPC" instantiated altera_avalon_pio "key"
Info: lcd: Starting RTL generation for module 'DE2_115_SOPC_lcd'
Info: lcd:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=DE2_115_SOPC_lcd --dir=C:/Users/danny/AppData/Local/Temp/alt6933_1777887349376010427.dir/0088_lcd_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6933_1777887349376010427.dir/0088_lcd_gen//DE2_115_SOPC_lcd_component_configuration.pl  --do_build_sim=0  ]
Info: lcd: Done RTL generation for module 'DE2_115_SOPC_lcd'
Info: lcd: "DE2_115_SOPC" instantiated altera_avalon_lcd_16207 "lcd"
Info: lcd_touch_int: Starting RTL generation for module 'DE2_115_SOPC_lcd_touch_int'
Info: lcd_touch_int:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_lcd_touch_int --dir=C:/Users/danny/AppData/Local/Temp/alt6933_1777887349376010427.dir/0089_lcd_touch_int_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6933_1777887349376010427.dir/0089_lcd_touch_int_gen//DE2_115_SOPC_lcd_touch_int_component_configuration.pl  --do_build_sim=0  ]
Info: lcd_touch_int: Done RTL generation for module 'DE2_115_SOPC_lcd_touch_int'
Info: lcd_touch_int: "DE2_115_SOPC" instantiated altera_avalon_pio "lcd_touch_int"
Info: led: Starting RTL generation for module 'DE2_115_SOPC_led'
Info: led:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_led --dir=C:/Users/danny/AppData/Local/Temp/alt6933_1777887349376010427.dir/0090_led_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6933_1777887349376010427.dir/0090_led_gen//DE2_115_SOPC_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'DE2_115_SOPC_led'
Info: led: "DE2_115_SOPC" instantiated altera_avalon_pio "led"
Info: sd_dat: Starting RTL generation for module 'DE2_115_SOPC_sd_dat'
Info: sd_dat:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_sd_dat --dir=C:/Users/danny/AppData/Local/Temp/alt6933_1777887349376010427.dir/0091_sd_dat_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6933_1777887349376010427.dir/0091_sd_dat_gen//DE2_115_SOPC_sd_dat_component_configuration.pl  --do_build_sim=0  ]
Info: sd_dat: Done RTL generation for module 'DE2_115_SOPC_sd_dat'
Info: sd_dat: "DE2_115_SOPC" instantiated altera_avalon_pio "sd_dat"
Info: sd_wp_n: Starting RTL generation for module 'DE2_115_SOPC_sd_wp_n'
Info: sd_wp_n:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_sd_wp_n --dir=C:/Users/danny/AppData/Local/Temp/alt6933_1777887349376010427.dir/0092_sd_wp_n_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6933_1777887349376010427.dir/0092_sd_wp_n_gen//DE2_115_SOPC_sd_wp_n_component_configuration.pl  --do_build_sim=0  ]
Info: sd_wp_n: Done RTL generation for module 'DE2_115_SOPC_sd_wp_n'
Info: sd_wp_n: "DE2_115_SOPC" instantiated altera_avalon_pio "sd_wp_n"
Info: sdram: Starting RTL generation for module 'DE2_115_SOPC_sdram'
Info: sdram:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE2_115_SOPC_sdram --dir=C:/Users/danny/AppData/Local/Temp/alt6933_1777887349376010427.dir/0093_sdram_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6933_1777887349376010427.dir/0093_sdram_gen//DE2_115_SOPC_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'DE2_115_SOPC_sdram'
Info: sdram: "DE2_115_SOPC" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sram: "DE2_115_SOPC" instantiated TERASIC_SRAM "sram"
Info: sw: Starting RTL generation for module 'DE2_115_SOPC_sw'
Info: sw:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_sw --dir=C:/Users/danny/AppData/Local/Temp/alt6933_1777887349376010427.dir/0095_sw_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6933_1777887349376010427.dir/0095_sw_gen//DE2_115_SOPC_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'DE2_115_SOPC_sw'
Info: sw: "DE2_115_SOPC" instantiated altera_avalon_pio "sw"
Info: sysid: "DE2_115_SOPC" instantiated altera_avalon_sysid_qsys "sysid"
Info: timer: Starting RTL generation for module 'DE2_115_SOPC_timer'
Info: timer:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64//perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE2_115_SOPC_timer --dir=C:/Users/danny/AppData/Local/Temp/alt6933_1777887349376010427.dir/0097_timer_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6933_1777887349376010427.dir/0097_timer_gen//DE2_115_SOPC_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'DE2_115_SOPC_timer'
Info: timer: "DE2_115_SOPC" instantiated altera_avalon_timer "timer"
Info: tri_state_bridge_flash_bridge_0: "DE2_115_SOPC" instantiated altera_tristate_conduit_bridge "tri_state_bridge_flash_bridge_0"
Info: tri_state_bridge_flash_pinSharer_0: "DE2_115_SOPC" instantiated altera_tristate_conduit_pin_sharer "tri_state_bridge_flash_pinSharer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "DE2_115_SOPC" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "DE2_115_SOPC" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "DE2_115_SOPC" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "DE2_115_SOPC" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "DE2_115_SOPC" instantiated altera_reset_controller "rst_controller"
Info: tdt: "cfi_flash" instantiated altera_tristate_controller_translator "tdt"
Info: slave_translator: "cfi_flash" instantiated altera_merlin_slave_translator "slave_translator"
Info: tda: "cfi_flash" instantiated altera_tristate_controller_aggregator "tda"
Info: cpu: Starting RTL generation for module 'DE2_115_SOPC_cpu_cpu'
Info: cpu:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64//eperlcmd.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE2_115_SOPC_cpu_cpu --dir=C:/Users/danny/AppData/Local/Temp/alt6933_1777887349376010427.dir/0103_cpu_gen/ --quartus_bindir=C:/altera_lite/15.1/quartus/bin64/ --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6933_1777887349376010427.dir/0103_cpu_gen//DE2_115_SOPC_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.05.12 12:20:16 (*) Starting Nios II generation
Info: cpu: # 2016.05.12 12:20:16 (*)   Checking for plaintext license.
Info: cpu: # 2016.05.12 12:20:17 (*)   Plaintext license not found.
Info: cpu: # 2016.05.12 12:20:17 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2016.05.12 12:20:18 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2016.05.12 12:20:18 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.05.12 12:20:18 (*)   Creating all objects for CPU
Info: cpu: # 2016.05.12 12:20:18 (*)     Testbench
Info: cpu: # 2016.05.12 12:20:18 (*)     Instruction decoding
Info: cpu: # 2016.05.12 12:20:18 (*)       Instruction fields
Info: cpu: # 2016.05.12 12:20:18 (*)       Instruction decodes
Info: cpu: # 2016.05.12 12:20:19 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2016.05.12 12:20:20 (*)       Instruction controls
Info: cpu: # 2016.05.12 12:20:20 (*)     Pipeline frontend
Info: cpu: # 2016.05.12 12:20:20 (*)     Pipeline backend
Info: cpu: # 2016.05.12 12:20:25 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.05.12 12:20:29 (*)   Creating encrypted RTL
Info: cpu: # 2016.05.12 12:20:30 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'DE2_115_SOPC_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: pin_sharer: "tri_state_bridge_flash_pinSharer_0" instantiated altera_tristate_conduit_pin_sharer_core "pin_sharer"
Info: arbiter: "tri_state_bridge_flash_pinSharer_0" instantiated altera_merlin_std_arbitrator "arbiter"
Info: alt_vip_vfr_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "alt_vip_vfr_0_avalon_master_translator"
Info: alt_vip_vfr_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "alt_vip_vfr_0_avalon_master_agent"
Info: sdram_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sdram_s1_agent"
Info: sdram_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sdram_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: router_015: "mm_interconnect_0" instantiated altera_merlin_router "router_015"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sram_avalon_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sram_avalon_slave_rsp_width_adapter"
Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: avalon_st_adapter_012: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_012"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_005: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_012" instantiated error_adapter "error_adapter_0"
Info: DE2_115_SOPC: Done "DE2_115_SOPC" with 78 modules, 151 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
