-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for struct of ent_b
--
-- Generated
--  by:  wig
--  on:  Wed Nov 30 13:58:36 2005
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl -strip -nodelta ../../bugver.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: ent_b-struct-a.vhd,v 1.3 2006/03/17 11:59:29 wig Exp $
-- $Date: 2006/03/17 11:59:29 $
-- $Log: ent_b-struct-a.vhd,v $
-- Revision 1.3  2006/03/17 11:59:29  wig
-- Testcase updated ( [cut] was wrong!)
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.71 2005/11/22 11:00:47 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.42 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture struct of ent_b
--
architecture struct of ent_b is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component ent_ba	-- is i_padframe / hier inst_ba inst_ba inst_b
		-- No Generated Generics
		port (
		-- Generated Port for Entity ent_ba
			sc_p_1	: in	std_ulogic;	-- bad conection bits detected
			sc_p_2	: in	std_ulogic_vector(31 downto 0)	-- reverse order
		-- End of Generated Port for Entity ent_ba
		);
	end component;
	-- ---------

	component ent_bb	-- is i_padframe / hier inst_bb inst_bb inst_b
		-- No Generated Generics
		port (
		-- Generated Port for Entity ent_bb
			sc_p_3	: in	std_ulogic_vector(31 downto 0);	-- reverse order
				-- multiline comments
			sc_p_4	: in	std_ulogic_vector(31 downto 0)	-- reverse order
				-- multiline comments
				-- line 3
				-- line 4
				-- line 5
				-- line 6
				-- line 7
				-- line 8
				-- line 9
				-- line 10
				-- ...[cut]...
		-- End of Generated Port for Entity ent_bb
		);
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			signal	sc_sig_1	: std_ulogic_vector; -- __W_PORT_SIGNAL_MAP_REQ
			signal	sc_sig_2	: std_ulogic_vector(31 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	sc_sig_4	: std_ulogic_vector(31 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
		--
		-- End of Generated Signal List
		--




begin


	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments
			sc_sig_1 <= p_mix_sc_sig_1_gi;  -- __I_I_BIT_PORT
			sc_sig_2 <= p_mix_sc_sig_2_gi;  -- __I_I_BUS_PORT
			sc_sig_4 <= p_mix_sc_sig_4_gi;  -- __I_I_BUS_PORT


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for inst_ba
		inst_ba: ent_ba	-- is i_padframe / hier inst_ba inst_ba inst_b
		port map (
			sc_p_1 => sc_sig_1,	-- bad conection bits detected
			sc_p_2 => sc_sig_2	-- reverse orderreverse order
				-- multiline comments
		);
		-- End of Generated Instance Port Map for inst_ba

		-- Generated Instance Port Map for inst_bb
		inst_bb: ent_bb	-- is i_padframe / hier inst_bb inst_bb inst_b
		port map (
			sc_p_3 => sc_sig_2,	-- reverse orderreverse order
				-- multiline comments
			sc_p_4 => sc_sig_4	-- reverse order
				-- multiline comments
				-- line 3
				-- line 4
				-- line 5
				-- line 6
				-- line 7
				-- line 8
				-- line 9
				-- line 10
				-- ...[cut]...
		);
		-- End of Generated Instance Port Map for inst_bb



end struct;


--
--!End of Architecture/s
-- --------------------------------------------------------------
