--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml logibone_blink.twx logibone_blink.ncd -o logibone_blink.twr
logibone_blink.pcf -ucf logibone_blink.ucf

Design file:              logibone_blink.ncd
Physical constraint file: logibone_blink.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1429 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.150ns.
--------------------------------------------------------------------------------

Paths for end point beat0/time_counter_10 (SLICE_X15Y28.D5), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beat0/time_counter_10 (FF)
  Destination:          beat0/time_counter_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.115ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         OSC_FPGA_BUFGP rising at 0.000ns
  Destination Clock:    OSC_FPGA_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beat0/time_counter_10 to beat0/time_counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.DQ      Tcko                  0.430   beat0/time_counter<10>
                                                       beat0/time_counter_10
    SLICE_X17Y28.A2      net (fanout=2)        0.756   beat0/time_counter<10>
    SLICE_X17Y28.A       Tilo                  0.259   beat0/load_counter<25>1
                                                       beat0/load_counter<25>2
    SLICE_X17Y30.B2      net (fanout=3)        1.327   beat0/load_counter<25>1
    SLICE_X17Y30.B       Tilo                  0.259   beat0/time_counter<25>
                                                       beat0/load_counter<25>5_1
    SLICE_X15Y28.D5      net (fanout=12)       0.711   beat0/load_counter<25>5
    SLICE_X15Y28.CLK     Tas                   0.373   beat0/time_counter<10>
                                                       beat0/Mcount_time_counter_eqn_101
                                                       beat0/time_counter_10
    -------------------------------------------------  ---------------------------
    Total                                      4.115ns (1.321ns logic, 2.794ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beat0/time_counter_9 (FF)
  Destination:          beat0/time_counter_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.112ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         OSC_FPGA_BUFGP rising at 0.000ns
  Destination Clock:    OSC_FPGA_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beat0/time_counter_9 to beat0/time_counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.CQ      Tcko                  0.430   beat0/time_counter<10>
                                                       beat0/time_counter_9
    SLICE_X17Y28.A1      net (fanout=2)        0.753   beat0/time_counter<9>
    SLICE_X17Y28.A       Tilo                  0.259   beat0/load_counter<25>1
                                                       beat0/load_counter<25>2
    SLICE_X17Y30.B2      net (fanout=3)        1.327   beat0/load_counter<25>1
    SLICE_X17Y30.B       Tilo                  0.259   beat0/time_counter<25>
                                                       beat0/load_counter<25>5_1
    SLICE_X15Y28.D5      net (fanout=12)       0.711   beat0/load_counter<25>5
    SLICE_X15Y28.CLK     Tas                   0.373   beat0/time_counter<10>
                                                       beat0/Mcount_time_counter_eqn_101
                                                       beat0/time_counter_10
    -------------------------------------------------  ---------------------------
    Total                                      4.112ns (1.321ns logic, 2.791ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beat0/time_counter_6 (FF)
  Destination:          beat0/time_counter_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.964ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.192 - 0.201)
  Source Clock:         OSC_FPGA_BUFGP rising at 0.000ns
  Destination Clock:    OSC_FPGA_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beat0/time_counter_6 to beat0/time_counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.430   beat0/time_counter<6>
                                                       beat0/time_counter_6
    SLICE_X17Y28.A3      net (fanout=2)        0.605   beat0/time_counter<6>
    SLICE_X17Y28.A       Tilo                  0.259   beat0/load_counter<25>1
                                                       beat0/load_counter<25>2
    SLICE_X17Y30.B2      net (fanout=3)        1.327   beat0/load_counter<25>1
    SLICE_X17Y30.B       Tilo                  0.259   beat0/time_counter<25>
                                                       beat0/load_counter<25>5_1
    SLICE_X15Y28.D5      net (fanout=12)       0.711   beat0/load_counter<25>5
    SLICE_X15Y28.CLK     Tas                   0.373   beat0/time_counter<10>
                                                       beat0/Mcount_time_counter_eqn_101
                                                       beat0/time_counter_10
    -------------------------------------------------  ---------------------------
    Total                                      3.964ns (1.321ns logic, 2.643ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point beat0/time_counter_9 (SLICE_X15Y28.C6), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beat0/time_counter_10 (FF)
  Destination:          beat0/time_counter_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.024ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         OSC_FPGA_BUFGP rising at 0.000ns
  Destination Clock:    OSC_FPGA_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beat0/time_counter_10 to beat0/time_counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.DQ      Tcko                  0.430   beat0/time_counter<10>
                                                       beat0/time_counter_10
    SLICE_X17Y28.A2      net (fanout=2)        0.756   beat0/time_counter<10>
    SLICE_X17Y28.A       Tilo                  0.259   beat0/load_counter<25>1
                                                       beat0/load_counter<25>2
    SLICE_X17Y30.B2      net (fanout=3)        1.327   beat0/load_counter<25>1
    SLICE_X17Y30.B       Tilo                  0.259   beat0/time_counter<25>
                                                       beat0/load_counter<25>5_1
    SLICE_X15Y28.C6      net (fanout=12)       0.620   beat0/load_counter<25>5
    SLICE_X15Y28.CLK     Tas                   0.373   beat0/time_counter<10>
                                                       beat0/Mcount_time_counter_eqn_91
                                                       beat0/time_counter_9
    -------------------------------------------------  ---------------------------
    Total                                      4.024ns (1.321ns logic, 2.703ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beat0/time_counter_9 (FF)
  Destination:          beat0/time_counter_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.021ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         OSC_FPGA_BUFGP rising at 0.000ns
  Destination Clock:    OSC_FPGA_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beat0/time_counter_9 to beat0/time_counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.CQ      Tcko                  0.430   beat0/time_counter<10>
                                                       beat0/time_counter_9
    SLICE_X17Y28.A1      net (fanout=2)        0.753   beat0/time_counter<9>
    SLICE_X17Y28.A       Tilo                  0.259   beat0/load_counter<25>1
                                                       beat0/load_counter<25>2
    SLICE_X17Y30.B2      net (fanout=3)        1.327   beat0/load_counter<25>1
    SLICE_X17Y30.B       Tilo                  0.259   beat0/time_counter<25>
                                                       beat0/load_counter<25>5_1
    SLICE_X15Y28.C6      net (fanout=12)       0.620   beat0/load_counter<25>5
    SLICE_X15Y28.CLK     Tas                   0.373   beat0/time_counter<10>
                                                       beat0/Mcount_time_counter_eqn_91
                                                       beat0/time_counter_9
    -------------------------------------------------  ---------------------------
    Total                                      4.021ns (1.321ns logic, 2.700ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beat0/time_counter_6 (FF)
  Destination:          beat0/time_counter_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.873ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.192 - 0.201)
  Source Clock:         OSC_FPGA_BUFGP rising at 0.000ns
  Destination Clock:    OSC_FPGA_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beat0/time_counter_6 to beat0/time_counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.430   beat0/time_counter<6>
                                                       beat0/time_counter_6
    SLICE_X17Y28.A3      net (fanout=2)        0.605   beat0/time_counter<6>
    SLICE_X17Y28.A       Tilo                  0.259   beat0/load_counter<25>1
                                                       beat0/load_counter<25>2
    SLICE_X17Y30.B2      net (fanout=3)        1.327   beat0/load_counter<25>1
    SLICE_X17Y30.B       Tilo                  0.259   beat0/time_counter<25>
                                                       beat0/load_counter<25>5_1
    SLICE_X15Y28.C6      net (fanout=12)       0.620   beat0/load_counter<25>5
    SLICE_X15Y28.CLK     Tas                   0.373   beat0/time_counter<10>
                                                       beat0/Mcount_time_counter_eqn_91
                                                       beat0/time_counter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.873ns (1.321ns logic, 2.552ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point beat0/time_counter_14 (SLICE_X15Y29.D4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beat0/time_counter_10 (FF)
  Destination:          beat0/time_counter_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.981ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.194 - 0.203)
  Source Clock:         OSC_FPGA_BUFGP rising at 0.000ns
  Destination Clock:    OSC_FPGA_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beat0/time_counter_10 to beat0/time_counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.DQ      Tcko                  0.430   beat0/time_counter<10>
                                                       beat0/time_counter_10
    SLICE_X17Y28.A2      net (fanout=2)        0.756   beat0/time_counter<10>
    SLICE_X17Y28.A       Tilo                  0.259   beat0/load_counter<25>1
                                                       beat0/load_counter<25>2
    SLICE_X17Y30.B2      net (fanout=3)        1.327   beat0/load_counter<25>1
    SLICE_X17Y30.B       Tilo                  0.259   beat0/time_counter<25>
                                                       beat0/load_counter<25>5_1
    SLICE_X15Y29.D4      net (fanout=12)       0.577   beat0/load_counter<25>5
    SLICE_X15Y29.CLK     Tas                   0.373   beat0/time_counter<14>
                                                       beat0/Mcount_time_counter_eqn_141
                                                       beat0/time_counter_14
    -------------------------------------------------  ---------------------------
    Total                                      3.981ns (1.321ns logic, 2.660ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beat0/time_counter_9 (FF)
  Destination:          beat0/time_counter_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.978ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.194 - 0.203)
  Source Clock:         OSC_FPGA_BUFGP rising at 0.000ns
  Destination Clock:    OSC_FPGA_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beat0/time_counter_9 to beat0/time_counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.CQ      Tcko                  0.430   beat0/time_counter<10>
                                                       beat0/time_counter_9
    SLICE_X17Y28.A1      net (fanout=2)        0.753   beat0/time_counter<9>
    SLICE_X17Y28.A       Tilo                  0.259   beat0/load_counter<25>1
                                                       beat0/load_counter<25>2
    SLICE_X17Y30.B2      net (fanout=3)        1.327   beat0/load_counter<25>1
    SLICE_X17Y30.B       Tilo                  0.259   beat0/time_counter<25>
                                                       beat0/load_counter<25>5_1
    SLICE_X15Y29.D4      net (fanout=12)       0.577   beat0/load_counter<25>5
    SLICE_X15Y29.CLK     Tas                   0.373   beat0/time_counter<14>
                                                       beat0/Mcount_time_counter_eqn_141
                                                       beat0/time_counter_14
    -------------------------------------------------  ---------------------------
    Total                                      3.978ns (1.321ns logic, 2.657ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beat0/time_counter_6 (FF)
  Destination:          beat0/time_counter_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.830ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.194 - 0.201)
  Source Clock:         OSC_FPGA_BUFGP rising at 0.000ns
  Destination Clock:    OSC_FPGA_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beat0/time_counter_6 to beat0/time_counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.430   beat0/time_counter<6>
                                                       beat0/time_counter_6
    SLICE_X17Y28.A3      net (fanout=2)        0.605   beat0/time_counter<6>
    SLICE_X17Y28.A       Tilo                  0.259   beat0/load_counter<25>1
                                                       beat0/load_counter<25>2
    SLICE_X17Y30.B2      net (fanout=3)        1.327   beat0/load_counter<25>1
    SLICE_X17Y30.B       Tilo                  0.259   beat0/time_counter<25>
                                                       beat0/load_counter<25>5_1
    SLICE_X15Y29.D4      net (fanout=12)       0.577   beat0/load_counter<25>5
    SLICE_X15Y29.CLK     Tas                   0.373   beat0/time_counter<14>
                                                       beat0/Mcount_time_counter_eqn_141
                                                       beat0/time_counter_14
    -------------------------------------------------  ---------------------------
    Total                                      3.830ns (1.321ns logic, 2.509ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point beat0/cycle_counter_0 (SLICE_X16Y30.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               beat0/cycle_counter_0 (FF)
  Destination:          beat0/cycle_counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.483ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         OSC_FPGA_BUFGP rising at 20.000ns
  Destination Clock:    OSC_FPGA_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: beat0/cycle_counter_0 to beat0/cycle_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.AQ      Tcko                  0.234   beat0/cycle_counter<1>
                                                       beat0/cycle_counter_0
    SLICE_X16Y30.A6      net (fanout=14)       0.052   beat0/cycle_counter<0>
    SLICE_X16Y30.CLK     Tah         (-Th)    -0.197   beat0/cycle_counter<1>
                                                       beat0/cycle_counter_0_dpot
                                                       beat0/cycle_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (0.431ns logic, 0.052ns route)
                                                       (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------

Paths for end point counter_output_24 (SLICE_X20Y15.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_output_24 (FF)
  Destination:          counter_output_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         OSC_FPGA_BUFGP rising at 20.000ns
  Destination Clock:    OSC_FPGA_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_output_24 to counter_output_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y15.AQ      Tcko                  0.234   counter_output<24>
                                                       counter_output_24
    SLICE_X20Y15.A6      net (fanout=2)        0.027   counter_output<24>
    SLICE_X20Y15.CLK     Tah         (-Th)    -0.243   counter_output<24>
                                                       counter_output<24>_rt
                                                       Mcount_counter_output_xor<24>
                                                       counter_output_24
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.477ns logic, 0.027ns route)
                                                       (94.6% logic, 5.4% route)

--------------------------------------------------------------------------------

Paths for end point beat0/cycle_counter_1 (SLICE_X16Y30.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               beat0/cycle_counter_1 (FF)
  Destination:          beat0/cycle_counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.526ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         OSC_FPGA_BUFGP rising at 20.000ns
  Destination Clock:    OSC_FPGA_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: beat0/cycle_counter_1 to beat0/cycle_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.CQ      Tcko                  0.234   beat0/cycle_counter<1>
                                                       beat0/cycle_counter_1
    SLICE_X16Y30.C5      net (fanout=12)       0.095   beat0/cycle_counter<1>
    SLICE_X16Y30.CLK     Tah         (-Th)    -0.197   beat0/cycle_counter<1>
                                                       beat0/cycle_counter_1_dpot
                                                       beat0/cycle_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.526ns (0.431ns logic, 0.095ns route)
                                                       (81.9% logic, 18.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: OSC_FPGA_BUFGP/BUFG/I0
  Logical resource: OSC_FPGA_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y5.I0
  Clock network: OSC_FPGA_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_output<3>/CLK
  Logical resource: counter_output_0/CK
  Location pin: SLICE_X20Y9.CLK
  Clock network: OSC_FPGA_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_output<3>/CLK
  Logical resource: counter_output_1/CK
  Location pin: SLICE_X20Y9.CLK
  Clock network: OSC_FPGA_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock OSC_FPGA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_FPGA       |    4.150|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1429 paths, 0 nets, and 204 connections

Design statistics:
   Minimum period:   4.150ns{1}   (Maximum frequency: 240.964MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 20 21:11:57 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 389 MB



