Loading plugins phase: Elapsed time ==> 0s.185ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\Design.cyprj -d CY8C5868AXI-LP035 -s C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0032: warning: Clock Warning: (dark_clock's accuracy range '12 MHz +/- 1%, (11.88 MHz - 12.12 MHz)' is not within the specified tolerance range '10 MHz +/- 5%, (9.5 MHz - 10.5 MHz)'.).
 * C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\Design.cydwr (dark_clock)
 * C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\TopDesign\TopDesign.cysch (Instance:dark_clock)

ADD: fit.M0032: warning: Clock Warning: (pid_clock's accuracy range '1 kHz -50% +100%, (500  Hz - 2 kHz)' is not within the specified tolerance range '1 kHz +/- 0.1%, (999  Hz - 1.001 kHz)'.).
 * C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\Design.cydwr (pid_clock)
 * C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\TopDesign\TopDesign.cysch (Instance:pid_clock)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.618ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.060ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\Design.cyprj -dcpsoc3 Design.v -verilog
======================================================================

======================================================================
Compiling:  Design.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\Design.cyprj -dcpsoc3 Design.v -verilog
======================================================================

======================================================================
Compiling:  Design.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\Design.cyprj -dcpsoc3 -verilog Design.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Oct 17 20:38:34 2023


======================================================================
Compiling:  Design.v
Program  :   vpp
Options  :    -yv2 -q10 Design.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Oct 17 20:38:34 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Design.v (line 1638, col 52):  Note: Substituting module 'cmp_vv_vv' for '='.
Design.v (line 2128, col 54):  Note: Substituting module 'cmp_vv_vv' for '='.
Design.v (line 2130, col 54):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\Design.cyprj -dcpsoc3 -verilog Design.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Oct 17 20:38:35 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\codegentemp\Design.ctl'.
Linking 'C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\codegentemp\Design.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\Design.cyprj -dcpsoc3 -verilog Design.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Oct 17 20:38:36 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\codegentemp\Design.ctl'.
Linking 'C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\codegentemp\Design.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\XBee:BUART:reset_sr\
	Net_5218
	Net_5214
	\XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_5211
	\XBee:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\XBee:BUART:sRX:MODULE_5:g1:a0:xeq\
	\XBee:BUART:sRX:MODULE_5:g1:a0:xlt\
	\XBee:BUART:sRX:MODULE_5:g1:a0:xlte\
	\XBee:BUART:sRX:MODULE_5:g1:a0:xgt\
	\XBee:BUART:sRX:MODULE_5:g1:a0:xgte\
	\XBee:BUART:sRX:MODULE_5:lt\
	\XBee:BUART:sRX:MODULE_5:eq\
	\XBee:BUART:sRX:MODULE_5:gt\
	\XBee:BUART:sRX:MODULE_5:gte\
	\XBee:BUART:sRX:MODULE_5:lte\
	\Row_Counter:MODULE_6:b_31\
	\Row_Counter:MODULE_6:b_30\
	\Row_Counter:MODULE_6:b_29\
	\Row_Counter:MODULE_6:b_28\
	\Row_Counter:MODULE_6:b_27\
	\Row_Counter:MODULE_6:b_26\
	\Row_Counter:MODULE_6:b_25\
	\Row_Counter:MODULE_6:b_24\
	\Row_Counter:MODULE_6:b_23\
	\Row_Counter:MODULE_6:b_22\
	\Row_Counter:MODULE_6:b_21\
	\Row_Counter:MODULE_6:b_20\
	\Row_Counter:MODULE_6:b_19\
	\Row_Counter:MODULE_6:b_18\
	\Row_Counter:MODULE_6:b_17\
	\Row_Counter:MODULE_6:b_16\
	\Row_Counter:MODULE_6:b_15\
	\Row_Counter:MODULE_6:b_14\
	\Row_Counter:MODULE_6:b_13\
	\Row_Counter:MODULE_6:b_12\
	\Row_Counter:MODULE_6:b_11\
	\Row_Counter:MODULE_6:b_10\
	\Row_Counter:MODULE_6:b_9\
	\Row_Counter:MODULE_6:b_8\
	\Row_Counter:MODULE_6:b_7\
	\Row_Counter:MODULE_6:b_6\
	\Row_Counter:MODULE_6:b_5\
	\Row_Counter:MODULE_6:b_4\
	\Row_Counter:MODULE_6:b_3\
	\Row_Counter:MODULE_6:b_2\
	\Row_Counter:MODULE_6:b_1\
	\Row_Counter:MODULE_6:b_0\
	\Row_Counter:MODULE_6:g2:a0:a_31\
	\Row_Counter:MODULE_6:g2:a0:a_30\
	\Row_Counter:MODULE_6:g2:a0:a_29\
	\Row_Counter:MODULE_6:g2:a0:a_28\
	\Row_Counter:MODULE_6:g2:a0:a_27\
	\Row_Counter:MODULE_6:g2:a0:a_26\
	\Row_Counter:MODULE_6:g2:a0:a_25\
	\Row_Counter:MODULE_6:g2:a0:a_24\
	\Row_Counter:MODULE_6:g2:a0:b_31\
	\Row_Counter:MODULE_6:g2:a0:b_30\
	\Row_Counter:MODULE_6:g2:a0:b_29\
	\Row_Counter:MODULE_6:g2:a0:b_28\
	\Row_Counter:MODULE_6:g2:a0:b_27\
	\Row_Counter:MODULE_6:g2:a0:b_26\
	\Row_Counter:MODULE_6:g2:a0:b_25\
	\Row_Counter:MODULE_6:g2:a0:b_24\
	\Row_Counter:MODULE_6:g2:a0:b_23\
	\Row_Counter:MODULE_6:g2:a0:b_22\
	\Row_Counter:MODULE_6:g2:a0:b_21\
	\Row_Counter:MODULE_6:g2:a0:b_20\
	\Row_Counter:MODULE_6:g2:a0:b_19\
	\Row_Counter:MODULE_6:g2:a0:b_18\
	\Row_Counter:MODULE_6:g2:a0:b_17\
	\Row_Counter:MODULE_6:g2:a0:b_16\
	\Row_Counter:MODULE_6:g2:a0:b_15\
	\Row_Counter:MODULE_6:g2:a0:b_14\
	\Row_Counter:MODULE_6:g2:a0:b_13\
	\Row_Counter:MODULE_6:g2:a0:b_12\
	\Row_Counter:MODULE_6:g2:a0:b_11\
	\Row_Counter:MODULE_6:g2:a0:b_10\
	\Row_Counter:MODULE_6:g2:a0:b_9\
	\Row_Counter:MODULE_6:g2:a0:b_8\
	\Row_Counter:MODULE_6:g2:a0:b_7\
	\Row_Counter:MODULE_6:g2:a0:b_6\
	\Row_Counter:MODULE_6:g2:a0:b_5\
	\Row_Counter:MODULE_6:g2:a0:b_4\
	\Row_Counter:MODULE_6:g2:a0:b_3\
	\Row_Counter:MODULE_6:g2:a0:b_2\
	\Row_Counter:MODULE_6:g2:a0:b_1\
	\Row_Counter:MODULE_6:g2:a0:b_0\
	\Row_Counter:MODULE_6:g2:a0:s_31\
	\Row_Counter:MODULE_6:g2:a0:s_30\
	\Row_Counter:MODULE_6:g2:a0:s_29\
	\Row_Counter:MODULE_6:g2:a0:s_28\
	\Row_Counter:MODULE_6:g2:a0:s_27\
	\Row_Counter:MODULE_6:g2:a0:s_26\
	\Row_Counter:MODULE_6:g2:a0:s_25\
	\Row_Counter:MODULE_6:g2:a0:s_24\
	\Row_Counter:MODULE_6:g2:a0:s_23\
	\Row_Counter:MODULE_6:g2:a0:s_22\
	\Row_Counter:MODULE_6:g2:a0:s_21\
	\Row_Counter:MODULE_6:g2:a0:s_20\
	\Row_Counter:MODULE_6:g2:a0:s_19\
	\Row_Counter:MODULE_6:g2:a0:s_18\
	\Row_Counter:MODULE_6:g2:a0:s_17\
	\Row_Counter:MODULE_6:g2:a0:s_16\
	\Row_Counter:MODULE_6:g2:a0:s_15\
	\Row_Counter:MODULE_6:g2:a0:s_14\
	\Row_Counter:MODULE_6:g2:a0:s_13\
	\Row_Counter:MODULE_6:g2:a0:s_12\
	\Row_Counter:MODULE_6:g2:a0:s_11\
	\Row_Counter:MODULE_6:g2:a0:s_10\
	\Row_Counter:MODULE_6:g2:a0:s_9\
	\Row_Counter:MODULE_6:g2:a0:s_8\
	\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Analog_CMP:Net_9\
	\Dark_Timer_100:Net_260\
	Net_3972
	\Dark_Timer_100:Net_53\
	\Dark_Timer_100:TimerUDB:ctrl_ten\
	\Dark_Timer_100:TimerUDB:ctrl_tmode_1\
	\Dark_Timer_100:TimerUDB:ctrl_tmode_0\
	Net_3970
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:albi_1\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:agbi_1\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lt_0\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gt_0\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lt_1\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gt_1\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lti_0\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gti_0\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:albi_0\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:agbi_0\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xneq\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xlt\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xlte\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xgt\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xgte\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:lt\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:gt\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:gte\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:lte\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:neq\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_8:g2:a0:b_1\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_8:g2:a0:b_0\
	\Dark_Timer_100:Net_102\
	\Dark_Timer_100:Net_266\
	\Servo_PWM:PWMUDB:km_run\
	\Servo_PWM:PWMUDB:ctrl_cmpmode2_2\
	\Servo_PWM:PWMUDB:ctrl_cmpmode2_1\
	\Servo_PWM:PWMUDB:ctrl_cmpmode2_0\
	\Servo_PWM:PWMUDB:ctrl_cmpmode1_2\
	\Servo_PWM:PWMUDB:ctrl_cmpmode1_1\
	\Servo_PWM:PWMUDB:ctrl_cmpmode1_0\
	\Servo_PWM:PWMUDB:capt_rising\
	\Servo_PWM:PWMUDB:capt_falling\
	\Servo_PWM:PWMUDB:trig_rise\
	\Servo_PWM:PWMUDB:trig_fall\
	\Servo_PWM:PWMUDB:sc_kill\
	\Servo_PWM:PWMUDB:min_kill\
	\Servo_PWM:PWMUDB:km_tc\
	\Servo_PWM:PWMUDB:db_tc\
	\Servo_PWM:PWMUDB:dith_sel\
	\Servo_PWM:PWMUDB:compare2\
	\Servo_PWM:Net_101\
	Net_5682
	Net_5683
	\Servo_PWM:PWMUDB:MODULE_9:b_31\
	\Servo_PWM:PWMUDB:MODULE_9:b_30\
	\Servo_PWM:PWMUDB:MODULE_9:b_29\
	\Servo_PWM:PWMUDB:MODULE_9:b_28\
	\Servo_PWM:PWMUDB:MODULE_9:b_27\
	\Servo_PWM:PWMUDB:MODULE_9:b_26\
	\Servo_PWM:PWMUDB:MODULE_9:b_25\
	\Servo_PWM:PWMUDB:MODULE_9:b_24\
	\Servo_PWM:PWMUDB:MODULE_9:b_23\
	\Servo_PWM:PWMUDB:MODULE_9:b_22\
	\Servo_PWM:PWMUDB:MODULE_9:b_21\
	\Servo_PWM:PWMUDB:MODULE_9:b_20\
	\Servo_PWM:PWMUDB:MODULE_9:b_19\
	\Servo_PWM:PWMUDB:MODULE_9:b_18\
	\Servo_PWM:PWMUDB:MODULE_9:b_17\
	\Servo_PWM:PWMUDB:MODULE_9:b_16\
	\Servo_PWM:PWMUDB:MODULE_9:b_15\
	\Servo_PWM:PWMUDB:MODULE_9:b_14\
	\Servo_PWM:PWMUDB:MODULE_9:b_13\
	\Servo_PWM:PWMUDB:MODULE_9:b_12\
	\Servo_PWM:PWMUDB:MODULE_9:b_11\
	\Servo_PWM:PWMUDB:MODULE_9:b_10\
	\Servo_PWM:PWMUDB:MODULE_9:b_9\
	\Servo_PWM:PWMUDB:MODULE_9:b_8\
	\Servo_PWM:PWMUDB:MODULE_9:b_7\
	\Servo_PWM:PWMUDB:MODULE_9:b_6\
	\Servo_PWM:PWMUDB:MODULE_9:b_5\
	\Servo_PWM:PWMUDB:MODULE_9:b_4\
	\Servo_PWM:PWMUDB:MODULE_9:b_3\
	\Servo_PWM:PWMUDB:MODULE_9:b_2\
	\Servo_PWM:PWMUDB:MODULE_9:b_1\
	\Servo_PWM:PWMUDB:MODULE_9:b_0\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_31\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_30\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_29\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_28\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_27\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_26\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_25\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_24\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_31\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_30\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_29\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_28\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_27\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_26\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_25\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_24\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_23\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_22\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_21\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_20\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_19\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_18\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_17\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_16\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_15\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_14\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_13\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_12\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_11\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_10\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_9\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_8\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_7\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_6\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_5\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_4\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_3\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_2\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_1\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:b_0\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_31\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_30\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_29\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_28\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_27\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_26\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_25\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_24\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_23\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_22\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_21\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_20\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_19\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_18\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_17\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_16\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_15\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_14\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_13\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_12\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_11\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_10\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_9\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_8\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_7\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_6\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_5\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_4\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_3\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_2\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_5678
	Net_5685
	\Servo_PWM:Net_113\
	\Servo_PWM:Net_107\
	\Servo_PWM:Net_114\
	\Hall_Timer:Net_260\
	Net_3118
	\Hall_Timer:Net_53\
	\Hall_Timer:TimerUDB:ctrl_ten\
	\Hall_Timer:TimerUDB:ctrl_tmode_1\
	\Hall_Timer:TimerUDB:ctrl_tmode_0\
	Net_3114
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:albi_1\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:agbi_1\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:lt_0\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:gt_0\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:lt_1\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:gt_1\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:lti_0\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:gti_0\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:albi_0\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:agbi_0\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xneq\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xlt\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xlte\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xgt\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xgte\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:lt\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:gt\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:gte\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:lte\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:neq\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_11:g2:a0:b_1\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_11:g2:a0:b_0\
	\Hall_Timer:Net_102\
	\Hall_Timer:Net_266\
	\Throttle_PWM:PWMUDB:km_run\
	\Throttle_PWM:PWMUDB:ctrl_cmpmode2_2\
	\Throttle_PWM:PWMUDB:ctrl_cmpmode2_1\
	\Throttle_PWM:PWMUDB:ctrl_cmpmode2_0\
	\Throttle_PWM:PWMUDB:ctrl_cmpmode1_2\
	\Throttle_PWM:PWMUDB:ctrl_cmpmode1_1\
	\Throttle_PWM:PWMUDB:ctrl_cmpmode1_0\
	\Throttle_PWM:PWMUDB:capt_rising\
	\Throttle_PWM:PWMUDB:capt_falling\
	\Throttle_PWM:PWMUDB:trig_rise\
	\Throttle_PWM:PWMUDB:trig_fall\
	\Throttle_PWM:PWMUDB:sc_kill\
	\Throttle_PWM:PWMUDB:min_kill\
	\Throttle_PWM:PWMUDB:km_tc\
	\Throttle_PWM:PWMUDB:db_tc\
	\Throttle_PWM:PWMUDB:dith_sel\
	\Throttle_PWM:PWMUDB:compare2\
	\Throttle_PWM:Net_101\
	Net_5694
	Net_5695
	\Throttle_PWM:PWMUDB:MODULE_12:b_31\
	\Throttle_PWM:PWMUDB:MODULE_12:b_30\
	\Throttle_PWM:PWMUDB:MODULE_12:b_29\
	\Throttle_PWM:PWMUDB:MODULE_12:b_28\
	\Throttle_PWM:PWMUDB:MODULE_12:b_27\
	\Throttle_PWM:PWMUDB:MODULE_12:b_26\
	\Throttle_PWM:PWMUDB:MODULE_12:b_25\
	\Throttle_PWM:PWMUDB:MODULE_12:b_24\
	\Throttle_PWM:PWMUDB:MODULE_12:b_23\
	\Throttle_PWM:PWMUDB:MODULE_12:b_22\
	\Throttle_PWM:PWMUDB:MODULE_12:b_21\
	\Throttle_PWM:PWMUDB:MODULE_12:b_20\
	\Throttle_PWM:PWMUDB:MODULE_12:b_19\
	\Throttle_PWM:PWMUDB:MODULE_12:b_18\
	\Throttle_PWM:PWMUDB:MODULE_12:b_17\
	\Throttle_PWM:PWMUDB:MODULE_12:b_16\
	\Throttle_PWM:PWMUDB:MODULE_12:b_15\
	\Throttle_PWM:PWMUDB:MODULE_12:b_14\
	\Throttle_PWM:PWMUDB:MODULE_12:b_13\
	\Throttle_PWM:PWMUDB:MODULE_12:b_12\
	\Throttle_PWM:PWMUDB:MODULE_12:b_11\
	\Throttle_PWM:PWMUDB:MODULE_12:b_10\
	\Throttle_PWM:PWMUDB:MODULE_12:b_9\
	\Throttle_PWM:PWMUDB:MODULE_12:b_8\
	\Throttle_PWM:PWMUDB:MODULE_12:b_7\
	\Throttle_PWM:PWMUDB:MODULE_12:b_6\
	\Throttle_PWM:PWMUDB:MODULE_12:b_5\
	\Throttle_PWM:PWMUDB:MODULE_12:b_4\
	\Throttle_PWM:PWMUDB:MODULE_12:b_3\
	\Throttle_PWM:PWMUDB:MODULE_12:b_2\
	\Throttle_PWM:PWMUDB:MODULE_12:b_1\
	\Throttle_PWM:PWMUDB:MODULE_12:b_0\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_31\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_30\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_29\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_28\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_27\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_26\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_25\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_24\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_31\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_30\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_29\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_28\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_27\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_26\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_25\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_24\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_23\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_22\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_21\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_20\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_19\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_18\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_17\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_16\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_15\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_14\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_13\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_12\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_11\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_10\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_9\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_8\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_7\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_6\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_5\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_4\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_3\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_2\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_1\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:b_0\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_31\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_30\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_29\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_28\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_27\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_26\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_25\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_24\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_23\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_22\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_21\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_20\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_19\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_18\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_17\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_16\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_15\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_14\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_13\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_12\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_11\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_10\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_9\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_8\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_7\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_6\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_5\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_4\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_3\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_2\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_5690
	Net_5697
	\Throttle_PWM:Net_113\
	\Throttle_PWM:Net_107\
	\Throttle_PWM:Net_114\
	\PID_Timer:Net_260\
	Net_793
	\PID_Timer:TimerUDB:ctrl_ten\
	\PID_Timer:TimerUDB:ctrl_cmode_0\
	\PID_Timer:TimerUDB:ctrl_tmode_1\
	\PID_Timer:TimerUDB:ctrl_tmode_0\
	\PID_Timer:TimerUDB:ctrl_ic_1\
	\PID_Timer:TimerUDB:ctrl_ic_0\
	Net_782
	\PID_Timer:Net_102\
	\PID_Timer:Net_266\
	\Dark_Timer_50:Net_260\
	Net_1935
	\Dark_Timer_50:Net_53\
	\Dark_Timer_50:TimerUDB:ctrl_ten\
	\Dark_Timer_50:TimerUDB:ctrl_tmode_1\
	\Dark_Timer_50:TimerUDB:ctrl_tmode_0\
	Net_1930
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:albi_1\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:agbi_1\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:lt_0\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:gt_0\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:lt_1\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:gt_1\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:lti_0\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:gti_0\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:albi_0\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:agbi_0\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xneq\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xlt\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xlte\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xgt\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xgte\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:lt\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:gt\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:gte\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:lte\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:neq\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_14:g2:a0:b_1\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_14:g2:a0:b_0\
	\Dark_Timer_50:Net_102\
	\Dark_Timer_50:Net_266\
	\Dark_Timer_150:Net_260\
	Net_2003
	\Dark_Timer_150:Net_53\
	\Dark_Timer_150:TimerUDB:ctrl_ten\
	\Dark_Timer_150:TimerUDB:ctrl_tmode_1\
	\Dark_Timer_150:TimerUDB:ctrl_tmode_0\
	Net_1998
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:albi_1\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:agbi_1\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:lt_0\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:gt_0\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:lt_1\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:gt_1\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:lti_0\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:gti_0\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:albi_0\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:agbi_0\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:xneq\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:xlt\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:xlte\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:xgt\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:xgte\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:lt\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:gt\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:gte\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:lte\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:neq\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_16:g2:a0:b_1\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_16:g2:a0:b_0\
	\Dark_Timer_150:Net_102\
	\Dark_Timer_150:Net_266\
	\MODULE_17:g1:a0:gx:u0:albi_3\
	\MODULE_17:g1:a0:gx:u0:agbi_3\
	\MODULE_17:g1:a0:gx:u0:albi_2\
	\MODULE_17:g1:a0:gx:u0:agbi_2\
	\MODULE_17:g1:a0:gx:u0:albi_1\
	\MODULE_17:g1:a0:gx:u0:agbi_1\
	\MODULE_17:g1:a0:gx:u0:albi_0\
	\MODULE_17:g1:a0:gx:u0:agbi_0\
	\MODULE_17:g1:a0:xneq\
	\MODULE_17:g1:a0:xlt\
	\MODULE_17:g1:a0:xlte\
	\MODULE_17:g1:a0:xgt\
	\MODULE_17:g1:a0:xgte\
	\MODULE_17:lt\
	\MODULE_17:gt\
	\MODULE_17:gte\
	\MODULE_17:lte\
	\MODULE_17:neq\
	\MODULE_18:g1:a0:gx:u0:albi_3\
	\MODULE_18:g1:a0:gx:u0:agbi_3\
	\MODULE_18:g1:a0:gx:u0:albi_2\
	\MODULE_18:g1:a0:gx:u0:agbi_2\
	\MODULE_18:g1:a0:gx:u0:albi_1\
	\MODULE_18:g1:a0:gx:u0:agbi_1\
	\MODULE_18:g1:a0:gx:u0:albi_0\
	\MODULE_18:g1:a0:gx:u0:agbi_0\
	\MODULE_18:g1:a0:xneq\
	\MODULE_18:g1:a0:xlt\
	\MODULE_18:g1:a0:xlte\
	\MODULE_18:g1:a0:xgt\
	\MODULE_18:g1:a0:xgte\
	\MODULE_18:lt\
	\MODULE_18:gt\
	\MODULE_18:gte\
	\MODULE_18:lte\
	\MODULE_18:neq\
	\MODULE_19:g1:a0:gx:u0:albi_3\
	\MODULE_19:g1:a0:gx:u0:agbi_3\
	\MODULE_19:g1:a0:gx:u0:albi_2\
	\MODULE_19:g1:a0:gx:u0:agbi_2\
	\MODULE_19:g1:a0:gx:u0:albi_1\
	\MODULE_19:g1:a0:gx:u0:agbi_1\
	\MODULE_19:g1:a0:gx:u0:albi_0\
	\MODULE_19:g1:a0:gx:u0:agbi_0\
	\MODULE_19:g1:a0:xneq\
	\MODULE_19:g1:a0:xlt\
	\MODULE_19:g1:a0:xlte\
	\MODULE_19:g1:a0:xgt\
	\MODULE_19:g1:a0:xgte\
	\MODULE_19:lt\
	\MODULE_19:gt\
	\MODULE_19:gte\
	\MODULE_19:lte\
	\MODULE_19:neq\

    Synthesized names
	\Row_Counter:add_vi_vv_MODGEN_6_31\
	\Row_Counter:add_vi_vv_MODGEN_6_30\
	\Row_Counter:add_vi_vv_MODGEN_6_29\
	\Row_Counter:add_vi_vv_MODGEN_6_28\
	\Row_Counter:add_vi_vv_MODGEN_6_27\
	\Row_Counter:add_vi_vv_MODGEN_6_26\
	\Row_Counter:add_vi_vv_MODGEN_6_25\
	\Row_Counter:add_vi_vv_MODGEN_6_24\
	\Row_Counter:add_vi_vv_MODGEN_6_23\
	\Row_Counter:add_vi_vv_MODGEN_6_22\
	\Row_Counter:add_vi_vv_MODGEN_6_21\
	\Row_Counter:add_vi_vv_MODGEN_6_20\
	\Row_Counter:add_vi_vv_MODGEN_6_19\
	\Row_Counter:add_vi_vv_MODGEN_6_18\
	\Row_Counter:add_vi_vv_MODGEN_6_17\
	\Row_Counter:add_vi_vv_MODGEN_6_16\
	\Row_Counter:add_vi_vv_MODGEN_6_15\
	\Row_Counter:add_vi_vv_MODGEN_6_14\
	\Row_Counter:add_vi_vv_MODGEN_6_13\
	\Row_Counter:add_vi_vv_MODGEN_6_12\
	\Row_Counter:add_vi_vv_MODGEN_6_11\
	\Row_Counter:add_vi_vv_MODGEN_6_10\
	\Row_Counter:add_vi_vv_MODGEN_6_9\
	\Row_Counter:add_vi_vv_MODGEN_6_8\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_31\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_30\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_29\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_28\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_27\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_26\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_25\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_24\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_23\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_22\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_21\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_20\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_19\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_18\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_17\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_16\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_15\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_14\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_13\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_12\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_11\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_10\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_9\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_8\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_7\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_6\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_5\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_4\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_3\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_2\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_31\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_30\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_29\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_28\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_27\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_26\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_25\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_24\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_23\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_22\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_21\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_20\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_19\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_18\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_17\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_16\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_15\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_14\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_13\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_12\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_11\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_10\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_9\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_8\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_7\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_6\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_5\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_4\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_3\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_2\

Deleted 588 User equations/components.
Deleted 84 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing one to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__VSync_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \XBee:BUART:tx_hd_send_break\ to zero
Aliasing \XBee:BUART:HalfDuplexSend\ to zero
Aliasing \XBee:BUART:FinalParityType_1\ to zero
Aliasing \XBee:BUART:FinalParityType_0\ to zero
Aliasing \XBee:BUART:FinalAddrMode_2\ to zero
Aliasing \XBee:BUART:FinalAddrMode_1\ to zero
Aliasing \XBee:BUART:FinalAddrMode_0\ to zero
Aliasing \XBee:BUART:tx_ctrl_mark\ to zero
Aliasing \XBee:BUART:tx_status_6\ to zero
Aliasing \XBee:BUART:tx_status_5\ to zero
Aliasing \XBee:BUART:tx_status_4\ to zero
Aliasing \XBee:BUART:rx_count7_bit8_wire\ to zero
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \XBee:BUART:sRX:s23Poll:MODIN2_1\ to \XBee:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \XBee:BUART:sRX:s23Poll:MODIN2_0\ to \XBee:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \XBee:BUART:sRX:s23Poll:MODIN3_1\ to \XBee:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \XBee:BUART:sRX:s23Poll:MODIN3_0\ to \XBee:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \XBee:BUART:rx_status_1\ to zero
Aliasing \XBee:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \XBee:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \XBee:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \XBee:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \XBee:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \XBee:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \XBee:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \XBee:BUART:sRX:MODULE_4:g2:a0:newb_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \XBee:BUART:sRX:MODULE_4:g2:a0:newb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \XBee:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Rx_1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Tx_1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_99 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Row_Counter:MODULE_6:g2:a0:a_23\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_22\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_21\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_20\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_19\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_18\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_17\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_16\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_15\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_14\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_13\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_12\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_11\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_10\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_9\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_8\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Reference:Net_83\ to zero
Aliasing \Reference:Net_81\ to zero
Aliasing \Reference:Net_82\ to zero
Aliasing tmpOE__Hall_Sensor_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__CSync_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_106_7 to zero
Aliasing Net_106_6 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_106_5 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_106_4 to zero
Aliasing Net_106_3 to zero
Aliasing Net_106_2 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_106_1 to zero
Aliasing Net_106_0 to zero
Aliasing \Analog_CMP:clock\ to zero
Aliasing \Dark_Timer_100:TimerUDB:ctrl_cmode_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Dark_Timer_100:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Dark_Timer_100:TimerUDB:trigger_enable\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing MODIN8_1 to MODIN6_1
Aliasing MODIN8_0 to MODIN6_0
Aliasing \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Dark_Timer_100:TimerUDB:status_6\ to zero
Aliasing \Dark_Timer_100:TimerUDB:status_5\ to zero
Aliasing \Dark_Timer_100:TimerUDB:status_4\ to zero
Aliasing \Dark_Timer_100:TimerUDB:status_0\ to \Dark_Timer_100:TimerUDB:tc_i\
Aliasing tmpOE__Video_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Servo_PWM:PWMUDB:hwCapture\ to zero
Aliasing \Servo_PWM:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Servo_PWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \Servo_PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Servo_PWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \Servo_PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Servo_PWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \Servo_PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Servo_PWM:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Servo_PWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \Servo_PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Servo_PWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \Servo_PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Servo_PWM:PWMUDB:reset\ to zero
Aliasing \Servo_PWM:PWMUDB:status_6\ to zero
Aliasing \Servo_PWM:PWMUDB:status_4\ to zero
Aliasing \Servo_PWM:PWMUDB:cmp2\ to zero
Aliasing \Servo_PWM:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \Servo_PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Servo_PWM:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \Servo_PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Servo_PWM:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \Servo_PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Servo_PWM:PWMUDB:cs_addr_0\ to zero
Aliasing \Servo_PWM:PWMUDB:pwm1_i\ to zero
Aliasing \Servo_PWM:PWMUDB:pwm2_i\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_23\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_22\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_21\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_20\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_19\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_18\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_17\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_16\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_15\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_14\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_13\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_12\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_11\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_10\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_9\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_8\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_7\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_6\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_5\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_4\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_3\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_2\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Servo_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Hall_Timer:TimerUDB:ctrl_cmode_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Hall_Timer:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Hall_Timer:TimerUDB:trigger_enable\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_3117 to zero
Aliasing \Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing MODIN12_1 to MODIN10_1
Aliasing MODIN12_0 to MODIN10_0
Aliasing \Hall_Timer:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Hall_Timer:TimerUDB:status_6\ to zero
Aliasing \Hall_Timer:TimerUDB:status_5\ to zero
Aliasing \Hall_Timer:TimerUDB:status_4\ to zero
Aliasing \Hall_Timer:TimerUDB:status_0\ to \Hall_Timer:TimerUDB:tc_i\
Aliasing tmpOE__Hall_LED_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Throttle_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Throttle_PWM:PWMUDB:hwCapture\ to zero
Aliasing \Throttle_PWM:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Throttle_PWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \Throttle_PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Throttle_PWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \Throttle_PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Throttle_PWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \Throttle_PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Throttle_PWM:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Throttle_PWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \Throttle_PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Throttle_PWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \Throttle_PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Throttle_PWM:PWMUDB:reset\ to zero
Aliasing \Throttle_PWM:PWMUDB:status_6\ to zero
Aliasing \Throttle_PWM:PWMUDB:status_4\ to zero
Aliasing \Throttle_PWM:PWMUDB:cmp2\ to zero
Aliasing \Throttle_PWM:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \Throttle_PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Throttle_PWM:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \Throttle_PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Throttle_PWM:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \Throttle_PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Throttle_PWM:PWMUDB:cs_addr_0\ to zero
Aliasing \Throttle_PWM:PWMUDB:pwm1_i\ to zero
Aliasing \Throttle_PWM:PWMUDB:pwm2_i\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_23\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_22\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_21\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_20\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_19\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_18\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_17\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_16\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_15\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_14\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_13\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_12\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_11\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_10\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_9\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_8\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_7\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_6\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_5\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_4\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_3\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_2\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PID_Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \PID_Timer:TimerUDB:trigger_enable\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PID_Timer:TimerUDB:status_6\ to zero
Aliasing \PID_Timer:TimerUDB:status_5\ to zero
Aliasing \PID_Timer:TimerUDB:status_4\ to zero
Aliasing \PID_Timer:TimerUDB:status_0\ to \PID_Timer:TimerUDB:tc_i\
Aliasing Net_786 to zero
Aliasing Net_1402_7 to zero
Aliasing Net_1402_6 to zero
Aliasing Net_1402_5 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_1402_4 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_1402_3 to zero
Aliasing Net_1402_2 to zero
Aliasing Net_1402_1 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_1402_0 to zero
Aliasing Net_1453_7 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_1453_6 to zero
Aliasing Net_1453_5 to zero
Aliasing Net_1453_4 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_1453_3 to zero
Aliasing Net_1453_2 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_1453_1 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_1453_0 to zero
Aliasing \Dark_Timer_50:TimerUDB:ctrl_cmode_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Dark_Timer_50:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Dark_Timer_50:TimerUDB:trigger_enable\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing MODIN16_1 to MODIN14_1
Aliasing MODIN16_0 to MODIN14_0
Aliasing \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Dark_Timer_50:TimerUDB:status_6\ to zero
Aliasing \Dark_Timer_50:TimerUDB:status_5\ to zero
Aliasing \Dark_Timer_50:TimerUDB:status_4\ to zero
Aliasing \Dark_Timer_50:TimerUDB:status_0\ to \Dark_Timer_50:TimerUDB:tc_i\
Aliasing \Dark_Timer_150:TimerUDB:ctrl_cmode_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Dark_Timer_150:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Dark_Timer_150:TimerUDB:trigger_enable\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Dark_Timer_150:TimerUDB:sIntCapCount:MODIN19_1\ to \Dark_Timer_150:TimerUDB:sIntCapCount:MODIN17_1\
Aliasing \Dark_Timer_150:TimerUDB:sIntCapCount:MODIN19_0\ to \Dark_Timer_150:TimerUDB:sIntCapCount:MODIN17_0\
Aliasing \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Dark_Timer_150:TimerUDB:status_6\ to zero
Aliasing \Dark_Timer_150:TimerUDB:status_5\ to zero
Aliasing \Dark_Timer_150:TimerUDB:status_4\ to zero
Aliasing \Dark_Timer_150:TimerUDB:status_0\ to \Dark_Timer_150:TimerUDB:tc_i\
Aliasing MODIN20_7 to \Row_Counter:MODIN5_7\
Aliasing MODIN20_6 to \Row_Counter:MODIN5_6\
Aliasing MODIN20_5 to \Row_Counter:MODIN5_5\
Aliasing MODIN20_4 to \Row_Counter:MODIN5_4\
Aliasing MODIN20_3 to \Row_Counter:MODIN5_3\
Aliasing MODIN20_2 to \Row_Counter:MODIN5_2\
Aliasing MODIN20_1 to \Row_Counter:MODIN5_1\
Aliasing MODIN20_0 to \Row_Counter:MODIN5_0\
Aliasing \MODULE_17:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing MODIN22_7 to \Row_Counter:MODIN5_7\
Aliasing MODIN22_6 to \Row_Counter:MODIN5_6\
Aliasing MODIN22_5 to \Row_Counter:MODIN5_5\
Aliasing MODIN22_4 to \Row_Counter:MODIN5_4\
Aliasing MODIN22_3 to \Row_Counter:MODIN5_3\
Aliasing MODIN22_2 to \Row_Counter:MODIN5_2\
Aliasing MODIN22_1 to \Row_Counter:MODIN5_1\
Aliasing MODIN22_0 to \Row_Counter:MODIN5_0\
Aliasing \MODULE_18:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing MODIN24_7 to \Row_Counter:MODIN5_7\
Aliasing MODIN24_6 to \Row_Counter:MODIN5_6\
Aliasing MODIN24_5 to \Row_Counter:MODIN5_5\
Aliasing MODIN24_4 to \Row_Counter:MODIN5_4\
Aliasing MODIN24_3 to \Row_Counter:MODIN5_3\
Aliasing MODIN24_2 to \Row_Counter:MODIN5_2\
Aliasing MODIN24_1 to \Row_Counter:MODIN5_1\
Aliasing MODIN24_0 to \Row_Counter:MODIN5_0\
Aliasing \MODULE_19:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \XBee:BUART:reset_reg\\D\ to zero
Aliasing \XBee:BUART:rx_break_status\\D\ to zero
Aliasing \Dark_Timer_100:TimerUDB:hwEnable_reg\\D\ to \Dark_Timer_100:TimerUDB:run_mode\
Aliasing \Servo_PWM:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Servo_PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \Servo_PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \Servo_PWM:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Servo_PWM:PWMUDB:prevCompare1\\D\ to \Servo_PWM:PWMUDB:pwm_temp\
Aliasing \Servo_PWM:PWMUDB:tc_i_reg\\D\ to \Servo_PWM:PWMUDB:status_2\
Aliasing \Hall_Timer:TimerUDB:hwEnable_reg\\D\ to \Hall_Timer:TimerUDB:run_mode\
Aliasing \Throttle_PWM:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Throttle_PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \Throttle_PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \Throttle_PWM:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Throttle_PWM:PWMUDB:prevCompare1\\D\ to \Throttle_PWM:PWMUDB:pwm_temp\
Aliasing \Throttle_PWM:PWMUDB:tc_i_reg\\D\ to \Throttle_PWM:PWMUDB:status_2\
Aliasing \PID_Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \PID_Timer:TimerUDB:hwEnable_reg\\D\ to \PID_Timer:TimerUDB:run_mode\
Aliasing \PID_Timer:TimerUDB:capture_out_reg_i\\D\ to \PID_Timer:TimerUDB:capt_fifo_load_int\
Aliasing \Dark_Timer_50:TimerUDB:capture_last\\D\ to \Dark_Timer_100:TimerUDB:capture_last\\D\
Aliasing \Dark_Timer_50:TimerUDB:hwEnable_reg\\D\ to \Dark_Timer_50:TimerUDB:run_mode\
Aliasing \Dark_Timer_150:TimerUDB:capture_last\\D\ to \Dark_Timer_100:TimerUDB:capture_last\\D\
Aliasing \Dark_Timer_150:TimerUDB:hwEnable_reg\\D\ to \Dark_Timer_150:TimerUDB:run_mode\
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[2] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[3] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[4] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[5] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[6] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[7] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire one[24] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire Net_293[30] = cmp_vv_vv_MODGEN_7[569]
Removing Rhs of wire Net_293[30] = \MODULE_17:g1:a0:xeq\[2933]
Removing Rhs of wire Net_293[30] = \MODULE_17:g1:a0:gx:u0:aeqb_1\[2896]
Removing Lhs of wire tmpOE__VSync_net_0[33] = one[24]
Removing Lhs of wire \XBee:Net_61\[39] = \XBee:Net_9\[38]
Removing Lhs of wire \XBee:BUART:tx_hd_send_break\[43] = zero[8]
Removing Lhs of wire \XBee:BUART:HalfDuplexSend\[44] = zero[8]
Removing Lhs of wire \XBee:BUART:FinalParityType_1\[45] = zero[8]
Removing Lhs of wire \XBee:BUART:FinalParityType_0\[46] = zero[8]
Removing Lhs of wire \XBee:BUART:FinalAddrMode_2\[47] = zero[8]
Removing Lhs of wire \XBee:BUART:FinalAddrMode_1\[48] = zero[8]
Removing Lhs of wire \XBee:BUART:FinalAddrMode_0\[49] = zero[8]
Removing Lhs of wire \XBee:BUART:tx_ctrl_mark\[50] = zero[8]
Removing Rhs of wire \XBee:BUART:tx_bitclk_enable_pre\[62] = \XBee:BUART:tx_bitclk_dp\[98]
Removing Lhs of wire \XBee:BUART:tx_counter_tc\[108] = \XBee:BUART:tx_counter_dp\[99]
Removing Lhs of wire \XBee:BUART:tx_status_6\[109] = zero[8]
Removing Lhs of wire \XBee:BUART:tx_status_5\[110] = zero[8]
Removing Lhs of wire \XBee:BUART:tx_status_4\[111] = zero[8]
Removing Lhs of wire \XBee:BUART:tx_status_1\[113] = \XBee:BUART:tx_fifo_empty\[76]
Removing Lhs of wire \XBee:BUART:tx_status_3\[115] = \XBee:BUART:tx_fifo_notfull\[75]
Removing Lhs of wire \XBee:BUART:rx_count7_bit8_wire\[175] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[183] = \XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[194]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[185] = \XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[195]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[186] = \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[211]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[187] = \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[225]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[188] = \XBee:BUART:sRX:s23Poll:MODIN1_1\[189]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN1_1\[189] = \XBee:BUART:pollcount_1\[181]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[190] = \XBee:BUART:sRX:s23Poll:MODIN1_0\[191]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN1_0\[191] = \XBee:BUART:pollcount_0\[184]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[197] = one[24]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[198] = one[24]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[199] = \XBee:BUART:pollcount_1\[181]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN2_1\[200] = \XBee:BUART:pollcount_1\[181]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[201] = \XBee:BUART:pollcount_0\[184]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN2_0\[202] = \XBee:BUART:pollcount_0\[184]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[203] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[204] = one[24]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[205] = \XBee:BUART:pollcount_1\[181]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[206] = \XBee:BUART:pollcount_0\[184]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[207] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[208] = one[24]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[213] = \XBee:BUART:pollcount_1\[181]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN3_1\[214] = \XBee:BUART:pollcount_1\[181]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[215] = \XBee:BUART:pollcount_0\[184]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN3_0\[216] = \XBee:BUART:pollcount_0\[184]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[217] = one[24]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[218] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[219] = \XBee:BUART:pollcount_1\[181]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[220] = \XBee:BUART:pollcount_0\[184]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[221] = one[24]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[222] = zero[8]
Removing Lhs of wire \XBee:BUART:rx_status_1\[229] = zero[8]
Removing Rhs of wire \XBee:BUART:rx_status_2\[230] = \XBee:BUART:rx_parity_error_status\[231]
Removing Rhs of wire \XBee:BUART:rx_status_3\[232] = \XBee:BUART:rx_stop_bit_error\[233]
Removing Lhs of wire \XBee:BUART:sRX:cmp_vv_vv_MODGEN_4\[243] = \XBee:BUART:sRX:MODULE_4:g2:a0:lta_0\[292]
Removing Lhs of wire \XBee:BUART:sRX:cmp_vv_vv_MODGEN_5\[247] = \XBee:BUART:sRX:MODULE_5:g1:a0:xneq\[314]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:newa_6\[248] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:newa_5\[249] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:newa_4\[250] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:newa_3\[251] = \XBee:BUART:sRX:MODIN4_6\[252]
Removing Lhs of wire \XBee:BUART:sRX:MODIN4_6\[252] = \XBee:BUART:rx_count_6\[170]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:newa_2\[253] = \XBee:BUART:sRX:MODIN4_5\[254]
Removing Lhs of wire \XBee:BUART:sRX:MODIN4_5\[254] = \XBee:BUART:rx_count_5\[171]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:newa_1\[255] = \XBee:BUART:sRX:MODIN4_4\[256]
Removing Lhs of wire \XBee:BUART:sRX:MODIN4_4\[256] = \XBee:BUART:rx_count_4\[172]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:newa_0\[257] = \XBee:BUART:sRX:MODIN4_3\[258]
Removing Lhs of wire \XBee:BUART:sRX:MODIN4_3\[258] = \XBee:BUART:rx_count_3\[173]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:newb_6\[259] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:newb_5\[260] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:newb_4\[261] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:newb_3\[262] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:newb_2\[263] = one[24]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:newb_1\[264] = one[24]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:newb_0\[265] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:dataa_6\[266] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:dataa_5\[267] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:dataa_4\[268] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:dataa_3\[269] = \XBee:BUART:rx_count_6\[170]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:dataa_2\[270] = \XBee:BUART:rx_count_5\[171]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:dataa_1\[271] = \XBee:BUART:rx_count_4\[172]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:dataa_0\[272] = \XBee:BUART:rx_count_3\[173]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:datab_6\[273] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:datab_5\[274] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:datab_4\[275] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:datab_3\[276] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:datab_2\[277] = one[24]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:datab_1\[278] = one[24]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:datab_0\[279] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g1:a0:newa_0\[294] = \XBee:BUART:rx_postpoll\[129]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g1:a0:newb_0\[295] = \XBee:BUART:rx_parity_bit\[246]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g1:a0:dataa_0\[296] = \XBee:BUART:rx_postpoll\[129]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g1:a0:datab_0\[297] = \XBee:BUART:rx_parity_bit\[246]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[298] = \XBee:BUART:rx_postpoll\[129]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[299] = \XBee:BUART:rx_parity_bit\[246]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[301] = one[24]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[302] = \XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[300]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[303] = \XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[300]
Removing Lhs of wire tmpOE__Rx_1_net_0[325] = one[24]
Removing Lhs of wire tmpOE__Tx_1_net_0[330] = one[24]
Removing Lhs of wire Net_99[336] = one[24]
Removing Lhs of wire \Row_Counter:add_vi_vv_MODGEN_6_7\[337] = \Row_Counter:MODULE_6:g2:a0:s_7\[504]
Removing Lhs of wire \Row_Counter:add_vi_vv_MODGEN_6_6\[339] = \Row_Counter:MODULE_6:g2:a0:s_6\[505]
Removing Lhs of wire \Row_Counter:add_vi_vv_MODGEN_6_5\[341] = \Row_Counter:MODULE_6:g2:a0:s_5\[506]
Removing Lhs of wire \Row_Counter:add_vi_vv_MODGEN_6_4\[343] = \Row_Counter:MODULE_6:g2:a0:s_4\[507]
Removing Lhs of wire \Row_Counter:add_vi_vv_MODGEN_6_3\[345] = \Row_Counter:MODULE_6:g2:a0:s_3\[508]
Removing Lhs of wire \Row_Counter:add_vi_vv_MODGEN_6_2\[347] = \Row_Counter:MODULE_6:g2:a0:s_2\[509]
Removing Lhs of wire \Row_Counter:add_vi_vv_MODGEN_6_1\[349] = \Row_Counter:MODULE_6:g2:a0:s_1\[510]
Removing Lhs of wire \Row_Counter:add_vi_vv_MODGEN_6_0\[351] = \Row_Counter:MODULE_6:g2:a0:s_0\[511]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_23\[392] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_22\[393] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_21\[394] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_20\[395] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_19\[396] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_18\[397] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_17\[398] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_16\[399] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_15\[400] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_14\[401] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_13\[402] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_12\[403] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_11\[404] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_10\[405] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_9\[406] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_8\[407] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_7\[408] = \Row_Counter:MODIN5_7\[409]
Removing Lhs of wire \Row_Counter:MODIN5_7\[409] = Net_104_7[335]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_6\[410] = \Row_Counter:MODIN5_6\[411]
Removing Lhs of wire \Row_Counter:MODIN5_6\[411] = Net_104_6[338]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_5\[412] = \Row_Counter:MODIN5_5\[413]
Removing Lhs of wire \Row_Counter:MODIN5_5\[413] = Net_104_5[340]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_4\[414] = \Row_Counter:MODIN5_4\[415]
Removing Lhs of wire \Row_Counter:MODIN5_4\[415] = Net_104_4[342]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_3\[416] = \Row_Counter:MODIN5_3\[417]
Removing Lhs of wire \Row_Counter:MODIN5_3\[417] = Net_104_3[344]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_2\[418] = \Row_Counter:MODIN5_2\[419]
Removing Lhs of wire \Row_Counter:MODIN5_2\[419] = Net_104_2[346]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_1\[420] = \Row_Counter:MODIN5_1\[421]
Removing Lhs of wire \Row_Counter:MODIN5_1\[421] = Net_104_1[348]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_0\[422] = \Row_Counter:MODIN5_0\[423]
Removing Lhs of wire \Row_Counter:MODIN5_0\[423] = Net_104_0[350]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[549] = one[24]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[550] = one[24]
Removing Lhs of wire \Reference:Net_83\[552] = zero[8]
Removing Lhs of wire \Reference:Net_81\[553] = zero[8]
Removing Lhs of wire \Reference:Net_82\[554] = zero[8]
Removing Lhs of wire tmpOE__Hall_Sensor_net_0[559] = one[24]
Removing Lhs of wire tmpOE__CSync_net_0[565] = one[24]
Removing Lhs of wire Net_106_7[570] = zero[8]
Removing Lhs of wire Net_106_6[571] = one[24]
Removing Lhs of wire Net_106_5[572] = one[24]
Removing Lhs of wire Net_106_4[573] = zero[8]
Removing Lhs of wire Net_106_3[574] = zero[8]
Removing Lhs of wire Net_106_2[575] = one[24]
Removing Lhs of wire Net_106_1[576] = zero[8]
Removing Lhs of wire Net_106_0[577] = zero[8]
Removing Lhs of wire \Analog_CMP:clock\[580] = zero[8]
Removing Rhs of wire Net_373[582] = \Analog_CMP:Net_1\[581]
Removing Rhs of wire Net_272[587] = \Dark_Timer_100:Net_55\[588]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:ctrl_enable\[604] = \Dark_Timer_100:TimerUDB:control_7\[596]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:ctrl_cmode_1\[606] = one[24]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:ctrl_cmode_0\[607] = zero[8]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:ctrl_ic_1\[610] = \Dark_Timer_100:TimerUDB:control_1\[602]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:ctrl_ic_0\[611] = \Dark_Timer_100:TimerUDB:control_0\[603]
Removing Rhs of wire \Dark_Timer_100:TimerUDB:timer_enable\[615] = \Dark_Timer_100:TimerUDB:runmode_enable\[688]
Removing Rhs of wire \Dark_Timer_100:TimerUDB:run_mode\[616] = \Dark_Timer_100:TimerUDB:hwEnable\[617]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:run_mode\[616] = \Dark_Timer_100:TimerUDB:control_7\[596]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:trigger_enable\[619] = one[24]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:tc_i\[621] = \Dark_Timer_100:TimerUDB:status_tc\[618]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[627] = \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\[666]
Removing Rhs of wire add_vv_vv_MODGEN_9_1[628] = \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_1\[683]
Removing Rhs of wire add_vv_vv_MODGEN_9_0[630] = \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_0\[684]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:capt_fifo_load_int\[632] = \Dark_Timer_100:TimerUDB:capt_int_temp\[631]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newa_1\[633] = MODIN6_1[634]
Removing Rhs of wire MODIN6_1[634] = \Dark_Timer_100:TimerUDB:int_capt_count_1\[626]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newa_0\[635] = MODIN6_0[636]
Removing Rhs of wire MODIN6_0[636] = \Dark_Timer_100:TimerUDB:int_capt_count_0\[629]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newb_1\[637] = MODIN7_1[638]
Removing Rhs of wire MODIN7_1[638] = \Dark_Timer_100:TimerUDB:control_1\[602]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newb_0\[639] = MODIN7_0[640]
Removing Rhs of wire MODIN7_0[640] = \Dark_Timer_100:TimerUDB:control_0\[603]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:dataa_1\[641] = MODIN6_1[634]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:dataa_0\[642] = MODIN6_0[636]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:datab_1\[643] = MODIN7_1[638]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:datab_0\[644] = MODIN7_0[640]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:a_1\[645] = MODIN6_1[634]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:a_0\[646] = MODIN6_0[636]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:b_1\[647] = MODIN7_1[638]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:b_0\[648] = MODIN7_0[640]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_0\[651] = one[24]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_0\[652] = \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\[650]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eqi_0\[654] = \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\[653]
Removing Rhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\[666] = \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_1\[655]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_8:g2:a0:a_1\[677] = MODIN6_1[634]
Removing Lhs of wire MODIN8_1[678] = MODIN6_1[634]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_8:g2:a0:a_0\[679] = MODIN6_0[636]
Removing Lhs of wire MODIN8_0[680] = MODIN6_0[636]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[686] = one[24]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[687] = one[24]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:status_6\[690] = zero[8]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:status_5\[691] = zero[8]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:status_4\[692] = zero[8]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:status_0\[693] = \Dark_Timer_100:TimerUDB:status_tc\[618]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:status_1\[694] = \Dark_Timer_100:TimerUDB:capt_int_temp\[631]
Removing Rhs of wire \Dark_Timer_100:TimerUDB:status_2\[695] = \Dark_Timer_100:TimerUDB:fifo_full\[696]
Removing Rhs of wire \Dark_Timer_100:TimerUDB:status_3\[697] = \Dark_Timer_100:TimerUDB:fifo_nempty\[698]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:cs_addr_2\[700] = Net_278[29]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:cs_addr_1\[701] = \Dark_Timer_100:TimerUDB:trig_reg\[689]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:cs_addr_0\[702] = \Dark_Timer_100:TimerUDB:per_zero\[620]
Removing Lhs of wire tmpOE__Video_net_0[880] = one[24]
Removing Lhs of wire \Servo_PWM:PWMUDB:ctrl_enable\[902] = \Servo_PWM:PWMUDB:control_7\[894]
Removing Lhs of wire \Servo_PWM:PWMUDB:hwCapture\[912] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:hwEnable\[913] = \Servo_PWM:PWMUDB:control_7\[894]
Removing Lhs of wire \Servo_PWM:PWMUDB:trig_out\[917] = one[24]
Removing Lhs of wire \Servo_PWM:PWMUDB:runmode_enable\\R\[919] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:runmode_enable\\S\[920] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:final_enable\[921] = \Servo_PWM:PWMUDB:runmode_enable\[918]
Removing Lhs of wire \Servo_PWM:PWMUDB:ltch_kill_reg\\R\[925] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:ltch_kill_reg\\S\[926] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:min_kill_reg\\R\[927] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:min_kill_reg\\S\[928] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:final_kill\[931] = one[24]
Removing Lhs of wire \Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_1\[935] = \Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_1\[1223]
Removing Lhs of wire \Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_0\[937] = \Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_0\[1224]
Removing Lhs of wire \Servo_PWM:PWMUDB:dith_count_1\\R\[938] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:dith_count_1\\S\[939] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:dith_count_0\\R\[940] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:dith_count_0\\S\[941] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:reset\[944] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:status_6\[945] = zero[8]
Removing Rhs of wire \Servo_PWM:PWMUDB:status_5\[946] = \Servo_PWM:PWMUDB:final_kill_reg\[960]
Removing Lhs of wire \Servo_PWM:PWMUDB:status_4\[947] = zero[8]
Removing Rhs of wire \Servo_PWM:PWMUDB:status_3\[948] = \Servo_PWM:PWMUDB:fifo_full\[967]
Removing Rhs of wire \Servo_PWM:PWMUDB:status_1\[950] = \Servo_PWM:PWMUDB:cmp2_status_reg\[959]
Removing Rhs of wire \Servo_PWM:PWMUDB:status_0\[951] = \Servo_PWM:PWMUDB:cmp1_status_reg\[958]
Removing Lhs of wire \Servo_PWM:PWMUDB:cmp2_status\[956] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:cmp2\[957] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:cmp1_status_reg\\R\[961] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:cmp1_status_reg\\S\[962] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:cmp2_status_reg\\R\[963] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:cmp2_status_reg\\S\[964] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:final_kill_reg\\R\[965] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:final_kill_reg\\S\[966] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:cs_addr_2\[968] = \Servo_PWM:PWMUDB:tc_i\[923]
Removing Lhs of wire \Servo_PWM:PWMUDB:cs_addr_1\[969] = \Servo_PWM:PWMUDB:runmode_enable\[918]
Removing Lhs of wire \Servo_PWM:PWMUDB:cs_addr_0\[970] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:compare1\[1051] = \Servo_PWM:PWMUDB:cmp1_less\[1022]
Removing Lhs of wire \Servo_PWM:PWMUDB:pwm1_i\[1056] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:pwm2_i\[1058] = zero[8]
Removing Rhs of wire \Servo_PWM:Net_96\[1061] = \Servo_PWM:PWMUDB:pwm_i_reg\[1053]
Removing Lhs of wire \Servo_PWM:PWMUDB:pwm_temp\[1064] = \Servo_PWM:PWMUDB:cmp1\[954]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_23\[1105] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_22\[1106] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_21\[1107] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_20\[1108] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_19\[1109] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_18\[1110] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_17\[1111] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_16\[1112] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_15\[1113] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_14\[1114] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_13\[1115] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_12\[1116] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_11\[1117] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_10\[1118] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_9\[1119] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_8\[1120] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_7\[1121] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_6\[1122] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_5\[1123] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_4\[1124] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_3\[1125] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_2\[1126] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_1\[1127] = \Servo_PWM:PWMUDB:MODIN9_1\[1128]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODIN9_1\[1128] = \Servo_PWM:PWMUDB:dith_count_1\[934]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:a_0\[1129] = \Servo_PWM:PWMUDB:MODIN9_0\[1130]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODIN9_0\[1130] = \Servo_PWM:PWMUDB:dith_count_0\[936]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1262] = one[24]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1263] = one[24]
Removing Rhs of wire Net_3760[1264] = \Servo_PWM:Net_96\[1061]
Removing Lhs of wire tmpOE__Servo_net_0[1271] = one[24]
Removing Rhs of wire Net_76[1277] = \Hall_Timer:Net_55\[1278]
Removing Lhs of wire \Hall_Timer:TimerUDB:ctrl_enable\[1295] = \Hall_Timer:TimerUDB:control_7\[1287]
Removing Lhs of wire \Hall_Timer:TimerUDB:ctrl_cmode_1\[1297] = one[24]
Removing Lhs of wire \Hall_Timer:TimerUDB:ctrl_cmode_0\[1298] = zero[8]
Removing Lhs of wire \Hall_Timer:TimerUDB:ctrl_ic_1\[1301] = \Hall_Timer:TimerUDB:control_1\[1293]
Removing Lhs of wire \Hall_Timer:TimerUDB:ctrl_ic_0\[1302] = \Hall_Timer:TimerUDB:control_0\[1294]
Removing Rhs of wire \Hall_Timer:TimerUDB:timer_enable\[1306] = \Hall_Timer:TimerUDB:runmode_enable\[1380]
Removing Rhs of wire \Hall_Timer:TimerUDB:run_mode\[1307] = \Hall_Timer:TimerUDB:hwEnable\[1308]
Removing Lhs of wire \Hall_Timer:TimerUDB:run_mode\[1307] = \Hall_Timer:TimerUDB:control_7\[1287]
Removing Lhs of wire \Hall_Timer:TimerUDB:trigger_enable\[1310] = one[24]
Removing Lhs of wire \Hall_Timer:TimerUDB:tc_i\[1312] = \Hall_Timer:TimerUDB:status_tc\[1309]
Removing Lhs of wire Net_3117[1318] = zero[8]
Removing Lhs of wire cmp_vv_vv_MODGEN_11[1319] = \Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\[1358]
Removing Rhs of wire add_vv_vv_MODGEN_12_1[1320] = \Hall_Timer:TimerUDB:sIntCapCount:MODULE_11:g2:a0:s_1\[1375]
Removing Rhs of wire add_vv_vv_MODGEN_12_0[1322] = \Hall_Timer:TimerUDB:sIntCapCount:MODULE_11:g2:a0:s_0\[1376]
Removing Lhs of wire \Hall_Timer:TimerUDB:capt_fifo_load_int\[1324] = \Hall_Timer:TimerUDB:capt_int_temp\[1323]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newa_1\[1325] = MODIN10_1[1326]
Removing Rhs of wire MODIN10_1[1326] = \Hall_Timer:TimerUDB:int_capt_count_1\[1317]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newa_0\[1327] = MODIN10_0[1328]
Removing Rhs of wire MODIN10_0[1328] = \Hall_Timer:TimerUDB:int_capt_count_0\[1321]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newb_1\[1329] = MODIN11_1[1330]
Removing Rhs of wire MODIN11_1[1330] = \Hall_Timer:TimerUDB:control_1\[1293]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newb_0\[1331] = MODIN11_0[1332]
Removing Rhs of wire MODIN11_0[1332] = \Hall_Timer:TimerUDB:control_0\[1294]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:dataa_1\[1333] = MODIN10_1[1326]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:dataa_0\[1334] = MODIN10_0[1328]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:datab_1\[1335] = MODIN11_1[1330]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:datab_0\[1336] = MODIN11_0[1332]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:a_1\[1337] = MODIN10_1[1326]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:a_0\[1338] = MODIN10_0[1328]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:b_1\[1339] = MODIN11_1[1330]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:b_0\[1340] = MODIN11_0[1332]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:aeqb_0\[1343] = one[24]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_0\[1344] = \Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_0\[1342]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eqi_0\[1346] = \Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_1\[1345]
Removing Rhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\[1358] = \Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:aeqb_1\[1347]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_11:g2:a0:a_1\[1369] = MODIN10_1[1326]
Removing Lhs of wire MODIN12_1[1370] = MODIN10_1[1326]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_11:g2:a0:a_0\[1371] = MODIN10_0[1328]
Removing Lhs of wire MODIN12_0[1372] = MODIN10_0[1328]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[1378] = one[24]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[1379] = one[24]
Removing Lhs of wire \Hall_Timer:TimerUDB:status_6\[1382] = zero[8]
Removing Lhs of wire \Hall_Timer:TimerUDB:status_5\[1383] = zero[8]
Removing Lhs of wire \Hall_Timer:TimerUDB:status_4\[1384] = zero[8]
Removing Lhs of wire \Hall_Timer:TimerUDB:status_0\[1385] = \Hall_Timer:TimerUDB:status_tc\[1309]
Removing Lhs of wire \Hall_Timer:TimerUDB:status_1\[1386] = \Hall_Timer:TimerUDB:capt_int_temp\[1323]
Removing Rhs of wire \Hall_Timer:TimerUDB:status_2\[1387] = \Hall_Timer:TimerUDB:fifo_full\[1388]
Removing Rhs of wire \Hall_Timer:TimerUDB:status_3\[1389] = \Hall_Timer:TimerUDB:fifo_nempty\[1390]
Removing Lhs of wire \Hall_Timer:TimerUDB:cs_addr_2\[1392] = zero[8]
Removing Lhs of wire \Hall_Timer:TimerUDB:cs_addr_1\[1393] = \Hall_Timer:TimerUDB:trig_reg\[1381]
Removing Lhs of wire \Hall_Timer:TimerUDB:cs_addr_0\[1394] = \Hall_Timer:TimerUDB:per_zero\[1311]
Removing Lhs of wire tmpOE__Hall_LED_net_0[1574] = one[24]
Removing Lhs of wire tmpOE__Throttle_net_0[1580] = one[24]
Removing Rhs of wire Net_105[1581] = \Throttle_PWM:Net_96\[1759]
Removing Rhs of wire Net_105[1581] = \Throttle_PWM:PWMUDB:pwm_i_reg\[1751]
Removing Lhs of wire \Throttle_PWM:PWMUDB:ctrl_enable\[1600] = \Throttle_PWM:PWMUDB:control_7\[1592]
Removing Lhs of wire \Throttle_PWM:PWMUDB:hwCapture\[1610] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:hwEnable\[1611] = \Throttle_PWM:PWMUDB:control_7\[1592]
Removing Lhs of wire \Throttle_PWM:PWMUDB:trig_out\[1615] = one[24]
Removing Lhs of wire \Throttle_PWM:PWMUDB:runmode_enable\\R\[1617] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:runmode_enable\\S\[1618] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:final_enable\[1619] = \Throttle_PWM:PWMUDB:runmode_enable\[1616]
Removing Lhs of wire \Throttle_PWM:PWMUDB:ltch_kill_reg\\R\[1623] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:ltch_kill_reg\\S\[1624] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:min_kill_reg\\R\[1625] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:min_kill_reg\\S\[1626] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:final_kill\[1629] = one[24]
Removing Lhs of wire \Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_1\[1633] = \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_1\[1921]
Removing Lhs of wire \Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_13_0\[1635] = \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_0\[1922]
Removing Lhs of wire \Throttle_PWM:PWMUDB:dith_count_1\\R\[1636] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:dith_count_1\\S\[1637] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:dith_count_0\\R\[1638] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:dith_count_0\\S\[1639] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:reset\[1642] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:status_6\[1643] = zero[8]
Removing Rhs of wire \Throttle_PWM:PWMUDB:status_5\[1644] = \Throttle_PWM:PWMUDB:final_kill_reg\[1658]
Removing Lhs of wire \Throttle_PWM:PWMUDB:status_4\[1645] = zero[8]
Removing Rhs of wire \Throttle_PWM:PWMUDB:status_3\[1646] = \Throttle_PWM:PWMUDB:fifo_full\[1665]
Removing Rhs of wire \Throttle_PWM:PWMUDB:status_1\[1648] = \Throttle_PWM:PWMUDB:cmp2_status_reg\[1657]
Removing Rhs of wire \Throttle_PWM:PWMUDB:status_0\[1649] = \Throttle_PWM:PWMUDB:cmp1_status_reg\[1656]
Removing Lhs of wire \Throttle_PWM:PWMUDB:cmp2_status\[1654] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:cmp2\[1655] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:cmp1_status_reg\\R\[1659] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:cmp1_status_reg\\S\[1660] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:cmp2_status_reg\\R\[1661] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:cmp2_status_reg\\S\[1662] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:final_kill_reg\\R\[1663] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:final_kill_reg\\S\[1664] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:cs_addr_2\[1666] = \Throttle_PWM:PWMUDB:tc_i\[1621]
Removing Lhs of wire \Throttle_PWM:PWMUDB:cs_addr_1\[1667] = \Throttle_PWM:PWMUDB:runmode_enable\[1616]
Removing Lhs of wire \Throttle_PWM:PWMUDB:cs_addr_0\[1668] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:compare1\[1749] = \Throttle_PWM:PWMUDB:cmp1_less\[1720]
Removing Lhs of wire \Throttle_PWM:PWMUDB:pwm1_i\[1754] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:pwm2_i\[1756] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:pwm_temp\[1762] = \Throttle_PWM:PWMUDB:cmp1\[1652]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_23\[1803] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_22\[1804] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_21\[1805] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_20\[1806] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_19\[1807] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_18\[1808] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_17\[1809] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_16\[1810] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_15\[1811] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_14\[1812] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_13\[1813] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_12\[1814] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_11\[1815] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_10\[1816] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_9\[1817] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_8\[1818] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_7\[1819] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_6\[1820] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_5\[1821] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_4\[1822] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_3\[1823] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_2\[1824] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_1\[1825] = \Throttle_PWM:PWMUDB:MODIN13_1\[1826]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODIN13_1\[1826] = \Throttle_PWM:PWMUDB:dith_count_1\[1632]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:a_0\[1827] = \Throttle_PWM:PWMUDB:MODIN13_0\[1828]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODIN13_0\[1828] = \Throttle_PWM:PWMUDB:dith_count_0\[1634]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_0\[1960] = one[24]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\[1961] = one[24]
Removing Rhs of wire Net_2355[1971] = \PID_Timer:Net_53\[1972]
Removing Rhs of wire Net_2355[1971] = \PID_Timer:TimerUDB:tc_reg_i\[2005]
Removing Lhs of wire \PID_Timer:TimerUDB:ctrl_enable\[1987] = \PID_Timer:TimerUDB:control_7\[1979]
Removing Lhs of wire \PID_Timer:TimerUDB:ctrl_cmode_1\[1989] = zero[8]
Removing Rhs of wire \PID_Timer:TimerUDB:timer_enable\[1998] = \PID_Timer:TimerUDB:runmode_enable\[2010]
Removing Rhs of wire \PID_Timer:TimerUDB:run_mode\[1999] = \PID_Timer:TimerUDB:hwEnable\[2000]
Removing Lhs of wire \PID_Timer:TimerUDB:run_mode\[1999] = \PID_Timer:TimerUDB:control_7\[1979]
Removing Lhs of wire \PID_Timer:TimerUDB:trigger_enable\[2002] = one[24]
Removing Lhs of wire \PID_Timer:TimerUDB:tc_i\[2004] = \PID_Timer:TimerUDB:status_tc\[2001]
Removing Lhs of wire \PID_Timer:TimerUDB:capt_fifo_load_int\[2009] = \PID_Timer:TimerUDB:capt_fifo_load\[1997]
Removing Lhs of wire \PID_Timer:TimerUDB:status_6\[2012] = zero[8]
Removing Lhs of wire \PID_Timer:TimerUDB:status_5\[2013] = zero[8]
Removing Lhs of wire \PID_Timer:TimerUDB:status_4\[2014] = zero[8]
Removing Lhs of wire \PID_Timer:TimerUDB:status_0\[2015] = \PID_Timer:TimerUDB:status_tc\[2001]
Removing Lhs of wire \PID_Timer:TimerUDB:status_1\[2016] = \PID_Timer:TimerUDB:capt_fifo_load\[1997]
Removing Rhs of wire \PID_Timer:TimerUDB:status_2\[2017] = \PID_Timer:TimerUDB:fifo_full\[2018]
Removing Rhs of wire \PID_Timer:TimerUDB:status_3\[2019] = \PID_Timer:TimerUDB:fifo_nempty\[2020]
Removing Lhs of wire Net_786[2022] = zero[8]
Removing Lhs of wire \PID_Timer:TimerUDB:cs_addr_2\[2023] = zero[8]
Removing Lhs of wire \PID_Timer:TimerUDB:cs_addr_1\[2024] = \PID_Timer:TimerUDB:trig_reg\[2011]
Removing Lhs of wire \PID_Timer:TimerUDB:cs_addr_0\[2025] = \PID_Timer:TimerUDB:per_zero\[2003]
Removing Rhs of wire Net_1732[2204] = cmp_vv_vv_MODGEN_14[2205]
Removing Rhs of wire Net_1732[2204] = \MODULE_18:g1:a0:xeq\[3063]
Removing Rhs of wire Net_1732[2204] = \MODULE_18:g1:a0:gx:u0:aeqb_1\[3026]
Removing Rhs of wire Net_1747[2206] = cmp_vv_vv_MODGEN_15[2207]
Removing Rhs of wire Net_1747[2206] = \MODULE_19:g1:a0:xeq\[3193]
Removing Rhs of wire Net_1747[2206] = \MODULE_19:g1:a0:gx:u0:aeqb_1\[3156]
Removing Lhs of wire Net_1402_7[2208] = zero[8]
Removing Lhs of wire Net_1402_6[2209] = zero[8]
Removing Lhs of wire Net_1402_5[2210] = one[24]
Removing Lhs of wire Net_1402_4[2211] = one[24]
Removing Lhs of wire Net_1402_3[2212] = zero[8]
Removing Lhs of wire Net_1402_2[2213] = zero[8]
Removing Lhs of wire Net_1402_1[2214] = one[24]
Removing Lhs of wire Net_1402_0[2215] = zero[8]
Removing Lhs of wire Net_1453_7[2216] = one[24]
Removing Lhs of wire Net_1453_6[2217] = zero[8]
Removing Lhs of wire Net_1453_5[2218] = zero[8]
Removing Lhs of wire Net_1453_4[2219] = one[24]
Removing Lhs of wire Net_1453_3[2220] = zero[8]
Removing Lhs of wire Net_1453_2[2221] = one[24]
Removing Lhs of wire Net_1453_1[2222] = one[24]
Removing Lhs of wire Net_1453_0[2223] = zero[8]
Removing Rhs of wire Net_1933[2227] = \Dark_Timer_50:Net_55\[2228]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:ctrl_enable\[2244] = \Dark_Timer_50:TimerUDB:control_7\[2236]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:ctrl_cmode_1\[2246] = one[24]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:ctrl_cmode_0\[2247] = zero[8]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:ctrl_ic_1\[2250] = \Dark_Timer_50:TimerUDB:control_1\[2242]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:ctrl_ic_0\[2251] = \Dark_Timer_50:TimerUDB:control_0\[2243]
Removing Rhs of wire \Dark_Timer_50:TimerUDB:timer_enable\[2255] = \Dark_Timer_50:TimerUDB:runmode_enable\[2328]
Removing Rhs of wire \Dark_Timer_50:TimerUDB:run_mode\[2256] = \Dark_Timer_50:TimerUDB:hwEnable\[2257]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:run_mode\[2256] = \Dark_Timer_50:TimerUDB:control_7\[2236]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:trigger_enable\[2259] = one[24]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:tc_i\[2261] = \Dark_Timer_50:TimerUDB:status_tc\[2258]
Removing Lhs of wire cmp_vv_vv_MODGEN_16[2267] = \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xeq\[2306]
Removing Rhs of wire add_vv_vv_MODGEN_17_1[2268] = \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_1\[2323]
Removing Rhs of wire add_vv_vv_MODGEN_17_0[2270] = \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_0\[2324]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:capt_fifo_load_int\[2272] = \Dark_Timer_50:TimerUDB:capt_int_temp\[2271]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newa_1\[2273] = MODIN14_1[2274]
Removing Rhs of wire MODIN14_1[2274] = \Dark_Timer_50:TimerUDB:int_capt_count_1\[2266]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newa_0\[2275] = MODIN14_0[2276]
Removing Rhs of wire MODIN14_0[2276] = \Dark_Timer_50:TimerUDB:int_capt_count_0\[2269]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newb_1\[2277] = MODIN15_1[2278]
Removing Rhs of wire MODIN15_1[2278] = \Dark_Timer_50:TimerUDB:control_1\[2242]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newb_0\[2279] = MODIN15_0[2280]
Removing Rhs of wire MODIN15_0[2280] = \Dark_Timer_50:TimerUDB:control_0\[2243]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:dataa_1\[2281] = MODIN14_1[2274]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:dataa_0\[2282] = MODIN14_0[2276]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:datab_1\[2283] = MODIN15_1[2278]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:datab_0\[2284] = MODIN15_0[2280]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:a_1\[2285] = MODIN14_1[2274]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:a_0\[2286] = MODIN14_0[2276]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:b_1\[2287] = MODIN15_1[2278]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:b_0\[2288] = MODIN15_0[2280]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:aeqb_0\[2291] = one[24]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eq_0\[2292] = \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_0\[2290]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eqi_0\[2294] = \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eq_1\[2293]
Removing Rhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xeq\[2306] = \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:aeqb_1\[2295]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_14:g2:a0:a_1\[2317] = MODIN14_1[2274]
Removing Lhs of wire MODIN16_1[2318] = MODIN14_1[2274]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_14:g2:a0:a_0\[2319] = MODIN14_0[2276]
Removing Lhs of wire MODIN16_0[2320] = MODIN14_0[2276]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_0\[2326] = one[24]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_0\[2327] = one[24]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:status_6\[2330] = zero[8]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:status_5\[2331] = zero[8]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:status_4\[2332] = zero[8]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:status_0\[2333] = \Dark_Timer_50:TimerUDB:status_tc\[2258]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:status_1\[2334] = \Dark_Timer_50:TimerUDB:capt_int_temp\[2271]
Removing Rhs of wire \Dark_Timer_50:TimerUDB:status_2\[2335] = \Dark_Timer_50:TimerUDB:fifo_full\[2336]
Removing Rhs of wire \Dark_Timer_50:TimerUDB:status_3\[2337] = \Dark_Timer_50:TimerUDB:fifo_nempty\[2338]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:cs_addr_2\[2340] = Net_1934[2224]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:cs_addr_1\[2341] = \Dark_Timer_50:TimerUDB:trig_reg\[2329]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:cs_addr_0\[2342] = \Dark_Timer_50:TimerUDB:per_zero\[2260]
Removing Rhs of wire Net_2001[2520] = \Dark_Timer_150:Net_55\[2521]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:ctrl_enable\[2537] = \Dark_Timer_150:TimerUDB:control_7\[2529]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:ctrl_cmode_1\[2539] = one[24]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:ctrl_cmode_0\[2540] = zero[8]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:ctrl_ic_1\[2543] = \Dark_Timer_150:TimerUDB:control_1\[2535]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:ctrl_ic_0\[2544] = \Dark_Timer_150:TimerUDB:control_0\[2536]
Removing Rhs of wire \Dark_Timer_150:TimerUDB:timer_enable\[2548] = \Dark_Timer_150:TimerUDB:runmode_enable\[2621]
Removing Rhs of wire \Dark_Timer_150:TimerUDB:run_mode\[2549] = \Dark_Timer_150:TimerUDB:hwEnable\[2550]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:run_mode\[2549] = \Dark_Timer_150:TimerUDB:control_7\[2529]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:trigger_enable\[2552] = one[24]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:tc_i\[2554] = \Dark_Timer_150:TimerUDB:status_tc\[2551]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_18\[2560] = \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:xeq\[2599]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_19_1\[2561] = \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_16:g2:a0:s_1\[2616]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_19_0\[2563] = \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_16:g2:a0:s_0\[2617]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:capt_fifo_load_int\[2565] = \Dark_Timer_150:TimerUDB:capt_int_temp\[2564]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:newa_1\[2566] = \Dark_Timer_150:TimerUDB:sIntCapCount:MODIN17_1\[2567]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODIN17_1\[2567] = \Dark_Timer_150:TimerUDB:int_capt_count_1\[2559]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:newa_0\[2568] = \Dark_Timer_150:TimerUDB:sIntCapCount:MODIN17_0\[2569]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODIN17_0\[2569] = \Dark_Timer_150:TimerUDB:int_capt_count_0\[2562]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:newb_1\[2570] = \Dark_Timer_150:TimerUDB:sIntCapCount:MODIN18_1\[2571]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODIN18_1\[2571] = \Dark_Timer_150:TimerUDB:control_1\[2535]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:newb_0\[2572] = \Dark_Timer_150:TimerUDB:sIntCapCount:MODIN18_0\[2573]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODIN18_0\[2573] = \Dark_Timer_150:TimerUDB:control_0\[2536]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:dataa_1\[2574] = \Dark_Timer_150:TimerUDB:int_capt_count_1\[2559]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:dataa_0\[2575] = \Dark_Timer_150:TimerUDB:int_capt_count_0\[2562]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:datab_1\[2576] = \Dark_Timer_150:TimerUDB:control_1\[2535]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:datab_0\[2577] = \Dark_Timer_150:TimerUDB:control_0\[2536]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:a_1\[2578] = \Dark_Timer_150:TimerUDB:int_capt_count_1\[2559]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:a_0\[2579] = \Dark_Timer_150:TimerUDB:int_capt_count_0\[2562]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:b_1\[2580] = \Dark_Timer_150:TimerUDB:control_1\[2535]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:b_0\[2581] = \Dark_Timer_150:TimerUDB:control_0\[2536]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:aeqb_0\[2584] = one[24]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:eq_0\[2585] = \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:xnor_array_0\[2583]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:eqi_0\[2587] = \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:eq_1\[2586]
Removing Rhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:xeq\[2599] = \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:aeqb_1\[2588]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_16:g2:a0:a_1\[2610] = \Dark_Timer_150:TimerUDB:int_capt_count_1\[2559]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODIN19_1\[2611] = \Dark_Timer_150:TimerUDB:int_capt_count_1\[2559]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_16:g2:a0:a_0\[2612] = \Dark_Timer_150:TimerUDB:int_capt_count_0\[2562]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODIN19_0\[2613] = \Dark_Timer_150:TimerUDB:int_capt_count_0\[2562]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\[2619] = one[24]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\[2620] = one[24]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:status_6\[2623] = zero[8]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:status_5\[2624] = zero[8]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:status_4\[2625] = zero[8]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:status_0\[2626] = \Dark_Timer_150:TimerUDB:status_tc\[2551]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:status_1\[2627] = \Dark_Timer_150:TimerUDB:capt_int_temp\[2564]
Removing Rhs of wire \Dark_Timer_150:TimerUDB:status_2\[2628] = \Dark_Timer_150:TimerUDB:fifo_full\[2629]
Removing Rhs of wire \Dark_Timer_150:TimerUDB:status_3\[2630] = \Dark_Timer_150:TimerUDB:fifo_nempty\[2631]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:cs_addr_2\[2633] = Net_2002[2225]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:cs_addr_1\[2634] = \Dark_Timer_150:TimerUDB:trig_reg\[2622]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:cs_addr_0\[2635] = \Dark_Timer_150:TimerUDB:per_zero\[2553]
Removing Lhs of wire \MODULE_17:g1:a0:newa_7\[2814] = Net_104_7[335]
Removing Lhs of wire MODIN20_7[2815] = Net_104_7[335]
Removing Lhs of wire \MODULE_17:g1:a0:newa_6\[2816] = Net_104_6[338]
Removing Lhs of wire MODIN20_6[2817] = Net_104_6[338]
Removing Lhs of wire \MODULE_17:g1:a0:newa_5\[2818] = Net_104_5[340]
Removing Lhs of wire MODIN20_5[2819] = Net_104_5[340]
Removing Lhs of wire \MODULE_17:g1:a0:newa_4\[2820] = Net_104_4[342]
Removing Lhs of wire MODIN20_4[2821] = Net_104_4[342]
Removing Lhs of wire \MODULE_17:g1:a0:newa_3\[2822] = Net_104_3[344]
Removing Lhs of wire MODIN20_3[2823] = Net_104_3[344]
Removing Lhs of wire \MODULE_17:g1:a0:newa_2\[2824] = Net_104_2[346]
Removing Lhs of wire MODIN20_2[2825] = Net_104_2[346]
Removing Lhs of wire \MODULE_17:g1:a0:newa_1\[2826] = Net_104_1[348]
Removing Lhs of wire MODIN20_1[2827] = Net_104_1[348]
Removing Lhs of wire \MODULE_17:g1:a0:newa_0\[2828] = Net_104_0[350]
Removing Lhs of wire MODIN20_0[2829] = Net_104_0[350]
Removing Lhs of wire \MODULE_17:g1:a0:newb_7\[2830] = MODIN21_7[2831]
Removing Lhs of wire MODIN21_7[2831] = zero[8]
Removing Lhs of wire \MODULE_17:g1:a0:newb_6\[2832] = MODIN21_6[2833]
Removing Lhs of wire MODIN21_6[2833] = one[24]
Removing Lhs of wire \MODULE_17:g1:a0:newb_5\[2834] = MODIN21_5[2835]
Removing Lhs of wire MODIN21_5[2835] = one[24]
Removing Lhs of wire \MODULE_17:g1:a0:newb_4\[2836] = MODIN21_4[2837]
Removing Lhs of wire MODIN21_4[2837] = zero[8]
Removing Lhs of wire \MODULE_17:g1:a0:newb_3\[2838] = MODIN21_3[2839]
Removing Lhs of wire MODIN21_3[2839] = zero[8]
Removing Lhs of wire \MODULE_17:g1:a0:newb_2\[2840] = MODIN21_2[2841]
Removing Lhs of wire MODIN21_2[2841] = one[24]
Removing Lhs of wire \MODULE_17:g1:a0:newb_1\[2842] = MODIN21_1[2843]
Removing Lhs of wire MODIN21_1[2843] = zero[8]
Removing Lhs of wire \MODULE_17:g1:a0:newb_0\[2844] = MODIN21_0[2845]
Removing Lhs of wire MODIN21_0[2845] = zero[8]
Removing Lhs of wire \MODULE_17:g1:a0:dataa_7\[2846] = Net_104_7[335]
Removing Lhs of wire \MODULE_17:g1:a0:dataa_6\[2847] = Net_104_6[338]
Removing Lhs of wire \MODULE_17:g1:a0:dataa_5\[2848] = Net_104_5[340]
Removing Lhs of wire \MODULE_17:g1:a0:dataa_4\[2849] = Net_104_4[342]
Removing Lhs of wire \MODULE_17:g1:a0:dataa_3\[2850] = Net_104_3[344]
Removing Lhs of wire \MODULE_17:g1:a0:dataa_2\[2851] = Net_104_2[346]
Removing Lhs of wire \MODULE_17:g1:a0:dataa_1\[2852] = Net_104_1[348]
Removing Lhs of wire \MODULE_17:g1:a0:dataa_0\[2853] = Net_104_0[350]
Removing Lhs of wire \MODULE_17:g1:a0:datab_7\[2854] = zero[8]
Removing Lhs of wire \MODULE_17:g1:a0:datab_6\[2855] = one[24]
Removing Lhs of wire \MODULE_17:g1:a0:datab_5\[2856] = one[24]
Removing Lhs of wire \MODULE_17:g1:a0:datab_4\[2857] = zero[8]
Removing Lhs of wire \MODULE_17:g1:a0:datab_3\[2858] = zero[8]
Removing Lhs of wire \MODULE_17:g1:a0:datab_2\[2859] = one[24]
Removing Lhs of wire \MODULE_17:g1:a0:datab_1\[2860] = zero[8]
Removing Lhs of wire \MODULE_17:g1:a0:datab_0\[2861] = zero[8]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:a_7\[2862] = Net_104_7[335]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:a_6\[2863] = Net_104_6[338]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:a_5\[2864] = Net_104_5[340]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:a_4\[2865] = Net_104_4[342]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:a_3\[2866] = Net_104_3[344]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:a_2\[2867] = Net_104_2[346]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:a_1\[2868] = Net_104_1[348]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:a_0\[2869] = Net_104_0[350]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:b_7\[2870] = zero[8]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:b_6\[2871] = one[24]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:b_5\[2872] = one[24]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:b_4\[2873] = zero[8]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:b_3\[2874] = zero[8]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:b_2\[2875] = one[24]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:b_1\[2876] = zero[8]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:b_0\[2877] = zero[8]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:aeqb_0\[2886] = one[24]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:eq_0\[2887] = \MODULE_17:g1:a0:gx:u0:xnor_array_0\[2885]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:eqi_0\[2895] = \MODULE_17:g1:a0:gx:u0:eq_7\[2894]
Removing Lhs of wire \MODULE_18:g1:a0:newa_7\[2944] = Net_104_7[335]
Removing Lhs of wire MODIN22_7[2945] = Net_104_7[335]
Removing Lhs of wire \MODULE_18:g1:a0:newa_6\[2946] = Net_104_6[338]
Removing Lhs of wire MODIN22_6[2947] = Net_104_6[338]
Removing Lhs of wire \MODULE_18:g1:a0:newa_5\[2948] = Net_104_5[340]
Removing Lhs of wire MODIN22_5[2949] = Net_104_5[340]
Removing Lhs of wire \MODULE_18:g1:a0:newa_4\[2950] = Net_104_4[342]
Removing Lhs of wire MODIN22_4[2951] = Net_104_4[342]
Removing Lhs of wire \MODULE_18:g1:a0:newa_3\[2952] = Net_104_3[344]
Removing Lhs of wire MODIN22_3[2953] = Net_104_3[344]
Removing Lhs of wire \MODULE_18:g1:a0:newa_2\[2954] = Net_104_2[346]
Removing Lhs of wire MODIN22_2[2955] = Net_104_2[346]
Removing Lhs of wire \MODULE_18:g1:a0:newa_1\[2956] = Net_104_1[348]
Removing Lhs of wire MODIN22_1[2957] = Net_104_1[348]
Removing Lhs of wire \MODULE_18:g1:a0:newa_0\[2958] = Net_104_0[350]
Removing Lhs of wire MODIN22_0[2959] = Net_104_0[350]
Removing Lhs of wire \MODULE_18:g1:a0:newb_7\[2960] = MODIN23_7[2961]
Removing Lhs of wire MODIN23_7[2961] = zero[8]
Removing Lhs of wire \MODULE_18:g1:a0:newb_6\[2962] = MODIN23_6[2963]
Removing Lhs of wire MODIN23_6[2963] = zero[8]
Removing Lhs of wire \MODULE_18:g1:a0:newb_5\[2964] = MODIN23_5[2965]
Removing Lhs of wire MODIN23_5[2965] = one[24]
Removing Lhs of wire \MODULE_18:g1:a0:newb_4\[2966] = MODIN23_4[2967]
Removing Lhs of wire MODIN23_4[2967] = one[24]
Removing Lhs of wire \MODULE_18:g1:a0:newb_3\[2968] = MODIN23_3[2969]
Removing Lhs of wire MODIN23_3[2969] = zero[8]
Removing Lhs of wire \MODULE_18:g1:a0:newb_2\[2970] = MODIN23_2[2971]
Removing Lhs of wire MODIN23_2[2971] = zero[8]
Removing Lhs of wire \MODULE_18:g1:a0:newb_1\[2972] = MODIN23_1[2973]
Removing Lhs of wire MODIN23_1[2973] = one[24]
Removing Lhs of wire \MODULE_18:g1:a0:newb_0\[2974] = MODIN23_0[2975]
Removing Lhs of wire MODIN23_0[2975] = zero[8]
Removing Lhs of wire \MODULE_18:g1:a0:dataa_7\[2976] = Net_104_7[335]
Removing Lhs of wire \MODULE_18:g1:a0:dataa_6\[2977] = Net_104_6[338]
Removing Lhs of wire \MODULE_18:g1:a0:dataa_5\[2978] = Net_104_5[340]
Removing Lhs of wire \MODULE_18:g1:a0:dataa_4\[2979] = Net_104_4[342]
Removing Lhs of wire \MODULE_18:g1:a0:dataa_3\[2980] = Net_104_3[344]
Removing Lhs of wire \MODULE_18:g1:a0:dataa_2\[2981] = Net_104_2[346]
Removing Lhs of wire \MODULE_18:g1:a0:dataa_1\[2982] = Net_104_1[348]
Removing Lhs of wire \MODULE_18:g1:a0:dataa_0\[2983] = Net_104_0[350]
Removing Lhs of wire \MODULE_18:g1:a0:datab_7\[2984] = zero[8]
Removing Lhs of wire \MODULE_18:g1:a0:datab_6\[2985] = zero[8]
Removing Lhs of wire \MODULE_18:g1:a0:datab_5\[2986] = one[24]
Removing Lhs of wire \MODULE_18:g1:a0:datab_4\[2987] = one[24]
Removing Lhs of wire \MODULE_18:g1:a0:datab_3\[2988] = zero[8]
Removing Lhs of wire \MODULE_18:g1:a0:datab_2\[2989] = zero[8]
Removing Lhs of wire \MODULE_18:g1:a0:datab_1\[2990] = one[24]
Removing Lhs of wire \MODULE_18:g1:a0:datab_0\[2991] = zero[8]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:a_7\[2992] = Net_104_7[335]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:a_6\[2993] = Net_104_6[338]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:a_5\[2994] = Net_104_5[340]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:a_4\[2995] = Net_104_4[342]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:a_3\[2996] = Net_104_3[344]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:a_2\[2997] = Net_104_2[346]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:a_1\[2998] = Net_104_1[348]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:a_0\[2999] = Net_104_0[350]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:b_7\[3000] = zero[8]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:b_6\[3001] = zero[8]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:b_5\[3002] = one[24]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:b_4\[3003] = one[24]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:b_3\[3004] = zero[8]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:b_2\[3005] = zero[8]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:b_1\[3006] = one[24]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:b_0\[3007] = zero[8]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:aeqb_0\[3016] = one[24]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:eq_0\[3017] = \MODULE_18:g1:a0:gx:u0:xnor_array_0\[3015]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:eqi_0\[3025] = \MODULE_18:g1:a0:gx:u0:eq_7\[3024]
Removing Lhs of wire \MODULE_19:g1:a0:newa_7\[3074] = Net_104_7[335]
Removing Lhs of wire MODIN24_7[3075] = Net_104_7[335]
Removing Lhs of wire \MODULE_19:g1:a0:newa_6\[3076] = Net_104_6[338]
Removing Lhs of wire MODIN24_6[3077] = Net_104_6[338]
Removing Lhs of wire \MODULE_19:g1:a0:newa_5\[3078] = Net_104_5[340]
Removing Lhs of wire MODIN24_5[3079] = Net_104_5[340]
Removing Lhs of wire \MODULE_19:g1:a0:newa_4\[3080] = Net_104_4[342]
Removing Lhs of wire MODIN24_4[3081] = Net_104_4[342]
Removing Lhs of wire \MODULE_19:g1:a0:newa_3\[3082] = Net_104_3[344]
Removing Lhs of wire MODIN24_3[3083] = Net_104_3[344]
Removing Lhs of wire \MODULE_19:g1:a0:newa_2\[3084] = Net_104_2[346]
Removing Lhs of wire MODIN24_2[3085] = Net_104_2[346]
Removing Lhs of wire \MODULE_19:g1:a0:newa_1\[3086] = Net_104_1[348]
Removing Lhs of wire MODIN24_1[3087] = Net_104_1[348]
Removing Lhs of wire \MODULE_19:g1:a0:newa_0\[3088] = Net_104_0[350]
Removing Lhs of wire MODIN24_0[3089] = Net_104_0[350]
Removing Lhs of wire \MODULE_19:g1:a0:newb_7\[3090] = MODIN25_7[3091]
Removing Lhs of wire MODIN25_7[3091] = one[24]
Removing Lhs of wire \MODULE_19:g1:a0:newb_6\[3092] = MODIN25_6[3093]
Removing Lhs of wire MODIN25_6[3093] = zero[8]
Removing Lhs of wire \MODULE_19:g1:a0:newb_5\[3094] = MODIN25_5[3095]
Removing Lhs of wire MODIN25_5[3095] = zero[8]
Removing Lhs of wire \MODULE_19:g1:a0:newb_4\[3096] = MODIN25_4[3097]
Removing Lhs of wire MODIN25_4[3097] = one[24]
Removing Lhs of wire \MODULE_19:g1:a0:newb_3\[3098] = MODIN25_3[3099]
Removing Lhs of wire MODIN25_3[3099] = zero[8]
Removing Lhs of wire \MODULE_19:g1:a0:newb_2\[3100] = MODIN25_2[3101]
Removing Lhs of wire MODIN25_2[3101] = one[24]
Removing Lhs of wire \MODULE_19:g1:a0:newb_1\[3102] = MODIN25_1[3103]
Removing Lhs of wire MODIN25_1[3103] = one[24]
Removing Lhs of wire \MODULE_19:g1:a0:newb_0\[3104] = MODIN25_0[3105]
Removing Lhs of wire MODIN25_0[3105] = zero[8]
Removing Lhs of wire \MODULE_19:g1:a0:dataa_7\[3106] = Net_104_7[335]
Removing Lhs of wire \MODULE_19:g1:a0:dataa_6\[3107] = Net_104_6[338]
Removing Lhs of wire \MODULE_19:g1:a0:dataa_5\[3108] = Net_104_5[340]
Removing Lhs of wire \MODULE_19:g1:a0:dataa_4\[3109] = Net_104_4[342]
Removing Lhs of wire \MODULE_19:g1:a0:dataa_3\[3110] = Net_104_3[344]
Removing Lhs of wire \MODULE_19:g1:a0:dataa_2\[3111] = Net_104_2[346]
Removing Lhs of wire \MODULE_19:g1:a0:dataa_1\[3112] = Net_104_1[348]
Removing Lhs of wire \MODULE_19:g1:a0:dataa_0\[3113] = Net_104_0[350]
Removing Lhs of wire \MODULE_19:g1:a0:datab_7\[3114] = one[24]
Removing Lhs of wire \MODULE_19:g1:a0:datab_6\[3115] = zero[8]
Removing Lhs of wire \MODULE_19:g1:a0:datab_5\[3116] = zero[8]
Removing Lhs of wire \MODULE_19:g1:a0:datab_4\[3117] = one[24]
Removing Lhs of wire \MODULE_19:g1:a0:datab_3\[3118] = zero[8]
Removing Lhs of wire \MODULE_19:g1:a0:datab_2\[3119] = one[24]
Removing Lhs of wire \MODULE_19:g1:a0:datab_1\[3120] = one[24]
Removing Lhs of wire \MODULE_19:g1:a0:datab_0\[3121] = zero[8]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:a_7\[3122] = Net_104_7[335]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:a_6\[3123] = Net_104_6[338]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:a_5\[3124] = Net_104_5[340]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:a_4\[3125] = Net_104_4[342]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:a_3\[3126] = Net_104_3[344]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:a_2\[3127] = Net_104_2[346]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:a_1\[3128] = Net_104_1[348]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:a_0\[3129] = Net_104_0[350]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:b_7\[3130] = one[24]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:b_6\[3131] = zero[8]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:b_5\[3132] = zero[8]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:b_4\[3133] = one[24]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:b_3\[3134] = zero[8]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:b_2\[3135] = one[24]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:b_1\[3136] = one[24]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:b_0\[3137] = zero[8]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:aeqb_0\[3146] = one[24]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:eq_0\[3147] = \MODULE_19:g1:a0:gx:u0:xnor_array_0\[3145]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:eqi_0\[3155] = \MODULE_19:g1:a0:gx:u0:eq_7\[3154]
Removing Lhs of wire \XBee:BUART:reset_reg\\D\[3204] = zero[8]
Removing Lhs of wire \XBee:BUART:rx_bitclk\\D\[3219] = \XBee:BUART:rx_bitclk_pre\[164]
Removing Lhs of wire \XBee:BUART:rx_parity_error_pre\\D\[3228] = \XBee:BUART:rx_parity_error_pre\[241]
Removing Lhs of wire \XBee:BUART:rx_break_status\\D\[3229] = zero[8]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:capture_last\\D\[3241] = Net_373[582]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:tc_reg_i\\D\[3242] = \Dark_Timer_100:TimerUDB:status_tc\[618]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:hwEnable_reg\\D\[3243] = \Dark_Timer_100:TimerUDB:control_7\[596]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:capture_out_reg_i\\D\[3244] = \Dark_Timer_100:TimerUDB:capt_fifo_load\[614]
Removing Lhs of wire \Servo_PWM:PWMUDB:min_kill_reg\\D\[3248] = one[24]
Removing Lhs of wire \Servo_PWM:PWMUDB:prevCapture\\D\[3249] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:trig_last\\D\[3250] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:ltch_kill_reg\\D\[3253] = one[24]
Removing Lhs of wire \Servo_PWM:PWMUDB:prevCompare1\\D\[3256] = \Servo_PWM:PWMUDB:cmp1\[954]
Removing Lhs of wire \Servo_PWM:PWMUDB:cmp1_status_reg\\D\[3257] = \Servo_PWM:PWMUDB:cmp1_status\[955]
Removing Lhs of wire \Servo_PWM:PWMUDB:cmp2_status_reg\\D\[3258] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:pwm_i_reg\\D\[3260] = \Servo_PWM:PWMUDB:pwm_i\[1054]
Removing Lhs of wire \Servo_PWM:PWMUDB:pwm1_i_reg\\D\[3261] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:pwm2_i_reg\\D\[3262] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:tc_i_reg\\D\[3263] = \Servo_PWM:PWMUDB:status_2\[949]
Removing Lhs of wire \Hall_Timer:TimerUDB:capture_last\\D\[3264] = Net_78[560]
Removing Lhs of wire \Hall_Timer:TimerUDB:tc_reg_i\\D\[3265] = \Hall_Timer:TimerUDB:status_tc\[1309]
Removing Lhs of wire \Hall_Timer:TimerUDB:hwEnable_reg\\D\[3266] = \Hall_Timer:TimerUDB:control_7\[1287]
Removing Lhs of wire \Hall_Timer:TimerUDB:capture_out_reg_i\\D\[3267] = \Hall_Timer:TimerUDB:capt_fifo_load\[1305]
Removing Lhs of wire \Throttle_PWM:PWMUDB:min_kill_reg\\D\[3271] = one[24]
Removing Lhs of wire \Throttle_PWM:PWMUDB:prevCapture\\D\[3272] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:trig_last\\D\[3273] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:ltch_kill_reg\\D\[3276] = one[24]
Removing Lhs of wire \Throttle_PWM:PWMUDB:prevCompare1\\D\[3279] = \Throttle_PWM:PWMUDB:cmp1\[1652]
Removing Lhs of wire \Throttle_PWM:PWMUDB:cmp1_status_reg\\D\[3280] = \Throttle_PWM:PWMUDB:cmp1_status\[1653]
Removing Lhs of wire \Throttle_PWM:PWMUDB:cmp2_status_reg\\D\[3281] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:pwm_i_reg\\D\[3283] = \Throttle_PWM:PWMUDB:pwm_i\[1752]
Removing Lhs of wire \Throttle_PWM:PWMUDB:pwm1_i_reg\\D\[3284] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:pwm2_i_reg\\D\[3285] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:tc_i_reg\\D\[3286] = \Throttle_PWM:PWMUDB:status_2\[1647]
Removing Lhs of wire \PID_Timer:TimerUDB:capture_last\\D\[3287] = zero[8]
Removing Lhs of wire \PID_Timer:TimerUDB:tc_reg_i\\D\[3288] = \PID_Timer:TimerUDB:status_tc\[2001]
Removing Lhs of wire \PID_Timer:TimerUDB:hwEnable_reg\\D\[3289] = \PID_Timer:TimerUDB:control_7\[1979]
Removing Lhs of wire \PID_Timer:TimerUDB:capture_out_reg_i\\D\[3290] = \PID_Timer:TimerUDB:capt_fifo_load\[1997]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:capture_last\\D\[3291] = Net_373[582]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:tc_reg_i\\D\[3292] = \Dark_Timer_50:TimerUDB:status_tc\[2258]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:hwEnable_reg\\D\[3293] = \Dark_Timer_50:TimerUDB:control_7\[2236]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:capture_out_reg_i\\D\[3294] = \Dark_Timer_50:TimerUDB:capt_fifo_load\[2254]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:capture_last\\D\[3298] = Net_373[582]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:tc_reg_i\\D\[3299] = \Dark_Timer_150:TimerUDB:status_tc\[2551]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:hwEnable_reg\\D\[3300] = \Dark_Timer_150:TimerUDB:control_7\[2529]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:capture_out_reg_i\\D\[3301] = \Dark_Timer_150:TimerUDB:capt_fifo_load\[2547]

------------------------------------------------------
Aliased 0 equations, 803 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_162' (cost = 0):
Net_162 <= (not Net_68);

Note:  Expanding virtual equation for '\XBee:BUART:rx_addressmatch\' (cost = 0):
\XBee:BUART:rx_addressmatch\ <= (\XBee:BUART:rx_addressmatch2\
	OR \XBee:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\XBee:BUART:rx_bitclk_pre\' (cost = 1):
\XBee:BUART:rx_bitclk_pre\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not \XBee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:rx_bitclk_pre16x\' (cost = 0):
\XBee:BUART:rx_bitclk_pre16x\ <= ((not \XBee:BUART:rx_count_2\ and \XBee:BUART:rx_count_1\ and \XBee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:rx_poll_bit1\' (cost = 1):
\XBee:BUART:rx_poll_bit1\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and \XBee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:rx_poll_bit2\' (cost = 1):
\XBee:BUART:rx_poll_bit2\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not \XBee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:pollingrange\' (cost = 4):
\XBee:BUART:pollingrange\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\XBee:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \XBee:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\XBee:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \XBee:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\XBee:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\XBee:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\XBee:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\XBee:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\XBee:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\XBee:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\XBee:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\XBee:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\XBee:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\XBee:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\XBee:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\XBee:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\XBee:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_4\)
	OR (not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\XBee:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\XBee:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\XBee:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_4\)
	OR (not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_104_0);

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:s_0\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:s_0\ <= (not Net_104_0);

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Dark_Timer_100:TimerUDB:fifo_load_polarized\' (cost = 1):
\Dark_Timer_100:TimerUDB:fifo_load_polarized\ <= ((not Net_373 and \Dark_Timer_100:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Dark_Timer_100:TimerUDB:timer_enable\' (cost = 0):
\Dark_Timer_100:TimerUDB:timer_enable\ <= (\Dark_Timer_100:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN6_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_9_0' (cost = 0):
add_vv_vv_MODGEN_9_0 <= (not MODIN6_0);

Note:  Expanding virtual equation for '\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN6_1 and not MODIN7_1)
	OR (MODIN6_1 and MODIN7_1));

Note:  Expanding virtual equation for '\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN6_0 and not MODIN7_0)
	OR (MODIN6_0 and MODIN7_0));

Note:  Expanding virtual equation for '\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\' (cost = 4):
\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\ <= ((not MODIN6_1 and not MODIN6_0 and not MODIN7_1 and not MODIN7_0)
	OR (not MODIN6_1 and not MODIN7_1 and MODIN6_0 and MODIN7_0)
	OR (not MODIN6_0 and not MODIN7_0 and MODIN6_1 and MODIN7_1)
	OR (MODIN6_1 and MODIN6_0 and MODIN7_1 and MODIN7_0));

Note:  Expanding virtual equation for '\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\' (cost = 60):
\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\ <= ((not MODIN6_1 and not MODIN6_0 and not MODIN7_1 and not MODIN7_0)
	OR (not MODIN6_1 and not MODIN7_1 and MODIN6_0 and MODIN7_0)
	OR (not MODIN6_0 and not MODIN7_0 and MODIN6_1 and MODIN7_1)
	OR (MODIN6_1 and MODIN6_0 and MODIN7_1 and MODIN7_0));

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:cmp1\' (cost = 0):
\Servo_PWM:PWMUDB:cmp1\ <= (\Servo_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Servo_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \Servo_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Servo_PWM:PWMUDB:dith_count_1\ and \Servo_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Hall_Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\Hall_Timer:TimerUDB:fifo_load_polarized\ <= ((not Net_78 and \Hall_Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Hall_Timer:TimerUDB:timer_enable\' (cost = 0):
\Hall_Timer:TimerUDB:timer_enable\ <= (\Hall_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Hall_Timer:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Hall_Timer:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN10_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_12_0' (cost = 0):
add_vv_vv_MODGEN_12_0 <= (not MODIN10_0);

Note:  Expanding virtual equation for '\Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN10_1 and not MODIN11_1)
	OR (MODIN10_1 and MODIN11_1));

Note:  Expanding virtual equation for '\Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN10_0 and not MODIN11_0)
	OR (MODIN10_0 and MODIN11_0));

Note:  Expanding virtual equation for '\Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_1\' (cost = 4):
\Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_1\ <= ((not MODIN10_1 and not MODIN10_0 and not MODIN11_1 and not MODIN11_0)
	OR (not MODIN10_1 and not MODIN11_1 and MODIN10_0 and MODIN11_0)
	OR (not MODIN10_0 and not MODIN11_0 and MODIN10_1 and MODIN11_1)
	OR (MODIN10_1 and MODIN10_0 and MODIN11_1 and MODIN11_0));

Note:  Expanding virtual equation for '\Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\' (cost = 60):
\Hall_Timer:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\ <= ((not MODIN10_1 and not MODIN10_0 and not MODIN11_1 and not MODIN11_0)
	OR (not MODIN10_1 and not MODIN11_1 and MODIN10_0 and MODIN11_0)
	OR (not MODIN10_0 and not MODIN11_0 and MODIN10_1 and MODIN11_1)
	OR (MODIN10_1 and MODIN10_0 and MODIN11_1 and MODIN11_0));

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:cmp1\' (cost = 0):
\Throttle_PWM:PWMUDB:cmp1\ <= (\Throttle_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Throttle_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_0\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_0\ <= (not \Throttle_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Throttle_PWM:PWMUDB:dith_count_1\ and \Throttle_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PID_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\PID_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\PID_Timer:TimerUDB:timer_enable\' (cost = 0):
\PID_Timer:TimerUDB:timer_enable\ <= (\PID_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Dark_Timer_50:TimerUDB:fifo_load_polarized\' (cost = 1):
\Dark_Timer_50:TimerUDB:fifo_load_polarized\ <= ((not Net_373 and \Dark_Timer_50:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Dark_Timer_50:TimerUDB:timer_enable\' (cost = 0):
\Dark_Timer_50:TimerUDB:timer_enable\ <= (\Dark_Timer_50:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN14_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_17_0' (cost = 0):
add_vv_vv_MODGEN_17_0 <= (not MODIN14_0);

Note:  Expanding virtual equation for '\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN14_1 and not MODIN15_1)
	OR (MODIN14_1 and MODIN15_1));

Note:  Expanding virtual equation for '\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN14_0 and not MODIN15_0)
	OR (MODIN14_0 and MODIN15_0));

Note:  Expanding virtual equation for '\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eq_1\' (cost = 4):
\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eq_1\ <= ((not MODIN14_1 and not MODIN14_0 and not MODIN15_1 and not MODIN15_0)
	OR (not MODIN14_1 and not MODIN15_1 and MODIN14_0 and MODIN15_0)
	OR (not MODIN14_0 and not MODIN15_0 and MODIN14_1 and MODIN15_1)
	OR (MODIN14_1 and MODIN14_0 and MODIN15_1 and MODIN15_0));

Note:  Expanding virtual equation for '\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xeq\' (cost = 60):
\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xeq\ <= ((not MODIN14_1 and not MODIN14_0 and not MODIN15_1 and not MODIN15_0)
	OR (not MODIN14_1 and not MODIN15_1 and MODIN14_0 and MODIN15_0)
	OR (not MODIN14_0 and not MODIN15_0 and MODIN14_1 and MODIN15_1)
	OR (MODIN14_1 and MODIN14_0 and MODIN15_1 and MODIN15_0));

Note:  Expanding virtual equation for '\Dark_Timer_150:TimerUDB:fifo_load_polarized\' (cost = 1):
\Dark_Timer_150:TimerUDB:fifo_load_polarized\ <= ((not Net_373 and \Dark_Timer_150:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Dark_Timer_150:TimerUDB:timer_enable\' (cost = 0):
\Dark_Timer_150:TimerUDB:timer_enable\ <= (\Dark_Timer_150:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:xnor_array_1\ <= ((not \Dark_Timer_150:TimerUDB:control_1\ and not \Dark_Timer_150:TimerUDB:int_capt_count_1\)
	OR (\Dark_Timer_150:TimerUDB:control_1\ and \Dark_Timer_150:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:xnor_array_0\ <= ((not \Dark_Timer_150:TimerUDB:control_0\ and not \Dark_Timer_150:TimerUDB:int_capt_count_0\)
	OR (\Dark_Timer_150:TimerUDB:control_0\ and \Dark_Timer_150:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:eq_1\' (cost = 4):
\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:eq_1\ <= ((not \Dark_Timer_150:TimerUDB:control_1\ and not \Dark_Timer_150:TimerUDB:control_0\ and not \Dark_Timer_150:TimerUDB:int_capt_count_1\ and not \Dark_Timer_150:TimerUDB:int_capt_count_0\)
	OR (not \Dark_Timer_150:TimerUDB:control_1\ and not \Dark_Timer_150:TimerUDB:int_capt_count_1\ and \Dark_Timer_150:TimerUDB:control_0\ and \Dark_Timer_150:TimerUDB:int_capt_count_0\)
	OR (not \Dark_Timer_150:TimerUDB:control_0\ and not \Dark_Timer_150:TimerUDB:int_capt_count_0\ and \Dark_Timer_150:TimerUDB:control_1\ and \Dark_Timer_150:TimerUDB:int_capt_count_1\)
	OR (\Dark_Timer_150:TimerUDB:control_1\ and \Dark_Timer_150:TimerUDB:control_0\ and \Dark_Timer_150:TimerUDB:int_capt_count_1\ and \Dark_Timer_150:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:xeq\' (cost = 60):
\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_15:g1:a0:xeq\ <= ((not \Dark_Timer_150:TimerUDB:control_1\ and not \Dark_Timer_150:TimerUDB:control_0\ and not \Dark_Timer_150:TimerUDB:int_capt_count_1\ and not \Dark_Timer_150:TimerUDB:int_capt_count_0\)
	OR (not \Dark_Timer_150:TimerUDB:control_1\ and not \Dark_Timer_150:TimerUDB:int_capt_count_1\ and \Dark_Timer_150:TimerUDB:control_0\ and \Dark_Timer_150:TimerUDB:int_capt_count_0\)
	OR (not \Dark_Timer_150:TimerUDB:control_0\ and not \Dark_Timer_150:TimerUDB:int_capt_count_0\ and \Dark_Timer_150:TimerUDB:control_1\ and \Dark_Timer_150:TimerUDB:int_capt_count_1\)
	OR (\Dark_Timer_150:TimerUDB:control_1\ and \Dark_Timer_150:TimerUDB:control_0\ and \Dark_Timer_150:TimerUDB:int_capt_count_1\ and \Dark_Timer_150:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Dark_Timer_150:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_16:g2:a0:s_0\' (cost = 0):
\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_16:g2:a0:s_0\ <= (not \Dark_Timer_150:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:xnor_array_7\ <= (not Net_104_7);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:xnor_array_6\ <= (Net_104_6);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:xnor_array_5\ <= (Net_104_5);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:xnor_array_4\ <= (not Net_104_4);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:xnor_array_3\ <= (not Net_104_3);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:xnor_array_2\ <= (Net_104_2);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:xnor_array_1\ <= (not Net_104_1);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:xnor_array_0\ <= (not Net_104_0);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_17:g1:a0:gx:u0:eq_1\ <= ((not Net_104_1 and not Net_104_0));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_17:g1:a0:gx:u0:eq_2\ <= ((not Net_104_1 and not Net_104_0 and Net_104_2));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_17:g1:a0:gx:u0:eq_3\ <= ((not Net_104_3 and not Net_104_1 and not Net_104_0 and Net_104_2));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_17:g1:a0:gx:u0:eq_4\ <= ((not Net_104_4 and not Net_104_3 and not Net_104_1 and not Net_104_0 and Net_104_2));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_17:g1:a0:gx:u0:eq_5\ <= ((not Net_104_4 and not Net_104_3 and not Net_104_1 and not Net_104_0 and Net_104_5 and Net_104_2));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_17:g1:a0:gx:u0:eq_6\ <= ((not Net_104_4 and not Net_104_3 and not Net_104_1 and not Net_104_0 and Net_104_6 and Net_104_5 and Net_104_2));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:lt_6\ <= (not Net_104_6);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:gt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:lt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:gt_3\ <= (Net_104_3);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:lt_4\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:lt_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:gt_4\' (cost = 2):
\MODULE_17:g1:a0:gx:u0:gt_4\ <= (Net_104_3
	OR Net_104_4);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:gt_0\ <= (Net_104_0);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:lt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:gt_1\' (cost = 2):
\MODULE_17:g1:a0:gx:u0:gt_1\ <= (Net_104_0
	OR Net_104_1);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:xnor_array_7\ <= (not Net_104_7);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:xnor_array_6\ <= (not Net_104_6);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:xnor_array_5\ <= (Net_104_5);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:xnor_array_4\ <= (Net_104_4);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:xnor_array_3\ <= (not Net_104_3);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:xnor_array_2\ <= (not Net_104_2);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:xnor_array_1\ <= (Net_104_1);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:xnor_array_0\ <= (not Net_104_0);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_18:g1:a0:gx:u0:eq_1\ <= ((not Net_104_0 and Net_104_1));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_18:g1:a0:gx:u0:eq_2\ <= ((not Net_104_2 and not Net_104_0 and Net_104_1));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_18:g1:a0:gx:u0:eq_3\ <= ((not Net_104_3 and not Net_104_2 and not Net_104_0 and Net_104_1));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_18:g1:a0:gx:u0:eq_4\ <= ((not Net_104_3 and not Net_104_2 and not Net_104_0 and Net_104_4 and Net_104_1));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_18:g1:a0:gx:u0:eq_5\ <= ((not Net_104_3 and not Net_104_2 and not Net_104_0 and Net_104_5 and Net_104_4 and Net_104_1));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_18:g1:a0:gx:u0:eq_6\ <= ((not Net_104_6 and not Net_104_3 and not Net_104_2 and not Net_104_0 and Net_104_5 and Net_104_4 and Net_104_1));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:lt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:gt_6\ <= (Net_104_6);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:lt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:gt_3\ <= (Net_104_3);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:lt_4\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:lt_4\ <= (not Net_104_4);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:gt_4\' (cost = 1):
\MODULE_18:g1:a0:gx:u0:gt_4\ <= ((Net_104_4 and Net_104_3));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:gt_0\ <= (Net_104_0);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:lt_1\ <= (not Net_104_1);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:gt_1\' (cost = 1):
\MODULE_18:g1:a0:gx:u0:gt_1\ <= ((Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:xnor_array_7\ <= (Net_104_7);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:xnor_array_6\ <= (not Net_104_6);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:xnor_array_5\ <= (not Net_104_5);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:xnor_array_4\ <= (Net_104_4);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:xnor_array_3\ <= (not Net_104_3);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:xnor_array_2\ <= (Net_104_2);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:xnor_array_1\ <= (Net_104_1);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:xnor_array_0\ <= (not Net_104_0);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_19:g1:a0:gx:u0:eq_1\ <= ((not Net_104_0 and Net_104_1));

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_19:g1:a0:gx:u0:eq_2\ <= ((not Net_104_0 and Net_104_2 and Net_104_1));

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_19:g1:a0:gx:u0:eq_3\ <= ((not Net_104_3 and not Net_104_0 and Net_104_2 and Net_104_1));

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_19:g1:a0:gx:u0:eq_4\ <= ((not Net_104_3 and not Net_104_0 and Net_104_4 and Net_104_2 and Net_104_1));

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_19:g1:a0:gx:u0:eq_5\ <= ((not Net_104_5 and not Net_104_3 and not Net_104_0 and Net_104_4 and Net_104_2 and Net_104_1));

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_19:g1:a0:gx:u0:eq_6\ <= ((not Net_104_6 and not Net_104_5 and not Net_104_3 and not Net_104_0 and Net_104_4 and Net_104_2 and Net_104_1));

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:lt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:gt_6\ <= (Net_104_6);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:lt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:gt_3\ <= (Net_104_3);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:lt_4\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:lt_4\ <= (not Net_104_4);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:gt_4\' (cost = 1):
\MODULE_19:g1:a0:gx:u0:gt_4\ <= ((Net_104_4 and Net_104_3));

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:gt_0\ <= (Net_104_0);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:lt_1\ <= (not Net_104_1);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:gt_1\' (cost = 1):
\MODULE_19:g1:a0:gx:u0:gt_1\ <= ((Net_104_1 and Net_104_0));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:eq_7\' (cost = 1):
\MODULE_17:g1:a0:gx:u0:eq_7\ <= ((not Net_104_7 and not Net_104_4 and not Net_104_3 and not Net_104_1 and not Net_104_0 and Net_104_6 and Net_104_5 and Net_104_2));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \XBee:BUART:pollcount_1\ and not \XBee:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \XBee:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \XBee:BUART:pollcount_0\ and \XBee:BUART:pollcount_1\)
	OR (not \XBee:BUART:pollcount_1\ and \XBee:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:s_1\' (cost = 2):
\Row_Counter:MODULE_6:g2:a0:s_1\ <= ((not Net_104_0 and Net_104_1)
	OR (not Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Virtual signal \Dark_Timer_100:TimerUDB:capt_fifo_load\ with ( cost: 128 or cost_inv: 3)  > 90 or with size: 1 > 102 has been made a (soft) node.
\Dark_Timer_100:TimerUDB:capt_fifo_load\ <= ((not Net_373 and \Dark_Timer_100:TimerUDB:control_7\ and \Dark_Timer_100:TimerUDB:capture_last\));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_9_1' (cost = 8):
add_vv_vv_MODGEN_9_1 <= ((not MODIN6_0 and MODIN6_1)
	OR (not MODIN6_1 and MODIN6_0));

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\Servo_PWM:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \Servo_PWM:PWMUDB:dith_count_0\ and \Servo_PWM:PWMUDB:dith_count_1\)
	OR (not \Servo_PWM:PWMUDB:dith_count_1\ and \Servo_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Virtual signal \Hall_Timer:TimerUDB:capt_fifo_load\ with ( cost: 128 or cost_inv: 3)  > 90 or with size: 1 > 102 has been made a (soft) node.
\Hall_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_78 and \Hall_Timer:TimerUDB:control_7\ and \Hall_Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_12_1' (cost = 8):
add_vv_vv_MODGEN_12_1 <= ((not MODIN10_0 and MODIN10_1)
	OR (not MODIN10_1 and MODIN10_0));

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_1\' (cost = 2):
\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:s_1\ <= ((not \Throttle_PWM:PWMUDB:dith_count_0\ and \Throttle_PWM:PWMUDB:dith_count_1\)
	OR (not \Throttle_PWM:PWMUDB:dith_count_1\ and \Throttle_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:eq_7\' (cost = 1):
\MODULE_18:g1:a0:gx:u0:eq_7\ <= ((not Net_104_7 and not Net_104_6 and not Net_104_3 and not Net_104_2 and not Net_104_0 and Net_104_5 and Net_104_4 and Net_104_1));

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:eq_7\' (cost = 1):
\MODULE_19:g1:a0:gx:u0:eq_7\ <= ((not Net_104_6 and not Net_104_5 and not Net_104_3 and not Net_104_0 and Net_104_7 and Net_104_4 and Net_104_2 and Net_104_1));

Note:  Virtual signal \Dark_Timer_50:TimerUDB:capt_fifo_load\ with ( cost: 128 or cost_inv: 3)  > 90 or with size: 1 > 102 has been made a (soft) node.
\Dark_Timer_50:TimerUDB:capt_fifo_load\ <= ((not Net_373 and \Dark_Timer_50:TimerUDB:control_7\ and \Dark_Timer_50:TimerUDB:capture_last\));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_17_1' (cost = 8):
add_vv_vv_MODGEN_17_1 <= ((not MODIN14_0 and MODIN14_1)
	OR (not MODIN14_1 and MODIN14_0));

Note:  Virtual signal \Dark_Timer_150:TimerUDB:capt_fifo_load\ with ( cost: 128 or cost_inv: 3)  > 90 or with size: 1 > 102 has been made a (soft) node.
\Dark_Timer_150:TimerUDB:capt_fifo_load\ <= ((not Net_373 and \Dark_Timer_150:TimerUDB:control_7\ and \Dark_Timer_150:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_16:g2:a0:s_1\' (cost = 8):
\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_16:g2:a0:s_1\ <= ((not \Dark_Timer_150:TimerUDB:int_capt_count_0\ and \Dark_Timer_150:TimerUDB:int_capt_count_1\)
	OR (not \Dark_Timer_150:TimerUDB:int_capt_count_1\ and \Dark_Timer_150:TimerUDB:int_capt_count_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'Net_293' (cost = 8):
Net_293 <= ((not Net_104_7 and not Net_104_4 and not Net_104_3 and not Net_104_1 and not Net_104_0 and Net_104_6 and Net_104_5 and Net_104_2));

Note:  Expanding virtual equation for '\XBee:BUART:rx_postpoll\' (cost = 72):
\XBee:BUART:rx_postpoll\ <= (\XBee:BUART:pollcount_1\
	OR (Net_41 and \XBee:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \XBee:BUART:pollcount_1\ and not Net_41 and not \XBee:BUART:rx_parity_bit\)
	OR (not \XBee:BUART:pollcount_1\ and not \XBee:BUART:pollcount_0\ and not \XBee:BUART:rx_parity_bit\)
	OR (\XBee:BUART:pollcount_1\ and \XBee:BUART:rx_parity_bit\)
	OR (Net_41 and \XBee:BUART:pollcount_0\ and \XBee:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \XBee:BUART:pollcount_1\ and not Net_41 and not \XBee:BUART:rx_parity_bit\)
	OR (not \XBee:BUART:pollcount_1\ and not \XBee:BUART:pollcount_0\ and not \XBee:BUART:rx_parity_bit\)
	OR (\XBee:BUART:pollcount_1\ and \XBee:BUART:rx_parity_bit\)
	OR (Net_41 and \XBee:BUART:pollcount_0\ and \XBee:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:s_2\' (cost = 3):
\Row_Counter:MODULE_6:g2:a0:s_2\ <= ((not Net_104_1 and Net_104_2)
	OR (not Net_104_0 and Net_104_2)
	OR (not Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_1732' (cost = 8):
Net_1732 <= ((not Net_104_7 and not Net_104_6 and not Net_104_3 and not Net_104_2 and not Net_104_0 and Net_104_5 and Net_104_4 and Net_104_1));

Note:  Expanding virtual equation for 'Net_1747' (cost = 8):
Net_1747 <= ((not Net_104_6 and not Net_104_5 and not Net_104_3 and not Net_104_0 and Net_104_7 and Net_104_4 and Net_104_2 and Net_104_1));

Note:  Virtual signal Net_1934 with ( cost: 104 or cost_inv: 1)  > 90 or with size: 9 > 102 has been made a (soft) node.
Net_1934 <= (not Net_104_5
	OR not Net_104_4
	OR not Net_104_1
	OR Net_104_7
	OR Net_104_6
	OR Net_104_3
	OR Net_104_2
	OR Net_104_0
	OR not Net_230);

Note:  Virtual signal Net_2002 with ( cost: 104 or cost_inv: 1)  > 90 or with size: 9 > 102 has been made a (soft) node.
Net_2002 <= (not Net_104_7
	OR not Net_104_4
	OR not Net_104_2
	OR not Net_104_1
	OR Net_104_6
	OR Net_104_5
	OR Net_104_3
	OR Net_104_0
	OR not Net_230);


Substituting virtuals - pass 4:

Note:  Virtual signal Net_278 with ( cost: 104 or cost_inv: 1)  > 90 or with size: 9 > 102 has been made a (soft) node.
Net_278 <= (not Net_230
	OR not Net_104_6
	OR not Net_104_5
	OR not Net_104_2
	OR Net_104_7
	OR Net_104_4
	OR Net_104_3
	OR Net_104_1
	OR Net_104_0);

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_104_3 and Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:s_3\' (cost = 4):
\Row_Counter:MODULE_6:g2:a0:s_3\ <= ((not Net_104_2 and Net_104_3)
	OR (not Net_104_1 and Net_104_3)
	OR (not Net_104_0 and Net_104_3)
	OR (not Net_104_3 and Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_104_4 and Net_104_3 and Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:s_4\' (cost = 5):
\Row_Counter:MODULE_6:g2:a0:s_4\ <= ((not Net_104_3 and Net_104_4)
	OR (not Net_104_2 and Net_104_4)
	OR (not Net_104_1 and Net_104_4)
	OR (not Net_104_0 and Net_104_4)
	OR (not Net_104_4 and Net_104_3 and Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_104_5 and Net_104_4 and Net_104_3 and Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:s_5\' (cost = 6):
\Row_Counter:MODULE_6:g2:a0:s_5\ <= ((not Net_104_4 and Net_104_5)
	OR (not Net_104_3 and Net_104_5)
	OR (not Net_104_2 and Net_104_5)
	OR (not Net_104_1 and Net_104_5)
	OR (not Net_104_0 and Net_104_5)
	OR (not Net_104_5 and Net_104_4 and Net_104_3 and Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_104_6 and Net_104_5 and Net_104_4 and Net_104_3 and Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:s_6\' (cost = 7):
\Row_Counter:MODULE_6:g2:a0:s_6\ <= ((not Net_104_5 and Net_104_6)
	OR (not Net_104_4 and Net_104_6)
	OR (not Net_104_3 and Net_104_6)
	OR (not Net_104_2 and Net_104_6)
	OR (not Net_104_1 and Net_104_6)
	OR (not Net_104_0 and Net_104_6)
	OR (not Net_104_6 and Net_104_5 and Net_104_4 and Net_104_3 and Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:s_7\' (cost = 8):
\Row_Counter:MODULE_6:g2:a0:s_7\ <= ((not Net_104_6 and Net_104_7)
	OR (not Net_104_5 and Net_104_7)
	OR (not Net_104_4 and Net_104_7)
	OR (not Net_104_3 and Net_104_7)
	OR (not Net_104_2 and Net_104_7)
	OR (not Net_104_1 and Net_104_7)
	OR (not Net_104_0 and Net_104_7)
	OR (not Net_104_7 and Net_104_6 and Net_104_5 and Net_104_4 and Net_104_3 and Net_104_2 and Net_104_1 and Net_104_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 227 signals.
	Turned 7 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \XBee:BUART:rx_status_0\ to zero
Aliasing \XBee:BUART:rx_status_6\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Servo_PWM:PWMUDB:final_capture\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Throttle_PWM:PWMUDB:final_capture\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PID_Timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \MODULE_18:g1:a0:gx:u0:lt_7\ to zero
Aliasing \XBee:BUART:rx_markspace_status\\D\ to zero
Aliasing \XBee:BUART:rx_parity_error_status\\D\ to zero
Aliasing \XBee:BUART:rx_addr_match_status\\D\ to zero
Aliasing \Servo_PWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Throttle_PWM:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \XBee:BUART:rx_bitclk_enable\[128] = \XBee:BUART:rx_bitclk\[176]
Removing Lhs of wire \XBee:BUART:rx_status_0\[227] = zero[8]
Removing Lhs of wire \XBee:BUART:rx_status_6\[236] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[520] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[530] = zero[8]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:trig_reg\[689] = \Dark_Timer_100:TimerUDB:control_7\[596]
Removing Lhs of wire \Servo_PWM:PWMUDB:final_capture\[972] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1233] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1243] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1253] = zero[8]
Removing Lhs of wire \Hall_Timer:TimerUDB:trig_reg\[1381] = \Hall_Timer:TimerUDB:control_7\[1287]
Removing Lhs of wire \Throttle_PWM:PWMUDB:final_capture\[1670] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_24\[1931] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_16\[1941] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_8\[1951] = zero[8]
Removing Lhs of wire \PID_Timer:TimerUDB:capt_fifo_load\[1997] = zero[8]
Removing Lhs of wire \PID_Timer:TimerUDB:trig_reg\[2011] = \PID_Timer:TimerUDB:control_7\[1979]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:trig_reg\[2329] = \Dark_Timer_50:TimerUDB:control_7\[2236]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:trig_reg\[2622] = \Dark_Timer_150:TimerUDB:control_7\[2529]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:gt_7\[2902] = Net_104_7[335]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:lt_7\[3031] = zero[8]
Removing Lhs of wire \XBee:BUART:tx_ctrl_mark_last\\D\[3211] = \XBee:BUART:tx_ctrl_mark_last\[119]
Removing Lhs of wire \XBee:BUART:rx_markspace_status\\D\[3223] = zero[8]
Removing Lhs of wire \XBee:BUART:rx_parity_error_status\\D\[3224] = zero[8]
Removing Lhs of wire \XBee:BUART:rx_addr_match_status\\D\[3226] = zero[8]
Removing Lhs of wire \XBee:BUART:rx_markspace_pre\\D\[3227] = \XBee:BUART:rx_markspace_pre\[240]
Removing Lhs of wire \XBee:BUART:rx_parity_bit\\D\[3232] = \XBee:BUART:rx_parity_bit\[246]
Removing Lhs of wire \Servo_PWM:PWMUDB:runmode_enable\\D\[3251] = \Servo_PWM:PWMUDB:control_7\[894]
Removing Lhs of wire \Servo_PWM:PWMUDB:final_kill_reg\\D\[3259] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:runmode_enable\\D\[3274] = \Throttle_PWM:PWMUDB:control_7\[1592]
Removing Lhs of wire \Throttle_PWM:PWMUDB:final_kill_reg\\D\[3282] = zero[8]

------------------------------------------------------
Aliased 0 equations, 31 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\XBee:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \XBee:BUART:rx_parity_bit\ and Net_41 and \XBee:BUART:pollcount_0\)
	OR (not \XBee:BUART:pollcount_1\ and not \XBee:BUART:pollcount_0\ and \XBee:BUART:rx_parity_bit\)
	OR (not \XBee:BUART:pollcount_1\ and not Net_41 and \XBee:BUART:rx_parity_bit\)
	OR (not \XBee:BUART:rx_parity_bit\ and \XBee:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\Design.cyprj" -dcpsoc3 Design.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.190ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Tuesday, 17 October 2023 20:38:38
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\Design.cyprj -d CY8C5868AXI-LP035 Design.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.044ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Servo_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Throttle_PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \MODULE_17:g1:a0:gx:u0:lti_2\ kept \MODULE_17:g1:a0:gx:u0:lt_7\
    Removed wire end \MODULE_17:g1:a0:gx:u0:gti_2\ kept Net_104_7
    Removed wire end \MODULE_17:g1:a0:gx:u0:lti_1\ kept \MODULE_17:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_17:g1:a0:gx:u0:gti_1\ kept \MODULE_17:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_17:g1:a0:gx:u0:lti_0\ kept \MODULE_17:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_17:g1:a0:gx:u0:gti_0\ kept \MODULE_17:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_18:g1:a0:gx:u0:lti_2\ kept zero
    Removed wire end \MODULE_18:g1:a0:gx:u0:gti_2\ kept \MODULE_18:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_18:g1:a0:gx:u0:lti_1\ kept \MODULE_18:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_18:g1:a0:gx:u0:gti_1\ kept \MODULE_18:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_18:g1:a0:gx:u0:lti_0\ kept \MODULE_18:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_18:g1:a0:gx:u0:gti_0\ kept \MODULE_18:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_19:g1:a0:gx:u0:lti_2\ kept \MODULE_19:g1:a0:gx:u0:lt_7\
    Removed wire end \MODULE_19:g1:a0:gx:u0:gti_2\ kept \MODULE_19:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_19:g1:a0:gx:u0:lti_1\ kept \MODULE_19:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_19:g1:a0:gx:u0:gti_1\ kept \MODULE_19:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_19:g1:a0:gx:u0:lti_0\ kept \MODULE_19:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_19:g1:a0:gx:u0:gti_0\ kept \MODULE_19:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \XBee:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Servo_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Servo_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Servo_PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Servo_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Servo_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Servo_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Throttle_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Throttle_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Throttle_PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Throttle_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Throttle_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Throttle_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PID_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \PID_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'dark_clock'. Fanout=6, Signal=Net_307
    Digital Clock 1: Automatic-assigning  clock 'throttle_clock'. Fanout=1, Signal=Net_10
    Digital Clock 2: Automatic-assigning  clock 'hall_clock'. Fanout=2, Signal=Net_3115
    Digital Clock 3: Automatic-assigning  clock 'servo_clock'. Fanout=1, Signal=Net_418
    Digital Clock 4: Automatic-assigning  clock 'XBee_IntClock'. Fanout=1, Signal=\XBee:Net_9\
    Digital Clock 5: Automatic-assigning  clock 'pid_clock'. Fanout=2, Signal=Net_783
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \XBee:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: XBee_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: XBee_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Dark_Timer_100:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: dark_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: dark_clock, EnableOut: Constant 1
    UDB Clk/Enable \Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: dark_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: dark_clock, EnableOut: Constant 1
    UDB Clk/Enable \Servo_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: servo_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: servo_clock, EnableOut: Constant 1
    UDB Clk/Enable \Hall_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: hall_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: hall_clock, EnableOut: Constant 1
    UDB Clk/Enable \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: hall_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: hall_clock, EnableOut: Constant 1
    UDB Clk/Enable \Throttle_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: throttle_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: throttle_clock, EnableOut: Constant 1
    UDB Clk/Enable \PID_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: pid_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: pid_clock, EnableOut: Constant 1
    UDB Clk/Enable \PID_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: pid_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: pid_clock, EnableOut: Constant 1
    UDB Clk/Enable \Dark_Timer_50:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: dark_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: dark_clock, EnableOut: Constant 1
    UDB Clk/Enable \Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: dark_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: dark_clock, EnableOut: Constant 1
    UDB Clk/Enable \Dark_Timer_150:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: dark_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: dark_clock, EnableOut: Constant 1
    UDB Clk/Enable \Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: dark_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: dark_clock, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: CSync(0):iocell.fb
        Effective Clock: CSync(0):iocell.fb
        Enable Signal: True
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Dark_Timer_150:TimerUDB:capture_last\, Duplicate of \Dark_Timer_100:TimerUDB:capture_last\ 
    MacroCell: Name=\Dark_Timer_150:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_373
        );
        Output = \Dark_Timer_150:TimerUDB:capture_last\ (fanout=1)

    Removing \Dark_Timer_50:TimerUDB:capture_last\, Duplicate of \Dark_Timer_100:TimerUDB:capture_last\ 
    MacroCell: Name=\Dark_Timer_50:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_373
        );
        Output = \Dark_Timer_50:TimerUDB:capture_last\ (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \XBee:BUART:rx_parity_bit\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_parity_bit\ (fanout=0)

    Removing \XBee:BUART:rx_address_detected\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_address_detected\ (fanout=0)

    Removing \XBee:BUART:rx_parity_error_pre\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \XBee:BUART:rx_markspace_pre\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_markspace_pre\ (fanout=0)

    Removing \XBee:BUART:rx_state_1\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_state_1\ (fanout=8)

    Removing \XBee:BUART:tx_parity_bit\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:tx_parity_bit\ (fanout=0)

    Removing \XBee:BUART:tx_mark\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
Error: mpr.M0014: Resource limit: Maximum number of Datapath Cells exceeded (max=24, needed=27). (App=cydsfit)
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = VSync(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VSync(0)__PA ,
            fb => Net_68 ,
            pad => VSync(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_41 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_45 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Hall_Sensor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Hall_Sensor(0)__PA ,
            fb => Net_78 ,
            pad => Hall_Sensor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CSync(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CSync(0)__PA ,
            fb => Net_230 ,
            pad => CSync(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Video(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Video(0)__PA ,
            analog_term => Net_520 ,
            pad => Video(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Servo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Servo(0)__PA ,
            pin_input => Net_3760 ,
            pad => Servo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Hall_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Hall_LED(0)__PA ,
            pin_input => Net_78 ,
            pad => Hall_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Throttle(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Throttle(0)__PA ,
            pin_input => Net_105 ,
            pad => Throttle(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_278, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_230 * !Net_104_7 * Net_104_6 * Net_104_5 * !Net_104_4 * 
              !Net_104_3 * Net_104_2 * !Net_104_1 * !Net_104_0
        );
        Output = Net_278 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_45, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:txn\
        );
        Output = Net_45 (fanout=1)

    MacroCell: Name=\XBee:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\
            + !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\
        );
        Output = \XBee:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\XBee:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_fifo_empty\ * 
              \XBee:BUART:tx_state_2\
        );
        Output = \XBee:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\XBee:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_fifo_notfull\
        );
        Output = \XBee:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\
        );
        Output = \XBee:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \XBee:BUART:pollcount_1\
            + Net_41 * \XBee:BUART:pollcount_0\
        );
        Output = \XBee:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee:BUART:rx_load_fifo\ * \XBee:BUART:rx_fifofull\
        );
        Output = \XBee:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee:BUART:rx_fifonotempty\ * \XBee:BUART:rx_state_stop1_reg\
        );
        Output = \XBee:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_293, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_104_7 * Net_104_6 * Net_104_5 * !Net_104_4 * !Net_104_3 * 
              Net_104_2 * !Net_104_1 * !Net_104_0
        );
        Output = Net_293 (fanout=1)

    MacroCell: Name=\Dark_Timer_100:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_373 * \Dark_Timer_100:TimerUDB:control_7\ * 
              \Dark_Timer_100:TimerUDB:capture_last\
        );
        Output = \Dark_Timer_100:TimerUDB:capt_fifo_load\ (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Dark_Timer_100:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dark_Timer_100:TimerUDB:control_7\ * 
              \Dark_Timer_100:TimerUDB:per_zero\
        );
        Output = \Dark_Timer_100:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Servo_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_PWM:PWMUDB:runmode_enable\ * \Servo_PWM:PWMUDB:tc_i\
        );
        Output = \Servo_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Hall_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_78 * \Hall_Timer:TimerUDB:control_7\ * 
              \Hall_Timer:TimerUDB:capture_last\
        );
        Output = \Hall_Timer:TimerUDB:capt_fifo_load\ (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Hall_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Hall_Timer:TimerUDB:control_7\ * 
              \Hall_Timer:TimerUDB:per_zero\
        );
        Output = \Hall_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Throttle_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Throttle_PWM:PWMUDB:runmode_enable\ * 
              \Throttle_PWM:PWMUDB:tc_i\
        );
        Output = \Throttle_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PID_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PID_Timer:TimerUDB:control_7\ * \PID_Timer:TimerUDB:per_zero\
        );
        Output = \PID_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_1934, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_230 * !Net_104_7 * !Net_104_6 * Net_104_5 * Net_104_4 * 
              !Net_104_3 * !Net_104_2 * Net_104_1 * !Net_104_0
        );
        Output = Net_1934 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_2002, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_230 * Net_104_7 * !Net_104_6 * !Net_104_5 * Net_104_4 * 
              !Net_104_3 * Net_104_2 * Net_104_1 * !Net_104_0
        );
        Output = Net_2002 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Dark_Timer_50:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_373 * \Dark_Timer_100:TimerUDB:capture_last\ * 
              \Dark_Timer_50:TimerUDB:control_7\
        );
        Output = \Dark_Timer_50:TimerUDB:capt_fifo_load\ (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Dark_Timer_50:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dark_Timer_50:TimerUDB:control_7\ * 
              \Dark_Timer_50:TimerUDB:per_zero\
        );
        Output = \Dark_Timer_50:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Dark_Timer_150:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_373 * \Dark_Timer_100:TimerUDB:capture_last\ * 
              \Dark_Timer_150:TimerUDB:control_7\
        );
        Output = \Dark_Timer_150:TimerUDB:capt_fifo_load\ (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Dark_Timer_150:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dark_Timer_150:TimerUDB:control_7\ * 
              \Dark_Timer_150:TimerUDB:per_zero\
        );
        Output = \Dark_Timer_150:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\XBee:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \XBee:BUART:txn\ * \XBee:BUART:tx_state_1\ * 
              !\XBee:BUART:tx_bitclk\
            + \XBee:BUART:txn\ * \XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_shift_out\ * !\XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\ * !\XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_shift_out\ * !\XBee:BUART:tx_state_2\ * 
              !\XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:txn\ (fanout=2)

    MacroCell: Name=\XBee:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_0\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\XBee:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * !\XBee:BUART:tx_fifo_empty\
            + !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_fifo_empty\ * !\XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_fifo_empty\ * 
              \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_0\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\XBee:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\ * \XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\XBee:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_bitclk_enable_pre\
        );
        Output = \XBee:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\XBee:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\XBee:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * !\XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * !Net_41
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * !\XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !\XBee:BUART:pollcount_0\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\XBee:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              !\XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\XBee:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\XBee:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * !Net_41 * 
              \XBee:BUART:rx_last\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\XBee:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              !\XBee:BUART:rx_count_0\
        );
        Output = \XBee:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\XBee:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_state_3\ * \XBee:BUART:rx_state_2\
        );
        Output = \XBee:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\XBee:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              !\XBee:BUART:pollcount_1\ * Net_41 * \XBee:BUART:pollcount_0\
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              \XBee:BUART:pollcount_1\ * !Net_41
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              \XBee:BUART:pollcount_1\ * !\XBee:BUART:pollcount_0\
        );
        Output = \XBee:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\XBee:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * !Net_41 * 
              \XBee:BUART:pollcount_0\
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * Net_41 * 
              !\XBee:BUART:pollcount_0\
        );
        Output = \XBee:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\XBee:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * !Net_41
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !\XBee:BUART:pollcount_0\
        );
        Output = \XBee:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_41
        );
        Output = \XBee:BUART:rx_last\ (fanout=1)

    MacroCell: Name=Net_104_7, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_7
            + Net_68 * Net_104_6 * Net_104_5 * Net_104_4 * Net_104_3 * 
              Net_104_2 * Net_104_1 * Net_104_0
        );
        Output = Net_104_7 (fanout=5)

    MacroCell: Name=Net_104_6, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_6
            + Net_68 * Net_104_5 * Net_104_4 * Net_104_3 * Net_104_2 * 
              Net_104_1 * Net_104_0
        );
        Output = Net_104_6 (fanout=6)

    MacroCell: Name=Net_104_5, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_5
            + Net_68 * Net_104_4 * Net_104_3 * Net_104_2 * Net_104_1 * 
              Net_104_0
        );
        Output = Net_104_5 (fanout=7)

    MacroCell: Name=Net_104_4, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_4
            + Net_68 * Net_104_3 * Net_104_2 * Net_104_1 * Net_104_0
        );
        Output = Net_104_4 (fanout=8)

    MacroCell: Name=Net_104_3, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_3
            + Net_68 * Net_104_2 * Net_104_1 * Net_104_0
        );
        Output = Net_104_3 (fanout=9)

    MacroCell: Name=Net_104_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_2
            + Net_68 * Net_104_1 * Net_104_0
        );
        Output = Net_104_2 (fanout=10)

    MacroCell: Name=Net_104_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_68 * !Net_104_1 * Net_104_0
            + Net_68 * Net_104_1 * !Net_104_0
        );
        Output = Net_104_1 (fanout=11)

    MacroCell: Name=Net_104_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_68 * !Net_104_0
        );
        Output = Net_104_0 (fanout=12)

    MacroCell: Name=\Dark_Timer_100:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_373
        );
        Output = \Dark_Timer_100:TimerUDB:capture_last\ (fanout=3)

    MacroCell: Name=MODIN6_1, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_278 * !\Dark_Timer_100:TimerUDB:capt_fifo_load\ * MODIN6_1
            + !Net_278 * \Dark_Timer_100:TimerUDB:capt_fifo_load\ * !MODIN6_1 * 
              MODIN6_0 * MODIN7_1
            + !Net_278 * \Dark_Timer_100:TimerUDB:capt_fifo_load\ * !MODIN6_1 * 
              MODIN6_0 * !MODIN7_0
            + !Net_278 * MODIN6_1 * !MODIN6_0 * !MODIN7_1
            + !Net_278 * MODIN6_1 * !MODIN6_0 * MODIN7_0
        );
        Output = MODIN6_1 (fanout=3)

    MacroCell: Name=MODIN6_0, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_278 * !\Dark_Timer_100:TimerUDB:capt_fifo_load\ * MODIN6_0
            + !Net_278 * \Dark_Timer_100:TimerUDB:capt_fifo_load\ * !MODIN6_1 * 
              !MODIN6_0 * MODIN7_1
            + !Net_278 * \Dark_Timer_100:TimerUDB:capt_fifo_load\ * MODIN6_1 * 
              !MODIN6_0 * !MODIN7_1
            + !Net_278 * \Dark_Timer_100:TimerUDB:capt_fifo_load\ * !MODIN6_0 * 
              MODIN7_0
        );
        Output = MODIN6_0 (fanout=3)

    MacroCell: Name=\Dark_Timer_100:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_278 * \Dark_Timer_100:TimerUDB:capt_fifo_load\ * !MODIN6_1 * 
              !MODIN6_0 * !MODIN7_1 * !MODIN7_0
            + !Net_278 * \Dark_Timer_100:TimerUDB:capt_fifo_load\ * !MODIN6_1 * 
              MODIN6_0 * !MODIN7_1 * MODIN7_0
            + !Net_278 * \Dark_Timer_100:TimerUDB:capt_fifo_load\ * MODIN6_1 * 
              !MODIN6_0 * MODIN7_1 * !MODIN7_0
            + !Net_278 * \Dark_Timer_100:TimerUDB:capt_fifo_load\ * MODIN6_1 * 
              MODIN6_0 * MODIN7_1 * MODIN7_0
        );
        Output = \Dark_Timer_100:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Servo_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_418) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_PWM:PWMUDB:control_7\
        );
        Output = \Servo_PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\Servo_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_418) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_PWM:PWMUDB:cmp1_less\
        );
        Output = \Servo_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Servo_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_418) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Servo_PWM:PWMUDB:prevCompare1\ * \Servo_PWM:PWMUDB:cmp1_less\
        );
        Output = \Servo_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_3760, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_418) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_PWM:PWMUDB:runmode_enable\ * 
              \Servo_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_3760 (fanout=1)

    MacroCell: Name=\Hall_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3115) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_78
        );
        Output = \Hall_Timer:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=MODIN10_1, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_3115) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Hall_Timer:TimerUDB:capt_fifo_load\ * MODIN10_1 * MODIN10_0
            + \Hall_Timer:TimerUDB:capt_fifo_load\ * MODIN10_1 * MODIN11_1 * 
              !MODIN11_0
            + \Hall_Timer:TimerUDB:capt_fifo_load\ * MODIN10_0 * MODIN11_1
            + \Hall_Timer:TimerUDB:capt_fifo_load\ * MODIN10_0 * !MODIN11_0
        );
        Output = MODIN10_1 (fanout=3)

    MacroCell: Name=MODIN10_0, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_3115) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Hall_Timer:TimerUDB:capt_fifo_load\
            + !MODIN10_1 * !MODIN10_0 * !MODIN11_1 * !MODIN11_0
            + MODIN10_1 * !MODIN10_0 * MODIN11_1 * !MODIN11_0
        );
        Output = MODIN10_0 (fanout=3)

    MacroCell: Name=\Hall_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_3115) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Hall_Timer:TimerUDB:capt_fifo_load\ * !MODIN10_1 * !MODIN10_0 * 
              !MODIN11_1 * !MODIN11_0
            + \Hall_Timer:TimerUDB:capt_fifo_load\ * !MODIN10_1 * MODIN10_0 * 
              !MODIN11_1 * MODIN11_0
            + \Hall_Timer:TimerUDB:capt_fifo_load\ * MODIN10_1 * !MODIN10_0 * 
              MODIN11_1 * !MODIN11_0
            + \Hall_Timer:TimerUDB:capt_fifo_load\ * MODIN10_1 * MODIN10_0 * 
              MODIN11_1 * MODIN11_0
        );
        Output = \Hall_Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Throttle_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Throttle_PWM:PWMUDB:control_7\
        );
        Output = \Throttle_PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\Throttle_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Throttle_PWM:PWMUDB:cmp1_less\
        );
        Output = \Throttle_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Throttle_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Throttle_PWM:PWMUDB:prevCompare1\ * 
              \Throttle_PWM:PWMUDB:cmp1_less\
        );
        Output = \Throttle_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_105, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Throttle_PWM:PWMUDB:runmode_enable\ * 
              \Throttle_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_105 (fanout=1)

    MacroCell: Name=Net_2355, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_783) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PID_Timer:TimerUDB:control_7\ * \PID_Timer:TimerUDB:per_zero\
        );
        Output = Net_2355 (fanout=1)

    MacroCell: Name=MODIN14_1, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1934 * !\Dark_Timer_50:TimerUDB:capt_fifo_load\ * 
              MODIN14_1
            + !Net_1934 * \Dark_Timer_50:TimerUDB:capt_fifo_load\ * 
              !MODIN14_1 * MODIN14_0 * MODIN15_1
            + !Net_1934 * \Dark_Timer_50:TimerUDB:capt_fifo_load\ * 
              !MODIN14_1 * MODIN14_0 * !MODIN15_0
            + !Net_1934 * MODIN14_1 * !MODIN14_0 * !MODIN15_1
            + !Net_1934 * MODIN14_1 * !MODIN14_0 * MODIN15_0
        );
        Output = MODIN14_1 (fanout=3)

    MacroCell: Name=MODIN14_0, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1934 * !\Dark_Timer_50:TimerUDB:capt_fifo_load\ * 
              MODIN14_0
            + !Net_1934 * \Dark_Timer_50:TimerUDB:capt_fifo_load\ * 
              !MODIN14_1 * !MODIN14_0 * MODIN15_1
            + !Net_1934 * \Dark_Timer_50:TimerUDB:capt_fifo_load\ * MODIN14_1 * 
              !MODIN14_0 * !MODIN15_1
            + !Net_1934 * \Dark_Timer_50:TimerUDB:capt_fifo_load\ * 
              !MODIN14_0 * MODIN15_0
        );
        Output = MODIN14_0 (fanout=3)

    MacroCell: Name=\Dark_Timer_50:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1934 * \Dark_Timer_50:TimerUDB:capt_fifo_load\ * 
              !MODIN14_1 * !MODIN14_0 * !MODIN15_1 * !MODIN15_0
            + !Net_1934 * \Dark_Timer_50:TimerUDB:capt_fifo_load\ * 
              !MODIN14_1 * MODIN14_0 * !MODIN15_1 * MODIN15_0
            + !Net_1934 * \Dark_Timer_50:TimerUDB:capt_fifo_load\ * MODIN14_1 * 
              !MODIN14_0 * MODIN15_1 * !MODIN15_0
            + !Net_1934 * \Dark_Timer_50:TimerUDB:capt_fifo_load\ * MODIN14_1 * 
              MODIN14_0 * MODIN15_1 * MODIN15_0
        );
        Output = \Dark_Timer_50:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Dark_Timer_150:TimerUDB:int_capt_count_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_2002 * !\Dark_Timer_150:TimerUDB:control_1\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * \Dark_Timer_150:TimerUDB:control_1\ * 
              \Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * !\Dark_Timer_150:TimerUDB:control_0\ * 
              \Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * \Dark_Timer_150:TimerUDB:control_0\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * !\Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_1\
        );
        Output = \Dark_Timer_150:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\Dark_Timer_150:TimerUDB:int_capt_count_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_2002 * !\Dark_Timer_150:TimerUDB:control_1\ * 
              \Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * \Dark_Timer_150:TimerUDB:control_1\ * 
              \Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * \Dark_Timer_150:TimerUDB:control_0\ * 
              \Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * !\Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_0\
        );
        Output = \Dark_Timer_150:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\Dark_Timer_150:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_2002 * !\Dark_Timer_150:TimerUDB:control_1\ * 
              !\Dark_Timer_150:TimerUDB:control_0\ * 
              \Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * !\Dark_Timer_150:TimerUDB:control_1\ * 
              \Dark_Timer_150:TimerUDB:control_0\ * 
              \Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * \Dark_Timer_150:TimerUDB:control_1\ * 
              !\Dark_Timer_150:TimerUDB:control_0\ * 
              \Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * \Dark_Timer_150:TimerUDB:control_1\ * 
              \Dark_Timer_150:TimerUDB:control_0\ * 
              \Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_0\
        );
        Output = \Dark_Timer_150:TimerUDB:capt_int_temp\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\XBee:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            cs_addr_2 => \XBee:BUART:tx_state_1\ ,
            cs_addr_1 => \XBee:BUART:tx_state_0\ ,
            cs_addr_0 => \XBee:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \XBee:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \XBee:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \XBee:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\XBee:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            cs_addr_0 => \XBee:BUART:counter_load_not\ ,
            ce0_reg => \XBee:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \XBee:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\XBee:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            cs_addr_2 => \XBee:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \XBee:BUART:rx_state_0\ ,
            cs_addr_0 => \XBee:BUART:rx_bitclk_enable\ ,
            route_si => \XBee:BUART:rx_postpoll\ ,
            f0_load => \XBee:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \XBee:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \XBee:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Dark_Timer_100:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => Net_307 ,
            cs_addr_2 => Net_278 ,
            cs_addr_1 => \Dark_Timer_100:TimerUDB:control_7\ ,
            cs_addr_0 => \Dark_Timer_100:TimerUDB:per_zero\ ,
            f0_load => \Dark_Timer_100:TimerUDB:capt_fifo_load\ ,
            chain_out => \Dark_Timer_100:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Dark_Timer_100:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\Dark_Timer_100:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => Net_307 ,
            cs_addr_2 => Net_278 ,
            cs_addr_1 => \Dark_Timer_100:TimerUDB:control_7\ ,
            cs_addr_0 => \Dark_Timer_100:TimerUDB:per_zero\ ,
            f0_load => \Dark_Timer_100:TimerUDB:capt_fifo_load\ ,
            chain_in => \Dark_Timer_100:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \Dark_Timer_100:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Dark_Timer_100:TimerUDB:sT32:timerdp:u0\
        Next in chain : \Dark_Timer_100:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Dark_Timer_100:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => Net_307 ,
            cs_addr_2 => Net_278 ,
            cs_addr_1 => \Dark_Timer_100:TimerUDB:control_7\ ,
            cs_addr_0 => \Dark_Timer_100:TimerUDB:per_zero\ ,
            f0_load => \Dark_Timer_100:TimerUDB:capt_fifo_load\ ,
            chain_in => \Dark_Timer_100:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \Dark_Timer_100:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Dark_Timer_100:TimerUDB:sT32:timerdp:u1\
        Next in chain : \Dark_Timer_100:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\Dark_Timer_100:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => Net_307 ,
            cs_addr_2 => Net_278 ,
            cs_addr_1 => \Dark_Timer_100:TimerUDB:control_7\ ,
            cs_addr_0 => \Dark_Timer_100:TimerUDB:per_zero\ ,
            f0_load => \Dark_Timer_100:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Dark_Timer_100:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Dark_Timer_100:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Dark_Timer_100:TimerUDB:status_2\ ,
            chain_in => \Dark_Timer_100:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Dark_Timer_100:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Servo_PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_418 ,
            cs_addr_2 => \Servo_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Servo_PWM:PWMUDB:runmode_enable\ ,
            chain_out => \Servo_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Servo_PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_418 ,
            cs_addr_2 => \Servo_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Servo_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \Servo_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \Servo_PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Servo_PWM:PWMUDB:status_3\ ,
            chain_in => \Servo_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Hall_Timer:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => Net_3115 ,
            cs_addr_1 => \Hall_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Hall_Timer:TimerUDB:per_zero\ ,
            f0_load => \Hall_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \Hall_Timer:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Hall_Timer:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\Hall_Timer:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => Net_3115 ,
            cs_addr_1 => \Hall_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Hall_Timer:TimerUDB:per_zero\ ,
            f0_load => \Hall_Timer:TimerUDB:capt_fifo_load\ ,
            chain_in => \Hall_Timer:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \Hall_Timer:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Hall_Timer:TimerUDB:sT32:timerdp:u0\
        Next in chain : \Hall_Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Hall_Timer:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => Net_3115 ,
            cs_addr_1 => \Hall_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Hall_Timer:TimerUDB:per_zero\ ,
            f0_load => \Hall_Timer:TimerUDB:capt_fifo_load\ ,
            chain_in => \Hall_Timer:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \Hall_Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Hall_Timer:TimerUDB:sT32:timerdp:u1\
        Next in chain : \Hall_Timer:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\Hall_Timer:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => Net_3115 ,
            cs_addr_1 => \Hall_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Hall_Timer:TimerUDB:per_zero\ ,
            f0_load => \Hall_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Hall_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Hall_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Hall_Timer:TimerUDB:status_2\ ,
            chain_in => \Hall_Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Hall_Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_2 => \Throttle_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Throttle_PWM:PWMUDB:runmode_enable\ ,
            chain_out => \Throttle_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Throttle_PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_2 => \Throttle_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Throttle_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \Throttle_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \Throttle_PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Throttle_PWM:PWMUDB:status_3\ ,
            chain_in => \Throttle_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Throttle_PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PID_Timer:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => Net_783 ,
            cs_addr_1 => \PID_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \PID_Timer:TimerUDB:per_zero\ ,
            chain_out => \PID_Timer:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PID_Timer:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\PID_Timer:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => Net_783 ,
            cs_addr_1 => \PID_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \PID_Timer:TimerUDB:per_zero\ ,
            chain_in => \PID_Timer:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \PID_Timer:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PID_Timer:TimerUDB:sT32:timerdp:u0\
        Next in chain : \PID_Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\PID_Timer:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => Net_783 ,
            cs_addr_1 => \PID_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \PID_Timer:TimerUDB:per_zero\ ,
            chain_in => \PID_Timer:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \PID_Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PID_Timer:TimerUDB:sT32:timerdp:u1\
        Next in chain : \PID_Timer:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\PID_Timer:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => Net_783 ,
            cs_addr_1 => \PID_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \PID_Timer:TimerUDB:per_zero\ ,
            z0_comb => \PID_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \PID_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \PID_Timer:TimerUDB:status_2\ ,
            chain_in => \PID_Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PID_Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Dark_Timer_50:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => Net_307 ,
            cs_addr_2 => Net_1934 ,
            cs_addr_1 => \Dark_Timer_50:TimerUDB:control_7\ ,
            cs_addr_0 => \Dark_Timer_50:TimerUDB:per_zero\ ,
            f0_load => \Dark_Timer_50:TimerUDB:capt_fifo_load\ ,
            chain_out => \Dark_Timer_50:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Dark_Timer_50:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\Dark_Timer_50:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => Net_307 ,
            cs_addr_2 => Net_1934 ,
            cs_addr_1 => \Dark_Timer_50:TimerUDB:control_7\ ,
            cs_addr_0 => \Dark_Timer_50:TimerUDB:per_zero\ ,
            f0_load => \Dark_Timer_50:TimerUDB:capt_fifo_load\ ,
            chain_in => \Dark_Timer_50:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \Dark_Timer_50:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Dark_Timer_50:TimerUDB:sT32:timerdp:u0\
        Next in chain : \Dark_Timer_50:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Dark_Timer_50:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => Net_307 ,
            cs_addr_2 => Net_1934 ,
            cs_addr_1 => \Dark_Timer_50:TimerUDB:control_7\ ,
            cs_addr_0 => \Dark_Timer_50:TimerUDB:per_zero\ ,
            f0_load => \Dark_Timer_50:TimerUDB:capt_fifo_load\ ,
            chain_in => \Dark_Timer_50:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \Dark_Timer_50:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Dark_Timer_50:TimerUDB:sT32:timerdp:u1\
        Next in chain : \Dark_Timer_50:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\Dark_Timer_50:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => Net_307 ,
            cs_addr_2 => Net_1934 ,
            cs_addr_1 => \Dark_Timer_50:TimerUDB:control_7\ ,
            cs_addr_0 => \Dark_Timer_50:TimerUDB:per_zero\ ,
            f0_load => \Dark_Timer_50:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Dark_Timer_50:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Dark_Timer_50:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Dark_Timer_50:TimerUDB:status_2\ ,
            chain_in => \Dark_Timer_50:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Dark_Timer_50:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => Net_307 ,
            cs_addr_2 => Net_2002 ,
            cs_addr_1 => \Dark_Timer_150:TimerUDB:control_7\ ,
            cs_addr_0 => \Dark_Timer_150:TimerUDB:per_zero\ ,
            f0_load => \Dark_Timer_150:TimerUDB:capt_fifo_load\ ,
            chain_out => \Dark_Timer_150:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Dark_Timer_150:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => Net_307 ,
            cs_addr_2 => Net_2002 ,
            cs_addr_1 => \Dark_Timer_150:TimerUDB:control_7\ ,
            cs_addr_0 => \Dark_Timer_150:TimerUDB:per_zero\ ,
            f0_load => \Dark_Timer_150:TimerUDB:capt_fifo_load\ ,
            chain_in => \Dark_Timer_150:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \Dark_Timer_150:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Dark_Timer_150:TimerUDB:sT32:timerdp:u0\
        Next in chain : \Dark_Timer_150:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => Net_307 ,
            cs_addr_2 => Net_2002 ,
            cs_addr_1 => \Dark_Timer_150:TimerUDB:control_7\ ,
            cs_addr_0 => \Dark_Timer_150:TimerUDB:per_zero\ ,
            f0_load => \Dark_Timer_150:TimerUDB:capt_fifo_load\ ,
            chain_in => \Dark_Timer_150:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \Dark_Timer_150:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Dark_Timer_150:TimerUDB:sT32:timerdp:u1\
        Next in chain : \Dark_Timer_150:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => Net_307 ,
            cs_addr_2 => Net_2002 ,
            cs_addr_1 => \Dark_Timer_150:TimerUDB:control_7\ ,
            cs_addr_0 => \Dark_Timer_150:TimerUDB:per_zero\ ,
            f0_load => \Dark_Timer_150:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Dark_Timer_150:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Dark_Timer_150:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Dark_Timer_150:TimerUDB:status_2\ ,
            chain_in => \Dark_Timer_150:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Dark_Timer_150:TimerUDB:sT32:timerdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\XBee:BUART:sTX:TxSts\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            status_3 => \XBee:BUART:tx_fifo_notfull\ ,
            status_2 => \XBee:BUART:tx_status_2\ ,
            status_1 => \XBee:BUART:tx_fifo_empty\ ,
            status_0 => \XBee:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\XBee:BUART:sRX:RxSts\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            status_5 => \XBee:BUART:rx_status_5\ ,
            status_4 => \XBee:BUART:rx_status_4\ ,
            status_3 => \XBee:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Dark_Timer_100:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_278 ,
            clock => Net_307 ,
            status_3 => \Dark_Timer_100:TimerUDB:status_3\ ,
            status_2 => \Dark_Timer_100:TimerUDB:status_2\ ,
            status_1 => \Dark_Timer_100:TimerUDB:capt_int_temp\ ,
            status_0 => \Dark_Timer_100:TimerUDB:status_tc\ ,
            interrupt => Net_272 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Servo_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_418 ,
            status_3 => \Servo_PWM:PWMUDB:status_3\ ,
            status_2 => \Servo_PWM:PWMUDB:status_2\ ,
            status_0 => \Servo_PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Hall_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_3115 ,
            status_3 => \Hall_Timer:TimerUDB:status_3\ ,
            status_2 => \Hall_Timer:TimerUDB:status_2\ ,
            status_1 => \Hall_Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \Hall_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_76 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Throttle_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_10 ,
            status_3 => \Throttle_PWM:PWMUDB:status_3\ ,
            status_2 => \Throttle_PWM:PWMUDB:status_2\ ,
            status_0 => \Throttle_PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PID_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_783 ,
            status_3 => \PID_Timer:TimerUDB:status_3\ ,
            status_2 => \PID_Timer:TimerUDB:status_2\ ,
            status_0 => \PID_Timer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Dark_Timer_50:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_1934 ,
            clock => Net_307 ,
            status_3 => \Dark_Timer_50:TimerUDB:status_3\ ,
            status_2 => \Dark_Timer_50:TimerUDB:status_2\ ,
            status_1 => \Dark_Timer_50:TimerUDB:capt_int_temp\ ,
            status_0 => \Dark_Timer_50:TimerUDB:status_tc\ ,
            interrupt => Net_1933 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Dark_Timer_150:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_2002 ,
            clock => Net_307 ,
            status_3 => \Dark_Timer_150:TimerUDB:status_3\ ,
            status_2 => \Dark_Timer_150:TimerUDB:status_2\ ,
            status_1 => \Dark_Timer_150:TimerUDB:capt_int_temp\ ,
            status_0 => \Dark_Timer_150:TimerUDB:status_tc\ ,
            interrupt => Net_2001 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_307 ,
            control_7 => \Dark_Timer_100:TimerUDB:control_7\ ,
            control_6 => \Dark_Timer_100:TimerUDB:control_6\ ,
            control_5 => \Dark_Timer_100:TimerUDB:control_5\ ,
            control_4 => \Dark_Timer_100:TimerUDB:control_4\ ,
            control_3 => \Dark_Timer_100:TimerUDB:control_3\ ,
            control_2 => \Dark_Timer_100:TimerUDB:control_2\ ,
            control_1 => MODIN7_1 ,
            control_0 => MODIN7_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Servo_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_418 ,
            control_7 => \Servo_PWM:PWMUDB:control_7\ ,
            control_6 => \Servo_PWM:PWMUDB:control_6\ ,
            control_5 => \Servo_PWM:PWMUDB:control_5\ ,
            control_4 => \Servo_PWM:PWMUDB:control_4\ ,
            control_3 => \Servo_PWM:PWMUDB:control_3\ ,
            control_2 => \Servo_PWM:PWMUDB:control_2\ ,
            control_1 => \Servo_PWM:PWMUDB:control_1\ ,
            control_0 => \Servo_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_3115 ,
            control_7 => \Hall_Timer:TimerUDB:control_7\ ,
            control_6 => \Hall_Timer:TimerUDB:control_6\ ,
            control_5 => \Hall_Timer:TimerUDB:control_5\ ,
            control_4 => \Hall_Timer:TimerUDB:control_4\ ,
            control_3 => \Hall_Timer:TimerUDB:control_3\ ,
            control_2 => \Hall_Timer:TimerUDB:control_2\ ,
            control_1 => MODIN11_1 ,
            control_0 => MODIN11_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Throttle_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_10 ,
            control_7 => \Throttle_PWM:PWMUDB:control_7\ ,
            control_6 => \Throttle_PWM:PWMUDB:control_6\ ,
            control_5 => \Throttle_PWM:PWMUDB:control_5\ ,
            control_4 => \Throttle_PWM:PWMUDB:control_4\ ,
            control_3 => \Throttle_PWM:PWMUDB:control_3\ ,
            control_2 => \Throttle_PWM:PWMUDB:control_2\ ,
            control_1 => \Throttle_PWM:PWMUDB:control_1\ ,
            control_0 => \Throttle_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_783 ,
            control_7 => \PID_Timer:TimerUDB:control_7\ ,
            control_6 => \PID_Timer:TimerUDB:control_6\ ,
            control_5 => \PID_Timer:TimerUDB:control_5\ ,
            control_4 => \PID_Timer:TimerUDB:control_4\ ,
            control_3 => \PID_Timer:TimerUDB:control_3\ ,
            control_2 => \PID_Timer:TimerUDB:control_2\ ,
            control_1 => \PID_Timer:TimerUDB:control_1\ ,
            control_0 => \PID_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_307 ,
            control_7 => \Dark_Timer_50:TimerUDB:control_7\ ,
            control_6 => \Dark_Timer_50:TimerUDB:control_6\ ,
            control_5 => \Dark_Timer_50:TimerUDB:control_5\ ,
            control_4 => \Dark_Timer_50:TimerUDB:control_4\ ,
            control_3 => \Dark_Timer_50:TimerUDB:control_3\ ,
            control_2 => \Dark_Timer_50:TimerUDB:control_2\ ,
            control_1 => MODIN15_1 ,
            control_0 => MODIN15_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_307 ,
            control_7 => \Dark_Timer_150:TimerUDB:control_7\ ,
            control_6 => \Dark_Timer_150:TimerUDB:control_6\ ,
            control_5 => \Dark_Timer_150:TimerUDB:control_5\ ,
            control_4 => \Dark_Timer_150:TimerUDB:control_4\ ,
            control_3 => \Dark_Timer_150:TimerUDB:control_3\ ,
            control_2 => \Dark_Timer_150:TimerUDB:control_2\ ,
            control_1 => \Dark_Timer_150:TimerUDB:control_1\ ,
            control_0 => \Dark_Timer_150:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\XBee:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            load => \XBee:BUART:rx_counter_load\ ,
            count_6 => \XBee:BUART:rx_count_6\ ,
            count_5 => \XBee:BUART:rx_count_5\ ,
            count_4 => \XBee:BUART:rx_count_4\ ,
            count_3 => \XBee:BUART:rx_count_3\ ,
            count_2 => \XBee:BUART:rx_count_2\ ,
            count_1 => \XBee:BUART:rx_count_1\ ,
            count_0 => \XBee:BUART:rx_count_0\ ,
            tc => \XBee:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Frame_Interrupt
        PORT MAP (
            interrupt => Net_68 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Target_Int_100
        PORT MAP (
            interrupt => Net_293 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Dark_Int_100
        PORT MAP (
            interrupt => Net_272 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Hall_Interrupt
        PORT MAP (
            interrupt => Net_76 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =PID_Interrupt
        PORT MAP (
            interrupt => Net_2355 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Dark_Int_50
        PORT MAP (
            interrupt => Net_1933 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Dark_Int_150
        PORT MAP (
            interrupt => Net_2001 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    6 :    2 :    8 : 75.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    7 :   25 :   32 : 21.88 %
IO                            :   19 :   53 :   72 : 26.39 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   70 :  122 :  192 : 36.46 %
  Unique P-terms              :  134 :  250 :  384 : 34.90 %
  Total P-terms               :  144 :      :      :        
  Datapath Cells              :   27 :   -3 :   24 : 112.50 %
  Status Cells                :   10 :   14 :   24 : 41.67 %
    StatusI Registers         :    9 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    8 :   16 :   24 : 33.33 %
    Control Registers         :    7 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.349ms
Tech Mapping phase: Elapsed time ==> 0s.512ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.295ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 0s.869ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 0s.870ms
Fitter phase: Elapsed time ==> 0s.000ms
Dependency generation phase: Elapsed time ==> 0s.019ms
Cleanup phase: Elapsed time ==> 0s.004ms
