

================================================================
== Vivado HLS Report for 'decimate_strm'
================================================================
* Date:           Wed Jun  5 12:04:34 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        proj_hls_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.764|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|  376|    2|  376|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+-----+----------+-----------+-----------+---------+----------+
        |                             |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |          Loop Name          | min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------+-----+-----+----------+-----------+-----------+---------+----------+
        |- STREAM_LOOP_DECIMATE_LOOP  |    0|  374|         4|          1|          1| 0 ~ 372 |    yes   |
        +-----------------------------+-----+-----+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str17, [1 x i8]* @p_str18, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str19, [1 x i8]* @p_str20)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str10, [1 x i8]* @p_str11, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str12, [1 x i8]* @p_str13)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%strm_len_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %strm_len)"   --->   Operation 9 'read' 'strm_len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_7 = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %strm_len_read, i32 2, i32 13)"   --->   Operation 10 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_8 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_7, i2 0)"   --->   Operation 11 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %0" [bytestrm_dwordproc.cpp:143->bytestrm_dwordproc.cpp:127]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.20>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ 0, %entry ], [ %indvar_flatten_next, %._crit_edge.i ]"   --->   Operation 13 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%j_i = phi i3 [ 0, %entry ], [ %j, %._crit_edge.i ]"   --->   Operation 14 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%acc_i = phi i34 [ 0, %entry ], [ %acc, %._crit_edge.i ]"   --->   Operation 15 'phi' 'acc_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.20ns)   --->   "%exitcond_flatten = icmp eq i14 %indvar_flatten, %tmp_8"   --->   Operation 16 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.81ns)   --->   "%indvar_flatten_next = add i14 %indvar_flatten, 1"   --->   Operation 17 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %decimate_strm.exit, label %.reset"   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 19 [1/1] (2.18ns)   --->   "%tmp = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V)" [bytestrm_dwordproc.cpp:149->bytestrm_dwordproc.cpp:127]   --->   Operation 19 'read' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 4 <SV = 3> <Delay = 3.76>
ST_4 : Operation 20 [1/1] (1.13ns)   --->   "%tmp_3_i3 = icmp eq i3 %j_i, -4" [bytestrm_dwordproc.cpp:147->bytestrm_dwordproc.cpp:127]   --->   Operation 20 'icmp' 'tmp_3_i3' <Predicate = (!exitcond_flatten)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 21 [1/1] (0.98ns)   --->   "%j_i_mid2 = select i1 %tmp_3_i3, i3 0, i3 %j_i" [bytestrm_dwordproc.cpp:147->bytestrm_dwordproc.cpp:127]   --->   Operation 21 'select' 'j_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node acc)   --->   "%acc_i_mid2 = select i1 %tmp_3_i3, i34 0, i34 %acc_i" [bytestrm_dwordproc.cpp:147->bytestrm_dwordproc.cpp:127]   --->   Operation 22 'select' 'acc_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node acc)   --->   "%tmp_4_cast_i = sext i32 %tmp to i34" [bytestrm_dwordproc.cpp:149->bytestrm_dwordproc.cpp:127]   --->   Operation 23 'sext' 'tmp_4_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (2.63ns) (out node of the LUT)   --->   "%acc = add i34 %tmp_4_cast_i, %acc_i_mid2" [bytestrm_dwordproc.cpp:149->bytestrm_dwordproc.cpp:127]   --->   Operation 24 'add' 'acc' <Predicate = (!exitcond_flatten)> <Delay = 2.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (1.13ns)   --->   "%tmp_5_i = icmp eq i3 %j_i_mid2, 3" [bytestrm_dwordproc.cpp:152->bytestrm_dwordproc.cpp:127]   --->   Operation 25 'icmp' 'tmp_5_i' <Predicate = (!exitcond_flatten)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %tmp_5_i, label %1, label %._crit_edge.i" [bytestrm_dwordproc.cpp:152->bytestrm_dwordproc.cpp:127]   --->   Operation 26 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (1.65ns)   --->   "%j = add i3 %j_i_mid2, 1" [bytestrm_dwordproc.cpp:147->bytestrm_dwordproc.cpp:127]   --->   Operation 27 'add' 'j' <Predicate = (!exitcond_flatten)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @STREAM_LOOP_DECIMATE)"   --->   Operation 28 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 372, i64 184)"   --->   Operation 29 'speclooptripcount' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str6) nounwind" [bytestrm_dwordproc.cpp:147->bytestrm_dwordproc.cpp:127]   --->   Operation 30 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_12_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str6)" [bytestrm_dwordproc.cpp:147->bytestrm_dwordproc.cpp:127]   --->   Operation 31 'specregionbegin' 'tmp_12_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [bytestrm_dwordproc.cpp:148->bytestrm_dwordproc.cpp:127]   --->   Operation 32 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 @_ssdm_op_PartSelect.i32.i34.i32.i32(i34 %acc, i32 2, i32 33)" [bytestrm_dwordproc.cpp:153->bytestrm_dwordproc.cpp:127]   --->   Operation 33 'partselect' 'tmp_6' <Predicate = (tmp_5_i)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V, i32 %tmp_6)" [bytestrm_dwordproc.cpp:153->bytestrm_dwordproc.cpp:127]   --->   Operation 34 'write' <Predicate = (tmp_5_i)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [bytestrm_dwordproc.cpp:153->bytestrm_dwordproc.cpp:127]   --->   Operation 35 'br' <Predicate = (tmp_5_i)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str6, i32 %tmp_12_i)" [bytestrm_dwordproc.cpp:154->bytestrm_dwordproc.cpp:127]   --->   Operation 36 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 37 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 38 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7          (specinterface    ) [ 0000000]
StgValue_8          (specinterface    ) [ 0000000]
strm_len_read       (read             ) [ 0000000]
tmp_7               (partselect       ) [ 0000000]
tmp_8               (bitconcatenate   ) [ 0011110]
StgValue_12         (br               ) [ 0111110]
indvar_flatten      (phi              ) [ 0010000]
j_i                 (phi              ) [ 0011100]
acc_i               (phi              ) [ 0011100]
exitcond_flatten    (icmp             ) [ 0011110]
indvar_flatten_next (add              ) [ 0111110]
StgValue_18         (br               ) [ 0000000]
tmp                 (read             ) [ 0010100]
tmp_3_i3            (icmp             ) [ 0000000]
j_i_mid2            (select           ) [ 0000000]
acc_i_mid2          (select           ) [ 0000000]
tmp_4_cast_i        (sext             ) [ 0000000]
acc                 (add              ) [ 0110010]
tmp_5_i             (icmp             ) [ 0010010]
StgValue_26         (br               ) [ 0000000]
j                   (add              ) [ 0110010]
StgValue_28         (specloopname     ) [ 0000000]
StgValue_29         (speclooptripcount) [ 0000000]
StgValue_30         (specloopname     ) [ 0000000]
tmp_12_i            (specregionbegin  ) [ 0000000]
StgValue_32         (specpipeline     ) [ 0000000]
tmp_6               (partselect       ) [ 0000000]
StgValue_34         (write            ) [ 0000000]
StgValue_35         (br               ) [ 0000000]
empty               (specregionend    ) [ 0000000]
StgValue_37         (br               ) [ 0111110]
StgValue_38         (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_in_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="strm_len">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_len"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="STREAM_LOOP_DECIMATE"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="strm_len_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="14" slack="0"/>
<pin id="100" dir="0" index="1" bw="14" slack="0"/>
<pin id="101" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="strm_len_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="StgValue_34_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_34/5 "/>
</bind>
</comp>

<comp id="117" class="1005" name="indvar_flatten_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="14" slack="1"/>
<pin id="119" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="indvar_flatten_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="14" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="128" class="1005" name="j_i_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="1"/>
<pin id="130" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="j_i_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="3" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/2 "/>
</bind>
</comp>

<comp id="140" class="1005" name="acc_i_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="34" slack="1"/>
<pin id="142" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="acc_i (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="acc_i_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="34" slack="1"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="34" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_i/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_7_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="12" slack="0"/>
<pin id="154" dir="0" index="1" bw="14" slack="0"/>
<pin id="155" dir="0" index="2" bw="3" slack="0"/>
<pin id="156" dir="0" index="3" bw="5" slack="0"/>
<pin id="157" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_8_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="14" slack="0"/>
<pin id="164" dir="0" index="1" bw="12" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="exitcond_flatten_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="14" slack="0"/>
<pin id="172" dir="0" index="1" bw="14" slack="1"/>
<pin id="173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="indvar_flatten_next_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="14" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_3_i3_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="2"/>
<pin id="183" dir="0" index="1" bw="3" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_i3/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="j_i_mid2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="3" slack="2"/>
<pin id="191" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_i_mid2/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="acc_i_mid2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="34" slack="2"/>
<pin id="199" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_i_mid2/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_4_cast_i_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4_cast_i/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="acc_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="34" slack="0"/>
<pin id="209" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_5_i_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="0" index="1" bw="3" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_i/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="j_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_6_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="34" slack="1"/>
<pin id="227" dir="0" index="2" bw="3" slack="0"/>
<pin id="228" dir="0" index="3" bw="7" slack="0"/>
<pin id="229" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="234" class="1005" name="tmp_8_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="14" slack="1"/>
<pin id="236" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="239" class="1005" name="exitcond_flatten_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="243" class="1005" name="indvar_flatten_next_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="14" slack="0"/>
<pin id="245" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="248" class="1005" name="tmp_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="253" class="1005" name="acc_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="34" slack="1"/>
<pin id="255" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="259" class="1005" name="tmp_5_i_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5_i "/>
</bind>
</comp>

<comp id="263" class="1005" name="j_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="1"/>
<pin id="265" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="40" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="58" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="94" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="50" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="52" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="132" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="143"><net_src comp="54" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="144" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="158"><net_src comp="42" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="98" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="152" pin="4"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="48" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="174"><net_src comp="121" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="121" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="56" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="128" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="60" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="52" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="128" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="200"><net_src comp="181" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="54" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="140" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="210"><net_src comp="203" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="195" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="187" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="62" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="187" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="64" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="90" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="20" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="232"><net_src comp="92" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="233"><net_src comp="224" pin="4"/><net_sink comp="110" pin=2"/></net>

<net id="237"><net_src comp="162" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="242"><net_src comp="170" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="175" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="251"><net_src comp="104" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="256"><net_src comp="206" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="262"><net_src comp="212" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="218" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="132" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_out_V | {5 }
 - Input state : 
	Port: decimate_strm : strm_in_V | {3 }
	Port: decimate_strm : strm_len | {1 }
  - Chain level:
	State 1
		tmp_8 : 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_18 : 2
	State 3
	State 4
		j_i_mid2 : 1
		acc_i_mid2 : 1
		acc : 2
		tmp_5_i : 2
		StgValue_26 : 3
		j : 2
	State 5
		StgValue_34 : 1
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          | indvar_flatten_next_fu_175 |    0    |    19   |
|    add   |         acc_fu_206         |    0    |    41   |
|          |          j_fu_218          |    0    |    12   |
|----------|----------------------------|---------|---------|
|  select  |       j_i_mid2_fu_187      |    0    |    3    |
|          |      acc_i_mid2_fu_195     |    0    |    34   |
|----------|----------------------------|---------|---------|
|          |   exitcond_flatten_fu_170  |    0    |    13   |
|   icmp   |       tmp_3_i3_fu_181      |    0    |    9    |
|          |       tmp_5_i_fu_212       |    0    |    9    |
|----------|----------------------------|---------|---------|
|   read   |  strm_len_read_read_fu_98  |    0    |    0    |
|          |       tmp_read_fu_104      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |  StgValue_34_write_fu_110  |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        tmp_7_fu_152        |    0    |    0    |
|          |        tmp_6_fu_224        |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_8_fu_162        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |     tmp_4_cast_i_fu_203    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   140   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       acc_i_reg_140       |   34   |
|        acc_reg_253        |   34   |
|  exitcond_flatten_reg_239 |    1   |
|indvar_flatten_next_reg_243|   14   |
|   indvar_flatten_reg_117  |   14   |
|        j_i_reg_128        |    3   |
|         j_reg_263         |    3   |
|      tmp_5_i_reg_259      |    1   |
|       tmp_8_reg_234       |   14   |
|        tmp_reg_248        |   32   |
+---------------------------+--------+
|           Total           |   150  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------|------|------|------|--------||---------||---------|
|      Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------|------|------|------|--------||---------||---------|
|  j_i_reg_128  |  p0  |   2  |   3  |    6   ||    9    |
| acc_i_reg_140 |  p0  |   2  |  34  |   68   ||    9    |
|---------------|------|------|------|--------||---------||---------|
|     Total     |      |      |      |   74   ||  3.538  ||    18   |
|---------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   140  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   150  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   150  |   158  |
+-----------+--------+--------+--------+
