---
layout: default
title: "1.4ï½œN2 / GAAæ§‹é€ ï¼ˆãƒŠãƒã‚·ãƒ¼ãƒˆFETï¼‰ã®ç™»å ´ã¨è¨­è¨ˆèª²é¡Œ / Introduction of N2/GAA Nanosheet FET and Design Challenges"
---

---

# ğŸ—ï¸ 1.4ï½œN2 / GAAæ§‹é€ ï¼ˆãƒŠãƒã‚·ãƒ¼ãƒˆFETï¼‰ã®ç™»å ´ã¨è¨­è¨ˆèª²é¡Œ  
**1.4ï½œIntroduction of N2/GAA Nanosheet FET and Design Challenges**

---

## ğŸ“Œ æ¦‚è¦ / Overview

**JP:**  
TSMCã¯2025å¹´é‡ç”£äºˆå®šã®N2ãƒãƒ¼ãƒ‰ã‹ã‚‰ã€FinFETã«ä»£ã‚ã‚‹**GAAï¼ˆGate-All-Aroundï¼‰ãƒŠãƒã‚·ãƒ¼ãƒˆFET**æ§‹é€ ã‚’æ¡ç”¨ã—ã¾ã™ã€‚  
ã“ã‚Œã«ã‚ˆã‚Šã€çŸ­ãƒãƒ£ãƒãƒ«åŠ¹æœã®æŠ‘åˆ¶ã€ãƒ‰ãƒ©ã‚¤ãƒ–é›»æµå‘ä¸Šã€é…ç·šå¯†åº¦æœ€é©åŒ–ãŒå¯èƒ½ã¨ãªã‚Šã¾ã™ãŒã€è¨­è¨ˆãƒ»è£½é€ ä¸¡é¢ã§æ–°ãŸãªèª²é¡Œã‚‚ç™ºç”Ÿã—ã¾ã™ã€‚  

**EN:**  
From its N2 node planned for 2025, TSMC will adopt the **Gate-All-Around (GAA) nanosheet FET** structure, replacing FinFET.  
This enables suppression of short-channel effects, increased drive current, and optimized routing density, but introduces new challenges in both design and manufacturing.

---

## ğŸ†š FinFETã¨ã®æ¯”è¼ƒ / Comparison with FinFET

| é …ç›® / Item | FinFET | GAA Nanosheet FET |
|-------------|--------|-------------------|
| ã‚²ãƒ¼ãƒˆå½¢çŠ¶ / Gate Geometry | 3é¢ã‚²ãƒ¼ãƒˆï¼ˆFinã®ä¸¡å´ï¼‹ä¸Šé¢ï¼‰ / 3-sided gate | å…¨é¢ã‚²ãƒ¼ãƒˆï¼ˆä¸Šä¸‹å·¦å³å…¨ã¦ï¼‰ / Fully wrapped gate |
| é›»æ°—ç‰¹æ€§ / Electrical Performance | çŸ­ãƒãƒ£ãƒãƒ«åˆ¶å¾¡ãŒé™ç•Œã«è¿‘ã¥ã / Approaching short-channel limit | çŸ­ãƒãƒ£ãƒãƒ«åˆ¶å¾¡ãŒæ”¹å–„ / Improved short-channel control |
| ãƒ‰ãƒ©ã‚¤ãƒ–é›»æµ / Drive Current | Finé«˜ã•ä¾å­˜ / Dependent on fin height | ãƒŠãƒã‚·ãƒ¼ãƒˆå¹…ãƒ»ç©å±¤æ•°ã§èª¿æ•´å¯èƒ½ / Tunable by sheet width & stacking |
| è¨­è¨ˆè‡ªç”±åº¦ / Design Flexibility | Finãƒ”ãƒƒãƒåˆ¶ç´„ã‚ã‚Š / Limited by fin pitch | ã‚·ãƒ¼ãƒˆå¹…ã§æ€§èƒ½ãƒãƒ©ãƒ³ã‚¹èª¿æ•´ / Performance tuned by sheet width |
| è£½é€ é›£æ˜“åº¦ / Manufacturing Complexity | é«˜ / High | ã•ã‚‰ã«é«˜ï¼ˆé¸æŠã‚¨ãƒ”æˆé•·ãƒ»åŸ‹ã‚è¾¼ã¿é…¸åŒ–ï¼‰ / Even higher (selective epi, buried oxide) |

---

## ğŸ” æŠ€è¡“çš„ç‰¹å¾´ / Technical Features

- **ãƒŠãƒã‚·ãƒ¼ãƒˆå¹…èª¿æ•´ï¼ˆWnï¼‰**ï¼šæ€§èƒ½ã¨ãƒªãƒ¼ã‚¯ã®ãƒãƒ©ãƒ³ã‚¹ã‚’æœ€é©åŒ–  
- **ã‚¹ã‚¿ãƒƒã‚¯æ•°ï¼ˆNsï¼‰å¯å¤‰**ï¼šé›»æµé‡ã‚’è¨­è¨ˆæ®µéšã§é¸æŠå¯èƒ½  
- **ãƒãƒ£ãƒãƒ«ææ–™å¤šæ§˜åŒ–**ï¼šSi, SiGe, III-Væ··æˆã®æ¤œè¨  
- **é…ç·šå±¤ã¨ã®çµ±åˆæœ€é©åŒ–**ï¼šBEOLï¼ˆBack-End-of-Lineï¼‰å¯†åº¦åˆ¶é™ã¨ã®æ•´åˆæ€§ãŒé‡è¦

---

## âš ï¸ è¨­è¨ˆèª²é¡Œ / Design Challenges

**JP:**
1. **PDKåˆ·æ–°**ï¼šGAAå›ºæœ‰ã®ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆãƒ«ãƒ¼ãƒ«ï¼ˆãƒŠãƒã‚·ãƒ¼ãƒˆå¹…ãƒ»ã‚¹ã‚¿ãƒƒã‚¯é«˜ã•åˆ¶ç´„ï¼‰  
2. **å¯„ç”Ÿå®¹é‡ã®å¢—åŠ **ï¼šå…¨é¢ã‚²ãƒ¼ãƒˆåŒ–ã«ã‚ˆã‚‹Cgdãƒ»Cgsã®å¢—å¤§  
3. **ç†±ç®¡ç†**ï¼šãƒãƒ£ãƒãƒ«å‘¨å›²ã®ç†±æ‹¡æ•£çµŒè·¯ãŒé™å®š  
4. **ãƒ©ã‚¤ãƒ–ãƒ©ãƒªå†è¨­è¨ˆ**ï¼šFinFETç”¨ã‚»ãƒ«ã®æµç”¨ä¸å¯

**EN:**
1. **PDK renewal**: New layout rules unique to GAA (sheet width & stack height limits)  
2. **Increased parasitic capacitance**: Fully wrapped gate increases Cgd/Cgs  
3. **Thermal management**: Limited heat dissipation paths around channel  
4. **Library redesign**: FinFET cell reuse not feasible

---

## ğŸ› ï¸ è£½é€ èª²é¡Œ / Manufacturing Challenges

- **é¸æŠã‚¨ãƒ”æˆé•·ï¼ˆSelective Epitaxyï¼‰**ç²¾åº¦ç¢ºä¿  
- **ãƒŠãƒã‚·ãƒ¼ãƒˆã‚¨ãƒƒãƒãƒ³ã‚°**ã«ã‚ˆã‚‹å¯¸æ³•ã°ã‚‰ã¤ãæŠ‘åˆ¶  
- **ã‚²ãƒ¼ãƒˆé…¸åŒ–è†œå½¢æˆ**ã®å‡ä¸€æ€§  
- **å¤šå±¤ç©å±¤**æ™‚ã®ã‚¢ãƒ©ã‚¤ãƒ¡ãƒ³ãƒˆç²¾åº¦

---

## ğŸ“Š N2ä¸–ä»£ã®äºˆæƒ³PPAæ”¹å–„ / Expected PPA Improvement for N2

| æŒ‡æ¨™ / Metric | æ”¹å–„ç‡ / Improvement Rate | å‚™è€ƒ / Notes |
|---------------|--------------------------|--------------|
| æ€§èƒ½ / Performance | +10ã€œ15% | åŒä¸€æ¶ˆè²»é›»åŠ›æ¡ä»¶ |
| æ¶ˆè²»é›»åŠ› / Power | -25ã€œ30% | åŒä¸€æ€§èƒ½æ¡ä»¶ |
| ãƒ­ã‚¸ãƒƒã‚¯å¯†åº¦ / Logic Density | +1.1ã€œ1.2x | N3æ¯” |

---

## ğŸ“ é–¢é€£ãƒªãƒ³ã‚¯ / Related Links

- [1.3ï½œEUVå°å…¥ã®èƒŒæ™¯ã¨7nmä»¥é™ã®è£½é€ æŠ€è¡“å¤‰åŒ–](1_3_euv_intro.md)  
- [README (TSMC Insight)](../README.md)

---

## ğŸ”™ æˆ»ã‚‹ãƒ»é€²ã‚€ / Navigation
- **å‰ç¯€ / Previous:** [1.3ï½œEUVå°å…¥ã®èƒŒæ™¯ã¨7nmä»¥é™ã®è£½é€ æŠ€è¡“å¤‰åŒ–](1_3_euv_intro.md)  
- **æ¬¡ç¯€ / Next:** [1.5ï½œA16ãƒãƒ¼ãƒ‰ï¼šA14ã¨ã®é•ã„ã€æ€§èƒ½å¯†åº¦ã€ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆã¨ã®é–¢ä¿‚](1_5_a16_node.md)  
- **ç« ãƒˆãƒƒãƒ— / Chapter Top:** [README](../README.md)
