Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sun Nov 25 22:59:57 2018
| Host         : eecs-digital-17 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file labkit_timing_summary_routed.rpt -rpx labkit_timing_summary_routed.rpx
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.237        0.000                      0                   95        0.130        0.000                      0                   95        3.000        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       11.237        0.000                      0                   95        0.130        0.000                      0                   95        6.712        0.000                       0                    61  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.237ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 1.021ns (29.431%)  route 2.448ns (70.569%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 13.959 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          1.714    -0.826    xvga1/clk_out1
    SLICE_X88Y139        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.348 r  xvga1/hcount_reg[2]/Q
                         net (fo=6, routed)           1.088     0.740    xvga1/hcount_reg_n_0_[2]
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.295     1.035 r  xvga1/hblank_i_4/O
                         net (fo=5, routed)           0.332     1.368    xvga1/hblank_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.492 r  xvga1/hcount[10]_i_1/O
                         net (fo=25, routed)          0.472     1.963    xvga1/hreset
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.087 r  xvga1/vcount[9]_i_1/O
                         net (fo=10, routed)          0.556     2.643    xvga1/vcount0
    SLICE_X88Y142        FDRE                                         r  xvga1/vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          1.595    13.959    xvga1/clk_out1
    SLICE_X88Y142        FDRE                                         r  xvga1/vcount_reg[0]/C
                         clock pessimism              0.576    14.535    
                         clock uncertainty           -0.130    14.404    
    SLICE_X88Y142        FDRE (Setup_fdre_C_R)       -0.524    13.880    xvga1/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         13.880    
                         arrival time                          -2.643    
  -------------------------------------------------------------------
                         slack                                 11.237    

Slack (MET) :             11.237ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 1.021ns (29.431%)  route 2.448ns (70.569%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 13.959 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          1.714    -0.826    xvga1/clk_out1
    SLICE_X88Y139        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.348 r  xvga1/hcount_reg[2]/Q
                         net (fo=6, routed)           1.088     0.740    xvga1/hcount_reg_n_0_[2]
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.295     1.035 r  xvga1/hblank_i_4/O
                         net (fo=5, routed)           0.332     1.368    xvga1/hblank_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.492 r  xvga1/hcount[10]_i_1/O
                         net (fo=25, routed)          0.472     1.963    xvga1/hreset
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.087 r  xvga1/vcount[9]_i_1/O
                         net (fo=10, routed)          0.556     2.643    xvga1/vcount0
    SLICE_X88Y142        FDRE                                         r  xvga1/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          1.595    13.959    xvga1/clk_out1
    SLICE_X88Y142        FDRE                                         r  xvga1/vcount_reg[1]/C
                         clock pessimism              0.576    14.535    
                         clock uncertainty           -0.130    14.404    
    SLICE_X88Y142        FDRE (Setup_fdre_C_R)       -0.524    13.880    xvga1/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         13.880    
                         arrival time                          -2.643    
  -------------------------------------------------------------------
                         slack                                 11.237    

Slack (MET) :             11.237ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 1.021ns (29.431%)  route 2.448ns (70.569%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 13.959 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          1.714    -0.826    xvga1/clk_out1
    SLICE_X88Y139        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.348 r  xvga1/hcount_reg[2]/Q
                         net (fo=6, routed)           1.088     0.740    xvga1/hcount_reg_n_0_[2]
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.295     1.035 r  xvga1/hblank_i_4/O
                         net (fo=5, routed)           0.332     1.368    xvga1/hblank_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.492 r  xvga1/hcount[10]_i_1/O
                         net (fo=25, routed)          0.472     1.963    xvga1/hreset
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.087 r  xvga1/vcount[9]_i_1/O
                         net (fo=10, routed)          0.556     2.643    xvga1/vcount0
    SLICE_X88Y142        FDRE                                         r  xvga1/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          1.595    13.959    xvga1/clk_out1
    SLICE_X88Y142        FDRE                                         r  xvga1/vcount_reg[2]/C
                         clock pessimism              0.576    14.535    
                         clock uncertainty           -0.130    14.404    
    SLICE_X88Y142        FDRE (Setup_fdre_C_R)       -0.524    13.880    xvga1/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         13.880    
                         arrival time                          -2.643    
  -------------------------------------------------------------------
                         slack                                 11.237    

Slack (MET) :             11.237ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 1.021ns (29.431%)  route 2.448ns (70.569%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 13.959 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          1.714    -0.826    xvga1/clk_out1
    SLICE_X88Y139        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.348 r  xvga1/hcount_reg[2]/Q
                         net (fo=6, routed)           1.088     0.740    xvga1/hcount_reg_n_0_[2]
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.295     1.035 r  xvga1/hblank_i_4/O
                         net (fo=5, routed)           0.332     1.368    xvga1/hblank_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.492 r  xvga1/hcount[10]_i_1/O
                         net (fo=25, routed)          0.472     1.963    xvga1/hreset
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.087 r  xvga1/vcount[9]_i_1/O
                         net (fo=10, routed)          0.556     2.643    xvga1/vcount0
    SLICE_X88Y142        FDRE                                         r  xvga1/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          1.595    13.959    xvga1/clk_out1
    SLICE_X88Y142        FDRE                                         r  xvga1/vcount_reg[3]/C
                         clock pessimism              0.576    14.535    
                         clock uncertainty           -0.130    14.404    
    SLICE_X88Y142        FDRE (Setup_fdre_C_R)       -0.524    13.880    xvga1/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         13.880    
                         arrival time                          -2.643    
  -------------------------------------------------------------------
                         slack                                 11.237    

Slack (MET) :             11.237ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 1.021ns (29.431%)  route 2.448ns (70.569%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 13.959 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          1.714    -0.826    xvga1/clk_out1
    SLICE_X88Y139        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.348 r  xvga1/hcount_reg[2]/Q
                         net (fo=6, routed)           1.088     0.740    xvga1/hcount_reg_n_0_[2]
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.295     1.035 r  xvga1/hblank_i_4/O
                         net (fo=5, routed)           0.332     1.368    xvga1/hblank_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.492 r  xvga1/hcount[10]_i_1/O
                         net (fo=25, routed)          0.472     1.963    xvga1/hreset
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.087 r  xvga1/vcount[9]_i_1/O
                         net (fo=10, routed)          0.556     2.643    xvga1/vcount0
    SLICE_X88Y142        FDRE                                         r  xvga1/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          1.595    13.959    xvga1/clk_out1
    SLICE_X88Y142        FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism              0.576    14.535    
                         clock uncertainty           -0.130    14.404    
    SLICE_X88Y142        FDRE (Setup_fdre_C_R)       -0.524    13.880    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         13.880    
                         arrival time                          -2.643    
  -------------------------------------------------------------------
                         slack                                 11.237    

Slack (MET) :             11.327ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 1.251ns (31.821%)  route 2.680ns (68.179%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 13.959 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          1.715    -0.825    xvga1/clk_out1
    SLICE_X88Y142        FDRE                                         r  xvga1/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 r  xvga1/vcount_reg[1]/Q
                         net (fo=10, routed)          1.242     0.895    xvga1/vcount_reg_n_0_[1]
    SLICE_X87Y142        LUT4 (Prop_lut4_I0_O)        0.323     1.218 f  xvga1/vblank_i_5/O
                         net (fo=1, routed)           0.822     2.040    xvga1/vblank_i_5_n_0
    SLICE_X84Y142        LUT4 (Prop_lut4_I0_O)        0.326     2.366 f  xvga1/vblank_i_4/O
                         net (fo=2, routed)           0.616     2.982    xvga1/vreset
    SLICE_X86Y141        LUT6 (Prop_lut6_I2_O)        0.124     3.106 r  xvga1/blank_i_1/O
                         net (fo=1, routed)           0.000     3.106    xvga1/blank_i_1_n_0
    SLICE_X86Y141        FDRE                                         r  xvga1/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          1.595    13.959    xvga1/clk_out1
    SLICE_X86Y141        FDRE                                         r  xvga1/blank_reg/C
                         clock pessimism              0.576    14.535    
                         clock uncertainty           -0.130    14.404    
    SLICE_X86Y141        FDRE (Setup_fdre_C_D)        0.029    14.433    xvga1/blank_reg
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                          -3.106    
  -------------------------------------------------------------------
                         slack                                 11.327    

Slack (MET) :             11.501ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 1.021ns (30.934%)  route 2.280ns (69.066%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 13.959 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          1.714    -0.826    xvga1/clk_out1
    SLICE_X88Y139        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.348 r  xvga1/hcount_reg[2]/Q
                         net (fo=6, routed)           1.088     0.740    xvga1/hcount_reg_n_0_[2]
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.295     1.035 r  xvga1/hblank_i_4/O
                         net (fo=5, routed)           0.332     1.368    xvga1/hblank_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.492 r  xvga1/hcount[10]_i_1/O
                         net (fo=25, routed)          0.472     1.963    xvga1/hreset
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.087 r  xvga1/vcount[9]_i_1/O
                         net (fo=10, routed)          0.387     2.474    xvga1/vcount0
    SLICE_X87Y142        FDRE                                         r  xvga1/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          1.595    13.959    xvga1/clk_out1
    SLICE_X87Y142        FDRE                                         r  xvga1/vcount_reg[4]/C
                         clock pessimism              0.576    14.535    
                         clock uncertainty           -0.130    14.404    
    SLICE_X87Y142        FDRE (Setup_fdre_C_R)       -0.429    13.975    xvga1/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         13.975    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                 11.501    

Slack (MET) :             11.501ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 1.021ns (30.934%)  route 2.280ns (69.066%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 13.959 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          1.714    -0.826    xvga1/clk_out1
    SLICE_X88Y139        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.348 r  xvga1/hcount_reg[2]/Q
                         net (fo=6, routed)           1.088     0.740    xvga1/hcount_reg_n_0_[2]
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.295     1.035 r  xvga1/hblank_i_4/O
                         net (fo=5, routed)           0.332     1.368    xvga1/hblank_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.492 r  xvga1/hcount[10]_i_1/O
                         net (fo=25, routed)          0.472     1.963    xvga1/hreset
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.087 r  xvga1/vcount[9]_i_1/O
                         net (fo=10, routed)          0.387     2.474    xvga1/vcount0
    SLICE_X87Y142        FDRE                                         r  xvga1/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          1.595    13.959    xvga1/clk_out1
    SLICE_X87Y142        FDRE                                         r  xvga1/vcount_reg[6]/C
                         clock pessimism              0.576    14.535    
                         clock uncertainty           -0.130    14.404    
    SLICE_X87Y142        FDRE (Setup_fdre_C_R)       -0.429    13.975    xvga1/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         13.975    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                 11.501    

Slack (MET) :             11.501ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 1.021ns (30.934%)  route 2.280ns (69.066%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 13.959 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          1.714    -0.826    xvga1/clk_out1
    SLICE_X88Y139        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.348 r  xvga1/hcount_reg[2]/Q
                         net (fo=6, routed)           1.088     0.740    xvga1/hcount_reg_n_0_[2]
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.295     1.035 r  xvga1/hblank_i_4/O
                         net (fo=5, routed)           0.332     1.368    xvga1/hblank_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.492 r  xvga1/hcount[10]_i_1/O
                         net (fo=25, routed)          0.472     1.963    xvga1/hreset
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.087 r  xvga1/vcount[9]_i_1/O
                         net (fo=10, routed)          0.387     2.474    xvga1/vcount0
    SLICE_X87Y142        FDRE                                         r  xvga1/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          1.595    13.959    xvga1/clk_out1
    SLICE_X87Y142        FDRE                                         r  xvga1/vcount_reg[7]/C
                         clock pessimism              0.576    14.535    
                         clock uncertainty           -0.130    14.404    
    SLICE_X87Y142        FDRE (Setup_fdre_C_R)       -0.429    13.975    xvga1/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         13.975    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                 11.501    

Slack (MET) :             11.501ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 1.021ns (30.934%)  route 2.280ns (69.066%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 13.959 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          1.714    -0.826    xvga1/clk_out1
    SLICE_X88Y139        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.348 r  xvga1/hcount_reg[2]/Q
                         net (fo=6, routed)           1.088     0.740    xvga1/hcount_reg_n_0_[2]
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.295     1.035 r  xvga1/hblank_i_4/O
                         net (fo=5, routed)           0.332     1.368    xvga1/hblank_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.492 r  xvga1/hcount[10]_i_1/O
                         net (fo=25, routed)          0.472     1.963    xvga1/hreset
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.087 r  xvga1/vcount[9]_i_1/O
                         net (fo=10, routed)          0.387     2.474    xvga1/vcount0
    SLICE_X87Y142        FDRE                                         r  xvga1/vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          1.595    13.959    xvga1/clk_out1
    SLICE_X87Y142        FDRE                                         r  xvga1/vcount_reg[8]/C
                         clock pessimism              0.576    14.535    
                         clock uncertainty           -0.130    14.404    
    SLICE_X87Y142        FDRE (Setup_fdre_C_R)       -0.429    13.975    xvga1/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         13.975    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                 11.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 xvga1/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            syn1/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.424%)  route 0.128ns (47.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          0.600    -0.564    xvga1/clk_out1
    SLICE_X86Y141        FDRE                                         r  xvga1/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  xvga1/hsync_reg/Q
                         net (fo=2, routed)           0.128    -0.295    syn1/hsync
    SLICE_X84Y142        SRL16E                                       r  syn1/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          0.871    -0.802    syn1/clk_out1
    SLICE_X84Y142        SRL16E                                       r  syn1/sync_reg[1]_srl2/CLK
                         clock pessimism              0.275    -0.527    
    SLICE_X84Y142        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.425    syn1/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            syn2/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.997%)  route 0.187ns (57.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          0.600    -0.564    xvga1/clk_out1
    SLICE_X86Y142        FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.187    -0.236    syn2/vsync
    SLICE_X84Y143        SRL16E                                       r  syn2/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          0.871    -0.801    syn2/clk_out1
    SLICE_X84Y143        SRL16E                                       r  syn2/sync_reg[1]_srl2/CLK
                         clock pessimism              0.275    -0.526    
    SLICE_X84Y143        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.424    syn2/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.617%)  route 0.143ns (43.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          0.600    -0.564    xvga1/clk_out1
    SLICE_X87Y142        FDRE                                         r  xvga1/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  xvga1/vcount_reg[4]/Q
                         net (fo=6, routed)           0.143    -0.281    xvga1/vcount_reg_n_0_[4]
    SLICE_X88Y142        LUT6 (Prop_lut6_I4_O)        0.045    -0.236 r  xvga1/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    xvga1/p_0_in__0[5]
    SLICE_X88Y142        FDRE                                         r  xvga1/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          0.871    -0.801    xvga1/clk_out1
    SLICE_X88Y142        FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X88Y142        FDRE (Hold_fdre_C_D)         0.121    -0.427    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.644%)  route 0.148ns (44.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          0.599    -0.565    xvga1/clk_out1
    SLICE_X87Y139        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.148    -0.276    xvga1/hcount_reg_n_0_[0]
    SLICE_X88Y139        LUT6 (Prop_lut6_I2_O)        0.045    -0.231 r  xvga1/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    xvga1/p_0_in[5]
    SLICE_X88Y139        FDRE                                         r  xvga1/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          0.871    -0.802    xvga1/clk_out1
    SLICE_X88Y139        FDRE                                         r  xvga1/hcount_reg[5]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X88Y139        FDRE (Hold_fdre_C_D)         0.121    -0.428    xvga1/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          0.600    -0.564    xvga1/clk_out1
    SLICE_X88Y140        FDRE                                         r  xvga1/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y140        FDRE (Prop_fdre_C_Q)         0.148    -0.416 r  xvga1/hcount_reg[9]/Q
                         net (fo=3, routed)           0.122    -0.294    xvga1/hcount_reg_n_0_[9]
    SLICE_X88Y140        LUT6 (Prop_lut6_I4_O)        0.099    -0.195 r  xvga1/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.195    xvga1/p_0_in[10]
    SLICE_X88Y140        FDRE                                         r  xvga1/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          0.871    -0.801    xvga1/clk_out1
    SLICE_X88Y140        FDRE                                         r  xvga1/hcount_reg[10]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X88Y140        FDRE (Hold_fdre_C_D)         0.121    -0.443    xvga1/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          0.600    -0.564    display/clk_out1
    SLICE_X3Y86          FDRE                                         r  display/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  display/counter_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.315    display/counter_reg_n_0_[3]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.207 r  display/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.207    display/counter_reg[0]_i_1_n_4
    SLICE_X3Y86          FDRE                                         r  display/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          0.872    -0.801    display/clk_out1
    SLICE_X3Y86          FDRE                                         r  display/counter_reg[3]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.105    -0.459    display/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          0.601    -0.563    display/clk_out1
    SLICE_X3Y87          FDRE                                         r  display/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  display/counter_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.314    display/counter_reg_n_0_[7]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.206 r  display/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.206    display/counter_reg[4]_i_1_n_4
    SLICE_X3Y87          FDRE                                         r  display/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          0.873    -0.800    display/clk_out1
    SLICE_X3Y87          FDRE                                         r  display/counter_reg[7]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105    -0.458    display/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.232ns (64.240%)  route 0.129ns (35.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          0.600    -0.564    xvga1/clk_out1
    SLICE_X87Y142        FDRE                                         r  xvga1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y142        FDRE (Prop_fdre_C_Q)         0.128    -0.436 r  xvga1/vcount_reg[7]/Q
                         net (fo=5, routed)           0.129    -0.307    xvga1/vcount_reg_n_0_[7]
    SLICE_X87Y142        LUT5 (Prop_lut5_I0_O)        0.104    -0.203 r  xvga1/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.203    xvga1/p_0_in__0[9]
    SLICE_X87Y142        FDRE                                         r  xvga1/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          0.871    -0.801    xvga1/clk_out1
    SLICE_X87Y142        FDRE                                         r  xvga1/vcount_reg[9]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X87Y142        FDRE (Hold_fdre_C_D)         0.107    -0.457    xvga1/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          0.602    -0.562    display/clk_out1
    SLICE_X3Y88          FDRE                                         r  display/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display/counter_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.316    display/counter_reg_n_0_[8]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.201 r  display/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.201    display/counter_reg[8]_i_1_n_7
    SLICE_X3Y88          FDRE                                         r  display/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          0.875    -0.798    display/clk_out1
    SLICE_X3Y88          FDRE                                         r  display/counter_reg[8]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.105    -0.457    display/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          0.601    -0.563    display/clk_out1
    SLICE_X3Y87          FDRE                                         r  display/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  display/counter_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.317    display/counter_reg_n_0_[4]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.202 r  display/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.202    display/counter_reg[4]_i_1_n_7
    SLICE_X3Y87          FDRE                                         r  display/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=59, routed)          0.873    -0.800    display/clk_out1
    SLICE_X3Y87          FDRE                                         r  display/counter_reg[4]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105    -0.458    display/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y16   clkdivider/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y86      display/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y88      display/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y88      display/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y89      display/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y89      display/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y86      display/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y86      display/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y86      display/counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X84Y142    syn1/sync_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X84Y143    syn2/sync_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X84Y143    syn2/sync_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X84Y142    syn1/sync_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y86      display/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y86      display/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y88      display/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y88      display/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y88      display/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y88      display/counter_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X84Y142    syn1/sync_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X84Y142    syn1/sync_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X84Y143    syn2/sync_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X84Y143    syn2/sync_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y86      display/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y86      display/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y88      display/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y88      display/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y88      display/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y88      display/counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



