ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB134:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** 
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** 
  62:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f4xx_hal_msp.c ****                     /**
  64:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f4xx_hal_msp.c ****   */
  66:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 67 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 72 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 72 3 view .LVU2
  39 0002 0021     		movs	r1, #0
  40 0004 0091     		str	r1, [sp]
  41              		.loc 1 72 3 view .LVU3
  42 0006 0B4B     		ldr	r3, .L3
  43 0008 5A6C     		ldr	r2, [r3, #68]
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 3


  44 000a 42F48042 		orr	r2, r2, #16384
  45 000e 5A64     		str	r2, [r3, #68]
  46              		.loc 1 72 3 view .LVU4
  47 0010 5A6C     		ldr	r2, [r3, #68]
  48 0012 02F48042 		and	r2, r2, #16384
  49 0016 0092     		str	r2, [sp]
  50              		.loc 1 72 3 view .LVU5
  51 0018 009A     		ldr	r2, [sp]
  52              	.LBE2:
  53              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 73 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 73 3 view .LVU8
  57 001a 0191     		str	r1, [sp, #4]
  58              		.loc 1 73 3 view .LVU9
  59 001c 1A6C     		ldr	r2, [r3, #64]
  60 001e 42F08052 		orr	r2, r2, #268435456
  61 0022 1A64     		str	r2, [r3, #64]
  62              		.loc 1 73 3 view .LVU10
  63 0024 1B6C     		ldr	r3, [r3, #64]
  64 0026 03F08053 		and	r3, r3, #268435456
  65 002a 0193     		str	r3, [sp, #4]
  66              		.loc 1 73 3 view .LVU11
  67 002c 019B     		ldr	r3, [sp, #4]
  68              	.LBE3:
  69              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f4xx_hal_msp.c **** }
  70              		.loc 1 80 1 is_stmt 0 view .LVU13
  71 002e 02B0     		add	sp, sp, #8
  72              		.cfi_def_cfa_offset 0
  73              		@ sp needed
  74 0030 7047     		bx	lr
  75              	.L4:
  76 0032 00BF     		.align	2
  77              	.L3:
  78 0034 00380240 		.word	1073887232
  79              		.cfi_endproc
  80              	.LFE134:
  82              		.section	.text.HAL_QSPI_MspInit,"ax",%progbits
  83              		.align	1
  84              		.global	HAL_QSPI_MspInit
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  89              	HAL_QSPI_MspInit:
  90              	.LVL0:
  91              	.LFB135:
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c **** /**
  83:Core/Src/stm32f4xx_hal_msp.c **** * @brief QSPI MSP Initialization
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 4


  84:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Core/Src/stm32f4xx_hal_msp.c **** * @param hqspi: QSPI handle pointer
  86:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32f4xx_hal_msp.c **** */
  88:Core/Src/stm32f4xx_hal_msp.c **** void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
  89:Core/Src/stm32f4xx_hal_msp.c **** {
  92              		.loc 1 89 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 32
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		.loc 1 89 1 is_stmt 0 view .LVU15
  97 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  98              		.cfi_def_cfa_offset 24
  99              		.cfi_offset 4, -24
 100              		.cfi_offset 5, -20
 101              		.cfi_offset 6, -16
 102              		.cfi_offset 7, -12
 103              		.cfi_offset 8, -8
 104              		.cfi_offset 14, -4
 105 0004 88B0     		sub	sp, sp, #32
 106              		.cfi_def_cfa_offset 56
  90:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 107              		.loc 1 90 3 is_stmt 1 view .LVU16
 108              		.loc 1 90 20 is_stmt 0 view .LVU17
 109 0006 0023     		movs	r3, #0
 110 0008 0393     		str	r3, [sp, #12]
 111 000a 0493     		str	r3, [sp, #16]
 112 000c 0593     		str	r3, [sp, #20]
 113 000e 0693     		str	r3, [sp, #24]
 114 0010 0793     		str	r3, [sp, #28]
  91:Core/Src/stm32f4xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 115              		.loc 1 91 3 is_stmt 1 view .LVU18
 116              		.loc 1 91 11 is_stmt 0 view .LVU19
 117 0012 0268     		ldr	r2, [r0]
 118              		.loc 1 91 5 view .LVU20
 119 0014 264B     		ldr	r3, .L9
 120 0016 9A42     		cmp	r2, r3
 121 0018 02D0     		beq	.L8
 122              	.LVL1:
 123              	.L5:
  92:Core/Src/stm32f4xx_hal_msp.c ****   {
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c **** 
  95:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspInit 0 */
  96:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_QSPI_CLK_ENABLE();
  98:Core/Src/stm32f4xx_hal_msp.c **** 
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 102:Core/Src/stm32f4xx_hal_msp.c ****     PB2     ------> QUADSPI_CLK
 103:Core/Src/stm32f4xx_hal_msp.c ****     PC9     ------> QUADSPI_BK1_IO0
 104:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> QUADSPI_BK1_IO1
 105:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> QUADSPI_BK1_NCS
 106:Core/Src/stm32f4xx_hal_msp.c ****     */
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 5


 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 112:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 115:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 116:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 117:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 118:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 119:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 121:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 122:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 123:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 124:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 125:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QSPI;
 126:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 128:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspInit 1 */
 129:Core/Src/stm32f4xx_hal_msp.c **** 
 130:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspInit 1 */
 131:Core/Src/stm32f4xx_hal_msp.c ****   }
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 133:Core/Src/stm32f4xx_hal_msp.c **** }
 124              		.loc 1 133 1 view .LVU21
 125 001a 08B0     		add	sp, sp, #32
 126              		.cfi_remember_state
 127              		.cfi_def_cfa_offset 24
 128              		@ sp needed
 129 001c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 130              	.LVL2:
 131              	.L8:
 132              		.cfi_restore_state
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 133              		.loc 1 97 5 is_stmt 1 view .LVU22
 134              	.LBB4:
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 135              		.loc 1 97 5 view .LVU23
 136 0020 0024     		movs	r4, #0
 137 0022 0094     		str	r4, [sp]
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 138              		.loc 1 97 5 view .LVU24
 139 0024 234B     		ldr	r3, .L9+4
 140 0026 9A6B     		ldr	r2, [r3, #56]
 141 0028 42F00202 		orr	r2, r2, #2
 142 002c 9A63     		str	r2, [r3, #56]
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 143              		.loc 1 97 5 view .LVU25
 144 002e 9A6B     		ldr	r2, [r3, #56]
 145 0030 02F00202 		and	r2, r2, #2
 146 0034 0092     		str	r2, [sp]
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 147              		.loc 1 97 5 view .LVU26
 148 0036 009A     		ldr	r2, [sp]
 149              	.LBE4:
  97:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 6


 150              		.loc 1 97 5 view .LVU27
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 151              		.loc 1 99 5 view .LVU28
 152              	.LBB5:
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 153              		.loc 1 99 5 view .LVU29
 154 0038 0194     		str	r4, [sp, #4]
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 155              		.loc 1 99 5 view .LVU30
 156 003a 1A6B     		ldr	r2, [r3, #48]
 157 003c 42F00202 		orr	r2, r2, #2
 158 0040 1A63     		str	r2, [r3, #48]
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 159              		.loc 1 99 5 view .LVU31
 160 0042 1A6B     		ldr	r2, [r3, #48]
 161 0044 02F00202 		and	r2, r2, #2
 162 0048 0192     		str	r2, [sp, #4]
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 163              		.loc 1 99 5 view .LVU32
 164 004a 019A     		ldr	r2, [sp, #4]
 165              	.LBE5:
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 166              		.loc 1 99 5 view .LVU33
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 167              		.loc 1 100 5 view .LVU34
 168              	.LBB6:
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 169              		.loc 1 100 5 view .LVU35
 170 004c 0294     		str	r4, [sp, #8]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 171              		.loc 1 100 5 view .LVU36
 172 004e 1A6B     		ldr	r2, [r3, #48]
 173 0050 42F00402 		orr	r2, r2, #4
 174 0054 1A63     		str	r2, [r3, #48]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 175              		.loc 1 100 5 view .LVU37
 176 0056 1B6B     		ldr	r3, [r3, #48]
 177 0058 03F00403 		and	r3, r3, #4
 178 005c 0293     		str	r3, [sp, #8]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 179              		.loc 1 100 5 view .LVU38
 180 005e 029B     		ldr	r3, [sp, #8]
 181              	.LBE6:
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 182              		.loc 1 100 5 view .LVU39
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 183              		.loc 1 107 5 view .LVU40
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 184              		.loc 1 107 25 is_stmt 0 view .LVU41
 185 0060 0423     		movs	r3, #4
 186 0062 0393     		str	r3, [sp, #12]
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 187              		.loc 1 108 5 is_stmt 1 view .LVU42
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 188              		.loc 1 108 26 is_stmt 0 view .LVU43
 189 0064 0226     		movs	r6, #2
 190 0066 0496     		str	r6, [sp, #16]
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 7


 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 191              		.loc 1 109 5 is_stmt 1 view .LVU44
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 192              		.loc 1 110 5 view .LVU45
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 193              		.loc 1 110 27 is_stmt 0 view .LVU46
 194 0068 0325     		movs	r5, #3
 195 006a 0695     		str	r5, [sp, #24]
 111:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 196              		.loc 1 111 5 is_stmt 1 view .LVU47
 111:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 197              		.loc 1 111 31 is_stmt 0 view .LVU48
 198 006c 4FF00908 		mov	r8, #9
 199 0070 CDF81C80 		str	r8, [sp, #28]
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 200              		.loc 1 112 5 is_stmt 1 view .LVU49
 201 0074 104F     		ldr	r7, .L9+8
 202 0076 03A9     		add	r1, sp, #12
 203 0078 3846     		mov	r0, r7
 204              	.LVL3:
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 205              		.loc 1 112 5 is_stmt 0 view .LVU50
 206 007a FFF7FEFF 		bl	HAL_GPIO_Init
 207              	.LVL4:
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 208              		.loc 1 114 5 is_stmt 1 view .LVU51
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 209              		.loc 1 114 25 is_stmt 0 view .LVU52
 210 007e 4FF4C063 		mov	r3, #1536
 211 0082 0393     		str	r3, [sp, #12]
 115:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 212              		.loc 1 115 5 is_stmt 1 view .LVU53
 115:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 213              		.loc 1 115 26 is_stmt 0 view .LVU54
 214 0084 0496     		str	r6, [sp, #16]
 116:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 215              		.loc 1 116 5 is_stmt 1 view .LVU55
 116:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 216              		.loc 1 116 26 is_stmt 0 view .LVU56
 217 0086 0594     		str	r4, [sp, #20]
 117:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 218              		.loc 1 117 5 is_stmt 1 view .LVU57
 117:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 219              		.loc 1 117 27 is_stmt 0 view .LVU58
 220 0088 0695     		str	r5, [sp, #24]
 118:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 221              		.loc 1 118 5 is_stmt 1 view .LVU59
 118:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 222              		.loc 1 118 31 is_stmt 0 view .LVU60
 223 008a CDF81C80 		str	r8, [sp, #28]
 119:Core/Src/stm32f4xx_hal_msp.c **** 
 224              		.loc 1 119 5 is_stmt 1 view .LVU61
 225 008e 03A9     		add	r1, sp, #12
 226 0090 0A48     		ldr	r0, .L9+12
 227 0092 FFF7FEFF 		bl	HAL_GPIO_Init
 228              	.LVL5:
 121:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 8


 229              		.loc 1 121 5 view .LVU62
 121:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 230              		.loc 1 121 25 is_stmt 0 view .LVU63
 231 0096 4023     		movs	r3, #64
 232 0098 0393     		str	r3, [sp, #12]
 122:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 233              		.loc 1 122 5 is_stmt 1 view .LVU64
 122:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 234              		.loc 1 122 26 is_stmt 0 view .LVU65
 235 009a 0496     		str	r6, [sp, #16]
 123:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 236              		.loc 1 123 5 is_stmt 1 view .LVU66
 123:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 237              		.loc 1 123 26 is_stmt 0 view .LVU67
 238 009c 0594     		str	r4, [sp, #20]
 124:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QSPI;
 239              		.loc 1 124 5 is_stmt 1 view .LVU68
 124:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QSPI;
 240              		.loc 1 124 27 is_stmt 0 view .LVU69
 241 009e 0695     		str	r5, [sp, #24]
 125:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 242              		.loc 1 125 5 is_stmt 1 view .LVU70
 125:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 243              		.loc 1 125 31 is_stmt 0 view .LVU71
 244 00a0 0A23     		movs	r3, #10
 245 00a2 0793     		str	r3, [sp, #28]
 126:Core/Src/stm32f4xx_hal_msp.c **** 
 246              		.loc 1 126 5 is_stmt 1 view .LVU72
 247 00a4 03A9     		add	r1, sp, #12
 248 00a6 3846     		mov	r0, r7
 249 00a8 FFF7FEFF 		bl	HAL_GPIO_Init
 250              	.LVL6:
 251              		.loc 1 133 1 is_stmt 0 view .LVU73
 252 00ac B5E7     		b	.L5
 253              	.L10:
 254 00ae 00BF     		.align	2
 255              	.L9:
 256 00b0 001000A0 		.word	-1610608640
 257 00b4 00380240 		.word	1073887232
 258 00b8 00040240 		.word	1073873920
 259 00bc 00080240 		.word	1073874944
 260              		.cfi_endproc
 261              	.LFE135:
 263              		.section	.text.HAL_QSPI_MspDeInit,"ax",%progbits
 264              		.align	1
 265              		.global	HAL_QSPI_MspDeInit
 266              		.syntax unified
 267              		.thumb
 268              		.thumb_func
 270              	HAL_QSPI_MspDeInit:
 271              	.LVL7:
 272              	.LFB136:
 134:Core/Src/stm32f4xx_hal_msp.c **** 
 135:Core/Src/stm32f4xx_hal_msp.c **** /**
 136:Core/Src/stm32f4xx_hal_msp.c **** * @brief QSPI MSP De-Initialization
 137:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 138:Core/Src/stm32f4xx_hal_msp.c **** * @param hqspi: QSPI handle pointer
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 9


 139:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 140:Core/Src/stm32f4xx_hal_msp.c **** */
 141:Core/Src/stm32f4xx_hal_msp.c **** void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* hqspi)
 142:Core/Src/stm32f4xx_hal_msp.c **** {
 273              		.loc 1 142 1 is_stmt 1 view -0
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 0
 276              		@ frame_needed = 0, uses_anonymous_args = 0
 277              		.loc 1 142 1 is_stmt 0 view .LVU75
 278 0000 08B5     		push	{r3, lr}
 279              		.cfi_def_cfa_offset 8
 280              		.cfi_offset 3, -8
 281              		.cfi_offset 14, -4
 143:Core/Src/stm32f4xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 282              		.loc 1 143 3 is_stmt 1 view .LVU76
 283              		.loc 1 143 11 is_stmt 0 view .LVU77
 284 0002 0268     		ldr	r2, [r0]
 285              		.loc 1 143 5 view .LVU78
 286 0004 094B     		ldr	r3, .L15
 287 0006 9A42     		cmp	r2, r3
 288 0008 00D0     		beq	.L14
 289              	.LVL8:
 290              	.L11:
 144:Core/Src/stm32f4xx_hal_msp.c ****   {
 145:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspDeInit 0 */
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 147:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspDeInit 0 */
 148:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 149:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_QSPI_CLK_DISABLE();
 150:Core/Src/stm32f4xx_hal_msp.c **** 
 151:Core/Src/stm32f4xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 152:Core/Src/stm32f4xx_hal_msp.c ****     PB2     ------> QUADSPI_CLK
 153:Core/Src/stm32f4xx_hal_msp.c ****     PC9     ------> QUADSPI_BK1_IO0
 154:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> QUADSPI_BK1_IO1
 155:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> QUADSPI_BK1_NCS
 156:Core/Src/stm32f4xx_hal_msp.c ****     */
 157:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_2|GPIO_PIN_6);
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 159:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9|GPIO_PIN_10);
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 161:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspDeInit 1 */
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspDeInit 1 */
 164:Core/Src/stm32f4xx_hal_msp.c ****   }
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 166:Core/Src/stm32f4xx_hal_msp.c **** }
 291              		.loc 1 166 1 view .LVU79
 292 000a 08BD     		pop	{r3, pc}
 293              	.LVL9:
 294              	.L14:
 149:Core/Src/stm32f4xx_hal_msp.c **** 
 295              		.loc 1 149 5 is_stmt 1 view .LVU80
 296 000c 084A     		ldr	r2, .L15+4
 297 000e 936B     		ldr	r3, [r2, #56]
 298 0010 23F00203 		bic	r3, r3, #2
 299 0014 9363     		str	r3, [r2, #56]
 157:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 10


 300              		.loc 1 157 5 view .LVU81
 301 0016 4421     		movs	r1, #68
 302 0018 0648     		ldr	r0, .L15+8
 303              	.LVL10:
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 304              		.loc 1 157 5 is_stmt 0 view .LVU82
 305 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 306              	.LVL11:
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 307              		.loc 1 159 5 is_stmt 1 view .LVU83
 308 001e 4FF4C061 		mov	r1, #1536
 309 0022 0548     		ldr	r0, .L15+12
 310 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 311              	.LVL12:
 312              		.loc 1 166 1 is_stmt 0 view .LVU84
 313 0028 EFE7     		b	.L11
 314              	.L16:
 315 002a 00BF     		.align	2
 316              	.L15:
 317 002c 001000A0 		.word	-1610608640
 318 0030 00380240 		.word	1073887232
 319 0034 00040240 		.word	1073873920
 320 0038 00080240 		.word	1073874944
 321              		.cfi_endproc
 322              	.LFE136:
 324              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 325              		.align	1
 326              		.global	HAL_SPI_MspInit
 327              		.syntax unified
 328              		.thumb
 329              		.thumb_func
 331              	HAL_SPI_MspInit:
 332              	.LVL13:
 333              	.LFB137:
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 168:Core/Src/stm32f4xx_hal_msp.c **** /**
 169:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 170:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 171:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 172:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 173:Core/Src/stm32f4xx_hal_msp.c **** */
 174:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 175:Core/Src/stm32f4xx_hal_msp.c **** {
 334              		.loc 1 175 1 is_stmt 1 view -0
 335              		.cfi_startproc
 336              		@ args = 0, pretend = 0, frame = 48
 337              		@ frame_needed = 0, uses_anonymous_args = 0
 338              		.loc 1 175 1 is_stmt 0 view .LVU86
 339 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 340              		.cfi_def_cfa_offset 24
 341              		.cfi_offset 4, -24
 342              		.cfi_offset 5, -20
 343              		.cfi_offset 6, -16
 344              		.cfi_offset 7, -12
 345              		.cfi_offset 8, -8
 346              		.cfi_offset 14, -4
 347 0004 8CB0     		sub	sp, sp, #48
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 11


 348              		.cfi_def_cfa_offset 72
 176:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 349              		.loc 1 176 3 is_stmt 1 view .LVU87
 350              		.loc 1 176 20 is_stmt 0 view .LVU88
 351 0006 0023     		movs	r3, #0
 352 0008 0793     		str	r3, [sp, #28]
 353 000a 0893     		str	r3, [sp, #32]
 354 000c 0993     		str	r3, [sp, #36]
 355 000e 0A93     		str	r3, [sp, #40]
 356 0010 0B93     		str	r3, [sp, #44]
 177:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 357              		.loc 1 177 3 is_stmt 1 view .LVU89
 358              		.loc 1 177 10 is_stmt 0 view .LVU90
 359 0012 0368     		ldr	r3, [r0]
 360              		.loc 1 177 5 view .LVU91
 361 0014 414A     		ldr	r2, .L23
 362 0016 9342     		cmp	r3, r2
 363 0018 05D0     		beq	.L21
 178:Core/Src/stm32f4xx_hal_msp.c ****   {
 179:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 181:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 182:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 183:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 185:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 186:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 187:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 188:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> SPI1_NSS
 189:Core/Src/stm32f4xx_hal_msp.c ****     PB3     ------> SPI1_SCK
 190:Core/Src/stm32f4xx_hal_msp.c ****     PB4     ------> SPI1_MISO
 191:Core/Src/stm32f4xx_hal_msp.c ****     PB5     ------> SPI1_MOSI
 192:Core/Src/stm32f4xx_hal_msp.c ****     */
 193:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4;
 194:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 195:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 196:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 197:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 198:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 199:Core/Src/stm32f4xx_hal_msp.c **** 
 200:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 201:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 202:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 203:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 204:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 205:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 207:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 208:Core/Src/stm32f4xx_hal_msp.c **** 
 209:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 210:Core/Src/stm32f4xx_hal_msp.c ****   }
 211:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 364              		.loc 1 211 8 is_stmt 1 view .LVU92
 365              		.loc 1 211 10 is_stmt 0 view .LVU93
 366 001a 414A     		ldr	r2, .L23+4
 367 001c 9342     		cmp	r3, r2
 368 001e 39D0     		beq	.L22
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 12


 369              	.LVL14:
 370              	.L17:
 212:Core/Src/stm32f4xx_hal_msp.c ****   {
 213:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 214:Core/Src/stm32f4xx_hal_msp.c **** 
 215:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 216:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 217:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 218:Core/Src/stm32f4xx_hal_msp.c **** 
 219:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 220:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 221:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 222:Core/Src/stm32f4xx_hal_msp.c ****     PC1     ------> SPI2_MOSI
 223:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> SPI2_MISO
 224:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 225:Core/Src/stm32f4xx_hal_msp.c ****     */
 226:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1;
 227:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 228:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 229:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 230:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 231:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 232:Core/Src/stm32f4xx_hal_msp.c **** 
 233:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 234:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 235:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 236:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 237:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 238:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 239:Core/Src/stm32f4xx_hal_msp.c **** 
 240:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 241:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 242:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 243:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 244:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 245:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 247:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 248:Core/Src/stm32f4xx_hal_msp.c **** 
 249:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 250:Core/Src/stm32f4xx_hal_msp.c ****   }
 251:Core/Src/stm32f4xx_hal_msp.c **** 
 252:Core/Src/stm32f4xx_hal_msp.c **** }
 371              		.loc 1 252 1 view .LVU94
 372 0020 0CB0     		add	sp, sp, #48
 373              		.cfi_remember_state
 374              		.cfi_def_cfa_offset 24
 375              		@ sp needed
 376 0022 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 377              	.LVL15:
 378              	.L21:
 379              		.cfi_restore_state
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 380              		.loc 1 183 5 is_stmt 1 view .LVU95
 381              	.LBB7:
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 382              		.loc 1 183 5 view .LVU96
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 13


 383 0026 0024     		movs	r4, #0
 384 0028 0194     		str	r4, [sp, #4]
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 385              		.loc 1 183 5 view .LVU97
 386 002a 3E4B     		ldr	r3, .L23+8
 387 002c 5A6C     		ldr	r2, [r3, #68]
 388 002e 42F48052 		orr	r2, r2, #4096
 389 0032 5A64     		str	r2, [r3, #68]
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 390              		.loc 1 183 5 view .LVU98
 391 0034 5A6C     		ldr	r2, [r3, #68]
 392 0036 02F48052 		and	r2, r2, #4096
 393 003a 0192     		str	r2, [sp, #4]
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 394              		.loc 1 183 5 view .LVU99
 395 003c 019A     		ldr	r2, [sp, #4]
 396              	.LBE7:
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 397              		.loc 1 183 5 view .LVU100
 185:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 398              		.loc 1 185 5 view .LVU101
 399              	.LBB8:
 185:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 400              		.loc 1 185 5 view .LVU102
 401 003e 0294     		str	r4, [sp, #8]
 185:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 402              		.loc 1 185 5 view .LVU103
 403 0040 1A6B     		ldr	r2, [r3, #48]
 404 0042 42F00102 		orr	r2, r2, #1
 405 0046 1A63     		str	r2, [r3, #48]
 185:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 406              		.loc 1 185 5 view .LVU104
 407 0048 1A6B     		ldr	r2, [r3, #48]
 408 004a 02F00102 		and	r2, r2, #1
 409 004e 0292     		str	r2, [sp, #8]
 185:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 410              		.loc 1 185 5 view .LVU105
 411 0050 029A     		ldr	r2, [sp, #8]
 412              	.LBE8:
 185:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 413              		.loc 1 185 5 view .LVU106
 186:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 414              		.loc 1 186 5 view .LVU107
 415              	.LBB9:
 186:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 416              		.loc 1 186 5 view .LVU108
 417 0052 0394     		str	r4, [sp, #12]
 186:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 418              		.loc 1 186 5 view .LVU109
 419 0054 1A6B     		ldr	r2, [r3, #48]
 420 0056 42F00202 		orr	r2, r2, #2
 421 005a 1A63     		str	r2, [r3, #48]
 186:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 422              		.loc 1 186 5 view .LVU110
 423 005c 1B6B     		ldr	r3, [r3, #48]
 424 005e 03F00203 		and	r3, r3, #2
 425 0062 0393     		str	r3, [sp, #12]
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 14


 186:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 426              		.loc 1 186 5 view .LVU111
 427 0064 039B     		ldr	r3, [sp, #12]
 428              	.LBE9:
 186:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 429              		.loc 1 186 5 view .LVU112
 193:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 430              		.loc 1 193 5 view .LVU113
 193:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 431              		.loc 1 193 25 is_stmt 0 view .LVU114
 432 0066 1023     		movs	r3, #16
 433 0068 0793     		str	r3, [sp, #28]
 194:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 434              		.loc 1 194 5 is_stmt 1 view .LVU115
 194:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 435              		.loc 1 194 26 is_stmt 0 view .LVU116
 436 006a 0227     		movs	r7, #2
 437 006c 0897     		str	r7, [sp, #32]
 195:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 438              		.loc 1 195 5 is_stmt 1 view .LVU117
 196:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 439              		.loc 1 196 5 view .LVU118
 196:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 440              		.loc 1 196 27 is_stmt 0 view .LVU119
 441 006e 0326     		movs	r6, #3
 442 0070 0A96     		str	r6, [sp, #40]
 197:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 443              		.loc 1 197 5 is_stmt 1 view .LVU120
 197:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 444              		.loc 1 197 31 is_stmt 0 view .LVU121
 445 0072 0525     		movs	r5, #5
 446 0074 0B95     		str	r5, [sp, #44]
 198:Core/Src/stm32f4xx_hal_msp.c **** 
 447              		.loc 1 198 5 is_stmt 1 view .LVU122
 448 0076 07A9     		add	r1, sp, #28
 449 0078 2B48     		ldr	r0, .L23+12
 450              	.LVL16:
 198:Core/Src/stm32f4xx_hal_msp.c **** 
 451              		.loc 1 198 5 is_stmt 0 view .LVU123
 452 007a FFF7FEFF 		bl	HAL_GPIO_Init
 453              	.LVL17:
 200:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 454              		.loc 1 200 5 is_stmt 1 view .LVU124
 200:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 455              		.loc 1 200 25 is_stmt 0 view .LVU125
 456 007e 3823     		movs	r3, #56
 457 0080 0793     		str	r3, [sp, #28]
 201:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 458              		.loc 1 201 5 is_stmt 1 view .LVU126
 201:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 459              		.loc 1 201 26 is_stmt 0 view .LVU127
 460 0082 0897     		str	r7, [sp, #32]
 202:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 461              		.loc 1 202 5 is_stmt 1 view .LVU128
 202:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 462              		.loc 1 202 26 is_stmt 0 view .LVU129
 463 0084 0994     		str	r4, [sp, #36]
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 15


 203:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 464              		.loc 1 203 5 is_stmt 1 view .LVU130
 203:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 465              		.loc 1 203 27 is_stmt 0 view .LVU131
 466 0086 0A96     		str	r6, [sp, #40]
 204:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 467              		.loc 1 204 5 is_stmt 1 view .LVU132
 204:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 468              		.loc 1 204 31 is_stmt 0 view .LVU133
 469 0088 0B95     		str	r5, [sp, #44]
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 470              		.loc 1 205 5 is_stmt 1 view .LVU134
 471 008a 07A9     		add	r1, sp, #28
 472 008c 2748     		ldr	r0, .L23+16
 473 008e FFF7FEFF 		bl	HAL_GPIO_Init
 474              	.LVL18:
 475 0092 C5E7     		b	.L17
 476              	.LVL19:
 477              	.L22:
 217:Core/Src/stm32f4xx_hal_msp.c **** 
 478              		.loc 1 217 5 view .LVU135
 479              	.LBB10:
 217:Core/Src/stm32f4xx_hal_msp.c **** 
 480              		.loc 1 217 5 view .LVU136
 481 0094 0024     		movs	r4, #0
 482 0096 0494     		str	r4, [sp, #16]
 217:Core/Src/stm32f4xx_hal_msp.c **** 
 483              		.loc 1 217 5 view .LVU137
 484 0098 224B     		ldr	r3, .L23+8
 485 009a 1A6C     		ldr	r2, [r3, #64]
 486 009c 42F48042 		orr	r2, r2, #16384
 487 00a0 1A64     		str	r2, [r3, #64]
 217:Core/Src/stm32f4xx_hal_msp.c **** 
 488              		.loc 1 217 5 view .LVU138
 489 00a2 1A6C     		ldr	r2, [r3, #64]
 490 00a4 02F48042 		and	r2, r2, #16384
 491 00a8 0492     		str	r2, [sp, #16]
 217:Core/Src/stm32f4xx_hal_msp.c **** 
 492              		.loc 1 217 5 view .LVU139
 493 00aa 049A     		ldr	r2, [sp, #16]
 494              	.LBE10:
 217:Core/Src/stm32f4xx_hal_msp.c **** 
 495              		.loc 1 217 5 view .LVU140
 219:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 496              		.loc 1 219 5 view .LVU141
 497              	.LBB11:
 219:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 498              		.loc 1 219 5 view .LVU142
 499 00ac 0594     		str	r4, [sp, #20]
 219:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 500              		.loc 1 219 5 view .LVU143
 501 00ae 1A6B     		ldr	r2, [r3, #48]
 502 00b0 42F00402 		orr	r2, r2, #4
 503 00b4 1A63     		str	r2, [r3, #48]
 219:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 504              		.loc 1 219 5 view .LVU144
 505 00b6 1A6B     		ldr	r2, [r3, #48]
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 16


 506 00b8 02F00402 		and	r2, r2, #4
 507 00bc 0592     		str	r2, [sp, #20]
 219:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 508              		.loc 1 219 5 view .LVU145
 509 00be 059A     		ldr	r2, [sp, #20]
 510              	.LBE11:
 219:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 511              		.loc 1 219 5 view .LVU146
 220:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 512              		.loc 1 220 5 view .LVU147
 513              	.LBB12:
 220:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 514              		.loc 1 220 5 view .LVU148
 515 00c0 0694     		str	r4, [sp, #24]
 220:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 516              		.loc 1 220 5 view .LVU149
 517 00c2 1A6B     		ldr	r2, [r3, #48]
 518 00c4 42F00202 		orr	r2, r2, #2
 519 00c8 1A63     		str	r2, [r3, #48]
 220:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 520              		.loc 1 220 5 view .LVU150
 521 00ca 1B6B     		ldr	r3, [r3, #48]
 522 00cc 03F00203 		and	r3, r3, #2
 523 00d0 0693     		str	r3, [sp, #24]
 220:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 524              		.loc 1 220 5 view .LVU151
 525 00d2 069B     		ldr	r3, [sp, #24]
 526              	.LBE12:
 220:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 527              		.loc 1 220 5 view .LVU152
 226:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 528              		.loc 1 226 5 view .LVU153
 226:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 529              		.loc 1 226 25 is_stmt 0 view .LVU154
 530 00d4 0225     		movs	r5, #2
 531 00d6 0795     		str	r5, [sp, #28]
 227:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 532              		.loc 1 227 5 is_stmt 1 view .LVU155
 227:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 533              		.loc 1 227 26 is_stmt 0 view .LVU156
 534 00d8 0895     		str	r5, [sp, #32]
 228:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 535              		.loc 1 228 5 is_stmt 1 view .LVU157
 229:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 536              		.loc 1 229 5 view .LVU158
 229:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 537              		.loc 1 229 27 is_stmt 0 view .LVU159
 538 00da 0326     		movs	r6, #3
 539 00dc 0A96     		str	r6, [sp, #40]
 230:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 540              		.loc 1 230 5 is_stmt 1 view .LVU160
 230:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 541              		.loc 1 230 31 is_stmt 0 view .LVU161
 542 00de 0723     		movs	r3, #7
 543 00e0 0B93     		str	r3, [sp, #44]
 231:Core/Src/stm32f4xx_hal_msp.c **** 
 544              		.loc 1 231 5 is_stmt 1 view .LVU162
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 17


 545 00e2 DFF84C80 		ldr	r8, .L23+20
 546 00e6 07A9     		add	r1, sp, #28
 547 00e8 4046     		mov	r0, r8
 548              	.LVL20:
 231:Core/Src/stm32f4xx_hal_msp.c **** 
 549              		.loc 1 231 5 is_stmt 0 view .LVU163
 550 00ea FFF7FEFF 		bl	HAL_GPIO_Init
 551              	.LVL21:
 233:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 552              		.loc 1 233 5 is_stmt 1 view .LVU164
 233:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 553              		.loc 1 233 25 is_stmt 0 view .LVU165
 554 00ee 0423     		movs	r3, #4
 555 00f0 0793     		str	r3, [sp, #28]
 234:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 556              		.loc 1 234 5 is_stmt 1 view .LVU166
 234:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 557              		.loc 1 234 26 is_stmt 0 view .LVU167
 558 00f2 0895     		str	r5, [sp, #32]
 235:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 559              		.loc 1 235 5 is_stmt 1 view .LVU168
 235:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 560              		.loc 1 235 26 is_stmt 0 view .LVU169
 561 00f4 0994     		str	r4, [sp, #36]
 236:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 562              		.loc 1 236 5 is_stmt 1 view .LVU170
 236:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 563              		.loc 1 236 27 is_stmt 0 view .LVU171
 564 00f6 0A96     		str	r6, [sp, #40]
 237:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 565              		.loc 1 237 5 is_stmt 1 view .LVU172
 237:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 566              		.loc 1 237 31 is_stmt 0 view .LVU173
 567 00f8 0527     		movs	r7, #5
 568 00fa 0B97     		str	r7, [sp, #44]
 238:Core/Src/stm32f4xx_hal_msp.c **** 
 569              		.loc 1 238 5 is_stmt 1 view .LVU174
 570 00fc 07A9     		add	r1, sp, #28
 571 00fe 4046     		mov	r0, r8
 572 0100 FFF7FEFF 		bl	HAL_GPIO_Init
 573              	.LVL22:
 240:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 574              		.loc 1 240 5 view .LVU175
 240:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 575              		.loc 1 240 25 is_stmt 0 view .LVU176
 576 0104 4FF48063 		mov	r3, #1024
 577 0108 0793     		str	r3, [sp, #28]
 241:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 578              		.loc 1 241 5 is_stmt 1 view .LVU177
 241:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 579              		.loc 1 241 26 is_stmt 0 view .LVU178
 580 010a 0895     		str	r5, [sp, #32]
 242:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 581              		.loc 1 242 5 is_stmt 1 view .LVU179
 242:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 582              		.loc 1 242 26 is_stmt 0 view .LVU180
 583 010c 0994     		str	r4, [sp, #36]
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 18


 243:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 584              		.loc 1 243 5 is_stmt 1 view .LVU181
 243:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 585              		.loc 1 243 27 is_stmt 0 view .LVU182
 586 010e 0A96     		str	r6, [sp, #40]
 244:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 587              		.loc 1 244 5 is_stmt 1 view .LVU183
 244:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 588              		.loc 1 244 31 is_stmt 0 view .LVU184
 589 0110 0B97     		str	r7, [sp, #44]
 245:Core/Src/stm32f4xx_hal_msp.c **** 
 590              		.loc 1 245 5 is_stmt 1 view .LVU185
 591 0112 07A9     		add	r1, sp, #28
 592 0114 0548     		ldr	r0, .L23+16
 593 0116 FFF7FEFF 		bl	HAL_GPIO_Init
 594              	.LVL23:
 595              		.loc 1 252 1 is_stmt 0 view .LVU186
 596 011a 81E7     		b	.L17
 597              	.L24:
 598              		.align	2
 599              	.L23:
 600 011c 00300140 		.word	1073819648
 601 0120 00380040 		.word	1073756160
 602 0124 00380240 		.word	1073887232
 603 0128 00000240 		.word	1073872896
 604 012c 00040240 		.word	1073873920
 605 0130 00080240 		.word	1073874944
 606              		.cfi_endproc
 607              	.LFE137:
 609              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 610              		.align	1
 611              		.global	HAL_SPI_MspDeInit
 612              		.syntax unified
 613              		.thumb
 614              		.thumb_func
 616              	HAL_SPI_MspDeInit:
 617              	.LVL24:
 618              	.LFB138:
 253:Core/Src/stm32f4xx_hal_msp.c **** 
 254:Core/Src/stm32f4xx_hal_msp.c **** /**
 255:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 256:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 257:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 258:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 259:Core/Src/stm32f4xx_hal_msp.c **** */
 260:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 261:Core/Src/stm32f4xx_hal_msp.c **** {
 619              		.loc 1 261 1 is_stmt 1 view -0
 620              		.cfi_startproc
 621              		@ args = 0, pretend = 0, frame = 0
 622              		@ frame_needed = 0, uses_anonymous_args = 0
 623              		.loc 1 261 1 is_stmt 0 view .LVU188
 624 0000 08B5     		push	{r3, lr}
 625              		.cfi_def_cfa_offset 8
 626              		.cfi_offset 3, -8
 627              		.cfi_offset 14, -4
 262:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 19


 628              		.loc 1 262 3 is_stmt 1 view .LVU189
 629              		.loc 1 262 10 is_stmt 0 view .LVU190
 630 0002 0368     		ldr	r3, [r0]
 631              		.loc 1 262 5 view .LVU191
 632 0004 124A     		ldr	r2, .L31
 633 0006 9342     		cmp	r3, r2
 634 0008 03D0     		beq	.L29
 263:Core/Src/stm32f4xx_hal_msp.c ****   {
 264:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 265:Core/Src/stm32f4xx_hal_msp.c **** 
 266:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 267:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 268:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 269:Core/Src/stm32f4xx_hal_msp.c **** 
 270:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 271:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> SPI1_NSS
 272:Core/Src/stm32f4xx_hal_msp.c ****     PB3     ------> SPI1_SCK
 273:Core/Src/stm32f4xx_hal_msp.c ****     PB4     ------> SPI1_MISO
 274:Core/Src/stm32f4xx_hal_msp.c ****     PB5     ------> SPI1_MOSI
 275:Core/Src/stm32f4xx_hal_msp.c ****     */
 276:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4);
 277:Core/Src/stm32f4xx_hal_msp.c **** 
 278:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5);
 279:Core/Src/stm32f4xx_hal_msp.c **** 
 280:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 281:Core/Src/stm32f4xx_hal_msp.c **** 
 282:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 283:Core/Src/stm32f4xx_hal_msp.c ****   }
 284:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 635              		.loc 1 284 8 is_stmt 1 view .LVU192
 636              		.loc 1 284 10 is_stmt 0 view .LVU193
 637 000a 124A     		ldr	r2, .L31+4
 638 000c 9342     		cmp	r3, r2
 639 000e 0FD0     		beq	.L30
 640              	.LVL25:
 641              	.L25:
 285:Core/Src/stm32f4xx_hal_msp.c ****   {
 286:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 287:Core/Src/stm32f4xx_hal_msp.c **** 
 288:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 289:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 290:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 291:Core/Src/stm32f4xx_hal_msp.c **** 
 292:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 293:Core/Src/stm32f4xx_hal_msp.c ****     PC1     ------> SPI2_MOSI
 294:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> SPI2_MISO
 295:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 296:Core/Src/stm32f4xx_hal_msp.c ****     */
 297:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1|GPIO_PIN_2);
 298:Core/Src/stm32f4xx_hal_msp.c **** 
 299:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 300:Core/Src/stm32f4xx_hal_msp.c **** 
 301:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 302:Core/Src/stm32f4xx_hal_msp.c **** 
 303:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 304:Core/Src/stm32f4xx_hal_msp.c ****   }
 305:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 20


 306:Core/Src/stm32f4xx_hal_msp.c **** }
 642              		.loc 1 306 1 view .LVU194
 643 0010 08BD     		pop	{r3, pc}
 644              	.LVL26:
 645              	.L29:
 268:Core/Src/stm32f4xx_hal_msp.c **** 
 646              		.loc 1 268 5 is_stmt 1 view .LVU195
 647 0012 02F58432 		add	r2, r2, #67584
 648 0016 536C     		ldr	r3, [r2, #68]
 649 0018 23F48053 		bic	r3, r3, #4096
 650 001c 5364     		str	r3, [r2, #68]
 276:Core/Src/stm32f4xx_hal_msp.c **** 
 651              		.loc 1 276 5 view .LVU196
 652 001e 1021     		movs	r1, #16
 653 0020 0D48     		ldr	r0, .L31+8
 654              	.LVL27:
 276:Core/Src/stm32f4xx_hal_msp.c **** 
 655              		.loc 1 276 5 is_stmt 0 view .LVU197
 656 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 657              	.LVL28:
 278:Core/Src/stm32f4xx_hal_msp.c **** 
 658              		.loc 1 278 5 is_stmt 1 view .LVU198
 659 0026 3821     		movs	r1, #56
 660 0028 0C48     		ldr	r0, .L31+12
 661 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 662              	.LVL29:
 663 002e EFE7     		b	.L25
 664              	.LVL30:
 665              	.L30:
 290:Core/Src/stm32f4xx_hal_msp.c **** 
 666              		.loc 1 290 5 view .LVU199
 667 0030 02F50032 		add	r2, r2, #131072
 668 0034 136C     		ldr	r3, [r2, #64]
 669 0036 23F48043 		bic	r3, r3, #16384
 670 003a 1364     		str	r3, [r2, #64]
 297:Core/Src/stm32f4xx_hal_msp.c **** 
 671              		.loc 1 297 5 view .LVU200
 672 003c 0621     		movs	r1, #6
 673 003e 0848     		ldr	r0, .L31+16
 674              	.LVL31:
 297:Core/Src/stm32f4xx_hal_msp.c **** 
 675              		.loc 1 297 5 is_stmt 0 view .LVU201
 676 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 677              	.LVL32:
 299:Core/Src/stm32f4xx_hal_msp.c **** 
 678              		.loc 1 299 5 is_stmt 1 view .LVU202
 679 0044 4FF48061 		mov	r1, #1024
 680 0048 0448     		ldr	r0, .L31+12
 681 004a FFF7FEFF 		bl	HAL_GPIO_DeInit
 682              	.LVL33:
 683              		.loc 1 306 1 is_stmt 0 view .LVU203
 684 004e DFE7     		b	.L25
 685              	.L32:
 686              		.align	2
 687              	.L31:
 688 0050 00300140 		.word	1073819648
 689 0054 00380040 		.word	1073756160
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 21


 690 0058 00000240 		.word	1073872896
 691 005c 00040240 		.word	1073873920
 692 0060 00080240 		.word	1073874944
 693              		.cfi_endproc
 694              	.LFE138:
 696              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 697              		.align	1
 698              		.global	HAL_TIM_PWM_MspInit
 699              		.syntax unified
 700              		.thumb
 701              		.thumb_func
 703              	HAL_TIM_PWM_MspInit:
 704              	.LVL34:
 705              	.LFB139:
 307:Core/Src/stm32f4xx_hal_msp.c **** 
 308:Core/Src/stm32f4xx_hal_msp.c **** /**
 309:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
 310:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 311:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 312:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 313:Core/Src/stm32f4xx_hal_msp.c **** */
 314:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
 315:Core/Src/stm32f4xx_hal_msp.c **** {
 706              		.loc 1 315 1 is_stmt 1 view -0
 707              		.cfi_startproc
 708              		@ args = 0, pretend = 0, frame = 8
 709              		@ frame_needed = 0, uses_anonymous_args = 0
 710              		@ link register save eliminated.
 316:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM3)
 711              		.loc 1 316 3 view .LVU205
 712              		.loc 1 316 14 is_stmt 0 view .LVU206
 713 0000 0268     		ldr	r2, [r0]
 714              		.loc 1 316 5 view .LVU207
 715 0002 094B     		ldr	r3, .L40
 716 0004 9A42     		cmp	r2, r3
 717 0006 00D0     		beq	.L39
 718 0008 7047     		bx	lr
 719              	.L39:
 315:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM3)
 720              		.loc 1 315 1 view .LVU208
 721 000a 82B0     		sub	sp, sp, #8
 722              		.cfi_def_cfa_offset 8
 317:Core/Src/stm32f4xx_hal_msp.c ****   {
 318:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 319:Core/Src/stm32f4xx_hal_msp.c **** 
 320:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 321:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 322:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 723              		.loc 1 322 5 is_stmt 1 view .LVU209
 724              	.LBB13:
 725              		.loc 1 322 5 view .LVU210
 726 000c 0023     		movs	r3, #0
 727 000e 0193     		str	r3, [sp, #4]
 728              		.loc 1 322 5 view .LVU211
 729 0010 064B     		ldr	r3, .L40+4
 730 0012 1A6C     		ldr	r2, [r3, #64]
 731 0014 42F00202 		orr	r2, r2, #2
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 22


 732 0018 1A64     		str	r2, [r3, #64]
 733              		.loc 1 322 5 view .LVU212
 734 001a 1B6C     		ldr	r3, [r3, #64]
 735 001c 03F00203 		and	r3, r3, #2
 736 0020 0193     		str	r3, [sp, #4]
 737              		.loc 1 322 5 view .LVU213
 738 0022 019B     		ldr	r3, [sp, #4]
 739              	.LBE13:
 740              		.loc 1 322 5 discriminator 1 view .LVU214
 323:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 324:Core/Src/stm32f4xx_hal_msp.c **** 
 325:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 326:Core/Src/stm32f4xx_hal_msp.c ****   }
 327:Core/Src/stm32f4xx_hal_msp.c **** 
 328:Core/Src/stm32f4xx_hal_msp.c **** }
 741              		.loc 1 328 1 is_stmt 0 view .LVU215
 742 0024 02B0     		add	sp, sp, #8
 743              		.cfi_def_cfa_offset 0
 744              		@ sp needed
 745 0026 7047     		bx	lr
 746              	.L41:
 747              		.align	2
 748              	.L40:
 749 0028 00040040 		.word	1073742848
 750 002c 00380240 		.word	1073887232
 751              		.cfi_endproc
 752              	.LFE139:
 754              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 755              		.align	1
 756              		.global	HAL_TIM_MspPostInit
 757              		.syntax unified
 758              		.thumb
 759              		.thumb_func
 761              	HAL_TIM_MspPostInit:
 762              	.LVL35:
 763              	.LFB140:
 329:Core/Src/stm32f4xx_hal_msp.c **** 
 330:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 331:Core/Src/stm32f4xx_hal_msp.c **** {
 764              		.loc 1 331 1 is_stmt 1 view -0
 765              		.cfi_startproc
 766              		@ args = 0, pretend = 0, frame = 24
 767              		@ frame_needed = 0, uses_anonymous_args = 0
 768              		.loc 1 331 1 is_stmt 0 view .LVU217
 769 0000 00B5     		push	{lr}
 770              		.cfi_def_cfa_offset 4
 771              		.cfi_offset 14, -4
 772 0002 87B0     		sub	sp, sp, #28
 773              		.cfi_def_cfa_offset 32
 332:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 774              		.loc 1 332 3 is_stmt 1 view .LVU218
 775              		.loc 1 332 20 is_stmt 0 view .LVU219
 776 0004 0023     		movs	r3, #0
 777 0006 0193     		str	r3, [sp, #4]
 778 0008 0293     		str	r3, [sp, #8]
 779 000a 0393     		str	r3, [sp, #12]
 780 000c 0493     		str	r3, [sp, #16]
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 23


 781 000e 0593     		str	r3, [sp, #20]
 333:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM3)
 782              		.loc 1 333 3 is_stmt 1 view .LVU220
 783              		.loc 1 333 10 is_stmt 0 view .LVU221
 784 0010 0268     		ldr	r2, [r0]
 785              		.loc 1 333 5 view .LVU222
 786 0012 0E4B     		ldr	r3, .L46
 787 0014 9A42     		cmp	r2, r3
 788 0016 02D0     		beq	.L45
 789              	.LVL36:
 790              	.L42:
 334:Core/Src/stm32f4xx_hal_msp.c ****   {
 335:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 336:Core/Src/stm32f4xx_hal_msp.c **** 
 337:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 338:Core/Src/stm32f4xx_hal_msp.c **** 
 339:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 340:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 341:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> TIM3_CH1
 342:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> TIM3_CH2
 343:Core/Src/stm32f4xx_hal_msp.c ****     */
 344:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 345:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 346:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 347:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 348:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 349:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 350:Core/Src/stm32f4xx_hal_msp.c **** 
 351:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 352:Core/Src/stm32f4xx_hal_msp.c **** 
 353:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 354:Core/Src/stm32f4xx_hal_msp.c ****   }
 355:Core/Src/stm32f4xx_hal_msp.c **** 
 356:Core/Src/stm32f4xx_hal_msp.c **** }
 791              		.loc 1 356 1 view .LVU223
 792 0018 07B0     		add	sp, sp, #28
 793              		.cfi_remember_state
 794              		.cfi_def_cfa_offset 4
 795              		@ sp needed
 796 001a 5DF804FB 		ldr	pc, [sp], #4
 797              	.LVL37:
 798              	.L45:
 799              		.cfi_restore_state
 339:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 800              		.loc 1 339 5 is_stmt 1 view .LVU224
 801              	.LBB14:
 339:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 802              		.loc 1 339 5 view .LVU225
 803 001e 0023     		movs	r3, #0
 804 0020 0093     		str	r3, [sp]
 339:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 805              		.loc 1 339 5 view .LVU226
 806 0022 0B4B     		ldr	r3, .L46+4
 807 0024 1A6B     		ldr	r2, [r3, #48]
 808 0026 42F00102 		orr	r2, r2, #1
 809 002a 1A63     		str	r2, [r3, #48]
 339:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 24


 810              		.loc 1 339 5 view .LVU227
 811 002c 1B6B     		ldr	r3, [r3, #48]
 812 002e 03F00103 		and	r3, r3, #1
 813 0032 0093     		str	r3, [sp]
 339:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 814              		.loc 1 339 5 view .LVU228
 815 0034 009B     		ldr	r3, [sp]
 816              	.LBE14:
 339:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 817              		.loc 1 339 5 view .LVU229
 344:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 818              		.loc 1 344 5 view .LVU230
 344:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 819              		.loc 1 344 25 is_stmt 0 view .LVU231
 820 0036 C023     		movs	r3, #192
 821 0038 0193     		str	r3, [sp, #4]
 345:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 822              		.loc 1 345 5 is_stmt 1 view .LVU232
 345:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 823              		.loc 1 345 26 is_stmt 0 view .LVU233
 824 003a 0223     		movs	r3, #2
 825 003c 0293     		str	r3, [sp, #8]
 346:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 826              		.loc 1 346 5 is_stmt 1 view .LVU234
 347:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 827              		.loc 1 347 5 view .LVU235
 348:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 828              		.loc 1 348 5 view .LVU236
 348:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 829              		.loc 1 348 31 is_stmt 0 view .LVU237
 830 003e 0593     		str	r3, [sp, #20]
 349:Core/Src/stm32f4xx_hal_msp.c **** 
 831              		.loc 1 349 5 is_stmt 1 view .LVU238
 832 0040 01A9     		add	r1, sp, #4
 833 0042 0448     		ldr	r0, .L46+8
 834              	.LVL38:
 349:Core/Src/stm32f4xx_hal_msp.c **** 
 835              		.loc 1 349 5 is_stmt 0 view .LVU239
 836 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 837              	.LVL39:
 838              		.loc 1 356 1 view .LVU240
 839 0048 E6E7     		b	.L42
 840              	.L47:
 841 004a 00BF     		.align	2
 842              	.L46:
 843 004c 00040040 		.word	1073742848
 844 0050 00380240 		.word	1073887232
 845 0054 00000240 		.word	1073872896
 846              		.cfi_endproc
 847              	.LFE140:
 849              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 850              		.align	1
 851              		.global	HAL_TIM_PWM_MspDeInit
 852              		.syntax unified
 853              		.thumb
 854              		.thumb_func
 856              	HAL_TIM_PWM_MspDeInit:
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 25


 857              	.LVL40:
 858              	.LFB141:
 357:Core/Src/stm32f4xx_hal_msp.c **** /**
 358:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
 359:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 360:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 361:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 362:Core/Src/stm32f4xx_hal_msp.c **** */
 363:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
 364:Core/Src/stm32f4xx_hal_msp.c **** {
 859              		.loc 1 364 1 is_stmt 1 view -0
 860              		.cfi_startproc
 861              		@ args = 0, pretend = 0, frame = 0
 862              		@ frame_needed = 0, uses_anonymous_args = 0
 863              		@ link register save eliminated.
 365:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM3)
 864              		.loc 1 365 3 view .LVU242
 865              		.loc 1 365 14 is_stmt 0 view .LVU243
 866 0000 0268     		ldr	r2, [r0]
 867              		.loc 1 365 5 view .LVU244
 868 0002 054B     		ldr	r3, .L51
 869 0004 9A42     		cmp	r2, r3
 870 0006 00D0     		beq	.L50
 871              	.L48:
 366:Core/Src/stm32f4xx_hal_msp.c ****   {
 367:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 368:Core/Src/stm32f4xx_hal_msp.c **** 
 369:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 370:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 371:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 372:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 373:Core/Src/stm32f4xx_hal_msp.c **** 
 374:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 375:Core/Src/stm32f4xx_hal_msp.c ****   }
 376:Core/Src/stm32f4xx_hal_msp.c **** 
 377:Core/Src/stm32f4xx_hal_msp.c **** }
 872              		.loc 1 377 1 view .LVU245
 873 0008 7047     		bx	lr
 874              	.L50:
 371:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 875              		.loc 1 371 5 is_stmt 1 view .LVU246
 876 000a 044A     		ldr	r2, .L51+4
 877 000c 136C     		ldr	r3, [r2, #64]
 878 000e 23F00203 		bic	r3, r3, #2
 879 0012 1364     		str	r3, [r2, #64]
 880              		.loc 1 377 1 is_stmt 0 view .LVU247
 881 0014 F8E7     		b	.L48
 882              	.L52:
 883 0016 00BF     		.align	2
 884              	.L51:
 885 0018 00040040 		.word	1073742848
 886 001c 00380240 		.word	1073887232
 887              		.cfi_endproc
 888              	.LFE141:
 890              		.section	.text.HAL_PCD_MspInit,"ax",%progbits
 891              		.align	1
 892              		.global	HAL_PCD_MspInit
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 26


 893              		.syntax unified
 894              		.thumb
 895              		.thumb_func
 897              	HAL_PCD_MspInit:
 898              	.LVL41:
 899              	.LFB142:
 378:Core/Src/stm32f4xx_hal_msp.c **** 
 379:Core/Src/stm32f4xx_hal_msp.c **** /**
 380:Core/Src/stm32f4xx_hal_msp.c **** * @brief PCD MSP Initialization
 381:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 382:Core/Src/stm32f4xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 383:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 384:Core/Src/stm32f4xx_hal_msp.c **** */
 385:Core/Src/stm32f4xx_hal_msp.c **** void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
 386:Core/Src/stm32f4xx_hal_msp.c **** {
 900              		.loc 1 386 1 is_stmt 1 view -0
 901              		.cfi_startproc
 902              		@ args = 0, pretend = 0, frame = 120
 903              		@ frame_needed = 0, uses_anonymous_args = 0
 904              		.loc 1 386 1 is_stmt 0 view .LVU249
 905 0000 30B5     		push	{r4, r5, lr}
 906              		.cfi_def_cfa_offset 12
 907              		.cfi_offset 4, -12
 908              		.cfi_offset 5, -8
 909              		.cfi_offset 14, -4
 910 0002 9FB0     		sub	sp, sp, #124
 911              		.cfi_def_cfa_offset 136
 912 0004 0446     		mov	r4, r0
 387:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 913              		.loc 1 387 3 is_stmt 1 view .LVU250
 914              		.loc 1 387 20 is_stmt 0 view .LVU251
 915 0006 0021     		movs	r1, #0
 916 0008 1991     		str	r1, [sp, #100]
 917 000a 1A91     		str	r1, [sp, #104]
 918 000c 1B91     		str	r1, [sp, #108]
 919 000e 1C91     		str	r1, [sp, #112]
 920 0010 1D91     		str	r1, [sp, #116]
 388:Core/Src/stm32f4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 921              		.loc 1 388 3 is_stmt 1 view .LVU252
 922              		.loc 1 388 28 is_stmt 0 view .LVU253
 923 0012 5C22     		movs	r2, #92
 924 0014 02A8     		add	r0, sp, #8
 925              	.LVL42:
 926              		.loc 1 388 28 view .LVU254
 927 0016 FFF7FEFF 		bl	memset
 928              	.LVL43:
 389:Core/Src/stm32f4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 929              		.loc 1 389 3 is_stmt 1 view .LVU255
 930              		.loc 1 389 10 is_stmt 0 view .LVU256
 931 001a 2368     		ldr	r3, [r4]
 932              		.loc 1 389 5 view .LVU257
 933 001c B3F1A04F 		cmp	r3, #1342177280
 934 0020 01D0     		beq	.L57
 935              	.LVL44:
 936              	.L53:
 390:Core/Src/stm32f4xx_hal_msp.c ****   {
 391:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 27


 392:Core/Src/stm32f4xx_hal_msp.c **** 
 393:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 0 */
 394:Core/Src/stm32f4xx_hal_msp.c **** 
 395:Core/Src/stm32f4xx_hal_msp.c ****   /** Initializes the peripherals clock
 396:Core/Src/stm32f4xx_hal_msp.c ****   */
 397:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 398:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 399:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 400:Core/Src/stm32f4xx_hal_msp.c ****     {
 401:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 402:Core/Src/stm32f4xx_hal_msp.c ****     }
 403:Core/Src/stm32f4xx_hal_msp.c **** 
 404:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 405:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 406:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 407:Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 408:Core/Src/stm32f4xx_hal_msp.c ****     */
 409:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 410:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 411:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 412:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 413:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 414:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 415:Core/Src/stm32f4xx_hal_msp.c **** 
 416:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 417:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 418:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 419:Core/Src/stm32f4xx_hal_msp.c **** 
 420:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 1 */
 421:Core/Src/stm32f4xx_hal_msp.c ****   }
 422:Core/Src/stm32f4xx_hal_msp.c **** 
 423:Core/Src/stm32f4xx_hal_msp.c **** }
 937              		.loc 1 423 1 view .LVU258
 938 0022 1FB0     		add	sp, sp, #124
 939              		.cfi_remember_state
 940              		.cfi_def_cfa_offset 12
 941              		@ sp needed
 942 0024 30BD     		pop	{r4, r5, pc}
 943              	.LVL45:
 944              	.L57:
 945              		.cfi_restore_state
 397:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 946              		.loc 1 397 5 is_stmt 1 view .LVU259
 397:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 947              		.loc 1 397 46 is_stmt 0 view .LVU260
 948 0026 4FF48073 		mov	r3, #256
 949 002a 0293     		str	r3, [sp, #8]
 398:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 950              		.loc 1 398 5 is_stmt 1 view .LVU261
 399:Core/Src/stm32f4xx_hal_msp.c ****     {
 951              		.loc 1 399 5 view .LVU262
 399:Core/Src/stm32f4xx_hal_msp.c ****     {
 952              		.loc 1 399 9 is_stmt 0 view .LVU263
 953 002c 02A8     		add	r0, sp, #8
 954 002e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 955              	.LVL46:
 399:Core/Src/stm32f4xx_hal_msp.c ****     {
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 28


 956              		.loc 1 399 8 discriminator 1 view .LVU264
 957 0032 40BB     		cbnz	r0, .L58
 958              	.L55:
 404:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 959              		.loc 1 404 5 is_stmt 1 view .LVU265
 960              	.LBB15:
 404:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 961              		.loc 1 404 5 view .LVU266
 962 0034 0025     		movs	r5, #0
 963 0036 0095     		str	r5, [sp]
 404:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 964              		.loc 1 404 5 view .LVU267
 965 0038 144C     		ldr	r4, .L59
 966              	.LVL47:
 404:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 967              		.loc 1 404 5 is_stmt 0 view .LVU268
 968 003a 236B     		ldr	r3, [r4, #48]
 969 003c 43F00103 		orr	r3, r3, #1
 970 0040 2363     		str	r3, [r4, #48]
 404:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 971              		.loc 1 404 5 is_stmt 1 view .LVU269
 972 0042 236B     		ldr	r3, [r4, #48]
 973 0044 03F00103 		and	r3, r3, #1
 974 0048 0093     		str	r3, [sp]
 404:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 975              		.loc 1 404 5 view .LVU270
 976 004a 009B     		ldr	r3, [sp]
 977              	.LBE15:
 404:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 978              		.loc 1 404 5 view .LVU271
 409:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 979              		.loc 1 409 5 view .LVU272
 409:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 980              		.loc 1 409 25 is_stmt 0 view .LVU273
 981 004c 4FF4C053 		mov	r3, #6144
 982 0050 1993     		str	r3, [sp, #100]
 410:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 983              		.loc 1 410 5 is_stmt 1 view .LVU274
 410:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 984              		.loc 1 410 26 is_stmt 0 view .LVU275
 985 0052 0223     		movs	r3, #2
 986 0054 1A93     		str	r3, [sp, #104]
 411:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 987              		.loc 1 411 5 is_stmt 1 view .LVU276
 411:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 988              		.loc 1 411 26 is_stmt 0 view .LVU277
 989 0056 1B95     		str	r5, [sp, #108]
 412:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 990              		.loc 1 412 5 is_stmt 1 view .LVU278
 412:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 991              		.loc 1 412 27 is_stmt 0 view .LVU279
 992 0058 0323     		movs	r3, #3
 993 005a 1C93     		str	r3, [sp, #112]
 413:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 994              		.loc 1 413 5 is_stmt 1 view .LVU280
 413:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 995              		.loc 1 413 31 is_stmt 0 view .LVU281
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 29


 996 005c 0A23     		movs	r3, #10
 997 005e 1D93     		str	r3, [sp, #116]
 414:Core/Src/stm32f4xx_hal_msp.c **** 
 998              		.loc 1 414 5 is_stmt 1 view .LVU282
 999 0060 19A9     		add	r1, sp, #100
 1000 0062 0B48     		ldr	r0, .L59+4
 1001 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 1002              	.LVL48:
 417:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 1003              		.loc 1 417 5 view .LVU283
 417:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 1004              		.loc 1 417 5 view .LVU284
 1005 0068 636B     		ldr	r3, [r4, #52]
 1006 006a 43F08003 		orr	r3, r3, #128
 1007 006e 6363     		str	r3, [r4, #52]
 417:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 1008              		.loc 1 417 5 view .LVU285
 1009              	.LBB16:
 417:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 1010              		.loc 1 417 5 view .LVU286
 1011 0070 0195     		str	r5, [sp, #4]
 417:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 1012              		.loc 1 417 5 view .LVU287
 1013 0072 636C     		ldr	r3, [r4, #68]
 1014 0074 43F48043 		orr	r3, r3, #16384
 1015 0078 6364     		str	r3, [r4, #68]
 417:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 1016              		.loc 1 417 5 view .LVU288
 1017 007a 636C     		ldr	r3, [r4, #68]
 1018 007c 03F48043 		and	r3, r3, #16384
 1019 0080 0193     		str	r3, [sp, #4]
 417:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 1020              		.loc 1 417 5 view .LVU289
 1021 0082 019B     		ldr	r3, [sp, #4]
 1022              	.LBE16:
 417:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 1023              		.loc 1 417 5 discriminator 1 view .LVU290
 417:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 1024              		.loc 1 417 5 discriminator 1 view .LVU291
 1025              		.loc 1 423 1 is_stmt 0 view .LVU292
 1026 0084 CDE7     		b	.L53
 1027              	.LVL49:
 1028              	.L58:
 401:Core/Src/stm32f4xx_hal_msp.c ****     }
 1029              		.loc 1 401 7 is_stmt 1 view .LVU293
 1030 0086 FFF7FEFF 		bl	Error_Handler
 1031              	.LVL50:
 1032 008a D3E7     		b	.L55
 1033              	.L60:
 1034              		.align	2
 1035              	.L59:
 1036 008c 00380240 		.word	1073887232
 1037 0090 00000240 		.word	1073872896
 1038              		.cfi_endproc
 1039              	.LFE142:
 1041              		.section	.text.HAL_PCD_MspDeInit,"ax",%progbits
 1042              		.align	1
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 30


 1043              		.global	HAL_PCD_MspDeInit
 1044              		.syntax unified
 1045              		.thumb
 1046              		.thumb_func
 1048              	HAL_PCD_MspDeInit:
 1049              	.LVL51:
 1050              	.LFB143:
 424:Core/Src/stm32f4xx_hal_msp.c **** 
 425:Core/Src/stm32f4xx_hal_msp.c **** /**
 426:Core/Src/stm32f4xx_hal_msp.c **** * @brief PCD MSP De-Initialization
 427:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 428:Core/Src/stm32f4xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 429:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 430:Core/Src/stm32f4xx_hal_msp.c **** */
 431:Core/Src/stm32f4xx_hal_msp.c **** void HAL_PCD_MspDeInit(PCD_HandleTypeDef* hpcd)
 432:Core/Src/stm32f4xx_hal_msp.c **** {
 1051              		.loc 1 432 1 view -0
 1052              		.cfi_startproc
 1053              		@ args = 0, pretend = 0, frame = 0
 1054              		@ frame_needed = 0, uses_anonymous_args = 0
 1055              		.loc 1 432 1 is_stmt 0 view .LVU295
 1056 0000 08B5     		push	{r3, lr}
 1057              		.cfi_def_cfa_offset 8
 1058              		.cfi_offset 3, -8
 1059              		.cfi_offset 14, -4
 433:Core/Src/stm32f4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 1060              		.loc 1 433 3 is_stmt 1 view .LVU296
 1061              		.loc 1 433 10 is_stmt 0 view .LVU297
 1062 0002 0368     		ldr	r3, [r0]
 1063              		.loc 1 433 5 view .LVU298
 1064 0004 B3F1A04F 		cmp	r3, #1342177280
 1065 0008 00D0     		beq	.L64
 1066              	.LVL52:
 1067              	.L61:
 434:Core/Src/stm32f4xx_hal_msp.c ****   {
 435:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 0 */
 436:Core/Src/stm32f4xx_hal_msp.c **** 
 437:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 0 */
 438:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 439:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_DISABLE();
 440:Core/Src/stm32f4xx_hal_msp.c **** 
 441:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 442:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 443:Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 444:Core/Src/stm32f4xx_hal_msp.c ****     */
 445:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 446:Core/Src/stm32f4xx_hal_msp.c **** 
 447:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 1 */
 448:Core/Src/stm32f4xx_hal_msp.c **** 
 449:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 1 */
 450:Core/Src/stm32f4xx_hal_msp.c ****   }
 451:Core/Src/stm32f4xx_hal_msp.c **** 
 452:Core/Src/stm32f4xx_hal_msp.c **** }
 1068              		.loc 1 452 1 view .LVU299
 1069 000a 08BD     		pop	{r3, pc}
 1070              	.LVL53:
 1071              	.L64:
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 31


 439:Core/Src/stm32f4xx_hal_msp.c **** 
 1072              		.loc 1 439 5 is_stmt 1 view .LVU300
 1073 000c 054A     		ldr	r2, .L65
 1074 000e 536B     		ldr	r3, [r2, #52]
 1075 0010 23F08003 		bic	r3, r3, #128
 1076 0014 5363     		str	r3, [r2, #52]
 445:Core/Src/stm32f4xx_hal_msp.c **** 
 1077              		.loc 1 445 5 view .LVU301
 1078 0016 4FF4C051 		mov	r1, #6144
 1079 001a 0348     		ldr	r0, .L65+4
 1080              	.LVL54:
 445:Core/Src/stm32f4xx_hal_msp.c **** 
 1081              		.loc 1 445 5 is_stmt 0 view .LVU302
 1082 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1083              	.LVL55:
 1084              		.loc 1 452 1 view .LVU303
 1085 0020 F3E7     		b	.L61
 1086              	.L66:
 1087 0022 00BF     		.align	2
 1088              	.L65:
 1089 0024 00380240 		.word	1073887232
 1090 0028 00000240 		.word	1073872896
 1091              		.cfi_endproc
 1092              	.LFE143:
 1094              		.text
 1095              	.Letext0:
 1096              		.file 2 "C:/Users/danis/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 1097              		.file 3 "C:/Users/danis/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 1098              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 1099              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1100              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1101              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1102              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1103              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1104              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1105              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_usb.h"
 1106              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pcd.h"
 1107              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_qspi.h"
 1108              		.file 14 "Core/Inc/main.h"
 1109              		.file 15 "<built-in>"
ARM GAS  C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s 			page 32


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:21     .text.HAL_MspInit:00000000 $t
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:78     .text.HAL_MspInit:00000034 $d
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:83     .text.HAL_QSPI_MspInit:00000000 $t
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:89     .text.HAL_QSPI_MspInit:00000000 HAL_QSPI_MspInit
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:256    .text.HAL_QSPI_MspInit:000000b0 $d
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:264    .text.HAL_QSPI_MspDeInit:00000000 $t
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:270    .text.HAL_QSPI_MspDeInit:00000000 HAL_QSPI_MspDeInit
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:317    .text.HAL_QSPI_MspDeInit:0000002c $d
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:325    .text.HAL_SPI_MspInit:00000000 $t
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:331    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:600    .text.HAL_SPI_MspInit:0000011c $d
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:610    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:616    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:688    .text.HAL_SPI_MspDeInit:00000050 $d
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:697    .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:703    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:749    .text.HAL_TIM_PWM_MspInit:00000028 $d
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:755    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:761    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:843    .text.HAL_TIM_MspPostInit:0000004c $d
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:850    .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:856    .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:885    .text.HAL_TIM_PWM_MspDeInit:00000018 $d
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:891    .text.HAL_PCD_MspInit:00000000 $t
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:897    .text.HAL_PCD_MspInit:00000000 HAL_PCD_MspInit
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:1036   .text.HAL_PCD_MspInit:0000008c $d
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:1042   .text.HAL_PCD_MspDeInit:00000000 $t
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:1048   .text.HAL_PCD_MspDeInit:00000000 HAL_PCD_MspDeInit
C:\Users\danis\AppData\Local\Temp\ccttD5rQ.s:1089   .text.HAL_PCD_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
