##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Blink_Clock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for CyILO
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyILO:R vs. CyILO:R)
		5.2::Critical Path Report for (Blink_Clock:R vs. Blink_Clock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: ADC_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_theACLK                  | N/A                   | Target: 0.15 MHz    | 
Clock: ADC_theACLK(fixed-function)  | N/A                   | Target: 0.15 MHz    | 
Clock: Blink_Clock                  | Frequency: 42.90 MHz  | Target: 0.00 MHz    | 
Clock: CyBUS_CLK                    | Frequency: 84.60 MHz  | Target: 24.00 MHz   | 
Clock: CyILO                        | Frequency: 60.61 MHz  | Target: 0.10 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyXTAL_32kHz                 | N/A                   | Target: 0.03 MHz    | 
Clock: \ADC:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Blink_Clock   Blink_Clock    1e+009           999976692   N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     CyBUS_CLK      41666.7          29846       N/A              N/A         N/A              N/A         N/A              N/A         
CyILO         CyILO          1e+007           9983501     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name          Clock to Out  Clock Name:Phase  
-----------------  ------------  ----------------  
EEPROM_LED(0)_PAD  23907         Blink_Clock:R     
FLASH_LED(0)_PAD   24070         Blink_Clock:R     
USB_LED(0)_PAD     23194         Blink_Clock:R     


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Blink_Clock
*****************************************
Clock: Blink_Clock
Frequency: 42.90 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999976692p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -5090
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18218
-------------------------------------   ----- 
End-of-path arrival time (ps)           18218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3   2320   2320  999976692  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0   2320  999976692  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2960   5280  999976692  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   3228   8508  999976692  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   9710  18218  999976692  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0  18218  999976692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock            datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 84.60 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hibernate_B(0)/fb
Path End       : \Hibernate_DB:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \Hibernate_DB:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 29846p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8311
-------------------------------------   ---- 
End-of-path arrival time (ps)           8311
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hibernate_B(0)/in_clock                                     iocell3             0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Hibernate_B(0)/fb                            iocell3       1726   1726  29846  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_0\/main_0  macrocell15   6585   8311  29846  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell15         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyILO
***********************************
Clock: CyILO
Frequency: 60.61 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_3\/q
Path End       : \LowFreq_DV:count_8\/main_11
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9983501p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                       0
+ Clock path delay                       6481
+ Data path delay                       12181
-------------------------------------   ----- 
End-of-path arrival time (ps)           18663
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6481   6481  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_3\/q                                 macrocell21   1250   7731  9983501  RISE       1
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_4  macrocell17   5267  12998  9983501  RISE       1
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell17   3350  16348  9983501  RISE       1
\LowFreq_DV:count_8\/main_11                           macrocell26   2314  18663  9983501  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5673   5673  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyILO:R vs. CyILO:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_3\/q
Path End       : \LowFreq_DV:count_8\/main_11
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9983501p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                       0
+ Clock path delay                       6481
+ Data path delay                       12181
-------------------------------------   ----- 
End-of-path arrival time (ps)           18663
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6481   6481  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_3\/q                                 macrocell21   1250   7731  9983501  RISE       1
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_4  macrocell17   5267  12998  9983501  RISE       1
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell17   3350  16348  9983501  RISE       1
\LowFreq_DV:count_8\/main_11                           macrocell26   2314  18663  9983501  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5673   5673  RISE       1


5.2::Critical Path Report for (Blink_Clock:R vs. Blink_Clock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999976692p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -5090
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18218
-------------------------------------   ----- 
End-of-path arrival time (ps)           18218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3   2320   2320  999976692  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0   2320  999976692  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2960   5280  999976692  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   3228   8508  999976692  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   9710  18218  999976692  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0  18218  999976692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock            datapathcell4       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hibernate_B(0)/fb
Path End       : \Hibernate_DB:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \Hibernate_DB:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 29846p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8311
-------------------------------------   ---- 
End-of-path arrival time (ps)           8311
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hibernate_B(0)/in_clock                                     iocell3             0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Hibernate_B(0)/fb                            iocell3       1726   1726  29846  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_0\/main_0  macrocell15   6585   8311  29846  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell15         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hibernate_B(0)/fb
Path End       : \Hibernate_DB:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \Hibernate_DB:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 29846p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8311
-------------------------------------   ---- 
End-of-path arrival time (ps)           8311
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hibernate_B(0)/in_clock                                     iocell3             0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Hibernate_B(0)/fb                            iocell3       1726   1726  29846  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_0\/main_0  macrocell15   6585   8311  29846  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : TakeSample_B(0)/fb
Path End       : \TakeSample_DB:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \TakeSample_DB:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 29996p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8161
-------------------------------------   ---- 
End-of-path arrival time (ps)           8161
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
TakeSample_B(0)/in_clock                                    iocell7             0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
TakeSample_B(0)/fb                            iocell7       2190   2190  29996  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_0\/main_0  macrocell33   5971   8161  29996  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell33         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Vbus(0)/fb
Path End       : \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 30102p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8055
-------------------------------------   ---- 
End-of-path arrival time (ps)           8055
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vbus(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Vbus(0)/fb                                    iocell9       1504   1504  30102  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/main_0  macrocell36   6551   8055  30102  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell36         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : StopCollection_B(0)/fb
Path End       : \StopCollection_DB:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \StopCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 31512p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6644
-------------------------------------   ---- 
End-of-path arrival time (ps)           6644
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
StopCollection_B(0)/in_clock                                iocell6             0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
StopCollection_B(0)/fb                            iocell6       2052   2052  31512  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_0\/main_0  macrocell31   4592   6644  31512  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0           macrocell31         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : StartCollection_B(0)/fb
Path End       : \StartCollection_DB:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \StartCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 32214p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5943
-------------------------------------   ---- 
End-of-path arrival time (ps)           5943
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
StartCollection_B(0)/in_clock                               iocell5             0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
StartCollection_B(0)/fb                            iocell5       1355   1355  32214  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_0\/main_0  macrocell29   4588   5943  32214  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0          macrocell29         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_408/main_0
Capture Clock  : Net_408/clock_0
Path slack     : 33997p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/q  macrocell36   1250   1250  33997  RISE       1
Net_408/main_0                           macrocell7    2910   4160  33997  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_408/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 33997p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/q       macrocell36   1250   1250  33997  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/main_0  macrocell37   2910   4160  33997  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell37         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartCollection_DB:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_849/main_0
Capture Clock  : Net_849/clock_0
Path slack     : 34074p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4082
-------------------------------------   ---- 
End-of-path arrival time (ps)           4082
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0          macrocell29         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\StartCollection_DB:DEBOUNCER[0]:d_sync_0\/q  macrocell29   1250   1250  34074  RISE       1
Net_849/main_0                                macrocell11   2832   4082  34074  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_849/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartCollection_DB:DEBOUNCER[0]:d_sync_0\/q
Path End       : \StartCollection_DB:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \StartCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 34074p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4082
-------------------------------------   ---- 
End-of-path arrival time (ps)           4082
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0          macrocell29         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\StartCollection_DB:DEBOUNCER[0]:d_sync_0\/q       macrocell29   1250   1250  34074  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_1\/main_0  macrocell30   2832   4082  34074  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell30         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hibernate_DB:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_818/main_1
Capture Clock  : Net_818/clock_0
Path slack     : 34605p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Hibernate_DB:DEBOUNCER[0]:d_sync_1\/q  macrocell16   1250   1250  34605  RISE       1
Net_818/main_1                          macrocell8    2302   3552  34605  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_818/clock_0                                             macrocell8          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TakeSample_DB:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_865/main_1
Capture Clock  : Net_865/clock_0
Path slack     : 34605p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\TakeSample_DB:DEBOUNCER[0]:d_sync_1\/q  macrocell34   1250   1250  34605  RISE       1
Net_865/main_1                           macrocell12   2302   3552  34605  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_865/clock_0                                             macrocell12         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hibernate_DB:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_818/main_0
Capture Clock  : Net_818/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Hibernate_DB:DEBOUNCER[0]:d_sync_0\/q  macrocell15   1250   1250  34607  RISE       1
Net_818/main_0                          macrocell8    2300   3550  34607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_818/clock_0                                             macrocell8          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hibernate_DB:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Hibernate_DB:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Hibernate_DB:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Hibernate_DB:DEBOUNCER[0]:d_sync_0\/q       macrocell15   1250   1250  34607  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_1\/main_0  macrocell16   2300   3550  34607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TakeSample_DB:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_865/main_0
Capture Clock  : Net_865/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\TakeSample_DB:DEBOUNCER[0]:d_sync_0\/q  macrocell33   1250   1250  34607  RISE       1
Net_865/main_0                           macrocell12   2300   3550  34607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_865/clock_0                                             macrocell12         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TakeSample_DB:DEBOUNCER[0]:d_sync_0\/q
Path End       : \TakeSample_DB:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \TakeSample_DB:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\TakeSample_DB:DEBOUNCER[0]:d_sync_0\/q       macrocell33   1250   1250  34607  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_1\/main_0  macrocell34   2300   3550  34607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell34         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartCollection_DB:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_849/main_1
Capture Clock  : Net_849/clock_0
Path slack     : 34614p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\StartCollection_DB:DEBOUNCER[0]:d_sync_1\/q  macrocell30   1250   1250  34614  RISE       1
Net_849/main_1                                macrocell11   2292   3542  34614  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_849/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_408/main_1
Capture Clock  : Net_408/clock_0
Path slack     : 34615p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/q  macrocell37   1250   1250  34615  RISE       1
Net_408/main_1                           macrocell7    2291   3541  34615  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_408/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StopCollection_DB:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_820/main_1
Capture Clock  : Net_820/clock_0
Path slack     : 34670p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\StopCollection_DB:DEBOUNCER[0]:d_sync_1\/q  macrocell32   1250   1250  34670  RISE       1
Net_820/main_1                               macrocell9    2236   3486  34670  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_820/clock_0                                             macrocell9          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StopCollection_DB:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_820/main_0
Capture Clock  : Net_820/clock_0
Path slack     : 34673p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0           macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\StopCollection_DB:DEBOUNCER[0]:d_sync_0\/q  macrocell31   1250   1250  34673  RISE       1
Net_820/main_0                               macrocell9    2234   3484  34673  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_820/clock_0                                             macrocell9          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StopCollection_DB:DEBOUNCER[0]:d_sync_0\/q
Path End       : \StopCollection_DB:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \StopCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 34673p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0           macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\StopCollection_DB:DEBOUNCER[0]:d_sync_0\/q       macrocell31   1250   1250  34673  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_1\/main_0  macrocell32   2234   3484  34673  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0           macrocell32         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_4/out
Path End       : \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/clk_en
Capture Clock  : \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 34848p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4719
-------------------------------------   ---- 
End-of-path arrival time (ps)           4719
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_4/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_4/out                          synccell      1480   1480  34848  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/clk_en  macrocell36   3239   4719  34848  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell36         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_1/out
Path End       : \StartCollection_DB:DEBOUNCER[0]:d_sync_0\/clk_en
Capture Clock  : \StartCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 34908p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_1/clock                                      synccell            0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_1/out                               synccell      1480   1480  34908  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_0\/clk_en  macrocell29   3179   4659  34908  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0          macrocell29         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_1/out
Path End       : Net_849/clk_en
Capture Clock  : Net_849/clock_0
Path slack     : 35767p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3800
-------------------------------------   ---- 
End-of-path arrival time (ps)           3800
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_1/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_1/out  synccell      1480   1480  34908  RISE       1
Net_849/clk_en        macrocell11   2320   3800  35767  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_849/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_1/out
Path End       : \StartCollection_DB:DEBOUNCER[0]:d_sync_1\/clk_en
Capture Clock  : \StartCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 35767p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3800
-------------------------------------   ---- 
End-of-path arrival time (ps)           3800
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_1/clock                                      synccell            0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_1/out                               synccell      1480   1480  34908  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_1\/clk_en  macrocell30   2320   3800  35767  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell30         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC/out
Path End       : Net_818/clk_en
Capture Clock  : Net_818/clock_0
Path slack     : 35775p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC/out  synccell      1480   1480  35775  RISE       1
Net_818/clk_en      macrocell8    2312   3792  35775  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_818/clock_0                                             macrocell8          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC/out
Path End       : \Hibernate_DB:DEBOUNCER[0]:d_sync_0\/clk_en
Capture Clock  : \Hibernate_DB:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 35775p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC/out                           synccell      1480   1480  35775  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_0\/clk_en  macrocell15   2312   3792  35775  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC/out
Path End       : \Hibernate_DB:DEBOUNCER[0]:d_sync_1\/clk_en
Capture Clock  : \Hibernate_DB:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 35775p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC/out                           synccell      1480   1480  35775  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_1\/clk_en  macrocell16   2312   3792  35775  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_4/out
Path End       : Net_408/clk_en
Capture Clock  : Net_408/clock_0
Path slack     : 35775p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_4/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_4/out  synccell      1480   1480  34848  RISE       1
Net_408/clk_en        macrocell7    2312   3792  35775  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_408/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_4/out
Path End       : \Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/clk_en
Capture Clock  : \Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 35775p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_4/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_4/out                          synccell      1480   1480  34848  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/clk_en  macrocell37   2312   3792  35775  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell37         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_3/out
Path End       : Net_865/clk_en
Capture Clock  : Net_865/clock_0
Path slack     : 35799p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3768
-------------------------------------   ---- 
End-of-path arrival time (ps)           3768
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_3/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_3/out  synccell      1480   1480  35799  RISE       1
Net_865/clk_en        macrocell12   2288   3768  35799  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_865/clock_0                                             macrocell12         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_3/out
Path End       : \TakeSample_DB:DEBOUNCER[0]:d_sync_0\/clk_en
Capture Clock  : \TakeSample_DB:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 35799p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3768
-------------------------------------   ---- 
End-of-path arrival time (ps)           3768
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_3/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_3/out                          synccell      1480   1480  35799  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_0\/clk_en  macrocell33   2288   3768  35799  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell33         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_3/out
Path End       : \TakeSample_DB:DEBOUNCER[0]:d_sync_1\/clk_en
Capture Clock  : \TakeSample_DB:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 35799p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3768
-------------------------------------   ---- 
End-of-path arrival time (ps)           3768
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_3/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_3/out                          synccell      1480   1480  35799  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_1\/clk_en  macrocell34   2288   3768  35799  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell34         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_2/out
Path End       : Net_820/clk_en
Capture Clock  : Net_820/clock_0
Path slack     : 35855p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3712
-------------------------------------   ---- 
End-of-path arrival time (ps)           3712
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_2/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_2/out  synccell      1480   1480  35855  RISE       1
Net_820/clk_en        macrocell9    2232   3712  35855  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_820/clock_0                                             macrocell9          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_2/out
Path End       : \StopCollection_DB:DEBOUNCER[0]:d_sync_0\/clk_en
Capture Clock  : \StopCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 35855p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3712
-------------------------------------   ---- 
End-of-path arrival time (ps)           3712
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_2/clock                                      synccell            0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_2/out                              synccell      1480   1480  35855  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_0\/clk_en  macrocell31   2232   3712  35855  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0           macrocell31         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_2/out
Path End       : \StopCollection_DB:DEBOUNCER[0]:d_sync_1\/clk_en
Capture Clock  : \StopCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 35855p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3712
-------------------------------------   ---- 
End-of-path arrival time (ps)           3712
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_2/clock                                      synccell            0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_2/out                              synccell      1480   1480  35855  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_1\/clk_en  macrocell32   2232   3712  35855  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0           macrocell32         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_3\/q
Path End       : \LowFreq_DV:count_8\/main_11
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9983501p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                       0
+ Clock path delay                       6481
+ Data path delay                       12181
-------------------------------------   ----- 
End-of-path arrival time (ps)           18663
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6481   6481  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_3\/q                                 macrocell21   1250   7731  9983501  RISE       1
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_4  macrocell17   5267  12998  9983501  RISE       1
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell17   3350  16348  9983501  RISE       1
\LowFreq_DV:count_8\/main_11                           macrocell26   2314  18663  9983501  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5673   5673  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_3\/q
Path End       : \LowFreq_DV:count_9\/main_11
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9983501p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                       0
+ Clock path delay                       6481
+ Data path delay                       12181
-------------------------------------   ----- 
End-of-path arrival time (ps)           18663
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6481   6481  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_3\/q                                 macrocell21   1250   7731  9983501  RISE       1
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_4  macrocell17   5267  12998  9983501  RISE       1
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell17   3350  16348  9983501  RISE       1
\LowFreq_DV:count_9\/main_11                           macrocell27   2314  18663  9983501  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5673   5673  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_4\/q
Path End       : \LowFreq_DV:count_3\/main_6
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9987744p

Capture Clock Arrival Time                        0
+ Clock path delay                             6481
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002971

Launch Clock Arrival Time                      0
+ Clock path delay                      6601
+ Data path delay                       8626
-------------------------------------   ---- 
End-of-path arrival time (ps)           15227
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      6601   6601  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_4\/q       macrocell22   1250   7851  9984119  RISE       1
\LowFreq_DV:count_3\/main_6  macrocell21   7376  15227  9987744  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6481   6481  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_1\/q
Path End       : \LowFreq_DV:count_3\/main_9
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9988159p

Capture Clock Arrival Time                        0
+ Clock path delay                             6481
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002971

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       9139
-------------------------------------   ---- 
End-of-path arrival time (ps)           14813
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_1\/q       macrocell19   1250   6923  9985181  RISE       1
\LowFreq_DV:count_3\/main_9  macrocell21   7889  14813  9988159  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6481   6481  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_4\/q
Path End       : \LowFreq_DV:count_5\/main_6
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9988272p

Capture Clock Arrival Time                        0
+ Clock path delay                             6481
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002971

Launch Clock Arrival Time                      0
+ Clock path delay                      6601
+ Data path delay                       8098
-------------------------------------   ---- 
End-of-path arrival time (ps)           14700
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      6601   6601  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_4\/q       macrocell22   1250   7851  9984119  RISE       1
\LowFreq_DV:count_5\/main_6  macrocell23   6848  14700  9988272  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6481   6481  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : \LowFreq_DV:count_2\/main_2
Capture Clock  : \LowFreq_DV:count_2\/clock_0
Path slack     : 9988298p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      6481
+ Data path delay                       7384
-------------------------------------   ---- 
End-of-path arrival time (ps)           13865
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      6481   6481  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q       macrocell18   1250   7731  9984207  RISE       1
\LowFreq_DV:count_2\/main_2  macrocell20   6134  13865  9988298  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      5673   5673  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : \LowFreq_DV:count_8\/main_10
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9988298p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      6481
+ Data path delay                       7384
-------------------------------------   ---- 
End-of-path arrival time (ps)           13865
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      6481   6481  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q        macrocell18   1250   7731  9984207  RISE       1
\LowFreq_DV:count_8\/main_10  macrocell26   6134  13865  9988298  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5673   5673  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : \LowFreq_DV:count_9\/main_10
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9988298p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      6481
+ Data path delay                       7384
-------------------------------------   ---- 
End-of-path arrival time (ps)           13865
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      6481   6481  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q        macrocell18   1250   7731  9984207  RISE       1
\LowFreq_DV:count_9\/main_10  macrocell27   6134  13865  9988298  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5673   5673  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_6\/q
Path End       : \LowFreq_DV:count_7\/main_4
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9988384p

Capture Clock Arrival Time                        0
+ Clock path delay                             6601
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003091

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       9034
-------------------------------------   ---- 
End-of-path arrival time (ps)           14707
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_6\/q       macrocell24   1250   6923  9984608  RISE       1
\LowFreq_DV:count_7\/main_4  macrocell25   7784  14707  9988384  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6601   6601  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_3\/q
Path End       : \LowFreq_DV:count_8\/main_7
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9988598p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      6481
+ Data path delay                       7084
-------------------------------------   ---- 
End-of-path arrival time (ps)           13565
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6481   6481  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_3\/q       macrocell21   1250   7731  9983501  RISE       1
\LowFreq_DV:count_8\/main_7  macrocell26   5834  13565  9988598  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5673   5673  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_3\/q
Path End       : \LowFreq_DV:count_9\/main_7
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9988598p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      6481
+ Data path delay                       7084
-------------------------------------   ---- 
End-of-path arrival time (ps)           13565
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6481   6481  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_3\/q       macrocell21   1250   7731  9983501  RISE       1
\LowFreq_DV:count_9\/main_7  macrocell27   5834  13565  9988598  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5673   5673  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_3\/q
Path End       : Net_1047/main_8
Capture Clock  : Net_1047/clock_0
Path slack     : 9988598p

Capture Clock Arrival Time                        0
+ Clock path delay                             6601
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003091

Launch Clock Arrival Time                      0
+ Clock path delay                      6481
+ Data path delay                       8011
-------------------------------------   ---- 
End-of-path arrival time (ps)           14493
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6481   6481  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_3\/q  macrocell21   1250   7731  9983501  RISE       1
Net_1047/main_8         macrocell1    6761  14493  9988598  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6601   6601  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_3\/q
Path End       : \LowFreq_DV:count_4\/main_1
Capture Clock  : \LowFreq_DV:count_4\/clock_0
Path slack     : 9988612p

Capture Clock Arrival Time                        0
+ Clock path delay                             6601
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003091

Launch Clock Arrival Time                      0
+ Clock path delay                      6481
+ Data path delay                       7998
-------------------------------------   ---- 
End-of-path arrival time (ps)           14480
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6481   6481  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_3\/q       macrocell21   1250   7731  9983501  RISE       1
\LowFreq_DV:count_4\/main_1  macrocell22   6748  14480  9988612  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      6601   6601  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_3\/q
Path End       : \LowFreq_DV:count_7\/main_7
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9988612p

Capture Clock Arrival Time                        0
+ Clock path delay                             6601
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003091

Launch Clock Arrival Time                      0
+ Clock path delay                      6481
+ Data path delay                       7998
-------------------------------------   ---- 
End-of-path arrival time (ps)           14480
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6481   6481  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_3\/q       macrocell21   1250   7731  9983501  RISE       1
\LowFreq_DV:count_7\/main_7  macrocell25   6748  14480  9988612  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6601   6601  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_6\/q
Path End       : \LowFreq_DV:count_3\/main_4
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9988832p

Capture Clock Arrival Time                        0
+ Clock path delay                             6481
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002971

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       8466
-------------------------------------   ---- 
End-of-path arrival time (ps)           14139
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_6\/q       macrocell24   1250   6923  9984608  RISE       1
\LowFreq_DV:count_3\/main_4  macrocell21   7216  14139  9988832  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6481   6481  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_1\/q
Path End       : Net_1047/main_10
Capture Clock  : Net_1047/clock_0
Path slack     : 9988847p

Capture Clock Arrival Time                        0
+ Clock path delay                             6601
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003091

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       8571
-------------------------------------   ---- 
End-of-path arrival time (ps)           14245
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      5673   5673  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_1\/q  macrocell19   1250   6923  9985181  RISE       1
Net_1047/main_10        macrocell1    7321  14245  9988847  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6601   6601  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_1\/q
Path End       : \LowFreq_DV:count_4\/main_3
Capture Clock  : \LowFreq_DV:count_4\/clock_0
Path slack     : 9988860p

Capture Clock Arrival Time                        0
+ Clock path delay                             6601
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003091

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       8558
-------------------------------------   ---- 
End-of-path arrival time (ps)           14231
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_1\/q       macrocell19   1250   6923  9985181  RISE       1
\LowFreq_DV:count_4\/main_3  macrocell22   7308  14231  9988860  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      6601   6601  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_1\/q
Path End       : \LowFreq_DV:count_7\/main_9
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9988860p

Capture Clock Arrival Time                        0
+ Clock path delay                             6601
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003091

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       8558
-------------------------------------   ---- 
End-of-path arrival time (ps)           14231
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_1\/q       macrocell19   1250   6923  9985181  RISE       1
\LowFreq_DV:count_7\/main_9  macrocell25   7308  14231  9988860  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6601   6601  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_1\/q
Path End       : \LowFreq_DV:count_5\/main_9
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9988861p

Capture Clock Arrival Time                        0
+ Clock path delay                             6481
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002971

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       8437
-------------------------------------   ---- 
End-of-path arrival time (ps)           14111
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_1\/q       macrocell19   1250   6923  9985181  RISE       1
\LowFreq_DV:count_5\/main_9  macrocell23   7187  14111  9988861  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6481   6481  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_1\/q
Path End       : \LowFreq_DV:count_2\/main_1
Capture Clock  : \LowFreq_DV:count_2\/clock_0
Path slack     : 9988953p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       7537
-------------------------------------   ---- 
End-of-path arrival time (ps)           13210
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_1\/q       macrocell19   1250   6923  9985181  RISE       1
\LowFreq_DV:count_2\/main_1  macrocell20   6287  13210  9988953  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      5673   5673  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_1\/q
Path End       : \LowFreq_DV:count_8\/main_9
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9988953p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       7537
-------------------------------------   ---- 
End-of-path arrival time (ps)           13210
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_1\/q       macrocell19   1250   6923  9985181  RISE       1
\LowFreq_DV:count_8\/main_9  macrocell26   6287  13210  9988953  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5673   5673  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_1\/q
Path End       : \LowFreq_DV:count_9\/main_9
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9988953p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       7537
-------------------------------------   ---- 
End-of-path arrival time (ps)           13210
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_1\/q       macrocell19   1250   6923  9985181  RISE       1
\LowFreq_DV:count_9\/main_9  macrocell27   6287  13210  9988953  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5673   5673  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_6\/q
Path End       : Net_1047/main_5
Capture Clock  : Net_1047/clock_0
Path slack     : 9988954p

Capture Clock Arrival Time                        0
+ Clock path delay                             6601
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003091

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       8464
-------------------------------------   ---- 
End-of-path arrival time (ps)           14138
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      5673   5673  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_6\/q  macrocell24   1250   6923  9984608  RISE       1
Net_1047/main_5         macrocell1    7214  14138  9988954  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6601   6601  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_3\/q
Path End       : \LowFreq_DV:count_6\/main_7
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9989165p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      6481
+ Data path delay                       6517
-------------------------------------   ---- 
End-of-path arrival time (ps)           12998
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6481   6481  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_3\/q       macrocell21   1250   7731  9983501  RISE       1
\LowFreq_DV:count_6\/main_7  macrocell24   5267  12998  9989165  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      5673   5673  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_5\/q
Path End       : \LowFreq_DV:count_7\/main_5
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9989197p

Capture Clock Arrival Time                        0
+ Clock path delay                             6601
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003091

Launch Clock Arrival Time                      0
+ Clock path delay                      6481
+ Data path delay                       7413
-------------------------------------   ---- 
End-of-path arrival time (ps)           13894
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6481   6481  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_5\/q       macrocell23   1250   7731  9985019  RISE       1
\LowFreq_DV:count_7\/main_5  macrocell25   6163  13894  9989197  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6601   6601  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_4\/q
Path End       : \LowFreq_DV:count_8\/main_6
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9989211p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      6601
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           12952
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      6601   6601  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_4\/q       macrocell22   1250   7851  9984119  RISE       1
\LowFreq_DV:count_8\/main_6  macrocell26   5101  12952  9989211  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5673   5673  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_4\/q
Path End       : \LowFreq_DV:count_9\/main_6
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9989211p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      6601
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           12952
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      6601   6601  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_4\/q       macrocell22   1250   7851  9984119  RISE       1
\LowFreq_DV:count_9\/main_6  macrocell27   5101  12952  9989211  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5673   5673  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_5\/main_0
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9989255p

Capture Clock Arrival Time                        0
+ Clock path delay                             6481
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002971

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       8043
-------------------------------------   ---- 
End-of-path arrival time (ps)           13716
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      5673   5673  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   6923  9989255  RISE       1
\LowFreq_DV:count_5\/main_0    macrocell23   6793  13716  9989255  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6481   6481  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : Net_1047/main_11
Capture Clock  : Net_1047/clock_0
Path slack     : 9989557p

Capture Clock Arrival Time                        0
+ Clock path delay                             6601
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003091

Launch Clock Arrival Time                      0
+ Clock path delay                      6481
+ Data path delay                       7053
-------------------------------------   ---- 
End-of-path arrival time (ps)           13535
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      6481   6481  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q  macrocell18   1250   7731  9984207  RISE       1
Net_1047/main_11        macrocell1    5803  13535  9989557  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6601   6601  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : \LowFreq_DV:count_4\/main_4
Capture Clock  : \LowFreq_DV:count_4\/clock_0
Path slack     : 9989580p

Capture Clock Arrival Time                        0
+ Clock path delay                             6601
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003091

Launch Clock Arrival Time                      0
+ Clock path delay                      6481
+ Data path delay                       7029
-------------------------------------   ---- 
End-of-path arrival time (ps)           13511
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      6481   6481  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q       macrocell18   1250   7731  9984207  RISE       1
\LowFreq_DV:count_4\/main_4  macrocell22   5779  13511  9989580  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      6601   6601  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : \LowFreq_DV:count_7\/main_10
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9989580p

Capture Clock Arrival Time                        0
+ Clock path delay                             6601
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003091

Launch Clock Arrival Time                      0
+ Clock path delay                      6481
+ Data path delay                       7029
-------------------------------------   ---- 
End-of-path arrival time (ps)           13511
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      6481   6481  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q        macrocell18   1250   7731  9984207  RISE       1
\LowFreq_DV:count_7\/main_10  macrocell25   5779  13511  9989580  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6601   6601  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_5\/q
Path End       : Net_1047/main_6
Capture Clock  : Net_1047/clock_0
Path slack     : 9989759p

Capture Clock Arrival Time                        0
+ Clock path delay                             6601
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003091

Launch Clock Arrival Time                      0
+ Clock path delay                      6481
+ Data path delay                       6851
-------------------------------------   ---- 
End-of-path arrival time (ps)           13332
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6481   6481  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_5\/q  macrocell23   1250   7731  9985019  RISE       1
Net_1047/main_6         macrocell1    5601  13332  9989759  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6601   6601  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_4\/q
Path End       : \LowFreq_DV:count_6\/main_6
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9989783p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      6601
+ Data path delay                       5779
-------------------------------------   ---- 
End-of-path arrival time (ps)           12380
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      6601   6601  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_4\/q       macrocell22   1250   7851  9984119  RISE       1
\LowFreq_DV:count_6\/main_6  macrocell24   4529  12380  9989783  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      5673   5673  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_0\/main_0
Capture Clock  : \LowFreq_DV:count_0\/clock_0
Path slack     : 9989785p

Capture Clock Arrival Time                        0
+ Clock path delay                             6481
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002971

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       7513
-------------------------------------   ---- 
End-of-path arrival time (ps)           13186
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      5673   5673  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   6923  9989255  RISE       1
\LowFreq_DV:count_0\/main_0    macrocell18   6263  13186  9989785  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      6481   6481  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_3\/main_0
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9989785p

Capture Clock Arrival Time                        0
+ Clock path delay                             6481
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002971

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       7513
-------------------------------------   ---- 
End-of-path arrival time (ps)           13186
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      5673   5673  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   6923  9989255  RISE       1
\LowFreq_DV:count_3\/main_0    macrocell21   6263  13186  9989785  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6481   6481  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_6\/q
Path End       : \LowFreq_DV:count_5\/main_4
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9989789p

Capture Clock Arrival Time                        0
+ Clock path delay                             6481
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002971

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       7509
-------------------------------------   ---- 
End-of-path arrival time (ps)           13182
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_6\/q       macrocell24   1250   6923  9984608  RISE       1
\LowFreq_DV:count_5\/main_4  macrocell23   6259  13182  9989789  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6481   6481  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : \LowFreq_DV:count_1\/main_1
Capture Clock  : \LowFreq_DV:count_1\/clock_0
Path slack     : 9989872p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      6481
+ Data path delay                       5810
-------------------------------------   ---- 
End-of-path arrival time (ps)           12291
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      6481   6481  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q       macrocell18   1250   7731  9984207  RISE       1
\LowFreq_DV:count_1\/main_1  macrocell19   4560  12291  9989872  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      5673   5673  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : \LowFreq_DV:count_6\/main_10
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9989872p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      6481
+ Data path delay                       5810
-------------------------------------   ---- 
End-of-path arrival time (ps)           12291
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      6481   6481  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q        macrocell18   1250   7731  9984207  RISE       1
\LowFreq_DV:count_6\/main_10  macrocell24   4560  12291  9989872  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      5673   5673  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_7\/q
Path End       : \LowFreq_DV:count_3\/main_3
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9990003p

Capture Clock Arrival Time                        0
+ Clock path delay                             6481
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002971

Launch Clock Arrival Time                      0
+ Clock path delay                      6601
+ Data path delay                       6367
-------------------------------------   ---- 
End-of-path arrival time (ps)           12969
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6601   6601  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_7\/q       macrocell25   1250   7851  9984745  RISE       1
\LowFreq_DV:count_3\/main_3  macrocell21   5117  12969  9990003  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6481   6481  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_7\/q
Path End       : \LowFreq_DV:count_5\/main_3
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9990013p

Capture Clock Arrival Time                        0
+ Clock path delay                             6481
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002971

Launch Clock Arrival Time                      0
+ Clock path delay                      6601
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           12958
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6601   6601  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_7\/q       macrocell25   1250   7851  9984745  RISE       1
\LowFreq_DV:count_5\/main_3  macrocell23   5107  12958  9990013  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6481   6481  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_4\/main_0
Capture Clock  : \LowFreq_DV:count_4\/clock_0
Path slack     : 9990250p

Capture Clock Arrival Time                        0
+ Clock path delay                             6601
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003091

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       7168
-------------------------------------   ---- 
End-of-path arrival time (ps)           12841
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      5673   5673  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   6923  9989255  RISE       1
\LowFreq_DV:count_4\/main_0    macrocell22   5918  12841  9990250  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      6601   6601  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_7\/main_0
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9990250p

Capture Clock Arrival Time                        0
+ Clock path delay                             6601
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003091

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       7168
-------------------------------------   ---- 
End-of-path arrival time (ps)           12841
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      5673   5673  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   6923  9989255  RISE       1
\LowFreq_DV:count_7\/main_0    macrocell25   5918  12841  9990250  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6601   6601  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_7\/q
Path End       : \LowFreq_DV:count_8\/main_3
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9990263p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      6601
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           11901
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6601   6601  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_7\/q       macrocell25   1250   7851  9984745  RISE       1
\LowFreq_DV:count_8\/main_3  macrocell26   4049  11901  9990263  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5673   5673  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_7\/q
Path End       : \LowFreq_DV:count_9\/main_3
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9990263p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      6601
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           11901
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6601   6601  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_7\/q       macrocell25   1250   7851  9984745  RISE       1
\LowFreq_DV:count_9\/main_3  macrocell27   4049  11901  9990263  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5673   5673  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_6\/q
Path End       : \LowFreq_DV:count_6\/main_4
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9990272p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       6218
-------------------------------------   ---- 
End-of-path arrival time (ps)           11891
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_6\/q       macrocell24   1250   6923  9984608  RISE       1
\LowFreq_DV:count_6\/main_4  macrocell24   4968  11891  9990272  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      5673   5673  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_7\/q
Path End       : \LowFreq_DV:count_6\/main_3
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9990410p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      6601
+ Data path delay                       5152
-------------------------------------   ---- 
End-of-path arrival time (ps)           11753
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6601   6601  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_7\/q       macrocell25   1250   7851  9984745  RISE       1
\LowFreq_DV:count_6\/main_3  macrocell24   3902  11753  9990410  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      5673   5673  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_5\/q
Path End       : \LowFreq_DV:count_8\/main_5
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9990666p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      6481
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           11497
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6481   6481  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_5\/q       macrocell23   1250   7731  9985019  RISE       1
\LowFreq_DV:count_8\/main_5  macrocell26   3765  11497  9990666  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5673   5673  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_5\/q
Path End       : \LowFreq_DV:count_9\/main_5
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9990666p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      6481
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           11497
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6481   6481  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_5\/q       macrocell23   1250   7731  9985019  RISE       1
\LowFreq_DV:count_9\/main_5  macrocell27   3765  11497  9990666  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5673   5673  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_5\/q
Path End       : \LowFreq_DV:count_6\/main_5
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9990684p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      6481
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           11480
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6481   6481  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_5\/q       macrocell23   1250   7731  9985019  RISE       1
\LowFreq_DV:count_6\/main_5  macrocell24   3748  11480  9990684  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      5673   5673  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_1\/main_0
Capture Clock  : \LowFreq_DV:count_1\/clock_0
Path slack     : 9990769p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       5721
-------------------------------------   ---- 
End-of-path arrival time (ps)           11395
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      5673   5673  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   6923  9989255  RISE       1
\LowFreq_DV:count_1\/main_0    macrocell19   4471  11395  9990769  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      5673   5673  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_6\/main_0
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9990769p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       5721
-------------------------------------   ---- 
End-of-path arrival time (ps)           11395
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      5673   5673  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   6923  9989255  RISE       1
\LowFreq_DV:count_6\/main_0    macrocell24   4471  11395  9990769  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      5673   5673  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : Net_1047/main_0
Capture Clock  : Net_1047/clock_0
Path slack     : 9990802p

Capture Clock Arrival Time                        0
+ Clock path delay                             6601
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003091

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       6616
-------------------------------------   ---- 
End-of-path arrival time (ps)           12289
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      5673   5673  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   6923  9989255  RISE       1
Net_1047/main_0                macrocell1    5366  12289  9990802  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6601   6601  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_1\/q
Path End       : \LowFreq_DV:count_6\/main_9
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9990846p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       5644
-------------------------------------   ---- 
End-of-path arrival time (ps)           11318
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_1\/q       macrocell19   1250   6923  9985181  RISE       1
\LowFreq_DV:count_6\/main_9  macrocell24   4394  11318  9990846  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      5673   5673  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_6\/q
Path End       : \LowFreq_DV:count_8\/main_4
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9990871p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       5619
-------------------------------------   ---- 
End-of-path arrival time (ps)           11292
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_6\/q       macrocell24   1250   6923  9984608  RISE       1
\LowFreq_DV:count_8\/main_4  macrocell26   4369  11292  9990871  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5673   5673  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_6\/q
Path End       : \LowFreq_DV:count_9\/main_4
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9990871p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       5619
-------------------------------------   ---- 
End-of-path arrival time (ps)           11292
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_6\/q       macrocell24   1250   6923  9984608  RISE       1
\LowFreq_DV:count_9\/main_4  macrocell27   4369  11292  9990871  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5673   5673  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_2\/q
Path End       : \LowFreq_DV:count_3\/main_8
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9990877p

Capture Clock Arrival Time                        0
+ Clock path delay                             6481
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002971

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       6421
-------------------------------------   ---- 
End-of-path arrival time (ps)           12095
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_2\/q       macrocell20   1250   6923  9985877  RISE       1
\LowFreq_DV:count_3\/main_8  macrocell21   5171  12095  9990877  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6481   6481  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_2\/q
Path End       : \LowFreq_DV:count_5\/main_8
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9990882p

Capture Clock Arrival Time                        0
+ Clock path delay                             6481
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002971

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       6416
-------------------------------------   ---- 
End-of-path arrival time (ps)           12089
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_2\/q       macrocell20   1250   6923  9985877  RISE       1
\LowFreq_DV:count_5\/main_8  macrocell23   5166  12089  9990882  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6481   6481  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_8\/q
Path End       : \LowFreq_DV:count_5\/main_2
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9990936p

Capture Clock Arrival Time                        0
+ Clock path delay                             6481
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002971

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       6362
-------------------------------------   ---- 
End-of-path arrival time (ps)           12035
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_8\/q       macrocell26   1250   6923  9990936  RISE       1
\LowFreq_DV:count_5\/main_2  macrocell23   5112  12035  9990936  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6481   6481  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_3\/q
Path End       : \LowFreq_DV:count_3\/main_7
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9990946p

Capture Clock Arrival Time                        0
+ Clock path delay                             6481
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002971

Launch Clock Arrival Time                      0
+ Clock path delay                      6481
+ Data path delay                       5544
-------------------------------------   ---- 
End-of-path arrival time (ps)           12025
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6481   6481  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_3\/q       macrocell21   1250   7731  9983501  RISE       1
\LowFreq_DV:count_3\/main_7  macrocell21   4294  12025  9990946  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6481   6481  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_2\/q
Path End       : Net_1047/main_9
Capture Clock  : Net_1047/clock_0
Path slack     : 9990978p

Capture Clock Arrival Time                        0
+ Clock path delay                             6601
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003091

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       6440
-------------------------------------   ---- 
End-of-path arrival time (ps)           12114
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      5673   5673  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_2\/q  macrocell20   1250   6923  9985877  RISE       1
Net_1047/main_9         macrocell1    5190  12114  9990978  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6601   6601  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_2\/q
Path End       : \LowFreq_DV:count_4\/main_2
Capture Clock  : \LowFreq_DV:count_4\/clock_0
Path slack     : 9990987p

Capture Clock Arrival Time                        0
+ Clock path delay                             6601
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003091

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       6431
-------------------------------------   ---- 
End-of-path arrival time (ps)           12104
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_2\/q       macrocell20   1250   6923  9985877  RISE       1
\LowFreq_DV:count_4\/main_2  macrocell22   5181  12104  9990987  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      6601   6601  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_2\/q
Path End       : \LowFreq_DV:count_7\/main_8
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9990987p

Capture Clock Arrival Time                        0
+ Clock path delay                             6601
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003091

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       6431
-------------------------------------   ---- 
End-of-path arrival time (ps)           12104
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_2\/q       macrocell20   1250   6923  9985877  RISE       1
\LowFreq_DV:count_7\/main_8  macrocell25   5181  12104  9990987  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6601   6601  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_9\/q
Path End       : Net_1047/main_2
Capture Clock  : Net_1047/clock_0
Path slack     : 9991199p

Capture Clock Arrival Time                        0
+ Clock path delay                             6601
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003091

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       6219
-------------------------------------   ---- 
End-of-path arrival time (ps)           11893
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5673   5673  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_9\/q  macrocell27   1250   6923  9991199  RISE       1
Net_1047/main_2         macrocell1    4969  11893  9991199  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6601   6601  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_3\/q
Path End       : \LowFreq_DV:count_5\/main_7
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9991470p

Capture Clock Arrival Time                        0
+ Clock path delay                             6481
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002971

Launch Clock Arrival Time                      0
+ Clock path delay                      6481
+ Data path delay                       5020
-------------------------------------   ---- 
End-of-path arrival time (ps)           11502
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6481   6481  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_3\/q       macrocell21   1250   7731  9983501  RISE       1
\LowFreq_DV:count_5\/main_7  macrocell23   3770  11502  9991470  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6481   6481  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_8\/q
Path End       : \LowFreq_DV:count_3\/main_2
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9991477p

Capture Clock Arrival Time                        0
+ Clock path delay                             6481
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002971

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       5822
-------------------------------------   ---- 
End-of-path arrival time (ps)           11495
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_8\/q       macrocell26   1250   6923  9990936  RISE       1
\LowFreq_DV:count_3\/main_2  macrocell21   4572  11495  9991477  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6481   6481  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_2\/q
Path End       : \LowFreq_DV:count_6\/main_8
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9991541p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           10622
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_2\/q       macrocell20   1250   6923  9985877  RISE       1
\LowFreq_DV:count_6\/main_8  macrocell24   3699  10622  9991541  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      5673   5673  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_2\/main_0
Capture Clock  : \LowFreq_DV:count_2\/clock_0
Path slack     : 9991722p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           10441
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      5673   5673  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   6923  9989255  RISE       1
\LowFreq_DV:count_2\/main_0    macrocell20   3518  10441  9991722  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      5673   5673  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_8\/main_0
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9991722p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           10441
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      5673   5673  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   6923  9989255  RISE       1
\LowFreq_DV:count_8\/main_0    macrocell26   3518  10441  9991722  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5673   5673  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_9\/main_0
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9991722p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           10441
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      5673   5673  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   6923  9989255  RISE       1
\LowFreq_DV:count_9\/main_0    macrocell27   3518  10441  9991722  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5673   5673  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_9\/q
Path End       : \LowFreq_DV:count_7\/main_1
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9991758p

Capture Clock Arrival Time                        0
+ Clock path delay                             6601
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003091

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       5660
-------------------------------------   ---- 
End-of-path arrival time (ps)           11334
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_9\/q       macrocell27   1250   6923  9991199  RISE       1
\LowFreq_DV:count_7\/main_1  macrocell25   4410  11334  9991758  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6601   6601  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_7\/q
Path End       : Net_1047/main_4
Capture Clock  : Net_1047/clock_0
Path slack     : 9992101p

Capture Clock Arrival Time                        0
+ Clock path delay                             6601
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003091

Launch Clock Arrival Time                      0
+ Clock path delay                      6601
+ Data path delay                       4389
-------------------------------------   ---- 
End-of-path arrival time (ps)           10990
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6601   6601  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_7\/q  macrocell25   1250   7851  9984745  RISE       1
Net_1047/main_4         macrocell1    3139  10990  9992101  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6601   6601  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_2\/q
Path End       : \LowFreq_DV:count_8\/main_8
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9992106p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           10057
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_2\/q       macrocell20   1250   6923  9985877  RISE       1
\LowFreq_DV:count_8\/main_8  macrocell26   3134  10057  9992106  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5673   5673  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_2\/q
Path End       : \LowFreq_DV:count_9\/main_8
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9992106p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           10057
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_2\/q       macrocell20   1250   6923  9985877  RISE       1
\LowFreq_DV:count_9\/main_8  macrocell27   3134  10057  9992106  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5673   5673  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_7\/q
Path End       : \LowFreq_DV:count_7\/main_3
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9992119p

Capture Clock Arrival Time                        0
+ Clock path delay                             6601
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003091

Launch Clock Arrival Time                      0
+ Clock path delay                      6601
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           10972
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6601   6601  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_7\/q       macrocell25   1250   7851  9984745  RISE       1
\LowFreq_DV:count_7\/main_3  macrocell25   3121  10972  9992119  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6601   6601  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_8\/q
Path End       : Net_1047/main_3
Capture Clock  : Net_1047/clock_0
Path slack     : 9992278p

Capture Clock Arrival Time                        0
+ Clock path delay                             6601
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003091

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           10813
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5673   5673  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_8\/q  macrocell26   1250   6923  9990936  RISE       1
Net_1047/main_3         macrocell1    3890  10813  9992278  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6601   6601  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_8\/q
Path End       : \LowFreq_DV:count_7\/main_2
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9992298p

Capture Clock Arrival Time                        0
+ Clock path delay                             6601
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003091

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       5120
-------------------------------------   ---- 
End-of-path arrival time (ps)           10793
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_8\/q       macrocell26   1250   6923  9990936  RISE       1
\LowFreq_DV:count_7\/main_2  macrocell25   3870  10793  9992298  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6601   6601  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_4\/q
Path End       : Net_1047/main_7
Capture Clock  : Net_1047/clock_0
Path slack     : 9992326p

Capture Clock Arrival Time                        0
+ Clock path delay                             6601
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003091

Launch Clock Arrival Time                      0
+ Clock path delay                      6601
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           10765
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      6601   6601  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_4\/q  macrocell22   1250   7851  9984119  RISE       1
Net_1047/main_7         macrocell1    2914  10765  9992326  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6601   6601  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_4\/q
Path End       : \LowFreq_DV:count_7\/main_6
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9992334p

Capture Clock Arrival Time                        0
+ Clock path delay                             6601
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003091

Launch Clock Arrival Time                      0
+ Clock path delay                      6601
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           10757
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      6601   6601  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_4\/q       macrocell22   1250   7851  9984119  RISE       1
\LowFreq_DV:count_7\/main_6  macrocell25   2906  10757  9992334  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6601   6601  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_9\/q
Path End       : \LowFreq_DV:count_3\/main_1
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9992387p

Capture Clock Arrival Time                        0
+ Clock path delay                             6481
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002971

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           10584
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_9\/q       macrocell27   1250   6923  9991199  RISE       1
\LowFreq_DV:count_3\/main_1  macrocell21   3661  10584  9992387  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6481   6481  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_9\/q
Path End       : \LowFreq_DV:count_5\/main_1
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9992395p

Capture Clock Arrival Time                        0
+ Clock path delay                             6481
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002971

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           10576
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_9\/q       macrocell27   1250   6923  9991199  RISE       1
\LowFreq_DV:count_5\/main_1  macrocell23   3653  10576  9992395  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6481   6481  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : \LowFreq_DV:count_5\/main_10
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9992406p

Capture Clock Arrival Time                        0
+ Clock path delay                             6481
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002971

Launch Clock Arrival Time                      0
+ Clock path delay                      6481
+ Data path delay                       4084
-------------------------------------   ---- 
End-of-path arrival time (ps)           10566
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      6481   6481  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q        macrocell18   1250   7731  9984207  RISE       1
\LowFreq_DV:count_5\/main_10  macrocell23   2834  10566  9992406  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6481   6481  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : \LowFreq_DV:count_3\/main_10
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9992412p

Capture Clock Arrival Time                        0
+ Clock path delay                             6481
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002971

Launch Clock Arrival Time                      0
+ Clock path delay                      6481
+ Data path delay                       4078
-------------------------------------   ---- 
End-of-path arrival time (ps)           10560
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      6481   6481  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q        macrocell18   1250   7731  9984207  RISE       1
\LowFreq_DV:count_3\/main_10  macrocell21   2828  10560  9992412  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6481   6481  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_8\/q
Path End       : \LowFreq_DV:count_8\/main_2
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9992429p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           9734
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_8\/q       macrocell26   1250   6923  9990936  RISE       1
\LowFreq_DV:count_8\/main_2  macrocell26   2811   9734  9992429  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5673   5673  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_8\/q
Path End       : \LowFreq_DV:count_9\/main_2
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9992429p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           9734
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_8\/q       macrocell26   1250   6923  9990936  RISE       1
\LowFreq_DV:count_9\/main_2  macrocell27   2811   9734  9992429  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5673   5673  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_8\/q
Path End       : \LowFreq_DV:count_6\/main_2
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9992442p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           9721
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_8\/q       macrocell26   1250   6923  9990936  RISE       1
\LowFreq_DV:count_6\/main_2  macrocell24   2798   9721  9992442  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      5673   5673  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_5\/q
Path End       : \LowFreq_DV:count_5\/main_5
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9992547p

Capture Clock Arrival Time                        0
+ Clock path delay                             6481
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002971

Launch Clock Arrival Time                      0
+ Clock path delay                      6481
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           10424
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6481   6481  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_5\/q       macrocell23   1250   7731  9985019  RISE       1
\LowFreq_DV:count_5\/main_5  macrocell23   2693  10424  9992547  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6481   6481  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_5\/q
Path End       : \LowFreq_DV:count_3\/main_5
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9992550p

Capture Clock Arrival Time                        0
+ Clock path delay                             6481
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002971

Launch Clock Arrival Time                      0
+ Clock path delay                      6481
+ Data path delay                       3940
-------------------------------------   ---- 
End-of-path arrival time (ps)           10422
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6481   6481  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_5\/q       macrocell23   1250   7731  9985019  RISE       1
\LowFreq_DV:count_3\/main_5  macrocell21   2690  10422  9992550  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6481   6481  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047/q
Path End       : Net_1047/main_1
Capture Clock  : Net_1047/clock_0
Path slack     : 9992608p

Capture Clock Arrival Time                        0
+ Clock path delay                             6601
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003091

Launch Clock Arrival Time                      0
+ Clock path delay                      6601
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           10483
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6601   6601  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
Net_1047/q       macrocell1    1250   7851  9992608  RISE       1
Net_1047/main_1  macrocell1    2632  10483  9992608  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6601   6601  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_9\/q
Path End       : \LowFreq_DV:count_8\/main_1
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9992639p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           9525
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_9\/q       macrocell27   1250   6923  9991199  RISE       1
\LowFreq_DV:count_8\/main_1  macrocell26   2601   9525  9992639  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5673   5673  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_9\/q
Path End       : \LowFreq_DV:count_9\/main_1
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9992639p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           9525
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_9\/q       macrocell27   1250   6923  9991199  RISE       1
\LowFreq_DV:count_9\/main_1  macrocell27   2601   9525  9992639  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5673   5673  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_9\/q
Path End       : \LowFreq_DV:count_6\/main_1
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9992640p

Capture Clock Arrival Time                        0
+ Clock path delay                             5673
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002163

Launch Clock Arrival Time                      0
+ Clock path delay                      5673
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           9523
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5673   5673  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_9\/q       macrocell27   1250   6923  9991199  RISE       1
\LowFreq_DV:count_6\/main_1  macrocell24   2600   9523  9992640  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      5673   5673  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999976692p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -5090
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18218
-------------------------------------   ----- 
End-of-path arrival time (ps)           18218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3   2320   2320  999976692  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0   2320  999976692  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2960   5280  999976692  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   3228   8508  999976692  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   9710  18218  999976692  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0  18218  999976692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock            datapathcell4       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999976721p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -5090
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18189
-------------------------------------   ----- 
End-of-path arrival time (ps)           18189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  999976721  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  999976721  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  999976721  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3199   8479  999976721  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  18189  999976721  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  18189  999976721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999977153p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -5090
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17757
-------------------------------------   ----- 
End-of-path arrival time (ps)           17757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5   2320   2320  999977153  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0   2320  999977153  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2960   5280  999977153  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   2767   8047  999977153  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   9710  17757  999977153  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  17757  999977153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock              datapathcell6       0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999979953p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8527
-------------------------------------   ---- 
End-of-path arrival time (ps)           8527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3   2320   2320  999976692  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0   2320  999976692  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2960   5280  999976692  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell4   3247   8527  999979953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock            datapathcell4       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999979972p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8508
-------------------------------------   ---- 
End-of-path arrival time (ps)           8508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3   2320   2320  999976692  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0   2320  999976692  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2960   5280  999976692  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   3228   8508  999979972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock            datapathcell3       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999980000p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8480
-------------------------------------   ---- 
End-of-path arrival time (ps)           8480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  999976721  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  999976721  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  999976721  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell2   3200   8480  999980000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999980001p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8479
-------------------------------------   ---- 
End-of-path arrival time (ps)           8479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  999976721  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  999976721  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  999976721  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3199   8479  999980001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \USB_Blink_TI:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \USB_Blink_TI:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999980207p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -1570
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18223
-------------------------------------   ----- 
End-of-path arrival time (ps)           18223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5   2320   2320  999977153  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0   2320  999977153  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   2960   5280  999977153  RISE       1
\USB_Blink_TI:TimerUDB:status_tc\/main_1         macrocell35     3672   8952  999980207  RISE       1
\USB_Blink_TI:TimerUDB:status_tc\/q              macrocell35     3350  12302  999980207  RISE       1
\USB_Blink_TI:TimerUDB:rstSts:stsreg\/status_0   statusicell3    5922  18223  999980207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:rstSts:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999980433p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8047
-------------------------------------   ---- 
End-of-path arrival time (ps)           8047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5   2320   2320  999977153  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0   2320  999977153  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2960   5280  999977153  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   2767   8047  999980433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock              datapathcell5       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999980435p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8045
-------------------------------------   ---- 
End-of-path arrival time (ps)           8045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5   2320   2320  999977153  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0   2320  999977153  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2960   5280  999977153  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell6   2765   8045  999980435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock              datapathcell6       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999982643p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5837
-------------------------------------   ---- 
End-of-path arrival time (ps)           5837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell2        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  999979366  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell4   3257   5837  999982643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock            datapathcell4       0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999982643p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5837
-------------------------------------   ---- 
End-of-path arrival time (ps)           5837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  999979364  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell2   3257   5837  999982643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999982644p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  999979364  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell1   3256   5836  999982644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999982646p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5834
-------------------------------------   ---- 
End-of-path arrival time (ps)           5834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell2        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  999979366  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell3   3254   5834  999982646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock            datapathcell3       0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999983269p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    2580   2580  999979992  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell6   2631   5211  999983269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock              datapathcell6       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999983272p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5208
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    2580   2580  999979992  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell5   2628   5208  999983272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock              datapathcell5       0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Flash_Blink_TI:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Flash_Blink_TI:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999984260p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -1570
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14170
-------------------------------------   ----- 
End-of-path arrival time (ps)           14170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3   2320   2320  999976692  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0   2320  999976692  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2960   5280  999976692  RISE       1
\Flash_Blink_TI:TimerUDB:status_tc\/main_1         macrocell14     3233   8513  999984260  RISE       1
\Flash_Blink_TI:TimerUDB:status_tc\/q              macrocell14     3350  11863  999984260  RISE       1
\Flash_Blink_TI:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2308  14170  999984260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:rstSts:stsreg\/clock              statusicell2        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EEPROM_Blink_TI:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \EEPROM_Blink_TI:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999984287p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -1570
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14143
-------------------------------------   ----- 
End-of-path arrival time (ps)           14143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT      slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  999976721  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  999976721  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  999976721  RISE       1
\EEPROM_Blink_TI:TimerUDB:status_tc\/main_1         macrocell13     3208   8488  999984287  RISE       1
\EEPROM_Blink_TI:TimerUDB:status_tc\/q              macrocell13     3350  11838  999984287  RISE       1
\EEPROM_Blink_TI:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2305  14143  999984287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:rstSts:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_1117/main_1
Capture Clock  : Net_1117/clock_0
Path slack     : 999987556p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8934
-------------------------------------   ---- 
End-of-path arrival time (ps)           8934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5   2320   2320  999977153  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0   2320  999977153  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   2960   5280  999977153  RISE       1
Net_1117/main_1                                  macrocell3      3654   8934  999987556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1117/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_1186/main_1
Capture Clock  : Net_1186/clock_0
Path slack     : 999987947p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8543
-------------------------------------   ---- 
End-of-path arrival time (ps)           8543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3   2320   2320  999976692  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0   2320  999976692  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2960   5280  999976692  RISE       1
Net_1186/main_1                                    macrocell5      3263   8543  999987947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1186/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_146/main_1
Capture Clock  : Net_146/clock_0
Path slack     : 999987993p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8497
-------------------------------------   ---- 
End-of-path arrival time (ps)           8497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT      slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  999976721  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  999976721  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  999976721  RISE       1
Net_146/main_1                                      macrocell6      3217   8497  999987993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_146/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_1117/main_0
Capture Clock  : Net_1117/clock_0
Path slack     : 999990253p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6237
-------------------------------------   ---- 
End-of-path arrival time (ps)           6237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT      slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  999979992  RISE       1
Net_1117/main_0                                             macrocell3     3657   6237  999990253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1117/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_1186/main_0
Capture Clock  : Net_1186/clock_0
Path slack     : 999990629p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5861
-------------------------------------   ---- 
End-of-path arrival time (ps)           5861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell2        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT      slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   2580   2580  999979366  RISE       1
Net_1186/main_0                                               macrocell5     3281   5861  999990629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1186/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_146/main_0
Capture Clock  : Net_146/clock_0
Path slack     : 999990636p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5854
-------------------------------------   ---- 
End-of-path arrival time (ps)           5854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  999979364  RISE       1
Net_146/main_0                                                 macrocell6     3274   5854  999990636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_146/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1186/q
Path End       : Net_1178/main_0
Capture Clock  : Net_1178/clock_0
Path slack     : 999992315p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1186/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
Net_1186/q       macrocell5    1250   1250  999992315  RISE       1
Net_1178/main_0  macrocell4    2925   4175  999992315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1178/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1117/q
Path End       : Net_1103/main_0
Capture Clock  : Net_1103/clock_0
Path slack     : 999992331p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1117/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
Net_1117/q       macrocell3    1250   1250  999992331  RISE       1
Net_1103/main_0  macrocell2    2909   4159  999992331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1103/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_146/q
Path End       : Net_843/main_0
Capture Clock  : Net_843/clock_0
Path slack     : 999992948p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_146/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name        model name   delay     AT      slack  edge  Fanout
--------------  -----------  -----  -----  ---------  ----  ------
Net_146/q       macrocell6    1250   1250  999992948  RISE       1
Net_843/main_0  macrocell10   2292   3542  999992948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_843/clock_0                                            macrocell10         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

