INFO: [VRFC 10-163] Analyzing VHDL file "E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_FINAL/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB5/test_finale.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
