# Reading pref.tcl
# do Lab4_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:58 on Nov 13,2023
# vcom -reportprogress 300 -93 -work work A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package components
# End time: 21:58:58 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/ripple_carry.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:58 on Nov 13,2023
# vcom -reportprogress 300 -93 -work work A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/ripple_carry.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity ripple_carry
# -- Compiling architecture struc_behaviour of ripple_carry
# End time: 21:58:58 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FullAdd.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:58 on Nov 13,2023
# vcom -reportprogress 300 -93 -work work A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FullAdd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity FullAdd
# -- Compiling architecture LogicFunc of FullAdd
# End time: 21:58:58 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/Lab4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:59 on Nov 13,2023
# vcom -reportprogress 300 -93 -work work A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/Lab4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity Lab4
# -- Compiling architecture behavorial of Lab4
# End time: 21:58:59 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:59 on Nov 13,2023
# vcom -reportprogress 300 -93 -work work A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity FSM
# -- Compiling architecture behavorial of FSM
# End time: 21:58:59 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/mux2to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:59:00 on Nov 13,2023
# vcom -reportprogress 300 -93 -work work A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity mux2to1
# -- Compiling architecture LogicFunc of mux2to1
# End time: 21:59:00 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.lab4
# vsim work.lab4 
# Start time: 21:59:03 on Nov 13,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.components
# Loading work.lab4(behavorial)
# Loading ieee.numeric_std(body)
# Loading work.fsm(behavorial)
# Loading work.mux2to1(logicfunc)
# Loading work.ripple_carry(struc_behaviour)
# Loading work.fulladd(logicfunc)
# ** Warning: (vsim-8683) Uninitialized out port /lab4/fsm1/sel has no driver.
# This port will contribute value (U) to the signal network.
do {A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/simulation/modelsim/Lab4_run_msim_rtl_vhdl.do}
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:59:10 on Nov 13,2023
# vcom -reportprogress 300 -93 -work work A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package components
# End time: 21:59:10 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/ripple_carry.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:59:10 on Nov 13,2023
# vcom -reportprogress 300 -93 -work work A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/ripple_carry.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity ripple_carry
# -- Compiling architecture struc_behaviour of ripple_carry
# End time: 21:59:10 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FullAdd.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:59:10 on Nov 13,2023
# vcom -reportprogress 300 -93 -work work A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FullAdd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity FullAdd
# -- Compiling architecture LogicFunc of FullAdd
# End time: 21:59:10 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/Lab4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:59:10 on Nov 13,2023
# vcom -reportprogress 300 -93 -work work A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/Lab4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity Lab4
# -- Compiling architecture behavorial of Lab4
# End time: 21:59:10 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:59:10 on Nov 13,2023
# vcom -reportprogress 300 -93 -work work A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity FSM
# -- Compiling architecture behavorial of FSM
# End time: 21:59:11 on Nov 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/mux2to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:59:11 on Nov 13,2023
# vcom -reportprogress 300 -93 -work work A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity mux2to1
# -- Compiling architecture LogicFunc of mux2to1
# End time: 21:59:11 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
do {A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/simulation/modelsim/wave.do}
# .main_pane.wave.interior.cs.body.pw.wf
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# ** Error: /lab4/start already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
# Error in macro A:\OneDrive\School\College\Junior\Fa23\Digi 2\lab4\simulation\modelsim\wave.do line 5
# /lab4/start already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
#     while executing
# "add wave -editable 1 -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000ps sim:/lab4/start"
#     ("eval" body line 1)
#     invoked from within
# "eval add wave -editable 1 $args"
#     (procedure "wave_edit_create" line 2)
#     invoked from within
# "wave_edit_create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000ps sim:/lab4/start"
#     ("eval" body line 1)
#     invoked from within
# "eval $procname $args"
#     (procedure "wave_edit_command" line 8)
#     invoked from within
# "wave_edit_command create {*}$args"
#     (procedure "::wave::create" line 3)
#     invoked from within
# "wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000ps sim:/lab4/start "
wave create -driver freeze -pattern clock -initialvalue U -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/lab4/clk
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000ps sim:/lab4/start
wave modify -driver freeze -pattern constant -value 1 -starttime 100ps -endtime 200ps Edit:/lab4/start
add wave -position insertpoint  \
sim:/lab4/productFPGA
add wave -position insertpoint  \
sim:/lab4/fsm1/state
add wave -position insertpoint  \
sim:/lab4/fsm1/productShift
add wave -position insertpoint  \
sim:/lab4/fsm1/prodIntermed
run
run
# 
# Internal Error: In tclprim_ApplyStimulus for /lab4/clk "Time value must be greater than "now": 1000 ps
# ** UI-Msg: (vsim-4004) The -cancel option requires a time period argument.
# Usage: force [-deposit | -drive | -freeze] [-cancel <period>] [-repeat <period>] <item_name> <value> [<time>] [, <value> <time> ...]
# "
# Internal Error: In tclprim_ApplyStimulus for /lab4/start ""
# End time: 22:01:43 on Nov 13,2023, Elapsed time: 0:02:40
# Errors: 1, Warnings: 1
