
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014c80  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002104  08014e60  08014e60  00015e60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016f64  08016f64  00018368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08016f64  08016f64  00017f64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016f6c  08016f6c  00018368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016f6c  08016f6c  00017f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08016f70  08016f70  00017f70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  08016f74  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000033ec  20000368  080172dc  00018368  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003754  080172dc  00018754  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00018368  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a64e  00000000  00000000  00018398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006c90  00000000  00000000  000429e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000020c0  00000000  00000000  00049678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000018c7  00000000  00000000  0004b738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ccf1  00000000  00000000  0004cfff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000322d0  00000000  00000000  00079cf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000de0a1  00000000  00000000  000abfc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018a061  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000096b4  00000000  00000000  0018a0a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  00193758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	08014e48 	.word	0x08014e48

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	08014e48 	.word	0x08014e48

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <read_register_value>:
#define MAX_RULES 32 // max rules due to EEPROM size TODO: Find actual max size

static LogicRule rules[MAX_RULES];
static uint16_t rule_count = 0;

static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80bb      	strh	r3, [r7, #4]
	switch (type) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b05      	cmp	r3, #5
 8000f38:	d83c      	bhi.n	8000fb4 <read_register_value+0x90>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <read_register_value+0x1c>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f59 	.word	0x08000f59
 8000f44:	08000f65 	.word	0x08000f65
 8000f48:	08000f71 	.word	0x08000f71
 8000f4c:	08000f7d 	.word	0x08000f7d
 8000f50:	08000f89 	.word	0x08000f89
 8000f54:	08000f9f 	.word	0x08000f9f
		case REG_COIL:		return io_coil_read(addr);
 8000f58:	88bb      	ldrh	r3, [r7, #4]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f001 fbb4 	bl	80026c8 <io_coil_read>
 8000f60:	4603      	mov	r3, r0
 8000f62:	e028      	b.n	8000fb6 <read_register_value+0x92>
		case REG_DISCRETE:	return io_discrete_in_read(addr);
 8000f64:	88bb      	ldrh	r3, [r7, #4]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f001 fc58 	bl	800281c <io_discrete_in_read>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	e022      	b.n	8000fb6 <read_register_value+0x92>
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f70:	88bb      	ldrh	r3, [r7, #4]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f001 fcda 	bl	800292c <io_holding_reg_read>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	e01c      	b.n	8000fb6 <read_register_value+0x92>
		case REG_INPUT:		return io_input_reg_read(addr);
 8000f7c:	88bb      	ldrh	r3, [r7, #4]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f001 fd8c 	bl	8002a9c <io_input_reg_read>
 8000f84:	4603      	mov	r3, r0
 8000f86:	e016      	b.n	8000fb6 <read_register_value+0x92>
		case REG_VIR_COIL: {
			uint16_t value = 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	81fb      	strh	r3, [r7, #14]
			io_virtual_read(VIR_COIL, addr, &value);
 8000f8c:	f107 020e 	add.w	r2, r7, #14
 8000f90:	88bb      	ldrh	r3, [r7, #4]
 8000f92:	4619      	mov	r1, r3
 8000f94:	2000      	movs	r0, #0
 8000f96:	f001 fe59 	bl	8002c4c <io_virtual_read>
			return value;
 8000f9a:	89fb      	ldrh	r3, [r7, #14]
 8000f9c:	e00b      	b.n	8000fb6 <read_register_value+0x92>
		}
		case REG_VIR_HOLDING: {
			uint16_t value = 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	81bb      	strh	r3, [r7, #12]
			io_virtual_read(VIR_HOLDING, addr, &value);
 8000fa2:	f107 020c 	add.w	r2, r7, #12
 8000fa6:	88bb      	ldrh	r3, [r7, #4]
 8000fa8:	4619      	mov	r1, r3
 8000faa:	2001      	movs	r0, #1
 8000fac:	f001 fe4e 	bl	8002c4c <io_virtual_read>
			return value;
 8000fb0:	89bb      	ldrh	r3, [r7, #12]
 8000fb2:	e000      	b.n	8000fb6 <read_register_value+0x92>
		}
		default:			return 0;
 8000fb4:	2300      	movs	r3, #0
	}
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop

08000fc0 <write_register_value>:

static void write_register_value(RegisterType type, uint16_t addr, uint16_t write_value) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]
 8000fca:	460b      	mov	r3, r1
 8000fcc:	80bb      	strh	r3, [r7, #4]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	2b05      	cmp	r3, #5
 8000fd6:	d82c      	bhi.n	8001032 <write_register_value+0x72>
 8000fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8000fe0 <write_register_value+0x20>)
 8000fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fde:	bf00      	nop
 8000fe0:	08000ff9 	.word	0x08000ff9
 8000fe4:	08001033 	.word	0x08001033
 8000fe8:	08001009 	.word	0x08001009
 8000fec:	08001033 	.word	0x08001033
 8000ff0:	08001017 	.word	0x08001017
 8000ff4:	08001025 	.word	0x08001025
		case REG_COIL:
			io_coil_write(addr, write_value);
 8000ff8:	887b      	ldrh	r3, [r7, #2]
 8000ffa:	b2da      	uxtb	r2, r3
 8000ffc:	88bb      	ldrh	r3, [r7, #4]
 8000ffe:	4611      	mov	r1, r2
 8001000:	4618      	mov	r0, r3
 8001002:	f001 fb81 	bl	8002708 <io_coil_write>
			break;
 8001006:	e015      	b.n	8001034 <write_register_value+0x74>
		case REG_HOLDING:
			io_holding_reg_write(addr, write_value);
 8001008:	887a      	ldrh	r2, [r7, #2]
 800100a:	88bb      	ldrh	r3, [r7, #4]
 800100c:	4611      	mov	r1, r2
 800100e:	4618      	mov	r0, r3
 8001010:	f001 fcac 	bl	800296c <io_holding_reg_write>
			break;
 8001014:	e00e      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_COIL:
			io_virtual_write(VIR_COIL, addr, write_value);
 8001016:	887a      	ldrh	r2, [r7, #2]
 8001018:	88bb      	ldrh	r3, [r7, #4]
 800101a:	4619      	mov	r1, r3
 800101c:	2000      	movs	r0, #0
 800101e:	f001 fe55 	bl	8002ccc <io_virtual_write>
			break;
 8001022:	e007      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_HOLDING:
			io_virtual_write(VIR_HOLDING, addr, write_value);
 8001024:	887a      	ldrh	r2, [r7, #2]
 8001026:	88bb      	ldrh	r3, [r7, #4]
 8001028:	4619      	mov	r1, r3
 800102a:	2001      	movs	r0, #1
 800102c:	f001 fe4e 	bl	8002ccc <io_virtual_write>
			break;
 8001030:	e000      	b.n	8001034 <write_register_value+0x74>
		default:
			break;
 8001032:	bf00      	nop
	}
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <compare>:

static bool compare(uint16_t val1, ComparisonOp op, uint16_t val2) {
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	80fb      	strh	r3, [r7, #6]
 8001046:	460b      	mov	r3, r1
 8001048:	717b      	strb	r3, [r7, #5]
 800104a:	4613      	mov	r3, r2
 800104c:	807b      	strh	r3, [r7, #2]
	switch (op) {
 800104e:	797b      	ldrb	r3, [r7, #5]
 8001050:	2b05      	cmp	r3, #5
 8001052:	d83f      	bhi.n	80010d4 <compare+0x98>
 8001054:	a201      	add	r2, pc, #4	@ (adr r2, 800105c <compare+0x20>)
 8001056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800105a:	bf00      	nop
 800105c:	08001075 	.word	0x08001075
 8001060:	08001085 	.word	0x08001085
 8001064:	08001095 	.word	0x08001095
 8001068:	080010a5 	.word	0x080010a5
 800106c:	080010b5 	.word	0x080010b5
 8001070:	080010c5 	.word	0x080010c5
		case CMP_EQ:	return val1 == val2;
 8001074:	88fa      	ldrh	r2, [r7, #6]
 8001076:	887b      	ldrh	r3, [r7, #2]
 8001078:	429a      	cmp	r2, r3
 800107a:	bf0c      	ite	eq
 800107c:	2301      	moveq	r3, #1
 800107e:	2300      	movne	r3, #0
 8001080:	b2db      	uxtb	r3, r3
 8001082:	e028      	b.n	80010d6 <compare+0x9a>
		case CMP_NEQ:	return val1 != val2;
 8001084:	88fa      	ldrh	r2, [r7, #6]
 8001086:	887b      	ldrh	r3, [r7, #2]
 8001088:	429a      	cmp	r2, r3
 800108a:	bf14      	ite	ne
 800108c:	2301      	movne	r3, #1
 800108e:	2300      	moveq	r3, #0
 8001090:	b2db      	uxtb	r3, r3
 8001092:	e020      	b.n	80010d6 <compare+0x9a>
		case CMP_GT:	return val1 > val2;
 8001094:	88fa      	ldrh	r2, [r7, #6]
 8001096:	887b      	ldrh	r3, [r7, #2]
 8001098:	429a      	cmp	r2, r3
 800109a:	bf8c      	ite	hi
 800109c:	2301      	movhi	r3, #1
 800109e:	2300      	movls	r3, #0
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	e018      	b.n	80010d6 <compare+0x9a>
		case CMP_LT:	return val1 < val2;
 80010a4:	88fa      	ldrh	r2, [r7, #6]
 80010a6:	887b      	ldrh	r3, [r7, #2]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	bf34      	ite	cc
 80010ac:	2301      	movcc	r3, #1
 80010ae:	2300      	movcs	r3, #0
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	e010      	b.n	80010d6 <compare+0x9a>
		case CMP_GTET:	return val1 >= val2;
 80010b4:	88fa      	ldrh	r2, [r7, #6]
 80010b6:	887b      	ldrh	r3, [r7, #2]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	bf2c      	ite	cs
 80010bc:	2301      	movcs	r3, #1
 80010be:	2300      	movcc	r3, #0
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	e008      	b.n	80010d6 <compare+0x9a>
		case CMP_LTET:	return val1 <= val2;
 80010c4:	88fa      	ldrh	r2, [r7, #6]
 80010c6:	887b      	ldrh	r3, [r7, #2]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	bf94      	ite	ls
 80010cc:	2301      	movls	r3, #1
 80010ce:	2300      	movhi	r3, #0
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	e000      	b.n	80010d6 <compare+0x9a>
		default:		return false;
 80010d4:	2300      	movs	r3, #0
	}
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop

080010e4 <evaluate_rule>:

static bool evaluate_rule(const LogicRule* rule) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	bool condition1 = compare(
		read_register_value(rule->input_type1, rule->input_reg1),
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	781a      	ldrb	r2, [r3, #0]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	885b      	ldrh	r3, [r3, #2]
	bool condition1 = compare(
 80010f4:	4619      	mov	r1, r3
 80010f6:	4610      	mov	r0, r2
 80010f8:	f7ff ff14 	bl	8000f24 <read_register_value>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4618      	mov	r0, r3
		rule->op1,
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	7919      	ldrb	r1, [r3, #4]
		rule->compare_value1
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	88db      	ldrh	r3, [r3, #6]
	bool condition1 = compare(
 8001108:	461a      	mov	r2, r3
 800110a:	f7ff ff97 	bl	800103c <compare>
 800110e:	4603      	mov	r3, r0
 8001110:	73fb      	strb	r3, [r7, #15]
	);

	if (rule->join == LOGIC_NONE) {
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	7c1b      	ldrb	r3, [r3, #16]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <evaluate_rule+0x3a>
		return condition1;
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	e035      	b.n	800118a <evaluate_rule+0xa6>
	}

	bool condition2 = compare(
		read_register_value(rule->input_type2, rule->input_reg2),
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	7a1a      	ldrb	r2, [r3, #8]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	895b      	ldrh	r3, [r3, #10]
	bool condition2 = compare(
 8001126:	4619      	mov	r1, r3
 8001128:	4610      	mov	r0, r2
 800112a:	f7ff fefb 	bl	8000f24 <read_register_value>
 800112e:	4603      	mov	r3, r0
 8001130:	4618      	mov	r0, r3
		rule->op2,
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	7b19      	ldrb	r1, [r3, #12]
		rule->compare_value2
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	89db      	ldrh	r3, [r3, #14]
	bool condition2 = compare(
 800113a:	461a      	mov	r2, r3
 800113c:	f7ff ff7e 	bl	800103c <compare>
 8001140:	4603      	mov	r3, r0
 8001142:	73bb      	strb	r3, [r7, #14]
	);

	if (rule->join == LOGIC_AND) return condition1 && condition2;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	7c1b      	ldrb	r3, [r3, #16]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d10c      	bne.n	8001166 <evaluate_rule+0x82>
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d004      	beq.n	800115c <evaluate_rule+0x78>
 8001152:	7bbb      	ldrb	r3, [r7, #14]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <evaluate_rule+0x78>
 8001158:	2301      	movs	r3, #1
 800115a:	e000      	b.n	800115e <evaluate_rule+0x7a>
 800115c:	2300      	movs	r3, #0
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	b2db      	uxtb	r3, r3
 8001164:	e011      	b.n	800118a <evaluate_rule+0xa6>
	if (rule->join == LOGIC_OR) return condition1 || condition2;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	7c1b      	ldrb	r3, [r3, #16]
 800116a:	2b02      	cmp	r3, #2
 800116c:	d10c      	bne.n	8001188 <evaluate_rule+0xa4>
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d102      	bne.n	800117a <evaluate_rule+0x96>
 8001174:	7bbb      	ldrb	r3, [r7, #14]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <evaluate_rule+0x9a>
 800117a:	2301      	movs	r3, #1
 800117c:	e000      	b.n	8001180 <evaluate_rule+0x9c>
 800117e:	2300      	movs	r3, #0
 8001180:	f003 0301 	and.w	r3, r3, #1
 8001184:	b2db      	uxtb	r3, r3
 8001186:	e000      	b.n	800118a <evaluate_rule+0xa6>
	return false;
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <apply_rule>:

static void apply_rule(const LogicRule* rule) {
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
	if (evaluate_rule(rule)) {
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff ffa2 	bl	80010e4 <evaluate_rule>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d008      	beq.n	80011b8 <apply_rule+0x26>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	7c58      	ldrb	r0, [r3, #17]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	8a59      	ldrh	r1, [r3, #18]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	8a9b      	ldrh	r3, [r3, #20]
 80011b2:	461a      	mov	r2, r3
 80011b4:	f7ff ff04 	bl	8000fc0 <write_register_value>
	}
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <automation_Init>:

void automation_Init(void) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	automation_load_rules();
 80011c4:	f000 f992 	bl	80014ec <automation_load_rules>
}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}

080011cc <automation_Tick>:

void automation_Tick(void) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
	for (uint16_t i = 0; i < rule_count; i++) {
 80011d2:	2300      	movs	r3, #0
 80011d4:	80fb      	strh	r3, [r7, #6]
 80011d6:	e00b      	b.n	80011f0 <automation_Tick+0x24>
		apply_rule(&rules[i]);
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	2216      	movs	r2, #22
 80011dc:	fb02 f303 	mul.w	r3, r2, r3
 80011e0:	4a08      	ldr	r2, [pc, #32]	@ (8001204 <automation_Tick+0x38>)
 80011e2:	4413      	add	r3, r2
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff ffd4 	bl	8001192 <apply_rule>
	for (uint16_t i = 0; i < rule_count; i++) {
 80011ea:	88fb      	ldrh	r3, [r7, #6]
 80011ec:	3301      	adds	r3, #1
 80011ee:	80fb      	strh	r3, [r7, #6]
 80011f0:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <automation_Tick+0x3c>)
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	88fa      	ldrh	r2, [r7, #6]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d3ee      	bcc.n	80011d8 <automation_Tick+0xc>
	}
}
 80011fa:	bf00      	nop
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	20000384 	.word	0x20000384
 8001208:	20000644 	.word	0x20000644

0800120c <automation_add_rule>:

bool automation_add_rule(LogicRule newRule) {
 800120c:	b084      	sub	sp, #16
 800120e:	b5b0      	push	{r4, r5, r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	f107 0418 	add.w	r4, r7, #24
 8001218:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (rule_count < MAX_RULES) {
 800121c:	4b19      	ldr	r3, [pc, #100]	@ (8001284 <automation_add_rule+0x78>)
 800121e:	881b      	ldrh	r3, [r3, #0]
 8001220:	2b1f      	cmp	r3, #31
 8001222:	d827      	bhi.n	8001274 <automation_add_rule+0x68>
		rules[rule_count] = newRule;
 8001224:	4b17      	ldr	r3, [pc, #92]	@ (8001284 <automation_add_rule+0x78>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	4619      	mov	r1, r3
 800122a:	4a17      	ldr	r2, [pc, #92]	@ (8001288 <automation_add_rule+0x7c>)
 800122c:	2316      	movs	r3, #22
 800122e:	fb01 f303 	mul.w	r3, r1, r3
 8001232:	4413      	add	r3, r2
 8001234:	461d      	mov	r5, r3
 8001236:	f107 0418 	add.w	r4, r7, #24
 800123a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800123c:	6028      	str	r0, [r5, #0]
 800123e:	6069      	str	r1, [r5, #4]
 8001240:	60aa      	str	r2, [r5, #8]
 8001242:	60eb      	str	r3, [r5, #12]
 8001244:	6820      	ldr	r0, [r4, #0]
 8001246:	6128      	str	r0, [r5, #16]
 8001248:	88a3      	ldrh	r3, [r4, #4]
 800124a:	82ab      	strh	r3, [r5, #20]
		rule_count++;
 800124c:	4b0d      	ldr	r3, [pc, #52]	@ (8001284 <automation_add_rule+0x78>)
 800124e:	881b      	ldrh	r3, [r3, #0]
 8001250:	3301      	adds	r3, #1
 8001252:	b29a      	uxth	r2, r3
 8001254:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <automation_add_rule+0x78>)
 8001256:	801a      	strh	r2, [r3, #0]

		// Save to EEPROM
		bool status = automation_save_rules();
 8001258:	f000 f8a4 	bl	80013a4 <automation_save_rules>
 800125c:	4603      	mov	r3, r0
 800125e:	71fb      	strb	r3, [r7, #7]
		if (status == false) {
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	f083 0301 	eor.w	r3, r3, #1
 8001266:	b2db      	uxtb	r3, r3
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <automation_add_rule+0x64>
			return false;
 800126c:	2300      	movs	r3, #0
 800126e:	e002      	b.n	8001276 <automation_add_rule+0x6a>
		}

		return true;
 8001270:	2301      	movs	r3, #1
 8001272:	e000      	b.n	8001276 <automation_add_rule+0x6a>
	} else {
		return false;
 8001274:	2300      	movs	r3, #0
	}
}
 8001276:	4618      	mov	r0, r3
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001280:	b004      	add	sp, #16
 8001282:	4770      	bx	lr
 8001284:	20000644 	.word	0x20000644
 8001288:	20000384 	.word	0x20000384

0800128c <automation_get_rule_count>:

uint16_t automation_get_rule_count(void) {
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
	return rule_count;
 8001290:	4b03      	ldr	r3, [pc, #12]	@ (80012a0 <automation_get_rule_count+0x14>)
 8001292:	881b      	ldrh	r3, [r3, #0]
}
 8001294:	4618      	mov	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000644 	.word	0x20000644

080012a4 <automation_get_rule>:

bool automation_get_rule(uint16_t index, LogicRule* rule) {
 80012a4:	b4b0      	push	{r4, r5, r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	6039      	str	r1, [r7, #0]
 80012ae:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 80012b0:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <automation_get_rule+0x50>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	88fa      	ldrh	r2, [r7, #6]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d301      	bcc.n	80012be <automation_get_rule+0x1a>
		return false;
 80012ba:	2300      	movs	r3, #0
 80012bc:	e014      	b.n	80012e8 <automation_get_rule+0x44>
	}

	*rule = rules[index];
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	6838      	ldr	r0, [r7, #0]
 80012c2:	4a0d      	ldr	r2, [pc, #52]	@ (80012f8 <automation_get_rule+0x54>)
 80012c4:	2116      	movs	r1, #22
 80012c6:	fb01 f303 	mul.w	r3, r1, r3
 80012ca:	441a      	add	r2, r3
 80012cc:	4603      	mov	r3, r0
 80012ce:	6811      	ldr	r1, [r2, #0]
 80012d0:	6855      	ldr	r5, [r2, #4]
 80012d2:	6894      	ldr	r4, [r2, #8]
 80012d4:	68d0      	ldr	r0, [r2, #12]
 80012d6:	6019      	str	r1, [r3, #0]
 80012d8:	605d      	str	r5, [r3, #4]
 80012da:	609c      	str	r4, [r3, #8]
 80012dc:	60d8      	str	r0, [r3, #12]
 80012de:	6911      	ldr	r1, [r2, #16]
 80012e0:	6119      	str	r1, [r3, #16]
 80012e2:	8a92      	ldrh	r2, [r2, #20]
 80012e4:	829a      	strh	r2, [r3, #20]
	return true;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bcb0      	pop	{r4, r5, r7}
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	20000644 	.word	0x20000644
 80012f8:	20000384 	.word	0x20000384

080012fc <automation_delete_rule>:

bool automation_delete_rule(uint16_t index) {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 8001306:	4b25      	ldr	r3, [pc, #148]	@ (800139c <automation_delete_rule+0xa0>)
 8001308:	881b      	ldrh	r3, [r3, #0]
 800130a:	88fa      	ldrh	r2, [r7, #6]
 800130c:	429a      	cmp	r2, r3
 800130e:	d301      	bcc.n	8001314 <automation_delete_rule+0x18>
		return false;
 8001310:	2300      	movs	r3, #0
 8001312:	e03f      	b.n	8001394 <automation_delete_rule+0x98>
	}

	// Shift elements after index down by 1
	if (index < rule_count - 1) {
 8001314:	88fa      	ldrh	r2, [r7, #6]
 8001316:	4b21      	ldr	r3, [pc, #132]	@ (800139c <automation_delete_rule+0xa0>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	3b01      	subs	r3, #1
 800131c:	429a      	cmp	r2, r3
 800131e:	da19      	bge.n	8001354 <automation_delete_rule+0x58>
		memmove(&rules[index], &rules[index + 1], (rule_count - index - 1) * sizeof(LogicRule));
 8001320:	88fb      	ldrh	r3, [r7, #6]
 8001322:	2216      	movs	r2, #22
 8001324:	fb02 f303 	mul.w	r3, r2, r3
 8001328:	4a1d      	ldr	r2, [pc, #116]	@ (80013a0 <automation_delete_rule+0xa4>)
 800132a:	1898      	adds	r0, r3, r2
 800132c:	88fb      	ldrh	r3, [r7, #6]
 800132e:	3301      	adds	r3, #1
 8001330:	2216      	movs	r2, #22
 8001332:	fb02 f303 	mul.w	r3, r2, r3
 8001336:	4a1a      	ldr	r2, [pc, #104]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001338:	1899      	adds	r1, r3, r2
 800133a:	4b18      	ldr	r3, [pc, #96]	@ (800139c <automation_delete_rule+0xa0>)
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	88fb      	ldrh	r3, [r7, #6]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	3b01      	subs	r3, #1
 8001346:	461a      	mov	r2, r3
 8001348:	2316      	movs	r3, #22
 800134a:	fb02 f303 	mul.w	r3, r2, r3
 800134e:	461a      	mov	r2, r3
 8001350:	f011 fcad 	bl	8012cae <memmove>
	}

	// Clear the last element
	memset(&rules[rule_count -1], 0, sizeof(LogicRule));
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <automation_delete_rule+0xa0>)
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	3b01      	subs	r3, #1
 800135a:	2216      	movs	r2, #22
 800135c:	fb02 f303 	mul.w	r3, r2, r3
 8001360:	4a0f      	ldr	r2, [pc, #60]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001362:	4413      	add	r3, r2
 8001364:	2216      	movs	r2, #22
 8001366:	2100      	movs	r1, #0
 8001368:	4618      	mov	r0, r3
 800136a:	f011 fcba 	bl	8012ce2 <memset>

	// Decrement the count
	rule_count--;
 800136e:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <automation_delete_rule+0xa0>)
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	3b01      	subs	r3, #1
 8001374:	b29a      	uxth	r2, r3
 8001376:	4b09      	ldr	r3, [pc, #36]	@ (800139c <automation_delete_rule+0xa0>)
 8001378:	801a      	strh	r2, [r3, #0]

	// Save to EEPROM
	bool status = automation_save_rules();
 800137a:	f000 f813 	bl	80013a4 <automation_save_rules>
 800137e:	4603      	mov	r3, r0
 8001380:	73fb      	strb	r3, [r7, #15]
	if (status == false) {
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	f083 0301 	eor.w	r3, r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <automation_delete_rule+0x96>
		return false;
 800138e:	2300      	movs	r3, #0
 8001390:	e000      	b.n	8001394 <automation_delete_rule+0x98>
	}

	return true;
 8001392:	2301      	movs	r3, #1
}
 8001394:	4618      	mov	r0, r3
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000644 	.word	0x20000644
 80013a0:	20000384 	.word	0x20000384

080013a4 <automation_save_rules>:

bool automation_save_rules(void) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80013aa:	af00      	add	r7, sp, #0
	if (rule_count > MAX_RULES) return false;
 80013ac:	4b4d      	ldr	r3, [pc, #308]	@ (80014e4 <automation_save_rules+0x140>)
 80013ae:	881b      	ldrh	r3, [r3, #0]
 80013b0:	2b20      	cmp	r3, #32
 80013b2:	d901      	bls.n	80013b8 <automation_save_rules+0x14>
 80013b4:	2300      	movs	r3, #0
 80013b6:	e090      	b.n	80014da <automation_save_rules+0x136>

	uint16_t addr = 0x0000;
 80013b8:	2300      	movs	r3, #0
 80013ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write the rule count first
	if (!EEPROM_WriteBlock(addr, &rule_count, sizeof(rule_count))) {
 80013be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013c2:	2202      	movs	r2, #2
 80013c4:	4947      	ldr	r1, [pc, #284]	@ (80014e4 <automation_save_rules+0x140>)
 80013c6:	4618      	mov	r0, r3
 80013c8:	f000 fd9b 	bl	8001f02 <EEPROM_WriteBlock>
 80013cc:	4603      	mov	r3, r0
 80013ce:	f083 0301 	eor.w	r3, r3, #1
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <automation_save_rules+0x38>
		return false;
 80013d8:	2300      	movs	r3, #0
 80013da:	e07e      	b.n	80014da <automation_save_rules+0x136>
	}
	addr += sizeof(rule_count);
 80013dc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013e0:	3302      	adds	r3, #2
 80013e2:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write rules
	for (uint16_t i = 0; i < rule_count; i++) {
 80013e6:	2300      	movs	r3, #0
 80013e8:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 80013ec:	e01e      	b.n	800142c <automation_save_rules+0x88>
		if (!EEPROM_WriteBlock(addr, &rules[i], sizeof(LogicRule))) {
 80013ee:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 80013f2:	2216      	movs	r2, #22
 80013f4:	fb02 f303 	mul.w	r3, r2, r3
 80013f8:	4a3b      	ldr	r2, [pc, #236]	@ (80014e8 <automation_save_rules+0x144>)
 80013fa:	1899      	adds	r1, r3, r2
 80013fc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 8001400:	2216      	movs	r2, #22
 8001402:	4618      	mov	r0, r3
 8001404:	f000 fd7d 	bl	8001f02 <EEPROM_WriteBlock>
 8001408:	4603      	mov	r3, r0
 800140a:	f083 0301 	eor.w	r3, r3, #1
 800140e:	b2db      	uxtb	r3, r3
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <automation_save_rules+0x74>
			return false;
 8001414:	2300      	movs	r3, #0
 8001416:	e060      	b.n	80014da <automation_save_rules+0x136>
		}
		addr += sizeof(LogicRule);
 8001418:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800141c:	3316      	adds	r3, #22
 800141e:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce
	for (uint16_t i = 0; i < rule_count; i++) {
 8001422:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 8001426:	3301      	adds	r3, #1
 8001428:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 800142c:	4b2d      	ldr	r3, [pc, #180]	@ (80014e4 <automation_save_rules+0x140>)
 800142e:	881b      	ldrh	r3, [r3, #0]
 8001430:	f8b7 22cc 	ldrh.w	r2, [r7, #716]	@ 0x2cc
 8001434:	429a      	cmp	r2, r3
 8001436:	d3da      	bcc.n	80013ee <automation_save_rules+0x4a>
	}

	// Compute CRC16 over rule_count + rules
	uint16_t crc_input_len = sizeof(rule_count) + rule_count * sizeof(LogicRule);
 8001438:	4b2a      	ldr	r3, [pc, #168]	@ (80014e4 <automation_save_rules+0x140>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	461a      	mov	r2, r3
 800143e:	0092      	lsls	r2, r2, #2
 8001440:	441a      	add	r2, r3
 8001442:	0052      	lsls	r2, r2, #1
 8001444:	4413      	add	r3, r2
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	b29b      	uxth	r3, r3
 800144a:	3302      	adds	r3, #2
 800144c:	f8a7 32ca 	strh.w	r3, [r7, #714]	@ 0x2ca
	uint8_t crc_buffer[sizeof(rule_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &rule_count, sizeof(rule_count));
 8001450:	4b24      	ldr	r3, [pc, #144]	@ (80014e4 <automation_save_rules+0x140>)
 8001452:	881a      	ldrh	r2, [r3, #0]
 8001454:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001458:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 800145c:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(rule_count), rules, rule_count * sizeof(LogicRule));
 800145e:	f107 0308 	add.w	r3, r7, #8
 8001462:	3302      	adds	r3, #2
 8001464:	4a1f      	ldr	r2, [pc, #124]	@ (80014e4 <automation_save_rules+0x140>)
 8001466:	8812      	ldrh	r2, [r2, #0]
 8001468:	4611      	mov	r1, r2
 800146a:	2216      	movs	r2, #22
 800146c:	fb01 f202 	mul.w	r2, r1, r2
 8001470:	491d      	ldr	r1, [pc, #116]	@ (80014e8 <automation_save_rules+0x144>)
 8001472:	4618      	mov	r0, r3
 8001474:	f011 fcb5 	bl	8012de2 <memcpy>

	uint16_t crc = modbus_crc16(crc_buffer, crc_input_len);
 8001478:	f8b7 22ca 	ldrh.w	r2, [r7, #714]	@ 0x2ca
 800147c:	f107 0308 	add.w	r3, r7, #8
 8001480:	4611      	mov	r1, r2
 8001482:	4618      	mov	r0, r3
 8001484:	f003 fbe6 	bl	8004c54 <modbus_crc16>
 8001488:	4603      	mov	r3, r0
 800148a:	461a      	mov	r2, r3
 800148c:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001490:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8001494:	801a      	strh	r2, [r3, #0]

	if (!EEPROM_WriteBlock(addr, (uint8_t*)&crc, sizeof(crc))) {
 8001496:	1db9      	adds	r1, r7, #6
 8001498:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800149c:	2202      	movs	r2, #2
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 fd2f 	bl	8001f02 <EEPROM_WriteBlock>
 80014a4:	4603      	mov	r3, r0
 80014a6:	f083 0301 	eor.w	r3, r3, #1
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <automation_save_rules+0x110>
		return false;
 80014b0:	2300      	movs	r3, #0
 80014b2:	e012      	b.n	80014da <automation_save_rules+0x136>
	}

	addr += sizeof(crc);
 80014b4:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014b8:	3302      	adds	r3, #2
 80014ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Now save virtual registers
	if (!io_virtual_save(addr)) return false;
 80014be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014c2:	4618      	mov	r0, r3
 80014c4:	f001 fc42 	bl	8002d4c <io_virtual_save>
 80014c8:	4603      	mov	r3, r0
 80014ca:	f083 0301 	eor.w	r3, r3, #1
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <automation_save_rules+0x134>
 80014d4:	2300      	movs	r3, #0
 80014d6:	e000      	b.n	80014da <automation_save_rules+0x136>

	return true;
 80014d8:	2301      	movs	r3, #1
}
 80014da:	4618      	mov	r0, r3
 80014dc:	f507 7734 	add.w	r7, r7, #720	@ 0x2d0
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	20000644 	.word	0x20000644
 80014e8:	20000384 	.word	0x20000384

080014ec <automation_load_rules>:

bool automation_load_rules(void) {
 80014ec:	b580      	push	{r7, lr}
 80014ee:	f5ad 6db2 	sub.w	sp, sp, #1424	@ 0x590
 80014f2:	af00      	add	r7, sp, #0
	uint16_t addr = 0x0000;
 80014f4:	2300      	movs	r3, #0
 80014f6:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
	uint16_t saved_count = 0;
 80014fa:	2300      	movs	r3, #0
 80014fc:	f8a7 3588 	strh.w	r3, [r7, #1416]	@ 0x588

	if (!EEPROM_LoadBlock(addr, &saved_count, sizeof(saved_count))) {
 8001500:	f507 61b1 	add.w	r1, r7, #1416	@ 0x588
 8001504:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001508:	2202      	movs	r2, #2
 800150a:	4618      	mov	r0, r3
 800150c:	f000 fd11 	bl	8001f32 <EEPROM_LoadBlock>
 8001510:	4603      	mov	r3, r0
 8001512:	f083 0301 	eor.w	r3, r3, #1
 8001516:	b2db      	uxtb	r3, r3
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <automation_load_rules+0x34>
		return false;
 800151c:	2300      	movs	r3, #0
 800151e:	e0cd      	b.n	80016bc <automation_load_rules+0x1d0>
	}
	if (saved_count > MAX_RULES) {
 8001520:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001524:	2b20      	cmp	r3, #32
 8001526:	d901      	bls.n	800152c <automation_load_rules+0x40>
		return false;
 8001528:	2300      	movs	r3, #0
 800152a:	e0c7      	b.n	80016bc <automation_load_rules+0x1d0>
	}

	addr += sizeof(saved_count);
 800152c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001530:	3302      	adds	r3, #2
 8001532:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	if (saved_count == 0) {
 8001536:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800153a:	2b00      	cmp	r3, #0
 800153c:	d12d      	bne.n	800159a <automation_load_rules+0xae>
		// Still need to validate CRC16 of just the rule count (2 bytes)
		uint16_t stored_crc = 0;
 800153e:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8001542:	f2a3 538e 	subw	r3, r3, #1422	@ 0x58e
 8001546:	2200      	movs	r2, #0
 8001548:	801a      	strh	r2, [r3, #0]
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 800154a:	1cb9      	adds	r1, r7, #2
 800154c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001550:	2202      	movs	r2, #2
 8001552:	4618      	mov	r0, r3
 8001554:	f000 fced 	bl	8001f32 <EEPROM_LoadBlock>
 8001558:	4603      	mov	r3, r0
 800155a:	f083 0301 	eor.w	r3, r3, #1
 800155e:	b2db      	uxtb	r3, r3
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <automation_load_rules+0x7c>
			return false;
 8001564:	2300      	movs	r3, #0
 8001566:	e0a9      	b.n	80016bc <automation_load_rules+0x1d0>
		}

		uint16_t computed_crc = modbus_crc16((uint8_t*)&saved_count, sizeof(saved_count));
 8001568:	f507 63b1 	add.w	r3, r7, #1416	@ 0x588
 800156c:	2102      	movs	r1, #2
 800156e:	4618      	mov	r0, r3
 8001570:	f003 fb70 	bl	8004c54 <modbus_crc16>
 8001574:	4603      	mov	r3, r0
 8001576:	f8a7 358a 	strh.w	r3, [r7, #1418]	@ 0x58a
		if (computed_crc != stored_crc) {
 800157a:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 800157e:	f2a3 538e 	subw	r3, r3, #1422	@ 0x58e
 8001582:	881b      	ldrh	r3, [r3, #0]
 8001584:	f8b7 258a 	ldrh.w	r2, [r7, #1418]	@ 0x58a
 8001588:	429a      	cmp	r2, r3
 800158a:	d001      	beq.n	8001590 <automation_load_rules+0xa4>
			return false;
 800158c:	2300      	movs	r3, #0
 800158e:	e095      	b.n	80016bc <automation_load_rules+0x1d0>
		}

		rule_count = 0;
 8001590:	4b4d      	ldr	r3, [pc, #308]	@ (80016c8 <automation_load_rules+0x1dc>)
 8001592:	2200      	movs	r2, #0
 8001594:	801a      	strh	r2, [r3, #0]
		return true;
 8001596:	2301      	movs	r3, #1
 8001598:	e090      	b.n	80016bc <automation_load_rules+0x1d0>
	}
	// Otherwise load as usual:

	// Temporarily load the data into a buffer
	LogicRule temp_rules[MAX_RULES];
	if (!EEPROM_LoadBlock(addr, temp_rules, saved_count * sizeof(LogicRule))) {
 800159a:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800159e:	461a      	mov	r2, r3
 80015a0:	0092      	lsls	r2, r2, #2
 80015a2:	441a      	add	r2, r3
 80015a4:	0052      	lsls	r2, r2, #1
 80015a6:	4413      	add	r3, r2
 80015a8:	005b      	lsls	r3, r3, #1
 80015aa:	b29a      	uxth	r2, r3
 80015ac:	f507 7132 	add.w	r1, r7, #712	@ 0x2c8
 80015b0:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015b4:	4618      	mov	r0, r3
 80015b6:	f000 fcbc 	bl	8001f32 <EEPROM_LoadBlock>
 80015ba:	4603      	mov	r3, r0
 80015bc:	f083 0301 	eor.w	r3, r3, #1
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <automation_load_rules+0xde>
		return false;
 80015c6:	2300      	movs	r3, #0
 80015c8:	e078      	b.n	80016bc <automation_load_rules+0x1d0>
	}
	addr += saved_count * sizeof(LogicRule);
 80015ca:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80015ce:	461a      	mov	r2, r3
 80015d0:	0092      	lsls	r2, r2, #2
 80015d2:	441a      	add	r2, r3
 80015d4:	0052      	lsls	r2, r2, #1
 80015d6:	4413      	add	r3, r2
 80015d8:	005b      	lsls	r3, r3, #1
 80015da:	b29a      	uxth	r2, r3
 80015dc:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015e0:	4413      	add	r3, r2
 80015e2:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	// Read stored CRC16
	uint16_t stored_crc = 0;
 80015e6:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80015ea:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 80015ee:	2200      	movs	r2, #0
 80015f0:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 80015f2:	f207 21c6 	addw	r1, r7, #710	@ 0x2c6
 80015f6:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015fa:	2202      	movs	r2, #2
 80015fc:	4618      	mov	r0, r3
 80015fe:	f000 fc98 	bl	8001f32 <EEPROM_LoadBlock>
 8001602:	4603      	mov	r3, r0
 8001604:	f083 0301 	eor.w	r3, r3, #1
 8001608:	b2db      	uxtb	r3, r3
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <automation_load_rules+0x126>
		return false;
 800160e:	2300      	movs	r3, #0
 8001610:	e054      	b.n	80016bc <automation_load_rules+0x1d0>
	}

	// Compute CRC16
	uint8_t crc_buffer[sizeof(saved_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &saved_count, sizeof(saved_count));
 8001612:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001616:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 800161a:	f2a3 538c 	subw	r3, r3, #1420	@ 0x58c
 800161e:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(saved_count), temp_rules, saved_count * sizeof(LogicRule));
 8001620:	1d3b      	adds	r3, r7, #4
 8001622:	3302      	adds	r3, #2
 8001624:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001628:	4611      	mov	r1, r2
 800162a:	2216      	movs	r2, #22
 800162c:	fb01 f202 	mul.w	r2, r1, r2
 8001630:	f507 7132 	add.w	r1, r7, #712	@ 0x2c8
 8001634:	4618      	mov	r0, r3
 8001636:	f011 fbd4 	bl	8012de2 <memcpy>

	uint16_t computed_crc = modbus_crc16(crc_buffer, sizeof(saved_count) + saved_count * sizeof(LogicRule));
 800163a:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800163e:	461a      	mov	r2, r3
 8001640:	0092      	lsls	r2, r2, #2
 8001642:	441a      	add	r2, r3
 8001644:	0052      	lsls	r2, r2, #1
 8001646:	4413      	add	r3, r2
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	b29b      	uxth	r3, r3
 800164c:	3302      	adds	r3, #2
 800164e:	b29a      	uxth	r2, r3
 8001650:	1d3b      	adds	r3, r7, #4
 8001652:	4611      	mov	r1, r2
 8001654:	4618      	mov	r0, r3
 8001656:	f003 fafd 	bl	8004c54 <modbus_crc16>
 800165a:	4603      	mov	r3, r0
 800165c:	f8a7 358c 	strh.w	r3, [r7, #1420]	@ 0x58c

	if (computed_crc != stored_crc) {
 8001660:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8001664:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8001668:	881b      	ldrh	r3, [r3, #0]
 800166a:	f8b7 258c 	ldrh.w	r2, [r7, #1420]	@ 0x58c
 800166e:	429a      	cmp	r2, r3
 8001670:	d001      	beq.n	8001676 <automation_load_rules+0x18a>
		return false;
 8001672:	2300      	movs	r3, #0
 8001674:	e022      	b.n	80016bc <automation_load_rules+0x1d0>
	}

	addr += sizeof(stored_crc);
 8001676:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800167a:	3302      	adds	r3, #2
 800167c:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e


	// All valid, so use these rules
	memcpy(rules, temp_rules, saved_count * sizeof(LogicRule));
 8001680:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001684:	461a      	mov	r2, r3
 8001686:	2316      	movs	r3, #22
 8001688:	fb03 f202 	mul.w	r2, r3, r2
 800168c:	f507 7332 	add.w	r3, r7, #712	@ 0x2c8
 8001690:	4619      	mov	r1, r3
 8001692:	480e      	ldr	r0, [pc, #56]	@ (80016cc <automation_load_rules+0x1e0>)
 8001694:	f011 fba5 	bl	8012de2 <memcpy>
	rule_count = saved_count;
 8001698:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 800169c:	4b0a      	ldr	r3, [pc, #40]	@ (80016c8 <automation_load_rules+0x1dc>)
 800169e:	801a      	strh	r2, [r3, #0]


	// Now load virtual registers
	if (!io_virtual_load(addr)) {
 80016a0:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016a4:	4618      	mov	r0, r3
 80016a6:	f001 fbef 	bl	8002e88 <io_virtual_load>
 80016aa:	4603      	mov	r3, r0
 80016ac:	f083 0301 	eor.w	r3, r3, #1
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <automation_load_rules+0x1ce>
		return false;
 80016b6:	2300      	movs	r3, #0
 80016b8:	e000      	b.n	80016bc <automation_load_rules+0x1d0>
	}

	return true;
 80016ba:	2301      	movs	r3, #1
}
 80016bc:	4618      	mov	r0, r3
 80016be:	f507 67b2 	add.w	r7, r7, #1424	@ 0x590
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	20000644 	.word	0x20000644
 80016cc:	20000384 	.word	0x20000384

080016d0 <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 6;

void display_Setup() {
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 80016d4:	f000 fda4 	bl	8002220 <ssd1306_Init>
}
 80016d8:	bf00      	nop
 80016da:	bd80      	pop	{r7, pc}

080016dc <display_Boot>:

void display_Boot(void) {
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 80016e2:	2000      	movs	r0, #0
 80016e4:	f000 fe06 	bl	80022f4 <ssd1306_Fill>
	ssd1306_SetCursor(10, 20);
 80016e8:	2114      	movs	r1, #20
 80016ea:	200a      	movs	r0, #10
 80016ec:	f000 ff4e 	bl	800258c <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 80016f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001720 <display_Boot+0x44>)
 80016f2:	2201      	movs	r2, #1
 80016f4:	9200      	str	r2, [sp, #0]
 80016f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016f8:	480a      	ldr	r0, [pc, #40]	@ (8001724 <display_Boot+0x48>)
 80016fa:	f000 ff21 	bl	8002540 <ssd1306_WriteString>
	ssd1306_SetCursor(25, 45);
 80016fe:	212d      	movs	r1, #45	@ 0x2d
 8001700:	2019      	movs	r0, #25
 8001702:	f000 ff43 	bl	800258c <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 8001706:	4b08      	ldr	r3, [pc, #32]	@ (8001728 <display_Boot+0x4c>)
 8001708:	2201      	movs	r2, #1
 800170a:	9200      	str	r2, [sp, #0]
 800170c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800170e:	4807      	ldr	r0, [pc, #28]	@ (800172c <display_Boot+0x50>)
 8001710:	f000 ff16 	bl	8002540 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001714:	f000 fe06 	bl	8002324 <ssd1306_UpdateScreen>
}
 8001718:	bf00      	nop
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	08016ba0 	.word	0x08016ba0
 8001724:	08014e60 	.word	0x08014e60
 8001728:	08016b94 	.word	0x08016b94
 800172c:	08014e6c 	.word	0x08014e6c

08001730 <display_StatusPage>:

void display_StatusPage(void) {
 8001730:	b580      	push	{r7, lr}
 8001732:	b08e      	sub	sp, #56	@ 0x38
 8001734:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 8001736:	4bbf      	ldr	r3, [pc, #764]	@ (8001a34 <display_StatusPage+0x304>)
 8001738:	881b      	ldrh	r3, [r3, #0]
 800173a:	2b06      	cmp	r3, #6
 800173c:	f200 82e4 	bhi.w	8001d08 <display_StatusPage+0x5d8>
 8001740:	a201      	add	r2, pc, #4	@ (adr r2, 8001748 <display_StatusPage+0x18>)
 8001742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001746:	bf00      	nop
 8001748:	08001765 	.word	0x08001765
 800174c:	08001849 	.word	0x08001849
 8001750:	0800193f 	.word	0x0800193f
 8001754:	08001a79 	.word	0x08001a79
 8001758:	08001af3 	.word	0x08001af3
 800175c:	08001bc9 	.word	0x08001bc9
 8001760:	08001c83 	.word	0x08001c83
		case 0:
			ssd1306_Fill(Black);
 8001764:	2000      	movs	r0, #0
 8001766:	f000 fdc5 	bl	80022f4 <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 800176a:	2100      	movs	r1, #0
 800176c:	2019      	movs	r0, #25
 800176e:	f000 ff0d 	bl	800258c <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 8001772:	4bb1      	ldr	r3, [pc, #708]	@ (8001a38 <display_StatusPage+0x308>)
 8001774:	2201      	movs	r2, #1
 8001776:	9200      	str	r2, [sp, #0]
 8001778:	cb0e      	ldmia	r3, {r1, r2, r3}
 800177a:	48b0      	ldr	r0, [pc, #704]	@ (8001a3c <display_StatusPage+0x30c>)
 800177c:	f000 fee0 	bl	8002540 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001780:	2119      	movs	r1, #25
 8001782:	2002      	movs	r0, #2
 8001784:	f000 ff02 	bl	800258c <ssd1306_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 8001788:	f003 faf8 	bl	8004d7c <modbusGetSlaveAddress>
 800178c:	4603      	mov	r3, r0
 800178e:	461a      	mov	r2, r3
 8001790:	f107 030c 	add.w	r3, r7, #12
 8001794:	49aa      	ldr	r1, [pc, #680]	@ (8001a40 <display_StatusPage+0x310>)
 8001796:	4618      	mov	r0, r3
 8001798:	f011 fa24 	bl	8012be4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800179c:	4ba9      	ldr	r3, [pc, #676]	@ (8001a44 <display_StatusPage+0x314>)
 800179e:	f107 000c 	add.w	r0, r7, #12
 80017a2:	2201      	movs	r2, #1
 80017a4:	9200      	str	r2, [sp, #0]
 80017a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017a8:	f000 feca 	bl	8002540 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80017ac:	2128      	movs	r1, #40	@ 0x28
 80017ae:	2002      	movs	r0, #2
 80017b0:	f000 feec 	bl	800258c <ssd1306_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 80017b4:	f000 fcc6 	bl	8002144 <INA226_ReadBusVoltage>
 80017b8:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 80017bc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80017c0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80017c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017cc:	dd0a      	ble.n	80017e4 <display_StatusPage+0xb4>
 80017ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80017d0:	f7fe fee2 	bl	8000598 <__aeabi_f2d>
 80017d4:	4602      	mov	r2, r0
 80017d6:	460b      	mov	r3, r1
 80017d8:	f107 000c 	add.w	r0, r7, #12
 80017dc:	499a      	ldr	r1, [pc, #616]	@ (8001a48 <display_StatusPage+0x318>)
 80017de:	f011 fa01 	bl	8012be4 <siprintf>
 80017e2:	e009      	b.n	80017f8 <display_StatusPage+0xc8>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 80017e4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80017e6:	f7fe fed7 	bl	8000598 <__aeabi_f2d>
 80017ea:	4602      	mov	r2, r0
 80017ec:	460b      	mov	r3, r1
 80017ee:	f107 000c 	add.w	r0, r7, #12
 80017f2:	4996      	ldr	r1, [pc, #600]	@ (8001a4c <display_StatusPage+0x31c>)
 80017f4:	f011 f9f6 	bl	8012be4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80017f8:	4b92      	ldr	r3, [pc, #584]	@ (8001a44 <display_StatusPage+0x314>)
 80017fa:	f107 000c 	add.w	r0, r7, #12
 80017fe:	2201      	movs	r2, #1
 8001800:	9200      	str	r2, [sp, #0]
 8001802:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001804:	f000 fe9c 	bl	8002540 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001808:	2137      	movs	r1, #55	@ 0x37
 800180a:	2002      	movs	r0, #2
 800180c:	f000 febe 	bl	800258c <ssd1306_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 8001810:	f000 fcb8 	bl	8002184 <INA226_ReadCurrent>
 8001814:	eef0 7a40 	vmov.f32	s15, s0
 8001818:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8001a50 <display_StatusPage+0x320>
 800181c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001820:	ee17 0a90 	vmov	r0, s15
 8001824:	f7fe feb8 	bl	8000598 <__aeabi_f2d>
 8001828:	4602      	mov	r2, r0
 800182a:	460b      	mov	r3, r1
 800182c:	f107 000c 	add.w	r0, r7, #12
 8001830:	4988      	ldr	r1, [pc, #544]	@ (8001a54 <display_StatusPage+0x324>)
 8001832:	f011 f9d7 	bl	8012be4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001836:	4b83      	ldr	r3, [pc, #524]	@ (8001a44 <display_StatusPage+0x314>)
 8001838:	f107 000c 	add.w	r0, r7, #12
 800183c:	2201      	movs	r2, #1
 800183e:	9200      	str	r2, [sp, #0]
 8001840:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001842:	f000 fe7d 	bl	8002540 <ssd1306_WriteString>
			break;
 8001846:	e25f      	b.n	8001d08 <display_StatusPage+0x5d8>
		case 1:
			ssd1306_Fill(Black);
 8001848:	2000      	movs	r0, #0
 800184a:	f000 fd53 	bl	80022f4 <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 800184e:	2100      	movs	r1, #0
 8001850:	201e      	movs	r0, #30
 8001852:	f000 fe9b 	bl	800258c <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 8001856:	4b78      	ldr	r3, [pc, #480]	@ (8001a38 <display_StatusPage+0x308>)
 8001858:	2201      	movs	r2, #1
 800185a:	9200      	str	r2, [sp, #0]
 800185c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800185e:	487e      	ldr	r0, [pc, #504]	@ (8001a58 <display_StatusPage+0x328>)
 8001860:	f000 fe6e 	bl	8002540 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001864:	2119      	movs	r1, #25
 8001866:	2002      	movs	r0, #2
 8001868:	f000 fe90 	bl	800258c <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 800186c:	2000      	movs	r0, #0
 800186e:	f000 ff2b 	bl	80026c8 <io_coil_read>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <display_StatusPage+0x14c>
 8001878:	4a78      	ldr	r2, [pc, #480]	@ (8001a5c <display_StatusPage+0x32c>)
 800187a:	e000      	b.n	800187e <display_StatusPage+0x14e>
 800187c:	4a78      	ldr	r2, [pc, #480]	@ (8001a60 <display_StatusPage+0x330>)
 800187e:	f107 030c 	add.w	r3, r7, #12
 8001882:	4978      	ldr	r1, [pc, #480]	@ (8001a64 <display_StatusPage+0x334>)
 8001884:	4618      	mov	r0, r3
 8001886:	f011 f9ad 	bl	8012be4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800188a:	4b6e      	ldr	r3, [pc, #440]	@ (8001a44 <display_StatusPage+0x314>)
 800188c:	f107 000c 	add.w	r0, r7, #12
 8001890:	2201      	movs	r2, #1
 8001892:	9200      	str	r2, [sp, #0]
 8001894:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001896:	f000 fe53 	bl	8002540 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 800189a:	2128      	movs	r1, #40	@ 0x28
 800189c:	2002      	movs	r0, #2
 800189e:	f000 fe75 	bl	800258c <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 80018a2:	2001      	movs	r0, #1
 80018a4:	f000 ff10 	bl	80026c8 <io_coil_read>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <display_StatusPage+0x182>
 80018ae:	4a6b      	ldr	r2, [pc, #428]	@ (8001a5c <display_StatusPage+0x32c>)
 80018b0:	e000      	b.n	80018b4 <display_StatusPage+0x184>
 80018b2:	4a6b      	ldr	r2, [pc, #428]	@ (8001a60 <display_StatusPage+0x330>)
 80018b4:	f107 030c 	add.w	r3, r7, #12
 80018b8:	496b      	ldr	r1, [pc, #428]	@ (8001a68 <display_StatusPage+0x338>)
 80018ba:	4618      	mov	r0, r3
 80018bc:	f011 f992 	bl	8012be4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018c0:	4b60      	ldr	r3, [pc, #384]	@ (8001a44 <display_StatusPage+0x314>)
 80018c2:	f107 000c 	add.w	r0, r7, #12
 80018c6:	2201      	movs	r2, #1
 80018c8:	9200      	str	r2, [sp, #0]
 80018ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018cc:	f000 fe38 	bl	8002540 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 80018d0:	2119      	movs	r1, #25
 80018d2:	203c      	movs	r0, #60	@ 0x3c
 80018d4:	f000 fe5a 	bl	800258c <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 80018d8:	2002      	movs	r0, #2
 80018da:	f000 fef5 	bl	80026c8 <io_coil_read>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d001      	beq.n	80018e8 <display_StatusPage+0x1b8>
 80018e4:	4a5d      	ldr	r2, [pc, #372]	@ (8001a5c <display_StatusPage+0x32c>)
 80018e6:	e000      	b.n	80018ea <display_StatusPage+0x1ba>
 80018e8:	4a5d      	ldr	r2, [pc, #372]	@ (8001a60 <display_StatusPage+0x330>)
 80018ea:	f107 030c 	add.w	r3, r7, #12
 80018ee:	495f      	ldr	r1, [pc, #380]	@ (8001a6c <display_StatusPage+0x33c>)
 80018f0:	4618      	mov	r0, r3
 80018f2:	f011 f977 	bl	8012be4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018f6:	4b53      	ldr	r3, [pc, #332]	@ (8001a44 <display_StatusPage+0x314>)
 80018f8:	f107 000c 	add.w	r0, r7, #12
 80018fc:	2201      	movs	r2, #1
 80018fe:	9200      	str	r2, [sp, #0]
 8001900:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001902:	f000 fe1d 	bl	8002540 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001906:	2128      	movs	r1, #40	@ 0x28
 8001908:	203c      	movs	r0, #60	@ 0x3c
 800190a:	f000 fe3f 	bl	800258c <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 800190e:	2003      	movs	r0, #3
 8001910:	f000 feda 	bl	80026c8 <io_coil_read>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <display_StatusPage+0x1ee>
 800191a:	4a50      	ldr	r2, [pc, #320]	@ (8001a5c <display_StatusPage+0x32c>)
 800191c:	e000      	b.n	8001920 <display_StatusPage+0x1f0>
 800191e:	4a50      	ldr	r2, [pc, #320]	@ (8001a60 <display_StatusPage+0x330>)
 8001920:	f107 030c 	add.w	r3, r7, #12
 8001924:	4952      	ldr	r1, [pc, #328]	@ (8001a70 <display_StatusPage+0x340>)
 8001926:	4618      	mov	r0, r3
 8001928:	f011 f95c 	bl	8012be4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800192c:	4b45      	ldr	r3, [pc, #276]	@ (8001a44 <display_StatusPage+0x314>)
 800192e:	f107 000c 	add.w	r0, r7, #12
 8001932:	2201      	movs	r2, #1
 8001934:	9200      	str	r2, [sp, #0]
 8001936:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001938:	f000 fe02 	bl	8002540 <ssd1306_WriteString>
			break;
 800193c:	e1e4      	b.n	8001d08 <display_StatusPage+0x5d8>
		case 2:
			ssd1306_Fill(Black);
 800193e:	2000      	movs	r0, #0
 8001940:	f000 fcd8 	bl	80022f4 <ssd1306_Fill>
			ssd1306_SetCursor(4, 0);
 8001944:	2100      	movs	r1, #0
 8001946:	2004      	movs	r0, #4
 8001948:	f000 fe20 	bl	800258c <ssd1306_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 800194c:	4b3a      	ldr	r3, [pc, #232]	@ (8001a38 <display_StatusPage+0x308>)
 800194e:	2201      	movs	r2, #1
 8001950:	9200      	str	r2, [sp, #0]
 8001952:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001954:	4847      	ldr	r0, [pc, #284]	@ (8001a74 <display_StatusPage+0x344>)
 8001956:	f000 fdf3 	bl	8002540 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 800195a:	2119      	movs	r1, #25
 800195c:	2002      	movs	r0, #2
 800195e:	f000 fe15 	bl	800258c <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 8001962:	2000      	movs	r0, #0
 8001964:	f000 ff5a 	bl	800281c <io_discrete_in_read>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <display_StatusPage+0x242>
 800196e:	4a3b      	ldr	r2, [pc, #236]	@ (8001a5c <display_StatusPage+0x32c>)
 8001970:	e000      	b.n	8001974 <display_StatusPage+0x244>
 8001972:	4a3b      	ldr	r2, [pc, #236]	@ (8001a60 <display_StatusPage+0x330>)
 8001974:	f107 030c 	add.w	r3, r7, #12
 8001978:	493a      	ldr	r1, [pc, #232]	@ (8001a64 <display_StatusPage+0x334>)
 800197a:	4618      	mov	r0, r3
 800197c:	f011 f932 	bl	8012be4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001980:	4b30      	ldr	r3, [pc, #192]	@ (8001a44 <display_StatusPage+0x314>)
 8001982:	f107 000c 	add.w	r0, r7, #12
 8001986:	2201      	movs	r2, #1
 8001988:	9200      	str	r2, [sp, #0]
 800198a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800198c:	f000 fdd8 	bl	8002540 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001990:	2128      	movs	r1, #40	@ 0x28
 8001992:	2002      	movs	r0, #2
 8001994:	f000 fdfa 	bl	800258c <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 8001998:	2001      	movs	r0, #1
 800199a:	f000 ff3f 	bl	800281c <io_discrete_in_read>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <display_StatusPage+0x278>
 80019a4:	4a2d      	ldr	r2, [pc, #180]	@ (8001a5c <display_StatusPage+0x32c>)
 80019a6:	e000      	b.n	80019aa <display_StatusPage+0x27a>
 80019a8:	4a2d      	ldr	r2, [pc, #180]	@ (8001a60 <display_StatusPage+0x330>)
 80019aa:	f107 030c 	add.w	r3, r7, #12
 80019ae:	492e      	ldr	r1, [pc, #184]	@ (8001a68 <display_StatusPage+0x338>)
 80019b0:	4618      	mov	r0, r3
 80019b2:	f011 f917 	bl	8012be4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019b6:	4b23      	ldr	r3, [pc, #140]	@ (8001a44 <display_StatusPage+0x314>)
 80019b8:	f107 000c 	add.w	r0, r7, #12
 80019bc:	2201      	movs	r2, #1
 80019be:	9200      	str	r2, [sp, #0]
 80019c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019c2:	f000 fdbd 	bl	8002540 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 80019c6:	2119      	movs	r1, #25
 80019c8:	203c      	movs	r0, #60	@ 0x3c
 80019ca:	f000 fddf 	bl	800258c <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 80019ce:	2002      	movs	r0, #2
 80019d0:	f000 ff24 	bl	800281c <io_discrete_in_read>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <display_StatusPage+0x2ae>
 80019da:	4a20      	ldr	r2, [pc, #128]	@ (8001a5c <display_StatusPage+0x32c>)
 80019dc:	e000      	b.n	80019e0 <display_StatusPage+0x2b0>
 80019de:	4a20      	ldr	r2, [pc, #128]	@ (8001a60 <display_StatusPage+0x330>)
 80019e0:	f107 030c 	add.w	r3, r7, #12
 80019e4:	4921      	ldr	r1, [pc, #132]	@ (8001a6c <display_StatusPage+0x33c>)
 80019e6:	4618      	mov	r0, r3
 80019e8:	f011 f8fc 	bl	8012be4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019ec:	4b15      	ldr	r3, [pc, #84]	@ (8001a44 <display_StatusPage+0x314>)
 80019ee:	f107 000c 	add.w	r0, r7, #12
 80019f2:	2201      	movs	r2, #1
 80019f4:	9200      	str	r2, [sp, #0]
 80019f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019f8:	f000 fda2 	bl	8002540 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 80019fc:	2128      	movs	r1, #40	@ 0x28
 80019fe:	203c      	movs	r0, #60	@ 0x3c
 8001a00:	f000 fdc4 	bl	800258c <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 8001a04:	2003      	movs	r0, #3
 8001a06:	f000 ff09 	bl	800281c <io_discrete_in_read>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <display_StatusPage+0x2e4>
 8001a10:	4a12      	ldr	r2, [pc, #72]	@ (8001a5c <display_StatusPage+0x32c>)
 8001a12:	e000      	b.n	8001a16 <display_StatusPage+0x2e6>
 8001a14:	4a12      	ldr	r2, [pc, #72]	@ (8001a60 <display_StatusPage+0x330>)
 8001a16:	f107 030c 	add.w	r3, r7, #12
 8001a1a:	4915      	ldr	r1, [pc, #84]	@ (8001a70 <display_StatusPage+0x340>)
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f011 f8e1 	bl	8012be4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a22:	4b08      	ldr	r3, [pc, #32]	@ (8001a44 <display_StatusPage+0x314>)
 8001a24:	f107 000c 	add.w	r0, r7, #12
 8001a28:	2201      	movs	r2, #1
 8001a2a:	9200      	str	r2, [sp, #0]
 8001a2c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a2e:	f000 fd87 	bl	8002540 <ssd1306_WriteString>
			break;
 8001a32:	e169      	b.n	8001d08 <display_StatusPage+0x5d8>
 8001a34:	20000646 	.word	0x20000646
 8001a38:	08016ba0 	.word	0x08016ba0
 8001a3c:	08014e78 	.word	0x08014e78
 8001a40:	08014e80 	.word	0x08014e80
 8001a44:	08016b88 	.word	0x08016b88
 8001a48:	08014e94 	.word	0x08014e94
 8001a4c:	08014ea4 	.word	0x08014ea4
 8001a50:	447a0000 	.word	0x447a0000
 8001a54:	08014eb4 	.word	0x08014eb4
 8001a58:	08014ec4 	.word	0x08014ec4
 8001a5c:	08014ecc 	.word	0x08014ecc
 8001a60:	08014ed0 	.word	0x08014ed0
 8001a64:	08014ed4 	.word	0x08014ed4
 8001a68:	08014edc 	.word	0x08014edc
 8001a6c:	08014ee4 	.word	0x08014ee4
 8001a70:	08014eec 	.word	0x08014eec
 8001a74:	08014ef4 	.word	0x08014ef4
		case 3:
			ssd1306_Fill(Black);
 8001a78:	2000      	movs	r0, #0
 8001a7a:	f000 fc3b 	bl	80022f4 <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001a7e:	2100      	movs	r1, #0
 8001a80:	2002      	movs	r0, #2
 8001a82:	f000 fd83 	bl	800258c <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001a86:	4bae      	ldr	r3, [pc, #696]	@ (8001d40 <display_StatusPage+0x610>)
 8001a88:	2201      	movs	r2, #1
 8001a8a:	9200      	str	r2, [sp, #0]
 8001a8c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a8e:	48ad      	ldr	r0, [pc, #692]	@ (8001d44 <display_StatusPage+0x614>)
 8001a90:	f000 fd56 	bl	8002540 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001a94:	2119      	movs	r1, #25
 8001a96:	2002      	movs	r0, #2
 8001a98:	f000 fd78 	bl	800258c <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 8001a9c:	2000      	movs	r0, #0
 8001a9e:	f000 ff45 	bl	800292c <io_holding_reg_read>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	f107 030c 	add.w	r3, r7, #12
 8001aaa:	49a7      	ldr	r1, [pc, #668]	@ (8001d48 <display_StatusPage+0x618>)
 8001aac:	4618      	mov	r0, r3
 8001aae:	f011 f899 	bl	8012be4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001ab2:	4ba6      	ldr	r3, [pc, #664]	@ (8001d4c <display_StatusPage+0x61c>)
 8001ab4:	f107 000c 	add.w	r0, r7, #12
 8001ab8:	2201      	movs	r2, #1
 8001aba:	9200      	str	r2, [sp, #0]
 8001abc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001abe:	f000 fd3f 	bl	8002540 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001ac2:	2128      	movs	r1, #40	@ 0x28
 8001ac4:	2002      	movs	r0, #2
 8001ac6:	f000 fd61 	bl	800258c <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 8001aca:	2001      	movs	r0, #1
 8001acc:	f000 ff2e 	bl	800292c <io_holding_reg_read>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	f107 030c 	add.w	r3, r7, #12
 8001ad8:	499d      	ldr	r1, [pc, #628]	@ (8001d50 <display_StatusPage+0x620>)
 8001ada:	4618      	mov	r0, r3
 8001adc:	f011 f882 	bl	8012be4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001ae0:	4b9a      	ldr	r3, [pc, #616]	@ (8001d4c <display_StatusPage+0x61c>)
 8001ae2:	f107 000c 	add.w	r0, r7, #12
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	9200      	str	r2, [sp, #0]
 8001aea:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001aec:	f000 fd28 	bl	8002540 <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			ssd1306_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 8001af0:	e10a      	b.n	8001d08 <display_StatusPage+0x5d8>
		case 4:
			ssd1306_Fill(Black);
 8001af2:	2000      	movs	r0, #0
 8001af4:	f000 fbfe 	bl	80022f4 <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001af8:	2100      	movs	r1, #0
 8001afa:	200c      	movs	r0, #12
 8001afc:	f000 fd46 	bl	800258c <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001b00:	4b8f      	ldr	r3, [pc, #572]	@ (8001d40 <display_StatusPage+0x610>)
 8001b02:	2201      	movs	r2, #1
 8001b04:	9200      	str	r2, [sp, #0]
 8001b06:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b08:	4892      	ldr	r0, [pc, #584]	@ (8001d54 <display_StatusPage+0x624>)
 8001b0a:	f000 fd19 	bl	8002540 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001b0e:	2119      	movs	r1, #25
 8001b10:	2002      	movs	r0, #2
 8001b12:	f000 fd3b 	bl	800258c <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 8001b16:	2000      	movs	r0, #0
 8001b18:	f000 ffc0 	bl	8002a9c <io_input_reg_read>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	461a      	mov	r2, r3
 8001b20:	f107 030c 	add.w	r3, r7, #12
 8001b24:	4988      	ldr	r1, [pc, #544]	@ (8001d48 <display_StatusPage+0x618>)
 8001b26:	4618      	mov	r0, r3
 8001b28:	f011 f85c 	bl	8012be4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b2c:	4b87      	ldr	r3, [pc, #540]	@ (8001d4c <display_StatusPage+0x61c>)
 8001b2e:	f107 000c 	add.w	r0, r7, #12
 8001b32:	2201      	movs	r2, #1
 8001b34:	9200      	str	r2, [sp, #0]
 8001b36:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b38:	f000 fd02 	bl	8002540 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001b3c:	2128      	movs	r1, #40	@ 0x28
 8001b3e:	2002      	movs	r0, #2
 8001b40:	f000 fd24 	bl	800258c <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 8001b44:	2001      	movs	r0, #1
 8001b46:	f000 ffa9 	bl	8002a9c <io_input_reg_read>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	f107 030c 	add.w	r3, r7, #12
 8001b52:	497f      	ldr	r1, [pc, #508]	@ (8001d50 <display_StatusPage+0x620>)
 8001b54:	4618      	mov	r0, r3
 8001b56:	f011 f845 	bl	8012be4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b5a:	4b7c      	ldr	r3, [pc, #496]	@ (8001d4c <display_StatusPage+0x61c>)
 8001b5c:	f107 000c 	add.w	r0, r7, #12
 8001b60:	2201      	movs	r2, #1
 8001b62:	9200      	str	r2, [sp, #0]
 8001b64:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b66:	f000 fceb 	bl	8002540 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001b6a:	2119      	movs	r1, #25
 8001b6c:	203c      	movs	r0, #60	@ 0x3c
 8001b6e:	f000 fd0d 	bl	800258c <ssd1306_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 8001b72:	2002      	movs	r0, #2
 8001b74:	f000 ff92 	bl	8002a9c <io_input_reg_read>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	f107 030c 	add.w	r3, r7, #12
 8001b80:	4975      	ldr	r1, [pc, #468]	@ (8001d58 <display_StatusPage+0x628>)
 8001b82:	4618      	mov	r0, r3
 8001b84:	f011 f82e 	bl	8012be4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b88:	4b70      	ldr	r3, [pc, #448]	@ (8001d4c <display_StatusPage+0x61c>)
 8001b8a:	f107 000c 	add.w	r0, r7, #12
 8001b8e:	2201      	movs	r2, #1
 8001b90:	9200      	str	r2, [sp, #0]
 8001b92:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b94:	f000 fcd4 	bl	8002540 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001b98:	2128      	movs	r1, #40	@ 0x28
 8001b9a:	203c      	movs	r0, #60	@ 0x3c
 8001b9c:	f000 fcf6 	bl	800258c <ssd1306_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 8001ba0:	2003      	movs	r0, #3
 8001ba2:	f000 ff7b 	bl	8002a9c <io_input_reg_read>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	461a      	mov	r2, r3
 8001baa:	f107 030c 	add.w	r3, r7, #12
 8001bae:	496b      	ldr	r1, [pc, #428]	@ (8001d5c <display_StatusPage+0x62c>)
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f011 f817 	bl	8012be4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001bb6:	4b65      	ldr	r3, [pc, #404]	@ (8001d4c <display_StatusPage+0x61c>)
 8001bb8:	f107 000c 	add.w	r0, r7, #12
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	9200      	str	r2, [sp, #0]
 8001bc0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bc2:	f000 fcbd 	bl	8002540 <ssd1306_WriteString>
			break;
 8001bc6:	e09f      	b.n	8001d08 <display_StatusPage+0x5d8>
		case 5:
			ssd1306_Fill(Black);
 8001bc8:	2000      	movs	r0, #0
 8001bca:	f000 fb93 	bl	80022f4 <ssd1306_Fill>
			ssd1306_SetCursor(7, 0);
 8001bce:	2100      	movs	r1, #0
 8001bd0:	2007      	movs	r0, #7
 8001bd2:	f000 fcdb 	bl	800258c <ssd1306_SetCursor>
			ssd1306_WriteString("Automation", Font_11x18, White);
 8001bd6:	4b5a      	ldr	r3, [pc, #360]	@ (8001d40 <display_StatusPage+0x610>)
 8001bd8:	2201      	movs	r2, #1
 8001bda:	9200      	str	r2, [sp, #0]
 8001bdc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bde:	4860      	ldr	r0, [pc, #384]	@ (8001d60 <display_StatusPage+0x630>)
 8001be0:	f000 fcae 	bl	8002540 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001be4:	2119      	movs	r1, #25
 8001be6:	2002      	movs	r0, #2
 8001be8:	f000 fcd0 	bl	800258c <ssd1306_SetCursor>
			sprintf(buf, "%d rules", automation_get_rule_count());
 8001bec:	f7ff fb4e 	bl	800128c <automation_get_rule_count>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	f107 030c 	add.w	r3, r7, #12
 8001bf8:	495a      	ldr	r1, [pc, #360]	@ (8001d64 <display_StatusPage+0x634>)
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f010 fff2 	bl	8012be4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c00:	4b52      	ldr	r3, [pc, #328]	@ (8001d4c <display_StatusPage+0x61c>)
 8001c02:	f107 000c 	add.w	r0, r7, #12
 8001c06:	2201      	movs	r2, #1
 8001c08:	9200      	str	r2, [sp, #0]
 8001c0a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c0c:	f000 fc98 	bl	8002540 <ssd1306_WriteString>

			uint16_t virtCoils = 0;
 8001c10:	2300      	movs	r3, #0
 8001c12:	817b      	strh	r3, [r7, #10]
			uint16_t virtHolding = 0;
 8001c14:	2300      	movs	r3, #0
 8001c16:	813b      	strh	r3, [r7, #8]
			io_virtual_get_count(VIR_COIL, &virtCoils);
 8001c18:	f107 030a 	add.w	r3, r7, #10
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	2000      	movs	r0, #0
 8001c20:	f000 ffec 	bl	8002bfc <io_virtual_get_count>
			io_virtual_get_count(VIR_HOLDING, &virtHolding);
 8001c24:	f107 0308 	add.w	r3, r7, #8
 8001c28:	4619      	mov	r1, r3
 8001c2a:	2001      	movs	r0, #1
 8001c2c:	f000 ffe6 	bl	8002bfc <io_virtual_get_count>

			ssd1306_SetCursor(2, 40);
 8001c30:	2128      	movs	r1, #40	@ 0x28
 8001c32:	2002      	movs	r0, #2
 8001c34:	f000 fcaa 	bl	800258c <ssd1306_SetCursor>
			sprintf(buf, "%d virt. coils", virtCoils);
 8001c38:	897b      	ldrh	r3, [r7, #10]
 8001c3a:	461a      	mov	r2, r3
 8001c3c:	f107 030c 	add.w	r3, r7, #12
 8001c40:	4949      	ldr	r1, [pc, #292]	@ (8001d68 <display_StatusPage+0x638>)
 8001c42:	4618      	mov	r0, r3
 8001c44:	f010 ffce 	bl	8012be4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c48:	4b40      	ldr	r3, [pc, #256]	@ (8001d4c <display_StatusPage+0x61c>)
 8001c4a:	f107 000c 	add.w	r0, r7, #12
 8001c4e:	2201      	movs	r2, #1
 8001c50:	9200      	str	r2, [sp, #0]
 8001c52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c54:	f000 fc74 	bl	8002540 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001c58:	2137      	movs	r1, #55	@ 0x37
 8001c5a:	2002      	movs	r0, #2
 8001c5c:	f000 fc96 	bl	800258c <ssd1306_SetCursor>
			sprintf(buf, "%d virt. holding", virtHolding);
 8001c60:	893b      	ldrh	r3, [r7, #8]
 8001c62:	461a      	mov	r2, r3
 8001c64:	f107 030c 	add.w	r3, r7, #12
 8001c68:	4940      	ldr	r1, [pc, #256]	@ (8001d6c <display_StatusPage+0x63c>)
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f010 ffba 	bl	8012be4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c70:	4b36      	ldr	r3, [pc, #216]	@ (8001d4c <display_StatusPage+0x61c>)
 8001c72:	f107 000c 	add.w	r0, r7, #12
 8001c76:	2201      	movs	r2, #1
 8001c78:	9200      	str	r2, [sp, #0]
 8001c7a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c7c:	f000 fc60 	bl	8002540 <ssd1306_WriteString>
			break;
 8001c80:	e042      	b.n	8001d08 <display_StatusPage+0x5d8>
		case 6:
			ssd1306_Fill(Black);
 8001c82:	2000      	movs	r0, #0
 8001c84:	f000 fb36 	bl	80022f4 <ssd1306_Fill>
			ssd1306_SetCursor(50, 0);
 8001c88:	2100      	movs	r1, #0
 8001c8a:	2032      	movs	r0, #50	@ 0x32
 8001c8c:	f000 fc7e 	bl	800258c <ssd1306_SetCursor>
			ssd1306_WriteString("RTC", Font_11x18, White);
 8001c90:	4b2b      	ldr	r3, [pc, #172]	@ (8001d40 <display_StatusPage+0x610>)
 8001c92:	2201      	movs	r2, #1
 8001c94:	9200      	str	r2, [sp, #0]
 8001c96:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c98:	4835      	ldr	r0, [pc, #212]	@ (8001d70 <display_StatusPage+0x640>)
 8001c9a:	f000 fc51 	bl	8002540 <ssd1306_WriteString>

			RTC_Time current;
			DS3231_ReadTime(&current);
 8001c9e:	463b      	mov	r3, r7
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f004 f9ad 	bl	8006000 <DS3231_ReadTime>

			ssd1306_SetCursor(2, 25);
 8001ca6:	2119      	movs	r1, #25
 8001ca8:	2002      	movs	r0, #2
 8001caa:	f000 fc6f 	bl	800258c <ssd1306_SetCursor>
			sprintf(buf, "%02d:%02d:%02d", current.hours, current.minutes, current.seconds);
 8001cae:	78bb      	ldrb	r3, [r7, #2]
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	787b      	ldrb	r3, [r7, #1]
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	783b      	ldrb	r3, [r7, #0]
 8001cb8:	f107 000c 	add.w	r0, r7, #12
 8001cbc:	9300      	str	r3, [sp, #0]
 8001cbe:	460b      	mov	r3, r1
 8001cc0:	492c      	ldr	r1, [pc, #176]	@ (8001d74 <display_StatusPage+0x644>)
 8001cc2:	f010 ff8f 	bl	8012be4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001cc6:	4b21      	ldr	r3, [pc, #132]	@ (8001d4c <display_StatusPage+0x61c>)
 8001cc8:	f107 000c 	add.w	r0, r7, #12
 8001ccc:	2201      	movs	r2, #1
 8001cce:	9200      	str	r2, [sp, #0]
 8001cd0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cd2:	f000 fc35 	bl	8002540 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001cd6:	2128      	movs	r1, #40	@ 0x28
 8001cd8:	2002      	movs	r0, #2
 8001cda:	f000 fc57 	bl	800258c <ssd1306_SetCursor>
			sprintf(buf, "%02d/%02d/20%02d", current.day, current.month, current.year);
 8001cde:	793b      	ldrb	r3, [r7, #4]
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	797b      	ldrb	r3, [r7, #5]
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	79bb      	ldrb	r3, [r7, #6]
 8001ce8:	f107 000c 	add.w	r0, r7, #12
 8001cec:	9300      	str	r3, [sp, #0]
 8001cee:	460b      	mov	r3, r1
 8001cf0:	4921      	ldr	r1, [pc, #132]	@ (8001d78 <display_StatusPage+0x648>)
 8001cf2:	f010 ff77 	bl	8012be4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001cf6:	4b15      	ldr	r3, [pc, #84]	@ (8001d4c <display_StatusPage+0x61c>)
 8001cf8:	f107 000c 	add.w	r0, r7, #12
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	9200      	str	r2, [sp, #0]
 8001d00:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d02:	f000 fc1d 	bl	8002540 <ssd1306_WriteString>
			break;
 8001d06:	bf00      	nop
	}

	ssd1306_SetCursor(110, 56);
 8001d08:	2138      	movs	r1, #56	@ 0x38
 8001d0a:	206e      	movs	r0, #110	@ 0x6e
 8001d0c:	f000 fc3e 	bl	800258c <ssd1306_SetCursor>
	sprintf(buf, "%d/%d", currentPage, endPage);
 8001d10:	4b1a      	ldr	r3, [pc, #104]	@ (8001d7c <display_StatusPage+0x64c>)
 8001d12:	881b      	ldrh	r3, [r3, #0]
 8001d14:	461a      	mov	r2, r3
 8001d16:	4b1a      	ldr	r3, [pc, #104]	@ (8001d80 <display_StatusPage+0x650>)
 8001d18:	881b      	ldrh	r3, [r3, #0]
 8001d1a:	f107 000c 	add.w	r0, r7, #12
 8001d1e:	4919      	ldr	r1, [pc, #100]	@ (8001d84 <display_StatusPage+0x654>)
 8001d20:	f010 ff60 	bl	8012be4 <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 8001d24:	4b09      	ldr	r3, [pc, #36]	@ (8001d4c <display_StatusPage+0x61c>)
 8001d26:	f107 000c 	add.w	r0, r7, #12
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	9200      	str	r2, [sp, #0]
 8001d2e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d30:	f000 fc06 	bl	8002540 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8001d34:	f000 faf6 	bl	8002324 <ssd1306_UpdateScreen>
}
 8001d38:	bf00      	nop
 8001d3a:	3730      	adds	r7, #48	@ 0x30
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	08016ba0 	.word	0x08016ba0
 8001d44:	08014f00 	.word	0x08014f00
 8001d48:	08014f0c 	.word	0x08014f0c
 8001d4c:	08016b88 	.word	0x08016b88
 8001d50:	08014f14 	.word	0x08014f14
 8001d54:	08014f1c 	.word	0x08014f1c
 8001d58:	08014f28 	.word	0x08014f28
 8001d5c:	08014f30 	.word	0x08014f30
 8001d60:	08014f38 	.word	0x08014f38
 8001d64:	08014f44 	.word	0x08014f44
 8001d68:	08014f50 	.word	0x08014f50
 8001d6c:	08014f60 	.word	0x08014f60
 8001d70:	08014f74 	.word	0x08014f74
 8001d74:	08014f78 	.word	0x08014f78
 8001d78:	08014f88 	.word	0x08014f88
 8001d7c:	20000646 	.word	0x20000646
 8001d80:	20000000 	.word	0x20000000
 8001d84:	08014f9c 	.word	0x08014f9c

08001d88 <display_BtnPress>:

void display_BtnPress() {
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 8001d8c:	4b09      	ldr	r3, [pc, #36]	@ (8001db4 <display_BtnPress+0x2c>)
 8001d8e:	881a      	ldrh	r2, [r3, #0]
 8001d90:	4b09      	ldr	r3, [pc, #36]	@ (8001db8 <display_BtnPress+0x30>)
 8001d92:	881b      	ldrh	r3, [r3, #0]
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d103      	bne.n	8001da0 <display_BtnPress+0x18>
		currentPage = 0;
 8001d98:	4b06      	ldr	r3, [pc, #24]	@ (8001db4 <display_BtnPress+0x2c>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	801a      	strh	r2, [r3, #0]
 8001d9e:	e005      	b.n	8001dac <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 8001da0:	4b04      	ldr	r3, [pc, #16]	@ (8001db4 <display_BtnPress+0x2c>)
 8001da2:	881b      	ldrh	r3, [r3, #0]
 8001da4:	3301      	adds	r3, #1
 8001da6:	b29a      	uxth	r2, r3
 8001da8:	4b02      	ldr	r3, [pc, #8]	@ (8001db4 <display_BtnPress+0x2c>)
 8001daa:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 8001dac:	f7ff fcc0 	bl	8001730 <display_StatusPage>
}
 8001db0:	bf00      	nop
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	20000646 	.word	0x20000646
 8001db8:	20000000 	.word	0x20000000

08001dbc <display_setPage>:

void display_setPage(uint16_t page) {
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 8001dc6:	4b07      	ldr	r3, [pc, #28]	@ (8001de4 <display_setPage+0x28>)
 8001dc8:	881b      	ldrh	r3, [r3, #0]
 8001dca:	88fa      	ldrh	r2, [r7, #6]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d803      	bhi.n	8001dd8 <display_setPage+0x1c>
	currentPage = page;
 8001dd0:	4a05      	ldr	r2, [pc, #20]	@ (8001de8 <display_setPage+0x2c>)
 8001dd2:	88fb      	ldrh	r3, [r7, #6]
 8001dd4:	8013      	strh	r3, [r2, #0]
 8001dd6:	e000      	b.n	8001dda <display_setPage+0x1e>
	if (page > endPage) return;
 8001dd8:	bf00      	nop
}
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr
 8001de4:	20000000 	.word	0x20000000
 8001de8:	20000646 	.word	0x20000646

08001dec <EEPROM_Write>:
#include "i2c/eeprom.h"
#include "usb_serial.h"


bool EEPROM_Write(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b08c      	sub	sp, #48	@ 0x30
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	4603      	mov	r3, r0
 8001df4:	6039      	str	r1, [r7, #0]
 8001df6:	80fb      	strh	r3, [r7, #6]
 8001df8:	4613      	mov	r3, r2
 8001dfa:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 8001dfc:	e04d      	b.n	8001e9a <EEPROM_Write+0xae>
		uint8_t pageOffset = memAddr % EEPROM_PAGE_SIZE;
 8001dfe:	88fb      	ldrh	r3, [r7, #6]
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	f003 031f 	and.w	r3, r3, #31
 8001e06:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		uint8_t spaceInPage = EEPROM_PAGE_SIZE - pageOffset;
 8001e0a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001e0e:	f1c3 0320 	rsb	r3, r3, #32
 8001e12:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
		uint8_t writeLen = (len < spaceInPage) ? len : spaceInPage;
 8001e16:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001e1a:	b29b      	uxth	r3, r3
 8001e1c:	88ba      	ldrh	r2, [r7, #4]
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	d202      	bcs.n	8001e28 <EEPROM_Write+0x3c>
 8001e22:	88bb      	ldrh	r3, [r7, #4]
 8001e24:	b2db      	uxtb	r3, r3
 8001e26:	e001      	b.n	8001e2c <EEPROM_Write+0x40>
 8001e28:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001e2c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

		uint8_t buffer[2 + EEPROM_PAGE_SIZE];
		buffer[0] = memAddr >> 8; // high byte
 8001e30:	88fb      	ldrh	r3, [r7, #6]
 8001e32:	0a1b      	lsrs	r3, r3, #8
 8001e34:	b29b      	uxth	r3, r3
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	723b      	strb	r3, [r7, #8]
		buffer[1] = memAddr & 0xFF; // low byte
 8001e3a:	88fb      	ldrh	r3, [r7, #6]
 8001e3c:	b2db      	uxtb	r3, r3
 8001e3e:	727b      	strb	r3, [r7, #9]
		memcpy(&buffer[2], data, writeLen);
 8001e40:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001e44:	f107 0308 	add.w	r3, r7, #8
 8001e48:	3302      	adds	r3, #2
 8001e4a:	6839      	ldr	r1, [r7, #0]
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f010 ffc8 	bl	8012de2 <memcpy>

		if (I2C_Transmit(EEPROM_I2C_ADDR << 1, buffer, writeLen + 2) != HAL_OK) {
 8001e52:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001e56:	b29b      	uxth	r3, r3
 8001e58:	3302      	adds	r3, #2
 8001e5a:	b29a      	uxth	r2, r3
 8001e5c:	f107 0308 	add.w	r3, r7, #8
 8001e60:	4619      	mov	r1, r3
 8001e62:	20ae      	movs	r0, #174	@ 0xae
 8001e64:	f000 f888 	bl	8001f78 <I2C_Transmit>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <EEPROM_Write+0x86>
			return false;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	e017      	b.n	8001ea2 <EEPROM_Write+0xb6>
		}

		HAL_Delay(5); // wait for EEPROM write cycle to complete
 8001e72:	2005      	movs	r0, #5
 8001e74:	f004 fa1c 	bl	80062b0 <HAL_Delay>

		memAddr += writeLen;
 8001e78:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001e7c:	b29a      	uxth	r2, r3
 8001e7e:	88fb      	ldrh	r3, [r7, #6]
 8001e80:	4413      	add	r3, r2
 8001e82:	80fb      	strh	r3, [r7, #6]
		data += writeLen;
 8001e84:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001e88:	683a      	ldr	r2, [r7, #0]
 8001e8a:	4413      	add	r3, r2
 8001e8c:	603b      	str	r3, [r7, #0]
		len -= writeLen;
 8001e8e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001e92:	b29b      	uxth	r3, r3
 8001e94:	88ba      	ldrh	r2, [r7, #4]
 8001e96:	1ad3      	subs	r3, r2, r3
 8001e98:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 8001e9a:	88bb      	ldrh	r3, [r7, #4]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d1ae      	bne.n	8001dfe <EEPROM_Write+0x12>
	}

	return true;
 8001ea0:	2301      	movs	r3, #1
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3730      	adds	r7, #48	@ 0x30
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <EEPROM_Read>:


bool EEPROM_Read(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8001eaa:	b580      	push	{r7, lr}
 8001eac:	b084      	sub	sp, #16
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	6039      	str	r1, [r7, #0]
 8001eb4:	80fb      	strh	r3, [r7, #6]
 8001eb6:	4613      	mov	r3, r2
 8001eb8:	80bb      	strh	r3, [r7, #4]
	uint8_t addrBytes[2] = { memAddr >> 8, memAddr & 0xFF };
 8001eba:	88fb      	ldrh	r3, [r7, #6]
 8001ebc:	0a1b      	lsrs	r3, r3, #8
 8001ebe:	b29b      	uxth	r3, r3
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	733b      	strb	r3, [r7, #12]
 8001ec4:	88fb      	ldrh	r3, [r7, #6]
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	737b      	strb	r3, [r7, #13]

	if (I2C_Transmit(EEPROM_I2C_ADDR << 1, addrBytes, 2) != HAL_OK) {
 8001eca:	f107 030c 	add.w	r3, r7, #12
 8001ece:	2202      	movs	r2, #2
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	20ae      	movs	r0, #174	@ 0xae
 8001ed4:	f000 f850 	bl	8001f78 <I2C_Transmit>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <EEPROM_Read+0x38>
		return false;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	e00b      	b.n	8001efa <EEPROM_Read+0x50>
	}

	if (I2C_Receive((EEPROM_I2C_ADDR << 1) | 1, data, len) != HAL_OK) {
 8001ee2:	88bb      	ldrh	r3, [r7, #4]
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	6839      	ldr	r1, [r7, #0]
 8001ee8:	20af      	movs	r0, #175	@ 0xaf
 8001eea:	f000 f85f 	bl	8001fac <I2C_Receive>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d001      	beq.n	8001ef8 <EEPROM_Read+0x4e>
		return false;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	e000      	b.n	8001efa <EEPROM_Read+0x50>
	}

	return true;
 8001ef8:	2301      	movs	r3, #1
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	3710      	adds	r7, #16
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}

08001f02 <EEPROM_WriteBlock>:


bool EEPROM_WriteBlock(uint16_t memAddr, const void* data, uint16_t len) {
 8001f02:	b580      	push	{r7, lr}
 8001f04:	b082      	sub	sp, #8
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	4603      	mov	r3, r0
 8001f0a:	6039      	str	r1, [r7, #0]
 8001f0c:	80fb      	strh	r3, [r7, #6]
 8001f0e:	4613      	mov	r3, r2
 8001f10:	80bb      	strh	r3, [r7, #4]
	if (len == 0) return true;
 8001f12:	88bb      	ldrh	r3, [r7, #4]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d101      	bne.n	8001f1c <EEPROM_WriteBlock+0x1a>
 8001f18:	2301      	movs	r3, #1
 8001f1a:	e006      	b.n	8001f2a <EEPROM_WriteBlock+0x28>
	return EEPROM_Write(memAddr, (uint8_t*)data, len);
 8001f1c:	88ba      	ldrh	r2, [r7, #4]
 8001f1e:	88fb      	ldrh	r3, [r7, #6]
 8001f20:	6839      	ldr	r1, [r7, #0]
 8001f22:	4618      	mov	r0, r3
 8001f24:	f7ff ff62 	bl	8001dec <EEPROM_Write>
 8001f28:	4603      	mov	r3, r0
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}

08001f32 <EEPROM_LoadBlock>:


bool EEPROM_LoadBlock(uint16_t memAddr, void* data, uint16_t len) {
 8001f32:	b580      	push	{r7, lr}
 8001f34:	b082      	sub	sp, #8
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	4603      	mov	r3, r0
 8001f3a:	6039      	str	r1, [r7, #0]
 8001f3c:	80fb      	strh	r3, [r7, #6]
 8001f3e:	4613      	mov	r3, r2
 8001f40:	80bb      	strh	r3, [r7, #4]
	return EEPROM_Read(memAddr, (uint8_t*)data, len);
 8001f42:	88ba      	ldrh	r2, [r7, #4]
 8001f44:	88fb      	ldrh	r3, [r7, #6]
 8001f46:	6839      	ldr	r1, [r7, #0]
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f7ff ffae 	bl	8001eaa <EEPROM_Read>
 8001f4e:	4603      	mov	r3, r0
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	3708      	adds	r7, #8
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}

08001f58 <I2C_Setup>:

#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 8001f60:	4a04      	ldr	r2, [pc, #16]	@ (8001f74 <I2C_Setup+0x1c>)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6013      	str	r3, [r2, #0]
}
 8001f66:	bf00      	nop
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	20000648 	.word	0x20000648

08001f78 <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af02      	add	r7, sp, #8
 8001f7e:	4603      	mov	r3, r0
 8001f80:	6039      	str	r1, [r7, #0]
 8001f82:	80fb      	strh	r3, [r7, #6]
 8001f84:	4613      	mov	r3, r2
 8001f86:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 8001f88:	4b07      	ldr	r3, [pc, #28]	@ (8001fa8 <I2C_Transmit+0x30>)
 8001f8a:	6818      	ldr	r0, [r3, #0]
 8001f8c:	88bb      	ldrh	r3, [r7, #4]
 8001f8e:	88f9      	ldrh	r1, [r7, #6]
 8001f90:	f04f 32ff 	mov.w	r2, #4294967295
 8001f94:	9200      	str	r2, [sp, #0]
 8001f96:	683a      	ldr	r2, [r7, #0]
 8001f98:	f006 fee2 	bl	8008d60 <HAL_I2C_Master_Transmit>
 8001f9c:	4603      	mov	r3, r0
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3708      	adds	r7, #8
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	20000648 	.word	0x20000648

08001fac <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b084      	sub	sp, #16
 8001fb0:	af02      	add	r7, sp, #8
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	6039      	str	r1, [r7, #0]
 8001fb6:	80fb      	strh	r3, [r7, #6]
 8001fb8:	4613      	mov	r3, r2
 8001fba:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 8001fbc:	4b07      	ldr	r3, [pc, #28]	@ (8001fdc <I2C_Receive+0x30>)
 8001fbe:	6818      	ldr	r0, [r3, #0]
 8001fc0:	88bb      	ldrh	r3, [r7, #4]
 8001fc2:	88f9      	ldrh	r1, [r7, #6]
 8001fc4:	f04f 32ff 	mov.w	r2, #4294967295
 8001fc8:	9200      	str	r2, [sp, #0]
 8001fca:	683a      	ldr	r2, [r7, #0]
 8001fcc:	f006 ffe0 	bl	8008f90 <HAL_I2C_Master_Receive>
 8001fd0:	4603      	mov	r3, r0
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3708      	adds	r7, #8
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	20000648 	.word	0x20000648

08001fe0 <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b08e      	sub	sp, #56	@ 0x38
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	60f8      	str	r0, [r7, #12]
 8001fe8:	4608      	mov	r0, r1
 8001fea:	4611      	mov	r1, r2
 8001fec:	461a      	mov	r2, r3
 8001fee:	4603      	mov	r3, r0
 8001ff0:	817b      	strh	r3, [r7, #10]
 8001ff2:	460b      	mov	r3, r1
 8001ff4:	727b      	strb	r3, [r7, #9]
 8001ff6:	4613      	mov	r3, r2
 8001ff8:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 8001ffa:	897b      	ldrh	r3, [r7, #10]
 8001ffc:	005b      	lsls	r3, r3, #1
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	f107 0109 	add.w	r1, r7, #9
 8002004:	2201      	movs	r2, #1
 8002006:	4618      	mov	r0, r3
 8002008:	f7ff ffb6 	bl	8001f78 <I2C_Transmit>
 800200c:	4603      	mov	r3, r0
 800200e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 8002012:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002016:	2b00      	cmp	r3, #0
 8002018:	d00d      	beq.n	8002036 <I2C_Read+0x56>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Transmit failed: %d", status);
 800201a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800201e:	f107 0014 	add.w	r0, r7, #20
 8002022:	4a17      	ldr	r2, [pc, #92]	@ (8002080 <I2C_Read+0xa0>)
 8002024:	2120      	movs	r1, #32
 8002026:	f010 fda7 	bl	8012b78 <sniprintf>
		usb_serial_println(msg);
 800202a:	f107 0314 	add.w	r3, r7, #20
 800202e:	4618      	mov	r0, r3
 8002030:	f002 f824 	bl	800407c <usb_serial_println>
 8002034:	e020      	b.n	8002078 <I2C_Read+0x98>
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 8002036:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800203a:	005b      	lsls	r3, r3, #1
 800203c:	b21b      	sxth	r3, r3
 800203e:	f043 0301 	orr.w	r3, r3, #1
 8002042:	b21b      	sxth	r3, r3
 8002044:	b29b      	uxth	r3, r3
 8002046:	88fa      	ldrh	r2, [r7, #6]
 8002048:	68f9      	ldr	r1, [r7, #12]
 800204a:	4618      	mov	r0, r3
 800204c:	f7ff ffae 	bl	8001fac <I2C_Receive>
 8002050:	4603      	mov	r3, r0
 8002052:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 8002056:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800205a:	2b00      	cmp	r3, #0
 800205c:	d00c      	beq.n	8002078 <I2C_Read+0x98>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
 800205e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002062:	f107 0014 	add.w	r0, r7, #20
 8002066:	4a07      	ldr	r2, [pc, #28]	@ (8002084 <I2C_Read+0xa4>)
 8002068:	2120      	movs	r1, #32
 800206a:	f010 fd85 	bl	8012b78 <sniprintf>
		usb_serial_println(msg);
 800206e:	f107 0314 	add.w	r3, r7, #20
 8002072:	4618      	mov	r0, r3
 8002074:	f002 f802 	bl	800407c <usb_serial_println>
		return;
	}
#endif
}
 8002078:	3738      	adds	r7, #56	@ 0x38
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	08014fa4 	.word	0x08014fa4
 8002084:	08014fbc 	.word	0x08014fbc

08002088 <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b084      	sub	sp, #16
 800208c:	af00      	add	r7, sp, #0
 800208e:	4603      	mov	r3, r0
 8002090:	460a      	mov	r2, r1
 8002092:	71fb      	strb	r3, [r7, #7]
 8002094:	4613      	mov	r3, r2
 8002096:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 8002098:	79fb      	ldrb	r3, [r7, #7]
 800209a:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 800209c:	88bb      	ldrh	r3, [r7, #4]
 800209e:	0a1b      	lsrs	r3, r3, #8
 80020a0:	b29b      	uxth	r3, r3
 80020a2:	b2db      	uxtb	r3, r3
 80020a4:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 80020a6:	88bb      	ldrh	r3, [r7, #4]
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 80020ac:	f107 030c 	add.w	r3, r7, #12
 80020b0:	2203      	movs	r2, #3
 80020b2:	4619      	mov	r1, r3
 80020b4:	2080      	movs	r0, #128	@ 0x80
 80020b6:	f7ff ff5f 	bl	8001f78 <I2C_Transmit>
}
 80020ba:	bf00      	nop
 80020bc:	3710      	adds	r7, #16
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}

080020c2 <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 80020c2:	b580      	push	{r7, lr}
 80020c4:	b084      	sub	sp, #16
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	4603      	mov	r3, r0
 80020ca:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 80020cc:	79fa      	ldrb	r2, [r7, #7]
 80020ce:	f107 000c 	add.w	r0, r7, #12
 80020d2:	2302      	movs	r3, #2
 80020d4:	2140      	movs	r1, #64	@ 0x40
 80020d6:	f7ff ff83 	bl	8001fe0 <I2C_Read>
    return (data[0] << 8) | data[1];
 80020da:	7b3b      	ldrb	r3, [r7, #12]
 80020dc:	b21b      	sxth	r3, r3
 80020de:	021b      	lsls	r3, r3, #8
 80020e0:	b21a      	sxth	r2, r3
 80020e2:	7b7b      	ldrb	r3, [r7, #13]
 80020e4:	b21b      	sxth	r3, r3
 80020e6:	4313      	orrs	r3, r2
 80020e8:	b21b      	sxth	r3, r3
 80020ea:	b29b      	uxth	r3, r3
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3710      	adds	r7, #16
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 80020fc:	4a0a      	ldr	r2, [pc, #40]	@ (8002128 <INA226_Init+0x34>)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4610      	mov	r0, r2
 8002102:	4619      	mov	r1, r3
 8002104:	2354      	movs	r3, #84	@ 0x54
 8002106:	461a      	mov	r2, r3
 8002108:	f010 fe6b 	bl	8012de2 <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 800210c:	f244 1127 	movw	r1, #16679	@ 0x4127
 8002110:	2000      	movs	r0, #0
 8002112:	f7ff ffb9 	bl	8002088 <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 8002116:	f240 1155 	movw	r1, #341	@ 0x155
 800211a:	2005      	movs	r0, #5
 800211c:	f7ff ffb4 	bl	8002088 <INA226_WriteRegister>
}
 8002120:	bf00      	nop
 8002122:	3708      	adds	r7, #8
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}
 8002128:	2000064c 	.word	0x2000064c

0800212c <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 8002134:	2002      	movs	r0, #2
 8002136:	f7ff ffc4 	bl	80020c2 <INA226_ReadRegister>
 800213a:	4603      	mov	r3, r0
}
 800213c:	4618      	mov	r0, r3
 800213e:	3708      	adds	r7, #8
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}

08002144 <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 8002148:	2000      	movs	r0, #0
 800214a:	f7ff ffef 	bl	800212c <INA226_ReadBusVoltageRaw>
 800214e:	4603      	mov	r3, r0
 8002150:	ee07 3a90 	vmov	s15, r3
 8002154:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002158:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8002168 <INA226_ReadBusVoltage+0x24>
 800215c:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002160:	eeb0 0a67 	vmov.f32	s0, s15
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	3aa3d70a 	.word	0x3aa3d70a

0800216c <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 8002174:	2004      	movs	r0, #4
 8002176:	f7ff ffa4 	bl	80020c2 <INA226_ReadRegister>
 800217a:	4603      	mov	r3, r0
}
 800217c:	4618      	mov	r0, r3
 800217e:	3708      	adds	r7, #8
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}

08002184 <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 8002188:	2000      	movs	r0, #0
 800218a:	f7ff ffef 	bl	800216c <INA226_ReadCurrentRaw>
 800218e:	4603      	mov	r3, r0
 8002190:	ee07 3a90 	vmov	s15, r3
 8002194:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002198:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 80021a8 <INA226_ReadCurrent+0x24>
 800219c:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80021a0:	eeb0 0a67 	vmov.f32	s0, s15
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	391d4952 	.word	0x391d4952

080021ac <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80021b0:	bf00      	nop
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr
	...

080021bc <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80021bc:	b580      	push	{r7, lr}
 80021be:	b086      	sub	sp, #24
 80021c0:	af04      	add	r7, sp, #16
 80021c2:	4603      	mov	r3, r0
 80021c4:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80021c6:	f04f 33ff 	mov.w	r3, #4294967295
 80021ca:	9302      	str	r3, [sp, #8]
 80021cc:	2301      	movs	r3, #1
 80021ce:	9301      	str	r3, [sp, #4]
 80021d0:	1dfb      	adds	r3, r7, #7
 80021d2:	9300      	str	r3, [sp, #0]
 80021d4:	2301      	movs	r3, #1
 80021d6:	2200      	movs	r2, #0
 80021d8:	2178      	movs	r1, #120	@ 0x78
 80021da:	4803      	ldr	r0, [pc, #12]	@ (80021e8 <ssd1306_WriteCommand+0x2c>)
 80021dc:	f006 ffce 	bl	800917c <HAL_I2C_Mem_Write>
}
 80021e0:	bf00      	nop
 80021e2:	3708      	adds	r7, #8
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	200010e0 	.word	0x200010e0

080021ec <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b086      	sub	sp, #24
 80021f0:	af04      	add	r7, sp, #16
 80021f2:	6078      	str	r0, [r7, #4]
 80021f4:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	b29b      	uxth	r3, r3
 80021fa:	f04f 32ff 	mov.w	r2, #4294967295
 80021fe:	9202      	str	r2, [sp, #8]
 8002200:	9301      	str	r3, [sp, #4]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	9300      	str	r3, [sp, #0]
 8002206:	2301      	movs	r3, #1
 8002208:	2240      	movs	r2, #64	@ 0x40
 800220a:	2178      	movs	r1, #120	@ 0x78
 800220c:	4803      	ldr	r0, [pc, #12]	@ (800221c <ssd1306_WriteData+0x30>)
 800220e:	f006 ffb5 	bl	800917c <HAL_I2C_Mem_Write>
}
 8002212:	bf00      	nop
 8002214:	3708      	adds	r7, #8
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	200010e0 	.word	0x200010e0

08002220 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8002224:	f7ff ffc2 	bl	80021ac <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8002228:	2064      	movs	r0, #100	@ 0x64
 800222a:	f004 f841 	bl	80062b0 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800222e:	2000      	movs	r0, #0
 8002230:	f000 f9d8 	bl	80025e4 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002234:	2020      	movs	r0, #32
 8002236:	f7ff ffc1 	bl	80021bc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800223a:	2000      	movs	r0, #0
 800223c:	f7ff ffbe 	bl	80021bc <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002240:	20b0      	movs	r0, #176	@ 0xb0
 8002242:	f7ff ffbb 	bl	80021bc <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002246:	20c8      	movs	r0, #200	@ 0xc8
 8002248:	f7ff ffb8 	bl	80021bc <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 800224c:	2000      	movs	r0, #0
 800224e:	f7ff ffb5 	bl	80021bc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002252:	2010      	movs	r0, #16
 8002254:	f7ff ffb2 	bl	80021bc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002258:	2040      	movs	r0, #64	@ 0x40
 800225a:	f7ff ffaf 	bl	80021bc <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800225e:	20ff      	movs	r0, #255	@ 0xff
 8002260:	f000 f9ac 	bl	80025bc <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002264:	20a1      	movs	r0, #161	@ 0xa1
 8002266:	f7ff ffa9 	bl	80021bc <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800226a:	20a6      	movs	r0, #166	@ 0xa6
 800226c:	f7ff ffa6 	bl	80021bc <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002270:	20a8      	movs	r0, #168	@ 0xa8
 8002272:	f7ff ffa3 	bl	80021bc <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002276:	203f      	movs	r0, #63	@ 0x3f
 8002278:	f7ff ffa0 	bl	80021bc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800227c:	20a4      	movs	r0, #164	@ 0xa4
 800227e:	f7ff ff9d 	bl	80021bc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002282:	20d3      	movs	r0, #211	@ 0xd3
 8002284:	f7ff ff9a 	bl	80021bc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002288:	2000      	movs	r0, #0
 800228a:	f7ff ff97 	bl	80021bc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800228e:	20d5      	movs	r0, #213	@ 0xd5
 8002290:	f7ff ff94 	bl	80021bc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002294:	20f0      	movs	r0, #240	@ 0xf0
 8002296:	f7ff ff91 	bl	80021bc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800229a:	20d9      	movs	r0, #217	@ 0xd9
 800229c:	f7ff ff8e 	bl	80021bc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80022a0:	2022      	movs	r0, #34	@ 0x22
 80022a2:	f7ff ff8b 	bl	80021bc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80022a6:	20da      	movs	r0, #218	@ 0xda
 80022a8:	f7ff ff88 	bl	80021bc <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80022ac:	2012      	movs	r0, #18
 80022ae:	f7ff ff85 	bl	80021bc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80022b2:	20db      	movs	r0, #219	@ 0xdb
 80022b4:	f7ff ff82 	bl	80021bc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80022b8:	2020      	movs	r0, #32
 80022ba:	f7ff ff7f 	bl	80021bc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80022be:	208d      	movs	r0, #141	@ 0x8d
 80022c0:	f7ff ff7c 	bl	80021bc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80022c4:	2014      	movs	r0, #20
 80022c6:	f7ff ff79 	bl	80021bc <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80022ca:	2001      	movs	r0, #1
 80022cc:	f000 f98a 	bl	80025e4 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80022d0:	2000      	movs	r0, #0
 80022d2:	f000 f80f 	bl	80022f4 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80022d6:	f000 f825 	bl	8002324 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80022da:	4b05      	ldr	r3, [pc, #20]	@ (80022f0 <ssd1306_Init+0xd0>)
 80022dc:	2200      	movs	r2, #0
 80022de:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80022e0:	4b03      	ldr	r3, [pc, #12]	@ (80022f0 <ssd1306_Init+0xd0>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80022e6:	4b02      	ldr	r3, [pc, #8]	@ (80022f0 <ssd1306_Init+0xd0>)
 80022e8:	2201      	movs	r2, #1
 80022ea:	711a      	strb	r2, [r3, #4]
}
 80022ec:	bf00      	nop
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	20000aa0 	.word	0x20000aa0

080022f4 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b082      	sub	sp, #8
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	4603      	mov	r3, r0
 80022fc:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80022fe:	79fb      	ldrb	r3, [r7, #7]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d101      	bne.n	8002308 <ssd1306_Fill+0x14>
 8002304:	2300      	movs	r3, #0
 8002306:	e000      	b.n	800230a <ssd1306_Fill+0x16>
 8002308:	23ff      	movs	r3, #255	@ 0xff
 800230a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800230e:	4619      	mov	r1, r3
 8002310:	4803      	ldr	r0, [pc, #12]	@ (8002320 <ssd1306_Fill+0x2c>)
 8002312:	f010 fce6 	bl	8012ce2 <memset>
}
 8002316:	bf00      	nop
 8002318:	3708      	adds	r7, #8
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	200006a0 	.word	0x200006a0

08002324 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800232a:	2300      	movs	r3, #0
 800232c:	71fb      	strb	r3, [r7, #7]
 800232e:	e016      	b.n	800235e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002330:	79fb      	ldrb	r3, [r7, #7]
 8002332:	3b50      	subs	r3, #80	@ 0x50
 8002334:	b2db      	uxtb	r3, r3
 8002336:	4618      	mov	r0, r3
 8002338:	f7ff ff40 	bl	80021bc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 800233c:	2000      	movs	r0, #0
 800233e:	f7ff ff3d 	bl	80021bc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8002342:	2010      	movs	r0, #16
 8002344:	f7ff ff3a 	bl	80021bc <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002348:	79fb      	ldrb	r3, [r7, #7]
 800234a:	01db      	lsls	r3, r3, #7
 800234c:	4a08      	ldr	r2, [pc, #32]	@ (8002370 <ssd1306_UpdateScreen+0x4c>)
 800234e:	4413      	add	r3, r2
 8002350:	2180      	movs	r1, #128	@ 0x80
 8002352:	4618      	mov	r0, r3
 8002354:	f7ff ff4a 	bl	80021ec <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002358:	79fb      	ldrb	r3, [r7, #7]
 800235a:	3301      	adds	r3, #1
 800235c:	71fb      	strb	r3, [r7, #7]
 800235e:	79fb      	ldrb	r3, [r7, #7]
 8002360:	2b07      	cmp	r3, #7
 8002362:	d9e5      	bls.n	8002330 <ssd1306_UpdateScreen+0xc>
    }
}
 8002364:	bf00      	nop
 8002366:	bf00      	nop
 8002368:	3708      	adds	r7, #8
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	200006a0 	.word	0x200006a0

08002374 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	4603      	mov	r3, r0
 800237c:	71fb      	strb	r3, [r7, #7]
 800237e:	460b      	mov	r3, r1
 8002380:	71bb      	strb	r3, [r7, #6]
 8002382:	4613      	mov	r3, r2
 8002384:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002386:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800238a:	2b00      	cmp	r3, #0
 800238c:	db3d      	blt.n	800240a <ssd1306_DrawPixel+0x96>
 800238e:	79bb      	ldrb	r3, [r7, #6]
 8002390:	2b3f      	cmp	r3, #63	@ 0x3f
 8002392:	d83a      	bhi.n	800240a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002394:	797b      	ldrb	r3, [r7, #5]
 8002396:	2b01      	cmp	r3, #1
 8002398:	d11a      	bne.n	80023d0 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800239a:	79fa      	ldrb	r2, [r7, #7]
 800239c:	79bb      	ldrb	r3, [r7, #6]
 800239e:	08db      	lsrs	r3, r3, #3
 80023a0:	b2d8      	uxtb	r0, r3
 80023a2:	4603      	mov	r3, r0
 80023a4:	01db      	lsls	r3, r3, #7
 80023a6:	4413      	add	r3, r2
 80023a8:	4a1b      	ldr	r2, [pc, #108]	@ (8002418 <ssd1306_DrawPixel+0xa4>)
 80023aa:	5cd3      	ldrb	r3, [r2, r3]
 80023ac:	b25a      	sxtb	r2, r3
 80023ae:	79bb      	ldrb	r3, [r7, #6]
 80023b0:	f003 0307 	and.w	r3, r3, #7
 80023b4:	2101      	movs	r1, #1
 80023b6:	fa01 f303 	lsl.w	r3, r1, r3
 80023ba:	b25b      	sxtb	r3, r3
 80023bc:	4313      	orrs	r3, r2
 80023be:	b259      	sxtb	r1, r3
 80023c0:	79fa      	ldrb	r2, [r7, #7]
 80023c2:	4603      	mov	r3, r0
 80023c4:	01db      	lsls	r3, r3, #7
 80023c6:	4413      	add	r3, r2
 80023c8:	b2c9      	uxtb	r1, r1
 80023ca:	4a13      	ldr	r2, [pc, #76]	@ (8002418 <ssd1306_DrawPixel+0xa4>)
 80023cc:	54d1      	strb	r1, [r2, r3]
 80023ce:	e01d      	b.n	800240c <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80023d0:	79fa      	ldrb	r2, [r7, #7]
 80023d2:	79bb      	ldrb	r3, [r7, #6]
 80023d4:	08db      	lsrs	r3, r3, #3
 80023d6:	b2d8      	uxtb	r0, r3
 80023d8:	4603      	mov	r3, r0
 80023da:	01db      	lsls	r3, r3, #7
 80023dc:	4413      	add	r3, r2
 80023de:	4a0e      	ldr	r2, [pc, #56]	@ (8002418 <ssd1306_DrawPixel+0xa4>)
 80023e0:	5cd3      	ldrb	r3, [r2, r3]
 80023e2:	b25a      	sxtb	r2, r3
 80023e4:	79bb      	ldrb	r3, [r7, #6]
 80023e6:	f003 0307 	and.w	r3, r3, #7
 80023ea:	2101      	movs	r1, #1
 80023ec:	fa01 f303 	lsl.w	r3, r1, r3
 80023f0:	b25b      	sxtb	r3, r3
 80023f2:	43db      	mvns	r3, r3
 80023f4:	b25b      	sxtb	r3, r3
 80023f6:	4013      	ands	r3, r2
 80023f8:	b259      	sxtb	r1, r3
 80023fa:	79fa      	ldrb	r2, [r7, #7]
 80023fc:	4603      	mov	r3, r0
 80023fe:	01db      	lsls	r3, r3, #7
 8002400:	4413      	add	r3, r2
 8002402:	b2c9      	uxtb	r1, r1
 8002404:	4a04      	ldr	r2, [pc, #16]	@ (8002418 <ssd1306_DrawPixel+0xa4>)
 8002406:	54d1      	strb	r1, [r2, r3]
 8002408:	e000      	b.n	800240c <ssd1306_DrawPixel+0x98>
        return;
 800240a:	bf00      	nop
    }
}
 800240c:	370c      	adds	r7, #12
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop
 8002418:	200006a0 	.word	0x200006a0

0800241c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 800241c:	b590      	push	{r4, r7, lr}
 800241e:	b089      	sub	sp, #36	@ 0x24
 8002420:	af00      	add	r7, sp, #0
 8002422:	4604      	mov	r4, r0
 8002424:	4638      	mov	r0, r7
 8002426:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800242a:	4623      	mov	r3, r4
 800242c:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 800242e:	7bfb      	ldrb	r3, [r7, #15]
 8002430:	2b1f      	cmp	r3, #31
 8002432:	d902      	bls.n	800243a <ssd1306_WriteChar+0x1e>
 8002434:	7bfb      	ldrb	r3, [r7, #15]
 8002436:	2b7e      	cmp	r3, #126	@ 0x7e
 8002438:	d901      	bls.n	800243e <ssd1306_WriteChar+0x22>
        return 0;
 800243a:	2300      	movs	r3, #0
 800243c:	e079      	b.n	8002532 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d005      	beq.n	8002450 <ssd1306_WriteChar+0x34>
 8002444:	68ba      	ldr	r2, [r7, #8]
 8002446:	7bfb      	ldrb	r3, [r7, #15]
 8002448:	3b20      	subs	r3, #32
 800244a:	4413      	add	r3, r2
 800244c:	781b      	ldrb	r3, [r3, #0]
 800244e:	e000      	b.n	8002452 <ssd1306_WriteChar+0x36>
 8002450:	783b      	ldrb	r3, [r7, #0]
 8002452:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002454:	4b39      	ldr	r3, [pc, #228]	@ (800253c <ssd1306_WriteChar+0x120>)
 8002456:	881b      	ldrh	r3, [r3, #0]
 8002458:	461a      	mov	r2, r3
 800245a:	7dfb      	ldrb	r3, [r7, #23]
 800245c:	4413      	add	r3, r2
 800245e:	2b80      	cmp	r3, #128	@ 0x80
 8002460:	dc06      	bgt.n	8002470 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8002462:	4b36      	ldr	r3, [pc, #216]	@ (800253c <ssd1306_WriteChar+0x120>)
 8002464:	885b      	ldrh	r3, [r3, #2]
 8002466:	461a      	mov	r2, r3
 8002468:	787b      	ldrb	r3, [r7, #1]
 800246a:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 800246c:	2b40      	cmp	r3, #64	@ 0x40
 800246e:	dd01      	ble.n	8002474 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8002470:	2300      	movs	r3, #0
 8002472:	e05e      	b.n	8002532 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8002474:	2300      	movs	r3, #0
 8002476:	61fb      	str	r3, [r7, #28]
 8002478:	e04d      	b.n	8002516 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	7bfb      	ldrb	r3, [r7, #15]
 800247e:	3b20      	subs	r3, #32
 8002480:	7879      	ldrb	r1, [r7, #1]
 8002482:	fb01 f303 	mul.w	r3, r1, r3
 8002486:	4619      	mov	r1, r3
 8002488:	69fb      	ldr	r3, [r7, #28]
 800248a:	440b      	add	r3, r1
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	4413      	add	r3, r2
 8002490:	881b      	ldrh	r3, [r3, #0]
 8002492:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8002494:	2300      	movs	r3, #0
 8002496:	61bb      	str	r3, [r7, #24]
 8002498:	e036      	b.n	8002508 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 800249a:	693a      	ldr	r2, [r7, #16]
 800249c:	69bb      	ldr	r3, [r7, #24]
 800249e:	fa02 f303 	lsl.w	r3, r2, r3
 80024a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d013      	beq.n	80024d2 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80024aa:	4b24      	ldr	r3, [pc, #144]	@ (800253c <ssd1306_WriteChar+0x120>)
 80024ac:	881b      	ldrh	r3, [r3, #0]
 80024ae:	b2da      	uxtb	r2, r3
 80024b0:	69bb      	ldr	r3, [r7, #24]
 80024b2:	b2db      	uxtb	r3, r3
 80024b4:	4413      	add	r3, r2
 80024b6:	b2d8      	uxtb	r0, r3
 80024b8:	4b20      	ldr	r3, [pc, #128]	@ (800253c <ssd1306_WriteChar+0x120>)
 80024ba:	885b      	ldrh	r3, [r3, #2]
 80024bc:	b2da      	uxtb	r2, r3
 80024be:	69fb      	ldr	r3, [r7, #28]
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	4413      	add	r3, r2
 80024c4:	b2db      	uxtb	r3, r3
 80024c6:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80024ca:	4619      	mov	r1, r3
 80024cc:	f7ff ff52 	bl	8002374 <ssd1306_DrawPixel>
 80024d0:	e017      	b.n	8002502 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80024d2:	4b1a      	ldr	r3, [pc, #104]	@ (800253c <ssd1306_WriteChar+0x120>)
 80024d4:	881b      	ldrh	r3, [r3, #0]
 80024d6:	b2da      	uxtb	r2, r3
 80024d8:	69bb      	ldr	r3, [r7, #24]
 80024da:	b2db      	uxtb	r3, r3
 80024dc:	4413      	add	r3, r2
 80024de:	b2d8      	uxtb	r0, r3
 80024e0:	4b16      	ldr	r3, [pc, #88]	@ (800253c <ssd1306_WriteChar+0x120>)
 80024e2:	885b      	ldrh	r3, [r3, #2]
 80024e4:	b2da      	uxtb	r2, r3
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	4413      	add	r3, r2
 80024ec:	b2d9      	uxtb	r1, r3
 80024ee:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	bf0c      	ite	eq
 80024f6:	2301      	moveq	r3, #1
 80024f8:	2300      	movne	r3, #0
 80024fa:	b2db      	uxtb	r3, r3
 80024fc:	461a      	mov	r2, r3
 80024fe:	f7ff ff39 	bl	8002374 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8002502:	69bb      	ldr	r3, [r7, #24]
 8002504:	3301      	adds	r3, #1
 8002506:	61bb      	str	r3, [r7, #24]
 8002508:	7dfb      	ldrb	r3, [r7, #23]
 800250a:	69ba      	ldr	r2, [r7, #24]
 800250c:	429a      	cmp	r2, r3
 800250e:	d3c4      	bcc.n	800249a <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	3301      	adds	r3, #1
 8002514:	61fb      	str	r3, [r7, #28]
 8002516:	787b      	ldrb	r3, [r7, #1]
 8002518:	461a      	mov	r2, r3
 800251a:	69fb      	ldr	r3, [r7, #28]
 800251c:	4293      	cmp	r3, r2
 800251e:	d3ac      	bcc.n	800247a <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8002520:	4b06      	ldr	r3, [pc, #24]	@ (800253c <ssd1306_WriteChar+0x120>)
 8002522:	881a      	ldrh	r2, [r3, #0]
 8002524:	7dfb      	ldrb	r3, [r7, #23]
 8002526:	b29b      	uxth	r3, r3
 8002528:	4413      	add	r3, r2
 800252a:	b29a      	uxth	r2, r3
 800252c:	4b03      	ldr	r3, [pc, #12]	@ (800253c <ssd1306_WriteChar+0x120>)
 800252e:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002530:	7bfb      	ldrb	r3, [r7, #15]
}
 8002532:	4618      	mov	r0, r3
 8002534:	3724      	adds	r7, #36	@ 0x24
 8002536:	46bd      	mov	sp, r7
 8002538:	bd90      	pop	{r4, r7, pc}
 800253a:	bf00      	nop
 800253c:	20000aa0 	.word	0x20000aa0

08002540 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002540:	b580      	push	{r7, lr}
 8002542:	b086      	sub	sp, #24
 8002544:	af02      	add	r7, sp, #8
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	4638      	mov	r0, r7
 800254a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 800254e:	e013      	b.n	8002578 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	7818      	ldrb	r0, [r3, #0]
 8002554:	7e3b      	ldrb	r3, [r7, #24]
 8002556:	9300      	str	r3, [sp, #0]
 8002558:	463b      	mov	r3, r7
 800255a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800255c:	f7ff ff5e 	bl	800241c <ssd1306_WriteChar>
 8002560:	4603      	mov	r3, r0
 8002562:	461a      	mov	r2, r3
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	781b      	ldrb	r3, [r3, #0]
 8002568:	429a      	cmp	r2, r3
 800256a:	d002      	beq.n	8002572 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	781b      	ldrb	r3, [r3, #0]
 8002570:	e008      	b.n	8002584 <ssd1306_WriteString+0x44>
        }
        str++;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	3301      	adds	r3, #1
 8002576:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	781b      	ldrb	r3, [r3, #0]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d1e7      	bne.n	8002550 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	781b      	ldrb	r3, [r3, #0]
}
 8002584:	4618      	mov	r0, r3
 8002586:	3710      	adds	r7, #16
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}

0800258c <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 800258c:	b480      	push	{r7}
 800258e:	b083      	sub	sp, #12
 8002590:	af00      	add	r7, sp, #0
 8002592:	4603      	mov	r3, r0
 8002594:	460a      	mov	r2, r1
 8002596:	71fb      	strb	r3, [r7, #7]
 8002598:	4613      	mov	r3, r2
 800259a:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 800259c:	79fb      	ldrb	r3, [r7, #7]
 800259e:	b29a      	uxth	r2, r3
 80025a0:	4b05      	ldr	r3, [pc, #20]	@ (80025b8 <ssd1306_SetCursor+0x2c>)
 80025a2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80025a4:	79bb      	ldrb	r3, [r7, #6]
 80025a6:	b29a      	uxth	r2, r3
 80025a8:	4b03      	ldr	r3, [pc, #12]	@ (80025b8 <ssd1306_SetCursor+0x2c>)
 80025aa:	805a      	strh	r2, [r3, #2]
}
 80025ac:	bf00      	nop
 80025ae:	370c      	adds	r7, #12
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr
 80025b8:	20000aa0 	.word	0x20000aa0

080025bc <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	4603      	mov	r3, r0
 80025c4:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80025c6:	2381      	movs	r3, #129	@ 0x81
 80025c8:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80025ca:	7bfb      	ldrb	r3, [r7, #15]
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7ff fdf5 	bl	80021bc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80025d2:	79fb      	ldrb	r3, [r7, #7]
 80025d4:	4618      	mov	r0, r3
 80025d6:	f7ff fdf1 	bl	80021bc <ssd1306_WriteCommand>
}
 80025da:	bf00      	nop
 80025dc:	3710      	adds	r7, #16
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
	...

080025e4 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	4603      	mov	r3, r0
 80025ec:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80025ee:	79fb      	ldrb	r3, [r7, #7]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d005      	beq.n	8002600 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80025f4:	23af      	movs	r3, #175	@ 0xaf
 80025f6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80025f8:	4b08      	ldr	r3, [pc, #32]	@ (800261c <ssd1306_SetDisplayOn+0x38>)
 80025fa:	2201      	movs	r2, #1
 80025fc:	715a      	strb	r2, [r3, #5]
 80025fe:	e004      	b.n	800260a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002600:	23ae      	movs	r3, #174	@ 0xae
 8002602:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002604:	4b05      	ldr	r3, [pc, #20]	@ (800261c <ssd1306_SetDisplayOn+0x38>)
 8002606:	2200      	movs	r2, #0
 8002608:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800260a:	7bfb      	ldrb	r3, [r7, #15]
 800260c:	4618      	mov	r0, r3
 800260e:	f7ff fdd5 	bl	80021bc <ssd1306_WriteCommand>
}
 8002612:	bf00      	nop
 8002614:	3710      	adds	r7, #16
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	20000aa0 	.word	0x20000aa0

08002620 <io_coil_add_channel>:
IO_Coil_Channel io_coil_channels[MAX_IO_COILS]; // Array of type IO_Channel (struct created in header)
uint16_t io_coil_channel_count = 0;
uint16_t io_hardware_coil_channel_count = 0;


bool io_coil_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
 8002628:	6039      	str	r1, [r7, #0]
	if (io_coil_channel_count == MAX_IO_COILS) {
 800262a:	4b23      	ldr	r3, [pc, #140]	@ (80026b8 <io_coil_add_channel+0x98>)
 800262c:	881b      	ldrh	r3, [r3, #0]
 800262e:	2b20      	cmp	r3, #32
 8002630:	d101      	bne.n	8002636 <io_coil_add_channel+0x16>
		return false;
 8002632:	2300      	movs	r3, #0
 8002634:	e039      	b.n	80026aa <io_coil_add_channel+0x8a>
	}

	if (write_func == hardware_coil_write_func) {
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	4a20      	ldr	r2, [pc, #128]	@ (80026bc <io_coil_add_channel+0x9c>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d10b      	bne.n	8002656 <io_coil_add_channel+0x36>
		// Enforce limit only for physical coil outputs
		if (io_hardware_coil_channel_count >= MAX_IO_COILS_PHYSICAL) {
 800263e:	4b20      	ldr	r3, [pc, #128]	@ (80026c0 <io_coil_add_channel+0xa0>)
 8002640:	881b      	ldrh	r3, [r3, #0]
 8002642:	2b03      	cmp	r3, #3
 8002644:	d901      	bls.n	800264a <io_coil_add_channel+0x2a>
			return false;
 8002646:	2300      	movs	r3, #0
 8002648:	e02f      	b.n	80026aa <io_coil_add_channel+0x8a>
		} else {
			io_hardware_coil_channel_count++; // increase physical coil channel count
 800264a:	4b1d      	ldr	r3, [pc, #116]	@ (80026c0 <io_coil_add_channel+0xa0>)
 800264c:	881b      	ldrh	r3, [r3, #0]
 800264e:	3301      	adds	r3, #1
 8002650:	b29a      	uxth	r2, r3
 8002652:	4b1b      	ldr	r3, [pc, #108]	@ (80026c0 <io_coil_add_channel+0xa0>)
 8002654:	801a      	strh	r2, [r3, #0]
		}
	}

	io_coil_channels[io_coil_channel_count].write_func = write_func;
 8002656:	4b18      	ldr	r3, [pc, #96]	@ (80026b8 <io_coil_add_channel+0x98>)
 8002658:	881b      	ldrh	r3, [r3, #0]
 800265a:	4619      	mov	r1, r3
 800265c:	4a19      	ldr	r2, [pc, #100]	@ (80026c4 <io_coil_add_channel+0xa4>)
 800265e:	460b      	mov	r3, r1
 8002660:	005b      	lsls	r3, r3, #1
 8002662:	440b      	add	r3, r1
 8002664:	009b      	lsls	r3, r3, #2
 8002666:	4413      	add	r3, r2
 8002668:	687a      	ldr	r2, [r7, #4]
 800266a:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].context = context;
 800266c:	4b12      	ldr	r3, [pc, #72]	@ (80026b8 <io_coil_add_channel+0x98>)
 800266e:	881b      	ldrh	r3, [r3, #0]
 8002670:	4619      	mov	r1, r3
 8002672:	4a14      	ldr	r2, [pc, #80]	@ (80026c4 <io_coil_add_channel+0xa4>)
 8002674:	460b      	mov	r3, r1
 8002676:	005b      	lsls	r3, r3, #1
 8002678:	440b      	add	r3, r1
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	4413      	add	r3, r2
 800267e:	3304      	adds	r3, #4
 8002680:	683a      	ldr	r2, [r7, #0]
 8002682:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].storedState = 0;
 8002684:	4b0c      	ldr	r3, [pc, #48]	@ (80026b8 <io_coil_add_channel+0x98>)
 8002686:	881b      	ldrh	r3, [r3, #0]
 8002688:	4619      	mov	r1, r3
 800268a:	4a0e      	ldr	r2, [pc, #56]	@ (80026c4 <io_coil_add_channel+0xa4>)
 800268c:	460b      	mov	r3, r1
 800268e:	005b      	lsls	r3, r3, #1
 8002690:	440b      	add	r3, r1
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	4413      	add	r3, r2
 8002696:	3308      	adds	r3, #8
 8002698:	2200      	movs	r2, #0
 800269a:	701a      	strb	r2, [r3, #0]
	io_coil_channel_count++; // increase overall channel count
 800269c:	4b06      	ldr	r3, [pc, #24]	@ (80026b8 <io_coil_add_channel+0x98>)
 800269e:	881b      	ldrh	r3, [r3, #0]
 80026a0:	3301      	adds	r3, #1
 80026a2:	b29a      	uxth	r2, r3
 80026a4:	4b04      	ldr	r3, [pc, #16]	@ (80026b8 <io_coil_add_channel+0x98>)
 80026a6:	801a      	strh	r2, [r3, #0]
	return true;
 80026a8:	2301      	movs	r3, #1
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	370c      	adds	r7, #12
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	20000c28 	.word	0x20000c28
 80026bc:	08002789 	.word	0x08002789
 80026c0:	20000c2a 	.word	0x20000c2a
 80026c4:	20000aa8 	.word	0x20000aa8

080026c8 <io_coil_read>:


GPIO_PinState io_coil_read(uint16_t index) {
 80026c8:	b480      	push	{r7}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	4603      	mov	r3, r0
 80026d0:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 80026d2:	4b0b      	ldr	r3, [pc, #44]	@ (8002700 <io_coil_read+0x38>)
 80026d4:	881b      	ldrh	r3, [r3, #0]
 80026d6:	88fa      	ldrh	r2, [r7, #6]
 80026d8:	429a      	cmp	r2, r3
 80026da:	d209      	bcs.n	80026f0 <io_coil_read+0x28>
		return io_coil_channels[index].storedState;
 80026dc:	88fa      	ldrh	r2, [r7, #6]
 80026de:	4909      	ldr	r1, [pc, #36]	@ (8002704 <io_coil_read+0x3c>)
 80026e0:	4613      	mov	r3, r2
 80026e2:	005b      	lsls	r3, r3, #1
 80026e4:	4413      	add	r3, r2
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	440b      	add	r3, r1
 80026ea:	3308      	adds	r3, #8
 80026ec:	781b      	ldrb	r3, [r3, #0]
 80026ee:	e000      	b.n	80026f2 <io_coil_read+0x2a>
	}
	return GPIO_PIN_RESET;
 80026f0:	2300      	movs	r3, #0
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	370c      	adds	r7, #12
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr
 80026fe:	bf00      	nop
 8002700:	20000c28 	.word	0x20000c28
 8002704:	20000aa8 	.word	0x20000aa8

08002708 <io_coil_write>:


void io_coil_write(uint16_t index, GPIO_PinState state) {
 8002708:	b590      	push	{r4, r7, lr}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	4603      	mov	r3, r0
 8002710:	460a      	mov	r2, r1
 8002712:	80fb      	strh	r3, [r7, #6]
 8002714:	4613      	mov	r3, r2
 8002716:	717b      	strb	r3, [r7, #5]
	if (index < io_coil_channel_count) {
 8002718:	4b19      	ldr	r3, [pc, #100]	@ (8002780 <io_coil_write+0x78>)
 800271a:	881b      	ldrh	r3, [r3, #0]
 800271c:	88fa      	ldrh	r2, [r7, #6]
 800271e:	429a      	cmp	r2, r3
 8002720:	d229      	bcs.n	8002776 <io_coil_write+0x6e>
		if (io_coil_channels[index].write_func) {
 8002722:	88fa      	ldrh	r2, [r7, #6]
 8002724:	4917      	ldr	r1, [pc, #92]	@ (8002784 <io_coil_write+0x7c>)
 8002726:	4613      	mov	r3, r2
 8002728:	005b      	lsls	r3, r3, #1
 800272a:	4413      	add	r3, r2
 800272c:	009b      	lsls	r3, r3, #2
 800272e:	440b      	add	r3, r1
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d015      	beq.n	8002762 <io_coil_write+0x5a>
			io_coil_channels[index].write_func(io_coil_channels[index].context, state);
 8002736:	88fa      	ldrh	r2, [r7, #6]
 8002738:	4912      	ldr	r1, [pc, #72]	@ (8002784 <io_coil_write+0x7c>)
 800273a:	4613      	mov	r3, r2
 800273c:	005b      	lsls	r3, r3, #1
 800273e:	4413      	add	r3, r2
 8002740:	009b      	lsls	r3, r3, #2
 8002742:	440b      	add	r3, r1
 8002744:	681c      	ldr	r4, [r3, #0]
 8002746:	88fa      	ldrh	r2, [r7, #6]
 8002748:	490e      	ldr	r1, [pc, #56]	@ (8002784 <io_coil_write+0x7c>)
 800274a:	4613      	mov	r3, r2
 800274c:	005b      	lsls	r3, r3, #1
 800274e:	4413      	add	r3, r2
 8002750:	009b      	lsls	r3, r3, #2
 8002752:	440b      	add	r3, r1
 8002754:	3304      	adds	r3, #4
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	797a      	ldrb	r2, [r7, #5]
 800275a:	b292      	uxth	r2, r2
 800275c:	4611      	mov	r1, r2
 800275e:	4618      	mov	r0, r3
 8002760:	47a0      	blx	r4
		}
		io_coil_channels[index].storedState = state;
 8002762:	88fa      	ldrh	r2, [r7, #6]
 8002764:	4907      	ldr	r1, [pc, #28]	@ (8002784 <io_coil_write+0x7c>)
 8002766:	4613      	mov	r3, r2
 8002768:	005b      	lsls	r3, r3, #1
 800276a:	4413      	add	r3, r2
 800276c:	009b      	lsls	r3, r3, #2
 800276e:	440b      	add	r3, r1
 8002770:	3308      	adds	r3, #8
 8002772:	797a      	ldrb	r2, [r7, #5]
 8002774:	701a      	strb	r2, [r3, #0]
	}
}
 8002776:	bf00      	nop
 8002778:	370c      	adds	r7, #12
 800277a:	46bd      	mov	sp, r7
 800277c:	bd90      	pop	{r4, r7, pc}
 800277e:	bf00      	nop
 8002780:	20000c28 	.word	0x20000c28
 8002784:	20000aa8 	.word	0x20000aa8

08002788 <hardware_coil_write_func>:

void hardware_coil_write_func(void* context, GPIO_PinState state) {
 8002788:	b580      	push	{r7, lr}
 800278a:	b084      	sub	sp, #16
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
 8002790:	460b      	mov	r3, r1
 8002792:	70fb      	strb	r3, [r7, #3]
	gpio_config* gpio = (gpio_config*)context;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(gpio->port, gpio->pin, state);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	6818      	ldr	r0, [r3, #0]
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	889b      	ldrh	r3, [r3, #4]
 80027a0:	78fa      	ldrb	r2, [r7, #3]
 80027a2:	4619      	mov	r1, r3
 80027a4:	f006 fa28 	bl	8008bf8 <HAL_GPIO_WritePin>
}
 80027a8:	bf00      	nop
 80027aa:	3710      	adds	r7, #16
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}

080027b0 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 80027b0:	b480      	push	{r7}
 80027b2:	b083      	sub	sp, #12
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
 80027b8:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	4a13      	ldr	r2, [pc, #76]	@ (800280c <io_discrete_in_add_channel+0x5c>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d109      	bne.n	80027d6 <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 80027c2:	4b13      	ldr	r3, [pc, #76]	@ (8002810 <io_discrete_in_add_channel+0x60>)
 80027c4:	881b      	ldrh	r3, [r3, #0]
 80027c6:	2b03      	cmp	r3, #3
 80027c8:	d81a      	bhi.n	8002800 <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 80027ca:	4b11      	ldr	r3, [pc, #68]	@ (8002810 <io_discrete_in_add_channel+0x60>)
 80027cc:	881b      	ldrh	r3, [r3, #0]
 80027ce:	3301      	adds	r3, #1
 80027d0:	b29a      	uxth	r2, r3
 80027d2:	4b0f      	ldr	r3, [pc, #60]	@ (8002810 <io_discrete_in_add_channel+0x60>)
 80027d4:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 80027d6:	4b0f      	ldr	r3, [pc, #60]	@ (8002814 <io_discrete_in_add_channel+0x64>)
 80027d8:	881b      	ldrh	r3, [r3, #0]
 80027da:	4619      	mov	r1, r3
 80027dc:	4a0e      	ldr	r2, [pc, #56]	@ (8002818 <io_discrete_in_add_channel+0x68>)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 80027e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002814 <io_discrete_in_add_channel+0x64>)
 80027e6:	881b      	ldrh	r3, [r3, #0]
 80027e8:	4a0b      	ldr	r2, [pc, #44]	@ (8002818 <io_discrete_in_add_channel+0x68>)
 80027ea:	00db      	lsls	r3, r3, #3
 80027ec:	4413      	add	r3, r2
 80027ee:	683a      	ldr	r2, [r7, #0]
 80027f0:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 80027f2:	4b08      	ldr	r3, [pc, #32]	@ (8002814 <io_discrete_in_add_channel+0x64>)
 80027f4:	881b      	ldrh	r3, [r3, #0]
 80027f6:	3301      	adds	r3, #1
 80027f8:	b29a      	uxth	r2, r3
 80027fa:	4b06      	ldr	r3, [pc, #24]	@ (8002814 <io_discrete_in_add_channel+0x64>)
 80027fc:	801a      	strh	r2, [r3, #0]
 80027fe:	e000      	b.n	8002802 <io_discrete_in_add_channel+0x52>
			return;
 8002800:	bf00      	nop
}
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr
 800280c:	0800285d 	.word	0x0800285d
 8002810:	20000c4e 	.word	0x20000c4e
 8002814:	20000c4c 	.word	0x20000c4c
 8002818:	20000c2c 	.word	0x20000c2c

0800281c <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 800281c:	b580      	push	{r7, lr}
 800281e:	b082      	sub	sp, #8
 8002820:	af00      	add	r7, sp, #0
 8002822:	4603      	mov	r3, r0
 8002824:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 8002826:	4b0b      	ldr	r3, [pc, #44]	@ (8002854 <io_discrete_in_read+0x38>)
 8002828:	881b      	ldrh	r3, [r3, #0]
 800282a:	88fa      	ldrh	r2, [r7, #6]
 800282c:	429a      	cmp	r2, r3
 800282e:	d20c      	bcs.n	800284a <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 8002830:	88fb      	ldrh	r3, [r7, #6]
 8002832:	4a09      	ldr	r2, [pc, #36]	@ (8002858 <io_discrete_in_read+0x3c>)
 8002834:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002838:	88fb      	ldrh	r3, [r7, #6]
 800283a:	4907      	ldr	r1, [pc, #28]	@ (8002858 <io_discrete_in_read+0x3c>)
 800283c:	00db      	lsls	r3, r3, #3
 800283e:	440b      	add	r3, r1
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	4618      	mov	r0, r3
 8002844:	4790      	blx	r2
 8002846:	4603      	mov	r3, r0
 8002848:	e000      	b.n	800284c <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 800284a:	2300      	movs	r3, #0
}
 800284c:	4618      	mov	r0, r3
 800284e:	3708      	adds	r7, #8
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	20000c4c 	.word	0x20000c4c
 8002858:	20000c2c 	.word	0x20000c2c

0800285c <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 800285c:	b580      	push	{r7, lr}
 800285e:	b084      	sub	sp, #16
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	889b      	ldrh	r3, [r3, #4]
 8002870:	4619      	mov	r1, r3
 8002872:	4610      	mov	r0, r2
 8002874:	f006 f9a8 	bl	8008bc8 <HAL_GPIO_ReadPin>
 8002878:	4603      	mov	r3, r0
}
 800287a:	4618      	mov	r0, r3
 800287c:	3710      	adds	r7, #16
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
	...

08002884 <io_holding_reg_add_channel>:
uint16_t io_holding_adc_reg_channel_count = 0;

extern DAC_HandleTypeDef hdac1; // Declare external handle for DAC1


bool io_holding_reg_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 8002884:	b480      	push	{r7}
 8002886:	b083      	sub	sp, #12
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
 800288c:	6039      	str	r1, [r7, #0]
	if (io_holding_reg_channel_count == MAX_IO_HOLDING_REG) {
 800288e:	4b23      	ldr	r3, [pc, #140]	@ (800291c <io_holding_reg_add_channel+0x98>)
 8002890:	881b      	ldrh	r3, [r3, #0]
 8002892:	2b20      	cmp	r3, #32
 8002894:	d101      	bne.n	800289a <io_holding_reg_add_channel+0x16>
		return false;
 8002896:	2300      	movs	r3, #0
 8002898:	e039      	b.n	800290e <io_holding_reg_add_channel+0x8a>
	}

	// Check is a physical ADC output channel is being added
	if (write_func == (void*)dac_write_func) {
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4a20      	ldr	r2, [pc, #128]	@ (8002920 <io_holding_reg_add_channel+0x9c>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d10b      	bne.n	80028ba <io_holding_reg_add_channel+0x36>
		// Enforce limit only for physical ADC outputs
		if (io_holding_adc_reg_channel_count >= MAX_IO_HOLDING_REG_PHYSICAL) {
 80028a2:	4b20      	ldr	r3, [pc, #128]	@ (8002924 <io_holding_reg_add_channel+0xa0>)
 80028a4:	881b      	ldrh	r3, [r3, #0]
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d901      	bls.n	80028ae <io_holding_reg_add_channel+0x2a>
			return false;
 80028aa:	2300      	movs	r3, #0
 80028ac:	e02f      	b.n	800290e <io_holding_reg_add_channel+0x8a>
		} else {
			io_holding_adc_reg_channel_count++; // increase physical ADC channel count
 80028ae:	4b1d      	ldr	r3, [pc, #116]	@ (8002924 <io_holding_reg_add_channel+0xa0>)
 80028b0:	881b      	ldrh	r3, [r3, #0]
 80028b2:	3301      	adds	r3, #1
 80028b4:	b29a      	uxth	r2, r3
 80028b6:	4b1b      	ldr	r3, [pc, #108]	@ (8002924 <io_holding_reg_add_channel+0xa0>)
 80028b8:	801a      	strh	r2, [r3, #0]
		}
	}

	io_holding_reg_channels[io_holding_reg_channel_count].write_func = write_func;
 80028ba:	4b18      	ldr	r3, [pc, #96]	@ (800291c <io_holding_reg_add_channel+0x98>)
 80028bc:	881b      	ldrh	r3, [r3, #0]
 80028be:	4619      	mov	r1, r3
 80028c0:	4a19      	ldr	r2, [pc, #100]	@ (8002928 <io_holding_reg_add_channel+0xa4>)
 80028c2:	460b      	mov	r3, r1
 80028c4:	005b      	lsls	r3, r3, #1
 80028c6:	440b      	add	r3, r1
 80028c8:	009b      	lsls	r3, r3, #2
 80028ca:	4413      	add	r3, r2
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].context = context;
 80028d0:	4b12      	ldr	r3, [pc, #72]	@ (800291c <io_holding_reg_add_channel+0x98>)
 80028d2:	881b      	ldrh	r3, [r3, #0]
 80028d4:	4619      	mov	r1, r3
 80028d6:	4a14      	ldr	r2, [pc, #80]	@ (8002928 <io_holding_reg_add_channel+0xa4>)
 80028d8:	460b      	mov	r3, r1
 80028da:	005b      	lsls	r3, r3, #1
 80028dc:	440b      	add	r3, r1
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	4413      	add	r3, r2
 80028e2:	3304      	adds	r3, #4
 80028e4:	683a      	ldr	r2, [r7, #0]
 80028e6:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 80028e8:	4b0c      	ldr	r3, [pc, #48]	@ (800291c <io_holding_reg_add_channel+0x98>)
 80028ea:	881b      	ldrh	r3, [r3, #0]
 80028ec:	4619      	mov	r1, r3
 80028ee:	4a0e      	ldr	r2, [pc, #56]	@ (8002928 <io_holding_reg_add_channel+0xa4>)
 80028f0:	460b      	mov	r3, r1
 80028f2:	005b      	lsls	r3, r3, #1
 80028f4:	440b      	add	r3, r1
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	4413      	add	r3, r2
 80028fa:	3308      	adds	r3, #8
 80028fc:	2200      	movs	r2, #0
 80028fe:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channel_count++; // increase overall channel count
 8002900:	4b06      	ldr	r3, [pc, #24]	@ (800291c <io_holding_reg_add_channel+0x98>)
 8002902:	881b      	ldrh	r3, [r3, #0]
 8002904:	3301      	adds	r3, #1
 8002906:	b29a      	uxth	r2, r3
 8002908:	4b04      	ldr	r3, [pc, #16]	@ (800291c <io_holding_reg_add_channel+0x98>)
 800290a:	801a      	strh	r2, [r3, #0]
	return true;
 800290c:	2301      	movs	r3, #1
}
 800290e:	4618      	mov	r0, r3
 8002910:	370c      	adds	r7, #12
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop
 800291c:	20000dd0 	.word	0x20000dd0
 8002920:	080029e9 	.word	0x080029e9
 8002924:	20000dd2 	.word	0x20000dd2
 8002928:	20000c50 	.word	0x20000c50

0800292c <io_holding_reg_read>:



uint16_t io_holding_reg_read(uint16_t index) {
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
 8002932:	4603      	mov	r3, r0
 8002934:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 8002936:	4b0b      	ldr	r3, [pc, #44]	@ (8002964 <io_holding_reg_read+0x38>)
 8002938:	881b      	ldrh	r3, [r3, #0]
 800293a:	88fa      	ldrh	r2, [r7, #6]
 800293c:	429a      	cmp	r2, r3
 800293e:	d209      	bcs.n	8002954 <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 8002940:	88fa      	ldrh	r2, [r7, #6]
 8002942:	4909      	ldr	r1, [pc, #36]	@ (8002968 <io_holding_reg_read+0x3c>)
 8002944:	4613      	mov	r3, r2
 8002946:	005b      	lsls	r3, r3, #1
 8002948:	4413      	add	r3, r2
 800294a:	009b      	lsls	r3, r3, #2
 800294c:	440b      	add	r3, r1
 800294e:	3308      	adds	r3, #8
 8002950:	881b      	ldrh	r3, [r3, #0]
 8002952:	e000      	b.n	8002956 <io_holding_reg_read+0x2a>
	}
	return 0;
 8002954:	2300      	movs	r3, #0
}
 8002956:	4618      	mov	r0, r3
 8002958:	370c      	adds	r7, #12
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr
 8002962:	bf00      	nop
 8002964:	20000dd0 	.word	0x20000dd0
 8002968:	20000c50 	.word	0x20000c50

0800296c <io_holding_reg_write>:



void io_holding_reg_write(uint16_t index, uint16_t value) {
 800296c:	b590      	push	{r4, r7, lr}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	4603      	mov	r3, r0
 8002974:	460a      	mov	r2, r1
 8002976:	80fb      	strh	r3, [r7, #6]
 8002978:	4613      	mov	r3, r2
 800297a:	80bb      	strh	r3, [r7, #4]
	if (index < io_holding_reg_channel_count) {
 800297c:	4b18      	ldr	r3, [pc, #96]	@ (80029e0 <io_holding_reg_write+0x74>)
 800297e:	881b      	ldrh	r3, [r3, #0]
 8002980:	88fa      	ldrh	r2, [r7, #6]
 8002982:	429a      	cmp	r2, r3
 8002984:	d228      	bcs.n	80029d8 <io_holding_reg_write+0x6c>
		if (io_holding_reg_channels[index].write_func) {
 8002986:	88fa      	ldrh	r2, [r7, #6]
 8002988:	4916      	ldr	r1, [pc, #88]	@ (80029e4 <io_holding_reg_write+0x78>)
 800298a:	4613      	mov	r3, r2
 800298c:	005b      	lsls	r3, r3, #1
 800298e:	4413      	add	r3, r2
 8002990:	009b      	lsls	r3, r3, #2
 8002992:	440b      	add	r3, r1
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d014      	beq.n	80029c4 <io_holding_reg_write+0x58>
			io_holding_reg_channels[index].write_func(io_holding_reg_channels[index].context, value);
 800299a:	88fa      	ldrh	r2, [r7, #6]
 800299c:	4911      	ldr	r1, [pc, #68]	@ (80029e4 <io_holding_reg_write+0x78>)
 800299e:	4613      	mov	r3, r2
 80029a0:	005b      	lsls	r3, r3, #1
 80029a2:	4413      	add	r3, r2
 80029a4:	009b      	lsls	r3, r3, #2
 80029a6:	440b      	add	r3, r1
 80029a8:	681c      	ldr	r4, [r3, #0]
 80029aa:	88fa      	ldrh	r2, [r7, #6]
 80029ac:	490d      	ldr	r1, [pc, #52]	@ (80029e4 <io_holding_reg_write+0x78>)
 80029ae:	4613      	mov	r3, r2
 80029b0:	005b      	lsls	r3, r3, #1
 80029b2:	4413      	add	r3, r2
 80029b4:	009b      	lsls	r3, r3, #2
 80029b6:	440b      	add	r3, r1
 80029b8:	3304      	adds	r3, #4
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	88ba      	ldrh	r2, [r7, #4]
 80029be:	4611      	mov	r1, r2
 80029c0:	4618      	mov	r0, r3
 80029c2:	47a0      	blx	r4
		}
		io_holding_reg_channels[index].storedValue = value;
 80029c4:	88fa      	ldrh	r2, [r7, #6]
 80029c6:	4907      	ldr	r1, [pc, #28]	@ (80029e4 <io_holding_reg_write+0x78>)
 80029c8:	4613      	mov	r3, r2
 80029ca:	005b      	lsls	r3, r3, #1
 80029cc:	4413      	add	r3, r2
 80029ce:	009b      	lsls	r3, r3, #2
 80029d0:	440b      	add	r3, r1
 80029d2:	3308      	adds	r3, #8
 80029d4:	88ba      	ldrh	r2, [r7, #4]
 80029d6:	801a      	strh	r2, [r3, #0]
	}
}
 80029d8:	bf00      	nop
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd90      	pop	{r4, r7, pc}
 80029e0:	20000dd0 	.word	0x20000dd0
 80029e4:	20000c50 	.word	0x20000c50

080029e8 <dac_write_func>:


void dac_write_func(uint32_t channel, uint16_t value) {
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	460b      	mov	r3, r1
 80029f2:	807b      	strh	r3, [r7, #2]
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = &hdac1;
 80029f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002a28 <dac_write_func+0x40>)
 80029f6:	60fb      	str	r3, [r7, #12]

		// Scale modbus 16 bit value to 12 bit DAC range
		uint32_t scaledValue = (value * 4095U) / 65535U;
 80029f8:	887a      	ldrh	r2, [r7, #2]
 80029fa:	4613      	mov	r3, r2
 80029fc:	031b      	lsls	r3, r3, #12
 80029fe:	1a9b      	subs	r3, r3, r2
 8002a00:	4a0a      	ldr	r2, [pc, #40]	@ (8002a2c <dac_write_func+0x44>)
 8002a02:	fba2 2303 	umull	r2, r3, r2, r3
 8002a06:	0bdb      	lsrs	r3, r3, #15
 8002a08:	60bb      	str	r3, [r7, #8]

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, channel, DAC_ALIGN_12B_R, scaledValue);
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	6879      	ldr	r1, [r7, #4]
 8002a10:	68f8      	ldr	r0, [r7, #12]
 8002a12:	f005 fa3d 	bl	8007e90 <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		HAL_DAC_Start(hdac, channel);
 8002a16:	6879      	ldr	r1, [r7, #4]
 8002a18:	68f8      	ldr	r0, [r7, #12]
 8002a1a:	f005 f9cd 	bl	8007db8 <HAL_DAC_Start>
#endif
}
 8002a1e:	bf00      	nop
 8002a20:	3710      	adds	r7, #16
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	200010cc 	.word	0x200010cc
 8002a2c:	80008001 	.word	0x80008001

08002a30 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*), void* context) {
 8002a30:	b480      	push	{r7}
 8002a32:	b083      	sub	sp, #12
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
 8002a38:	6039      	str	r1, [r7, #0]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	4a13      	ldr	r2, [pc, #76]	@ (8002a8c <io_input_reg_add_channel+0x5c>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d109      	bne.n	8002a56 <io_input_reg_add_channel+0x26>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_INPUT_REG_PHYSICAL) {
 8002a42:	4b13      	ldr	r3, [pc, #76]	@ (8002a90 <io_input_reg_add_channel+0x60>)
 8002a44:	881b      	ldrh	r3, [r3, #0]
 8002a46:	2b03      	cmp	r3, #3
 8002a48:	d81a      	bhi.n	8002a80 <io_input_reg_add_channel+0x50>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 8002a4a:	4b11      	ldr	r3, [pc, #68]	@ (8002a90 <io_input_reg_add_channel+0x60>)
 8002a4c:	881b      	ldrh	r3, [r3, #0]
 8002a4e:	3301      	adds	r3, #1
 8002a50:	b29a      	uxth	r2, r3
 8002a52:	4b0f      	ldr	r3, [pc, #60]	@ (8002a90 <io_input_reg_add_channel+0x60>)
 8002a54:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 8002a56:	4b0f      	ldr	r3, [pc, #60]	@ (8002a94 <io_input_reg_add_channel+0x64>)
 8002a58:	881b      	ldrh	r3, [r3, #0]
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	4a0e      	ldr	r2, [pc, #56]	@ (8002a98 <io_input_reg_add_channel+0x68>)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 8002a64:	4b0b      	ldr	r3, [pc, #44]	@ (8002a94 <io_input_reg_add_channel+0x64>)
 8002a66:	881b      	ldrh	r3, [r3, #0]
 8002a68:	4a0b      	ldr	r2, [pc, #44]	@ (8002a98 <io_input_reg_add_channel+0x68>)
 8002a6a:	00db      	lsls	r3, r3, #3
 8002a6c:	4413      	add	r3, r2
 8002a6e:	683a      	ldr	r2, [r7, #0]
 8002a70:	605a      	str	r2, [r3, #4]
	io_input_reg_channel_count++; // increase overall channel count
 8002a72:	4b08      	ldr	r3, [pc, #32]	@ (8002a94 <io_input_reg_add_channel+0x64>)
 8002a74:	881b      	ldrh	r3, [r3, #0]
 8002a76:	3301      	adds	r3, #1
 8002a78:	b29a      	uxth	r2, r3
 8002a7a:	4b06      	ldr	r3, [pc, #24]	@ (8002a94 <io_input_reg_add_channel+0x64>)
 8002a7c:	801a      	strh	r2, [r3, #0]
 8002a7e:	e000      	b.n	8002a82 <io_input_reg_add_channel+0x52>
			return;
 8002a80:	bf00      	nop
}
 8002a82:	370c      	adds	r7, #12
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr
 8002a8c:	08002add 	.word	0x08002add
 8002a90:	20000ed6 	.word	0x20000ed6
 8002a94:	20000ed4 	.word	0x20000ed4
 8002a98:	20000dd4 	.word	0x20000dd4

08002a9c <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 8002aa6:	4b0b      	ldr	r3, [pc, #44]	@ (8002ad4 <io_input_reg_read+0x38>)
 8002aa8:	881b      	ldrh	r3, [r3, #0]
 8002aaa:	88fa      	ldrh	r2, [r7, #6]
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d20c      	bcs.n	8002aca <io_input_reg_read+0x2e>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context);
 8002ab0:	88fb      	ldrh	r3, [r7, #6]
 8002ab2:	4a09      	ldr	r2, [pc, #36]	@ (8002ad8 <io_input_reg_read+0x3c>)
 8002ab4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002ab8:	88fb      	ldrh	r3, [r7, #6]
 8002aba:	4907      	ldr	r1, [pc, #28]	@ (8002ad8 <io_input_reg_read+0x3c>)
 8002abc:	00db      	lsls	r3, r3, #3
 8002abe:	440b      	add	r3, r1
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	4790      	blx	r2
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	e000      	b.n	8002acc <io_input_reg_read+0x30>
	}
	return 0;
 8002aca:	2300      	movs	r3, #0
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3708      	adds	r7, #8
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	20000ed4 	.word	0x20000ed4
 8002ad8:	20000dd4 	.word	0x20000dd4

08002adc <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel) {
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b08c      	sub	sp, #48	@ 0x30
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 8002ae4:	4b1d      	ldr	r3, [pc, #116]	@ (8002b5c <adc_read_func+0x80>)
 8002ae6:	62fb      	str	r3, [r7, #44]	@ 0x2c

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 8002ae8:	481c      	ldr	r0, [pc, #112]	@ (8002b5c <adc_read_func+0x80>)
 8002aea:	f004 f8bd 	bl	8006c68 <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 8002aee:	f107 030c 	add.w	r3, r7, #12
 8002af2:	2220      	movs	r2, #32
 8002af4:	2100      	movs	r1, #0
 8002af6:	4618      	mov	r0, r3
 8002af8:	f010 f8f3 	bl	8012ce2 <memset>
		sConfig.Channel = channel;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 8002b00:	2306      	movs	r3, #6
 8002b02:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 8002b04:	2304      	movs	r3, #4
 8002b06:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 8002b08:	237f      	movs	r3, #127	@ 0x7f
 8002b0a:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 8002b0c:	f107 030c 	add.w	r3, r7, #12
 8002b10:	4619      	mov	r1, r3
 8002b12:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002b14:	f004 f9c2 	bl	8006e9c <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 8002b18:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002b1a:	f003 ffe9 	bl	8006af0 <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 8002b1e:	2164      	movs	r1, #100	@ 0x64
 8002b20:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002b22:	f004 f8d5 	bl	8006cd0 <HAL_ADC_PollForConversion>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d10f      	bne.n	8002b4c <adc_read_func+0x70>
			//HAL_ADC_Stop(hadc);
			// Return the ADC value
			return (HAL_ADC_GetValue(hadc) * 65535) / 4095; // scale 12 bit value to 16 bit value as expected by modbus specifications
 8002b2c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002b2e:	f004 f9a7 	bl	8006e80 <HAL_ADC_GetValue>
 8002b32:	4602      	mov	r2, r0
 8002b34:	4613      	mov	r3, r2
 8002b36:	041b      	lsls	r3, r3, #16
 8002b38:	1a9a      	subs	r2, r3, r2
 8002b3a:	4b09      	ldr	r3, [pc, #36]	@ (8002b60 <adc_read_func+0x84>)
 8002b3c:	fba3 1302 	umull	r1, r3, r3, r2
 8002b40:	1ad2      	subs	r2, r2, r3
 8002b42:	0852      	lsrs	r2, r2, #1
 8002b44:	4413      	add	r3, r2
 8002b46:	0adb      	lsrs	r3, r3, #11
 8002b48:	b29b      	uxth	r3, r3
 8002b4a:	e003      	b.n	8002b54 <adc_read_func+0x78>
		}
		HAL_ADC_Stop(hadc);
 8002b4c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002b4e:	f004 f88b 	bl	8006c68 <HAL_ADC_Stop>
#endif
	return 0;
 8002b52:	2300      	movs	r3, #0
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3730      	adds	r7, #48	@ 0x30
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	20001060 	.word	0x20001060
 8002b60:	00100101 	.word	0x00100101

08002b64 <io_virtual_add>:

Virtual_Holding_Reg_Channel virtual_holding_reg_channels[MAX_VIRTUAL_HOLDING_REG];
uint16_t virtual_holding_reg_channel_count = 0;


bool io_virtual_add(VirtualRegisterType type) {
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 8002b6e:	79fb      	ldrb	r3, [r7, #7]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d002      	beq.n	8002b7a <io_virtual_add+0x16>
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d013      	beq.n	8002ba0 <io_virtual_add+0x3c>
 8002b78:	e026      	b.n	8002bc8 <io_virtual_add+0x64>
		case VIR_COIL: {
			if (virtual_coil_channel_count == MAX_VIRTUAL_COILS) {
 8002b7a:	4b1c      	ldr	r3, [pc, #112]	@ (8002bec <io_virtual_add+0x88>)
 8002b7c:	881b      	ldrh	r3, [r3, #0]
 8002b7e:	2b80      	cmp	r3, #128	@ 0x80
 8002b80:	d101      	bne.n	8002b86 <io_virtual_add+0x22>
				return false;
 8002b82:	2300      	movs	r3, #0
 8002b84:	e02d      	b.n	8002be2 <io_virtual_add+0x7e>
			}
			virtual_coil_channels[virtual_coil_channel_count].storedValue = 0;
 8002b86:	4b19      	ldr	r3, [pc, #100]	@ (8002bec <io_virtual_add+0x88>)
 8002b88:	881b      	ldrh	r3, [r3, #0]
 8002b8a:	461a      	mov	r2, r3
 8002b8c:	4b18      	ldr	r3, [pc, #96]	@ (8002bf0 <io_virtual_add+0x8c>)
 8002b8e:	2100      	movs	r1, #0
 8002b90:	5499      	strb	r1, [r3, r2]
			virtual_coil_channel_count++;
 8002b92:	4b16      	ldr	r3, [pc, #88]	@ (8002bec <io_virtual_add+0x88>)
 8002b94:	881b      	ldrh	r3, [r3, #0]
 8002b96:	3301      	adds	r3, #1
 8002b98:	b29a      	uxth	r2, r3
 8002b9a:	4b14      	ldr	r3, [pc, #80]	@ (8002bec <io_virtual_add+0x88>)
 8002b9c:	801a      	strh	r2, [r3, #0]
			break;
 8002b9e:	e015      	b.n	8002bcc <io_virtual_add+0x68>
		}
		case VIR_HOLDING: {
			if (virtual_holding_reg_channel_count == MAX_VIRTUAL_HOLDING_REG) {
 8002ba0:	4b14      	ldr	r3, [pc, #80]	@ (8002bf4 <io_virtual_add+0x90>)
 8002ba2:	881b      	ldrh	r3, [r3, #0]
 8002ba4:	2b80      	cmp	r3, #128	@ 0x80
 8002ba6:	d101      	bne.n	8002bac <io_virtual_add+0x48>
				return false;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	e01a      	b.n	8002be2 <io_virtual_add+0x7e>
			}
			virtual_holding_reg_channels[virtual_holding_reg_channel_count].storedValue = 0;
 8002bac:	4b11      	ldr	r3, [pc, #68]	@ (8002bf4 <io_virtual_add+0x90>)
 8002bae:	881b      	ldrh	r3, [r3, #0]
 8002bb0:	461a      	mov	r2, r3
 8002bb2:	4b11      	ldr	r3, [pc, #68]	@ (8002bf8 <io_virtual_add+0x94>)
 8002bb4:	2100      	movs	r1, #0
 8002bb6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			virtual_holding_reg_channel_count++;
 8002bba:	4b0e      	ldr	r3, [pc, #56]	@ (8002bf4 <io_virtual_add+0x90>)
 8002bbc:	881b      	ldrh	r3, [r3, #0]
 8002bbe:	3301      	adds	r3, #1
 8002bc0:	b29a      	uxth	r2, r3
 8002bc2:	4b0c      	ldr	r3, [pc, #48]	@ (8002bf4 <io_virtual_add+0x90>)
 8002bc4:	801a      	strh	r2, [r3, #0]
			break;
 8002bc6:	e001      	b.n	8002bcc <io_virtual_add+0x68>
		}
		default: {
			return false;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	e00a      	b.n	8002be2 <io_virtual_add+0x7e>
		}
	}

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	if (!automation_save_rules()) {
 8002bcc:	f7fe fbea 	bl	80013a4 <automation_save_rules>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	f083 0301 	eor.w	r3, r3, #1
 8002bd6:	b2db      	uxtb	r3, r3
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d001      	beq.n	8002be0 <io_virtual_add+0x7c>
		return false;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	e000      	b.n	8002be2 <io_virtual_add+0x7e>
	}

	return true;
 8002be0:	2301      	movs	r3, #1
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3708      	adds	r7, #8
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	20000f58 	.word	0x20000f58
 8002bf0:	20000ed8 	.word	0x20000ed8
 8002bf4:	2000105c 	.word	0x2000105c
 8002bf8:	20000f5c 	.word	0x20000f5c

08002bfc <io_virtual_get_count>:


bool io_virtual_get_count(VirtualRegisterType type, uint16_t* count) {
 8002bfc:	b480      	push	{r7}
 8002bfe:	b083      	sub	sp, #12
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	4603      	mov	r3, r0
 8002c04:	6039      	str	r1, [r7, #0]
 8002c06:	71fb      	strb	r3, [r7, #7]
	if (!count) return false;
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d101      	bne.n	8002c12 <io_virtual_get_count+0x16>
 8002c0e:	2300      	movs	r3, #0
 8002c10:	e012      	b.n	8002c38 <io_virtual_get_count+0x3c>

	switch (type) {
 8002c12:	79fb      	ldrb	r3, [r7, #7]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d002      	beq.n	8002c1e <io_virtual_get_count+0x22>
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d006      	beq.n	8002c2a <io_virtual_get_count+0x2e>
 8002c1c:	e00b      	b.n	8002c36 <io_virtual_get_count+0x3a>
		case VIR_COIL: {
			*count = virtual_coil_channel_count;
 8002c1e:	4b09      	ldr	r3, [pc, #36]	@ (8002c44 <io_virtual_get_count+0x48>)
 8002c20:	881a      	ldrh	r2, [r3, #0]
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	801a      	strh	r2, [r3, #0]
			return true;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e006      	b.n	8002c38 <io_virtual_get_count+0x3c>
		}
		case VIR_HOLDING: {
			*count = virtual_holding_reg_channel_count;
 8002c2a:	4b07      	ldr	r3, [pc, #28]	@ (8002c48 <io_virtual_get_count+0x4c>)
 8002c2c:	881a      	ldrh	r2, [r3, #0]
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	801a      	strh	r2, [r3, #0]
			return true;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e000      	b.n	8002c38 <io_virtual_get_count+0x3c>
		}
		default: {
			return false;
 8002c36:	2300      	movs	r3, #0
		}
	}
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	370c      	adds	r7, #12
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr
 8002c44:	20000f58 	.word	0x20000f58
 8002c48:	2000105c 	.word	0x2000105c

08002c4c <io_virtual_read>:

bool io_virtual_read(VirtualRegisterType type, uint16_t index, uint16_t* value) {
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	4603      	mov	r3, r0
 8002c54:	603a      	str	r2, [r7, #0]
 8002c56:	71fb      	strb	r3, [r7, #7]
 8002c58:	460b      	mov	r3, r1
 8002c5a:	80bb      	strh	r3, [r7, #4]
	if (!value) return false;
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d101      	bne.n	8002c66 <io_virtual_read+0x1a>
 8002c62:	2300      	movs	r3, #0
 8002c64:	e024      	b.n	8002cb0 <io_virtual_read+0x64>

	switch (type) {
 8002c66:	79fb      	ldrb	r3, [r7, #7]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d002      	beq.n	8002c72 <io_virtual_read+0x26>
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d00f      	beq.n	8002c90 <io_virtual_read+0x44>
 8002c70:	e01d      	b.n	8002cae <io_virtual_read+0x62>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8002c72:	4b12      	ldr	r3, [pc, #72]	@ (8002cbc <io_virtual_read+0x70>)
 8002c74:	881b      	ldrh	r3, [r3, #0]
 8002c76:	88ba      	ldrh	r2, [r7, #4]
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d301      	bcc.n	8002c80 <io_virtual_read+0x34>
				return false;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	e017      	b.n	8002cb0 <io_virtual_read+0x64>
			}

			*value = (uint16_t)(virtual_coil_channels[index].storedValue);
 8002c80:	88bb      	ldrh	r3, [r7, #4]
 8002c82:	4a0f      	ldr	r2, [pc, #60]	@ (8002cc0 <io_virtual_read+0x74>)
 8002c84:	5cd3      	ldrb	r3, [r2, r3]
 8002c86:	461a      	mov	r2, r3
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	801a      	strh	r2, [r3, #0]
			return true;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e00f      	b.n	8002cb0 <io_virtual_read+0x64>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8002c90:	4b0c      	ldr	r3, [pc, #48]	@ (8002cc4 <io_virtual_read+0x78>)
 8002c92:	881b      	ldrh	r3, [r3, #0]
 8002c94:	88ba      	ldrh	r2, [r7, #4]
 8002c96:	429a      	cmp	r2, r3
 8002c98:	d301      	bcc.n	8002c9e <io_virtual_read+0x52>
				return false;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	e008      	b.n	8002cb0 <io_virtual_read+0x64>
			}
			*value = virtual_holding_reg_channels[index].storedValue;
 8002c9e:	88bb      	ldrh	r3, [r7, #4]
 8002ca0:	4a09      	ldr	r2, [pc, #36]	@ (8002cc8 <io_virtual_read+0x7c>)
 8002ca2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	801a      	strh	r2, [r3, #0]
			return true;
 8002caa:	2301      	movs	r3, #1
 8002cac:	e000      	b.n	8002cb0 <io_virtual_read+0x64>
		}
		default: {
			return false;
 8002cae:	2300      	movs	r3, #0
		}
	}
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	370c      	adds	r7, #12
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr
 8002cbc:	20000f58 	.word	0x20000f58
 8002cc0:	20000ed8 	.word	0x20000ed8
 8002cc4:	2000105c 	.word	0x2000105c
 8002cc8:	20000f5c 	.word	0x20000f5c

08002ccc <io_virtual_write>:

bool io_virtual_write(VirtualRegisterType type, uint16_t index, uint16_t value) {
 8002ccc:	b480      	push	{r7}
 8002cce:	b083      	sub	sp, #12
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	71fb      	strb	r3, [r7, #7]
 8002cd6:	460b      	mov	r3, r1
 8002cd8:	80bb      	strh	r3, [r7, #4]
 8002cda:	4613      	mov	r3, r2
 8002cdc:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8002cde:	79fb      	ldrb	r3, [r7, #7]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d002      	beq.n	8002cea <io_virtual_write+0x1e>
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d013      	beq.n	8002d10 <io_virtual_write+0x44>
 8002ce8:	e020      	b.n	8002d2c <io_virtual_write+0x60>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8002cea:	4b14      	ldr	r3, [pc, #80]	@ (8002d3c <io_virtual_write+0x70>)
 8002cec:	881b      	ldrh	r3, [r3, #0]
 8002cee:	88ba      	ldrh	r2, [r7, #4]
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d301      	bcc.n	8002cf8 <io_virtual_write+0x2c>
				return false;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	e01a      	b.n	8002d2e <io_virtual_write+0x62>
			}

			virtual_coil_channels[index].storedValue = (value != 0) ? 1 : 0;
 8002cf8:	887b      	ldrh	r3, [r7, #2]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	bf14      	ite	ne
 8002cfe:	2301      	movne	r3, #1
 8002d00:	2300      	moveq	r3, #0
 8002d02:	b2da      	uxtb	r2, r3
 8002d04:	88bb      	ldrh	r3, [r7, #4]
 8002d06:	4611      	mov	r1, r2
 8002d08:	4a0d      	ldr	r2, [pc, #52]	@ (8002d40 <io_virtual_write+0x74>)
 8002d0a:	54d1      	strb	r1, [r2, r3]
			return true;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e00e      	b.n	8002d2e <io_virtual_write+0x62>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8002d10:	4b0c      	ldr	r3, [pc, #48]	@ (8002d44 <io_virtual_write+0x78>)
 8002d12:	881b      	ldrh	r3, [r3, #0]
 8002d14:	88ba      	ldrh	r2, [r7, #4]
 8002d16:	429a      	cmp	r2, r3
 8002d18:	d301      	bcc.n	8002d1e <io_virtual_write+0x52>
				return false;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	e007      	b.n	8002d2e <io_virtual_write+0x62>
			}

			virtual_holding_reg_channels[index].storedValue = value;
 8002d1e:	88bb      	ldrh	r3, [r7, #4]
 8002d20:	4909      	ldr	r1, [pc, #36]	@ (8002d48 <io_virtual_write+0x7c>)
 8002d22:	887a      	ldrh	r2, [r7, #2]
 8002d24:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			return true;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e000      	b.n	8002d2e <io_virtual_write+0x62>
		}
		default: {
			return false;
 8002d2c:	2300      	movs	r3, #0
		}
	}
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	370c      	adds	r7, #12
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr
 8002d3a:	bf00      	nop
 8002d3c:	20000f58 	.word	0x20000f58
 8002d40:	20000ed8 	.word	0x20000ed8
 8002d44:	2000105c 	.word	0x2000105c
 8002d48:	20000f5c 	.word	0x20000f5c

08002d4c <io_virtual_save>:

bool io_virtual_save(uint16_t baseAddress) {
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b0e6      	sub	sp, #408	@ 0x198
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	4602      	mov	r2, r0
 8002d54:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002d58:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8002d5c:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
    ];

	uint16_t offset = 0;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Build buffer

	// Virtual coil count
	memcpy(&buffer[offset], &virtual_coil_channel_count, sizeof(virtual_coil_channel_count));
 8002d64:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002d68:	f107 0210 	add.w	r2, r7, #16
 8002d6c:	4413      	add	r3, r2
 8002d6e:	4a42      	ldr	r2, [pc, #264]	@ (8002e78 <io_virtual_save+0x12c>)
 8002d70:	8812      	ldrh	r2, [r2, #0]
 8002d72:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_coil_channel_count);
 8002d74:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002d78:	3302      	adds	r3, #2
 8002d7a:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual coil data
	memcpy(&buffer[offset], virtual_coil_channels, virtual_coil_channel_count * sizeof(Virtual_Coil_Channel));
 8002d7e:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002d82:	f107 0210 	add.w	r2, r7, #16
 8002d86:	4413      	add	r3, r2
 8002d88:	4a3b      	ldr	r2, [pc, #236]	@ (8002e78 <io_virtual_save+0x12c>)
 8002d8a:	8812      	ldrh	r2, [r2, #0]
 8002d8c:	493b      	ldr	r1, [pc, #236]	@ (8002e7c <io_virtual_save+0x130>)
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f010 f827 	bl	8012de2 <memcpy>
	offset += virtual_coil_channel_count * sizeof(Virtual_Coil_Channel);
 8002d94:	4b38      	ldr	r3, [pc, #224]	@ (8002e78 <io_virtual_save+0x12c>)
 8002d96:	881a      	ldrh	r2, [r3, #0]
 8002d98:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002d9c:	4413      	add	r3, r2
 8002d9e:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register count
	memcpy(&buffer[offset], &virtual_holding_reg_channel_count, sizeof(virtual_holding_reg_channel_count));
 8002da2:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002da6:	f107 0210 	add.w	r2, r7, #16
 8002daa:	4413      	add	r3, r2
 8002dac:	4a34      	ldr	r2, [pc, #208]	@ (8002e80 <io_virtual_save+0x134>)
 8002dae:	8812      	ldrh	r2, [r2, #0]
 8002db0:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_holding_reg_channel_count);
 8002db2:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002db6:	3302      	adds	r3, #2
 8002db8:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register data
	memcpy(&buffer[offset], virtual_holding_reg_channels, virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel));
 8002dbc:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002dc0:	f107 0210 	add.w	r2, r7, #16
 8002dc4:	4413      	add	r3, r2
 8002dc6:	4a2e      	ldr	r2, [pc, #184]	@ (8002e80 <io_virtual_save+0x134>)
 8002dc8:	8812      	ldrh	r2, [r2, #0]
 8002dca:	0052      	lsls	r2, r2, #1
 8002dcc:	492d      	ldr	r1, [pc, #180]	@ (8002e84 <io_virtual_save+0x138>)
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f010 f807 	bl	8012de2 <memcpy>
	offset += virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel);
 8002dd4:	4b2a      	ldr	r3, [pc, #168]	@ (8002e80 <io_virtual_save+0x134>)
 8002dd6:	881b      	ldrh	r3, [r3, #0]
 8002dd8:	005b      	lsls	r3, r3, #1
 8002dda:	b29a      	uxth	r2, r3
 8002ddc:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002de0:	4413      	add	r3, r2
 8002de2:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196


	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8002de6:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8002dea:	f107 0110 	add.w	r1, r7, #16
 8002dee:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002df2:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8002df6:	881b      	ldrh	r3, [r3, #0]
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f7ff f882 	bl	8001f02 <EEPROM_WriteBlock>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	f083 0301 	eor.w	r3, r3, #1
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d001      	beq.n	8002e0e <io_virtual_save+0xc2>
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	e02f      	b.n	8002e6e <io_virtual_save+0x122>
	baseAddress += offset;
 8002e0e:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002e12:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8002e16:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 8002e1a:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 8002e1e:	8811      	ldrh	r1, [r2, #0]
 8002e20:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8002e24:	440a      	add	r2, r1
 8002e26:	801a      	strh	r2, [r3, #0]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8002e28:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8002e2c:	f107 0310 	add.w	r3, r7, #16
 8002e30:	4611      	mov	r1, r2
 8002e32:	4618      	mov	r0, r3
 8002e34:	f001 ff0e 	bl	8004c54 <modbus_crc16>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002e40:	f5a3 73c5 	sub.w	r3, r3, #394	@ 0x18a
 8002e44:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8002e46:	f107 010e 	add.w	r1, r7, #14
 8002e4a:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002e4e:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8002e52:	881b      	ldrh	r3, [r3, #0]
 8002e54:	2202      	movs	r2, #2
 8002e56:	4618      	mov	r0, r3
 8002e58:	f7ff f853 	bl	8001f02 <EEPROM_WriteBlock>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	f083 0301 	eor.w	r3, r3, #1
 8002e62:	b2db      	uxtb	r3, r3
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d001      	beq.n	8002e6c <io_virtual_save+0x120>
 8002e68:	2300      	movs	r3, #0
 8002e6a:	e000      	b.n	8002e6e <io_virtual_save+0x122>

	return true;
 8002e6c:	2301      	movs	r3, #1
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f507 77cc 	add.w	r7, r7, #408	@ 0x198
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}
 8002e78:	20000f58 	.word	0x20000f58
 8002e7c:	20000ed8 	.word	0x20000ed8
 8002e80:	2000105c 	.word	0x2000105c
 8002e84:	20000f5c 	.word	0x20000f5c

08002e88 <io_virtual_load>:

bool io_virtual_load(uint16_t baseAddress) {
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	f5ad 7d48 	sub.w	sp, sp, #800	@ 0x320
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	4602      	mov	r2, r0
 8002e92:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002e96:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8002e9a:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
	];

	uint16_t offset = 0;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t dataLen = sizeof(virtual_coil_channel_count) +
 8002ea2:	f44f 73c2 	mov.w	r3, #388	@ 0x184
 8002ea6:	f8a7 331c 	strh.w	r3, [r7, #796]	@ 0x31c
						MAX_VIRTUAL_COILS * sizeof(Virtual_Coil_Channel) +
						sizeof(virtual_holding_reg_channel_count) +
						MAX_VIRTUAL_HOLDING_REG * sizeof(Virtual_Holding_Reg_Channel);

	// Read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) return false;
 8002eaa:	f8b7 231c 	ldrh.w	r2, [r7, #796]	@ 0x31c
 8002eae:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8002eb2:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002eb6:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8002eba:	881b      	ldrh	r3, [r3, #0]
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f7ff f838 	bl	8001f32 <EEPROM_LoadBlock>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	f083 0301 	eor.w	r3, r3, #1
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d001      	beq.n	8002ed2 <io_virtual_load+0x4a>
 8002ece:	2300      	movs	r3, #0
 8002ed0:	e0bd      	b.n	800304e <io_virtual_load+0x1c6>

	// Read counts first then data
	uint16_t temp_coil_count;
	memcpy(&temp_coil_count, &buffer[offset], sizeof(temp_coil_count));
 8002ed2:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002ed6:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8002eda:	4413      	add	r3, r2
 8002edc:	881b      	ldrh	r3, [r3, #0]
 8002ede:	b29a      	uxth	r2, r3
 8002ee0:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002ee4:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8002ee8:	801a      	strh	r2, [r3, #0]
	if (temp_coil_count > MAX_VIRTUAL_COILS) return false;
 8002eea:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002eee:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8002ef2:	881b      	ldrh	r3, [r3, #0]
 8002ef4:	2b80      	cmp	r3, #128	@ 0x80
 8002ef6:	d901      	bls.n	8002efc <io_virtual_load+0x74>
 8002ef8:	2300      	movs	r3, #0
 8002efa:	e0a8      	b.n	800304e <io_virtual_load+0x1c6>
	offset += sizeof(temp_coil_count);
 8002efc:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002f00:	3302      	adds	r3, #2
 8002f02:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Coil_Channel temp_coils[MAX_VIRTUAL_COILS];
	memcpy(temp_coils, &buffer[offset], temp_coil_count * sizeof(Virtual_Coil_Channel));
 8002f06:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002f0a:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8002f0e:	18d1      	adds	r1, r2, r3
 8002f10:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002f14:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8002f18:	881b      	ldrh	r3, [r3, #0]
 8002f1a:	461a      	mov	r2, r3
 8002f1c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002f20:	4618      	mov	r0, r3
 8002f22:	f00f ff5e 	bl	8012de2 <memcpy>
	offset += temp_coil_count * sizeof(Virtual_Coil_Channel);
 8002f26:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002f2a:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8002f2e:	881a      	ldrh	r2, [r3, #0]
 8002f30:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002f34:	4413      	add	r3, r2
 8002f36:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t temp_holding_count;
	memcpy(&temp_holding_count, &buffer[offset], sizeof(temp_holding_count));
 8002f3a:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002f3e:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8002f42:	4413      	add	r3, r2
 8002f44:	881b      	ldrh	r3, [r3, #0]
 8002f46:	b29a      	uxth	r2, r3
 8002f48:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002f4c:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002f50:	801a      	strh	r2, [r3, #0]
	if (temp_holding_count > MAX_VIRTUAL_HOLDING_REG) return false;
 8002f52:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002f56:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002f5a:	881b      	ldrh	r3, [r3, #0]
 8002f5c:	2b80      	cmp	r3, #128	@ 0x80
 8002f5e:	d901      	bls.n	8002f64 <io_virtual_load+0xdc>
 8002f60:	2300      	movs	r3, #0
 8002f62:	e074      	b.n	800304e <io_virtual_load+0x1c6>
	offset += sizeof(temp_holding_count);
 8002f64:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002f68:	3302      	adds	r3, #2
 8002f6a:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Holding_Reg_Channel temp_holding[MAX_VIRTUAL_HOLDING_REG];
	memcpy(temp_holding, &buffer[offset], temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8002f6e:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002f72:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8002f76:	18d1      	adds	r1, r2, r3
 8002f78:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002f7c:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002f80:	881b      	ldrh	r3, [r3, #0]
 8002f82:	005a      	lsls	r2, r3, #1
 8002f84:	f107 030c 	add.w	r3, r7, #12
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f00f ff2a 	bl	8012de2 <memcpy>
	offset += temp_holding_count * sizeof(Virtual_Holding_Reg_Channel);
 8002f8e:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002f92:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002f96:	881b      	ldrh	r3, [r3, #0]
 8002f98:	005b      	lsls	r3, r3, #1
 8002f9a:	b29a      	uxth	r2, r3
 8002f9c:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002fa0:	4413      	add	r3, r2
 8002fa2:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) return false;
 8002fa6:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002faa:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8002fae:	881a      	ldrh	r2, [r3, #0]
 8002fb0:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002fb4:	4413      	add	r3, r2
 8002fb6:	b29b      	uxth	r3, r3
 8002fb8:	f107 010a 	add.w	r1, r7, #10
 8002fbc:	2202      	movs	r2, #2
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f7fe ffb7 	bl	8001f32 <EEPROM_LoadBlock>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	f083 0301 	eor.w	r3, r3, #1
 8002fca:	b2db      	uxtb	r3, r3
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d001      	beq.n	8002fd4 <io_virtual_load+0x14c>
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	e03c      	b.n	800304e <io_virtual_load+0x1c6>

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8002fd4:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 8002fd8:	f507 73ca 	add.w	r3, r7, #404	@ 0x194
 8002fdc:	4611      	mov	r1, r2
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f001 fe38 	bl	8004c54 <modbus_crc16>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	f8a7 331a 	strh.w	r3, [r7, #794]	@ 0x31a
	if (computed_crc != stored_crc) return false;
 8002fea:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002fee:	f2a3 3316 	subw	r3, r3, #790	@ 0x316
 8002ff2:	881b      	ldrh	r3, [r3, #0]
 8002ff4:	f8b7 231a 	ldrh.w	r2, [r7, #794]	@ 0x31a
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d001      	beq.n	8003000 <io_virtual_load+0x178>
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	e026      	b.n	800304e <io_virtual_load+0x1c6>

	// All checks passed  commit to globals
	virtual_coil_channel_count = temp_coil_count;
 8003000:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003004:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003008:	881a      	ldrh	r2, [r3, #0]
 800300a:	4b13      	ldr	r3, [pc, #76]	@ (8003058 <io_virtual_load+0x1d0>)
 800300c:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_coil_channels, temp_coils, temp_coil_count * sizeof(Virtual_Coil_Channel));
 800300e:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003012:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003016:	881b      	ldrh	r3, [r3, #0]
 8003018:	461a      	mov	r2, r3
 800301a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800301e:	4619      	mov	r1, r3
 8003020:	480e      	ldr	r0, [pc, #56]	@ (800305c <io_virtual_load+0x1d4>)
 8003022:	f00f fede 	bl	8012de2 <memcpy>

	virtual_holding_reg_channel_count = temp_holding_count;
 8003026:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800302a:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 800302e:	881a      	ldrh	r2, [r3, #0]
 8003030:	4b0b      	ldr	r3, [pc, #44]	@ (8003060 <io_virtual_load+0x1d8>)
 8003032:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_holding_reg_channels, temp_holding, temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8003034:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003038:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 800303c:	881b      	ldrh	r3, [r3, #0]
 800303e:	005a      	lsls	r2, r3, #1
 8003040:	f107 030c 	add.w	r3, r7, #12
 8003044:	4619      	mov	r1, r3
 8003046:	4807      	ldr	r0, [pc, #28]	@ (8003064 <io_virtual_load+0x1dc>)
 8003048:	f00f fecb 	bl	8012de2 <memcpy>

	return true;
 800304c:	2301      	movs	r3, #1
}
 800304e:	4618      	mov	r0, r3
 8003050:	f507 7748 	add.w	r7, r7, #800	@ 0x320
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}
 8003058:	20000f58 	.word	0x20000f58
 800305c:	20000ed8 	.word	0x20000ed8
 8003060:	2000105c 	.word	0x2000105c
 8003064:	20000f5c 	.word	0x20000f5c

08003068 <io_virtual_clear>:

// WARNING. Deletes all virtual registers in memory and on EEPROM
bool io_virtual_clear(void) {
 8003068:	b580      	push	{r7, lr}
 800306a:	af00      	add	r7, sp, #0
	virtual_coil_channel_count = 0;
 800306c:	4b0e      	ldr	r3, [pc, #56]	@ (80030a8 <io_virtual_clear+0x40>)
 800306e:	2200      	movs	r2, #0
 8003070:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 8003072:	4b0e      	ldr	r3, [pc, #56]	@ (80030ac <io_virtual_clear+0x44>)
 8003074:	2200      	movs	r2, #0
 8003076:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 8003078:	2280      	movs	r2, #128	@ 0x80
 800307a:	2100      	movs	r1, #0
 800307c:	480c      	ldr	r0, [pc, #48]	@ (80030b0 <io_virtual_clear+0x48>)
 800307e:	f00f fe30 	bl	8012ce2 <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 8003082:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003086:	2100      	movs	r1, #0
 8003088:	480a      	ldr	r0, [pc, #40]	@ (80030b4 <io_virtual_clear+0x4c>)
 800308a:	f00f fe2a 	bl	8012ce2 <memset>

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	if (!automation_save_rules()) {
 800308e:	f7fe f989 	bl	80013a4 <automation_save_rules>
 8003092:	4603      	mov	r3, r0
 8003094:	f083 0301 	eor.w	r3, r3, #1
 8003098:	b2db      	uxtb	r3, r3
 800309a:	2b00      	cmp	r3, #0
 800309c:	d001      	beq.n	80030a2 <io_virtual_clear+0x3a>
		return false;
 800309e:	2300      	movs	r3, #0
 80030a0:	e000      	b.n	80030a4 <io_virtual_clear+0x3c>
	}

	return true;
 80030a2:	2301      	movs	r3, #1
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	20000f58 	.word	0x20000f58
 80030ac:	2000105c 	.word	0x2000105c
 80030b0:	20000ed8 	.word	0x20000ed8
 80030b4:	20000f5c 	.word	0x20000f5c

080030b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b096      	sub	sp, #88	@ 0x58
 80030bc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80030be:	f003 f886 	bl	80061ce <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80030c2:	f000 f95f 	bl	8003384 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80030c6:	f000 fb63 	bl	8003790 <MX_GPIO_Init>
  MX_DMA_Init();
 80030ca:	f000 fb2f 	bl	800372c <MX_DMA_Init>
  MX_I2C1_Init();
 80030ce:	f000 fa61 	bl	8003594 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80030d2:	f000 fadd 	bl	8003690 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80030d6:	f000 f9a1 	bl	800341c <MX_ADC1_Init>
  MX_DAC1_Init();
 80030da:	f000 fa17 	bl	800350c <MX_DAC1_Init>
  MX_USB_Device_Init();
 80030de:	f00e fb29 	bl	8011734 <MX_USB_Device_Init>
  MX_SPI1_Init();
 80030e2:	f000 fa97 	bl	8003614 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 80030e6:	f00c fe15 	bl	800fd14 <MX_FATFS_Init>
 80030ea:	4603      	mov	r3, r0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d001      	beq.n	80030f4 <main+0x3c>
    Error_Handler();
 80030f0:	f000 fc06 	bl	8003900 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 80030f4:	f7fe faec 	bl	80016d0 <display_Setup>
	display_Boot();
 80030f8:	f7fe faf0 	bl	80016dc <display_Boot>

	// Config
	#define DEBOUNCE_DELAY 50 // milliseconds

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 80030fc:	2001      	movs	r0, #1
 80030fe:	f000 ffd3 	bl	80040a8 <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1
 8003102:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003106:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800310a:	f002 fd4d 	bl	8005ba8 <RS485_Setup>

  	// Initialise Devices
  	I2C_Setup(&hi2c1);
 800310e:	4889      	ldr	r0, [pc, #548]	@ (8003334 <main+0x27c>)
 8003110:	f7fe ff22 	bl	8001f58 <I2C_Setup>
  	INA226_Init(&hi2c1);
 8003114:	4887      	ldr	r0, [pc, #540]	@ (8003334 <main+0x27c>)
 8003116:	f7fe ffed 	bl	80020f4 <INA226_Init>
  	automation_Init();
 800311a:	f7fe f851 	bl	80011c0 <automation_Init>

  	// Setup Coils [HARDWARE]
  	gpio_config coil_0 = {GPIOC, DOUT1_Pin};
 800311e:	4a86      	ldr	r2, [pc, #536]	@ (8003338 <main+0x280>)
 8003120:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8003124:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003128:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_1 = {GPIOB, DOUT2_Pin};
 800312c:	4a83      	ldr	r2, [pc, #524]	@ (800333c <main+0x284>)
 800312e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003132:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003136:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_2 = {GPIOB, DOUT3_Pin};
 800313a:	4a81      	ldr	r2, [pc, #516]	@ (8003340 <main+0x288>)
 800313c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003140:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003144:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_3 = {GPIOB, DOUT4_Pin};
 8003148:	4a7e      	ldr	r2, [pc, #504]	@ (8003344 <main+0x28c>)
 800314a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800314e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003152:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_coil_add_channel(hardware_coil_write_func, &coil_0);
 8003156:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800315a:	4619      	mov	r1, r3
 800315c:	487a      	ldr	r0, [pc, #488]	@ (8003348 <main+0x290>)
 800315e:	f7ff fa5f 	bl	8002620 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_1);
 8003162:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003166:	4619      	mov	r1, r3
 8003168:	4877      	ldr	r0, [pc, #476]	@ (8003348 <main+0x290>)
 800316a:	f7ff fa59 	bl	8002620 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_2);
 800316e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003172:	4619      	mov	r1, r3
 8003174:	4874      	ldr	r0, [pc, #464]	@ (8003348 <main+0x290>)
 8003176:	f7ff fa53 	bl	8002620 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_3);
 800317a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800317e:	4619      	mov	r1, r3
 8003180:	4871      	ldr	r0, [pc, #452]	@ (8003348 <main+0x290>)
 8003182:	f7ff fa4d 	bl	8002620 <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 8003186:	4a71      	ldr	r2, [pc, #452]	@ (800334c <main+0x294>)
 8003188:	f107 031c 	add.w	r3, r7, #28
 800318c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003190:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 8003194:	4a6e      	ldr	r2, [pc, #440]	@ (8003350 <main+0x298>)
 8003196:	f107 0314 	add.w	r3, r7, #20
 800319a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800319e:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 80031a2:	4a6c      	ldr	r2, [pc, #432]	@ (8003354 <main+0x29c>)
 80031a4:	f107 030c 	add.w	r3, r7, #12
 80031a8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80031ac:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 80031b0:	4a69      	ldr	r2, [pc, #420]	@ (8003358 <main+0x2a0>)
 80031b2:	1d3b      	adds	r3, r7, #4
 80031b4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80031b8:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 80031bc:	f107 031c 	add.w	r3, r7, #28
 80031c0:	4619      	mov	r1, r3
 80031c2:	4866      	ldr	r0, [pc, #408]	@ (800335c <main+0x2a4>)
 80031c4:	f7ff faf4 	bl	80027b0 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 80031c8:	f107 0314 	add.w	r3, r7, #20
 80031cc:	4619      	mov	r1, r3
 80031ce:	4863      	ldr	r0, [pc, #396]	@ (800335c <main+0x2a4>)
 80031d0:	f7ff faee 	bl	80027b0 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 80031d4:	f107 030c 	add.w	r3, r7, #12
 80031d8:	4619      	mov	r1, r3
 80031da:	4860      	ldr	r0, [pc, #384]	@ (800335c <main+0x2a4>)
 80031dc:	f7ff fae8 	bl	80027b0 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 80031e0:	1d3b      	adds	r3, r7, #4
 80031e2:	4619      	mov	r1, r3
 80031e4:	485d      	ldr	r0, [pc, #372]	@ (800335c <main+0x2a4>)
 80031e6:	f7ff fae3 	bl	80027b0 <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_1);
 80031ea:	2100      	movs	r1, #0
 80031ec:	485c      	ldr	r0, [pc, #368]	@ (8003360 <main+0x2a8>)
 80031ee:	f7ff fb49 	bl	8002884 <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_2);
 80031f2:	2110      	movs	r1, #16
 80031f4:	485a      	ldr	r0, [pc, #360]	@ (8003360 <main+0x2a8>)
 80031f6:	f7ff fb45 	bl	8002884 <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1);
 80031fa:	495a      	ldr	r1, [pc, #360]	@ (8003364 <main+0x2ac>)
 80031fc:	485a      	ldr	r0, [pc, #360]	@ (8003368 <main+0x2b0>)
 80031fe:	f7ff fc17 	bl	8002a30 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2);
 8003202:	495a      	ldr	r1, [pc, #360]	@ (800336c <main+0x2b4>)
 8003204:	4858      	ldr	r0, [pc, #352]	@ (8003368 <main+0x2b0>)
 8003206:	f7ff fc13 	bl	8002a30 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11);
 800320a:	4959      	ldr	r1, [pc, #356]	@ (8003370 <main+0x2b8>)
 800320c:	4856      	ldr	r0, [pc, #344]	@ (8003368 <main+0x2b0>)
 800320e:	f7ff fc0f 	bl	8002a30 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14);
 8003212:	4958      	ldr	r1, [pc, #352]	@ (8003374 <main+0x2bc>)
 8003214:	4854      	ldr	r0, [pc, #336]	@ (8003368 <main+0x2b0>)
 8003216:	f7ff fc0b 	bl	8002a30 <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1);
 800321a:	4946      	ldr	r1, [pc, #280]	@ (8003334 <main+0x27c>)
 800321c:	4856      	ldr	r0, [pc, #344]	@ (8003378 <main+0x2c0>)
 800321e:	f7ff fc07 	bl	8002a30 <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1);
 8003222:	4944      	ldr	r1, [pc, #272]	@ (8003334 <main+0x27c>)
 8003224:	4855      	ldr	r0, [pc, #340]	@ (800337c <main+0x2c4>)
 8003226:	f7ff fc03 	bl	8002a30 <io_input_reg_add_channel>
	//BMP280_Init();
	//io_input_reg_add_channel(BMP280_Read_Temp_Func, NULL);


  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 800322a:	2201      	movs	r2, #1
 800322c:	2140      	movs	r1, #64	@ 0x40
 800322e:	4854      	ldr	r0, [pc, #336]	@ (8003380 <main+0x2c8>)
 8003230:	f005 fce2 	bl	8008bf8 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8003234:	203c      	movs	r0, #60	@ 0x3c
 8003236:	f003 f83b 	bl	80062b0 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 800323a:	2200      	movs	r2, #0
 800323c:	2140      	movs	r1, #64	@ 0x40
 800323e:	4850      	ldr	r0, [pc, #320]	@ (8003380 <main+0x2c8>)
 8003240:	f005 fcda 	bl	8008bf8 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8003244:	203c      	movs	r0, #60	@ 0x3c
 8003246:	f003 f833 	bl	80062b0 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 800324a:	2201      	movs	r2, #1
 800324c:	2140      	movs	r1, #64	@ 0x40
 800324e:	484c      	ldr	r0, [pc, #304]	@ (8003380 <main+0x2c8>)
 8003250:	f005 fcd2 	bl	8008bf8 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8003254:	203c      	movs	r0, #60	@ 0x3c
 8003256:	f003 f82b 	bl	80062b0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 800325a:	2200      	movs	r2, #0
 800325c:	2140      	movs	r1, #64	@ 0x40
 800325e:	4848      	ldr	r0, [pc, #288]	@ (8003380 <main+0x2c8>)
 8003260:	f005 fcca 	bl	8008bf8 <HAL_GPIO_WritePin>

	HAL_Delay(1000);
 8003264:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003268:	f003 f822 	bl	80062b0 <HAL_Delay>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 800326c:	f7fe fa60 	bl	8001730 <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 8003270:	2300      	movs	r3, #0
 8003272:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	uint32_t lastButtonPress = 0;
 8003276:	2300      	movs	r3, #0
 8003278:	653b      	str	r3, [r7, #80]	@ 0x50

	uint32_t loopCounter = 0;
 800327a:	2300      	movs	r3, #0
 800327c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t lastTimeTick = HAL_GetTick();  // ms
 800327e:	f003 f80b 	bl	8006298 <HAL_GetTick>
 8003282:	64b8      	str	r0, [r7, #72]	@ 0x48

  while (1)
  {
	  loopCounter++;
 8003284:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003286:	3301      	adds	r3, #1
 8003288:	64fb      	str	r3, [r7, #76]	@ 0x4c

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 800328a:	f002 fd9b 	bl	8005dc4 <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 800328e:	f002 fddd 	bl	8005e4c <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/

	  /* AUTOMATION BEGIN*/
	  automation_Tick();
 8003292:	f7fd ff9b 	bl	80011cc <automation_Tick>
	  /* AUTOMATION END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 8003296:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800329a:	4839      	ldr	r0, [pc, #228]	@ (8003380 <main+0x2c8>)
 800329c:	f005 fc94 	bl	8008bc8 <HAL_GPIO_ReadPin>
 80032a0:	4603      	mov	r3, r0
 80032a2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	  if (btn1 == GPIO_PIN_SET) {
 80032a6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d113      	bne.n	80032d6 <main+0x21e>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 80032ae:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d116      	bne.n	80032e4 <main+0x22c>
 80032b6:	f002 ffef 	bl	8006298 <HAL_GetTick>
 80032ba:	4602      	mov	r2, r0
 80032bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80032be:	1ad3      	subs	r3, r2, r3
 80032c0:	2b32      	cmp	r3, #50	@ 0x32
 80032c2:	d90f      	bls.n	80032e4 <main+0x22c>
			  display_BtnPress();
 80032c4:	f7fe fd60 	bl	8001d88 <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 80032c8:	f002 ffe6 	bl	8006298 <HAL_GetTick>
 80032cc:	6538      	str	r0, [r7, #80]	@ 0x50
			  btn1status = 1;
 80032ce:	2301      	movs	r3, #1
 80032d0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 80032d4:	e006      	b.n	80032e4 <main+0x22c>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 80032d6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d102      	bne.n	80032e4 <main+0x22c>
		  btn1status = 0;
 80032de:	2300      	movs	r3, #0
 80032e0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57


	  /* SCHEDULE BEGIN*/

	  // Every second
	  if ((HAL_GetTick() - lastTimeTick) >= 1000 || (HAL_GetTick() < lastTimeTick)) { // wraparound-safe comparison
 80032e4:	f002 ffd8 	bl	8006298 <HAL_GetTick>
 80032e8:	4602      	mov	r2, r0
 80032ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80032f2:	d205      	bcs.n	8003300 <main+0x248>
 80032f4:	f002 ffd0 	bl	8006298 <HAL_GetTick>
 80032f8:	4602      	mov	r2, r0
 80032fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d906      	bls.n	800330e <main+0x256>
		  lastTimeTick = HAL_GetTick();
 8003300:	f002 ffca 	bl	8006298 <HAL_GetTick>
 8003304:	64b8      	str	r0, [r7, #72]	@ 0x48
		  loopCounter = 0;
 8003306:	2300      	movs	r3, #0
 8003308:	64fb      	str	r3, [r7, #76]	@ 0x4c

		  // Update display
		  display_StatusPage();
 800330a:	f7fe fa11 	bl	8001730 <display_StatusPage>
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 800330e:	f002 ffc3 	bl	8006298 <HAL_GetTick>
 8003312:	4602      	mov	r2, r0
 8003314:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	f242 720f 	movw	r2, #9999	@ 0x270f
 800331c:	4293      	cmp	r3, r2
 800331e:	d805      	bhi.n	800332c <main+0x274>
 8003320:	f002 ffba 	bl	8006298 <HAL_GetTick>
 8003324:	4602      	mov	r2, r0
 8003326:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003328:	4293      	cmp	r3, r2
 800332a:	d9ab      	bls.n	8003284 <main+0x1cc>
		  display_setPage(0);
 800332c:	2000      	movs	r0, #0
 800332e:	f7fe fd45 	bl	8001dbc <display_setPage>
  {
 8003332:	e7a7      	b.n	8003284 <main+0x1cc>
 8003334:	200010e0 	.word	0x200010e0
 8003338:	08014fd4 	.word	0x08014fd4
 800333c:	08014fdc 	.word	0x08014fdc
 8003340:	08014fe4 	.word	0x08014fe4
 8003344:	08014fec 	.word	0x08014fec
 8003348:	08002789 	.word	0x08002789
 800334c:	08014ff4 	.word	0x08014ff4
 8003350:	08014ffc 	.word	0x08014ffc
 8003354:	08015004 	.word	0x08015004
 8003358:	0801500c 	.word	0x0801500c
 800335c:	0800285d 	.word	0x0800285d
 8003360:	080029e9 	.word	0x080029e9
 8003364:	04300002 	.word	0x04300002
 8003368:	08002add 	.word	0x08002add
 800336c:	08600004 	.word	0x08600004
 8003370:	2e300800 	.word	0x2e300800
 8003374:	3ac04000 	.word	0x3ac04000
 8003378:	0800212d 	.word	0x0800212d
 800337c:	0800216d 	.word	0x0800216d
 8003380:	48000800 	.word	0x48000800

08003384 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b094      	sub	sp, #80	@ 0x50
 8003388:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800338a:	f107 0318 	add.w	r3, r7, #24
 800338e:	2238      	movs	r2, #56	@ 0x38
 8003390:	2100      	movs	r1, #0
 8003392:	4618      	mov	r0, r3
 8003394:	f00f fca5 	bl	8012ce2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003398:	1d3b      	adds	r3, r7, #4
 800339a:	2200      	movs	r2, #0
 800339c:	601a      	str	r2, [r3, #0]
 800339e:	605a      	str	r2, [r3, #4]
 80033a0:	609a      	str	r2, [r3, #8]
 80033a2:	60da      	str	r2, [r3, #12]
 80033a4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80033a6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80033aa:	f008 f88d 	bl	800b4c8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80033ae:	2302      	movs	r3, #2
 80033b0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80033b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80033b6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80033b8:	2340      	movs	r3, #64	@ 0x40
 80033ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80033bc:	2302      	movs	r3, #2
 80033be:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80033c0:	2302      	movs	r3, #2
 80033c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80033c4:	2301      	movs	r3, #1
 80033c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 80033c8:	230c      	movs	r3, #12
 80033ca:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80033cc:	2302      	movs	r3, #2
 80033ce:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80033d0:	2304      	movs	r3, #4
 80033d2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80033d4:	2302      	movs	r3, #2
 80033d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80033d8:	f107 0318 	add.w	r3, r7, #24
 80033dc:	4618      	mov	r0, r3
 80033de:	f008 f927 	bl	800b630 <HAL_RCC_OscConfig>
 80033e2:	4603      	mov	r3, r0
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d001      	beq.n	80033ec <SystemClock_Config+0x68>
  {
    Error_Handler();
 80033e8:	f000 fa8a 	bl	8003900 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80033ec:	230f      	movs	r3, #15
 80033ee:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80033f0:	2301      	movs	r3, #1
 80033f2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80033f4:	2300      	movs	r3, #0
 80033f6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80033f8:	2300      	movs	r3, #0
 80033fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80033fc:	2300      	movs	r3, #0
 80033fe:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003400:	1d3b      	adds	r3, r7, #4
 8003402:	2100      	movs	r1, #0
 8003404:	4618      	mov	r0, r3
 8003406:	f008 fc25 	bl	800bc54 <HAL_RCC_ClockConfig>
 800340a:	4603      	mov	r3, r0
 800340c:	2b00      	cmp	r3, #0
 800340e:	d001      	beq.n	8003414 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8003410:	f000 fa76 	bl	8003900 <Error_Handler>
  }
}
 8003414:	bf00      	nop
 8003416:	3750      	adds	r7, #80	@ 0x50
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}

0800341c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b08c      	sub	sp, #48	@ 0x30
 8003420:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8003422:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003426:	2200      	movs	r2, #0
 8003428:	601a      	str	r2, [r3, #0]
 800342a:	605a      	str	r2, [r3, #4]
 800342c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800342e:	1d3b      	adds	r3, r7, #4
 8003430:	2220      	movs	r2, #32
 8003432:	2100      	movs	r1, #0
 8003434:	4618      	mov	r0, r3
 8003436:	f00f fc54 	bl	8012ce2 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800343a:	4b32      	ldr	r3, [pc, #200]	@ (8003504 <MX_ADC1_Init+0xe8>)
 800343c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8003440:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003442:	4b30      	ldr	r3, [pc, #192]	@ (8003504 <MX_ADC1_Init+0xe8>)
 8003444:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003448:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800344a:	4b2e      	ldr	r3, [pc, #184]	@ (8003504 <MX_ADC1_Init+0xe8>)
 800344c:	2200      	movs	r2, #0
 800344e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003450:	4b2c      	ldr	r3, [pc, #176]	@ (8003504 <MX_ADC1_Init+0xe8>)
 8003452:	2200      	movs	r2, #0
 8003454:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8003456:	4b2b      	ldr	r3, [pc, #172]	@ (8003504 <MX_ADC1_Init+0xe8>)
 8003458:	2200      	movs	r2, #0
 800345a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800345c:	4b29      	ldr	r3, [pc, #164]	@ (8003504 <MX_ADC1_Init+0xe8>)
 800345e:	2200      	movs	r2, #0
 8003460:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003462:	4b28      	ldr	r3, [pc, #160]	@ (8003504 <MX_ADC1_Init+0xe8>)
 8003464:	2204      	movs	r2, #4
 8003466:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003468:	4b26      	ldr	r3, [pc, #152]	@ (8003504 <MX_ADC1_Init+0xe8>)
 800346a:	2200      	movs	r2, #0
 800346c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800346e:	4b25      	ldr	r3, [pc, #148]	@ (8003504 <MX_ADC1_Init+0xe8>)
 8003470:	2200      	movs	r2, #0
 8003472:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8003474:	4b23      	ldr	r3, [pc, #140]	@ (8003504 <MX_ADC1_Init+0xe8>)
 8003476:	2201      	movs	r2, #1
 8003478:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800347a:	4b22      	ldr	r3, [pc, #136]	@ (8003504 <MX_ADC1_Init+0xe8>)
 800347c:	2200      	movs	r2, #0
 800347e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003482:	4b20      	ldr	r3, [pc, #128]	@ (8003504 <MX_ADC1_Init+0xe8>)
 8003484:	2200      	movs	r2, #0
 8003486:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003488:	4b1e      	ldr	r3, [pc, #120]	@ (8003504 <MX_ADC1_Init+0xe8>)
 800348a:	2200      	movs	r2, #0
 800348c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800348e:	4b1d      	ldr	r3, [pc, #116]	@ (8003504 <MX_ADC1_Init+0xe8>)
 8003490:	2200      	movs	r2, #0
 8003492:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003496:	4b1b      	ldr	r3, [pc, #108]	@ (8003504 <MX_ADC1_Init+0xe8>)
 8003498:	2200      	movs	r2, #0
 800349a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800349c:	4b19      	ldr	r3, [pc, #100]	@ (8003504 <MX_ADC1_Init+0xe8>)
 800349e:	2200      	movs	r2, #0
 80034a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80034a4:	4817      	ldr	r0, [pc, #92]	@ (8003504 <MX_ADC1_Init+0xe8>)
 80034a6:	f003 f99f 	bl	80067e8 <HAL_ADC_Init>
 80034aa:	4603      	mov	r3, r0
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d001      	beq.n	80034b4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80034b0:	f000 fa26 	bl	8003900 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80034b4:	2300      	movs	r3, #0
 80034b6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80034b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80034bc:	4619      	mov	r1, r3
 80034be:	4811      	ldr	r0, [pc, #68]	@ (8003504 <MX_ADC1_Init+0xe8>)
 80034c0:	f004 faa4 	bl	8007a0c <HAL_ADCEx_MultiModeConfigChannel>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d001      	beq.n	80034ce <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80034ca:	f000 fa19 	bl	8003900 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80034ce:	4b0e      	ldr	r3, [pc, #56]	@ (8003508 <MX_ADC1_Init+0xec>)
 80034d0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80034d2:	2306      	movs	r3, #6
 80034d4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80034d6:	2300      	movs	r3, #0
 80034d8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80034da:	237f      	movs	r3, #127	@ 0x7f
 80034dc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80034de:	2304      	movs	r3, #4
 80034e0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80034e2:	2300      	movs	r3, #0
 80034e4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80034e6:	1d3b      	adds	r3, r7, #4
 80034e8:	4619      	mov	r1, r3
 80034ea:	4806      	ldr	r0, [pc, #24]	@ (8003504 <MX_ADC1_Init+0xe8>)
 80034ec:	f003 fcd6 	bl	8006e9c <HAL_ADC_ConfigChannel>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d001      	beq.n	80034fa <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80034f6:	f000 fa03 	bl	8003900 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80034fa:	bf00      	nop
 80034fc:	3730      	adds	r7, #48	@ 0x30
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	20001060 	.word	0x20001060
 8003508:	04300002 	.word	0x04300002

0800350c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b08c      	sub	sp, #48	@ 0x30
 8003510:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8003512:	463b      	mov	r3, r7
 8003514:	2230      	movs	r2, #48	@ 0x30
 8003516:	2100      	movs	r1, #0
 8003518:	4618      	mov	r0, r3
 800351a:	f00f fbe2 	bl	8012ce2 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800351e:	4b1b      	ldr	r3, [pc, #108]	@ (800358c <MX_DAC1_Init+0x80>)
 8003520:	4a1b      	ldr	r2, [pc, #108]	@ (8003590 <MX_DAC1_Init+0x84>)
 8003522:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8003524:	4819      	ldr	r0, [pc, #100]	@ (800358c <MX_DAC1_Init+0x80>)
 8003526:	f004 fc24 	bl	8007d72 <HAL_DAC_Init>
 800352a:	4603      	mov	r3, r0
 800352c:	2b00      	cmp	r3, #0
 800352e:	d001      	beq.n	8003534 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8003530:	f000 f9e6 	bl	8003900 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8003534:	2302      	movs	r3, #2
 8003536:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8003538:	2300      	movs	r3, #0
 800353a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800353c:	2300      	movs	r3, #0
 800353e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8003540:	2300      	movs	r3, #0
 8003542:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8003544:	2300      	movs	r3, #0
 8003546:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8003548:	2300      	movs	r3, #0
 800354a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800354c:	2300      	movs	r3, #0
 800354e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8003550:	2301      	movs	r3, #1
 8003552:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8003554:	2300      	movs	r3, #0
 8003556:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003558:	463b      	mov	r3, r7
 800355a:	2200      	movs	r2, #0
 800355c:	4619      	mov	r1, r3
 800355e:	480b      	ldr	r0, [pc, #44]	@ (800358c <MX_DAC1_Init+0x80>)
 8003560:	f004 fcc4 	bl	8007eec <HAL_DAC_ConfigChannel>
 8003564:	4603      	mov	r3, r0
 8003566:	2b00      	cmp	r3, #0
 8003568:	d001      	beq.n	800356e <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 800356a:	f000 f9c9 	bl	8003900 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800356e:	463b      	mov	r3, r7
 8003570:	2210      	movs	r2, #16
 8003572:	4619      	mov	r1, r3
 8003574:	4805      	ldr	r0, [pc, #20]	@ (800358c <MX_DAC1_Init+0x80>)
 8003576:	f004 fcb9 	bl	8007eec <HAL_DAC_ConfigChannel>
 800357a:	4603      	mov	r3, r0
 800357c:	2b00      	cmp	r3, #0
 800357e:	d001      	beq.n	8003584 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8003580:	f000 f9be 	bl	8003900 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8003584:	bf00      	nop
 8003586:	3730      	adds	r7, #48	@ 0x30
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}
 800358c:	200010cc 	.word	0x200010cc
 8003590:	50000800 	.word	0x50000800

08003594 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003598:	4b1b      	ldr	r3, [pc, #108]	@ (8003608 <MX_I2C1_Init+0x74>)
 800359a:	4a1c      	ldr	r2, [pc, #112]	@ (800360c <MX_I2C1_Init+0x78>)
 800359c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 800359e:	4b1a      	ldr	r3, [pc, #104]	@ (8003608 <MX_I2C1_Init+0x74>)
 80035a0:	4a1b      	ldr	r2, [pc, #108]	@ (8003610 <MX_I2C1_Init+0x7c>)
 80035a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80035a4:	4b18      	ldr	r3, [pc, #96]	@ (8003608 <MX_I2C1_Init+0x74>)
 80035a6:	2200      	movs	r2, #0
 80035a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80035aa:	4b17      	ldr	r3, [pc, #92]	@ (8003608 <MX_I2C1_Init+0x74>)
 80035ac:	2201      	movs	r2, #1
 80035ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80035b0:	4b15      	ldr	r3, [pc, #84]	@ (8003608 <MX_I2C1_Init+0x74>)
 80035b2:	2200      	movs	r2, #0
 80035b4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80035b6:	4b14      	ldr	r3, [pc, #80]	@ (8003608 <MX_I2C1_Init+0x74>)
 80035b8:	2200      	movs	r2, #0
 80035ba:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80035bc:	4b12      	ldr	r3, [pc, #72]	@ (8003608 <MX_I2C1_Init+0x74>)
 80035be:	2200      	movs	r2, #0
 80035c0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80035c2:	4b11      	ldr	r3, [pc, #68]	@ (8003608 <MX_I2C1_Init+0x74>)
 80035c4:	2200      	movs	r2, #0
 80035c6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80035c8:	4b0f      	ldr	r3, [pc, #60]	@ (8003608 <MX_I2C1_Init+0x74>)
 80035ca:	2200      	movs	r2, #0
 80035cc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80035ce:	480e      	ldr	r0, [pc, #56]	@ (8003608 <MX_I2C1_Init+0x74>)
 80035d0:	f005 fb2a 	bl	8008c28 <HAL_I2C_Init>
 80035d4:	4603      	mov	r3, r0
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d001      	beq.n	80035de <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80035da:	f000 f991 	bl	8003900 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80035de:	2100      	movs	r1, #0
 80035e0:	4809      	ldr	r0, [pc, #36]	@ (8003608 <MX_I2C1_Init+0x74>)
 80035e2:	f006 f9d9 	bl	8009998 <HAL_I2CEx_ConfigAnalogFilter>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d001      	beq.n	80035f0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80035ec:	f000 f988 	bl	8003900 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80035f0:	2100      	movs	r1, #0
 80035f2:	4805      	ldr	r0, [pc, #20]	@ (8003608 <MX_I2C1_Init+0x74>)
 80035f4:	f006 fa1b 	bl	8009a2e <HAL_I2CEx_ConfigDigitalFilter>
 80035f8:	4603      	mov	r3, r0
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d001      	beq.n	8003602 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80035fe:	f000 f97f 	bl	8003900 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003602:	bf00      	nop
 8003604:	bd80      	pop	{r7, pc}
 8003606:	bf00      	nop
 8003608:	200010e0 	.word	0x200010e0
 800360c:	40005400 	.word	0x40005400
 8003610:	00300617 	.word	0x00300617

08003614 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003618:	4b1b      	ldr	r3, [pc, #108]	@ (8003688 <MX_SPI1_Init+0x74>)
 800361a:	4a1c      	ldr	r2, [pc, #112]	@ (800368c <MX_SPI1_Init+0x78>)
 800361c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800361e:	4b1a      	ldr	r3, [pc, #104]	@ (8003688 <MX_SPI1_Init+0x74>)
 8003620:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003624:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003626:	4b18      	ldr	r3, [pc, #96]	@ (8003688 <MX_SPI1_Init+0x74>)
 8003628:	2200      	movs	r2, #0
 800362a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 800362c:	4b16      	ldr	r3, [pc, #88]	@ (8003688 <MX_SPI1_Init+0x74>)
 800362e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003632:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003634:	4b14      	ldr	r3, [pc, #80]	@ (8003688 <MX_SPI1_Init+0x74>)
 8003636:	2200      	movs	r2, #0
 8003638:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800363a:	4b13      	ldr	r3, [pc, #76]	@ (8003688 <MX_SPI1_Init+0x74>)
 800363c:	2200      	movs	r2, #0
 800363e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003640:	4b11      	ldr	r3, [pc, #68]	@ (8003688 <MX_SPI1_Init+0x74>)
 8003642:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003646:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003648:	4b0f      	ldr	r3, [pc, #60]	@ (8003688 <MX_SPI1_Init+0x74>)
 800364a:	2200      	movs	r2, #0
 800364c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800364e:	4b0e      	ldr	r3, [pc, #56]	@ (8003688 <MX_SPI1_Init+0x74>)
 8003650:	2200      	movs	r2, #0
 8003652:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003654:	4b0c      	ldr	r3, [pc, #48]	@ (8003688 <MX_SPI1_Init+0x74>)
 8003656:	2200      	movs	r2, #0
 8003658:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800365a:	4b0b      	ldr	r3, [pc, #44]	@ (8003688 <MX_SPI1_Init+0x74>)
 800365c:	2200      	movs	r2, #0
 800365e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003660:	4b09      	ldr	r3, [pc, #36]	@ (8003688 <MX_SPI1_Init+0x74>)
 8003662:	2207      	movs	r2, #7
 8003664:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003666:	4b08      	ldr	r3, [pc, #32]	@ (8003688 <MX_SPI1_Init+0x74>)
 8003668:	2200      	movs	r2, #0
 800366a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800366c:	4b06      	ldr	r3, [pc, #24]	@ (8003688 <MX_SPI1_Init+0x74>)
 800366e:	2208      	movs	r2, #8
 8003670:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003672:	4805      	ldr	r0, [pc, #20]	@ (8003688 <MX_SPI1_Init+0x74>)
 8003674:	f008 fefa 	bl	800c46c <HAL_SPI_Init>
 8003678:	4603      	mov	r3, r0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d001      	beq.n	8003682 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800367e:	f000 f93f 	bl	8003900 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003682:	bf00      	nop
 8003684:	bd80      	pop	{r7, pc}
 8003686:	bf00      	nop
 8003688:	20001134 	.word	0x20001134
 800368c:	40013000 	.word	0x40013000

08003690 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003694:	4b23      	ldr	r3, [pc, #140]	@ (8003724 <MX_USART1_UART_Init+0x94>)
 8003696:	4a24      	ldr	r2, [pc, #144]	@ (8003728 <MX_USART1_UART_Init+0x98>)
 8003698:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800369a:	4b22      	ldr	r3, [pc, #136]	@ (8003724 <MX_USART1_UART_Init+0x94>)
 800369c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80036a0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80036a2:	4b20      	ldr	r3, [pc, #128]	@ (8003724 <MX_USART1_UART_Init+0x94>)
 80036a4:	2200      	movs	r2, #0
 80036a6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 80036a8:	4b1e      	ldr	r3, [pc, #120]	@ (8003724 <MX_USART1_UART_Init+0x94>)
 80036aa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80036ae:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80036b0:	4b1c      	ldr	r3, [pc, #112]	@ (8003724 <MX_USART1_UART_Init+0x94>)
 80036b2:	2200      	movs	r2, #0
 80036b4:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80036b6:	4b1b      	ldr	r3, [pc, #108]	@ (8003724 <MX_USART1_UART_Init+0x94>)
 80036b8:	220c      	movs	r2, #12
 80036ba:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80036bc:	4b19      	ldr	r3, [pc, #100]	@ (8003724 <MX_USART1_UART_Init+0x94>)
 80036be:	2200      	movs	r2, #0
 80036c0:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80036c2:	4b18      	ldr	r3, [pc, #96]	@ (8003724 <MX_USART1_UART_Init+0x94>)
 80036c4:	2200      	movs	r2, #0
 80036c6:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80036c8:	4b16      	ldr	r3, [pc, #88]	@ (8003724 <MX_USART1_UART_Init+0x94>)
 80036ca:	2200      	movs	r2, #0
 80036cc:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80036ce:	4b15      	ldr	r3, [pc, #84]	@ (8003724 <MX_USART1_UART_Init+0x94>)
 80036d0:	2200      	movs	r2, #0
 80036d2:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80036d4:	4b13      	ldr	r3, [pc, #76]	@ (8003724 <MX_USART1_UART_Init+0x94>)
 80036d6:	2200      	movs	r2, #0
 80036d8:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80036da:	4812      	ldr	r0, [pc, #72]	@ (8003724 <MX_USART1_UART_Init+0x94>)
 80036dc:	f008 ff71 	bl	800c5c2 <HAL_UART_Init>
 80036e0:	4603      	mov	r3, r0
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d001      	beq.n	80036ea <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 80036e6:	f000 f90b 	bl	8003900 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80036ea:	2100      	movs	r1, #0
 80036ec:	480d      	ldr	r0, [pc, #52]	@ (8003724 <MX_USART1_UART_Init+0x94>)
 80036ee:	f00a fb5a 	bl	800dda6 <HAL_UARTEx_SetTxFifoThreshold>
 80036f2:	4603      	mov	r3, r0
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d001      	beq.n	80036fc <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 80036f8:	f000 f902 	bl	8003900 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80036fc:	2100      	movs	r1, #0
 80036fe:	4809      	ldr	r0, [pc, #36]	@ (8003724 <MX_USART1_UART_Init+0x94>)
 8003700:	f00a fb8f 	bl	800de22 <HAL_UARTEx_SetRxFifoThreshold>
 8003704:	4603      	mov	r3, r0
 8003706:	2b00      	cmp	r3, #0
 8003708:	d001      	beq.n	800370e <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 800370a:	f000 f8f9 	bl	8003900 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800370e:	4805      	ldr	r0, [pc, #20]	@ (8003724 <MX_USART1_UART_Init+0x94>)
 8003710:	f00a fb10 	bl	800dd34 <HAL_UARTEx_DisableFifoMode>
 8003714:	4603      	mov	r3, r0
 8003716:	2b00      	cmp	r3, #0
 8003718:	d001      	beq.n	800371e <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 800371a:	f000 f8f1 	bl	8003900 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800371e:	bf00      	nop
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	20001198 	.word	0x20001198
 8003728:	40013800 	.word	0x40013800

0800372c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b082      	sub	sp, #8
 8003730:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003732:	4b16      	ldr	r3, [pc, #88]	@ (800378c <MX_DMA_Init+0x60>)
 8003734:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003736:	4a15      	ldr	r2, [pc, #84]	@ (800378c <MX_DMA_Init+0x60>)
 8003738:	f043 0304 	orr.w	r3, r3, #4
 800373c:	6493      	str	r3, [r2, #72]	@ 0x48
 800373e:	4b13      	ldr	r3, [pc, #76]	@ (800378c <MX_DMA_Init+0x60>)
 8003740:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003742:	f003 0304 	and.w	r3, r3, #4
 8003746:	607b      	str	r3, [r7, #4]
 8003748:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800374a:	4b10      	ldr	r3, [pc, #64]	@ (800378c <MX_DMA_Init+0x60>)
 800374c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800374e:	4a0f      	ldr	r2, [pc, #60]	@ (800378c <MX_DMA_Init+0x60>)
 8003750:	f043 0301 	orr.w	r3, r3, #1
 8003754:	6493      	str	r3, [r2, #72]	@ 0x48
 8003756:	4b0d      	ldr	r3, [pc, #52]	@ (800378c <MX_DMA_Init+0x60>)
 8003758:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800375a:	f003 0301 	and.w	r3, r3, #1
 800375e:	603b      	str	r3, [r7, #0]
 8003760:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003762:	2200      	movs	r2, #0
 8003764:	2100      	movs	r1, #0
 8003766:	200b      	movs	r0, #11
 8003768:	f004 facf 	bl	8007d0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800376c:	200b      	movs	r0, #11
 800376e:	f004 fae6 	bl	8007d3e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003772:	2200      	movs	r2, #0
 8003774:	2100      	movs	r1, #0
 8003776:	200c      	movs	r0, #12
 8003778:	f004 fac7 	bl	8007d0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800377c:	200c      	movs	r0, #12
 800377e:	f004 fade 	bl	8007d3e <HAL_NVIC_EnableIRQ>

}
 8003782:	bf00      	nop
 8003784:	3708      	adds	r7, #8
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
 800378a:	bf00      	nop
 800378c:	40021000 	.word	0x40021000

08003790 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b088      	sub	sp, #32
 8003794:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003796:	f107 030c 	add.w	r3, r7, #12
 800379a:	2200      	movs	r2, #0
 800379c:	601a      	str	r2, [r3, #0]
 800379e:	605a      	str	r2, [r3, #4]
 80037a0:	609a      	str	r2, [r3, #8]
 80037a2:	60da      	str	r2, [r3, #12]
 80037a4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80037a6:	4b53      	ldr	r3, [pc, #332]	@ (80038f4 <MX_GPIO_Init+0x164>)
 80037a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037aa:	4a52      	ldr	r2, [pc, #328]	@ (80038f4 <MX_GPIO_Init+0x164>)
 80037ac:	f043 0304 	orr.w	r3, r3, #4
 80037b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037b2:	4b50      	ldr	r3, [pc, #320]	@ (80038f4 <MX_GPIO_Init+0x164>)
 80037b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037b6:	f003 0304 	and.w	r3, r3, #4
 80037ba:	60bb      	str	r3, [r7, #8]
 80037bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80037be:	4b4d      	ldr	r3, [pc, #308]	@ (80038f4 <MX_GPIO_Init+0x164>)
 80037c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037c2:	4a4c      	ldr	r2, [pc, #304]	@ (80038f4 <MX_GPIO_Init+0x164>)
 80037c4:	f043 0301 	orr.w	r3, r3, #1
 80037c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037ca:	4b4a      	ldr	r3, [pc, #296]	@ (80038f4 <MX_GPIO_Init+0x164>)
 80037cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ce:	f003 0301 	and.w	r3, r3, #1
 80037d2:	607b      	str	r3, [r7, #4]
 80037d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80037d6:	4b47      	ldr	r3, [pc, #284]	@ (80038f4 <MX_GPIO_Init+0x164>)
 80037d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037da:	4a46      	ldr	r2, [pc, #280]	@ (80038f4 <MX_GPIO_Init+0x164>)
 80037dc:	f043 0302 	orr.w	r3, r3, #2
 80037e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037e2:	4b44      	ldr	r3, [pc, #272]	@ (80038f4 <MX_GPIO_Init+0x164>)
 80037e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037e6:	f003 0302 	and.w	r3, r3, #2
 80037ea:	603b      	str	r3, [r7, #0]
 80037ec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin, GPIO_PIN_RESET);
 80037ee:	2200      	movs	r2, #0
 80037f0:	2150      	movs	r1, #80	@ 0x50
 80037f2:	4841      	ldr	r0, [pc, #260]	@ (80038f8 <MX_GPIO_Init+0x168>)
 80037f4:	f005 fa00 	bl	8008bf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 80037f8:	2200      	movs	r2, #0
 80037fa:	2107      	movs	r1, #7
 80037fc:	483f      	ldr	r0, [pc, #252]	@ (80038fc <MX_GPIO_Init+0x16c>)
 80037fe:	f005 f9fb 	bl	8008bf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS485_DIR_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8003802:	2200      	movs	r2, #0
 8003804:	f44f 4182 	mov.w	r1, #16640	@ 0x4100
 8003808:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800380c:	f005 f9f4 	bl	8008bf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8003810:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003814:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003816:	2300      	movs	r3, #0
 8003818:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800381a:	2302      	movs	r3, #2
 800381c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 800381e:	f107 030c 	add.w	r3, r7, #12
 8003822:	4619      	mov	r1, r3
 8003824:	4834      	ldr	r0, [pc, #208]	@ (80038f8 <MX_GPIO_Init+0x168>)
 8003826:	f005 f84d 	bl	80088c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin;
 800382a:	230c      	movs	r3, #12
 800382c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800382e:	2300      	movs	r3, #0
 8003830:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003832:	2302      	movs	r3, #2
 8003834:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003836:	f107 030c 	add.w	r3, r7, #12
 800383a:	4619      	mov	r1, r3
 800383c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003840:	f005 f840 	bl	80088c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin;
 8003844:	2350      	movs	r3, #80	@ 0x50
 8003846:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003848:	2301      	movs	r3, #1
 800384a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800384c:	2300      	movs	r3, #0
 800384e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003850:	2300      	movs	r3, #0
 8003852:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003854:	f107 030c 	add.w	r3, r7, #12
 8003858:	4619      	mov	r1, r3
 800385a:	4827      	ldr	r0, [pc, #156]	@ (80038f8 <MX_GPIO_Init+0x168>)
 800385c:	f005 f832 	bl	80088c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 8003860:	2307      	movs	r3, #7
 8003862:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003864:	2301      	movs	r3, #1
 8003866:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003868:	2300      	movs	r3, #0
 800386a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800386c:	2300      	movs	r3, #0
 800386e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003870:	f107 030c 	add.w	r3, r7, #12
 8003874:	4619      	mov	r1, r3
 8003876:	4821      	ldr	r0, [pc, #132]	@ (80038fc <MX_GPIO_Init+0x16c>)
 8003878:	f005 f824 	bl	80088c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 800387c:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8003880:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003882:	2300      	movs	r3, #0
 8003884:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003886:	2302      	movs	r3, #2
 8003888:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800388a:	f107 030c 	add.w	r3, r7, #12
 800388e:	4619      	mov	r1, r3
 8003890:	481a      	ldr	r0, [pc, #104]	@ (80038fc <MX_GPIO_Init+0x16c>)
 8003892:	f005 f817 	bl	80088c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : DHT11_DEMO_Pin */
  GPIO_InitStruct.Pin = DHT11_DEMO_Pin;
 8003896:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800389a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800389c:	2300      	movs	r3, #0
 800389e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038a0:	2300      	movs	r3, #0
 80038a2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(DHT11_DEMO_GPIO_Port, &GPIO_InitStruct);
 80038a4:	f107 030c 	add.w	r3, r7, #12
 80038a8:	4619      	mov	r1, r3
 80038aa:	4814      	ldr	r0, [pc, #80]	@ (80038fc <MX_GPIO_Init+0x16c>)
 80038ac:	f005 f80a 	bl	80088c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS485_DIR_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin|SD_CS_Pin;
 80038b0:	f44f 4382 	mov.w	r3, #16640	@ 0x4100
 80038b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80038b6:	2301      	movs	r3, #1
 80038b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038ba:	2300      	movs	r3, #0
 80038bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038be:	2300      	movs	r3, #0
 80038c0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038c2:	f107 030c 	add.w	r3, r7, #12
 80038c6:	4619      	mov	r1, r3
 80038c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80038cc:	f004 fffa 	bl	80088c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN2_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin;
 80038d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80038d4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80038d6:	2300      	movs	r3, #0
 80038d8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038da:	2300      	movs	r3, #0
 80038dc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 80038de:	f107 030c 	add.w	r3, r7, #12
 80038e2:	4619      	mov	r1, r3
 80038e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80038e8:	f004 ffec 	bl	80088c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80038ec:	bf00      	nop
 80038ee:	3720      	adds	r7, #32
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}
 80038f4:	40021000 	.word	0x40021000
 80038f8:	48000800 	.word	0x48000800
 80038fc:	48000400 	.word	0x48000400

08003900 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003900:	b480      	push	{r7}
 8003902:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003904:	b672      	cpsid	i
}
 8003906:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003908:	bf00      	nop
 800390a:	e7fd      	b.n	8003908 <Error_Handler+0x8>

0800390c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b082      	sub	sp, #8
 8003910:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003912:	4b0f      	ldr	r3, [pc, #60]	@ (8003950 <HAL_MspInit+0x44>)
 8003914:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003916:	4a0e      	ldr	r2, [pc, #56]	@ (8003950 <HAL_MspInit+0x44>)
 8003918:	f043 0301 	orr.w	r3, r3, #1
 800391c:	6613      	str	r3, [r2, #96]	@ 0x60
 800391e:	4b0c      	ldr	r3, [pc, #48]	@ (8003950 <HAL_MspInit+0x44>)
 8003920:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003922:	f003 0301 	and.w	r3, r3, #1
 8003926:	607b      	str	r3, [r7, #4]
 8003928:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800392a:	4b09      	ldr	r3, [pc, #36]	@ (8003950 <HAL_MspInit+0x44>)
 800392c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800392e:	4a08      	ldr	r2, [pc, #32]	@ (8003950 <HAL_MspInit+0x44>)
 8003930:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003934:	6593      	str	r3, [r2, #88]	@ 0x58
 8003936:	4b06      	ldr	r3, [pc, #24]	@ (8003950 <HAL_MspInit+0x44>)
 8003938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800393a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800393e:	603b      	str	r3, [r7, #0]
 8003940:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003942:	f007 fe65 	bl	800b610 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003946:	bf00      	nop
 8003948:	3708      	adds	r7, #8
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}
 800394e:	bf00      	nop
 8003950:	40021000 	.word	0x40021000

08003954 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b09c      	sub	sp, #112	@ 0x70
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800395c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003960:	2200      	movs	r2, #0
 8003962:	601a      	str	r2, [r3, #0]
 8003964:	605a      	str	r2, [r3, #4]
 8003966:	609a      	str	r2, [r3, #8]
 8003968:	60da      	str	r2, [r3, #12]
 800396a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800396c:	f107 0318 	add.w	r3, r7, #24
 8003970:	2244      	movs	r2, #68	@ 0x44
 8003972:	2100      	movs	r1, #0
 8003974:	4618      	mov	r0, r3
 8003976:	f00f f9b4 	bl	8012ce2 <memset>
  if(hadc->Instance==ADC1)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003982:	d14d      	bne.n	8003a20 <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003984:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003988:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800398a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800398e:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003990:	f107 0318 	add.w	r3, r7, #24
 8003994:	4618      	mov	r0, r3
 8003996:	f008 fb79 	bl	800c08c <HAL_RCCEx_PeriphCLKConfig>
 800399a:	4603      	mov	r3, r0
 800399c:	2b00      	cmp	r3, #0
 800399e:	d001      	beq.n	80039a4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80039a0:	f7ff ffae 	bl	8003900 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80039a4:	4b20      	ldr	r3, [pc, #128]	@ (8003a28 <HAL_ADC_MspInit+0xd4>)
 80039a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039a8:	4a1f      	ldr	r2, [pc, #124]	@ (8003a28 <HAL_ADC_MspInit+0xd4>)
 80039aa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80039ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039b0:	4b1d      	ldr	r3, [pc, #116]	@ (8003a28 <HAL_ADC_MspInit+0xd4>)
 80039b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80039b8:	617b      	str	r3, [r7, #20]
 80039ba:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039bc:	4b1a      	ldr	r3, [pc, #104]	@ (8003a28 <HAL_ADC_MspInit+0xd4>)
 80039be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039c0:	4a19      	ldr	r2, [pc, #100]	@ (8003a28 <HAL_ADC_MspInit+0xd4>)
 80039c2:	f043 0301 	orr.w	r3, r3, #1
 80039c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039c8:	4b17      	ldr	r3, [pc, #92]	@ (8003a28 <HAL_ADC_MspInit+0xd4>)
 80039ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039cc:	f003 0301 	and.w	r3, r3, #1
 80039d0:	613b      	str	r3, [r7, #16]
 80039d2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039d4:	4b14      	ldr	r3, [pc, #80]	@ (8003a28 <HAL_ADC_MspInit+0xd4>)
 80039d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039d8:	4a13      	ldr	r2, [pc, #76]	@ (8003a28 <HAL_ADC_MspInit+0xd4>)
 80039da:	f043 0302 	orr.w	r3, r3, #2
 80039de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039e0:	4b11      	ldr	r3, [pc, #68]	@ (8003a28 <HAL_ADC_MspInit+0xd4>)
 80039e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039e4:	f003 0302 	and.w	r3, r3, #2
 80039e8:	60fb      	str	r3, [r7, #12]
 80039ea:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 80039ec:	2303      	movs	r3, #3
 80039ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80039f0:	2303      	movs	r3, #3
 80039f2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039f4:	2300      	movs	r3, #0
 80039f6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039f8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80039fc:	4619      	mov	r1, r3
 80039fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003a02:	f004 ff5f 	bl	80088c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 8003a06:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8003a0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003a0c:	2303      	movs	r3, #3
 8003a0e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a10:	2300      	movs	r3, #0
 8003a12:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a14:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003a18:	4619      	mov	r1, r3
 8003a1a:	4804      	ldr	r0, [pc, #16]	@ (8003a2c <HAL_ADC_MspInit+0xd8>)
 8003a1c:	f004 ff52 	bl	80088c4 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003a20:	bf00      	nop
 8003a22:	3770      	adds	r7, #112	@ 0x70
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	40021000 	.word	0x40021000
 8003a2c:	48000400 	.word	0x48000400

08003a30 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b08a      	sub	sp, #40	@ 0x28
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a38:	f107 0314 	add.w	r3, r7, #20
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	601a      	str	r2, [r3, #0]
 8003a40:	605a      	str	r2, [r3, #4]
 8003a42:	609a      	str	r2, [r3, #8]
 8003a44:	60da      	str	r2, [r3, #12]
 8003a46:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a15      	ldr	r2, [pc, #84]	@ (8003aa4 <HAL_DAC_MspInit+0x74>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d124      	bne.n	8003a9c <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8003a52:	4b15      	ldr	r3, [pc, #84]	@ (8003aa8 <HAL_DAC_MspInit+0x78>)
 8003a54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a56:	4a14      	ldr	r2, [pc, #80]	@ (8003aa8 <HAL_DAC_MspInit+0x78>)
 8003a58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a5e:	4b12      	ldr	r3, [pc, #72]	@ (8003aa8 <HAL_DAC_MspInit+0x78>)
 8003a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a66:	613b      	str	r3, [r7, #16]
 8003a68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a6a:	4b0f      	ldr	r3, [pc, #60]	@ (8003aa8 <HAL_DAC_MspInit+0x78>)
 8003a6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a6e:	4a0e      	ldr	r2, [pc, #56]	@ (8003aa8 <HAL_DAC_MspInit+0x78>)
 8003a70:	f043 0301 	orr.w	r3, r3, #1
 8003a74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a76:	4b0c      	ldr	r3, [pc, #48]	@ (8003aa8 <HAL_DAC_MspInit+0x78>)
 8003a78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a7a:	f003 0301 	and.w	r3, r3, #1
 8003a7e:	60fb      	str	r3, [r7, #12]
 8003a80:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 8003a82:	2330      	movs	r3, #48	@ 0x30
 8003a84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003a86:	2303      	movs	r3, #3
 8003a88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a8e:	f107 0314 	add.w	r3, r7, #20
 8003a92:	4619      	mov	r1, r3
 8003a94:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003a98:	f004 ff14 	bl	80088c4 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8003a9c:	bf00      	nop
 8003a9e:	3728      	adds	r7, #40	@ 0x28
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}
 8003aa4:	50000800 	.word	0x50000800
 8003aa8:	40021000 	.word	0x40021000

08003aac <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b09c      	sub	sp, #112	@ 0x70
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ab4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003ab8:	2200      	movs	r2, #0
 8003aba:	601a      	str	r2, [r3, #0]
 8003abc:	605a      	str	r2, [r3, #4]
 8003abe:	609a      	str	r2, [r3, #8]
 8003ac0:	60da      	str	r2, [r3, #12]
 8003ac2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003ac4:	f107 0318 	add.w	r3, r7, #24
 8003ac8:	2244      	movs	r2, #68	@ 0x44
 8003aca:	2100      	movs	r1, #0
 8003acc:	4618      	mov	r0, r3
 8003ace:	f00f f908 	bl	8012ce2 <memset>
  if(hi2c->Instance==I2C1)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a2d      	ldr	r2, [pc, #180]	@ (8003b8c <HAL_I2C_MspInit+0xe0>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d153      	bne.n	8003b84 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003adc:	2340      	movs	r3, #64	@ 0x40
 8003ade:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003ae4:	f107 0318 	add.w	r3, r7, #24
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f008 facf 	bl	800c08c <HAL_RCCEx_PeriphCLKConfig>
 8003aee:	4603      	mov	r3, r0
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d001      	beq.n	8003af8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8003af4:	f7ff ff04 	bl	8003900 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003af8:	4b25      	ldr	r3, [pc, #148]	@ (8003b90 <HAL_I2C_MspInit+0xe4>)
 8003afa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003afc:	4a24      	ldr	r2, [pc, #144]	@ (8003b90 <HAL_I2C_MspInit+0xe4>)
 8003afe:	f043 0301 	orr.w	r3, r3, #1
 8003b02:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b04:	4b22      	ldr	r3, [pc, #136]	@ (8003b90 <HAL_I2C_MspInit+0xe4>)
 8003b06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b08:	f003 0301 	and.w	r3, r3, #1
 8003b0c:	617b      	str	r3, [r7, #20]
 8003b0e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b10:	4b1f      	ldr	r3, [pc, #124]	@ (8003b90 <HAL_I2C_MspInit+0xe4>)
 8003b12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b14:	4a1e      	ldr	r2, [pc, #120]	@ (8003b90 <HAL_I2C_MspInit+0xe4>)
 8003b16:	f043 0302 	orr.w	r3, r3, #2
 8003b1a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b1c:	4b1c      	ldr	r3, [pc, #112]	@ (8003b90 <HAL_I2C_MspInit+0xe4>)
 8003b1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b20:	f003 0302 	and.w	r3, r3, #2
 8003b24:	613b      	str	r3, [r7, #16]
 8003b26:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003b28:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003b2e:	2312      	movs	r3, #18
 8003b30:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b32:	2300      	movs	r3, #0
 8003b34:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b36:	2300      	movs	r3, #0
 8003b38:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003b3a:	2304      	movs	r3, #4
 8003b3c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b3e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003b42:	4619      	mov	r1, r3
 8003b44:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003b48:	f004 febc 	bl	80088c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003b4c:	2380      	movs	r3, #128	@ 0x80
 8003b4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003b50:	2312      	movs	r3, #18
 8003b52:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b54:	2300      	movs	r3, #0
 8003b56:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003b5c:	2304      	movs	r3, #4
 8003b5e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b60:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003b64:	4619      	mov	r1, r3
 8003b66:	480b      	ldr	r0, [pc, #44]	@ (8003b94 <HAL_I2C_MspInit+0xe8>)
 8003b68:	f004 feac 	bl	80088c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003b6c:	4b08      	ldr	r3, [pc, #32]	@ (8003b90 <HAL_I2C_MspInit+0xe4>)
 8003b6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b70:	4a07      	ldr	r2, [pc, #28]	@ (8003b90 <HAL_I2C_MspInit+0xe4>)
 8003b72:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003b76:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b78:	4b05      	ldr	r3, [pc, #20]	@ (8003b90 <HAL_I2C_MspInit+0xe4>)
 8003b7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b80:	60fb      	str	r3, [r7, #12]
 8003b82:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003b84:	bf00      	nop
 8003b86:	3770      	adds	r7, #112	@ 0x70
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}
 8003b8c:	40005400 	.word	0x40005400
 8003b90:	40021000 	.word	0x40021000
 8003b94:	48000400 	.word	0x48000400

08003b98 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b08a      	sub	sp, #40	@ 0x28
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ba0:	f107 0314 	add.w	r3, r7, #20
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	601a      	str	r2, [r3, #0]
 8003ba8:	605a      	str	r2, [r3, #4]
 8003baa:	609a      	str	r2, [r3, #8]
 8003bac:	60da      	str	r2, [r3, #12]
 8003bae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a25      	ldr	r2, [pc, #148]	@ (8003c4c <HAL_SPI_MspInit+0xb4>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d144      	bne.n	8003c44 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003bba:	4b25      	ldr	r3, [pc, #148]	@ (8003c50 <HAL_SPI_MspInit+0xb8>)
 8003bbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bbe:	4a24      	ldr	r2, [pc, #144]	@ (8003c50 <HAL_SPI_MspInit+0xb8>)
 8003bc0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003bc4:	6613      	str	r3, [r2, #96]	@ 0x60
 8003bc6:	4b22      	ldr	r3, [pc, #136]	@ (8003c50 <HAL_SPI_MspInit+0xb8>)
 8003bc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003bce:	613b      	str	r3, [r7, #16]
 8003bd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bd2:	4b1f      	ldr	r3, [pc, #124]	@ (8003c50 <HAL_SPI_MspInit+0xb8>)
 8003bd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bd6:	4a1e      	ldr	r2, [pc, #120]	@ (8003c50 <HAL_SPI_MspInit+0xb8>)
 8003bd8:	f043 0301 	orr.w	r3, r3, #1
 8003bdc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003bde:	4b1c      	ldr	r3, [pc, #112]	@ (8003c50 <HAL_SPI_MspInit+0xb8>)
 8003be0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003be2:	f003 0301 	and.w	r3, r3, #1
 8003be6:	60fb      	str	r3, [r7, #12]
 8003be8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bea:	4b19      	ldr	r3, [pc, #100]	@ (8003c50 <HAL_SPI_MspInit+0xb8>)
 8003bec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bee:	4a18      	ldr	r2, [pc, #96]	@ (8003c50 <HAL_SPI_MspInit+0xb8>)
 8003bf0:	f043 0302 	orr.w	r3, r3, #2
 8003bf4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003bf6:	4b16      	ldr	r3, [pc, #88]	@ (8003c50 <HAL_SPI_MspInit+0xb8>)
 8003bf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bfa:	f003 0302 	and.w	r3, r3, #2
 8003bfe:	60bb      	str	r3, [r7, #8]
 8003c00:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003c02:	23c0      	movs	r3, #192	@ 0xc0
 8003c04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c06:	2302      	movs	r3, #2
 8003c08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003c12:	2305      	movs	r3, #5
 8003c14:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c16:	f107 0314 	add.w	r3, r7, #20
 8003c1a:	4619      	mov	r1, r3
 8003c1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003c20:	f004 fe50 	bl	80088c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003c24:	2308      	movs	r3, #8
 8003c26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c28:	2302      	movs	r3, #2
 8003c2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c30:	2300      	movs	r3, #0
 8003c32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003c34:	2305      	movs	r3, #5
 8003c36:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c38:	f107 0314 	add.w	r3, r7, #20
 8003c3c:	4619      	mov	r1, r3
 8003c3e:	4805      	ldr	r0, [pc, #20]	@ (8003c54 <HAL_SPI_MspInit+0xbc>)
 8003c40:	f004 fe40 	bl	80088c4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003c44:	bf00      	nop
 8003c46:	3728      	adds	r7, #40	@ 0x28
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	40013000 	.word	0x40013000
 8003c50:	40021000 	.word	0x40021000
 8003c54:	48000400 	.word	0x48000400

08003c58 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b09a      	sub	sp, #104	@ 0x68
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c60:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003c64:	2200      	movs	r2, #0
 8003c66:	601a      	str	r2, [r3, #0]
 8003c68:	605a      	str	r2, [r3, #4]
 8003c6a:	609a      	str	r2, [r3, #8]
 8003c6c:	60da      	str	r2, [r3, #12]
 8003c6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003c70:	f107 0310 	add.w	r3, r7, #16
 8003c74:	2244      	movs	r2, #68	@ 0x44
 8003c76:	2100      	movs	r1, #0
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f00f f832 	bl	8012ce2 <memset>
  if(huart->Instance==USART1)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4a4d      	ldr	r2, [pc, #308]	@ (8003db8 <HAL_UART_MspInit+0x160>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	f040 8093 	bne.w	8003db0 <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003c92:	f107 0310 	add.w	r3, r7, #16
 8003c96:	4618      	mov	r0, r3
 8003c98:	f008 f9f8 	bl	800c08c <HAL_RCCEx_PeriphCLKConfig>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d001      	beq.n	8003ca6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003ca2:	f7ff fe2d 	bl	8003900 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003ca6:	4b45      	ldr	r3, [pc, #276]	@ (8003dbc <HAL_UART_MspInit+0x164>)
 8003ca8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003caa:	4a44      	ldr	r2, [pc, #272]	@ (8003dbc <HAL_UART_MspInit+0x164>)
 8003cac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003cb0:	6613      	str	r3, [r2, #96]	@ 0x60
 8003cb2:	4b42      	ldr	r3, [pc, #264]	@ (8003dbc <HAL_UART_MspInit+0x164>)
 8003cb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cb6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003cba:	60fb      	str	r3, [r7, #12]
 8003cbc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cbe:	4b3f      	ldr	r3, [pc, #252]	@ (8003dbc <HAL_UART_MspInit+0x164>)
 8003cc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cc2:	4a3e      	ldr	r2, [pc, #248]	@ (8003dbc <HAL_UART_MspInit+0x164>)
 8003cc4:	f043 0301 	orr.w	r3, r3, #1
 8003cc8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003cca:	4b3c      	ldr	r3, [pc, #240]	@ (8003dbc <HAL_UART_MspInit+0x164>)
 8003ccc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cce:	f003 0301 	and.w	r3, r3, #1
 8003cd2:	60bb      	str	r3, [r7, #8]
 8003cd4:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 8003cd6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003cda:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cdc:	2302      	movs	r3, #2
 8003cde:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003ce8:	2307      	movs	r3, #7
 8003cea:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cec:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003cf0:	4619      	mov	r1, r3
 8003cf2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003cf6:	f004 fde5 	bl	80088c4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8003cfa:	4b31      	ldr	r3, [pc, #196]	@ (8003dc0 <HAL_UART_MspInit+0x168>)
 8003cfc:	4a31      	ldr	r2, [pc, #196]	@ (8003dc4 <HAL_UART_MspInit+0x16c>)
 8003cfe:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8003d00:	4b2f      	ldr	r3, [pc, #188]	@ (8003dc0 <HAL_UART_MspInit+0x168>)
 8003d02:	2218      	movs	r2, #24
 8003d04:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003d06:	4b2e      	ldr	r3, [pc, #184]	@ (8003dc0 <HAL_UART_MspInit+0x168>)
 8003d08:	2200      	movs	r2, #0
 8003d0a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d0c:	4b2c      	ldr	r3, [pc, #176]	@ (8003dc0 <HAL_UART_MspInit+0x168>)
 8003d0e:	2200      	movs	r2, #0
 8003d10:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003d12:	4b2b      	ldr	r3, [pc, #172]	@ (8003dc0 <HAL_UART_MspInit+0x168>)
 8003d14:	2280      	movs	r2, #128	@ 0x80
 8003d16:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003d18:	4b29      	ldr	r3, [pc, #164]	@ (8003dc0 <HAL_UART_MspInit+0x168>)
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003d1e:	4b28      	ldr	r3, [pc, #160]	@ (8003dc0 <HAL_UART_MspInit+0x168>)
 8003d20:	2200      	movs	r2, #0
 8003d22:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003d24:	4b26      	ldr	r3, [pc, #152]	@ (8003dc0 <HAL_UART_MspInit+0x168>)
 8003d26:	2200      	movs	r2, #0
 8003d28:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003d2a:	4b25      	ldr	r3, [pc, #148]	@ (8003dc0 <HAL_UART_MspInit+0x168>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003d30:	4823      	ldr	r0, [pc, #140]	@ (8003dc0 <HAL_UART_MspInit+0x168>)
 8003d32:	f004 fa95 	bl	8008260 <HAL_DMA_Init>
 8003d36:	4603      	mov	r3, r0
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d001      	beq.n	8003d40 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8003d3c:	f7ff fde0 	bl	8003900 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	4a1f      	ldr	r2, [pc, #124]	@ (8003dc0 <HAL_UART_MspInit+0x168>)
 8003d44:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8003d48:	4a1d      	ldr	r2, [pc, #116]	@ (8003dc0 <HAL_UART_MspInit+0x168>)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8003d4e:	4b1e      	ldr	r3, [pc, #120]	@ (8003dc8 <HAL_UART_MspInit+0x170>)
 8003d50:	4a1e      	ldr	r2, [pc, #120]	@ (8003dcc <HAL_UART_MspInit+0x174>)
 8003d52:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8003d54:	4b1c      	ldr	r3, [pc, #112]	@ (8003dc8 <HAL_UART_MspInit+0x170>)
 8003d56:	2219      	movs	r2, #25
 8003d58:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003d5a:	4b1b      	ldr	r3, [pc, #108]	@ (8003dc8 <HAL_UART_MspInit+0x170>)
 8003d5c:	2210      	movs	r2, #16
 8003d5e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d60:	4b19      	ldr	r3, [pc, #100]	@ (8003dc8 <HAL_UART_MspInit+0x170>)
 8003d62:	2200      	movs	r2, #0
 8003d64:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003d66:	4b18      	ldr	r3, [pc, #96]	@ (8003dc8 <HAL_UART_MspInit+0x170>)
 8003d68:	2280      	movs	r2, #128	@ 0x80
 8003d6a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003d6c:	4b16      	ldr	r3, [pc, #88]	@ (8003dc8 <HAL_UART_MspInit+0x170>)
 8003d6e:	2200      	movs	r2, #0
 8003d70:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003d72:	4b15      	ldr	r3, [pc, #84]	@ (8003dc8 <HAL_UART_MspInit+0x170>)
 8003d74:	2200      	movs	r2, #0
 8003d76:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003d78:	4b13      	ldr	r3, [pc, #76]	@ (8003dc8 <HAL_UART_MspInit+0x170>)
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003d7e:	4b12      	ldr	r3, [pc, #72]	@ (8003dc8 <HAL_UART_MspInit+0x170>)
 8003d80:	2200      	movs	r2, #0
 8003d82:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003d84:	4810      	ldr	r0, [pc, #64]	@ (8003dc8 <HAL_UART_MspInit+0x170>)
 8003d86:	f004 fa6b 	bl	8008260 <HAL_DMA_Init>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d001      	beq.n	8003d94 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8003d90:	f7ff fdb6 	bl	8003900 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	4a0c      	ldr	r2, [pc, #48]	@ (8003dc8 <HAL_UART_MspInit+0x170>)
 8003d98:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003d9a:	4a0b      	ldr	r2, [pc, #44]	@ (8003dc8 <HAL_UART_MspInit+0x170>)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003da0:	2200      	movs	r2, #0
 8003da2:	2100      	movs	r1, #0
 8003da4:	2025      	movs	r0, #37	@ 0x25
 8003da6:	f003 ffb0 	bl	8007d0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003daa:	2025      	movs	r0, #37	@ 0x25
 8003dac:	f003 ffc7 	bl	8007d3e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8003db0:	bf00      	nop
 8003db2:	3768      	adds	r7, #104	@ 0x68
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	40013800 	.word	0x40013800
 8003dbc:	40021000 	.word	0x40021000
 8003dc0:	2000122c 	.word	0x2000122c
 8003dc4:	40020008 	.word	0x40020008
 8003dc8:	2000128c 	.word	0x2000128c
 8003dcc:	4002001c 	.word	0x4002001c

08003dd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003dd4:	bf00      	nop
 8003dd6:	e7fd      	b.n	8003dd4 <NMI_Handler+0x4>

08003dd8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ddc:	bf00      	nop
 8003dde:	e7fd      	b.n	8003ddc <HardFault_Handler+0x4>

08003de0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003de0:	b480      	push	{r7}
 8003de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003de4:	bf00      	nop
 8003de6:	e7fd      	b.n	8003de4 <MemManage_Handler+0x4>

08003de8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003de8:	b480      	push	{r7}
 8003dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003dec:	bf00      	nop
 8003dee:	e7fd      	b.n	8003dec <BusFault_Handler+0x4>

08003df0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003df0:	b480      	push	{r7}
 8003df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003df4:	bf00      	nop
 8003df6:	e7fd      	b.n	8003df4 <UsageFault_Handler+0x4>

08003df8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003dfc:	bf00      	nop
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr

08003e06 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003e06:	b480      	push	{r7}
 8003e08:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003e0a:	bf00      	nop
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr

08003e14 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003e14:	b480      	push	{r7}
 8003e16:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003e18:	bf00      	nop
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr

08003e22 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003e22:	b580      	push	{r7, lr}
 8003e24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e26:	f002 fa25 	bl	8006274 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003e2a:	bf00      	nop
 8003e2c:	bd80      	pop	{r7, pc}
	...

08003e30 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003e34:	4802      	ldr	r0, [pc, #8]	@ (8003e40 <DMA1_Channel1_IRQHandler+0x10>)
 8003e36:	f004 fbf6 	bl	8008626 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003e3a:	bf00      	nop
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	bf00      	nop
 8003e40:	2000122c 	.word	0x2000122c

08003e44 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003e48:	4802      	ldr	r0, [pc, #8]	@ (8003e54 <DMA1_Channel2_IRQHandler+0x10>)
 8003e4a:	f004 fbec 	bl	8008626 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003e4e:	bf00      	nop
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	2000128c 	.word	0x2000128c

08003e58 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8003e5c:	4802      	ldr	r0, [pc, #8]	@ (8003e68 <USB_LP_IRQHandler+0x10>)
 8003e5e:	f005 ff22 	bl	8009ca6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8003e62:	bf00      	nop
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	2000310c 	.word	0x2000310c

08003e6c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003e70:	480c      	ldr	r0, [pc, #48]	@ (8003ea4 <USART1_IRQHandler+0x38>)
 8003e72:	f008 fc77 	bl	800c764 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 8003e76:	4b0b      	ldr	r3, [pc, #44]	@ (8003ea4 <USART1_IRQHandler+0x38>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	69db      	ldr	r3, [r3, #28]
 8003e7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e80:	2b40      	cmp	r3, #64	@ 0x40
 8003e82:	d10d      	bne.n	8003ea0 <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 8003e84:	4b07      	ldr	r3, [pc, #28]	@ (8003ea4 <USART1_IRQHandler+0x38>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	2240      	movs	r2, #64	@ 0x40
 8003e8a:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8003e8c:	4b05      	ldr	r3, [pc, #20]	@ (8003ea4 <USART1_IRQHandler+0x38>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	4b04      	ldr	r3, [pc, #16]	@ (8003ea4 <USART1_IRQHandler+0x38>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e9a:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 8003e9c:	f001 ff74 	bl	8005d88 <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 8003ea0:	bf00      	nop
 8003ea2:	bd80      	pop	{r7, pc}
 8003ea4:	20001198 	.word	0x20001198

08003ea8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	af00      	add	r7, sp, #0
  return 1;
 8003eac:	2301      	movs	r3, #1
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr

08003eb8 <_kill>:

int _kill(int pid, int sig)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b082      	sub	sp, #8
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
 8003ec0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003ec2:	f00e ff61 	bl	8012d88 <__errno>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	2216      	movs	r2, #22
 8003eca:	601a      	str	r2, [r3, #0]
  return -1;
 8003ecc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	3708      	adds	r7, #8
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd80      	pop	{r7, pc}

08003ed8 <_exit>:

void _exit (int status)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b082      	sub	sp, #8
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003ee0:	f04f 31ff 	mov.w	r1, #4294967295
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	f7ff ffe7 	bl	8003eb8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003eea:	bf00      	nop
 8003eec:	e7fd      	b.n	8003eea <_exit+0x12>

08003eee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003eee:	b580      	push	{r7, lr}
 8003ef0:	b086      	sub	sp, #24
 8003ef2:	af00      	add	r7, sp, #0
 8003ef4:	60f8      	str	r0, [r7, #12]
 8003ef6:	60b9      	str	r1, [r7, #8]
 8003ef8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003efa:	2300      	movs	r3, #0
 8003efc:	617b      	str	r3, [r7, #20]
 8003efe:	e00a      	b.n	8003f16 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003f00:	f3af 8000 	nop.w
 8003f04:	4601      	mov	r1, r0
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	1c5a      	adds	r2, r3, #1
 8003f0a:	60ba      	str	r2, [r7, #8]
 8003f0c:	b2ca      	uxtb	r2, r1
 8003f0e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	3301      	adds	r3, #1
 8003f14:	617b      	str	r3, [r7, #20]
 8003f16:	697a      	ldr	r2, [r7, #20]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	429a      	cmp	r2, r3
 8003f1c:	dbf0      	blt.n	8003f00 <_read+0x12>
  }

  return len;
 8003f1e:	687b      	ldr	r3, [r7, #4]
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	3718      	adds	r7, #24
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bd80      	pop	{r7, pc}

08003f28 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b086      	sub	sp, #24
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	60f8      	str	r0, [r7, #12]
 8003f30:	60b9      	str	r1, [r7, #8]
 8003f32:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f34:	2300      	movs	r3, #0
 8003f36:	617b      	str	r3, [r7, #20]
 8003f38:	e009      	b.n	8003f4e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	1c5a      	adds	r2, r3, #1
 8003f3e:	60ba      	str	r2, [r7, #8]
 8003f40:	781b      	ldrb	r3, [r3, #0]
 8003f42:	4618      	mov	r0, r3
 8003f44:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	3301      	adds	r3, #1
 8003f4c:	617b      	str	r3, [r7, #20]
 8003f4e:	697a      	ldr	r2, [r7, #20]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	429a      	cmp	r2, r3
 8003f54:	dbf1      	blt.n	8003f3a <_write+0x12>
  }
  return len;
 8003f56:	687b      	ldr	r3, [r7, #4]
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	3718      	adds	r7, #24
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}

08003f60 <_close>:

int _close(int file)
{
 8003f60:	b480      	push	{r7}
 8003f62:	b083      	sub	sp, #12
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003f68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	370c      	adds	r7, #12
 8003f70:	46bd      	mov	sp, r7
 8003f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f76:	4770      	bx	lr

08003f78 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b083      	sub	sp, #12
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
 8003f80:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003f88:	605a      	str	r2, [r3, #4]
  return 0;
 8003f8a:	2300      	movs	r3, #0
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	370c      	adds	r7, #12
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr

08003f98 <_isatty>:

int _isatty(int file)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b083      	sub	sp, #12
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003fa0:	2301      	movs	r3, #1
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	370c      	adds	r7, #12
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fac:	4770      	bx	lr

08003fae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003fae:	b480      	push	{r7}
 8003fb0:	b085      	sub	sp, #20
 8003fb2:	af00      	add	r7, sp, #0
 8003fb4:	60f8      	str	r0, [r7, #12]
 8003fb6:	60b9      	str	r1, [r7, #8]
 8003fb8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003fba:	2300      	movs	r3, #0
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3714      	adds	r7, #20
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr

08003fc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b086      	sub	sp, #24
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003fd0:	4a14      	ldr	r2, [pc, #80]	@ (8004024 <_sbrk+0x5c>)
 8003fd2:	4b15      	ldr	r3, [pc, #84]	@ (8004028 <_sbrk+0x60>)
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003fdc:	4b13      	ldr	r3, [pc, #76]	@ (800402c <_sbrk+0x64>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d102      	bne.n	8003fea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003fe4:	4b11      	ldr	r3, [pc, #68]	@ (800402c <_sbrk+0x64>)
 8003fe6:	4a12      	ldr	r2, [pc, #72]	@ (8004030 <_sbrk+0x68>)
 8003fe8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003fea:	4b10      	ldr	r3, [pc, #64]	@ (800402c <_sbrk+0x64>)
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4413      	add	r3, r2
 8003ff2:	693a      	ldr	r2, [r7, #16]
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d207      	bcs.n	8004008 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003ff8:	f00e fec6 	bl	8012d88 <__errno>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	220c      	movs	r2, #12
 8004000:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004002:	f04f 33ff 	mov.w	r3, #4294967295
 8004006:	e009      	b.n	800401c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004008:	4b08      	ldr	r3, [pc, #32]	@ (800402c <_sbrk+0x64>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800400e:	4b07      	ldr	r3, [pc, #28]	@ (800402c <_sbrk+0x64>)
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	4413      	add	r3, r2
 8004016:	4a05      	ldr	r2, [pc, #20]	@ (800402c <_sbrk+0x64>)
 8004018:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800401a:	68fb      	ldr	r3, [r7, #12]
}
 800401c:	4618      	mov	r0, r3
 800401e:	3718      	adds	r7, #24
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}
 8004024:	20008000 	.word	0x20008000
 8004028:	00000400 	.word	0x00000400
 800402c:	200012ec 	.word	0x200012ec
 8004030:	20003758 	.word	0x20003758

08004034 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004034:	b480      	push	{r7}
 8004036:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004038:	4b06      	ldr	r3, [pc, #24]	@ (8004054 <SystemInit+0x20>)
 800403a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800403e:	4a05      	ldr	r2, [pc, #20]	@ (8004054 <SystemInit+0x20>)
 8004040:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004044:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004048:	bf00      	nop
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr
 8004052:	bf00      	nop
 8004054:	e000ed00 	.word	0xe000ed00

08004058 <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 8004058:	b580      	push	{r7, lr}
 800405a:	b084      	sub	sp, #16
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8004060:	6878      	ldr	r0, [r7, #4]
 8004062:	f7fc f92d 	bl	80002c0 <strlen>
 8004066:	4603      	mov	r3, r0
 8004068:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 800406a:	89fb      	ldrh	r3, [r7, #14]
 800406c:	4619      	mov	r1, r3
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f00d fc1e 	bl	80118b0 <CDC_Transmit_FS>
}
 8004074:	bf00      	nop
 8004076:	3710      	adds	r7, #16
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}

0800407c <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 800407c:	b580      	push	{r7, lr}
 800407e:	b0a2      	sub	sp, #136	@ 0x88
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 8004084:	f107 0008 	add.w	r0, r7, #8
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	4a06      	ldr	r2, [pc, #24]	@ (80040a4 <usb_serial_println+0x28>)
 800408c:	2180      	movs	r1, #128	@ 0x80
 800408e:	f00e fd73 	bl	8012b78 <sniprintf>
	usb_serial_print(buffer);
 8004092:	f107 0308 	add.w	r3, r7, #8
 8004096:	4618      	mov	r0, r3
 8004098:	f7ff ffde 	bl	8004058 <usb_serial_print>
}
 800409c:	bf00      	nop
 800409e:	3788      	adds	r7, #136	@ 0x88
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}
 80040a4:	08015014 	.word	0x08015014

080040a8 <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 80040a8:	b480      	push	{r7}
 80040aa:	b083      	sub	sp, #12
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	4603      	mov	r3, r0
 80040b0:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 80040b2:	4a04      	ldr	r2, [pc, #16]	@ (80040c4 <modbus_Setup+0x1c>)
 80040b4:	79fb      	ldrb	r3, [r7, #7]
 80040b6:	7013      	strb	r3, [r2, #0]
}
 80040b8:	bf00      	nop
 80040ba:	370c      	adds	r7, #12
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr
 80040c4:	200012f0 	.word	0x200012f0

080040c8 <modbus_handle_frame>:

// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b0e0      	sub	sp, #384	@ 0x180
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80040d2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80040d6:	6018      	str	r0, [r3, #0]
 80040d8:	460a      	mov	r2, r1
 80040da:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80040de:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80040e2:	801a      	strh	r2, [r3, #0]
	if (len < 6) return;
 80040e4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80040e8:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80040ec:	881b      	ldrh	r3, [r3, #0]
 80040ee:	2b05      	cmp	r3, #5
 80040f0:	f240 85a5 	bls.w	8004c3e <modbus_handle_frame+0xb76>

	uint8_t address = frame[0];
 80040f4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80040f8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	781b      	ldrb	r3, [r3, #0]
 8004100:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 8004104:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004108:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	785b      	ldrb	r3, [r3, #1]
 8004110:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 8004114:	4bcb      	ldr	r3, [pc, #812]	@ (8004444 <modbus_handle_frame+0x37c>)
 8004116:	781b      	ldrb	r3, [r3, #0]
 8004118:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 800411c:	429a      	cmp	r2, r3
 800411e:	f040 8590 	bne.w	8004c42 <modbus_handle_frame+0xb7a>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 8004122:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004126:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800412a:	881b      	ldrh	r3, [r3, #0]
 800412c:	3b01      	subs	r3, #1
 800412e:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8004132:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004136:	6812      	ldr	r2, [r2, #0]
 8004138:	4413      	add	r3, r2
 800413a:	781b      	ldrb	r3, [r3, #0]
 800413c:	b21b      	sxth	r3, r3
 800413e:	021b      	lsls	r3, r3, #8
 8004140:	b21a      	sxth	r2, r3
 8004142:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004146:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800414a:	881b      	ldrh	r3, [r3, #0]
 800414c:	3b02      	subs	r3, #2
 800414e:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8004152:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8004156:	6809      	ldr	r1, [r1, #0]
 8004158:	440b      	add	r3, r1
 800415a:	781b      	ldrb	r3, [r3, #0]
 800415c:	b21b      	sxth	r3, r3
 800415e:	4313      	orrs	r3, r2
 8004160:	b21b      	sxth	r3, r3
 8004162:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 8004166:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800416a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800416e:	881b      	ldrh	r3, [r3, #0]
 8004170:	3b02      	subs	r3, #2
 8004172:	b29a      	uxth	r2, r3
 8004174:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004178:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800417c:	4611      	mov	r1, r2
 800417e:	6818      	ldr	r0, [r3, #0]
 8004180:	f000 fd68 	bl	8004c54 <modbus_crc16>
 8004184:	4603      	mov	r3, r0
 8004186:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

	if (received_crc != calculated_crc) {
 800418a:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 800418e:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 8004192:	429a      	cmp	r2, r3
 8004194:	f040 8557 	bne.w	8004c46 <modbus_handle_frame+0xb7e>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 8004198:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 800419c:	3b01      	subs	r3, #1
 800419e:	2b0f      	cmp	r3, #15
 80041a0:	f200 853f 	bhi.w	8004c22 <modbus_handle_frame+0xb5a>
 80041a4:	a201      	add	r2, pc, #4	@ (adr r2, 80041ac <modbus_handle_frame+0xe4>)
 80041a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041aa:	bf00      	nop
 80041ac:	080041ed 	.word	0x080041ed
 80041b0:	08004395 	.word	0x08004395
 80041b4:	08004549 	.word	0x08004549
 80041b8:	080046b3 	.word	0x080046b3
 80041bc:	08004829 	.word	0x08004829
 80041c0:	080048d5 	.word	0x080048d5
 80041c4:	08004c23 	.word	0x08004c23
 80041c8:	08004c23 	.word	0x08004c23
 80041cc:	08004c23 	.word	0x08004c23
 80041d0:	08004c23 	.word	0x08004c23
 80041d4:	08004c23 	.word	0x08004c23
 80041d8:	08004c23 	.word	0x08004c23
 80041dc:	08004c23 	.word	0x08004c23
 80041e0:	08004c23 	.word	0x08004c23
 80041e4:	0800496d 	.word	0x0800496d
 80041e8:	08004ae1 	.word	0x08004ae1
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80041ec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80041f0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	3302      	adds	r3, #2
 80041f8:	781b      	ldrb	r3, [r3, #0]
 80041fa:	b21b      	sxth	r3, r3
 80041fc:	021b      	lsls	r3, r3, #8
 80041fe:	b21a      	sxth	r2, r3
 8004200:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004204:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	3303      	adds	r3, #3
 800420c:	781b      	ldrb	r3, [r3, #0]
 800420e:	b21b      	sxth	r3, r3
 8004210:	4313      	orrs	r3, r2
 8004212:	b21b      	sxth	r3, r3
 8004214:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8004218:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800421c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	3304      	adds	r3, #4
 8004224:	781b      	ldrb	r3, [r3, #0]
 8004226:	b21b      	sxth	r3, r3
 8004228:	021b      	lsls	r3, r3, #8
 800422a:	b21a      	sxth	r2, r3
 800422c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004230:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	3305      	adds	r3, #5
 8004238:	781b      	ldrb	r3, [r3, #0]
 800423a:	b21b      	sxth	r3, r3
 800423c:	4313      	orrs	r3, r2
 800423e:	b21b      	sxth	r3, r3
 8004240:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 8004244:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004248:	2b00      	cmp	r3, #0
 800424a:	d003      	beq.n	8004254 <modbus_handle_frame+0x18c>
 800424c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004250:	2b20      	cmp	r3, #32
 8004252:	d909      	bls.n	8004268 <modbus_handle_frame+0x1a0>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004254:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004258:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800425c:	2203      	movs	r2, #3
 800425e:	4618      	mov	r0, r3
 8004260:	f000 fd60 	bl	8004d24 <modbus_send_exception>
				return;
 8004264:	f000 bcf0 	b.w	8004c48 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 8004268:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 800426c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004270:	4413      	add	r3, r2
 8004272:	b29b      	uxth	r3, r3
 8004274:	3b01      	subs	r3, #1
 8004276:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 800427a:	4b73      	ldr	r3, [pc, #460]	@ (8004448 <modbus_handle_frame+0x380>)
 800427c:	881b      	ldrh	r3, [r3, #0]
 800427e:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 8004282:	429a      	cmp	r2, r3
 8004284:	d309      	bcc.n	800429a <modbus_handle_frame+0x1d2>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004286:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800428a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800428e:	2202      	movs	r2, #2
 8004290:	4618      	mov	r0, r3
 8004292:	f000 fd47 	bl	8004d24 <modbus_send_exception>
				return;
 8004296:	f000 bcd7 	b.w	8004c48 <modbus_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800429a:	4b6a      	ldr	r3, [pc, #424]	@ (8004444 <modbus_handle_frame+0x37c>)
 800429c:	781a      	ldrb	r2, [r3, #0]
 800429e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80042a2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80042a6:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80042a8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80042ac:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80042b0:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80042b4:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 80042b6:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80042ba:	3307      	adds	r3, #7
 80042bc:	2b00      	cmp	r3, #0
 80042be:	da00      	bge.n	80042c2 <modbus_handle_frame+0x1fa>
 80042c0:	3307      	adds	r3, #7
 80042c2:	10db      	asrs	r3, r3, #3
 80042c4:	b2da      	uxtb	r2, r3
 80042c6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80042ca:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80042ce:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80042d0:	2303      	movs	r3, #3
 80042d2:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 80042d6:	2300      	movs	r3, #0
 80042d8:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 80042dc:	2300      	movs	r3, #0
 80042de:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 80042e2:	2300      	movs	r3, #0
 80042e4:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80042e8:	e044      	b.n	8004374 <modbus_handle_frame+0x2ac>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 80042ea:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 80042ee:	4618      	mov	r0, r3
 80042f0:	f7fe f9ea 	bl	80026c8 <io_coil_read>
 80042f4:	4603      	mov	r3, r0
 80042f6:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 80042fa:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 80042fe:	2b01      	cmp	r3, #1
 8004300:	d10b      	bne.n	800431a <modbus_handle_frame+0x252>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8004302:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8004306:	2201      	movs	r2, #1
 8004308:	fa02 f303 	lsl.w	r3, r2, r3
 800430c:	b25a      	sxtb	r2, r3
 800430e:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 8004312:	4313      	orrs	r3, r2
 8004314:	b25b      	sxtb	r3, r3
 8004316:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 800431a:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 800431e:	3301      	adds	r3, #1
 8004320:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 8004324:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8004328:	2b08      	cmp	r3, #8
 800432a:	d006      	beq.n	800433a <modbus_handle_frame+0x272>
 800432c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004330:	3b01      	subs	r3, #1
 8004332:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8004336:	429a      	cmp	r2, r3
 8004338:	d112      	bne.n	8004360 <modbus_handle_frame+0x298>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 800433a:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 800433e:	1c5a      	adds	r2, r3, #1
 8004340:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 8004344:	4619      	mov	r1, r3
 8004346:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800434a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800434e:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8004352:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8004354:	2300      	movs	r3, #0
 8004356:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 800435a:	2300      	movs	r3, #0
 800435c:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 8004360:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8004364:	3301      	adds	r3, #1
 8004366:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 800436a:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 800436e:	3301      	adds	r3, #1
 8004370:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8004374:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004378:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800437c:	429a      	cmp	r2, r3
 800437e:	dbb4      	blt.n	80042ea <modbus_handle_frame+0x222>
			}

			modbus_send_response(responseData, responseLen);
 8004380:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 8004384:	f107 030c 	add.w	r3, r7, #12
 8004388:	4611      	mov	r1, r2
 800438a:	4618      	mov	r0, r3
 800438c:	f000 fca0 	bl	8004cd0 <modbus_send_response>
 8004390:	f000 bc5a 	b.w	8004c48 <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004394:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004398:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	3302      	adds	r3, #2
 80043a0:	781b      	ldrb	r3, [r3, #0]
 80043a2:	b21b      	sxth	r3, r3
 80043a4:	021b      	lsls	r3, r3, #8
 80043a6:	b21a      	sxth	r2, r3
 80043a8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80043ac:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	3303      	adds	r3, #3
 80043b4:	781b      	ldrb	r3, [r3, #0]
 80043b6:	b21b      	sxth	r3, r3
 80043b8:	4313      	orrs	r3, r2
 80043ba:	b21b      	sxth	r3, r3
 80043bc:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 80043c0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80043c4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	3304      	adds	r3, #4
 80043cc:	781b      	ldrb	r3, [r3, #0]
 80043ce:	b21b      	sxth	r3, r3
 80043d0:	021b      	lsls	r3, r3, #8
 80043d2:	b21a      	sxth	r2, r3
 80043d4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80043d8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	3305      	adds	r3, #5
 80043e0:	781b      	ldrb	r3, [r3, #0]
 80043e2:	b21b      	sxth	r3, r3
 80043e4:	4313      	orrs	r3, r2
 80043e6:	b21b      	sxth	r3, r3
 80043e8:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 80043ec:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d003      	beq.n	80043fc <modbus_handle_frame+0x334>
 80043f4:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80043f8:	2b04      	cmp	r3, #4
 80043fa:	d909      	bls.n	8004410 <modbus_handle_frame+0x348>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80043fc:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004400:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004404:	2203      	movs	r2, #3
 8004406:	4618      	mov	r0, r3
 8004408:	f000 fc8c 	bl	8004d24 <modbus_send_exception>
				return;
 800440c:	f000 bc1c 	b.w	8004c48 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 8004410:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 8004414:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8004418:	4413      	add	r3, r2
 800441a:	b29b      	uxth	r3, r3
 800441c:	3b01      	subs	r3, #1
 800441e:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 8004422:	4b0a      	ldr	r3, [pc, #40]	@ (800444c <modbus_handle_frame+0x384>)
 8004424:	881b      	ldrh	r3, [r3, #0]
 8004426:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 800442a:	429a      	cmp	r2, r3
 800442c:	d310      	bcc.n	8004450 <modbus_handle_frame+0x388>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800442e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004432:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004436:	2202      	movs	r2, #2
 8004438:	4618      	mov	r0, r3
 800443a:	f000 fc73 	bl	8004d24 <modbus_send_exception>
				return;
 800443e:	f000 bc03 	b.w	8004c48 <modbus_handle_frame+0xb80>
 8004442:	bf00      	nop
 8004444:	200012f0 	.word	0x200012f0
 8004448:	20000c28 	.word	0x20000c28
 800444c:	20000c4c 	.word	0x20000c4c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8004450:	4bc3      	ldr	r3, [pc, #780]	@ (8004760 <modbus_handle_frame+0x698>)
 8004452:	781a      	ldrb	r2, [r3, #0]
 8004454:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004458:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800445c:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 800445e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004462:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004466:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 800446a:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 800446c:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8004470:	3307      	adds	r3, #7
 8004472:	2b00      	cmp	r3, #0
 8004474:	da00      	bge.n	8004478 <modbus_handle_frame+0x3b0>
 8004476:	3307      	adds	r3, #7
 8004478:	10db      	asrs	r3, r3, #3
 800447a:	b2da      	uxtb	r2, r3
 800447c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004480:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004484:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8004486:	2303      	movs	r3, #3
 8004488:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 800448c:	2300      	movs	r3, #0
 800448e:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 8004492:	2300      	movs	r3, #0
 8004494:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 8004498:	2300      	movs	r3, #0
 800449a:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 800449e:	e044      	b.n	800452a <modbus_handle_frame+0x462>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 80044a0:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 80044a4:	4618      	mov	r0, r3
 80044a6:	f7fe f9b9 	bl	800281c <io_discrete_in_read>
 80044aa:	4603      	mov	r3, r0
 80044ac:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 80044b0:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d10b      	bne.n	80044d0 <modbus_handle_frame+0x408>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 80044b8:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 80044bc:	2201      	movs	r2, #1
 80044be:	fa02 f303 	lsl.w	r3, r2, r3
 80044c2:	b25a      	sxtb	r2, r3
 80044c4:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 80044c8:	4313      	orrs	r3, r2
 80044ca:	b25b      	sxtb	r3, r3
 80044cc:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 80044d0:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 80044d4:	3301      	adds	r3, #1
 80044d6:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 80044da:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 80044de:	2b08      	cmp	r3, #8
 80044e0:	d006      	beq.n	80044f0 <modbus_handle_frame+0x428>
 80044e2:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80044e6:	3b01      	subs	r3, #1
 80044e8:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d112      	bne.n	8004516 <modbus_handle_frame+0x44e>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 80044f0:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 80044f4:	1c5a      	adds	r2, r3, #1
 80044f6:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 80044fa:	4619      	mov	r1, r3
 80044fc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004500:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004504:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 8004508:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 800450a:	2300      	movs	r3, #0
 800450c:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 8004510:	2300      	movs	r3, #0
 8004512:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 8004516:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 800451a:	3301      	adds	r3, #1
 800451c:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 8004520:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8004524:	3301      	adds	r3, #1
 8004526:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 800452a:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800452e:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8004532:	429a      	cmp	r2, r3
 8004534:	dbb4      	blt.n	80044a0 <modbus_handle_frame+0x3d8>
			}

			modbus_send_response(responseData, responseLen);
 8004536:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 800453a:	f107 030c 	add.w	r3, r7, #12
 800453e:	4611      	mov	r1, r2
 8004540:	4618      	mov	r0, r3
 8004542:	f000 fbc5 	bl	8004cd0 <modbus_send_response>
 8004546:	e37f      	b.n	8004c48 <modbus_handle_frame+0xb80>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 8004548:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800454c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	3302      	adds	r3, #2
 8004554:	781b      	ldrb	r3, [r3, #0]
 8004556:	b21b      	sxth	r3, r3
 8004558:	021b      	lsls	r3, r3, #8
 800455a:	b21a      	sxth	r2, r3
 800455c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004560:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	3303      	adds	r3, #3
 8004568:	781b      	ldrb	r3, [r3, #0]
 800456a:	b21b      	sxth	r3, r3
 800456c:	4313      	orrs	r3, r2
 800456e:	b21b      	sxth	r3, r3
 8004570:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8004574:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004578:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	3304      	adds	r3, #4
 8004580:	781b      	ldrb	r3, [r3, #0]
 8004582:	b21b      	sxth	r3, r3
 8004584:	021b      	lsls	r3, r3, #8
 8004586:	b21a      	sxth	r2, r3
 8004588:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800458c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	3305      	adds	r3, #5
 8004594:	781b      	ldrb	r3, [r3, #0]
 8004596:	b21b      	sxth	r3, r3
 8004598:	4313      	orrs	r3, r2
 800459a:	b21b      	sxth	r3, r3
 800459c:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 80045a0:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d005      	beq.n	80045b4 <modbus_handle_frame+0x4ec>
 80045a8:	4b6e      	ldr	r3, [pc, #440]	@ (8004764 <modbus_handle_frame+0x69c>)
 80045aa:	881b      	ldrh	r3, [r3, #0]
 80045ac:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 80045b0:	429a      	cmp	r2, r3
 80045b2:	d908      	bls.n	80045c6 <modbus_handle_frame+0x4fe>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80045b4:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80045b8:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80045bc:	2203      	movs	r2, #3
 80045be:	4618      	mov	r0, r3
 80045c0:	f000 fbb0 	bl	8004d24 <modbus_send_exception>
				return;
 80045c4:	e340      	b.n	8004c48 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 80045c6:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 80045ca:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80045ce:	4413      	add	r3, r2
 80045d0:	b29b      	uxth	r3, r3
 80045d2:	3b01      	subs	r3, #1
 80045d4:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 80045d8:	4b62      	ldr	r3, [pc, #392]	@ (8004764 <modbus_handle_frame+0x69c>)
 80045da:	881b      	ldrh	r3, [r3, #0]
 80045dc:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 80045e0:	429a      	cmp	r2, r3
 80045e2:	d308      	bcc.n	80045f6 <modbus_handle_frame+0x52e>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80045e4:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80045e8:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80045ec:	2202      	movs	r2, #2
 80045ee:	4618      	mov	r0, r3
 80045f0:	f000 fb98 	bl	8004d24 <modbus_send_exception>
				return;
 80045f4:	e328      	b.n	8004c48 <modbus_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80045f6:	4b5a      	ldr	r3, [pc, #360]	@ (8004760 <modbus_handle_frame+0x698>)
 80045f8:	781a      	ldrb	r2, [r3, #0]
 80045fa:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80045fe:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004602:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8004604:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004608:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800460c:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8004610:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 8004612:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8004616:	b2db      	uxtb	r3, r3
 8004618:	005b      	lsls	r3, r3, #1
 800461a:	b2da      	uxtb	r2, r3
 800461c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004620:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004624:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8004626:	2303      	movs	r3, #3
 8004628:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 800462c:	2300      	movs	r3, #0
 800462e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8004632:	e02f      	b.n	8004694 <modbus_handle_frame+0x5cc>
				uint16_t regValue = io_holding_reg_read(startAddress);
 8004634:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8004638:	4618      	mov	r0, r3
 800463a:	f7fe f977 	bl	800292c <io_holding_reg_read>
 800463e:	4603      	mov	r3, r0
 8004640:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8004644:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8004648:	0a1b      	lsrs	r3, r3, #8
 800464a:	b299      	uxth	r1, r3
 800464c:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8004650:	1c5a      	adds	r2, r3, #1
 8004652:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8004656:	461a      	mov	r2, r3
 8004658:	b2c9      	uxtb	r1, r1
 800465a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800465e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004662:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8004664:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8004668:	1c5a      	adds	r2, r3, #1
 800466a:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 800466e:	461a      	mov	r2, r3
 8004670:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8004674:	b2d9      	uxtb	r1, r3
 8004676:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800467a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800467e:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8004680:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8004684:	3301      	adds	r3, #1
 8004686:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 800468a:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800468e:	3301      	adds	r3, #1
 8004690:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8004694:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8004698:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 800469c:	429a      	cmp	r2, r3
 800469e:	dbc9      	blt.n	8004634 <modbus_handle_frame+0x56c>
			}

			modbus_send_response(responseData, responseLen);
 80046a0:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 80046a4:	f107 030c 	add.w	r3, r7, #12
 80046a8:	4611      	mov	r1, r2
 80046aa:	4618      	mov	r0, r3
 80046ac:	f000 fb10 	bl	8004cd0 <modbus_send_response>
 80046b0:	e2ca      	b.n	8004c48 <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80046b2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80046b6:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	3302      	adds	r3, #2
 80046be:	781b      	ldrb	r3, [r3, #0]
 80046c0:	b21b      	sxth	r3, r3
 80046c2:	021b      	lsls	r3, r3, #8
 80046c4:	b21a      	sxth	r2, r3
 80046c6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80046ca:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	3303      	adds	r3, #3
 80046d2:	781b      	ldrb	r3, [r3, #0]
 80046d4:	b21b      	sxth	r3, r3
 80046d6:	4313      	orrs	r3, r2
 80046d8:	b21b      	sxth	r3, r3
 80046da:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 80046de:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80046e2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	3304      	adds	r3, #4
 80046ea:	781b      	ldrb	r3, [r3, #0]
 80046ec:	b21b      	sxth	r3, r3
 80046ee:	021b      	lsls	r3, r3, #8
 80046f0:	b21a      	sxth	r2, r3
 80046f2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80046f6:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	3305      	adds	r3, #5
 80046fe:	781b      	ldrb	r3, [r3, #0]
 8004700:	b21b      	sxth	r3, r3
 8004702:	4313      	orrs	r3, r2
 8004704:	b21b      	sxth	r3, r3
 8004706:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 800470a:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800470e:	2b00      	cmp	r3, #0
 8004710:	d005      	beq.n	800471e <modbus_handle_frame+0x656>
 8004712:	4b15      	ldr	r3, [pc, #84]	@ (8004768 <modbus_handle_frame+0x6a0>)
 8004714:	881b      	ldrh	r3, [r3, #0]
 8004716:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 800471a:	429a      	cmp	r2, r3
 800471c:	d908      	bls.n	8004730 <modbus_handle_frame+0x668>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800471e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004722:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004726:	2203      	movs	r2, #3
 8004728:	4618      	mov	r0, r3
 800472a:	f000 fafb 	bl	8004d24 <modbus_send_exception>
				return;
 800472e:	e28b      	b.n	8004c48 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8004730:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 8004734:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8004738:	4413      	add	r3, r2
 800473a:	b29b      	uxth	r3, r3
 800473c:	3b01      	subs	r3, #1
 800473e:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 8004742:	4b09      	ldr	r3, [pc, #36]	@ (8004768 <modbus_handle_frame+0x6a0>)
 8004744:	881b      	ldrh	r3, [r3, #0]
 8004746:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 800474a:	429a      	cmp	r2, r3
 800474c:	d30e      	bcc.n	800476c <modbus_handle_frame+0x6a4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800474e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004752:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004756:	2202      	movs	r2, #2
 8004758:	4618      	mov	r0, r3
 800475a:	f000 fae3 	bl	8004d24 <modbus_send_exception>
				return;
 800475e:	e273      	b.n	8004c48 <modbus_handle_frame+0xb80>
 8004760:	200012f0 	.word	0x200012f0
 8004764:	20000dd0 	.word	0x20000dd0
 8004768:	20000ed4 	.word	0x20000ed4
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 800476c:	4bb2      	ldr	r3, [pc, #712]	@ (8004a38 <modbus_handle_frame+0x970>)
 800476e:	781a      	ldrb	r2, [r3, #0]
 8004770:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004774:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004778:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 800477a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800477e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004782:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8004786:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 8004788:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800478c:	b2db      	uxtb	r3, r3
 800478e:	005b      	lsls	r3, r3, #1
 8004790:	b2da      	uxtb	r2, r3
 8004792:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004796:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800479a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 800479c:	2303      	movs	r3, #3
 800479e:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80047a2:	2300      	movs	r3, #0
 80047a4:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80047a8:	e02f      	b.n	800480a <modbus_handle_frame+0x742>
				uint16_t regValue = io_input_reg_read(startAddress);
 80047aa:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 80047ae:	4618      	mov	r0, r3
 80047b0:	f7fe f974 	bl	8002a9c <io_input_reg_read>
 80047b4:	4603      	mov	r3, r0
 80047b6:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 80047ba:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80047be:	0a1b      	lsrs	r3, r3, #8
 80047c0:	b299      	uxth	r1, r3
 80047c2:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 80047c6:	1c5a      	adds	r2, r3, #1
 80047c8:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 80047cc:	461a      	mov	r2, r3
 80047ce:	b2c9      	uxtb	r1, r1
 80047d0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80047d4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80047d8:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 80047da:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 80047de:	1c5a      	adds	r2, r3, #1
 80047e0:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 80047e4:	461a      	mov	r2, r3
 80047e6:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80047ea:	b2d9      	uxtb	r1, r3
 80047ec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80047f0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80047f4:	5499      	strb	r1, [r3, r2]

				startAddress++;
 80047f6:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 80047fa:	3301      	adds	r3, #1
 80047fc:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 8004800:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8004804:	3301      	adds	r3, #1
 8004806:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800480a:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800480e:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8004812:	429a      	cmp	r2, r3
 8004814:	dbc9      	blt.n	80047aa <modbus_handle_frame+0x6e2>
			}

			modbus_send_response(responseData, responseLen);
 8004816:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 800481a:	f107 030c 	add.w	r3, r7, #12
 800481e:	4611      	mov	r1, r2
 8004820:	4618      	mov	r0, r3
 8004822:	f000 fa55 	bl	8004cd0 <modbus_send_response>
 8004826:	e20f      	b.n	8004c48 <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 8004828:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800482c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	3302      	adds	r3, #2
 8004834:	781b      	ldrb	r3, [r3, #0]
 8004836:	b21b      	sxth	r3, r3
 8004838:	021b      	lsls	r3, r3, #8
 800483a:	b21a      	sxth	r2, r3
 800483c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004840:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	3303      	adds	r3, #3
 8004848:	781b      	ldrb	r3, [r3, #0]
 800484a:	b21b      	sxth	r3, r3
 800484c:	4313      	orrs	r3, r2
 800484e:	b21b      	sxth	r3, r3
 8004850:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8004854:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004858:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	3304      	adds	r3, #4
 8004860:	781b      	ldrb	r3, [r3, #0]
 8004862:	b21b      	sxth	r3, r3
 8004864:	021b      	lsls	r3, r3, #8
 8004866:	b21a      	sxth	r2, r3
 8004868:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800486c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	3305      	adds	r3, #5
 8004874:	781b      	ldrb	r3, [r3, #0]
 8004876:	b21b      	sxth	r3, r3
 8004878:	4313      	orrs	r3, r2
 800487a:	b21b      	sxth	r3, r3
 800487c:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8004880:	4b6e      	ldr	r3, [pc, #440]	@ (8004a3c <modbus_handle_frame+0x974>)
 8004882:	881b      	ldrh	r3, [r3, #0]
 8004884:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 8004888:	429a      	cmp	r2, r3
 800488a:	d308      	bcc.n	800489e <modbus_handle_frame+0x7d6>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800488c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004890:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004894:	2202      	movs	r2, #2
 8004896:	4618      	mov	r0, r3
 8004898:	f000 fa44 	bl	8004d24 <modbus_send_exception>
				return;
 800489c:	e1d4      	b.n	8004c48 <modbus_handle_frame+0xb80>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 800489e:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80048a2:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 80048a6:	bf0c      	ite	eq
 80048a8:	2301      	moveq	r3, #1
 80048aa:	2300      	movne	r3, #0
 80048ac:	b2db      	uxtb	r3, r3
 80048ae:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 80048b2:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 80048b6:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 80048ba:	4611      	mov	r1, r2
 80048bc:	4618      	mov	r0, r3
 80048be:	f7fd ff23 	bl	8002708 <io_coil_write>

			modbus_send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 80048c2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80048c6:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80048ca:	2106      	movs	r1, #6
 80048cc:	6818      	ldr	r0, [r3, #0]
 80048ce:	f000 f9ff 	bl	8004cd0 <modbus_send_response>
			break;
 80048d2:	e1b9      	b.n	8004c48 <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 80048d4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80048d8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	3302      	adds	r3, #2
 80048e0:	781b      	ldrb	r3, [r3, #0]
 80048e2:	b21b      	sxth	r3, r3
 80048e4:	021b      	lsls	r3, r3, #8
 80048e6:	b21a      	sxth	r2, r3
 80048e8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80048ec:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	3303      	adds	r3, #3
 80048f4:	781b      	ldrb	r3, [r3, #0]
 80048f6:	b21b      	sxth	r3, r3
 80048f8:	4313      	orrs	r3, r2
 80048fa:	b21b      	sxth	r3, r3
 80048fc:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8004900:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004904:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	3304      	adds	r3, #4
 800490c:	781b      	ldrb	r3, [r3, #0]
 800490e:	b21b      	sxth	r3, r3
 8004910:	021b      	lsls	r3, r3, #8
 8004912:	b21a      	sxth	r2, r3
 8004914:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004918:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	3305      	adds	r3, #5
 8004920:	781b      	ldrb	r3, [r3, #0]
 8004922:	b21b      	sxth	r3, r3
 8004924:	4313      	orrs	r3, r2
 8004926:	b21b      	sxth	r3, r3
 8004928:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 800492c:	4b44      	ldr	r3, [pc, #272]	@ (8004a40 <modbus_handle_frame+0x978>)
 800492e:	881b      	ldrh	r3, [r3, #0]
 8004930:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 8004934:	429a      	cmp	r2, r3
 8004936:	d308      	bcc.n	800494a <modbus_handle_frame+0x882>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004938:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800493c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004940:	2202      	movs	r2, #2
 8004942:	4618      	mov	r0, r3
 8004944:	f000 f9ee 	bl	8004d24 <modbus_send_exception>
				return;
 8004948:	e17e      	b.n	8004c48 <modbus_handle_frame+0xb80>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 800494a:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 800494e:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 8004952:	4611      	mov	r1, r2
 8004954:	4618      	mov	r0, r3
 8004956:	f7fe f809 	bl	800296c <io_holding_reg_write>
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 800495a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800495e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004962:	2106      	movs	r1, #6
 8004964:	6818      	ldr	r0, [r3, #0]
 8004966:	f000 f9b3 	bl	8004cd0 <modbus_send_response>
			break;
 800496a:	e16d      	b.n	8004c48 <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 800496c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004970:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	3302      	adds	r3, #2
 8004978:	781b      	ldrb	r3, [r3, #0]
 800497a:	b21b      	sxth	r3, r3
 800497c:	021b      	lsls	r3, r3, #8
 800497e:	b21a      	sxth	r2, r3
 8004980:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004984:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	3303      	adds	r3, #3
 800498c:	781b      	ldrb	r3, [r3, #0]
 800498e:	b21b      	sxth	r3, r3
 8004990:	4313      	orrs	r3, r2
 8004992:	b21b      	sxth	r3, r3
 8004994:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8004998:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800499c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	3304      	adds	r3, #4
 80049a4:	781b      	ldrb	r3, [r3, #0]
 80049a6:	b21b      	sxth	r3, r3
 80049a8:	021b      	lsls	r3, r3, #8
 80049aa:	b21a      	sxth	r2, r3
 80049ac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80049b0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	3305      	adds	r3, #5
 80049b8:	781b      	ldrb	r3, [r3, #0]
 80049ba:	b21b      	sxth	r3, r3
 80049bc:	4313      	orrs	r3, r2
 80049be:	b21b      	sxth	r3, r3
 80049c0:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 80049c4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80049c8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	799b      	ldrb	r3, [r3, #6]
 80049d0:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 80049d4:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 80049d8:	3307      	adds	r3, #7
 80049da:	2b00      	cmp	r3, #0
 80049dc:	da00      	bge.n	80049e0 <modbus_handle_frame+0x918>
 80049de:	3307      	adds	r3, #7
 80049e0:	10db      	asrs	r3, r3, #3
 80049e2:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 80049e6:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 80049ea:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 80049ee:	4413      	add	r3, r2
 80049f0:	4a12      	ldr	r2, [pc, #72]	@ (8004a3c <modbus_handle_frame+0x974>)
 80049f2:	8812      	ldrh	r2, [r2, #0]
 80049f4:	4293      	cmp	r3, r2
 80049f6:	dd08      	ble.n	8004a0a <modbus_handle_frame+0x942>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80049f8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80049fc:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004a00:	2202      	movs	r2, #2
 8004a02:	4618      	mov	r0, r3
 8004a04:	f000 f98e 	bl	8004d24 <modbus_send_exception>
				return;
 8004a08:	e11e      	b.n	8004c48 <modbus_handle_frame+0xb80>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 8004a0a:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 8004a0e:	b29b      	uxth	r3, r3
 8004a10:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8004a14:	429a      	cmp	r2, r3
 8004a16:	d008      	beq.n	8004a2a <modbus_handle_frame+0x962>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004a18:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004a1c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004a20:	2203      	movs	r2, #3
 8004a22:	4618      	mov	r0, r3
 8004a24:	f000 f97e 	bl	8004d24 <modbus_send_exception>
				return;
 8004a28:	e10e      	b.n	8004c48 <modbus_handle_frame+0xb80>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 8004a2a:	2307      	movs	r3, #7
 8004a2c:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 8004a30:	2300      	movs	r3, #0
 8004a32:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8004a36:	e044      	b.n	8004ac2 <modbus_handle_frame+0x9fa>
 8004a38:	200012f0 	.word	0x200012f0
 8004a3c:	20000c28 	.word	0x20000c28
 8004a40:	20000dd0 	.word	0x20000dd0
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8004a44:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8004a48:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8004a4c:	4413      	add	r3, r2
 8004a4e:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 8004a52:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8004a56:	08db      	lsrs	r3, r3, #3
 8004a58:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 8004a5c:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8004a60:	f003 0307 	and.w	r3, r3, #7
 8004a64:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 8004a68:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 8004a6c:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8004a70:	4413      	add	r3, r2
 8004a72:	461a      	mov	r2, r3
 8004a74:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004a78:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4413      	add	r3, r2
 8004a80:	781b      	ldrb	r3, [r3, #0]
 8004a82:	461a      	mov	r2, r3
 8004a84:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8004a88:	fa42 f303 	asr.w	r3, r2, r3
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	f003 0301 	and.w	r3, r3, #1
 8004a92:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 8004a96:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	bf14      	ite	ne
 8004a9e:	2301      	movne	r3, #1
 8004aa0:	2300      	moveq	r3, #0
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 8004aa8:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 8004aac:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8004ab0:	4611      	mov	r1, r2
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f7fd fe28 	bl	8002708 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 8004ab8:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8004abc:	3301      	adds	r3, #1
 8004abe:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8004ac2:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8004ac6:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d3ba      	bcc.n	8004a44 <modbus_handle_frame+0x97c>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8004ace:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004ad2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004ad6:	2106      	movs	r1, #6
 8004ad8:	6818      	ldr	r0, [r3, #0]
 8004ada:	f000 f8f9 	bl	8004cd0 <modbus_send_response>
			break;
 8004ade:	e0b3      	b.n	8004c48 <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004ae0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004ae4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	3302      	adds	r3, #2
 8004aec:	781b      	ldrb	r3, [r3, #0]
 8004aee:	b21b      	sxth	r3, r3
 8004af0:	021b      	lsls	r3, r3, #8
 8004af2:	b21a      	sxth	r2, r3
 8004af4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004af8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	3303      	adds	r3, #3
 8004b00:	781b      	ldrb	r3, [r3, #0]
 8004b02:	b21b      	sxth	r3, r3
 8004b04:	4313      	orrs	r3, r2
 8004b06:	b21b      	sxth	r3, r3
 8004b08:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8004b0c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004b10:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	3304      	adds	r3, #4
 8004b18:	781b      	ldrb	r3, [r3, #0]
 8004b1a:	b21b      	sxth	r3, r3
 8004b1c:	021b      	lsls	r3, r3, #8
 8004b1e:	b21a      	sxth	r2, r3
 8004b20:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004b24:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	3305      	adds	r3, #5
 8004b2c:	781b      	ldrb	r3, [r3, #0]
 8004b2e:	b21b      	sxth	r3, r3
 8004b30:	4313      	orrs	r3, r2
 8004b32:	b21b      	sxth	r3, r3
 8004b34:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 8004b38:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004b3c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	799b      	ldrb	r3, [r3, #6]
 8004b44:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 8004b48:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8004b4c:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8004b50:	4413      	add	r3, r2
 8004b52:	4a3f      	ldr	r2, [pc, #252]	@ (8004c50 <modbus_handle_frame+0xb88>)
 8004b54:	8812      	ldrh	r2, [r2, #0]
 8004b56:	4293      	cmp	r3, r2
 8004b58:	dd08      	ble.n	8004b6c <modbus_handle_frame+0xaa4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004b5a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004b5e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004b62:	2202      	movs	r2, #2
 8004b64:	4618      	mov	r0, r3
 8004b66:	f000 f8dd 	bl	8004d24 <modbus_send_exception>
				return;
 8004b6a:	e06d      	b.n	8004c48 <modbus_handle_frame+0xb80>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 8004b6c:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 8004b70:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8004b74:	005b      	lsls	r3, r3, #1
 8004b76:	429a      	cmp	r2, r3
 8004b78:	d008      	beq.n	8004b8c <modbus_handle_frame+0xac4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004b7a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004b7e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004b82:	2203      	movs	r2, #3
 8004b84:	4618      	mov	r0, r3
 8004b86:	f000 f8cd 	bl	8004d24 <modbus_send_exception>
				return;
 8004b8a:	e05d      	b.n	8004c48 <modbus_handle_frame+0xb80>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 8004b8c:	2307      	movs	r3, #7
 8004b8e:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8004b92:	2300      	movs	r3, #0
 8004b94:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8004b98:	e034      	b.n	8004c04 <modbus_handle_frame+0xb3c>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 8004b9a:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8004b9e:	b29a      	uxth	r2, r3
 8004ba0:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8004ba4:	4413      	add	r3, r2
 8004ba6:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 8004baa:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8004bae:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8004bb2:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004bb6:	6812      	ldr	r2, [r2, #0]
 8004bb8:	4413      	add	r3, r2
 8004bba:	781b      	ldrb	r3, [r3, #0]
 8004bbc:	b21b      	sxth	r3, r3
 8004bbe:	021b      	lsls	r3, r3, #8
 8004bc0:	b21a      	sxth	r2, r3
 8004bc2:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8004bc6:	3301      	adds	r3, #1
 8004bc8:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8004bcc:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8004bd0:	6809      	ldr	r1, [r1, #0]
 8004bd2:	440b      	add	r3, r1
 8004bd4:	781b      	ldrb	r3, [r3, #0]
 8004bd6:	b21b      	sxth	r3, r3
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	b21b      	sxth	r3, r3
 8004bdc:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8004be0:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8004be4:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8004be8:	4611      	mov	r1, r2
 8004bea:	4618      	mov	r0, r3
 8004bec:	f7fd febe 	bl	800296c <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8004bf0:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8004bf4:	3302      	adds	r3, #2
 8004bf6:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 8004bfa:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8004bfe:	3301      	adds	r3, #1
 8004c00:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8004c04:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8004c08:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	dbc4      	blt.n	8004b9a <modbus_handle_frame+0xad2>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8004c10:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004c14:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004c18:	2106      	movs	r1, #6
 8004c1a:	6818      	ldr	r0, [r3, #0]
 8004c1c:	f000 f858 	bl	8004cd0 <modbus_send_response>
			break;
 8004c20:	e012      	b.n	8004c48 <modbus_handle_frame+0xb80>
		}

		default: {
			// Delegate unkown function codes to the vendor handler, which will send an exception if invalid
			modbus_vendor_handle_frame(frame, len);
 8004c22:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004c26:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8004c2a:	881a      	ldrh	r2, [r3, #0]
 8004c2c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004c30:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004c34:	4611      	mov	r1, r2
 8004c36:	6818      	ldr	r0, [r3, #0]
 8004c38:	f000 f8ac 	bl	8004d94 <modbus_vendor_handle_frame>
			break;
 8004c3c:	e004      	b.n	8004c48 <modbus_handle_frame+0xb80>
	if (len < 6) return;
 8004c3e:	bf00      	nop
 8004c40:	e002      	b.n	8004c48 <modbus_handle_frame+0xb80>
	if (address != slave_address) return;
 8004c42:	bf00      	nop
 8004c44:	e000      	b.n	8004c48 <modbus_handle_frame+0xb80>
		return;
 8004c46:	bf00      	nop
		}
	}
}
 8004c48:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}
 8004c50:	20000dd0 	.word	0x20000dd0

08004c54 <modbus_crc16>:


// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8004c54:	b480      	push	{r7}
 8004c56:	b085      	sub	sp, #20
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
 8004c5c:	460b      	mov	r3, r1
 8004c5e:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8004c60:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004c64:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 8004c66:	2300      	movs	r3, #0
 8004c68:	81bb      	strh	r3, [r7, #12]
 8004c6a:	e026      	b.n	8004cba <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8004c6c:	89bb      	ldrh	r3, [r7, #12]
 8004c6e:	687a      	ldr	r2, [r7, #4]
 8004c70:	4413      	add	r3, r2
 8004c72:	781b      	ldrb	r3, [r3, #0]
 8004c74:	461a      	mov	r2, r3
 8004c76:	89fb      	ldrh	r3, [r7, #14]
 8004c78:	4053      	eors	r3, r2
 8004c7a:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	72fb      	strb	r3, [r7, #11]
 8004c80:	e015      	b.n	8004cae <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 8004c82:	89fb      	ldrh	r3, [r7, #14]
 8004c84:	f003 0301 	and.w	r3, r3, #1
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d00a      	beq.n	8004ca2 <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8004c8c:	89fb      	ldrh	r3, [r7, #14]
 8004c8e:	085b      	lsrs	r3, r3, #1
 8004c90:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 8004c92:	89fb      	ldrh	r3, [r7, #14]
 8004c94:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8004c98:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8004c9c:	43db      	mvns	r3, r3
 8004c9e:	81fb      	strh	r3, [r7, #14]
 8004ca0:	e002      	b.n	8004ca8 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 8004ca2:	89fb      	ldrh	r3, [r7, #14]
 8004ca4:	085b      	lsrs	r3, r3, #1
 8004ca6:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8004ca8:	7afb      	ldrb	r3, [r7, #11]
 8004caa:	3301      	adds	r3, #1
 8004cac:	72fb      	strb	r3, [r7, #11]
 8004cae:	7afb      	ldrb	r3, [r7, #11]
 8004cb0:	2b07      	cmp	r3, #7
 8004cb2:	d9e6      	bls.n	8004c82 <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8004cb4:	89bb      	ldrh	r3, [r7, #12]
 8004cb6:	3301      	adds	r3, #1
 8004cb8:	81bb      	strh	r3, [r7, #12]
 8004cba:	89ba      	ldrh	r2, [r7, #12]
 8004cbc:	887b      	ldrh	r3, [r7, #2]
 8004cbe:	429a      	cmp	r2, r3
 8004cc0:	d3d4      	bcc.n	8004c6c <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8004cc2:	89fb      	ldrh	r3, [r7, #14]
}
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	3714      	adds	r7, #20
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr

08004cd0 <modbus_send_response>:

// Send the response over RS485
void modbus_send_response(uint8_t* frame, uint16_t len) {
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b084      	sub	sp, #16
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
 8004cd8:	460b      	mov	r3, r1
 8004cda:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8004cdc:	887b      	ldrh	r3, [r7, #2]
 8004cde:	4619      	mov	r1, r3
 8004ce0:	6878      	ldr	r0, [r7, #4]
 8004ce2:	f7ff ffb7 	bl	8004c54 <modbus_crc16>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 8004cea:	887b      	ldrh	r3, [r7, #2]
 8004cec:	1c5a      	adds	r2, r3, #1
 8004cee:	807a      	strh	r2, [r7, #2]
 8004cf0:	461a      	mov	r2, r3
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	4413      	add	r3, r2
 8004cf6:	89fa      	ldrh	r2, [r7, #14]
 8004cf8:	b2d2      	uxtb	r2, r2
 8004cfa:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8004cfc:	89fb      	ldrh	r3, [r7, #14]
 8004cfe:	0a1b      	lsrs	r3, r3, #8
 8004d00:	b29a      	uxth	r2, r3
 8004d02:	887b      	ldrh	r3, [r7, #2]
 8004d04:	1c59      	adds	r1, r3, #1
 8004d06:	8079      	strh	r1, [r7, #2]
 8004d08:	4619      	mov	r1, r3
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	440b      	add	r3, r1
 8004d0e:	b2d2      	uxtb	r2, r2
 8004d10:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8004d12:	887b      	ldrh	r3, [r7, #2]
 8004d14:	4619      	mov	r1, r3
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f000 ff80 	bl	8005c1c <RS485_Transmit>
}
 8004d1c:	bf00      	nop
 8004d1e:	3710      	adds	r7, #16
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}

08004d24 <modbus_send_exception>:

// Send the exception over RS485
void modbus_send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b084      	sub	sp, #16
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	71fb      	strb	r3, [r7, #7]
 8004d2e:	460b      	mov	r3, r1
 8004d30:	71bb      	strb	r3, [r7, #6]
 8004d32:	4613      	mov	r3, r2
 8004d34:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 8004d36:	79fb      	ldrb	r3, [r7, #7]
 8004d38:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8004d3a:	79bb      	ldrb	r3, [r7, #6]
 8004d3c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004d40:	b2db      	uxtb	r3, r3
 8004d42:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8004d44:	797b      	ldrb	r3, [r7, #5]
 8004d46:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8004d48:	f107 0308 	add.w	r3, r7, #8
 8004d4c:	2103      	movs	r1, #3
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f7ff ff80 	bl	8004c54 <modbus_crc16>
 8004d54:	4603      	mov	r3, r0
 8004d56:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8004d58:	89fb      	ldrh	r3, [r7, #14]
 8004d5a:	b2db      	uxtb	r3, r3
 8004d5c:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 8004d5e:	89fb      	ldrh	r3, [r7, #14]
 8004d60:	0a1b      	lsrs	r3, r3, #8
 8004d62:	b29b      	uxth	r3, r3
 8004d64:	b2db      	uxtb	r3, r3
 8004d66:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 8004d68:	f107 0308 	add.w	r3, r7, #8
 8004d6c:	2105      	movs	r1, #5
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f000 ff54 	bl	8005c1c <RS485_Transmit>
}
 8004d74:	bf00      	nop
 8004d76:	3710      	adds	r7, #16
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bd80      	pop	{r7, pc}

08004d7c <modbusGetSlaveAddress>:

uint8_t modbusGetSlaveAddress(void) {
 8004d7c:	b480      	push	{r7}
 8004d7e:	af00      	add	r7, sp, #0
	return slave_address;
 8004d80:	4b03      	ldr	r3, [pc, #12]	@ (8004d90 <modbusGetSlaveAddress+0x14>)
 8004d82:	781b      	ldrb	r3, [r3, #0]
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr
 8004d8e:	bf00      	nop
 8004d90:	200012f0 	.word	0x200012f0

08004d94 <modbus_vendor_handle_frame>:

#include "io/io_coils.h"
#include "io/io_holding_reg.h"

// Handle a full received modbus frame
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b0f0      	sub	sp, #448	@ 0x1c0
 8004d98:	af02      	add	r7, sp, #8
 8004d9a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004d9e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004da2:	6018      	str	r0, [r3, #0]
 8004da4:	460a      	mov	r2, r1
 8004da6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004daa:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8004dae:	801a      	strh	r2, [r3, #0]
	uint8_t function = frame[1];
 8004db0:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004db4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	785b      	ldrb	r3, [r3, #1]
 8004dbc:	f887 31b3 	strb.w	r3, [r7, #435]	@ 0x1b3
	uint8_t slave_address = modbusGetSlaveAddress();
 8004dc0:	f7ff ffdc 	bl	8004d7c <modbusGetSlaveAddress>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	f887 31b2 	strb.w	r3, [r7, #434]	@ 0x1b2

	switch (function) {
 8004dca:	f897 31b3 	ldrb.w	r3, [r7, #435]	@ 0x1b3
 8004dce:	3b65      	subs	r3, #101	@ 0x65
 8004dd0:	2b09      	cmp	r3, #9
 8004dd2:	f200 86ab 	bhi.w	8005b2c <modbus_vendor_handle_frame+0xd98>
 8004dd6:	a201      	add	r2, pc, #4	@ (adr r2, 8004ddc <modbus_vendor_handle_frame+0x48>)
 8004dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ddc:	08004e05 	.word	0x08004e05
 8004de0:	0800518f 	.word	0x0800518f
 8004de4:	080051fd 	.word	0x080051fd
 8004de8:	0800544d 	.word	0x0800544d
 8004dec:	08005507 	.word	0x08005507
 8004df0:	080055cd 	.word	0x080055cd
 8004df4:	0800574f 	.word	0x0800574f
 8004df8:	08005887 	.word	0x08005887
 8004dfc:	08005989 	.word	0x08005989
 8004e00:	08005a35 	.word	0x08005a35
		case MODBUS_VENDOR_FUNC_ADD_RULE: {

			// Check if the frame length is correct: 18 + 4 (slave id (1), function (1), crc (2))
			if (len != 22) {
 8004e04:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004e08:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8004e0c:	881b      	ldrh	r3, [r3, #0]
 8004e0e:	2b16      	cmp	r3, #22
 8004e10:	d009      	beq.n	8004e26 <modbus_vendor_handle_frame+0x92>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004e12:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8004e16:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8004e1a:	2203      	movs	r2, #3
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	f7ff ff81 	bl	8004d24 <modbus_send_exception>
				return;
 8004e22:	f000 be8c 	b.w	8005b3e <modbus_vendor_handle_frame+0xdaa>
			}

			// Extract fields from the 18-byte payload
			uint8_t input_type1Raw = frame[2];
 8004e26:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004e2a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	789b      	ldrb	r3, [r3, #2]
 8004e32:	f887 316b 	strb.w	r3, [r7, #363]	@ 0x16b
			uint16_t input_reg1 = (frame[3] << 8) | frame[4];
 8004e36:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004e3a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	3303      	adds	r3, #3
 8004e42:	781b      	ldrb	r3, [r3, #0]
 8004e44:	b21b      	sxth	r3, r3
 8004e46:	021b      	lsls	r3, r3, #8
 8004e48:	b21a      	sxth	r2, r3
 8004e4a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004e4e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	3304      	adds	r3, #4
 8004e56:	781b      	ldrb	r3, [r3, #0]
 8004e58:	b21b      	sxth	r3, r3
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	b21b      	sxth	r3, r3
 8004e5e:	f8a7 3168 	strh.w	r3, [r7, #360]	@ 0x168
			uint8_t op1Raw = frame[5];
 8004e62:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004e66:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	795b      	ldrb	r3, [r3, #5]
 8004e6e:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
			uint16_t compare_value1 = (frame[6] << 8) | frame[7];
 8004e72:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004e76:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	3306      	adds	r3, #6
 8004e7e:	781b      	ldrb	r3, [r3, #0]
 8004e80:	b21b      	sxth	r3, r3
 8004e82:	021b      	lsls	r3, r3, #8
 8004e84:	b21a      	sxth	r2, r3
 8004e86:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004e8a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	3307      	adds	r3, #7
 8004e92:	781b      	ldrb	r3, [r3, #0]
 8004e94:	b21b      	sxth	r3, r3
 8004e96:	4313      	orrs	r3, r2
 8004e98:	b21b      	sxth	r3, r3
 8004e9a:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164
			uint8_t input_type2Raw = frame[8];
 8004e9e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004ea2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	7a1b      	ldrb	r3, [r3, #8]
 8004eaa:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
			uint16_t input_reg2 = (frame[9] << 8) | frame[10];
 8004eae:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004eb2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	3309      	adds	r3, #9
 8004eba:	781b      	ldrb	r3, [r3, #0]
 8004ebc:	b21b      	sxth	r3, r3
 8004ebe:	021b      	lsls	r3, r3, #8
 8004ec0:	b21a      	sxth	r2, r3
 8004ec2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004ec6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	330a      	adds	r3, #10
 8004ece:	781b      	ldrb	r3, [r3, #0]
 8004ed0:	b21b      	sxth	r3, r3
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	b21b      	sxth	r3, r3
 8004ed6:	f8a7 3160 	strh.w	r3, [r7, #352]	@ 0x160
			uint8_t op2Raw = frame[11];
 8004eda:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004ede:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	7adb      	ldrb	r3, [r3, #11]
 8004ee6:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
			uint16_t compare_value2 = (frame[12] << 8) | frame[13];
 8004eea:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004eee:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	330c      	adds	r3, #12
 8004ef6:	781b      	ldrb	r3, [r3, #0]
 8004ef8:	b21b      	sxth	r3, r3
 8004efa:	021b      	lsls	r3, r3, #8
 8004efc:	b21a      	sxth	r2, r3
 8004efe:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004f02:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	330d      	adds	r3, #13
 8004f0a:	781b      	ldrb	r3, [r3, #0]
 8004f0c:	b21b      	sxth	r3, r3
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	b21b      	sxth	r3, r3
 8004f12:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c
			uint8_t joinRaw = frame[14];
 8004f16:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004f1a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	7b9b      	ldrb	r3, [r3, #14]
 8004f22:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
			uint8_t output_typeRaw = frame[15];
 8004f26:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004f2a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	7bdb      	ldrb	r3, [r3, #15]
 8004f32:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
			uint16_t output_reg = (frame[16] << 8) | frame[17];
 8004f36:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004f3a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	3310      	adds	r3, #16
 8004f42:	781b      	ldrb	r3, [r3, #0]
 8004f44:	b21b      	sxth	r3, r3
 8004f46:	021b      	lsls	r3, r3, #8
 8004f48:	b21a      	sxth	r2, r3
 8004f4a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004f4e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	3311      	adds	r3, #17
 8004f56:	781b      	ldrb	r3, [r3, #0]
 8004f58:	b21b      	sxth	r3, r3
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	b21b      	sxth	r3, r3
 8004f5e:	f8a7 3158 	strh.w	r3, [r7, #344]	@ 0x158
			uint16_t output_value = (frame[18] << 8) | frame[19];
 8004f62:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004f66:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	3312      	adds	r3, #18
 8004f6e:	781b      	ldrb	r3, [r3, #0]
 8004f70:	b21b      	sxth	r3, r3
 8004f72:	021b      	lsls	r3, r3, #8
 8004f74:	b21a      	sxth	r2, r3
 8004f76:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004f7a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	3313      	adds	r3, #19
 8004f82:	781b      	ldrb	r3, [r3, #0]
 8004f84:	b21b      	sxth	r3, r3
 8004f86:	4313      	orrs	r3, r2
 8004f88:	b21b      	sxth	r3, r3
 8004f8a:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156

			// Validate fields
			// Ensure types are valid
			if (input_type1Raw == 0 || input_type1Raw > AUTOMATION_TYPE_COUNT || output_typeRaw == 0 || output_typeRaw > AUTOMATION_TYPE_COUNT) {
 8004f8e:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d00b      	beq.n	8004fae <modbus_vendor_handle_frame+0x21a>
 8004f96:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8004f9a:	2b06      	cmp	r3, #6
 8004f9c:	d807      	bhi.n	8004fae <modbus_vendor_handle_frame+0x21a>
 8004f9e:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d003      	beq.n	8004fae <modbus_vendor_handle_frame+0x21a>
 8004fa6:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
 8004faa:	2b06      	cmp	r3, #6
 8004fac:	d909      	bls.n	8004fc2 <modbus_vendor_handle_frame+0x22e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004fae:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8004fb2:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8004fb6:	2203      	movs	r2, #3
 8004fb8:	4618      	mov	r0, r3
 8004fba:	f7ff feb3 	bl	8004d24 <modbus_send_exception>
				return;
 8004fbe:	f000 bdbe 	b.w	8005b3e <modbus_vendor_handle_frame+0xdaa>
			}
			if ((joinRaw != 1) && (input_type2Raw == 0 || input_type2Raw > AUTOMATION_TYPE_COUNT)) {
 8004fc2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004fc6:	2b01      	cmp	r3, #1
 8004fc8:	d011      	beq.n	8004fee <modbus_vendor_handle_frame+0x25a>
 8004fca:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d003      	beq.n	8004fda <modbus_vendor_handle_frame+0x246>
 8004fd2:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8004fd6:	2b06      	cmp	r3, #6
 8004fd8:	d909      	bls.n	8004fee <modbus_vendor_handle_frame+0x25a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004fda:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8004fde:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8004fe2:	2203      	movs	r2, #3
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	f7ff fe9d 	bl	8004d24 <modbus_send_exception>
				return;
 8004fea:	f000 bda8 	b.w	8005b3e <modbus_vendor_handle_frame+0xdaa>
			}

			// Ensure operations are valid
			if (op1Raw == 0 || op1Raw > AUTOMATION_OPERATION_COUNT) {
 8004fee:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d003      	beq.n	8004ffe <modbus_vendor_handle_frame+0x26a>
 8004ff6:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8004ffa:	2b06      	cmp	r3, #6
 8004ffc:	d909      	bls.n	8005012 <modbus_vendor_handle_frame+0x27e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004ffe:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005002:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005006:	2203      	movs	r2, #3
 8005008:	4618      	mov	r0, r3
 800500a:	f7ff fe8b 	bl	8004d24 <modbus_send_exception>
				return;
 800500e:	f000 bd96 	b.w	8005b3e <modbus_vendor_handle_frame+0xdaa>
			}
			if ((joinRaw != 1) && (op2Raw == 0 || op2Raw > AUTOMATION_OPERATION_COUNT)) {
 8005012:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005016:	2b01      	cmp	r3, #1
 8005018:	d011      	beq.n	800503e <modbus_vendor_handle_frame+0x2aa>
 800501a:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 800501e:	2b00      	cmp	r3, #0
 8005020:	d003      	beq.n	800502a <modbus_vendor_handle_frame+0x296>
 8005022:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8005026:	2b06      	cmp	r3, #6
 8005028:	d909      	bls.n	800503e <modbus_vendor_handle_frame+0x2aa>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800502a:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 800502e:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005032:	2203      	movs	r2, #3
 8005034:	4618      	mov	r0, r3
 8005036:	f7ff fe75 	bl	8004d24 <modbus_send_exception>
				return;
 800503a:	f000 bd80 	b.w	8005b3e <modbus_vendor_handle_frame+0xdaa>
			}

			// Ensure join is valid
			if (joinRaw < 1 || joinRaw > AUTOMATION_JOIN_COUNT) {
 800503e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005042:	2b00      	cmp	r3, #0
 8005044:	d003      	beq.n	800504e <modbus_vendor_handle_frame+0x2ba>
 8005046:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800504a:	2b03      	cmp	r3, #3
 800504c:	d909      	bls.n	8005062 <modbus_vendor_handle_frame+0x2ce>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800504e:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005052:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005056:	2203      	movs	r2, #3
 8005058:	4618      	mov	r0, r3
 800505a:	f7ff fe63 	bl	8004d24 <modbus_send_exception>
				return;
 800505e:	f000 bd6e 	b.w	8005b3e <modbus_vendor_handle_frame+0xdaa>
			}


			// Construct the rule (note enums start at 0, but over modbus i start a 1 so that null errors are easier to catch (i.e., they are 0 only if an error has occured))
			RegisterType input_type1 = input_type1Raw - 1;
 8005062:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8005066:	3b01      	subs	r3, #1
 8005068:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
			RegisterType output_type = output_typeRaw - 1;
 800506c:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
 8005070:	3b01      	subs	r3, #1
 8005072:	f887 3154 	strb.w	r3, [r7, #340]	@ 0x154
			ComparisonOp op1 = op1Raw - 1;
 8005076:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800507a:	3b01      	subs	r3, #1
 800507c:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
			LogicJoin join = joinRaw - 1;
 8005080:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005084:	3b01      	subs	r3, #1
 8005086:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152

			RegisterType input_type2 = 0;
 800508a:	2300      	movs	r3, #0
 800508c:	f887 31b7 	strb.w	r3, [r7, #439]	@ 0x1b7
			ComparisonOp op2 = 0;
 8005090:	2300      	movs	r3, #0
 8005092:	f887 31b6 	strb.w	r3, [r7, #438]	@ 0x1b6
			if (joinRaw != 1) {
 8005096:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800509a:	2b01      	cmp	r3, #1
 800509c:	d009      	beq.n	80050b2 <modbus_vendor_handle_frame+0x31e>
				input_type2 = input_type2Raw - 1;
 800509e:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 80050a2:	3b01      	subs	r3, #1
 80050a4:	f887 31b7 	strb.w	r3, [r7, #439]	@ 0x1b7
				op2 = op2Raw - 1;
 80050a8:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 80050ac:	3b01      	subs	r3, #1
 80050ae:	f887 31b6 	strb.w	r3, [r7, #438]	@ 0x1b6
			}


			LogicRule newRule = {
 80050b2:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 80050b6:	f887 3138 	strb.w	r3, [r7, #312]	@ 0x138
 80050ba:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 80050be:	f8a7 313a 	strh.w	r3, [r7, #314]	@ 0x13a
 80050c2:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80050c6:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
 80050ca:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80050ce:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 80050d2:	f897 31b7 	ldrb.w	r3, [r7, #439]	@ 0x1b7
 80050d6:	f887 3140 	strb.w	r3, [r7, #320]	@ 0x140
 80050da:	f8b7 3160 	ldrh.w	r3, [r7, #352]	@ 0x160
 80050de:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
 80050e2:	f897 31b6 	ldrb.w	r3, [r7, #438]	@ 0x1b6
 80050e6:	f887 3144 	strb.w	r3, [r7, #324]	@ 0x144
 80050ea:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 80050ee:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
 80050f2:	f897 3152 	ldrb.w	r3, [r7, #338]	@ 0x152
 80050f6:	f887 3148 	strb.w	r3, [r7, #328]	@ 0x148
 80050fa:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 80050fe:	f887 3149 	strb.w	r3, [r7, #329]	@ 0x149
 8005102:	f8b7 3158 	ldrh.w	r3, [r7, #344]	@ 0x158
 8005106:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
 800510a:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 800510e:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
				.output_reg = output_reg,
				.output_value = output_value
			};


			uint8_t statusByte = 0x01; // Successful
 8005112:	2301      	movs	r3, #1
 8005114:	f887 31b5 	strb.w	r3, [r7, #437]	@ 0x1b5

			bool status = automation_add_rule(newRule);
 8005118:	466b      	mov	r3, sp
 800511a:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 800511e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005122:	6018      	str	r0, [r3, #0]
 8005124:	3304      	adds	r3, #4
 8005126:	8019      	strh	r1, [r3, #0]
 8005128:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800512c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800512e:	f7fc f86d 	bl	800120c <automation_add_rule>
 8005132:	4603      	mov	r3, r0
 8005134:	f887 3151 	strb.w	r3, [r7, #337]	@ 0x151
			if (status == false) {
 8005138:	f897 3151 	ldrb.w	r3, [r7, #337]	@ 0x151
 800513c:	f083 0301 	eor.w	r3, r3, #1
 8005140:	b2db      	uxtb	r3, r3
 8005142:	2b00      	cmp	r3, #0
 8005144:	d002      	beq.n	800514c <modbus_vendor_handle_frame+0x3b8>
				statusByte = 0x00; // Unsuccessful -> no more rules allowable.
 8005146:	2300      	movs	r3, #0
 8005148:	f887 31b5 	strb.w	r3, [r7, #437]	@ 0x1b5
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800514c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005150:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005154:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 8005158:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 800515a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800515e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005162:	2265      	movs	r2, #101	@ 0x65
 8005164:	705a      	strb	r2, [r3, #1]
			responseData[2] = statusByte; // 1 byte to indicate success/failure
 8005166:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800516a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800516e:	f897 21b5 	ldrb.w	r2, [r7, #437]	@ 0x1b5
 8005172:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8005174:	2303      	movs	r3, #3
 8005176:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e

			modbus_send_response(responseData, responseLen);
 800517a:	f8b7 214e 	ldrh.w	r2, [r7, #334]	@ 0x14e
 800517e:	f107 030c 	add.w	r3, r7, #12
 8005182:	4611      	mov	r1, r2
 8005184:	4618      	mov	r0, r3
 8005186:	f7ff fda3 	bl	8004cd0 <modbus_send_response>
 800518a:	f000 bcd8 	b.w	8005b3e <modbus_vendor_handle_frame+0xdaa>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE_COUNT: {
			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			uint16_t ruleCount = automation_get_rule_count();
 800518e:	f7fc f87d 	bl	800128c <automation_get_rule_count>
 8005192:	4603      	mov	r3, r0
 8005194:	f8a7 316e 	strh.w	r3, [r7, #366]	@ 0x16e

			responseData[0] = slave_address; // the address of us
 8005198:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800519c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80051a0:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 80051a4:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 80051a6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80051aa:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80051ae:	2265      	movs	r2, #101	@ 0x65
 80051b0:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 80051b2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80051b6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80051ba:	2202      	movs	r2, #2
 80051bc:	709a      	strb	r2, [r3, #2]
			responseData[3] = ruleCount >> 8; // high byte
 80051be:	f8b7 316e 	ldrh.w	r3, [r7, #366]	@ 0x16e
 80051c2:	0a1b      	lsrs	r3, r3, #8
 80051c4:	b29b      	uxth	r3, r3
 80051c6:	b2da      	uxtb	r2, r3
 80051c8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80051cc:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80051d0:	70da      	strb	r2, [r3, #3]
			responseData[4] = ruleCount & 0x00FF; // low byte
 80051d2:	f8b7 316e 	ldrh.w	r3, [r7, #366]	@ 0x16e
 80051d6:	b2da      	uxtb	r2, r3
 80051d8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80051dc:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80051e0:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 80051e2:	2305      	movs	r3, #5
 80051e4:	f8a7 316c 	strh.w	r3, [r7, #364]	@ 0x16c
			modbus_send_response(responseData, responseLen);
 80051e8:	f8b7 216c 	ldrh.w	r2, [r7, #364]	@ 0x16c
 80051ec:	f107 030c 	add.w	r3, r7, #12
 80051f0:	4611      	mov	r1, r2
 80051f2:	4618      	mov	r0, r3
 80051f4:	f7ff fd6c 	bl	8004cd0 <modbus_send_response>
			break;
 80051f8:	f000 bca1 	b.w	8005b3e <modbus_vendor_handle_frame+0xdaa>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 80051fc:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005200:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8005204:	881b      	ldrh	r3, [r3, #0]
 8005206:	2b06      	cmp	r3, #6
 8005208:	d009      	beq.n	800521e <modbus_vendor_handle_frame+0x48a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800520a:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 800520e:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005212:	2203      	movs	r2, #3
 8005214:	4618      	mov	r0, r3
 8005216:	f7ff fd85 	bl	8004d24 <modbus_send_exception>
				return;
 800521a:	f000 bc90 	b.w	8005b3e <modbus_vendor_handle_frame+0xdaa>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 800521e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005222:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	3302      	adds	r3, #2
 800522a:	781b      	ldrb	r3, [r3, #0]
 800522c:	b21b      	sxth	r3, r3
 800522e:	021b      	lsls	r3, r3, #8
 8005230:	b21a      	sxth	r2, r3
 8005232:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005236:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	3303      	adds	r3, #3
 800523e:	781b      	ldrb	r3, [r3, #0]
 8005240:	b21b      	sxth	r3, r3
 8005242:	4313      	orrs	r3, r2
 8005244:	b21b      	sxth	r3, r3
 8005246:	f8a7 3188 	strh.w	r3, [r7, #392]	@ 0x188

			LogicRule rule;

			bool status = automation_get_rule(ruleIndex, &rule);
 800524a:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 800524e:	f8b7 3188 	ldrh.w	r3, [r7, #392]	@ 0x188
 8005252:	4611      	mov	r1, r2
 8005254:	4618      	mov	r0, r3
 8005256:	f7fc f825 	bl	80012a4 <automation_get_rule>
 800525a:	4603      	mov	r3, r0
 800525c:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
			if (status == false) {
 8005260:	f897 3187 	ldrb.w	r3, [r7, #391]	@ 0x187
 8005264:	f083 0301 	eor.w	r3, r3, #1
 8005268:	b2db      	uxtb	r3, r3
 800526a:	2b00      	cmp	r3, #0
 800526c:	d009      	beq.n	8005282 <modbus_vendor_handle_frame+0x4ee>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800526e:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005272:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005276:	2204      	movs	r2, #4
 8005278:	4618      	mov	r0, r3
 800527a:	f7ff fd53 	bl	8004d24 <modbus_send_exception>
				return;
 800527e:	f000 bc5e 	b.w	8005b3e <modbus_vendor_handle_frame+0xdaa>
			}

			// Extract fields from the rule struct
			// Enumerations have + 1 as to make first index 1 (easier to detect 0 errors).
			uint8_t input_type1Raw = (uint8_t)rule.input_type1 + 1;
 8005282:	f897 3120 	ldrb.w	r3, [r7, #288]	@ 0x120
 8005286:	3301      	adds	r3, #1
 8005288:	f887 3186 	strb.w	r3, [r7, #390]	@ 0x186
			uint16_t input_reg1 = (uint16_t)rule.input_reg1;
 800528c:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005290:	f8a7 3184 	strh.w	r3, [r7, #388]	@ 0x184
			uint8_t op1Raw = (uint8_t)rule.op1 + 1;
 8005294:	f897 3124 	ldrb.w	r3, [r7, #292]	@ 0x124
 8005298:	3301      	adds	r3, #1
 800529a:	f887 3183 	strb.w	r3, [r7, #387]	@ 0x183
			uint16_t compare_value1 = (uint16_t)rule.compare_value1;
 800529e:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80052a2:	f8a7 3180 	strh.w	r3, [r7, #384]	@ 0x180
			uint8_t input_type2Raw = (uint8_t)rule.input_type2 + 1;
 80052a6:	f897 3128 	ldrb.w	r3, [r7, #296]	@ 0x128
 80052aa:	3301      	adds	r3, #1
 80052ac:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
			uint16_t input_reg2 = (uint16_t)rule.input_reg2;
 80052b0:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 80052b4:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c
			uint8_t op2Raw = (uint8_t)rule.op2 + 1;
 80052b8:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 80052bc:	3301      	adds	r3, #1
 80052be:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint16_t compare_value2 = (uint16_t)rule.compare_value2;
 80052c2:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 80052c6:	f8a7 3178 	strh.w	r3, [r7, #376]	@ 0x178
			uint8_t joinRaw = (uint8_t)rule.join + 1;
 80052ca:	f897 3130 	ldrb.w	r3, [r7, #304]	@ 0x130
 80052ce:	3301      	adds	r3, #1
 80052d0:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
			uint8_t output_typeRaw = (uint8_t)rule.output_type + 1;
 80052d4:	f897 3131 	ldrb.w	r3, [r7, #305]	@ 0x131
 80052d8:	3301      	adds	r3, #1
 80052da:	f887 3176 	strb.w	r3, [r7, #374]	@ 0x176
			uint16_t output_reg = (uint16_t)rule.output_reg;
 80052de:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 80052e2:	f8a7 3174 	strh.w	r3, [r7, #372]	@ 0x174
			uint16_t output_value = (uint16_t)rule.output_value;
 80052e6:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 80052ea:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			// Create the response frame
			responseData[0] = slave_address; // the address of us
 80052ee:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80052f2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80052f6:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 80052fa:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_RULE;
 80052fc:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005300:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005304:	2267      	movs	r2, #103	@ 0x67
 8005306:	705a      	strb	r2, [r3, #1]

			responseData[2] = input_type1Raw;
 8005308:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800530c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005310:	f897 2186 	ldrb.w	r2, [r7, #390]	@ 0x186
 8005314:	709a      	strb	r2, [r3, #2]
			responseData[3] = input_reg1 >> 8; // high bit
 8005316:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 800531a:	0a1b      	lsrs	r3, r3, #8
 800531c:	b29b      	uxth	r3, r3
 800531e:	b2da      	uxtb	r2, r3
 8005320:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005324:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005328:	70da      	strb	r2, [r3, #3]
			responseData[4] = input_reg1 & 0xFF; // low bit
 800532a:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 800532e:	b2da      	uxtb	r2, r3
 8005330:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005334:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005338:	711a      	strb	r2, [r3, #4]
			responseData[5] = op1Raw;
 800533a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800533e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005342:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8005346:	715a      	strb	r2, [r3, #5]
			responseData[6] = compare_value1 >> 8;
 8005348:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 800534c:	0a1b      	lsrs	r3, r3, #8
 800534e:	b29b      	uxth	r3, r3
 8005350:	b2da      	uxtb	r2, r3
 8005352:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005356:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800535a:	719a      	strb	r2, [r3, #6]
			responseData[7] = compare_value1 & 0xFF;
 800535c:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 8005360:	b2da      	uxtb	r2, r3
 8005362:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005366:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800536a:	71da      	strb	r2, [r3, #7]
			responseData[8] = input_type2Raw;
 800536c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005370:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005374:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 8005378:	721a      	strb	r2, [r3, #8]
			responseData[9] = input_reg2 >> 8;
 800537a:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 800537e:	0a1b      	lsrs	r3, r3, #8
 8005380:	b29b      	uxth	r3, r3
 8005382:	b2da      	uxtb	r2, r3
 8005384:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005388:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800538c:	725a      	strb	r2, [r3, #9]
			responseData[10] = input_reg2 & 0xFF;
 800538e:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8005392:	b2da      	uxtb	r2, r3
 8005394:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005398:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800539c:	729a      	strb	r2, [r3, #10]
			responseData[11] = op2Raw;
 800539e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80053a2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80053a6:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 80053aa:	72da      	strb	r2, [r3, #11]
			responseData[12] = compare_value2 >> 8;
 80053ac:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 80053b0:	0a1b      	lsrs	r3, r3, #8
 80053b2:	b29b      	uxth	r3, r3
 80053b4:	b2da      	uxtb	r2, r3
 80053b6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80053ba:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80053be:	731a      	strb	r2, [r3, #12]
			responseData[13] = compare_value2 & 0xFF;
 80053c0:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 80053c4:	b2da      	uxtb	r2, r3
 80053c6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80053ca:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80053ce:	735a      	strb	r2, [r3, #13]
			responseData[14] = joinRaw;
 80053d0:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80053d4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80053d8:	f897 2177 	ldrb.w	r2, [r7, #375]	@ 0x177
 80053dc:	739a      	strb	r2, [r3, #14]
			responseData[15] = output_typeRaw;
 80053de:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80053e2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80053e6:	f897 2176 	ldrb.w	r2, [r7, #374]	@ 0x176
 80053ea:	73da      	strb	r2, [r3, #15]
			responseData[16] = output_reg >> 8;
 80053ec:	f8b7 3174 	ldrh.w	r3, [r7, #372]	@ 0x174
 80053f0:	0a1b      	lsrs	r3, r3, #8
 80053f2:	b29b      	uxth	r3, r3
 80053f4:	b2da      	uxtb	r2, r3
 80053f6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80053fa:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80053fe:	741a      	strb	r2, [r3, #16]
			responseData[17] = output_reg & 0xFF;
 8005400:	f8b7 3174 	ldrh.w	r3, [r7, #372]	@ 0x174
 8005404:	b2da      	uxtb	r2, r3
 8005406:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800540a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800540e:	745a      	strb	r2, [r3, #17]
			responseData[18] = output_value >> 8;
 8005410:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8005414:	0a1b      	lsrs	r3, r3, #8
 8005416:	b29b      	uxth	r3, r3
 8005418:	b2da      	uxtb	r2, r3
 800541a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800541e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005422:	749a      	strb	r2, [r3, #18]
			responseData[19] = output_value & 0xFF;
 8005424:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8005428:	b2da      	uxtb	r2, r3
 800542a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800542e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005432:	74da      	strb	r2, [r3, #19]

			uint16_t responseLen = 20;
 8005434:	2314      	movs	r3, #20
 8005436:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170
			modbus_send_response(responseData, responseLen);
 800543a:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 800543e:	f107 030c 	add.w	r3, r7, #12
 8005442:	4611      	mov	r1, r2
 8005444:	4618      	mov	r0, r3
 8005446:	f7ff fc43 	bl	8004cd0 <modbus_send_response>
 800544a:	e378      	b.n	8005b3e <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_DEL_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 800544c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005450:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8005454:	881b      	ldrh	r3, [r3, #0]
 8005456:	2b06      	cmp	r3, #6
 8005458:	d008      	beq.n	800546c <modbus_vendor_handle_frame+0x6d8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800545a:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 800545e:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005462:	2203      	movs	r2, #3
 8005464:	4618      	mov	r0, r3
 8005466:	f7ff fc5d 	bl	8004d24 <modbus_send_exception>
				return;
 800546a:	e368      	b.n	8005b3e <modbus_vendor_handle_frame+0xdaa>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 800546c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005470:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	3302      	adds	r3, #2
 8005478:	781b      	ldrb	r3, [r3, #0]
 800547a:	b21b      	sxth	r3, r3
 800547c:	021b      	lsls	r3, r3, #8
 800547e:	b21a      	sxth	r2, r3
 8005480:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005484:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	3303      	adds	r3, #3
 800548c:	781b      	ldrb	r3, [r3, #0]
 800548e:	b21b      	sxth	r3, r3
 8005490:	4313      	orrs	r3, r2
 8005492:	b21b      	sxth	r3, r3
 8005494:	f8a7 318e 	strh.w	r3, [r7, #398]	@ 0x18e

			bool status = automation_delete_rule(ruleIndex);
 8005498:	f8b7 318e 	ldrh.w	r3, [r7, #398]	@ 0x18e
 800549c:	4618      	mov	r0, r3
 800549e:	f7fb ff2d 	bl	80012fc <automation_delete_rule>
 80054a2:	4603      	mov	r3, r0
 80054a4:	f887 318d 	strb.w	r3, [r7, #397]	@ 0x18d
			if (status == false) {
 80054a8:	f897 318d 	ldrb.w	r3, [r7, #397]	@ 0x18d
 80054ac:	f083 0301 	eor.w	r3, r3, #1
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d008      	beq.n	80054c8 <modbus_vendor_handle_frame+0x734>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80054b6:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80054ba:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80054be:	2204      	movs	r2, #4
 80054c0:	4618      	mov	r0, r3
 80054c2:	f7ff fc2f 	bl	8004d24 <modbus_send_exception>
				return;
 80054c6:	e33a      	b.n	8005b3e <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80054c8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80054cc:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80054d0:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 80054d4:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_DEL_RULE;
 80054d6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80054da:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80054de:	2268      	movs	r2, #104	@ 0x68
 80054e0:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 1 byte to indicate success --> no failure byte at this point
 80054e2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80054e6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80054ea:	2201      	movs	r2, #1
 80054ec:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 80054ee:	2303      	movs	r3, #3
 80054f0:	f8a7 318a 	strh.w	r3, [r7, #394]	@ 0x18a

			modbus_send_response(responseData, responseLen);
 80054f4:	f8b7 218a 	ldrh.w	r2, [r7, #394]	@ 0x18a
 80054f8:	f107 030c 	add.w	r3, r7, #12
 80054fc:	4611      	mov	r1, r2
 80054fe:	4618      	mov	r0, r3
 8005500:	f7ff fbe6 	bl	8004cd0 <modbus_send_response>
 8005504:	e31b      	b.n	8005b3e <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 8005506:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800550a:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 800550e:	881b      	ldrh	r3, [r3, #0]
 8005510:	2b06      	cmp	r3, #6
 8005512:	d008      	beq.n	8005526 <modbus_vendor_handle_frame+0x792>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005514:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005518:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 800551c:	2203      	movs	r2, #3
 800551e:	4618      	mov	r0, r3
 8005520:	f7ff fc00 	bl	8004d24 <modbus_send_exception>
				return;
 8005524:	e30b      	b.n	8005b3e <modbus_vendor_handle_frame+0xdaa>
			}

			if (frame[2] == 0 || frame[2] > 2) {
 8005526:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800552a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	3302      	adds	r3, #2
 8005532:	781b      	ldrb	r3, [r3, #0]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d008      	beq.n	800554a <modbus_vendor_handle_frame+0x7b6>
 8005538:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800553c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	3302      	adds	r3, #2
 8005544:	781b      	ldrb	r3, [r3, #0]
 8005546:	2b02      	cmp	r3, #2
 8005548:	d908      	bls.n	800555c <modbus_vendor_handle_frame+0x7c8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800554a:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 800554e:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005552:	2203      	movs	r2, #3
 8005554:	4618      	mov	r0, r3
 8005556:	f7ff fbe5 	bl	8004d24 <modbus_send_exception>
				return;
 800555a:	e2f0      	b.n	8005b3e <modbus_vendor_handle_frame+0xdaa>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 800555c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005560:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	3302      	adds	r3, #2
 8005568:	781b      	ldrb	r3, [r3, #0]
 800556a:	3b01      	subs	r3, #1
 800556c:	f887 3193 	strb.w	r3, [r7, #403]	@ 0x193

			bool status = io_virtual_add(registerType);
 8005570:	f897 3193 	ldrb.w	r3, [r7, #403]	@ 0x193
 8005574:	4618      	mov	r0, r3
 8005576:	f7fd faf5 	bl	8002b64 <io_virtual_add>
 800557a:	4603      	mov	r3, r0
 800557c:	f887 3192 	strb.w	r3, [r7, #402]	@ 0x192
			if (status == false) {
 8005580:	f897 3192 	ldrb.w	r3, [r7, #402]	@ 0x192
 8005584:	f083 0301 	eor.w	r3, r3, #1
 8005588:	b2db      	uxtb	r3, r3
 800558a:	2b00      	cmp	r3, #0
 800558c:	d008      	beq.n	80055a0 <modbus_vendor_handle_frame+0x80c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800558e:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005592:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005596:	2204      	movs	r2, #4
 8005598:	4618      	mov	r0, r3
 800559a:	f7ff fbc3 	bl	8004d24 <modbus_send_exception>
				return;
 800559e:	e2ce      	b.n	8005b3e <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 80055a0:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80055a4:	f887 311c 	strb.w	r3, [r7, #284]	@ 0x11c
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG;
 80055a8:	2369      	movs	r3, #105	@ 0x69
 80055aa:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
			responseData[2] = 0x01; // status
 80055ae:	2301      	movs	r3, #1
 80055b0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

			uint16_t responseLen = 3;
 80055b4:	2303      	movs	r3, #3
 80055b6:	f8a7 3190 	strh.w	r3, [r7, #400]	@ 0x190

			modbus_send_response(responseData, responseLen);
 80055ba:	f8b7 2190 	ldrh.w	r2, [r7, #400]	@ 0x190
 80055be:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80055c2:	4611      	mov	r1, r2
 80055c4:	4618      	mov	r0, r3
 80055c6:	f7ff fb83 	bl	8004cd0 <modbus_send_response>
 80055ca:	e2b8      	b.n	8005b3e <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, CRC Low, CRC High)
			if (len != 7) {
 80055cc:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80055d0:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 80055d4:	881b      	ldrh	r3, [r3, #0]
 80055d6:	2b07      	cmp	r3, #7
 80055d8:	d008      	beq.n	80055ec <modbus_vendor_handle_frame+0x858>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80055da:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80055de:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80055e2:	2203      	movs	r2, #3
 80055e4:	4618      	mov	r0, r3
 80055e6:	f7ff fb9d 	bl	8004d24 <modbus_send_exception>
				return;
 80055ea:	e2a8      	b.n	8005b3e <modbus_vendor_handle_frame+0xdaa>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 80055ec:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80055f0:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	3302      	adds	r3, #2
 80055f8:	781b      	ldrb	r3, [r3, #0]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d008      	beq.n	8005610 <modbus_vendor_handle_frame+0x87c>
 80055fe:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005602:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	3302      	adds	r3, #2
 800560a:	781b      	ldrb	r3, [r3, #0]
 800560c:	2b02      	cmp	r3, #2
 800560e:	d908      	bls.n	8005622 <modbus_vendor_handle_frame+0x88e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005610:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005614:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005618:	2203      	movs	r2, #3
 800561a:	4618      	mov	r0, r3
 800561c:	f7ff fb82 	bl	8004d24 <modbus_send_exception>
				return;
 8005620:	e28d      	b.n	8005b3e <modbus_vendor_handle_frame+0xdaa>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8005622:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005626:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	3302      	adds	r3, #2
 800562e:	781b      	ldrb	r3, [r3, #0]
 8005630:	3b01      	subs	r3, #1
 8005632:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b

			// Get Address
			uint16_t address = frame[3] << 8 | frame[4];
 8005636:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800563a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	3303      	adds	r3, #3
 8005642:	781b      	ldrb	r3, [r3, #0]
 8005644:	b21b      	sxth	r3, r3
 8005646:	021b      	lsls	r3, r3, #8
 8005648:	b21a      	sxth	r2, r3
 800564a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800564e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	3304      	adds	r3, #4
 8005656:	781b      	ldrb	r3, [r3, #0]
 8005658:	b21b      	sxth	r3, r3
 800565a:	4313      	orrs	r3, r2
 800565c:	b21b      	sxth	r3, r3
 800565e:	f8a7 3198 	strh.w	r3, [r7, #408]	@ 0x198

			uint16_t value;
			bool status = io_virtual_read(registerType, address, &value);
 8005662:	f507 728d 	add.w	r2, r7, #282	@ 0x11a
 8005666:	f8b7 1198 	ldrh.w	r1, [r7, #408]	@ 0x198
 800566a:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 800566e:	4618      	mov	r0, r3
 8005670:	f7fd faec 	bl	8002c4c <io_virtual_read>
 8005674:	4603      	mov	r3, r0
 8005676:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197
			if (status == false) {
 800567a:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 800567e:	f083 0301 	eor.w	r3, r3, #1
 8005682:	b2db      	uxtb	r3, r3
 8005684:	2b00      	cmp	r3, #0
 8005686:	d008      	beq.n	800569a <modbus_vendor_handle_frame+0x906>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005688:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 800568c:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005690:	2204      	movs	r2, #4
 8005692:	4618      	mov	r0, r3
 8005694:	f7ff fb46 	bl	8004d24 <modbus_send_exception>
				return;
 8005698:	e251      	b.n	8005b3e <modbus_vendor_handle_frame+0xdaa>
			}


			// Create the response frame
			uint8_t byteCount;
			switch (registerType) {
 800569a:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d002      	beq.n	80056a8 <modbus_vendor_handle_frame+0x914>
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	d004      	beq.n	80056b0 <modbus_vendor_handle_frame+0x91c>
 80056a6:	e007      	b.n	80056b8 <modbus_vendor_handle_frame+0x924>
				case VIR_COIL:
					byteCount = 1;
 80056a8:	2301      	movs	r3, #1
 80056aa:	f887 31b4 	strb.w	r3, [r7, #436]	@ 0x1b4
					break;
 80056ae:	e003      	b.n	80056b8 <modbus_vendor_handle_frame+0x924>
				case VIR_HOLDING:
					byteCount = 2;
 80056b0:	2302      	movs	r3, #2
 80056b2:	f887 31b4 	strb.w	r3, [r7, #436]	@ 0x1b4
					break;
 80056b6:	bf00      	nop
			}

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80056b8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80056bc:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80056c0:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 80056c4:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG;
 80056c6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80056ca:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80056ce:	226a      	movs	r2, #106	@ 0x6a
 80056d0:	705a      	strb	r2, [r3, #1]
			responseData[2] = byteCount;
 80056d2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80056d6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80056da:	f897 21b4 	ldrb.w	r2, [r7, #436]	@ 0x1b4
 80056de:	709a      	strb	r2, [r3, #2]

			switch (registerType) {
 80056e0:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d002      	beq.n	80056ee <modbus_vendor_handle_frame+0x95a>
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	d00e      	beq.n	800570a <modbus_vendor_handle_frame+0x976>
 80056ec:	e020      	b.n	8005730 <modbus_vendor_handle_frame+0x99c>
				case VIR_COIL:
					responseData[3] = (value != 0) ? 1 : 0;
 80056ee:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	bf14      	ite	ne
 80056f6:	2301      	movne	r3, #1
 80056f8:	2300      	moveq	r3, #0
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	461a      	mov	r2, r3
 80056fe:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005702:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005706:	70da      	strb	r2, [r3, #3]
					break;
 8005708:	e012      	b.n	8005730 <modbus_vendor_handle_frame+0x99c>
				case VIR_HOLDING:
					responseData[3] = value >> 8; // high byte
 800570a:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 800570e:	0a1b      	lsrs	r3, r3, #8
 8005710:	b29b      	uxth	r3, r3
 8005712:	b2da      	uxtb	r2, r3
 8005714:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005718:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800571c:	70da      	strb	r2, [r3, #3]
					responseData[4] = value & 0xFF; // low byte
 800571e:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 8005722:	b2da      	uxtb	r2, r3
 8005724:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005728:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800572c:	711a      	strb	r2, [r3, #4]
					break;
 800572e:	bf00      	nop
			}

			uint16_t responseLen = 3 + byteCount; // slave address, function, byte count, (byte count bytes)
 8005730:	f897 31b4 	ldrb.w	r3, [r7, #436]	@ 0x1b4
 8005734:	b29b      	uxth	r3, r3
 8005736:	3303      	adds	r3, #3
 8005738:	f8a7 3194 	strh.w	r3, [r7, #404]	@ 0x194

			modbus_send_response(responseData, responseLen);
 800573c:	f8b7 2194 	ldrh.w	r2, [r7, #404]	@ 0x194
 8005740:	f107 030c 	add.w	r3, r7, #12
 8005744:	4611      	mov	r1, r2
 8005746:	4618      	mov	r0, r3
 8005748:	f7ff fac2 	bl	8004cd0 <modbus_send_response>
 800574c:	e1f7      	b.n	8005b3e <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, Value High, Value Low, CRC Low, CRC High)
			if (len != 9) {
 800574e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005752:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8005756:	881b      	ldrh	r3, [r3, #0]
 8005758:	2b09      	cmp	r3, #9
 800575a:	d008      	beq.n	800576e <modbus_vendor_handle_frame+0x9da>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800575c:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005760:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005764:	2203      	movs	r2, #3
 8005766:	4618      	mov	r0, r3
 8005768:	f7ff fadc 	bl	8004d24 <modbus_send_exception>
				return;
 800576c:	e1e7      	b.n	8005b3e <modbus_vendor_handle_frame+0xdaa>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 800576e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005772:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	3302      	adds	r3, #2
 800577a:	781b      	ldrb	r3, [r3, #0]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d008      	beq.n	8005792 <modbus_vendor_handle_frame+0x9fe>
 8005780:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005784:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	3302      	adds	r3, #2
 800578c:	781b      	ldrb	r3, [r3, #0]
 800578e:	2b02      	cmp	r3, #2
 8005790:	d908      	bls.n	80057a4 <modbus_vendor_handle_frame+0xa10>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005792:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005796:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 800579a:	2203      	movs	r2, #3
 800579c:	4618      	mov	r0, r3
 800579e:	f7ff fac1 	bl	8004d24 <modbus_send_exception>
				return;
 80057a2:	e1cc      	b.n	8005b3e <modbus_vendor_handle_frame+0xdaa>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 80057a4:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80057a8:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	3302      	adds	r3, #2
 80057b0:	781b      	ldrb	r3, [r3, #0]
 80057b2:	3b01      	subs	r3, #1
 80057b4:	f887 31a5 	strb.w	r3, [r7, #421]	@ 0x1a5

			// Get Address and value
			uint16_t address = (frame[3] << 8) | frame[4];
 80057b8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80057bc:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	3303      	adds	r3, #3
 80057c4:	781b      	ldrb	r3, [r3, #0]
 80057c6:	b21b      	sxth	r3, r3
 80057c8:	021b      	lsls	r3, r3, #8
 80057ca:	b21a      	sxth	r2, r3
 80057cc:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80057d0:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	3304      	adds	r3, #4
 80057d8:	781b      	ldrb	r3, [r3, #0]
 80057da:	b21b      	sxth	r3, r3
 80057dc:	4313      	orrs	r3, r2
 80057de:	b21b      	sxth	r3, r3
 80057e0:	f8a7 31a2 	strh.w	r3, [r7, #418]	@ 0x1a2
			uint16_t value = (frame[5] << 8) | frame[6];
 80057e4:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80057e8:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	3305      	adds	r3, #5
 80057f0:	781b      	ldrb	r3, [r3, #0]
 80057f2:	b21b      	sxth	r3, r3
 80057f4:	021b      	lsls	r3, r3, #8
 80057f6:	b21a      	sxth	r2, r3
 80057f8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80057fc:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	3306      	adds	r3, #6
 8005804:	781b      	ldrb	r3, [r3, #0]
 8005806:	b21b      	sxth	r3, r3
 8005808:	4313      	orrs	r3, r2
 800580a:	b21b      	sxth	r3, r3
 800580c:	f8a7 31a0 	strh.w	r3, [r7, #416]	@ 0x1a0


			bool status = io_virtual_write(registerType, address, value);
 8005810:	f8b7 21a0 	ldrh.w	r2, [r7, #416]	@ 0x1a0
 8005814:	f8b7 11a2 	ldrh.w	r1, [r7, #418]	@ 0x1a2
 8005818:	f897 31a5 	ldrb.w	r3, [r7, #421]	@ 0x1a5
 800581c:	4618      	mov	r0, r3
 800581e:	f7fd fa55 	bl	8002ccc <io_virtual_write>
 8005822:	4603      	mov	r3, r0
 8005824:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
			if (status == false) {
 8005828:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 800582c:	f083 0301 	eor.w	r3, r3, #1
 8005830:	b2db      	uxtb	r3, r3
 8005832:	2b00      	cmp	r3, #0
 8005834:	d008      	beq.n	8005848 <modbus_vendor_handle_frame+0xab4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005836:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 800583a:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 800583e:	2204      	movs	r2, #4
 8005840:	4618      	mov	r0, r3
 8005842:	f7ff fa6f 	bl	8004d24 <modbus_send_exception>
				return;
 8005846:	e17a      	b.n	8005b3e <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint16_t responseLen = 3; // slave address, function, status byte
 8005848:	2303      	movs	r3, #3
 800584a:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800584e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005852:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005856:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 800585a:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG;
 800585c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005860:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005864:	226b      	movs	r2, #107	@ 0x6b
 8005866:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 0x01 = success
 8005868:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800586c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005870:	2201      	movs	r2, #1
 8005872:	709a      	strb	r2, [r3, #2]

			modbus_send_response(responseData, responseLen);
 8005874:	f8b7 219c 	ldrh.w	r2, [r7, #412]	@ 0x19c
 8005878:	f107 030c 	add.w	r3, r7, #12
 800587c:	4611      	mov	r1, r2
 800587e:	4618      	mov	r0, r3
 8005880:	f7ff fa26 	bl	8004cd0 <modbus_send_response>
 8005884:	e15b      	b.n	8005b3e <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 8005886:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800588a:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 800588e:	881b      	ldrh	r3, [r3, #0]
 8005890:	2b06      	cmp	r3, #6
 8005892:	d008      	beq.n	80058a6 <modbus_vendor_handle_frame+0xb12>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005894:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005898:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 800589c:	2203      	movs	r2, #3
 800589e:	4618      	mov	r0, r3
 80058a0:	f7ff fa40 	bl	8004d24 <modbus_send_exception>
				return;
 80058a4:	e14b      	b.n	8005b3e <modbus_vendor_handle_frame+0xdaa>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 80058a6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80058aa:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	3302      	adds	r3, #2
 80058b2:	781b      	ldrb	r3, [r3, #0]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d008      	beq.n	80058ca <modbus_vendor_handle_frame+0xb36>
 80058b8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80058bc:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	3302      	adds	r3, #2
 80058c4:	781b      	ldrb	r3, [r3, #0]
 80058c6:	2b02      	cmp	r3, #2
 80058c8:	d908      	bls.n	80058dc <modbus_vendor_handle_frame+0xb48>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80058ca:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80058ce:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80058d2:	2203      	movs	r2, #3
 80058d4:	4618      	mov	r0, r3
 80058d6:	f7ff fa25 	bl	8004d24 <modbus_send_exception>
				return;
 80058da:	e130      	b.n	8005b3e <modbus_vendor_handle_frame+0xdaa>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 80058dc:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80058e0:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	3302      	adds	r3, #2
 80058e8:	781b      	ldrb	r3, [r3, #0]
 80058ea:	3b01      	subs	r3, #1
 80058ec:	f887 31a9 	strb.w	r3, [r7, #425]	@ 0x1a9

			uint16_t count;
			bool status = io_virtual_get_count(registerType, &count);
 80058f0:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 80058f4:	f897 31a9 	ldrb.w	r3, [r7, #425]	@ 0x1a9
 80058f8:	4611      	mov	r1, r2
 80058fa:	4618      	mov	r0, r3
 80058fc:	f7fd f97e 	bl	8002bfc <io_virtual_get_count>
 8005900:	4603      	mov	r3, r0
 8005902:	f887 31a8 	strb.w	r3, [r7, #424]	@ 0x1a8
			if (status == false) {
 8005906:	f897 31a8 	ldrb.w	r3, [r7, #424]	@ 0x1a8
 800590a:	f083 0301 	eor.w	r3, r3, #1
 800590e:	b2db      	uxtb	r3, r3
 8005910:	2b00      	cmp	r3, #0
 8005912:	d008      	beq.n	8005926 <modbus_vendor_handle_frame+0xb92>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005914:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005918:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 800591c:	2204      	movs	r2, #4
 800591e:	4618      	mov	r0, r3
 8005920:	f7ff fa00 	bl	8004d24 <modbus_send_exception>
				return;
 8005924:	e10b      	b.n	8005b3e <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005926:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800592a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800592e:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 8005932:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT;
 8005934:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005938:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800593c:	226c      	movs	r2, #108	@ 0x6c
 800593e:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count
 8005940:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005944:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005948:	2202      	movs	r2, #2
 800594a:	709a      	strb	r2, [r3, #2]
			responseData[3] = count >> 8; // high byte
 800594c:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8005950:	0a1b      	lsrs	r3, r3, #8
 8005952:	b29b      	uxth	r3, r3
 8005954:	b2da      	uxtb	r2, r3
 8005956:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800595a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800595e:	70da      	strb	r2, [r3, #3]
			responseData[4] = count & 0xFF; // low byte
 8005960:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8005964:	b2da      	uxtb	r2, r3
 8005966:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800596a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800596e:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 8005970:	2305      	movs	r3, #5
 8005972:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6

			modbus_send_response(responseData, responseLen);
 8005976:	f8b7 21a6 	ldrh.w	r2, [r7, #422]	@ 0x1a6
 800597a:	f107 030c 	add.w	r3, r7, #12
 800597e:	4611      	mov	r1, r2
 8005980:	4618      	mov	r0, r3
 8005982:	f7ff f9a5 	bl	8004cd0 <modbus_send_response>
 8005986:	e0da      	b.n	8005b3e <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, 0x01, 0x01, CRC Low, CRC High)
			// must send two 0x01 bytes to confirm
			if (len != 6) {
 8005988:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800598c:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8005990:	881b      	ldrh	r3, [r3, #0]
 8005992:	2b06      	cmp	r3, #6
 8005994:	d008      	beq.n	80059a8 <modbus_vendor_handle_frame+0xc14>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005996:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 800599a:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 800599e:	2203      	movs	r2, #3
 80059a0:	4618      	mov	r0, r3
 80059a2:	f7ff f9bf 	bl	8004d24 <modbus_send_exception>
				return;
 80059a6:	e0ca      	b.n	8005b3e <modbus_vendor_handle_frame+0xdaa>
			}

			if (frame[2] != 1 || frame[3] != 1) {
 80059a8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80059ac:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	3302      	adds	r3, #2
 80059b4:	781b      	ldrb	r3, [r3, #0]
 80059b6:	2b01      	cmp	r3, #1
 80059b8:	d108      	bne.n	80059cc <modbus_vendor_handle_frame+0xc38>
 80059ba:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80059be:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	3303      	adds	r3, #3
 80059c6:	781b      	ldrb	r3, [r3, #0]
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d008      	beq.n	80059de <modbus_vendor_handle_frame+0xc4a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80059cc:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80059d0:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80059d4:	2203      	movs	r2, #3
 80059d6:	4618      	mov	r0, r3
 80059d8:	f7ff f9a4 	bl	8004d24 <modbus_send_exception>
				return;
 80059dc:	e0af      	b.n	8005b3e <modbus_vendor_handle_frame+0xdaa>
			}


			bool status = io_virtual_clear();
 80059de:	f7fd fb43 	bl	8003068 <io_virtual_clear>
 80059e2:	4603      	mov	r3, r0
 80059e4:	f887 31ad 	strb.w	r3, [r7, #429]	@ 0x1ad
			if (status == false) {
 80059e8:	f897 31ad 	ldrb.w	r3, [r7, #429]	@ 0x1ad
 80059ec:	f083 0301 	eor.w	r3, r3, #1
 80059f0:	b2db      	uxtb	r3, r3
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d008      	beq.n	8005a08 <modbus_vendor_handle_frame+0xc74>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80059f6:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80059fa:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80059fe:	2204      	movs	r2, #4
 8005a00:	4618      	mov	r0, r3
 8005a02:	f7ff f98f 	bl	8004d24 <modbus_send_exception>
				return;
 8005a06:	e09a      	b.n	8005b3e <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 8005a08:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005a0c:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
			responseData[1] = MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG;
 8005a10:	236d      	movs	r3, #109	@ 0x6d
 8005a12:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
			responseData[2] = 0x01; // status
 8005a16:	2301      	movs	r3, #1
 8005a18:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

			uint16_t responseLen = 3;
 8005a1c:	2303      	movs	r3, #3
 8005a1e:	f8a7 31aa 	strh.w	r3, [r7, #426]	@ 0x1aa

			modbus_send_response(responseData, responseLen);
 8005a22:	f8b7 21aa 	ldrh.w	r2, [r7, #426]	@ 0x1aa
 8005a26:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8005a2a:	4611      	mov	r1, r2
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	f7ff f94f 	bl	8004cd0 <modbus_send_response>
 8005a32:	e084      	b.n	8005b3e <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_RTC: {
			// Check request length (Slave Address, Function Code, 7x data, CRC Low, CRC High)
			if (len != 11) {
 8005a34:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005a38:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8005a3c:	881b      	ldrh	r3, [r3, #0]
 8005a3e:	2b0b      	cmp	r3, #11
 8005a40:	d008      	beq.n	8005a54 <modbus_vendor_handle_frame+0xcc0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005a42:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005a46:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005a4a:	2203      	movs	r2, #3
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	f7ff f969 	bl	8004d24 <modbus_send_exception>
				return;
 8005a52:	e074      	b.n	8005b3e <modbus_vendor_handle_frame+0xdaa>
			}

			RTC_Time setTime;
			setTime.seconds 	= frame[2];
 8005a54:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005a58:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	789b      	ldrb	r3, [r3, #2]
 8005a60:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
			setTime.minutes		= frame[3];
 8005a64:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005a68:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	78db      	ldrb	r3, [r3, #3]
 8005a70:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
			setTime.hours		= frame[4];
 8005a74:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005a78:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	791b      	ldrb	r3, [r3, #4]
 8005a80:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
			setTime.day_of_week	= frame[5];
 8005a84:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005a88:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	795b      	ldrb	r3, [r3, #5]
 8005a90:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
			setTime.day			= frame[6];
 8005a94:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005a98:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	799b      	ldrb	r3, [r3, #6]
 8005aa0:	f887 3110 	strb.w	r3, [r7, #272]	@ 0x110
			setTime.month		= frame[7];
 8005aa4:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005aa8:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	79db      	ldrb	r3, [r3, #7]
 8005ab0:	f887 3111 	strb.w	r3, [r7, #273]	@ 0x111
			setTime.year		= frame[8];
 8005ab4:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005ab8:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	7a1b      	ldrb	r3, [r3, #8]
 8005ac0:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112

			// Set time on DS3231
			HAL_StatusTypeDef status = DS3231_SetTime(&setTime);
 8005ac4:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8005ac8:	4618      	mov	r0, r3
 8005aca:	f000 fb05 	bl	80060d8 <DS3231_SetTime>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	f887 31b1 	strb.w	r3, [r7, #433]	@ 0x1b1
			if (status != HAL_OK) {
 8005ad4:	f897 31b1 	ldrb.w	r3, [r7, #433]	@ 0x1b1
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d008      	beq.n	8005aee <modbus_vendor_handle_frame+0xd5a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005adc:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005ae0:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005ae4:	2204      	movs	r2, #4
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	f7ff f91c 	bl	8004d24 <modbus_send_exception>
				return;
 8005aec:	e027      	b.n	8005b3e <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005aee:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005af2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005af6:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 8005afa:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_RTC;
 8005afc:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005b00:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005b04:	226e      	movs	r2, #110	@ 0x6e
 8005b06:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8005b08:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005b0c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005b10:	2201      	movs	r2, #1
 8005b12:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8005b14:	2303      	movs	r3, #3
 8005b16:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae

			modbus_send_response(responseData, responseLen);
 8005b1a:	f8b7 21ae 	ldrh.w	r2, [r7, #430]	@ 0x1ae
 8005b1e:	f107 030c 	add.w	r3, r7, #12
 8005b22:	4611      	mov	r1, r2
 8005b24:	4618      	mov	r0, r3
 8005b26:	f7ff f8d3 	bl	8004cd0 <modbus_send_response>
 8005b2a:	e008      	b.n	8005b3e <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		default: {
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8005b2c:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005b30:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005b34:	2201      	movs	r2, #1
 8005b36:	4618      	mov	r0, r3
 8005b38:	f7ff f8f4 	bl	8004d24 <modbus_send_exception>
			break;
 8005b3c:	bf00      	nop
		}
	}
}
 8005b3e:	f507 77dc 	add.w	r7, r7, #440	@ 0x1b8
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}
 8005b46:	bf00      	nop

08005b48 <RS485_SetTransmitMode>:
static volatile uint8_t rs485_rx_frame_tail = 0; // points to where the oldest unprocessed frame is
static volatile uint8_t rs485_tx_frame_head = 0;
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

void RS485_SetTransmitMode(void) {
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8005b4c:	4b07      	ldr	r3, [pc, #28]	@ (8005b6c <RS485_SetTransmitMode+0x24>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4a07      	ldr	r2, [pc, #28]	@ (8005b70 <RS485_SetTransmitMode+0x28>)
 8005b52:	8811      	ldrh	r1, [r2, #0]
 8005b54:	2201      	movs	r2, #1
 8005b56:	4618      	mov	r0, r3
 8005b58:	f003 f84e 	bl	8008bf8 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8005b5c:	2201      	movs	r2, #1
 8005b5e:	2140      	movs	r1, #64	@ 0x40
 8005b60:	4804      	ldr	r0, [pc, #16]	@ (8005b74 <RS485_SetTransmitMode+0x2c>)
 8005b62:	f003 f849 	bl	8008bf8 <HAL_GPIO_WritePin>
#endif
}
 8005b66:	bf00      	nop
 8005b68:	bd80      	pop	{r7, pc}
 8005b6a:	bf00      	nop
 8005b6c:	200012f4 	.word	0x200012f4
 8005b70:	200012f8 	.word	0x200012f8
 8005b74:	48000800 	.word	0x48000800

08005b78 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8005b7c:	4b07      	ldr	r3, [pc, #28]	@ (8005b9c <RS485_SetReceiveMode+0x24>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4a07      	ldr	r2, [pc, #28]	@ (8005ba0 <RS485_SetReceiveMode+0x28>)
 8005b82:	8811      	ldrh	r1, [r2, #0]
 8005b84:	2200      	movs	r2, #0
 8005b86:	4618      	mov	r0, r3
 8005b88:	f003 f836 	bl	8008bf8 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	2140      	movs	r1, #64	@ 0x40
 8005b90:	4804      	ldr	r0, [pc, #16]	@ (8005ba4 <RS485_SetReceiveMode+0x2c>)
 8005b92:	f003 f831 	bl	8008bf8 <HAL_GPIO_WritePin>
#endif
}
 8005b96:	bf00      	nop
 8005b98:	bd80      	pop	{r7, pc}
 8005b9a:	bf00      	nop
 8005b9c:	200012f4 	.word	0x200012f4
 8005ba0:	200012f8 	.word	0x200012f8
 8005ba4:	48000800 	.word	0x48000800

08005ba8 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b082      	sub	sp, #8
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
 8005bb0:	460b      	mov	r3, r1
 8005bb2:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 8005bb4:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8005bb8:	2100      	movs	r1, #0
 8005bba:	4810      	ldr	r0, [pc, #64]	@ (8005bfc <RS485_Setup+0x54>)
 8005bbc:	f00d f891 	bl	8012ce2 <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 8005bc0:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8005bc4:	2100      	movs	r1, #0
 8005bc6:	480e      	ldr	r0, [pc, #56]	@ (8005c00 <RS485_Setup+0x58>)
 8005bc8:	f00d f88b 	bl	8012ce2 <memset>
	rs485_tx_frame_head = 0;
 8005bcc:	4b0d      	ldr	r3, [pc, #52]	@ (8005c04 <RS485_Setup+0x5c>)
 8005bce:	2200      	movs	r2, #0
 8005bd0:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 8005bd2:	4b0d      	ldr	r3, [pc, #52]	@ (8005c08 <RS485_Setup+0x60>)
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8005bd8:	4a0c      	ldr	r2, [pc, #48]	@ (8005c0c <RS485_Setup+0x64>)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8005bde:	4a0c      	ldr	r2, [pc, #48]	@ (8005c10 <RS485_Setup+0x68>)
 8005be0:	887b      	ldrh	r3, [r7, #2]
 8005be2:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 8005be4:	f7ff ffc8 	bl	8005b78 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8005be8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005bec:	4909      	ldr	r1, [pc, #36]	@ (8005c14 <RS485_Setup+0x6c>)
 8005bee:	480a      	ldr	r0, [pc, #40]	@ (8005c18 <RS485_Setup+0x70>)
 8005bf0:	f008 f955 	bl	800de9e <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8005bf4:	bf00      	nop
 8005bf6:	3708      	adds	r7, #8
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bd80      	pop	{r7, pc}
 8005bfc:	200013fc 	.word	0x200013fc
 8005c00:	20001c0c 	.word	0x20001c0c
 8005c04:	2000241e 	.word	0x2000241e
 8005c08:	2000241f 	.word	0x2000241f
 8005c0c:	200012f4 	.word	0x200012f4
 8005c10:	200012f8 	.word	0x200012f8
 8005c14:	200012fc 	.word	0x200012fc
 8005c18:	20001198 	.word	0x20001198

08005c1c <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b084      	sub	sp, #16
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
 8005c24:	460b      	mov	r3, r1
 8005c26:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8005c28:	887b      	ldrh	r3, [r7, #2]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d03a      	beq.n	8005ca4 <RS485_Transmit+0x88>
 8005c2e:	887b      	ldrh	r3, [r7, #2]
 8005c30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c34:	d836      	bhi.n	8005ca4 <RS485_Transmit+0x88>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8005c36:	4b1d      	ldr	r3, [pc, #116]	@ (8005cac <RS485_Transmit+0x90>)
 8005c38:	781b      	ldrb	r3, [r3, #0]
 8005c3a:	b2db      	uxtb	r3, r3
 8005c3c:	3301      	adds	r3, #1
 8005c3e:	425a      	negs	r2, r3
 8005c40:	f003 0307 	and.w	r3, r3, #7
 8005c44:	f002 0207 	and.w	r2, r2, #7
 8005c48:	bf58      	it	pl
 8005c4a:	4253      	negpl	r3, r2
 8005c4c:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 8005c4e:	4b18      	ldr	r3, [pc, #96]	@ (8005cb0 <RS485_Transmit+0x94>)
 8005c50:	781b      	ldrb	r3, [r3, #0]
 8005c52:	b2db      	uxtb	r3, r3
 8005c54:	7bfa      	ldrb	r2, [r7, #15]
 8005c56:	429a      	cmp	r2, r3
 8005c58:	d020      	beq.n	8005c9c <RS485_Transmit+0x80>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 8005c5a:	4b14      	ldr	r3, [pc, #80]	@ (8005cac <RS485_Transmit+0x90>)
 8005c5c:	781b      	ldrb	r3, [r3, #0]
 8005c5e:	b2db      	uxtb	r3, r3
 8005c60:	461a      	mov	r2, r3
 8005c62:	4613      	mov	r3, r2
 8005c64:	01db      	lsls	r3, r3, #7
 8005c66:	4413      	add	r3, r2
 8005c68:	005b      	lsls	r3, r3, #1
 8005c6a:	4a12      	ldr	r2, [pc, #72]	@ (8005cb4 <RS485_Transmit+0x98>)
 8005c6c:	4413      	add	r3, r2
 8005c6e:	887a      	ldrh	r2, [r7, #2]
 8005c70:	6879      	ldr	r1, [r7, #4]
 8005c72:	4618      	mov	r0, r3
 8005c74:	f00d f8b5 	bl	8012de2 <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 8005c78:	4b0c      	ldr	r3, [pc, #48]	@ (8005cac <RS485_Transmit+0x90>)
 8005c7a:	781b      	ldrb	r3, [r3, #0]
 8005c7c:	b2db      	uxtb	r3, r3
 8005c7e:	4619      	mov	r1, r3
 8005c80:	4a0c      	ldr	r2, [pc, #48]	@ (8005cb4 <RS485_Transmit+0x98>)
 8005c82:	460b      	mov	r3, r1
 8005c84:	01db      	lsls	r3, r3, #7
 8005c86:	440b      	add	r3, r1
 8005c88:	005b      	lsls	r3, r3, #1
 8005c8a:	4413      	add	r3, r2
 8005c8c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005c90:	887a      	ldrh	r2, [r7, #2]
 8005c92:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 8005c94:	4a05      	ldr	r2, [pc, #20]	@ (8005cac <RS485_Transmit+0x90>)
 8005c96:	7bfb      	ldrb	r3, [r7, #15]
 8005c98:	7013      	strb	r3, [r2, #0]
 8005c9a:	e004      	b.n	8005ca6 <RS485_Transmit+0x8a>
    } else {
    	usb_serial_println("TX queue overflow!");
 8005c9c:	4806      	ldr	r0, [pc, #24]	@ (8005cb8 <RS485_Transmit+0x9c>)
 8005c9e:	f7fe f9ed 	bl	800407c <usb_serial_println>
 8005ca2:	e000      	b.n	8005ca6 <RS485_Transmit+0x8a>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8005ca4:	bf00      	nop
    }
}
 8005ca6:	3710      	adds	r7, #16
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}
 8005cac:	2000241e 	.word	0x2000241e
 8005cb0:	2000241f 	.word	0x2000241f
 8005cb4:	20001c0c 	.word	0x20001c0c
 8005cb8:	0801501c 	.word	0x0801501c

08005cbc <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b084      	sub	sp, #16
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
 8005cc4:	460b      	mov	r3, r1
 8005cc6:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a26      	ldr	r2, [pc, #152]	@ (8005d68 <HAL_UARTEx_RxEventCallback+0xac>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d145      	bne.n	8005d5e <HAL_UARTEx_RxEventCallback+0xa2>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8005cd2:	4b26      	ldr	r3, [pc, #152]	@ (8005d6c <HAL_UARTEx_RxEventCallback+0xb0>)
 8005cd4:	781b      	ldrb	r3, [r3, #0]
 8005cd6:	b2db      	uxtb	r3, r3
 8005cd8:	3301      	adds	r3, #1
 8005cda:	425a      	negs	r2, r3
 8005cdc:	f003 0307 	and.w	r3, r3, #7
 8005ce0:	f002 0207 	and.w	r2, r2, #7
 8005ce4:	bf58      	it	pl
 8005ce6:	4253      	negpl	r3, r2
 8005ce8:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 8005cea:	4b21      	ldr	r3, [pc, #132]	@ (8005d70 <HAL_UARTEx_RxEventCallback+0xb4>)
 8005cec:	781b      	ldrb	r3, [r3, #0]
 8005cee:	b2db      	uxtb	r3, r3
 8005cf0:	7bfa      	ldrb	r2, [r7, #15]
 8005cf2:	429a      	cmp	r2, r3
 8005cf4:	d024      	beq.n	8005d40 <HAL_UARTEx_RxEventCallback+0x84>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 8005cf6:	887b      	ldrh	r3, [r7, #2]
 8005cf8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005cfc:	d823      	bhi.n	8005d46 <HAL_UARTEx_RxEventCallback+0x8a>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 8005cfe:	4b1b      	ldr	r3, [pc, #108]	@ (8005d6c <HAL_UARTEx_RxEventCallback+0xb0>)
 8005d00:	781b      	ldrb	r3, [r3, #0]
 8005d02:	b2db      	uxtb	r3, r3
 8005d04:	461a      	mov	r2, r3
 8005d06:	4613      	mov	r3, r2
 8005d08:	01db      	lsls	r3, r3, #7
 8005d0a:	4413      	add	r3, r2
 8005d0c:	005b      	lsls	r3, r3, #1
 8005d0e:	4a19      	ldr	r2, [pc, #100]	@ (8005d74 <HAL_UARTEx_RxEventCallback+0xb8>)
 8005d10:	4413      	add	r3, r2
 8005d12:	887a      	ldrh	r2, [r7, #2]
 8005d14:	4918      	ldr	r1, [pc, #96]	@ (8005d78 <HAL_UARTEx_RxEventCallback+0xbc>)
 8005d16:	4618      	mov	r0, r3
 8005d18:	f00d f863 	bl	8012de2 <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 8005d1c:	4b13      	ldr	r3, [pc, #76]	@ (8005d6c <HAL_UARTEx_RxEventCallback+0xb0>)
 8005d1e:	781b      	ldrb	r3, [r3, #0]
 8005d20:	b2db      	uxtb	r3, r3
 8005d22:	4619      	mov	r1, r3
 8005d24:	4a13      	ldr	r2, [pc, #76]	@ (8005d74 <HAL_UARTEx_RxEventCallback+0xb8>)
 8005d26:	460b      	mov	r3, r1
 8005d28:	01db      	lsls	r3, r3, #7
 8005d2a:	440b      	add	r3, r1
 8005d2c:	005b      	lsls	r3, r3, #1
 8005d2e:	4413      	add	r3, r2
 8005d30:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005d34:	887a      	ldrh	r2, [r7, #2]
 8005d36:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 8005d38:	4a0c      	ldr	r2, [pc, #48]	@ (8005d6c <HAL_UARTEx_RxEventCallback+0xb0>)
 8005d3a:	7bfb      	ldrb	r3, [r7, #15]
 8005d3c:	7013      	strb	r3, [r2, #0]
 8005d3e:	e002      	b.n	8005d46 <HAL_UARTEx_RxEventCallback+0x8a>
			}
		} else {
			usb_serial_println("RX queue overflow!");
 8005d40:	480e      	ldr	r0, [pc, #56]	@ (8005d7c <HAL_UARTEx_RxEventCallback+0xc0>)
 8005d42:	f7fe f99b 	bl	800407c <usb_serial_println>
		}

		// Ready for next reception
		if (HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE) != HAL_OK) {
 8005d46:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005d4a:	490b      	ldr	r1, [pc, #44]	@ (8005d78 <HAL_UARTEx_RxEventCallback+0xbc>)
 8005d4c:	480c      	ldr	r0, [pc, #48]	@ (8005d80 <HAL_UARTEx_RxEventCallback+0xc4>)
 8005d4e:	f008 f8a6 	bl	800de9e <HAL_UARTEx_ReceiveToIdle_DMA>
 8005d52:	4603      	mov	r3, r0
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d002      	beq.n	8005d5e <HAL_UARTEx_RxEventCallback+0xa2>
		    usb_serial_println("Failed to re-arm UART RX DMA!");
 8005d58:	480a      	ldr	r0, [pc, #40]	@ (8005d84 <HAL_UARTEx_RxEventCallback+0xc8>)
 8005d5a:	f7fe f98f 	bl	800407c <usb_serial_println>
		}
	}
}
 8005d5e:	bf00      	nop
 8005d60:	3710      	adds	r7, #16
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}
 8005d66:	bf00      	nop
 8005d68:	40013800 	.word	0x40013800
 8005d6c:	2000241c 	.word	0x2000241c
 8005d70:	2000241d 	.word	0x2000241d
 8005d74:	200013fc 	.word	0x200013fc
 8005d78:	200012fc 	.word	0x200012fc
 8005d7c:	08015030 	.word	0x08015030
 8005d80:	20001198 	.word	0x20001198
 8005d84:	08015044 	.word	0x08015044

08005d88 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 8005d8c:	4b0a      	ldr	r3, [pc, #40]	@ (8005db8 <RS485_TCCallback+0x30>)
 8005d8e:	2200      	movs	r2, #0
 8005d90:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 8005d92:	f7ff fef1 	bl	8005b78 <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8005d96:	4b09      	ldr	r3, [pc, #36]	@ (8005dbc <RS485_TCCallback+0x34>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	681a      	ldr	r2, [r3, #0]
 8005d9c:	4b07      	ldr	r3, [pc, #28]	@ (8005dbc <RS485_TCCallback+0x34>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005da4:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8005da6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005daa:	4905      	ldr	r1, [pc, #20]	@ (8005dc0 <RS485_TCCallback+0x38>)
 8005dac:	4803      	ldr	r0, [pc, #12]	@ (8005dbc <RS485_TCCallback+0x34>)
 8005dae:	f008 f876 	bl	800de9e <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 8005db2:	bf00      	nop
 8005db4:	bd80      	pop	{r7, pc}
 8005db6:	bf00      	nop
 8005db8:	20002420 	.word	0x20002420
 8005dbc:	20001198 	.word	0x20001198
 8005dc0:	200012fc 	.word	0x200012fc

08005dc4 <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b082      	sub	sp, #8
 8005dc8:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8005dca:	e02b      	b.n	8005e24 <RS485_ProcessPendingFrames+0x60>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8005dcc:	4b1c      	ldr	r3, [pc, #112]	@ (8005e40 <RS485_ProcessPendingFrames+0x7c>)
 8005dce:	781b      	ldrb	r3, [r3, #0]
 8005dd0:	b2db      	uxtb	r3, r3
 8005dd2:	461a      	mov	r2, r3
 8005dd4:	4613      	mov	r3, r2
 8005dd6:	01db      	lsls	r3, r3, #7
 8005dd8:	4413      	add	r3, r2
 8005dda:	005b      	lsls	r3, r3, #1
 8005ddc:	4a19      	ldr	r2, [pc, #100]	@ (8005e44 <RS485_ProcessPendingFrames+0x80>)
 8005dde:	4413      	add	r3, r2
 8005de0:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 8005de2:	4b17      	ldr	r3, [pc, #92]	@ (8005e40 <RS485_ProcessPendingFrames+0x7c>)
 8005de4:	781b      	ldrb	r3, [r3, #0]
 8005de6:	b2db      	uxtb	r3, r3
 8005de8:	4619      	mov	r1, r3
 8005dea:	4a16      	ldr	r2, [pc, #88]	@ (8005e44 <RS485_ProcessPendingFrames+0x80>)
 8005dec:	460b      	mov	r3, r1
 8005dee:	01db      	lsls	r3, r3, #7
 8005df0:	440b      	add	r3, r1
 8005df2:	005b      	lsls	r3, r3, #1
 8005df4:	4413      	add	r3, r2
 8005df6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005dfa:	881b      	ldrh	r3, [r3, #0]
 8005dfc:	807b      	strh	r3, [r7, #2]

		modbus_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 8005dfe:	887b      	ldrh	r3, [r7, #2]
 8005e00:	4619      	mov	r1, r3
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f7fe f960 	bl	80040c8 <modbus_handle_frame>

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8005e08:	4b0d      	ldr	r3, [pc, #52]	@ (8005e40 <RS485_ProcessPendingFrames+0x7c>)
 8005e0a:	781b      	ldrb	r3, [r3, #0]
 8005e0c:	b2db      	uxtb	r3, r3
 8005e0e:	3301      	adds	r3, #1
 8005e10:	425a      	negs	r2, r3
 8005e12:	f003 0307 	and.w	r3, r3, #7
 8005e16:	f002 0207 	and.w	r2, r2, #7
 8005e1a:	bf58      	it	pl
 8005e1c:	4253      	negpl	r3, r2
 8005e1e:	b2da      	uxtb	r2, r3
 8005e20:	4b07      	ldr	r3, [pc, #28]	@ (8005e40 <RS485_ProcessPendingFrames+0x7c>)
 8005e22:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8005e24:	4b06      	ldr	r3, [pc, #24]	@ (8005e40 <RS485_ProcessPendingFrames+0x7c>)
 8005e26:	781b      	ldrb	r3, [r3, #0]
 8005e28:	b2da      	uxtb	r2, r3
 8005e2a:	4b07      	ldr	r3, [pc, #28]	@ (8005e48 <RS485_ProcessPendingFrames+0x84>)
 8005e2c:	781b      	ldrb	r3, [r3, #0]
 8005e2e:	b2db      	uxtb	r3, r3
 8005e30:	429a      	cmp	r2, r3
 8005e32:	d1cb      	bne.n	8005dcc <RS485_ProcessPendingFrames+0x8>
	}
}
 8005e34:	bf00      	nop
 8005e36:	bf00      	nop
 8005e38:	3708      	adds	r7, #8
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}
 8005e3e:	bf00      	nop
 8005e40:	2000241d 	.word	0x2000241d
 8005e44:	200013fc 	.word	0x200013fc
 8005e48:	2000241c 	.word	0x2000241c

08005e4c <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b082      	sub	sp, #8
 8005e50:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 8005e52:	4b36      	ldr	r3, [pc, #216]	@ (8005f2c <RS485_TransmitPendingFrames+0xe0>)
 8005e54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e58:	2b20      	cmp	r3, #32
 8005e5a:	d163      	bne.n	8005f24 <RS485_TransmitPendingFrames+0xd8>
 8005e5c:	4b34      	ldr	r3, [pc, #208]	@ (8005f30 <RS485_TransmitPendingFrames+0xe4>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	2b01      	cmp	r3, #1
 8005e62:	d05f      	beq.n	8005f24 <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 8005e64:	4b33      	ldr	r3, [pc, #204]	@ (8005f34 <RS485_TransmitPendingFrames+0xe8>)
 8005e66:	781b      	ldrb	r3, [r3, #0]
 8005e68:	b2da      	uxtb	r2, r3
 8005e6a:	4b33      	ldr	r3, [pc, #204]	@ (8005f38 <RS485_TransmitPendingFrames+0xec>)
 8005e6c:	781b      	ldrb	r3, [r3, #0]
 8005e6e:	b2db      	uxtb	r3, r3
 8005e70:	429a      	cmp	r2, r3
 8005e72:	d057      	beq.n	8005f24 <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 8005e74:	4b2e      	ldr	r3, [pc, #184]	@ (8005f30 <RS485_TransmitPendingFrames+0xe4>)
 8005e76:	2201      	movs	r2, #1
 8005e78:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 8005e7a:	4b2e      	ldr	r3, [pc, #184]	@ (8005f34 <RS485_TransmitPendingFrames+0xe8>)
 8005e7c:	781b      	ldrb	r3, [r3, #0]
 8005e7e:	b2db      	uxtb	r3, r3
 8005e80:	461a      	mov	r2, r3
 8005e82:	4613      	mov	r3, r2
 8005e84:	01db      	lsls	r3, r3, #7
 8005e86:	4413      	add	r3, r2
 8005e88:	005b      	lsls	r3, r3, #1
 8005e8a:	4a2c      	ldr	r2, [pc, #176]	@ (8005f3c <RS485_TransmitPendingFrames+0xf0>)
 8005e8c:	4413      	add	r3, r2
 8005e8e:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 8005e90:	4b28      	ldr	r3, [pc, #160]	@ (8005f34 <RS485_TransmitPendingFrames+0xe8>)
 8005e92:	781b      	ldrb	r3, [r3, #0]
 8005e94:	b2db      	uxtb	r3, r3
 8005e96:	4619      	mov	r1, r3
 8005e98:	4a28      	ldr	r2, [pc, #160]	@ (8005f3c <RS485_TransmitPendingFrames+0xf0>)
 8005e9a:	460b      	mov	r3, r1
 8005e9c:	01db      	lsls	r3, r3, #7
 8005e9e:	440b      	add	r3, r1
 8005ea0:	005b      	lsls	r3, r3, #1
 8005ea2:	4413      	add	r3, r2
 8005ea4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005ea8:	881b      	ldrh	r3, [r3, #0]
 8005eaa:	807b      	strh	r3, [r7, #2]
			}

			usb_serial_println(hex_string);
*/

			RS485_SetTransmitMode();
 8005eac:	f7ff fe4c 	bl	8005b48 <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8005eb0:	4b1e      	ldr	r3, [pc, #120]	@ (8005f2c <RS485_TransmitPendingFrames+0xe0>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	4b1d      	ldr	r3, [pc, #116]	@ (8005f2c <RS485_TransmitPendingFrames+0xe0>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ebe:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 8005ec0:	887b      	ldrh	r3, [r7, #2]
 8005ec2:	461a      	mov	r2, r3
 8005ec4:	6879      	ldr	r1, [r7, #4]
 8005ec6:	4819      	ldr	r0, [pc, #100]	@ (8005f2c <RS485_TransmitPendingFrames+0xe0>)
 8005ec8:	f006 fbcc 	bl	800c664 <HAL_UART_Transmit_DMA>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8005ed0:	4b16      	ldr	r3, [pc, #88]	@ (8005f2c <RS485_TransmitPendingFrames+0xe0>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	681a      	ldr	r2, [r3, #0]
 8005ed6:	4b15      	ldr	r3, [pc, #84]	@ (8005f2c <RS485_TransmitPendingFrames+0xe0>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ede:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 8005ee0:	787b      	ldrb	r3, [r7, #1]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d010      	beq.n	8005f08 <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 8005ee6:	f7ff fe47 	bl	8005b78 <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8005eea:	4b10      	ldr	r3, [pc, #64]	@ (8005f2c <RS485_TransmitPendingFrames+0xe0>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	681a      	ldr	r2, [r3, #0]
 8005ef0:	4b0e      	ldr	r3, [pc, #56]	@ (8005f2c <RS485_TransmitPendingFrames+0xe0>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ef8:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8005efa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005efe:	4910      	ldr	r1, [pc, #64]	@ (8005f40 <RS485_TransmitPendingFrames+0xf4>)
 8005f00:	480a      	ldr	r0, [pc, #40]	@ (8005f2c <RS485_TransmitPendingFrames+0xe0>)
 8005f02:	f007 ffcc 	bl	800de9e <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 8005f06:	e00d      	b.n	8005f24 <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8005f08:	4b0a      	ldr	r3, [pc, #40]	@ (8005f34 <RS485_TransmitPendingFrames+0xe8>)
 8005f0a:	781b      	ldrb	r3, [r3, #0]
 8005f0c:	b2db      	uxtb	r3, r3
 8005f0e:	3301      	adds	r3, #1
 8005f10:	425a      	negs	r2, r3
 8005f12:	f003 0307 	and.w	r3, r3, #7
 8005f16:	f002 0207 	and.w	r2, r2, #7
 8005f1a:	bf58      	it	pl
 8005f1c:	4253      	negpl	r3, r2
 8005f1e:	b2da      	uxtb	r2, r3
 8005f20:	4b04      	ldr	r3, [pc, #16]	@ (8005f34 <RS485_TransmitPendingFrames+0xe8>)
 8005f22:	701a      	strb	r2, [r3, #0]
}
 8005f24:	bf00      	nop
 8005f26:	3708      	adds	r7, #8
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bd80      	pop	{r7, pc}
 8005f2c:	20001198 	.word	0x20001198
 8005f30:	20002420 	.word	0x20002420
 8005f34:	2000241f 	.word	0x2000241f
 8005f38:	2000241e 	.word	0x2000241e
 8005f3c:	20001c0c 	.word	0x20001c0c
 8005f40:	200012fc 	.word	0x200012fc

08005f44 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b082      	sub	sp, #8
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a07      	ldr	r2, [pc, #28]	@ (8005f70 <HAL_UART_ErrorCallback+0x2c>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d108      	bne.n	8005f68 <HAL_UART_ErrorCallback+0x24>
        usb_serial_println("UART Error! Reinitializing RX...");
 8005f56:	4807      	ldr	r0, [pc, #28]	@ (8005f74 <HAL_UART_ErrorCallback+0x30>)
 8005f58:	f7fe f890 	bl	800407c <usb_serial_println>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8005f5c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005f60:	4905      	ldr	r1, [pc, #20]	@ (8005f78 <HAL_UART_ErrorCallback+0x34>)
 8005f62:	4806      	ldr	r0, [pc, #24]	@ (8005f7c <HAL_UART_ErrorCallback+0x38>)
 8005f64:	f007 ff9b 	bl	800de9e <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 8005f68:	bf00      	nop
 8005f6a:	3708      	adds	r7, #8
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}
 8005f70:	40013800 	.word	0x40013800
 8005f74:	08015064 	.word	0x08015064
 8005f78:	200012fc 	.word	0x200012fc
 8005f7c:	20001198 	.word	0x20001198

08005f80 <BCDToDecimal>:
#include "rtc/rtc_ds3231.h"

static uint8_t BCDToDecimal(uint8_t bcd) {
 8005f80:	b480      	push	{r7}
 8005f82:	b083      	sub	sp, #12
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	4603      	mov	r3, r0
 8005f88:	71fb      	strb	r3, [r7, #7]
	return ((bcd >> 4) * 10) + (bcd & 0x0F);
 8005f8a:	79fb      	ldrb	r3, [r7, #7]
 8005f8c:	091b      	lsrs	r3, r3, #4
 8005f8e:	b2db      	uxtb	r3, r3
 8005f90:	461a      	mov	r2, r3
 8005f92:	0092      	lsls	r2, r2, #2
 8005f94:	4413      	add	r3, r2
 8005f96:	005b      	lsls	r3, r3, #1
 8005f98:	b2da      	uxtb	r2, r3
 8005f9a:	79fb      	ldrb	r3, [r7, #7]
 8005f9c:	f003 030f 	and.w	r3, r3, #15
 8005fa0:	b2db      	uxtb	r3, r3
 8005fa2:	4413      	add	r3, r2
 8005fa4:	b2db      	uxtb	r3, r3
}
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	370c      	adds	r7, #12
 8005faa:	46bd      	mov	sp, r7
 8005fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb0:	4770      	bx	lr
	...

08005fb4 <DecimalToBCD>:

static uint8_t DecimalToBCD(uint8_t dec) {
 8005fb4:	b480      	push	{r7}
 8005fb6:	b083      	sub	sp, #12
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	4603      	mov	r3, r0
 8005fbc:	71fb      	strb	r3, [r7, #7]
	return ((dec / 10) << 4) | (dec % 10);
 8005fbe:	79fb      	ldrb	r3, [r7, #7]
 8005fc0:	4a0e      	ldr	r2, [pc, #56]	@ (8005ffc <DecimalToBCD+0x48>)
 8005fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8005fc6:	08db      	lsrs	r3, r3, #3
 8005fc8:	b2db      	uxtb	r3, r3
 8005fca:	b25b      	sxtb	r3, r3
 8005fcc:	011b      	lsls	r3, r3, #4
 8005fce:	b258      	sxtb	r0, r3
 8005fd0:	79fa      	ldrb	r2, [r7, #7]
 8005fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8005ffc <DecimalToBCD+0x48>)
 8005fd4:	fba3 1302 	umull	r1, r3, r3, r2
 8005fd8:	08d9      	lsrs	r1, r3, #3
 8005fda:	460b      	mov	r3, r1
 8005fdc:	009b      	lsls	r3, r3, #2
 8005fde:	440b      	add	r3, r1
 8005fe0:	005b      	lsls	r3, r3, #1
 8005fe2:	1ad3      	subs	r3, r2, r3
 8005fe4:	b2db      	uxtb	r3, r3
 8005fe6:	b25b      	sxtb	r3, r3
 8005fe8:	4303      	orrs	r3, r0
 8005fea:	b25b      	sxtb	r3, r3
 8005fec:	b2db      	uxtb	r3, r3
}
 8005fee:	4618      	mov	r0, r3
 8005ff0:	370c      	adds	r7, #12
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff8:	4770      	bx	lr
 8005ffa:	bf00      	nop
 8005ffc:	cccccccd 	.word	0xcccccccd

08006000 <DS3231_ReadTime>:

HAL_StatusTypeDef DS3231_ReadTime(RTC_Time* time) {
 8006000:	b580      	push	{r7, lr}
 8006002:	b088      	sub	sp, #32
 8006004:	af02      	add	r7, sp, #8
 8006006:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8006008:	2300      	movs	r3, #0
 800600a:	73fb      	strb	r3, [r7, #15]

	// Tell the DS3231 to start reading from register 0x00
	if (HAL_I2C_Master_Transmit(&hi2c1, DS3231_ADDRESS, &startRegister, 1, HAL_MAX_DELAY) != HAL_OK) {
 800600c:	f107 020f 	add.w	r2, r7, #15
 8006010:	f04f 33ff 	mov.w	r3, #4294967295
 8006014:	9300      	str	r3, [sp, #0]
 8006016:	2301      	movs	r3, #1
 8006018:	21d0      	movs	r1, #208	@ 0xd0
 800601a:	482e      	ldr	r0, [pc, #184]	@ (80060d4 <DS3231_ReadTime+0xd4>)
 800601c:	f002 fea0 	bl	8008d60 <HAL_I2C_Master_Transmit>
 8006020:	4603      	mov	r3, r0
 8006022:	2b00      	cmp	r3, #0
 8006024:	d001      	beq.n	800602a <DS3231_ReadTime+0x2a>
		return HAL_ERROR;
 8006026:	2301      	movs	r3, #1
 8006028:	e050      	b.n	80060cc <DS3231_ReadTime+0xcc>
	}

	// Read the 7 bytes of time data
	if (HAL_I2C_Master_Receive(&hi2c1, DS3231_ADDRESS, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 800602a:	f107 0210 	add.w	r2, r7, #16
 800602e:	f04f 33ff 	mov.w	r3, #4294967295
 8006032:	9300      	str	r3, [sp, #0]
 8006034:	2307      	movs	r3, #7
 8006036:	21d0      	movs	r1, #208	@ 0xd0
 8006038:	4826      	ldr	r0, [pc, #152]	@ (80060d4 <DS3231_ReadTime+0xd4>)
 800603a:	f002 ffa9 	bl	8008f90 <HAL_I2C_Master_Receive>
 800603e:	4603      	mov	r3, r0
 8006040:	2b00      	cmp	r3, #0
 8006042:	d001      	beq.n	8006048 <DS3231_ReadTime+0x48>
		return HAL_ERROR;
 8006044:	2301      	movs	r3, #1
 8006046:	e041      	b.n	80060cc <DS3231_ReadTime+0xcc>
	}

	// Convert BCD to decimal
	time->seconds = BCDToDecimal(rawData[0] & 0x7F);
 8006048:	7c3b      	ldrb	r3, [r7, #16]
 800604a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800604e:	b2db      	uxtb	r3, r3
 8006050:	4618      	mov	r0, r3
 8006052:	f7ff ff95 	bl	8005f80 <BCDToDecimal>
 8006056:	4603      	mov	r3, r0
 8006058:	461a      	mov	r2, r3
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	701a      	strb	r2, [r3, #0]
	time->minutes = BCDToDecimal(rawData[1]);
 800605e:	7c7b      	ldrb	r3, [r7, #17]
 8006060:	4618      	mov	r0, r3
 8006062:	f7ff ff8d 	bl	8005f80 <BCDToDecimal>
 8006066:	4603      	mov	r3, r0
 8006068:	461a      	mov	r2, r3
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	705a      	strb	r2, [r3, #1]
	time->hours = BCDToDecimal(rawData[2] & 0x3F); // 24-hour format
 800606e:	7cbb      	ldrb	r3, [r7, #18]
 8006070:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006074:	b2db      	uxtb	r3, r3
 8006076:	4618      	mov	r0, r3
 8006078:	f7ff ff82 	bl	8005f80 <BCDToDecimal>
 800607c:	4603      	mov	r3, r0
 800607e:	461a      	mov	r2, r3
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	709a      	strb	r2, [r3, #2]
	time->day_of_week = BCDToDecimal(rawData[3]);
 8006084:	7cfb      	ldrb	r3, [r7, #19]
 8006086:	4618      	mov	r0, r3
 8006088:	f7ff ff7a 	bl	8005f80 <BCDToDecimal>
 800608c:	4603      	mov	r3, r0
 800608e:	461a      	mov	r2, r3
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	70da      	strb	r2, [r3, #3]
	time->day = BCDToDecimal(rawData[4]);
 8006094:	7d3b      	ldrb	r3, [r7, #20]
 8006096:	4618      	mov	r0, r3
 8006098:	f7ff ff72 	bl	8005f80 <BCDToDecimal>
 800609c:	4603      	mov	r3, r0
 800609e:	461a      	mov	r2, r3
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	711a      	strb	r2, [r3, #4]
	time->month = BCDToDecimal(rawData[5] & 0x1F);
 80060a4:	7d7b      	ldrb	r3, [r7, #21]
 80060a6:	f003 031f 	and.w	r3, r3, #31
 80060aa:	b2db      	uxtb	r3, r3
 80060ac:	4618      	mov	r0, r3
 80060ae:	f7ff ff67 	bl	8005f80 <BCDToDecimal>
 80060b2:	4603      	mov	r3, r0
 80060b4:	461a      	mov	r2, r3
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	715a      	strb	r2, [r3, #5]
	time->year = BCDToDecimal(rawData[6]);
 80060ba:	7dbb      	ldrb	r3, [r7, #22]
 80060bc:	4618      	mov	r0, r3
 80060be:	f7ff ff5f 	bl	8005f80 <BCDToDecimal>
 80060c2:	4603      	mov	r3, r0
 80060c4:	461a      	mov	r2, r3
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	719a      	strb	r2, [r3, #6]

	return HAL_OK;
 80060ca:	2300      	movs	r3, #0
}
 80060cc:	4618      	mov	r0, r3
 80060ce:	3718      	adds	r7, #24
 80060d0:	46bd      	mov	sp, r7
 80060d2:	bd80      	pop	{r7, pc}
 80060d4:	200010e0 	.word	0x200010e0

080060d8 <DS3231_SetTime>:

HAL_StatusTypeDef DS3231_SetTime(RTC_Time* time) {
 80060d8:	b580      	push	{r7, lr}
 80060da:	b088      	sub	sp, #32
 80060dc:	af04      	add	r7, sp, #16
 80060de:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 80060e0:	2300      	movs	r3, #0
 80060e2:	73fb      	strb	r3, [r7, #15]

	rawData[0] = DecimalToBCD(time->seconds);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	781b      	ldrb	r3, [r3, #0]
 80060e8:	4618      	mov	r0, r3
 80060ea:	f7ff ff63 	bl	8005fb4 <DecimalToBCD>
 80060ee:	4603      	mov	r3, r0
 80060f0:	723b      	strb	r3, [r7, #8]
	rawData[1] = DecimalToBCD(time->minutes);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	785b      	ldrb	r3, [r3, #1]
 80060f6:	4618      	mov	r0, r3
 80060f8:	f7ff ff5c 	bl	8005fb4 <DecimalToBCD>
 80060fc:	4603      	mov	r3, r0
 80060fe:	727b      	strb	r3, [r7, #9]
	rawData[2] = DecimalToBCD(time->hours);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	789b      	ldrb	r3, [r3, #2]
 8006104:	4618      	mov	r0, r3
 8006106:	f7ff ff55 	bl	8005fb4 <DecimalToBCD>
 800610a:	4603      	mov	r3, r0
 800610c:	72bb      	strb	r3, [r7, #10]
	rawData[3] = DecimalToBCD(time->day_of_week);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	78db      	ldrb	r3, [r3, #3]
 8006112:	4618      	mov	r0, r3
 8006114:	f7ff ff4e 	bl	8005fb4 <DecimalToBCD>
 8006118:	4603      	mov	r3, r0
 800611a:	72fb      	strb	r3, [r7, #11]
	rawData[4] = DecimalToBCD(time->day);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	791b      	ldrb	r3, [r3, #4]
 8006120:	4618      	mov	r0, r3
 8006122:	f7ff ff47 	bl	8005fb4 <DecimalToBCD>
 8006126:	4603      	mov	r3, r0
 8006128:	733b      	strb	r3, [r7, #12]
	rawData[5] = DecimalToBCD(time->month);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	795b      	ldrb	r3, [r3, #5]
 800612e:	4618      	mov	r0, r3
 8006130:	f7ff ff40 	bl	8005fb4 <DecimalToBCD>
 8006134:	4603      	mov	r3, r0
 8006136:	737b      	strb	r3, [r7, #13]
	rawData[6] = DecimalToBCD(time->year);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	799b      	ldrb	r3, [r3, #6]
 800613c:	4618      	mov	r0, r3
 800613e:	f7ff ff39 	bl	8005fb4 <DecimalToBCD>
 8006142:	4603      	mov	r3, r0
 8006144:	73bb      	strb	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, startRegister, 1, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8006146:	7bfb      	ldrb	r3, [r7, #15]
 8006148:	b29a      	uxth	r2, r3
 800614a:	f04f 33ff 	mov.w	r3, #4294967295
 800614e:	9302      	str	r3, [sp, #8]
 8006150:	2307      	movs	r3, #7
 8006152:	9301      	str	r3, [sp, #4]
 8006154:	f107 0308 	add.w	r3, r7, #8
 8006158:	9300      	str	r3, [sp, #0]
 800615a:	2301      	movs	r3, #1
 800615c:	21d0      	movs	r1, #208	@ 0xd0
 800615e:	4806      	ldr	r0, [pc, #24]	@ (8006178 <DS3231_SetTime+0xa0>)
 8006160:	f003 f80c 	bl	800917c <HAL_I2C_Mem_Write>
 8006164:	4603      	mov	r3, r0
 8006166:	2b00      	cmp	r3, #0
 8006168:	d001      	beq.n	800616e <DS3231_SetTime+0x96>
		return HAL_ERROR;
 800616a:	2301      	movs	r3, #1
 800616c:	e000      	b.n	8006170 <DS3231_SetTime+0x98>
	}

	return HAL_OK;
 800616e:	2300      	movs	r3, #0
}
 8006170:	4618      	mov	r0, r3
 8006172:	3710      	adds	r7, #16
 8006174:	46bd      	mov	sp, r7
 8006176:	bd80      	pop	{r7, pc}
 8006178:	200010e0 	.word	0x200010e0

0800617c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800617c:	480d      	ldr	r0, [pc, #52]	@ (80061b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800617e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8006180:	f7fd ff58 	bl	8004034 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006184:	480c      	ldr	r0, [pc, #48]	@ (80061b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8006186:	490d      	ldr	r1, [pc, #52]	@ (80061bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8006188:	4a0d      	ldr	r2, [pc, #52]	@ (80061c0 <LoopForever+0xe>)
  movs r3, #0
 800618a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800618c:	e002      	b.n	8006194 <LoopCopyDataInit>

0800618e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800618e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006190:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006192:	3304      	adds	r3, #4

08006194 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006194:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006196:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006198:	d3f9      	bcc.n	800618e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800619a:	4a0a      	ldr	r2, [pc, #40]	@ (80061c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800619c:	4c0a      	ldr	r4, [pc, #40]	@ (80061c8 <LoopForever+0x16>)
  movs r3, #0
 800619e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80061a0:	e001      	b.n	80061a6 <LoopFillZerobss>

080061a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80061a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80061a4:	3204      	adds	r2, #4

080061a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80061a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80061a8:	d3fb      	bcc.n	80061a2 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80061aa:	f00c fdf3 	bl	8012d94 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80061ae:	f7fc ff83 	bl	80030b8 <main>

080061b2 <LoopForever>:

LoopForever:
    b LoopForever
 80061b2:	e7fe      	b.n	80061b2 <LoopForever>
  ldr   r0, =_estack
 80061b4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80061b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80061bc:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 80061c0:	08016f74 	.word	0x08016f74
  ldr r2, =_sbss
 80061c4:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 80061c8:	20003754 	.word	0x20003754

080061cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80061cc:	e7fe      	b.n	80061cc <ADC1_2_IRQHandler>

080061ce <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80061ce:	b580      	push	{r7, lr}
 80061d0:	b082      	sub	sp, #8
 80061d2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80061d4:	2300      	movs	r3, #0
 80061d6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80061d8:	2003      	movs	r0, #3
 80061da:	f001 fd8b 	bl	8007cf4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80061de:	200f      	movs	r0, #15
 80061e0:	f000 f80e 	bl	8006200 <HAL_InitTick>
 80061e4:	4603      	mov	r3, r0
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d002      	beq.n	80061f0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80061ea:	2301      	movs	r3, #1
 80061ec:	71fb      	strb	r3, [r7, #7]
 80061ee:	e001      	b.n	80061f4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80061f0:	f7fd fb8c 	bl	800390c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80061f4:	79fb      	ldrb	r3, [r7, #7]

}
 80061f6:	4618      	mov	r0, r3
 80061f8:	3708      	adds	r7, #8
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bd80      	pop	{r7, pc}
	...

08006200 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b084      	sub	sp, #16
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8006208:	2300      	movs	r3, #0
 800620a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800620c:	4b16      	ldr	r3, [pc, #88]	@ (8006268 <HAL_InitTick+0x68>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d022      	beq.n	800625a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8006214:	4b15      	ldr	r3, [pc, #84]	@ (800626c <HAL_InitTick+0x6c>)
 8006216:	681a      	ldr	r2, [r3, #0]
 8006218:	4b13      	ldr	r3, [pc, #76]	@ (8006268 <HAL_InitTick+0x68>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8006220:	fbb1 f3f3 	udiv	r3, r1, r3
 8006224:	fbb2 f3f3 	udiv	r3, r2, r3
 8006228:	4618      	mov	r0, r3
 800622a:	f001 fd96 	bl	8007d5a <HAL_SYSTICK_Config>
 800622e:	4603      	mov	r3, r0
 8006230:	2b00      	cmp	r3, #0
 8006232:	d10f      	bne.n	8006254 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2b0f      	cmp	r3, #15
 8006238:	d809      	bhi.n	800624e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800623a:	2200      	movs	r2, #0
 800623c:	6879      	ldr	r1, [r7, #4]
 800623e:	f04f 30ff 	mov.w	r0, #4294967295
 8006242:	f001 fd62 	bl	8007d0a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006246:	4a0a      	ldr	r2, [pc, #40]	@ (8006270 <HAL_InitTick+0x70>)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6013      	str	r3, [r2, #0]
 800624c:	e007      	b.n	800625e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800624e:	2301      	movs	r3, #1
 8006250:	73fb      	strb	r3, [r7, #15]
 8006252:	e004      	b.n	800625e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006254:	2301      	movs	r3, #1
 8006256:	73fb      	strb	r3, [r7, #15]
 8006258:	e001      	b.n	800625e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800625a:	2301      	movs	r3, #1
 800625c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800625e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006260:	4618      	mov	r0, r3
 8006262:	3710      	adds	r7, #16
 8006264:	46bd      	mov	sp, r7
 8006266:	bd80      	pop	{r7, pc}
 8006268:	2000000c 	.word	0x2000000c
 800626c:	20000004 	.word	0x20000004
 8006270:	20000008 	.word	0x20000008

08006274 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006274:	b480      	push	{r7}
 8006276:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006278:	4b05      	ldr	r3, [pc, #20]	@ (8006290 <HAL_IncTick+0x1c>)
 800627a:	681a      	ldr	r2, [r3, #0]
 800627c:	4b05      	ldr	r3, [pc, #20]	@ (8006294 <HAL_IncTick+0x20>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4413      	add	r3, r2
 8006282:	4a03      	ldr	r2, [pc, #12]	@ (8006290 <HAL_IncTick+0x1c>)
 8006284:	6013      	str	r3, [r2, #0]
}
 8006286:	bf00      	nop
 8006288:	46bd      	mov	sp, r7
 800628a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628e:	4770      	bx	lr
 8006290:	20002424 	.word	0x20002424
 8006294:	2000000c 	.word	0x2000000c

08006298 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006298:	b480      	push	{r7}
 800629a:	af00      	add	r7, sp, #0
  return uwTick;
 800629c:	4b03      	ldr	r3, [pc, #12]	@ (80062ac <HAL_GetTick+0x14>)
 800629e:	681b      	ldr	r3, [r3, #0]
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	46bd      	mov	sp, r7
 80062a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a8:	4770      	bx	lr
 80062aa:	bf00      	nop
 80062ac:	20002424 	.word	0x20002424

080062b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b084      	sub	sp, #16
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80062b8:	f7ff ffee 	bl	8006298 <HAL_GetTick>
 80062bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062c8:	d004      	beq.n	80062d4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80062ca:	4b09      	ldr	r3, [pc, #36]	@ (80062f0 <HAL_Delay+0x40>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	68fa      	ldr	r2, [r7, #12]
 80062d0:	4413      	add	r3, r2
 80062d2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80062d4:	bf00      	nop
 80062d6:	f7ff ffdf 	bl	8006298 <HAL_GetTick>
 80062da:	4602      	mov	r2, r0
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	1ad3      	subs	r3, r2, r3
 80062e0:	68fa      	ldr	r2, [r7, #12]
 80062e2:	429a      	cmp	r2, r3
 80062e4:	d8f7      	bhi.n	80062d6 <HAL_Delay+0x26>
  {
  }
}
 80062e6:	bf00      	nop
 80062e8:	bf00      	nop
 80062ea:	3710      	adds	r7, #16
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bd80      	pop	{r7, pc}
 80062f0:	2000000c 	.word	0x2000000c

080062f4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80062f4:	b480      	push	{r7}
 80062f6:	b083      	sub	sp, #12
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
 80062fc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	689b      	ldr	r3, [r3, #8]
 8006302:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	431a      	orrs	r2, r3
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	609a      	str	r2, [r3, #8]
}
 800630e:	bf00      	nop
 8006310:	370c      	adds	r7, #12
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr

0800631a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800631a:	b480      	push	{r7}
 800631c:	b083      	sub	sp, #12
 800631e:	af00      	add	r7, sp, #0
 8006320:	6078      	str	r0, [r7, #4]
 8006322:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	431a      	orrs	r2, r3
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	609a      	str	r2, [r3, #8]
}
 8006334:	bf00      	nop
 8006336:	370c      	adds	r7, #12
 8006338:	46bd      	mov	sp, r7
 800633a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633e:	4770      	bx	lr

08006340 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006340:	b480      	push	{r7}
 8006342:	b083      	sub	sp, #12
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8006350:	4618      	mov	r0, r3
 8006352:	370c      	adds	r7, #12
 8006354:	46bd      	mov	sp, r7
 8006356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635a:	4770      	bx	lr

0800635c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800635c:	b480      	push	{r7}
 800635e:	b087      	sub	sp, #28
 8006360:	af00      	add	r7, sp, #0
 8006362:	60f8      	str	r0, [r7, #12]
 8006364:	60b9      	str	r1, [r7, #8]
 8006366:	607a      	str	r2, [r7, #4]
 8006368:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	3360      	adds	r3, #96	@ 0x60
 800636e:	461a      	mov	r2, r3
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	009b      	lsls	r3, r3, #2
 8006374:	4413      	add	r3, r2
 8006376:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006378:	697b      	ldr	r3, [r7, #20]
 800637a:	681a      	ldr	r2, [r3, #0]
 800637c:	4b08      	ldr	r3, [pc, #32]	@ (80063a0 <LL_ADC_SetOffset+0x44>)
 800637e:	4013      	ands	r3, r2
 8006380:	687a      	ldr	r2, [r7, #4]
 8006382:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8006386:	683a      	ldr	r2, [r7, #0]
 8006388:	430a      	orrs	r2, r1
 800638a:	4313      	orrs	r3, r2
 800638c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8006394:	bf00      	nop
 8006396:	371c      	adds	r7, #28
 8006398:	46bd      	mov	sp, r7
 800639a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639e:	4770      	bx	lr
 80063a0:	03fff000 	.word	0x03fff000

080063a4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80063a4:	b480      	push	{r7}
 80063a6:	b085      	sub	sp, #20
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
 80063ac:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	3360      	adds	r3, #96	@ 0x60
 80063b2:	461a      	mov	r2, r3
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	009b      	lsls	r3, r3, #2
 80063b8:	4413      	add	r3, r2
 80063ba:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	3714      	adds	r7, #20
 80063c8:	46bd      	mov	sp, r7
 80063ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ce:	4770      	bx	lr

080063d0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80063d0:	b480      	push	{r7}
 80063d2:	b087      	sub	sp, #28
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	60f8      	str	r0, [r7, #12]
 80063d8:	60b9      	str	r1, [r7, #8]
 80063da:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	3360      	adds	r3, #96	@ 0x60
 80063e0:	461a      	mov	r2, r3
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	009b      	lsls	r3, r3, #2
 80063e6:	4413      	add	r3, r2
 80063e8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80063ea:	697b      	ldr	r3, [r7, #20]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	431a      	orrs	r2, r3
 80063f6:	697b      	ldr	r3, [r7, #20]
 80063f8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80063fa:	bf00      	nop
 80063fc:	371c      	adds	r7, #28
 80063fe:	46bd      	mov	sp, r7
 8006400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006404:	4770      	bx	lr

08006406 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8006406:	b480      	push	{r7}
 8006408:	b087      	sub	sp, #28
 800640a:	af00      	add	r7, sp, #0
 800640c:	60f8      	str	r0, [r7, #12]
 800640e:	60b9      	str	r1, [r7, #8]
 8006410:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	3360      	adds	r3, #96	@ 0x60
 8006416:	461a      	mov	r2, r3
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	009b      	lsls	r3, r3, #2
 800641c:	4413      	add	r3, r2
 800641e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	431a      	orrs	r2, r3
 800642c:	697b      	ldr	r3, [r7, #20]
 800642e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8006430:	bf00      	nop
 8006432:	371c      	adds	r7, #28
 8006434:	46bd      	mov	sp, r7
 8006436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643a:	4770      	bx	lr

0800643c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800643c:	b480      	push	{r7}
 800643e:	b087      	sub	sp, #28
 8006440:	af00      	add	r7, sp, #0
 8006442:	60f8      	str	r0, [r7, #12]
 8006444:	60b9      	str	r1, [r7, #8]
 8006446:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	3360      	adds	r3, #96	@ 0x60
 800644c:	461a      	mov	r2, r3
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	009b      	lsls	r3, r3, #2
 8006452:	4413      	add	r3, r2
 8006454:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006456:	697b      	ldr	r3, [r7, #20]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	431a      	orrs	r2, r3
 8006462:	697b      	ldr	r3, [r7, #20]
 8006464:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8006466:	bf00      	nop
 8006468:	371c      	adds	r7, #28
 800646a:	46bd      	mov	sp, r7
 800646c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006470:	4770      	bx	lr

08006472 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8006472:	b480      	push	{r7}
 8006474:	b083      	sub	sp, #12
 8006476:	af00      	add	r7, sp, #0
 8006478:	6078      	str	r0, [r7, #4]
 800647a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	695b      	ldr	r3, [r3, #20]
 8006480:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	431a      	orrs	r2, r3
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	615a      	str	r2, [r3, #20]
}
 800648c:	bf00      	nop
 800648e:	370c      	adds	r7, #12
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr

08006498 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8006498:	b480      	push	{r7}
 800649a:	b083      	sub	sp, #12
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	68db      	ldr	r3, [r3, #12]
 80064a4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d101      	bne.n	80064b0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80064ac:	2301      	movs	r3, #1
 80064ae:	e000      	b.n	80064b2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80064b0:	2300      	movs	r3, #0
}
 80064b2:	4618      	mov	r0, r3
 80064b4:	370c      	adds	r7, #12
 80064b6:	46bd      	mov	sp, r7
 80064b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064bc:	4770      	bx	lr

080064be <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80064be:	b480      	push	{r7}
 80064c0:	b087      	sub	sp, #28
 80064c2:	af00      	add	r7, sp, #0
 80064c4:	60f8      	str	r0, [r7, #12]
 80064c6:	60b9      	str	r1, [r7, #8]
 80064c8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	3330      	adds	r3, #48	@ 0x30
 80064ce:	461a      	mov	r2, r3
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	0a1b      	lsrs	r3, r3, #8
 80064d4:	009b      	lsls	r3, r3, #2
 80064d6:	f003 030c 	and.w	r3, r3, #12
 80064da:	4413      	add	r3, r2
 80064dc:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	681a      	ldr	r2, [r3, #0]
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	f003 031f 	and.w	r3, r3, #31
 80064e8:	211f      	movs	r1, #31
 80064ea:	fa01 f303 	lsl.w	r3, r1, r3
 80064ee:	43db      	mvns	r3, r3
 80064f0:	401a      	ands	r2, r3
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	0e9b      	lsrs	r3, r3, #26
 80064f6:	f003 011f 	and.w	r1, r3, #31
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	f003 031f 	and.w	r3, r3, #31
 8006500:	fa01 f303 	lsl.w	r3, r1, r3
 8006504:	431a      	orrs	r2, r3
 8006506:	697b      	ldr	r3, [r7, #20]
 8006508:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800650a:	bf00      	nop
 800650c:	371c      	adds	r7, #28
 800650e:	46bd      	mov	sp, r7
 8006510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006514:	4770      	bx	lr

08006516 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8006516:	b480      	push	{r7}
 8006518:	b087      	sub	sp, #28
 800651a:	af00      	add	r7, sp, #0
 800651c:	60f8      	str	r0, [r7, #12]
 800651e:	60b9      	str	r1, [r7, #8]
 8006520:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	3314      	adds	r3, #20
 8006526:	461a      	mov	r2, r3
 8006528:	68bb      	ldr	r3, [r7, #8]
 800652a:	0e5b      	lsrs	r3, r3, #25
 800652c:	009b      	lsls	r3, r3, #2
 800652e:	f003 0304 	and.w	r3, r3, #4
 8006532:	4413      	add	r3, r2
 8006534:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006536:	697b      	ldr	r3, [r7, #20]
 8006538:	681a      	ldr	r2, [r3, #0]
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	0d1b      	lsrs	r3, r3, #20
 800653e:	f003 031f 	and.w	r3, r3, #31
 8006542:	2107      	movs	r1, #7
 8006544:	fa01 f303 	lsl.w	r3, r1, r3
 8006548:	43db      	mvns	r3, r3
 800654a:	401a      	ands	r2, r3
 800654c:	68bb      	ldr	r3, [r7, #8]
 800654e:	0d1b      	lsrs	r3, r3, #20
 8006550:	f003 031f 	and.w	r3, r3, #31
 8006554:	6879      	ldr	r1, [r7, #4]
 8006556:	fa01 f303 	lsl.w	r3, r1, r3
 800655a:	431a      	orrs	r2, r3
 800655c:	697b      	ldr	r3, [r7, #20]
 800655e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006560:	bf00      	nop
 8006562:	371c      	adds	r7, #28
 8006564:	46bd      	mov	sp, r7
 8006566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656a:	4770      	bx	lr

0800656c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800656c:	b480      	push	{r7}
 800656e:	b085      	sub	sp, #20
 8006570:	af00      	add	r7, sp, #0
 8006572:	60f8      	str	r0, [r7, #12]
 8006574:	60b9      	str	r1, [r7, #8]
 8006576:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006584:	43db      	mvns	r3, r3
 8006586:	401a      	ands	r2, r3
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	f003 0318 	and.w	r3, r3, #24
 800658e:	4908      	ldr	r1, [pc, #32]	@ (80065b0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8006590:	40d9      	lsrs	r1, r3
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	400b      	ands	r3, r1
 8006596:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800659a:	431a      	orrs	r2, r3
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80065a2:	bf00      	nop
 80065a4:	3714      	adds	r7, #20
 80065a6:	46bd      	mov	sp, r7
 80065a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ac:	4770      	bx	lr
 80065ae:	bf00      	nop
 80065b0:	0007ffff 	.word	0x0007ffff

080065b4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b083      	sub	sp, #12
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	689b      	ldr	r3, [r3, #8]
 80065c0:	f003 031f 	and.w	r3, r3, #31
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	370c      	adds	r7, #12
 80065c8:	46bd      	mov	sp, r7
 80065ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ce:	4770      	bx	lr

080065d0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80065d0:	b480      	push	{r7}
 80065d2:	b083      	sub	sp, #12
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	689b      	ldr	r3, [r3, #8]
 80065dc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80065e0:	4618      	mov	r0, r3
 80065e2:	370c      	adds	r7, #12
 80065e4:	46bd      	mov	sp, r7
 80065e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ea:	4770      	bx	lr

080065ec <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80065ec:	b480      	push	{r7}
 80065ee:	b083      	sub	sp, #12
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	689b      	ldr	r3, [r3, #8]
 80065f8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80065fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006600:	687a      	ldr	r2, [r7, #4]
 8006602:	6093      	str	r3, [r2, #8]
}
 8006604:	bf00      	nop
 8006606:	370c      	adds	r7, #12
 8006608:	46bd      	mov	sp, r7
 800660a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660e:	4770      	bx	lr

08006610 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8006610:	b480      	push	{r7}
 8006612:	b083      	sub	sp, #12
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	689b      	ldr	r3, [r3, #8]
 800661c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006620:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006624:	d101      	bne.n	800662a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8006626:	2301      	movs	r3, #1
 8006628:	e000      	b.n	800662c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800662a:	2300      	movs	r3, #0
}
 800662c:	4618      	mov	r0, r3
 800662e:	370c      	adds	r7, #12
 8006630:	46bd      	mov	sp, r7
 8006632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006636:	4770      	bx	lr

08006638 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006638:	b480      	push	{r7}
 800663a:	b083      	sub	sp, #12
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	689b      	ldr	r3, [r3, #8]
 8006644:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8006648:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800664c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006654:	bf00      	nop
 8006656:	370c      	adds	r7, #12
 8006658:	46bd      	mov	sp, r7
 800665a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665e:	4770      	bx	lr

08006660 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006660:	b480      	push	{r7}
 8006662:	b083      	sub	sp, #12
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	689b      	ldr	r3, [r3, #8]
 800666c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006670:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006674:	d101      	bne.n	800667a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006676:	2301      	movs	r3, #1
 8006678:	e000      	b.n	800667c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800667a:	2300      	movs	r3, #0
}
 800667c:	4618      	mov	r0, r3
 800667e:	370c      	adds	r7, #12
 8006680:	46bd      	mov	sp, r7
 8006682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006686:	4770      	bx	lr

08006688 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006688:	b480      	push	{r7}
 800668a:	b083      	sub	sp, #12
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	689b      	ldr	r3, [r3, #8]
 8006694:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006698:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800669c:	f043 0201 	orr.w	r2, r3, #1
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80066a4:	bf00      	nop
 80066a6:	370c      	adds	r7, #12
 80066a8:	46bd      	mov	sp, r7
 80066aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ae:	4770      	bx	lr

080066b0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80066b0:	b480      	push	{r7}
 80066b2:	b083      	sub	sp, #12
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	689b      	ldr	r3, [r3, #8]
 80066bc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80066c0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80066c4:	f043 0202 	orr.w	r2, r3, #2
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80066cc:	bf00      	nop
 80066ce:	370c      	adds	r7, #12
 80066d0:	46bd      	mov	sp, r7
 80066d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d6:	4770      	bx	lr

080066d8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80066d8:	b480      	push	{r7}
 80066da:	b083      	sub	sp, #12
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	689b      	ldr	r3, [r3, #8]
 80066e4:	f003 0301 	and.w	r3, r3, #1
 80066e8:	2b01      	cmp	r3, #1
 80066ea:	d101      	bne.n	80066f0 <LL_ADC_IsEnabled+0x18>
 80066ec:	2301      	movs	r3, #1
 80066ee:	e000      	b.n	80066f2 <LL_ADC_IsEnabled+0x1a>
 80066f0:	2300      	movs	r3, #0
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	370c      	adds	r7, #12
 80066f6:	46bd      	mov	sp, r7
 80066f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fc:	4770      	bx	lr

080066fe <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80066fe:	b480      	push	{r7}
 8006700:	b083      	sub	sp, #12
 8006702:	af00      	add	r7, sp, #0
 8006704:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	689b      	ldr	r3, [r3, #8]
 800670a:	f003 0302 	and.w	r3, r3, #2
 800670e:	2b02      	cmp	r3, #2
 8006710:	d101      	bne.n	8006716 <LL_ADC_IsDisableOngoing+0x18>
 8006712:	2301      	movs	r3, #1
 8006714:	e000      	b.n	8006718 <LL_ADC_IsDisableOngoing+0x1a>
 8006716:	2300      	movs	r3, #0
}
 8006718:	4618      	mov	r0, r3
 800671a:	370c      	adds	r7, #12
 800671c:	46bd      	mov	sp, r7
 800671e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006722:	4770      	bx	lr

08006724 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8006724:	b480      	push	{r7}
 8006726:	b083      	sub	sp, #12
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	689b      	ldr	r3, [r3, #8]
 8006730:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006734:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006738:	f043 0204 	orr.w	r2, r3, #4
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8006740:	bf00      	nop
 8006742:	370c      	adds	r7, #12
 8006744:	46bd      	mov	sp, r7
 8006746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674a:	4770      	bx	lr

0800674c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800674c:	b480      	push	{r7}
 800674e:	b083      	sub	sp, #12
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	689b      	ldr	r3, [r3, #8]
 8006758:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800675c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006760:	f043 0210 	orr.w	r2, r3, #16
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8006768:	bf00      	nop
 800676a:	370c      	adds	r7, #12
 800676c:	46bd      	mov	sp, r7
 800676e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006772:	4770      	bx	lr

08006774 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006774:	b480      	push	{r7}
 8006776:	b083      	sub	sp, #12
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	689b      	ldr	r3, [r3, #8]
 8006780:	f003 0304 	and.w	r3, r3, #4
 8006784:	2b04      	cmp	r3, #4
 8006786:	d101      	bne.n	800678c <LL_ADC_REG_IsConversionOngoing+0x18>
 8006788:	2301      	movs	r3, #1
 800678a:	e000      	b.n	800678e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800678c:	2300      	movs	r3, #0
}
 800678e:	4618      	mov	r0, r3
 8006790:	370c      	adds	r7, #12
 8006792:	46bd      	mov	sp, r7
 8006794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006798:	4770      	bx	lr

0800679a <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800679a:	b480      	push	{r7}
 800679c:	b083      	sub	sp, #12
 800679e:	af00      	add	r7, sp, #0
 80067a0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	689b      	ldr	r3, [r3, #8]
 80067a6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80067aa:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80067ae:	f043 0220 	orr.w	r2, r3, #32
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80067b6:	bf00      	nop
 80067b8:	370c      	adds	r7, #12
 80067ba:	46bd      	mov	sp, r7
 80067bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c0:	4770      	bx	lr

080067c2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80067c2:	b480      	push	{r7}
 80067c4:	b083      	sub	sp, #12
 80067c6:	af00      	add	r7, sp, #0
 80067c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	689b      	ldr	r3, [r3, #8]
 80067ce:	f003 0308 	and.w	r3, r3, #8
 80067d2:	2b08      	cmp	r3, #8
 80067d4:	d101      	bne.n	80067da <LL_ADC_INJ_IsConversionOngoing+0x18>
 80067d6:	2301      	movs	r3, #1
 80067d8:	e000      	b.n	80067dc <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80067da:	2300      	movs	r3, #0
}
 80067dc:	4618      	mov	r0, r3
 80067de:	370c      	adds	r7, #12
 80067e0:	46bd      	mov	sp, r7
 80067e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e6:	4770      	bx	lr

080067e8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80067e8:	b590      	push	{r4, r7, lr}
 80067ea:	b089      	sub	sp, #36	@ 0x24
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80067f0:	2300      	movs	r3, #0
 80067f2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80067f4:	2300      	movs	r3, #0
 80067f6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d101      	bne.n	8006802 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80067fe:	2301      	movs	r3, #1
 8006800:	e167      	b.n	8006ad2 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	695b      	ldr	r3, [r3, #20]
 8006806:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800680c:	2b00      	cmp	r3, #0
 800680e:	d109      	bne.n	8006824 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006810:	6878      	ldr	r0, [r7, #4]
 8006812:	f7fd f89f 	bl	8003954 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2200      	movs	r2, #0
 800681a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2200      	movs	r2, #0
 8006820:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4618      	mov	r0, r3
 800682a:	f7ff fef1 	bl	8006610 <LL_ADC_IsDeepPowerDownEnabled>
 800682e:	4603      	mov	r3, r0
 8006830:	2b00      	cmp	r3, #0
 8006832:	d004      	beq.n	800683e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4618      	mov	r0, r3
 800683a:	f7ff fed7 	bl	80065ec <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	4618      	mov	r0, r3
 8006844:	f7ff ff0c 	bl	8006660 <LL_ADC_IsInternalRegulatorEnabled>
 8006848:	4603      	mov	r3, r0
 800684a:	2b00      	cmp	r3, #0
 800684c:	d115      	bne.n	800687a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4618      	mov	r0, r3
 8006854:	f7ff fef0 	bl	8006638 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006858:	4ba0      	ldr	r3, [pc, #640]	@ (8006adc <HAL_ADC_Init+0x2f4>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	099b      	lsrs	r3, r3, #6
 800685e:	4aa0      	ldr	r2, [pc, #640]	@ (8006ae0 <HAL_ADC_Init+0x2f8>)
 8006860:	fba2 2303 	umull	r2, r3, r2, r3
 8006864:	099b      	lsrs	r3, r3, #6
 8006866:	3301      	adds	r3, #1
 8006868:	005b      	lsls	r3, r3, #1
 800686a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800686c:	e002      	b.n	8006874 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	3b01      	subs	r3, #1
 8006872:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d1f9      	bne.n	800686e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	4618      	mov	r0, r3
 8006880:	f7ff feee 	bl	8006660 <LL_ADC_IsInternalRegulatorEnabled>
 8006884:	4603      	mov	r3, r0
 8006886:	2b00      	cmp	r3, #0
 8006888:	d10d      	bne.n	80068a6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800688e:	f043 0210 	orr.w	r2, r3, #16
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800689a:	f043 0201 	orr.w	r2, r3, #1
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80068a2:	2301      	movs	r3, #1
 80068a4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4618      	mov	r0, r3
 80068ac:	f7ff ff62 	bl	8006774 <LL_ADC_REG_IsConversionOngoing>
 80068b0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068b6:	f003 0310 	and.w	r3, r3, #16
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	f040 8100 	bne.w	8006ac0 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80068c0:	697b      	ldr	r3, [r7, #20]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	f040 80fc 	bne.w	8006ac0 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068cc:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80068d0:	f043 0202 	orr.w	r2, r3, #2
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	4618      	mov	r0, r3
 80068de:	f7ff fefb 	bl	80066d8 <LL_ADC_IsEnabled>
 80068e2:	4603      	mov	r3, r0
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d111      	bne.n	800690c <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80068e8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80068ec:	f7ff fef4 	bl	80066d8 <LL_ADC_IsEnabled>
 80068f0:	4604      	mov	r4, r0
 80068f2:	487c      	ldr	r0, [pc, #496]	@ (8006ae4 <HAL_ADC_Init+0x2fc>)
 80068f4:	f7ff fef0 	bl	80066d8 <LL_ADC_IsEnabled>
 80068f8:	4603      	mov	r3, r0
 80068fa:	4323      	orrs	r3, r4
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d105      	bne.n	800690c <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	685b      	ldr	r3, [r3, #4]
 8006904:	4619      	mov	r1, r3
 8006906:	4878      	ldr	r0, [pc, #480]	@ (8006ae8 <HAL_ADC_Init+0x300>)
 8006908:	f7ff fcf4 	bl	80062f4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	7f5b      	ldrb	r3, [r3, #29]
 8006910:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006916:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800691c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8006922:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800692a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800692c:	4313      	orrs	r3, r2
 800692e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006936:	2b01      	cmp	r3, #1
 8006938:	d106      	bne.n	8006948 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800693e:	3b01      	subs	r3, #1
 8006940:	045b      	lsls	r3, r3, #17
 8006942:	69ba      	ldr	r2, [r7, #24]
 8006944:	4313      	orrs	r3, r2
 8006946:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800694c:	2b00      	cmp	r3, #0
 800694e:	d009      	beq.n	8006964 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006954:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800695c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800695e:	69ba      	ldr	r2, [r7, #24]
 8006960:	4313      	orrs	r3, r2
 8006962:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	68da      	ldr	r2, [r3, #12]
 800696a:	4b60      	ldr	r3, [pc, #384]	@ (8006aec <HAL_ADC_Init+0x304>)
 800696c:	4013      	ands	r3, r2
 800696e:	687a      	ldr	r2, [r7, #4]
 8006970:	6812      	ldr	r2, [r2, #0]
 8006972:	69b9      	ldr	r1, [r7, #24]
 8006974:	430b      	orrs	r3, r1
 8006976:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	691b      	ldr	r3, [r3, #16]
 800697e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	430a      	orrs	r2, r1
 800698c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4618      	mov	r0, r3
 8006994:	f7ff ff15 	bl	80067c2 <LL_ADC_INJ_IsConversionOngoing>
 8006998:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d16d      	bne.n	8006a7c <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80069a0:	693b      	ldr	r3, [r7, #16]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d16a      	bne.n	8006a7c <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80069aa:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80069b2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80069b4:	4313      	orrs	r3, r2
 80069b6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	68db      	ldr	r3, [r3, #12]
 80069be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80069c2:	f023 0302 	bic.w	r3, r3, #2
 80069c6:	687a      	ldr	r2, [r7, #4]
 80069c8:	6812      	ldr	r2, [r2, #0]
 80069ca:	69b9      	ldr	r1, [r7, #24]
 80069cc:	430b      	orrs	r3, r1
 80069ce:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	691b      	ldr	r3, [r3, #16]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d017      	beq.n	8006a08 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	691a      	ldr	r2, [r3, #16]
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80069e6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80069f0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80069f4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80069f8:	687a      	ldr	r2, [r7, #4]
 80069fa:	6911      	ldr	r1, [r2, #16]
 80069fc:	687a      	ldr	r2, [r7, #4]
 80069fe:	6812      	ldr	r2, [r2, #0]
 8006a00:	430b      	orrs	r3, r1
 8006a02:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8006a06:	e013      	b.n	8006a30 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	691a      	ldr	r2, [r3, #16]
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006a16:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006a20:	687a      	ldr	r2, [r7, #4]
 8006a22:	6812      	ldr	r2, [r2, #0]
 8006a24:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8006a28:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006a2c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006a36:	2b01      	cmp	r3, #1
 8006a38:	d118      	bne.n	8006a6c <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	691b      	ldr	r3, [r3, #16]
 8006a40:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006a44:	f023 0304 	bic.w	r3, r3, #4
 8006a48:	687a      	ldr	r2, [r7, #4]
 8006a4a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8006a4c:	687a      	ldr	r2, [r7, #4]
 8006a4e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006a50:	4311      	orrs	r1, r2
 8006a52:	687a      	ldr	r2, [r7, #4]
 8006a54:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8006a56:	4311      	orrs	r1, r2
 8006a58:	687a      	ldr	r2, [r7, #4]
 8006a5a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006a5c:	430a      	orrs	r2, r1
 8006a5e:	431a      	orrs	r2, r3
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f042 0201 	orr.w	r2, r2, #1
 8006a68:	611a      	str	r2, [r3, #16]
 8006a6a:	e007      	b.n	8006a7c <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	691a      	ldr	r2, [r3, #16]
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f022 0201 	bic.w	r2, r2, #1
 8006a7a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	695b      	ldr	r3, [r3, #20]
 8006a80:	2b01      	cmp	r3, #1
 8006a82:	d10c      	bne.n	8006a9e <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a8a:	f023 010f 	bic.w	r1, r3, #15
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6a1b      	ldr	r3, [r3, #32]
 8006a92:	1e5a      	subs	r2, r3, #1
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	430a      	orrs	r2, r1
 8006a9a:	631a      	str	r2, [r3, #48]	@ 0x30
 8006a9c:	e007      	b.n	8006aae <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f022 020f 	bic.w	r2, r2, #15
 8006aac:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ab2:	f023 0303 	bic.w	r3, r3, #3
 8006ab6:	f043 0201 	orr.w	r2, r3, #1
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006abe:	e007      	b.n	8006ad0 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ac4:	f043 0210 	orr.w	r2, r3, #16
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006acc:	2301      	movs	r3, #1
 8006ace:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006ad0:	7ffb      	ldrb	r3, [r7, #31]
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3724      	adds	r7, #36	@ 0x24
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd90      	pop	{r4, r7, pc}
 8006ada:	bf00      	nop
 8006adc:	20000004 	.word	0x20000004
 8006ae0:	053e2d63 	.word	0x053e2d63
 8006ae4:	50000100 	.word	0x50000100
 8006ae8:	50000300 	.word	0x50000300
 8006aec:	fff04007 	.word	0xfff04007

08006af0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b086      	sub	sp, #24
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006af8:	4859      	ldr	r0, [pc, #356]	@ (8006c60 <HAL_ADC_Start+0x170>)
 8006afa:	f7ff fd5b 	bl	80065b4 <LL_ADC_GetMultimode>
 8006afe:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4618      	mov	r0, r3
 8006b06:	f7ff fe35 	bl	8006774 <LL_ADC_REG_IsConversionOngoing>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	f040 809f 	bne.w	8006c50 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006b18:	2b01      	cmp	r3, #1
 8006b1a:	d101      	bne.n	8006b20 <HAL_ADC_Start+0x30>
 8006b1c:	2302      	movs	r3, #2
 8006b1e:	e09a      	b.n	8006c56 <HAL_ADC_Start+0x166>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2201      	movs	r2, #1
 8006b24:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8006b28:	6878      	ldr	r0, [r7, #4]
 8006b2a:	f000 fe63 	bl	80077f4 <ADC_Enable>
 8006b2e:	4603      	mov	r3, r0
 8006b30:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8006b32:	7dfb      	ldrb	r3, [r7, #23]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	f040 8086 	bne.w	8006c46 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b3e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006b42:	f023 0301 	bic.w	r3, r3, #1
 8006b46:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	4a44      	ldr	r2, [pc, #272]	@ (8006c64 <HAL_ADC_Start+0x174>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d002      	beq.n	8006b5e <HAL_ADC_Start+0x6e>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	e001      	b.n	8006b62 <HAL_ADC_Start+0x72>
 8006b5e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006b62:	687a      	ldr	r2, [r7, #4]
 8006b64:	6812      	ldr	r2, [r2, #0]
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d002      	beq.n	8006b70 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006b6a:	693b      	ldr	r3, [r7, #16]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d105      	bne.n	8006b7c <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b74:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b80:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006b84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b88:	d106      	bne.n	8006b98 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b8e:	f023 0206 	bic.w	r2, r3, #6
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	661a      	str	r2, [r3, #96]	@ 0x60
 8006b96:	e002      	b.n	8006b9e <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	221c      	movs	r2, #28
 8006ba4:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	4a2c      	ldr	r2, [pc, #176]	@ (8006c64 <HAL_ADC_Start+0x174>)
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d002      	beq.n	8006bbe <HAL_ADC_Start+0xce>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	e001      	b.n	8006bc2 <HAL_ADC_Start+0xd2>
 8006bbe:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006bc2:	687a      	ldr	r2, [r7, #4]
 8006bc4:	6812      	ldr	r2, [r2, #0]
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d008      	beq.n	8006bdc <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006bca:	693b      	ldr	r3, [r7, #16]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d005      	beq.n	8006bdc <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006bd0:	693b      	ldr	r3, [r7, #16]
 8006bd2:	2b05      	cmp	r3, #5
 8006bd4:	d002      	beq.n	8006bdc <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006bd6:	693b      	ldr	r3, [r7, #16]
 8006bd8:	2b09      	cmp	r3, #9
 8006bda:	d114      	bne.n	8006c06 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	68db      	ldr	r3, [r3, #12]
 8006be2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d007      	beq.n	8006bfa <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bee:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006bf2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	4618      	mov	r0, r3
 8006c00:	f7ff fd90 	bl	8006724 <LL_ADC_REG_StartConversion>
 8006c04:	e026      	b.n	8006c54 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c0a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	4a13      	ldr	r2, [pc, #76]	@ (8006c64 <HAL_ADC_Start+0x174>)
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d002      	beq.n	8006c22 <HAL_ADC_Start+0x132>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	e001      	b.n	8006c26 <HAL_ADC_Start+0x136>
 8006c22:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006c26:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	68db      	ldr	r3, [r3, #12]
 8006c2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d00f      	beq.n	8006c54 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c38:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006c3c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006c44:	e006      	b.n	8006c54 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2200      	movs	r2, #0
 8006c4a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8006c4e:	e001      	b.n	8006c54 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006c50:	2302      	movs	r3, #2
 8006c52:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006c54:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c56:	4618      	mov	r0, r3
 8006c58:	3718      	adds	r7, #24
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	bd80      	pop	{r7, pc}
 8006c5e:	bf00      	nop
 8006c60:	50000300 	.word	0x50000300
 8006c64:	50000100 	.word	0x50000100

08006c68 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b084      	sub	sp, #16
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006c76:	2b01      	cmp	r3, #1
 8006c78:	d101      	bne.n	8006c7e <HAL_ADC_Stop+0x16>
 8006c7a:	2302      	movs	r3, #2
 8006c7c:	e023      	b.n	8006cc6 <HAL_ADC_Stop+0x5e>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2201      	movs	r2, #1
 8006c82:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8006c86:	2103      	movs	r1, #3
 8006c88:	6878      	ldr	r0, [r7, #4]
 8006c8a:	f000 fcf7 	bl	800767c <ADC_ConversionStop>
 8006c8e:	4603      	mov	r3, r0
 8006c90:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8006c92:	7bfb      	ldrb	r3, [r7, #15]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d111      	bne.n	8006cbc <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8006c98:	6878      	ldr	r0, [r7, #4]
 8006c9a:	f000 fe31 	bl	8007900 <ADC_Disable>
 8006c9e:	4603      	mov	r3, r0
 8006ca0:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8006ca2:	7bfb      	ldrb	r3, [r7, #15]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d109      	bne.n	8006cbc <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006cac:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006cb0:	f023 0301 	bic.w	r3, r3, #1
 8006cb4:	f043 0201 	orr.w	r2, r3, #1
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8006cc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	3710      	adds	r7, #16
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}
	...

08006cd0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b088      	sub	sp, #32
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
 8006cd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006cda:	4867      	ldr	r0, [pc, #412]	@ (8006e78 <HAL_ADC_PollForConversion+0x1a8>)
 8006cdc:	f7ff fc6a 	bl	80065b4 <LL_ADC_GetMultimode>
 8006ce0:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	699b      	ldr	r3, [r3, #24]
 8006ce6:	2b08      	cmp	r3, #8
 8006ce8:	d102      	bne.n	8006cf0 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8006cea:	2308      	movs	r3, #8
 8006cec:	61fb      	str	r3, [r7, #28]
 8006cee:	e02a      	b.n	8006d46 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006cf0:	697b      	ldr	r3, [r7, #20]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d005      	beq.n	8006d02 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006cf6:	697b      	ldr	r3, [r7, #20]
 8006cf8:	2b05      	cmp	r3, #5
 8006cfa:	d002      	beq.n	8006d02 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006cfc:	697b      	ldr	r3, [r7, #20]
 8006cfe:	2b09      	cmp	r3, #9
 8006d00:	d111      	bne.n	8006d26 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	68db      	ldr	r3, [r3, #12]
 8006d08:	f003 0301 	and.w	r3, r3, #1
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d007      	beq.n	8006d20 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d14:	f043 0220 	orr.w	r2, r3, #32
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	e0a6      	b.n	8006e6e <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8006d20:	2304      	movs	r3, #4
 8006d22:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8006d24:	e00f      	b.n	8006d46 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8006d26:	4854      	ldr	r0, [pc, #336]	@ (8006e78 <HAL_ADC_PollForConversion+0x1a8>)
 8006d28:	f7ff fc52 	bl	80065d0 <LL_ADC_GetMultiDMATransfer>
 8006d2c:	4603      	mov	r3, r0
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d007      	beq.n	8006d42 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d36:	f043 0220 	orr.w	r2, r3, #32
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8006d3e:	2301      	movs	r3, #1
 8006d40:	e095      	b.n	8006e6e <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8006d42:	2304      	movs	r3, #4
 8006d44:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8006d46:	f7ff faa7 	bl	8006298 <HAL_GetTick>
 8006d4a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006d4c:	e021      	b.n	8006d92 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d54:	d01d      	beq.n	8006d92 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8006d56:	f7ff fa9f 	bl	8006298 <HAL_GetTick>
 8006d5a:	4602      	mov	r2, r0
 8006d5c:	693b      	ldr	r3, [r7, #16]
 8006d5e:	1ad3      	subs	r3, r2, r3
 8006d60:	683a      	ldr	r2, [r7, #0]
 8006d62:	429a      	cmp	r2, r3
 8006d64:	d302      	bcc.n	8006d6c <HAL_ADC_PollForConversion+0x9c>
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d112      	bne.n	8006d92 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	681a      	ldr	r2, [r3, #0]
 8006d72:	69fb      	ldr	r3, [r7, #28]
 8006d74:	4013      	ands	r3, r2
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d10b      	bne.n	8006d92 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d7e:	f043 0204 	orr.w	r2, r3, #4
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8006d8e:	2303      	movs	r3, #3
 8006d90:	e06d      	b.n	8006e6e <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	681a      	ldr	r2, [r3, #0]
 8006d98:	69fb      	ldr	r3, [r7, #28]
 8006d9a:	4013      	ands	r3, r2
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d0d6      	beq.n	8006d4e <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006da4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4618      	mov	r0, r3
 8006db2:	f7ff fb71 	bl	8006498 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006db6:	4603      	mov	r3, r0
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d01c      	beq.n	8006df6 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	7f5b      	ldrb	r3, [r3, #29]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d118      	bne.n	8006df6 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f003 0308 	and.w	r3, r3, #8
 8006dce:	2b08      	cmp	r3, #8
 8006dd0:	d111      	bne.n	8006df6 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006dd6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006de2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d105      	bne.n	8006df6 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006dee:	f043 0201 	orr.w	r2, r3, #1
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	4a20      	ldr	r2, [pc, #128]	@ (8006e7c <HAL_ADC_PollForConversion+0x1ac>)
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d002      	beq.n	8006e06 <HAL_ADC_PollForConversion+0x136>
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	e001      	b.n	8006e0a <HAL_ADC_PollForConversion+0x13a>
 8006e06:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006e0a:	687a      	ldr	r2, [r7, #4]
 8006e0c:	6812      	ldr	r2, [r2, #0]
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d008      	beq.n	8006e24 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006e12:	697b      	ldr	r3, [r7, #20]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d005      	beq.n	8006e24 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006e18:	697b      	ldr	r3, [r7, #20]
 8006e1a:	2b05      	cmp	r3, #5
 8006e1c:	d002      	beq.n	8006e24 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006e1e:	697b      	ldr	r3, [r7, #20]
 8006e20:	2b09      	cmp	r3, #9
 8006e22:	d104      	bne.n	8006e2e <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	68db      	ldr	r3, [r3, #12]
 8006e2a:	61bb      	str	r3, [r7, #24]
 8006e2c:	e00d      	b.n	8006e4a <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	4a12      	ldr	r2, [pc, #72]	@ (8006e7c <HAL_ADC_PollForConversion+0x1ac>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d002      	beq.n	8006e3e <HAL_ADC_PollForConversion+0x16e>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	e001      	b.n	8006e42 <HAL_ADC_PollForConversion+0x172>
 8006e3e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006e42:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	68db      	ldr	r3, [r3, #12]
 8006e48:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8006e4a:	69fb      	ldr	r3, [r7, #28]
 8006e4c:	2b08      	cmp	r3, #8
 8006e4e:	d104      	bne.n	8006e5a <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	2208      	movs	r2, #8
 8006e56:	601a      	str	r2, [r3, #0]
 8006e58:	e008      	b.n	8006e6c <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8006e5a:	69bb      	ldr	r3, [r7, #24]
 8006e5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d103      	bne.n	8006e6c <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	220c      	movs	r2, #12
 8006e6a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8006e6c:	2300      	movs	r3, #0
}
 8006e6e:	4618      	mov	r0, r3
 8006e70:	3720      	adds	r7, #32
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}
 8006e76:	bf00      	nop
 8006e78:	50000300 	.word	0x50000300
 8006e7c:	50000100 	.word	0x50000100

08006e80 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8006e80:	b480      	push	{r7}
 8006e82:	b083      	sub	sp, #12
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8006e8e:	4618      	mov	r0, r3
 8006e90:	370c      	adds	r7, #12
 8006e92:	46bd      	mov	sp, r7
 8006e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e98:	4770      	bx	lr
	...

08006e9c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b0b6      	sub	sp, #216	@ 0xd8
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
 8006ea4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006eac:	2300      	movs	r3, #0
 8006eae:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006eb6:	2b01      	cmp	r3, #1
 8006eb8:	d101      	bne.n	8006ebe <HAL_ADC_ConfigChannel+0x22>
 8006eba:	2302      	movs	r3, #2
 8006ebc:	e3c8      	b.n	8007650 <HAL_ADC_ConfigChannel+0x7b4>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2201      	movs	r2, #1
 8006ec2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	4618      	mov	r0, r3
 8006ecc:	f7ff fc52 	bl	8006774 <LL_ADC_REG_IsConversionOngoing>
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	f040 83ad 	bne.w	8007632 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	6818      	ldr	r0, [r3, #0]
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	6859      	ldr	r1, [r3, #4]
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	461a      	mov	r2, r3
 8006ee6:	f7ff faea 	bl	80064be <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	4618      	mov	r0, r3
 8006ef0:	f7ff fc40 	bl	8006774 <LL_ADC_REG_IsConversionOngoing>
 8006ef4:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	4618      	mov	r0, r3
 8006efe:	f7ff fc60 	bl	80067c2 <LL_ADC_INJ_IsConversionOngoing>
 8006f02:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006f06:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	f040 81d9 	bne.w	80072c2 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006f10:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	f040 81d4 	bne.w	80072c2 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	689b      	ldr	r3, [r3, #8]
 8006f1e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006f22:	d10f      	bne.n	8006f44 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6818      	ldr	r0, [r3, #0]
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	4619      	mov	r1, r3
 8006f30:	f7ff faf1 	bl	8006516 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	f7ff fa98 	bl	8006472 <LL_ADC_SetSamplingTimeCommonConfig>
 8006f42:	e00e      	b.n	8006f62 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	6818      	ldr	r0, [r3, #0]
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	6819      	ldr	r1, [r3, #0]
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	689b      	ldr	r3, [r3, #8]
 8006f50:	461a      	mov	r2, r3
 8006f52:	f7ff fae0 	bl	8006516 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	2100      	movs	r1, #0
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	f7ff fa88 	bl	8006472 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	695a      	ldr	r2, [r3, #20]
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	68db      	ldr	r3, [r3, #12]
 8006f6c:	08db      	lsrs	r3, r3, #3
 8006f6e:	f003 0303 	and.w	r3, r3, #3
 8006f72:	005b      	lsls	r3, r3, #1
 8006f74:	fa02 f303 	lsl.w	r3, r2, r3
 8006f78:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	691b      	ldr	r3, [r3, #16]
 8006f80:	2b04      	cmp	r3, #4
 8006f82:	d022      	beq.n	8006fca <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6818      	ldr	r0, [r3, #0]
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	6919      	ldr	r1, [r3, #16]
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	681a      	ldr	r2, [r3, #0]
 8006f90:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006f94:	f7ff f9e2 	bl	800635c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6818      	ldr	r0, [r3, #0]
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	6919      	ldr	r1, [r3, #16]
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	699b      	ldr	r3, [r3, #24]
 8006fa4:	461a      	mov	r2, r3
 8006fa6:	f7ff fa2e 	bl	8006406 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6818      	ldr	r0, [r3, #0]
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8006fb6:	2b01      	cmp	r3, #1
 8006fb8:	d102      	bne.n	8006fc0 <HAL_ADC_ConfigChannel+0x124>
 8006fba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006fbe:	e000      	b.n	8006fc2 <HAL_ADC_ConfigChannel+0x126>
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	461a      	mov	r2, r3
 8006fc4:	f7ff fa3a 	bl	800643c <LL_ADC_SetOffsetSaturation>
 8006fc8:	e17b      	b.n	80072c2 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	2100      	movs	r1, #0
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	f7ff f9e7 	bl	80063a4 <LL_ADC_GetOffsetChannel>
 8006fd6:	4603      	mov	r3, r0
 8006fd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d10a      	bne.n	8006ff6 <HAL_ADC_ConfigChannel+0x15a>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	2100      	movs	r1, #0
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	f7ff f9dc 	bl	80063a4 <LL_ADC_GetOffsetChannel>
 8006fec:	4603      	mov	r3, r0
 8006fee:	0e9b      	lsrs	r3, r3, #26
 8006ff0:	f003 021f 	and.w	r2, r3, #31
 8006ff4:	e01e      	b.n	8007034 <HAL_ADC_ConfigChannel+0x198>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	2100      	movs	r1, #0
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	f7ff f9d1 	bl	80063a4 <LL_ADC_GetOffsetChannel>
 8007002:	4603      	mov	r3, r0
 8007004:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007008:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800700c:	fa93 f3a3 	rbit	r3, r3
 8007010:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007014:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007018:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800701c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007020:	2b00      	cmp	r3, #0
 8007022:	d101      	bne.n	8007028 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8007024:	2320      	movs	r3, #32
 8007026:	e004      	b.n	8007032 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8007028:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800702c:	fab3 f383 	clz	r3, r3
 8007030:	b2db      	uxtb	r3, r3
 8007032:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800703c:	2b00      	cmp	r3, #0
 800703e:	d105      	bne.n	800704c <HAL_ADC_ConfigChannel+0x1b0>
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	0e9b      	lsrs	r3, r3, #26
 8007046:	f003 031f 	and.w	r3, r3, #31
 800704a:	e018      	b.n	800707e <HAL_ADC_ConfigChannel+0x1e2>
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007054:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007058:	fa93 f3a3 	rbit	r3, r3
 800705c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8007060:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007064:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8007068:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800706c:	2b00      	cmp	r3, #0
 800706e:	d101      	bne.n	8007074 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8007070:	2320      	movs	r3, #32
 8007072:	e004      	b.n	800707e <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8007074:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007078:	fab3 f383 	clz	r3, r3
 800707c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800707e:	429a      	cmp	r2, r3
 8007080:	d106      	bne.n	8007090 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	2200      	movs	r2, #0
 8007088:	2100      	movs	r1, #0
 800708a:	4618      	mov	r0, r3
 800708c:	f7ff f9a0 	bl	80063d0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	2101      	movs	r1, #1
 8007096:	4618      	mov	r0, r3
 8007098:	f7ff f984 	bl	80063a4 <LL_ADC_GetOffsetChannel>
 800709c:	4603      	mov	r3, r0
 800709e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d10a      	bne.n	80070bc <HAL_ADC_ConfigChannel+0x220>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	2101      	movs	r1, #1
 80070ac:	4618      	mov	r0, r3
 80070ae:	f7ff f979 	bl	80063a4 <LL_ADC_GetOffsetChannel>
 80070b2:	4603      	mov	r3, r0
 80070b4:	0e9b      	lsrs	r3, r3, #26
 80070b6:	f003 021f 	and.w	r2, r3, #31
 80070ba:	e01e      	b.n	80070fa <HAL_ADC_ConfigChannel+0x25e>
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	2101      	movs	r1, #1
 80070c2:	4618      	mov	r0, r3
 80070c4:	f7ff f96e 	bl	80063a4 <LL_ADC_GetOffsetChannel>
 80070c8:	4603      	mov	r3, r0
 80070ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070ce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80070d2:	fa93 f3a3 	rbit	r3, r3
 80070d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80070da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80070de:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80070e2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d101      	bne.n	80070ee <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80070ea:	2320      	movs	r3, #32
 80070ec:	e004      	b.n	80070f8 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80070ee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80070f2:	fab3 f383 	clz	r3, r3
 80070f6:	b2db      	uxtb	r3, r3
 80070f8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007102:	2b00      	cmp	r3, #0
 8007104:	d105      	bne.n	8007112 <HAL_ADC_ConfigChannel+0x276>
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	0e9b      	lsrs	r3, r3, #26
 800710c:	f003 031f 	and.w	r3, r3, #31
 8007110:	e018      	b.n	8007144 <HAL_ADC_ConfigChannel+0x2a8>
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800711a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800711e:	fa93 f3a3 	rbit	r3, r3
 8007122:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8007126:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800712a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800712e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007132:	2b00      	cmp	r3, #0
 8007134:	d101      	bne.n	800713a <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8007136:	2320      	movs	r3, #32
 8007138:	e004      	b.n	8007144 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 800713a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800713e:	fab3 f383 	clz	r3, r3
 8007142:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8007144:	429a      	cmp	r2, r3
 8007146:	d106      	bne.n	8007156 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	2200      	movs	r2, #0
 800714e:	2101      	movs	r1, #1
 8007150:	4618      	mov	r0, r3
 8007152:	f7ff f93d 	bl	80063d0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	2102      	movs	r1, #2
 800715c:	4618      	mov	r0, r3
 800715e:	f7ff f921 	bl	80063a4 <LL_ADC_GetOffsetChannel>
 8007162:	4603      	mov	r3, r0
 8007164:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007168:	2b00      	cmp	r3, #0
 800716a:	d10a      	bne.n	8007182 <HAL_ADC_ConfigChannel+0x2e6>
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	2102      	movs	r1, #2
 8007172:	4618      	mov	r0, r3
 8007174:	f7ff f916 	bl	80063a4 <LL_ADC_GetOffsetChannel>
 8007178:	4603      	mov	r3, r0
 800717a:	0e9b      	lsrs	r3, r3, #26
 800717c:	f003 021f 	and.w	r2, r3, #31
 8007180:	e01e      	b.n	80071c0 <HAL_ADC_ConfigChannel+0x324>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	2102      	movs	r1, #2
 8007188:	4618      	mov	r0, r3
 800718a:	f7ff f90b 	bl	80063a4 <LL_ADC_GetOffsetChannel>
 800718e:	4603      	mov	r3, r0
 8007190:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007194:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007198:	fa93 f3a3 	rbit	r3, r3
 800719c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80071a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80071a4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80071a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d101      	bne.n	80071b4 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80071b0:	2320      	movs	r3, #32
 80071b2:	e004      	b.n	80071be <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80071b4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80071b8:	fab3 f383 	clz	r3, r3
 80071bc:	b2db      	uxtb	r3, r3
 80071be:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d105      	bne.n	80071d8 <HAL_ADC_ConfigChannel+0x33c>
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	0e9b      	lsrs	r3, r3, #26
 80071d2:	f003 031f 	and.w	r3, r3, #31
 80071d6:	e016      	b.n	8007206 <HAL_ADC_ConfigChannel+0x36a>
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80071e4:	fa93 f3a3 	rbit	r3, r3
 80071e8:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80071ea:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80071ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80071f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d101      	bne.n	80071fc <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80071f8:	2320      	movs	r3, #32
 80071fa:	e004      	b.n	8007206 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80071fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007200:	fab3 f383 	clz	r3, r3
 8007204:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8007206:	429a      	cmp	r2, r3
 8007208:	d106      	bne.n	8007218 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	2200      	movs	r2, #0
 8007210:	2102      	movs	r1, #2
 8007212:	4618      	mov	r0, r3
 8007214:	f7ff f8dc 	bl	80063d0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	2103      	movs	r1, #3
 800721e:	4618      	mov	r0, r3
 8007220:	f7ff f8c0 	bl	80063a4 <LL_ADC_GetOffsetChannel>
 8007224:	4603      	mov	r3, r0
 8007226:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800722a:	2b00      	cmp	r3, #0
 800722c:	d10a      	bne.n	8007244 <HAL_ADC_ConfigChannel+0x3a8>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	2103      	movs	r1, #3
 8007234:	4618      	mov	r0, r3
 8007236:	f7ff f8b5 	bl	80063a4 <LL_ADC_GetOffsetChannel>
 800723a:	4603      	mov	r3, r0
 800723c:	0e9b      	lsrs	r3, r3, #26
 800723e:	f003 021f 	and.w	r2, r3, #31
 8007242:	e017      	b.n	8007274 <HAL_ADC_ConfigChannel+0x3d8>
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	2103      	movs	r1, #3
 800724a:	4618      	mov	r0, r3
 800724c:	f7ff f8aa 	bl	80063a4 <LL_ADC_GetOffsetChannel>
 8007250:	4603      	mov	r3, r0
 8007252:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007254:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007256:	fa93 f3a3 	rbit	r3, r3
 800725a:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800725c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800725e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8007260:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007262:	2b00      	cmp	r3, #0
 8007264:	d101      	bne.n	800726a <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8007266:	2320      	movs	r3, #32
 8007268:	e003      	b.n	8007272 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800726a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800726c:	fab3 f383 	clz	r3, r3
 8007270:	b2db      	uxtb	r3, r3
 8007272:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800727c:	2b00      	cmp	r3, #0
 800727e:	d105      	bne.n	800728c <HAL_ADC_ConfigChannel+0x3f0>
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	0e9b      	lsrs	r3, r3, #26
 8007286:	f003 031f 	and.w	r3, r3, #31
 800728a:	e011      	b.n	80072b0 <HAL_ADC_ConfigChannel+0x414>
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007292:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007294:	fa93 f3a3 	rbit	r3, r3
 8007298:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800729a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800729c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800729e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d101      	bne.n	80072a8 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80072a4:	2320      	movs	r3, #32
 80072a6:	e003      	b.n	80072b0 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80072a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80072aa:	fab3 f383 	clz	r3, r3
 80072ae:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80072b0:	429a      	cmp	r2, r3
 80072b2:	d106      	bne.n	80072c2 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	2200      	movs	r2, #0
 80072ba:	2103      	movs	r1, #3
 80072bc:	4618      	mov	r0, r3
 80072be:	f7ff f887 	bl	80063d0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4618      	mov	r0, r3
 80072c8:	f7ff fa06 	bl	80066d8 <LL_ADC_IsEnabled>
 80072cc:	4603      	mov	r3, r0
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	f040 8140 	bne.w	8007554 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6818      	ldr	r0, [r3, #0]
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	6819      	ldr	r1, [r3, #0]
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	68db      	ldr	r3, [r3, #12]
 80072e0:	461a      	mov	r2, r3
 80072e2:	f7ff f943 	bl	800656c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	68db      	ldr	r3, [r3, #12]
 80072ea:	4a8f      	ldr	r2, [pc, #572]	@ (8007528 <HAL_ADC_ConfigChannel+0x68c>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	f040 8131 	bne.w	8007554 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d10b      	bne.n	800731a <HAL_ADC_ConfigChannel+0x47e>
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	0e9b      	lsrs	r3, r3, #26
 8007308:	3301      	adds	r3, #1
 800730a:	f003 031f 	and.w	r3, r3, #31
 800730e:	2b09      	cmp	r3, #9
 8007310:	bf94      	ite	ls
 8007312:	2301      	movls	r3, #1
 8007314:	2300      	movhi	r3, #0
 8007316:	b2db      	uxtb	r3, r3
 8007318:	e019      	b.n	800734e <HAL_ADC_ConfigChannel+0x4b2>
 800731a:	683b      	ldr	r3, [r7, #0]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007320:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007322:	fa93 f3a3 	rbit	r3, r3
 8007326:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8007328:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800732a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800732c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800732e:	2b00      	cmp	r3, #0
 8007330:	d101      	bne.n	8007336 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8007332:	2320      	movs	r3, #32
 8007334:	e003      	b.n	800733e <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8007336:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007338:	fab3 f383 	clz	r3, r3
 800733c:	b2db      	uxtb	r3, r3
 800733e:	3301      	adds	r3, #1
 8007340:	f003 031f 	and.w	r3, r3, #31
 8007344:	2b09      	cmp	r3, #9
 8007346:	bf94      	ite	ls
 8007348:	2301      	movls	r3, #1
 800734a:	2300      	movhi	r3, #0
 800734c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800734e:	2b00      	cmp	r3, #0
 8007350:	d079      	beq.n	8007446 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800735a:	2b00      	cmp	r3, #0
 800735c:	d107      	bne.n	800736e <HAL_ADC_ConfigChannel+0x4d2>
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	0e9b      	lsrs	r3, r3, #26
 8007364:	3301      	adds	r3, #1
 8007366:	069b      	lsls	r3, r3, #26
 8007368:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800736c:	e015      	b.n	800739a <HAL_ADC_ConfigChannel+0x4fe>
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007374:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007376:	fa93 f3a3 	rbit	r3, r3
 800737a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800737c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800737e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8007380:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007382:	2b00      	cmp	r3, #0
 8007384:	d101      	bne.n	800738a <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8007386:	2320      	movs	r3, #32
 8007388:	e003      	b.n	8007392 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800738a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800738c:	fab3 f383 	clz	r3, r3
 8007390:	b2db      	uxtb	r3, r3
 8007392:	3301      	adds	r3, #1
 8007394:	069b      	lsls	r3, r3, #26
 8007396:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d109      	bne.n	80073ba <HAL_ADC_ConfigChannel+0x51e>
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	0e9b      	lsrs	r3, r3, #26
 80073ac:	3301      	adds	r3, #1
 80073ae:	f003 031f 	and.w	r3, r3, #31
 80073b2:	2101      	movs	r1, #1
 80073b4:	fa01 f303 	lsl.w	r3, r1, r3
 80073b8:	e017      	b.n	80073ea <HAL_ADC_ConfigChannel+0x54e>
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80073c2:	fa93 f3a3 	rbit	r3, r3
 80073c6:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80073c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80073cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d101      	bne.n	80073d6 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80073d2:	2320      	movs	r3, #32
 80073d4:	e003      	b.n	80073de <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80073d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80073d8:	fab3 f383 	clz	r3, r3
 80073dc:	b2db      	uxtb	r3, r3
 80073de:	3301      	adds	r3, #1
 80073e0:	f003 031f 	and.w	r3, r3, #31
 80073e4:	2101      	movs	r1, #1
 80073e6:	fa01 f303 	lsl.w	r3, r1, r3
 80073ea:	ea42 0103 	orr.w	r1, r2, r3
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d10a      	bne.n	8007410 <HAL_ADC_ConfigChannel+0x574>
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	0e9b      	lsrs	r3, r3, #26
 8007400:	3301      	adds	r3, #1
 8007402:	f003 021f 	and.w	r2, r3, #31
 8007406:	4613      	mov	r3, r2
 8007408:	005b      	lsls	r3, r3, #1
 800740a:	4413      	add	r3, r2
 800740c:	051b      	lsls	r3, r3, #20
 800740e:	e018      	b.n	8007442 <HAL_ADC_ConfigChannel+0x5a6>
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007416:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007418:	fa93 f3a3 	rbit	r3, r3
 800741c:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800741e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007420:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8007422:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007424:	2b00      	cmp	r3, #0
 8007426:	d101      	bne.n	800742c <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8007428:	2320      	movs	r3, #32
 800742a:	e003      	b.n	8007434 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 800742c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800742e:	fab3 f383 	clz	r3, r3
 8007432:	b2db      	uxtb	r3, r3
 8007434:	3301      	adds	r3, #1
 8007436:	f003 021f 	and.w	r2, r3, #31
 800743a:	4613      	mov	r3, r2
 800743c:	005b      	lsls	r3, r3, #1
 800743e:	4413      	add	r3, r2
 8007440:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007442:	430b      	orrs	r3, r1
 8007444:	e081      	b.n	800754a <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800744e:	2b00      	cmp	r3, #0
 8007450:	d107      	bne.n	8007462 <HAL_ADC_ConfigChannel+0x5c6>
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	0e9b      	lsrs	r3, r3, #26
 8007458:	3301      	adds	r3, #1
 800745a:	069b      	lsls	r3, r3, #26
 800745c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007460:	e015      	b.n	800748e <HAL_ADC_ConfigChannel+0x5f2>
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007468:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800746a:	fa93 f3a3 	rbit	r3, r3
 800746e:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8007470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007472:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8007474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007476:	2b00      	cmp	r3, #0
 8007478:	d101      	bne.n	800747e <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 800747a:	2320      	movs	r3, #32
 800747c:	e003      	b.n	8007486 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 800747e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007480:	fab3 f383 	clz	r3, r3
 8007484:	b2db      	uxtb	r3, r3
 8007486:	3301      	adds	r3, #1
 8007488:	069b      	lsls	r3, r3, #26
 800748a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007496:	2b00      	cmp	r3, #0
 8007498:	d109      	bne.n	80074ae <HAL_ADC_ConfigChannel+0x612>
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	0e9b      	lsrs	r3, r3, #26
 80074a0:	3301      	adds	r3, #1
 80074a2:	f003 031f 	and.w	r3, r3, #31
 80074a6:	2101      	movs	r1, #1
 80074a8:	fa01 f303 	lsl.w	r3, r1, r3
 80074ac:	e017      	b.n	80074de <HAL_ADC_ConfigChannel+0x642>
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074b4:	6a3b      	ldr	r3, [r7, #32]
 80074b6:	fa93 f3a3 	rbit	r3, r3
 80074ba:	61fb      	str	r3, [r7, #28]
  return result;
 80074bc:	69fb      	ldr	r3, [r7, #28]
 80074be:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80074c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d101      	bne.n	80074ca <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80074c6:	2320      	movs	r3, #32
 80074c8:	e003      	b.n	80074d2 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80074ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074cc:	fab3 f383 	clz	r3, r3
 80074d0:	b2db      	uxtb	r3, r3
 80074d2:	3301      	adds	r3, #1
 80074d4:	f003 031f 	and.w	r3, r3, #31
 80074d8:	2101      	movs	r1, #1
 80074da:	fa01 f303 	lsl.w	r3, r1, r3
 80074de:	ea42 0103 	orr.w	r1, r2, r3
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d10d      	bne.n	800750a <HAL_ADC_ConfigChannel+0x66e>
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	0e9b      	lsrs	r3, r3, #26
 80074f4:	3301      	adds	r3, #1
 80074f6:	f003 021f 	and.w	r2, r3, #31
 80074fa:	4613      	mov	r3, r2
 80074fc:	005b      	lsls	r3, r3, #1
 80074fe:	4413      	add	r3, r2
 8007500:	3b1e      	subs	r3, #30
 8007502:	051b      	lsls	r3, r3, #20
 8007504:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007508:	e01e      	b.n	8007548 <HAL_ADC_ConfigChannel+0x6ac>
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	fa93 f3a3 	rbit	r3, r3
 8007516:	613b      	str	r3, [r7, #16]
  return result;
 8007518:	693b      	ldr	r3, [r7, #16]
 800751a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800751c:	69bb      	ldr	r3, [r7, #24]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d104      	bne.n	800752c <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8007522:	2320      	movs	r3, #32
 8007524:	e006      	b.n	8007534 <HAL_ADC_ConfigChannel+0x698>
 8007526:	bf00      	nop
 8007528:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800752c:	69bb      	ldr	r3, [r7, #24]
 800752e:	fab3 f383 	clz	r3, r3
 8007532:	b2db      	uxtb	r3, r3
 8007534:	3301      	adds	r3, #1
 8007536:	f003 021f 	and.w	r2, r3, #31
 800753a:	4613      	mov	r3, r2
 800753c:	005b      	lsls	r3, r3, #1
 800753e:	4413      	add	r3, r2
 8007540:	3b1e      	subs	r3, #30
 8007542:	051b      	lsls	r3, r3, #20
 8007544:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007548:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800754a:	683a      	ldr	r2, [r7, #0]
 800754c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800754e:	4619      	mov	r1, r3
 8007550:	f7fe ffe1 	bl	8006516 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	681a      	ldr	r2, [r3, #0]
 8007558:	4b3f      	ldr	r3, [pc, #252]	@ (8007658 <HAL_ADC_ConfigChannel+0x7bc>)
 800755a:	4013      	ands	r3, r2
 800755c:	2b00      	cmp	r3, #0
 800755e:	d071      	beq.n	8007644 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007560:	483e      	ldr	r0, [pc, #248]	@ (800765c <HAL_ADC_ConfigChannel+0x7c0>)
 8007562:	f7fe feed 	bl	8006340 <LL_ADC_GetCommonPathInternalCh>
 8007566:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4a3c      	ldr	r2, [pc, #240]	@ (8007660 <HAL_ADC_ConfigChannel+0x7c4>)
 8007570:	4293      	cmp	r3, r2
 8007572:	d004      	beq.n	800757e <HAL_ADC_ConfigChannel+0x6e2>
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	4a3a      	ldr	r2, [pc, #232]	@ (8007664 <HAL_ADC_ConfigChannel+0x7c8>)
 800757a:	4293      	cmp	r3, r2
 800757c:	d127      	bne.n	80075ce <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800757e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007582:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007586:	2b00      	cmp	r3, #0
 8007588:	d121      	bne.n	80075ce <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007592:	d157      	bne.n	8007644 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007594:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007598:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800759c:	4619      	mov	r1, r3
 800759e:	482f      	ldr	r0, [pc, #188]	@ (800765c <HAL_ADC_ConfigChannel+0x7c0>)
 80075a0:	f7fe febb 	bl	800631a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80075a4:	4b30      	ldr	r3, [pc, #192]	@ (8007668 <HAL_ADC_ConfigChannel+0x7cc>)
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	099b      	lsrs	r3, r3, #6
 80075aa:	4a30      	ldr	r2, [pc, #192]	@ (800766c <HAL_ADC_ConfigChannel+0x7d0>)
 80075ac:	fba2 2303 	umull	r2, r3, r2, r3
 80075b0:	099b      	lsrs	r3, r3, #6
 80075b2:	1c5a      	adds	r2, r3, #1
 80075b4:	4613      	mov	r3, r2
 80075b6:	005b      	lsls	r3, r3, #1
 80075b8:	4413      	add	r3, r2
 80075ba:	009b      	lsls	r3, r3, #2
 80075bc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80075be:	e002      	b.n	80075c6 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	3b01      	subs	r3, #1
 80075c4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d1f9      	bne.n	80075c0 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80075cc:	e03a      	b.n	8007644 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	4a27      	ldr	r2, [pc, #156]	@ (8007670 <HAL_ADC_ConfigChannel+0x7d4>)
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d113      	bne.n	8007600 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80075d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80075dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d10d      	bne.n	8007600 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a22      	ldr	r2, [pc, #136]	@ (8007674 <HAL_ADC_ConfigChannel+0x7d8>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d02a      	beq.n	8007644 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80075ee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80075f2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80075f6:	4619      	mov	r1, r3
 80075f8:	4818      	ldr	r0, [pc, #96]	@ (800765c <HAL_ADC_ConfigChannel+0x7c0>)
 80075fa:	f7fe fe8e 	bl	800631a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80075fe:	e021      	b.n	8007644 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	4a1c      	ldr	r2, [pc, #112]	@ (8007678 <HAL_ADC_ConfigChannel+0x7dc>)
 8007606:	4293      	cmp	r3, r2
 8007608:	d11c      	bne.n	8007644 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800760a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800760e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007612:	2b00      	cmp	r3, #0
 8007614:	d116      	bne.n	8007644 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4a16      	ldr	r2, [pc, #88]	@ (8007674 <HAL_ADC_ConfigChannel+0x7d8>)
 800761c:	4293      	cmp	r3, r2
 800761e:	d011      	beq.n	8007644 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007620:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007624:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007628:	4619      	mov	r1, r3
 800762a:	480c      	ldr	r0, [pc, #48]	@ (800765c <HAL_ADC_ConfigChannel+0x7c0>)
 800762c:	f7fe fe75 	bl	800631a <LL_ADC_SetCommonPathInternalCh>
 8007630:	e008      	b.n	8007644 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007636:	f043 0220 	orr.w	r2, r3, #32
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800763e:	2301      	movs	r3, #1
 8007640:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2200      	movs	r2, #0
 8007648:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800764c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8007650:	4618      	mov	r0, r3
 8007652:	37d8      	adds	r7, #216	@ 0xd8
 8007654:	46bd      	mov	sp, r7
 8007656:	bd80      	pop	{r7, pc}
 8007658:	80080000 	.word	0x80080000
 800765c:	50000300 	.word	0x50000300
 8007660:	c3210000 	.word	0xc3210000
 8007664:	90c00010 	.word	0x90c00010
 8007668:	20000004 	.word	0x20000004
 800766c:	053e2d63 	.word	0x053e2d63
 8007670:	c7520000 	.word	0xc7520000
 8007674:	50000100 	.word	0x50000100
 8007678:	cb840000 	.word	0xcb840000

0800767c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b088      	sub	sp, #32
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
 8007684:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8007686:	2300      	movs	r3, #0
 8007688:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	4618      	mov	r0, r3
 8007694:	f7ff f86e 	bl	8006774 <LL_ADC_REG_IsConversionOngoing>
 8007698:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	4618      	mov	r0, r3
 80076a0:	f7ff f88f 	bl	80067c2 <LL_ADC_INJ_IsConversionOngoing>
 80076a4:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80076a6:	693b      	ldr	r3, [r7, #16]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d103      	bne.n	80076b4 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	f000 8098 	beq.w	80077e4 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	68db      	ldr	r3, [r3, #12]
 80076ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d02a      	beq.n	8007718 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	7f5b      	ldrb	r3, [r3, #29]
 80076c6:	2b01      	cmp	r3, #1
 80076c8:	d126      	bne.n	8007718 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	7f1b      	ldrb	r3, [r3, #28]
 80076ce:	2b01      	cmp	r3, #1
 80076d0:	d122      	bne.n	8007718 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80076d2:	2301      	movs	r3, #1
 80076d4:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80076d6:	e014      	b.n	8007702 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80076d8:	69fb      	ldr	r3, [r7, #28]
 80076da:	4a45      	ldr	r2, [pc, #276]	@ (80077f0 <ADC_ConversionStop+0x174>)
 80076dc:	4293      	cmp	r3, r2
 80076de:	d90d      	bls.n	80076fc <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80076e4:	f043 0210 	orr.w	r2, r3, #16
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076f0:	f043 0201 	orr.w	r2, r3, #1
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80076f8:	2301      	movs	r3, #1
 80076fa:	e074      	b.n	80077e6 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80076fc:	69fb      	ldr	r3, [r7, #28]
 80076fe:	3301      	adds	r3, #1
 8007700:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800770c:	2b40      	cmp	r3, #64	@ 0x40
 800770e:	d1e3      	bne.n	80076d8 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	2240      	movs	r2, #64	@ 0x40
 8007716:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8007718:	69bb      	ldr	r3, [r7, #24]
 800771a:	2b02      	cmp	r3, #2
 800771c:	d014      	beq.n	8007748 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	4618      	mov	r0, r3
 8007724:	f7ff f826 	bl	8006774 <LL_ADC_REG_IsConversionOngoing>
 8007728:	4603      	mov	r3, r0
 800772a:	2b00      	cmp	r3, #0
 800772c:	d00c      	beq.n	8007748 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	4618      	mov	r0, r3
 8007734:	f7fe ffe3 	bl	80066fe <LL_ADC_IsDisableOngoing>
 8007738:	4603      	mov	r3, r0
 800773a:	2b00      	cmp	r3, #0
 800773c:	d104      	bne.n	8007748 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	4618      	mov	r0, r3
 8007744:	f7ff f802 	bl	800674c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8007748:	69bb      	ldr	r3, [r7, #24]
 800774a:	2b01      	cmp	r3, #1
 800774c:	d014      	beq.n	8007778 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	4618      	mov	r0, r3
 8007754:	f7ff f835 	bl	80067c2 <LL_ADC_INJ_IsConversionOngoing>
 8007758:	4603      	mov	r3, r0
 800775a:	2b00      	cmp	r3, #0
 800775c:	d00c      	beq.n	8007778 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	4618      	mov	r0, r3
 8007764:	f7fe ffcb 	bl	80066fe <LL_ADC_IsDisableOngoing>
 8007768:	4603      	mov	r3, r0
 800776a:	2b00      	cmp	r3, #0
 800776c:	d104      	bne.n	8007778 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	4618      	mov	r0, r3
 8007774:	f7ff f811 	bl	800679a <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8007778:	69bb      	ldr	r3, [r7, #24]
 800777a:	2b02      	cmp	r3, #2
 800777c:	d005      	beq.n	800778a <ADC_ConversionStop+0x10e>
 800777e:	69bb      	ldr	r3, [r7, #24]
 8007780:	2b03      	cmp	r3, #3
 8007782:	d105      	bne.n	8007790 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8007784:	230c      	movs	r3, #12
 8007786:	617b      	str	r3, [r7, #20]
        break;
 8007788:	e005      	b.n	8007796 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800778a:	2308      	movs	r3, #8
 800778c:	617b      	str	r3, [r7, #20]
        break;
 800778e:	e002      	b.n	8007796 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8007790:	2304      	movs	r3, #4
 8007792:	617b      	str	r3, [r7, #20]
        break;
 8007794:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8007796:	f7fe fd7f 	bl	8006298 <HAL_GetTick>
 800779a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800779c:	e01b      	b.n	80077d6 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800779e:	f7fe fd7b 	bl	8006298 <HAL_GetTick>
 80077a2:	4602      	mov	r2, r0
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	1ad3      	subs	r3, r2, r3
 80077a8:	2b05      	cmp	r3, #5
 80077aa:	d914      	bls.n	80077d6 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	689a      	ldr	r2, [r3, #8]
 80077b2:	697b      	ldr	r3, [r7, #20]
 80077b4:	4013      	ands	r3, r2
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d00d      	beq.n	80077d6 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077be:	f043 0210 	orr.w	r2, r3, #16
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077ca:	f043 0201 	orr.w	r2, r3, #1
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80077d2:	2301      	movs	r3, #1
 80077d4:	e007      	b.n	80077e6 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	689a      	ldr	r2, [r3, #8]
 80077dc:	697b      	ldr	r3, [r7, #20]
 80077de:	4013      	ands	r3, r2
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d1dc      	bne.n	800779e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80077e4:	2300      	movs	r3, #0
}
 80077e6:	4618      	mov	r0, r3
 80077e8:	3720      	adds	r7, #32
 80077ea:	46bd      	mov	sp, r7
 80077ec:	bd80      	pop	{r7, pc}
 80077ee:	bf00      	nop
 80077f0:	a33fffff 	.word	0xa33fffff

080077f4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b084      	sub	sp, #16
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80077fc:	2300      	movs	r3, #0
 80077fe:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	4618      	mov	r0, r3
 8007806:	f7fe ff67 	bl	80066d8 <LL_ADC_IsEnabled>
 800780a:	4603      	mov	r3, r0
 800780c:	2b00      	cmp	r3, #0
 800780e:	d169      	bne.n	80078e4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	689a      	ldr	r2, [r3, #8]
 8007816:	4b36      	ldr	r3, [pc, #216]	@ (80078f0 <ADC_Enable+0xfc>)
 8007818:	4013      	ands	r3, r2
 800781a:	2b00      	cmp	r3, #0
 800781c:	d00d      	beq.n	800783a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007822:	f043 0210 	orr.w	r2, r3, #16
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800782e:	f043 0201 	orr.w	r2, r3, #1
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8007836:	2301      	movs	r3, #1
 8007838:	e055      	b.n	80078e6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	4618      	mov	r0, r3
 8007840:	f7fe ff22 	bl	8006688 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8007844:	482b      	ldr	r0, [pc, #172]	@ (80078f4 <ADC_Enable+0x100>)
 8007846:	f7fe fd7b 	bl	8006340 <LL_ADC_GetCommonPathInternalCh>
 800784a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800784c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8007850:	2b00      	cmp	r3, #0
 8007852:	d013      	beq.n	800787c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007854:	4b28      	ldr	r3, [pc, #160]	@ (80078f8 <ADC_Enable+0x104>)
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	099b      	lsrs	r3, r3, #6
 800785a:	4a28      	ldr	r2, [pc, #160]	@ (80078fc <ADC_Enable+0x108>)
 800785c:	fba2 2303 	umull	r2, r3, r2, r3
 8007860:	099b      	lsrs	r3, r3, #6
 8007862:	1c5a      	adds	r2, r3, #1
 8007864:	4613      	mov	r3, r2
 8007866:	005b      	lsls	r3, r3, #1
 8007868:	4413      	add	r3, r2
 800786a:	009b      	lsls	r3, r3, #2
 800786c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800786e:	e002      	b.n	8007876 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	3b01      	subs	r3, #1
 8007874:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d1f9      	bne.n	8007870 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800787c:	f7fe fd0c 	bl	8006298 <HAL_GetTick>
 8007880:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007882:	e028      	b.n	80078d6 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	4618      	mov	r0, r3
 800788a:	f7fe ff25 	bl	80066d8 <LL_ADC_IsEnabled>
 800788e:	4603      	mov	r3, r0
 8007890:	2b00      	cmp	r3, #0
 8007892:	d104      	bne.n	800789e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	4618      	mov	r0, r3
 800789a:	f7fe fef5 	bl	8006688 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800789e:	f7fe fcfb 	bl	8006298 <HAL_GetTick>
 80078a2:	4602      	mov	r2, r0
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	1ad3      	subs	r3, r2, r3
 80078a8:	2b02      	cmp	r3, #2
 80078aa:	d914      	bls.n	80078d6 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f003 0301 	and.w	r3, r3, #1
 80078b6:	2b01      	cmp	r3, #1
 80078b8:	d00d      	beq.n	80078d6 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80078be:	f043 0210 	orr.w	r2, r3, #16
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078ca:	f043 0201 	orr.w	r2, r3, #1
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80078d2:	2301      	movs	r3, #1
 80078d4:	e007      	b.n	80078e6 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f003 0301 	and.w	r3, r3, #1
 80078e0:	2b01      	cmp	r3, #1
 80078e2:	d1cf      	bne.n	8007884 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80078e4:	2300      	movs	r3, #0
}
 80078e6:	4618      	mov	r0, r3
 80078e8:	3710      	adds	r7, #16
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bd80      	pop	{r7, pc}
 80078ee:	bf00      	nop
 80078f0:	8000003f 	.word	0x8000003f
 80078f4:	50000300 	.word	0x50000300
 80078f8:	20000004 	.word	0x20000004
 80078fc:	053e2d63 	.word	0x053e2d63

08007900 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b084      	sub	sp, #16
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	4618      	mov	r0, r3
 800790e:	f7fe fef6 	bl	80066fe <LL_ADC_IsDisableOngoing>
 8007912:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	4618      	mov	r0, r3
 800791a:	f7fe fedd 	bl	80066d8 <LL_ADC_IsEnabled>
 800791e:	4603      	mov	r3, r0
 8007920:	2b00      	cmp	r3, #0
 8007922:	d047      	beq.n	80079b4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d144      	bne.n	80079b4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	689b      	ldr	r3, [r3, #8]
 8007930:	f003 030d 	and.w	r3, r3, #13
 8007934:	2b01      	cmp	r3, #1
 8007936:	d10c      	bne.n	8007952 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	4618      	mov	r0, r3
 800793e:	f7fe feb7 	bl	80066b0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	2203      	movs	r2, #3
 8007948:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800794a:	f7fe fca5 	bl	8006298 <HAL_GetTick>
 800794e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007950:	e029      	b.n	80079a6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007956:	f043 0210 	orr.w	r2, r3, #16
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007962:	f043 0201 	orr.w	r2, r3, #1
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800796a:	2301      	movs	r3, #1
 800796c:	e023      	b.n	80079b6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800796e:	f7fe fc93 	bl	8006298 <HAL_GetTick>
 8007972:	4602      	mov	r2, r0
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	1ad3      	subs	r3, r2, r3
 8007978:	2b02      	cmp	r3, #2
 800797a:	d914      	bls.n	80079a6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	689b      	ldr	r3, [r3, #8]
 8007982:	f003 0301 	and.w	r3, r3, #1
 8007986:	2b00      	cmp	r3, #0
 8007988:	d00d      	beq.n	80079a6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800798e:	f043 0210 	orr.w	r2, r3, #16
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800799a:	f043 0201 	orr.w	r2, r3, #1
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80079a2:	2301      	movs	r3, #1
 80079a4:	e007      	b.n	80079b6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	689b      	ldr	r3, [r3, #8]
 80079ac:	f003 0301 	and.w	r3, r3, #1
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d1dc      	bne.n	800796e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80079b4:	2300      	movs	r3, #0
}
 80079b6:	4618      	mov	r0, r3
 80079b8:	3710      	adds	r7, #16
 80079ba:	46bd      	mov	sp, r7
 80079bc:	bd80      	pop	{r7, pc}

080079be <LL_ADC_IsEnabled>:
{
 80079be:	b480      	push	{r7}
 80079c0:	b083      	sub	sp, #12
 80079c2:	af00      	add	r7, sp, #0
 80079c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	689b      	ldr	r3, [r3, #8]
 80079ca:	f003 0301 	and.w	r3, r3, #1
 80079ce:	2b01      	cmp	r3, #1
 80079d0:	d101      	bne.n	80079d6 <LL_ADC_IsEnabled+0x18>
 80079d2:	2301      	movs	r3, #1
 80079d4:	e000      	b.n	80079d8 <LL_ADC_IsEnabled+0x1a>
 80079d6:	2300      	movs	r3, #0
}
 80079d8:	4618      	mov	r0, r3
 80079da:	370c      	adds	r7, #12
 80079dc:	46bd      	mov	sp, r7
 80079de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e2:	4770      	bx	lr

080079e4 <LL_ADC_REG_IsConversionOngoing>:
{
 80079e4:	b480      	push	{r7}
 80079e6:	b083      	sub	sp, #12
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	689b      	ldr	r3, [r3, #8]
 80079f0:	f003 0304 	and.w	r3, r3, #4
 80079f4:	2b04      	cmp	r3, #4
 80079f6:	d101      	bne.n	80079fc <LL_ADC_REG_IsConversionOngoing+0x18>
 80079f8:	2301      	movs	r3, #1
 80079fa:	e000      	b.n	80079fe <LL_ADC_REG_IsConversionOngoing+0x1a>
 80079fc:	2300      	movs	r3, #0
}
 80079fe:	4618      	mov	r0, r3
 8007a00:	370c      	adds	r7, #12
 8007a02:	46bd      	mov	sp, r7
 8007a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a08:	4770      	bx	lr
	...

08007a0c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8007a0c:	b590      	push	{r4, r7, lr}
 8007a0e:	b0a1      	sub	sp, #132	@ 0x84
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
 8007a14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007a16:	2300      	movs	r3, #0
 8007a18:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8007a22:	2b01      	cmp	r3, #1
 8007a24:	d101      	bne.n	8007a2a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007a26:	2302      	movs	r3, #2
 8007a28:	e08b      	b.n	8007b42 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2201      	movs	r2, #1
 8007a2e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8007a32:	2300      	movs	r3, #0
 8007a34:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8007a36:	2300      	movs	r3, #0
 8007a38:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007a42:	d102      	bne.n	8007a4a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007a44:	4b41      	ldr	r3, [pc, #260]	@ (8007b4c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007a46:	60bb      	str	r3, [r7, #8]
 8007a48:	e001      	b.n	8007a4e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d10b      	bne.n	8007a6c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a58:	f043 0220 	orr.w	r2, r3, #32
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2200      	movs	r2, #0
 8007a64:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8007a68:	2301      	movs	r3, #1
 8007a6a:	e06a      	b.n	8007b42 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8007a6c:	68bb      	ldr	r3, [r7, #8]
 8007a6e:	4618      	mov	r0, r3
 8007a70:	f7ff ffb8 	bl	80079e4 <LL_ADC_REG_IsConversionOngoing>
 8007a74:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	f7ff ffb2 	bl	80079e4 <LL_ADC_REG_IsConversionOngoing>
 8007a80:	4603      	mov	r3, r0
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d14c      	bne.n	8007b20 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8007a86:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d149      	bne.n	8007b20 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007a8c:	4b30      	ldr	r3, [pc, #192]	@ (8007b50 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8007a8e:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d028      	beq.n	8007aea <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8007a98:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a9a:	689b      	ldr	r3, [r3, #8]
 8007a9c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007aa0:	683b      	ldr	r3, [r7, #0]
 8007aa2:	6859      	ldr	r1, [r3, #4]
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007aaa:	035b      	lsls	r3, r3, #13
 8007aac:	430b      	orrs	r3, r1
 8007aae:	431a      	orrs	r2, r3
 8007ab0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007ab2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007ab4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007ab8:	f7ff ff81 	bl	80079be <LL_ADC_IsEnabled>
 8007abc:	4604      	mov	r4, r0
 8007abe:	4823      	ldr	r0, [pc, #140]	@ (8007b4c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007ac0:	f7ff ff7d 	bl	80079be <LL_ADC_IsEnabled>
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	4323      	orrs	r3, r4
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d133      	bne.n	8007b34 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8007acc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007ace:	689b      	ldr	r3, [r3, #8]
 8007ad0:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8007ad4:	f023 030f 	bic.w	r3, r3, #15
 8007ad8:	683a      	ldr	r2, [r7, #0]
 8007ada:	6811      	ldr	r1, [r2, #0]
 8007adc:	683a      	ldr	r2, [r7, #0]
 8007ade:	6892      	ldr	r2, [r2, #8]
 8007ae0:	430a      	orrs	r2, r1
 8007ae2:	431a      	orrs	r2, r3
 8007ae4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007ae6:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007ae8:	e024      	b.n	8007b34 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8007aea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007aec:	689b      	ldr	r3, [r3, #8]
 8007aee:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007af2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007af4:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007af6:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007afa:	f7ff ff60 	bl	80079be <LL_ADC_IsEnabled>
 8007afe:	4604      	mov	r4, r0
 8007b00:	4812      	ldr	r0, [pc, #72]	@ (8007b4c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007b02:	f7ff ff5c 	bl	80079be <LL_ADC_IsEnabled>
 8007b06:	4603      	mov	r3, r0
 8007b08:	4323      	orrs	r3, r4
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d112      	bne.n	8007b34 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007b0e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007b10:	689b      	ldr	r3, [r3, #8]
 8007b12:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8007b16:	f023 030f 	bic.w	r3, r3, #15
 8007b1a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8007b1c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007b1e:	e009      	b.n	8007b34 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b24:	f043 0220 	orr.w	r2, r3, #32
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8007b2c:	2301      	movs	r3, #1
 8007b2e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8007b32:	e000      	b.n	8007b36 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007b34:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8007b3e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8007b42:	4618      	mov	r0, r3
 8007b44:	3784      	adds	r7, #132	@ 0x84
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd90      	pop	{r4, r7, pc}
 8007b4a:	bf00      	nop
 8007b4c:	50000100 	.word	0x50000100
 8007b50:	50000300 	.word	0x50000300

08007b54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007b54:	b480      	push	{r7}
 8007b56:	b085      	sub	sp, #20
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	f003 0307 	and.w	r3, r3, #7
 8007b62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007b64:	4b0c      	ldr	r3, [pc, #48]	@ (8007b98 <__NVIC_SetPriorityGrouping+0x44>)
 8007b66:	68db      	ldr	r3, [r3, #12]
 8007b68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007b6a:	68ba      	ldr	r2, [r7, #8]
 8007b6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007b70:	4013      	ands	r3, r2
 8007b72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007b7c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007b80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007b84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007b86:	4a04      	ldr	r2, [pc, #16]	@ (8007b98 <__NVIC_SetPriorityGrouping+0x44>)
 8007b88:	68bb      	ldr	r3, [r7, #8]
 8007b8a:	60d3      	str	r3, [r2, #12]
}
 8007b8c:	bf00      	nop
 8007b8e:	3714      	adds	r7, #20
 8007b90:	46bd      	mov	sp, r7
 8007b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b96:	4770      	bx	lr
 8007b98:	e000ed00 	.word	0xe000ed00

08007b9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007ba0:	4b04      	ldr	r3, [pc, #16]	@ (8007bb4 <__NVIC_GetPriorityGrouping+0x18>)
 8007ba2:	68db      	ldr	r3, [r3, #12]
 8007ba4:	0a1b      	lsrs	r3, r3, #8
 8007ba6:	f003 0307 	and.w	r3, r3, #7
}
 8007baa:	4618      	mov	r0, r3
 8007bac:	46bd      	mov	sp, r7
 8007bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb2:	4770      	bx	lr
 8007bb4:	e000ed00 	.word	0xe000ed00

08007bb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007bb8:	b480      	push	{r7}
 8007bba:	b083      	sub	sp, #12
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	4603      	mov	r3, r0
 8007bc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	db0b      	blt.n	8007be2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007bca:	79fb      	ldrb	r3, [r7, #7]
 8007bcc:	f003 021f 	and.w	r2, r3, #31
 8007bd0:	4907      	ldr	r1, [pc, #28]	@ (8007bf0 <__NVIC_EnableIRQ+0x38>)
 8007bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007bd6:	095b      	lsrs	r3, r3, #5
 8007bd8:	2001      	movs	r0, #1
 8007bda:	fa00 f202 	lsl.w	r2, r0, r2
 8007bde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007be2:	bf00      	nop
 8007be4:	370c      	adds	r7, #12
 8007be6:	46bd      	mov	sp, r7
 8007be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bec:	4770      	bx	lr
 8007bee:	bf00      	nop
 8007bf0:	e000e100 	.word	0xe000e100

08007bf4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b083      	sub	sp, #12
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	4603      	mov	r3, r0
 8007bfc:	6039      	str	r1, [r7, #0]
 8007bfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007c00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	db0a      	blt.n	8007c1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	b2da      	uxtb	r2, r3
 8007c0c:	490c      	ldr	r1, [pc, #48]	@ (8007c40 <__NVIC_SetPriority+0x4c>)
 8007c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c12:	0112      	lsls	r2, r2, #4
 8007c14:	b2d2      	uxtb	r2, r2
 8007c16:	440b      	add	r3, r1
 8007c18:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007c1c:	e00a      	b.n	8007c34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	b2da      	uxtb	r2, r3
 8007c22:	4908      	ldr	r1, [pc, #32]	@ (8007c44 <__NVIC_SetPriority+0x50>)
 8007c24:	79fb      	ldrb	r3, [r7, #7]
 8007c26:	f003 030f 	and.w	r3, r3, #15
 8007c2a:	3b04      	subs	r3, #4
 8007c2c:	0112      	lsls	r2, r2, #4
 8007c2e:	b2d2      	uxtb	r2, r2
 8007c30:	440b      	add	r3, r1
 8007c32:	761a      	strb	r2, [r3, #24]
}
 8007c34:	bf00      	nop
 8007c36:	370c      	adds	r7, #12
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3e:	4770      	bx	lr
 8007c40:	e000e100 	.word	0xe000e100
 8007c44:	e000ed00 	.word	0xe000ed00

08007c48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007c48:	b480      	push	{r7}
 8007c4a:	b089      	sub	sp, #36	@ 0x24
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	60f8      	str	r0, [r7, #12]
 8007c50:	60b9      	str	r1, [r7, #8]
 8007c52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	f003 0307 	and.w	r3, r3, #7
 8007c5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007c5c:	69fb      	ldr	r3, [r7, #28]
 8007c5e:	f1c3 0307 	rsb	r3, r3, #7
 8007c62:	2b04      	cmp	r3, #4
 8007c64:	bf28      	it	cs
 8007c66:	2304      	movcs	r3, #4
 8007c68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007c6a:	69fb      	ldr	r3, [r7, #28]
 8007c6c:	3304      	adds	r3, #4
 8007c6e:	2b06      	cmp	r3, #6
 8007c70:	d902      	bls.n	8007c78 <NVIC_EncodePriority+0x30>
 8007c72:	69fb      	ldr	r3, [r7, #28]
 8007c74:	3b03      	subs	r3, #3
 8007c76:	e000      	b.n	8007c7a <NVIC_EncodePriority+0x32>
 8007c78:	2300      	movs	r3, #0
 8007c7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007c7c:	f04f 32ff 	mov.w	r2, #4294967295
 8007c80:	69bb      	ldr	r3, [r7, #24]
 8007c82:	fa02 f303 	lsl.w	r3, r2, r3
 8007c86:	43da      	mvns	r2, r3
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	401a      	ands	r2, r3
 8007c8c:	697b      	ldr	r3, [r7, #20]
 8007c8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007c90:	f04f 31ff 	mov.w	r1, #4294967295
 8007c94:	697b      	ldr	r3, [r7, #20]
 8007c96:	fa01 f303 	lsl.w	r3, r1, r3
 8007c9a:	43d9      	mvns	r1, r3
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007ca0:	4313      	orrs	r3, r2
         );
}
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	3724      	adds	r7, #36	@ 0x24
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cac:	4770      	bx	lr
	...

08007cb0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007cb0:	b580      	push	{r7, lr}
 8007cb2:	b082      	sub	sp, #8
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	3b01      	subs	r3, #1
 8007cbc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007cc0:	d301      	bcc.n	8007cc6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	e00f      	b.n	8007ce6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007cc6:	4a0a      	ldr	r2, [pc, #40]	@ (8007cf0 <SysTick_Config+0x40>)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	3b01      	subs	r3, #1
 8007ccc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007cce:	210f      	movs	r1, #15
 8007cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8007cd4:	f7ff ff8e 	bl	8007bf4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007cd8:	4b05      	ldr	r3, [pc, #20]	@ (8007cf0 <SysTick_Config+0x40>)
 8007cda:	2200      	movs	r2, #0
 8007cdc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007cde:	4b04      	ldr	r3, [pc, #16]	@ (8007cf0 <SysTick_Config+0x40>)
 8007ce0:	2207      	movs	r2, #7
 8007ce2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007ce4:	2300      	movs	r3, #0
}
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	3708      	adds	r7, #8
 8007cea:	46bd      	mov	sp, r7
 8007cec:	bd80      	pop	{r7, pc}
 8007cee:	bf00      	nop
 8007cf0:	e000e010 	.word	0xe000e010

08007cf4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b082      	sub	sp, #8
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007cfc:	6878      	ldr	r0, [r7, #4]
 8007cfe:	f7ff ff29 	bl	8007b54 <__NVIC_SetPriorityGrouping>
}
 8007d02:	bf00      	nop
 8007d04:	3708      	adds	r7, #8
 8007d06:	46bd      	mov	sp, r7
 8007d08:	bd80      	pop	{r7, pc}

08007d0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007d0a:	b580      	push	{r7, lr}
 8007d0c:	b086      	sub	sp, #24
 8007d0e:	af00      	add	r7, sp, #0
 8007d10:	4603      	mov	r3, r0
 8007d12:	60b9      	str	r1, [r7, #8]
 8007d14:	607a      	str	r2, [r7, #4]
 8007d16:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007d18:	f7ff ff40 	bl	8007b9c <__NVIC_GetPriorityGrouping>
 8007d1c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007d1e:	687a      	ldr	r2, [r7, #4]
 8007d20:	68b9      	ldr	r1, [r7, #8]
 8007d22:	6978      	ldr	r0, [r7, #20]
 8007d24:	f7ff ff90 	bl	8007c48 <NVIC_EncodePriority>
 8007d28:	4602      	mov	r2, r0
 8007d2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007d2e:	4611      	mov	r1, r2
 8007d30:	4618      	mov	r0, r3
 8007d32:	f7ff ff5f 	bl	8007bf4 <__NVIC_SetPriority>
}
 8007d36:	bf00      	nop
 8007d38:	3718      	adds	r7, #24
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bd80      	pop	{r7, pc}

08007d3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007d3e:	b580      	push	{r7, lr}
 8007d40:	b082      	sub	sp, #8
 8007d42:	af00      	add	r7, sp, #0
 8007d44:	4603      	mov	r3, r0
 8007d46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007d48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	f7ff ff33 	bl	8007bb8 <__NVIC_EnableIRQ>
}
 8007d52:	bf00      	nop
 8007d54:	3708      	adds	r7, #8
 8007d56:	46bd      	mov	sp, r7
 8007d58:	bd80      	pop	{r7, pc}

08007d5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007d5a:	b580      	push	{r7, lr}
 8007d5c:	b082      	sub	sp, #8
 8007d5e:	af00      	add	r7, sp, #0
 8007d60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007d62:	6878      	ldr	r0, [r7, #4]
 8007d64:	f7ff ffa4 	bl	8007cb0 <SysTick_Config>
 8007d68:	4603      	mov	r3, r0
}
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	3708      	adds	r7, #8
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	bd80      	pop	{r7, pc}

08007d72 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8007d72:	b580      	push	{r7, lr}
 8007d74:	b082      	sub	sp, #8
 8007d76:	af00      	add	r7, sp, #0
 8007d78:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d101      	bne.n	8007d84 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8007d80:	2301      	movs	r3, #1
 8007d82:	e014      	b.n	8007dae <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	791b      	ldrb	r3, [r3, #4]
 8007d88:	b2db      	uxtb	r3, r3
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d105      	bne.n	8007d9a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2200      	movs	r2, #0
 8007d92:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8007d94:	6878      	ldr	r0, [r7, #4]
 8007d96:	f7fb fe4b 	bl	8003a30 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2202      	movs	r2, #2
 8007d9e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2200      	movs	r2, #0
 8007da4:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2201      	movs	r2, #1
 8007daa:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8007dac:	2300      	movs	r3, #0
}
 8007dae:	4618      	mov	r0, r3
 8007db0:	3708      	adds	r7, #8
 8007db2:	46bd      	mov	sp, r7
 8007db4:	bd80      	pop	{r7, pc}
	...

08007db8 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8007db8:	b480      	push	{r7}
 8007dba:	b085      	sub	sp, #20
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
 8007dc0:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d101      	bne.n	8007dcc <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8007dc8:	2301      	movs	r3, #1
 8007dca:	e056      	b.n	8007e7a <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	795b      	ldrb	r3, [r3, #5]
 8007dd0:	2b01      	cmp	r3, #1
 8007dd2:	d101      	bne.n	8007dd8 <HAL_DAC_Start+0x20>
 8007dd4:	2302      	movs	r3, #2
 8007dd6:	e050      	b.n	8007e7a <HAL_DAC_Start+0xc2>
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2201      	movs	r2, #1
 8007ddc:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2202      	movs	r2, #2
 8007de2:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	6819      	ldr	r1, [r3, #0]
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	f003 0310 	and.w	r3, r3, #16
 8007df0:	2201      	movs	r2, #1
 8007df2:	409a      	lsls	r2, r3
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	430a      	orrs	r2, r1
 8007dfa:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007dfc:	4b22      	ldr	r3, [pc, #136]	@ (8007e88 <HAL_DAC_Start+0xd0>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	099b      	lsrs	r3, r3, #6
 8007e02:	4a22      	ldr	r2, [pc, #136]	@ (8007e8c <HAL_DAC_Start+0xd4>)
 8007e04:	fba2 2303 	umull	r2, r3, r2, r3
 8007e08:	099b      	lsrs	r3, r3, #6
 8007e0a:	3301      	adds	r3, #1
 8007e0c:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8007e0e:	e002      	b.n	8007e16 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	3b01      	subs	r3, #1
 8007e14:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d1f9      	bne.n	8007e10 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d10f      	bne.n	8007e42 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8007e2c:	2b02      	cmp	r3, #2
 8007e2e:	d11d      	bne.n	8007e6c <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	685a      	ldr	r2, [r3, #4]
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f042 0201 	orr.w	r2, r2, #1
 8007e3e:	605a      	str	r2, [r3, #4]
 8007e40:	e014      	b.n	8007e6c <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	f003 0310 	and.w	r3, r3, #16
 8007e52:	2102      	movs	r1, #2
 8007e54:	fa01 f303 	lsl.w	r3, r1, r3
 8007e58:	429a      	cmp	r2, r3
 8007e5a:	d107      	bne.n	8007e6c <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	685a      	ldr	r2, [r3, #4]
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f042 0202 	orr.w	r2, r2, #2
 8007e6a:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2201      	movs	r2, #1
 8007e70:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2200      	movs	r2, #0
 8007e76:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8007e78:	2300      	movs	r3, #0
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	3714      	adds	r7, #20
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e84:	4770      	bx	lr
 8007e86:	bf00      	nop
 8007e88:	20000004 	.word	0x20000004
 8007e8c:	053e2d63 	.word	0x053e2d63

08007e90 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8007e90:	b480      	push	{r7}
 8007e92:	b087      	sub	sp, #28
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	60f8      	str	r0, [r7, #12]
 8007e98:	60b9      	str	r1, [r7, #8]
 8007e9a:	607a      	str	r2, [r7, #4]
 8007e9c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d101      	bne.n	8007eac <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	e018      	b.n	8007ede <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8007eb8:	68bb      	ldr	r3, [r7, #8]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d105      	bne.n	8007eca <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8007ebe:	697a      	ldr	r2, [r7, #20]
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	4413      	add	r3, r2
 8007ec4:	3308      	adds	r3, #8
 8007ec6:	617b      	str	r3, [r7, #20]
 8007ec8:	e004      	b.n	8007ed4 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8007eca:	697a      	ldr	r2, [r7, #20]
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	4413      	add	r3, r2
 8007ed0:	3314      	adds	r3, #20
 8007ed2:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8007ed4:	697b      	ldr	r3, [r7, #20]
 8007ed6:	461a      	mov	r2, r3
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8007edc:	2300      	movs	r3, #0
}
 8007ede:	4618      	mov	r0, r3
 8007ee0:	371c      	adds	r7, #28
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee8:	4770      	bx	lr
	...

08007eec <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b08a      	sub	sp, #40	@ 0x28
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	60f8      	str	r0, [r7, #12]
 8007ef4:	60b9      	str	r1, [r7, #8]
 8007ef6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ef8:	2300      	movs	r3, #0
 8007efa:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d002      	beq.n	8007f08 <HAL_DAC_ConfigChannel+0x1c>
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d101      	bne.n	8007f0c <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8007f08:	2301      	movs	r3, #1
 8007f0a:	e1a1      	b.n	8008250 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8007f0c:	68bb      	ldr	r3, [r7, #8]
 8007f0e:	689b      	ldr	r3, [r3, #8]
 8007f10:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	795b      	ldrb	r3, [r3, #5]
 8007f16:	2b01      	cmp	r3, #1
 8007f18:	d101      	bne.n	8007f1e <HAL_DAC_ConfigChannel+0x32>
 8007f1a:	2302      	movs	r3, #2
 8007f1c:	e198      	b.n	8008250 <HAL_DAC_ConfigChannel+0x364>
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	2201      	movs	r2, #1
 8007f22:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	2202      	movs	r2, #2
 8007f28:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8007f2a:	68bb      	ldr	r3, [r7, #8]
 8007f2c:	689b      	ldr	r3, [r3, #8]
 8007f2e:	2b04      	cmp	r3, #4
 8007f30:	d17a      	bne.n	8008028 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8007f32:	f7fe f9b1 	bl	8006298 <HAL_GetTick>
 8007f36:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d13d      	bne.n	8007fba <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007f3e:	e018      	b.n	8007f72 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8007f40:	f7fe f9aa 	bl	8006298 <HAL_GetTick>
 8007f44:	4602      	mov	r2, r0
 8007f46:	69bb      	ldr	r3, [r7, #24]
 8007f48:	1ad3      	subs	r3, r2, r3
 8007f4a:	2b01      	cmp	r3, #1
 8007f4c:	d911      	bls.n	8007f72 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f54:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d00a      	beq.n	8007f72 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	691b      	ldr	r3, [r3, #16]
 8007f60:	f043 0208 	orr.w	r2, r3, #8
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	2203      	movs	r2, #3
 8007f6c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8007f6e:	2303      	movs	r3, #3
 8007f70:	e16e      	b.n	8008250 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f78:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d1df      	bne.n	8007f40 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	68ba      	ldr	r2, [r7, #8]
 8007f86:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007f88:	641a      	str	r2, [r3, #64]	@ 0x40
 8007f8a:	e020      	b.n	8007fce <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8007f8c:	f7fe f984 	bl	8006298 <HAL_GetTick>
 8007f90:	4602      	mov	r2, r0
 8007f92:	69bb      	ldr	r3, [r7, #24]
 8007f94:	1ad3      	subs	r3, r2, r3
 8007f96:	2b01      	cmp	r3, #1
 8007f98:	d90f      	bls.n	8007fba <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	da0a      	bge.n	8007fba <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	691b      	ldr	r3, [r3, #16]
 8007fa8:	f043 0208 	orr.w	r2, r3, #8
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	2203      	movs	r2, #3
 8007fb4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8007fb6:	2303      	movs	r3, #3
 8007fb8:	e14a      	b.n	8008250 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	dbe3      	blt.n	8007f8c <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	68ba      	ldr	r2, [r7, #8]
 8007fca:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007fcc:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	f003 0310 	and.w	r3, r3, #16
 8007fda:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8007fde:	fa01 f303 	lsl.w	r3, r1, r3
 8007fe2:	43db      	mvns	r3, r3
 8007fe4:	ea02 0103 	and.w	r1, r2, r3
 8007fe8:	68bb      	ldr	r3, [r7, #8]
 8007fea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	f003 0310 	and.w	r3, r3, #16
 8007ff2:	409a      	lsls	r2, r3
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	430a      	orrs	r2, r1
 8007ffa:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	f003 0310 	and.w	r3, r3, #16
 8008008:	21ff      	movs	r1, #255	@ 0xff
 800800a:	fa01 f303 	lsl.w	r3, r1, r3
 800800e:	43db      	mvns	r3, r3
 8008010:	ea02 0103 	and.w	r1, r2, r3
 8008014:	68bb      	ldr	r3, [r7, #8]
 8008016:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	f003 0310 	and.w	r3, r3, #16
 800801e:	409a      	lsls	r2, r3
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	430a      	orrs	r2, r1
 8008026:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	69db      	ldr	r3, [r3, #28]
 800802c:	2b01      	cmp	r3, #1
 800802e:	d11d      	bne.n	800806c <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008036:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	f003 0310 	and.w	r3, r3, #16
 800803e:	221f      	movs	r2, #31
 8008040:	fa02 f303 	lsl.w	r3, r2, r3
 8008044:	43db      	mvns	r3, r3
 8008046:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008048:	4013      	ands	r3, r2
 800804a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	6a1b      	ldr	r3, [r3, #32]
 8008050:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	f003 0310 	and.w	r3, r3, #16
 8008058:	697a      	ldr	r2, [r7, #20]
 800805a:	fa02 f303 	lsl.w	r3, r2, r3
 800805e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008060:	4313      	orrs	r3, r2
 8008062:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800806a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008072:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	f003 0310 	and.w	r3, r3, #16
 800807a:	2207      	movs	r2, #7
 800807c:	fa02 f303 	lsl.w	r3, r2, r3
 8008080:	43db      	mvns	r3, r3
 8008082:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008084:	4013      	ands	r3, r2
 8008086:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8008088:	68bb      	ldr	r3, [r7, #8]
 800808a:	699b      	ldr	r3, [r3, #24]
 800808c:	2b01      	cmp	r3, #1
 800808e:	d102      	bne.n	8008096 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8008090:	2300      	movs	r3, #0
 8008092:	623b      	str	r3, [r7, #32]
 8008094:	e00f      	b.n	80080b6 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8008096:	68bb      	ldr	r3, [r7, #8]
 8008098:	699b      	ldr	r3, [r3, #24]
 800809a:	2b02      	cmp	r3, #2
 800809c:	d102      	bne.n	80080a4 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800809e:	2301      	movs	r3, #1
 80080a0:	623b      	str	r3, [r7, #32]
 80080a2:	e008      	b.n	80080b6 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	695b      	ldr	r3, [r3, #20]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d102      	bne.n	80080b2 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80080ac:	2301      	movs	r3, #1
 80080ae:	623b      	str	r3, [r7, #32]
 80080b0:	e001      	b.n	80080b6 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80080b2:	2300      	movs	r3, #0
 80080b4:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	689a      	ldr	r2, [r3, #8]
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	695b      	ldr	r3, [r3, #20]
 80080be:	4313      	orrs	r3, r2
 80080c0:	6a3a      	ldr	r2, [r7, #32]
 80080c2:	4313      	orrs	r3, r2
 80080c4:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	f003 0310 	and.w	r3, r3, #16
 80080cc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80080d0:	fa02 f303 	lsl.w	r3, r2, r3
 80080d4:	43db      	mvns	r3, r3
 80080d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080d8:	4013      	ands	r3, r2
 80080da:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80080dc:	68bb      	ldr	r3, [r7, #8]
 80080de:	791b      	ldrb	r3, [r3, #4]
 80080e0:	2b01      	cmp	r3, #1
 80080e2:	d102      	bne.n	80080ea <HAL_DAC_ConfigChannel+0x1fe>
 80080e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80080e8:	e000      	b.n	80080ec <HAL_DAC_ConfigChannel+0x200>
 80080ea:	2300      	movs	r3, #0
 80080ec:	697a      	ldr	r2, [r7, #20]
 80080ee:	4313      	orrs	r3, r2
 80080f0:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	f003 0310 	and.w	r3, r3, #16
 80080f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80080fc:	fa02 f303 	lsl.w	r3, r2, r3
 8008100:	43db      	mvns	r3, r3
 8008102:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008104:	4013      	ands	r3, r2
 8008106:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	795b      	ldrb	r3, [r3, #5]
 800810c:	2b01      	cmp	r3, #1
 800810e:	d102      	bne.n	8008116 <HAL_DAC_ConfigChannel+0x22a>
 8008110:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008114:	e000      	b.n	8008118 <HAL_DAC_ConfigChannel+0x22c>
 8008116:	2300      	movs	r3, #0
 8008118:	697a      	ldr	r2, [r7, #20]
 800811a:	4313      	orrs	r3, r2
 800811c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800811e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008120:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8008124:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	2b02      	cmp	r3, #2
 800812c:	d114      	bne.n	8008158 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800812e:	f003 ff2f 	bl	800bf90 <HAL_RCC_GetHCLKFreq>
 8008132:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8008134:	693b      	ldr	r3, [r7, #16]
 8008136:	4a48      	ldr	r2, [pc, #288]	@ (8008258 <HAL_DAC_ConfigChannel+0x36c>)
 8008138:	4293      	cmp	r3, r2
 800813a:	d904      	bls.n	8008146 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800813c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800813e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008142:	627b      	str	r3, [r7, #36]	@ 0x24
 8008144:	e00f      	b.n	8008166 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8008146:	693b      	ldr	r3, [r7, #16]
 8008148:	4a44      	ldr	r2, [pc, #272]	@ (800825c <HAL_DAC_ConfigChannel+0x370>)
 800814a:	4293      	cmp	r3, r2
 800814c:	d90a      	bls.n	8008164 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800814e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008150:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008154:	627b      	str	r3, [r7, #36]	@ 0x24
 8008156:	e006      	b.n	8008166 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8008158:	68bb      	ldr	r3, [r7, #8]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800815e:	4313      	orrs	r3, r2
 8008160:	627b      	str	r3, [r7, #36]	@ 0x24
 8008162:	e000      	b.n	8008166 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8008164:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	f003 0310 	and.w	r3, r3, #16
 800816c:	697a      	ldr	r2, [r7, #20]
 800816e:	fa02 f303 	lsl.w	r3, r2, r3
 8008172:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008174:	4313      	orrs	r3, r2
 8008176:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800817e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	6819      	ldr	r1, [r3, #0]
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	f003 0310 	and.w	r3, r3, #16
 800818c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8008190:	fa02 f303 	lsl.w	r3, r2, r3
 8008194:	43da      	mvns	r2, r3
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	400a      	ands	r2, r1
 800819c:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	f003 0310 	and.w	r3, r3, #16
 80081ac:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80081b0:	fa02 f303 	lsl.w	r3, r2, r3
 80081b4:	43db      	mvns	r3, r3
 80081b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081b8:	4013      	ands	r3, r2
 80081ba:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	68db      	ldr	r3, [r3, #12]
 80081c0:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	f003 0310 	and.w	r3, r3, #16
 80081c8:	697a      	ldr	r2, [r7, #20]
 80081ca:	fa02 f303 	lsl.w	r3, r2, r3
 80081ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081d0:	4313      	orrs	r3, r2
 80081d2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081da:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	6819      	ldr	r1, [r3, #0]
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	f003 0310 	and.w	r3, r3, #16
 80081e8:	22c0      	movs	r2, #192	@ 0xc0
 80081ea:	fa02 f303 	lsl.w	r3, r2, r3
 80081ee:	43da      	mvns	r2, r3
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	400a      	ands	r2, r1
 80081f6:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	68db      	ldr	r3, [r3, #12]
 80081fc:	089b      	lsrs	r3, r3, #2
 80081fe:	f003 030f 	and.w	r3, r3, #15
 8008202:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	691b      	ldr	r3, [r3, #16]
 8008208:	089b      	lsrs	r3, r3, #2
 800820a:	021b      	lsls	r3, r3, #8
 800820c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008210:	697a      	ldr	r2, [r7, #20]
 8008212:	4313      	orrs	r3, r2
 8008214:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	f003 0310 	and.w	r3, r3, #16
 8008222:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8008226:	fa01 f303 	lsl.w	r3, r1, r3
 800822a:	43db      	mvns	r3, r3
 800822c:	ea02 0103 	and.w	r1, r2, r3
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	f003 0310 	and.w	r3, r3, #16
 8008236:	697a      	ldr	r2, [r7, #20]
 8008238:	409a      	lsls	r2, r3
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	430a      	orrs	r2, r1
 8008240:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	2201      	movs	r2, #1
 8008246:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	2200      	movs	r2, #0
 800824c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800824e:	7ffb      	ldrb	r3, [r7, #31]
}
 8008250:	4618      	mov	r0, r3
 8008252:	3728      	adds	r7, #40	@ 0x28
 8008254:	46bd      	mov	sp, r7
 8008256:	bd80      	pop	{r7, pc}
 8008258:	09896800 	.word	0x09896800
 800825c:	04c4b400 	.word	0x04c4b400

08008260 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b084      	sub	sp, #16
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d101      	bne.n	8008272 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800826e:	2301      	movs	r3, #1
 8008270:	e08d      	b.n	800838e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	461a      	mov	r2, r3
 8008278:	4b47      	ldr	r3, [pc, #284]	@ (8008398 <HAL_DMA_Init+0x138>)
 800827a:	429a      	cmp	r2, r3
 800827c:	d80f      	bhi.n	800829e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	461a      	mov	r2, r3
 8008284:	4b45      	ldr	r3, [pc, #276]	@ (800839c <HAL_DMA_Init+0x13c>)
 8008286:	4413      	add	r3, r2
 8008288:	4a45      	ldr	r2, [pc, #276]	@ (80083a0 <HAL_DMA_Init+0x140>)
 800828a:	fba2 2303 	umull	r2, r3, r2, r3
 800828e:	091b      	lsrs	r3, r3, #4
 8008290:	009a      	lsls	r2, r3, #2
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	4a42      	ldr	r2, [pc, #264]	@ (80083a4 <HAL_DMA_Init+0x144>)
 800829a:	641a      	str	r2, [r3, #64]	@ 0x40
 800829c:	e00e      	b.n	80082bc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	461a      	mov	r2, r3
 80082a4:	4b40      	ldr	r3, [pc, #256]	@ (80083a8 <HAL_DMA_Init+0x148>)
 80082a6:	4413      	add	r3, r2
 80082a8:	4a3d      	ldr	r2, [pc, #244]	@ (80083a0 <HAL_DMA_Init+0x140>)
 80082aa:	fba2 2303 	umull	r2, r3, r2, r3
 80082ae:	091b      	lsrs	r3, r3, #4
 80082b0:	009a      	lsls	r2, r3, #2
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	4a3c      	ldr	r2, [pc, #240]	@ (80083ac <HAL_DMA_Init+0x14c>)
 80082ba:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2202      	movs	r2, #2
 80082c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80082d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082d6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80082e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	691b      	ldr	r3, [r3, #16]
 80082e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80082ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	699b      	ldr	r3, [r3, #24]
 80082f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80082f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	6a1b      	ldr	r3, [r3, #32]
 80082fe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8008300:	68fa      	ldr	r2, [r7, #12]
 8008302:	4313      	orrs	r3, r2
 8008304:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	68fa      	ldr	r2, [r7, #12]
 800830c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f000 fa76 	bl	8008800 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	689b      	ldr	r3, [r3, #8]
 8008318:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800831c:	d102      	bne.n	8008324 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2200      	movs	r2, #0
 8008322:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	685a      	ldr	r2, [r3, #4]
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800832c:	b2d2      	uxtb	r2, r2
 800832e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008334:	687a      	ldr	r2, [r7, #4]
 8008336:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008338:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	685b      	ldr	r3, [r3, #4]
 800833e:	2b00      	cmp	r3, #0
 8008340:	d010      	beq.n	8008364 <HAL_DMA_Init+0x104>
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	685b      	ldr	r3, [r3, #4]
 8008346:	2b04      	cmp	r3, #4
 8008348:	d80c      	bhi.n	8008364 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800834a:	6878      	ldr	r0, [r7, #4]
 800834c:	f000 fa96 	bl	800887c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008354:	2200      	movs	r2, #0
 8008356:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800835c:	687a      	ldr	r2, [r7, #4]
 800835e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008360:	605a      	str	r2, [r3, #4]
 8008362:	e008      	b.n	8008376 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2200      	movs	r2, #0
 8008368:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2200      	movs	r2, #0
 800836e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2200      	movs	r2, #0
 8008374:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	2200      	movs	r2, #0
 800837a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2201      	movs	r2, #1
 8008380:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2200      	movs	r2, #0
 8008388:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800838c:	2300      	movs	r3, #0
}
 800838e:	4618      	mov	r0, r3
 8008390:	3710      	adds	r7, #16
 8008392:	46bd      	mov	sp, r7
 8008394:	bd80      	pop	{r7, pc}
 8008396:	bf00      	nop
 8008398:	40020407 	.word	0x40020407
 800839c:	bffdfff8 	.word	0xbffdfff8
 80083a0:	cccccccd 	.word	0xcccccccd
 80083a4:	40020000 	.word	0x40020000
 80083a8:	bffdfbf8 	.word	0xbffdfbf8
 80083ac:	40020400 	.word	0x40020400

080083b0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b086      	sub	sp, #24
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	60f8      	str	r0, [r7, #12]
 80083b8:	60b9      	str	r1, [r7, #8]
 80083ba:	607a      	str	r2, [r7, #4]
 80083bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80083be:	2300      	movs	r3, #0
 80083c0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80083c8:	2b01      	cmp	r3, #1
 80083ca:	d101      	bne.n	80083d0 <HAL_DMA_Start_IT+0x20>
 80083cc:	2302      	movs	r3, #2
 80083ce:	e066      	b.n	800849e <HAL_DMA_Start_IT+0xee>
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	2201      	movs	r2, #1
 80083d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80083de:	b2db      	uxtb	r3, r3
 80083e0:	2b01      	cmp	r3, #1
 80083e2:	d155      	bne.n	8008490 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	2202      	movs	r2, #2
 80083e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	2200      	movs	r2, #0
 80083f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	681a      	ldr	r2, [r3, #0]
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f022 0201 	bic.w	r2, r2, #1
 8008400:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	687a      	ldr	r2, [r7, #4]
 8008406:	68b9      	ldr	r1, [r7, #8]
 8008408:	68f8      	ldr	r0, [r7, #12]
 800840a:	f000 f9bb 	bl	8008784 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008412:	2b00      	cmp	r3, #0
 8008414:	d008      	beq.n	8008428 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	681a      	ldr	r2, [r3, #0]
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	f042 020e 	orr.w	r2, r2, #14
 8008424:	601a      	str	r2, [r3, #0]
 8008426:	e00f      	b.n	8008448 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	681a      	ldr	r2, [r3, #0]
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f022 0204 	bic.w	r2, r2, #4
 8008436:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	681a      	ldr	r2, [r3, #0]
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f042 020a 	orr.w	r2, r2, #10
 8008446:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008452:	2b00      	cmp	r3, #0
 8008454:	d007      	beq.n	8008466 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800845a:	681a      	ldr	r2, [r3, #0]
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008460:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008464:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800846a:	2b00      	cmp	r3, #0
 800846c:	d007      	beq.n	800847e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008472:	681a      	ldr	r2, [r3, #0]
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008478:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800847c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	681a      	ldr	r2, [r3, #0]
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	f042 0201 	orr.w	r2, r2, #1
 800848c:	601a      	str	r2, [r3, #0]
 800848e:	e005      	b.n	800849c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	2200      	movs	r2, #0
 8008494:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8008498:	2302      	movs	r3, #2
 800849a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800849c:	7dfb      	ldrb	r3, [r7, #23]
}
 800849e:	4618      	mov	r0, r3
 80084a0:	3718      	adds	r7, #24
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd80      	pop	{r7, pc}

080084a6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80084a6:	b480      	push	{r7}
 80084a8:	b085      	sub	sp, #20
 80084aa:	af00      	add	r7, sp, #0
 80084ac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80084ae:	2300      	movs	r3, #0
 80084b0:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80084b8:	b2db      	uxtb	r3, r3
 80084ba:	2b02      	cmp	r3, #2
 80084bc:	d005      	beq.n	80084ca <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2204      	movs	r2, #4
 80084c2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80084c4:	2301      	movs	r3, #1
 80084c6:	73fb      	strb	r3, [r7, #15]
 80084c8:	e037      	b.n	800853a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	681a      	ldr	r2, [r3, #0]
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	f022 020e 	bic.w	r2, r2, #14
 80084d8:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80084de:	681a      	ldr	r2, [r3, #0]
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80084e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80084e8:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	681a      	ldr	r2, [r3, #0]
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	f022 0201 	bic.w	r2, r2, #1
 80084f8:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084fe:	f003 021f 	and.w	r2, r3, #31
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008506:	2101      	movs	r1, #1
 8008508:	fa01 f202 	lsl.w	r2, r1, r2
 800850c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008512:	687a      	ldr	r2, [r7, #4]
 8008514:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008516:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800851c:	2b00      	cmp	r3, #0
 800851e:	d00c      	beq.n	800853a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008524:	681a      	ldr	r2, [r3, #0]
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800852a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800852e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008534:	687a      	ldr	r2, [r7, #4]
 8008536:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008538:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	2201      	movs	r2, #1
 800853e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	2200      	movs	r2, #0
 8008546:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800854a:	7bfb      	ldrb	r3, [r7, #15]
}
 800854c:	4618      	mov	r0, r3
 800854e:	3714      	adds	r7, #20
 8008550:	46bd      	mov	sp, r7
 8008552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008556:	4770      	bx	lr

08008558 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b084      	sub	sp, #16
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008560:	2300      	movs	r3, #0
 8008562:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800856a:	b2db      	uxtb	r3, r3
 800856c:	2b02      	cmp	r3, #2
 800856e:	d00d      	beq.n	800858c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	2204      	movs	r2, #4
 8008574:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	2201      	movs	r2, #1
 800857a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	2200      	movs	r2, #0
 8008582:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8008586:	2301      	movs	r3, #1
 8008588:	73fb      	strb	r3, [r7, #15]
 800858a:	e047      	b.n	800861c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	681a      	ldr	r2, [r3, #0]
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f022 020e 	bic.w	r2, r2, #14
 800859a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	681a      	ldr	r2, [r3, #0]
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	f022 0201 	bic.w	r2, r2, #1
 80085aa:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80085b0:	681a      	ldr	r2, [r3, #0]
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80085b6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80085ba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085c0:	f003 021f 	and.w	r2, r3, #31
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085c8:	2101      	movs	r1, #1
 80085ca:	fa01 f202 	lsl.w	r2, r1, r2
 80085ce:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80085d4:	687a      	ldr	r2, [r7, #4]
 80085d6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80085d8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d00c      	beq.n	80085fc <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085e6:	681a      	ldr	r2, [r3, #0]
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085ec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80085f0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085f6:	687a      	ldr	r2, [r7, #4]
 80085f8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80085fa:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2201      	movs	r2, #1
 8008600:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2200      	movs	r2, #0
 8008608:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008610:	2b00      	cmp	r3, #0
 8008612:	d003      	beq.n	800861c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008618:	6878      	ldr	r0, [r7, #4]
 800861a:	4798      	blx	r3
    }
  }
  return status;
 800861c:	7bfb      	ldrb	r3, [r7, #15]
}
 800861e:	4618      	mov	r0, r3
 8008620:	3710      	adds	r7, #16
 8008622:	46bd      	mov	sp, r7
 8008624:	bd80      	pop	{r7, pc}

08008626 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008626:	b580      	push	{r7, lr}
 8008628:	b084      	sub	sp, #16
 800862a:	af00      	add	r7, sp, #0
 800862c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008642:	f003 031f 	and.w	r3, r3, #31
 8008646:	2204      	movs	r2, #4
 8008648:	409a      	lsls	r2, r3
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	4013      	ands	r3, r2
 800864e:	2b00      	cmp	r3, #0
 8008650:	d026      	beq.n	80086a0 <HAL_DMA_IRQHandler+0x7a>
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	f003 0304 	and.w	r3, r3, #4
 8008658:	2b00      	cmp	r3, #0
 800865a:	d021      	beq.n	80086a0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f003 0320 	and.w	r3, r3, #32
 8008666:	2b00      	cmp	r3, #0
 8008668:	d107      	bne.n	800867a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	681a      	ldr	r2, [r3, #0]
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	f022 0204 	bic.w	r2, r2, #4
 8008678:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800867e:	f003 021f 	and.w	r2, r3, #31
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008686:	2104      	movs	r1, #4
 8008688:	fa01 f202 	lsl.w	r2, r1, r2
 800868c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008692:	2b00      	cmp	r3, #0
 8008694:	d071      	beq.n	800877a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800869a:	6878      	ldr	r0, [r7, #4]
 800869c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800869e:	e06c      	b.n	800877a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086a4:	f003 031f 	and.w	r3, r3, #31
 80086a8:	2202      	movs	r2, #2
 80086aa:	409a      	lsls	r2, r3
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	4013      	ands	r3, r2
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d02e      	beq.n	8008712 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80086b4:	68bb      	ldr	r3, [r7, #8]
 80086b6:	f003 0302 	and.w	r3, r3, #2
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d029      	beq.n	8008712 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	f003 0320 	and.w	r3, r3, #32
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d10b      	bne.n	80086e4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	681a      	ldr	r2, [r3, #0]
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	f022 020a 	bic.w	r2, r2, #10
 80086da:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2201      	movs	r2, #1
 80086e0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086e8:	f003 021f 	and.w	r2, r3, #31
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086f0:	2102      	movs	r1, #2
 80086f2:	fa01 f202 	lsl.w	r2, r1, r2
 80086f6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2200      	movs	r2, #0
 80086fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008704:	2b00      	cmp	r3, #0
 8008706:	d038      	beq.n	800877a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800870c:	6878      	ldr	r0, [r7, #4]
 800870e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8008710:	e033      	b.n	800877a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008716:	f003 031f 	and.w	r3, r3, #31
 800871a:	2208      	movs	r2, #8
 800871c:	409a      	lsls	r2, r3
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	4013      	ands	r3, r2
 8008722:	2b00      	cmp	r3, #0
 8008724:	d02a      	beq.n	800877c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8008726:	68bb      	ldr	r3, [r7, #8]
 8008728:	f003 0308 	and.w	r3, r3, #8
 800872c:	2b00      	cmp	r3, #0
 800872e:	d025      	beq.n	800877c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	681a      	ldr	r2, [r3, #0]
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f022 020e 	bic.w	r2, r2, #14
 800873e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008744:	f003 021f 	and.w	r2, r3, #31
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800874c:	2101      	movs	r1, #1
 800874e:	fa01 f202 	lsl.w	r2, r1, r2
 8008752:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2201      	movs	r2, #1
 8008758:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	2201      	movs	r2, #1
 800875e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	2200      	movs	r2, #0
 8008766:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800876e:	2b00      	cmp	r3, #0
 8008770:	d004      	beq.n	800877c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800877a:	bf00      	nop
 800877c:	bf00      	nop
}
 800877e:	3710      	adds	r7, #16
 8008780:	46bd      	mov	sp, r7
 8008782:	bd80      	pop	{r7, pc}

08008784 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008784:	b480      	push	{r7}
 8008786:	b085      	sub	sp, #20
 8008788:	af00      	add	r7, sp, #0
 800878a:	60f8      	str	r0, [r7, #12]
 800878c:	60b9      	str	r1, [r7, #8]
 800878e:	607a      	str	r2, [r7, #4]
 8008790:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008796:	68fa      	ldr	r2, [r7, #12]
 8008798:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800879a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d004      	beq.n	80087ae <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087a8:	68fa      	ldr	r2, [r7, #12]
 80087aa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80087ac:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087b2:	f003 021f 	and.w	r2, r3, #31
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087ba:	2101      	movs	r1, #1
 80087bc:	fa01 f202 	lsl.w	r2, r1, r2
 80087c0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	683a      	ldr	r2, [r7, #0]
 80087c8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	689b      	ldr	r3, [r3, #8]
 80087ce:	2b10      	cmp	r3, #16
 80087d0:	d108      	bne.n	80087e4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	687a      	ldr	r2, [r7, #4]
 80087d8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	68ba      	ldr	r2, [r7, #8]
 80087e0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80087e2:	e007      	b.n	80087f4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	68ba      	ldr	r2, [r7, #8]
 80087ea:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	687a      	ldr	r2, [r7, #4]
 80087f2:	60da      	str	r2, [r3, #12]
}
 80087f4:	bf00      	nop
 80087f6:	3714      	adds	r7, #20
 80087f8:	46bd      	mov	sp, r7
 80087fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fe:	4770      	bx	lr

08008800 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008800:	b480      	push	{r7}
 8008802:	b087      	sub	sp, #28
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	461a      	mov	r2, r3
 800880e:	4b16      	ldr	r3, [pc, #88]	@ (8008868 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8008810:	429a      	cmp	r2, r3
 8008812:	d802      	bhi.n	800881a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8008814:	4b15      	ldr	r3, [pc, #84]	@ (800886c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8008816:	617b      	str	r3, [r7, #20]
 8008818:	e001      	b.n	800881e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800881a:	4b15      	ldr	r3, [pc, #84]	@ (8008870 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800881c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800881e:	697b      	ldr	r3, [r7, #20]
 8008820:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	b2db      	uxtb	r3, r3
 8008828:	3b08      	subs	r3, #8
 800882a:	4a12      	ldr	r2, [pc, #72]	@ (8008874 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800882c:	fba2 2303 	umull	r2, r3, r2, r3
 8008830:	091b      	lsrs	r3, r3, #4
 8008832:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008838:	089b      	lsrs	r3, r3, #2
 800883a:	009a      	lsls	r2, r3, #2
 800883c:	693b      	ldr	r3, [r7, #16]
 800883e:	4413      	add	r3, r2
 8008840:	461a      	mov	r2, r3
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	4a0b      	ldr	r2, [pc, #44]	@ (8008878 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800884a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	f003 031f 	and.w	r3, r3, #31
 8008852:	2201      	movs	r2, #1
 8008854:	409a      	lsls	r2, r3
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800885a:	bf00      	nop
 800885c:	371c      	adds	r7, #28
 800885e:	46bd      	mov	sp, r7
 8008860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008864:	4770      	bx	lr
 8008866:	bf00      	nop
 8008868:	40020407 	.word	0x40020407
 800886c:	40020800 	.word	0x40020800
 8008870:	40020820 	.word	0x40020820
 8008874:	cccccccd 	.word	0xcccccccd
 8008878:	40020880 	.word	0x40020880

0800887c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800887c:	b480      	push	{r7}
 800887e:	b085      	sub	sp, #20
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	685b      	ldr	r3, [r3, #4]
 8008888:	b2db      	uxtb	r3, r3
 800888a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800888c:	68fa      	ldr	r2, [r7, #12]
 800888e:	4b0b      	ldr	r3, [pc, #44]	@ (80088bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8008890:	4413      	add	r3, r2
 8008892:	009b      	lsls	r3, r3, #2
 8008894:	461a      	mov	r2, r3
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	4a08      	ldr	r2, [pc, #32]	@ (80088c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800889e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	3b01      	subs	r3, #1
 80088a4:	f003 031f 	and.w	r3, r3, #31
 80088a8:	2201      	movs	r2, #1
 80088aa:	409a      	lsls	r2, r3
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80088b0:	bf00      	nop
 80088b2:	3714      	adds	r7, #20
 80088b4:	46bd      	mov	sp, r7
 80088b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ba:	4770      	bx	lr
 80088bc:	1000823f 	.word	0x1000823f
 80088c0:	40020940 	.word	0x40020940

080088c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80088c4:	b480      	push	{r7}
 80088c6:	b087      	sub	sp, #28
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	6078      	str	r0, [r7, #4]
 80088cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80088ce:	2300      	movs	r3, #0
 80088d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80088d2:	e15a      	b.n	8008b8a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	681a      	ldr	r2, [r3, #0]
 80088d8:	2101      	movs	r1, #1
 80088da:	697b      	ldr	r3, [r7, #20]
 80088dc:	fa01 f303 	lsl.w	r3, r1, r3
 80088e0:	4013      	ands	r3, r2
 80088e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	f000 814c 	beq.w	8008b84 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80088ec:	683b      	ldr	r3, [r7, #0]
 80088ee:	685b      	ldr	r3, [r3, #4]
 80088f0:	f003 0303 	and.w	r3, r3, #3
 80088f4:	2b01      	cmp	r3, #1
 80088f6:	d005      	beq.n	8008904 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	685b      	ldr	r3, [r3, #4]
 80088fc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8008900:	2b02      	cmp	r3, #2
 8008902:	d130      	bne.n	8008966 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	689b      	ldr	r3, [r3, #8]
 8008908:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800890a:	697b      	ldr	r3, [r7, #20]
 800890c:	005b      	lsls	r3, r3, #1
 800890e:	2203      	movs	r2, #3
 8008910:	fa02 f303 	lsl.w	r3, r2, r3
 8008914:	43db      	mvns	r3, r3
 8008916:	693a      	ldr	r2, [r7, #16]
 8008918:	4013      	ands	r3, r2
 800891a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	68da      	ldr	r2, [r3, #12]
 8008920:	697b      	ldr	r3, [r7, #20]
 8008922:	005b      	lsls	r3, r3, #1
 8008924:	fa02 f303 	lsl.w	r3, r2, r3
 8008928:	693a      	ldr	r2, [r7, #16]
 800892a:	4313      	orrs	r3, r2
 800892c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	693a      	ldr	r2, [r7, #16]
 8008932:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	685b      	ldr	r3, [r3, #4]
 8008938:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800893a:	2201      	movs	r2, #1
 800893c:	697b      	ldr	r3, [r7, #20]
 800893e:	fa02 f303 	lsl.w	r3, r2, r3
 8008942:	43db      	mvns	r3, r3
 8008944:	693a      	ldr	r2, [r7, #16]
 8008946:	4013      	ands	r3, r2
 8008948:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	685b      	ldr	r3, [r3, #4]
 800894e:	091b      	lsrs	r3, r3, #4
 8008950:	f003 0201 	and.w	r2, r3, #1
 8008954:	697b      	ldr	r3, [r7, #20]
 8008956:	fa02 f303 	lsl.w	r3, r2, r3
 800895a:	693a      	ldr	r2, [r7, #16]
 800895c:	4313      	orrs	r3, r2
 800895e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	693a      	ldr	r2, [r7, #16]
 8008964:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	685b      	ldr	r3, [r3, #4]
 800896a:	f003 0303 	and.w	r3, r3, #3
 800896e:	2b03      	cmp	r3, #3
 8008970:	d017      	beq.n	80089a2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	68db      	ldr	r3, [r3, #12]
 8008976:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008978:	697b      	ldr	r3, [r7, #20]
 800897a:	005b      	lsls	r3, r3, #1
 800897c:	2203      	movs	r2, #3
 800897e:	fa02 f303 	lsl.w	r3, r2, r3
 8008982:	43db      	mvns	r3, r3
 8008984:	693a      	ldr	r2, [r7, #16]
 8008986:	4013      	ands	r3, r2
 8008988:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	689a      	ldr	r2, [r3, #8]
 800898e:	697b      	ldr	r3, [r7, #20]
 8008990:	005b      	lsls	r3, r3, #1
 8008992:	fa02 f303 	lsl.w	r3, r2, r3
 8008996:	693a      	ldr	r2, [r7, #16]
 8008998:	4313      	orrs	r3, r2
 800899a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	693a      	ldr	r2, [r7, #16]
 80089a0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	685b      	ldr	r3, [r3, #4]
 80089a6:	f003 0303 	and.w	r3, r3, #3
 80089aa:	2b02      	cmp	r3, #2
 80089ac:	d123      	bne.n	80089f6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80089ae:	697b      	ldr	r3, [r7, #20]
 80089b0:	08da      	lsrs	r2, r3, #3
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	3208      	adds	r2, #8
 80089b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80089bc:	697b      	ldr	r3, [r7, #20]
 80089be:	f003 0307 	and.w	r3, r3, #7
 80089c2:	009b      	lsls	r3, r3, #2
 80089c4:	220f      	movs	r2, #15
 80089c6:	fa02 f303 	lsl.w	r3, r2, r3
 80089ca:	43db      	mvns	r3, r3
 80089cc:	693a      	ldr	r2, [r7, #16]
 80089ce:	4013      	ands	r3, r2
 80089d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	691a      	ldr	r2, [r3, #16]
 80089d6:	697b      	ldr	r3, [r7, #20]
 80089d8:	f003 0307 	and.w	r3, r3, #7
 80089dc:	009b      	lsls	r3, r3, #2
 80089de:	fa02 f303 	lsl.w	r3, r2, r3
 80089e2:	693a      	ldr	r2, [r7, #16]
 80089e4:	4313      	orrs	r3, r2
 80089e6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80089e8:	697b      	ldr	r3, [r7, #20]
 80089ea:	08da      	lsrs	r2, r3, #3
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	3208      	adds	r2, #8
 80089f0:	6939      	ldr	r1, [r7, #16]
 80089f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80089fc:	697b      	ldr	r3, [r7, #20]
 80089fe:	005b      	lsls	r3, r3, #1
 8008a00:	2203      	movs	r2, #3
 8008a02:	fa02 f303 	lsl.w	r3, r2, r3
 8008a06:	43db      	mvns	r3, r3
 8008a08:	693a      	ldr	r2, [r7, #16]
 8008a0a:	4013      	ands	r3, r2
 8008a0c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008a0e:	683b      	ldr	r3, [r7, #0]
 8008a10:	685b      	ldr	r3, [r3, #4]
 8008a12:	f003 0203 	and.w	r2, r3, #3
 8008a16:	697b      	ldr	r3, [r7, #20]
 8008a18:	005b      	lsls	r3, r3, #1
 8008a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8008a1e:	693a      	ldr	r2, [r7, #16]
 8008a20:	4313      	orrs	r3, r2
 8008a22:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	693a      	ldr	r2, [r7, #16]
 8008a28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	685b      	ldr	r3, [r3, #4]
 8008a2e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	f000 80a6 	beq.w	8008b84 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008a38:	4b5b      	ldr	r3, [pc, #364]	@ (8008ba8 <HAL_GPIO_Init+0x2e4>)
 8008a3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a3c:	4a5a      	ldr	r2, [pc, #360]	@ (8008ba8 <HAL_GPIO_Init+0x2e4>)
 8008a3e:	f043 0301 	orr.w	r3, r3, #1
 8008a42:	6613      	str	r3, [r2, #96]	@ 0x60
 8008a44:	4b58      	ldr	r3, [pc, #352]	@ (8008ba8 <HAL_GPIO_Init+0x2e4>)
 8008a46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a48:	f003 0301 	and.w	r3, r3, #1
 8008a4c:	60bb      	str	r3, [r7, #8]
 8008a4e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008a50:	4a56      	ldr	r2, [pc, #344]	@ (8008bac <HAL_GPIO_Init+0x2e8>)
 8008a52:	697b      	ldr	r3, [r7, #20]
 8008a54:	089b      	lsrs	r3, r3, #2
 8008a56:	3302      	adds	r3, #2
 8008a58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008a5c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008a5e:	697b      	ldr	r3, [r7, #20]
 8008a60:	f003 0303 	and.w	r3, r3, #3
 8008a64:	009b      	lsls	r3, r3, #2
 8008a66:	220f      	movs	r2, #15
 8008a68:	fa02 f303 	lsl.w	r3, r2, r3
 8008a6c:	43db      	mvns	r3, r3
 8008a6e:	693a      	ldr	r2, [r7, #16]
 8008a70:	4013      	ands	r3, r2
 8008a72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8008a7a:	d01f      	beq.n	8008abc <HAL_GPIO_Init+0x1f8>
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	4a4c      	ldr	r2, [pc, #304]	@ (8008bb0 <HAL_GPIO_Init+0x2ec>)
 8008a80:	4293      	cmp	r3, r2
 8008a82:	d019      	beq.n	8008ab8 <HAL_GPIO_Init+0x1f4>
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	4a4b      	ldr	r2, [pc, #300]	@ (8008bb4 <HAL_GPIO_Init+0x2f0>)
 8008a88:	4293      	cmp	r3, r2
 8008a8a:	d013      	beq.n	8008ab4 <HAL_GPIO_Init+0x1f0>
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	4a4a      	ldr	r2, [pc, #296]	@ (8008bb8 <HAL_GPIO_Init+0x2f4>)
 8008a90:	4293      	cmp	r3, r2
 8008a92:	d00d      	beq.n	8008ab0 <HAL_GPIO_Init+0x1ec>
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	4a49      	ldr	r2, [pc, #292]	@ (8008bbc <HAL_GPIO_Init+0x2f8>)
 8008a98:	4293      	cmp	r3, r2
 8008a9a:	d007      	beq.n	8008aac <HAL_GPIO_Init+0x1e8>
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	4a48      	ldr	r2, [pc, #288]	@ (8008bc0 <HAL_GPIO_Init+0x2fc>)
 8008aa0:	4293      	cmp	r3, r2
 8008aa2:	d101      	bne.n	8008aa8 <HAL_GPIO_Init+0x1e4>
 8008aa4:	2305      	movs	r3, #5
 8008aa6:	e00a      	b.n	8008abe <HAL_GPIO_Init+0x1fa>
 8008aa8:	2306      	movs	r3, #6
 8008aaa:	e008      	b.n	8008abe <HAL_GPIO_Init+0x1fa>
 8008aac:	2304      	movs	r3, #4
 8008aae:	e006      	b.n	8008abe <HAL_GPIO_Init+0x1fa>
 8008ab0:	2303      	movs	r3, #3
 8008ab2:	e004      	b.n	8008abe <HAL_GPIO_Init+0x1fa>
 8008ab4:	2302      	movs	r3, #2
 8008ab6:	e002      	b.n	8008abe <HAL_GPIO_Init+0x1fa>
 8008ab8:	2301      	movs	r3, #1
 8008aba:	e000      	b.n	8008abe <HAL_GPIO_Init+0x1fa>
 8008abc:	2300      	movs	r3, #0
 8008abe:	697a      	ldr	r2, [r7, #20]
 8008ac0:	f002 0203 	and.w	r2, r2, #3
 8008ac4:	0092      	lsls	r2, r2, #2
 8008ac6:	4093      	lsls	r3, r2
 8008ac8:	693a      	ldr	r2, [r7, #16]
 8008aca:	4313      	orrs	r3, r2
 8008acc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008ace:	4937      	ldr	r1, [pc, #220]	@ (8008bac <HAL_GPIO_Init+0x2e8>)
 8008ad0:	697b      	ldr	r3, [r7, #20]
 8008ad2:	089b      	lsrs	r3, r3, #2
 8008ad4:	3302      	adds	r3, #2
 8008ad6:	693a      	ldr	r2, [r7, #16]
 8008ad8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008adc:	4b39      	ldr	r3, [pc, #228]	@ (8008bc4 <HAL_GPIO_Init+0x300>)
 8008ade:	689b      	ldr	r3, [r3, #8]
 8008ae0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	43db      	mvns	r3, r3
 8008ae6:	693a      	ldr	r2, [r7, #16]
 8008ae8:	4013      	ands	r3, r2
 8008aea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	685b      	ldr	r3, [r3, #4]
 8008af0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d003      	beq.n	8008b00 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8008af8:	693a      	ldr	r2, [r7, #16]
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	4313      	orrs	r3, r2
 8008afe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008b00:	4a30      	ldr	r2, [pc, #192]	@ (8008bc4 <HAL_GPIO_Init+0x300>)
 8008b02:	693b      	ldr	r3, [r7, #16]
 8008b04:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8008b06:	4b2f      	ldr	r3, [pc, #188]	@ (8008bc4 <HAL_GPIO_Init+0x300>)
 8008b08:	68db      	ldr	r3, [r3, #12]
 8008b0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	43db      	mvns	r3, r3
 8008b10:	693a      	ldr	r2, [r7, #16]
 8008b12:	4013      	ands	r3, r2
 8008b14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	685b      	ldr	r3, [r3, #4]
 8008b1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d003      	beq.n	8008b2a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8008b22:	693a      	ldr	r2, [r7, #16]
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	4313      	orrs	r3, r2
 8008b28:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008b2a:	4a26      	ldr	r2, [pc, #152]	@ (8008bc4 <HAL_GPIO_Init+0x300>)
 8008b2c:	693b      	ldr	r3, [r7, #16]
 8008b2e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8008b30:	4b24      	ldr	r3, [pc, #144]	@ (8008bc4 <HAL_GPIO_Init+0x300>)
 8008b32:	685b      	ldr	r3, [r3, #4]
 8008b34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	43db      	mvns	r3, r3
 8008b3a:	693a      	ldr	r2, [r7, #16]
 8008b3c:	4013      	ands	r3, r2
 8008b3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008b40:	683b      	ldr	r3, [r7, #0]
 8008b42:	685b      	ldr	r3, [r3, #4]
 8008b44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d003      	beq.n	8008b54 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8008b4c:	693a      	ldr	r2, [r7, #16]
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	4313      	orrs	r3, r2
 8008b52:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008b54:	4a1b      	ldr	r2, [pc, #108]	@ (8008bc4 <HAL_GPIO_Init+0x300>)
 8008b56:	693b      	ldr	r3, [r7, #16]
 8008b58:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8008b5a:	4b1a      	ldr	r3, [pc, #104]	@ (8008bc4 <HAL_GPIO_Init+0x300>)
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	43db      	mvns	r3, r3
 8008b64:	693a      	ldr	r2, [r7, #16]
 8008b66:	4013      	ands	r3, r2
 8008b68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	685b      	ldr	r3, [r3, #4]
 8008b6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d003      	beq.n	8008b7e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8008b76:	693a      	ldr	r2, [r7, #16]
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	4313      	orrs	r3, r2
 8008b7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008b7e:	4a11      	ldr	r2, [pc, #68]	@ (8008bc4 <HAL_GPIO_Init+0x300>)
 8008b80:	693b      	ldr	r3, [r7, #16]
 8008b82:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8008b84:	697b      	ldr	r3, [r7, #20]
 8008b86:	3301      	adds	r3, #1
 8008b88:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	681a      	ldr	r2, [r3, #0]
 8008b8e:	697b      	ldr	r3, [r7, #20]
 8008b90:	fa22 f303 	lsr.w	r3, r2, r3
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	f47f ae9d 	bne.w	80088d4 <HAL_GPIO_Init+0x10>
  }
}
 8008b9a:	bf00      	nop
 8008b9c:	bf00      	nop
 8008b9e:	371c      	adds	r7, #28
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba6:	4770      	bx	lr
 8008ba8:	40021000 	.word	0x40021000
 8008bac:	40010000 	.word	0x40010000
 8008bb0:	48000400 	.word	0x48000400
 8008bb4:	48000800 	.word	0x48000800
 8008bb8:	48000c00 	.word	0x48000c00
 8008bbc:	48001000 	.word	0x48001000
 8008bc0:	48001400 	.word	0x48001400
 8008bc4:	40010400 	.word	0x40010400

08008bc8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008bc8:	b480      	push	{r7}
 8008bca:	b085      	sub	sp, #20
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
 8008bd0:	460b      	mov	r3, r1
 8008bd2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	691a      	ldr	r2, [r3, #16]
 8008bd8:	887b      	ldrh	r3, [r7, #2]
 8008bda:	4013      	ands	r3, r2
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d002      	beq.n	8008be6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008be0:	2301      	movs	r3, #1
 8008be2:	73fb      	strb	r3, [r7, #15]
 8008be4:	e001      	b.n	8008bea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008be6:	2300      	movs	r3, #0
 8008be8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008bea:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bec:	4618      	mov	r0, r3
 8008bee:	3714      	adds	r7, #20
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf6:	4770      	bx	lr

08008bf8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008bf8:	b480      	push	{r7}
 8008bfa:	b083      	sub	sp, #12
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
 8008c00:	460b      	mov	r3, r1
 8008c02:	807b      	strh	r3, [r7, #2]
 8008c04:	4613      	mov	r3, r2
 8008c06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008c08:	787b      	ldrb	r3, [r7, #1]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d003      	beq.n	8008c16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008c0e:	887a      	ldrh	r2, [r7, #2]
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008c14:	e002      	b.n	8008c1c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008c16:	887a      	ldrh	r2, [r7, #2]
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8008c1c:	bf00      	nop
 8008c1e:	370c      	adds	r7, #12
 8008c20:	46bd      	mov	sp, r7
 8008c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c26:	4770      	bx	lr

08008c28 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b082      	sub	sp, #8
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d101      	bne.n	8008c3a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008c36:	2301      	movs	r3, #1
 8008c38:	e08d      	b.n	8008d56 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008c40:	b2db      	uxtb	r3, r3
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d106      	bne.n	8008c54 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	2200      	movs	r2, #0
 8008c4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008c4e:	6878      	ldr	r0, [r7, #4]
 8008c50:	f7fa ff2c 	bl	8003aac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	2224      	movs	r2, #36	@ 0x24
 8008c58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	681a      	ldr	r2, [r3, #0]
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f022 0201 	bic.w	r2, r2, #1
 8008c6a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	685a      	ldr	r2, [r3, #4]
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8008c78:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	689a      	ldr	r2, [r3, #8]
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008c88:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	68db      	ldr	r3, [r3, #12]
 8008c8e:	2b01      	cmp	r3, #1
 8008c90:	d107      	bne.n	8008ca2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	689a      	ldr	r2, [r3, #8]
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008c9e:	609a      	str	r2, [r3, #8]
 8008ca0:	e006      	b.n	8008cb0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	689a      	ldr	r2, [r3, #8]
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8008cae:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	68db      	ldr	r3, [r3, #12]
 8008cb4:	2b02      	cmp	r3, #2
 8008cb6:	d108      	bne.n	8008cca <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	685a      	ldr	r2, [r3, #4]
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008cc6:	605a      	str	r2, [r3, #4]
 8008cc8:	e007      	b.n	8008cda <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	685a      	ldr	r2, [r3, #4]
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008cd8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	685b      	ldr	r3, [r3, #4]
 8008ce0:	687a      	ldr	r2, [r7, #4]
 8008ce2:	6812      	ldr	r2, [r2, #0]
 8008ce4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008ce8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008cec:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	68da      	ldr	r2, [r3, #12]
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008cfc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	691a      	ldr	r2, [r3, #16]
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	695b      	ldr	r3, [r3, #20]
 8008d06:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	699b      	ldr	r3, [r3, #24]
 8008d0e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	430a      	orrs	r2, r1
 8008d16:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	69d9      	ldr	r1, [r3, #28]
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	6a1a      	ldr	r2, [r3, #32]
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	430a      	orrs	r2, r1
 8008d26:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	681a      	ldr	r2, [r3, #0]
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	f042 0201 	orr.w	r2, r2, #1
 8008d36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	2220      	movs	r2, #32
 8008d42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	2200      	movs	r2, #0
 8008d4a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2200      	movs	r2, #0
 8008d50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8008d54:	2300      	movs	r3, #0
}
 8008d56:	4618      	mov	r0, r3
 8008d58:	3708      	adds	r7, #8
 8008d5a:	46bd      	mov	sp, r7
 8008d5c:	bd80      	pop	{r7, pc}
	...

08008d60 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008d60:	b580      	push	{r7, lr}
 8008d62:	b088      	sub	sp, #32
 8008d64:	af02      	add	r7, sp, #8
 8008d66:	60f8      	str	r0, [r7, #12]
 8008d68:	607a      	str	r2, [r7, #4]
 8008d6a:	461a      	mov	r2, r3
 8008d6c:	460b      	mov	r3, r1
 8008d6e:	817b      	strh	r3, [r7, #10]
 8008d70:	4613      	mov	r3, r2
 8008d72:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008d7a:	b2db      	uxtb	r3, r3
 8008d7c:	2b20      	cmp	r3, #32
 8008d7e:	f040 80fd 	bne.w	8008f7c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008d88:	2b01      	cmp	r3, #1
 8008d8a:	d101      	bne.n	8008d90 <HAL_I2C_Master_Transmit+0x30>
 8008d8c:	2302      	movs	r3, #2
 8008d8e:	e0f6      	b.n	8008f7e <HAL_I2C_Master_Transmit+0x21e>
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	2201      	movs	r2, #1
 8008d94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008d98:	f7fd fa7e 	bl	8006298 <HAL_GetTick>
 8008d9c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008d9e:	693b      	ldr	r3, [r7, #16]
 8008da0:	9300      	str	r3, [sp, #0]
 8008da2:	2319      	movs	r3, #25
 8008da4:	2201      	movs	r2, #1
 8008da6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008daa:	68f8      	ldr	r0, [r7, #12]
 8008dac:	f000 fb72 	bl	8009494 <I2C_WaitOnFlagUntilTimeout>
 8008db0:	4603      	mov	r3, r0
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d001      	beq.n	8008dba <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8008db6:	2301      	movs	r3, #1
 8008db8:	e0e1      	b.n	8008f7e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	2221      	movs	r2, #33	@ 0x21
 8008dbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	2210      	movs	r2, #16
 8008dc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	2200      	movs	r2, #0
 8008dce:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	687a      	ldr	r2, [r7, #4]
 8008dd4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	893a      	ldrh	r2, [r7, #8]
 8008dda:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	2200      	movs	r2, #0
 8008de0:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008de6:	b29b      	uxth	r3, r3
 8008de8:	2bff      	cmp	r3, #255	@ 0xff
 8008dea:	d906      	bls.n	8008dfa <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	22ff      	movs	r2, #255	@ 0xff
 8008df0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8008df2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008df6:	617b      	str	r3, [r7, #20]
 8008df8:	e007      	b.n	8008e0a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008dfe:	b29a      	uxth	r2, r3
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8008e04:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008e08:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d024      	beq.n	8008e5c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e16:	781a      	ldrb	r2, [r3, #0]
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e22:	1c5a      	adds	r2, r3, #1
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e2c:	b29b      	uxth	r3, r3
 8008e2e:	3b01      	subs	r3, #1
 8008e30:	b29a      	uxth	r2, r3
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e3a:	3b01      	subs	r3, #1
 8008e3c:	b29a      	uxth	r2, r3
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e46:	b2db      	uxtb	r3, r3
 8008e48:	3301      	adds	r3, #1
 8008e4a:	b2da      	uxtb	r2, r3
 8008e4c:	8979      	ldrh	r1, [r7, #10]
 8008e4e:	4b4e      	ldr	r3, [pc, #312]	@ (8008f88 <HAL_I2C_Master_Transmit+0x228>)
 8008e50:	9300      	str	r3, [sp, #0]
 8008e52:	697b      	ldr	r3, [r7, #20]
 8008e54:	68f8      	ldr	r0, [r7, #12]
 8008e56:	f000 fd6d 	bl	8009934 <I2C_TransferConfig>
 8008e5a:	e066      	b.n	8008f2a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e60:	b2da      	uxtb	r2, r3
 8008e62:	8979      	ldrh	r1, [r7, #10]
 8008e64:	4b48      	ldr	r3, [pc, #288]	@ (8008f88 <HAL_I2C_Master_Transmit+0x228>)
 8008e66:	9300      	str	r3, [sp, #0]
 8008e68:	697b      	ldr	r3, [r7, #20]
 8008e6a:	68f8      	ldr	r0, [r7, #12]
 8008e6c:	f000 fd62 	bl	8009934 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8008e70:	e05b      	b.n	8008f2a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008e72:	693a      	ldr	r2, [r7, #16]
 8008e74:	6a39      	ldr	r1, [r7, #32]
 8008e76:	68f8      	ldr	r0, [r7, #12]
 8008e78:	f000 fb65 	bl	8009546 <I2C_WaitOnTXISFlagUntilTimeout>
 8008e7c:	4603      	mov	r3, r0
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d001      	beq.n	8008e86 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8008e82:	2301      	movs	r3, #1
 8008e84:	e07b      	b.n	8008f7e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e8a:	781a      	ldrb	r2, [r3, #0]
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e96:	1c5a      	adds	r2, r3, #1
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ea0:	b29b      	uxth	r3, r3
 8008ea2:	3b01      	subs	r3, #1
 8008ea4:	b29a      	uxth	r2, r3
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008eae:	3b01      	subs	r3, #1
 8008eb0:	b29a      	uxth	r2, r3
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008eba:	b29b      	uxth	r3, r3
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d034      	beq.n	8008f2a <HAL_I2C_Master_Transmit+0x1ca>
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d130      	bne.n	8008f2a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008ec8:	693b      	ldr	r3, [r7, #16]
 8008eca:	9300      	str	r3, [sp, #0]
 8008ecc:	6a3b      	ldr	r3, [r7, #32]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	2180      	movs	r1, #128	@ 0x80
 8008ed2:	68f8      	ldr	r0, [r7, #12]
 8008ed4:	f000 fade 	bl	8009494 <I2C_WaitOnFlagUntilTimeout>
 8008ed8:	4603      	mov	r3, r0
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d001      	beq.n	8008ee2 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8008ede:	2301      	movs	r3, #1
 8008ee0:	e04d      	b.n	8008f7e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ee6:	b29b      	uxth	r3, r3
 8008ee8:	2bff      	cmp	r3, #255	@ 0xff
 8008eea:	d90e      	bls.n	8008f0a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	22ff      	movs	r2, #255	@ 0xff
 8008ef0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ef6:	b2da      	uxtb	r2, r3
 8008ef8:	8979      	ldrh	r1, [r7, #10]
 8008efa:	2300      	movs	r3, #0
 8008efc:	9300      	str	r3, [sp, #0]
 8008efe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008f02:	68f8      	ldr	r0, [r7, #12]
 8008f04:	f000 fd16 	bl	8009934 <I2C_TransferConfig>
 8008f08:	e00f      	b.n	8008f2a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f0e:	b29a      	uxth	r2, r3
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f18:	b2da      	uxtb	r2, r3
 8008f1a:	8979      	ldrh	r1, [r7, #10]
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	9300      	str	r3, [sp, #0]
 8008f20:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008f24:	68f8      	ldr	r0, [r7, #12]
 8008f26:	f000 fd05 	bl	8009934 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f2e:	b29b      	uxth	r3, r3
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d19e      	bne.n	8008e72 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008f34:	693a      	ldr	r2, [r7, #16]
 8008f36:	6a39      	ldr	r1, [r7, #32]
 8008f38:	68f8      	ldr	r0, [r7, #12]
 8008f3a:	f000 fb4b 	bl	80095d4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008f3e:	4603      	mov	r3, r0
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d001      	beq.n	8008f48 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8008f44:	2301      	movs	r3, #1
 8008f46:	e01a      	b.n	8008f7e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	2220      	movs	r2, #32
 8008f4e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	6859      	ldr	r1, [r3, #4]
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	681a      	ldr	r2, [r3, #0]
 8008f5a:	4b0c      	ldr	r3, [pc, #48]	@ (8008f8c <HAL_I2C_Master_Transmit+0x22c>)
 8008f5c:	400b      	ands	r3, r1
 8008f5e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	2220      	movs	r2, #32
 8008f64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	2200      	movs	r2, #0
 8008f74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008f78:	2300      	movs	r3, #0
 8008f7a:	e000      	b.n	8008f7e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8008f7c:	2302      	movs	r3, #2
  }
}
 8008f7e:	4618      	mov	r0, r3
 8008f80:	3718      	adds	r7, #24
 8008f82:	46bd      	mov	sp, r7
 8008f84:	bd80      	pop	{r7, pc}
 8008f86:	bf00      	nop
 8008f88:	80002000 	.word	0x80002000
 8008f8c:	fe00e800 	.word	0xfe00e800

08008f90 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b088      	sub	sp, #32
 8008f94:	af02      	add	r7, sp, #8
 8008f96:	60f8      	str	r0, [r7, #12]
 8008f98:	607a      	str	r2, [r7, #4]
 8008f9a:	461a      	mov	r2, r3
 8008f9c:	460b      	mov	r3, r1
 8008f9e:	817b      	strh	r3, [r7, #10]
 8008fa0:	4613      	mov	r3, r2
 8008fa2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008faa:	b2db      	uxtb	r3, r3
 8008fac:	2b20      	cmp	r3, #32
 8008fae:	f040 80db 	bne.w	8009168 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008fb8:	2b01      	cmp	r3, #1
 8008fba:	d101      	bne.n	8008fc0 <HAL_I2C_Master_Receive+0x30>
 8008fbc:	2302      	movs	r3, #2
 8008fbe:	e0d4      	b.n	800916a <HAL_I2C_Master_Receive+0x1da>
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	2201      	movs	r2, #1
 8008fc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008fc8:	f7fd f966 	bl	8006298 <HAL_GetTick>
 8008fcc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008fce:	697b      	ldr	r3, [r7, #20]
 8008fd0:	9300      	str	r3, [sp, #0]
 8008fd2:	2319      	movs	r3, #25
 8008fd4:	2201      	movs	r2, #1
 8008fd6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008fda:	68f8      	ldr	r0, [r7, #12]
 8008fdc:	f000 fa5a 	bl	8009494 <I2C_WaitOnFlagUntilTimeout>
 8008fe0:	4603      	mov	r3, r0
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d001      	beq.n	8008fea <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8008fe6:	2301      	movs	r3, #1
 8008fe8:	e0bf      	b.n	800916a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	2222      	movs	r2, #34	@ 0x22
 8008fee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	2210      	movs	r2, #16
 8008ff6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	687a      	ldr	r2, [r7, #4]
 8009004:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	893a      	ldrh	r2, [r7, #8]
 800900a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	2200      	movs	r2, #0
 8009010:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009016:	b29b      	uxth	r3, r3
 8009018:	2bff      	cmp	r3, #255	@ 0xff
 800901a:	d90e      	bls.n	800903a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	22ff      	movs	r2, #255	@ 0xff
 8009020:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009026:	b2da      	uxtb	r2, r3
 8009028:	8979      	ldrh	r1, [r7, #10]
 800902a:	4b52      	ldr	r3, [pc, #328]	@ (8009174 <HAL_I2C_Master_Receive+0x1e4>)
 800902c:	9300      	str	r3, [sp, #0]
 800902e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009032:	68f8      	ldr	r0, [r7, #12]
 8009034:	f000 fc7e 	bl	8009934 <I2C_TransferConfig>
 8009038:	e06d      	b.n	8009116 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800903e:	b29a      	uxth	r2, r3
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009048:	b2da      	uxtb	r2, r3
 800904a:	8979      	ldrh	r1, [r7, #10]
 800904c:	4b49      	ldr	r3, [pc, #292]	@ (8009174 <HAL_I2C_Master_Receive+0x1e4>)
 800904e:	9300      	str	r3, [sp, #0]
 8009050:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009054:	68f8      	ldr	r0, [r7, #12]
 8009056:	f000 fc6d 	bl	8009934 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800905a:	e05c      	b.n	8009116 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800905c:	697a      	ldr	r2, [r7, #20]
 800905e:	6a39      	ldr	r1, [r7, #32]
 8009060:	68f8      	ldr	r0, [r7, #12]
 8009062:	f000 fafb 	bl	800965c <I2C_WaitOnRXNEFlagUntilTimeout>
 8009066:	4603      	mov	r3, r0
 8009068:	2b00      	cmp	r3, #0
 800906a:	d001      	beq.n	8009070 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800906c:	2301      	movs	r3, #1
 800906e:	e07c      	b.n	800916a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800907a:	b2d2      	uxtb	r2, r2
 800907c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009082:	1c5a      	adds	r2, r3, #1
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800908c:	3b01      	subs	r3, #1
 800908e:	b29a      	uxth	r2, r3
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009098:	b29b      	uxth	r3, r3
 800909a:	3b01      	subs	r3, #1
 800909c:	b29a      	uxth	r2, r3
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090a6:	b29b      	uxth	r3, r3
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d034      	beq.n	8009116 <HAL_I2C_Master_Receive+0x186>
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d130      	bne.n	8009116 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80090b4:	697b      	ldr	r3, [r7, #20]
 80090b6:	9300      	str	r3, [sp, #0]
 80090b8:	6a3b      	ldr	r3, [r7, #32]
 80090ba:	2200      	movs	r2, #0
 80090bc:	2180      	movs	r1, #128	@ 0x80
 80090be:	68f8      	ldr	r0, [r7, #12]
 80090c0:	f000 f9e8 	bl	8009494 <I2C_WaitOnFlagUntilTimeout>
 80090c4:	4603      	mov	r3, r0
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d001      	beq.n	80090ce <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80090ca:	2301      	movs	r3, #1
 80090cc:	e04d      	b.n	800916a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090d2:	b29b      	uxth	r3, r3
 80090d4:	2bff      	cmp	r3, #255	@ 0xff
 80090d6:	d90e      	bls.n	80090f6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	22ff      	movs	r2, #255	@ 0xff
 80090dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80090e2:	b2da      	uxtb	r2, r3
 80090e4:	8979      	ldrh	r1, [r7, #10]
 80090e6:	2300      	movs	r3, #0
 80090e8:	9300      	str	r3, [sp, #0]
 80090ea:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80090ee:	68f8      	ldr	r0, [r7, #12]
 80090f0:	f000 fc20 	bl	8009934 <I2C_TransferConfig>
 80090f4:	e00f      	b.n	8009116 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090fa:	b29a      	uxth	r2, r3
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009104:	b2da      	uxtb	r2, r3
 8009106:	8979      	ldrh	r1, [r7, #10]
 8009108:	2300      	movs	r3, #0
 800910a:	9300      	str	r3, [sp, #0]
 800910c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009110:	68f8      	ldr	r0, [r7, #12]
 8009112:	f000 fc0f 	bl	8009934 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800911a:	b29b      	uxth	r3, r3
 800911c:	2b00      	cmp	r3, #0
 800911e:	d19d      	bne.n	800905c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009120:	697a      	ldr	r2, [r7, #20]
 8009122:	6a39      	ldr	r1, [r7, #32]
 8009124:	68f8      	ldr	r0, [r7, #12]
 8009126:	f000 fa55 	bl	80095d4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800912a:	4603      	mov	r3, r0
 800912c:	2b00      	cmp	r3, #0
 800912e:	d001      	beq.n	8009134 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8009130:	2301      	movs	r3, #1
 8009132:	e01a      	b.n	800916a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	2220      	movs	r2, #32
 800913a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	6859      	ldr	r1, [r3, #4]
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	681a      	ldr	r2, [r3, #0]
 8009146:	4b0c      	ldr	r3, [pc, #48]	@ (8009178 <HAL_I2C_Master_Receive+0x1e8>)
 8009148:	400b      	ands	r3, r1
 800914a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	2220      	movs	r2, #32
 8009150:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	2200      	movs	r2, #0
 8009158:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	2200      	movs	r2, #0
 8009160:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009164:	2300      	movs	r3, #0
 8009166:	e000      	b.n	800916a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8009168:	2302      	movs	r3, #2
  }
}
 800916a:	4618      	mov	r0, r3
 800916c:	3718      	adds	r7, #24
 800916e:	46bd      	mov	sp, r7
 8009170:	bd80      	pop	{r7, pc}
 8009172:	bf00      	nop
 8009174:	80002400 	.word	0x80002400
 8009178:	fe00e800 	.word	0xfe00e800

0800917c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800917c:	b580      	push	{r7, lr}
 800917e:	b088      	sub	sp, #32
 8009180:	af02      	add	r7, sp, #8
 8009182:	60f8      	str	r0, [r7, #12]
 8009184:	4608      	mov	r0, r1
 8009186:	4611      	mov	r1, r2
 8009188:	461a      	mov	r2, r3
 800918a:	4603      	mov	r3, r0
 800918c:	817b      	strh	r3, [r7, #10]
 800918e:	460b      	mov	r3, r1
 8009190:	813b      	strh	r3, [r7, #8]
 8009192:	4613      	mov	r3, r2
 8009194:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800919c:	b2db      	uxtb	r3, r3
 800919e:	2b20      	cmp	r3, #32
 80091a0:	f040 80f9 	bne.w	8009396 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80091a4:	6a3b      	ldr	r3, [r7, #32]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d002      	beq.n	80091b0 <HAL_I2C_Mem_Write+0x34>
 80091aa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d105      	bne.n	80091bc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80091b6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80091b8:	2301      	movs	r3, #1
 80091ba:	e0ed      	b.n	8009398 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80091c2:	2b01      	cmp	r3, #1
 80091c4:	d101      	bne.n	80091ca <HAL_I2C_Mem_Write+0x4e>
 80091c6:	2302      	movs	r3, #2
 80091c8:	e0e6      	b.n	8009398 <HAL_I2C_Mem_Write+0x21c>
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	2201      	movs	r2, #1
 80091ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80091d2:	f7fd f861 	bl	8006298 <HAL_GetTick>
 80091d6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80091d8:	697b      	ldr	r3, [r7, #20]
 80091da:	9300      	str	r3, [sp, #0]
 80091dc:	2319      	movs	r3, #25
 80091de:	2201      	movs	r2, #1
 80091e0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80091e4:	68f8      	ldr	r0, [r7, #12]
 80091e6:	f000 f955 	bl	8009494 <I2C_WaitOnFlagUntilTimeout>
 80091ea:	4603      	mov	r3, r0
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d001      	beq.n	80091f4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80091f0:	2301      	movs	r3, #1
 80091f2:	e0d1      	b.n	8009398 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	2221      	movs	r2, #33	@ 0x21
 80091f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	2240      	movs	r2, #64	@ 0x40
 8009200:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	2200      	movs	r2, #0
 8009208:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	6a3a      	ldr	r2, [r7, #32]
 800920e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009214:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	2200      	movs	r2, #0
 800921a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800921c:	88f8      	ldrh	r0, [r7, #6]
 800921e:	893a      	ldrh	r2, [r7, #8]
 8009220:	8979      	ldrh	r1, [r7, #10]
 8009222:	697b      	ldr	r3, [r7, #20]
 8009224:	9301      	str	r3, [sp, #4]
 8009226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009228:	9300      	str	r3, [sp, #0]
 800922a:	4603      	mov	r3, r0
 800922c:	68f8      	ldr	r0, [r7, #12]
 800922e:	f000 f8b9 	bl	80093a4 <I2C_RequestMemoryWrite>
 8009232:	4603      	mov	r3, r0
 8009234:	2b00      	cmp	r3, #0
 8009236:	d005      	beq.n	8009244 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	2200      	movs	r2, #0
 800923c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8009240:	2301      	movs	r3, #1
 8009242:	e0a9      	b.n	8009398 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009248:	b29b      	uxth	r3, r3
 800924a:	2bff      	cmp	r3, #255	@ 0xff
 800924c:	d90e      	bls.n	800926c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	22ff      	movs	r2, #255	@ 0xff
 8009252:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009258:	b2da      	uxtb	r2, r3
 800925a:	8979      	ldrh	r1, [r7, #10]
 800925c:	2300      	movs	r3, #0
 800925e:	9300      	str	r3, [sp, #0]
 8009260:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009264:	68f8      	ldr	r0, [r7, #12]
 8009266:	f000 fb65 	bl	8009934 <I2C_TransferConfig>
 800926a:	e00f      	b.n	800928c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009270:	b29a      	uxth	r2, r3
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800927a:	b2da      	uxtb	r2, r3
 800927c:	8979      	ldrh	r1, [r7, #10]
 800927e:	2300      	movs	r3, #0
 8009280:	9300      	str	r3, [sp, #0]
 8009282:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009286:	68f8      	ldr	r0, [r7, #12]
 8009288:	f000 fb54 	bl	8009934 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800928c:	697a      	ldr	r2, [r7, #20]
 800928e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009290:	68f8      	ldr	r0, [r7, #12]
 8009292:	f000 f958 	bl	8009546 <I2C_WaitOnTXISFlagUntilTimeout>
 8009296:	4603      	mov	r3, r0
 8009298:	2b00      	cmp	r3, #0
 800929a:	d001      	beq.n	80092a0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800929c:	2301      	movs	r3, #1
 800929e:	e07b      	b.n	8009398 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092a4:	781a      	ldrb	r2, [r3, #0]
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092b0:	1c5a      	adds	r2, r3, #1
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092ba:	b29b      	uxth	r3, r3
 80092bc:	3b01      	subs	r3, #1
 80092be:	b29a      	uxth	r2, r3
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80092c8:	3b01      	subs	r3, #1
 80092ca:	b29a      	uxth	r2, r3
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092d4:	b29b      	uxth	r3, r3
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d034      	beq.n	8009344 <HAL_I2C_Mem_Write+0x1c8>
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d130      	bne.n	8009344 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80092e2:	697b      	ldr	r3, [r7, #20]
 80092e4:	9300      	str	r3, [sp, #0]
 80092e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092e8:	2200      	movs	r2, #0
 80092ea:	2180      	movs	r1, #128	@ 0x80
 80092ec:	68f8      	ldr	r0, [r7, #12]
 80092ee:	f000 f8d1 	bl	8009494 <I2C_WaitOnFlagUntilTimeout>
 80092f2:	4603      	mov	r3, r0
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d001      	beq.n	80092fc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80092f8:	2301      	movs	r3, #1
 80092fa:	e04d      	b.n	8009398 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009300:	b29b      	uxth	r3, r3
 8009302:	2bff      	cmp	r3, #255	@ 0xff
 8009304:	d90e      	bls.n	8009324 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	22ff      	movs	r2, #255	@ 0xff
 800930a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009310:	b2da      	uxtb	r2, r3
 8009312:	8979      	ldrh	r1, [r7, #10]
 8009314:	2300      	movs	r3, #0
 8009316:	9300      	str	r3, [sp, #0]
 8009318:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800931c:	68f8      	ldr	r0, [r7, #12]
 800931e:	f000 fb09 	bl	8009934 <I2C_TransferConfig>
 8009322:	e00f      	b.n	8009344 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009328:	b29a      	uxth	r2, r3
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009332:	b2da      	uxtb	r2, r3
 8009334:	8979      	ldrh	r1, [r7, #10]
 8009336:	2300      	movs	r3, #0
 8009338:	9300      	str	r3, [sp, #0]
 800933a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800933e:	68f8      	ldr	r0, [r7, #12]
 8009340:	f000 faf8 	bl	8009934 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009348:	b29b      	uxth	r3, r3
 800934a:	2b00      	cmp	r3, #0
 800934c:	d19e      	bne.n	800928c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800934e:	697a      	ldr	r2, [r7, #20]
 8009350:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009352:	68f8      	ldr	r0, [r7, #12]
 8009354:	f000 f93e 	bl	80095d4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009358:	4603      	mov	r3, r0
 800935a:	2b00      	cmp	r3, #0
 800935c:	d001      	beq.n	8009362 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800935e:	2301      	movs	r3, #1
 8009360:	e01a      	b.n	8009398 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	2220      	movs	r2, #32
 8009368:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	6859      	ldr	r1, [r3, #4]
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	681a      	ldr	r2, [r3, #0]
 8009374:	4b0a      	ldr	r3, [pc, #40]	@ (80093a0 <HAL_I2C_Mem_Write+0x224>)
 8009376:	400b      	ands	r3, r1
 8009378:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	2220      	movs	r2, #32
 800937e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	2200      	movs	r2, #0
 8009386:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	2200      	movs	r2, #0
 800938e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009392:	2300      	movs	r3, #0
 8009394:	e000      	b.n	8009398 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8009396:	2302      	movs	r3, #2
  }
}
 8009398:	4618      	mov	r0, r3
 800939a:	3718      	adds	r7, #24
 800939c:	46bd      	mov	sp, r7
 800939e:	bd80      	pop	{r7, pc}
 80093a0:	fe00e800 	.word	0xfe00e800

080093a4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b086      	sub	sp, #24
 80093a8:	af02      	add	r7, sp, #8
 80093aa:	60f8      	str	r0, [r7, #12]
 80093ac:	4608      	mov	r0, r1
 80093ae:	4611      	mov	r1, r2
 80093b0:	461a      	mov	r2, r3
 80093b2:	4603      	mov	r3, r0
 80093b4:	817b      	strh	r3, [r7, #10]
 80093b6:	460b      	mov	r3, r1
 80093b8:	813b      	strh	r3, [r7, #8]
 80093ba:	4613      	mov	r3, r2
 80093bc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80093be:	88fb      	ldrh	r3, [r7, #6]
 80093c0:	b2da      	uxtb	r2, r3
 80093c2:	8979      	ldrh	r1, [r7, #10]
 80093c4:	4b20      	ldr	r3, [pc, #128]	@ (8009448 <I2C_RequestMemoryWrite+0xa4>)
 80093c6:	9300      	str	r3, [sp, #0]
 80093c8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80093cc:	68f8      	ldr	r0, [r7, #12]
 80093ce:	f000 fab1 	bl	8009934 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80093d2:	69fa      	ldr	r2, [r7, #28]
 80093d4:	69b9      	ldr	r1, [r7, #24]
 80093d6:	68f8      	ldr	r0, [r7, #12]
 80093d8:	f000 f8b5 	bl	8009546 <I2C_WaitOnTXISFlagUntilTimeout>
 80093dc:	4603      	mov	r3, r0
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d001      	beq.n	80093e6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80093e2:	2301      	movs	r3, #1
 80093e4:	e02c      	b.n	8009440 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80093e6:	88fb      	ldrh	r3, [r7, #6]
 80093e8:	2b01      	cmp	r3, #1
 80093ea:	d105      	bne.n	80093f8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80093ec:	893b      	ldrh	r3, [r7, #8]
 80093ee:	b2da      	uxtb	r2, r3
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	629a      	str	r2, [r3, #40]	@ 0x28
 80093f6:	e015      	b.n	8009424 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80093f8:	893b      	ldrh	r3, [r7, #8]
 80093fa:	0a1b      	lsrs	r3, r3, #8
 80093fc:	b29b      	uxth	r3, r3
 80093fe:	b2da      	uxtb	r2, r3
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009406:	69fa      	ldr	r2, [r7, #28]
 8009408:	69b9      	ldr	r1, [r7, #24]
 800940a:	68f8      	ldr	r0, [r7, #12]
 800940c:	f000 f89b 	bl	8009546 <I2C_WaitOnTXISFlagUntilTimeout>
 8009410:	4603      	mov	r3, r0
 8009412:	2b00      	cmp	r3, #0
 8009414:	d001      	beq.n	800941a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8009416:	2301      	movs	r3, #1
 8009418:	e012      	b.n	8009440 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800941a:	893b      	ldrh	r3, [r7, #8]
 800941c:	b2da      	uxtb	r2, r3
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8009424:	69fb      	ldr	r3, [r7, #28]
 8009426:	9300      	str	r3, [sp, #0]
 8009428:	69bb      	ldr	r3, [r7, #24]
 800942a:	2200      	movs	r2, #0
 800942c:	2180      	movs	r1, #128	@ 0x80
 800942e:	68f8      	ldr	r0, [r7, #12]
 8009430:	f000 f830 	bl	8009494 <I2C_WaitOnFlagUntilTimeout>
 8009434:	4603      	mov	r3, r0
 8009436:	2b00      	cmp	r3, #0
 8009438:	d001      	beq.n	800943e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800943a:	2301      	movs	r3, #1
 800943c:	e000      	b.n	8009440 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800943e:	2300      	movs	r3, #0
}
 8009440:	4618      	mov	r0, r3
 8009442:	3710      	adds	r7, #16
 8009444:	46bd      	mov	sp, r7
 8009446:	bd80      	pop	{r7, pc}
 8009448:	80002000 	.word	0x80002000

0800944c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800944c:	b480      	push	{r7}
 800944e:	b083      	sub	sp, #12
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	699b      	ldr	r3, [r3, #24]
 800945a:	f003 0302 	and.w	r3, r3, #2
 800945e:	2b02      	cmp	r3, #2
 8009460:	d103      	bne.n	800946a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	2200      	movs	r2, #0
 8009468:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	699b      	ldr	r3, [r3, #24]
 8009470:	f003 0301 	and.w	r3, r3, #1
 8009474:	2b01      	cmp	r3, #1
 8009476:	d007      	beq.n	8009488 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	699a      	ldr	r2, [r3, #24]
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f042 0201 	orr.w	r2, r2, #1
 8009486:	619a      	str	r2, [r3, #24]
  }
}
 8009488:	bf00      	nop
 800948a:	370c      	adds	r7, #12
 800948c:	46bd      	mov	sp, r7
 800948e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009492:	4770      	bx	lr

08009494 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009494:	b580      	push	{r7, lr}
 8009496:	b084      	sub	sp, #16
 8009498:	af00      	add	r7, sp, #0
 800949a:	60f8      	str	r0, [r7, #12]
 800949c:	60b9      	str	r1, [r7, #8]
 800949e:	603b      	str	r3, [r7, #0]
 80094a0:	4613      	mov	r3, r2
 80094a2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80094a4:	e03b      	b.n	800951e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80094a6:	69ba      	ldr	r2, [r7, #24]
 80094a8:	6839      	ldr	r1, [r7, #0]
 80094aa:	68f8      	ldr	r0, [r7, #12]
 80094ac:	f000 f962 	bl	8009774 <I2C_IsErrorOccurred>
 80094b0:	4603      	mov	r3, r0
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d001      	beq.n	80094ba <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80094b6:	2301      	movs	r3, #1
 80094b8:	e041      	b.n	800953e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094c0:	d02d      	beq.n	800951e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80094c2:	f7fc fee9 	bl	8006298 <HAL_GetTick>
 80094c6:	4602      	mov	r2, r0
 80094c8:	69bb      	ldr	r3, [r7, #24]
 80094ca:	1ad3      	subs	r3, r2, r3
 80094cc:	683a      	ldr	r2, [r7, #0]
 80094ce:	429a      	cmp	r2, r3
 80094d0:	d302      	bcc.n	80094d8 <I2C_WaitOnFlagUntilTimeout+0x44>
 80094d2:	683b      	ldr	r3, [r7, #0]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d122      	bne.n	800951e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	699a      	ldr	r2, [r3, #24]
 80094de:	68bb      	ldr	r3, [r7, #8]
 80094e0:	4013      	ands	r3, r2
 80094e2:	68ba      	ldr	r2, [r7, #8]
 80094e4:	429a      	cmp	r2, r3
 80094e6:	bf0c      	ite	eq
 80094e8:	2301      	moveq	r3, #1
 80094ea:	2300      	movne	r3, #0
 80094ec:	b2db      	uxtb	r3, r3
 80094ee:	461a      	mov	r2, r3
 80094f0:	79fb      	ldrb	r3, [r7, #7]
 80094f2:	429a      	cmp	r2, r3
 80094f4:	d113      	bne.n	800951e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094fa:	f043 0220 	orr.w	r2, r3, #32
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	2220      	movs	r2, #32
 8009506:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	2200      	movs	r2, #0
 800950e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	2200      	movs	r2, #0
 8009516:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800951a:	2301      	movs	r3, #1
 800951c:	e00f      	b.n	800953e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	699a      	ldr	r2, [r3, #24]
 8009524:	68bb      	ldr	r3, [r7, #8]
 8009526:	4013      	ands	r3, r2
 8009528:	68ba      	ldr	r2, [r7, #8]
 800952a:	429a      	cmp	r2, r3
 800952c:	bf0c      	ite	eq
 800952e:	2301      	moveq	r3, #1
 8009530:	2300      	movne	r3, #0
 8009532:	b2db      	uxtb	r3, r3
 8009534:	461a      	mov	r2, r3
 8009536:	79fb      	ldrb	r3, [r7, #7]
 8009538:	429a      	cmp	r2, r3
 800953a:	d0b4      	beq.n	80094a6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800953c:	2300      	movs	r3, #0
}
 800953e:	4618      	mov	r0, r3
 8009540:	3710      	adds	r7, #16
 8009542:	46bd      	mov	sp, r7
 8009544:	bd80      	pop	{r7, pc}

08009546 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009546:	b580      	push	{r7, lr}
 8009548:	b084      	sub	sp, #16
 800954a:	af00      	add	r7, sp, #0
 800954c:	60f8      	str	r0, [r7, #12]
 800954e:	60b9      	str	r1, [r7, #8]
 8009550:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009552:	e033      	b.n	80095bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009554:	687a      	ldr	r2, [r7, #4]
 8009556:	68b9      	ldr	r1, [r7, #8]
 8009558:	68f8      	ldr	r0, [r7, #12]
 800955a:	f000 f90b 	bl	8009774 <I2C_IsErrorOccurred>
 800955e:	4603      	mov	r3, r0
 8009560:	2b00      	cmp	r3, #0
 8009562:	d001      	beq.n	8009568 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009564:	2301      	movs	r3, #1
 8009566:	e031      	b.n	80095cc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009568:	68bb      	ldr	r3, [r7, #8]
 800956a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800956e:	d025      	beq.n	80095bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009570:	f7fc fe92 	bl	8006298 <HAL_GetTick>
 8009574:	4602      	mov	r2, r0
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	1ad3      	subs	r3, r2, r3
 800957a:	68ba      	ldr	r2, [r7, #8]
 800957c:	429a      	cmp	r2, r3
 800957e:	d302      	bcc.n	8009586 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009580:	68bb      	ldr	r3, [r7, #8]
 8009582:	2b00      	cmp	r3, #0
 8009584:	d11a      	bne.n	80095bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	699b      	ldr	r3, [r3, #24]
 800958c:	f003 0302 	and.w	r3, r3, #2
 8009590:	2b02      	cmp	r3, #2
 8009592:	d013      	beq.n	80095bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009598:	f043 0220 	orr.w	r2, r3, #32
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	2220      	movs	r2, #32
 80095a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	2200      	movs	r2, #0
 80095ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	2200      	movs	r2, #0
 80095b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80095b8:	2301      	movs	r3, #1
 80095ba:	e007      	b.n	80095cc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	699b      	ldr	r3, [r3, #24]
 80095c2:	f003 0302 	and.w	r3, r3, #2
 80095c6:	2b02      	cmp	r3, #2
 80095c8:	d1c4      	bne.n	8009554 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80095ca:	2300      	movs	r3, #0
}
 80095cc:	4618      	mov	r0, r3
 80095ce:	3710      	adds	r7, #16
 80095d0:	46bd      	mov	sp, r7
 80095d2:	bd80      	pop	{r7, pc}

080095d4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80095d4:	b580      	push	{r7, lr}
 80095d6:	b084      	sub	sp, #16
 80095d8:	af00      	add	r7, sp, #0
 80095da:	60f8      	str	r0, [r7, #12]
 80095dc:	60b9      	str	r1, [r7, #8]
 80095de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80095e0:	e02f      	b.n	8009642 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80095e2:	687a      	ldr	r2, [r7, #4]
 80095e4:	68b9      	ldr	r1, [r7, #8]
 80095e6:	68f8      	ldr	r0, [r7, #12]
 80095e8:	f000 f8c4 	bl	8009774 <I2C_IsErrorOccurred>
 80095ec:	4603      	mov	r3, r0
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d001      	beq.n	80095f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80095f2:	2301      	movs	r3, #1
 80095f4:	e02d      	b.n	8009652 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80095f6:	f7fc fe4f 	bl	8006298 <HAL_GetTick>
 80095fa:	4602      	mov	r2, r0
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	1ad3      	subs	r3, r2, r3
 8009600:	68ba      	ldr	r2, [r7, #8]
 8009602:	429a      	cmp	r2, r3
 8009604:	d302      	bcc.n	800960c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009606:	68bb      	ldr	r3, [r7, #8]
 8009608:	2b00      	cmp	r3, #0
 800960a:	d11a      	bne.n	8009642 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	699b      	ldr	r3, [r3, #24]
 8009612:	f003 0320 	and.w	r3, r3, #32
 8009616:	2b20      	cmp	r3, #32
 8009618:	d013      	beq.n	8009642 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800961e:	f043 0220 	orr.w	r2, r3, #32
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	2220      	movs	r2, #32
 800962a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	2200      	movs	r2, #0
 8009632:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	2200      	movs	r2, #0
 800963a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800963e:	2301      	movs	r3, #1
 8009640:	e007      	b.n	8009652 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	699b      	ldr	r3, [r3, #24]
 8009648:	f003 0320 	and.w	r3, r3, #32
 800964c:	2b20      	cmp	r3, #32
 800964e:	d1c8      	bne.n	80095e2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009650:	2300      	movs	r3, #0
}
 8009652:	4618      	mov	r0, r3
 8009654:	3710      	adds	r7, #16
 8009656:	46bd      	mov	sp, r7
 8009658:	bd80      	pop	{r7, pc}
	...

0800965c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800965c:	b580      	push	{r7, lr}
 800965e:	b086      	sub	sp, #24
 8009660:	af00      	add	r7, sp, #0
 8009662:	60f8      	str	r0, [r7, #12]
 8009664:	60b9      	str	r1, [r7, #8]
 8009666:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009668:	2300      	movs	r3, #0
 800966a:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800966c:	e071      	b.n	8009752 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800966e:	687a      	ldr	r2, [r7, #4]
 8009670:	68b9      	ldr	r1, [r7, #8]
 8009672:	68f8      	ldr	r0, [r7, #12]
 8009674:	f000 f87e 	bl	8009774 <I2C_IsErrorOccurred>
 8009678:	4603      	mov	r3, r0
 800967a:	2b00      	cmp	r3, #0
 800967c:	d001      	beq.n	8009682 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800967e:	2301      	movs	r3, #1
 8009680:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	699b      	ldr	r3, [r3, #24]
 8009688:	f003 0320 	and.w	r3, r3, #32
 800968c:	2b20      	cmp	r3, #32
 800968e:	d13b      	bne.n	8009708 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8009690:	7dfb      	ldrb	r3, [r7, #23]
 8009692:	2b00      	cmp	r3, #0
 8009694:	d138      	bne.n	8009708 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	699b      	ldr	r3, [r3, #24]
 800969c:	f003 0304 	and.w	r3, r3, #4
 80096a0:	2b04      	cmp	r3, #4
 80096a2:	d105      	bne.n	80096b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d001      	beq.n	80096b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80096ac:	2300      	movs	r3, #0
 80096ae:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	699b      	ldr	r3, [r3, #24]
 80096b6:	f003 0310 	and.w	r3, r3, #16
 80096ba:	2b10      	cmp	r3, #16
 80096bc:	d121      	bne.n	8009702 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	2210      	movs	r2, #16
 80096c4:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	2204      	movs	r2, #4
 80096ca:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	2220      	movs	r2, #32
 80096d2:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	6859      	ldr	r1, [r3, #4]
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	681a      	ldr	r2, [r3, #0]
 80096de:	4b24      	ldr	r3, [pc, #144]	@ (8009770 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80096e0:	400b      	ands	r3, r1
 80096e2:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	2220      	movs	r2, #32
 80096e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	2200      	movs	r2, #0
 80096f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	2200      	movs	r2, #0
 80096f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80096fc:	2301      	movs	r3, #1
 80096fe:	75fb      	strb	r3, [r7, #23]
 8009700:	e002      	b.n	8009708 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	2200      	movs	r2, #0
 8009706:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8009708:	f7fc fdc6 	bl	8006298 <HAL_GetTick>
 800970c:	4602      	mov	r2, r0
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	1ad3      	subs	r3, r2, r3
 8009712:	68ba      	ldr	r2, [r7, #8]
 8009714:	429a      	cmp	r2, r3
 8009716:	d302      	bcc.n	800971e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8009718:	68bb      	ldr	r3, [r7, #8]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d119      	bne.n	8009752 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800971e:	7dfb      	ldrb	r3, [r7, #23]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d116      	bne.n	8009752 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	699b      	ldr	r3, [r3, #24]
 800972a:	f003 0304 	and.w	r3, r3, #4
 800972e:	2b04      	cmp	r3, #4
 8009730:	d00f      	beq.n	8009752 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009736:	f043 0220 	orr.w	r2, r3, #32
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	2220      	movs	r2, #32
 8009742:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	2200      	movs	r2, #0
 800974a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800974e:	2301      	movs	r3, #1
 8009750:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	699b      	ldr	r3, [r3, #24]
 8009758:	f003 0304 	and.w	r3, r3, #4
 800975c:	2b04      	cmp	r3, #4
 800975e:	d002      	beq.n	8009766 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8009760:	7dfb      	ldrb	r3, [r7, #23]
 8009762:	2b00      	cmp	r3, #0
 8009764:	d083      	beq.n	800966e <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8009766:	7dfb      	ldrb	r3, [r7, #23]
}
 8009768:	4618      	mov	r0, r3
 800976a:	3718      	adds	r7, #24
 800976c:	46bd      	mov	sp, r7
 800976e:	bd80      	pop	{r7, pc}
 8009770:	fe00e800 	.word	0xfe00e800

08009774 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009774:	b580      	push	{r7, lr}
 8009776:	b08a      	sub	sp, #40	@ 0x28
 8009778:	af00      	add	r7, sp, #0
 800977a:	60f8      	str	r0, [r7, #12]
 800977c:	60b9      	str	r1, [r7, #8]
 800977e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009780:	2300      	movs	r3, #0
 8009782:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	699b      	ldr	r3, [r3, #24]
 800978c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800978e:	2300      	movs	r3, #0
 8009790:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009796:	69bb      	ldr	r3, [r7, #24]
 8009798:	f003 0310 	and.w	r3, r3, #16
 800979c:	2b00      	cmp	r3, #0
 800979e:	d068      	beq.n	8009872 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	2210      	movs	r2, #16
 80097a6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80097a8:	e049      	b.n	800983e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80097aa:	68bb      	ldr	r3, [r7, #8]
 80097ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097b0:	d045      	beq.n	800983e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80097b2:	f7fc fd71 	bl	8006298 <HAL_GetTick>
 80097b6:	4602      	mov	r2, r0
 80097b8:	69fb      	ldr	r3, [r7, #28]
 80097ba:	1ad3      	subs	r3, r2, r3
 80097bc:	68ba      	ldr	r2, [r7, #8]
 80097be:	429a      	cmp	r2, r3
 80097c0:	d302      	bcc.n	80097c8 <I2C_IsErrorOccurred+0x54>
 80097c2:	68bb      	ldr	r3, [r7, #8]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d13a      	bne.n	800983e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	685b      	ldr	r3, [r3, #4]
 80097ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80097d2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80097da:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	699b      	ldr	r3, [r3, #24]
 80097e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80097e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80097ea:	d121      	bne.n	8009830 <I2C_IsErrorOccurred+0xbc>
 80097ec:	697b      	ldr	r3, [r7, #20]
 80097ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80097f2:	d01d      	beq.n	8009830 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80097f4:	7cfb      	ldrb	r3, [r7, #19]
 80097f6:	2b20      	cmp	r3, #32
 80097f8:	d01a      	beq.n	8009830 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	685a      	ldr	r2, [r3, #4]
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009808:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800980a:	f7fc fd45 	bl	8006298 <HAL_GetTick>
 800980e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009810:	e00e      	b.n	8009830 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8009812:	f7fc fd41 	bl	8006298 <HAL_GetTick>
 8009816:	4602      	mov	r2, r0
 8009818:	69fb      	ldr	r3, [r7, #28]
 800981a:	1ad3      	subs	r3, r2, r3
 800981c:	2b19      	cmp	r3, #25
 800981e:	d907      	bls.n	8009830 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009820:	6a3b      	ldr	r3, [r7, #32]
 8009822:	f043 0320 	orr.w	r3, r3, #32
 8009826:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009828:	2301      	movs	r3, #1
 800982a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800982e:	e006      	b.n	800983e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	699b      	ldr	r3, [r3, #24]
 8009836:	f003 0320 	and.w	r3, r3, #32
 800983a:	2b20      	cmp	r3, #32
 800983c:	d1e9      	bne.n	8009812 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	699b      	ldr	r3, [r3, #24]
 8009844:	f003 0320 	and.w	r3, r3, #32
 8009848:	2b20      	cmp	r3, #32
 800984a:	d003      	beq.n	8009854 <I2C_IsErrorOccurred+0xe0>
 800984c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009850:	2b00      	cmp	r3, #0
 8009852:	d0aa      	beq.n	80097aa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8009854:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009858:	2b00      	cmp	r3, #0
 800985a:	d103      	bne.n	8009864 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	2220      	movs	r2, #32
 8009862:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8009864:	6a3b      	ldr	r3, [r7, #32]
 8009866:	f043 0304 	orr.w	r3, r3, #4
 800986a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800986c:	2301      	movs	r3, #1
 800986e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	699b      	ldr	r3, [r3, #24]
 8009878:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800987a:	69bb      	ldr	r3, [r7, #24]
 800987c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009880:	2b00      	cmp	r3, #0
 8009882:	d00b      	beq.n	800989c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8009884:	6a3b      	ldr	r3, [r7, #32]
 8009886:	f043 0301 	orr.w	r3, r3, #1
 800988a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009894:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009896:	2301      	movs	r3, #1
 8009898:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800989c:	69bb      	ldr	r3, [r7, #24]
 800989e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d00b      	beq.n	80098be <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80098a6:	6a3b      	ldr	r3, [r7, #32]
 80098a8:	f043 0308 	orr.w	r3, r3, #8
 80098ac:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80098b6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80098b8:	2301      	movs	r3, #1
 80098ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80098be:	69bb      	ldr	r3, [r7, #24]
 80098c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d00b      	beq.n	80098e0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80098c8:	6a3b      	ldr	r3, [r7, #32]
 80098ca:	f043 0302 	orr.w	r3, r3, #2
 80098ce:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80098d8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80098da:	2301      	movs	r3, #1
 80098dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80098e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d01c      	beq.n	8009922 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80098e8:	68f8      	ldr	r0, [r7, #12]
 80098ea:	f7ff fdaf 	bl	800944c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	6859      	ldr	r1, [r3, #4]
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	681a      	ldr	r2, [r3, #0]
 80098f8:	4b0d      	ldr	r3, [pc, #52]	@ (8009930 <I2C_IsErrorOccurred+0x1bc>)
 80098fa:	400b      	ands	r3, r1
 80098fc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009902:	6a3b      	ldr	r3, [r7, #32]
 8009904:	431a      	orrs	r2, r3
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	2220      	movs	r2, #32
 800990e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	2200      	movs	r2, #0
 8009916:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	2200      	movs	r2, #0
 800991e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8009922:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009926:	4618      	mov	r0, r3
 8009928:	3728      	adds	r7, #40	@ 0x28
 800992a:	46bd      	mov	sp, r7
 800992c:	bd80      	pop	{r7, pc}
 800992e:	bf00      	nop
 8009930:	fe00e800 	.word	0xfe00e800

08009934 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009934:	b480      	push	{r7}
 8009936:	b087      	sub	sp, #28
 8009938:	af00      	add	r7, sp, #0
 800993a:	60f8      	str	r0, [r7, #12]
 800993c:	607b      	str	r3, [r7, #4]
 800993e:	460b      	mov	r3, r1
 8009940:	817b      	strh	r3, [r7, #10]
 8009942:	4613      	mov	r3, r2
 8009944:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009946:	897b      	ldrh	r3, [r7, #10]
 8009948:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800994c:	7a7b      	ldrb	r3, [r7, #9]
 800994e:	041b      	lsls	r3, r3, #16
 8009950:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009954:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800995a:	6a3b      	ldr	r3, [r7, #32]
 800995c:	4313      	orrs	r3, r2
 800995e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009962:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	685a      	ldr	r2, [r3, #4]
 800996a:	6a3b      	ldr	r3, [r7, #32]
 800996c:	0d5b      	lsrs	r3, r3, #21
 800996e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8009972:	4b08      	ldr	r3, [pc, #32]	@ (8009994 <I2C_TransferConfig+0x60>)
 8009974:	430b      	orrs	r3, r1
 8009976:	43db      	mvns	r3, r3
 8009978:	ea02 0103 	and.w	r1, r2, r3
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	697a      	ldr	r2, [r7, #20]
 8009982:	430a      	orrs	r2, r1
 8009984:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8009986:	bf00      	nop
 8009988:	371c      	adds	r7, #28
 800998a:	46bd      	mov	sp, r7
 800998c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009990:	4770      	bx	lr
 8009992:	bf00      	nop
 8009994:	03ff63ff 	.word	0x03ff63ff

08009998 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009998:	b480      	push	{r7}
 800999a:	b083      	sub	sp, #12
 800999c:	af00      	add	r7, sp, #0
 800999e:	6078      	str	r0, [r7, #4]
 80099a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80099a8:	b2db      	uxtb	r3, r3
 80099aa:	2b20      	cmp	r3, #32
 80099ac:	d138      	bne.n	8009a20 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80099b4:	2b01      	cmp	r3, #1
 80099b6:	d101      	bne.n	80099bc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80099b8:	2302      	movs	r3, #2
 80099ba:	e032      	b.n	8009a22 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	2201      	movs	r2, #1
 80099c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	2224      	movs	r2, #36	@ 0x24
 80099c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	681a      	ldr	r2, [r3, #0]
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	f022 0201 	bic.w	r2, r2, #1
 80099da:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	681a      	ldr	r2, [r3, #0]
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80099ea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	6819      	ldr	r1, [r3, #0]
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	683a      	ldr	r2, [r7, #0]
 80099f8:	430a      	orrs	r2, r1
 80099fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	681a      	ldr	r2, [r3, #0]
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	f042 0201 	orr.w	r2, r2, #1
 8009a0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	2220      	movs	r2, #32
 8009a10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2200      	movs	r2, #0
 8009a18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	e000      	b.n	8009a22 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009a20:	2302      	movs	r3, #2
  }
}
 8009a22:	4618      	mov	r0, r3
 8009a24:	370c      	adds	r7, #12
 8009a26:	46bd      	mov	sp, r7
 8009a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a2c:	4770      	bx	lr

08009a2e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009a2e:	b480      	push	{r7}
 8009a30:	b085      	sub	sp, #20
 8009a32:	af00      	add	r7, sp, #0
 8009a34:	6078      	str	r0, [r7, #4]
 8009a36:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009a3e:	b2db      	uxtb	r3, r3
 8009a40:	2b20      	cmp	r3, #32
 8009a42:	d139      	bne.n	8009ab8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009a4a:	2b01      	cmp	r3, #1
 8009a4c:	d101      	bne.n	8009a52 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009a4e:	2302      	movs	r3, #2
 8009a50:	e033      	b.n	8009aba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	2201      	movs	r2, #1
 8009a56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	2224      	movs	r2, #36	@ 0x24
 8009a5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	681a      	ldr	r2, [r3, #0]
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	f022 0201 	bic.w	r2, r2, #1
 8009a70:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009a80:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009a82:	683b      	ldr	r3, [r7, #0]
 8009a84:	021b      	lsls	r3, r3, #8
 8009a86:	68fa      	ldr	r2, [r7, #12]
 8009a88:	4313      	orrs	r3, r2
 8009a8a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	68fa      	ldr	r2, [r7, #12]
 8009a92:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	681a      	ldr	r2, [r3, #0]
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	f042 0201 	orr.w	r2, r2, #1
 8009aa2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2220      	movs	r2, #32
 8009aa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2200      	movs	r2, #0
 8009ab0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	e000      	b.n	8009aba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009ab8:	2302      	movs	r3, #2
  }
}
 8009aba:	4618      	mov	r0, r3
 8009abc:	3714      	adds	r7, #20
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac4:	4770      	bx	lr

08009ac6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8009ac6:	b580      	push	{r7, lr}
 8009ac8:	b084      	sub	sp, #16
 8009aca:	af00      	add	r7, sp, #0
 8009acc:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d101      	bne.n	8009ad8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8009ad4:	2301      	movs	r3, #1
 8009ad6:	e0c0      	b.n	8009c5a <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8009ade:	b2db      	uxtb	r3, r3
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d106      	bne.n	8009af2 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8009aec:	6878      	ldr	r0, [r7, #4]
 8009aee:	f008 f827 	bl	8011b40 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	2203      	movs	r2, #3
 8009af6:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	4618      	mov	r0, r3
 8009b00:	f004 fa87 	bl	800e012 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009b04:	2300      	movs	r3, #0
 8009b06:	73fb      	strb	r3, [r7, #15]
 8009b08:	e03e      	b.n	8009b88 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8009b0a:	7bfa      	ldrb	r2, [r7, #15]
 8009b0c:	6879      	ldr	r1, [r7, #4]
 8009b0e:	4613      	mov	r3, r2
 8009b10:	009b      	lsls	r3, r3, #2
 8009b12:	4413      	add	r3, r2
 8009b14:	00db      	lsls	r3, r3, #3
 8009b16:	440b      	add	r3, r1
 8009b18:	3311      	adds	r3, #17
 8009b1a:	2201      	movs	r2, #1
 8009b1c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8009b1e:	7bfa      	ldrb	r2, [r7, #15]
 8009b20:	6879      	ldr	r1, [r7, #4]
 8009b22:	4613      	mov	r3, r2
 8009b24:	009b      	lsls	r3, r3, #2
 8009b26:	4413      	add	r3, r2
 8009b28:	00db      	lsls	r3, r3, #3
 8009b2a:	440b      	add	r3, r1
 8009b2c:	3310      	adds	r3, #16
 8009b2e:	7bfa      	ldrb	r2, [r7, #15]
 8009b30:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8009b32:	7bfa      	ldrb	r2, [r7, #15]
 8009b34:	6879      	ldr	r1, [r7, #4]
 8009b36:	4613      	mov	r3, r2
 8009b38:	009b      	lsls	r3, r3, #2
 8009b3a:	4413      	add	r3, r2
 8009b3c:	00db      	lsls	r3, r3, #3
 8009b3e:	440b      	add	r3, r1
 8009b40:	3313      	adds	r3, #19
 8009b42:	2200      	movs	r2, #0
 8009b44:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8009b46:	7bfa      	ldrb	r2, [r7, #15]
 8009b48:	6879      	ldr	r1, [r7, #4]
 8009b4a:	4613      	mov	r3, r2
 8009b4c:	009b      	lsls	r3, r3, #2
 8009b4e:	4413      	add	r3, r2
 8009b50:	00db      	lsls	r3, r3, #3
 8009b52:	440b      	add	r3, r1
 8009b54:	3320      	adds	r3, #32
 8009b56:	2200      	movs	r2, #0
 8009b58:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8009b5a:	7bfa      	ldrb	r2, [r7, #15]
 8009b5c:	6879      	ldr	r1, [r7, #4]
 8009b5e:	4613      	mov	r3, r2
 8009b60:	009b      	lsls	r3, r3, #2
 8009b62:	4413      	add	r3, r2
 8009b64:	00db      	lsls	r3, r3, #3
 8009b66:	440b      	add	r3, r1
 8009b68:	3324      	adds	r3, #36	@ 0x24
 8009b6a:	2200      	movs	r2, #0
 8009b6c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8009b6e:	7bfb      	ldrb	r3, [r7, #15]
 8009b70:	6879      	ldr	r1, [r7, #4]
 8009b72:	1c5a      	adds	r2, r3, #1
 8009b74:	4613      	mov	r3, r2
 8009b76:	009b      	lsls	r3, r3, #2
 8009b78:	4413      	add	r3, r2
 8009b7a:	00db      	lsls	r3, r3, #3
 8009b7c:	440b      	add	r3, r1
 8009b7e:	2200      	movs	r2, #0
 8009b80:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009b82:	7bfb      	ldrb	r3, [r7, #15]
 8009b84:	3301      	adds	r3, #1
 8009b86:	73fb      	strb	r3, [r7, #15]
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	791b      	ldrb	r3, [r3, #4]
 8009b8c:	7bfa      	ldrb	r2, [r7, #15]
 8009b8e:	429a      	cmp	r2, r3
 8009b90:	d3bb      	bcc.n	8009b0a <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009b92:	2300      	movs	r3, #0
 8009b94:	73fb      	strb	r3, [r7, #15]
 8009b96:	e044      	b.n	8009c22 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8009b98:	7bfa      	ldrb	r2, [r7, #15]
 8009b9a:	6879      	ldr	r1, [r7, #4]
 8009b9c:	4613      	mov	r3, r2
 8009b9e:	009b      	lsls	r3, r3, #2
 8009ba0:	4413      	add	r3, r2
 8009ba2:	00db      	lsls	r3, r3, #3
 8009ba4:	440b      	add	r3, r1
 8009ba6:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8009baa:	2200      	movs	r2, #0
 8009bac:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8009bae:	7bfa      	ldrb	r2, [r7, #15]
 8009bb0:	6879      	ldr	r1, [r7, #4]
 8009bb2:	4613      	mov	r3, r2
 8009bb4:	009b      	lsls	r3, r3, #2
 8009bb6:	4413      	add	r3, r2
 8009bb8:	00db      	lsls	r3, r3, #3
 8009bba:	440b      	add	r3, r1
 8009bbc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009bc0:	7bfa      	ldrb	r2, [r7, #15]
 8009bc2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8009bc4:	7bfa      	ldrb	r2, [r7, #15]
 8009bc6:	6879      	ldr	r1, [r7, #4]
 8009bc8:	4613      	mov	r3, r2
 8009bca:	009b      	lsls	r3, r3, #2
 8009bcc:	4413      	add	r3, r2
 8009bce:	00db      	lsls	r3, r3, #3
 8009bd0:	440b      	add	r3, r1
 8009bd2:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8009bd6:	2200      	movs	r2, #0
 8009bd8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8009bda:	7bfa      	ldrb	r2, [r7, #15]
 8009bdc:	6879      	ldr	r1, [r7, #4]
 8009bde:	4613      	mov	r3, r2
 8009be0:	009b      	lsls	r3, r3, #2
 8009be2:	4413      	add	r3, r2
 8009be4:	00db      	lsls	r3, r3, #3
 8009be6:	440b      	add	r3, r1
 8009be8:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8009bec:	2200      	movs	r2, #0
 8009bee:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8009bf0:	7bfa      	ldrb	r2, [r7, #15]
 8009bf2:	6879      	ldr	r1, [r7, #4]
 8009bf4:	4613      	mov	r3, r2
 8009bf6:	009b      	lsls	r3, r3, #2
 8009bf8:	4413      	add	r3, r2
 8009bfa:	00db      	lsls	r3, r3, #3
 8009bfc:	440b      	add	r3, r1
 8009bfe:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009c02:	2200      	movs	r2, #0
 8009c04:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8009c06:	7bfa      	ldrb	r2, [r7, #15]
 8009c08:	6879      	ldr	r1, [r7, #4]
 8009c0a:	4613      	mov	r3, r2
 8009c0c:	009b      	lsls	r3, r3, #2
 8009c0e:	4413      	add	r3, r2
 8009c10:	00db      	lsls	r3, r3, #3
 8009c12:	440b      	add	r3, r1
 8009c14:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8009c18:	2200      	movs	r2, #0
 8009c1a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009c1c:	7bfb      	ldrb	r3, [r7, #15]
 8009c1e:	3301      	adds	r3, #1
 8009c20:	73fb      	strb	r3, [r7, #15]
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	791b      	ldrb	r3, [r3, #4]
 8009c26:	7bfa      	ldrb	r2, [r7, #15]
 8009c28:	429a      	cmp	r2, r3
 8009c2a:	d3b5      	bcc.n	8009b98 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	6818      	ldr	r0, [r3, #0]
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	3304      	adds	r3, #4
 8009c34:	e893 0006 	ldmia.w	r3, {r1, r2}
 8009c38:	f004 fa06 	bl	800e048 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	2200      	movs	r2, #0
 8009c40:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	2201      	movs	r2, #1
 8009c46:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	7a9b      	ldrb	r3, [r3, #10]
 8009c4e:	2b01      	cmp	r3, #1
 8009c50:	d102      	bne.n	8009c58 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8009c52:	6878      	ldr	r0, [r7, #4]
 8009c54:	f001 fc0e 	bl	800b474 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8009c58:	2300      	movs	r3, #0
}
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	3710      	adds	r7, #16
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bd80      	pop	{r7, pc}

08009c62 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8009c62:	b580      	push	{r7, lr}
 8009c64:	b082      	sub	sp, #8
 8009c66:	af00      	add	r7, sp, #0
 8009c68:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009c70:	2b01      	cmp	r3, #1
 8009c72:	d101      	bne.n	8009c78 <HAL_PCD_Start+0x16>
 8009c74:	2302      	movs	r3, #2
 8009c76:	e012      	b.n	8009c9e <HAL_PCD_Start+0x3c>
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	2201      	movs	r2, #1
 8009c7c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	4618      	mov	r0, r3
 8009c86:	f004 f9ad 	bl	800dfe4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	4618      	mov	r0, r3
 8009c90:	f005 ff8a 	bl	800fba8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	2200      	movs	r2, #0
 8009c98:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8009c9c:	2300      	movs	r3, #0
}
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	3708      	adds	r7, #8
 8009ca2:	46bd      	mov	sp, r7
 8009ca4:	bd80      	pop	{r7, pc}

08009ca6 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8009ca6:	b580      	push	{r7, lr}
 8009ca8:	b084      	sub	sp, #16
 8009caa:	af00      	add	r7, sp, #0
 8009cac:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	f005 ff8f 	bl	800fbd6 <USB_ReadInterrupts>
 8009cb8:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d003      	beq.n	8009ccc <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8009cc4:	6878      	ldr	r0, [r7, #4]
 8009cc6:	f000 fb06 	bl	800a2d6 <PCD_EP_ISR_Handler>

    return;
 8009cca:	e110      	b.n	8009eee <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d013      	beq.n	8009cfe <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009cde:	b29a      	uxth	r2, r3
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009ce8:	b292      	uxth	r2, r2
 8009cea:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8009cee:	6878      	ldr	r0, [r7, #4]
 8009cf0:	f007 ffb7 	bl	8011c62 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8009cf4:	2100      	movs	r1, #0
 8009cf6:	6878      	ldr	r0, [r7, #4]
 8009cf8:	f000 f8fc 	bl	8009ef4 <HAL_PCD_SetAddress>

    return;
 8009cfc:	e0f7      	b.n	8009eee <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d00c      	beq.n	8009d22 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009d10:	b29a      	uxth	r2, r3
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009d1a:	b292      	uxth	r2, r2
 8009d1c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8009d20:	e0e5      	b.n	8009eee <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d00c      	beq.n	8009d46 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009d34:	b29a      	uxth	r2, r3
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009d3e:	b292      	uxth	r2, r2
 8009d40:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8009d44:	e0d3      	b.n	8009eee <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d034      	beq.n	8009dba <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009d58:	b29a      	uxth	r2, r3
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	f022 0204 	bic.w	r2, r2, #4
 8009d62:	b292      	uxth	r2, r2
 8009d64:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009d70:	b29a      	uxth	r2, r3
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	f022 0208 	bic.w	r2, r2, #8
 8009d7a:	b292      	uxth	r2, r2
 8009d7c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8009d86:	2b01      	cmp	r3, #1
 8009d88:	d107      	bne.n	8009d9a <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009d92:	2100      	movs	r1, #0
 8009d94:	6878      	ldr	r0, [r7, #4]
 8009d96:	f008 f957 	bl	8012048 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8009d9a:	6878      	ldr	r0, [r7, #4]
 8009d9c:	f007 ff9a 	bl	8011cd4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009da8:	b29a      	uxth	r2, r3
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009db2:	b292      	uxth	r2, r2
 8009db4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8009db8:	e099      	b.n	8009eee <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d027      	beq.n	8009e14 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009dcc:	b29a      	uxth	r2, r3
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	f042 0208 	orr.w	r2, r2, #8
 8009dd6:	b292      	uxth	r2, r2
 8009dd8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009de4:	b29a      	uxth	r2, r3
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009dee:	b292      	uxth	r2, r2
 8009df0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009dfc:	b29a      	uxth	r2, r3
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	f042 0204 	orr.w	r2, r2, #4
 8009e06:	b292      	uxth	r2, r2
 8009e08:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8009e0c:	6878      	ldr	r0, [r7, #4]
 8009e0e:	f007 ff47 	bl	8011ca0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8009e12:	e06c      	b.n	8009eee <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d040      	beq.n	8009ea0 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009e26:	b29a      	uxth	r2, r3
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009e30:	b292      	uxth	r2, r2
 8009e32:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d12b      	bne.n	8009e98 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009e48:	b29a      	uxth	r2, r3
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	f042 0204 	orr.w	r2, r2, #4
 8009e52:	b292      	uxth	r2, r2
 8009e54:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009e60:	b29a      	uxth	r2, r3
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	f042 0208 	orr.w	r2, r2, #8
 8009e6a:	b292      	uxth	r2, r2
 8009e6c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	2201      	movs	r2, #1
 8009e74:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8009e80:	b29b      	uxth	r3, r3
 8009e82:	089b      	lsrs	r3, r3, #2
 8009e84:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8009e8e:	2101      	movs	r1, #1
 8009e90:	6878      	ldr	r0, [r7, #4]
 8009e92:	f008 f8d9 	bl	8012048 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8009e96:	e02a      	b.n	8009eee <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8009e98:	6878      	ldr	r0, [r7, #4]
 8009e9a:	f007 ff01 	bl	8011ca0 <HAL_PCD_SuspendCallback>
    return;
 8009e9e:	e026      	b.n	8009eee <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d00f      	beq.n	8009eca <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009eb2:	b29a      	uxth	r2, r3
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8009ebc:	b292      	uxth	r2, r2
 8009ebe:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8009ec2:	6878      	ldr	r0, [r7, #4]
 8009ec4:	f007 febf 	bl	8011c46 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8009ec8:	e011      	b.n	8009eee <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d00c      	beq.n	8009eee <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009edc:	b29a      	uxth	r2, r3
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009ee6:	b292      	uxth	r2, r2
 8009ee8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8009eec:	bf00      	nop
  }
}
 8009eee:	3710      	adds	r7, #16
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	bd80      	pop	{r7, pc}

08009ef4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009ef4:	b580      	push	{r7, lr}
 8009ef6:	b082      	sub	sp, #8
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	6078      	str	r0, [r7, #4]
 8009efc:	460b      	mov	r3, r1
 8009efe:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009f06:	2b01      	cmp	r3, #1
 8009f08:	d101      	bne.n	8009f0e <HAL_PCD_SetAddress+0x1a>
 8009f0a:	2302      	movs	r3, #2
 8009f0c:	e012      	b.n	8009f34 <HAL_PCD_SetAddress+0x40>
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	2201      	movs	r2, #1
 8009f12:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	78fa      	ldrb	r2, [r7, #3]
 8009f1a:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	78fa      	ldrb	r2, [r7, #3]
 8009f22:	4611      	mov	r1, r2
 8009f24:	4618      	mov	r0, r3
 8009f26:	f005 fe2b 	bl	800fb80 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8009f32:	2300      	movs	r3, #0
}
 8009f34:	4618      	mov	r0, r3
 8009f36:	3708      	adds	r7, #8
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	bd80      	pop	{r7, pc}

08009f3c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8009f3c:	b580      	push	{r7, lr}
 8009f3e:	b084      	sub	sp, #16
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]
 8009f44:	4608      	mov	r0, r1
 8009f46:	4611      	mov	r1, r2
 8009f48:	461a      	mov	r2, r3
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	70fb      	strb	r3, [r7, #3]
 8009f4e:	460b      	mov	r3, r1
 8009f50:	803b      	strh	r3, [r7, #0]
 8009f52:	4613      	mov	r3, r2
 8009f54:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8009f56:	2300      	movs	r3, #0
 8009f58:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009f5a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	da0e      	bge.n	8009f80 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009f62:	78fb      	ldrb	r3, [r7, #3]
 8009f64:	f003 0207 	and.w	r2, r3, #7
 8009f68:	4613      	mov	r3, r2
 8009f6a:	009b      	lsls	r3, r3, #2
 8009f6c:	4413      	add	r3, r2
 8009f6e:	00db      	lsls	r3, r3, #3
 8009f70:	3310      	adds	r3, #16
 8009f72:	687a      	ldr	r2, [r7, #4]
 8009f74:	4413      	add	r3, r2
 8009f76:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	2201      	movs	r2, #1
 8009f7c:	705a      	strb	r2, [r3, #1]
 8009f7e:	e00e      	b.n	8009f9e <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009f80:	78fb      	ldrb	r3, [r7, #3]
 8009f82:	f003 0207 	and.w	r2, r3, #7
 8009f86:	4613      	mov	r3, r2
 8009f88:	009b      	lsls	r3, r3, #2
 8009f8a:	4413      	add	r3, r2
 8009f8c:	00db      	lsls	r3, r3, #3
 8009f8e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009f92:	687a      	ldr	r2, [r7, #4]
 8009f94:	4413      	add	r3, r2
 8009f96:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8009f9e:	78fb      	ldrb	r3, [r7, #3]
 8009fa0:	f003 0307 	and.w	r3, r3, #7
 8009fa4:	b2da      	uxtb	r2, r3
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8009faa:	883b      	ldrh	r3, [r7, #0]
 8009fac:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	78ba      	ldrb	r2, [r7, #2]
 8009fb8:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8009fba:	78bb      	ldrb	r3, [r7, #2]
 8009fbc:	2b02      	cmp	r3, #2
 8009fbe:	d102      	bne.n	8009fc6 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009fcc:	2b01      	cmp	r3, #1
 8009fce:	d101      	bne.n	8009fd4 <HAL_PCD_EP_Open+0x98>
 8009fd0:	2302      	movs	r3, #2
 8009fd2:	e00e      	b.n	8009ff2 <HAL_PCD_EP_Open+0xb6>
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	2201      	movs	r2, #1
 8009fd8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	68f9      	ldr	r1, [r7, #12]
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	f004 f84e 	bl	800e084 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	2200      	movs	r2, #0
 8009fec:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8009ff0:	7afb      	ldrb	r3, [r7, #11]
}
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	3710      	adds	r7, #16
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	bd80      	pop	{r7, pc}

08009ffa <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009ffa:	b580      	push	{r7, lr}
 8009ffc:	b084      	sub	sp, #16
 8009ffe:	af00      	add	r7, sp, #0
 800a000:	6078      	str	r0, [r7, #4]
 800a002:	460b      	mov	r3, r1
 800a004:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800a006:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	da0e      	bge.n	800a02c <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a00e:	78fb      	ldrb	r3, [r7, #3]
 800a010:	f003 0207 	and.w	r2, r3, #7
 800a014:	4613      	mov	r3, r2
 800a016:	009b      	lsls	r3, r3, #2
 800a018:	4413      	add	r3, r2
 800a01a:	00db      	lsls	r3, r3, #3
 800a01c:	3310      	adds	r3, #16
 800a01e:	687a      	ldr	r2, [r7, #4]
 800a020:	4413      	add	r3, r2
 800a022:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	2201      	movs	r2, #1
 800a028:	705a      	strb	r2, [r3, #1]
 800a02a:	e00e      	b.n	800a04a <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a02c:	78fb      	ldrb	r3, [r7, #3]
 800a02e:	f003 0207 	and.w	r2, r3, #7
 800a032:	4613      	mov	r3, r2
 800a034:	009b      	lsls	r3, r3, #2
 800a036:	4413      	add	r3, r2
 800a038:	00db      	lsls	r3, r3, #3
 800a03a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a03e:	687a      	ldr	r2, [r7, #4]
 800a040:	4413      	add	r3, r2
 800a042:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	2200      	movs	r2, #0
 800a048:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800a04a:	78fb      	ldrb	r3, [r7, #3]
 800a04c:	f003 0307 	and.w	r3, r3, #7
 800a050:	b2da      	uxtb	r2, r3
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800a05c:	2b01      	cmp	r3, #1
 800a05e:	d101      	bne.n	800a064 <HAL_PCD_EP_Close+0x6a>
 800a060:	2302      	movs	r3, #2
 800a062:	e00e      	b.n	800a082 <HAL_PCD_EP_Close+0x88>
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	2201      	movs	r2, #1
 800a068:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	68f9      	ldr	r1, [r7, #12]
 800a072:	4618      	mov	r0, r3
 800a074:	f004 fcee 	bl	800ea54 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2200      	movs	r2, #0
 800a07c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800a080:	2300      	movs	r3, #0
}
 800a082:	4618      	mov	r0, r3
 800a084:	3710      	adds	r7, #16
 800a086:	46bd      	mov	sp, r7
 800a088:	bd80      	pop	{r7, pc}

0800a08a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a08a:	b580      	push	{r7, lr}
 800a08c:	b086      	sub	sp, #24
 800a08e:	af00      	add	r7, sp, #0
 800a090:	60f8      	str	r0, [r7, #12]
 800a092:	607a      	str	r2, [r7, #4]
 800a094:	603b      	str	r3, [r7, #0]
 800a096:	460b      	mov	r3, r1
 800a098:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a09a:	7afb      	ldrb	r3, [r7, #11]
 800a09c:	f003 0207 	and.w	r2, r3, #7
 800a0a0:	4613      	mov	r3, r2
 800a0a2:	009b      	lsls	r3, r3, #2
 800a0a4:	4413      	add	r3, r2
 800a0a6:	00db      	lsls	r3, r3, #3
 800a0a8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a0ac:	68fa      	ldr	r2, [r7, #12]
 800a0ae:	4413      	add	r3, r2
 800a0b0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a0b2:	697b      	ldr	r3, [r7, #20]
 800a0b4:	687a      	ldr	r2, [r7, #4]
 800a0b6:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800a0b8:	697b      	ldr	r3, [r7, #20]
 800a0ba:	683a      	ldr	r2, [r7, #0]
 800a0bc:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800a0be:	697b      	ldr	r3, [r7, #20]
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800a0c4:	697b      	ldr	r3, [r7, #20]
 800a0c6:	2200      	movs	r2, #0
 800a0c8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a0ca:	7afb      	ldrb	r3, [r7, #11]
 800a0cc:	f003 0307 	and.w	r3, r3, #7
 800a0d0:	b2da      	uxtb	r2, r3
 800a0d2:	697b      	ldr	r3, [r7, #20]
 800a0d4:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	6979      	ldr	r1, [r7, #20]
 800a0dc:	4618      	mov	r0, r3
 800a0de:	f004 fea6 	bl	800ee2e <USB_EPStartXfer>

  return HAL_OK;
 800a0e2:	2300      	movs	r3, #0
}
 800a0e4:	4618      	mov	r0, r3
 800a0e6:	3718      	adds	r7, #24
 800a0e8:	46bd      	mov	sp, r7
 800a0ea:	bd80      	pop	{r7, pc}

0800a0ec <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800a0ec:	b480      	push	{r7}
 800a0ee:	b083      	sub	sp, #12
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	6078      	str	r0, [r7, #4]
 800a0f4:	460b      	mov	r3, r1
 800a0f6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800a0f8:	78fb      	ldrb	r3, [r7, #3]
 800a0fa:	f003 0207 	and.w	r2, r3, #7
 800a0fe:	6879      	ldr	r1, [r7, #4]
 800a100:	4613      	mov	r3, r2
 800a102:	009b      	lsls	r3, r3, #2
 800a104:	4413      	add	r3, r2
 800a106:	00db      	lsls	r3, r3, #3
 800a108:	440b      	add	r3, r1
 800a10a:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800a10e:	681b      	ldr	r3, [r3, #0]
}
 800a110:	4618      	mov	r0, r3
 800a112:	370c      	adds	r7, #12
 800a114:	46bd      	mov	sp, r7
 800a116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a11a:	4770      	bx	lr

0800a11c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a11c:	b580      	push	{r7, lr}
 800a11e:	b086      	sub	sp, #24
 800a120:	af00      	add	r7, sp, #0
 800a122:	60f8      	str	r0, [r7, #12]
 800a124:	607a      	str	r2, [r7, #4]
 800a126:	603b      	str	r3, [r7, #0]
 800a128:	460b      	mov	r3, r1
 800a12a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a12c:	7afb      	ldrb	r3, [r7, #11]
 800a12e:	f003 0207 	and.w	r2, r3, #7
 800a132:	4613      	mov	r3, r2
 800a134:	009b      	lsls	r3, r3, #2
 800a136:	4413      	add	r3, r2
 800a138:	00db      	lsls	r3, r3, #3
 800a13a:	3310      	adds	r3, #16
 800a13c:	68fa      	ldr	r2, [r7, #12]
 800a13e:	4413      	add	r3, r2
 800a140:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a142:	697b      	ldr	r3, [r7, #20]
 800a144:	687a      	ldr	r2, [r7, #4]
 800a146:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800a148:	697b      	ldr	r3, [r7, #20]
 800a14a:	683a      	ldr	r2, [r7, #0]
 800a14c:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800a14e:	697b      	ldr	r3, [r7, #20]
 800a150:	2201      	movs	r2, #1
 800a152:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800a156:	697b      	ldr	r3, [r7, #20]
 800a158:	683a      	ldr	r2, [r7, #0]
 800a15a:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800a15c:	697b      	ldr	r3, [r7, #20]
 800a15e:	2200      	movs	r2, #0
 800a160:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800a162:	697b      	ldr	r3, [r7, #20]
 800a164:	2201      	movs	r2, #1
 800a166:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a168:	7afb      	ldrb	r3, [r7, #11]
 800a16a:	f003 0307 	and.w	r3, r3, #7
 800a16e:	b2da      	uxtb	r2, r3
 800a170:	697b      	ldr	r3, [r7, #20]
 800a172:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	6979      	ldr	r1, [r7, #20]
 800a17a:	4618      	mov	r0, r3
 800a17c:	f004 fe57 	bl	800ee2e <USB_EPStartXfer>

  return HAL_OK;
 800a180:	2300      	movs	r3, #0
}
 800a182:	4618      	mov	r0, r3
 800a184:	3718      	adds	r7, #24
 800a186:	46bd      	mov	sp, r7
 800a188:	bd80      	pop	{r7, pc}

0800a18a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a18a:	b580      	push	{r7, lr}
 800a18c:	b084      	sub	sp, #16
 800a18e:	af00      	add	r7, sp, #0
 800a190:	6078      	str	r0, [r7, #4]
 800a192:	460b      	mov	r3, r1
 800a194:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800a196:	78fb      	ldrb	r3, [r7, #3]
 800a198:	f003 0307 	and.w	r3, r3, #7
 800a19c:	687a      	ldr	r2, [r7, #4]
 800a19e:	7912      	ldrb	r2, [r2, #4]
 800a1a0:	4293      	cmp	r3, r2
 800a1a2:	d901      	bls.n	800a1a8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800a1a4:	2301      	movs	r3, #1
 800a1a6:	e03e      	b.n	800a226 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a1a8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	da0e      	bge.n	800a1ce <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a1b0:	78fb      	ldrb	r3, [r7, #3]
 800a1b2:	f003 0207 	and.w	r2, r3, #7
 800a1b6:	4613      	mov	r3, r2
 800a1b8:	009b      	lsls	r3, r3, #2
 800a1ba:	4413      	add	r3, r2
 800a1bc:	00db      	lsls	r3, r3, #3
 800a1be:	3310      	adds	r3, #16
 800a1c0:	687a      	ldr	r2, [r7, #4]
 800a1c2:	4413      	add	r3, r2
 800a1c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	2201      	movs	r2, #1
 800a1ca:	705a      	strb	r2, [r3, #1]
 800a1cc:	e00c      	b.n	800a1e8 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800a1ce:	78fa      	ldrb	r2, [r7, #3]
 800a1d0:	4613      	mov	r3, r2
 800a1d2:	009b      	lsls	r3, r3, #2
 800a1d4:	4413      	add	r3, r2
 800a1d6:	00db      	lsls	r3, r3, #3
 800a1d8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a1dc:	687a      	ldr	r2, [r7, #4]
 800a1de:	4413      	add	r3, r2
 800a1e0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	2201      	movs	r2, #1
 800a1ec:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a1ee:	78fb      	ldrb	r3, [r7, #3]
 800a1f0:	f003 0307 	and.w	r3, r3, #7
 800a1f4:	b2da      	uxtb	r2, r3
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800a200:	2b01      	cmp	r3, #1
 800a202:	d101      	bne.n	800a208 <HAL_PCD_EP_SetStall+0x7e>
 800a204:	2302      	movs	r3, #2
 800a206:	e00e      	b.n	800a226 <HAL_PCD_EP_SetStall+0x9c>
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	2201      	movs	r2, #1
 800a20c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	68f9      	ldr	r1, [r7, #12]
 800a216:	4618      	mov	r0, r3
 800a218:	f005 fbb8 	bl	800f98c <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	2200      	movs	r2, #0
 800a220:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800a224:	2300      	movs	r3, #0
}
 800a226:	4618      	mov	r0, r3
 800a228:	3710      	adds	r7, #16
 800a22a:	46bd      	mov	sp, r7
 800a22c:	bd80      	pop	{r7, pc}

0800a22e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a22e:	b580      	push	{r7, lr}
 800a230:	b084      	sub	sp, #16
 800a232:	af00      	add	r7, sp, #0
 800a234:	6078      	str	r0, [r7, #4]
 800a236:	460b      	mov	r3, r1
 800a238:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800a23a:	78fb      	ldrb	r3, [r7, #3]
 800a23c:	f003 030f 	and.w	r3, r3, #15
 800a240:	687a      	ldr	r2, [r7, #4]
 800a242:	7912      	ldrb	r2, [r2, #4]
 800a244:	4293      	cmp	r3, r2
 800a246:	d901      	bls.n	800a24c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800a248:	2301      	movs	r3, #1
 800a24a:	e040      	b.n	800a2ce <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a24c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a250:	2b00      	cmp	r3, #0
 800a252:	da0e      	bge.n	800a272 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a254:	78fb      	ldrb	r3, [r7, #3]
 800a256:	f003 0207 	and.w	r2, r3, #7
 800a25a:	4613      	mov	r3, r2
 800a25c:	009b      	lsls	r3, r3, #2
 800a25e:	4413      	add	r3, r2
 800a260:	00db      	lsls	r3, r3, #3
 800a262:	3310      	adds	r3, #16
 800a264:	687a      	ldr	r2, [r7, #4]
 800a266:	4413      	add	r3, r2
 800a268:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	2201      	movs	r2, #1
 800a26e:	705a      	strb	r2, [r3, #1]
 800a270:	e00e      	b.n	800a290 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a272:	78fb      	ldrb	r3, [r7, #3]
 800a274:	f003 0207 	and.w	r2, r3, #7
 800a278:	4613      	mov	r3, r2
 800a27a:	009b      	lsls	r3, r3, #2
 800a27c:	4413      	add	r3, r2
 800a27e:	00db      	lsls	r3, r3, #3
 800a280:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a284:	687a      	ldr	r2, [r7, #4]
 800a286:	4413      	add	r3, r2
 800a288:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	2200      	movs	r2, #0
 800a28e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	2200      	movs	r2, #0
 800a294:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a296:	78fb      	ldrb	r3, [r7, #3]
 800a298:	f003 0307 	and.w	r3, r3, #7
 800a29c:	b2da      	uxtb	r2, r3
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800a2a8:	2b01      	cmp	r3, #1
 800a2aa:	d101      	bne.n	800a2b0 <HAL_PCD_EP_ClrStall+0x82>
 800a2ac:	2302      	movs	r3, #2
 800a2ae:	e00e      	b.n	800a2ce <HAL_PCD_EP_ClrStall+0xa0>
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	2201      	movs	r2, #1
 800a2b4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	68f9      	ldr	r1, [r7, #12]
 800a2be:	4618      	mov	r0, r3
 800a2c0:	f005 fbb5 	bl	800fa2e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	2200      	movs	r2, #0
 800a2c8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800a2cc:	2300      	movs	r3, #0
}
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	3710      	adds	r7, #16
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	bd80      	pop	{r7, pc}

0800a2d6 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800a2d6:	b580      	push	{r7, lr}
 800a2d8:	b092      	sub	sp, #72	@ 0x48
 800a2da:	af00      	add	r7, sp, #0
 800a2dc:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800a2de:	e333      	b.n	800a948 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a2e8:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800a2ea:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a2ec:	b2db      	uxtb	r3, r3
 800a2ee:	f003 030f 	and.w	r3, r3, #15
 800a2f2:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800a2f6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	f040 8108 	bne.w	800a510 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800a300:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a302:	f003 0310 	and.w	r3, r3, #16
 800a306:	2b00      	cmp	r3, #0
 800a308:	d14c      	bne.n	800a3a4 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	881b      	ldrh	r3, [r3, #0]
 800a310:	b29b      	uxth	r3, r3
 800a312:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800a316:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a31a:	813b      	strh	r3, [r7, #8]
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681a      	ldr	r2, [r3, #0]
 800a320:	893b      	ldrh	r3, [r7, #8]
 800a322:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a326:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a32a:	b29b      	uxth	r3, r3
 800a32c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	3310      	adds	r3, #16
 800a332:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a33c:	b29b      	uxth	r3, r3
 800a33e:	461a      	mov	r2, r3
 800a340:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a342:	781b      	ldrb	r3, [r3, #0]
 800a344:	00db      	lsls	r3, r3, #3
 800a346:	4413      	add	r3, r2
 800a348:	687a      	ldr	r2, [r7, #4]
 800a34a:	6812      	ldr	r2, [r2, #0]
 800a34c:	4413      	add	r3, r2
 800a34e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a352:	881b      	ldrh	r3, [r3, #0]
 800a354:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a358:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a35a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800a35c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a35e:	695a      	ldr	r2, [r3, #20]
 800a360:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a362:	69db      	ldr	r3, [r3, #28]
 800a364:	441a      	add	r2, r3
 800a366:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a368:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800a36a:	2100      	movs	r1, #0
 800a36c:	6878      	ldr	r0, [r7, #4]
 800a36e:	f007 fc50 	bl	8011c12 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	7b1b      	ldrb	r3, [r3, #12]
 800a376:	b2db      	uxtb	r3, r3
 800a378:	2b00      	cmp	r3, #0
 800a37a:	f000 82e5 	beq.w	800a948 <PCD_EP_ISR_Handler+0x672>
 800a37e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a380:	699b      	ldr	r3, [r3, #24]
 800a382:	2b00      	cmp	r3, #0
 800a384:	f040 82e0 	bne.w	800a948 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	7b1b      	ldrb	r3, [r3, #12]
 800a38c:	b2db      	uxtb	r3, r3
 800a38e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a392:	b2da      	uxtb	r2, r3
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	2200      	movs	r2, #0
 800a3a0:	731a      	strb	r2, [r3, #12]
 800a3a2:	e2d1      	b.n	800a948 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a3aa:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	881b      	ldrh	r3, [r3, #0]
 800a3b2:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800a3b4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a3b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d032      	beq.n	800a424 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a3c6:	b29b      	uxth	r3, r3
 800a3c8:	461a      	mov	r2, r3
 800a3ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a3cc:	781b      	ldrb	r3, [r3, #0]
 800a3ce:	00db      	lsls	r3, r3, #3
 800a3d0:	4413      	add	r3, r2
 800a3d2:	687a      	ldr	r2, [r7, #4]
 800a3d4:	6812      	ldr	r2, [r2, #0]
 800a3d6:	4413      	add	r3, r2
 800a3d8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a3dc:	881b      	ldrh	r3, [r3, #0]
 800a3de:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a3e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a3e4:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	6818      	ldr	r0, [r3, #0]
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800a3f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a3f2:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800a3f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a3f6:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800a3f8:	b29b      	uxth	r3, r3
 800a3fa:	f005 fc3f 	bl	800fc7c <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	881b      	ldrh	r3, [r3, #0]
 800a404:	b29a      	uxth	r2, r3
 800a406:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800a40a:	4013      	ands	r3, r2
 800a40c:	817b      	strh	r3, [r7, #10]
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	897a      	ldrh	r2, [r7, #10]
 800a414:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a418:	b292      	uxth	r2, r2
 800a41a:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800a41c:	6878      	ldr	r0, [r7, #4]
 800a41e:	f007 fbcb 	bl	8011bb8 <HAL_PCD_SetupStageCallback>
 800a422:	e291      	b.n	800a948 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800a424:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800a428:	2b00      	cmp	r3, #0
 800a42a:	f280 828d 	bge.w	800a948 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	881b      	ldrh	r3, [r3, #0]
 800a434:	b29a      	uxth	r2, r3
 800a436:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800a43a:	4013      	ands	r3, r2
 800a43c:	81fb      	strh	r3, [r7, #14]
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	89fa      	ldrh	r2, [r7, #14]
 800a444:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a448:	b292      	uxth	r2, r2
 800a44a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a454:	b29b      	uxth	r3, r3
 800a456:	461a      	mov	r2, r3
 800a458:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a45a:	781b      	ldrb	r3, [r3, #0]
 800a45c:	00db      	lsls	r3, r3, #3
 800a45e:	4413      	add	r3, r2
 800a460:	687a      	ldr	r2, [r7, #4]
 800a462:	6812      	ldr	r2, [r2, #0]
 800a464:	4413      	add	r3, r2
 800a466:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a46a:	881b      	ldrh	r3, [r3, #0]
 800a46c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a470:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a472:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800a474:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a476:	69db      	ldr	r3, [r3, #28]
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d019      	beq.n	800a4b0 <PCD_EP_ISR_Handler+0x1da>
 800a47c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a47e:	695b      	ldr	r3, [r3, #20]
 800a480:	2b00      	cmp	r3, #0
 800a482:	d015      	beq.n	800a4b0 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	6818      	ldr	r0, [r3, #0]
 800a488:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a48a:	6959      	ldr	r1, [r3, #20]
 800a48c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a48e:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800a490:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a492:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800a494:	b29b      	uxth	r3, r3
 800a496:	f005 fbf1 	bl	800fc7c <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800a49a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a49c:	695a      	ldr	r2, [r3, #20]
 800a49e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a4a0:	69db      	ldr	r3, [r3, #28]
 800a4a2:	441a      	add	r2, r3
 800a4a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a4a6:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800a4a8:	2100      	movs	r1, #0
 800a4aa:	6878      	ldr	r0, [r7, #4]
 800a4ac:	f007 fb96 	bl	8011bdc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	881b      	ldrh	r3, [r3, #0]
 800a4b6:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800a4b8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a4ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	f040 8242 	bne.w	800a948 <PCD_EP_ISR_Handler+0x672>
 800a4c4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a4c6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800a4ca:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a4ce:	f000 823b 	beq.w	800a948 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	881b      	ldrh	r3, [r3, #0]
 800a4d8:	b29b      	uxth	r3, r3
 800a4da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a4de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a4e2:	81bb      	strh	r3, [r7, #12]
 800a4e4:	89bb      	ldrh	r3, [r7, #12]
 800a4e6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a4ea:	81bb      	strh	r3, [r7, #12]
 800a4ec:	89bb      	ldrh	r3, [r7, #12]
 800a4ee:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a4f2:	81bb      	strh	r3, [r7, #12]
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681a      	ldr	r2, [r3, #0]
 800a4f8:	89bb      	ldrh	r3, [r7, #12]
 800a4fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a4fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a502:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a506:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a50a:	b29b      	uxth	r3, r3
 800a50c:	8013      	strh	r3, [r2, #0]
 800a50e:	e21b      	b.n	800a948 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	461a      	mov	r2, r3
 800a516:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a51a:	009b      	lsls	r3, r3, #2
 800a51c:	4413      	add	r3, r2
 800a51e:	881b      	ldrh	r3, [r3, #0]
 800a520:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800a522:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800a526:	2b00      	cmp	r3, #0
 800a528:	f280 80f1 	bge.w	800a70e <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	461a      	mov	r2, r3
 800a532:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a536:	009b      	lsls	r3, r3, #2
 800a538:	4413      	add	r3, r2
 800a53a:	881b      	ldrh	r3, [r3, #0]
 800a53c:	b29a      	uxth	r2, r3
 800a53e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800a542:	4013      	ands	r3, r2
 800a544:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	461a      	mov	r2, r3
 800a54c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a550:	009b      	lsls	r3, r3, #2
 800a552:	4413      	add	r3, r2
 800a554:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800a556:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a55a:	b292      	uxth	r2, r2
 800a55c:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800a55e:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800a562:	4613      	mov	r3, r2
 800a564:	009b      	lsls	r3, r3, #2
 800a566:	4413      	add	r3, r2
 800a568:	00db      	lsls	r3, r3, #3
 800a56a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a56e:	687a      	ldr	r2, [r7, #4]
 800a570:	4413      	add	r3, r2
 800a572:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800a574:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a576:	7b1b      	ldrb	r3, [r3, #12]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d123      	bne.n	800a5c4 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a584:	b29b      	uxth	r3, r3
 800a586:	461a      	mov	r2, r3
 800a588:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a58a:	781b      	ldrb	r3, [r3, #0]
 800a58c:	00db      	lsls	r3, r3, #3
 800a58e:	4413      	add	r3, r2
 800a590:	687a      	ldr	r2, [r7, #4]
 800a592:	6812      	ldr	r2, [r2, #0]
 800a594:	4413      	add	r3, r2
 800a596:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a59a:	881b      	ldrh	r3, [r3, #0]
 800a59c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a5a0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800a5a4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	f000 808b 	beq.w	800a6c4 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	6818      	ldr	r0, [r3, #0]
 800a5b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a5b4:	6959      	ldr	r1, [r3, #20]
 800a5b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a5b8:	88da      	ldrh	r2, [r3, #6]
 800a5ba:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a5be:	f005 fb5d 	bl	800fc7c <USB_ReadPMA>
 800a5c2:	e07f      	b.n	800a6c4 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800a5c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a5c6:	78db      	ldrb	r3, [r3, #3]
 800a5c8:	2b02      	cmp	r3, #2
 800a5ca:	d109      	bne.n	800a5e0 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800a5cc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a5ce:	461a      	mov	r2, r3
 800a5d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a5d2:	6878      	ldr	r0, [r7, #4]
 800a5d4:	f000 f9c6 	bl	800a964 <HAL_PCD_EP_DB_Receive>
 800a5d8:	4603      	mov	r3, r0
 800a5da:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800a5de:	e071      	b.n	800a6c4 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	461a      	mov	r2, r3
 800a5e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a5e8:	781b      	ldrb	r3, [r3, #0]
 800a5ea:	009b      	lsls	r3, r3, #2
 800a5ec:	4413      	add	r3, r2
 800a5ee:	881b      	ldrh	r3, [r3, #0]
 800a5f0:	b29b      	uxth	r3, r3
 800a5f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a5f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a5fa:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	461a      	mov	r2, r3
 800a602:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a604:	781b      	ldrb	r3, [r3, #0]
 800a606:	009b      	lsls	r3, r3, #2
 800a608:	441a      	add	r2, r3
 800a60a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800a60c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a610:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a614:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a618:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a61c:	b29b      	uxth	r3, r3
 800a61e:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	461a      	mov	r2, r3
 800a626:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a628:	781b      	ldrb	r3, [r3, #0]
 800a62a:	009b      	lsls	r3, r3, #2
 800a62c:	4413      	add	r3, r2
 800a62e:	881b      	ldrh	r3, [r3, #0]
 800a630:	b29b      	uxth	r3, r3
 800a632:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a636:	2b00      	cmp	r3, #0
 800a638:	d022      	beq.n	800a680 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a642:	b29b      	uxth	r3, r3
 800a644:	461a      	mov	r2, r3
 800a646:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a648:	781b      	ldrb	r3, [r3, #0]
 800a64a:	00db      	lsls	r3, r3, #3
 800a64c:	4413      	add	r3, r2
 800a64e:	687a      	ldr	r2, [r7, #4]
 800a650:	6812      	ldr	r2, [r2, #0]
 800a652:	4413      	add	r3, r2
 800a654:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a658:	881b      	ldrh	r3, [r3, #0]
 800a65a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a65e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800a662:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a666:	2b00      	cmp	r3, #0
 800a668:	d02c      	beq.n	800a6c4 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	6818      	ldr	r0, [r3, #0]
 800a66e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a670:	6959      	ldr	r1, [r3, #20]
 800a672:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a674:	891a      	ldrh	r2, [r3, #8]
 800a676:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a67a:	f005 faff 	bl	800fc7c <USB_ReadPMA>
 800a67e:	e021      	b.n	800a6c4 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a688:	b29b      	uxth	r3, r3
 800a68a:	461a      	mov	r2, r3
 800a68c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a68e:	781b      	ldrb	r3, [r3, #0]
 800a690:	00db      	lsls	r3, r3, #3
 800a692:	4413      	add	r3, r2
 800a694:	687a      	ldr	r2, [r7, #4]
 800a696:	6812      	ldr	r2, [r2, #0]
 800a698:	4413      	add	r3, r2
 800a69a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a69e:	881b      	ldrh	r3, [r3, #0]
 800a6a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a6a4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800a6a8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d009      	beq.n	800a6c4 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	6818      	ldr	r0, [r3, #0]
 800a6b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6b6:	6959      	ldr	r1, [r3, #20]
 800a6b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6ba:	895a      	ldrh	r2, [r3, #10]
 800a6bc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a6c0:	f005 fadc 	bl	800fc7c <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800a6c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6c6:	69da      	ldr	r2, [r3, #28]
 800a6c8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a6cc:	441a      	add	r2, r3
 800a6ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6d0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800a6d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6d4:	695a      	ldr	r2, [r3, #20]
 800a6d6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a6da:	441a      	add	r2, r3
 800a6dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6de:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800a6e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6e2:	699b      	ldr	r3, [r3, #24]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d005      	beq.n	800a6f4 <PCD_EP_ISR_Handler+0x41e>
 800a6e8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800a6ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6ee:	691b      	ldr	r3, [r3, #16]
 800a6f0:	429a      	cmp	r2, r3
 800a6f2:	d206      	bcs.n	800a702 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800a6f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6f6:	781b      	ldrb	r3, [r3, #0]
 800a6f8:	4619      	mov	r1, r3
 800a6fa:	6878      	ldr	r0, [r7, #4]
 800a6fc:	f007 fa6e 	bl	8011bdc <HAL_PCD_DataOutStageCallback>
 800a700:	e005      	b.n	800a70e <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a708:	4618      	mov	r0, r3
 800a70a:	f004 fb90 	bl	800ee2e <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800a70e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a710:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a714:	2b00      	cmp	r3, #0
 800a716:	f000 8117 	beq.w	800a948 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800a71a:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800a71e:	4613      	mov	r3, r2
 800a720:	009b      	lsls	r3, r3, #2
 800a722:	4413      	add	r3, r2
 800a724:	00db      	lsls	r3, r3, #3
 800a726:	3310      	adds	r3, #16
 800a728:	687a      	ldr	r2, [r7, #4]
 800a72a:	4413      	add	r3, r2
 800a72c:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	461a      	mov	r2, r3
 800a734:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a738:	009b      	lsls	r3, r3, #2
 800a73a:	4413      	add	r3, r2
 800a73c:	881b      	ldrh	r3, [r3, #0]
 800a73e:	b29b      	uxth	r3, r3
 800a740:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800a744:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a748:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	461a      	mov	r2, r3
 800a750:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a754:	009b      	lsls	r3, r3, #2
 800a756:	441a      	add	r2, r3
 800a758:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a75a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a75e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a762:	b29b      	uxth	r3, r3
 800a764:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800a766:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a768:	78db      	ldrb	r3, [r3, #3]
 800a76a:	2b01      	cmp	r3, #1
 800a76c:	f040 80a1 	bne.w	800a8b2 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800a770:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a772:	2200      	movs	r2, #0
 800a774:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800a776:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a778:	7b1b      	ldrb	r3, [r3, #12]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	f000 8092 	beq.w	800a8a4 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800a780:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a782:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a786:	2b00      	cmp	r3, #0
 800a788:	d046      	beq.n	800a818 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a78a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a78c:	785b      	ldrb	r3, [r3, #1]
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d126      	bne.n	800a7e0 <PCD_EP_ISR_Handler+0x50a>
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	617b      	str	r3, [r7, #20]
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a7a0:	b29b      	uxth	r3, r3
 800a7a2:	461a      	mov	r2, r3
 800a7a4:	697b      	ldr	r3, [r7, #20]
 800a7a6:	4413      	add	r3, r2
 800a7a8:	617b      	str	r3, [r7, #20]
 800a7aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7ac:	781b      	ldrb	r3, [r3, #0]
 800a7ae:	00da      	lsls	r2, r3, #3
 800a7b0:	697b      	ldr	r3, [r7, #20]
 800a7b2:	4413      	add	r3, r2
 800a7b4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a7b8:	613b      	str	r3, [r7, #16]
 800a7ba:	693b      	ldr	r3, [r7, #16]
 800a7bc:	881b      	ldrh	r3, [r3, #0]
 800a7be:	b29b      	uxth	r3, r3
 800a7c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a7c4:	b29a      	uxth	r2, r3
 800a7c6:	693b      	ldr	r3, [r7, #16]
 800a7c8:	801a      	strh	r2, [r3, #0]
 800a7ca:	693b      	ldr	r3, [r7, #16]
 800a7cc:	881b      	ldrh	r3, [r3, #0]
 800a7ce:	b29b      	uxth	r3, r3
 800a7d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a7d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a7d8:	b29a      	uxth	r2, r3
 800a7da:	693b      	ldr	r3, [r7, #16]
 800a7dc:	801a      	strh	r2, [r3, #0]
 800a7de:	e061      	b.n	800a8a4 <PCD_EP_ISR_Handler+0x5ce>
 800a7e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7e2:	785b      	ldrb	r3, [r3, #1]
 800a7e4:	2b01      	cmp	r3, #1
 800a7e6:	d15d      	bne.n	800a8a4 <PCD_EP_ISR_Handler+0x5ce>
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	61fb      	str	r3, [r7, #28]
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a7f6:	b29b      	uxth	r3, r3
 800a7f8:	461a      	mov	r2, r3
 800a7fa:	69fb      	ldr	r3, [r7, #28]
 800a7fc:	4413      	add	r3, r2
 800a7fe:	61fb      	str	r3, [r7, #28]
 800a800:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a802:	781b      	ldrb	r3, [r3, #0]
 800a804:	00da      	lsls	r2, r3, #3
 800a806:	69fb      	ldr	r3, [r7, #28]
 800a808:	4413      	add	r3, r2
 800a80a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a80e:	61bb      	str	r3, [r7, #24]
 800a810:	69bb      	ldr	r3, [r7, #24]
 800a812:	2200      	movs	r2, #0
 800a814:	801a      	strh	r2, [r3, #0]
 800a816:	e045      	b.n	800a8a4 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a81e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a820:	785b      	ldrb	r3, [r3, #1]
 800a822:	2b00      	cmp	r3, #0
 800a824:	d126      	bne.n	800a874 <PCD_EP_ISR_Handler+0x59e>
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a834:	b29b      	uxth	r3, r3
 800a836:	461a      	mov	r2, r3
 800a838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a83a:	4413      	add	r3, r2
 800a83c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a83e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a840:	781b      	ldrb	r3, [r3, #0]
 800a842:	00da      	lsls	r2, r3, #3
 800a844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a846:	4413      	add	r3, r2
 800a848:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a84c:	623b      	str	r3, [r7, #32]
 800a84e:	6a3b      	ldr	r3, [r7, #32]
 800a850:	881b      	ldrh	r3, [r3, #0]
 800a852:	b29b      	uxth	r3, r3
 800a854:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a858:	b29a      	uxth	r2, r3
 800a85a:	6a3b      	ldr	r3, [r7, #32]
 800a85c:	801a      	strh	r2, [r3, #0]
 800a85e:	6a3b      	ldr	r3, [r7, #32]
 800a860:	881b      	ldrh	r3, [r3, #0]
 800a862:	b29b      	uxth	r3, r3
 800a864:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a868:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a86c:	b29a      	uxth	r2, r3
 800a86e:	6a3b      	ldr	r3, [r7, #32]
 800a870:	801a      	strh	r2, [r3, #0]
 800a872:	e017      	b.n	800a8a4 <PCD_EP_ISR_Handler+0x5ce>
 800a874:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a876:	785b      	ldrb	r3, [r3, #1]
 800a878:	2b01      	cmp	r3, #1
 800a87a:	d113      	bne.n	800a8a4 <PCD_EP_ISR_Handler+0x5ce>
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a884:	b29b      	uxth	r3, r3
 800a886:	461a      	mov	r2, r3
 800a888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a88a:	4413      	add	r3, r2
 800a88c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a88e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a890:	781b      	ldrb	r3, [r3, #0]
 800a892:	00da      	lsls	r2, r3, #3
 800a894:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a896:	4413      	add	r3, r2
 800a898:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a89c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a89e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8a0:	2200      	movs	r2, #0
 800a8a2:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800a8a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8a6:	781b      	ldrb	r3, [r3, #0]
 800a8a8:	4619      	mov	r1, r3
 800a8aa:	6878      	ldr	r0, [r7, #4]
 800a8ac:	f007 f9b1 	bl	8011c12 <HAL_PCD_DataInStageCallback>
 800a8b0:	e04a      	b.n	800a948 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800a8b2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a8b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d13f      	bne.n	800a93c <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a8c4:	b29b      	uxth	r3, r3
 800a8c6:	461a      	mov	r2, r3
 800a8c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8ca:	781b      	ldrb	r3, [r3, #0]
 800a8cc:	00db      	lsls	r3, r3, #3
 800a8ce:	4413      	add	r3, r2
 800a8d0:	687a      	ldr	r2, [r7, #4]
 800a8d2:	6812      	ldr	r2, [r2, #0]
 800a8d4:	4413      	add	r3, r2
 800a8d6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a8da:	881b      	ldrh	r3, [r3, #0]
 800a8dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a8e0:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800a8e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8e4:	699a      	ldr	r2, [r3, #24]
 800a8e6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a8e8:	429a      	cmp	r2, r3
 800a8ea:	d906      	bls.n	800a8fa <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800a8ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8ee:	699a      	ldr	r2, [r3, #24]
 800a8f0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a8f2:	1ad2      	subs	r2, r2, r3
 800a8f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8f6:	619a      	str	r2, [r3, #24]
 800a8f8:	e002      	b.n	800a900 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800a8fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8fc:	2200      	movs	r2, #0
 800a8fe:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800a900:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a902:	699b      	ldr	r3, [r3, #24]
 800a904:	2b00      	cmp	r3, #0
 800a906:	d106      	bne.n	800a916 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800a908:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a90a:	781b      	ldrb	r3, [r3, #0]
 800a90c:	4619      	mov	r1, r3
 800a90e:	6878      	ldr	r0, [r7, #4]
 800a910:	f007 f97f 	bl	8011c12 <HAL_PCD_DataInStageCallback>
 800a914:	e018      	b.n	800a948 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800a916:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a918:	695a      	ldr	r2, [r3, #20]
 800a91a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a91c:	441a      	add	r2, r3
 800a91e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a920:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800a922:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a924:	69da      	ldr	r2, [r3, #28]
 800a926:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a928:	441a      	add	r2, r3
 800a92a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a92c:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a934:	4618      	mov	r0, r3
 800a936:	f004 fa7a 	bl	800ee2e <USB_EPStartXfer>
 800a93a:	e005      	b.n	800a948 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800a93c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a93e:	461a      	mov	r2, r3
 800a940:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a942:	6878      	ldr	r0, [r7, #4]
 800a944:	f000 f917 	bl	800ab76 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a950:	b29b      	uxth	r3, r3
 800a952:	b21b      	sxth	r3, r3
 800a954:	2b00      	cmp	r3, #0
 800a956:	f6ff acc3 	blt.w	800a2e0 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800a95a:	2300      	movs	r3, #0
}
 800a95c:	4618      	mov	r0, r3
 800a95e:	3748      	adds	r7, #72	@ 0x48
 800a960:	46bd      	mov	sp, r7
 800a962:	bd80      	pop	{r7, pc}

0800a964 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800a964:	b580      	push	{r7, lr}
 800a966:	b088      	sub	sp, #32
 800a968:	af00      	add	r7, sp, #0
 800a96a:	60f8      	str	r0, [r7, #12]
 800a96c:	60b9      	str	r1, [r7, #8]
 800a96e:	4613      	mov	r3, r2
 800a970:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800a972:	88fb      	ldrh	r3, [r7, #6]
 800a974:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d07c      	beq.n	800aa76 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a984:	b29b      	uxth	r3, r3
 800a986:	461a      	mov	r2, r3
 800a988:	68bb      	ldr	r3, [r7, #8]
 800a98a:	781b      	ldrb	r3, [r3, #0]
 800a98c:	00db      	lsls	r3, r3, #3
 800a98e:	4413      	add	r3, r2
 800a990:	68fa      	ldr	r2, [r7, #12]
 800a992:	6812      	ldr	r2, [r2, #0]
 800a994:	4413      	add	r3, r2
 800a996:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a99a:	881b      	ldrh	r3, [r3, #0]
 800a99c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a9a0:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800a9a2:	68bb      	ldr	r3, [r7, #8]
 800a9a4:	699a      	ldr	r2, [r3, #24]
 800a9a6:	8b7b      	ldrh	r3, [r7, #26]
 800a9a8:	429a      	cmp	r2, r3
 800a9aa:	d306      	bcc.n	800a9ba <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800a9ac:	68bb      	ldr	r3, [r7, #8]
 800a9ae:	699a      	ldr	r2, [r3, #24]
 800a9b0:	8b7b      	ldrh	r3, [r7, #26]
 800a9b2:	1ad2      	subs	r2, r2, r3
 800a9b4:	68bb      	ldr	r3, [r7, #8]
 800a9b6:	619a      	str	r2, [r3, #24]
 800a9b8:	e002      	b.n	800a9c0 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800a9ba:	68bb      	ldr	r3, [r7, #8]
 800a9bc:	2200      	movs	r2, #0
 800a9be:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800a9c0:	68bb      	ldr	r3, [r7, #8]
 800a9c2:	699b      	ldr	r3, [r3, #24]
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d123      	bne.n	800aa10 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	461a      	mov	r2, r3
 800a9ce:	68bb      	ldr	r3, [r7, #8]
 800a9d0:	781b      	ldrb	r3, [r3, #0]
 800a9d2:	009b      	lsls	r3, r3, #2
 800a9d4:	4413      	add	r3, r2
 800a9d6:	881b      	ldrh	r3, [r3, #0]
 800a9d8:	b29b      	uxth	r3, r3
 800a9da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a9de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a9e2:	833b      	strh	r3, [r7, #24]
 800a9e4:	8b3b      	ldrh	r3, [r7, #24]
 800a9e6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a9ea:	833b      	strh	r3, [r7, #24]
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	461a      	mov	r2, r3
 800a9f2:	68bb      	ldr	r3, [r7, #8]
 800a9f4:	781b      	ldrb	r3, [r3, #0]
 800a9f6:	009b      	lsls	r3, r3, #2
 800a9f8:	441a      	add	r2, r3
 800a9fa:	8b3b      	ldrh	r3, [r7, #24]
 800a9fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aa00:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aa04:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aa08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa0c:	b29b      	uxth	r3, r3
 800aa0e:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800aa10:	88fb      	ldrh	r3, [r7, #6]
 800aa12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d01f      	beq.n	800aa5a <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	461a      	mov	r2, r3
 800aa20:	68bb      	ldr	r3, [r7, #8]
 800aa22:	781b      	ldrb	r3, [r3, #0]
 800aa24:	009b      	lsls	r3, r3, #2
 800aa26:	4413      	add	r3, r2
 800aa28:	881b      	ldrh	r3, [r3, #0]
 800aa2a:	b29b      	uxth	r3, r3
 800aa2c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aa30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa34:	82fb      	strh	r3, [r7, #22]
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	461a      	mov	r2, r3
 800aa3c:	68bb      	ldr	r3, [r7, #8]
 800aa3e:	781b      	ldrb	r3, [r3, #0]
 800aa40:	009b      	lsls	r3, r3, #2
 800aa42:	441a      	add	r2, r3
 800aa44:	8afb      	ldrh	r3, [r7, #22]
 800aa46:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aa4a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aa4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aa52:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800aa56:	b29b      	uxth	r3, r3
 800aa58:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800aa5a:	8b7b      	ldrh	r3, [r7, #26]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	f000 8085 	beq.w	800ab6c <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	6818      	ldr	r0, [r3, #0]
 800aa66:	68bb      	ldr	r3, [r7, #8]
 800aa68:	6959      	ldr	r1, [r3, #20]
 800aa6a:	68bb      	ldr	r3, [r7, #8]
 800aa6c:	891a      	ldrh	r2, [r3, #8]
 800aa6e:	8b7b      	ldrh	r3, [r7, #26]
 800aa70:	f005 f904 	bl	800fc7c <USB_ReadPMA>
 800aa74:	e07a      	b.n	800ab6c <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aa7e:	b29b      	uxth	r3, r3
 800aa80:	461a      	mov	r2, r3
 800aa82:	68bb      	ldr	r3, [r7, #8]
 800aa84:	781b      	ldrb	r3, [r3, #0]
 800aa86:	00db      	lsls	r3, r3, #3
 800aa88:	4413      	add	r3, r2
 800aa8a:	68fa      	ldr	r2, [r7, #12]
 800aa8c:	6812      	ldr	r2, [r2, #0]
 800aa8e:	4413      	add	r3, r2
 800aa90:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800aa94:	881b      	ldrh	r3, [r3, #0]
 800aa96:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aa9a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800aa9c:	68bb      	ldr	r3, [r7, #8]
 800aa9e:	699a      	ldr	r2, [r3, #24]
 800aaa0:	8b7b      	ldrh	r3, [r7, #26]
 800aaa2:	429a      	cmp	r2, r3
 800aaa4:	d306      	bcc.n	800aab4 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800aaa6:	68bb      	ldr	r3, [r7, #8]
 800aaa8:	699a      	ldr	r2, [r3, #24]
 800aaaa:	8b7b      	ldrh	r3, [r7, #26]
 800aaac:	1ad2      	subs	r2, r2, r3
 800aaae:	68bb      	ldr	r3, [r7, #8]
 800aab0:	619a      	str	r2, [r3, #24]
 800aab2:	e002      	b.n	800aaba <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800aab4:	68bb      	ldr	r3, [r7, #8]
 800aab6:	2200      	movs	r2, #0
 800aab8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800aaba:	68bb      	ldr	r3, [r7, #8]
 800aabc:	699b      	ldr	r3, [r3, #24]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d123      	bne.n	800ab0a <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	461a      	mov	r2, r3
 800aac8:	68bb      	ldr	r3, [r7, #8]
 800aaca:	781b      	ldrb	r3, [r3, #0]
 800aacc:	009b      	lsls	r3, r3, #2
 800aace:	4413      	add	r3, r2
 800aad0:	881b      	ldrh	r3, [r3, #0]
 800aad2:	b29b      	uxth	r3, r3
 800aad4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800aad8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aadc:	83fb      	strh	r3, [r7, #30]
 800aade:	8bfb      	ldrh	r3, [r7, #30]
 800aae0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800aae4:	83fb      	strh	r3, [r7, #30]
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	461a      	mov	r2, r3
 800aaec:	68bb      	ldr	r3, [r7, #8]
 800aaee:	781b      	ldrb	r3, [r3, #0]
 800aaf0:	009b      	lsls	r3, r3, #2
 800aaf2:	441a      	add	r2, r3
 800aaf4:	8bfb      	ldrh	r3, [r7, #30]
 800aaf6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aafa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aafe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ab02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab06:	b29b      	uxth	r3, r3
 800ab08:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800ab0a:	88fb      	ldrh	r3, [r7, #6]
 800ab0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d11f      	bne.n	800ab54 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	461a      	mov	r2, r3
 800ab1a:	68bb      	ldr	r3, [r7, #8]
 800ab1c:	781b      	ldrb	r3, [r3, #0]
 800ab1e:	009b      	lsls	r3, r3, #2
 800ab20:	4413      	add	r3, r2
 800ab22:	881b      	ldrh	r3, [r3, #0]
 800ab24:	b29b      	uxth	r3, r3
 800ab26:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ab2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab2e:	83bb      	strh	r3, [r7, #28]
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	461a      	mov	r2, r3
 800ab36:	68bb      	ldr	r3, [r7, #8]
 800ab38:	781b      	ldrb	r3, [r3, #0]
 800ab3a:	009b      	lsls	r3, r3, #2
 800ab3c:	441a      	add	r2, r3
 800ab3e:	8bbb      	ldrh	r3, [r7, #28]
 800ab40:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ab44:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ab48:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ab4c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ab50:	b29b      	uxth	r3, r3
 800ab52:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800ab54:	8b7b      	ldrh	r3, [r7, #26]
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d008      	beq.n	800ab6c <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	6818      	ldr	r0, [r3, #0]
 800ab5e:	68bb      	ldr	r3, [r7, #8]
 800ab60:	6959      	ldr	r1, [r3, #20]
 800ab62:	68bb      	ldr	r3, [r7, #8]
 800ab64:	895a      	ldrh	r2, [r3, #10]
 800ab66:	8b7b      	ldrh	r3, [r7, #26]
 800ab68:	f005 f888 	bl	800fc7c <USB_ReadPMA>
    }
  }

  return count;
 800ab6c:	8b7b      	ldrh	r3, [r7, #26]
}
 800ab6e:	4618      	mov	r0, r3
 800ab70:	3720      	adds	r7, #32
 800ab72:	46bd      	mov	sp, r7
 800ab74:	bd80      	pop	{r7, pc}

0800ab76 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800ab76:	b580      	push	{r7, lr}
 800ab78:	b0a6      	sub	sp, #152	@ 0x98
 800ab7a:	af00      	add	r7, sp, #0
 800ab7c:	60f8      	str	r0, [r7, #12]
 800ab7e:	60b9      	str	r1, [r7, #8]
 800ab80:	4613      	mov	r3, r2
 800ab82:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800ab84:	88fb      	ldrh	r3, [r7, #6]
 800ab86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	f000 81f7 	beq.w	800af7e <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ab98:	b29b      	uxth	r3, r3
 800ab9a:	461a      	mov	r2, r3
 800ab9c:	68bb      	ldr	r3, [r7, #8]
 800ab9e:	781b      	ldrb	r3, [r3, #0]
 800aba0:	00db      	lsls	r3, r3, #3
 800aba2:	4413      	add	r3, r2
 800aba4:	68fa      	ldr	r2, [r7, #12]
 800aba6:	6812      	ldr	r2, [r2, #0]
 800aba8:	4413      	add	r3, r2
 800abaa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800abae:	881b      	ldrh	r3, [r3, #0]
 800abb0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800abb4:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800abb8:	68bb      	ldr	r3, [r7, #8]
 800abba:	699a      	ldr	r2, [r3, #24]
 800abbc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800abc0:	429a      	cmp	r2, r3
 800abc2:	d907      	bls.n	800abd4 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800abc4:	68bb      	ldr	r3, [r7, #8]
 800abc6:	699a      	ldr	r2, [r3, #24]
 800abc8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800abcc:	1ad2      	subs	r2, r2, r3
 800abce:	68bb      	ldr	r3, [r7, #8]
 800abd0:	619a      	str	r2, [r3, #24]
 800abd2:	e002      	b.n	800abda <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800abd4:	68bb      	ldr	r3, [r7, #8]
 800abd6:	2200      	movs	r2, #0
 800abd8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800abda:	68bb      	ldr	r3, [r7, #8]
 800abdc:	699b      	ldr	r3, [r3, #24]
 800abde:	2b00      	cmp	r3, #0
 800abe0:	f040 80e1 	bne.w	800ada6 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800abe4:	68bb      	ldr	r3, [r7, #8]
 800abe6:	785b      	ldrb	r3, [r3, #1]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d126      	bne.n	800ac3a <HAL_PCD_EP_DB_Transmit+0xc4>
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	633b      	str	r3, [r7, #48]	@ 0x30
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800abfa:	b29b      	uxth	r3, r3
 800abfc:	461a      	mov	r2, r3
 800abfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac00:	4413      	add	r3, r2
 800ac02:	633b      	str	r3, [r7, #48]	@ 0x30
 800ac04:	68bb      	ldr	r3, [r7, #8]
 800ac06:	781b      	ldrb	r3, [r3, #0]
 800ac08:	00da      	lsls	r2, r3, #3
 800ac0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac0c:	4413      	add	r3, r2
 800ac0e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ac12:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ac14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac16:	881b      	ldrh	r3, [r3, #0]
 800ac18:	b29b      	uxth	r3, r3
 800ac1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ac1e:	b29a      	uxth	r2, r3
 800ac20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac22:	801a      	strh	r2, [r3, #0]
 800ac24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac26:	881b      	ldrh	r3, [r3, #0]
 800ac28:	b29b      	uxth	r3, r3
 800ac2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ac2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ac32:	b29a      	uxth	r2, r3
 800ac34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac36:	801a      	strh	r2, [r3, #0]
 800ac38:	e01a      	b.n	800ac70 <HAL_PCD_EP_DB_Transmit+0xfa>
 800ac3a:	68bb      	ldr	r3, [r7, #8]
 800ac3c:	785b      	ldrb	r3, [r3, #1]
 800ac3e:	2b01      	cmp	r3, #1
 800ac40:	d116      	bne.n	800ac70 <HAL_PCD_EP_DB_Transmit+0xfa>
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ac50:	b29b      	uxth	r3, r3
 800ac52:	461a      	mov	r2, r3
 800ac54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac56:	4413      	add	r3, r2
 800ac58:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ac5a:	68bb      	ldr	r3, [r7, #8]
 800ac5c:	781b      	ldrb	r3, [r3, #0]
 800ac5e:	00da      	lsls	r2, r3, #3
 800ac60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac62:	4413      	add	r3, r2
 800ac64:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ac68:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac6c:	2200      	movs	r2, #0
 800ac6e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ac76:	68bb      	ldr	r3, [r7, #8]
 800ac78:	785b      	ldrb	r3, [r3, #1]
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d126      	bne.n	800accc <HAL_PCD_EP_DB_Transmit+0x156>
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	623b      	str	r3, [r7, #32]
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ac8c:	b29b      	uxth	r3, r3
 800ac8e:	461a      	mov	r2, r3
 800ac90:	6a3b      	ldr	r3, [r7, #32]
 800ac92:	4413      	add	r3, r2
 800ac94:	623b      	str	r3, [r7, #32]
 800ac96:	68bb      	ldr	r3, [r7, #8]
 800ac98:	781b      	ldrb	r3, [r3, #0]
 800ac9a:	00da      	lsls	r2, r3, #3
 800ac9c:	6a3b      	ldr	r3, [r7, #32]
 800ac9e:	4413      	add	r3, r2
 800aca0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800aca4:	61fb      	str	r3, [r7, #28]
 800aca6:	69fb      	ldr	r3, [r7, #28]
 800aca8:	881b      	ldrh	r3, [r3, #0]
 800acaa:	b29b      	uxth	r3, r3
 800acac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800acb0:	b29a      	uxth	r2, r3
 800acb2:	69fb      	ldr	r3, [r7, #28]
 800acb4:	801a      	strh	r2, [r3, #0]
 800acb6:	69fb      	ldr	r3, [r7, #28]
 800acb8:	881b      	ldrh	r3, [r3, #0]
 800acba:	b29b      	uxth	r3, r3
 800acbc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800acc0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800acc4:	b29a      	uxth	r2, r3
 800acc6:	69fb      	ldr	r3, [r7, #28]
 800acc8:	801a      	strh	r2, [r3, #0]
 800acca:	e017      	b.n	800acfc <HAL_PCD_EP_DB_Transmit+0x186>
 800accc:	68bb      	ldr	r3, [r7, #8]
 800acce:	785b      	ldrb	r3, [r3, #1]
 800acd0:	2b01      	cmp	r3, #1
 800acd2:	d113      	bne.n	800acfc <HAL_PCD_EP_DB_Transmit+0x186>
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800acdc:	b29b      	uxth	r3, r3
 800acde:	461a      	mov	r2, r3
 800ace0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ace2:	4413      	add	r3, r2
 800ace4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ace6:	68bb      	ldr	r3, [r7, #8]
 800ace8:	781b      	ldrb	r3, [r3, #0]
 800acea:	00da      	lsls	r2, r3, #3
 800acec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acee:	4413      	add	r3, r2
 800acf0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800acf4:	627b      	str	r3, [r7, #36]	@ 0x24
 800acf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acf8:	2200      	movs	r2, #0
 800acfa:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800acfc:	68bb      	ldr	r3, [r7, #8]
 800acfe:	78db      	ldrb	r3, [r3, #3]
 800ad00:	2b02      	cmp	r3, #2
 800ad02:	d123      	bne.n	800ad4c <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	461a      	mov	r2, r3
 800ad0a:	68bb      	ldr	r3, [r7, #8]
 800ad0c:	781b      	ldrb	r3, [r3, #0]
 800ad0e:	009b      	lsls	r3, r3, #2
 800ad10:	4413      	add	r3, r2
 800ad12:	881b      	ldrh	r3, [r3, #0]
 800ad14:	b29b      	uxth	r3, r3
 800ad16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ad1a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ad1e:	837b      	strh	r3, [r7, #26]
 800ad20:	8b7b      	ldrh	r3, [r7, #26]
 800ad22:	f083 0320 	eor.w	r3, r3, #32
 800ad26:	837b      	strh	r3, [r7, #26]
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	461a      	mov	r2, r3
 800ad2e:	68bb      	ldr	r3, [r7, #8]
 800ad30:	781b      	ldrb	r3, [r3, #0]
 800ad32:	009b      	lsls	r3, r3, #2
 800ad34:	441a      	add	r2, r3
 800ad36:	8b7b      	ldrh	r3, [r7, #26]
 800ad38:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ad3c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ad40:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ad44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad48:	b29b      	uxth	r3, r3
 800ad4a:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800ad4c:	68bb      	ldr	r3, [r7, #8]
 800ad4e:	781b      	ldrb	r3, [r3, #0]
 800ad50:	4619      	mov	r1, r3
 800ad52:	68f8      	ldr	r0, [r7, #12]
 800ad54:	f006 ff5d 	bl	8011c12 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800ad58:	88fb      	ldrh	r3, [r7, #6]
 800ad5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d01f      	beq.n	800ada2 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	461a      	mov	r2, r3
 800ad68:	68bb      	ldr	r3, [r7, #8]
 800ad6a:	781b      	ldrb	r3, [r3, #0]
 800ad6c:	009b      	lsls	r3, r3, #2
 800ad6e:	4413      	add	r3, r2
 800ad70:	881b      	ldrh	r3, [r3, #0]
 800ad72:	b29b      	uxth	r3, r3
 800ad74:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ad78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad7c:	833b      	strh	r3, [r7, #24]
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	461a      	mov	r2, r3
 800ad84:	68bb      	ldr	r3, [r7, #8]
 800ad86:	781b      	ldrb	r3, [r3, #0]
 800ad88:	009b      	lsls	r3, r3, #2
 800ad8a:	441a      	add	r2, r3
 800ad8c:	8b3b      	ldrh	r3, [r7, #24]
 800ad8e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ad92:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ad96:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ad9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad9e:	b29b      	uxth	r3, r3
 800ada0:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800ada2:	2300      	movs	r3, #0
 800ada4:	e31f      	b.n	800b3e6 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800ada6:	88fb      	ldrh	r3, [r7, #6]
 800ada8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800adac:	2b00      	cmp	r3, #0
 800adae:	d021      	beq.n	800adf4 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	461a      	mov	r2, r3
 800adb6:	68bb      	ldr	r3, [r7, #8]
 800adb8:	781b      	ldrb	r3, [r3, #0]
 800adba:	009b      	lsls	r3, r3, #2
 800adbc:	4413      	add	r3, r2
 800adbe:	881b      	ldrh	r3, [r3, #0]
 800adc0:	b29b      	uxth	r3, r3
 800adc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800adc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800adca:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	461a      	mov	r2, r3
 800add4:	68bb      	ldr	r3, [r7, #8]
 800add6:	781b      	ldrb	r3, [r3, #0]
 800add8:	009b      	lsls	r3, r3, #2
 800adda:	441a      	add	r2, r3
 800addc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800ade0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ade4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ade8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800adec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800adf0:	b29b      	uxth	r3, r3
 800adf2:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800adf4:	68bb      	ldr	r3, [r7, #8]
 800adf6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800adfa:	2b01      	cmp	r3, #1
 800adfc:	f040 82ca 	bne.w	800b394 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800ae00:	68bb      	ldr	r3, [r7, #8]
 800ae02:	695a      	ldr	r2, [r3, #20]
 800ae04:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ae08:	441a      	add	r2, r3
 800ae0a:	68bb      	ldr	r3, [r7, #8]
 800ae0c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800ae0e:	68bb      	ldr	r3, [r7, #8]
 800ae10:	69da      	ldr	r2, [r3, #28]
 800ae12:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ae16:	441a      	add	r2, r3
 800ae18:	68bb      	ldr	r3, [r7, #8]
 800ae1a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800ae1c:	68bb      	ldr	r3, [r7, #8]
 800ae1e:	6a1a      	ldr	r2, [r3, #32]
 800ae20:	68bb      	ldr	r3, [r7, #8]
 800ae22:	691b      	ldr	r3, [r3, #16]
 800ae24:	429a      	cmp	r2, r3
 800ae26:	d309      	bcc.n	800ae3c <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800ae28:	68bb      	ldr	r3, [r7, #8]
 800ae2a:	691b      	ldr	r3, [r3, #16]
 800ae2c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800ae2e:	68bb      	ldr	r3, [r7, #8]
 800ae30:	6a1a      	ldr	r2, [r3, #32]
 800ae32:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ae34:	1ad2      	subs	r2, r2, r3
 800ae36:	68bb      	ldr	r3, [r7, #8]
 800ae38:	621a      	str	r2, [r3, #32]
 800ae3a:	e015      	b.n	800ae68 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800ae3c:	68bb      	ldr	r3, [r7, #8]
 800ae3e:	6a1b      	ldr	r3, [r3, #32]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d107      	bne.n	800ae54 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800ae44:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ae48:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800ae4a:	68bb      	ldr	r3, [r7, #8]
 800ae4c:	2200      	movs	r2, #0
 800ae4e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800ae52:	e009      	b.n	800ae68 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800ae54:	68bb      	ldr	r3, [r7, #8]
 800ae56:	2200      	movs	r2, #0
 800ae58:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800ae5c:	68bb      	ldr	r3, [r7, #8]
 800ae5e:	6a1b      	ldr	r3, [r3, #32]
 800ae60:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800ae62:	68bb      	ldr	r3, [r7, #8]
 800ae64:	2200      	movs	r2, #0
 800ae66:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800ae68:	68bb      	ldr	r3, [r7, #8]
 800ae6a:	785b      	ldrb	r3, [r3, #1]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d15f      	bne.n	800af30 <HAL_PCD_EP_DB_Transmit+0x3ba>
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	643b      	str	r3, [r7, #64]	@ 0x40
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ae7e:	b29b      	uxth	r3, r3
 800ae80:	461a      	mov	r2, r3
 800ae82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae84:	4413      	add	r3, r2
 800ae86:	643b      	str	r3, [r7, #64]	@ 0x40
 800ae88:	68bb      	ldr	r3, [r7, #8]
 800ae8a:	781b      	ldrb	r3, [r3, #0]
 800ae8c:	00da      	lsls	r2, r3, #3
 800ae8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae90:	4413      	add	r3, r2
 800ae92:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ae96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ae98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae9a:	881b      	ldrh	r3, [r3, #0]
 800ae9c:	b29b      	uxth	r3, r3
 800ae9e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aea2:	b29a      	uxth	r2, r3
 800aea4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aea6:	801a      	strh	r2, [r3, #0]
 800aea8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d10a      	bne.n	800aec4 <HAL_PCD_EP_DB_Transmit+0x34e>
 800aeae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aeb0:	881b      	ldrh	r3, [r3, #0]
 800aeb2:	b29b      	uxth	r3, r3
 800aeb4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aeb8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aebc:	b29a      	uxth	r2, r3
 800aebe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aec0:	801a      	strh	r2, [r3, #0]
 800aec2:	e051      	b.n	800af68 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800aec4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800aec6:	2b3e      	cmp	r3, #62	@ 0x3e
 800aec8:	d816      	bhi.n	800aef8 <HAL_PCD_EP_DB_Transmit+0x382>
 800aeca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800aecc:	085b      	lsrs	r3, r3, #1
 800aece:	653b      	str	r3, [r7, #80]	@ 0x50
 800aed0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800aed2:	f003 0301 	and.w	r3, r3, #1
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d002      	beq.n	800aee0 <HAL_PCD_EP_DB_Transmit+0x36a>
 800aeda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aedc:	3301      	adds	r3, #1
 800aede:	653b      	str	r3, [r7, #80]	@ 0x50
 800aee0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aee2:	881b      	ldrh	r3, [r3, #0]
 800aee4:	b29a      	uxth	r2, r3
 800aee6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aee8:	b29b      	uxth	r3, r3
 800aeea:	029b      	lsls	r3, r3, #10
 800aeec:	b29b      	uxth	r3, r3
 800aeee:	4313      	orrs	r3, r2
 800aef0:	b29a      	uxth	r2, r3
 800aef2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aef4:	801a      	strh	r2, [r3, #0]
 800aef6:	e037      	b.n	800af68 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800aef8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800aefa:	095b      	lsrs	r3, r3, #5
 800aefc:	653b      	str	r3, [r7, #80]	@ 0x50
 800aefe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800af00:	f003 031f 	and.w	r3, r3, #31
 800af04:	2b00      	cmp	r3, #0
 800af06:	d102      	bne.n	800af0e <HAL_PCD_EP_DB_Transmit+0x398>
 800af08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800af0a:	3b01      	subs	r3, #1
 800af0c:	653b      	str	r3, [r7, #80]	@ 0x50
 800af0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af10:	881b      	ldrh	r3, [r3, #0]
 800af12:	b29a      	uxth	r2, r3
 800af14:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800af16:	b29b      	uxth	r3, r3
 800af18:	029b      	lsls	r3, r3, #10
 800af1a:	b29b      	uxth	r3, r3
 800af1c:	4313      	orrs	r3, r2
 800af1e:	b29b      	uxth	r3, r3
 800af20:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800af24:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800af28:	b29a      	uxth	r2, r3
 800af2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af2c:	801a      	strh	r2, [r3, #0]
 800af2e:	e01b      	b.n	800af68 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800af30:	68bb      	ldr	r3, [r7, #8]
 800af32:	785b      	ldrb	r3, [r3, #1]
 800af34:	2b01      	cmp	r3, #1
 800af36:	d117      	bne.n	800af68 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800af46:	b29b      	uxth	r3, r3
 800af48:	461a      	mov	r2, r3
 800af4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800af4c:	4413      	add	r3, r2
 800af4e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800af50:	68bb      	ldr	r3, [r7, #8]
 800af52:	781b      	ldrb	r3, [r3, #0]
 800af54:	00da      	lsls	r2, r3, #3
 800af56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800af58:	4413      	add	r3, r2
 800af5a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800af5e:	647b      	str	r3, [r7, #68]	@ 0x44
 800af60:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800af62:	b29a      	uxth	r2, r3
 800af64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af66:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	6818      	ldr	r0, [r3, #0]
 800af6c:	68bb      	ldr	r3, [r7, #8]
 800af6e:	6959      	ldr	r1, [r3, #20]
 800af70:	68bb      	ldr	r3, [r7, #8]
 800af72:	891a      	ldrh	r2, [r3, #8]
 800af74:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800af76:	b29b      	uxth	r3, r3
 800af78:	f004 fe3d 	bl	800fbf6 <USB_WritePMA>
 800af7c:	e20a      	b.n	800b394 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800af86:	b29b      	uxth	r3, r3
 800af88:	461a      	mov	r2, r3
 800af8a:	68bb      	ldr	r3, [r7, #8]
 800af8c:	781b      	ldrb	r3, [r3, #0]
 800af8e:	00db      	lsls	r3, r3, #3
 800af90:	4413      	add	r3, r2
 800af92:	68fa      	ldr	r2, [r7, #12]
 800af94:	6812      	ldr	r2, [r2, #0]
 800af96:	4413      	add	r3, r2
 800af98:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800af9c:	881b      	ldrh	r3, [r3, #0]
 800af9e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800afa2:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800afa6:	68bb      	ldr	r3, [r7, #8]
 800afa8:	699a      	ldr	r2, [r3, #24]
 800afaa:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800afae:	429a      	cmp	r2, r3
 800afb0:	d307      	bcc.n	800afc2 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800afb2:	68bb      	ldr	r3, [r7, #8]
 800afb4:	699a      	ldr	r2, [r3, #24]
 800afb6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800afba:	1ad2      	subs	r2, r2, r3
 800afbc:	68bb      	ldr	r3, [r7, #8]
 800afbe:	619a      	str	r2, [r3, #24]
 800afc0:	e002      	b.n	800afc8 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800afc2:	68bb      	ldr	r3, [r7, #8]
 800afc4:	2200      	movs	r2, #0
 800afc6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800afc8:	68bb      	ldr	r3, [r7, #8]
 800afca:	699b      	ldr	r3, [r3, #24]
 800afcc:	2b00      	cmp	r3, #0
 800afce:	f040 80f6 	bne.w	800b1be <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800afd2:	68bb      	ldr	r3, [r7, #8]
 800afd4:	785b      	ldrb	r3, [r3, #1]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d126      	bne.n	800b028 <HAL_PCD_EP_DB_Transmit+0x4b2>
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	677b      	str	r3, [r7, #116]	@ 0x74
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800afe8:	b29b      	uxth	r3, r3
 800afea:	461a      	mov	r2, r3
 800afec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800afee:	4413      	add	r3, r2
 800aff0:	677b      	str	r3, [r7, #116]	@ 0x74
 800aff2:	68bb      	ldr	r3, [r7, #8]
 800aff4:	781b      	ldrb	r3, [r3, #0]
 800aff6:	00da      	lsls	r2, r3, #3
 800aff8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800affa:	4413      	add	r3, r2
 800affc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b000:	673b      	str	r3, [r7, #112]	@ 0x70
 800b002:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b004:	881b      	ldrh	r3, [r3, #0]
 800b006:	b29b      	uxth	r3, r3
 800b008:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b00c:	b29a      	uxth	r2, r3
 800b00e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b010:	801a      	strh	r2, [r3, #0]
 800b012:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b014:	881b      	ldrh	r3, [r3, #0]
 800b016:	b29b      	uxth	r3, r3
 800b018:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b01c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b020:	b29a      	uxth	r2, r3
 800b022:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b024:	801a      	strh	r2, [r3, #0]
 800b026:	e01a      	b.n	800b05e <HAL_PCD_EP_DB_Transmit+0x4e8>
 800b028:	68bb      	ldr	r3, [r7, #8]
 800b02a:	785b      	ldrb	r3, [r3, #1]
 800b02c:	2b01      	cmp	r3, #1
 800b02e:	d116      	bne.n	800b05e <HAL_PCD_EP_DB_Transmit+0x4e8>
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b03e:	b29b      	uxth	r3, r3
 800b040:	461a      	mov	r2, r3
 800b042:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b044:	4413      	add	r3, r2
 800b046:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b048:	68bb      	ldr	r3, [r7, #8]
 800b04a:	781b      	ldrb	r3, [r3, #0]
 800b04c:	00da      	lsls	r2, r3, #3
 800b04e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b050:	4413      	add	r3, r2
 800b052:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b056:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b058:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b05a:	2200      	movs	r2, #0
 800b05c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b066:	68bb      	ldr	r3, [r7, #8]
 800b068:	785b      	ldrb	r3, [r3, #1]
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d12f      	bne.n	800b0ce <HAL_PCD_EP_DB_Transmit+0x558>
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b07e:	b29b      	uxth	r3, r3
 800b080:	461a      	mov	r2, r3
 800b082:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b086:	4413      	add	r3, r2
 800b088:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b08c:	68bb      	ldr	r3, [r7, #8]
 800b08e:	781b      	ldrb	r3, [r3, #0]
 800b090:	00da      	lsls	r2, r3, #3
 800b092:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b096:	4413      	add	r3, r2
 800b098:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b09c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b0a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b0a4:	881b      	ldrh	r3, [r3, #0]
 800b0a6:	b29b      	uxth	r3, r3
 800b0a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b0ac:	b29a      	uxth	r2, r3
 800b0ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b0b2:	801a      	strh	r2, [r3, #0]
 800b0b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b0b8:	881b      	ldrh	r3, [r3, #0]
 800b0ba:	b29b      	uxth	r3, r3
 800b0bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b0c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b0c4:	b29a      	uxth	r2, r3
 800b0c6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b0ca:	801a      	strh	r2, [r3, #0]
 800b0cc:	e01c      	b.n	800b108 <HAL_PCD_EP_DB_Transmit+0x592>
 800b0ce:	68bb      	ldr	r3, [r7, #8]
 800b0d0:	785b      	ldrb	r3, [r3, #1]
 800b0d2:	2b01      	cmp	r3, #1
 800b0d4:	d118      	bne.n	800b108 <HAL_PCD_EP_DB_Transmit+0x592>
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b0de:	b29b      	uxth	r3, r3
 800b0e0:	461a      	mov	r2, r3
 800b0e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b0e6:	4413      	add	r3, r2
 800b0e8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b0ec:	68bb      	ldr	r3, [r7, #8]
 800b0ee:	781b      	ldrb	r3, [r3, #0]
 800b0f0:	00da      	lsls	r2, r3, #3
 800b0f2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b0f6:	4413      	add	r3, r2
 800b0f8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b0fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b100:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b104:	2200      	movs	r2, #0
 800b106:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800b108:	68bb      	ldr	r3, [r7, #8]
 800b10a:	78db      	ldrb	r3, [r3, #3]
 800b10c:	2b02      	cmp	r3, #2
 800b10e:	d127      	bne.n	800b160 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	461a      	mov	r2, r3
 800b116:	68bb      	ldr	r3, [r7, #8]
 800b118:	781b      	ldrb	r3, [r3, #0]
 800b11a:	009b      	lsls	r3, r3, #2
 800b11c:	4413      	add	r3, r2
 800b11e:	881b      	ldrh	r3, [r3, #0]
 800b120:	b29b      	uxth	r3, r3
 800b122:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b126:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b12a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800b12e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800b132:	f083 0320 	eor.w	r3, r3, #32
 800b136:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	461a      	mov	r2, r3
 800b140:	68bb      	ldr	r3, [r7, #8]
 800b142:	781b      	ldrb	r3, [r3, #0]
 800b144:	009b      	lsls	r3, r3, #2
 800b146:	441a      	add	r2, r3
 800b148:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800b14c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b150:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b154:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b158:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b15c:	b29b      	uxth	r3, r3
 800b15e:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800b160:	68bb      	ldr	r3, [r7, #8]
 800b162:	781b      	ldrb	r3, [r3, #0]
 800b164:	4619      	mov	r1, r3
 800b166:	68f8      	ldr	r0, [r7, #12]
 800b168:	f006 fd53 	bl	8011c12 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800b16c:	88fb      	ldrh	r3, [r7, #6]
 800b16e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b172:	2b00      	cmp	r3, #0
 800b174:	d121      	bne.n	800b1ba <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	461a      	mov	r2, r3
 800b17c:	68bb      	ldr	r3, [r7, #8]
 800b17e:	781b      	ldrb	r3, [r3, #0]
 800b180:	009b      	lsls	r3, r3, #2
 800b182:	4413      	add	r3, r2
 800b184:	881b      	ldrh	r3, [r3, #0]
 800b186:	b29b      	uxth	r3, r3
 800b188:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b18c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b190:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	461a      	mov	r2, r3
 800b19a:	68bb      	ldr	r3, [r7, #8]
 800b19c:	781b      	ldrb	r3, [r3, #0]
 800b19e:	009b      	lsls	r3, r3, #2
 800b1a0:	441a      	add	r2, r3
 800b1a2:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800b1a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b1aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b1ae:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b1b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b1b6:	b29b      	uxth	r3, r3
 800b1b8:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800b1ba:	2300      	movs	r3, #0
 800b1bc:	e113      	b.n	800b3e6 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800b1be:	88fb      	ldrh	r3, [r7, #6]
 800b1c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d121      	bne.n	800b20c <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	461a      	mov	r2, r3
 800b1ce:	68bb      	ldr	r3, [r7, #8]
 800b1d0:	781b      	ldrb	r3, [r3, #0]
 800b1d2:	009b      	lsls	r3, r3, #2
 800b1d4:	4413      	add	r3, r2
 800b1d6:	881b      	ldrh	r3, [r3, #0]
 800b1d8:	b29b      	uxth	r3, r3
 800b1da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b1de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b1e2:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	461a      	mov	r2, r3
 800b1ec:	68bb      	ldr	r3, [r7, #8]
 800b1ee:	781b      	ldrb	r3, [r3, #0]
 800b1f0:	009b      	lsls	r3, r3, #2
 800b1f2:	441a      	add	r2, r3
 800b1f4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800b1f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b1fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b200:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b204:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b208:	b29b      	uxth	r3, r3
 800b20a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800b20c:	68bb      	ldr	r3, [r7, #8]
 800b20e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b212:	2b01      	cmp	r3, #1
 800b214:	f040 80be 	bne.w	800b394 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800b218:	68bb      	ldr	r3, [r7, #8]
 800b21a:	695a      	ldr	r2, [r3, #20]
 800b21c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b220:	441a      	add	r2, r3
 800b222:	68bb      	ldr	r3, [r7, #8]
 800b224:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800b226:	68bb      	ldr	r3, [r7, #8]
 800b228:	69da      	ldr	r2, [r3, #28]
 800b22a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b22e:	441a      	add	r2, r3
 800b230:	68bb      	ldr	r3, [r7, #8]
 800b232:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800b234:	68bb      	ldr	r3, [r7, #8]
 800b236:	6a1a      	ldr	r2, [r3, #32]
 800b238:	68bb      	ldr	r3, [r7, #8]
 800b23a:	691b      	ldr	r3, [r3, #16]
 800b23c:	429a      	cmp	r2, r3
 800b23e:	d309      	bcc.n	800b254 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800b240:	68bb      	ldr	r3, [r7, #8]
 800b242:	691b      	ldr	r3, [r3, #16]
 800b244:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800b246:	68bb      	ldr	r3, [r7, #8]
 800b248:	6a1a      	ldr	r2, [r3, #32]
 800b24a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b24c:	1ad2      	subs	r2, r2, r3
 800b24e:	68bb      	ldr	r3, [r7, #8]
 800b250:	621a      	str	r2, [r3, #32]
 800b252:	e015      	b.n	800b280 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800b254:	68bb      	ldr	r3, [r7, #8]
 800b256:	6a1b      	ldr	r3, [r3, #32]
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d107      	bne.n	800b26c <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800b25c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b260:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800b262:	68bb      	ldr	r3, [r7, #8]
 800b264:	2200      	movs	r2, #0
 800b266:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800b26a:	e009      	b.n	800b280 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800b26c:	68bb      	ldr	r3, [r7, #8]
 800b26e:	6a1b      	ldr	r3, [r3, #32]
 800b270:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800b272:	68bb      	ldr	r3, [r7, #8]
 800b274:	2200      	movs	r2, #0
 800b276:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800b278:	68bb      	ldr	r3, [r7, #8]
 800b27a:	2200      	movs	r2, #0
 800b27c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b286:	68bb      	ldr	r3, [r7, #8]
 800b288:	785b      	ldrb	r3, [r3, #1]
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d15f      	bne.n	800b34e <HAL_PCD_EP_DB_Transmit+0x7d8>
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b29c:	b29b      	uxth	r3, r3
 800b29e:	461a      	mov	r2, r3
 800b2a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b2a2:	4413      	add	r3, r2
 800b2a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b2a6:	68bb      	ldr	r3, [r7, #8]
 800b2a8:	781b      	ldrb	r3, [r3, #0]
 800b2aa:	00da      	lsls	r2, r3, #3
 800b2ac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b2ae:	4413      	add	r3, r2
 800b2b0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b2b4:	667b      	str	r3, [r7, #100]	@ 0x64
 800b2b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b2b8:	881b      	ldrh	r3, [r3, #0]
 800b2ba:	b29b      	uxth	r3, r3
 800b2bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b2c0:	b29a      	uxth	r2, r3
 800b2c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b2c4:	801a      	strh	r2, [r3, #0]
 800b2c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d10a      	bne.n	800b2e2 <HAL_PCD_EP_DB_Transmit+0x76c>
 800b2cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b2ce:	881b      	ldrh	r3, [r3, #0]
 800b2d0:	b29b      	uxth	r3, r3
 800b2d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b2d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b2da:	b29a      	uxth	r2, r3
 800b2dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b2de:	801a      	strh	r2, [r3, #0]
 800b2e0:	e04e      	b.n	800b380 <HAL_PCD_EP_DB_Transmit+0x80a>
 800b2e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b2e4:	2b3e      	cmp	r3, #62	@ 0x3e
 800b2e6:	d816      	bhi.n	800b316 <HAL_PCD_EP_DB_Transmit+0x7a0>
 800b2e8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b2ea:	085b      	lsrs	r3, r3, #1
 800b2ec:	663b      	str	r3, [r7, #96]	@ 0x60
 800b2ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b2f0:	f003 0301 	and.w	r3, r3, #1
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d002      	beq.n	800b2fe <HAL_PCD_EP_DB_Transmit+0x788>
 800b2f8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b2fa:	3301      	adds	r3, #1
 800b2fc:	663b      	str	r3, [r7, #96]	@ 0x60
 800b2fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b300:	881b      	ldrh	r3, [r3, #0]
 800b302:	b29a      	uxth	r2, r3
 800b304:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b306:	b29b      	uxth	r3, r3
 800b308:	029b      	lsls	r3, r3, #10
 800b30a:	b29b      	uxth	r3, r3
 800b30c:	4313      	orrs	r3, r2
 800b30e:	b29a      	uxth	r2, r3
 800b310:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b312:	801a      	strh	r2, [r3, #0]
 800b314:	e034      	b.n	800b380 <HAL_PCD_EP_DB_Transmit+0x80a>
 800b316:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b318:	095b      	lsrs	r3, r3, #5
 800b31a:	663b      	str	r3, [r7, #96]	@ 0x60
 800b31c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b31e:	f003 031f 	and.w	r3, r3, #31
 800b322:	2b00      	cmp	r3, #0
 800b324:	d102      	bne.n	800b32c <HAL_PCD_EP_DB_Transmit+0x7b6>
 800b326:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b328:	3b01      	subs	r3, #1
 800b32a:	663b      	str	r3, [r7, #96]	@ 0x60
 800b32c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b32e:	881b      	ldrh	r3, [r3, #0]
 800b330:	b29a      	uxth	r2, r3
 800b332:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b334:	b29b      	uxth	r3, r3
 800b336:	029b      	lsls	r3, r3, #10
 800b338:	b29b      	uxth	r3, r3
 800b33a:	4313      	orrs	r3, r2
 800b33c:	b29b      	uxth	r3, r3
 800b33e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b342:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b346:	b29a      	uxth	r2, r3
 800b348:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b34a:	801a      	strh	r2, [r3, #0]
 800b34c:	e018      	b.n	800b380 <HAL_PCD_EP_DB_Transmit+0x80a>
 800b34e:	68bb      	ldr	r3, [r7, #8]
 800b350:	785b      	ldrb	r3, [r3, #1]
 800b352:	2b01      	cmp	r3, #1
 800b354:	d114      	bne.n	800b380 <HAL_PCD_EP_DB_Transmit+0x80a>
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b35e:	b29b      	uxth	r3, r3
 800b360:	461a      	mov	r2, r3
 800b362:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b364:	4413      	add	r3, r2
 800b366:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b368:	68bb      	ldr	r3, [r7, #8]
 800b36a:	781b      	ldrb	r3, [r3, #0]
 800b36c:	00da      	lsls	r2, r3, #3
 800b36e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b370:	4413      	add	r3, r2
 800b372:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b376:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b378:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b37a:	b29a      	uxth	r2, r3
 800b37c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b37e:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	6818      	ldr	r0, [r3, #0]
 800b384:	68bb      	ldr	r3, [r7, #8]
 800b386:	6959      	ldr	r1, [r3, #20]
 800b388:	68bb      	ldr	r3, [r7, #8]
 800b38a:	895a      	ldrh	r2, [r3, #10]
 800b38c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b38e:	b29b      	uxth	r3, r3
 800b390:	f004 fc31 	bl	800fbf6 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	461a      	mov	r2, r3
 800b39a:	68bb      	ldr	r3, [r7, #8]
 800b39c:	781b      	ldrb	r3, [r3, #0]
 800b39e:	009b      	lsls	r3, r3, #2
 800b3a0:	4413      	add	r3, r2
 800b3a2:	881b      	ldrh	r3, [r3, #0]
 800b3a4:	b29b      	uxth	r3, r3
 800b3a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b3aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b3ae:	82fb      	strh	r3, [r7, #22]
 800b3b0:	8afb      	ldrh	r3, [r7, #22]
 800b3b2:	f083 0310 	eor.w	r3, r3, #16
 800b3b6:	82fb      	strh	r3, [r7, #22]
 800b3b8:	8afb      	ldrh	r3, [r7, #22]
 800b3ba:	f083 0320 	eor.w	r3, r3, #32
 800b3be:	82fb      	strh	r3, [r7, #22]
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	461a      	mov	r2, r3
 800b3c6:	68bb      	ldr	r3, [r7, #8]
 800b3c8:	781b      	ldrb	r3, [r3, #0]
 800b3ca:	009b      	lsls	r3, r3, #2
 800b3cc:	441a      	add	r2, r3
 800b3ce:	8afb      	ldrh	r3, [r7, #22]
 800b3d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b3d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b3d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b3dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b3e0:	b29b      	uxth	r3, r3
 800b3e2:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800b3e4:	2300      	movs	r3, #0
}
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	3798      	adds	r7, #152	@ 0x98
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	bd80      	pop	{r7, pc}

0800b3ee <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800b3ee:	b480      	push	{r7}
 800b3f0:	b087      	sub	sp, #28
 800b3f2:	af00      	add	r7, sp, #0
 800b3f4:	60f8      	str	r0, [r7, #12]
 800b3f6:	607b      	str	r3, [r7, #4]
 800b3f8:	460b      	mov	r3, r1
 800b3fa:	817b      	strh	r3, [r7, #10]
 800b3fc:	4613      	mov	r3, r2
 800b3fe:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800b400:	897b      	ldrh	r3, [r7, #10]
 800b402:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b406:	b29b      	uxth	r3, r3
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d00b      	beq.n	800b424 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b40c:	897b      	ldrh	r3, [r7, #10]
 800b40e:	f003 0207 	and.w	r2, r3, #7
 800b412:	4613      	mov	r3, r2
 800b414:	009b      	lsls	r3, r3, #2
 800b416:	4413      	add	r3, r2
 800b418:	00db      	lsls	r3, r3, #3
 800b41a:	3310      	adds	r3, #16
 800b41c:	68fa      	ldr	r2, [r7, #12]
 800b41e:	4413      	add	r3, r2
 800b420:	617b      	str	r3, [r7, #20]
 800b422:	e009      	b.n	800b438 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800b424:	897a      	ldrh	r2, [r7, #10]
 800b426:	4613      	mov	r3, r2
 800b428:	009b      	lsls	r3, r3, #2
 800b42a:	4413      	add	r3, r2
 800b42c:	00db      	lsls	r3, r3, #3
 800b42e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b432:	68fa      	ldr	r2, [r7, #12]
 800b434:	4413      	add	r3, r2
 800b436:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800b438:	893b      	ldrh	r3, [r7, #8]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d107      	bne.n	800b44e <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800b43e:	697b      	ldr	r3, [r7, #20]
 800b440:	2200      	movs	r2, #0
 800b442:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	b29a      	uxth	r2, r3
 800b448:	697b      	ldr	r3, [r7, #20]
 800b44a:	80da      	strh	r2, [r3, #6]
 800b44c:	e00b      	b.n	800b466 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800b44e:	697b      	ldr	r3, [r7, #20]
 800b450:	2201      	movs	r2, #1
 800b452:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	b29a      	uxth	r2, r3
 800b458:	697b      	ldr	r3, [r7, #20]
 800b45a:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	0c1b      	lsrs	r3, r3, #16
 800b460:	b29a      	uxth	r2, r3
 800b462:	697b      	ldr	r3, [r7, #20]
 800b464:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800b466:	2300      	movs	r3, #0
}
 800b468:	4618      	mov	r0, r3
 800b46a:	371c      	adds	r7, #28
 800b46c:	46bd      	mov	sp, r7
 800b46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b472:	4770      	bx	lr

0800b474 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800b474:	b480      	push	{r7}
 800b476:	b085      	sub	sp, #20
 800b478:	af00      	add	r7, sp, #0
 800b47a:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	2201      	movs	r2, #1
 800b486:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	2200      	movs	r2, #0
 800b48e:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800b498:	b29b      	uxth	r3, r3
 800b49a:	f043 0301 	orr.w	r3, r3, #1
 800b49e:	b29a      	uxth	r2, r3
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800b4ac:	b29b      	uxth	r3, r3
 800b4ae:	f043 0302 	orr.w	r3, r3, #2
 800b4b2:	b29a      	uxth	r2, r3
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800b4ba:	2300      	movs	r3, #0
}
 800b4bc:	4618      	mov	r0, r3
 800b4be:	3714      	adds	r7, #20
 800b4c0:	46bd      	mov	sp, r7
 800b4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4c6:	4770      	bx	lr

0800b4c8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800b4c8:	b480      	push	{r7}
 800b4ca:	b085      	sub	sp, #20
 800b4cc:	af00      	add	r7, sp, #0
 800b4ce:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d141      	bne.n	800b55a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800b4d6:	4b4b      	ldr	r3, [pc, #300]	@ (800b604 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b4de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b4e2:	d131      	bne.n	800b548 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b4e4:	4b47      	ldr	r3, [pc, #284]	@ (800b604 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b4e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b4ea:	4a46      	ldr	r2, [pc, #280]	@ (800b604 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b4ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b4f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800b4f4:	4b43      	ldr	r3, [pc, #268]	@ (800b604 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800b4fc:	4a41      	ldr	r2, [pc, #260]	@ (800b604 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b4fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b502:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800b504:	4b40      	ldr	r3, [pc, #256]	@ (800b608 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	2232      	movs	r2, #50	@ 0x32
 800b50a:	fb02 f303 	mul.w	r3, r2, r3
 800b50e:	4a3f      	ldr	r2, [pc, #252]	@ (800b60c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800b510:	fba2 2303 	umull	r2, r3, r2, r3
 800b514:	0c9b      	lsrs	r3, r3, #18
 800b516:	3301      	adds	r3, #1
 800b518:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b51a:	e002      	b.n	800b522 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	3b01      	subs	r3, #1
 800b520:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b522:	4b38      	ldr	r3, [pc, #224]	@ (800b604 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b524:	695b      	ldr	r3, [r3, #20]
 800b526:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b52a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b52e:	d102      	bne.n	800b536 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	2b00      	cmp	r3, #0
 800b534:	d1f2      	bne.n	800b51c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b536:	4b33      	ldr	r3, [pc, #204]	@ (800b604 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b538:	695b      	ldr	r3, [r3, #20]
 800b53a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b53e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b542:	d158      	bne.n	800b5f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800b544:	2303      	movs	r3, #3
 800b546:	e057      	b.n	800b5f8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b548:	4b2e      	ldr	r3, [pc, #184]	@ (800b604 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b54a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b54e:	4a2d      	ldr	r2, [pc, #180]	@ (800b604 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b550:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b554:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800b558:	e04d      	b.n	800b5f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b560:	d141      	bne.n	800b5e6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800b562:	4b28      	ldr	r3, [pc, #160]	@ (800b604 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b56a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b56e:	d131      	bne.n	800b5d4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b570:	4b24      	ldr	r3, [pc, #144]	@ (800b604 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b572:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b576:	4a23      	ldr	r2, [pc, #140]	@ (800b604 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b578:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b57c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800b580:	4b20      	ldr	r3, [pc, #128]	@ (800b604 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800b588:	4a1e      	ldr	r2, [pc, #120]	@ (800b604 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b58a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b58e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800b590:	4b1d      	ldr	r3, [pc, #116]	@ (800b608 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	2232      	movs	r2, #50	@ 0x32
 800b596:	fb02 f303 	mul.w	r3, r2, r3
 800b59a:	4a1c      	ldr	r2, [pc, #112]	@ (800b60c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800b59c:	fba2 2303 	umull	r2, r3, r2, r3
 800b5a0:	0c9b      	lsrs	r3, r3, #18
 800b5a2:	3301      	adds	r3, #1
 800b5a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b5a6:	e002      	b.n	800b5ae <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	3b01      	subs	r3, #1
 800b5ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b5ae:	4b15      	ldr	r3, [pc, #84]	@ (800b604 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b5b0:	695b      	ldr	r3, [r3, #20]
 800b5b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b5b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b5ba:	d102      	bne.n	800b5c2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d1f2      	bne.n	800b5a8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b5c2:	4b10      	ldr	r3, [pc, #64]	@ (800b604 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b5c4:	695b      	ldr	r3, [r3, #20]
 800b5c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b5ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b5ce:	d112      	bne.n	800b5f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800b5d0:	2303      	movs	r3, #3
 800b5d2:	e011      	b.n	800b5f8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b5d4:	4b0b      	ldr	r3, [pc, #44]	@ (800b604 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b5d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b5da:	4a0a      	ldr	r2, [pc, #40]	@ (800b604 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b5dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b5e0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800b5e4:	e007      	b.n	800b5f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800b5e6:	4b07      	ldr	r3, [pc, #28]	@ (800b604 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800b5ee:	4a05      	ldr	r2, [pc, #20]	@ (800b604 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b5f0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800b5f4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800b5f6:	2300      	movs	r3, #0
}
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	3714      	adds	r7, #20
 800b5fc:	46bd      	mov	sp, r7
 800b5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b602:	4770      	bx	lr
 800b604:	40007000 	.word	0x40007000
 800b608:	20000004 	.word	0x20000004
 800b60c:	431bde83 	.word	0x431bde83

0800b610 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800b610:	b480      	push	{r7}
 800b612:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800b614:	4b05      	ldr	r3, [pc, #20]	@ (800b62c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800b616:	689b      	ldr	r3, [r3, #8]
 800b618:	4a04      	ldr	r2, [pc, #16]	@ (800b62c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800b61a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b61e:	6093      	str	r3, [r2, #8]
}
 800b620:	bf00      	nop
 800b622:	46bd      	mov	sp, r7
 800b624:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b628:	4770      	bx	lr
 800b62a:	bf00      	nop
 800b62c:	40007000 	.word	0x40007000

0800b630 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b630:	b580      	push	{r7, lr}
 800b632:	b088      	sub	sp, #32
 800b634:	af00      	add	r7, sp, #0
 800b636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d101      	bne.n	800b642 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b63e:	2301      	movs	r3, #1
 800b640:	e2fe      	b.n	800bc40 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	f003 0301 	and.w	r3, r3, #1
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d075      	beq.n	800b73a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b64e:	4b97      	ldr	r3, [pc, #604]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b650:	689b      	ldr	r3, [r3, #8]
 800b652:	f003 030c 	and.w	r3, r3, #12
 800b656:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b658:	4b94      	ldr	r3, [pc, #592]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b65a:	68db      	ldr	r3, [r3, #12]
 800b65c:	f003 0303 	and.w	r3, r3, #3
 800b660:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800b662:	69bb      	ldr	r3, [r7, #24]
 800b664:	2b0c      	cmp	r3, #12
 800b666:	d102      	bne.n	800b66e <HAL_RCC_OscConfig+0x3e>
 800b668:	697b      	ldr	r3, [r7, #20]
 800b66a:	2b03      	cmp	r3, #3
 800b66c:	d002      	beq.n	800b674 <HAL_RCC_OscConfig+0x44>
 800b66e:	69bb      	ldr	r3, [r7, #24]
 800b670:	2b08      	cmp	r3, #8
 800b672:	d10b      	bne.n	800b68c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b674:	4b8d      	ldr	r3, [pc, #564]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d05b      	beq.n	800b738 <HAL_RCC_OscConfig+0x108>
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	685b      	ldr	r3, [r3, #4]
 800b684:	2b00      	cmp	r3, #0
 800b686:	d157      	bne.n	800b738 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800b688:	2301      	movs	r3, #1
 800b68a:	e2d9      	b.n	800bc40 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	685b      	ldr	r3, [r3, #4]
 800b690:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b694:	d106      	bne.n	800b6a4 <HAL_RCC_OscConfig+0x74>
 800b696:	4b85      	ldr	r3, [pc, #532]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	4a84      	ldr	r2, [pc, #528]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b69c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b6a0:	6013      	str	r3, [r2, #0]
 800b6a2:	e01d      	b.n	800b6e0 <HAL_RCC_OscConfig+0xb0>
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	685b      	ldr	r3, [r3, #4]
 800b6a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b6ac:	d10c      	bne.n	800b6c8 <HAL_RCC_OscConfig+0x98>
 800b6ae:	4b7f      	ldr	r3, [pc, #508]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	4a7e      	ldr	r2, [pc, #504]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b6b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b6b8:	6013      	str	r3, [r2, #0]
 800b6ba:	4b7c      	ldr	r3, [pc, #496]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	4a7b      	ldr	r2, [pc, #492]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b6c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b6c4:	6013      	str	r3, [r2, #0]
 800b6c6:	e00b      	b.n	800b6e0 <HAL_RCC_OscConfig+0xb0>
 800b6c8:	4b78      	ldr	r3, [pc, #480]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	4a77      	ldr	r2, [pc, #476]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b6ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b6d2:	6013      	str	r3, [r2, #0]
 800b6d4:	4b75      	ldr	r3, [pc, #468]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	4a74      	ldr	r2, [pc, #464]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b6da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b6de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	685b      	ldr	r3, [r3, #4]
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d013      	beq.n	800b710 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b6e8:	f7fa fdd6 	bl	8006298 <HAL_GetTick>
 800b6ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b6ee:	e008      	b.n	800b702 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b6f0:	f7fa fdd2 	bl	8006298 <HAL_GetTick>
 800b6f4:	4602      	mov	r2, r0
 800b6f6:	693b      	ldr	r3, [r7, #16]
 800b6f8:	1ad3      	subs	r3, r2, r3
 800b6fa:	2b64      	cmp	r3, #100	@ 0x64
 800b6fc:	d901      	bls.n	800b702 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800b6fe:	2303      	movs	r3, #3
 800b700:	e29e      	b.n	800bc40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b702:	4b6a      	ldr	r3, [pc, #424]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d0f0      	beq.n	800b6f0 <HAL_RCC_OscConfig+0xc0>
 800b70e:	e014      	b.n	800b73a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b710:	f7fa fdc2 	bl	8006298 <HAL_GetTick>
 800b714:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b716:	e008      	b.n	800b72a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b718:	f7fa fdbe 	bl	8006298 <HAL_GetTick>
 800b71c:	4602      	mov	r2, r0
 800b71e:	693b      	ldr	r3, [r7, #16]
 800b720:	1ad3      	subs	r3, r2, r3
 800b722:	2b64      	cmp	r3, #100	@ 0x64
 800b724:	d901      	bls.n	800b72a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b726:	2303      	movs	r3, #3
 800b728:	e28a      	b.n	800bc40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b72a:	4b60      	ldr	r3, [pc, #384]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b732:	2b00      	cmp	r3, #0
 800b734:	d1f0      	bne.n	800b718 <HAL_RCC_OscConfig+0xe8>
 800b736:	e000      	b.n	800b73a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b738:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	f003 0302 	and.w	r3, r3, #2
 800b742:	2b00      	cmp	r3, #0
 800b744:	d075      	beq.n	800b832 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b746:	4b59      	ldr	r3, [pc, #356]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b748:	689b      	ldr	r3, [r3, #8]
 800b74a:	f003 030c 	and.w	r3, r3, #12
 800b74e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b750:	4b56      	ldr	r3, [pc, #344]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b752:	68db      	ldr	r3, [r3, #12]
 800b754:	f003 0303 	and.w	r3, r3, #3
 800b758:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800b75a:	69bb      	ldr	r3, [r7, #24]
 800b75c:	2b0c      	cmp	r3, #12
 800b75e:	d102      	bne.n	800b766 <HAL_RCC_OscConfig+0x136>
 800b760:	697b      	ldr	r3, [r7, #20]
 800b762:	2b02      	cmp	r3, #2
 800b764:	d002      	beq.n	800b76c <HAL_RCC_OscConfig+0x13c>
 800b766:	69bb      	ldr	r3, [r7, #24]
 800b768:	2b04      	cmp	r3, #4
 800b76a:	d11f      	bne.n	800b7ac <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b76c:	4b4f      	ldr	r3, [pc, #316]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b774:	2b00      	cmp	r3, #0
 800b776:	d005      	beq.n	800b784 <HAL_RCC_OscConfig+0x154>
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	68db      	ldr	r3, [r3, #12]
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d101      	bne.n	800b784 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800b780:	2301      	movs	r3, #1
 800b782:	e25d      	b.n	800bc40 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b784:	4b49      	ldr	r3, [pc, #292]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b786:	685b      	ldr	r3, [r3, #4]
 800b788:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	691b      	ldr	r3, [r3, #16]
 800b790:	061b      	lsls	r3, r3, #24
 800b792:	4946      	ldr	r1, [pc, #280]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b794:	4313      	orrs	r3, r2
 800b796:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800b798:	4b45      	ldr	r3, [pc, #276]	@ (800b8b0 <HAL_RCC_OscConfig+0x280>)
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	4618      	mov	r0, r3
 800b79e:	f7fa fd2f 	bl	8006200 <HAL_InitTick>
 800b7a2:	4603      	mov	r3, r0
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d043      	beq.n	800b830 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800b7a8:	2301      	movs	r3, #1
 800b7aa:	e249      	b.n	800bc40 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	68db      	ldr	r3, [r3, #12]
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d023      	beq.n	800b7fc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b7b4:	4b3d      	ldr	r3, [pc, #244]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	4a3c      	ldr	r2, [pc, #240]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b7ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b7be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b7c0:	f7fa fd6a 	bl	8006298 <HAL_GetTick>
 800b7c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b7c6:	e008      	b.n	800b7da <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b7c8:	f7fa fd66 	bl	8006298 <HAL_GetTick>
 800b7cc:	4602      	mov	r2, r0
 800b7ce:	693b      	ldr	r3, [r7, #16]
 800b7d0:	1ad3      	subs	r3, r2, r3
 800b7d2:	2b02      	cmp	r3, #2
 800b7d4:	d901      	bls.n	800b7da <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800b7d6:	2303      	movs	r3, #3
 800b7d8:	e232      	b.n	800bc40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b7da:	4b34      	ldr	r3, [pc, #208]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d0f0      	beq.n	800b7c8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b7e6:	4b31      	ldr	r3, [pc, #196]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b7e8:	685b      	ldr	r3, [r3, #4]
 800b7ea:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	691b      	ldr	r3, [r3, #16]
 800b7f2:	061b      	lsls	r3, r3, #24
 800b7f4:	492d      	ldr	r1, [pc, #180]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b7f6:	4313      	orrs	r3, r2
 800b7f8:	604b      	str	r3, [r1, #4]
 800b7fa:	e01a      	b.n	800b832 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b7fc:	4b2b      	ldr	r3, [pc, #172]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	4a2a      	ldr	r2, [pc, #168]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b802:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b806:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b808:	f7fa fd46 	bl	8006298 <HAL_GetTick>
 800b80c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b80e:	e008      	b.n	800b822 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b810:	f7fa fd42 	bl	8006298 <HAL_GetTick>
 800b814:	4602      	mov	r2, r0
 800b816:	693b      	ldr	r3, [r7, #16]
 800b818:	1ad3      	subs	r3, r2, r3
 800b81a:	2b02      	cmp	r3, #2
 800b81c:	d901      	bls.n	800b822 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800b81e:	2303      	movs	r3, #3
 800b820:	e20e      	b.n	800bc40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b822:	4b22      	ldr	r3, [pc, #136]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d1f0      	bne.n	800b810 <HAL_RCC_OscConfig+0x1e0>
 800b82e:	e000      	b.n	800b832 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b830:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	f003 0308 	and.w	r3, r3, #8
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d041      	beq.n	800b8c2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	695b      	ldr	r3, [r3, #20]
 800b842:	2b00      	cmp	r3, #0
 800b844:	d01c      	beq.n	800b880 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b846:	4b19      	ldr	r3, [pc, #100]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b848:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b84c:	4a17      	ldr	r2, [pc, #92]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b84e:	f043 0301 	orr.w	r3, r3, #1
 800b852:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b856:	f7fa fd1f 	bl	8006298 <HAL_GetTick>
 800b85a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b85c:	e008      	b.n	800b870 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b85e:	f7fa fd1b 	bl	8006298 <HAL_GetTick>
 800b862:	4602      	mov	r2, r0
 800b864:	693b      	ldr	r3, [r7, #16]
 800b866:	1ad3      	subs	r3, r2, r3
 800b868:	2b02      	cmp	r3, #2
 800b86a:	d901      	bls.n	800b870 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800b86c:	2303      	movs	r3, #3
 800b86e:	e1e7      	b.n	800bc40 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b870:	4b0e      	ldr	r3, [pc, #56]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b872:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b876:	f003 0302 	and.w	r3, r3, #2
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d0ef      	beq.n	800b85e <HAL_RCC_OscConfig+0x22e>
 800b87e:	e020      	b.n	800b8c2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b880:	4b0a      	ldr	r3, [pc, #40]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b882:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b886:	4a09      	ldr	r2, [pc, #36]	@ (800b8ac <HAL_RCC_OscConfig+0x27c>)
 800b888:	f023 0301 	bic.w	r3, r3, #1
 800b88c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b890:	f7fa fd02 	bl	8006298 <HAL_GetTick>
 800b894:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b896:	e00d      	b.n	800b8b4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b898:	f7fa fcfe 	bl	8006298 <HAL_GetTick>
 800b89c:	4602      	mov	r2, r0
 800b89e:	693b      	ldr	r3, [r7, #16]
 800b8a0:	1ad3      	subs	r3, r2, r3
 800b8a2:	2b02      	cmp	r3, #2
 800b8a4:	d906      	bls.n	800b8b4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800b8a6:	2303      	movs	r3, #3
 800b8a8:	e1ca      	b.n	800bc40 <HAL_RCC_OscConfig+0x610>
 800b8aa:	bf00      	nop
 800b8ac:	40021000 	.word	0x40021000
 800b8b0:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b8b4:	4b8c      	ldr	r3, [pc, #560]	@ (800bae8 <HAL_RCC_OscConfig+0x4b8>)
 800b8b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b8ba:	f003 0302 	and.w	r3, r3, #2
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d1ea      	bne.n	800b898 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	f003 0304 	and.w	r3, r3, #4
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	f000 80a6 	beq.w	800ba1c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b8d0:	2300      	movs	r3, #0
 800b8d2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800b8d4:	4b84      	ldr	r3, [pc, #528]	@ (800bae8 <HAL_RCC_OscConfig+0x4b8>)
 800b8d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d101      	bne.n	800b8e4 <HAL_RCC_OscConfig+0x2b4>
 800b8e0:	2301      	movs	r3, #1
 800b8e2:	e000      	b.n	800b8e6 <HAL_RCC_OscConfig+0x2b6>
 800b8e4:	2300      	movs	r3, #0
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d00d      	beq.n	800b906 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b8ea:	4b7f      	ldr	r3, [pc, #508]	@ (800bae8 <HAL_RCC_OscConfig+0x4b8>)
 800b8ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8ee:	4a7e      	ldr	r2, [pc, #504]	@ (800bae8 <HAL_RCC_OscConfig+0x4b8>)
 800b8f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b8f4:	6593      	str	r3, [r2, #88]	@ 0x58
 800b8f6:	4b7c      	ldr	r3, [pc, #496]	@ (800bae8 <HAL_RCC_OscConfig+0x4b8>)
 800b8f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b8fe:	60fb      	str	r3, [r7, #12]
 800b900:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800b902:	2301      	movs	r3, #1
 800b904:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b906:	4b79      	ldr	r3, [pc, #484]	@ (800baec <HAL_RCC_OscConfig+0x4bc>)
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d118      	bne.n	800b944 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b912:	4b76      	ldr	r3, [pc, #472]	@ (800baec <HAL_RCC_OscConfig+0x4bc>)
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	4a75      	ldr	r2, [pc, #468]	@ (800baec <HAL_RCC_OscConfig+0x4bc>)
 800b918:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b91c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b91e:	f7fa fcbb 	bl	8006298 <HAL_GetTick>
 800b922:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b924:	e008      	b.n	800b938 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b926:	f7fa fcb7 	bl	8006298 <HAL_GetTick>
 800b92a:	4602      	mov	r2, r0
 800b92c:	693b      	ldr	r3, [r7, #16]
 800b92e:	1ad3      	subs	r3, r2, r3
 800b930:	2b02      	cmp	r3, #2
 800b932:	d901      	bls.n	800b938 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800b934:	2303      	movs	r3, #3
 800b936:	e183      	b.n	800bc40 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b938:	4b6c      	ldr	r3, [pc, #432]	@ (800baec <HAL_RCC_OscConfig+0x4bc>)
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b940:	2b00      	cmp	r3, #0
 800b942:	d0f0      	beq.n	800b926 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	689b      	ldr	r3, [r3, #8]
 800b948:	2b01      	cmp	r3, #1
 800b94a:	d108      	bne.n	800b95e <HAL_RCC_OscConfig+0x32e>
 800b94c:	4b66      	ldr	r3, [pc, #408]	@ (800bae8 <HAL_RCC_OscConfig+0x4b8>)
 800b94e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b952:	4a65      	ldr	r2, [pc, #404]	@ (800bae8 <HAL_RCC_OscConfig+0x4b8>)
 800b954:	f043 0301 	orr.w	r3, r3, #1
 800b958:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b95c:	e024      	b.n	800b9a8 <HAL_RCC_OscConfig+0x378>
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	689b      	ldr	r3, [r3, #8]
 800b962:	2b05      	cmp	r3, #5
 800b964:	d110      	bne.n	800b988 <HAL_RCC_OscConfig+0x358>
 800b966:	4b60      	ldr	r3, [pc, #384]	@ (800bae8 <HAL_RCC_OscConfig+0x4b8>)
 800b968:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b96c:	4a5e      	ldr	r2, [pc, #376]	@ (800bae8 <HAL_RCC_OscConfig+0x4b8>)
 800b96e:	f043 0304 	orr.w	r3, r3, #4
 800b972:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b976:	4b5c      	ldr	r3, [pc, #368]	@ (800bae8 <HAL_RCC_OscConfig+0x4b8>)
 800b978:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b97c:	4a5a      	ldr	r2, [pc, #360]	@ (800bae8 <HAL_RCC_OscConfig+0x4b8>)
 800b97e:	f043 0301 	orr.w	r3, r3, #1
 800b982:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b986:	e00f      	b.n	800b9a8 <HAL_RCC_OscConfig+0x378>
 800b988:	4b57      	ldr	r3, [pc, #348]	@ (800bae8 <HAL_RCC_OscConfig+0x4b8>)
 800b98a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b98e:	4a56      	ldr	r2, [pc, #344]	@ (800bae8 <HAL_RCC_OscConfig+0x4b8>)
 800b990:	f023 0301 	bic.w	r3, r3, #1
 800b994:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b998:	4b53      	ldr	r3, [pc, #332]	@ (800bae8 <HAL_RCC_OscConfig+0x4b8>)
 800b99a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b99e:	4a52      	ldr	r2, [pc, #328]	@ (800bae8 <HAL_RCC_OscConfig+0x4b8>)
 800b9a0:	f023 0304 	bic.w	r3, r3, #4
 800b9a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	689b      	ldr	r3, [r3, #8]
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d016      	beq.n	800b9de <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b9b0:	f7fa fc72 	bl	8006298 <HAL_GetTick>
 800b9b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b9b6:	e00a      	b.n	800b9ce <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b9b8:	f7fa fc6e 	bl	8006298 <HAL_GetTick>
 800b9bc:	4602      	mov	r2, r0
 800b9be:	693b      	ldr	r3, [r7, #16]
 800b9c0:	1ad3      	subs	r3, r2, r3
 800b9c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b9c6:	4293      	cmp	r3, r2
 800b9c8:	d901      	bls.n	800b9ce <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800b9ca:	2303      	movs	r3, #3
 800b9cc:	e138      	b.n	800bc40 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b9ce:	4b46      	ldr	r3, [pc, #280]	@ (800bae8 <HAL_RCC_OscConfig+0x4b8>)
 800b9d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b9d4:	f003 0302 	and.w	r3, r3, #2
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d0ed      	beq.n	800b9b8 <HAL_RCC_OscConfig+0x388>
 800b9dc:	e015      	b.n	800ba0a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b9de:	f7fa fc5b 	bl	8006298 <HAL_GetTick>
 800b9e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b9e4:	e00a      	b.n	800b9fc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b9e6:	f7fa fc57 	bl	8006298 <HAL_GetTick>
 800b9ea:	4602      	mov	r2, r0
 800b9ec:	693b      	ldr	r3, [r7, #16]
 800b9ee:	1ad3      	subs	r3, r2, r3
 800b9f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b9f4:	4293      	cmp	r3, r2
 800b9f6:	d901      	bls.n	800b9fc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800b9f8:	2303      	movs	r3, #3
 800b9fa:	e121      	b.n	800bc40 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b9fc:	4b3a      	ldr	r3, [pc, #232]	@ (800bae8 <HAL_RCC_OscConfig+0x4b8>)
 800b9fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba02:	f003 0302 	and.w	r3, r3, #2
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d1ed      	bne.n	800b9e6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800ba0a:	7ffb      	ldrb	r3, [r7, #31]
 800ba0c:	2b01      	cmp	r3, #1
 800ba0e:	d105      	bne.n	800ba1c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ba10:	4b35      	ldr	r3, [pc, #212]	@ (800bae8 <HAL_RCC_OscConfig+0x4b8>)
 800ba12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ba14:	4a34      	ldr	r2, [pc, #208]	@ (800bae8 <HAL_RCC_OscConfig+0x4b8>)
 800ba16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ba1a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	f003 0320 	and.w	r3, r3, #32
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d03c      	beq.n	800baa2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	699b      	ldr	r3, [r3, #24]
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d01c      	beq.n	800ba6a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800ba30:	4b2d      	ldr	r3, [pc, #180]	@ (800bae8 <HAL_RCC_OscConfig+0x4b8>)
 800ba32:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ba36:	4a2c      	ldr	r2, [pc, #176]	@ (800bae8 <HAL_RCC_OscConfig+0x4b8>)
 800ba38:	f043 0301 	orr.w	r3, r3, #1
 800ba3c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ba40:	f7fa fc2a 	bl	8006298 <HAL_GetTick>
 800ba44:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800ba46:	e008      	b.n	800ba5a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ba48:	f7fa fc26 	bl	8006298 <HAL_GetTick>
 800ba4c:	4602      	mov	r2, r0
 800ba4e:	693b      	ldr	r3, [r7, #16]
 800ba50:	1ad3      	subs	r3, r2, r3
 800ba52:	2b02      	cmp	r3, #2
 800ba54:	d901      	bls.n	800ba5a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800ba56:	2303      	movs	r3, #3
 800ba58:	e0f2      	b.n	800bc40 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800ba5a:	4b23      	ldr	r3, [pc, #140]	@ (800bae8 <HAL_RCC_OscConfig+0x4b8>)
 800ba5c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ba60:	f003 0302 	and.w	r3, r3, #2
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d0ef      	beq.n	800ba48 <HAL_RCC_OscConfig+0x418>
 800ba68:	e01b      	b.n	800baa2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800ba6a:	4b1f      	ldr	r3, [pc, #124]	@ (800bae8 <HAL_RCC_OscConfig+0x4b8>)
 800ba6c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ba70:	4a1d      	ldr	r2, [pc, #116]	@ (800bae8 <HAL_RCC_OscConfig+0x4b8>)
 800ba72:	f023 0301 	bic.w	r3, r3, #1
 800ba76:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ba7a:	f7fa fc0d 	bl	8006298 <HAL_GetTick>
 800ba7e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800ba80:	e008      	b.n	800ba94 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ba82:	f7fa fc09 	bl	8006298 <HAL_GetTick>
 800ba86:	4602      	mov	r2, r0
 800ba88:	693b      	ldr	r3, [r7, #16]
 800ba8a:	1ad3      	subs	r3, r2, r3
 800ba8c:	2b02      	cmp	r3, #2
 800ba8e:	d901      	bls.n	800ba94 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800ba90:	2303      	movs	r3, #3
 800ba92:	e0d5      	b.n	800bc40 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800ba94:	4b14      	ldr	r3, [pc, #80]	@ (800bae8 <HAL_RCC_OscConfig+0x4b8>)
 800ba96:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ba9a:	f003 0302 	and.w	r3, r3, #2
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d1ef      	bne.n	800ba82 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	69db      	ldr	r3, [r3, #28]
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	f000 80c9 	beq.w	800bc3e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800baac:	4b0e      	ldr	r3, [pc, #56]	@ (800bae8 <HAL_RCC_OscConfig+0x4b8>)
 800baae:	689b      	ldr	r3, [r3, #8]
 800bab0:	f003 030c 	and.w	r3, r3, #12
 800bab4:	2b0c      	cmp	r3, #12
 800bab6:	f000 8083 	beq.w	800bbc0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	69db      	ldr	r3, [r3, #28]
 800babe:	2b02      	cmp	r3, #2
 800bac0:	d15e      	bne.n	800bb80 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bac2:	4b09      	ldr	r3, [pc, #36]	@ (800bae8 <HAL_RCC_OscConfig+0x4b8>)
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	4a08      	ldr	r2, [pc, #32]	@ (800bae8 <HAL_RCC_OscConfig+0x4b8>)
 800bac8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bacc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bace:	f7fa fbe3 	bl	8006298 <HAL_GetTick>
 800bad2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bad4:	e00c      	b.n	800baf0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bad6:	f7fa fbdf 	bl	8006298 <HAL_GetTick>
 800bada:	4602      	mov	r2, r0
 800badc:	693b      	ldr	r3, [r7, #16]
 800bade:	1ad3      	subs	r3, r2, r3
 800bae0:	2b02      	cmp	r3, #2
 800bae2:	d905      	bls.n	800baf0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800bae4:	2303      	movs	r3, #3
 800bae6:	e0ab      	b.n	800bc40 <HAL_RCC_OscConfig+0x610>
 800bae8:	40021000 	.word	0x40021000
 800baec:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800baf0:	4b55      	ldr	r3, [pc, #340]	@ (800bc48 <HAL_RCC_OscConfig+0x618>)
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d1ec      	bne.n	800bad6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800bafc:	4b52      	ldr	r3, [pc, #328]	@ (800bc48 <HAL_RCC_OscConfig+0x618>)
 800bafe:	68da      	ldr	r2, [r3, #12]
 800bb00:	4b52      	ldr	r3, [pc, #328]	@ (800bc4c <HAL_RCC_OscConfig+0x61c>)
 800bb02:	4013      	ands	r3, r2
 800bb04:	687a      	ldr	r2, [r7, #4]
 800bb06:	6a11      	ldr	r1, [r2, #32]
 800bb08:	687a      	ldr	r2, [r7, #4]
 800bb0a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800bb0c:	3a01      	subs	r2, #1
 800bb0e:	0112      	lsls	r2, r2, #4
 800bb10:	4311      	orrs	r1, r2
 800bb12:	687a      	ldr	r2, [r7, #4]
 800bb14:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800bb16:	0212      	lsls	r2, r2, #8
 800bb18:	4311      	orrs	r1, r2
 800bb1a:	687a      	ldr	r2, [r7, #4]
 800bb1c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800bb1e:	0852      	lsrs	r2, r2, #1
 800bb20:	3a01      	subs	r2, #1
 800bb22:	0552      	lsls	r2, r2, #21
 800bb24:	4311      	orrs	r1, r2
 800bb26:	687a      	ldr	r2, [r7, #4]
 800bb28:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800bb2a:	0852      	lsrs	r2, r2, #1
 800bb2c:	3a01      	subs	r2, #1
 800bb2e:	0652      	lsls	r2, r2, #25
 800bb30:	4311      	orrs	r1, r2
 800bb32:	687a      	ldr	r2, [r7, #4]
 800bb34:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800bb36:	06d2      	lsls	r2, r2, #27
 800bb38:	430a      	orrs	r2, r1
 800bb3a:	4943      	ldr	r1, [pc, #268]	@ (800bc48 <HAL_RCC_OscConfig+0x618>)
 800bb3c:	4313      	orrs	r3, r2
 800bb3e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800bb40:	4b41      	ldr	r3, [pc, #260]	@ (800bc48 <HAL_RCC_OscConfig+0x618>)
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	4a40      	ldr	r2, [pc, #256]	@ (800bc48 <HAL_RCC_OscConfig+0x618>)
 800bb46:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bb4a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800bb4c:	4b3e      	ldr	r3, [pc, #248]	@ (800bc48 <HAL_RCC_OscConfig+0x618>)
 800bb4e:	68db      	ldr	r3, [r3, #12]
 800bb50:	4a3d      	ldr	r2, [pc, #244]	@ (800bc48 <HAL_RCC_OscConfig+0x618>)
 800bb52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bb56:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb58:	f7fa fb9e 	bl	8006298 <HAL_GetTick>
 800bb5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bb5e:	e008      	b.n	800bb72 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bb60:	f7fa fb9a 	bl	8006298 <HAL_GetTick>
 800bb64:	4602      	mov	r2, r0
 800bb66:	693b      	ldr	r3, [r7, #16]
 800bb68:	1ad3      	subs	r3, r2, r3
 800bb6a:	2b02      	cmp	r3, #2
 800bb6c:	d901      	bls.n	800bb72 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800bb6e:	2303      	movs	r3, #3
 800bb70:	e066      	b.n	800bc40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bb72:	4b35      	ldr	r3, [pc, #212]	@ (800bc48 <HAL_RCC_OscConfig+0x618>)
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d0f0      	beq.n	800bb60 <HAL_RCC_OscConfig+0x530>
 800bb7e:	e05e      	b.n	800bc3e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bb80:	4b31      	ldr	r3, [pc, #196]	@ (800bc48 <HAL_RCC_OscConfig+0x618>)
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	4a30      	ldr	r2, [pc, #192]	@ (800bc48 <HAL_RCC_OscConfig+0x618>)
 800bb86:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bb8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb8c:	f7fa fb84 	bl	8006298 <HAL_GetTick>
 800bb90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bb92:	e008      	b.n	800bba6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bb94:	f7fa fb80 	bl	8006298 <HAL_GetTick>
 800bb98:	4602      	mov	r2, r0
 800bb9a:	693b      	ldr	r3, [r7, #16]
 800bb9c:	1ad3      	subs	r3, r2, r3
 800bb9e:	2b02      	cmp	r3, #2
 800bba0:	d901      	bls.n	800bba6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800bba2:	2303      	movs	r3, #3
 800bba4:	e04c      	b.n	800bc40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bba6:	4b28      	ldr	r3, [pc, #160]	@ (800bc48 <HAL_RCC_OscConfig+0x618>)
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d1f0      	bne.n	800bb94 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800bbb2:	4b25      	ldr	r3, [pc, #148]	@ (800bc48 <HAL_RCC_OscConfig+0x618>)
 800bbb4:	68da      	ldr	r2, [r3, #12]
 800bbb6:	4924      	ldr	r1, [pc, #144]	@ (800bc48 <HAL_RCC_OscConfig+0x618>)
 800bbb8:	4b25      	ldr	r3, [pc, #148]	@ (800bc50 <HAL_RCC_OscConfig+0x620>)
 800bbba:	4013      	ands	r3, r2
 800bbbc:	60cb      	str	r3, [r1, #12]
 800bbbe:	e03e      	b.n	800bc3e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	69db      	ldr	r3, [r3, #28]
 800bbc4:	2b01      	cmp	r3, #1
 800bbc6:	d101      	bne.n	800bbcc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800bbc8:	2301      	movs	r3, #1
 800bbca:	e039      	b.n	800bc40 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800bbcc:	4b1e      	ldr	r3, [pc, #120]	@ (800bc48 <HAL_RCC_OscConfig+0x618>)
 800bbce:	68db      	ldr	r3, [r3, #12]
 800bbd0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800bbd2:	697b      	ldr	r3, [r7, #20]
 800bbd4:	f003 0203 	and.w	r2, r3, #3
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	6a1b      	ldr	r3, [r3, #32]
 800bbdc:	429a      	cmp	r2, r3
 800bbde:	d12c      	bne.n	800bc3a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800bbe0:	697b      	ldr	r3, [r7, #20]
 800bbe2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bbea:	3b01      	subs	r3, #1
 800bbec:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800bbee:	429a      	cmp	r2, r3
 800bbf0:	d123      	bne.n	800bc3a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800bbf2:	697b      	ldr	r3, [r7, #20]
 800bbf4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbfc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800bbfe:	429a      	cmp	r2, r3
 800bc00:	d11b      	bne.n	800bc3a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800bc02:	697b      	ldr	r3, [r7, #20]
 800bc04:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc0c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800bc0e:	429a      	cmp	r2, r3
 800bc10:	d113      	bne.n	800bc3a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800bc12:	697b      	ldr	r3, [r7, #20]
 800bc14:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc1c:	085b      	lsrs	r3, r3, #1
 800bc1e:	3b01      	subs	r3, #1
 800bc20:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800bc22:	429a      	cmp	r2, r3
 800bc24:	d109      	bne.n	800bc3a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800bc26:	697b      	ldr	r3, [r7, #20]
 800bc28:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc30:	085b      	lsrs	r3, r3, #1
 800bc32:	3b01      	subs	r3, #1
 800bc34:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800bc36:	429a      	cmp	r2, r3
 800bc38:	d001      	beq.n	800bc3e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800bc3a:	2301      	movs	r3, #1
 800bc3c:	e000      	b.n	800bc40 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800bc3e:	2300      	movs	r3, #0
}
 800bc40:	4618      	mov	r0, r3
 800bc42:	3720      	adds	r7, #32
 800bc44:	46bd      	mov	sp, r7
 800bc46:	bd80      	pop	{r7, pc}
 800bc48:	40021000 	.word	0x40021000
 800bc4c:	019f800c 	.word	0x019f800c
 800bc50:	feeefffc 	.word	0xfeeefffc

0800bc54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800bc54:	b580      	push	{r7, lr}
 800bc56:	b086      	sub	sp, #24
 800bc58:	af00      	add	r7, sp, #0
 800bc5a:	6078      	str	r0, [r7, #4]
 800bc5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800bc5e:	2300      	movs	r3, #0
 800bc60:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d101      	bne.n	800bc6c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800bc68:	2301      	movs	r3, #1
 800bc6a:	e11e      	b.n	800beaa <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800bc6c:	4b91      	ldr	r3, [pc, #580]	@ (800beb4 <HAL_RCC_ClockConfig+0x260>)
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	f003 030f 	and.w	r3, r3, #15
 800bc74:	683a      	ldr	r2, [r7, #0]
 800bc76:	429a      	cmp	r2, r3
 800bc78:	d910      	bls.n	800bc9c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bc7a:	4b8e      	ldr	r3, [pc, #568]	@ (800beb4 <HAL_RCC_ClockConfig+0x260>)
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	f023 020f 	bic.w	r2, r3, #15
 800bc82:	498c      	ldr	r1, [pc, #560]	@ (800beb4 <HAL_RCC_ClockConfig+0x260>)
 800bc84:	683b      	ldr	r3, [r7, #0]
 800bc86:	4313      	orrs	r3, r2
 800bc88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bc8a:	4b8a      	ldr	r3, [pc, #552]	@ (800beb4 <HAL_RCC_ClockConfig+0x260>)
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	f003 030f 	and.w	r3, r3, #15
 800bc92:	683a      	ldr	r2, [r7, #0]
 800bc94:	429a      	cmp	r2, r3
 800bc96:	d001      	beq.n	800bc9c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800bc98:	2301      	movs	r3, #1
 800bc9a:	e106      	b.n	800beaa <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	f003 0301 	and.w	r3, r3, #1
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d073      	beq.n	800bd90 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	685b      	ldr	r3, [r3, #4]
 800bcac:	2b03      	cmp	r3, #3
 800bcae:	d129      	bne.n	800bd04 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bcb0:	4b81      	ldr	r3, [pc, #516]	@ (800beb8 <HAL_RCC_ClockConfig+0x264>)
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d101      	bne.n	800bcc0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800bcbc:	2301      	movs	r3, #1
 800bcbe:	e0f4      	b.n	800beaa <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800bcc0:	f000 f99e 	bl	800c000 <RCC_GetSysClockFreqFromPLLSource>
 800bcc4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800bcc6:	693b      	ldr	r3, [r7, #16]
 800bcc8:	4a7c      	ldr	r2, [pc, #496]	@ (800bebc <HAL_RCC_ClockConfig+0x268>)
 800bcca:	4293      	cmp	r3, r2
 800bccc:	d93f      	bls.n	800bd4e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800bcce:	4b7a      	ldr	r3, [pc, #488]	@ (800beb8 <HAL_RCC_ClockConfig+0x264>)
 800bcd0:	689b      	ldr	r3, [r3, #8]
 800bcd2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d009      	beq.n	800bcee <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d033      	beq.n	800bd4e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d12f      	bne.n	800bd4e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800bcee:	4b72      	ldr	r3, [pc, #456]	@ (800beb8 <HAL_RCC_ClockConfig+0x264>)
 800bcf0:	689b      	ldr	r3, [r3, #8]
 800bcf2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bcf6:	4a70      	ldr	r2, [pc, #448]	@ (800beb8 <HAL_RCC_ClockConfig+0x264>)
 800bcf8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bcfc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800bcfe:	2380      	movs	r3, #128	@ 0x80
 800bd00:	617b      	str	r3, [r7, #20]
 800bd02:	e024      	b.n	800bd4e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	685b      	ldr	r3, [r3, #4]
 800bd08:	2b02      	cmp	r3, #2
 800bd0a:	d107      	bne.n	800bd1c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bd0c:	4b6a      	ldr	r3, [pc, #424]	@ (800beb8 <HAL_RCC_ClockConfig+0x264>)
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d109      	bne.n	800bd2c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800bd18:	2301      	movs	r3, #1
 800bd1a:	e0c6      	b.n	800beaa <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bd1c:	4b66      	ldr	r3, [pc, #408]	@ (800beb8 <HAL_RCC_ClockConfig+0x264>)
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d101      	bne.n	800bd2c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800bd28:	2301      	movs	r3, #1
 800bd2a:	e0be      	b.n	800beaa <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800bd2c:	f000 f8ce 	bl	800becc <HAL_RCC_GetSysClockFreq>
 800bd30:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800bd32:	693b      	ldr	r3, [r7, #16]
 800bd34:	4a61      	ldr	r2, [pc, #388]	@ (800bebc <HAL_RCC_ClockConfig+0x268>)
 800bd36:	4293      	cmp	r3, r2
 800bd38:	d909      	bls.n	800bd4e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800bd3a:	4b5f      	ldr	r3, [pc, #380]	@ (800beb8 <HAL_RCC_ClockConfig+0x264>)
 800bd3c:	689b      	ldr	r3, [r3, #8]
 800bd3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bd42:	4a5d      	ldr	r2, [pc, #372]	@ (800beb8 <HAL_RCC_ClockConfig+0x264>)
 800bd44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bd48:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800bd4a:	2380      	movs	r3, #128	@ 0x80
 800bd4c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800bd4e:	4b5a      	ldr	r3, [pc, #360]	@ (800beb8 <HAL_RCC_ClockConfig+0x264>)
 800bd50:	689b      	ldr	r3, [r3, #8]
 800bd52:	f023 0203 	bic.w	r2, r3, #3
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	685b      	ldr	r3, [r3, #4]
 800bd5a:	4957      	ldr	r1, [pc, #348]	@ (800beb8 <HAL_RCC_ClockConfig+0x264>)
 800bd5c:	4313      	orrs	r3, r2
 800bd5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bd60:	f7fa fa9a 	bl	8006298 <HAL_GetTick>
 800bd64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bd66:	e00a      	b.n	800bd7e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bd68:	f7fa fa96 	bl	8006298 <HAL_GetTick>
 800bd6c:	4602      	mov	r2, r0
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	1ad3      	subs	r3, r2, r3
 800bd72:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bd76:	4293      	cmp	r3, r2
 800bd78:	d901      	bls.n	800bd7e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800bd7a:	2303      	movs	r3, #3
 800bd7c:	e095      	b.n	800beaa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bd7e:	4b4e      	ldr	r3, [pc, #312]	@ (800beb8 <HAL_RCC_ClockConfig+0x264>)
 800bd80:	689b      	ldr	r3, [r3, #8]
 800bd82:	f003 020c 	and.w	r2, r3, #12
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	685b      	ldr	r3, [r3, #4]
 800bd8a:	009b      	lsls	r3, r3, #2
 800bd8c:	429a      	cmp	r2, r3
 800bd8e:	d1eb      	bne.n	800bd68 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	f003 0302 	and.w	r3, r3, #2
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d023      	beq.n	800bde4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	f003 0304 	and.w	r3, r3, #4
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d005      	beq.n	800bdb4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800bda8:	4b43      	ldr	r3, [pc, #268]	@ (800beb8 <HAL_RCC_ClockConfig+0x264>)
 800bdaa:	689b      	ldr	r3, [r3, #8]
 800bdac:	4a42      	ldr	r2, [pc, #264]	@ (800beb8 <HAL_RCC_ClockConfig+0x264>)
 800bdae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800bdb2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	f003 0308 	and.w	r3, r3, #8
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d007      	beq.n	800bdd0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800bdc0:	4b3d      	ldr	r3, [pc, #244]	@ (800beb8 <HAL_RCC_ClockConfig+0x264>)
 800bdc2:	689b      	ldr	r3, [r3, #8]
 800bdc4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800bdc8:	4a3b      	ldr	r2, [pc, #236]	@ (800beb8 <HAL_RCC_ClockConfig+0x264>)
 800bdca:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800bdce:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bdd0:	4b39      	ldr	r3, [pc, #228]	@ (800beb8 <HAL_RCC_ClockConfig+0x264>)
 800bdd2:	689b      	ldr	r3, [r3, #8]
 800bdd4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	689b      	ldr	r3, [r3, #8]
 800bddc:	4936      	ldr	r1, [pc, #216]	@ (800beb8 <HAL_RCC_ClockConfig+0x264>)
 800bdde:	4313      	orrs	r3, r2
 800bde0:	608b      	str	r3, [r1, #8]
 800bde2:	e008      	b.n	800bdf6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800bde4:	697b      	ldr	r3, [r7, #20]
 800bde6:	2b80      	cmp	r3, #128	@ 0x80
 800bde8:	d105      	bne.n	800bdf6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800bdea:	4b33      	ldr	r3, [pc, #204]	@ (800beb8 <HAL_RCC_ClockConfig+0x264>)
 800bdec:	689b      	ldr	r3, [r3, #8]
 800bdee:	4a32      	ldr	r2, [pc, #200]	@ (800beb8 <HAL_RCC_ClockConfig+0x264>)
 800bdf0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bdf4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800bdf6:	4b2f      	ldr	r3, [pc, #188]	@ (800beb4 <HAL_RCC_ClockConfig+0x260>)
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	f003 030f 	and.w	r3, r3, #15
 800bdfe:	683a      	ldr	r2, [r7, #0]
 800be00:	429a      	cmp	r2, r3
 800be02:	d21d      	bcs.n	800be40 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800be04:	4b2b      	ldr	r3, [pc, #172]	@ (800beb4 <HAL_RCC_ClockConfig+0x260>)
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	f023 020f 	bic.w	r2, r3, #15
 800be0c:	4929      	ldr	r1, [pc, #164]	@ (800beb4 <HAL_RCC_ClockConfig+0x260>)
 800be0e:	683b      	ldr	r3, [r7, #0]
 800be10:	4313      	orrs	r3, r2
 800be12:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800be14:	f7fa fa40 	bl	8006298 <HAL_GetTick>
 800be18:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800be1a:	e00a      	b.n	800be32 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800be1c:	f7fa fa3c 	bl	8006298 <HAL_GetTick>
 800be20:	4602      	mov	r2, r0
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	1ad3      	subs	r3, r2, r3
 800be26:	f241 3288 	movw	r2, #5000	@ 0x1388
 800be2a:	4293      	cmp	r3, r2
 800be2c:	d901      	bls.n	800be32 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800be2e:	2303      	movs	r3, #3
 800be30:	e03b      	b.n	800beaa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800be32:	4b20      	ldr	r3, [pc, #128]	@ (800beb4 <HAL_RCC_ClockConfig+0x260>)
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	f003 030f 	and.w	r3, r3, #15
 800be3a:	683a      	ldr	r2, [r7, #0]
 800be3c:	429a      	cmp	r2, r3
 800be3e:	d1ed      	bne.n	800be1c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	f003 0304 	and.w	r3, r3, #4
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d008      	beq.n	800be5e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800be4c:	4b1a      	ldr	r3, [pc, #104]	@ (800beb8 <HAL_RCC_ClockConfig+0x264>)
 800be4e:	689b      	ldr	r3, [r3, #8]
 800be50:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	68db      	ldr	r3, [r3, #12]
 800be58:	4917      	ldr	r1, [pc, #92]	@ (800beb8 <HAL_RCC_ClockConfig+0x264>)
 800be5a:	4313      	orrs	r3, r2
 800be5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	f003 0308 	and.w	r3, r3, #8
 800be66:	2b00      	cmp	r3, #0
 800be68:	d009      	beq.n	800be7e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800be6a:	4b13      	ldr	r3, [pc, #76]	@ (800beb8 <HAL_RCC_ClockConfig+0x264>)
 800be6c:	689b      	ldr	r3, [r3, #8]
 800be6e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	691b      	ldr	r3, [r3, #16]
 800be76:	00db      	lsls	r3, r3, #3
 800be78:	490f      	ldr	r1, [pc, #60]	@ (800beb8 <HAL_RCC_ClockConfig+0x264>)
 800be7a:	4313      	orrs	r3, r2
 800be7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800be7e:	f000 f825 	bl	800becc <HAL_RCC_GetSysClockFreq>
 800be82:	4602      	mov	r2, r0
 800be84:	4b0c      	ldr	r3, [pc, #48]	@ (800beb8 <HAL_RCC_ClockConfig+0x264>)
 800be86:	689b      	ldr	r3, [r3, #8]
 800be88:	091b      	lsrs	r3, r3, #4
 800be8a:	f003 030f 	and.w	r3, r3, #15
 800be8e:	490c      	ldr	r1, [pc, #48]	@ (800bec0 <HAL_RCC_ClockConfig+0x26c>)
 800be90:	5ccb      	ldrb	r3, [r1, r3]
 800be92:	f003 031f 	and.w	r3, r3, #31
 800be96:	fa22 f303 	lsr.w	r3, r2, r3
 800be9a:	4a0a      	ldr	r2, [pc, #40]	@ (800bec4 <HAL_RCC_ClockConfig+0x270>)
 800be9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800be9e:	4b0a      	ldr	r3, [pc, #40]	@ (800bec8 <HAL_RCC_ClockConfig+0x274>)
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	4618      	mov	r0, r3
 800bea4:	f7fa f9ac 	bl	8006200 <HAL_InitTick>
 800bea8:	4603      	mov	r3, r0
}
 800beaa:	4618      	mov	r0, r3
 800beac:	3718      	adds	r7, #24
 800beae:	46bd      	mov	sp, r7
 800beb0:	bd80      	pop	{r7, pc}
 800beb2:	bf00      	nop
 800beb4:	40022000 	.word	0x40022000
 800beb8:	40021000 	.word	0x40021000
 800bebc:	04c4b400 	.word	0x04c4b400
 800bec0:	08016bac 	.word	0x08016bac
 800bec4:	20000004 	.word	0x20000004
 800bec8:	20000008 	.word	0x20000008

0800becc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800becc:	b480      	push	{r7}
 800bece:	b087      	sub	sp, #28
 800bed0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800bed2:	4b2c      	ldr	r3, [pc, #176]	@ (800bf84 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bed4:	689b      	ldr	r3, [r3, #8]
 800bed6:	f003 030c 	and.w	r3, r3, #12
 800beda:	2b04      	cmp	r3, #4
 800bedc:	d102      	bne.n	800bee4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800bede:	4b2a      	ldr	r3, [pc, #168]	@ (800bf88 <HAL_RCC_GetSysClockFreq+0xbc>)
 800bee0:	613b      	str	r3, [r7, #16]
 800bee2:	e047      	b.n	800bf74 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800bee4:	4b27      	ldr	r3, [pc, #156]	@ (800bf84 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bee6:	689b      	ldr	r3, [r3, #8]
 800bee8:	f003 030c 	and.w	r3, r3, #12
 800beec:	2b08      	cmp	r3, #8
 800beee:	d102      	bne.n	800bef6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800bef0:	4b26      	ldr	r3, [pc, #152]	@ (800bf8c <HAL_RCC_GetSysClockFreq+0xc0>)
 800bef2:	613b      	str	r3, [r7, #16]
 800bef4:	e03e      	b.n	800bf74 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800bef6:	4b23      	ldr	r3, [pc, #140]	@ (800bf84 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bef8:	689b      	ldr	r3, [r3, #8]
 800befa:	f003 030c 	and.w	r3, r3, #12
 800befe:	2b0c      	cmp	r3, #12
 800bf00:	d136      	bne.n	800bf70 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800bf02:	4b20      	ldr	r3, [pc, #128]	@ (800bf84 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bf04:	68db      	ldr	r3, [r3, #12]
 800bf06:	f003 0303 	and.w	r3, r3, #3
 800bf0a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800bf0c:	4b1d      	ldr	r3, [pc, #116]	@ (800bf84 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bf0e:	68db      	ldr	r3, [r3, #12]
 800bf10:	091b      	lsrs	r3, r3, #4
 800bf12:	f003 030f 	and.w	r3, r3, #15
 800bf16:	3301      	adds	r3, #1
 800bf18:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	2b03      	cmp	r3, #3
 800bf1e:	d10c      	bne.n	800bf3a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800bf20:	4a1a      	ldr	r2, [pc, #104]	@ (800bf8c <HAL_RCC_GetSysClockFreq+0xc0>)
 800bf22:	68bb      	ldr	r3, [r7, #8]
 800bf24:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf28:	4a16      	ldr	r2, [pc, #88]	@ (800bf84 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bf2a:	68d2      	ldr	r2, [r2, #12]
 800bf2c:	0a12      	lsrs	r2, r2, #8
 800bf2e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800bf32:	fb02 f303 	mul.w	r3, r2, r3
 800bf36:	617b      	str	r3, [r7, #20]
      break;
 800bf38:	e00c      	b.n	800bf54 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800bf3a:	4a13      	ldr	r2, [pc, #76]	@ (800bf88 <HAL_RCC_GetSysClockFreq+0xbc>)
 800bf3c:	68bb      	ldr	r3, [r7, #8]
 800bf3e:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf42:	4a10      	ldr	r2, [pc, #64]	@ (800bf84 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bf44:	68d2      	ldr	r2, [r2, #12]
 800bf46:	0a12      	lsrs	r2, r2, #8
 800bf48:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800bf4c:	fb02 f303 	mul.w	r3, r2, r3
 800bf50:	617b      	str	r3, [r7, #20]
      break;
 800bf52:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800bf54:	4b0b      	ldr	r3, [pc, #44]	@ (800bf84 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bf56:	68db      	ldr	r3, [r3, #12]
 800bf58:	0e5b      	lsrs	r3, r3, #25
 800bf5a:	f003 0303 	and.w	r3, r3, #3
 800bf5e:	3301      	adds	r3, #1
 800bf60:	005b      	lsls	r3, r3, #1
 800bf62:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800bf64:	697a      	ldr	r2, [r7, #20]
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf6c:	613b      	str	r3, [r7, #16]
 800bf6e:	e001      	b.n	800bf74 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800bf70:	2300      	movs	r3, #0
 800bf72:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800bf74:	693b      	ldr	r3, [r7, #16]
}
 800bf76:	4618      	mov	r0, r3
 800bf78:	371c      	adds	r7, #28
 800bf7a:	46bd      	mov	sp, r7
 800bf7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf80:	4770      	bx	lr
 800bf82:	bf00      	nop
 800bf84:	40021000 	.word	0x40021000
 800bf88:	00f42400 	.word	0x00f42400
 800bf8c:	007a1200 	.word	0x007a1200

0800bf90 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800bf90:	b480      	push	{r7}
 800bf92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800bf94:	4b03      	ldr	r3, [pc, #12]	@ (800bfa4 <HAL_RCC_GetHCLKFreq+0x14>)
 800bf96:	681b      	ldr	r3, [r3, #0]
}
 800bf98:	4618      	mov	r0, r3
 800bf9a:	46bd      	mov	sp, r7
 800bf9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa0:	4770      	bx	lr
 800bfa2:	bf00      	nop
 800bfa4:	20000004 	.word	0x20000004

0800bfa8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800bfa8:	b580      	push	{r7, lr}
 800bfaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800bfac:	f7ff fff0 	bl	800bf90 <HAL_RCC_GetHCLKFreq>
 800bfb0:	4602      	mov	r2, r0
 800bfb2:	4b06      	ldr	r3, [pc, #24]	@ (800bfcc <HAL_RCC_GetPCLK1Freq+0x24>)
 800bfb4:	689b      	ldr	r3, [r3, #8]
 800bfb6:	0a1b      	lsrs	r3, r3, #8
 800bfb8:	f003 0307 	and.w	r3, r3, #7
 800bfbc:	4904      	ldr	r1, [pc, #16]	@ (800bfd0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800bfbe:	5ccb      	ldrb	r3, [r1, r3]
 800bfc0:	f003 031f 	and.w	r3, r3, #31
 800bfc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800bfc8:	4618      	mov	r0, r3
 800bfca:	bd80      	pop	{r7, pc}
 800bfcc:	40021000 	.word	0x40021000
 800bfd0:	08016bbc 	.word	0x08016bbc

0800bfd4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800bfd4:	b580      	push	{r7, lr}
 800bfd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800bfd8:	f7ff ffda 	bl	800bf90 <HAL_RCC_GetHCLKFreq>
 800bfdc:	4602      	mov	r2, r0
 800bfde:	4b06      	ldr	r3, [pc, #24]	@ (800bff8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800bfe0:	689b      	ldr	r3, [r3, #8]
 800bfe2:	0adb      	lsrs	r3, r3, #11
 800bfe4:	f003 0307 	and.w	r3, r3, #7
 800bfe8:	4904      	ldr	r1, [pc, #16]	@ (800bffc <HAL_RCC_GetPCLK2Freq+0x28>)
 800bfea:	5ccb      	ldrb	r3, [r1, r3]
 800bfec:	f003 031f 	and.w	r3, r3, #31
 800bff0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800bff4:	4618      	mov	r0, r3
 800bff6:	bd80      	pop	{r7, pc}
 800bff8:	40021000 	.word	0x40021000
 800bffc:	08016bbc 	.word	0x08016bbc

0800c000 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800c000:	b480      	push	{r7}
 800c002:	b087      	sub	sp, #28
 800c004:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800c006:	4b1e      	ldr	r3, [pc, #120]	@ (800c080 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c008:	68db      	ldr	r3, [r3, #12]
 800c00a:	f003 0303 	and.w	r3, r3, #3
 800c00e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c010:	4b1b      	ldr	r3, [pc, #108]	@ (800c080 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c012:	68db      	ldr	r3, [r3, #12]
 800c014:	091b      	lsrs	r3, r3, #4
 800c016:	f003 030f 	and.w	r3, r3, #15
 800c01a:	3301      	adds	r3, #1
 800c01c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800c01e:	693b      	ldr	r3, [r7, #16]
 800c020:	2b03      	cmp	r3, #3
 800c022:	d10c      	bne.n	800c03e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c024:	4a17      	ldr	r2, [pc, #92]	@ (800c084 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	fbb2 f3f3 	udiv	r3, r2, r3
 800c02c:	4a14      	ldr	r2, [pc, #80]	@ (800c080 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c02e:	68d2      	ldr	r2, [r2, #12]
 800c030:	0a12      	lsrs	r2, r2, #8
 800c032:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c036:	fb02 f303 	mul.w	r3, r2, r3
 800c03a:	617b      	str	r3, [r7, #20]
    break;
 800c03c:	e00c      	b.n	800c058 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c03e:	4a12      	ldr	r2, [pc, #72]	@ (800c088 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	fbb2 f3f3 	udiv	r3, r2, r3
 800c046:	4a0e      	ldr	r2, [pc, #56]	@ (800c080 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c048:	68d2      	ldr	r2, [r2, #12]
 800c04a:	0a12      	lsrs	r2, r2, #8
 800c04c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c050:	fb02 f303 	mul.w	r3, r2, r3
 800c054:	617b      	str	r3, [r7, #20]
    break;
 800c056:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800c058:	4b09      	ldr	r3, [pc, #36]	@ (800c080 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c05a:	68db      	ldr	r3, [r3, #12]
 800c05c:	0e5b      	lsrs	r3, r3, #25
 800c05e:	f003 0303 	and.w	r3, r3, #3
 800c062:	3301      	adds	r3, #1
 800c064:	005b      	lsls	r3, r3, #1
 800c066:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800c068:	697a      	ldr	r2, [r7, #20]
 800c06a:	68bb      	ldr	r3, [r7, #8]
 800c06c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c070:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800c072:	687b      	ldr	r3, [r7, #4]
}
 800c074:	4618      	mov	r0, r3
 800c076:	371c      	adds	r7, #28
 800c078:	46bd      	mov	sp, r7
 800c07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c07e:	4770      	bx	lr
 800c080:	40021000 	.word	0x40021000
 800c084:	007a1200 	.word	0x007a1200
 800c088:	00f42400 	.word	0x00f42400

0800c08c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	b086      	sub	sp, #24
 800c090:	af00      	add	r7, sp, #0
 800c092:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c094:	2300      	movs	r3, #0
 800c096:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c098:	2300      	movs	r3, #0
 800c09a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	f000 8098 	beq.w	800c1da <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c0aa:	2300      	movs	r3, #0
 800c0ac:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c0ae:	4b43      	ldr	r3, [pc, #268]	@ (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c0b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d10d      	bne.n	800c0d6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c0ba:	4b40      	ldr	r3, [pc, #256]	@ (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c0bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0be:	4a3f      	ldr	r2, [pc, #252]	@ (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c0c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c0c4:	6593      	str	r3, [r2, #88]	@ 0x58
 800c0c6:	4b3d      	ldr	r3, [pc, #244]	@ (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c0c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c0ce:	60bb      	str	r3, [r7, #8]
 800c0d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c0d2:	2301      	movs	r3, #1
 800c0d4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c0d6:	4b3a      	ldr	r3, [pc, #232]	@ (800c1c0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	4a39      	ldr	r2, [pc, #228]	@ (800c1c0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c0dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c0e0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c0e2:	f7fa f8d9 	bl	8006298 <HAL_GetTick>
 800c0e6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c0e8:	e009      	b.n	800c0fe <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c0ea:	f7fa f8d5 	bl	8006298 <HAL_GetTick>
 800c0ee:	4602      	mov	r2, r0
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	1ad3      	subs	r3, r2, r3
 800c0f4:	2b02      	cmp	r3, #2
 800c0f6:	d902      	bls.n	800c0fe <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800c0f8:	2303      	movs	r3, #3
 800c0fa:	74fb      	strb	r3, [r7, #19]
        break;
 800c0fc:	e005      	b.n	800c10a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c0fe:	4b30      	ldr	r3, [pc, #192]	@ (800c1c0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c106:	2b00      	cmp	r3, #0
 800c108:	d0ef      	beq.n	800c0ea <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800c10a:	7cfb      	ldrb	r3, [r7, #19]
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d159      	bne.n	800c1c4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800c110:	4b2a      	ldr	r3, [pc, #168]	@ (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c112:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c116:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c11a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800c11c:	697b      	ldr	r3, [r7, #20]
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d01e      	beq.n	800c160 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c126:	697a      	ldr	r2, [r7, #20]
 800c128:	429a      	cmp	r2, r3
 800c12a:	d019      	beq.n	800c160 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800c12c:	4b23      	ldr	r3, [pc, #140]	@ (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c12e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c132:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c136:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c138:	4b20      	ldr	r3, [pc, #128]	@ (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c13a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c13e:	4a1f      	ldr	r2, [pc, #124]	@ (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c140:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c144:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c148:	4b1c      	ldr	r3, [pc, #112]	@ (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c14a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c14e:	4a1b      	ldr	r2, [pc, #108]	@ (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c150:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c154:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800c158:	4a18      	ldr	r2, [pc, #96]	@ (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c15a:	697b      	ldr	r3, [r7, #20]
 800c15c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800c160:	697b      	ldr	r3, [r7, #20]
 800c162:	f003 0301 	and.w	r3, r3, #1
 800c166:	2b00      	cmp	r3, #0
 800c168:	d016      	beq.n	800c198 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c16a:	f7fa f895 	bl	8006298 <HAL_GetTick>
 800c16e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c170:	e00b      	b.n	800c18a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c172:	f7fa f891 	bl	8006298 <HAL_GetTick>
 800c176:	4602      	mov	r2, r0
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	1ad3      	subs	r3, r2, r3
 800c17c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c180:	4293      	cmp	r3, r2
 800c182:	d902      	bls.n	800c18a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800c184:	2303      	movs	r3, #3
 800c186:	74fb      	strb	r3, [r7, #19]
            break;
 800c188:	e006      	b.n	800c198 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c18a:	4b0c      	ldr	r3, [pc, #48]	@ (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c18c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c190:	f003 0302 	and.w	r3, r3, #2
 800c194:	2b00      	cmp	r3, #0
 800c196:	d0ec      	beq.n	800c172 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800c198:	7cfb      	ldrb	r3, [r7, #19]
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d10b      	bne.n	800c1b6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c19e:	4b07      	ldr	r3, [pc, #28]	@ (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c1a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c1a4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c1ac:	4903      	ldr	r1, [pc, #12]	@ (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c1ae:	4313      	orrs	r3, r2
 800c1b0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800c1b4:	e008      	b.n	800c1c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c1b6:	7cfb      	ldrb	r3, [r7, #19]
 800c1b8:	74bb      	strb	r3, [r7, #18]
 800c1ba:	e005      	b.n	800c1c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800c1bc:	40021000 	.word	0x40021000
 800c1c0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c1c4:	7cfb      	ldrb	r3, [r7, #19]
 800c1c6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800c1c8:	7c7b      	ldrb	r3, [r7, #17]
 800c1ca:	2b01      	cmp	r3, #1
 800c1cc:	d105      	bne.n	800c1da <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c1ce:	4ba6      	ldr	r3, [pc, #664]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c1d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c1d2:	4aa5      	ldr	r2, [pc, #660]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c1d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c1d8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	f003 0301 	and.w	r3, r3, #1
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d00a      	beq.n	800c1fc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c1e6:	4ba0      	ldr	r3, [pc, #640]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c1e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1ec:	f023 0203 	bic.w	r2, r3, #3
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	685b      	ldr	r3, [r3, #4]
 800c1f4:	499c      	ldr	r1, [pc, #624]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c1f6:	4313      	orrs	r3, r2
 800c1f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	f003 0302 	and.w	r3, r3, #2
 800c204:	2b00      	cmp	r3, #0
 800c206:	d00a      	beq.n	800c21e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c208:	4b97      	ldr	r3, [pc, #604]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c20a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c20e:	f023 020c 	bic.w	r2, r3, #12
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	689b      	ldr	r3, [r3, #8]
 800c216:	4994      	ldr	r1, [pc, #592]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c218:	4313      	orrs	r3, r2
 800c21a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	f003 0304 	and.w	r3, r3, #4
 800c226:	2b00      	cmp	r3, #0
 800c228:	d00a      	beq.n	800c240 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800c22a:	4b8f      	ldr	r3, [pc, #572]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c22c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c230:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	68db      	ldr	r3, [r3, #12]
 800c238:	498b      	ldr	r1, [pc, #556]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c23a:	4313      	orrs	r3, r2
 800c23c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	f003 0308 	and.w	r3, r3, #8
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d00a      	beq.n	800c262 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800c24c:	4b86      	ldr	r3, [pc, #536]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c24e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c252:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	691b      	ldr	r3, [r3, #16]
 800c25a:	4983      	ldr	r1, [pc, #524]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c25c:	4313      	orrs	r3, r2
 800c25e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	f003 0320 	and.w	r3, r3, #32
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d00a      	beq.n	800c284 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c26e:	4b7e      	ldr	r3, [pc, #504]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c270:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c274:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	695b      	ldr	r3, [r3, #20]
 800c27c:	497a      	ldr	r1, [pc, #488]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c27e:	4313      	orrs	r3, r2
 800c280:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d00a      	beq.n	800c2a6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c290:	4b75      	ldr	r3, [pc, #468]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c292:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c296:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	699b      	ldr	r3, [r3, #24]
 800c29e:	4972      	ldr	r1, [pc, #456]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c2a0:	4313      	orrs	r3, r2
 800c2a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d00a      	beq.n	800c2c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800c2b2:	4b6d      	ldr	r3, [pc, #436]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c2b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c2b8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	69db      	ldr	r3, [r3, #28]
 800c2c0:	4969      	ldr	r1, [pc, #420]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c2c2:	4313      	orrs	r3, r2
 800c2c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d00a      	beq.n	800c2ea <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c2d4:	4b64      	ldr	r3, [pc, #400]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c2d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c2da:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	6a1b      	ldr	r3, [r3, #32]
 800c2e2:	4961      	ldr	r1, [pc, #388]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c2e4:	4313      	orrs	r3, r2
 800c2e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d00a      	beq.n	800c30c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c2f6:	4b5c      	ldr	r3, [pc, #368]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c2f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c2fc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c304:	4958      	ldr	r1, [pc, #352]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c306:	4313      	orrs	r3, r2
 800c308:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c314:	2b00      	cmp	r3, #0
 800c316:	d015      	beq.n	800c344 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c318:	4b53      	ldr	r3, [pc, #332]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c31a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c31e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c326:	4950      	ldr	r1, [pc, #320]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c328:	4313      	orrs	r3, r2
 800c32a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c332:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c336:	d105      	bne.n	800c344 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c338:	4b4b      	ldr	r3, [pc, #300]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c33a:	68db      	ldr	r3, [r3, #12]
 800c33c:	4a4a      	ldr	r2, [pc, #296]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c33e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c342:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d015      	beq.n	800c37c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800c350:	4b45      	ldr	r3, [pc, #276]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c352:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c356:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c35e:	4942      	ldr	r1, [pc, #264]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c360:	4313      	orrs	r3, r2
 800c362:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c36a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c36e:	d105      	bne.n	800c37c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c370:	4b3d      	ldr	r3, [pc, #244]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c372:	68db      	ldr	r3, [r3, #12]
 800c374:	4a3c      	ldr	r2, [pc, #240]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c376:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c37a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c384:	2b00      	cmp	r3, #0
 800c386:	d015      	beq.n	800c3b4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800c388:	4b37      	ldr	r3, [pc, #220]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c38a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c38e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c396:	4934      	ldr	r1, [pc, #208]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c398:	4313      	orrs	r3, r2
 800c39a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c3a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c3a6:	d105      	bne.n	800c3b4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c3a8:	4b2f      	ldr	r3, [pc, #188]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c3aa:	68db      	ldr	r3, [r3, #12]
 800c3ac:	4a2e      	ldr	r2, [pc, #184]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c3ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c3b2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d015      	beq.n	800c3ec <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c3c0:	4b29      	ldr	r3, [pc, #164]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c3c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c3c6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c3ce:	4926      	ldr	r1, [pc, #152]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c3d0:	4313      	orrs	r3, r2
 800c3d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c3da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c3de:	d105      	bne.n	800c3ec <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c3e0:	4b21      	ldr	r3, [pc, #132]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c3e2:	68db      	ldr	r3, [r3, #12]
 800c3e4:	4a20      	ldr	r2, [pc, #128]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c3e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c3ea:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d015      	beq.n	800c424 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c3f8:	4b1b      	ldr	r3, [pc, #108]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c3fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c3fe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c406:	4918      	ldr	r1, [pc, #96]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c408:	4313      	orrs	r3, r2
 800c40a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c412:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c416:	d105      	bne.n	800c424 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c418:	4b13      	ldr	r3, [pc, #76]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c41a:	68db      	ldr	r3, [r3, #12]
 800c41c:	4a12      	ldr	r2, [pc, #72]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c41e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c422:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d015      	beq.n	800c45c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800c430:	4b0d      	ldr	r3, [pc, #52]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c432:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c436:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c43e:	490a      	ldr	r1, [pc, #40]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c440:	4313      	orrs	r3, r2
 800c442:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c44a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c44e:	d105      	bne.n	800c45c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800c450:	4b05      	ldr	r3, [pc, #20]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c452:	68db      	ldr	r3, [r3, #12]
 800c454:	4a04      	ldr	r2, [pc, #16]	@ (800c468 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c456:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c45a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800c45c:	7cbb      	ldrb	r3, [r7, #18]
}
 800c45e:	4618      	mov	r0, r3
 800c460:	3718      	adds	r7, #24
 800c462:	46bd      	mov	sp, r7
 800c464:	bd80      	pop	{r7, pc}
 800c466:	bf00      	nop
 800c468:	40021000 	.word	0x40021000

0800c46c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c46c:	b580      	push	{r7, lr}
 800c46e:	b084      	sub	sp, #16
 800c470:	af00      	add	r7, sp, #0
 800c472:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	2b00      	cmp	r3, #0
 800c478:	d101      	bne.n	800c47e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c47a:	2301      	movs	r3, #1
 800c47c:	e09d      	b.n	800c5ba <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c482:	2b00      	cmp	r3, #0
 800c484:	d108      	bne.n	800c498 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	685b      	ldr	r3, [r3, #4]
 800c48a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c48e:	d009      	beq.n	800c4a4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	2200      	movs	r2, #0
 800c494:	61da      	str	r2, [r3, #28]
 800c496:	e005      	b.n	800c4a4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	2200      	movs	r2, #0
 800c49c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	2200      	movs	r2, #0
 800c4a2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	2200      	movs	r2, #0
 800c4a8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c4b0:	b2db      	uxtb	r3, r3
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d106      	bne.n	800c4c4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	2200      	movs	r2, #0
 800c4ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c4be:	6878      	ldr	r0, [r7, #4]
 800c4c0:	f7f7 fb6a 	bl	8003b98 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	2202      	movs	r2, #2
 800c4c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	681a      	ldr	r2, [r3, #0]
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c4da:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	68db      	ldr	r3, [r3, #12]
 800c4e0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c4e4:	d902      	bls.n	800c4ec <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800c4e6:	2300      	movs	r3, #0
 800c4e8:	60fb      	str	r3, [r7, #12]
 800c4ea:	e002      	b.n	800c4f2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800c4ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c4f0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	68db      	ldr	r3, [r3, #12]
 800c4f6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800c4fa:	d007      	beq.n	800c50c <HAL_SPI_Init+0xa0>
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	68db      	ldr	r3, [r3, #12]
 800c500:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c504:	d002      	beq.n	800c50c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	2200      	movs	r2, #0
 800c50a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	685b      	ldr	r3, [r3, #4]
 800c510:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	689b      	ldr	r3, [r3, #8]
 800c518:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800c51c:	431a      	orrs	r2, r3
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	691b      	ldr	r3, [r3, #16]
 800c522:	f003 0302 	and.w	r3, r3, #2
 800c526:	431a      	orrs	r2, r3
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	695b      	ldr	r3, [r3, #20]
 800c52c:	f003 0301 	and.w	r3, r3, #1
 800c530:	431a      	orrs	r2, r3
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	699b      	ldr	r3, [r3, #24]
 800c536:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c53a:	431a      	orrs	r2, r3
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	69db      	ldr	r3, [r3, #28]
 800c540:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c544:	431a      	orrs	r2, r3
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	6a1b      	ldr	r3, [r3, #32]
 800c54a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c54e:	ea42 0103 	orr.w	r1, r2, r3
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c556:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	430a      	orrs	r2, r1
 800c560:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	699b      	ldr	r3, [r3, #24]
 800c566:	0c1b      	lsrs	r3, r3, #16
 800c568:	f003 0204 	and.w	r2, r3, #4
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c570:	f003 0310 	and.w	r3, r3, #16
 800c574:	431a      	orrs	r2, r3
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c57a:	f003 0308 	and.w	r3, r3, #8
 800c57e:	431a      	orrs	r2, r3
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	68db      	ldr	r3, [r3, #12]
 800c584:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800c588:	ea42 0103 	orr.w	r1, r2, r3
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	430a      	orrs	r2, r1
 800c598:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	69da      	ldr	r2, [r3, #28]
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800c5a8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	2200      	movs	r2, #0
 800c5ae:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	2201      	movs	r2, #1
 800c5b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800c5b8:	2300      	movs	r3, #0
}
 800c5ba:	4618      	mov	r0, r3
 800c5bc:	3710      	adds	r7, #16
 800c5be:	46bd      	mov	sp, r7
 800c5c0:	bd80      	pop	{r7, pc}

0800c5c2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c5c2:	b580      	push	{r7, lr}
 800c5c4:	b082      	sub	sp, #8
 800c5c6:	af00      	add	r7, sp, #0
 800c5c8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d101      	bne.n	800c5d4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c5d0:	2301      	movs	r3, #1
 800c5d2:	e042      	b.n	800c65a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d106      	bne.n	800c5ec <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	2200      	movs	r2, #0
 800c5e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c5e6:	6878      	ldr	r0, [r7, #4]
 800c5e8:	f7f7 fb36 	bl	8003c58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	2224      	movs	r2, #36	@ 0x24
 800c5f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	681a      	ldr	r2, [r3, #0]
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	f022 0201 	bic.w	r2, r2, #1
 800c602:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d002      	beq.n	800c612 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800c60c:	6878      	ldr	r0, [r7, #4]
 800c60e:	f000 fedf 	bl	800d3d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c612:	6878      	ldr	r0, [r7, #4]
 800c614:	f000 fc10 	bl	800ce38 <UART_SetConfig>
 800c618:	4603      	mov	r3, r0
 800c61a:	2b01      	cmp	r3, #1
 800c61c:	d101      	bne.n	800c622 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800c61e:	2301      	movs	r3, #1
 800c620:	e01b      	b.n	800c65a <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	685a      	ldr	r2, [r3, #4]
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c630:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	689a      	ldr	r2, [r3, #8]
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c640:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	681a      	ldr	r2, [r3, #0]
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	f042 0201 	orr.w	r2, r2, #1
 800c650:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c652:	6878      	ldr	r0, [r7, #4]
 800c654:	f000 ff5e 	bl	800d514 <UART_CheckIdleState>
 800c658:	4603      	mov	r3, r0
}
 800c65a:	4618      	mov	r0, r3
 800c65c:	3708      	adds	r7, #8
 800c65e:	46bd      	mov	sp, r7
 800c660:	bd80      	pop	{r7, pc}
	...

0800c664 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800c664:	b580      	push	{r7, lr}
 800c666:	b08a      	sub	sp, #40	@ 0x28
 800c668:	af00      	add	r7, sp, #0
 800c66a:	60f8      	str	r0, [r7, #12]
 800c66c:	60b9      	str	r1, [r7, #8]
 800c66e:	4613      	mov	r3, r2
 800c670:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c678:	2b20      	cmp	r3, #32
 800c67a:	d167      	bne.n	800c74c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800c67c:	68bb      	ldr	r3, [r7, #8]
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d002      	beq.n	800c688 <HAL_UART_Transmit_DMA+0x24>
 800c682:	88fb      	ldrh	r3, [r7, #6]
 800c684:	2b00      	cmp	r3, #0
 800c686:	d101      	bne.n	800c68c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800c688:	2301      	movs	r3, #1
 800c68a:	e060      	b.n	800c74e <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	68ba      	ldr	r2, [r7, #8]
 800c690:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	88fa      	ldrh	r2, [r7, #6]
 800c696:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	88fa      	ldrh	r2, [r7, #6]
 800c69e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	2200      	movs	r2, #0
 800c6a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	2221      	movs	r2, #33	@ 0x21
 800c6ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800c6b2:	68fb      	ldr	r3, [r7, #12]
 800c6b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d028      	beq.n	800c70c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c6be:	4a26      	ldr	r2, [pc, #152]	@ (800c758 <HAL_UART_Transmit_DMA+0xf4>)
 800c6c0:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c6c6:	4a25      	ldr	r2, [pc, #148]	@ (800c75c <HAL_UART_Transmit_DMA+0xf8>)
 800c6c8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c6ce:	4a24      	ldr	r2, [pc, #144]	@ (800c760 <HAL_UART_Transmit_DMA+0xfc>)
 800c6d0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c6d6:	2200      	movs	r2, #0
 800c6d8:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c6e2:	4619      	mov	r1, r3
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	3328      	adds	r3, #40	@ 0x28
 800c6ea:	461a      	mov	r2, r3
 800c6ec:	88fb      	ldrh	r3, [r7, #6]
 800c6ee:	f7fb fe5f 	bl	80083b0 <HAL_DMA_Start_IT>
 800c6f2:	4603      	mov	r3, r0
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d009      	beq.n	800c70c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	2210      	movs	r2, #16
 800c6fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	2220      	movs	r2, #32
 800c704:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800c708:	2301      	movs	r3, #1
 800c70a:	e020      	b.n	800c74e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	2240      	movs	r2, #64	@ 0x40
 800c712:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	3308      	adds	r3, #8
 800c71a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c71c:	697b      	ldr	r3, [r7, #20]
 800c71e:	e853 3f00 	ldrex	r3, [r3]
 800c722:	613b      	str	r3, [r7, #16]
   return(result);
 800c724:	693b      	ldr	r3, [r7, #16]
 800c726:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c72a:	627b      	str	r3, [r7, #36]	@ 0x24
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	3308      	adds	r3, #8
 800c732:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c734:	623a      	str	r2, [r7, #32]
 800c736:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c738:	69f9      	ldr	r1, [r7, #28]
 800c73a:	6a3a      	ldr	r2, [r7, #32]
 800c73c:	e841 2300 	strex	r3, r2, [r1]
 800c740:	61bb      	str	r3, [r7, #24]
   return(result);
 800c742:	69bb      	ldr	r3, [r7, #24]
 800c744:	2b00      	cmp	r3, #0
 800c746:	d1e5      	bne.n	800c714 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800c748:	2300      	movs	r3, #0
 800c74a:	e000      	b.n	800c74e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800c74c:	2302      	movs	r3, #2
  }
}
 800c74e:	4618      	mov	r0, r3
 800c750:	3728      	adds	r7, #40	@ 0x28
 800c752:	46bd      	mov	sp, r7
 800c754:	bd80      	pop	{r7, pc}
 800c756:	bf00      	nop
 800c758:	0800d9df 	.word	0x0800d9df
 800c75c:	0800da79 	.word	0x0800da79
 800c760:	0800dbff 	.word	0x0800dbff

0800c764 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c764:	b580      	push	{r7, lr}
 800c766:	b0ba      	sub	sp, #232	@ 0xe8
 800c768:	af00      	add	r7, sp, #0
 800c76a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	69db      	ldr	r3, [r3, #28]
 800c772:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	689b      	ldr	r3, [r3, #8]
 800c786:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c78a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800c78e:	f640 030f 	movw	r3, #2063	@ 0x80f
 800c792:	4013      	ands	r3, r2
 800c794:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800c798:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d11b      	bne.n	800c7d8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c7a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c7a4:	f003 0320 	and.w	r3, r3, #32
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d015      	beq.n	800c7d8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c7ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c7b0:	f003 0320 	and.w	r3, r3, #32
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d105      	bne.n	800c7c4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c7b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c7bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d009      	beq.n	800c7d8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	f000 8300 	beq.w	800cdce <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c7d2:	6878      	ldr	r0, [r7, #4]
 800c7d4:	4798      	blx	r3
      }
      return;
 800c7d6:	e2fa      	b.n	800cdce <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c7d8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	f000 8123 	beq.w	800ca28 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c7e2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c7e6:	4b8d      	ldr	r3, [pc, #564]	@ (800ca1c <HAL_UART_IRQHandler+0x2b8>)
 800c7e8:	4013      	ands	r3, r2
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d106      	bne.n	800c7fc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c7ee:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800c7f2:	4b8b      	ldr	r3, [pc, #556]	@ (800ca20 <HAL_UART_IRQHandler+0x2bc>)
 800c7f4:	4013      	ands	r3, r2
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	f000 8116 	beq.w	800ca28 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c7fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c800:	f003 0301 	and.w	r3, r3, #1
 800c804:	2b00      	cmp	r3, #0
 800c806:	d011      	beq.n	800c82c <HAL_UART_IRQHandler+0xc8>
 800c808:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c80c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c810:	2b00      	cmp	r3, #0
 800c812:	d00b      	beq.n	800c82c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	2201      	movs	r2, #1
 800c81a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c822:	f043 0201 	orr.w	r2, r3, #1
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c82c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c830:	f003 0302 	and.w	r3, r3, #2
 800c834:	2b00      	cmp	r3, #0
 800c836:	d011      	beq.n	800c85c <HAL_UART_IRQHandler+0xf8>
 800c838:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c83c:	f003 0301 	and.w	r3, r3, #1
 800c840:	2b00      	cmp	r3, #0
 800c842:	d00b      	beq.n	800c85c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	2202      	movs	r2, #2
 800c84a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c852:	f043 0204 	orr.w	r2, r3, #4
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c85c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c860:	f003 0304 	and.w	r3, r3, #4
 800c864:	2b00      	cmp	r3, #0
 800c866:	d011      	beq.n	800c88c <HAL_UART_IRQHandler+0x128>
 800c868:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c86c:	f003 0301 	and.w	r3, r3, #1
 800c870:	2b00      	cmp	r3, #0
 800c872:	d00b      	beq.n	800c88c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	681b      	ldr	r3, [r3, #0]
 800c878:	2204      	movs	r2, #4
 800c87a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c882:	f043 0202 	orr.w	r2, r3, #2
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c88c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c890:	f003 0308 	and.w	r3, r3, #8
 800c894:	2b00      	cmp	r3, #0
 800c896:	d017      	beq.n	800c8c8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c898:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c89c:	f003 0320 	and.w	r3, r3, #32
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d105      	bne.n	800c8b0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800c8a4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c8a8:	4b5c      	ldr	r3, [pc, #368]	@ (800ca1c <HAL_UART_IRQHandler+0x2b8>)
 800c8aa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c8ac:	2b00      	cmp	r3, #0
 800c8ae:	d00b      	beq.n	800c8c8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	2208      	movs	r2, #8
 800c8b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c8be:	f043 0208 	orr.w	r2, r3, #8
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c8c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c8cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	d012      	beq.n	800c8fa <HAL_UART_IRQHandler+0x196>
 800c8d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c8d8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d00c      	beq.n	800c8fa <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c8e8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c8f0:	f043 0220 	orr.w	r2, r3, #32
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c900:	2b00      	cmp	r3, #0
 800c902:	f000 8266 	beq.w	800cdd2 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c906:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c90a:	f003 0320 	and.w	r3, r3, #32
 800c90e:	2b00      	cmp	r3, #0
 800c910:	d013      	beq.n	800c93a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c912:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c916:	f003 0320 	and.w	r3, r3, #32
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	d105      	bne.n	800c92a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c91e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c922:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c926:	2b00      	cmp	r3, #0
 800c928:	d007      	beq.n	800c93a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d003      	beq.n	800c93a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c936:	6878      	ldr	r0, [r7, #4]
 800c938:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c940:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	689b      	ldr	r3, [r3, #8]
 800c94a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c94e:	2b40      	cmp	r3, #64	@ 0x40
 800c950:	d005      	beq.n	800c95e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c952:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c956:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d054      	beq.n	800ca08 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c95e:	6878      	ldr	r0, [r7, #4]
 800c960:	f000 ffd7 	bl	800d912 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	689b      	ldr	r3, [r3, #8]
 800c96a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c96e:	2b40      	cmp	r3, #64	@ 0x40
 800c970:	d146      	bne.n	800ca00 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	3308      	adds	r3, #8
 800c978:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c97c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c980:	e853 3f00 	ldrex	r3, [r3]
 800c984:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c988:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c98c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c990:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	3308      	adds	r3, #8
 800c99a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c99e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c9a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9a6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c9aa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c9ae:	e841 2300 	strex	r3, r2, [r1]
 800c9b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c9b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d1d9      	bne.n	800c972 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d017      	beq.n	800c9f8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9ce:	4a15      	ldr	r2, [pc, #84]	@ (800ca24 <HAL_UART_IRQHandler+0x2c0>)
 800c9d0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9d8:	4618      	mov	r0, r3
 800c9da:	f7fb fdbd 	bl	8008558 <HAL_DMA_Abort_IT>
 800c9de:	4603      	mov	r3, r0
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d019      	beq.n	800ca18 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c9ec:	687a      	ldr	r2, [r7, #4]
 800c9ee:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800c9f2:	4610      	mov	r0, r2
 800c9f4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c9f6:	e00f      	b.n	800ca18 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c9f8:	6878      	ldr	r0, [r7, #4]
 800c9fa:	f7f9 faa3 	bl	8005f44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c9fe:	e00b      	b.n	800ca18 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ca00:	6878      	ldr	r0, [r7, #4]
 800ca02:	f7f9 fa9f 	bl	8005f44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ca06:	e007      	b.n	800ca18 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ca08:	6878      	ldr	r0, [r7, #4]
 800ca0a:	f7f9 fa9b 	bl	8005f44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	2200      	movs	r2, #0
 800ca12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800ca16:	e1dc      	b.n	800cdd2 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ca18:	bf00      	nop
    return;
 800ca1a:	e1da      	b.n	800cdd2 <HAL_UART_IRQHandler+0x66e>
 800ca1c:	10000001 	.word	0x10000001
 800ca20:	04000120 	.word	0x04000120
 800ca24:	0800dc7f 	.word	0x0800dc7f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ca2c:	2b01      	cmp	r3, #1
 800ca2e:	f040 8170 	bne.w	800cd12 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ca32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ca36:	f003 0310 	and.w	r3, r3, #16
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	f000 8169 	beq.w	800cd12 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ca40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ca44:	f003 0310 	and.w	r3, r3, #16
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	f000 8162 	beq.w	800cd12 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	2210      	movs	r2, #16
 800ca54:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	689b      	ldr	r3, [r3, #8]
 800ca5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ca60:	2b40      	cmp	r3, #64	@ 0x40
 800ca62:	f040 80d8 	bne.w	800cc16 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca6c:	681b      	ldr	r3, [r3, #0]
 800ca6e:	685b      	ldr	r3, [r3, #4]
 800ca70:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ca74:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	f000 80af 	beq.w	800cbdc <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ca84:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ca88:	429a      	cmp	r2, r3
 800ca8a:	f080 80a7 	bcs.w	800cbdc <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ca94:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	f003 0320 	and.w	r3, r3, #32
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	f040 8087 	bne.w	800cbba <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cab4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cab8:	e853 3f00 	ldrex	r3, [r3]
 800cabc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800cac0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cac4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cac8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	461a      	mov	r2, r3
 800cad2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800cad6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800cada:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cade:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800cae2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800cae6:	e841 2300 	strex	r3, r2, [r1]
 800caea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800caee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d1da      	bne.n	800caac <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	3308      	adds	r3, #8
 800cafc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cafe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cb00:	e853 3f00 	ldrex	r3, [r3]
 800cb04:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800cb06:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cb08:	f023 0301 	bic.w	r3, r3, #1
 800cb0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	3308      	adds	r3, #8
 800cb16:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800cb1a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800cb1e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb20:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800cb22:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800cb26:	e841 2300 	strex	r3, r2, [r1]
 800cb2a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800cb2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d1e1      	bne.n	800caf6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	3308      	adds	r3, #8
 800cb38:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb3a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cb3c:	e853 3f00 	ldrex	r3, [r3]
 800cb40:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800cb42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cb44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cb48:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	3308      	adds	r3, #8
 800cb52:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800cb56:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800cb58:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb5a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800cb5c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800cb5e:	e841 2300 	strex	r3, r2, [r1]
 800cb62:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800cb64:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d1e3      	bne.n	800cb32 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	2220      	movs	r2, #32
 800cb6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	2200      	movs	r2, #0
 800cb76:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cb80:	e853 3f00 	ldrex	r3, [r3]
 800cb84:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cb86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cb88:	f023 0310 	bic.w	r3, r3, #16
 800cb8c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	461a      	mov	r2, r3
 800cb96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cb9a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cb9c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb9e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cba0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cba2:	e841 2300 	strex	r3, r2, [r1]
 800cba6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800cba8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d1e4      	bne.n	800cb78 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cbb4:	4618      	mov	r0, r3
 800cbb6:	f7fb fc76 	bl	80084a6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	2202      	movs	r2, #2
 800cbbe:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cbcc:	b29b      	uxth	r3, r3
 800cbce:	1ad3      	subs	r3, r2, r3
 800cbd0:	b29b      	uxth	r3, r3
 800cbd2:	4619      	mov	r1, r3
 800cbd4:	6878      	ldr	r0, [r7, #4]
 800cbd6:	f7f9 f871 	bl	8005cbc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800cbda:	e0fc      	b.n	800cdd6 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cbe2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cbe6:	429a      	cmp	r2, r3
 800cbe8:	f040 80f5 	bne.w	800cdd6 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	f003 0320 	and.w	r3, r3, #32
 800cbfa:	2b20      	cmp	r3, #32
 800cbfc:	f040 80eb 	bne.w	800cdd6 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	2202      	movs	r2, #2
 800cc04:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cc0c:	4619      	mov	r1, r3
 800cc0e:	6878      	ldr	r0, [r7, #4]
 800cc10:	f7f9 f854 	bl	8005cbc <HAL_UARTEx_RxEventCallback>
      return;
 800cc14:	e0df      	b.n	800cdd6 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cc22:	b29b      	uxth	r3, r3
 800cc24:	1ad3      	subs	r3, r2, r3
 800cc26:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cc30:	b29b      	uxth	r3, r3
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	f000 80d1 	beq.w	800cdda <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800cc38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	f000 80cc 	beq.w	800cdda <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc4a:	e853 3f00 	ldrex	r3, [r3]
 800cc4e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cc50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc52:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cc56:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	461a      	mov	r2, r3
 800cc60:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800cc64:	647b      	str	r3, [r7, #68]	@ 0x44
 800cc66:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc68:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cc6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cc6c:	e841 2300 	strex	r3, r2, [r1]
 800cc70:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cc72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d1e4      	bne.n	800cc42 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	3308      	adds	r3, #8
 800cc7e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc82:	e853 3f00 	ldrex	r3, [r3]
 800cc86:	623b      	str	r3, [r7, #32]
   return(result);
 800cc88:	6a3b      	ldr	r3, [r7, #32]
 800cc8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cc8e:	f023 0301 	bic.w	r3, r3, #1
 800cc92:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	3308      	adds	r3, #8
 800cc9c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800cca0:	633a      	str	r2, [r7, #48]	@ 0x30
 800cca2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cca4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cca6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cca8:	e841 2300 	strex	r3, r2, [r1]
 800ccac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ccae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d1e1      	bne.n	800cc78 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	2220      	movs	r2, #32
 800ccb8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	2200      	movs	r2, #0
 800ccc0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	2200      	movs	r2, #0
 800ccc6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccce:	693b      	ldr	r3, [r7, #16]
 800ccd0:	e853 3f00 	ldrex	r3, [r3]
 800ccd4:	60fb      	str	r3, [r7, #12]
   return(result);
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	f023 0310 	bic.w	r3, r3, #16
 800ccdc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	461a      	mov	r2, r3
 800cce6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800ccea:	61fb      	str	r3, [r7, #28]
 800ccec:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccee:	69b9      	ldr	r1, [r7, #24]
 800ccf0:	69fa      	ldr	r2, [r7, #28]
 800ccf2:	e841 2300 	strex	r3, r2, [r1]
 800ccf6:	617b      	str	r3, [r7, #20]
   return(result);
 800ccf8:	697b      	ldr	r3, [r7, #20]
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d1e4      	bne.n	800ccc8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	2202      	movs	r2, #2
 800cd02:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800cd04:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cd08:	4619      	mov	r1, r3
 800cd0a:	6878      	ldr	r0, [r7, #4]
 800cd0c:	f7f8 ffd6 	bl	8005cbc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800cd10:	e063      	b.n	800cdda <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800cd12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd16:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d00e      	beq.n	800cd3c <HAL_UART_IRQHandler+0x5d8>
 800cd1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cd22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d008      	beq.n	800cd3c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800cd32:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800cd34:	6878      	ldr	r0, [r7, #4]
 800cd36:	f000 ffdf 	bl	800dcf8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cd3a:	e051      	b.n	800cde0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800cd3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	d014      	beq.n	800cd72 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800cd48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cd4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d105      	bne.n	800cd60 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800cd54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cd58:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d008      	beq.n	800cd72 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d03a      	beq.n	800cdde <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cd6c:	6878      	ldr	r0, [r7, #4]
 800cd6e:	4798      	blx	r3
    }
    return;
 800cd70:	e035      	b.n	800cdde <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800cd72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d009      	beq.n	800cd92 <HAL_UART_IRQHandler+0x62e>
 800cd7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cd82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d003      	beq.n	800cd92 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800cd8a:	6878      	ldr	r0, [r7, #4]
 800cd8c:	f000 ff89 	bl	800dca2 <UART_EndTransmit_IT>
    return;
 800cd90:	e026      	b.n	800cde0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800cd92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd96:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d009      	beq.n	800cdb2 <HAL_UART_IRQHandler+0x64e>
 800cd9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cda2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d003      	beq.n	800cdb2 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800cdaa:	6878      	ldr	r0, [r7, #4]
 800cdac:	f000 ffb8 	bl	800dd20 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cdb0:	e016      	b.n	800cde0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800cdb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cdb6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d010      	beq.n	800cde0 <HAL_UART_IRQHandler+0x67c>
 800cdbe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	da0c      	bge.n	800cde0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800cdc6:	6878      	ldr	r0, [r7, #4]
 800cdc8:	f000 ffa0 	bl	800dd0c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cdcc:	e008      	b.n	800cde0 <HAL_UART_IRQHandler+0x67c>
      return;
 800cdce:	bf00      	nop
 800cdd0:	e006      	b.n	800cde0 <HAL_UART_IRQHandler+0x67c>
    return;
 800cdd2:	bf00      	nop
 800cdd4:	e004      	b.n	800cde0 <HAL_UART_IRQHandler+0x67c>
      return;
 800cdd6:	bf00      	nop
 800cdd8:	e002      	b.n	800cde0 <HAL_UART_IRQHandler+0x67c>
      return;
 800cdda:	bf00      	nop
 800cddc:	e000      	b.n	800cde0 <HAL_UART_IRQHandler+0x67c>
    return;
 800cdde:	bf00      	nop
  }
}
 800cde0:	37e8      	adds	r7, #232	@ 0xe8
 800cde2:	46bd      	mov	sp, r7
 800cde4:	bd80      	pop	{r7, pc}
 800cde6:	bf00      	nop

0800cde8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800cde8:	b480      	push	{r7}
 800cdea:	b083      	sub	sp, #12
 800cdec:	af00      	add	r7, sp, #0
 800cdee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800cdf0:	bf00      	nop
 800cdf2:	370c      	adds	r7, #12
 800cdf4:	46bd      	mov	sp, r7
 800cdf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdfa:	4770      	bx	lr

0800cdfc <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800cdfc:	b480      	push	{r7}
 800cdfe:	b083      	sub	sp, #12
 800ce00:	af00      	add	r7, sp, #0
 800ce02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800ce04:	bf00      	nop
 800ce06:	370c      	adds	r7, #12
 800ce08:	46bd      	mov	sp, r7
 800ce0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce0e:	4770      	bx	lr

0800ce10 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800ce10:	b480      	push	{r7}
 800ce12:	b083      	sub	sp, #12
 800ce14:	af00      	add	r7, sp, #0
 800ce16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800ce18:	bf00      	nop
 800ce1a:	370c      	adds	r7, #12
 800ce1c:	46bd      	mov	sp, r7
 800ce1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce22:	4770      	bx	lr

0800ce24 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ce24:	b480      	push	{r7}
 800ce26:	b083      	sub	sp, #12
 800ce28:	af00      	add	r7, sp, #0
 800ce2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800ce2c:	bf00      	nop
 800ce2e:	370c      	adds	r7, #12
 800ce30:	46bd      	mov	sp, r7
 800ce32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce36:	4770      	bx	lr

0800ce38 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ce38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ce3c:	b08c      	sub	sp, #48	@ 0x30
 800ce3e:	af00      	add	r7, sp, #0
 800ce40:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ce42:	2300      	movs	r3, #0
 800ce44:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ce48:	697b      	ldr	r3, [r7, #20]
 800ce4a:	689a      	ldr	r2, [r3, #8]
 800ce4c:	697b      	ldr	r3, [r7, #20]
 800ce4e:	691b      	ldr	r3, [r3, #16]
 800ce50:	431a      	orrs	r2, r3
 800ce52:	697b      	ldr	r3, [r7, #20]
 800ce54:	695b      	ldr	r3, [r3, #20]
 800ce56:	431a      	orrs	r2, r3
 800ce58:	697b      	ldr	r3, [r7, #20]
 800ce5a:	69db      	ldr	r3, [r3, #28]
 800ce5c:	4313      	orrs	r3, r2
 800ce5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ce60:	697b      	ldr	r3, [r7, #20]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	681a      	ldr	r2, [r3, #0]
 800ce66:	4bab      	ldr	r3, [pc, #684]	@ (800d114 <UART_SetConfig+0x2dc>)
 800ce68:	4013      	ands	r3, r2
 800ce6a:	697a      	ldr	r2, [r7, #20]
 800ce6c:	6812      	ldr	r2, [r2, #0]
 800ce6e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ce70:	430b      	orrs	r3, r1
 800ce72:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ce74:	697b      	ldr	r3, [r7, #20]
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	685b      	ldr	r3, [r3, #4]
 800ce7a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ce7e:	697b      	ldr	r3, [r7, #20]
 800ce80:	68da      	ldr	r2, [r3, #12]
 800ce82:	697b      	ldr	r3, [r7, #20]
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	430a      	orrs	r2, r1
 800ce88:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ce8a:	697b      	ldr	r3, [r7, #20]
 800ce8c:	699b      	ldr	r3, [r3, #24]
 800ce8e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ce90:	697b      	ldr	r3, [r7, #20]
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	4aa0      	ldr	r2, [pc, #640]	@ (800d118 <UART_SetConfig+0x2e0>)
 800ce96:	4293      	cmp	r3, r2
 800ce98:	d004      	beq.n	800cea4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ce9a:	697b      	ldr	r3, [r7, #20]
 800ce9c:	6a1b      	ldr	r3, [r3, #32]
 800ce9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cea0:	4313      	orrs	r3, r2
 800cea2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800cea4:	697b      	ldr	r3, [r7, #20]
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	689b      	ldr	r3, [r3, #8]
 800ceaa:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800ceae:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800ceb2:	697a      	ldr	r2, [r7, #20]
 800ceb4:	6812      	ldr	r2, [r2, #0]
 800ceb6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ceb8:	430b      	orrs	r3, r1
 800ceba:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800cebc:	697b      	ldr	r3, [r7, #20]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cec2:	f023 010f 	bic.w	r1, r3, #15
 800cec6:	697b      	ldr	r3, [r7, #20]
 800cec8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ceca:	697b      	ldr	r3, [r7, #20]
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	430a      	orrs	r2, r1
 800ced0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ced2:	697b      	ldr	r3, [r7, #20]
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	4a91      	ldr	r2, [pc, #580]	@ (800d11c <UART_SetConfig+0x2e4>)
 800ced8:	4293      	cmp	r3, r2
 800ceda:	d125      	bne.n	800cf28 <UART_SetConfig+0xf0>
 800cedc:	4b90      	ldr	r3, [pc, #576]	@ (800d120 <UART_SetConfig+0x2e8>)
 800cede:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cee2:	f003 0303 	and.w	r3, r3, #3
 800cee6:	2b03      	cmp	r3, #3
 800cee8:	d81a      	bhi.n	800cf20 <UART_SetConfig+0xe8>
 800ceea:	a201      	add	r2, pc, #4	@ (adr r2, 800cef0 <UART_SetConfig+0xb8>)
 800ceec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cef0:	0800cf01 	.word	0x0800cf01
 800cef4:	0800cf11 	.word	0x0800cf11
 800cef8:	0800cf09 	.word	0x0800cf09
 800cefc:	0800cf19 	.word	0x0800cf19
 800cf00:	2301      	movs	r3, #1
 800cf02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf06:	e0d6      	b.n	800d0b6 <UART_SetConfig+0x27e>
 800cf08:	2302      	movs	r3, #2
 800cf0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf0e:	e0d2      	b.n	800d0b6 <UART_SetConfig+0x27e>
 800cf10:	2304      	movs	r3, #4
 800cf12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf16:	e0ce      	b.n	800d0b6 <UART_SetConfig+0x27e>
 800cf18:	2308      	movs	r3, #8
 800cf1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf1e:	e0ca      	b.n	800d0b6 <UART_SetConfig+0x27e>
 800cf20:	2310      	movs	r3, #16
 800cf22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf26:	e0c6      	b.n	800d0b6 <UART_SetConfig+0x27e>
 800cf28:	697b      	ldr	r3, [r7, #20]
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	4a7d      	ldr	r2, [pc, #500]	@ (800d124 <UART_SetConfig+0x2ec>)
 800cf2e:	4293      	cmp	r3, r2
 800cf30:	d138      	bne.n	800cfa4 <UART_SetConfig+0x16c>
 800cf32:	4b7b      	ldr	r3, [pc, #492]	@ (800d120 <UART_SetConfig+0x2e8>)
 800cf34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cf38:	f003 030c 	and.w	r3, r3, #12
 800cf3c:	2b0c      	cmp	r3, #12
 800cf3e:	d82d      	bhi.n	800cf9c <UART_SetConfig+0x164>
 800cf40:	a201      	add	r2, pc, #4	@ (adr r2, 800cf48 <UART_SetConfig+0x110>)
 800cf42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf46:	bf00      	nop
 800cf48:	0800cf7d 	.word	0x0800cf7d
 800cf4c:	0800cf9d 	.word	0x0800cf9d
 800cf50:	0800cf9d 	.word	0x0800cf9d
 800cf54:	0800cf9d 	.word	0x0800cf9d
 800cf58:	0800cf8d 	.word	0x0800cf8d
 800cf5c:	0800cf9d 	.word	0x0800cf9d
 800cf60:	0800cf9d 	.word	0x0800cf9d
 800cf64:	0800cf9d 	.word	0x0800cf9d
 800cf68:	0800cf85 	.word	0x0800cf85
 800cf6c:	0800cf9d 	.word	0x0800cf9d
 800cf70:	0800cf9d 	.word	0x0800cf9d
 800cf74:	0800cf9d 	.word	0x0800cf9d
 800cf78:	0800cf95 	.word	0x0800cf95
 800cf7c:	2300      	movs	r3, #0
 800cf7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf82:	e098      	b.n	800d0b6 <UART_SetConfig+0x27e>
 800cf84:	2302      	movs	r3, #2
 800cf86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf8a:	e094      	b.n	800d0b6 <UART_SetConfig+0x27e>
 800cf8c:	2304      	movs	r3, #4
 800cf8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf92:	e090      	b.n	800d0b6 <UART_SetConfig+0x27e>
 800cf94:	2308      	movs	r3, #8
 800cf96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf9a:	e08c      	b.n	800d0b6 <UART_SetConfig+0x27e>
 800cf9c:	2310      	movs	r3, #16
 800cf9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cfa2:	e088      	b.n	800d0b6 <UART_SetConfig+0x27e>
 800cfa4:	697b      	ldr	r3, [r7, #20]
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	4a5f      	ldr	r2, [pc, #380]	@ (800d128 <UART_SetConfig+0x2f0>)
 800cfaa:	4293      	cmp	r3, r2
 800cfac:	d125      	bne.n	800cffa <UART_SetConfig+0x1c2>
 800cfae:	4b5c      	ldr	r3, [pc, #368]	@ (800d120 <UART_SetConfig+0x2e8>)
 800cfb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cfb4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800cfb8:	2b30      	cmp	r3, #48	@ 0x30
 800cfba:	d016      	beq.n	800cfea <UART_SetConfig+0x1b2>
 800cfbc:	2b30      	cmp	r3, #48	@ 0x30
 800cfbe:	d818      	bhi.n	800cff2 <UART_SetConfig+0x1ba>
 800cfc0:	2b20      	cmp	r3, #32
 800cfc2:	d00a      	beq.n	800cfda <UART_SetConfig+0x1a2>
 800cfc4:	2b20      	cmp	r3, #32
 800cfc6:	d814      	bhi.n	800cff2 <UART_SetConfig+0x1ba>
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d002      	beq.n	800cfd2 <UART_SetConfig+0x19a>
 800cfcc:	2b10      	cmp	r3, #16
 800cfce:	d008      	beq.n	800cfe2 <UART_SetConfig+0x1aa>
 800cfd0:	e00f      	b.n	800cff2 <UART_SetConfig+0x1ba>
 800cfd2:	2300      	movs	r3, #0
 800cfd4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cfd8:	e06d      	b.n	800d0b6 <UART_SetConfig+0x27e>
 800cfda:	2302      	movs	r3, #2
 800cfdc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cfe0:	e069      	b.n	800d0b6 <UART_SetConfig+0x27e>
 800cfe2:	2304      	movs	r3, #4
 800cfe4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cfe8:	e065      	b.n	800d0b6 <UART_SetConfig+0x27e>
 800cfea:	2308      	movs	r3, #8
 800cfec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cff0:	e061      	b.n	800d0b6 <UART_SetConfig+0x27e>
 800cff2:	2310      	movs	r3, #16
 800cff4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cff8:	e05d      	b.n	800d0b6 <UART_SetConfig+0x27e>
 800cffa:	697b      	ldr	r3, [r7, #20]
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	4a4b      	ldr	r2, [pc, #300]	@ (800d12c <UART_SetConfig+0x2f4>)
 800d000:	4293      	cmp	r3, r2
 800d002:	d125      	bne.n	800d050 <UART_SetConfig+0x218>
 800d004:	4b46      	ldr	r3, [pc, #280]	@ (800d120 <UART_SetConfig+0x2e8>)
 800d006:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d00a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800d00e:	2bc0      	cmp	r3, #192	@ 0xc0
 800d010:	d016      	beq.n	800d040 <UART_SetConfig+0x208>
 800d012:	2bc0      	cmp	r3, #192	@ 0xc0
 800d014:	d818      	bhi.n	800d048 <UART_SetConfig+0x210>
 800d016:	2b80      	cmp	r3, #128	@ 0x80
 800d018:	d00a      	beq.n	800d030 <UART_SetConfig+0x1f8>
 800d01a:	2b80      	cmp	r3, #128	@ 0x80
 800d01c:	d814      	bhi.n	800d048 <UART_SetConfig+0x210>
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d002      	beq.n	800d028 <UART_SetConfig+0x1f0>
 800d022:	2b40      	cmp	r3, #64	@ 0x40
 800d024:	d008      	beq.n	800d038 <UART_SetConfig+0x200>
 800d026:	e00f      	b.n	800d048 <UART_SetConfig+0x210>
 800d028:	2300      	movs	r3, #0
 800d02a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d02e:	e042      	b.n	800d0b6 <UART_SetConfig+0x27e>
 800d030:	2302      	movs	r3, #2
 800d032:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d036:	e03e      	b.n	800d0b6 <UART_SetConfig+0x27e>
 800d038:	2304      	movs	r3, #4
 800d03a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d03e:	e03a      	b.n	800d0b6 <UART_SetConfig+0x27e>
 800d040:	2308      	movs	r3, #8
 800d042:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d046:	e036      	b.n	800d0b6 <UART_SetConfig+0x27e>
 800d048:	2310      	movs	r3, #16
 800d04a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d04e:	e032      	b.n	800d0b6 <UART_SetConfig+0x27e>
 800d050:	697b      	ldr	r3, [r7, #20]
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	4a30      	ldr	r2, [pc, #192]	@ (800d118 <UART_SetConfig+0x2e0>)
 800d056:	4293      	cmp	r3, r2
 800d058:	d12a      	bne.n	800d0b0 <UART_SetConfig+0x278>
 800d05a:	4b31      	ldr	r3, [pc, #196]	@ (800d120 <UART_SetConfig+0x2e8>)
 800d05c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d060:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800d064:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d068:	d01a      	beq.n	800d0a0 <UART_SetConfig+0x268>
 800d06a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d06e:	d81b      	bhi.n	800d0a8 <UART_SetConfig+0x270>
 800d070:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d074:	d00c      	beq.n	800d090 <UART_SetConfig+0x258>
 800d076:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d07a:	d815      	bhi.n	800d0a8 <UART_SetConfig+0x270>
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d003      	beq.n	800d088 <UART_SetConfig+0x250>
 800d080:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d084:	d008      	beq.n	800d098 <UART_SetConfig+0x260>
 800d086:	e00f      	b.n	800d0a8 <UART_SetConfig+0x270>
 800d088:	2300      	movs	r3, #0
 800d08a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d08e:	e012      	b.n	800d0b6 <UART_SetConfig+0x27e>
 800d090:	2302      	movs	r3, #2
 800d092:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d096:	e00e      	b.n	800d0b6 <UART_SetConfig+0x27e>
 800d098:	2304      	movs	r3, #4
 800d09a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d09e:	e00a      	b.n	800d0b6 <UART_SetConfig+0x27e>
 800d0a0:	2308      	movs	r3, #8
 800d0a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d0a6:	e006      	b.n	800d0b6 <UART_SetConfig+0x27e>
 800d0a8:	2310      	movs	r3, #16
 800d0aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d0ae:	e002      	b.n	800d0b6 <UART_SetConfig+0x27e>
 800d0b0:	2310      	movs	r3, #16
 800d0b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d0b6:	697b      	ldr	r3, [r7, #20]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	4a17      	ldr	r2, [pc, #92]	@ (800d118 <UART_SetConfig+0x2e0>)
 800d0bc:	4293      	cmp	r3, r2
 800d0be:	f040 80a8 	bne.w	800d212 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d0c2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d0c6:	2b08      	cmp	r3, #8
 800d0c8:	d834      	bhi.n	800d134 <UART_SetConfig+0x2fc>
 800d0ca:	a201      	add	r2, pc, #4	@ (adr r2, 800d0d0 <UART_SetConfig+0x298>)
 800d0cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0d0:	0800d0f5 	.word	0x0800d0f5
 800d0d4:	0800d135 	.word	0x0800d135
 800d0d8:	0800d0fd 	.word	0x0800d0fd
 800d0dc:	0800d135 	.word	0x0800d135
 800d0e0:	0800d103 	.word	0x0800d103
 800d0e4:	0800d135 	.word	0x0800d135
 800d0e8:	0800d135 	.word	0x0800d135
 800d0ec:	0800d135 	.word	0x0800d135
 800d0f0:	0800d10b 	.word	0x0800d10b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d0f4:	f7fe ff58 	bl	800bfa8 <HAL_RCC_GetPCLK1Freq>
 800d0f8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d0fa:	e021      	b.n	800d140 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d0fc:	4b0c      	ldr	r3, [pc, #48]	@ (800d130 <UART_SetConfig+0x2f8>)
 800d0fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d100:	e01e      	b.n	800d140 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d102:	f7fe fee3 	bl	800becc <HAL_RCC_GetSysClockFreq>
 800d106:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d108:	e01a      	b.n	800d140 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d10a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d10e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d110:	e016      	b.n	800d140 <UART_SetConfig+0x308>
 800d112:	bf00      	nop
 800d114:	cfff69f3 	.word	0xcfff69f3
 800d118:	40008000 	.word	0x40008000
 800d11c:	40013800 	.word	0x40013800
 800d120:	40021000 	.word	0x40021000
 800d124:	40004400 	.word	0x40004400
 800d128:	40004800 	.word	0x40004800
 800d12c:	40004c00 	.word	0x40004c00
 800d130:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800d134:	2300      	movs	r3, #0
 800d136:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d138:	2301      	movs	r3, #1
 800d13a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d13e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d142:	2b00      	cmp	r3, #0
 800d144:	f000 812a 	beq.w	800d39c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d148:	697b      	ldr	r3, [r7, #20]
 800d14a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d14c:	4a9e      	ldr	r2, [pc, #632]	@ (800d3c8 <UART_SetConfig+0x590>)
 800d14e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d152:	461a      	mov	r2, r3
 800d154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d156:	fbb3 f3f2 	udiv	r3, r3, r2
 800d15a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d15c:	697b      	ldr	r3, [r7, #20]
 800d15e:	685a      	ldr	r2, [r3, #4]
 800d160:	4613      	mov	r3, r2
 800d162:	005b      	lsls	r3, r3, #1
 800d164:	4413      	add	r3, r2
 800d166:	69ba      	ldr	r2, [r7, #24]
 800d168:	429a      	cmp	r2, r3
 800d16a:	d305      	bcc.n	800d178 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d16c:	697b      	ldr	r3, [r7, #20]
 800d16e:	685b      	ldr	r3, [r3, #4]
 800d170:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d172:	69ba      	ldr	r2, [r7, #24]
 800d174:	429a      	cmp	r2, r3
 800d176:	d903      	bls.n	800d180 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800d178:	2301      	movs	r3, #1
 800d17a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d17e:	e10d      	b.n	800d39c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d182:	2200      	movs	r2, #0
 800d184:	60bb      	str	r3, [r7, #8]
 800d186:	60fa      	str	r2, [r7, #12]
 800d188:	697b      	ldr	r3, [r7, #20]
 800d18a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d18c:	4a8e      	ldr	r2, [pc, #568]	@ (800d3c8 <UART_SetConfig+0x590>)
 800d18e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d192:	b29b      	uxth	r3, r3
 800d194:	2200      	movs	r2, #0
 800d196:	603b      	str	r3, [r7, #0]
 800d198:	607a      	str	r2, [r7, #4]
 800d19a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d19e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800d1a2:	f7f3 fd29 	bl	8000bf8 <__aeabi_uldivmod>
 800d1a6:	4602      	mov	r2, r0
 800d1a8:	460b      	mov	r3, r1
 800d1aa:	4610      	mov	r0, r2
 800d1ac:	4619      	mov	r1, r3
 800d1ae:	f04f 0200 	mov.w	r2, #0
 800d1b2:	f04f 0300 	mov.w	r3, #0
 800d1b6:	020b      	lsls	r3, r1, #8
 800d1b8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d1bc:	0202      	lsls	r2, r0, #8
 800d1be:	6979      	ldr	r1, [r7, #20]
 800d1c0:	6849      	ldr	r1, [r1, #4]
 800d1c2:	0849      	lsrs	r1, r1, #1
 800d1c4:	2000      	movs	r0, #0
 800d1c6:	460c      	mov	r4, r1
 800d1c8:	4605      	mov	r5, r0
 800d1ca:	eb12 0804 	adds.w	r8, r2, r4
 800d1ce:	eb43 0905 	adc.w	r9, r3, r5
 800d1d2:	697b      	ldr	r3, [r7, #20]
 800d1d4:	685b      	ldr	r3, [r3, #4]
 800d1d6:	2200      	movs	r2, #0
 800d1d8:	469a      	mov	sl, r3
 800d1da:	4693      	mov	fp, r2
 800d1dc:	4652      	mov	r2, sl
 800d1de:	465b      	mov	r3, fp
 800d1e0:	4640      	mov	r0, r8
 800d1e2:	4649      	mov	r1, r9
 800d1e4:	f7f3 fd08 	bl	8000bf8 <__aeabi_uldivmod>
 800d1e8:	4602      	mov	r2, r0
 800d1ea:	460b      	mov	r3, r1
 800d1ec:	4613      	mov	r3, r2
 800d1ee:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d1f0:	6a3b      	ldr	r3, [r7, #32]
 800d1f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d1f6:	d308      	bcc.n	800d20a <UART_SetConfig+0x3d2>
 800d1f8:	6a3b      	ldr	r3, [r7, #32]
 800d1fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d1fe:	d204      	bcs.n	800d20a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800d200:	697b      	ldr	r3, [r7, #20]
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	6a3a      	ldr	r2, [r7, #32]
 800d206:	60da      	str	r2, [r3, #12]
 800d208:	e0c8      	b.n	800d39c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800d20a:	2301      	movs	r3, #1
 800d20c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d210:	e0c4      	b.n	800d39c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d212:	697b      	ldr	r3, [r7, #20]
 800d214:	69db      	ldr	r3, [r3, #28]
 800d216:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d21a:	d167      	bne.n	800d2ec <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800d21c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d220:	2b08      	cmp	r3, #8
 800d222:	d828      	bhi.n	800d276 <UART_SetConfig+0x43e>
 800d224:	a201      	add	r2, pc, #4	@ (adr r2, 800d22c <UART_SetConfig+0x3f4>)
 800d226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d22a:	bf00      	nop
 800d22c:	0800d251 	.word	0x0800d251
 800d230:	0800d259 	.word	0x0800d259
 800d234:	0800d261 	.word	0x0800d261
 800d238:	0800d277 	.word	0x0800d277
 800d23c:	0800d267 	.word	0x0800d267
 800d240:	0800d277 	.word	0x0800d277
 800d244:	0800d277 	.word	0x0800d277
 800d248:	0800d277 	.word	0x0800d277
 800d24c:	0800d26f 	.word	0x0800d26f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d250:	f7fe feaa 	bl	800bfa8 <HAL_RCC_GetPCLK1Freq>
 800d254:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d256:	e014      	b.n	800d282 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d258:	f7fe febc 	bl	800bfd4 <HAL_RCC_GetPCLK2Freq>
 800d25c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d25e:	e010      	b.n	800d282 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d260:	4b5a      	ldr	r3, [pc, #360]	@ (800d3cc <UART_SetConfig+0x594>)
 800d262:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d264:	e00d      	b.n	800d282 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d266:	f7fe fe31 	bl	800becc <HAL_RCC_GetSysClockFreq>
 800d26a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d26c:	e009      	b.n	800d282 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d26e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d272:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d274:	e005      	b.n	800d282 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800d276:	2300      	movs	r3, #0
 800d278:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d27a:	2301      	movs	r3, #1
 800d27c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d280:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d284:	2b00      	cmp	r3, #0
 800d286:	f000 8089 	beq.w	800d39c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d28a:	697b      	ldr	r3, [r7, #20]
 800d28c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d28e:	4a4e      	ldr	r2, [pc, #312]	@ (800d3c8 <UART_SetConfig+0x590>)
 800d290:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d294:	461a      	mov	r2, r3
 800d296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d298:	fbb3 f3f2 	udiv	r3, r3, r2
 800d29c:	005a      	lsls	r2, r3, #1
 800d29e:	697b      	ldr	r3, [r7, #20]
 800d2a0:	685b      	ldr	r3, [r3, #4]
 800d2a2:	085b      	lsrs	r3, r3, #1
 800d2a4:	441a      	add	r2, r3
 800d2a6:	697b      	ldr	r3, [r7, #20]
 800d2a8:	685b      	ldr	r3, [r3, #4]
 800d2aa:	fbb2 f3f3 	udiv	r3, r2, r3
 800d2ae:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d2b0:	6a3b      	ldr	r3, [r7, #32]
 800d2b2:	2b0f      	cmp	r3, #15
 800d2b4:	d916      	bls.n	800d2e4 <UART_SetConfig+0x4ac>
 800d2b6:	6a3b      	ldr	r3, [r7, #32]
 800d2b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d2bc:	d212      	bcs.n	800d2e4 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d2be:	6a3b      	ldr	r3, [r7, #32]
 800d2c0:	b29b      	uxth	r3, r3
 800d2c2:	f023 030f 	bic.w	r3, r3, #15
 800d2c6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d2c8:	6a3b      	ldr	r3, [r7, #32]
 800d2ca:	085b      	lsrs	r3, r3, #1
 800d2cc:	b29b      	uxth	r3, r3
 800d2ce:	f003 0307 	and.w	r3, r3, #7
 800d2d2:	b29a      	uxth	r2, r3
 800d2d4:	8bfb      	ldrh	r3, [r7, #30]
 800d2d6:	4313      	orrs	r3, r2
 800d2d8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800d2da:	697b      	ldr	r3, [r7, #20]
 800d2dc:	681b      	ldr	r3, [r3, #0]
 800d2de:	8bfa      	ldrh	r2, [r7, #30]
 800d2e0:	60da      	str	r2, [r3, #12]
 800d2e2:	e05b      	b.n	800d39c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800d2e4:	2301      	movs	r3, #1
 800d2e6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d2ea:	e057      	b.n	800d39c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d2ec:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d2f0:	2b08      	cmp	r3, #8
 800d2f2:	d828      	bhi.n	800d346 <UART_SetConfig+0x50e>
 800d2f4:	a201      	add	r2, pc, #4	@ (adr r2, 800d2fc <UART_SetConfig+0x4c4>)
 800d2f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2fa:	bf00      	nop
 800d2fc:	0800d321 	.word	0x0800d321
 800d300:	0800d329 	.word	0x0800d329
 800d304:	0800d331 	.word	0x0800d331
 800d308:	0800d347 	.word	0x0800d347
 800d30c:	0800d337 	.word	0x0800d337
 800d310:	0800d347 	.word	0x0800d347
 800d314:	0800d347 	.word	0x0800d347
 800d318:	0800d347 	.word	0x0800d347
 800d31c:	0800d33f 	.word	0x0800d33f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d320:	f7fe fe42 	bl	800bfa8 <HAL_RCC_GetPCLK1Freq>
 800d324:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d326:	e014      	b.n	800d352 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d328:	f7fe fe54 	bl	800bfd4 <HAL_RCC_GetPCLK2Freq>
 800d32c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d32e:	e010      	b.n	800d352 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d330:	4b26      	ldr	r3, [pc, #152]	@ (800d3cc <UART_SetConfig+0x594>)
 800d332:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d334:	e00d      	b.n	800d352 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d336:	f7fe fdc9 	bl	800becc <HAL_RCC_GetSysClockFreq>
 800d33a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d33c:	e009      	b.n	800d352 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d33e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d342:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d344:	e005      	b.n	800d352 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800d346:	2300      	movs	r3, #0
 800d348:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d34a:	2301      	movs	r3, #1
 800d34c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d350:	bf00      	nop
    }

    if (pclk != 0U)
 800d352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d354:	2b00      	cmp	r3, #0
 800d356:	d021      	beq.n	800d39c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d358:	697b      	ldr	r3, [r7, #20]
 800d35a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d35c:	4a1a      	ldr	r2, [pc, #104]	@ (800d3c8 <UART_SetConfig+0x590>)
 800d35e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d362:	461a      	mov	r2, r3
 800d364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d366:	fbb3 f2f2 	udiv	r2, r3, r2
 800d36a:	697b      	ldr	r3, [r7, #20]
 800d36c:	685b      	ldr	r3, [r3, #4]
 800d36e:	085b      	lsrs	r3, r3, #1
 800d370:	441a      	add	r2, r3
 800d372:	697b      	ldr	r3, [r7, #20]
 800d374:	685b      	ldr	r3, [r3, #4]
 800d376:	fbb2 f3f3 	udiv	r3, r2, r3
 800d37a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d37c:	6a3b      	ldr	r3, [r7, #32]
 800d37e:	2b0f      	cmp	r3, #15
 800d380:	d909      	bls.n	800d396 <UART_SetConfig+0x55e>
 800d382:	6a3b      	ldr	r3, [r7, #32]
 800d384:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d388:	d205      	bcs.n	800d396 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d38a:	6a3b      	ldr	r3, [r7, #32]
 800d38c:	b29a      	uxth	r2, r3
 800d38e:	697b      	ldr	r3, [r7, #20]
 800d390:	681b      	ldr	r3, [r3, #0]
 800d392:	60da      	str	r2, [r3, #12]
 800d394:	e002      	b.n	800d39c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800d396:	2301      	movs	r3, #1
 800d398:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d39c:	697b      	ldr	r3, [r7, #20]
 800d39e:	2201      	movs	r2, #1
 800d3a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800d3a4:	697b      	ldr	r3, [r7, #20]
 800d3a6:	2201      	movs	r2, #1
 800d3a8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d3ac:	697b      	ldr	r3, [r7, #20]
 800d3ae:	2200      	movs	r2, #0
 800d3b0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d3b2:	697b      	ldr	r3, [r7, #20]
 800d3b4:	2200      	movs	r2, #0
 800d3b6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d3b8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800d3bc:	4618      	mov	r0, r3
 800d3be:	3730      	adds	r7, #48	@ 0x30
 800d3c0:	46bd      	mov	sp, r7
 800d3c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d3c6:	bf00      	nop
 800d3c8:	08016bc4 	.word	0x08016bc4
 800d3cc:	00f42400 	.word	0x00f42400

0800d3d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d3d0:	b480      	push	{r7}
 800d3d2:	b083      	sub	sp, #12
 800d3d4:	af00      	add	r7, sp, #0
 800d3d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3dc:	f003 0308 	and.w	r3, r3, #8
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d00a      	beq.n	800d3fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	685b      	ldr	r3, [r3, #4]
 800d3ea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	681b      	ldr	r3, [r3, #0]
 800d3f6:	430a      	orrs	r2, r1
 800d3f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3fe:	f003 0301 	and.w	r3, r3, #1
 800d402:	2b00      	cmp	r3, #0
 800d404:	d00a      	beq.n	800d41c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	685b      	ldr	r3, [r3, #4]
 800d40c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	430a      	orrs	r2, r1
 800d41a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d420:	f003 0302 	and.w	r3, r3, #2
 800d424:	2b00      	cmp	r3, #0
 800d426:	d00a      	beq.n	800d43e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	681b      	ldr	r3, [r3, #0]
 800d42c:	685b      	ldr	r3, [r3, #4]
 800d42e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	430a      	orrs	r2, r1
 800d43c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d442:	f003 0304 	and.w	r3, r3, #4
 800d446:	2b00      	cmp	r3, #0
 800d448:	d00a      	beq.n	800d460 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	685b      	ldr	r3, [r3, #4]
 800d450:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	430a      	orrs	r2, r1
 800d45e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d464:	f003 0310 	and.w	r3, r3, #16
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d00a      	beq.n	800d482 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	689b      	ldr	r3, [r3, #8]
 800d472:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	430a      	orrs	r2, r1
 800d480:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d486:	f003 0320 	and.w	r3, r3, #32
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d00a      	beq.n	800d4a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	689b      	ldr	r3, [r3, #8]
 800d494:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	430a      	orrs	r2, r1
 800d4a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d01a      	beq.n	800d4e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	685b      	ldr	r3, [r3, #4]
 800d4b6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	430a      	orrs	r2, r1
 800d4c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d4ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d4ce:	d10a      	bne.n	800d4e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	685b      	ldr	r3, [r3, #4]
 800d4d6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	430a      	orrs	r2, r1
 800d4e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d00a      	beq.n	800d508 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	685b      	ldr	r3, [r3, #4]
 800d4f8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	430a      	orrs	r2, r1
 800d506:	605a      	str	r2, [r3, #4]
  }
}
 800d508:	bf00      	nop
 800d50a:	370c      	adds	r7, #12
 800d50c:	46bd      	mov	sp, r7
 800d50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d512:	4770      	bx	lr

0800d514 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d514:	b580      	push	{r7, lr}
 800d516:	b098      	sub	sp, #96	@ 0x60
 800d518:	af02      	add	r7, sp, #8
 800d51a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	2200      	movs	r2, #0
 800d520:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d524:	f7f8 feb8 	bl	8006298 <HAL_GetTick>
 800d528:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	f003 0308 	and.w	r3, r3, #8
 800d534:	2b08      	cmp	r3, #8
 800d536:	d12f      	bne.n	800d598 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d538:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d53c:	9300      	str	r3, [sp, #0]
 800d53e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d540:	2200      	movs	r2, #0
 800d542:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d546:	6878      	ldr	r0, [r7, #4]
 800d548:	f000 f88e 	bl	800d668 <UART_WaitOnFlagUntilTimeout>
 800d54c:	4603      	mov	r3, r0
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d022      	beq.n	800d598 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d55a:	e853 3f00 	ldrex	r3, [r3]
 800d55e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d560:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d562:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d566:	653b      	str	r3, [r7, #80]	@ 0x50
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	461a      	mov	r2, r3
 800d56e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d570:	647b      	str	r3, [r7, #68]	@ 0x44
 800d572:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d574:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d576:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d578:	e841 2300 	strex	r3, r2, [r1]
 800d57c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d57e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d580:	2b00      	cmp	r3, #0
 800d582:	d1e6      	bne.n	800d552 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	2220      	movs	r2, #32
 800d588:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	2200      	movs	r2, #0
 800d590:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d594:	2303      	movs	r3, #3
 800d596:	e063      	b.n	800d660 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	681b      	ldr	r3, [r3, #0]
 800d59c:	681b      	ldr	r3, [r3, #0]
 800d59e:	f003 0304 	and.w	r3, r3, #4
 800d5a2:	2b04      	cmp	r3, #4
 800d5a4:	d149      	bne.n	800d63a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d5a6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d5aa:	9300      	str	r3, [sp, #0]
 800d5ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d5ae:	2200      	movs	r2, #0
 800d5b0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d5b4:	6878      	ldr	r0, [r7, #4]
 800d5b6:	f000 f857 	bl	800d668 <UART_WaitOnFlagUntilTimeout>
 800d5ba:	4603      	mov	r3, r0
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	d03c      	beq.n	800d63a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5c8:	e853 3f00 	ldrex	r3, [r3]
 800d5cc:	623b      	str	r3, [r7, #32]
   return(result);
 800d5ce:	6a3b      	ldr	r3, [r7, #32]
 800d5d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d5d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	461a      	mov	r2, r3
 800d5dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d5de:	633b      	str	r3, [r7, #48]	@ 0x30
 800d5e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d5e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d5e6:	e841 2300 	strex	r3, r2, [r1]
 800d5ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d5ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d1e6      	bne.n	800d5c0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	3308      	adds	r3, #8
 800d5f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5fa:	693b      	ldr	r3, [r7, #16]
 800d5fc:	e853 3f00 	ldrex	r3, [r3]
 800d600:	60fb      	str	r3, [r7, #12]
   return(result);
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	f023 0301 	bic.w	r3, r3, #1
 800d608:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	681b      	ldr	r3, [r3, #0]
 800d60e:	3308      	adds	r3, #8
 800d610:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d612:	61fa      	str	r2, [r7, #28]
 800d614:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d616:	69b9      	ldr	r1, [r7, #24]
 800d618:	69fa      	ldr	r2, [r7, #28]
 800d61a:	e841 2300 	strex	r3, r2, [r1]
 800d61e:	617b      	str	r3, [r7, #20]
   return(result);
 800d620:	697b      	ldr	r3, [r7, #20]
 800d622:	2b00      	cmp	r3, #0
 800d624:	d1e5      	bne.n	800d5f2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	2220      	movs	r2, #32
 800d62a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	2200      	movs	r2, #0
 800d632:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d636:	2303      	movs	r3, #3
 800d638:	e012      	b.n	800d660 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	2220      	movs	r2, #32
 800d63e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	2220      	movs	r2, #32
 800d646:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	2200      	movs	r2, #0
 800d64e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	2200      	movs	r2, #0
 800d654:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	2200      	movs	r2, #0
 800d65a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d65e:	2300      	movs	r3, #0
}
 800d660:	4618      	mov	r0, r3
 800d662:	3758      	adds	r7, #88	@ 0x58
 800d664:	46bd      	mov	sp, r7
 800d666:	bd80      	pop	{r7, pc}

0800d668 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d668:	b580      	push	{r7, lr}
 800d66a:	b084      	sub	sp, #16
 800d66c:	af00      	add	r7, sp, #0
 800d66e:	60f8      	str	r0, [r7, #12]
 800d670:	60b9      	str	r1, [r7, #8]
 800d672:	603b      	str	r3, [r7, #0]
 800d674:	4613      	mov	r3, r2
 800d676:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d678:	e04f      	b.n	800d71a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d67a:	69bb      	ldr	r3, [r7, #24]
 800d67c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d680:	d04b      	beq.n	800d71a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d682:	f7f8 fe09 	bl	8006298 <HAL_GetTick>
 800d686:	4602      	mov	r2, r0
 800d688:	683b      	ldr	r3, [r7, #0]
 800d68a:	1ad3      	subs	r3, r2, r3
 800d68c:	69ba      	ldr	r2, [r7, #24]
 800d68e:	429a      	cmp	r2, r3
 800d690:	d302      	bcc.n	800d698 <UART_WaitOnFlagUntilTimeout+0x30>
 800d692:	69bb      	ldr	r3, [r7, #24]
 800d694:	2b00      	cmp	r3, #0
 800d696:	d101      	bne.n	800d69c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d698:	2303      	movs	r3, #3
 800d69a:	e04e      	b.n	800d73a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	681b      	ldr	r3, [r3, #0]
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	f003 0304 	and.w	r3, r3, #4
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d037      	beq.n	800d71a <UART_WaitOnFlagUntilTimeout+0xb2>
 800d6aa:	68bb      	ldr	r3, [r7, #8]
 800d6ac:	2b80      	cmp	r3, #128	@ 0x80
 800d6ae:	d034      	beq.n	800d71a <UART_WaitOnFlagUntilTimeout+0xb2>
 800d6b0:	68bb      	ldr	r3, [r7, #8]
 800d6b2:	2b40      	cmp	r3, #64	@ 0x40
 800d6b4:	d031      	beq.n	800d71a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	69db      	ldr	r3, [r3, #28]
 800d6bc:	f003 0308 	and.w	r3, r3, #8
 800d6c0:	2b08      	cmp	r3, #8
 800d6c2:	d110      	bne.n	800d6e6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	2208      	movs	r2, #8
 800d6ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d6cc:	68f8      	ldr	r0, [r7, #12]
 800d6ce:	f000 f920 	bl	800d912 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d6d2:	68fb      	ldr	r3, [r7, #12]
 800d6d4:	2208      	movs	r2, #8
 800d6d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	2200      	movs	r2, #0
 800d6de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800d6e2:	2301      	movs	r3, #1
 800d6e4:	e029      	b.n	800d73a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d6e6:	68fb      	ldr	r3, [r7, #12]
 800d6e8:	681b      	ldr	r3, [r3, #0]
 800d6ea:	69db      	ldr	r3, [r3, #28]
 800d6ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d6f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d6f4:	d111      	bne.n	800d71a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	681b      	ldr	r3, [r3, #0]
 800d6fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d6fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d700:	68f8      	ldr	r0, [r7, #12]
 800d702:	f000 f906 	bl	800d912 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d706:	68fb      	ldr	r3, [r7, #12]
 800d708:	2220      	movs	r2, #32
 800d70a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d70e:	68fb      	ldr	r3, [r7, #12]
 800d710:	2200      	movs	r2, #0
 800d712:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800d716:	2303      	movs	r3, #3
 800d718:	e00f      	b.n	800d73a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	69da      	ldr	r2, [r3, #28]
 800d720:	68bb      	ldr	r3, [r7, #8]
 800d722:	4013      	ands	r3, r2
 800d724:	68ba      	ldr	r2, [r7, #8]
 800d726:	429a      	cmp	r2, r3
 800d728:	bf0c      	ite	eq
 800d72a:	2301      	moveq	r3, #1
 800d72c:	2300      	movne	r3, #0
 800d72e:	b2db      	uxtb	r3, r3
 800d730:	461a      	mov	r2, r3
 800d732:	79fb      	ldrb	r3, [r7, #7]
 800d734:	429a      	cmp	r2, r3
 800d736:	d0a0      	beq.n	800d67a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d738:	2300      	movs	r3, #0
}
 800d73a:	4618      	mov	r0, r3
 800d73c:	3710      	adds	r7, #16
 800d73e:	46bd      	mov	sp, r7
 800d740:	bd80      	pop	{r7, pc}
	...

0800d744 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d744:	b580      	push	{r7, lr}
 800d746:	b096      	sub	sp, #88	@ 0x58
 800d748:	af00      	add	r7, sp, #0
 800d74a:	60f8      	str	r0, [r7, #12]
 800d74c:	60b9      	str	r1, [r7, #8]
 800d74e:	4613      	mov	r3, r2
 800d750:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800d752:	68fb      	ldr	r3, [r7, #12]
 800d754:	68ba      	ldr	r2, [r7, #8]
 800d756:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800d758:	68fb      	ldr	r3, [r7, #12]
 800d75a:	88fa      	ldrh	r2, [r7, #6]
 800d75c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	2200      	movs	r2, #0
 800d764:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	2222      	movs	r2, #34	@ 0x22
 800d76c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800d770:	68fb      	ldr	r3, [r7, #12]
 800d772:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d776:	2b00      	cmp	r3, #0
 800d778:	d02d      	beq.n	800d7d6 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800d77a:	68fb      	ldr	r3, [r7, #12]
 800d77c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d780:	4a40      	ldr	r2, [pc, #256]	@ (800d884 <UART_Start_Receive_DMA+0x140>)
 800d782:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d78a:	4a3f      	ldr	r2, [pc, #252]	@ (800d888 <UART_Start_Receive_DMA+0x144>)
 800d78c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800d78e:	68fb      	ldr	r3, [r7, #12]
 800d790:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d794:	4a3d      	ldr	r2, [pc, #244]	@ (800d88c <UART_Start_Receive_DMA+0x148>)
 800d796:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800d798:	68fb      	ldr	r3, [r7, #12]
 800d79a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d79e:	2200      	movs	r2, #0
 800d7a0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800d7a2:	68fb      	ldr	r3, [r7, #12]
 800d7a4:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	681b      	ldr	r3, [r3, #0]
 800d7ac:	3324      	adds	r3, #36	@ 0x24
 800d7ae:	4619      	mov	r1, r3
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d7b4:	461a      	mov	r2, r3
 800d7b6:	88fb      	ldrh	r3, [r7, #6]
 800d7b8:	f7fa fdfa 	bl	80083b0 <HAL_DMA_Start_IT>
 800d7bc:	4603      	mov	r3, r0
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	d009      	beq.n	800d7d6 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	2210      	movs	r2, #16
 800d7c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	2220      	movs	r2, #32
 800d7ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800d7d2:	2301      	movs	r3, #1
 800d7d4:	e051      	b.n	800d87a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800d7d6:	68fb      	ldr	r3, [r7, #12]
 800d7d8:	691b      	ldr	r3, [r3, #16]
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d018      	beq.n	800d810 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d7e6:	e853 3f00 	ldrex	r3, [r3]
 800d7ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d7ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d7f2:	657b      	str	r3, [r7, #84]	@ 0x54
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	461a      	mov	r2, r3
 800d7fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d7fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d7fe:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d800:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d802:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d804:	e841 2300 	strex	r3, r2, [r1]
 800d808:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800d80a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d1e6      	bne.n	800d7de <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d810:	68fb      	ldr	r3, [r7, #12]
 800d812:	681b      	ldr	r3, [r3, #0]
 800d814:	3308      	adds	r3, #8
 800d816:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d818:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d81a:	e853 3f00 	ldrex	r3, [r3]
 800d81e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d822:	f043 0301 	orr.w	r3, r3, #1
 800d826:	653b      	str	r3, [r7, #80]	@ 0x50
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	3308      	adds	r3, #8
 800d82e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d830:	637a      	str	r2, [r7, #52]	@ 0x34
 800d832:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d834:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d836:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d838:	e841 2300 	strex	r3, r2, [r1]
 800d83c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800d83e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d840:	2b00      	cmp	r3, #0
 800d842:	d1e5      	bne.n	800d810 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	3308      	adds	r3, #8
 800d84a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d84c:	697b      	ldr	r3, [r7, #20]
 800d84e:	e853 3f00 	ldrex	r3, [r3]
 800d852:	613b      	str	r3, [r7, #16]
   return(result);
 800d854:	693b      	ldr	r3, [r7, #16]
 800d856:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d85a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	3308      	adds	r3, #8
 800d862:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d864:	623a      	str	r2, [r7, #32]
 800d866:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d868:	69f9      	ldr	r1, [r7, #28]
 800d86a:	6a3a      	ldr	r2, [r7, #32]
 800d86c:	e841 2300 	strex	r3, r2, [r1]
 800d870:	61bb      	str	r3, [r7, #24]
   return(result);
 800d872:	69bb      	ldr	r3, [r7, #24]
 800d874:	2b00      	cmp	r3, #0
 800d876:	d1e5      	bne.n	800d844 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800d878:	2300      	movs	r3, #0
}
 800d87a:	4618      	mov	r0, r3
 800d87c:	3758      	adds	r7, #88	@ 0x58
 800d87e:	46bd      	mov	sp, r7
 800d880:	bd80      	pop	{r7, pc}
 800d882:	bf00      	nop
 800d884:	0800da95 	.word	0x0800da95
 800d888:	0800dbc1 	.word	0x0800dbc1
 800d88c:	0800dbff 	.word	0x0800dbff

0800d890 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800d890:	b480      	push	{r7}
 800d892:	b08f      	sub	sp, #60	@ 0x3c
 800d894:	af00      	add	r7, sp, #0
 800d896:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d89e:	6a3b      	ldr	r3, [r7, #32]
 800d8a0:	e853 3f00 	ldrex	r3, [r3]
 800d8a4:	61fb      	str	r3, [r7, #28]
   return(result);
 800d8a6:	69fb      	ldr	r3, [r7, #28]
 800d8a8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800d8ac:	637b      	str	r3, [r7, #52]	@ 0x34
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	461a      	mov	r2, r3
 800d8b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d8b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d8b8:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d8bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d8be:	e841 2300 	strex	r3, r2, [r1]
 800d8c2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d8c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d1e6      	bne.n	800d898 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	3308      	adds	r3, #8
 800d8d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8d2:	68fb      	ldr	r3, [r7, #12]
 800d8d4:	e853 3f00 	ldrex	r3, [r3]
 800d8d8:	60bb      	str	r3, [r7, #8]
   return(result);
 800d8da:	68bb      	ldr	r3, [r7, #8]
 800d8dc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800d8e0:	633b      	str	r3, [r7, #48]	@ 0x30
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	3308      	adds	r3, #8
 800d8e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d8ea:	61ba      	str	r2, [r7, #24]
 800d8ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8ee:	6979      	ldr	r1, [r7, #20]
 800d8f0:	69ba      	ldr	r2, [r7, #24]
 800d8f2:	e841 2300 	strex	r3, r2, [r1]
 800d8f6:	613b      	str	r3, [r7, #16]
   return(result);
 800d8f8:	693b      	ldr	r3, [r7, #16]
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d1e5      	bne.n	800d8ca <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	2220      	movs	r2, #32
 800d902:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800d906:	bf00      	nop
 800d908:	373c      	adds	r7, #60	@ 0x3c
 800d90a:	46bd      	mov	sp, r7
 800d90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d910:	4770      	bx	lr

0800d912 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d912:	b480      	push	{r7}
 800d914:	b095      	sub	sp, #84	@ 0x54
 800d916:	af00      	add	r7, sp, #0
 800d918:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d920:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d922:	e853 3f00 	ldrex	r3, [r3]
 800d926:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d92a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d92e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	461a      	mov	r2, r3
 800d936:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d938:	643b      	str	r3, [r7, #64]	@ 0x40
 800d93a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d93c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d93e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d940:	e841 2300 	strex	r3, r2, [r1]
 800d944:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d946:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d948:	2b00      	cmp	r3, #0
 800d94a:	d1e6      	bne.n	800d91a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	3308      	adds	r3, #8
 800d952:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d954:	6a3b      	ldr	r3, [r7, #32]
 800d956:	e853 3f00 	ldrex	r3, [r3]
 800d95a:	61fb      	str	r3, [r7, #28]
   return(result);
 800d95c:	69fb      	ldr	r3, [r7, #28]
 800d95e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d962:	f023 0301 	bic.w	r3, r3, #1
 800d966:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	3308      	adds	r3, #8
 800d96e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d970:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d972:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d974:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d976:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d978:	e841 2300 	strex	r3, r2, [r1]
 800d97c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d97e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d980:	2b00      	cmp	r3, #0
 800d982:	d1e3      	bne.n	800d94c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d988:	2b01      	cmp	r3, #1
 800d98a:	d118      	bne.n	800d9be <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	681b      	ldr	r3, [r3, #0]
 800d990:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d992:	68fb      	ldr	r3, [r7, #12]
 800d994:	e853 3f00 	ldrex	r3, [r3]
 800d998:	60bb      	str	r3, [r7, #8]
   return(result);
 800d99a:	68bb      	ldr	r3, [r7, #8]
 800d99c:	f023 0310 	bic.w	r3, r3, #16
 800d9a0:	647b      	str	r3, [r7, #68]	@ 0x44
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	461a      	mov	r2, r3
 800d9a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d9aa:	61bb      	str	r3, [r7, #24]
 800d9ac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9ae:	6979      	ldr	r1, [r7, #20]
 800d9b0:	69ba      	ldr	r2, [r7, #24]
 800d9b2:	e841 2300 	strex	r3, r2, [r1]
 800d9b6:	613b      	str	r3, [r7, #16]
   return(result);
 800d9b8:	693b      	ldr	r3, [r7, #16]
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d1e6      	bne.n	800d98c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	2220      	movs	r2, #32
 800d9c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	2200      	movs	r2, #0
 800d9ca:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	2200      	movs	r2, #0
 800d9d0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800d9d2:	bf00      	nop
 800d9d4:	3754      	adds	r7, #84	@ 0x54
 800d9d6:	46bd      	mov	sp, r7
 800d9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9dc:	4770      	bx	lr

0800d9de <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d9de:	b580      	push	{r7, lr}
 800d9e0:	b090      	sub	sp, #64	@ 0x40
 800d9e2:	af00      	add	r7, sp, #0
 800d9e4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d9ea:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	f003 0320 	and.w	r3, r3, #32
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	d137      	bne.n	800da6a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800d9fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d9fc:	2200      	movs	r2, #0
 800d9fe:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800da02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da04:	681b      	ldr	r3, [r3, #0]
 800da06:	3308      	adds	r3, #8
 800da08:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da0c:	e853 3f00 	ldrex	r3, [r3]
 800da10:	623b      	str	r3, [r7, #32]
   return(result);
 800da12:	6a3b      	ldr	r3, [r7, #32]
 800da14:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800da18:	63bb      	str	r3, [r7, #56]	@ 0x38
 800da1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	3308      	adds	r3, #8
 800da20:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800da22:	633a      	str	r2, [r7, #48]	@ 0x30
 800da24:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da26:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800da28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800da2a:	e841 2300 	strex	r3, r2, [r1]
 800da2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800da30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da32:	2b00      	cmp	r3, #0
 800da34:	d1e5      	bne.n	800da02 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800da36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da3c:	693b      	ldr	r3, [r7, #16]
 800da3e:	e853 3f00 	ldrex	r3, [r3]
 800da42:	60fb      	str	r3, [r7, #12]
   return(result);
 800da44:	68fb      	ldr	r3, [r7, #12]
 800da46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800da4a:	637b      	str	r3, [r7, #52]	@ 0x34
 800da4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	461a      	mov	r2, r3
 800da52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da54:	61fb      	str	r3, [r7, #28]
 800da56:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da58:	69b9      	ldr	r1, [r7, #24]
 800da5a:	69fa      	ldr	r2, [r7, #28]
 800da5c:	e841 2300 	strex	r3, r2, [r1]
 800da60:	617b      	str	r3, [r7, #20]
   return(result);
 800da62:	697b      	ldr	r3, [r7, #20]
 800da64:	2b00      	cmp	r3, #0
 800da66:	d1e6      	bne.n	800da36 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800da68:	e002      	b.n	800da70 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800da6a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800da6c:	f7ff f9bc 	bl	800cde8 <HAL_UART_TxCpltCallback>
}
 800da70:	bf00      	nop
 800da72:	3740      	adds	r7, #64	@ 0x40
 800da74:	46bd      	mov	sp, r7
 800da76:	bd80      	pop	{r7, pc}

0800da78 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800da78:	b580      	push	{r7, lr}
 800da7a:	b084      	sub	sp, #16
 800da7c:	af00      	add	r7, sp, #0
 800da7e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da84:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800da86:	68f8      	ldr	r0, [r7, #12]
 800da88:	f7ff f9b8 	bl	800cdfc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800da8c:	bf00      	nop
 800da8e:	3710      	adds	r7, #16
 800da90:	46bd      	mov	sp, r7
 800da92:	bd80      	pop	{r7, pc}

0800da94 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800da94:	b580      	push	{r7, lr}
 800da96:	b09c      	sub	sp, #112	@ 0x70
 800da98:	af00      	add	r7, sp, #0
 800da9a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800daa0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	681b      	ldr	r3, [r3, #0]
 800daa6:	681b      	ldr	r3, [r3, #0]
 800daa8:	f003 0320 	and.w	r3, r3, #32
 800daac:	2b00      	cmp	r3, #0
 800daae:	d171      	bne.n	800db94 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800dab0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dab2:	2200      	movs	r2, #0
 800dab4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dab8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800daba:	681b      	ldr	r3, [r3, #0]
 800dabc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dabe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dac0:	e853 3f00 	ldrex	r3, [r3]
 800dac4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800dac6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dac8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800dacc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dace:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dad0:	681b      	ldr	r3, [r3, #0]
 800dad2:	461a      	mov	r2, r3
 800dad4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dad6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dad8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dada:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800dadc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800dade:	e841 2300 	strex	r3, r2, [r1]
 800dae2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800dae4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d1e6      	bne.n	800dab8 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800daea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800daec:	681b      	ldr	r3, [r3, #0]
 800daee:	3308      	adds	r3, #8
 800daf0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800daf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800daf4:	e853 3f00 	ldrex	r3, [r3]
 800daf8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800dafa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dafc:	f023 0301 	bic.w	r3, r3, #1
 800db00:	667b      	str	r3, [r7, #100]	@ 0x64
 800db02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db04:	681b      	ldr	r3, [r3, #0]
 800db06:	3308      	adds	r3, #8
 800db08:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800db0a:	647a      	str	r2, [r7, #68]	@ 0x44
 800db0c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db0e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800db10:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800db12:	e841 2300 	strex	r3, r2, [r1]
 800db16:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800db18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d1e5      	bne.n	800daea <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800db1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db20:	681b      	ldr	r3, [r3, #0]
 800db22:	3308      	adds	r3, #8
 800db24:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db28:	e853 3f00 	ldrex	r3, [r3]
 800db2c:	623b      	str	r3, [r7, #32]
   return(result);
 800db2e:	6a3b      	ldr	r3, [r7, #32]
 800db30:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800db34:	663b      	str	r3, [r7, #96]	@ 0x60
 800db36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db38:	681b      	ldr	r3, [r3, #0]
 800db3a:	3308      	adds	r3, #8
 800db3c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800db3e:	633a      	str	r2, [r7, #48]	@ 0x30
 800db40:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db42:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800db44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800db46:	e841 2300 	strex	r3, r2, [r1]
 800db4a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800db4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d1e5      	bne.n	800db1e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800db52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db54:	2220      	movs	r2, #32
 800db56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800db5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800db5e:	2b01      	cmp	r3, #1
 800db60:	d118      	bne.n	800db94 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800db62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db68:	693b      	ldr	r3, [r7, #16]
 800db6a:	e853 3f00 	ldrex	r3, [r3]
 800db6e:	60fb      	str	r3, [r7, #12]
   return(result);
 800db70:	68fb      	ldr	r3, [r7, #12]
 800db72:	f023 0310 	bic.w	r3, r3, #16
 800db76:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800db78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	461a      	mov	r2, r3
 800db7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800db80:	61fb      	str	r3, [r7, #28]
 800db82:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db84:	69b9      	ldr	r1, [r7, #24]
 800db86:	69fa      	ldr	r2, [r7, #28]
 800db88:	e841 2300 	strex	r3, r2, [r1]
 800db8c:	617b      	str	r3, [r7, #20]
   return(result);
 800db8e:	697b      	ldr	r3, [r7, #20]
 800db90:	2b00      	cmp	r3, #0
 800db92:	d1e6      	bne.n	800db62 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800db94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db96:	2200      	movs	r2, #0
 800db98:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800db9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800db9e:	2b01      	cmp	r3, #1
 800dba0:	d107      	bne.n	800dbb2 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800dba2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dba4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800dba8:	4619      	mov	r1, r3
 800dbaa:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800dbac:	f7f8 f886 	bl	8005cbc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800dbb0:	e002      	b.n	800dbb8 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800dbb2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800dbb4:	f7ff f92c 	bl	800ce10 <HAL_UART_RxCpltCallback>
}
 800dbb8:	bf00      	nop
 800dbba:	3770      	adds	r7, #112	@ 0x70
 800dbbc:	46bd      	mov	sp, r7
 800dbbe:	bd80      	pop	{r7, pc}

0800dbc0 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800dbc0:	b580      	push	{r7, lr}
 800dbc2:	b084      	sub	sp, #16
 800dbc4:	af00      	add	r7, sp, #0
 800dbc6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dbcc:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	2201      	movs	r2, #1
 800dbd2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dbd4:	68fb      	ldr	r3, [r7, #12]
 800dbd6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dbd8:	2b01      	cmp	r3, #1
 800dbda:	d109      	bne.n	800dbf0 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800dbe2:	085b      	lsrs	r3, r3, #1
 800dbe4:	b29b      	uxth	r3, r3
 800dbe6:	4619      	mov	r1, r3
 800dbe8:	68f8      	ldr	r0, [r7, #12]
 800dbea:	f7f8 f867 	bl	8005cbc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800dbee:	e002      	b.n	800dbf6 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800dbf0:	68f8      	ldr	r0, [r7, #12]
 800dbf2:	f7ff f917 	bl	800ce24 <HAL_UART_RxHalfCpltCallback>
}
 800dbf6:	bf00      	nop
 800dbf8:	3710      	adds	r7, #16
 800dbfa:	46bd      	mov	sp, r7
 800dbfc:	bd80      	pop	{r7, pc}

0800dbfe <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800dbfe:	b580      	push	{r7, lr}
 800dc00:	b086      	sub	sp, #24
 800dc02:	af00      	add	r7, sp, #0
 800dc04:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc0a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800dc0c:	697b      	ldr	r3, [r7, #20]
 800dc0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dc12:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800dc14:	697b      	ldr	r3, [r7, #20]
 800dc16:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dc1a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800dc1c:	697b      	ldr	r3, [r7, #20]
 800dc1e:	681b      	ldr	r3, [r3, #0]
 800dc20:	689b      	ldr	r3, [r3, #8]
 800dc22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dc26:	2b80      	cmp	r3, #128	@ 0x80
 800dc28:	d109      	bne.n	800dc3e <UART_DMAError+0x40>
 800dc2a:	693b      	ldr	r3, [r7, #16]
 800dc2c:	2b21      	cmp	r3, #33	@ 0x21
 800dc2e:	d106      	bne.n	800dc3e <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800dc30:	697b      	ldr	r3, [r7, #20]
 800dc32:	2200      	movs	r2, #0
 800dc34:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800dc38:	6978      	ldr	r0, [r7, #20]
 800dc3a:	f7ff fe29 	bl	800d890 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800dc3e:	697b      	ldr	r3, [r7, #20]
 800dc40:	681b      	ldr	r3, [r3, #0]
 800dc42:	689b      	ldr	r3, [r3, #8]
 800dc44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dc48:	2b40      	cmp	r3, #64	@ 0x40
 800dc4a:	d109      	bne.n	800dc60 <UART_DMAError+0x62>
 800dc4c:	68fb      	ldr	r3, [r7, #12]
 800dc4e:	2b22      	cmp	r3, #34	@ 0x22
 800dc50:	d106      	bne.n	800dc60 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800dc52:	697b      	ldr	r3, [r7, #20]
 800dc54:	2200      	movs	r2, #0
 800dc56:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800dc5a:	6978      	ldr	r0, [r7, #20]
 800dc5c:	f7ff fe59 	bl	800d912 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800dc60:	697b      	ldr	r3, [r7, #20]
 800dc62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dc66:	f043 0210 	orr.w	r2, r3, #16
 800dc6a:	697b      	ldr	r3, [r7, #20]
 800dc6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800dc70:	6978      	ldr	r0, [r7, #20]
 800dc72:	f7f8 f967 	bl	8005f44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dc76:	bf00      	nop
 800dc78:	3718      	adds	r7, #24
 800dc7a:	46bd      	mov	sp, r7
 800dc7c:	bd80      	pop	{r7, pc}

0800dc7e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800dc7e:	b580      	push	{r7, lr}
 800dc80:	b084      	sub	sp, #16
 800dc82:	af00      	add	r7, sp, #0
 800dc84:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc8a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	2200      	movs	r2, #0
 800dc90:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800dc94:	68f8      	ldr	r0, [r7, #12]
 800dc96:	f7f8 f955 	bl	8005f44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dc9a:	bf00      	nop
 800dc9c:	3710      	adds	r7, #16
 800dc9e:	46bd      	mov	sp, r7
 800dca0:	bd80      	pop	{r7, pc}

0800dca2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800dca2:	b580      	push	{r7, lr}
 800dca4:	b088      	sub	sp, #32
 800dca6:	af00      	add	r7, sp, #0
 800dca8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	681b      	ldr	r3, [r3, #0]
 800dcae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	e853 3f00 	ldrex	r3, [r3]
 800dcb6:	60bb      	str	r3, [r7, #8]
   return(result);
 800dcb8:	68bb      	ldr	r3, [r7, #8]
 800dcba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dcbe:	61fb      	str	r3, [r7, #28]
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	461a      	mov	r2, r3
 800dcc6:	69fb      	ldr	r3, [r7, #28]
 800dcc8:	61bb      	str	r3, [r7, #24]
 800dcca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dccc:	6979      	ldr	r1, [r7, #20]
 800dcce:	69ba      	ldr	r2, [r7, #24]
 800dcd0:	e841 2300 	strex	r3, r2, [r1]
 800dcd4:	613b      	str	r3, [r7, #16]
   return(result);
 800dcd6:	693b      	ldr	r3, [r7, #16]
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	d1e6      	bne.n	800dcaa <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	2220      	movs	r2, #32
 800dce0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	2200      	movs	r2, #0
 800dce8:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800dcea:	6878      	ldr	r0, [r7, #4]
 800dcec:	f7ff f87c 	bl	800cde8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dcf0:	bf00      	nop
 800dcf2:	3720      	adds	r7, #32
 800dcf4:	46bd      	mov	sp, r7
 800dcf6:	bd80      	pop	{r7, pc}

0800dcf8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800dcf8:	b480      	push	{r7}
 800dcfa:	b083      	sub	sp, #12
 800dcfc:	af00      	add	r7, sp, #0
 800dcfe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800dd00:	bf00      	nop
 800dd02:	370c      	adds	r7, #12
 800dd04:	46bd      	mov	sp, r7
 800dd06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd0a:	4770      	bx	lr

0800dd0c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800dd0c:	b480      	push	{r7}
 800dd0e:	b083      	sub	sp, #12
 800dd10:	af00      	add	r7, sp, #0
 800dd12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800dd14:	bf00      	nop
 800dd16:	370c      	adds	r7, #12
 800dd18:	46bd      	mov	sp, r7
 800dd1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd1e:	4770      	bx	lr

0800dd20 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800dd20:	b480      	push	{r7}
 800dd22:	b083      	sub	sp, #12
 800dd24:	af00      	add	r7, sp, #0
 800dd26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800dd28:	bf00      	nop
 800dd2a:	370c      	adds	r7, #12
 800dd2c:	46bd      	mov	sp, r7
 800dd2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd32:	4770      	bx	lr

0800dd34 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800dd34:	b480      	push	{r7}
 800dd36:	b085      	sub	sp, #20
 800dd38:	af00      	add	r7, sp, #0
 800dd3a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800dd42:	2b01      	cmp	r3, #1
 800dd44:	d101      	bne.n	800dd4a <HAL_UARTEx_DisableFifoMode+0x16>
 800dd46:	2302      	movs	r3, #2
 800dd48:	e027      	b.n	800dd9a <HAL_UARTEx_DisableFifoMode+0x66>
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	2201      	movs	r2, #1
 800dd4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	2224      	movs	r2, #36	@ 0x24
 800dd56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	681b      	ldr	r3, [r3, #0]
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	681a      	ldr	r2, [r3, #0]
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	681b      	ldr	r3, [r3, #0]
 800dd6c:	f022 0201 	bic.w	r2, r2, #1
 800dd70:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800dd72:	68fb      	ldr	r3, [r7, #12]
 800dd74:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800dd78:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	2200      	movs	r2, #0
 800dd7e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	681b      	ldr	r3, [r3, #0]
 800dd84:	68fa      	ldr	r2, [r7, #12]
 800dd86:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	2220      	movs	r2, #32
 800dd8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	2200      	movs	r2, #0
 800dd94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800dd98:	2300      	movs	r3, #0
}
 800dd9a:	4618      	mov	r0, r3
 800dd9c:	3714      	adds	r7, #20
 800dd9e:	46bd      	mov	sp, r7
 800dda0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dda4:	4770      	bx	lr

0800dda6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800dda6:	b580      	push	{r7, lr}
 800dda8:	b084      	sub	sp, #16
 800ddaa:	af00      	add	r7, sp, #0
 800ddac:	6078      	str	r0, [r7, #4]
 800ddae:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ddb6:	2b01      	cmp	r3, #1
 800ddb8:	d101      	bne.n	800ddbe <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ddba:	2302      	movs	r3, #2
 800ddbc:	e02d      	b.n	800de1a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	2201      	movs	r2, #1
 800ddc2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	2224      	movs	r2, #36	@ 0x24
 800ddca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	681b      	ldr	r3, [r3, #0]
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	681b      	ldr	r3, [r3, #0]
 800ddda:	681a      	ldr	r2, [r3, #0]
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	681b      	ldr	r3, [r3, #0]
 800dde0:	f022 0201 	bic.w	r2, r2, #1
 800dde4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	681b      	ldr	r3, [r3, #0]
 800ddea:	689b      	ldr	r3, [r3, #8]
 800ddec:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	683a      	ldr	r2, [r7, #0]
 800ddf6:	430a      	orrs	r2, r1
 800ddf8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ddfa:	6878      	ldr	r0, [r7, #4]
 800ddfc:	f000 f8a4 	bl	800df48 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	68fa      	ldr	r2, [r7, #12]
 800de06:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	2220      	movs	r2, #32
 800de0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	2200      	movs	r2, #0
 800de14:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800de18:	2300      	movs	r3, #0
}
 800de1a:	4618      	mov	r0, r3
 800de1c:	3710      	adds	r7, #16
 800de1e:	46bd      	mov	sp, r7
 800de20:	bd80      	pop	{r7, pc}

0800de22 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800de22:	b580      	push	{r7, lr}
 800de24:	b084      	sub	sp, #16
 800de26:	af00      	add	r7, sp, #0
 800de28:	6078      	str	r0, [r7, #4]
 800de2a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800de32:	2b01      	cmp	r3, #1
 800de34:	d101      	bne.n	800de3a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800de36:	2302      	movs	r3, #2
 800de38:	e02d      	b.n	800de96 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	2201      	movs	r2, #1
 800de3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	2224      	movs	r2, #36	@ 0x24
 800de46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	681b      	ldr	r3, [r3, #0]
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	681a      	ldr	r2, [r3, #0]
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	681b      	ldr	r3, [r3, #0]
 800de5c:	f022 0201 	bic.w	r2, r2, #1
 800de60:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	689b      	ldr	r3, [r3, #8]
 800de68:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	683a      	ldr	r2, [r7, #0]
 800de72:	430a      	orrs	r2, r1
 800de74:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800de76:	6878      	ldr	r0, [r7, #4]
 800de78:	f000 f866 	bl	800df48 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	681b      	ldr	r3, [r3, #0]
 800de80:	68fa      	ldr	r2, [r7, #12]
 800de82:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	2220      	movs	r2, #32
 800de88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	2200      	movs	r2, #0
 800de90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800de94:	2300      	movs	r3, #0
}
 800de96:	4618      	mov	r0, r3
 800de98:	3710      	adds	r7, #16
 800de9a:	46bd      	mov	sp, r7
 800de9c:	bd80      	pop	{r7, pc}

0800de9e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800de9e:	b580      	push	{r7, lr}
 800dea0:	b08c      	sub	sp, #48	@ 0x30
 800dea2:	af00      	add	r7, sp, #0
 800dea4:	60f8      	str	r0, [r7, #12]
 800dea6:	60b9      	str	r1, [r7, #8]
 800dea8:	4613      	mov	r3, r2
 800deaa:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800deb2:	2b20      	cmp	r3, #32
 800deb4:	d142      	bne.n	800df3c <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800deb6:	68bb      	ldr	r3, [r7, #8]
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d002      	beq.n	800dec2 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800debc:	88fb      	ldrh	r3, [r7, #6]
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d101      	bne.n	800dec6 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800dec2:	2301      	movs	r3, #1
 800dec4:	e03b      	b.n	800df3e <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	2201      	movs	r2, #1
 800deca:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800decc:	68fb      	ldr	r3, [r7, #12]
 800dece:	2200      	movs	r2, #0
 800ded0:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800ded2:	88fb      	ldrh	r3, [r7, #6]
 800ded4:	461a      	mov	r2, r3
 800ded6:	68b9      	ldr	r1, [r7, #8]
 800ded8:	68f8      	ldr	r0, [r7, #12]
 800deda:	f7ff fc33 	bl	800d744 <UART_Start_Receive_DMA>
 800dede:	4603      	mov	r3, r0
 800dee0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800dee4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d124      	bne.n	800df36 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800deec:	68fb      	ldr	r3, [r7, #12]
 800deee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800def0:	2b01      	cmp	r3, #1
 800def2:	d11d      	bne.n	800df30 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800def4:	68fb      	ldr	r3, [r7, #12]
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	2210      	movs	r2, #16
 800defa:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df02:	69bb      	ldr	r3, [r7, #24]
 800df04:	e853 3f00 	ldrex	r3, [r3]
 800df08:	617b      	str	r3, [r7, #20]
   return(result);
 800df0a:	697b      	ldr	r3, [r7, #20]
 800df0c:	f043 0310 	orr.w	r3, r3, #16
 800df10:	62bb      	str	r3, [r7, #40]	@ 0x28
 800df12:	68fb      	ldr	r3, [r7, #12]
 800df14:	681b      	ldr	r3, [r3, #0]
 800df16:	461a      	mov	r2, r3
 800df18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df1a:	627b      	str	r3, [r7, #36]	@ 0x24
 800df1c:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df1e:	6a39      	ldr	r1, [r7, #32]
 800df20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800df22:	e841 2300 	strex	r3, r2, [r1]
 800df26:	61fb      	str	r3, [r7, #28]
   return(result);
 800df28:	69fb      	ldr	r3, [r7, #28]
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d1e6      	bne.n	800defc <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800df2e:	e002      	b.n	800df36 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800df30:	2301      	movs	r3, #1
 800df32:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800df36:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800df3a:	e000      	b.n	800df3e <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800df3c:	2302      	movs	r3, #2
  }
}
 800df3e:	4618      	mov	r0, r3
 800df40:	3730      	adds	r7, #48	@ 0x30
 800df42:	46bd      	mov	sp, r7
 800df44:	bd80      	pop	{r7, pc}
	...

0800df48 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800df48:	b480      	push	{r7}
 800df4a:	b085      	sub	sp, #20
 800df4c:	af00      	add	r7, sp, #0
 800df4e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800df54:	2b00      	cmp	r3, #0
 800df56:	d108      	bne.n	800df6a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	2201      	movs	r2, #1
 800df5c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	2201      	movs	r2, #1
 800df64:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800df68:	e031      	b.n	800dfce <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800df6a:	2308      	movs	r3, #8
 800df6c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800df6e:	2308      	movs	r3, #8
 800df70:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	681b      	ldr	r3, [r3, #0]
 800df76:	689b      	ldr	r3, [r3, #8]
 800df78:	0e5b      	lsrs	r3, r3, #25
 800df7a:	b2db      	uxtb	r3, r3
 800df7c:	f003 0307 	and.w	r3, r3, #7
 800df80:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	689b      	ldr	r3, [r3, #8]
 800df88:	0f5b      	lsrs	r3, r3, #29
 800df8a:	b2db      	uxtb	r3, r3
 800df8c:	f003 0307 	and.w	r3, r3, #7
 800df90:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800df92:	7bbb      	ldrb	r3, [r7, #14]
 800df94:	7b3a      	ldrb	r2, [r7, #12]
 800df96:	4911      	ldr	r1, [pc, #68]	@ (800dfdc <UARTEx_SetNbDataToProcess+0x94>)
 800df98:	5c8a      	ldrb	r2, [r1, r2]
 800df9a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800df9e:	7b3a      	ldrb	r2, [r7, #12]
 800dfa0:	490f      	ldr	r1, [pc, #60]	@ (800dfe0 <UARTEx_SetNbDataToProcess+0x98>)
 800dfa2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dfa4:	fb93 f3f2 	sdiv	r3, r3, r2
 800dfa8:	b29a      	uxth	r2, r3
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dfb0:	7bfb      	ldrb	r3, [r7, #15]
 800dfb2:	7b7a      	ldrb	r2, [r7, #13]
 800dfb4:	4909      	ldr	r1, [pc, #36]	@ (800dfdc <UARTEx_SetNbDataToProcess+0x94>)
 800dfb6:	5c8a      	ldrb	r2, [r1, r2]
 800dfb8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800dfbc:	7b7a      	ldrb	r2, [r7, #13]
 800dfbe:	4908      	ldr	r1, [pc, #32]	@ (800dfe0 <UARTEx_SetNbDataToProcess+0x98>)
 800dfc0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dfc2:	fb93 f3f2 	sdiv	r3, r3, r2
 800dfc6:	b29a      	uxth	r2, r3
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800dfce:	bf00      	nop
 800dfd0:	3714      	adds	r7, #20
 800dfd2:	46bd      	mov	sp, r7
 800dfd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfd8:	4770      	bx	lr
 800dfda:	bf00      	nop
 800dfdc:	08016bdc 	.word	0x08016bdc
 800dfe0:	08016be4 	.word	0x08016be4

0800dfe4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800dfe4:	b480      	push	{r7}
 800dfe6:	b085      	sub	sp, #20
 800dfe8:	af00      	add	r7, sp, #0
 800dfea:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	2200      	movs	r2, #0
 800dff0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800dff4:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800dff8:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800dffa:	68fb      	ldr	r3, [r7, #12]
 800dffc:	b29a      	uxth	r2, r3
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800e004:	2300      	movs	r3, #0
}
 800e006:	4618      	mov	r0, r3
 800e008:	3714      	adds	r7, #20
 800e00a:	46bd      	mov	sp, r7
 800e00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e010:	4770      	bx	lr

0800e012 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800e012:	b480      	push	{r7}
 800e014:	b085      	sub	sp, #20
 800e016:	af00      	add	r7, sp, #0
 800e018:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800e01a:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800e01e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800e026:	b29a      	uxth	r2, r3
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	b29b      	uxth	r3, r3
 800e02c:	43db      	mvns	r3, r3
 800e02e:	b29b      	uxth	r3, r3
 800e030:	4013      	ands	r3, r2
 800e032:	b29a      	uxth	r2, r3
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800e03a:	2300      	movs	r3, #0
}
 800e03c:	4618      	mov	r0, r3
 800e03e:	3714      	adds	r7, #20
 800e040:	46bd      	mov	sp, r7
 800e042:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e046:	4770      	bx	lr

0800e048 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800e048:	b480      	push	{r7}
 800e04a:	b085      	sub	sp, #20
 800e04c:	af00      	add	r7, sp, #0
 800e04e:	60f8      	str	r0, [r7, #12]
 800e050:	1d3b      	adds	r3, r7, #4
 800e052:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800e056:	68fb      	ldr	r3, [r7, #12]
 800e058:	2201      	movs	r2, #1
 800e05a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800e05e:	68fb      	ldr	r3, [r7, #12]
 800e060:	2200      	movs	r2, #0
 800e062:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800e066:	68fb      	ldr	r3, [r7, #12]
 800e068:	2200      	movs	r2, #0
 800e06a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	2200      	movs	r2, #0
 800e072:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800e076:	2300      	movs	r3, #0
}
 800e078:	4618      	mov	r0, r3
 800e07a:	3714      	adds	r7, #20
 800e07c:	46bd      	mov	sp, r7
 800e07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e082:	4770      	bx	lr

0800e084 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e084:	b480      	push	{r7}
 800e086:	b0a7      	sub	sp, #156	@ 0x9c
 800e088:	af00      	add	r7, sp, #0
 800e08a:	6078      	str	r0, [r7, #4]
 800e08c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800e08e:	2300      	movs	r3, #0
 800e090:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800e094:	687a      	ldr	r2, [r7, #4]
 800e096:	683b      	ldr	r3, [r7, #0]
 800e098:	781b      	ldrb	r3, [r3, #0]
 800e09a:	009b      	lsls	r3, r3, #2
 800e09c:	4413      	add	r3, r2
 800e09e:	881b      	ldrh	r3, [r3, #0]
 800e0a0:	b29b      	uxth	r3, r3
 800e0a2:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800e0a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e0aa:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800e0ae:	683b      	ldr	r3, [r7, #0]
 800e0b0:	78db      	ldrb	r3, [r3, #3]
 800e0b2:	2b03      	cmp	r3, #3
 800e0b4:	d81f      	bhi.n	800e0f6 <USB_ActivateEndpoint+0x72>
 800e0b6:	a201      	add	r2, pc, #4	@ (adr r2, 800e0bc <USB_ActivateEndpoint+0x38>)
 800e0b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0bc:	0800e0cd 	.word	0x0800e0cd
 800e0c0:	0800e0e9 	.word	0x0800e0e9
 800e0c4:	0800e0ff 	.word	0x0800e0ff
 800e0c8:	0800e0db 	.word	0x0800e0db
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800e0cc:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800e0d0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800e0d4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800e0d8:	e012      	b.n	800e100 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800e0da:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800e0de:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800e0e2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800e0e6:	e00b      	b.n	800e100 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800e0e8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800e0ec:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800e0f0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800e0f4:	e004      	b.n	800e100 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800e0f6:	2301      	movs	r3, #1
 800e0f8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800e0fc:	e000      	b.n	800e100 <USB_ActivateEndpoint+0x7c>
      break;
 800e0fe:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800e100:	687a      	ldr	r2, [r7, #4]
 800e102:	683b      	ldr	r3, [r7, #0]
 800e104:	781b      	ldrb	r3, [r3, #0]
 800e106:	009b      	lsls	r3, r3, #2
 800e108:	441a      	add	r2, r3
 800e10a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800e10e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e112:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e116:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e11a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e11e:	b29b      	uxth	r3, r3
 800e120:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800e122:	687a      	ldr	r2, [r7, #4]
 800e124:	683b      	ldr	r3, [r7, #0]
 800e126:	781b      	ldrb	r3, [r3, #0]
 800e128:	009b      	lsls	r3, r3, #2
 800e12a:	4413      	add	r3, r2
 800e12c:	881b      	ldrh	r3, [r3, #0]
 800e12e:	b29b      	uxth	r3, r3
 800e130:	b21b      	sxth	r3, r3
 800e132:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e136:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e13a:	b21a      	sxth	r2, r3
 800e13c:	683b      	ldr	r3, [r7, #0]
 800e13e:	781b      	ldrb	r3, [r3, #0]
 800e140:	b21b      	sxth	r3, r3
 800e142:	4313      	orrs	r3, r2
 800e144:	b21b      	sxth	r3, r3
 800e146:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800e14a:	687a      	ldr	r2, [r7, #4]
 800e14c:	683b      	ldr	r3, [r7, #0]
 800e14e:	781b      	ldrb	r3, [r3, #0]
 800e150:	009b      	lsls	r3, r3, #2
 800e152:	441a      	add	r2, r3
 800e154:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800e158:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e15c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e160:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e164:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e168:	b29b      	uxth	r3, r3
 800e16a:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800e16c:	683b      	ldr	r3, [r7, #0]
 800e16e:	7b1b      	ldrb	r3, [r3, #12]
 800e170:	2b00      	cmp	r3, #0
 800e172:	f040 8180 	bne.w	800e476 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800e176:	683b      	ldr	r3, [r7, #0]
 800e178:	785b      	ldrb	r3, [r3, #1]
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	f000 8084 	beq.w	800e288 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	61bb      	str	r3, [r7, #24]
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e18a:	b29b      	uxth	r3, r3
 800e18c:	461a      	mov	r2, r3
 800e18e:	69bb      	ldr	r3, [r7, #24]
 800e190:	4413      	add	r3, r2
 800e192:	61bb      	str	r3, [r7, #24]
 800e194:	683b      	ldr	r3, [r7, #0]
 800e196:	781b      	ldrb	r3, [r3, #0]
 800e198:	00da      	lsls	r2, r3, #3
 800e19a:	69bb      	ldr	r3, [r7, #24]
 800e19c:	4413      	add	r3, r2
 800e19e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e1a2:	617b      	str	r3, [r7, #20]
 800e1a4:	683b      	ldr	r3, [r7, #0]
 800e1a6:	88db      	ldrh	r3, [r3, #6]
 800e1a8:	085b      	lsrs	r3, r3, #1
 800e1aa:	b29b      	uxth	r3, r3
 800e1ac:	005b      	lsls	r3, r3, #1
 800e1ae:	b29a      	uxth	r2, r3
 800e1b0:	697b      	ldr	r3, [r7, #20]
 800e1b2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e1b4:	687a      	ldr	r2, [r7, #4]
 800e1b6:	683b      	ldr	r3, [r7, #0]
 800e1b8:	781b      	ldrb	r3, [r3, #0]
 800e1ba:	009b      	lsls	r3, r3, #2
 800e1bc:	4413      	add	r3, r2
 800e1be:	881b      	ldrh	r3, [r3, #0]
 800e1c0:	827b      	strh	r3, [r7, #18]
 800e1c2:	8a7b      	ldrh	r3, [r7, #18]
 800e1c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d01b      	beq.n	800e204 <USB_ActivateEndpoint+0x180>
 800e1cc:	687a      	ldr	r2, [r7, #4]
 800e1ce:	683b      	ldr	r3, [r7, #0]
 800e1d0:	781b      	ldrb	r3, [r3, #0]
 800e1d2:	009b      	lsls	r3, r3, #2
 800e1d4:	4413      	add	r3, r2
 800e1d6:	881b      	ldrh	r3, [r3, #0]
 800e1d8:	b29b      	uxth	r3, r3
 800e1da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e1de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e1e2:	823b      	strh	r3, [r7, #16]
 800e1e4:	687a      	ldr	r2, [r7, #4]
 800e1e6:	683b      	ldr	r3, [r7, #0]
 800e1e8:	781b      	ldrb	r3, [r3, #0]
 800e1ea:	009b      	lsls	r3, r3, #2
 800e1ec:	441a      	add	r2, r3
 800e1ee:	8a3b      	ldrh	r3, [r7, #16]
 800e1f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e1f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e1f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e1fc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e200:	b29b      	uxth	r3, r3
 800e202:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800e204:	683b      	ldr	r3, [r7, #0]
 800e206:	78db      	ldrb	r3, [r3, #3]
 800e208:	2b01      	cmp	r3, #1
 800e20a:	d020      	beq.n	800e24e <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800e20c:	687a      	ldr	r2, [r7, #4]
 800e20e:	683b      	ldr	r3, [r7, #0]
 800e210:	781b      	ldrb	r3, [r3, #0]
 800e212:	009b      	lsls	r3, r3, #2
 800e214:	4413      	add	r3, r2
 800e216:	881b      	ldrh	r3, [r3, #0]
 800e218:	b29b      	uxth	r3, r3
 800e21a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e21e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e222:	81bb      	strh	r3, [r7, #12]
 800e224:	89bb      	ldrh	r3, [r7, #12]
 800e226:	f083 0320 	eor.w	r3, r3, #32
 800e22a:	81bb      	strh	r3, [r7, #12]
 800e22c:	687a      	ldr	r2, [r7, #4]
 800e22e:	683b      	ldr	r3, [r7, #0]
 800e230:	781b      	ldrb	r3, [r3, #0]
 800e232:	009b      	lsls	r3, r3, #2
 800e234:	441a      	add	r2, r3
 800e236:	89bb      	ldrh	r3, [r7, #12]
 800e238:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e23c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e240:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e244:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e248:	b29b      	uxth	r3, r3
 800e24a:	8013      	strh	r3, [r2, #0]
 800e24c:	e3f9      	b.n	800ea42 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e24e:	687a      	ldr	r2, [r7, #4]
 800e250:	683b      	ldr	r3, [r7, #0]
 800e252:	781b      	ldrb	r3, [r3, #0]
 800e254:	009b      	lsls	r3, r3, #2
 800e256:	4413      	add	r3, r2
 800e258:	881b      	ldrh	r3, [r3, #0]
 800e25a:	b29b      	uxth	r3, r3
 800e25c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e260:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e264:	81fb      	strh	r3, [r7, #14]
 800e266:	687a      	ldr	r2, [r7, #4]
 800e268:	683b      	ldr	r3, [r7, #0]
 800e26a:	781b      	ldrb	r3, [r3, #0]
 800e26c:	009b      	lsls	r3, r3, #2
 800e26e:	441a      	add	r2, r3
 800e270:	89fb      	ldrh	r3, [r7, #14]
 800e272:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e276:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e27a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e27e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e282:	b29b      	uxth	r3, r3
 800e284:	8013      	strh	r3, [r2, #0]
 800e286:	e3dc      	b.n	800ea42 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	633b      	str	r3, [r7, #48]	@ 0x30
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e292:	b29b      	uxth	r3, r3
 800e294:	461a      	mov	r2, r3
 800e296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e298:	4413      	add	r3, r2
 800e29a:	633b      	str	r3, [r7, #48]	@ 0x30
 800e29c:	683b      	ldr	r3, [r7, #0]
 800e29e:	781b      	ldrb	r3, [r3, #0]
 800e2a0:	00da      	lsls	r2, r3, #3
 800e2a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e2a4:	4413      	add	r3, r2
 800e2a6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800e2aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e2ac:	683b      	ldr	r3, [r7, #0]
 800e2ae:	88db      	ldrh	r3, [r3, #6]
 800e2b0:	085b      	lsrs	r3, r3, #1
 800e2b2:	b29b      	uxth	r3, r3
 800e2b4:	005b      	lsls	r3, r3, #1
 800e2b6:	b29a      	uxth	r2, r3
 800e2b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2ba:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e2c6:	b29b      	uxth	r3, r3
 800e2c8:	461a      	mov	r2, r3
 800e2ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2cc:	4413      	add	r3, r2
 800e2ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e2d0:	683b      	ldr	r3, [r7, #0]
 800e2d2:	781b      	ldrb	r3, [r3, #0]
 800e2d4:	00da      	lsls	r2, r3, #3
 800e2d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2d8:	4413      	add	r3, r2
 800e2da:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e2de:	627b      	str	r3, [r7, #36]	@ 0x24
 800e2e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2e2:	881b      	ldrh	r3, [r3, #0]
 800e2e4:	b29b      	uxth	r3, r3
 800e2e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e2ea:	b29a      	uxth	r2, r3
 800e2ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2ee:	801a      	strh	r2, [r3, #0]
 800e2f0:	683b      	ldr	r3, [r7, #0]
 800e2f2:	691b      	ldr	r3, [r3, #16]
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	d10a      	bne.n	800e30e <USB_ActivateEndpoint+0x28a>
 800e2f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2fa:	881b      	ldrh	r3, [r3, #0]
 800e2fc:	b29b      	uxth	r3, r3
 800e2fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e302:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e306:	b29a      	uxth	r2, r3
 800e308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e30a:	801a      	strh	r2, [r3, #0]
 800e30c:	e041      	b.n	800e392 <USB_ActivateEndpoint+0x30e>
 800e30e:	683b      	ldr	r3, [r7, #0]
 800e310:	691b      	ldr	r3, [r3, #16]
 800e312:	2b3e      	cmp	r3, #62	@ 0x3e
 800e314:	d81c      	bhi.n	800e350 <USB_ActivateEndpoint+0x2cc>
 800e316:	683b      	ldr	r3, [r7, #0]
 800e318:	691b      	ldr	r3, [r3, #16]
 800e31a:	085b      	lsrs	r3, r3, #1
 800e31c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e320:	683b      	ldr	r3, [r7, #0]
 800e322:	691b      	ldr	r3, [r3, #16]
 800e324:	f003 0301 	and.w	r3, r3, #1
 800e328:	2b00      	cmp	r3, #0
 800e32a:	d004      	beq.n	800e336 <USB_ActivateEndpoint+0x2b2>
 800e32c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e330:	3301      	adds	r3, #1
 800e332:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e338:	881b      	ldrh	r3, [r3, #0]
 800e33a:	b29a      	uxth	r2, r3
 800e33c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e340:	b29b      	uxth	r3, r3
 800e342:	029b      	lsls	r3, r3, #10
 800e344:	b29b      	uxth	r3, r3
 800e346:	4313      	orrs	r3, r2
 800e348:	b29a      	uxth	r2, r3
 800e34a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e34c:	801a      	strh	r2, [r3, #0]
 800e34e:	e020      	b.n	800e392 <USB_ActivateEndpoint+0x30e>
 800e350:	683b      	ldr	r3, [r7, #0]
 800e352:	691b      	ldr	r3, [r3, #16]
 800e354:	095b      	lsrs	r3, r3, #5
 800e356:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e35a:	683b      	ldr	r3, [r7, #0]
 800e35c:	691b      	ldr	r3, [r3, #16]
 800e35e:	f003 031f 	and.w	r3, r3, #31
 800e362:	2b00      	cmp	r3, #0
 800e364:	d104      	bne.n	800e370 <USB_ActivateEndpoint+0x2ec>
 800e366:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e36a:	3b01      	subs	r3, #1
 800e36c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e372:	881b      	ldrh	r3, [r3, #0]
 800e374:	b29a      	uxth	r2, r3
 800e376:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e37a:	b29b      	uxth	r3, r3
 800e37c:	029b      	lsls	r3, r3, #10
 800e37e:	b29b      	uxth	r3, r3
 800e380:	4313      	orrs	r3, r2
 800e382:	b29b      	uxth	r3, r3
 800e384:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e388:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e38c:	b29a      	uxth	r2, r3
 800e38e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e390:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e392:	687a      	ldr	r2, [r7, #4]
 800e394:	683b      	ldr	r3, [r7, #0]
 800e396:	781b      	ldrb	r3, [r3, #0]
 800e398:	009b      	lsls	r3, r3, #2
 800e39a:	4413      	add	r3, r2
 800e39c:	881b      	ldrh	r3, [r3, #0]
 800e39e:	847b      	strh	r3, [r7, #34]	@ 0x22
 800e3a0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e3a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	d01b      	beq.n	800e3e2 <USB_ActivateEndpoint+0x35e>
 800e3aa:	687a      	ldr	r2, [r7, #4]
 800e3ac:	683b      	ldr	r3, [r7, #0]
 800e3ae:	781b      	ldrb	r3, [r3, #0]
 800e3b0:	009b      	lsls	r3, r3, #2
 800e3b2:	4413      	add	r3, r2
 800e3b4:	881b      	ldrh	r3, [r3, #0]
 800e3b6:	b29b      	uxth	r3, r3
 800e3b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e3bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e3c0:	843b      	strh	r3, [r7, #32]
 800e3c2:	687a      	ldr	r2, [r7, #4]
 800e3c4:	683b      	ldr	r3, [r7, #0]
 800e3c6:	781b      	ldrb	r3, [r3, #0]
 800e3c8:	009b      	lsls	r3, r3, #2
 800e3ca:	441a      	add	r2, r3
 800e3cc:	8c3b      	ldrh	r3, [r7, #32]
 800e3ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e3d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e3d6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e3da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e3de:	b29b      	uxth	r3, r3
 800e3e0:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800e3e2:	683b      	ldr	r3, [r7, #0]
 800e3e4:	781b      	ldrb	r3, [r3, #0]
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d124      	bne.n	800e434 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e3ea:	687a      	ldr	r2, [r7, #4]
 800e3ec:	683b      	ldr	r3, [r7, #0]
 800e3ee:	781b      	ldrb	r3, [r3, #0]
 800e3f0:	009b      	lsls	r3, r3, #2
 800e3f2:	4413      	add	r3, r2
 800e3f4:	881b      	ldrh	r3, [r3, #0]
 800e3f6:	b29b      	uxth	r3, r3
 800e3f8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e3fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e400:	83bb      	strh	r3, [r7, #28]
 800e402:	8bbb      	ldrh	r3, [r7, #28]
 800e404:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e408:	83bb      	strh	r3, [r7, #28]
 800e40a:	8bbb      	ldrh	r3, [r7, #28]
 800e40c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e410:	83bb      	strh	r3, [r7, #28]
 800e412:	687a      	ldr	r2, [r7, #4]
 800e414:	683b      	ldr	r3, [r7, #0]
 800e416:	781b      	ldrb	r3, [r3, #0]
 800e418:	009b      	lsls	r3, r3, #2
 800e41a:	441a      	add	r2, r3
 800e41c:	8bbb      	ldrh	r3, [r7, #28]
 800e41e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e422:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e426:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e42a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e42e:	b29b      	uxth	r3, r3
 800e430:	8013      	strh	r3, [r2, #0]
 800e432:	e306      	b.n	800ea42 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800e434:	687a      	ldr	r2, [r7, #4]
 800e436:	683b      	ldr	r3, [r7, #0]
 800e438:	781b      	ldrb	r3, [r3, #0]
 800e43a:	009b      	lsls	r3, r3, #2
 800e43c:	4413      	add	r3, r2
 800e43e:	881b      	ldrh	r3, [r3, #0]
 800e440:	b29b      	uxth	r3, r3
 800e442:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e446:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e44a:	83fb      	strh	r3, [r7, #30]
 800e44c:	8bfb      	ldrh	r3, [r7, #30]
 800e44e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e452:	83fb      	strh	r3, [r7, #30]
 800e454:	687a      	ldr	r2, [r7, #4]
 800e456:	683b      	ldr	r3, [r7, #0]
 800e458:	781b      	ldrb	r3, [r3, #0]
 800e45a:	009b      	lsls	r3, r3, #2
 800e45c:	441a      	add	r2, r3
 800e45e:	8bfb      	ldrh	r3, [r7, #30]
 800e460:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e464:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e468:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e46c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e470:	b29b      	uxth	r3, r3
 800e472:	8013      	strh	r3, [r2, #0]
 800e474:	e2e5      	b.n	800ea42 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800e476:	683b      	ldr	r3, [r7, #0]
 800e478:	78db      	ldrb	r3, [r3, #3]
 800e47a:	2b02      	cmp	r3, #2
 800e47c:	d11e      	bne.n	800e4bc <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800e47e:	687a      	ldr	r2, [r7, #4]
 800e480:	683b      	ldr	r3, [r7, #0]
 800e482:	781b      	ldrb	r3, [r3, #0]
 800e484:	009b      	lsls	r3, r3, #2
 800e486:	4413      	add	r3, r2
 800e488:	881b      	ldrh	r3, [r3, #0]
 800e48a:	b29b      	uxth	r3, r3
 800e48c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e490:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e494:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800e498:	687a      	ldr	r2, [r7, #4]
 800e49a:	683b      	ldr	r3, [r7, #0]
 800e49c:	781b      	ldrb	r3, [r3, #0]
 800e49e:	009b      	lsls	r3, r3, #2
 800e4a0:	441a      	add	r2, r3
 800e4a2:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800e4a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e4aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e4ae:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800e4b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e4b6:	b29b      	uxth	r3, r3
 800e4b8:	8013      	strh	r3, [r2, #0]
 800e4ba:	e01d      	b.n	800e4f8 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800e4bc:	687a      	ldr	r2, [r7, #4]
 800e4be:	683b      	ldr	r3, [r7, #0]
 800e4c0:	781b      	ldrb	r3, [r3, #0]
 800e4c2:	009b      	lsls	r3, r3, #2
 800e4c4:	4413      	add	r3, r2
 800e4c6:	881b      	ldrh	r3, [r3, #0]
 800e4c8:	b29b      	uxth	r3, r3
 800e4ca:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800e4ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e4d2:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800e4d6:	687a      	ldr	r2, [r7, #4]
 800e4d8:	683b      	ldr	r3, [r7, #0]
 800e4da:	781b      	ldrb	r3, [r3, #0]
 800e4dc:	009b      	lsls	r3, r3, #2
 800e4de:	441a      	add	r2, r3
 800e4e0:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800e4e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e4e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e4ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e4f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e4f4:	b29b      	uxth	r3, r3
 800e4f6:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e4fc:	687b      	ldr	r3, [r7, #4]
 800e4fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e502:	b29b      	uxth	r3, r3
 800e504:	461a      	mov	r2, r3
 800e506:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e508:	4413      	add	r3, r2
 800e50a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e50c:	683b      	ldr	r3, [r7, #0]
 800e50e:	781b      	ldrb	r3, [r3, #0]
 800e510:	00da      	lsls	r2, r3, #3
 800e512:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e514:	4413      	add	r3, r2
 800e516:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e51a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e51c:	683b      	ldr	r3, [r7, #0]
 800e51e:	891b      	ldrh	r3, [r3, #8]
 800e520:	085b      	lsrs	r3, r3, #1
 800e522:	b29b      	uxth	r3, r3
 800e524:	005b      	lsls	r3, r3, #1
 800e526:	b29a      	uxth	r2, r3
 800e528:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e52a:	801a      	strh	r2, [r3, #0]
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	677b      	str	r3, [r7, #116]	@ 0x74
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e536:	b29b      	uxth	r3, r3
 800e538:	461a      	mov	r2, r3
 800e53a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e53c:	4413      	add	r3, r2
 800e53e:	677b      	str	r3, [r7, #116]	@ 0x74
 800e540:	683b      	ldr	r3, [r7, #0]
 800e542:	781b      	ldrb	r3, [r3, #0]
 800e544:	00da      	lsls	r2, r3, #3
 800e546:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e548:	4413      	add	r3, r2
 800e54a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800e54e:	673b      	str	r3, [r7, #112]	@ 0x70
 800e550:	683b      	ldr	r3, [r7, #0]
 800e552:	895b      	ldrh	r3, [r3, #10]
 800e554:	085b      	lsrs	r3, r3, #1
 800e556:	b29b      	uxth	r3, r3
 800e558:	005b      	lsls	r3, r3, #1
 800e55a:	b29a      	uxth	r2, r3
 800e55c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e55e:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800e560:	683b      	ldr	r3, [r7, #0]
 800e562:	785b      	ldrb	r3, [r3, #1]
 800e564:	2b00      	cmp	r3, #0
 800e566:	f040 81af 	bne.w	800e8c8 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e56a:	687a      	ldr	r2, [r7, #4]
 800e56c:	683b      	ldr	r3, [r7, #0]
 800e56e:	781b      	ldrb	r3, [r3, #0]
 800e570:	009b      	lsls	r3, r3, #2
 800e572:	4413      	add	r3, r2
 800e574:	881b      	ldrh	r3, [r3, #0]
 800e576:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800e57a:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800e57e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e582:	2b00      	cmp	r3, #0
 800e584:	d01d      	beq.n	800e5c2 <USB_ActivateEndpoint+0x53e>
 800e586:	687a      	ldr	r2, [r7, #4]
 800e588:	683b      	ldr	r3, [r7, #0]
 800e58a:	781b      	ldrb	r3, [r3, #0]
 800e58c:	009b      	lsls	r3, r3, #2
 800e58e:	4413      	add	r3, r2
 800e590:	881b      	ldrh	r3, [r3, #0]
 800e592:	b29b      	uxth	r3, r3
 800e594:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e598:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e59c:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800e5a0:	687a      	ldr	r2, [r7, #4]
 800e5a2:	683b      	ldr	r3, [r7, #0]
 800e5a4:	781b      	ldrb	r3, [r3, #0]
 800e5a6:	009b      	lsls	r3, r3, #2
 800e5a8:	441a      	add	r2, r3
 800e5aa:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800e5ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e5b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e5b6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e5ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e5be:	b29b      	uxth	r3, r3
 800e5c0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e5c2:	687a      	ldr	r2, [r7, #4]
 800e5c4:	683b      	ldr	r3, [r7, #0]
 800e5c6:	781b      	ldrb	r3, [r3, #0]
 800e5c8:	009b      	lsls	r3, r3, #2
 800e5ca:	4413      	add	r3, r2
 800e5cc:	881b      	ldrh	r3, [r3, #0]
 800e5ce:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800e5d2:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800e5d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d01d      	beq.n	800e61a <USB_ActivateEndpoint+0x596>
 800e5de:	687a      	ldr	r2, [r7, #4]
 800e5e0:	683b      	ldr	r3, [r7, #0]
 800e5e2:	781b      	ldrb	r3, [r3, #0]
 800e5e4:	009b      	lsls	r3, r3, #2
 800e5e6:	4413      	add	r3, r2
 800e5e8:	881b      	ldrh	r3, [r3, #0]
 800e5ea:	b29b      	uxth	r3, r3
 800e5ec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e5f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e5f4:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800e5f8:	687a      	ldr	r2, [r7, #4]
 800e5fa:	683b      	ldr	r3, [r7, #0]
 800e5fc:	781b      	ldrb	r3, [r3, #0]
 800e5fe:	009b      	lsls	r3, r3, #2
 800e600:	441a      	add	r2, r3
 800e602:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800e606:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e60a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e60e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e612:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e616:	b29b      	uxth	r3, r3
 800e618:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800e61a:	683b      	ldr	r3, [r7, #0]
 800e61c:	785b      	ldrb	r3, [r3, #1]
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d16b      	bne.n	800e6fa <USB_ActivateEndpoint+0x676>
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e62c:	b29b      	uxth	r3, r3
 800e62e:	461a      	mov	r2, r3
 800e630:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e632:	4413      	add	r3, r2
 800e634:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e636:	683b      	ldr	r3, [r7, #0]
 800e638:	781b      	ldrb	r3, [r3, #0]
 800e63a:	00da      	lsls	r2, r3, #3
 800e63c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e63e:	4413      	add	r3, r2
 800e640:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e644:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e646:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e648:	881b      	ldrh	r3, [r3, #0]
 800e64a:	b29b      	uxth	r3, r3
 800e64c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e650:	b29a      	uxth	r2, r3
 800e652:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e654:	801a      	strh	r2, [r3, #0]
 800e656:	683b      	ldr	r3, [r7, #0]
 800e658:	691b      	ldr	r3, [r3, #16]
 800e65a:	2b00      	cmp	r3, #0
 800e65c:	d10a      	bne.n	800e674 <USB_ActivateEndpoint+0x5f0>
 800e65e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e660:	881b      	ldrh	r3, [r3, #0]
 800e662:	b29b      	uxth	r3, r3
 800e664:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e668:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e66c:	b29a      	uxth	r2, r3
 800e66e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e670:	801a      	strh	r2, [r3, #0]
 800e672:	e05d      	b.n	800e730 <USB_ActivateEndpoint+0x6ac>
 800e674:	683b      	ldr	r3, [r7, #0]
 800e676:	691b      	ldr	r3, [r3, #16]
 800e678:	2b3e      	cmp	r3, #62	@ 0x3e
 800e67a:	d81c      	bhi.n	800e6b6 <USB_ActivateEndpoint+0x632>
 800e67c:	683b      	ldr	r3, [r7, #0]
 800e67e:	691b      	ldr	r3, [r3, #16]
 800e680:	085b      	lsrs	r3, r3, #1
 800e682:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e686:	683b      	ldr	r3, [r7, #0]
 800e688:	691b      	ldr	r3, [r3, #16]
 800e68a:	f003 0301 	and.w	r3, r3, #1
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d004      	beq.n	800e69c <USB_ActivateEndpoint+0x618>
 800e692:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e696:	3301      	adds	r3, #1
 800e698:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e69c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e69e:	881b      	ldrh	r3, [r3, #0]
 800e6a0:	b29a      	uxth	r2, r3
 800e6a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e6a6:	b29b      	uxth	r3, r3
 800e6a8:	029b      	lsls	r3, r3, #10
 800e6aa:	b29b      	uxth	r3, r3
 800e6ac:	4313      	orrs	r3, r2
 800e6ae:	b29a      	uxth	r2, r3
 800e6b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e6b2:	801a      	strh	r2, [r3, #0]
 800e6b4:	e03c      	b.n	800e730 <USB_ActivateEndpoint+0x6ac>
 800e6b6:	683b      	ldr	r3, [r7, #0]
 800e6b8:	691b      	ldr	r3, [r3, #16]
 800e6ba:	095b      	lsrs	r3, r3, #5
 800e6bc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e6c0:	683b      	ldr	r3, [r7, #0]
 800e6c2:	691b      	ldr	r3, [r3, #16]
 800e6c4:	f003 031f 	and.w	r3, r3, #31
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	d104      	bne.n	800e6d6 <USB_ActivateEndpoint+0x652>
 800e6cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e6d0:	3b01      	subs	r3, #1
 800e6d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e6d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e6d8:	881b      	ldrh	r3, [r3, #0]
 800e6da:	b29a      	uxth	r2, r3
 800e6dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e6e0:	b29b      	uxth	r3, r3
 800e6e2:	029b      	lsls	r3, r3, #10
 800e6e4:	b29b      	uxth	r3, r3
 800e6e6:	4313      	orrs	r3, r2
 800e6e8:	b29b      	uxth	r3, r3
 800e6ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e6ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e6f2:	b29a      	uxth	r2, r3
 800e6f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e6f6:	801a      	strh	r2, [r3, #0]
 800e6f8:	e01a      	b.n	800e730 <USB_ActivateEndpoint+0x6ac>
 800e6fa:	683b      	ldr	r3, [r7, #0]
 800e6fc:	785b      	ldrb	r3, [r3, #1]
 800e6fe:	2b01      	cmp	r3, #1
 800e700:	d116      	bne.n	800e730 <USB_ActivateEndpoint+0x6ac>
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	657b      	str	r3, [r7, #84]	@ 0x54
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e70c:	b29b      	uxth	r3, r3
 800e70e:	461a      	mov	r2, r3
 800e710:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e712:	4413      	add	r3, r2
 800e714:	657b      	str	r3, [r7, #84]	@ 0x54
 800e716:	683b      	ldr	r3, [r7, #0]
 800e718:	781b      	ldrb	r3, [r3, #0]
 800e71a:	00da      	lsls	r2, r3, #3
 800e71c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e71e:	4413      	add	r3, r2
 800e720:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e724:	653b      	str	r3, [r7, #80]	@ 0x50
 800e726:	683b      	ldr	r3, [r7, #0]
 800e728:	691b      	ldr	r3, [r3, #16]
 800e72a:	b29a      	uxth	r2, r3
 800e72c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e72e:	801a      	strh	r2, [r3, #0]
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	647b      	str	r3, [r7, #68]	@ 0x44
 800e734:	683b      	ldr	r3, [r7, #0]
 800e736:	785b      	ldrb	r3, [r3, #1]
 800e738:	2b00      	cmp	r3, #0
 800e73a:	d16b      	bne.n	800e814 <USB_ActivateEndpoint+0x790>
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e746:	b29b      	uxth	r3, r3
 800e748:	461a      	mov	r2, r3
 800e74a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e74c:	4413      	add	r3, r2
 800e74e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e750:	683b      	ldr	r3, [r7, #0]
 800e752:	781b      	ldrb	r3, [r3, #0]
 800e754:	00da      	lsls	r2, r3, #3
 800e756:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e758:	4413      	add	r3, r2
 800e75a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e75e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e762:	881b      	ldrh	r3, [r3, #0]
 800e764:	b29b      	uxth	r3, r3
 800e766:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e76a:	b29a      	uxth	r2, r3
 800e76c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e76e:	801a      	strh	r2, [r3, #0]
 800e770:	683b      	ldr	r3, [r7, #0]
 800e772:	691b      	ldr	r3, [r3, #16]
 800e774:	2b00      	cmp	r3, #0
 800e776:	d10a      	bne.n	800e78e <USB_ActivateEndpoint+0x70a>
 800e778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e77a:	881b      	ldrh	r3, [r3, #0]
 800e77c:	b29b      	uxth	r3, r3
 800e77e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e782:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e786:	b29a      	uxth	r2, r3
 800e788:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e78a:	801a      	strh	r2, [r3, #0]
 800e78c:	e05b      	b.n	800e846 <USB_ActivateEndpoint+0x7c2>
 800e78e:	683b      	ldr	r3, [r7, #0]
 800e790:	691b      	ldr	r3, [r3, #16]
 800e792:	2b3e      	cmp	r3, #62	@ 0x3e
 800e794:	d81c      	bhi.n	800e7d0 <USB_ActivateEndpoint+0x74c>
 800e796:	683b      	ldr	r3, [r7, #0]
 800e798:	691b      	ldr	r3, [r3, #16]
 800e79a:	085b      	lsrs	r3, r3, #1
 800e79c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e7a0:	683b      	ldr	r3, [r7, #0]
 800e7a2:	691b      	ldr	r3, [r3, #16]
 800e7a4:	f003 0301 	and.w	r3, r3, #1
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	d004      	beq.n	800e7b6 <USB_ActivateEndpoint+0x732>
 800e7ac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e7b0:	3301      	adds	r3, #1
 800e7b2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e7b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7b8:	881b      	ldrh	r3, [r3, #0]
 800e7ba:	b29a      	uxth	r2, r3
 800e7bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e7c0:	b29b      	uxth	r3, r3
 800e7c2:	029b      	lsls	r3, r3, #10
 800e7c4:	b29b      	uxth	r3, r3
 800e7c6:	4313      	orrs	r3, r2
 800e7c8:	b29a      	uxth	r2, r3
 800e7ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7cc:	801a      	strh	r2, [r3, #0]
 800e7ce:	e03a      	b.n	800e846 <USB_ActivateEndpoint+0x7c2>
 800e7d0:	683b      	ldr	r3, [r7, #0]
 800e7d2:	691b      	ldr	r3, [r3, #16]
 800e7d4:	095b      	lsrs	r3, r3, #5
 800e7d6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e7da:	683b      	ldr	r3, [r7, #0]
 800e7dc:	691b      	ldr	r3, [r3, #16]
 800e7de:	f003 031f 	and.w	r3, r3, #31
 800e7e2:	2b00      	cmp	r3, #0
 800e7e4:	d104      	bne.n	800e7f0 <USB_ActivateEndpoint+0x76c>
 800e7e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e7ea:	3b01      	subs	r3, #1
 800e7ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e7f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7f2:	881b      	ldrh	r3, [r3, #0]
 800e7f4:	b29a      	uxth	r2, r3
 800e7f6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e7fa:	b29b      	uxth	r3, r3
 800e7fc:	029b      	lsls	r3, r3, #10
 800e7fe:	b29b      	uxth	r3, r3
 800e800:	4313      	orrs	r3, r2
 800e802:	b29b      	uxth	r3, r3
 800e804:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e808:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e80c:	b29a      	uxth	r2, r3
 800e80e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e810:	801a      	strh	r2, [r3, #0]
 800e812:	e018      	b.n	800e846 <USB_ActivateEndpoint+0x7c2>
 800e814:	683b      	ldr	r3, [r7, #0]
 800e816:	785b      	ldrb	r3, [r3, #1]
 800e818:	2b01      	cmp	r3, #1
 800e81a:	d114      	bne.n	800e846 <USB_ActivateEndpoint+0x7c2>
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e822:	b29b      	uxth	r3, r3
 800e824:	461a      	mov	r2, r3
 800e826:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e828:	4413      	add	r3, r2
 800e82a:	647b      	str	r3, [r7, #68]	@ 0x44
 800e82c:	683b      	ldr	r3, [r7, #0]
 800e82e:	781b      	ldrb	r3, [r3, #0]
 800e830:	00da      	lsls	r2, r3, #3
 800e832:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e834:	4413      	add	r3, r2
 800e836:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e83a:	643b      	str	r3, [r7, #64]	@ 0x40
 800e83c:	683b      	ldr	r3, [r7, #0]
 800e83e:	691b      	ldr	r3, [r3, #16]
 800e840:	b29a      	uxth	r2, r3
 800e842:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e844:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e846:	687a      	ldr	r2, [r7, #4]
 800e848:	683b      	ldr	r3, [r7, #0]
 800e84a:	781b      	ldrb	r3, [r3, #0]
 800e84c:	009b      	lsls	r3, r3, #2
 800e84e:	4413      	add	r3, r2
 800e850:	881b      	ldrh	r3, [r3, #0]
 800e852:	b29b      	uxth	r3, r3
 800e854:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e858:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e85c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800e85e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e860:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e864:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800e866:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e868:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e86c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800e86e:	687a      	ldr	r2, [r7, #4]
 800e870:	683b      	ldr	r3, [r7, #0]
 800e872:	781b      	ldrb	r3, [r3, #0]
 800e874:	009b      	lsls	r3, r3, #2
 800e876:	441a      	add	r2, r3
 800e878:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e87a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e87e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e882:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e886:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e88a:	b29b      	uxth	r3, r3
 800e88c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e88e:	687a      	ldr	r2, [r7, #4]
 800e890:	683b      	ldr	r3, [r7, #0]
 800e892:	781b      	ldrb	r3, [r3, #0]
 800e894:	009b      	lsls	r3, r3, #2
 800e896:	4413      	add	r3, r2
 800e898:	881b      	ldrh	r3, [r3, #0]
 800e89a:	b29b      	uxth	r3, r3
 800e89c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e8a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e8a4:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800e8a6:	687a      	ldr	r2, [r7, #4]
 800e8a8:	683b      	ldr	r3, [r7, #0]
 800e8aa:	781b      	ldrb	r3, [r3, #0]
 800e8ac:	009b      	lsls	r3, r3, #2
 800e8ae:	441a      	add	r2, r3
 800e8b0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800e8b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e8b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e8ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e8be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e8c2:	b29b      	uxth	r3, r3
 800e8c4:	8013      	strh	r3, [r2, #0]
 800e8c6:	e0bc      	b.n	800ea42 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e8c8:	687a      	ldr	r2, [r7, #4]
 800e8ca:	683b      	ldr	r3, [r7, #0]
 800e8cc:	781b      	ldrb	r3, [r3, #0]
 800e8ce:	009b      	lsls	r3, r3, #2
 800e8d0:	4413      	add	r3, r2
 800e8d2:	881b      	ldrh	r3, [r3, #0]
 800e8d4:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800e8d8:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800e8dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	d01d      	beq.n	800e920 <USB_ActivateEndpoint+0x89c>
 800e8e4:	687a      	ldr	r2, [r7, #4]
 800e8e6:	683b      	ldr	r3, [r7, #0]
 800e8e8:	781b      	ldrb	r3, [r3, #0]
 800e8ea:	009b      	lsls	r3, r3, #2
 800e8ec:	4413      	add	r3, r2
 800e8ee:	881b      	ldrh	r3, [r3, #0]
 800e8f0:	b29b      	uxth	r3, r3
 800e8f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e8f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e8fa:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800e8fe:	687a      	ldr	r2, [r7, #4]
 800e900:	683b      	ldr	r3, [r7, #0]
 800e902:	781b      	ldrb	r3, [r3, #0]
 800e904:	009b      	lsls	r3, r3, #2
 800e906:	441a      	add	r2, r3
 800e908:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800e90c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e910:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e914:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e918:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e91c:	b29b      	uxth	r3, r3
 800e91e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e920:	687a      	ldr	r2, [r7, #4]
 800e922:	683b      	ldr	r3, [r7, #0]
 800e924:	781b      	ldrb	r3, [r3, #0]
 800e926:	009b      	lsls	r3, r3, #2
 800e928:	4413      	add	r3, r2
 800e92a:	881b      	ldrh	r3, [r3, #0]
 800e92c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800e930:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800e934:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e938:	2b00      	cmp	r3, #0
 800e93a:	d01d      	beq.n	800e978 <USB_ActivateEndpoint+0x8f4>
 800e93c:	687a      	ldr	r2, [r7, #4]
 800e93e:	683b      	ldr	r3, [r7, #0]
 800e940:	781b      	ldrb	r3, [r3, #0]
 800e942:	009b      	lsls	r3, r3, #2
 800e944:	4413      	add	r3, r2
 800e946:	881b      	ldrh	r3, [r3, #0]
 800e948:	b29b      	uxth	r3, r3
 800e94a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e94e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e952:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800e956:	687a      	ldr	r2, [r7, #4]
 800e958:	683b      	ldr	r3, [r7, #0]
 800e95a:	781b      	ldrb	r3, [r3, #0]
 800e95c:	009b      	lsls	r3, r3, #2
 800e95e:	441a      	add	r2, r3
 800e960:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800e964:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e968:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e96c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e970:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e974:	b29b      	uxth	r3, r3
 800e976:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800e978:	683b      	ldr	r3, [r7, #0]
 800e97a:	78db      	ldrb	r3, [r3, #3]
 800e97c:	2b01      	cmp	r3, #1
 800e97e:	d024      	beq.n	800e9ca <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800e980:	687a      	ldr	r2, [r7, #4]
 800e982:	683b      	ldr	r3, [r7, #0]
 800e984:	781b      	ldrb	r3, [r3, #0]
 800e986:	009b      	lsls	r3, r3, #2
 800e988:	4413      	add	r3, r2
 800e98a:	881b      	ldrh	r3, [r3, #0]
 800e98c:	b29b      	uxth	r3, r3
 800e98e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e992:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e996:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800e99a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800e99e:	f083 0320 	eor.w	r3, r3, #32
 800e9a2:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800e9a6:	687a      	ldr	r2, [r7, #4]
 800e9a8:	683b      	ldr	r3, [r7, #0]
 800e9aa:	781b      	ldrb	r3, [r3, #0]
 800e9ac:	009b      	lsls	r3, r3, #2
 800e9ae:	441a      	add	r2, r3
 800e9b0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800e9b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e9b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e9bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e9c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e9c4:	b29b      	uxth	r3, r3
 800e9c6:	8013      	strh	r3, [r2, #0]
 800e9c8:	e01d      	b.n	800ea06 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e9ca:	687a      	ldr	r2, [r7, #4]
 800e9cc:	683b      	ldr	r3, [r7, #0]
 800e9ce:	781b      	ldrb	r3, [r3, #0]
 800e9d0:	009b      	lsls	r3, r3, #2
 800e9d2:	4413      	add	r3, r2
 800e9d4:	881b      	ldrh	r3, [r3, #0]
 800e9d6:	b29b      	uxth	r3, r3
 800e9d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e9dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e9e0:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800e9e4:	687a      	ldr	r2, [r7, #4]
 800e9e6:	683b      	ldr	r3, [r7, #0]
 800e9e8:	781b      	ldrb	r3, [r3, #0]
 800e9ea:	009b      	lsls	r3, r3, #2
 800e9ec:	441a      	add	r2, r3
 800e9ee:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800e9f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e9f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e9fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e9fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ea02:	b29b      	uxth	r3, r3
 800ea04:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ea06:	687a      	ldr	r2, [r7, #4]
 800ea08:	683b      	ldr	r3, [r7, #0]
 800ea0a:	781b      	ldrb	r3, [r3, #0]
 800ea0c:	009b      	lsls	r3, r3, #2
 800ea0e:	4413      	add	r3, r2
 800ea10:	881b      	ldrh	r3, [r3, #0]
 800ea12:	b29b      	uxth	r3, r3
 800ea14:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ea18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ea1c:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800ea20:	687a      	ldr	r2, [r7, #4]
 800ea22:	683b      	ldr	r3, [r7, #0]
 800ea24:	781b      	ldrb	r3, [r3, #0]
 800ea26:	009b      	lsls	r3, r3, #2
 800ea28:	441a      	add	r2, r3
 800ea2a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800ea2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ea32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ea36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ea3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ea3e:	b29b      	uxth	r3, r3
 800ea40:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800ea42:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800ea46:	4618      	mov	r0, r3
 800ea48:	379c      	adds	r7, #156	@ 0x9c
 800ea4a:	46bd      	mov	sp, r7
 800ea4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea50:	4770      	bx	lr
 800ea52:	bf00      	nop

0800ea54 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ea54:	b480      	push	{r7}
 800ea56:	b08d      	sub	sp, #52	@ 0x34
 800ea58:	af00      	add	r7, sp, #0
 800ea5a:	6078      	str	r0, [r7, #4]
 800ea5c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800ea5e:	683b      	ldr	r3, [r7, #0]
 800ea60:	7b1b      	ldrb	r3, [r3, #12]
 800ea62:	2b00      	cmp	r3, #0
 800ea64:	f040 808e 	bne.w	800eb84 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800ea68:	683b      	ldr	r3, [r7, #0]
 800ea6a:	785b      	ldrb	r3, [r3, #1]
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d044      	beq.n	800eafa <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ea70:	687a      	ldr	r2, [r7, #4]
 800ea72:	683b      	ldr	r3, [r7, #0]
 800ea74:	781b      	ldrb	r3, [r3, #0]
 800ea76:	009b      	lsls	r3, r3, #2
 800ea78:	4413      	add	r3, r2
 800ea7a:	881b      	ldrh	r3, [r3, #0]
 800ea7c:	81bb      	strh	r3, [r7, #12]
 800ea7e:	89bb      	ldrh	r3, [r7, #12]
 800ea80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	d01b      	beq.n	800eac0 <USB_DeactivateEndpoint+0x6c>
 800ea88:	687a      	ldr	r2, [r7, #4]
 800ea8a:	683b      	ldr	r3, [r7, #0]
 800ea8c:	781b      	ldrb	r3, [r3, #0]
 800ea8e:	009b      	lsls	r3, r3, #2
 800ea90:	4413      	add	r3, r2
 800ea92:	881b      	ldrh	r3, [r3, #0]
 800ea94:	b29b      	uxth	r3, r3
 800ea96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ea9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ea9e:	817b      	strh	r3, [r7, #10]
 800eaa0:	687a      	ldr	r2, [r7, #4]
 800eaa2:	683b      	ldr	r3, [r7, #0]
 800eaa4:	781b      	ldrb	r3, [r3, #0]
 800eaa6:	009b      	lsls	r3, r3, #2
 800eaa8:	441a      	add	r2, r3
 800eaaa:	897b      	ldrh	r3, [r7, #10]
 800eaac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eab0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eab4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eab8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800eabc:	b29b      	uxth	r3, r3
 800eabe:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800eac0:	687a      	ldr	r2, [r7, #4]
 800eac2:	683b      	ldr	r3, [r7, #0]
 800eac4:	781b      	ldrb	r3, [r3, #0]
 800eac6:	009b      	lsls	r3, r3, #2
 800eac8:	4413      	add	r3, r2
 800eaca:	881b      	ldrh	r3, [r3, #0]
 800eacc:	b29b      	uxth	r3, r3
 800eace:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ead2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ead6:	813b      	strh	r3, [r7, #8]
 800ead8:	687a      	ldr	r2, [r7, #4]
 800eada:	683b      	ldr	r3, [r7, #0]
 800eadc:	781b      	ldrb	r3, [r3, #0]
 800eade:	009b      	lsls	r3, r3, #2
 800eae0:	441a      	add	r2, r3
 800eae2:	893b      	ldrh	r3, [r7, #8]
 800eae4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eae8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eaec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eaf0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eaf4:	b29b      	uxth	r3, r3
 800eaf6:	8013      	strh	r3, [r2, #0]
 800eaf8:	e192      	b.n	800ee20 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800eafa:	687a      	ldr	r2, [r7, #4]
 800eafc:	683b      	ldr	r3, [r7, #0]
 800eafe:	781b      	ldrb	r3, [r3, #0]
 800eb00:	009b      	lsls	r3, r3, #2
 800eb02:	4413      	add	r3, r2
 800eb04:	881b      	ldrh	r3, [r3, #0]
 800eb06:	827b      	strh	r3, [r7, #18]
 800eb08:	8a7b      	ldrh	r3, [r7, #18]
 800eb0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	d01b      	beq.n	800eb4a <USB_DeactivateEndpoint+0xf6>
 800eb12:	687a      	ldr	r2, [r7, #4]
 800eb14:	683b      	ldr	r3, [r7, #0]
 800eb16:	781b      	ldrb	r3, [r3, #0]
 800eb18:	009b      	lsls	r3, r3, #2
 800eb1a:	4413      	add	r3, r2
 800eb1c:	881b      	ldrh	r3, [r3, #0]
 800eb1e:	b29b      	uxth	r3, r3
 800eb20:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800eb24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eb28:	823b      	strh	r3, [r7, #16]
 800eb2a:	687a      	ldr	r2, [r7, #4]
 800eb2c:	683b      	ldr	r3, [r7, #0]
 800eb2e:	781b      	ldrb	r3, [r3, #0]
 800eb30:	009b      	lsls	r3, r3, #2
 800eb32:	441a      	add	r2, r3
 800eb34:	8a3b      	ldrh	r3, [r7, #16]
 800eb36:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eb3a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eb3e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800eb42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eb46:	b29b      	uxth	r3, r3
 800eb48:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800eb4a:	687a      	ldr	r2, [r7, #4]
 800eb4c:	683b      	ldr	r3, [r7, #0]
 800eb4e:	781b      	ldrb	r3, [r3, #0]
 800eb50:	009b      	lsls	r3, r3, #2
 800eb52:	4413      	add	r3, r2
 800eb54:	881b      	ldrh	r3, [r3, #0]
 800eb56:	b29b      	uxth	r3, r3
 800eb58:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800eb5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eb60:	81fb      	strh	r3, [r7, #14]
 800eb62:	687a      	ldr	r2, [r7, #4]
 800eb64:	683b      	ldr	r3, [r7, #0]
 800eb66:	781b      	ldrb	r3, [r3, #0]
 800eb68:	009b      	lsls	r3, r3, #2
 800eb6a:	441a      	add	r2, r3
 800eb6c:	89fb      	ldrh	r3, [r7, #14]
 800eb6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eb72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eb76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eb7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eb7e:	b29b      	uxth	r3, r3
 800eb80:	8013      	strh	r3, [r2, #0]
 800eb82:	e14d      	b.n	800ee20 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800eb84:	683b      	ldr	r3, [r7, #0]
 800eb86:	785b      	ldrb	r3, [r3, #1]
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	f040 80a5 	bne.w	800ecd8 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800eb8e:	687a      	ldr	r2, [r7, #4]
 800eb90:	683b      	ldr	r3, [r7, #0]
 800eb92:	781b      	ldrb	r3, [r3, #0]
 800eb94:	009b      	lsls	r3, r3, #2
 800eb96:	4413      	add	r3, r2
 800eb98:	881b      	ldrh	r3, [r3, #0]
 800eb9a:	843b      	strh	r3, [r7, #32]
 800eb9c:	8c3b      	ldrh	r3, [r7, #32]
 800eb9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d01b      	beq.n	800ebde <USB_DeactivateEndpoint+0x18a>
 800eba6:	687a      	ldr	r2, [r7, #4]
 800eba8:	683b      	ldr	r3, [r7, #0]
 800ebaa:	781b      	ldrb	r3, [r3, #0]
 800ebac:	009b      	lsls	r3, r3, #2
 800ebae:	4413      	add	r3, r2
 800ebb0:	881b      	ldrh	r3, [r3, #0]
 800ebb2:	b29b      	uxth	r3, r3
 800ebb4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ebb8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ebbc:	83fb      	strh	r3, [r7, #30]
 800ebbe:	687a      	ldr	r2, [r7, #4]
 800ebc0:	683b      	ldr	r3, [r7, #0]
 800ebc2:	781b      	ldrb	r3, [r3, #0]
 800ebc4:	009b      	lsls	r3, r3, #2
 800ebc6:	441a      	add	r2, r3
 800ebc8:	8bfb      	ldrh	r3, [r7, #30]
 800ebca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ebce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ebd2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ebd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ebda:	b29b      	uxth	r3, r3
 800ebdc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ebde:	687a      	ldr	r2, [r7, #4]
 800ebe0:	683b      	ldr	r3, [r7, #0]
 800ebe2:	781b      	ldrb	r3, [r3, #0]
 800ebe4:	009b      	lsls	r3, r3, #2
 800ebe6:	4413      	add	r3, r2
 800ebe8:	881b      	ldrh	r3, [r3, #0]
 800ebea:	83bb      	strh	r3, [r7, #28]
 800ebec:	8bbb      	ldrh	r3, [r7, #28]
 800ebee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d01b      	beq.n	800ec2e <USB_DeactivateEndpoint+0x1da>
 800ebf6:	687a      	ldr	r2, [r7, #4]
 800ebf8:	683b      	ldr	r3, [r7, #0]
 800ebfa:	781b      	ldrb	r3, [r3, #0]
 800ebfc:	009b      	lsls	r3, r3, #2
 800ebfe:	4413      	add	r3, r2
 800ec00:	881b      	ldrh	r3, [r3, #0]
 800ec02:	b29b      	uxth	r3, r3
 800ec04:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ec08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ec0c:	837b      	strh	r3, [r7, #26]
 800ec0e:	687a      	ldr	r2, [r7, #4]
 800ec10:	683b      	ldr	r3, [r7, #0]
 800ec12:	781b      	ldrb	r3, [r3, #0]
 800ec14:	009b      	lsls	r3, r3, #2
 800ec16:	441a      	add	r2, r3
 800ec18:	8b7b      	ldrh	r3, [r7, #26]
 800ec1a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ec1e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ec22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ec26:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ec2a:	b29b      	uxth	r3, r3
 800ec2c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800ec2e:	687a      	ldr	r2, [r7, #4]
 800ec30:	683b      	ldr	r3, [r7, #0]
 800ec32:	781b      	ldrb	r3, [r3, #0]
 800ec34:	009b      	lsls	r3, r3, #2
 800ec36:	4413      	add	r3, r2
 800ec38:	881b      	ldrh	r3, [r3, #0]
 800ec3a:	b29b      	uxth	r3, r3
 800ec3c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ec40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ec44:	833b      	strh	r3, [r7, #24]
 800ec46:	687a      	ldr	r2, [r7, #4]
 800ec48:	683b      	ldr	r3, [r7, #0]
 800ec4a:	781b      	ldrb	r3, [r3, #0]
 800ec4c:	009b      	lsls	r3, r3, #2
 800ec4e:	441a      	add	r2, r3
 800ec50:	8b3b      	ldrh	r3, [r7, #24]
 800ec52:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ec56:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ec5a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ec5e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ec62:	b29b      	uxth	r3, r3
 800ec64:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ec66:	687a      	ldr	r2, [r7, #4]
 800ec68:	683b      	ldr	r3, [r7, #0]
 800ec6a:	781b      	ldrb	r3, [r3, #0]
 800ec6c:	009b      	lsls	r3, r3, #2
 800ec6e:	4413      	add	r3, r2
 800ec70:	881b      	ldrh	r3, [r3, #0]
 800ec72:	b29b      	uxth	r3, r3
 800ec74:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ec78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ec7c:	82fb      	strh	r3, [r7, #22]
 800ec7e:	687a      	ldr	r2, [r7, #4]
 800ec80:	683b      	ldr	r3, [r7, #0]
 800ec82:	781b      	ldrb	r3, [r3, #0]
 800ec84:	009b      	lsls	r3, r3, #2
 800ec86:	441a      	add	r2, r3
 800ec88:	8afb      	ldrh	r3, [r7, #22]
 800ec8a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ec8e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ec92:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ec96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ec9a:	b29b      	uxth	r3, r3
 800ec9c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ec9e:	687a      	ldr	r2, [r7, #4]
 800eca0:	683b      	ldr	r3, [r7, #0]
 800eca2:	781b      	ldrb	r3, [r3, #0]
 800eca4:	009b      	lsls	r3, r3, #2
 800eca6:	4413      	add	r3, r2
 800eca8:	881b      	ldrh	r3, [r3, #0]
 800ecaa:	b29b      	uxth	r3, r3
 800ecac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ecb0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ecb4:	82bb      	strh	r3, [r7, #20]
 800ecb6:	687a      	ldr	r2, [r7, #4]
 800ecb8:	683b      	ldr	r3, [r7, #0]
 800ecba:	781b      	ldrb	r3, [r3, #0]
 800ecbc:	009b      	lsls	r3, r3, #2
 800ecbe:	441a      	add	r2, r3
 800ecc0:	8abb      	ldrh	r3, [r7, #20]
 800ecc2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ecc6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ecca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ecce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ecd2:	b29b      	uxth	r3, r3
 800ecd4:	8013      	strh	r3, [r2, #0]
 800ecd6:	e0a3      	b.n	800ee20 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ecd8:	687a      	ldr	r2, [r7, #4]
 800ecda:	683b      	ldr	r3, [r7, #0]
 800ecdc:	781b      	ldrb	r3, [r3, #0]
 800ecde:	009b      	lsls	r3, r3, #2
 800ece0:	4413      	add	r3, r2
 800ece2:	881b      	ldrh	r3, [r3, #0]
 800ece4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800ece6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ece8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ecec:	2b00      	cmp	r3, #0
 800ecee:	d01b      	beq.n	800ed28 <USB_DeactivateEndpoint+0x2d4>
 800ecf0:	687a      	ldr	r2, [r7, #4]
 800ecf2:	683b      	ldr	r3, [r7, #0]
 800ecf4:	781b      	ldrb	r3, [r3, #0]
 800ecf6:	009b      	lsls	r3, r3, #2
 800ecf8:	4413      	add	r3, r2
 800ecfa:	881b      	ldrh	r3, [r3, #0]
 800ecfc:	b29b      	uxth	r3, r3
 800ecfe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ed02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ed06:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800ed08:	687a      	ldr	r2, [r7, #4]
 800ed0a:	683b      	ldr	r3, [r7, #0]
 800ed0c:	781b      	ldrb	r3, [r3, #0]
 800ed0e:	009b      	lsls	r3, r3, #2
 800ed10:	441a      	add	r2, r3
 800ed12:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800ed14:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ed18:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ed1c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ed20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ed24:	b29b      	uxth	r3, r3
 800ed26:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ed28:	687a      	ldr	r2, [r7, #4]
 800ed2a:	683b      	ldr	r3, [r7, #0]
 800ed2c:	781b      	ldrb	r3, [r3, #0]
 800ed2e:	009b      	lsls	r3, r3, #2
 800ed30:	4413      	add	r3, r2
 800ed32:	881b      	ldrh	r3, [r3, #0]
 800ed34:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800ed36:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800ed38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d01b      	beq.n	800ed78 <USB_DeactivateEndpoint+0x324>
 800ed40:	687a      	ldr	r2, [r7, #4]
 800ed42:	683b      	ldr	r3, [r7, #0]
 800ed44:	781b      	ldrb	r3, [r3, #0]
 800ed46:	009b      	lsls	r3, r3, #2
 800ed48:	4413      	add	r3, r2
 800ed4a:	881b      	ldrh	r3, [r3, #0]
 800ed4c:	b29b      	uxth	r3, r3
 800ed4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ed52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ed56:	853b      	strh	r3, [r7, #40]	@ 0x28
 800ed58:	687a      	ldr	r2, [r7, #4]
 800ed5a:	683b      	ldr	r3, [r7, #0]
 800ed5c:	781b      	ldrb	r3, [r3, #0]
 800ed5e:	009b      	lsls	r3, r3, #2
 800ed60:	441a      	add	r2, r3
 800ed62:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ed64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ed68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ed6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ed70:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ed74:	b29b      	uxth	r3, r3
 800ed76:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800ed78:	687a      	ldr	r2, [r7, #4]
 800ed7a:	683b      	ldr	r3, [r7, #0]
 800ed7c:	781b      	ldrb	r3, [r3, #0]
 800ed7e:	009b      	lsls	r3, r3, #2
 800ed80:	4413      	add	r3, r2
 800ed82:	881b      	ldrh	r3, [r3, #0]
 800ed84:	b29b      	uxth	r3, r3
 800ed86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ed8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ed8e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800ed90:	687a      	ldr	r2, [r7, #4]
 800ed92:	683b      	ldr	r3, [r7, #0]
 800ed94:	781b      	ldrb	r3, [r3, #0]
 800ed96:	009b      	lsls	r3, r3, #2
 800ed98:	441a      	add	r2, r3
 800ed9a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ed9c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eda0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eda4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800eda8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800edac:	b29b      	uxth	r3, r3
 800edae:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800edb0:	687a      	ldr	r2, [r7, #4]
 800edb2:	683b      	ldr	r3, [r7, #0]
 800edb4:	781b      	ldrb	r3, [r3, #0]
 800edb6:	009b      	lsls	r3, r3, #2
 800edb8:	4413      	add	r3, r2
 800edba:	881b      	ldrh	r3, [r3, #0]
 800edbc:	b29b      	uxth	r3, r3
 800edbe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800edc2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800edc6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800edc8:	687a      	ldr	r2, [r7, #4]
 800edca:	683b      	ldr	r3, [r7, #0]
 800edcc:	781b      	ldrb	r3, [r3, #0]
 800edce:	009b      	lsls	r3, r3, #2
 800edd0:	441a      	add	r2, r3
 800edd2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800edd4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800edd8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eddc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ede0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ede4:	b29b      	uxth	r3, r3
 800ede6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ede8:	687a      	ldr	r2, [r7, #4]
 800edea:	683b      	ldr	r3, [r7, #0]
 800edec:	781b      	ldrb	r3, [r3, #0]
 800edee:	009b      	lsls	r3, r3, #2
 800edf0:	4413      	add	r3, r2
 800edf2:	881b      	ldrh	r3, [r3, #0]
 800edf4:	b29b      	uxth	r3, r3
 800edf6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800edfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800edfe:	847b      	strh	r3, [r7, #34]	@ 0x22
 800ee00:	687a      	ldr	r2, [r7, #4]
 800ee02:	683b      	ldr	r3, [r7, #0]
 800ee04:	781b      	ldrb	r3, [r3, #0]
 800ee06:	009b      	lsls	r3, r3, #2
 800ee08:	441a      	add	r2, r3
 800ee0a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ee0c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ee10:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ee14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ee18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ee1c:	b29b      	uxth	r3, r3
 800ee1e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800ee20:	2300      	movs	r3, #0
}
 800ee22:	4618      	mov	r0, r3
 800ee24:	3734      	adds	r7, #52	@ 0x34
 800ee26:	46bd      	mov	sp, r7
 800ee28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee2c:	4770      	bx	lr

0800ee2e <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ee2e:	b580      	push	{r7, lr}
 800ee30:	b0ac      	sub	sp, #176	@ 0xb0
 800ee32:	af00      	add	r7, sp, #0
 800ee34:	6078      	str	r0, [r7, #4]
 800ee36:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ee38:	683b      	ldr	r3, [r7, #0]
 800ee3a:	785b      	ldrb	r3, [r3, #1]
 800ee3c:	2b01      	cmp	r3, #1
 800ee3e:	f040 84ca 	bne.w	800f7d6 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800ee42:	683b      	ldr	r3, [r7, #0]
 800ee44:	699a      	ldr	r2, [r3, #24]
 800ee46:	683b      	ldr	r3, [r7, #0]
 800ee48:	691b      	ldr	r3, [r3, #16]
 800ee4a:	429a      	cmp	r2, r3
 800ee4c:	d904      	bls.n	800ee58 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800ee4e:	683b      	ldr	r3, [r7, #0]
 800ee50:	691b      	ldr	r3, [r3, #16]
 800ee52:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ee56:	e003      	b.n	800ee60 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800ee58:	683b      	ldr	r3, [r7, #0]
 800ee5a:	699b      	ldr	r3, [r3, #24]
 800ee5c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800ee60:	683b      	ldr	r3, [r7, #0]
 800ee62:	7b1b      	ldrb	r3, [r3, #12]
 800ee64:	2b00      	cmp	r3, #0
 800ee66:	d122      	bne.n	800eeae <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800ee68:	683b      	ldr	r3, [r7, #0]
 800ee6a:	6959      	ldr	r1, [r3, #20]
 800ee6c:	683b      	ldr	r3, [r7, #0]
 800ee6e:	88da      	ldrh	r2, [r3, #6]
 800ee70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ee74:	b29b      	uxth	r3, r3
 800ee76:	6878      	ldr	r0, [r7, #4]
 800ee78:	f000 febd 	bl	800fbf6 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	613b      	str	r3, [r7, #16]
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ee86:	b29b      	uxth	r3, r3
 800ee88:	461a      	mov	r2, r3
 800ee8a:	693b      	ldr	r3, [r7, #16]
 800ee8c:	4413      	add	r3, r2
 800ee8e:	613b      	str	r3, [r7, #16]
 800ee90:	683b      	ldr	r3, [r7, #0]
 800ee92:	781b      	ldrb	r3, [r3, #0]
 800ee94:	00da      	lsls	r2, r3, #3
 800ee96:	693b      	ldr	r3, [r7, #16]
 800ee98:	4413      	add	r3, r2
 800ee9a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ee9e:	60fb      	str	r3, [r7, #12]
 800eea0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eea4:	b29a      	uxth	r2, r3
 800eea6:	68fb      	ldr	r3, [r7, #12]
 800eea8:	801a      	strh	r2, [r3, #0]
 800eeaa:	f000 bc6f 	b.w	800f78c <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800eeae:	683b      	ldr	r3, [r7, #0]
 800eeb0:	78db      	ldrb	r3, [r3, #3]
 800eeb2:	2b02      	cmp	r3, #2
 800eeb4:	f040 831e 	bne.w	800f4f4 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800eeb8:	683b      	ldr	r3, [r7, #0]
 800eeba:	6a1a      	ldr	r2, [r3, #32]
 800eebc:	683b      	ldr	r3, [r7, #0]
 800eebe:	691b      	ldr	r3, [r3, #16]
 800eec0:	429a      	cmp	r2, r3
 800eec2:	f240 82cf 	bls.w	800f464 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800eec6:	687a      	ldr	r2, [r7, #4]
 800eec8:	683b      	ldr	r3, [r7, #0]
 800eeca:	781b      	ldrb	r3, [r3, #0]
 800eecc:	009b      	lsls	r3, r3, #2
 800eece:	4413      	add	r3, r2
 800eed0:	881b      	ldrh	r3, [r3, #0]
 800eed2:	b29b      	uxth	r3, r3
 800eed4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800eed8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eedc:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800eee0:	687a      	ldr	r2, [r7, #4]
 800eee2:	683b      	ldr	r3, [r7, #0]
 800eee4:	781b      	ldrb	r3, [r3, #0]
 800eee6:	009b      	lsls	r3, r3, #2
 800eee8:	441a      	add	r2, r3
 800eeea:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800eeee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eef2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eef6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800eefa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eefe:	b29b      	uxth	r3, r3
 800ef00:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800ef02:	683b      	ldr	r3, [r7, #0]
 800ef04:	6a1a      	ldr	r2, [r3, #32]
 800ef06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef0a:	1ad2      	subs	r2, r2, r3
 800ef0c:	683b      	ldr	r3, [r7, #0]
 800ef0e:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800ef10:	687a      	ldr	r2, [r7, #4]
 800ef12:	683b      	ldr	r3, [r7, #0]
 800ef14:	781b      	ldrb	r3, [r3, #0]
 800ef16:	009b      	lsls	r3, r3, #2
 800ef18:	4413      	add	r3, r2
 800ef1a:	881b      	ldrh	r3, [r3, #0]
 800ef1c:	b29b      	uxth	r3, r3
 800ef1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	f000 814f 	beq.w	800f1c6 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	633b      	str	r3, [r7, #48]	@ 0x30
 800ef2c:	683b      	ldr	r3, [r7, #0]
 800ef2e:	785b      	ldrb	r3, [r3, #1]
 800ef30:	2b00      	cmp	r3, #0
 800ef32:	d16b      	bne.n	800f00c <USB_EPStartXfer+0x1de>
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ef3e:	b29b      	uxth	r3, r3
 800ef40:	461a      	mov	r2, r3
 800ef42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef44:	4413      	add	r3, r2
 800ef46:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ef48:	683b      	ldr	r3, [r7, #0]
 800ef4a:	781b      	ldrb	r3, [r3, #0]
 800ef4c:	00da      	lsls	r2, r3, #3
 800ef4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef50:	4413      	add	r3, r2
 800ef52:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ef56:	627b      	str	r3, [r7, #36]	@ 0x24
 800ef58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef5a:	881b      	ldrh	r3, [r3, #0]
 800ef5c:	b29b      	uxth	r3, r3
 800ef5e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ef62:	b29a      	uxth	r2, r3
 800ef64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef66:	801a      	strh	r2, [r3, #0]
 800ef68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef6c:	2b00      	cmp	r3, #0
 800ef6e:	d10a      	bne.n	800ef86 <USB_EPStartXfer+0x158>
 800ef70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef72:	881b      	ldrh	r3, [r3, #0]
 800ef74:	b29b      	uxth	r3, r3
 800ef76:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ef7a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ef7e:	b29a      	uxth	r2, r3
 800ef80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef82:	801a      	strh	r2, [r3, #0]
 800ef84:	e05b      	b.n	800f03e <USB_EPStartXfer+0x210>
 800ef86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef8a:	2b3e      	cmp	r3, #62	@ 0x3e
 800ef8c:	d81c      	bhi.n	800efc8 <USB_EPStartXfer+0x19a>
 800ef8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef92:	085b      	lsrs	r3, r3, #1
 800ef94:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ef98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef9c:	f003 0301 	and.w	r3, r3, #1
 800efa0:	2b00      	cmp	r3, #0
 800efa2:	d004      	beq.n	800efae <USB_EPStartXfer+0x180>
 800efa4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800efa8:	3301      	adds	r3, #1
 800efaa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800efae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efb0:	881b      	ldrh	r3, [r3, #0]
 800efb2:	b29a      	uxth	r2, r3
 800efb4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800efb8:	b29b      	uxth	r3, r3
 800efba:	029b      	lsls	r3, r3, #10
 800efbc:	b29b      	uxth	r3, r3
 800efbe:	4313      	orrs	r3, r2
 800efc0:	b29a      	uxth	r2, r3
 800efc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efc4:	801a      	strh	r2, [r3, #0]
 800efc6:	e03a      	b.n	800f03e <USB_EPStartXfer+0x210>
 800efc8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800efcc:	095b      	lsrs	r3, r3, #5
 800efce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800efd2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800efd6:	f003 031f 	and.w	r3, r3, #31
 800efda:	2b00      	cmp	r3, #0
 800efdc:	d104      	bne.n	800efe8 <USB_EPStartXfer+0x1ba>
 800efde:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800efe2:	3b01      	subs	r3, #1
 800efe4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800efe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efea:	881b      	ldrh	r3, [r3, #0]
 800efec:	b29a      	uxth	r2, r3
 800efee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800eff2:	b29b      	uxth	r3, r3
 800eff4:	029b      	lsls	r3, r3, #10
 800eff6:	b29b      	uxth	r3, r3
 800eff8:	4313      	orrs	r3, r2
 800effa:	b29b      	uxth	r3, r3
 800effc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f000:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f004:	b29a      	uxth	r2, r3
 800f006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f008:	801a      	strh	r2, [r3, #0]
 800f00a:	e018      	b.n	800f03e <USB_EPStartXfer+0x210>
 800f00c:	683b      	ldr	r3, [r7, #0]
 800f00e:	785b      	ldrb	r3, [r3, #1]
 800f010:	2b01      	cmp	r3, #1
 800f012:	d114      	bne.n	800f03e <USB_EPStartXfer+0x210>
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f01a:	b29b      	uxth	r3, r3
 800f01c:	461a      	mov	r2, r3
 800f01e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f020:	4413      	add	r3, r2
 800f022:	633b      	str	r3, [r7, #48]	@ 0x30
 800f024:	683b      	ldr	r3, [r7, #0]
 800f026:	781b      	ldrb	r3, [r3, #0]
 800f028:	00da      	lsls	r2, r3, #3
 800f02a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f02c:	4413      	add	r3, r2
 800f02e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f032:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f034:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f038:	b29a      	uxth	r2, r3
 800f03a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f03c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800f03e:	683b      	ldr	r3, [r7, #0]
 800f040:	895b      	ldrh	r3, [r3, #10]
 800f042:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f046:	683b      	ldr	r3, [r7, #0]
 800f048:	6959      	ldr	r1, [r3, #20]
 800f04a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f04e:	b29b      	uxth	r3, r3
 800f050:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f054:	6878      	ldr	r0, [r7, #4]
 800f056:	f000 fdce 	bl	800fbf6 <USB_WritePMA>
            ep->xfer_buff += len;
 800f05a:	683b      	ldr	r3, [r7, #0]
 800f05c:	695a      	ldr	r2, [r3, #20]
 800f05e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f062:	441a      	add	r2, r3
 800f064:	683b      	ldr	r3, [r7, #0]
 800f066:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800f068:	683b      	ldr	r3, [r7, #0]
 800f06a:	6a1a      	ldr	r2, [r3, #32]
 800f06c:	683b      	ldr	r3, [r7, #0]
 800f06e:	691b      	ldr	r3, [r3, #16]
 800f070:	429a      	cmp	r2, r3
 800f072:	d907      	bls.n	800f084 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800f074:	683b      	ldr	r3, [r7, #0]
 800f076:	6a1a      	ldr	r2, [r3, #32]
 800f078:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f07c:	1ad2      	subs	r2, r2, r3
 800f07e:	683b      	ldr	r3, [r7, #0]
 800f080:	621a      	str	r2, [r3, #32]
 800f082:	e006      	b.n	800f092 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800f084:	683b      	ldr	r3, [r7, #0]
 800f086:	6a1b      	ldr	r3, [r3, #32]
 800f088:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800f08c:	683b      	ldr	r3, [r7, #0]
 800f08e:	2200      	movs	r2, #0
 800f090:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800f092:	683b      	ldr	r3, [r7, #0]
 800f094:	785b      	ldrb	r3, [r3, #1]
 800f096:	2b00      	cmp	r3, #0
 800f098:	d16b      	bne.n	800f172 <USB_EPStartXfer+0x344>
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	61bb      	str	r3, [r7, #24]
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f0a4:	b29b      	uxth	r3, r3
 800f0a6:	461a      	mov	r2, r3
 800f0a8:	69bb      	ldr	r3, [r7, #24]
 800f0aa:	4413      	add	r3, r2
 800f0ac:	61bb      	str	r3, [r7, #24]
 800f0ae:	683b      	ldr	r3, [r7, #0]
 800f0b0:	781b      	ldrb	r3, [r3, #0]
 800f0b2:	00da      	lsls	r2, r3, #3
 800f0b4:	69bb      	ldr	r3, [r7, #24]
 800f0b6:	4413      	add	r3, r2
 800f0b8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f0bc:	617b      	str	r3, [r7, #20]
 800f0be:	697b      	ldr	r3, [r7, #20]
 800f0c0:	881b      	ldrh	r3, [r3, #0]
 800f0c2:	b29b      	uxth	r3, r3
 800f0c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f0c8:	b29a      	uxth	r2, r3
 800f0ca:	697b      	ldr	r3, [r7, #20]
 800f0cc:	801a      	strh	r2, [r3, #0]
 800f0ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	d10a      	bne.n	800f0ec <USB_EPStartXfer+0x2be>
 800f0d6:	697b      	ldr	r3, [r7, #20]
 800f0d8:	881b      	ldrh	r3, [r3, #0]
 800f0da:	b29b      	uxth	r3, r3
 800f0dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f0e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f0e4:	b29a      	uxth	r2, r3
 800f0e6:	697b      	ldr	r3, [r7, #20]
 800f0e8:	801a      	strh	r2, [r3, #0]
 800f0ea:	e05d      	b.n	800f1a8 <USB_EPStartXfer+0x37a>
 800f0ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f0f0:	2b3e      	cmp	r3, #62	@ 0x3e
 800f0f2:	d81c      	bhi.n	800f12e <USB_EPStartXfer+0x300>
 800f0f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f0f8:	085b      	lsrs	r3, r3, #1
 800f0fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800f0fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f102:	f003 0301 	and.w	r3, r3, #1
 800f106:	2b00      	cmp	r3, #0
 800f108:	d004      	beq.n	800f114 <USB_EPStartXfer+0x2e6>
 800f10a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f10e:	3301      	adds	r3, #1
 800f110:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800f114:	697b      	ldr	r3, [r7, #20]
 800f116:	881b      	ldrh	r3, [r3, #0]
 800f118:	b29a      	uxth	r2, r3
 800f11a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f11e:	b29b      	uxth	r3, r3
 800f120:	029b      	lsls	r3, r3, #10
 800f122:	b29b      	uxth	r3, r3
 800f124:	4313      	orrs	r3, r2
 800f126:	b29a      	uxth	r2, r3
 800f128:	697b      	ldr	r3, [r7, #20]
 800f12a:	801a      	strh	r2, [r3, #0]
 800f12c:	e03c      	b.n	800f1a8 <USB_EPStartXfer+0x37a>
 800f12e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f132:	095b      	lsrs	r3, r3, #5
 800f134:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800f138:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f13c:	f003 031f 	and.w	r3, r3, #31
 800f140:	2b00      	cmp	r3, #0
 800f142:	d104      	bne.n	800f14e <USB_EPStartXfer+0x320>
 800f144:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f148:	3b01      	subs	r3, #1
 800f14a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800f14e:	697b      	ldr	r3, [r7, #20]
 800f150:	881b      	ldrh	r3, [r3, #0]
 800f152:	b29a      	uxth	r2, r3
 800f154:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f158:	b29b      	uxth	r3, r3
 800f15a:	029b      	lsls	r3, r3, #10
 800f15c:	b29b      	uxth	r3, r3
 800f15e:	4313      	orrs	r3, r2
 800f160:	b29b      	uxth	r3, r3
 800f162:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f166:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f16a:	b29a      	uxth	r2, r3
 800f16c:	697b      	ldr	r3, [r7, #20]
 800f16e:	801a      	strh	r2, [r3, #0]
 800f170:	e01a      	b.n	800f1a8 <USB_EPStartXfer+0x37a>
 800f172:	683b      	ldr	r3, [r7, #0]
 800f174:	785b      	ldrb	r3, [r3, #1]
 800f176:	2b01      	cmp	r3, #1
 800f178:	d116      	bne.n	800f1a8 <USB_EPStartXfer+0x37a>
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	623b      	str	r3, [r7, #32]
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f184:	b29b      	uxth	r3, r3
 800f186:	461a      	mov	r2, r3
 800f188:	6a3b      	ldr	r3, [r7, #32]
 800f18a:	4413      	add	r3, r2
 800f18c:	623b      	str	r3, [r7, #32]
 800f18e:	683b      	ldr	r3, [r7, #0]
 800f190:	781b      	ldrb	r3, [r3, #0]
 800f192:	00da      	lsls	r2, r3, #3
 800f194:	6a3b      	ldr	r3, [r7, #32]
 800f196:	4413      	add	r3, r2
 800f198:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f19c:	61fb      	str	r3, [r7, #28]
 800f19e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f1a2:	b29a      	uxth	r2, r3
 800f1a4:	69fb      	ldr	r3, [r7, #28]
 800f1a6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800f1a8:	683b      	ldr	r3, [r7, #0]
 800f1aa:	891b      	ldrh	r3, [r3, #8]
 800f1ac:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f1b0:	683b      	ldr	r3, [r7, #0]
 800f1b2:	6959      	ldr	r1, [r3, #20]
 800f1b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f1b8:	b29b      	uxth	r3, r3
 800f1ba:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f1be:	6878      	ldr	r0, [r7, #4]
 800f1c0:	f000 fd19 	bl	800fbf6 <USB_WritePMA>
 800f1c4:	e2e2      	b.n	800f78c <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800f1c6:	683b      	ldr	r3, [r7, #0]
 800f1c8:	785b      	ldrb	r3, [r3, #1]
 800f1ca:	2b00      	cmp	r3, #0
 800f1cc:	d16b      	bne.n	800f2a6 <USB_EPStartXfer+0x478>
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f1d2:	687b      	ldr	r3, [r7, #4]
 800f1d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f1d8:	b29b      	uxth	r3, r3
 800f1da:	461a      	mov	r2, r3
 800f1dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f1de:	4413      	add	r3, r2
 800f1e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f1e2:	683b      	ldr	r3, [r7, #0]
 800f1e4:	781b      	ldrb	r3, [r3, #0]
 800f1e6:	00da      	lsls	r2, r3, #3
 800f1e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f1ea:	4413      	add	r3, r2
 800f1ec:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f1f0:	647b      	str	r3, [r7, #68]	@ 0x44
 800f1f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f1f4:	881b      	ldrh	r3, [r3, #0]
 800f1f6:	b29b      	uxth	r3, r3
 800f1f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f1fc:	b29a      	uxth	r2, r3
 800f1fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f200:	801a      	strh	r2, [r3, #0]
 800f202:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f206:	2b00      	cmp	r3, #0
 800f208:	d10a      	bne.n	800f220 <USB_EPStartXfer+0x3f2>
 800f20a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f20c:	881b      	ldrh	r3, [r3, #0]
 800f20e:	b29b      	uxth	r3, r3
 800f210:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f214:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f218:	b29a      	uxth	r2, r3
 800f21a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f21c:	801a      	strh	r2, [r3, #0]
 800f21e:	e05d      	b.n	800f2dc <USB_EPStartXfer+0x4ae>
 800f220:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f224:	2b3e      	cmp	r3, #62	@ 0x3e
 800f226:	d81c      	bhi.n	800f262 <USB_EPStartXfer+0x434>
 800f228:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f22c:	085b      	lsrs	r3, r3, #1
 800f22e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f232:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f236:	f003 0301 	and.w	r3, r3, #1
 800f23a:	2b00      	cmp	r3, #0
 800f23c:	d004      	beq.n	800f248 <USB_EPStartXfer+0x41a>
 800f23e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f242:	3301      	adds	r3, #1
 800f244:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f248:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f24a:	881b      	ldrh	r3, [r3, #0]
 800f24c:	b29a      	uxth	r2, r3
 800f24e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f252:	b29b      	uxth	r3, r3
 800f254:	029b      	lsls	r3, r3, #10
 800f256:	b29b      	uxth	r3, r3
 800f258:	4313      	orrs	r3, r2
 800f25a:	b29a      	uxth	r2, r3
 800f25c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f25e:	801a      	strh	r2, [r3, #0]
 800f260:	e03c      	b.n	800f2dc <USB_EPStartXfer+0x4ae>
 800f262:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f266:	095b      	lsrs	r3, r3, #5
 800f268:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f26c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f270:	f003 031f 	and.w	r3, r3, #31
 800f274:	2b00      	cmp	r3, #0
 800f276:	d104      	bne.n	800f282 <USB_EPStartXfer+0x454>
 800f278:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f27c:	3b01      	subs	r3, #1
 800f27e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f282:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f284:	881b      	ldrh	r3, [r3, #0]
 800f286:	b29a      	uxth	r2, r3
 800f288:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f28c:	b29b      	uxth	r3, r3
 800f28e:	029b      	lsls	r3, r3, #10
 800f290:	b29b      	uxth	r3, r3
 800f292:	4313      	orrs	r3, r2
 800f294:	b29b      	uxth	r3, r3
 800f296:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f29a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f29e:	b29a      	uxth	r2, r3
 800f2a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f2a2:	801a      	strh	r2, [r3, #0]
 800f2a4:	e01a      	b.n	800f2dc <USB_EPStartXfer+0x4ae>
 800f2a6:	683b      	ldr	r3, [r7, #0]
 800f2a8:	785b      	ldrb	r3, [r3, #1]
 800f2aa:	2b01      	cmp	r3, #1
 800f2ac:	d116      	bne.n	800f2dc <USB_EPStartXfer+0x4ae>
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	653b      	str	r3, [r7, #80]	@ 0x50
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f2b8:	b29b      	uxth	r3, r3
 800f2ba:	461a      	mov	r2, r3
 800f2bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f2be:	4413      	add	r3, r2
 800f2c0:	653b      	str	r3, [r7, #80]	@ 0x50
 800f2c2:	683b      	ldr	r3, [r7, #0]
 800f2c4:	781b      	ldrb	r3, [r3, #0]
 800f2c6:	00da      	lsls	r2, r3, #3
 800f2c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f2ca:	4413      	add	r3, r2
 800f2cc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f2d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f2d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f2d6:	b29a      	uxth	r2, r3
 800f2d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f2da:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800f2dc:	683b      	ldr	r3, [r7, #0]
 800f2de:	891b      	ldrh	r3, [r3, #8]
 800f2e0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f2e4:	683b      	ldr	r3, [r7, #0]
 800f2e6:	6959      	ldr	r1, [r3, #20]
 800f2e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f2ec:	b29b      	uxth	r3, r3
 800f2ee:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f2f2:	6878      	ldr	r0, [r7, #4]
 800f2f4:	f000 fc7f 	bl	800fbf6 <USB_WritePMA>
            ep->xfer_buff += len;
 800f2f8:	683b      	ldr	r3, [r7, #0]
 800f2fa:	695a      	ldr	r2, [r3, #20]
 800f2fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f300:	441a      	add	r2, r3
 800f302:	683b      	ldr	r3, [r7, #0]
 800f304:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800f306:	683b      	ldr	r3, [r7, #0]
 800f308:	6a1a      	ldr	r2, [r3, #32]
 800f30a:	683b      	ldr	r3, [r7, #0]
 800f30c:	691b      	ldr	r3, [r3, #16]
 800f30e:	429a      	cmp	r2, r3
 800f310:	d907      	bls.n	800f322 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800f312:	683b      	ldr	r3, [r7, #0]
 800f314:	6a1a      	ldr	r2, [r3, #32]
 800f316:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f31a:	1ad2      	subs	r2, r2, r3
 800f31c:	683b      	ldr	r3, [r7, #0]
 800f31e:	621a      	str	r2, [r3, #32]
 800f320:	e006      	b.n	800f330 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800f322:	683b      	ldr	r3, [r7, #0]
 800f324:	6a1b      	ldr	r3, [r3, #32]
 800f326:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800f32a:	683b      	ldr	r3, [r7, #0]
 800f32c:	2200      	movs	r2, #0
 800f32e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	643b      	str	r3, [r7, #64]	@ 0x40
 800f334:	683b      	ldr	r3, [r7, #0]
 800f336:	785b      	ldrb	r3, [r3, #1]
 800f338:	2b00      	cmp	r3, #0
 800f33a:	d16b      	bne.n	800f414 <USB_EPStartXfer+0x5e6>
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f346:	b29b      	uxth	r3, r3
 800f348:	461a      	mov	r2, r3
 800f34a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f34c:	4413      	add	r3, r2
 800f34e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f350:	683b      	ldr	r3, [r7, #0]
 800f352:	781b      	ldrb	r3, [r3, #0]
 800f354:	00da      	lsls	r2, r3, #3
 800f356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f358:	4413      	add	r3, r2
 800f35a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f35e:	637b      	str	r3, [r7, #52]	@ 0x34
 800f360:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f362:	881b      	ldrh	r3, [r3, #0]
 800f364:	b29b      	uxth	r3, r3
 800f366:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f36a:	b29a      	uxth	r2, r3
 800f36c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f36e:	801a      	strh	r2, [r3, #0]
 800f370:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f374:	2b00      	cmp	r3, #0
 800f376:	d10a      	bne.n	800f38e <USB_EPStartXfer+0x560>
 800f378:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f37a:	881b      	ldrh	r3, [r3, #0]
 800f37c:	b29b      	uxth	r3, r3
 800f37e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f382:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f386:	b29a      	uxth	r2, r3
 800f388:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f38a:	801a      	strh	r2, [r3, #0]
 800f38c:	e05b      	b.n	800f446 <USB_EPStartXfer+0x618>
 800f38e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f392:	2b3e      	cmp	r3, #62	@ 0x3e
 800f394:	d81c      	bhi.n	800f3d0 <USB_EPStartXfer+0x5a2>
 800f396:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f39a:	085b      	lsrs	r3, r3, #1
 800f39c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f3a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f3a4:	f003 0301 	and.w	r3, r3, #1
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	d004      	beq.n	800f3b6 <USB_EPStartXfer+0x588>
 800f3ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f3b0:	3301      	adds	r3, #1
 800f3b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f3b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f3b8:	881b      	ldrh	r3, [r3, #0]
 800f3ba:	b29a      	uxth	r2, r3
 800f3bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f3c0:	b29b      	uxth	r3, r3
 800f3c2:	029b      	lsls	r3, r3, #10
 800f3c4:	b29b      	uxth	r3, r3
 800f3c6:	4313      	orrs	r3, r2
 800f3c8:	b29a      	uxth	r2, r3
 800f3ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f3cc:	801a      	strh	r2, [r3, #0]
 800f3ce:	e03a      	b.n	800f446 <USB_EPStartXfer+0x618>
 800f3d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f3d4:	095b      	lsrs	r3, r3, #5
 800f3d6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f3da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f3de:	f003 031f 	and.w	r3, r3, #31
 800f3e2:	2b00      	cmp	r3, #0
 800f3e4:	d104      	bne.n	800f3f0 <USB_EPStartXfer+0x5c2>
 800f3e6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f3ea:	3b01      	subs	r3, #1
 800f3ec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f3f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f3f2:	881b      	ldrh	r3, [r3, #0]
 800f3f4:	b29a      	uxth	r2, r3
 800f3f6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f3fa:	b29b      	uxth	r3, r3
 800f3fc:	029b      	lsls	r3, r3, #10
 800f3fe:	b29b      	uxth	r3, r3
 800f400:	4313      	orrs	r3, r2
 800f402:	b29b      	uxth	r3, r3
 800f404:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f408:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f40c:	b29a      	uxth	r2, r3
 800f40e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f410:	801a      	strh	r2, [r3, #0]
 800f412:	e018      	b.n	800f446 <USB_EPStartXfer+0x618>
 800f414:	683b      	ldr	r3, [r7, #0]
 800f416:	785b      	ldrb	r3, [r3, #1]
 800f418:	2b01      	cmp	r3, #1
 800f41a:	d114      	bne.n	800f446 <USB_EPStartXfer+0x618>
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f422:	b29b      	uxth	r3, r3
 800f424:	461a      	mov	r2, r3
 800f426:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f428:	4413      	add	r3, r2
 800f42a:	643b      	str	r3, [r7, #64]	@ 0x40
 800f42c:	683b      	ldr	r3, [r7, #0]
 800f42e:	781b      	ldrb	r3, [r3, #0]
 800f430:	00da      	lsls	r2, r3, #3
 800f432:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f434:	4413      	add	r3, r2
 800f436:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f43a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f43c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f440:	b29a      	uxth	r2, r3
 800f442:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f444:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800f446:	683b      	ldr	r3, [r7, #0]
 800f448:	895b      	ldrh	r3, [r3, #10]
 800f44a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f44e:	683b      	ldr	r3, [r7, #0]
 800f450:	6959      	ldr	r1, [r3, #20]
 800f452:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f456:	b29b      	uxth	r3, r3
 800f458:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f45c:	6878      	ldr	r0, [r7, #4]
 800f45e:	f000 fbca 	bl	800fbf6 <USB_WritePMA>
 800f462:	e193      	b.n	800f78c <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800f464:	683b      	ldr	r3, [r7, #0]
 800f466:	6a1b      	ldr	r3, [r3, #32]
 800f468:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800f46c:	687a      	ldr	r2, [r7, #4]
 800f46e:	683b      	ldr	r3, [r7, #0]
 800f470:	781b      	ldrb	r3, [r3, #0]
 800f472:	009b      	lsls	r3, r3, #2
 800f474:	4413      	add	r3, r2
 800f476:	881b      	ldrh	r3, [r3, #0]
 800f478:	b29b      	uxth	r3, r3
 800f47a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800f47e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f482:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800f486:	687a      	ldr	r2, [r7, #4]
 800f488:	683b      	ldr	r3, [r7, #0]
 800f48a:	781b      	ldrb	r3, [r3, #0]
 800f48c:	009b      	lsls	r3, r3, #2
 800f48e:	441a      	add	r2, r3
 800f490:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800f494:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f498:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f49c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f4a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f4a4:	b29b      	uxth	r3, r3
 800f4a6:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f4b2:	b29b      	uxth	r3, r3
 800f4b4:	461a      	mov	r2, r3
 800f4b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f4b8:	4413      	add	r3, r2
 800f4ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f4bc:	683b      	ldr	r3, [r7, #0]
 800f4be:	781b      	ldrb	r3, [r3, #0]
 800f4c0:	00da      	lsls	r2, r3, #3
 800f4c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f4c4:	4413      	add	r3, r2
 800f4c6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f4ca:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f4cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f4d0:	b29a      	uxth	r2, r3
 800f4d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f4d4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800f4d6:	683b      	ldr	r3, [r7, #0]
 800f4d8:	891b      	ldrh	r3, [r3, #8]
 800f4da:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f4de:	683b      	ldr	r3, [r7, #0]
 800f4e0:	6959      	ldr	r1, [r3, #20]
 800f4e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f4e6:	b29b      	uxth	r3, r3
 800f4e8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f4ec:	6878      	ldr	r0, [r7, #4]
 800f4ee:	f000 fb82 	bl	800fbf6 <USB_WritePMA>
 800f4f2:	e14b      	b.n	800f78c <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800f4f4:	683b      	ldr	r3, [r7, #0]
 800f4f6:	6a1a      	ldr	r2, [r3, #32]
 800f4f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f4fc:	1ad2      	subs	r2, r2, r3
 800f4fe:	683b      	ldr	r3, [r7, #0]
 800f500:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800f502:	687a      	ldr	r2, [r7, #4]
 800f504:	683b      	ldr	r3, [r7, #0]
 800f506:	781b      	ldrb	r3, [r3, #0]
 800f508:	009b      	lsls	r3, r3, #2
 800f50a:	4413      	add	r3, r2
 800f50c:	881b      	ldrh	r3, [r3, #0]
 800f50e:	b29b      	uxth	r3, r3
 800f510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f514:	2b00      	cmp	r3, #0
 800f516:	f000 809a 	beq.w	800f64e <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	673b      	str	r3, [r7, #112]	@ 0x70
 800f51e:	683b      	ldr	r3, [r7, #0]
 800f520:	785b      	ldrb	r3, [r3, #1]
 800f522:	2b00      	cmp	r3, #0
 800f524:	d16b      	bne.n	800f5fe <USB_EPStartXfer+0x7d0>
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f530:	b29b      	uxth	r3, r3
 800f532:	461a      	mov	r2, r3
 800f534:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f536:	4413      	add	r3, r2
 800f538:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f53a:	683b      	ldr	r3, [r7, #0]
 800f53c:	781b      	ldrb	r3, [r3, #0]
 800f53e:	00da      	lsls	r2, r3, #3
 800f540:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f542:	4413      	add	r3, r2
 800f544:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f548:	667b      	str	r3, [r7, #100]	@ 0x64
 800f54a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f54c:	881b      	ldrh	r3, [r3, #0]
 800f54e:	b29b      	uxth	r3, r3
 800f550:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f554:	b29a      	uxth	r2, r3
 800f556:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f558:	801a      	strh	r2, [r3, #0]
 800f55a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f55e:	2b00      	cmp	r3, #0
 800f560:	d10a      	bne.n	800f578 <USB_EPStartXfer+0x74a>
 800f562:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f564:	881b      	ldrh	r3, [r3, #0]
 800f566:	b29b      	uxth	r3, r3
 800f568:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f56c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f570:	b29a      	uxth	r2, r3
 800f572:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f574:	801a      	strh	r2, [r3, #0]
 800f576:	e05b      	b.n	800f630 <USB_EPStartXfer+0x802>
 800f578:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f57c:	2b3e      	cmp	r3, #62	@ 0x3e
 800f57e:	d81c      	bhi.n	800f5ba <USB_EPStartXfer+0x78c>
 800f580:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f584:	085b      	lsrs	r3, r3, #1
 800f586:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f58a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f58e:	f003 0301 	and.w	r3, r3, #1
 800f592:	2b00      	cmp	r3, #0
 800f594:	d004      	beq.n	800f5a0 <USB_EPStartXfer+0x772>
 800f596:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f59a:	3301      	adds	r3, #1
 800f59c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f5a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f5a2:	881b      	ldrh	r3, [r3, #0]
 800f5a4:	b29a      	uxth	r2, r3
 800f5a6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f5aa:	b29b      	uxth	r3, r3
 800f5ac:	029b      	lsls	r3, r3, #10
 800f5ae:	b29b      	uxth	r3, r3
 800f5b0:	4313      	orrs	r3, r2
 800f5b2:	b29a      	uxth	r2, r3
 800f5b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f5b6:	801a      	strh	r2, [r3, #0]
 800f5b8:	e03a      	b.n	800f630 <USB_EPStartXfer+0x802>
 800f5ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f5be:	095b      	lsrs	r3, r3, #5
 800f5c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f5c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f5c8:	f003 031f 	and.w	r3, r3, #31
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	d104      	bne.n	800f5da <USB_EPStartXfer+0x7ac>
 800f5d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f5d4:	3b01      	subs	r3, #1
 800f5d6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f5da:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f5dc:	881b      	ldrh	r3, [r3, #0]
 800f5de:	b29a      	uxth	r2, r3
 800f5e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f5e4:	b29b      	uxth	r3, r3
 800f5e6:	029b      	lsls	r3, r3, #10
 800f5e8:	b29b      	uxth	r3, r3
 800f5ea:	4313      	orrs	r3, r2
 800f5ec:	b29b      	uxth	r3, r3
 800f5ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f5f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f5f6:	b29a      	uxth	r2, r3
 800f5f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f5fa:	801a      	strh	r2, [r3, #0]
 800f5fc:	e018      	b.n	800f630 <USB_EPStartXfer+0x802>
 800f5fe:	683b      	ldr	r3, [r7, #0]
 800f600:	785b      	ldrb	r3, [r3, #1]
 800f602:	2b01      	cmp	r3, #1
 800f604:	d114      	bne.n	800f630 <USB_EPStartXfer+0x802>
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f60c:	b29b      	uxth	r3, r3
 800f60e:	461a      	mov	r2, r3
 800f610:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f612:	4413      	add	r3, r2
 800f614:	673b      	str	r3, [r7, #112]	@ 0x70
 800f616:	683b      	ldr	r3, [r7, #0]
 800f618:	781b      	ldrb	r3, [r3, #0]
 800f61a:	00da      	lsls	r2, r3, #3
 800f61c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f61e:	4413      	add	r3, r2
 800f620:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f624:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800f626:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f62a:	b29a      	uxth	r2, r3
 800f62c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f62e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800f630:	683b      	ldr	r3, [r7, #0]
 800f632:	895b      	ldrh	r3, [r3, #10]
 800f634:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f638:	683b      	ldr	r3, [r7, #0]
 800f63a:	6959      	ldr	r1, [r3, #20]
 800f63c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f640:	b29b      	uxth	r3, r3
 800f642:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f646:	6878      	ldr	r0, [r7, #4]
 800f648:	f000 fad5 	bl	800fbf6 <USB_WritePMA>
 800f64c:	e09e      	b.n	800f78c <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800f64e:	683b      	ldr	r3, [r7, #0]
 800f650:	785b      	ldrb	r3, [r3, #1]
 800f652:	2b00      	cmp	r3, #0
 800f654:	d16b      	bne.n	800f72e <USB_EPStartXfer+0x900>
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f65a:	687b      	ldr	r3, [r7, #4]
 800f65c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f660:	b29b      	uxth	r3, r3
 800f662:	461a      	mov	r2, r3
 800f664:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f666:	4413      	add	r3, r2
 800f668:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f66a:	683b      	ldr	r3, [r7, #0]
 800f66c:	781b      	ldrb	r3, [r3, #0]
 800f66e:	00da      	lsls	r2, r3, #3
 800f670:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f672:	4413      	add	r3, r2
 800f674:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f678:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f67a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f67c:	881b      	ldrh	r3, [r3, #0]
 800f67e:	b29b      	uxth	r3, r3
 800f680:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f684:	b29a      	uxth	r2, r3
 800f686:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f688:	801a      	strh	r2, [r3, #0]
 800f68a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f68e:	2b00      	cmp	r3, #0
 800f690:	d10a      	bne.n	800f6a8 <USB_EPStartXfer+0x87a>
 800f692:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f694:	881b      	ldrh	r3, [r3, #0]
 800f696:	b29b      	uxth	r3, r3
 800f698:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f69c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f6a0:	b29a      	uxth	r2, r3
 800f6a2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f6a4:	801a      	strh	r2, [r3, #0]
 800f6a6:	e063      	b.n	800f770 <USB_EPStartXfer+0x942>
 800f6a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f6ac:	2b3e      	cmp	r3, #62	@ 0x3e
 800f6ae:	d81c      	bhi.n	800f6ea <USB_EPStartXfer+0x8bc>
 800f6b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f6b4:	085b      	lsrs	r3, r3, #1
 800f6b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f6ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f6be:	f003 0301 	and.w	r3, r3, #1
 800f6c2:	2b00      	cmp	r3, #0
 800f6c4:	d004      	beq.n	800f6d0 <USB_EPStartXfer+0x8a2>
 800f6c6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f6ca:	3301      	adds	r3, #1
 800f6cc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f6d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f6d2:	881b      	ldrh	r3, [r3, #0]
 800f6d4:	b29a      	uxth	r2, r3
 800f6d6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f6da:	b29b      	uxth	r3, r3
 800f6dc:	029b      	lsls	r3, r3, #10
 800f6de:	b29b      	uxth	r3, r3
 800f6e0:	4313      	orrs	r3, r2
 800f6e2:	b29a      	uxth	r2, r3
 800f6e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f6e6:	801a      	strh	r2, [r3, #0]
 800f6e8:	e042      	b.n	800f770 <USB_EPStartXfer+0x942>
 800f6ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f6ee:	095b      	lsrs	r3, r3, #5
 800f6f0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f6f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f6f8:	f003 031f 	and.w	r3, r3, #31
 800f6fc:	2b00      	cmp	r3, #0
 800f6fe:	d104      	bne.n	800f70a <USB_EPStartXfer+0x8dc>
 800f700:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f704:	3b01      	subs	r3, #1
 800f706:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f70a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f70c:	881b      	ldrh	r3, [r3, #0]
 800f70e:	b29a      	uxth	r2, r3
 800f710:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f714:	b29b      	uxth	r3, r3
 800f716:	029b      	lsls	r3, r3, #10
 800f718:	b29b      	uxth	r3, r3
 800f71a:	4313      	orrs	r3, r2
 800f71c:	b29b      	uxth	r3, r3
 800f71e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f722:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f726:	b29a      	uxth	r2, r3
 800f728:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f72a:	801a      	strh	r2, [r3, #0]
 800f72c:	e020      	b.n	800f770 <USB_EPStartXfer+0x942>
 800f72e:	683b      	ldr	r3, [r7, #0]
 800f730:	785b      	ldrb	r3, [r3, #1]
 800f732:	2b01      	cmp	r3, #1
 800f734:	d11c      	bne.n	800f770 <USB_EPStartXfer+0x942>
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f742:	b29b      	uxth	r3, r3
 800f744:	461a      	mov	r2, r3
 800f746:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f74a:	4413      	add	r3, r2
 800f74c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f750:	683b      	ldr	r3, [r7, #0]
 800f752:	781b      	ldrb	r3, [r3, #0]
 800f754:	00da      	lsls	r2, r3, #3
 800f756:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f75a:	4413      	add	r3, r2
 800f75c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f760:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f764:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f768:	b29a      	uxth	r2, r3
 800f76a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f76e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800f770:	683b      	ldr	r3, [r7, #0]
 800f772:	891b      	ldrh	r3, [r3, #8]
 800f774:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f778:	683b      	ldr	r3, [r7, #0]
 800f77a:	6959      	ldr	r1, [r3, #20]
 800f77c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f780:	b29b      	uxth	r3, r3
 800f782:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f786:	6878      	ldr	r0, [r7, #4]
 800f788:	f000 fa35 	bl	800fbf6 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800f78c:	687a      	ldr	r2, [r7, #4]
 800f78e:	683b      	ldr	r3, [r7, #0]
 800f790:	781b      	ldrb	r3, [r3, #0]
 800f792:	009b      	lsls	r3, r3, #2
 800f794:	4413      	add	r3, r2
 800f796:	881b      	ldrh	r3, [r3, #0]
 800f798:	b29b      	uxth	r3, r3
 800f79a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f79e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f7a2:	817b      	strh	r3, [r7, #10]
 800f7a4:	897b      	ldrh	r3, [r7, #10]
 800f7a6:	f083 0310 	eor.w	r3, r3, #16
 800f7aa:	817b      	strh	r3, [r7, #10]
 800f7ac:	897b      	ldrh	r3, [r7, #10]
 800f7ae:	f083 0320 	eor.w	r3, r3, #32
 800f7b2:	817b      	strh	r3, [r7, #10]
 800f7b4:	687a      	ldr	r2, [r7, #4]
 800f7b6:	683b      	ldr	r3, [r7, #0]
 800f7b8:	781b      	ldrb	r3, [r3, #0]
 800f7ba:	009b      	lsls	r3, r3, #2
 800f7bc:	441a      	add	r2, r3
 800f7be:	897b      	ldrh	r3, [r7, #10]
 800f7c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f7c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f7c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f7cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f7d0:	b29b      	uxth	r3, r3
 800f7d2:	8013      	strh	r3, [r2, #0]
 800f7d4:	e0d5      	b.n	800f982 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800f7d6:	683b      	ldr	r3, [r7, #0]
 800f7d8:	7b1b      	ldrb	r3, [r3, #12]
 800f7da:	2b00      	cmp	r3, #0
 800f7dc:	d156      	bne.n	800f88c <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800f7de:	683b      	ldr	r3, [r7, #0]
 800f7e0:	699b      	ldr	r3, [r3, #24]
 800f7e2:	2b00      	cmp	r3, #0
 800f7e4:	d122      	bne.n	800f82c <USB_EPStartXfer+0x9fe>
 800f7e6:	683b      	ldr	r3, [r7, #0]
 800f7e8:	78db      	ldrb	r3, [r3, #3]
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	d11e      	bne.n	800f82c <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800f7ee:	687a      	ldr	r2, [r7, #4]
 800f7f0:	683b      	ldr	r3, [r7, #0]
 800f7f2:	781b      	ldrb	r3, [r3, #0]
 800f7f4:	009b      	lsls	r3, r3, #2
 800f7f6:	4413      	add	r3, r2
 800f7f8:	881b      	ldrh	r3, [r3, #0]
 800f7fa:	b29b      	uxth	r3, r3
 800f7fc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f800:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f804:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800f808:	687a      	ldr	r2, [r7, #4]
 800f80a:	683b      	ldr	r3, [r7, #0]
 800f80c:	781b      	ldrb	r3, [r3, #0]
 800f80e:	009b      	lsls	r3, r3, #2
 800f810:	441a      	add	r2, r3
 800f812:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800f816:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f81a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f81e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800f822:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f826:	b29b      	uxth	r3, r3
 800f828:	8013      	strh	r3, [r2, #0]
 800f82a:	e01d      	b.n	800f868 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800f82c:	687a      	ldr	r2, [r7, #4]
 800f82e:	683b      	ldr	r3, [r7, #0]
 800f830:	781b      	ldrb	r3, [r3, #0]
 800f832:	009b      	lsls	r3, r3, #2
 800f834:	4413      	add	r3, r2
 800f836:	881b      	ldrh	r3, [r3, #0]
 800f838:	b29b      	uxth	r3, r3
 800f83a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800f83e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f842:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800f846:	687a      	ldr	r2, [r7, #4]
 800f848:	683b      	ldr	r3, [r7, #0]
 800f84a:	781b      	ldrb	r3, [r3, #0]
 800f84c:	009b      	lsls	r3, r3, #2
 800f84e:	441a      	add	r2, r3
 800f850:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800f854:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f858:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f85c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f860:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f864:	b29b      	uxth	r3, r3
 800f866:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800f868:	683b      	ldr	r3, [r7, #0]
 800f86a:	699a      	ldr	r2, [r3, #24]
 800f86c:	683b      	ldr	r3, [r7, #0]
 800f86e:	691b      	ldr	r3, [r3, #16]
 800f870:	429a      	cmp	r2, r3
 800f872:	d907      	bls.n	800f884 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800f874:	683b      	ldr	r3, [r7, #0]
 800f876:	699a      	ldr	r2, [r3, #24]
 800f878:	683b      	ldr	r3, [r7, #0]
 800f87a:	691b      	ldr	r3, [r3, #16]
 800f87c:	1ad2      	subs	r2, r2, r3
 800f87e:	683b      	ldr	r3, [r7, #0]
 800f880:	619a      	str	r2, [r3, #24]
 800f882:	e054      	b.n	800f92e <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800f884:	683b      	ldr	r3, [r7, #0]
 800f886:	2200      	movs	r2, #0
 800f888:	619a      	str	r2, [r3, #24]
 800f88a:	e050      	b.n	800f92e <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800f88c:	683b      	ldr	r3, [r7, #0]
 800f88e:	78db      	ldrb	r3, [r3, #3]
 800f890:	2b02      	cmp	r3, #2
 800f892:	d142      	bne.n	800f91a <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800f894:	683b      	ldr	r3, [r7, #0]
 800f896:	69db      	ldr	r3, [r3, #28]
 800f898:	2b00      	cmp	r3, #0
 800f89a:	d048      	beq.n	800f92e <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800f89c:	687a      	ldr	r2, [r7, #4]
 800f89e:	683b      	ldr	r3, [r7, #0]
 800f8a0:	781b      	ldrb	r3, [r3, #0]
 800f8a2:	009b      	lsls	r3, r3, #2
 800f8a4:	4413      	add	r3, r2
 800f8a6:	881b      	ldrh	r3, [r3, #0]
 800f8a8:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800f8ac:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800f8b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f8b4:	2b00      	cmp	r3, #0
 800f8b6:	d005      	beq.n	800f8c4 <USB_EPStartXfer+0xa96>
 800f8b8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800f8bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	d10b      	bne.n	800f8dc <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800f8c4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800f8c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	d12e      	bne.n	800f92e <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800f8d0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800f8d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f8d8:	2b00      	cmp	r3, #0
 800f8da:	d128      	bne.n	800f92e <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800f8dc:	687a      	ldr	r2, [r7, #4]
 800f8de:	683b      	ldr	r3, [r7, #0]
 800f8e0:	781b      	ldrb	r3, [r3, #0]
 800f8e2:	009b      	lsls	r3, r3, #2
 800f8e4:	4413      	add	r3, r2
 800f8e6:	881b      	ldrh	r3, [r3, #0]
 800f8e8:	b29b      	uxth	r3, r3
 800f8ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f8ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f8f2:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800f8f6:	687a      	ldr	r2, [r7, #4]
 800f8f8:	683b      	ldr	r3, [r7, #0]
 800f8fa:	781b      	ldrb	r3, [r3, #0]
 800f8fc:	009b      	lsls	r3, r3, #2
 800f8fe:	441a      	add	r2, r3
 800f900:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800f904:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f908:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f90c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f910:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800f914:	b29b      	uxth	r3, r3
 800f916:	8013      	strh	r3, [r2, #0]
 800f918:	e009      	b.n	800f92e <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800f91a:	683b      	ldr	r3, [r7, #0]
 800f91c:	78db      	ldrb	r3, [r3, #3]
 800f91e:	2b01      	cmp	r3, #1
 800f920:	d103      	bne.n	800f92a <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800f922:	683b      	ldr	r3, [r7, #0]
 800f924:	2200      	movs	r2, #0
 800f926:	619a      	str	r2, [r3, #24]
 800f928:	e001      	b.n	800f92e <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800f92a:	2301      	movs	r3, #1
 800f92c:	e02a      	b.n	800f984 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800f92e:	687a      	ldr	r2, [r7, #4]
 800f930:	683b      	ldr	r3, [r7, #0]
 800f932:	781b      	ldrb	r3, [r3, #0]
 800f934:	009b      	lsls	r3, r3, #2
 800f936:	4413      	add	r3, r2
 800f938:	881b      	ldrh	r3, [r3, #0]
 800f93a:	b29b      	uxth	r3, r3
 800f93c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f940:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f944:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800f948:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f94c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800f950:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800f954:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f958:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800f95c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800f960:	687a      	ldr	r2, [r7, #4]
 800f962:	683b      	ldr	r3, [r7, #0]
 800f964:	781b      	ldrb	r3, [r3, #0]
 800f966:	009b      	lsls	r3, r3, #2
 800f968:	441a      	add	r2, r3
 800f96a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f96e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f972:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f976:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f97a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f97e:	b29b      	uxth	r3, r3
 800f980:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800f982:	2300      	movs	r3, #0
}
 800f984:	4618      	mov	r0, r3
 800f986:	37b0      	adds	r7, #176	@ 0xb0
 800f988:	46bd      	mov	sp, r7
 800f98a:	bd80      	pop	{r7, pc}

0800f98c <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800f98c:	b480      	push	{r7}
 800f98e:	b085      	sub	sp, #20
 800f990:	af00      	add	r7, sp, #0
 800f992:	6078      	str	r0, [r7, #4]
 800f994:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800f996:	683b      	ldr	r3, [r7, #0]
 800f998:	785b      	ldrb	r3, [r3, #1]
 800f99a:	2b00      	cmp	r3, #0
 800f99c:	d020      	beq.n	800f9e0 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800f99e:	687a      	ldr	r2, [r7, #4]
 800f9a0:	683b      	ldr	r3, [r7, #0]
 800f9a2:	781b      	ldrb	r3, [r3, #0]
 800f9a4:	009b      	lsls	r3, r3, #2
 800f9a6:	4413      	add	r3, r2
 800f9a8:	881b      	ldrh	r3, [r3, #0]
 800f9aa:	b29b      	uxth	r3, r3
 800f9ac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f9b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f9b4:	81bb      	strh	r3, [r7, #12]
 800f9b6:	89bb      	ldrh	r3, [r7, #12]
 800f9b8:	f083 0310 	eor.w	r3, r3, #16
 800f9bc:	81bb      	strh	r3, [r7, #12]
 800f9be:	687a      	ldr	r2, [r7, #4]
 800f9c0:	683b      	ldr	r3, [r7, #0]
 800f9c2:	781b      	ldrb	r3, [r3, #0]
 800f9c4:	009b      	lsls	r3, r3, #2
 800f9c6:	441a      	add	r2, r3
 800f9c8:	89bb      	ldrh	r3, [r7, #12]
 800f9ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f9ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f9d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f9d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f9da:	b29b      	uxth	r3, r3
 800f9dc:	8013      	strh	r3, [r2, #0]
 800f9de:	e01f      	b.n	800fa20 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800f9e0:	687a      	ldr	r2, [r7, #4]
 800f9e2:	683b      	ldr	r3, [r7, #0]
 800f9e4:	781b      	ldrb	r3, [r3, #0]
 800f9e6:	009b      	lsls	r3, r3, #2
 800f9e8:	4413      	add	r3, r2
 800f9ea:	881b      	ldrh	r3, [r3, #0]
 800f9ec:	b29b      	uxth	r3, r3
 800f9ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f9f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f9f6:	81fb      	strh	r3, [r7, #14]
 800f9f8:	89fb      	ldrh	r3, [r7, #14]
 800f9fa:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800f9fe:	81fb      	strh	r3, [r7, #14]
 800fa00:	687a      	ldr	r2, [r7, #4]
 800fa02:	683b      	ldr	r3, [r7, #0]
 800fa04:	781b      	ldrb	r3, [r3, #0]
 800fa06:	009b      	lsls	r3, r3, #2
 800fa08:	441a      	add	r2, r3
 800fa0a:	89fb      	ldrh	r3, [r7, #14]
 800fa0c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fa10:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fa14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fa18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fa1c:	b29b      	uxth	r3, r3
 800fa1e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800fa20:	2300      	movs	r3, #0
}
 800fa22:	4618      	mov	r0, r3
 800fa24:	3714      	adds	r7, #20
 800fa26:	46bd      	mov	sp, r7
 800fa28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa2c:	4770      	bx	lr

0800fa2e <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800fa2e:	b480      	push	{r7}
 800fa30:	b087      	sub	sp, #28
 800fa32:	af00      	add	r7, sp, #0
 800fa34:	6078      	str	r0, [r7, #4]
 800fa36:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800fa38:	683b      	ldr	r3, [r7, #0]
 800fa3a:	785b      	ldrb	r3, [r3, #1]
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	d04c      	beq.n	800fada <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800fa40:	687a      	ldr	r2, [r7, #4]
 800fa42:	683b      	ldr	r3, [r7, #0]
 800fa44:	781b      	ldrb	r3, [r3, #0]
 800fa46:	009b      	lsls	r3, r3, #2
 800fa48:	4413      	add	r3, r2
 800fa4a:	881b      	ldrh	r3, [r3, #0]
 800fa4c:	823b      	strh	r3, [r7, #16]
 800fa4e:	8a3b      	ldrh	r3, [r7, #16]
 800fa50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fa54:	2b00      	cmp	r3, #0
 800fa56:	d01b      	beq.n	800fa90 <USB_EPClearStall+0x62>
 800fa58:	687a      	ldr	r2, [r7, #4]
 800fa5a:	683b      	ldr	r3, [r7, #0]
 800fa5c:	781b      	ldrb	r3, [r3, #0]
 800fa5e:	009b      	lsls	r3, r3, #2
 800fa60:	4413      	add	r3, r2
 800fa62:	881b      	ldrh	r3, [r3, #0]
 800fa64:	b29b      	uxth	r3, r3
 800fa66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fa6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fa6e:	81fb      	strh	r3, [r7, #14]
 800fa70:	687a      	ldr	r2, [r7, #4]
 800fa72:	683b      	ldr	r3, [r7, #0]
 800fa74:	781b      	ldrb	r3, [r3, #0]
 800fa76:	009b      	lsls	r3, r3, #2
 800fa78:	441a      	add	r2, r3
 800fa7a:	89fb      	ldrh	r3, [r7, #14]
 800fa7c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fa80:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fa84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fa88:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800fa8c:	b29b      	uxth	r3, r3
 800fa8e:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800fa90:	683b      	ldr	r3, [r7, #0]
 800fa92:	78db      	ldrb	r3, [r3, #3]
 800fa94:	2b01      	cmp	r3, #1
 800fa96:	d06c      	beq.n	800fb72 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800fa98:	687a      	ldr	r2, [r7, #4]
 800fa9a:	683b      	ldr	r3, [r7, #0]
 800fa9c:	781b      	ldrb	r3, [r3, #0]
 800fa9e:	009b      	lsls	r3, r3, #2
 800faa0:	4413      	add	r3, r2
 800faa2:	881b      	ldrh	r3, [r3, #0]
 800faa4:	b29b      	uxth	r3, r3
 800faa6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800faaa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800faae:	81bb      	strh	r3, [r7, #12]
 800fab0:	89bb      	ldrh	r3, [r7, #12]
 800fab2:	f083 0320 	eor.w	r3, r3, #32
 800fab6:	81bb      	strh	r3, [r7, #12]
 800fab8:	687a      	ldr	r2, [r7, #4]
 800faba:	683b      	ldr	r3, [r7, #0]
 800fabc:	781b      	ldrb	r3, [r3, #0]
 800fabe:	009b      	lsls	r3, r3, #2
 800fac0:	441a      	add	r2, r3
 800fac2:	89bb      	ldrh	r3, [r7, #12]
 800fac4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fac8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800facc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fad0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fad4:	b29b      	uxth	r3, r3
 800fad6:	8013      	strh	r3, [r2, #0]
 800fad8:	e04b      	b.n	800fb72 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800fada:	687a      	ldr	r2, [r7, #4]
 800fadc:	683b      	ldr	r3, [r7, #0]
 800fade:	781b      	ldrb	r3, [r3, #0]
 800fae0:	009b      	lsls	r3, r3, #2
 800fae2:	4413      	add	r3, r2
 800fae4:	881b      	ldrh	r3, [r3, #0]
 800fae6:	82fb      	strh	r3, [r7, #22]
 800fae8:	8afb      	ldrh	r3, [r7, #22]
 800faea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800faee:	2b00      	cmp	r3, #0
 800faf0:	d01b      	beq.n	800fb2a <USB_EPClearStall+0xfc>
 800faf2:	687a      	ldr	r2, [r7, #4]
 800faf4:	683b      	ldr	r3, [r7, #0]
 800faf6:	781b      	ldrb	r3, [r3, #0]
 800faf8:	009b      	lsls	r3, r3, #2
 800fafa:	4413      	add	r3, r2
 800fafc:	881b      	ldrh	r3, [r3, #0]
 800fafe:	b29b      	uxth	r3, r3
 800fb00:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fb04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fb08:	82bb      	strh	r3, [r7, #20]
 800fb0a:	687a      	ldr	r2, [r7, #4]
 800fb0c:	683b      	ldr	r3, [r7, #0]
 800fb0e:	781b      	ldrb	r3, [r3, #0]
 800fb10:	009b      	lsls	r3, r3, #2
 800fb12:	441a      	add	r2, r3
 800fb14:	8abb      	ldrh	r3, [r7, #20]
 800fb16:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fb1a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fb1e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800fb22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fb26:	b29b      	uxth	r3, r3
 800fb28:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800fb2a:	687a      	ldr	r2, [r7, #4]
 800fb2c:	683b      	ldr	r3, [r7, #0]
 800fb2e:	781b      	ldrb	r3, [r3, #0]
 800fb30:	009b      	lsls	r3, r3, #2
 800fb32:	4413      	add	r3, r2
 800fb34:	881b      	ldrh	r3, [r3, #0]
 800fb36:	b29b      	uxth	r3, r3
 800fb38:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800fb3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fb40:	827b      	strh	r3, [r7, #18]
 800fb42:	8a7b      	ldrh	r3, [r7, #18]
 800fb44:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800fb48:	827b      	strh	r3, [r7, #18]
 800fb4a:	8a7b      	ldrh	r3, [r7, #18]
 800fb4c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800fb50:	827b      	strh	r3, [r7, #18]
 800fb52:	687a      	ldr	r2, [r7, #4]
 800fb54:	683b      	ldr	r3, [r7, #0]
 800fb56:	781b      	ldrb	r3, [r3, #0]
 800fb58:	009b      	lsls	r3, r3, #2
 800fb5a:	441a      	add	r2, r3
 800fb5c:	8a7b      	ldrh	r3, [r7, #18]
 800fb5e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fb62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fb66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fb6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fb6e:	b29b      	uxth	r3, r3
 800fb70:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800fb72:	2300      	movs	r3, #0
}
 800fb74:	4618      	mov	r0, r3
 800fb76:	371c      	adds	r7, #28
 800fb78:	46bd      	mov	sp, r7
 800fb7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb7e:	4770      	bx	lr

0800fb80 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800fb80:	b480      	push	{r7}
 800fb82:	b083      	sub	sp, #12
 800fb84:	af00      	add	r7, sp, #0
 800fb86:	6078      	str	r0, [r7, #4]
 800fb88:	460b      	mov	r3, r1
 800fb8a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800fb8c:	78fb      	ldrb	r3, [r7, #3]
 800fb8e:	2b00      	cmp	r3, #0
 800fb90:	d103      	bne.n	800fb9a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	2280      	movs	r2, #128	@ 0x80
 800fb96:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800fb9a:	2300      	movs	r3, #0
}
 800fb9c:	4618      	mov	r0, r3
 800fb9e:	370c      	adds	r7, #12
 800fba0:	46bd      	mov	sp, r7
 800fba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fba6:	4770      	bx	lr

0800fba8 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800fba8:	b480      	push	{r7}
 800fbaa:	b083      	sub	sp, #12
 800fbac:	af00      	add	r7, sp, #0
 800fbae:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800fbb6:	b29b      	uxth	r3, r3
 800fbb8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fbbc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fbc0:	b29a      	uxth	r2, r3
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800fbc8:	2300      	movs	r3, #0
}
 800fbca:	4618      	mov	r0, r3
 800fbcc:	370c      	adds	r7, #12
 800fbce:	46bd      	mov	sp, r7
 800fbd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbd4:	4770      	bx	lr

0800fbd6 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800fbd6:	b480      	push	{r7}
 800fbd8:	b085      	sub	sp, #20
 800fbda:	af00      	add	r7, sp, #0
 800fbdc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800fbe4:	b29b      	uxth	r3, r3
 800fbe6:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800fbe8:	68fb      	ldr	r3, [r7, #12]
}
 800fbea:	4618      	mov	r0, r3
 800fbec:	3714      	adds	r7, #20
 800fbee:	46bd      	mov	sp, r7
 800fbf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbf4:	4770      	bx	lr

0800fbf6 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800fbf6:	b480      	push	{r7}
 800fbf8:	b08b      	sub	sp, #44	@ 0x2c
 800fbfa:	af00      	add	r7, sp, #0
 800fbfc:	60f8      	str	r0, [r7, #12]
 800fbfe:	60b9      	str	r1, [r7, #8]
 800fc00:	4611      	mov	r1, r2
 800fc02:	461a      	mov	r2, r3
 800fc04:	460b      	mov	r3, r1
 800fc06:	80fb      	strh	r3, [r7, #6]
 800fc08:	4613      	mov	r3, r2
 800fc0a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800fc0c:	88bb      	ldrh	r3, [r7, #4]
 800fc0e:	3301      	adds	r3, #1
 800fc10:	085b      	lsrs	r3, r3, #1
 800fc12:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800fc14:	68fb      	ldr	r3, [r7, #12]
 800fc16:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800fc18:	68bb      	ldr	r3, [r7, #8]
 800fc1a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800fc1c:	88fa      	ldrh	r2, [r7, #6]
 800fc1e:	697b      	ldr	r3, [r7, #20]
 800fc20:	4413      	add	r3, r2
 800fc22:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800fc26:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800fc28:	69bb      	ldr	r3, [r7, #24]
 800fc2a:	627b      	str	r3, [r7, #36]	@ 0x24
 800fc2c:	e01c      	b.n	800fc68 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800fc2e:	69fb      	ldr	r3, [r7, #28]
 800fc30:	781b      	ldrb	r3, [r3, #0]
 800fc32:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800fc34:	69fb      	ldr	r3, [r7, #28]
 800fc36:	3301      	adds	r3, #1
 800fc38:	781b      	ldrb	r3, [r3, #0]
 800fc3a:	b21b      	sxth	r3, r3
 800fc3c:	021b      	lsls	r3, r3, #8
 800fc3e:	b21a      	sxth	r2, r3
 800fc40:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800fc44:	4313      	orrs	r3, r2
 800fc46:	b21b      	sxth	r3, r3
 800fc48:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800fc4a:	6a3b      	ldr	r3, [r7, #32]
 800fc4c:	8a7a      	ldrh	r2, [r7, #18]
 800fc4e:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800fc50:	6a3b      	ldr	r3, [r7, #32]
 800fc52:	3302      	adds	r3, #2
 800fc54:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800fc56:	69fb      	ldr	r3, [r7, #28]
 800fc58:	3301      	adds	r3, #1
 800fc5a:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800fc5c:	69fb      	ldr	r3, [r7, #28]
 800fc5e:	3301      	adds	r3, #1
 800fc60:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800fc62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc64:	3b01      	subs	r3, #1
 800fc66:	627b      	str	r3, [r7, #36]	@ 0x24
 800fc68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc6a:	2b00      	cmp	r3, #0
 800fc6c:	d1df      	bne.n	800fc2e <USB_WritePMA+0x38>
  }
}
 800fc6e:	bf00      	nop
 800fc70:	bf00      	nop
 800fc72:	372c      	adds	r7, #44	@ 0x2c
 800fc74:	46bd      	mov	sp, r7
 800fc76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc7a:	4770      	bx	lr

0800fc7c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800fc7c:	b480      	push	{r7}
 800fc7e:	b08b      	sub	sp, #44	@ 0x2c
 800fc80:	af00      	add	r7, sp, #0
 800fc82:	60f8      	str	r0, [r7, #12]
 800fc84:	60b9      	str	r1, [r7, #8]
 800fc86:	4611      	mov	r1, r2
 800fc88:	461a      	mov	r2, r3
 800fc8a:	460b      	mov	r3, r1
 800fc8c:	80fb      	strh	r3, [r7, #6]
 800fc8e:	4613      	mov	r3, r2
 800fc90:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800fc92:	88bb      	ldrh	r3, [r7, #4]
 800fc94:	085b      	lsrs	r3, r3, #1
 800fc96:	b29b      	uxth	r3, r3
 800fc98:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800fc9a:	68fb      	ldr	r3, [r7, #12]
 800fc9c:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800fc9e:	68bb      	ldr	r3, [r7, #8]
 800fca0:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800fca2:	88fa      	ldrh	r2, [r7, #6]
 800fca4:	697b      	ldr	r3, [r7, #20]
 800fca6:	4413      	add	r3, r2
 800fca8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800fcac:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800fcae:	69bb      	ldr	r3, [r7, #24]
 800fcb0:	627b      	str	r3, [r7, #36]	@ 0x24
 800fcb2:	e018      	b.n	800fce6 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800fcb4:	6a3b      	ldr	r3, [r7, #32]
 800fcb6:	881b      	ldrh	r3, [r3, #0]
 800fcb8:	b29b      	uxth	r3, r3
 800fcba:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800fcbc:	6a3b      	ldr	r3, [r7, #32]
 800fcbe:	3302      	adds	r3, #2
 800fcc0:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800fcc2:	693b      	ldr	r3, [r7, #16]
 800fcc4:	b2da      	uxtb	r2, r3
 800fcc6:	69fb      	ldr	r3, [r7, #28]
 800fcc8:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800fcca:	69fb      	ldr	r3, [r7, #28]
 800fccc:	3301      	adds	r3, #1
 800fcce:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800fcd0:	693b      	ldr	r3, [r7, #16]
 800fcd2:	0a1b      	lsrs	r3, r3, #8
 800fcd4:	b2da      	uxtb	r2, r3
 800fcd6:	69fb      	ldr	r3, [r7, #28]
 800fcd8:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800fcda:	69fb      	ldr	r3, [r7, #28]
 800fcdc:	3301      	adds	r3, #1
 800fcde:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800fce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fce2:	3b01      	subs	r3, #1
 800fce4:	627b      	str	r3, [r7, #36]	@ 0x24
 800fce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fce8:	2b00      	cmp	r3, #0
 800fcea:	d1e3      	bne.n	800fcb4 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800fcec:	88bb      	ldrh	r3, [r7, #4]
 800fcee:	f003 0301 	and.w	r3, r3, #1
 800fcf2:	b29b      	uxth	r3, r3
 800fcf4:	2b00      	cmp	r3, #0
 800fcf6:	d007      	beq.n	800fd08 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800fcf8:	6a3b      	ldr	r3, [r7, #32]
 800fcfa:	881b      	ldrh	r3, [r3, #0]
 800fcfc:	b29b      	uxth	r3, r3
 800fcfe:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800fd00:	693b      	ldr	r3, [r7, #16]
 800fd02:	b2da      	uxtb	r2, r3
 800fd04:	69fb      	ldr	r3, [r7, #28]
 800fd06:	701a      	strb	r2, [r3, #0]
  }
}
 800fd08:	bf00      	nop
 800fd0a:	372c      	adds	r7, #44	@ 0x2c
 800fd0c:	46bd      	mov	sp, r7
 800fd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd12:	4770      	bx	lr

0800fd14 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800fd14:	b580      	push	{r7, lr}
 800fd16:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800fd18:	4907      	ldr	r1, [pc, #28]	@ (800fd38 <MX_FATFS_Init+0x24>)
 800fd1a:	4808      	ldr	r0, [pc, #32]	@ (800fd3c <MX_FATFS_Init+0x28>)
 800fd1c:	f001 fcfa 	bl	8011714 <FATFS_LinkDriver>
 800fd20:	4603      	mov	r3, r0
 800fd22:	2b00      	cmp	r3, #0
 800fd24:	d002      	beq.n	800fd2c <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800fd26:	f04f 33ff 	mov.w	r3, #4294967295
 800fd2a:	e003      	b.n	800fd34 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800fd2c:	4b04      	ldr	r3, [pc, #16]	@ (800fd40 <MX_FATFS_Init+0x2c>)
 800fd2e:	2201      	movs	r2, #1
 800fd30:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800fd32:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800fd34:	4618      	mov	r0, r3
 800fd36:	bd80      	pop	{r7, pc}
 800fd38:	20002428 	.word	0x20002428
 800fd3c:	20000014 	.word	0x20000014
 800fd40:	2000242c 	.word	0x2000242c

0800fd44 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800fd44:	b480      	push	{r7}
 800fd46:	b083      	sub	sp, #12
 800fd48:	af00      	add	r7, sp, #0
 800fd4a:	4603      	mov	r3, r0
 800fd4c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800fd4e:	4b06      	ldr	r3, [pc, #24]	@ (800fd68 <USER_initialize+0x24>)
 800fd50:	2201      	movs	r2, #1
 800fd52:	701a      	strb	r2, [r3, #0]
    return Stat;
 800fd54:	4b04      	ldr	r3, [pc, #16]	@ (800fd68 <USER_initialize+0x24>)
 800fd56:	781b      	ldrb	r3, [r3, #0]
 800fd58:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800fd5a:	4618      	mov	r0, r3
 800fd5c:	370c      	adds	r7, #12
 800fd5e:	46bd      	mov	sp, r7
 800fd60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd64:	4770      	bx	lr
 800fd66:	bf00      	nop
 800fd68:	20000010 	.word	0x20000010

0800fd6c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800fd6c:	b480      	push	{r7}
 800fd6e:	b083      	sub	sp, #12
 800fd70:	af00      	add	r7, sp, #0
 800fd72:	4603      	mov	r3, r0
 800fd74:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800fd76:	4b06      	ldr	r3, [pc, #24]	@ (800fd90 <USER_status+0x24>)
 800fd78:	2201      	movs	r2, #1
 800fd7a:	701a      	strb	r2, [r3, #0]
    return Stat;
 800fd7c:	4b04      	ldr	r3, [pc, #16]	@ (800fd90 <USER_status+0x24>)
 800fd7e:	781b      	ldrb	r3, [r3, #0]
 800fd80:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800fd82:	4618      	mov	r0, r3
 800fd84:	370c      	adds	r7, #12
 800fd86:	46bd      	mov	sp, r7
 800fd88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd8c:	4770      	bx	lr
 800fd8e:	bf00      	nop
 800fd90:	20000010 	.word	0x20000010

0800fd94 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800fd94:	b480      	push	{r7}
 800fd96:	b085      	sub	sp, #20
 800fd98:	af00      	add	r7, sp, #0
 800fd9a:	60b9      	str	r1, [r7, #8]
 800fd9c:	607a      	str	r2, [r7, #4]
 800fd9e:	603b      	str	r3, [r7, #0]
 800fda0:	4603      	mov	r3, r0
 800fda2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800fda4:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800fda6:	4618      	mov	r0, r3
 800fda8:	3714      	adds	r7, #20
 800fdaa:	46bd      	mov	sp, r7
 800fdac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdb0:	4770      	bx	lr

0800fdb2 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800fdb2:	b480      	push	{r7}
 800fdb4:	b085      	sub	sp, #20
 800fdb6:	af00      	add	r7, sp, #0
 800fdb8:	60b9      	str	r1, [r7, #8]
 800fdba:	607a      	str	r2, [r7, #4]
 800fdbc:	603b      	str	r3, [r7, #0]
 800fdbe:	4603      	mov	r3, r0
 800fdc0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800fdc2:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800fdc4:	4618      	mov	r0, r3
 800fdc6:	3714      	adds	r7, #20
 800fdc8:	46bd      	mov	sp, r7
 800fdca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdce:	4770      	bx	lr

0800fdd0 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800fdd0:	b480      	push	{r7}
 800fdd2:	b085      	sub	sp, #20
 800fdd4:	af00      	add	r7, sp, #0
 800fdd6:	4603      	mov	r3, r0
 800fdd8:	603a      	str	r2, [r7, #0]
 800fdda:	71fb      	strb	r3, [r7, #7]
 800fddc:	460b      	mov	r3, r1
 800fdde:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800fde0:	2301      	movs	r3, #1
 800fde2:	73fb      	strb	r3, [r7, #15]
    return res;
 800fde4:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800fde6:	4618      	mov	r0, r3
 800fde8:	3714      	adds	r7, #20
 800fdea:	46bd      	mov	sp, r7
 800fdec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdf0:	4770      	bx	lr

0800fdf2 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fdf2:	b580      	push	{r7, lr}
 800fdf4:	b084      	sub	sp, #16
 800fdf6:	af00      	add	r7, sp, #0
 800fdf8:	6078      	str	r0, [r7, #4]
 800fdfa:	460b      	mov	r3, r1
 800fdfc:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800fdfe:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800fe02:	f002 f957 	bl	80120b4 <USBD_static_malloc>
 800fe06:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800fe08:	68fb      	ldr	r3, [r7, #12]
 800fe0a:	2b00      	cmp	r3, #0
 800fe0c:	d105      	bne.n	800fe1a <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	2200      	movs	r2, #0
 800fe12:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800fe16:	2302      	movs	r3, #2
 800fe18:	e066      	b.n	800fee8 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	68fa      	ldr	r2, [r7, #12]
 800fe1e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	7c1b      	ldrb	r3, [r3, #16]
 800fe26:	2b00      	cmp	r3, #0
 800fe28:	d119      	bne.n	800fe5e <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800fe2a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fe2e:	2202      	movs	r2, #2
 800fe30:	2181      	movs	r1, #129	@ 0x81
 800fe32:	6878      	ldr	r0, [r7, #4]
 800fe34:	f001 ffe5 	bl	8011e02 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	2201      	movs	r2, #1
 800fe3c:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800fe3e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fe42:	2202      	movs	r2, #2
 800fe44:	2101      	movs	r1, #1
 800fe46:	6878      	ldr	r0, [r7, #4]
 800fe48:	f001 ffdb 	bl	8011e02 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	2201      	movs	r2, #1
 800fe50:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	2210      	movs	r2, #16
 800fe58:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800fe5c:	e016      	b.n	800fe8c <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800fe5e:	2340      	movs	r3, #64	@ 0x40
 800fe60:	2202      	movs	r2, #2
 800fe62:	2181      	movs	r1, #129	@ 0x81
 800fe64:	6878      	ldr	r0, [r7, #4]
 800fe66:	f001 ffcc 	bl	8011e02 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	2201      	movs	r2, #1
 800fe6e:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800fe70:	2340      	movs	r3, #64	@ 0x40
 800fe72:	2202      	movs	r2, #2
 800fe74:	2101      	movs	r1, #1
 800fe76:	6878      	ldr	r0, [r7, #4]
 800fe78:	f001 ffc3 	bl	8011e02 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800fe7c:	687b      	ldr	r3, [r7, #4]
 800fe7e:	2201      	movs	r2, #1
 800fe80:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800fe84:	687b      	ldr	r3, [r7, #4]
 800fe86:	2210      	movs	r2, #16
 800fe88:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800fe8c:	2308      	movs	r3, #8
 800fe8e:	2203      	movs	r2, #3
 800fe90:	2182      	movs	r1, #130	@ 0x82
 800fe92:	6878      	ldr	r0, [r7, #4]
 800fe94:	f001 ffb5 	bl	8011e02 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	2201      	movs	r2, #1
 800fe9c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800fea6:	681b      	ldr	r3, [r3, #0]
 800fea8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800feaa:	68fb      	ldr	r3, [r7, #12]
 800feac:	2200      	movs	r2, #0
 800feae:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800feb2:	68fb      	ldr	r3, [r7, #12]
 800feb4:	2200      	movs	r2, #0
 800feb6:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	7c1b      	ldrb	r3, [r3, #16]
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d109      	bne.n	800fed6 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800fec2:	68fb      	ldr	r3, [r7, #12]
 800fec4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800fec8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fecc:	2101      	movs	r1, #1
 800fece:	6878      	ldr	r0, [r7, #4]
 800fed0:	f002 f886 	bl	8011fe0 <USBD_LL_PrepareReceive>
 800fed4:	e007      	b.n	800fee6 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800fed6:	68fb      	ldr	r3, [r7, #12]
 800fed8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800fedc:	2340      	movs	r3, #64	@ 0x40
 800fede:	2101      	movs	r1, #1
 800fee0:	6878      	ldr	r0, [r7, #4]
 800fee2:	f002 f87d 	bl	8011fe0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800fee6:	2300      	movs	r3, #0
}
 800fee8:	4618      	mov	r0, r3
 800feea:	3710      	adds	r7, #16
 800feec:	46bd      	mov	sp, r7
 800feee:	bd80      	pop	{r7, pc}

0800fef0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fef0:	b580      	push	{r7, lr}
 800fef2:	b082      	sub	sp, #8
 800fef4:	af00      	add	r7, sp, #0
 800fef6:	6078      	str	r0, [r7, #4]
 800fef8:	460b      	mov	r3, r1
 800fefa:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800fefc:	2181      	movs	r1, #129	@ 0x81
 800fefe:	6878      	ldr	r0, [r7, #4]
 800ff00:	f001 ffa5 	bl	8011e4e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800ff04:	687b      	ldr	r3, [r7, #4]
 800ff06:	2200      	movs	r2, #0
 800ff08:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800ff0a:	2101      	movs	r1, #1
 800ff0c:	6878      	ldr	r0, [r7, #4]
 800ff0e:	f001 ff9e 	bl	8011e4e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	2200      	movs	r2, #0
 800ff16:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800ff1a:	2182      	movs	r1, #130	@ 0x82
 800ff1c:	6878      	ldr	r0, [r7, #4]
 800ff1e:	f001 ff96 	bl	8011e4e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	2200      	movs	r2, #0
 800ff26:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800ff2a:	687b      	ldr	r3, [r7, #4]
 800ff2c:	2200      	movs	r2, #0
 800ff2e:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800ff32:	687b      	ldr	r3, [r7, #4]
 800ff34:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ff38:	2b00      	cmp	r3, #0
 800ff3a:	d00e      	beq.n	800ff5a <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800ff3c:	687b      	ldr	r3, [r7, #4]
 800ff3e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ff42:	685b      	ldr	r3, [r3, #4]
 800ff44:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ff4c:	4618      	mov	r0, r3
 800ff4e:	f002 f8bf 	bl	80120d0 <USBD_static_free>
    pdev->pClassData = NULL;
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	2200      	movs	r2, #0
 800ff56:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800ff5a:	2300      	movs	r3, #0
}
 800ff5c:	4618      	mov	r0, r3
 800ff5e:	3708      	adds	r7, #8
 800ff60:	46bd      	mov	sp, r7
 800ff62:	bd80      	pop	{r7, pc}

0800ff64 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800ff64:	b580      	push	{r7, lr}
 800ff66:	b086      	sub	sp, #24
 800ff68:	af00      	add	r7, sp, #0
 800ff6a:	6078      	str	r0, [r7, #4]
 800ff6c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ff74:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800ff76:	2300      	movs	r3, #0
 800ff78:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800ff7a:	2300      	movs	r3, #0
 800ff7c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800ff7e:	2300      	movs	r3, #0
 800ff80:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800ff82:	693b      	ldr	r3, [r7, #16]
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	d101      	bne.n	800ff8c <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800ff88:	2303      	movs	r3, #3
 800ff8a:	e0af      	b.n	80100ec <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ff8c:	683b      	ldr	r3, [r7, #0]
 800ff8e:	781b      	ldrb	r3, [r3, #0]
 800ff90:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ff94:	2b00      	cmp	r3, #0
 800ff96:	d03f      	beq.n	8010018 <USBD_CDC_Setup+0xb4>
 800ff98:	2b20      	cmp	r3, #32
 800ff9a:	f040 809f 	bne.w	80100dc <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800ff9e:	683b      	ldr	r3, [r7, #0]
 800ffa0:	88db      	ldrh	r3, [r3, #6]
 800ffa2:	2b00      	cmp	r3, #0
 800ffa4:	d02e      	beq.n	8010004 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800ffa6:	683b      	ldr	r3, [r7, #0]
 800ffa8:	781b      	ldrb	r3, [r3, #0]
 800ffaa:	b25b      	sxtb	r3, r3
 800ffac:	2b00      	cmp	r3, #0
 800ffae:	da16      	bge.n	800ffde <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ffb6:	689b      	ldr	r3, [r3, #8]
 800ffb8:	683a      	ldr	r2, [r7, #0]
 800ffba:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800ffbc:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ffbe:	683a      	ldr	r2, [r7, #0]
 800ffc0:	88d2      	ldrh	r2, [r2, #6]
 800ffc2:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800ffc4:	683b      	ldr	r3, [r7, #0]
 800ffc6:	88db      	ldrh	r3, [r3, #6]
 800ffc8:	2b07      	cmp	r3, #7
 800ffca:	bf28      	it	cs
 800ffcc:	2307      	movcs	r3, #7
 800ffce:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800ffd0:	693b      	ldr	r3, [r7, #16]
 800ffd2:	89fa      	ldrh	r2, [r7, #14]
 800ffd4:	4619      	mov	r1, r3
 800ffd6:	6878      	ldr	r0, [r7, #4]
 800ffd8:	f001 facf 	bl	801157a <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800ffdc:	e085      	b.n	80100ea <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800ffde:	683b      	ldr	r3, [r7, #0]
 800ffe0:	785a      	ldrb	r2, [r3, #1]
 800ffe2:	693b      	ldr	r3, [r7, #16]
 800ffe4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800ffe8:	683b      	ldr	r3, [r7, #0]
 800ffea:	88db      	ldrh	r3, [r3, #6]
 800ffec:	b2da      	uxtb	r2, r3
 800ffee:	693b      	ldr	r3, [r7, #16]
 800fff0:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800fff4:	6939      	ldr	r1, [r7, #16]
 800fff6:	683b      	ldr	r3, [r7, #0]
 800fff8:	88db      	ldrh	r3, [r3, #6]
 800fffa:	461a      	mov	r2, r3
 800fffc:	6878      	ldr	r0, [r7, #4]
 800fffe:	f001 fae8 	bl	80115d2 <USBD_CtlPrepareRx>
      break;
 8010002:	e072      	b.n	80100ea <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8010004:	687b      	ldr	r3, [r7, #4]
 8010006:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801000a:	689b      	ldr	r3, [r3, #8]
 801000c:	683a      	ldr	r2, [r7, #0]
 801000e:	7850      	ldrb	r0, [r2, #1]
 8010010:	2200      	movs	r2, #0
 8010012:	6839      	ldr	r1, [r7, #0]
 8010014:	4798      	blx	r3
      break;
 8010016:	e068      	b.n	80100ea <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8010018:	683b      	ldr	r3, [r7, #0]
 801001a:	785b      	ldrb	r3, [r3, #1]
 801001c:	2b0b      	cmp	r3, #11
 801001e:	d852      	bhi.n	80100c6 <USBD_CDC_Setup+0x162>
 8010020:	a201      	add	r2, pc, #4	@ (adr r2, 8010028 <USBD_CDC_Setup+0xc4>)
 8010022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010026:	bf00      	nop
 8010028:	08010059 	.word	0x08010059
 801002c:	080100d5 	.word	0x080100d5
 8010030:	080100c7 	.word	0x080100c7
 8010034:	080100c7 	.word	0x080100c7
 8010038:	080100c7 	.word	0x080100c7
 801003c:	080100c7 	.word	0x080100c7
 8010040:	080100c7 	.word	0x080100c7
 8010044:	080100c7 	.word	0x080100c7
 8010048:	080100c7 	.word	0x080100c7
 801004c:	080100c7 	.word	0x080100c7
 8010050:	08010083 	.word	0x08010083
 8010054:	080100ad 	.word	0x080100ad
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801005e:	b2db      	uxtb	r3, r3
 8010060:	2b03      	cmp	r3, #3
 8010062:	d107      	bne.n	8010074 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8010064:	f107 030a 	add.w	r3, r7, #10
 8010068:	2202      	movs	r2, #2
 801006a:	4619      	mov	r1, r3
 801006c:	6878      	ldr	r0, [r7, #4]
 801006e:	f001 fa84 	bl	801157a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8010072:	e032      	b.n	80100da <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8010074:	6839      	ldr	r1, [r7, #0]
 8010076:	6878      	ldr	r0, [r7, #4]
 8010078:	f001 fa0e 	bl	8011498 <USBD_CtlError>
            ret = USBD_FAIL;
 801007c:	2303      	movs	r3, #3
 801007e:	75fb      	strb	r3, [r7, #23]
          break;
 8010080:	e02b      	b.n	80100da <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010082:	687b      	ldr	r3, [r7, #4]
 8010084:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010088:	b2db      	uxtb	r3, r3
 801008a:	2b03      	cmp	r3, #3
 801008c:	d107      	bne.n	801009e <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 801008e:	f107 030d 	add.w	r3, r7, #13
 8010092:	2201      	movs	r2, #1
 8010094:	4619      	mov	r1, r3
 8010096:	6878      	ldr	r0, [r7, #4]
 8010098:	f001 fa6f 	bl	801157a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801009c:	e01d      	b.n	80100da <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 801009e:	6839      	ldr	r1, [r7, #0]
 80100a0:	6878      	ldr	r0, [r7, #4]
 80100a2:	f001 f9f9 	bl	8011498 <USBD_CtlError>
            ret = USBD_FAIL;
 80100a6:	2303      	movs	r3, #3
 80100a8:	75fb      	strb	r3, [r7, #23]
          break;
 80100aa:	e016      	b.n	80100da <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80100ac:	687b      	ldr	r3, [r7, #4]
 80100ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80100b2:	b2db      	uxtb	r3, r3
 80100b4:	2b03      	cmp	r3, #3
 80100b6:	d00f      	beq.n	80100d8 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 80100b8:	6839      	ldr	r1, [r7, #0]
 80100ba:	6878      	ldr	r0, [r7, #4]
 80100bc:	f001 f9ec 	bl	8011498 <USBD_CtlError>
            ret = USBD_FAIL;
 80100c0:	2303      	movs	r3, #3
 80100c2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80100c4:	e008      	b.n	80100d8 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80100c6:	6839      	ldr	r1, [r7, #0]
 80100c8:	6878      	ldr	r0, [r7, #4]
 80100ca:	f001 f9e5 	bl	8011498 <USBD_CtlError>
          ret = USBD_FAIL;
 80100ce:	2303      	movs	r3, #3
 80100d0:	75fb      	strb	r3, [r7, #23]
          break;
 80100d2:	e002      	b.n	80100da <USBD_CDC_Setup+0x176>
          break;
 80100d4:	bf00      	nop
 80100d6:	e008      	b.n	80100ea <USBD_CDC_Setup+0x186>
          break;
 80100d8:	bf00      	nop
      }
      break;
 80100da:	e006      	b.n	80100ea <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 80100dc:	6839      	ldr	r1, [r7, #0]
 80100de:	6878      	ldr	r0, [r7, #4]
 80100e0:	f001 f9da 	bl	8011498 <USBD_CtlError>
      ret = USBD_FAIL;
 80100e4:	2303      	movs	r3, #3
 80100e6:	75fb      	strb	r3, [r7, #23]
      break;
 80100e8:	bf00      	nop
  }

  return (uint8_t)ret;
 80100ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80100ec:	4618      	mov	r0, r3
 80100ee:	3718      	adds	r7, #24
 80100f0:	46bd      	mov	sp, r7
 80100f2:	bd80      	pop	{r7, pc}

080100f4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80100f4:	b580      	push	{r7, lr}
 80100f6:	b084      	sub	sp, #16
 80100f8:	af00      	add	r7, sp, #0
 80100fa:	6078      	str	r0, [r7, #4]
 80100fc:	460b      	mov	r3, r1
 80100fe:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010106:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801010e:	2b00      	cmp	r3, #0
 8010110:	d101      	bne.n	8010116 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8010112:	2303      	movs	r3, #3
 8010114:	e04f      	b.n	80101b6 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801011c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 801011e:	78fa      	ldrb	r2, [r7, #3]
 8010120:	6879      	ldr	r1, [r7, #4]
 8010122:	4613      	mov	r3, r2
 8010124:	009b      	lsls	r3, r3, #2
 8010126:	4413      	add	r3, r2
 8010128:	009b      	lsls	r3, r3, #2
 801012a:	440b      	add	r3, r1
 801012c:	3318      	adds	r3, #24
 801012e:	681b      	ldr	r3, [r3, #0]
 8010130:	2b00      	cmp	r3, #0
 8010132:	d029      	beq.n	8010188 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8010134:	78fa      	ldrb	r2, [r7, #3]
 8010136:	6879      	ldr	r1, [r7, #4]
 8010138:	4613      	mov	r3, r2
 801013a:	009b      	lsls	r3, r3, #2
 801013c:	4413      	add	r3, r2
 801013e:	009b      	lsls	r3, r3, #2
 8010140:	440b      	add	r3, r1
 8010142:	3318      	adds	r3, #24
 8010144:	681a      	ldr	r2, [r3, #0]
 8010146:	78f9      	ldrb	r1, [r7, #3]
 8010148:	68f8      	ldr	r0, [r7, #12]
 801014a:	460b      	mov	r3, r1
 801014c:	009b      	lsls	r3, r3, #2
 801014e:	440b      	add	r3, r1
 8010150:	00db      	lsls	r3, r3, #3
 8010152:	4403      	add	r3, r0
 8010154:	3320      	adds	r3, #32
 8010156:	681b      	ldr	r3, [r3, #0]
 8010158:	fbb2 f1f3 	udiv	r1, r2, r3
 801015c:	fb01 f303 	mul.w	r3, r1, r3
 8010160:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8010162:	2b00      	cmp	r3, #0
 8010164:	d110      	bne.n	8010188 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8010166:	78fa      	ldrb	r2, [r7, #3]
 8010168:	6879      	ldr	r1, [r7, #4]
 801016a:	4613      	mov	r3, r2
 801016c:	009b      	lsls	r3, r3, #2
 801016e:	4413      	add	r3, r2
 8010170:	009b      	lsls	r3, r3, #2
 8010172:	440b      	add	r3, r1
 8010174:	3318      	adds	r3, #24
 8010176:	2200      	movs	r2, #0
 8010178:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 801017a:	78f9      	ldrb	r1, [r7, #3]
 801017c:	2300      	movs	r3, #0
 801017e:	2200      	movs	r2, #0
 8010180:	6878      	ldr	r0, [r7, #4]
 8010182:	f001 ff0c 	bl	8011f9e <USBD_LL_Transmit>
 8010186:	e015      	b.n	80101b4 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8010188:	68bb      	ldr	r3, [r7, #8]
 801018a:	2200      	movs	r2, #0
 801018c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8010196:	691b      	ldr	r3, [r3, #16]
 8010198:	2b00      	cmp	r3, #0
 801019a:	d00b      	beq.n	80101b4 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80101a2:	691b      	ldr	r3, [r3, #16]
 80101a4:	68ba      	ldr	r2, [r7, #8]
 80101a6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80101aa:	68ba      	ldr	r2, [r7, #8]
 80101ac:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80101b0:	78fa      	ldrb	r2, [r7, #3]
 80101b2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80101b4:	2300      	movs	r3, #0
}
 80101b6:	4618      	mov	r0, r3
 80101b8:	3710      	adds	r7, #16
 80101ba:	46bd      	mov	sp, r7
 80101bc:	bd80      	pop	{r7, pc}

080101be <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80101be:	b580      	push	{r7, lr}
 80101c0:	b084      	sub	sp, #16
 80101c2:	af00      	add	r7, sp, #0
 80101c4:	6078      	str	r0, [r7, #4]
 80101c6:	460b      	mov	r3, r1
 80101c8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80101d0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80101d8:	2b00      	cmp	r3, #0
 80101da:	d101      	bne.n	80101e0 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80101dc:	2303      	movs	r3, #3
 80101de:	e015      	b.n	801020c <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80101e0:	78fb      	ldrb	r3, [r7, #3]
 80101e2:	4619      	mov	r1, r3
 80101e4:	6878      	ldr	r0, [r7, #4]
 80101e6:	f001 ff1c 	bl	8012022 <USBD_LL_GetRxDataSize>
 80101ea:	4602      	mov	r2, r0
 80101ec:	68fb      	ldr	r3, [r7, #12]
 80101ee:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80101f8:	68db      	ldr	r3, [r3, #12]
 80101fa:	68fa      	ldr	r2, [r7, #12]
 80101fc:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8010200:	68fa      	ldr	r2, [r7, #12]
 8010202:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8010206:	4611      	mov	r1, r2
 8010208:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 801020a:	2300      	movs	r3, #0
}
 801020c:	4618      	mov	r0, r3
 801020e:	3710      	adds	r7, #16
 8010210:	46bd      	mov	sp, r7
 8010212:	bd80      	pop	{r7, pc}

08010214 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8010214:	b580      	push	{r7, lr}
 8010216:	b084      	sub	sp, #16
 8010218:	af00      	add	r7, sp, #0
 801021a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010222:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8010224:	68fb      	ldr	r3, [r7, #12]
 8010226:	2b00      	cmp	r3, #0
 8010228:	d101      	bne.n	801022e <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 801022a:	2303      	movs	r3, #3
 801022c:	e01a      	b.n	8010264 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 801022e:	687b      	ldr	r3, [r7, #4]
 8010230:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8010234:	2b00      	cmp	r3, #0
 8010236:	d014      	beq.n	8010262 <USBD_CDC_EP0_RxReady+0x4e>
 8010238:	68fb      	ldr	r3, [r7, #12]
 801023a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 801023e:	2bff      	cmp	r3, #255	@ 0xff
 8010240:	d00f      	beq.n	8010262 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8010248:	689b      	ldr	r3, [r3, #8]
 801024a:	68fa      	ldr	r2, [r7, #12]
 801024c:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8010250:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8010252:	68fa      	ldr	r2, [r7, #12]
 8010254:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8010258:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 801025a:	68fb      	ldr	r3, [r7, #12]
 801025c:	22ff      	movs	r2, #255	@ 0xff
 801025e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8010262:	2300      	movs	r3, #0
}
 8010264:	4618      	mov	r0, r3
 8010266:	3710      	adds	r7, #16
 8010268:	46bd      	mov	sp, r7
 801026a:	bd80      	pop	{r7, pc}

0801026c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 801026c:	b480      	push	{r7}
 801026e:	b083      	sub	sp, #12
 8010270:	af00      	add	r7, sp, #0
 8010272:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8010274:	687b      	ldr	r3, [r7, #4]
 8010276:	2243      	movs	r2, #67	@ 0x43
 8010278:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 801027a:	4b03      	ldr	r3, [pc, #12]	@ (8010288 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 801027c:	4618      	mov	r0, r3
 801027e:	370c      	adds	r7, #12
 8010280:	46bd      	mov	sp, r7
 8010282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010286:	4770      	bx	lr
 8010288:	200000b0 	.word	0x200000b0

0801028c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 801028c:	b480      	push	{r7}
 801028e:	b083      	sub	sp, #12
 8010290:	af00      	add	r7, sp, #0
 8010292:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8010294:	687b      	ldr	r3, [r7, #4]
 8010296:	2243      	movs	r2, #67	@ 0x43
 8010298:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 801029a:	4b03      	ldr	r3, [pc, #12]	@ (80102a8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 801029c:	4618      	mov	r0, r3
 801029e:	370c      	adds	r7, #12
 80102a0:	46bd      	mov	sp, r7
 80102a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102a6:	4770      	bx	lr
 80102a8:	2000006c 	.word	0x2000006c

080102ac <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80102ac:	b480      	push	{r7}
 80102ae:	b083      	sub	sp, #12
 80102b0:	af00      	add	r7, sp, #0
 80102b2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	2243      	movs	r2, #67	@ 0x43
 80102b8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80102ba:	4b03      	ldr	r3, [pc, #12]	@ (80102c8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80102bc:	4618      	mov	r0, r3
 80102be:	370c      	adds	r7, #12
 80102c0:	46bd      	mov	sp, r7
 80102c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102c6:	4770      	bx	lr
 80102c8:	200000f4 	.word	0x200000f4

080102cc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80102cc:	b480      	push	{r7}
 80102ce:	b083      	sub	sp, #12
 80102d0:	af00      	add	r7, sp, #0
 80102d2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	220a      	movs	r2, #10
 80102d8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80102da:	4b03      	ldr	r3, [pc, #12]	@ (80102e8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80102dc:	4618      	mov	r0, r3
 80102de:	370c      	adds	r7, #12
 80102e0:	46bd      	mov	sp, r7
 80102e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102e6:	4770      	bx	lr
 80102e8:	20000028 	.word	0x20000028

080102ec <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80102ec:	b480      	push	{r7}
 80102ee:	b083      	sub	sp, #12
 80102f0:	af00      	add	r7, sp, #0
 80102f2:	6078      	str	r0, [r7, #4]
 80102f4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80102f6:	683b      	ldr	r3, [r7, #0]
 80102f8:	2b00      	cmp	r3, #0
 80102fa:	d101      	bne.n	8010300 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80102fc:	2303      	movs	r3, #3
 80102fe:	e004      	b.n	801030a <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8010300:	687b      	ldr	r3, [r7, #4]
 8010302:	683a      	ldr	r2, [r7, #0]
 8010304:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 8010308:	2300      	movs	r3, #0
}
 801030a:	4618      	mov	r0, r3
 801030c:	370c      	adds	r7, #12
 801030e:	46bd      	mov	sp, r7
 8010310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010314:	4770      	bx	lr

08010316 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8010316:	b480      	push	{r7}
 8010318:	b087      	sub	sp, #28
 801031a:	af00      	add	r7, sp, #0
 801031c:	60f8      	str	r0, [r7, #12]
 801031e:	60b9      	str	r1, [r7, #8]
 8010320:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010322:	68fb      	ldr	r3, [r7, #12]
 8010324:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010328:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 801032a:	697b      	ldr	r3, [r7, #20]
 801032c:	2b00      	cmp	r3, #0
 801032e:	d101      	bne.n	8010334 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8010330:	2303      	movs	r3, #3
 8010332:	e008      	b.n	8010346 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8010334:	697b      	ldr	r3, [r7, #20]
 8010336:	68ba      	ldr	r2, [r7, #8]
 8010338:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 801033c:	697b      	ldr	r3, [r7, #20]
 801033e:	687a      	ldr	r2, [r7, #4]
 8010340:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8010344:	2300      	movs	r3, #0
}
 8010346:	4618      	mov	r0, r3
 8010348:	371c      	adds	r7, #28
 801034a:	46bd      	mov	sp, r7
 801034c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010350:	4770      	bx	lr

08010352 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8010352:	b480      	push	{r7}
 8010354:	b085      	sub	sp, #20
 8010356:	af00      	add	r7, sp, #0
 8010358:	6078      	str	r0, [r7, #4]
 801035a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010362:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8010364:	68fb      	ldr	r3, [r7, #12]
 8010366:	2b00      	cmp	r3, #0
 8010368:	d101      	bne.n	801036e <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 801036a:	2303      	movs	r3, #3
 801036c:	e004      	b.n	8010378 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 801036e:	68fb      	ldr	r3, [r7, #12]
 8010370:	683a      	ldr	r2, [r7, #0]
 8010372:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8010376:	2300      	movs	r3, #0
}
 8010378:	4618      	mov	r0, r3
 801037a:	3714      	adds	r7, #20
 801037c:	46bd      	mov	sp, r7
 801037e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010382:	4770      	bx	lr

08010384 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8010384:	b580      	push	{r7, lr}
 8010386:	b084      	sub	sp, #16
 8010388:	af00      	add	r7, sp, #0
 801038a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801038c:	687b      	ldr	r3, [r7, #4]
 801038e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010392:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8010394:	2301      	movs	r3, #1
 8010396:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801039e:	2b00      	cmp	r3, #0
 80103a0:	d101      	bne.n	80103a6 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80103a2:	2303      	movs	r3, #3
 80103a4:	e01a      	b.n	80103dc <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 80103a6:	68bb      	ldr	r3, [r7, #8]
 80103a8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80103ac:	2b00      	cmp	r3, #0
 80103ae:	d114      	bne.n	80103da <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80103b0:	68bb      	ldr	r3, [r7, #8]
 80103b2:	2201      	movs	r2, #1
 80103b4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80103b8:	68bb      	ldr	r3, [r7, #8]
 80103ba:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 80103c2:	68bb      	ldr	r3, [r7, #8]
 80103c4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80103c8:	68bb      	ldr	r3, [r7, #8]
 80103ca:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80103ce:	2181      	movs	r1, #129	@ 0x81
 80103d0:	6878      	ldr	r0, [r7, #4]
 80103d2:	f001 fde4 	bl	8011f9e <USBD_LL_Transmit>

    ret = USBD_OK;
 80103d6:	2300      	movs	r3, #0
 80103d8:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80103da:	7bfb      	ldrb	r3, [r7, #15]
}
 80103dc:	4618      	mov	r0, r3
 80103de:	3710      	adds	r7, #16
 80103e0:	46bd      	mov	sp, r7
 80103e2:	bd80      	pop	{r7, pc}

080103e4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80103e4:	b580      	push	{r7, lr}
 80103e6:	b084      	sub	sp, #16
 80103e8:	af00      	add	r7, sp, #0
 80103ea:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80103f2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80103fa:	2b00      	cmp	r3, #0
 80103fc:	d101      	bne.n	8010402 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80103fe:	2303      	movs	r3, #3
 8010400:	e016      	b.n	8010430 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	7c1b      	ldrb	r3, [r3, #16]
 8010406:	2b00      	cmp	r3, #0
 8010408:	d109      	bne.n	801041e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801040a:	68fb      	ldr	r3, [r7, #12]
 801040c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8010410:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010414:	2101      	movs	r1, #1
 8010416:	6878      	ldr	r0, [r7, #4]
 8010418:	f001 fde2 	bl	8011fe0 <USBD_LL_PrepareReceive>
 801041c:	e007      	b.n	801042e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801041e:	68fb      	ldr	r3, [r7, #12]
 8010420:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8010424:	2340      	movs	r3, #64	@ 0x40
 8010426:	2101      	movs	r1, #1
 8010428:	6878      	ldr	r0, [r7, #4]
 801042a:	f001 fdd9 	bl	8011fe0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801042e:	2300      	movs	r3, #0
}
 8010430:	4618      	mov	r0, r3
 8010432:	3710      	adds	r7, #16
 8010434:	46bd      	mov	sp, r7
 8010436:	bd80      	pop	{r7, pc}

08010438 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8010438:	b580      	push	{r7, lr}
 801043a:	b086      	sub	sp, #24
 801043c:	af00      	add	r7, sp, #0
 801043e:	60f8      	str	r0, [r7, #12]
 8010440:	60b9      	str	r1, [r7, #8]
 8010442:	4613      	mov	r3, r2
 8010444:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8010446:	68fb      	ldr	r3, [r7, #12]
 8010448:	2b00      	cmp	r3, #0
 801044a:	d101      	bne.n	8010450 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 801044c:	2303      	movs	r3, #3
 801044e:	e01f      	b.n	8010490 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8010450:	68fb      	ldr	r3, [r7, #12]
 8010452:	2200      	movs	r2, #0
 8010454:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8010458:	68fb      	ldr	r3, [r7, #12]
 801045a:	2200      	movs	r2, #0
 801045c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8010460:	68fb      	ldr	r3, [r7, #12]
 8010462:	2200      	movs	r2, #0
 8010464:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8010468:	68bb      	ldr	r3, [r7, #8]
 801046a:	2b00      	cmp	r3, #0
 801046c:	d003      	beq.n	8010476 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801046e:	68fb      	ldr	r3, [r7, #12]
 8010470:	68ba      	ldr	r2, [r7, #8]
 8010472:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010476:	68fb      	ldr	r3, [r7, #12]
 8010478:	2201      	movs	r2, #1
 801047a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 801047e:	68fb      	ldr	r3, [r7, #12]
 8010480:	79fa      	ldrb	r2, [r7, #7]
 8010482:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8010484:	68f8      	ldr	r0, [r7, #12]
 8010486:	f001 fc41 	bl	8011d0c <USBD_LL_Init>
 801048a:	4603      	mov	r3, r0
 801048c:	75fb      	strb	r3, [r7, #23]

  return ret;
 801048e:	7dfb      	ldrb	r3, [r7, #23]
}
 8010490:	4618      	mov	r0, r3
 8010492:	3718      	adds	r7, #24
 8010494:	46bd      	mov	sp, r7
 8010496:	bd80      	pop	{r7, pc}

08010498 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8010498:	b580      	push	{r7, lr}
 801049a:	b084      	sub	sp, #16
 801049c:	af00      	add	r7, sp, #0
 801049e:	6078      	str	r0, [r7, #4]
 80104a0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80104a2:	2300      	movs	r3, #0
 80104a4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80104a6:	683b      	ldr	r3, [r7, #0]
 80104a8:	2b00      	cmp	r3, #0
 80104aa:	d101      	bne.n	80104b0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 80104ac:	2303      	movs	r3, #3
 80104ae:	e016      	b.n	80104de <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	683a      	ldr	r2, [r7, #0]
 80104b4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80104be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80104c0:	2b00      	cmp	r3, #0
 80104c2:	d00b      	beq.n	80104dc <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80104ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80104cc:	f107 020e 	add.w	r2, r7, #14
 80104d0:	4610      	mov	r0, r2
 80104d2:	4798      	blx	r3
 80104d4:	4602      	mov	r2, r0
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 80104dc:	2300      	movs	r3, #0
}
 80104de:	4618      	mov	r0, r3
 80104e0:	3710      	adds	r7, #16
 80104e2:	46bd      	mov	sp, r7
 80104e4:	bd80      	pop	{r7, pc}

080104e6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80104e6:	b580      	push	{r7, lr}
 80104e8:	b082      	sub	sp, #8
 80104ea:	af00      	add	r7, sp, #0
 80104ec:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80104ee:	6878      	ldr	r0, [r7, #4]
 80104f0:	f001 fc6c 	bl	8011dcc <USBD_LL_Start>
 80104f4:	4603      	mov	r3, r0
}
 80104f6:	4618      	mov	r0, r3
 80104f8:	3708      	adds	r7, #8
 80104fa:	46bd      	mov	sp, r7
 80104fc:	bd80      	pop	{r7, pc}

080104fe <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80104fe:	b480      	push	{r7}
 8010500:	b083      	sub	sp, #12
 8010502:	af00      	add	r7, sp, #0
 8010504:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8010506:	2300      	movs	r3, #0
}
 8010508:	4618      	mov	r0, r3
 801050a:	370c      	adds	r7, #12
 801050c:	46bd      	mov	sp, r7
 801050e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010512:	4770      	bx	lr

08010514 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010514:	b580      	push	{r7, lr}
 8010516:	b084      	sub	sp, #16
 8010518:	af00      	add	r7, sp, #0
 801051a:	6078      	str	r0, [r7, #4]
 801051c:	460b      	mov	r3, r1
 801051e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8010520:	2303      	movs	r3, #3
 8010522:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801052a:	2b00      	cmp	r3, #0
 801052c:	d009      	beq.n	8010542 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010534:	681b      	ldr	r3, [r3, #0]
 8010536:	78fa      	ldrb	r2, [r7, #3]
 8010538:	4611      	mov	r1, r2
 801053a:	6878      	ldr	r0, [r7, #4]
 801053c:	4798      	blx	r3
 801053e:	4603      	mov	r3, r0
 8010540:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8010542:	7bfb      	ldrb	r3, [r7, #15]
}
 8010544:	4618      	mov	r0, r3
 8010546:	3710      	adds	r7, #16
 8010548:	46bd      	mov	sp, r7
 801054a:	bd80      	pop	{r7, pc}

0801054c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801054c:	b580      	push	{r7, lr}
 801054e:	b082      	sub	sp, #8
 8010550:	af00      	add	r7, sp, #0
 8010552:	6078      	str	r0, [r7, #4]
 8010554:	460b      	mov	r3, r1
 8010556:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801055e:	2b00      	cmp	r3, #0
 8010560:	d007      	beq.n	8010572 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010568:	685b      	ldr	r3, [r3, #4]
 801056a:	78fa      	ldrb	r2, [r7, #3]
 801056c:	4611      	mov	r1, r2
 801056e:	6878      	ldr	r0, [r7, #4]
 8010570:	4798      	blx	r3
  }

  return USBD_OK;
 8010572:	2300      	movs	r3, #0
}
 8010574:	4618      	mov	r0, r3
 8010576:	3708      	adds	r7, #8
 8010578:	46bd      	mov	sp, r7
 801057a:	bd80      	pop	{r7, pc}

0801057c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801057c:	b580      	push	{r7, lr}
 801057e:	b084      	sub	sp, #16
 8010580:	af00      	add	r7, sp, #0
 8010582:	6078      	str	r0, [r7, #4]
 8010584:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801058c:	6839      	ldr	r1, [r7, #0]
 801058e:	4618      	mov	r0, r3
 8010590:	f000 ff48 	bl	8011424 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	2201      	movs	r2, #1
 8010598:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80105a2:	461a      	mov	r2, r3
 80105a4:	687b      	ldr	r3, [r7, #4]
 80105a6:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80105aa:	687b      	ldr	r3, [r7, #4]
 80105ac:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80105b0:	f003 031f 	and.w	r3, r3, #31
 80105b4:	2b02      	cmp	r3, #2
 80105b6:	d01a      	beq.n	80105ee <USBD_LL_SetupStage+0x72>
 80105b8:	2b02      	cmp	r3, #2
 80105ba:	d822      	bhi.n	8010602 <USBD_LL_SetupStage+0x86>
 80105bc:	2b00      	cmp	r3, #0
 80105be:	d002      	beq.n	80105c6 <USBD_LL_SetupStage+0x4a>
 80105c0:	2b01      	cmp	r3, #1
 80105c2:	d00a      	beq.n	80105da <USBD_LL_SetupStage+0x5e>
 80105c4:	e01d      	b.n	8010602 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80105cc:	4619      	mov	r1, r3
 80105ce:	6878      	ldr	r0, [r7, #4]
 80105d0:	f000 f9f0 	bl	80109b4 <USBD_StdDevReq>
 80105d4:	4603      	mov	r3, r0
 80105d6:	73fb      	strb	r3, [r7, #15]
      break;
 80105d8:	e020      	b.n	801061c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80105e0:	4619      	mov	r1, r3
 80105e2:	6878      	ldr	r0, [r7, #4]
 80105e4:	f000 fa54 	bl	8010a90 <USBD_StdItfReq>
 80105e8:	4603      	mov	r3, r0
 80105ea:	73fb      	strb	r3, [r7, #15]
      break;
 80105ec:	e016      	b.n	801061c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80105f4:	4619      	mov	r1, r3
 80105f6:	6878      	ldr	r0, [r7, #4]
 80105f8:	f000 fa93 	bl	8010b22 <USBD_StdEPReq>
 80105fc:	4603      	mov	r3, r0
 80105fe:	73fb      	strb	r3, [r7, #15]
      break;
 8010600:	e00c      	b.n	801061c <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8010608:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801060c:	b2db      	uxtb	r3, r3
 801060e:	4619      	mov	r1, r3
 8010610:	6878      	ldr	r0, [r7, #4]
 8010612:	f001 fc3b 	bl	8011e8c <USBD_LL_StallEP>
 8010616:	4603      	mov	r3, r0
 8010618:	73fb      	strb	r3, [r7, #15]
      break;
 801061a:	bf00      	nop
  }

  return ret;
 801061c:	7bfb      	ldrb	r3, [r7, #15]
}
 801061e:	4618      	mov	r0, r3
 8010620:	3710      	adds	r7, #16
 8010622:	46bd      	mov	sp, r7
 8010624:	bd80      	pop	{r7, pc}

08010626 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8010626:	b580      	push	{r7, lr}
 8010628:	b086      	sub	sp, #24
 801062a:	af00      	add	r7, sp, #0
 801062c:	60f8      	str	r0, [r7, #12]
 801062e:	460b      	mov	r3, r1
 8010630:	607a      	str	r2, [r7, #4]
 8010632:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8010634:	7afb      	ldrb	r3, [r7, #11]
 8010636:	2b00      	cmp	r3, #0
 8010638:	d138      	bne.n	80106ac <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 801063a:	68fb      	ldr	r3, [r7, #12]
 801063c:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8010640:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8010642:	68fb      	ldr	r3, [r7, #12]
 8010644:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8010648:	2b03      	cmp	r3, #3
 801064a:	d14a      	bne.n	80106e2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 801064c:	693b      	ldr	r3, [r7, #16]
 801064e:	689a      	ldr	r2, [r3, #8]
 8010650:	693b      	ldr	r3, [r7, #16]
 8010652:	68db      	ldr	r3, [r3, #12]
 8010654:	429a      	cmp	r2, r3
 8010656:	d913      	bls.n	8010680 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8010658:	693b      	ldr	r3, [r7, #16]
 801065a:	689a      	ldr	r2, [r3, #8]
 801065c:	693b      	ldr	r3, [r7, #16]
 801065e:	68db      	ldr	r3, [r3, #12]
 8010660:	1ad2      	subs	r2, r2, r3
 8010662:	693b      	ldr	r3, [r7, #16]
 8010664:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8010666:	693b      	ldr	r3, [r7, #16]
 8010668:	68da      	ldr	r2, [r3, #12]
 801066a:	693b      	ldr	r3, [r7, #16]
 801066c:	689b      	ldr	r3, [r3, #8]
 801066e:	4293      	cmp	r3, r2
 8010670:	bf28      	it	cs
 8010672:	4613      	movcs	r3, r2
 8010674:	461a      	mov	r2, r3
 8010676:	6879      	ldr	r1, [r7, #4]
 8010678:	68f8      	ldr	r0, [r7, #12]
 801067a:	f000 ffc7 	bl	801160c <USBD_CtlContinueRx>
 801067e:	e030      	b.n	80106e2 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010680:	68fb      	ldr	r3, [r7, #12]
 8010682:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010686:	b2db      	uxtb	r3, r3
 8010688:	2b03      	cmp	r3, #3
 801068a:	d10b      	bne.n	80106a4 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 801068c:	68fb      	ldr	r3, [r7, #12]
 801068e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010692:	691b      	ldr	r3, [r3, #16]
 8010694:	2b00      	cmp	r3, #0
 8010696:	d005      	beq.n	80106a4 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8010698:	68fb      	ldr	r3, [r7, #12]
 801069a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801069e:	691b      	ldr	r3, [r3, #16]
 80106a0:	68f8      	ldr	r0, [r7, #12]
 80106a2:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80106a4:	68f8      	ldr	r0, [r7, #12]
 80106a6:	f000 ffc2 	bl	801162e <USBD_CtlSendStatus>
 80106aa:	e01a      	b.n	80106e2 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80106ac:	68fb      	ldr	r3, [r7, #12]
 80106ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80106b2:	b2db      	uxtb	r3, r3
 80106b4:	2b03      	cmp	r3, #3
 80106b6:	d114      	bne.n	80106e2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 80106b8:	68fb      	ldr	r3, [r7, #12]
 80106ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80106be:	699b      	ldr	r3, [r3, #24]
 80106c0:	2b00      	cmp	r3, #0
 80106c2:	d00e      	beq.n	80106e2 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80106c4:	68fb      	ldr	r3, [r7, #12]
 80106c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80106ca:	699b      	ldr	r3, [r3, #24]
 80106cc:	7afa      	ldrb	r2, [r7, #11]
 80106ce:	4611      	mov	r1, r2
 80106d0:	68f8      	ldr	r0, [r7, #12]
 80106d2:	4798      	blx	r3
 80106d4:	4603      	mov	r3, r0
 80106d6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80106d8:	7dfb      	ldrb	r3, [r7, #23]
 80106da:	2b00      	cmp	r3, #0
 80106dc:	d001      	beq.n	80106e2 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 80106de:	7dfb      	ldrb	r3, [r7, #23]
 80106e0:	e000      	b.n	80106e4 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 80106e2:	2300      	movs	r3, #0
}
 80106e4:	4618      	mov	r0, r3
 80106e6:	3718      	adds	r7, #24
 80106e8:	46bd      	mov	sp, r7
 80106ea:	bd80      	pop	{r7, pc}

080106ec <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80106ec:	b580      	push	{r7, lr}
 80106ee:	b086      	sub	sp, #24
 80106f0:	af00      	add	r7, sp, #0
 80106f2:	60f8      	str	r0, [r7, #12]
 80106f4:	460b      	mov	r3, r1
 80106f6:	607a      	str	r2, [r7, #4]
 80106f8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80106fa:	7afb      	ldrb	r3, [r7, #11]
 80106fc:	2b00      	cmp	r3, #0
 80106fe:	d16b      	bne.n	80107d8 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8010700:	68fb      	ldr	r3, [r7, #12]
 8010702:	3314      	adds	r3, #20
 8010704:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8010706:	68fb      	ldr	r3, [r7, #12]
 8010708:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 801070c:	2b02      	cmp	r3, #2
 801070e:	d156      	bne.n	80107be <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8010710:	693b      	ldr	r3, [r7, #16]
 8010712:	689a      	ldr	r2, [r3, #8]
 8010714:	693b      	ldr	r3, [r7, #16]
 8010716:	68db      	ldr	r3, [r3, #12]
 8010718:	429a      	cmp	r2, r3
 801071a:	d914      	bls.n	8010746 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 801071c:	693b      	ldr	r3, [r7, #16]
 801071e:	689a      	ldr	r2, [r3, #8]
 8010720:	693b      	ldr	r3, [r7, #16]
 8010722:	68db      	ldr	r3, [r3, #12]
 8010724:	1ad2      	subs	r2, r2, r3
 8010726:	693b      	ldr	r3, [r7, #16]
 8010728:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 801072a:	693b      	ldr	r3, [r7, #16]
 801072c:	689b      	ldr	r3, [r3, #8]
 801072e:	461a      	mov	r2, r3
 8010730:	6879      	ldr	r1, [r7, #4]
 8010732:	68f8      	ldr	r0, [r7, #12]
 8010734:	f000 ff3c 	bl	80115b0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010738:	2300      	movs	r3, #0
 801073a:	2200      	movs	r2, #0
 801073c:	2100      	movs	r1, #0
 801073e:	68f8      	ldr	r0, [r7, #12]
 8010740:	f001 fc4e 	bl	8011fe0 <USBD_LL_PrepareReceive>
 8010744:	e03b      	b.n	80107be <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8010746:	693b      	ldr	r3, [r7, #16]
 8010748:	68da      	ldr	r2, [r3, #12]
 801074a:	693b      	ldr	r3, [r7, #16]
 801074c:	689b      	ldr	r3, [r3, #8]
 801074e:	429a      	cmp	r2, r3
 8010750:	d11c      	bne.n	801078c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8010752:	693b      	ldr	r3, [r7, #16]
 8010754:	685a      	ldr	r2, [r3, #4]
 8010756:	693b      	ldr	r3, [r7, #16]
 8010758:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 801075a:	429a      	cmp	r2, r3
 801075c:	d316      	bcc.n	801078c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 801075e:	693b      	ldr	r3, [r7, #16]
 8010760:	685a      	ldr	r2, [r3, #4]
 8010762:	68fb      	ldr	r3, [r7, #12]
 8010764:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8010768:	429a      	cmp	r2, r3
 801076a:	d20f      	bcs.n	801078c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801076c:	2200      	movs	r2, #0
 801076e:	2100      	movs	r1, #0
 8010770:	68f8      	ldr	r0, [r7, #12]
 8010772:	f000 ff1d 	bl	80115b0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8010776:	68fb      	ldr	r3, [r7, #12]
 8010778:	2200      	movs	r2, #0
 801077a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801077e:	2300      	movs	r3, #0
 8010780:	2200      	movs	r2, #0
 8010782:	2100      	movs	r1, #0
 8010784:	68f8      	ldr	r0, [r7, #12]
 8010786:	f001 fc2b 	bl	8011fe0 <USBD_LL_PrepareReceive>
 801078a:	e018      	b.n	80107be <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801078c:	68fb      	ldr	r3, [r7, #12]
 801078e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010792:	b2db      	uxtb	r3, r3
 8010794:	2b03      	cmp	r3, #3
 8010796:	d10b      	bne.n	80107b0 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8010798:	68fb      	ldr	r3, [r7, #12]
 801079a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801079e:	68db      	ldr	r3, [r3, #12]
 80107a0:	2b00      	cmp	r3, #0
 80107a2:	d005      	beq.n	80107b0 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 80107a4:	68fb      	ldr	r3, [r7, #12]
 80107a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80107aa:	68db      	ldr	r3, [r3, #12]
 80107ac:	68f8      	ldr	r0, [r7, #12]
 80107ae:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80107b0:	2180      	movs	r1, #128	@ 0x80
 80107b2:	68f8      	ldr	r0, [r7, #12]
 80107b4:	f001 fb6a 	bl	8011e8c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80107b8:	68f8      	ldr	r0, [r7, #12]
 80107ba:	f000 ff4b 	bl	8011654 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80107be:	68fb      	ldr	r3, [r7, #12]
 80107c0:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80107c4:	2b01      	cmp	r3, #1
 80107c6:	d122      	bne.n	801080e <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80107c8:	68f8      	ldr	r0, [r7, #12]
 80107ca:	f7ff fe98 	bl	80104fe <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80107ce:	68fb      	ldr	r3, [r7, #12]
 80107d0:	2200      	movs	r2, #0
 80107d2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80107d6:	e01a      	b.n	801080e <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80107d8:	68fb      	ldr	r3, [r7, #12]
 80107da:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80107de:	b2db      	uxtb	r3, r3
 80107e0:	2b03      	cmp	r3, #3
 80107e2:	d114      	bne.n	801080e <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 80107e4:	68fb      	ldr	r3, [r7, #12]
 80107e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80107ea:	695b      	ldr	r3, [r3, #20]
 80107ec:	2b00      	cmp	r3, #0
 80107ee:	d00e      	beq.n	801080e <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80107f0:	68fb      	ldr	r3, [r7, #12]
 80107f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80107f6:	695b      	ldr	r3, [r3, #20]
 80107f8:	7afa      	ldrb	r2, [r7, #11]
 80107fa:	4611      	mov	r1, r2
 80107fc:	68f8      	ldr	r0, [r7, #12]
 80107fe:	4798      	blx	r3
 8010800:	4603      	mov	r3, r0
 8010802:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8010804:	7dfb      	ldrb	r3, [r7, #23]
 8010806:	2b00      	cmp	r3, #0
 8010808:	d001      	beq.n	801080e <USBD_LL_DataInStage+0x122>
        {
          return ret;
 801080a:	7dfb      	ldrb	r3, [r7, #23]
 801080c:	e000      	b.n	8010810 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 801080e:	2300      	movs	r3, #0
}
 8010810:	4618      	mov	r0, r3
 8010812:	3718      	adds	r7, #24
 8010814:	46bd      	mov	sp, r7
 8010816:	bd80      	pop	{r7, pc}

08010818 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8010818:	b580      	push	{r7, lr}
 801081a:	b082      	sub	sp, #8
 801081c:	af00      	add	r7, sp, #0
 801081e:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	2201      	movs	r2, #1
 8010824:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8010828:	687b      	ldr	r3, [r7, #4]
 801082a:	2200      	movs	r2, #0
 801082c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	2200      	movs	r2, #0
 8010834:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	2200      	movs	r2, #0
 801083a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010844:	2b00      	cmp	r3, #0
 8010846:	d101      	bne.n	801084c <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8010848:	2303      	movs	r3, #3
 801084a:	e02f      	b.n	80108ac <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010852:	2b00      	cmp	r3, #0
 8010854:	d00f      	beq.n	8010876 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801085c:	685b      	ldr	r3, [r3, #4]
 801085e:	2b00      	cmp	r3, #0
 8010860:	d009      	beq.n	8010876 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010868:	685b      	ldr	r3, [r3, #4]
 801086a:	687a      	ldr	r2, [r7, #4]
 801086c:	6852      	ldr	r2, [r2, #4]
 801086e:	b2d2      	uxtb	r2, r2
 8010870:	4611      	mov	r1, r2
 8010872:	6878      	ldr	r0, [r7, #4]
 8010874:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010876:	2340      	movs	r3, #64	@ 0x40
 8010878:	2200      	movs	r2, #0
 801087a:	2100      	movs	r1, #0
 801087c:	6878      	ldr	r0, [r7, #4]
 801087e:	f001 fac0 	bl	8011e02 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	2201      	movs	r2, #1
 8010886:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	2240      	movs	r2, #64	@ 0x40
 801088e:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010892:	2340      	movs	r3, #64	@ 0x40
 8010894:	2200      	movs	r2, #0
 8010896:	2180      	movs	r1, #128	@ 0x80
 8010898:	6878      	ldr	r0, [r7, #4]
 801089a:	f001 fab2 	bl	8011e02 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	2201      	movs	r2, #1
 80108a2:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	2240      	movs	r2, #64	@ 0x40
 80108a8:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80108aa:	2300      	movs	r3, #0
}
 80108ac:	4618      	mov	r0, r3
 80108ae:	3708      	adds	r7, #8
 80108b0:	46bd      	mov	sp, r7
 80108b2:	bd80      	pop	{r7, pc}

080108b4 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80108b4:	b480      	push	{r7}
 80108b6:	b083      	sub	sp, #12
 80108b8:	af00      	add	r7, sp, #0
 80108ba:	6078      	str	r0, [r7, #4]
 80108bc:	460b      	mov	r3, r1
 80108be:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	78fa      	ldrb	r2, [r7, #3]
 80108c4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80108c6:	2300      	movs	r3, #0
}
 80108c8:	4618      	mov	r0, r3
 80108ca:	370c      	adds	r7, #12
 80108cc:	46bd      	mov	sp, r7
 80108ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108d2:	4770      	bx	lr

080108d4 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80108d4:	b480      	push	{r7}
 80108d6:	b083      	sub	sp, #12
 80108d8:	af00      	add	r7, sp, #0
 80108da:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80108e2:	b2da      	uxtb	r2, r3
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	2204      	movs	r2, #4
 80108ee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80108f2:	2300      	movs	r3, #0
}
 80108f4:	4618      	mov	r0, r3
 80108f6:	370c      	adds	r7, #12
 80108f8:	46bd      	mov	sp, r7
 80108fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108fe:	4770      	bx	lr

08010900 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8010900:	b480      	push	{r7}
 8010902:	b083      	sub	sp, #12
 8010904:	af00      	add	r7, sp, #0
 8010906:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801090e:	b2db      	uxtb	r3, r3
 8010910:	2b04      	cmp	r3, #4
 8010912:	d106      	bne.n	8010922 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8010914:	687b      	ldr	r3, [r7, #4]
 8010916:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 801091a:	b2da      	uxtb	r2, r3
 801091c:	687b      	ldr	r3, [r7, #4]
 801091e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8010922:	2300      	movs	r3, #0
}
 8010924:	4618      	mov	r0, r3
 8010926:	370c      	adds	r7, #12
 8010928:	46bd      	mov	sp, r7
 801092a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801092e:	4770      	bx	lr

08010930 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8010930:	b580      	push	{r7, lr}
 8010932:	b082      	sub	sp, #8
 8010934:	af00      	add	r7, sp, #0
 8010936:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801093e:	2b00      	cmp	r3, #0
 8010940:	d101      	bne.n	8010946 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8010942:	2303      	movs	r3, #3
 8010944:	e012      	b.n	801096c <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801094c:	b2db      	uxtb	r3, r3
 801094e:	2b03      	cmp	r3, #3
 8010950:	d10b      	bne.n	801096a <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8010952:	687b      	ldr	r3, [r7, #4]
 8010954:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010958:	69db      	ldr	r3, [r3, #28]
 801095a:	2b00      	cmp	r3, #0
 801095c:	d005      	beq.n	801096a <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010964:	69db      	ldr	r3, [r3, #28]
 8010966:	6878      	ldr	r0, [r7, #4]
 8010968:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801096a:	2300      	movs	r3, #0
}
 801096c:	4618      	mov	r0, r3
 801096e:	3708      	adds	r7, #8
 8010970:	46bd      	mov	sp, r7
 8010972:	bd80      	pop	{r7, pc}

08010974 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8010974:	b480      	push	{r7}
 8010976:	b087      	sub	sp, #28
 8010978:	af00      	add	r7, sp, #0
 801097a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8010980:	697b      	ldr	r3, [r7, #20]
 8010982:	781b      	ldrb	r3, [r3, #0]
 8010984:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8010986:	697b      	ldr	r3, [r7, #20]
 8010988:	3301      	adds	r3, #1
 801098a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 801098c:	697b      	ldr	r3, [r7, #20]
 801098e:	781b      	ldrb	r3, [r3, #0]
 8010990:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8010992:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8010996:	021b      	lsls	r3, r3, #8
 8010998:	b21a      	sxth	r2, r3
 801099a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801099e:	4313      	orrs	r3, r2
 80109a0:	b21b      	sxth	r3, r3
 80109a2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80109a4:	89fb      	ldrh	r3, [r7, #14]
}
 80109a6:	4618      	mov	r0, r3
 80109a8:	371c      	adds	r7, #28
 80109aa:	46bd      	mov	sp, r7
 80109ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109b0:	4770      	bx	lr
	...

080109b4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80109b4:	b580      	push	{r7, lr}
 80109b6:	b084      	sub	sp, #16
 80109b8:	af00      	add	r7, sp, #0
 80109ba:	6078      	str	r0, [r7, #4]
 80109bc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80109be:	2300      	movs	r3, #0
 80109c0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80109c2:	683b      	ldr	r3, [r7, #0]
 80109c4:	781b      	ldrb	r3, [r3, #0]
 80109c6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80109ca:	2b40      	cmp	r3, #64	@ 0x40
 80109cc:	d005      	beq.n	80109da <USBD_StdDevReq+0x26>
 80109ce:	2b40      	cmp	r3, #64	@ 0x40
 80109d0:	d853      	bhi.n	8010a7a <USBD_StdDevReq+0xc6>
 80109d2:	2b00      	cmp	r3, #0
 80109d4:	d00b      	beq.n	80109ee <USBD_StdDevReq+0x3a>
 80109d6:	2b20      	cmp	r3, #32
 80109d8:	d14f      	bne.n	8010a7a <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80109e0:	689b      	ldr	r3, [r3, #8]
 80109e2:	6839      	ldr	r1, [r7, #0]
 80109e4:	6878      	ldr	r0, [r7, #4]
 80109e6:	4798      	blx	r3
 80109e8:	4603      	mov	r3, r0
 80109ea:	73fb      	strb	r3, [r7, #15]
      break;
 80109ec:	e04a      	b.n	8010a84 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80109ee:	683b      	ldr	r3, [r7, #0]
 80109f0:	785b      	ldrb	r3, [r3, #1]
 80109f2:	2b09      	cmp	r3, #9
 80109f4:	d83b      	bhi.n	8010a6e <USBD_StdDevReq+0xba>
 80109f6:	a201      	add	r2, pc, #4	@ (adr r2, 80109fc <USBD_StdDevReq+0x48>)
 80109f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80109fc:	08010a51 	.word	0x08010a51
 8010a00:	08010a65 	.word	0x08010a65
 8010a04:	08010a6f 	.word	0x08010a6f
 8010a08:	08010a5b 	.word	0x08010a5b
 8010a0c:	08010a6f 	.word	0x08010a6f
 8010a10:	08010a2f 	.word	0x08010a2f
 8010a14:	08010a25 	.word	0x08010a25
 8010a18:	08010a6f 	.word	0x08010a6f
 8010a1c:	08010a47 	.word	0x08010a47
 8010a20:	08010a39 	.word	0x08010a39
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8010a24:	6839      	ldr	r1, [r7, #0]
 8010a26:	6878      	ldr	r0, [r7, #4]
 8010a28:	f000 f9de 	bl	8010de8 <USBD_GetDescriptor>
          break;
 8010a2c:	e024      	b.n	8010a78 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8010a2e:	6839      	ldr	r1, [r7, #0]
 8010a30:	6878      	ldr	r0, [r7, #4]
 8010a32:	f000 fb6d 	bl	8011110 <USBD_SetAddress>
          break;
 8010a36:	e01f      	b.n	8010a78 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8010a38:	6839      	ldr	r1, [r7, #0]
 8010a3a:	6878      	ldr	r0, [r7, #4]
 8010a3c:	f000 fbac 	bl	8011198 <USBD_SetConfig>
 8010a40:	4603      	mov	r3, r0
 8010a42:	73fb      	strb	r3, [r7, #15]
          break;
 8010a44:	e018      	b.n	8010a78 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8010a46:	6839      	ldr	r1, [r7, #0]
 8010a48:	6878      	ldr	r0, [r7, #4]
 8010a4a:	f000 fc4b 	bl	80112e4 <USBD_GetConfig>
          break;
 8010a4e:	e013      	b.n	8010a78 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8010a50:	6839      	ldr	r1, [r7, #0]
 8010a52:	6878      	ldr	r0, [r7, #4]
 8010a54:	f000 fc7c 	bl	8011350 <USBD_GetStatus>
          break;
 8010a58:	e00e      	b.n	8010a78 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8010a5a:	6839      	ldr	r1, [r7, #0]
 8010a5c:	6878      	ldr	r0, [r7, #4]
 8010a5e:	f000 fcab 	bl	80113b8 <USBD_SetFeature>
          break;
 8010a62:	e009      	b.n	8010a78 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8010a64:	6839      	ldr	r1, [r7, #0]
 8010a66:	6878      	ldr	r0, [r7, #4]
 8010a68:	f000 fcba 	bl	80113e0 <USBD_ClrFeature>
          break;
 8010a6c:	e004      	b.n	8010a78 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8010a6e:	6839      	ldr	r1, [r7, #0]
 8010a70:	6878      	ldr	r0, [r7, #4]
 8010a72:	f000 fd11 	bl	8011498 <USBD_CtlError>
          break;
 8010a76:	bf00      	nop
      }
      break;
 8010a78:	e004      	b.n	8010a84 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8010a7a:	6839      	ldr	r1, [r7, #0]
 8010a7c:	6878      	ldr	r0, [r7, #4]
 8010a7e:	f000 fd0b 	bl	8011498 <USBD_CtlError>
      break;
 8010a82:	bf00      	nop
  }

  return ret;
 8010a84:	7bfb      	ldrb	r3, [r7, #15]
}
 8010a86:	4618      	mov	r0, r3
 8010a88:	3710      	adds	r7, #16
 8010a8a:	46bd      	mov	sp, r7
 8010a8c:	bd80      	pop	{r7, pc}
 8010a8e:	bf00      	nop

08010a90 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010a90:	b580      	push	{r7, lr}
 8010a92:	b084      	sub	sp, #16
 8010a94:	af00      	add	r7, sp, #0
 8010a96:	6078      	str	r0, [r7, #4]
 8010a98:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010a9a:	2300      	movs	r3, #0
 8010a9c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010a9e:	683b      	ldr	r3, [r7, #0]
 8010aa0:	781b      	ldrb	r3, [r3, #0]
 8010aa2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010aa6:	2b40      	cmp	r3, #64	@ 0x40
 8010aa8:	d005      	beq.n	8010ab6 <USBD_StdItfReq+0x26>
 8010aaa:	2b40      	cmp	r3, #64	@ 0x40
 8010aac:	d82f      	bhi.n	8010b0e <USBD_StdItfReq+0x7e>
 8010aae:	2b00      	cmp	r3, #0
 8010ab0:	d001      	beq.n	8010ab6 <USBD_StdItfReq+0x26>
 8010ab2:	2b20      	cmp	r3, #32
 8010ab4:	d12b      	bne.n	8010b0e <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8010ab6:	687b      	ldr	r3, [r7, #4]
 8010ab8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010abc:	b2db      	uxtb	r3, r3
 8010abe:	3b01      	subs	r3, #1
 8010ac0:	2b02      	cmp	r3, #2
 8010ac2:	d81d      	bhi.n	8010b00 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8010ac4:	683b      	ldr	r3, [r7, #0]
 8010ac6:	889b      	ldrh	r3, [r3, #4]
 8010ac8:	b2db      	uxtb	r3, r3
 8010aca:	2b01      	cmp	r3, #1
 8010acc:	d813      	bhi.n	8010af6 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010ace:	687b      	ldr	r3, [r7, #4]
 8010ad0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010ad4:	689b      	ldr	r3, [r3, #8]
 8010ad6:	6839      	ldr	r1, [r7, #0]
 8010ad8:	6878      	ldr	r0, [r7, #4]
 8010ada:	4798      	blx	r3
 8010adc:	4603      	mov	r3, r0
 8010ade:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8010ae0:	683b      	ldr	r3, [r7, #0]
 8010ae2:	88db      	ldrh	r3, [r3, #6]
 8010ae4:	2b00      	cmp	r3, #0
 8010ae6:	d110      	bne.n	8010b0a <USBD_StdItfReq+0x7a>
 8010ae8:	7bfb      	ldrb	r3, [r7, #15]
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	d10d      	bne.n	8010b0a <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8010aee:	6878      	ldr	r0, [r7, #4]
 8010af0:	f000 fd9d 	bl	801162e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8010af4:	e009      	b.n	8010b0a <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8010af6:	6839      	ldr	r1, [r7, #0]
 8010af8:	6878      	ldr	r0, [r7, #4]
 8010afa:	f000 fccd 	bl	8011498 <USBD_CtlError>
          break;
 8010afe:	e004      	b.n	8010b0a <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8010b00:	6839      	ldr	r1, [r7, #0]
 8010b02:	6878      	ldr	r0, [r7, #4]
 8010b04:	f000 fcc8 	bl	8011498 <USBD_CtlError>
          break;
 8010b08:	e000      	b.n	8010b0c <USBD_StdItfReq+0x7c>
          break;
 8010b0a:	bf00      	nop
      }
      break;
 8010b0c:	e004      	b.n	8010b18 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8010b0e:	6839      	ldr	r1, [r7, #0]
 8010b10:	6878      	ldr	r0, [r7, #4]
 8010b12:	f000 fcc1 	bl	8011498 <USBD_CtlError>
      break;
 8010b16:	bf00      	nop
  }

  return ret;
 8010b18:	7bfb      	ldrb	r3, [r7, #15]
}
 8010b1a:	4618      	mov	r0, r3
 8010b1c:	3710      	adds	r7, #16
 8010b1e:	46bd      	mov	sp, r7
 8010b20:	bd80      	pop	{r7, pc}

08010b22 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010b22:	b580      	push	{r7, lr}
 8010b24:	b084      	sub	sp, #16
 8010b26:	af00      	add	r7, sp, #0
 8010b28:	6078      	str	r0, [r7, #4]
 8010b2a:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8010b2c:	2300      	movs	r3, #0
 8010b2e:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8010b30:	683b      	ldr	r3, [r7, #0]
 8010b32:	889b      	ldrh	r3, [r3, #4]
 8010b34:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010b36:	683b      	ldr	r3, [r7, #0]
 8010b38:	781b      	ldrb	r3, [r3, #0]
 8010b3a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010b3e:	2b40      	cmp	r3, #64	@ 0x40
 8010b40:	d007      	beq.n	8010b52 <USBD_StdEPReq+0x30>
 8010b42:	2b40      	cmp	r3, #64	@ 0x40
 8010b44:	f200 8145 	bhi.w	8010dd2 <USBD_StdEPReq+0x2b0>
 8010b48:	2b00      	cmp	r3, #0
 8010b4a:	d00c      	beq.n	8010b66 <USBD_StdEPReq+0x44>
 8010b4c:	2b20      	cmp	r3, #32
 8010b4e:	f040 8140 	bne.w	8010dd2 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010b52:	687b      	ldr	r3, [r7, #4]
 8010b54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010b58:	689b      	ldr	r3, [r3, #8]
 8010b5a:	6839      	ldr	r1, [r7, #0]
 8010b5c:	6878      	ldr	r0, [r7, #4]
 8010b5e:	4798      	blx	r3
 8010b60:	4603      	mov	r3, r0
 8010b62:	73fb      	strb	r3, [r7, #15]
      break;
 8010b64:	e13a      	b.n	8010ddc <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8010b66:	683b      	ldr	r3, [r7, #0]
 8010b68:	785b      	ldrb	r3, [r3, #1]
 8010b6a:	2b03      	cmp	r3, #3
 8010b6c:	d007      	beq.n	8010b7e <USBD_StdEPReq+0x5c>
 8010b6e:	2b03      	cmp	r3, #3
 8010b70:	f300 8129 	bgt.w	8010dc6 <USBD_StdEPReq+0x2a4>
 8010b74:	2b00      	cmp	r3, #0
 8010b76:	d07f      	beq.n	8010c78 <USBD_StdEPReq+0x156>
 8010b78:	2b01      	cmp	r3, #1
 8010b7a:	d03c      	beq.n	8010bf6 <USBD_StdEPReq+0xd4>
 8010b7c:	e123      	b.n	8010dc6 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8010b7e:	687b      	ldr	r3, [r7, #4]
 8010b80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010b84:	b2db      	uxtb	r3, r3
 8010b86:	2b02      	cmp	r3, #2
 8010b88:	d002      	beq.n	8010b90 <USBD_StdEPReq+0x6e>
 8010b8a:	2b03      	cmp	r3, #3
 8010b8c:	d016      	beq.n	8010bbc <USBD_StdEPReq+0x9a>
 8010b8e:	e02c      	b.n	8010bea <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010b90:	7bbb      	ldrb	r3, [r7, #14]
 8010b92:	2b00      	cmp	r3, #0
 8010b94:	d00d      	beq.n	8010bb2 <USBD_StdEPReq+0x90>
 8010b96:	7bbb      	ldrb	r3, [r7, #14]
 8010b98:	2b80      	cmp	r3, #128	@ 0x80
 8010b9a:	d00a      	beq.n	8010bb2 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8010b9c:	7bbb      	ldrb	r3, [r7, #14]
 8010b9e:	4619      	mov	r1, r3
 8010ba0:	6878      	ldr	r0, [r7, #4]
 8010ba2:	f001 f973 	bl	8011e8c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8010ba6:	2180      	movs	r1, #128	@ 0x80
 8010ba8:	6878      	ldr	r0, [r7, #4]
 8010baa:	f001 f96f 	bl	8011e8c <USBD_LL_StallEP>
 8010bae:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010bb0:	e020      	b.n	8010bf4 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8010bb2:	6839      	ldr	r1, [r7, #0]
 8010bb4:	6878      	ldr	r0, [r7, #4]
 8010bb6:	f000 fc6f 	bl	8011498 <USBD_CtlError>
              break;
 8010bba:	e01b      	b.n	8010bf4 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8010bbc:	683b      	ldr	r3, [r7, #0]
 8010bbe:	885b      	ldrh	r3, [r3, #2]
 8010bc0:	2b00      	cmp	r3, #0
 8010bc2:	d10e      	bne.n	8010be2 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8010bc4:	7bbb      	ldrb	r3, [r7, #14]
 8010bc6:	2b00      	cmp	r3, #0
 8010bc8:	d00b      	beq.n	8010be2 <USBD_StdEPReq+0xc0>
 8010bca:	7bbb      	ldrb	r3, [r7, #14]
 8010bcc:	2b80      	cmp	r3, #128	@ 0x80
 8010bce:	d008      	beq.n	8010be2 <USBD_StdEPReq+0xc0>
 8010bd0:	683b      	ldr	r3, [r7, #0]
 8010bd2:	88db      	ldrh	r3, [r3, #6]
 8010bd4:	2b00      	cmp	r3, #0
 8010bd6:	d104      	bne.n	8010be2 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8010bd8:	7bbb      	ldrb	r3, [r7, #14]
 8010bda:	4619      	mov	r1, r3
 8010bdc:	6878      	ldr	r0, [r7, #4]
 8010bde:	f001 f955 	bl	8011e8c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8010be2:	6878      	ldr	r0, [r7, #4]
 8010be4:	f000 fd23 	bl	801162e <USBD_CtlSendStatus>

              break;
 8010be8:	e004      	b.n	8010bf4 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8010bea:	6839      	ldr	r1, [r7, #0]
 8010bec:	6878      	ldr	r0, [r7, #4]
 8010bee:	f000 fc53 	bl	8011498 <USBD_CtlError>
              break;
 8010bf2:	bf00      	nop
          }
          break;
 8010bf4:	e0ec      	b.n	8010dd0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8010bf6:	687b      	ldr	r3, [r7, #4]
 8010bf8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010bfc:	b2db      	uxtb	r3, r3
 8010bfe:	2b02      	cmp	r3, #2
 8010c00:	d002      	beq.n	8010c08 <USBD_StdEPReq+0xe6>
 8010c02:	2b03      	cmp	r3, #3
 8010c04:	d016      	beq.n	8010c34 <USBD_StdEPReq+0x112>
 8010c06:	e030      	b.n	8010c6a <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010c08:	7bbb      	ldrb	r3, [r7, #14]
 8010c0a:	2b00      	cmp	r3, #0
 8010c0c:	d00d      	beq.n	8010c2a <USBD_StdEPReq+0x108>
 8010c0e:	7bbb      	ldrb	r3, [r7, #14]
 8010c10:	2b80      	cmp	r3, #128	@ 0x80
 8010c12:	d00a      	beq.n	8010c2a <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8010c14:	7bbb      	ldrb	r3, [r7, #14]
 8010c16:	4619      	mov	r1, r3
 8010c18:	6878      	ldr	r0, [r7, #4]
 8010c1a:	f001 f937 	bl	8011e8c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8010c1e:	2180      	movs	r1, #128	@ 0x80
 8010c20:	6878      	ldr	r0, [r7, #4]
 8010c22:	f001 f933 	bl	8011e8c <USBD_LL_StallEP>
 8010c26:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010c28:	e025      	b.n	8010c76 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8010c2a:	6839      	ldr	r1, [r7, #0]
 8010c2c:	6878      	ldr	r0, [r7, #4]
 8010c2e:	f000 fc33 	bl	8011498 <USBD_CtlError>
              break;
 8010c32:	e020      	b.n	8010c76 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8010c34:	683b      	ldr	r3, [r7, #0]
 8010c36:	885b      	ldrh	r3, [r3, #2]
 8010c38:	2b00      	cmp	r3, #0
 8010c3a:	d11b      	bne.n	8010c74 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8010c3c:	7bbb      	ldrb	r3, [r7, #14]
 8010c3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	d004      	beq.n	8010c50 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8010c46:	7bbb      	ldrb	r3, [r7, #14]
 8010c48:	4619      	mov	r1, r3
 8010c4a:	6878      	ldr	r0, [r7, #4]
 8010c4c:	f001 f93d 	bl	8011eca <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8010c50:	6878      	ldr	r0, [r7, #4]
 8010c52:	f000 fcec 	bl	801162e <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010c56:	687b      	ldr	r3, [r7, #4]
 8010c58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010c5c:	689b      	ldr	r3, [r3, #8]
 8010c5e:	6839      	ldr	r1, [r7, #0]
 8010c60:	6878      	ldr	r0, [r7, #4]
 8010c62:	4798      	blx	r3
 8010c64:	4603      	mov	r3, r0
 8010c66:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8010c68:	e004      	b.n	8010c74 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8010c6a:	6839      	ldr	r1, [r7, #0]
 8010c6c:	6878      	ldr	r0, [r7, #4]
 8010c6e:	f000 fc13 	bl	8011498 <USBD_CtlError>
              break;
 8010c72:	e000      	b.n	8010c76 <USBD_StdEPReq+0x154>
              break;
 8010c74:	bf00      	nop
          }
          break;
 8010c76:	e0ab      	b.n	8010dd0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8010c78:	687b      	ldr	r3, [r7, #4]
 8010c7a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010c7e:	b2db      	uxtb	r3, r3
 8010c80:	2b02      	cmp	r3, #2
 8010c82:	d002      	beq.n	8010c8a <USBD_StdEPReq+0x168>
 8010c84:	2b03      	cmp	r3, #3
 8010c86:	d032      	beq.n	8010cee <USBD_StdEPReq+0x1cc>
 8010c88:	e097      	b.n	8010dba <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010c8a:	7bbb      	ldrb	r3, [r7, #14]
 8010c8c:	2b00      	cmp	r3, #0
 8010c8e:	d007      	beq.n	8010ca0 <USBD_StdEPReq+0x17e>
 8010c90:	7bbb      	ldrb	r3, [r7, #14]
 8010c92:	2b80      	cmp	r3, #128	@ 0x80
 8010c94:	d004      	beq.n	8010ca0 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8010c96:	6839      	ldr	r1, [r7, #0]
 8010c98:	6878      	ldr	r0, [r7, #4]
 8010c9a:	f000 fbfd 	bl	8011498 <USBD_CtlError>
                break;
 8010c9e:	e091      	b.n	8010dc4 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010ca0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010ca4:	2b00      	cmp	r3, #0
 8010ca6:	da0b      	bge.n	8010cc0 <USBD_StdEPReq+0x19e>
 8010ca8:	7bbb      	ldrb	r3, [r7, #14]
 8010caa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010cae:	4613      	mov	r3, r2
 8010cb0:	009b      	lsls	r3, r3, #2
 8010cb2:	4413      	add	r3, r2
 8010cb4:	009b      	lsls	r3, r3, #2
 8010cb6:	3310      	adds	r3, #16
 8010cb8:	687a      	ldr	r2, [r7, #4]
 8010cba:	4413      	add	r3, r2
 8010cbc:	3304      	adds	r3, #4
 8010cbe:	e00b      	b.n	8010cd8 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8010cc0:	7bbb      	ldrb	r3, [r7, #14]
 8010cc2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010cc6:	4613      	mov	r3, r2
 8010cc8:	009b      	lsls	r3, r3, #2
 8010cca:	4413      	add	r3, r2
 8010ccc:	009b      	lsls	r3, r3, #2
 8010cce:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8010cd2:	687a      	ldr	r2, [r7, #4]
 8010cd4:	4413      	add	r3, r2
 8010cd6:	3304      	adds	r3, #4
 8010cd8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8010cda:	68bb      	ldr	r3, [r7, #8]
 8010cdc:	2200      	movs	r2, #0
 8010cde:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010ce0:	68bb      	ldr	r3, [r7, #8]
 8010ce2:	2202      	movs	r2, #2
 8010ce4:	4619      	mov	r1, r3
 8010ce6:	6878      	ldr	r0, [r7, #4]
 8010ce8:	f000 fc47 	bl	801157a <USBD_CtlSendData>
              break;
 8010cec:	e06a      	b.n	8010dc4 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8010cee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010cf2:	2b00      	cmp	r3, #0
 8010cf4:	da11      	bge.n	8010d1a <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8010cf6:	7bbb      	ldrb	r3, [r7, #14]
 8010cf8:	f003 020f 	and.w	r2, r3, #15
 8010cfc:	6879      	ldr	r1, [r7, #4]
 8010cfe:	4613      	mov	r3, r2
 8010d00:	009b      	lsls	r3, r3, #2
 8010d02:	4413      	add	r3, r2
 8010d04:	009b      	lsls	r3, r3, #2
 8010d06:	440b      	add	r3, r1
 8010d08:	3324      	adds	r3, #36	@ 0x24
 8010d0a:	881b      	ldrh	r3, [r3, #0]
 8010d0c:	2b00      	cmp	r3, #0
 8010d0e:	d117      	bne.n	8010d40 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8010d10:	6839      	ldr	r1, [r7, #0]
 8010d12:	6878      	ldr	r0, [r7, #4]
 8010d14:	f000 fbc0 	bl	8011498 <USBD_CtlError>
                  break;
 8010d18:	e054      	b.n	8010dc4 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8010d1a:	7bbb      	ldrb	r3, [r7, #14]
 8010d1c:	f003 020f 	and.w	r2, r3, #15
 8010d20:	6879      	ldr	r1, [r7, #4]
 8010d22:	4613      	mov	r3, r2
 8010d24:	009b      	lsls	r3, r3, #2
 8010d26:	4413      	add	r3, r2
 8010d28:	009b      	lsls	r3, r3, #2
 8010d2a:	440b      	add	r3, r1
 8010d2c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8010d30:	881b      	ldrh	r3, [r3, #0]
 8010d32:	2b00      	cmp	r3, #0
 8010d34:	d104      	bne.n	8010d40 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8010d36:	6839      	ldr	r1, [r7, #0]
 8010d38:	6878      	ldr	r0, [r7, #4]
 8010d3a:	f000 fbad 	bl	8011498 <USBD_CtlError>
                  break;
 8010d3e:	e041      	b.n	8010dc4 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010d40:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010d44:	2b00      	cmp	r3, #0
 8010d46:	da0b      	bge.n	8010d60 <USBD_StdEPReq+0x23e>
 8010d48:	7bbb      	ldrb	r3, [r7, #14]
 8010d4a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010d4e:	4613      	mov	r3, r2
 8010d50:	009b      	lsls	r3, r3, #2
 8010d52:	4413      	add	r3, r2
 8010d54:	009b      	lsls	r3, r3, #2
 8010d56:	3310      	adds	r3, #16
 8010d58:	687a      	ldr	r2, [r7, #4]
 8010d5a:	4413      	add	r3, r2
 8010d5c:	3304      	adds	r3, #4
 8010d5e:	e00b      	b.n	8010d78 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8010d60:	7bbb      	ldrb	r3, [r7, #14]
 8010d62:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010d66:	4613      	mov	r3, r2
 8010d68:	009b      	lsls	r3, r3, #2
 8010d6a:	4413      	add	r3, r2
 8010d6c:	009b      	lsls	r3, r3, #2
 8010d6e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8010d72:	687a      	ldr	r2, [r7, #4]
 8010d74:	4413      	add	r3, r2
 8010d76:	3304      	adds	r3, #4
 8010d78:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8010d7a:	7bbb      	ldrb	r3, [r7, #14]
 8010d7c:	2b00      	cmp	r3, #0
 8010d7e:	d002      	beq.n	8010d86 <USBD_StdEPReq+0x264>
 8010d80:	7bbb      	ldrb	r3, [r7, #14]
 8010d82:	2b80      	cmp	r3, #128	@ 0x80
 8010d84:	d103      	bne.n	8010d8e <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8010d86:	68bb      	ldr	r3, [r7, #8]
 8010d88:	2200      	movs	r2, #0
 8010d8a:	601a      	str	r2, [r3, #0]
 8010d8c:	e00e      	b.n	8010dac <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8010d8e:	7bbb      	ldrb	r3, [r7, #14]
 8010d90:	4619      	mov	r1, r3
 8010d92:	6878      	ldr	r0, [r7, #4]
 8010d94:	f001 f8b8 	bl	8011f08 <USBD_LL_IsStallEP>
 8010d98:	4603      	mov	r3, r0
 8010d9a:	2b00      	cmp	r3, #0
 8010d9c:	d003      	beq.n	8010da6 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8010d9e:	68bb      	ldr	r3, [r7, #8]
 8010da0:	2201      	movs	r2, #1
 8010da2:	601a      	str	r2, [r3, #0]
 8010da4:	e002      	b.n	8010dac <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8010da6:	68bb      	ldr	r3, [r7, #8]
 8010da8:	2200      	movs	r2, #0
 8010daa:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010dac:	68bb      	ldr	r3, [r7, #8]
 8010dae:	2202      	movs	r2, #2
 8010db0:	4619      	mov	r1, r3
 8010db2:	6878      	ldr	r0, [r7, #4]
 8010db4:	f000 fbe1 	bl	801157a <USBD_CtlSendData>
              break;
 8010db8:	e004      	b.n	8010dc4 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8010dba:	6839      	ldr	r1, [r7, #0]
 8010dbc:	6878      	ldr	r0, [r7, #4]
 8010dbe:	f000 fb6b 	bl	8011498 <USBD_CtlError>
              break;
 8010dc2:	bf00      	nop
          }
          break;
 8010dc4:	e004      	b.n	8010dd0 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8010dc6:	6839      	ldr	r1, [r7, #0]
 8010dc8:	6878      	ldr	r0, [r7, #4]
 8010dca:	f000 fb65 	bl	8011498 <USBD_CtlError>
          break;
 8010dce:	bf00      	nop
      }
      break;
 8010dd0:	e004      	b.n	8010ddc <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8010dd2:	6839      	ldr	r1, [r7, #0]
 8010dd4:	6878      	ldr	r0, [r7, #4]
 8010dd6:	f000 fb5f 	bl	8011498 <USBD_CtlError>
      break;
 8010dda:	bf00      	nop
  }

  return ret;
 8010ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8010dde:	4618      	mov	r0, r3
 8010de0:	3710      	adds	r7, #16
 8010de2:	46bd      	mov	sp, r7
 8010de4:	bd80      	pop	{r7, pc}
	...

08010de8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010de8:	b580      	push	{r7, lr}
 8010dea:	b084      	sub	sp, #16
 8010dec:	af00      	add	r7, sp, #0
 8010dee:	6078      	str	r0, [r7, #4]
 8010df0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8010df2:	2300      	movs	r3, #0
 8010df4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8010df6:	2300      	movs	r3, #0
 8010df8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8010dfa:	2300      	movs	r3, #0
 8010dfc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8010dfe:	683b      	ldr	r3, [r7, #0]
 8010e00:	885b      	ldrh	r3, [r3, #2]
 8010e02:	0a1b      	lsrs	r3, r3, #8
 8010e04:	b29b      	uxth	r3, r3
 8010e06:	3b01      	subs	r3, #1
 8010e08:	2b0e      	cmp	r3, #14
 8010e0a:	f200 8152 	bhi.w	80110b2 <USBD_GetDescriptor+0x2ca>
 8010e0e:	a201      	add	r2, pc, #4	@ (adr r2, 8010e14 <USBD_GetDescriptor+0x2c>)
 8010e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e14:	08010e85 	.word	0x08010e85
 8010e18:	08010e9d 	.word	0x08010e9d
 8010e1c:	08010edd 	.word	0x08010edd
 8010e20:	080110b3 	.word	0x080110b3
 8010e24:	080110b3 	.word	0x080110b3
 8010e28:	08011053 	.word	0x08011053
 8010e2c:	0801107f 	.word	0x0801107f
 8010e30:	080110b3 	.word	0x080110b3
 8010e34:	080110b3 	.word	0x080110b3
 8010e38:	080110b3 	.word	0x080110b3
 8010e3c:	080110b3 	.word	0x080110b3
 8010e40:	080110b3 	.word	0x080110b3
 8010e44:	080110b3 	.word	0x080110b3
 8010e48:	080110b3 	.word	0x080110b3
 8010e4c:	08010e51 	.word	0x08010e51
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010e56:	69db      	ldr	r3, [r3, #28]
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	d00b      	beq.n	8010e74 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010e62:	69db      	ldr	r3, [r3, #28]
 8010e64:	687a      	ldr	r2, [r7, #4]
 8010e66:	7c12      	ldrb	r2, [r2, #16]
 8010e68:	f107 0108 	add.w	r1, r7, #8
 8010e6c:	4610      	mov	r0, r2
 8010e6e:	4798      	blx	r3
 8010e70:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010e72:	e126      	b.n	80110c2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8010e74:	6839      	ldr	r1, [r7, #0]
 8010e76:	6878      	ldr	r0, [r7, #4]
 8010e78:	f000 fb0e 	bl	8011498 <USBD_CtlError>
        err++;
 8010e7c:	7afb      	ldrb	r3, [r7, #11]
 8010e7e:	3301      	adds	r3, #1
 8010e80:	72fb      	strb	r3, [r7, #11]
      break;
 8010e82:	e11e      	b.n	80110c2 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010e8a:	681b      	ldr	r3, [r3, #0]
 8010e8c:	687a      	ldr	r2, [r7, #4]
 8010e8e:	7c12      	ldrb	r2, [r2, #16]
 8010e90:	f107 0108 	add.w	r1, r7, #8
 8010e94:	4610      	mov	r0, r2
 8010e96:	4798      	blx	r3
 8010e98:	60f8      	str	r0, [r7, #12]
      break;
 8010e9a:	e112      	b.n	80110c2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010e9c:	687b      	ldr	r3, [r7, #4]
 8010e9e:	7c1b      	ldrb	r3, [r3, #16]
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	d10d      	bne.n	8010ec0 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010eaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010eac:	f107 0208 	add.w	r2, r7, #8
 8010eb0:	4610      	mov	r0, r2
 8010eb2:	4798      	blx	r3
 8010eb4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010eb6:	68fb      	ldr	r3, [r7, #12]
 8010eb8:	3301      	adds	r3, #1
 8010eba:	2202      	movs	r2, #2
 8010ebc:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8010ebe:	e100      	b.n	80110c2 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8010ec0:	687b      	ldr	r3, [r7, #4]
 8010ec2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010ec8:	f107 0208 	add.w	r2, r7, #8
 8010ecc:	4610      	mov	r0, r2
 8010ece:	4798      	blx	r3
 8010ed0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010ed2:	68fb      	ldr	r3, [r7, #12]
 8010ed4:	3301      	adds	r3, #1
 8010ed6:	2202      	movs	r2, #2
 8010ed8:	701a      	strb	r2, [r3, #0]
      break;
 8010eda:	e0f2      	b.n	80110c2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8010edc:	683b      	ldr	r3, [r7, #0]
 8010ede:	885b      	ldrh	r3, [r3, #2]
 8010ee0:	b2db      	uxtb	r3, r3
 8010ee2:	2b05      	cmp	r3, #5
 8010ee4:	f200 80ac 	bhi.w	8011040 <USBD_GetDescriptor+0x258>
 8010ee8:	a201      	add	r2, pc, #4	@ (adr r2, 8010ef0 <USBD_GetDescriptor+0x108>)
 8010eea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010eee:	bf00      	nop
 8010ef0:	08010f09 	.word	0x08010f09
 8010ef4:	08010f3d 	.word	0x08010f3d
 8010ef8:	08010f71 	.word	0x08010f71
 8010efc:	08010fa5 	.word	0x08010fa5
 8010f00:	08010fd9 	.word	0x08010fd9
 8010f04:	0801100d 	.word	0x0801100d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8010f08:	687b      	ldr	r3, [r7, #4]
 8010f0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010f0e:	685b      	ldr	r3, [r3, #4]
 8010f10:	2b00      	cmp	r3, #0
 8010f12:	d00b      	beq.n	8010f2c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010f1a:	685b      	ldr	r3, [r3, #4]
 8010f1c:	687a      	ldr	r2, [r7, #4]
 8010f1e:	7c12      	ldrb	r2, [r2, #16]
 8010f20:	f107 0108 	add.w	r1, r7, #8
 8010f24:	4610      	mov	r0, r2
 8010f26:	4798      	blx	r3
 8010f28:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010f2a:	e091      	b.n	8011050 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010f2c:	6839      	ldr	r1, [r7, #0]
 8010f2e:	6878      	ldr	r0, [r7, #4]
 8010f30:	f000 fab2 	bl	8011498 <USBD_CtlError>
            err++;
 8010f34:	7afb      	ldrb	r3, [r7, #11]
 8010f36:	3301      	adds	r3, #1
 8010f38:	72fb      	strb	r3, [r7, #11]
          break;
 8010f3a:	e089      	b.n	8011050 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8010f3c:	687b      	ldr	r3, [r7, #4]
 8010f3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010f42:	689b      	ldr	r3, [r3, #8]
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	d00b      	beq.n	8010f60 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010f4e:	689b      	ldr	r3, [r3, #8]
 8010f50:	687a      	ldr	r2, [r7, #4]
 8010f52:	7c12      	ldrb	r2, [r2, #16]
 8010f54:	f107 0108 	add.w	r1, r7, #8
 8010f58:	4610      	mov	r0, r2
 8010f5a:	4798      	blx	r3
 8010f5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010f5e:	e077      	b.n	8011050 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010f60:	6839      	ldr	r1, [r7, #0]
 8010f62:	6878      	ldr	r0, [r7, #4]
 8010f64:	f000 fa98 	bl	8011498 <USBD_CtlError>
            err++;
 8010f68:	7afb      	ldrb	r3, [r7, #11]
 8010f6a:	3301      	adds	r3, #1
 8010f6c:	72fb      	strb	r3, [r7, #11]
          break;
 8010f6e:	e06f      	b.n	8011050 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8010f70:	687b      	ldr	r3, [r7, #4]
 8010f72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010f76:	68db      	ldr	r3, [r3, #12]
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	d00b      	beq.n	8010f94 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010f82:	68db      	ldr	r3, [r3, #12]
 8010f84:	687a      	ldr	r2, [r7, #4]
 8010f86:	7c12      	ldrb	r2, [r2, #16]
 8010f88:	f107 0108 	add.w	r1, r7, #8
 8010f8c:	4610      	mov	r0, r2
 8010f8e:	4798      	blx	r3
 8010f90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010f92:	e05d      	b.n	8011050 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010f94:	6839      	ldr	r1, [r7, #0]
 8010f96:	6878      	ldr	r0, [r7, #4]
 8010f98:	f000 fa7e 	bl	8011498 <USBD_CtlError>
            err++;
 8010f9c:	7afb      	ldrb	r3, [r7, #11]
 8010f9e:	3301      	adds	r3, #1
 8010fa0:	72fb      	strb	r3, [r7, #11]
          break;
 8010fa2:	e055      	b.n	8011050 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010faa:	691b      	ldr	r3, [r3, #16]
 8010fac:	2b00      	cmp	r3, #0
 8010fae:	d00b      	beq.n	8010fc8 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010fb6:	691b      	ldr	r3, [r3, #16]
 8010fb8:	687a      	ldr	r2, [r7, #4]
 8010fba:	7c12      	ldrb	r2, [r2, #16]
 8010fbc:	f107 0108 	add.w	r1, r7, #8
 8010fc0:	4610      	mov	r0, r2
 8010fc2:	4798      	blx	r3
 8010fc4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010fc6:	e043      	b.n	8011050 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010fc8:	6839      	ldr	r1, [r7, #0]
 8010fca:	6878      	ldr	r0, [r7, #4]
 8010fcc:	f000 fa64 	bl	8011498 <USBD_CtlError>
            err++;
 8010fd0:	7afb      	ldrb	r3, [r7, #11]
 8010fd2:	3301      	adds	r3, #1
 8010fd4:	72fb      	strb	r3, [r7, #11]
          break;
 8010fd6:	e03b      	b.n	8011050 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8010fd8:	687b      	ldr	r3, [r7, #4]
 8010fda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010fde:	695b      	ldr	r3, [r3, #20]
 8010fe0:	2b00      	cmp	r3, #0
 8010fe2:	d00b      	beq.n	8010ffc <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8010fe4:	687b      	ldr	r3, [r7, #4]
 8010fe6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010fea:	695b      	ldr	r3, [r3, #20]
 8010fec:	687a      	ldr	r2, [r7, #4]
 8010fee:	7c12      	ldrb	r2, [r2, #16]
 8010ff0:	f107 0108 	add.w	r1, r7, #8
 8010ff4:	4610      	mov	r0, r2
 8010ff6:	4798      	blx	r3
 8010ff8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010ffa:	e029      	b.n	8011050 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010ffc:	6839      	ldr	r1, [r7, #0]
 8010ffe:	6878      	ldr	r0, [r7, #4]
 8011000:	f000 fa4a 	bl	8011498 <USBD_CtlError>
            err++;
 8011004:	7afb      	ldrb	r3, [r7, #11]
 8011006:	3301      	adds	r3, #1
 8011008:	72fb      	strb	r3, [r7, #11]
          break;
 801100a:	e021      	b.n	8011050 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 801100c:	687b      	ldr	r3, [r7, #4]
 801100e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011012:	699b      	ldr	r3, [r3, #24]
 8011014:	2b00      	cmp	r3, #0
 8011016:	d00b      	beq.n	8011030 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801101e:	699b      	ldr	r3, [r3, #24]
 8011020:	687a      	ldr	r2, [r7, #4]
 8011022:	7c12      	ldrb	r2, [r2, #16]
 8011024:	f107 0108 	add.w	r1, r7, #8
 8011028:	4610      	mov	r0, r2
 801102a:	4798      	blx	r3
 801102c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801102e:	e00f      	b.n	8011050 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011030:	6839      	ldr	r1, [r7, #0]
 8011032:	6878      	ldr	r0, [r7, #4]
 8011034:	f000 fa30 	bl	8011498 <USBD_CtlError>
            err++;
 8011038:	7afb      	ldrb	r3, [r7, #11]
 801103a:	3301      	adds	r3, #1
 801103c:	72fb      	strb	r3, [r7, #11]
          break;
 801103e:	e007      	b.n	8011050 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8011040:	6839      	ldr	r1, [r7, #0]
 8011042:	6878      	ldr	r0, [r7, #4]
 8011044:	f000 fa28 	bl	8011498 <USBD_CtlError>
          err++;
 8011048:	7afb      	ldrb	r3, [r7, #11]
 801104a:	3301      	adds	r3, #1
 801104c:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 801104e:	bf00      	nop
      }
      break;
 8011050:	e037      	b.n	80110c2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	7c1b      	ldrb	r3, [r3, #16]
 8011056:	2b00      	cmp	r3, #0
 8011058:	d109      	bne.n	801106e <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 801105a:	687b      	ldr	r3, [r7, #4]
 801105c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011060:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011062:	f107 0208 	add.w	r2, r7, #8
 8011066:	4610      	mov	r0, r2
 8011068:	4798      	blx	r3
 801106a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801106c:	e029      	b.n	80110c2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801106e:	6839      	ldr	r1, [r7, #0]
 8011070:	6878      	ldr	r0, [r7, #4]
 8011072:	f000 fa11 	bl	8011498 <USBD_CtlError>
        err++;
 8011076:	7afb      	ldrb	r3, [r7, #11]
 8011078:	3301      	adds	r3, #1
 801107a:	72fb      	strb	r3, [r7, #11]
      break;
 801107c:	e021      	b.n	80110c2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801107e:	687b      	ldr	r3, [r7, #4]
 8011080:	7c1b      	ldrb	r3, [r3, #16]
 8011082:	2b00      	cmp	r3, #0
 8011084:	d10d      	bne.n	80110a2 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8011086:	687b      	ldr	r3, [r7, #4]
 8011088:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801108c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801108e:	f107 0208 	add.w	r2, r7, #8
 8011092:	4610      	mov	r0, r2
 8011094:	4798      	blx	r3
 8011096:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8011098:	68fb      	ldr	r3, [r7, #12]
 801109a:	3301      	adds	r3, #1
 801109c:	2207      	movs	r2, #7
 801109e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80110a0:	e00f      	b.n	80110c2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80110a2:	6839      	ldr	r1, [r7, #0]
 80110a4:	6878      	ldr	r0, [r7, #4]
 80110a6:	f000 f9f7 	bl	8011498 <USBD_CtlError>
        err++;
 80110aa:	7afb      	ldrb	r3, [r7, #11]
 80110ac:	3301      	adds	r3, #1
 80110ae:	72fb      	strb	r3, [r7, #11]
      break;
 80110b0:	e007      	b.n	80110c2 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80110b2:	6839      	ldr	r1, [r7, #0]
 80110b4:	6878      	ldr	r0, [r7, #4]
 80110b6:	f000 f9ef 	bl	8011498 <USBD_CtlError>
      err++;
 80110ba:	7afb      	ldrb	r3, [r7, #11]
 80110bc:	3301      	adds	r3, #1
 80110be:	72fb      	strb	r3, [r7, #11]
      break;
 80110c0:	bf00      	nop
  }

  if (err != 0U)
 80110c2:	7afb      	ldrb	r3, [r7, #11]
 80110c4:	2b00      	cmp	r3, #0
 80110c6:	d11e      	bne.n	8011106 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80110c8:	683b      	ldr	r3, [r7, #0]
 80110ca:	88db      	ldrh	r3, [r3, #6]
 80110cc:	2b00      	cmp	r3, #0
 80110ce:	d016      	beq.n	80110fe <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80110d0:	893b      	ldrh	r3, [r7, #8]
 80110d2:	2b00      	cmp	r3, #0
 80110d4:	d00e      	beq.n	80110f4 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80110d6:	683b      	ldr	r3, [r7, #0]
 80110d8:	88da      	ldrh	r2, [r3, #6]
 80110da:	893b      	ldrh	r3, [r7, #8]
 80110dc:	4293      	cmp	r3, r2
 80110de:	bf28      	it	cs
 80110e0:	4613      	movcs	r3, r2
 80110e2:	b29b      	uxth	r3, r3
 80110e4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80110e6:	893b      	ldrh	r3, [r7, #8]
 80110e8:	461a      	mov	r2, r3
 80110ea:	68f9      	ldr	r1, [r7, #12]
 80110ec:	6878      	ldr	r0, [r7, #4]
 80110ee:	f000 fa44 	bl	801157a <USBD_CtlSendData>
 80110f2:	e009      	b.n	8011108 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80110f4:	6839      	ldr	r1, [r7, #0]
 80110f6:	6878      	ldr	r0, [r7, #4]
 80110f8:	f000 f9ce 	bl	8011498 <USBD_CtlError>
 80110fc:	e004      	b.n	8011108 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80110fe:	6878      	ldr	r0, [r7, #4]
 8011100:	f000 fa95 	bl	801162e <USBD_CtlSendStatus>
 8011104:	e000      	b.n	8011108 <USBD_GetDescriptor+0x320>
    return;
 8011106:	bf00      	nop
  }
}
 8011108:	3710      	adds	r7, #16
 801110a:	46bd      	mov	sp, r7
 801110c:	bd80      	pop	{r7, pc}
 801110e:	bf00      	nop

08011110 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011110:	b580      	push	{r7, lr}
 8011112:	b084      	sub	sp, #16
 8011114:	af00      	add	r7, sp, #0
 8011116:	6078      	str	r0, [r7, #4]
 8011118:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801111a:	683b      	ldr	r3, [r7, #0]
 801111c:	889b      	ldrh	r3, [r3, #4]
 801111e:	2b00      	cmp	r3, #0
 8011120:	d131      	bne.n	8011186 <USBD_SetAddress+0x76>
 8011122:	683b      	ldr	r3, [r7, #0]
 8011124:	88db      	ldrh	r3, [r3, #6]
 8011126:	2b00      	cmp	r3, #0
 8011128:	d12d      	bne.n	8011186 <USBD_SetAddress+0x76>
 801112a:	683b      	ldr	r3, [r7, #0]
 801112c:	885b      	ldrh	r3, [r3, #2]
 801112e:	2b7f      	cmp	r3, #127	@ 0x7f
 8011130:	d829      	bhi.n	8011186 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8011132:	683b      	ldr	r3, [r7, #0]
 8011134:	885b      	ldrh	r3, [r3, #2]
 8011136:	b2db      	uxtb	r3, r3
 8011138:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801113c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801113e:	687b      	ldr	r3, [r7, #4]
 8011140:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011144:	b2db      	uxtb	r3, r3
 8011146:	2b03      	cmp	r3, #3
 8011148:	d104      	bne.n	8011154 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801114a:	6839      	ldr	r1, [r7, #0]
 801114c:	6878      	ldr	r0, [r7, #4]
 801114e:	f000 f9a3 	bl	8011498 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011152:	e01d      	b.n	8011190 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8011154:	687b      	ldr	r3, [r7, #4]
 8011156:	7bfa      	ldrb	r2, [r7, #15]
 8011158:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 801115c:	7bfb      	ldrb	r3, [r7, #15]
 801115e:	4619      	mov	r1, r3
 8011160:	6878      	ldr	r0, [r7, #4]
 8011162:	f000 fefd 	bl	8011f60 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8011166:	6878      	ldr	r0, [r7, #4]
 8011168:	f000 fa61 	bl	801162e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 801116c:	7bfb      	ldrb	r3, [r7, #15]
 801116e:	2b00      	cmp	r3, #0
 8011170:	d004      	beq.n	801117c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8011172:	687b      	ldr	r3, [r7, #4]
 8011174:	2202      	movs	r2, #2
 8011176:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801117a:	e009      	b.n	8011190 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	2201      	movs	r2, #1
 8011180:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011184:	e004      	b.n	8011190 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8011186:	6839      	ldr	r1, [r7, #0]
 8011188:	6878      	ldr	r0, [r7, #4]
 801118a:	f000 f985 	bl	8011498 <USBD_CtlError>
  }
}
 801118e:	bf00      	nop
 8011190:	bf00      	nop
 8011192:	3710      	adds	r7, #16
 8011194:	46bd      	mov	sp, r7
 8011196:	bd80      	pop	{r7, pc}

08011198 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011198:	b580      	push	{r7, lr}
 801119a:	b084      	sub	sp, #16
 801119c:	af00      	add	r7, sp, #0
 801119e:	6078      	str	r0, [r7, #4]
 80111a0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80111a2:	2300      	movs	r3, #0
 80111a4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80111a6:	683b      	ldr	r3, [r7, #0]
 80111a8:	885b      	ldrh	r3, [r3, #2]
 80111aa:	b2da      	uxtb	r2, r3
 80111ac:	4b4c      	ldr	r3, [pc, #304]	@ (80112e0 <USBD_SetConfig+0x148>)
 80111ae:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80111b0:	4b4b      	ldr	r3, [pc, #300]	@ (80112e0 <USBD_SetConfig+0x148>)
 80111b2:	781b      	ldrb	r3, [r3, #0]
 80111b4:	2b01      	cmp	r3, #1
 80111b6:	d905      	bls.n	80111c4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80111b8:	6839      	ldr	r1, [r7, #0]
 80111ba:	6878      	ldr	r0, [r7, #4]
 80111bc:	f000 f96c 	bl	8011498 <USBD_CtlError>
    return USBD_FAIL;
 80111c0:	2303      	movs	r3, #3
 80111c2:	e088      	b.n	80112d6 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 80111c4:	687b      	ldr	r3, [r7, #4]
 80111c6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80111ca:	b2db      	uxtb	r3, r3
 80111cc:	2b02      	cmp	r3, #2
 80111ce:	d002      	beq.n	80111d6 <USBD_SetConfig+0x3e>
 80111d0:	2b03      	cmp	r3, #3
 80111d2:	d025      	beq.n	8011220 <USBD_SetConfig+0x88>
 80111d4:	e071      	b.n	80112ba <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80111d6:	4b42      	ldr	r3, [pc, #264]	@ (80112e0 <USBD_SetConfig+0x148>)
 80111d8:	781b      	ldrb	r3, [r3, #0]
 80111da:	2b00      	cmp	r3, #0
 80111dc:	d01c      	beq.n	8011218 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 80111de:	4b40      	ldr	r3, [pc, #256]	@ (80112e0 <USBD_SetConfig+0x148>)
 80111e0:	781b      	ldrb	r3, [r3, #0]
 80111e2:	461a      	mov	r2, r3
 80111e4:	687b      	ldr	r3, [r7, #4]
 80111e6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80111e8:	4b3d      	ldr	r3, [pc, #244]	@ (80112e0 <USBD_SetConfig+0x148>)
 80111ea:	781b      	ldrb	r3, [r3, #0]
 80111ec:	4619      	mov	r1, r3
 80111ee:	6878      	ldr	r0, [r7, #4]
 80111f0:	f7ff f990 	bl	8010514 <USBD_SetClassConfig>
 80111f4:	4603      	mov	r3, r0
 80111f6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80111f8:	7bfb      	ldrb	r3, [r7, #15]
 80111fa:	2b00      	cmp	r3, #0
 80111fc:	d004      	beq.n	8011208 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 80111fe:	6839      	ldr	r1, [r7, #0]
 8011200:	6878      	ldr	r0, [r7, #4]
 8011202:	f000 f949 	bl	8011498 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8011206:	e065      	b.n	80112d4 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8011208:	6878      	ldr	r0, [r7, #4]
 801120a:	f000 fa10 	bl	801162e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 801120e:	687b      	ldr	r3, [r7, #4]
 8011210:	2203      	movs	r2, #3
 8011212:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8011216:	e05d      	b.n	80112d4 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8011218:	6878      	ldr	r0, [r7, #4]
 801121a:	f000 fa08 	bl	801162e <USBD_CtlSendStatus>
      break;
 801121e:	e059      	b.n	80112d4 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8011220:	4b2f      	ldr	r3, [pc, #188]	@ (80112e0 <USBD_SetConfig+0x148>)
 8011222:	781b      	ldrb	r3, [r3, #0]
 8011224:	2b00      	cmp	r3, #0
 8011226:	d112      	bne.n	801124e <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	2202      	movs	r2, #2
 801122c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8011230:	4b2b      	ldr	r3, [pc, #172]	@ (80112e0 <USBD_SetConfig+0x148>)
 8011232:	781b      	ldrb	r3, [r3, #0]
 8011234:	461a      	mov	r2, r3
 8011236:	687b      	ldr	r3, [r7, #4]
 8011238:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801123a:	4b29      	ldr	r3, [pc, #164]	@ (80112e0 <USBD_SetConfig+0x148>)
 801123c:	781b      	ldrb	r3, [r3, #0]
 801123e:	4619      	mov	r1, r3
 8011240:	6878      	ldr	r0, [r7, #4]
 8011242:	f7ff f983 	bl	801054c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8011246:	6878      	ldr	r0, [r7, #4]
 8011248:	f000 f9f1 	bl	801162e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801124c:	e042      	b.n	80112d4 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 801124e:	4b24      	ldr	r3, [pc, #144]	@ (80112e0 <USBD_SetConfig+0x148>)
 8011250:	781b      	ldrb	r3, [r3, #0]
 8011252:	461a      	mov	r2, r3
 8011254:	687b      	ldr	r3, [r7, #4]
 8011256:	685b      	ldr	r3, [r3, #4]
 8011258:	429a      	cmp	r2, r3
 801125a:	d02a      	beq.n	80112b2 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801125c:	687b      	ldr	r3, [r7, #4]
 801125e:	685b      	ldr	r3, [r3, #4]
 8011260:	b2db      	uxtb	r3, r3
 8011262:	4619      	mov	r1, r3
 8011264:	6878      	ldr	r0, [r7, #4]
 8011266:	f7ff f971 	bl	801054c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801126a:	4b1d      	ldr	r3, [pc, #116]	@ (80112e0 <USBD_SetConfig+0x148>)
 801126c:	781b      	ldrb	r3, [r3, #0]
 801126e:	461a      	mov	r2, r3
 8011270:	687b      	ldr	r3, [r7, #4]
 8011272:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8011274:	4b1a      	ldr	r3, [pc, #104]	@ (80112e0 <USBD_SetConfig+0x148>)
 8011276:	781b      	ldrb	r3, [r3, #0]
 8011278:	4619      	mov	r1, r3
 801127a:	6878      	ldr	r0, [r7, #4]
 801127c:	f7ff f94a 	bl	8010514 <USBD_SetClassConfig>
 8011280:	4603      	mov	r3, r0
 8011282:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8011284:	7bfb      	ldrb	r3, [r7, #15]
 8011286:	2b00      	cmp	r3, #0
 8011288:	d00f      	beq.n	80112aa <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 801128a:	6839      	ldr	r1, [r7, #0]
 801128c:	6878      	ldr	r0, [r7, #4]
 801128e:	f000 f903 	bl	8011498 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	685b      	ldr	r3, [r3, #4]
 8011296:	b2db      	uxtb	r3, r3
 8011298:	4619      	mov	r1, r3
 801129a:	6878      	ldr	r0, [r7, #4]
 801129c:	f7ff f956 	bl	801054c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	2202      	movs	r2, #2
 80112a4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80112a8:	e014      	b.n	80112d4 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80112aa:	6878      	ldr	r0, [r7, #4]
 80112ac:	f000 f9bf 	bl	801162e <USBD_CtlSendStatus>
      break;
 80112b0:	e010      	b.n	80112d4 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80112b2:	6878      	ldr	r0, [r7, #4]
 80112b4:	f000 f9bb 	bl	801162e <USBD_CtlSendStatus>
      break;
 80112b8:	e00c      	b.n	80112d4 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80112ba:	6839      	ldr	r1, [r7, #0]
 80112bc:	6878      	ldr	r0, [r7, #4]
 80112be:	f000 f8eb 	bl	8011498 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80112c2:	4b07      	ldr	r3, [pc, #28]	@ (80112e0 <USBD_SetConfig+0x148>)
 80112c4:	781b      	ldrb	r3, [r3, #0]
 80112c6:	4619      	mov	r1, r3
 80112c8:	6878      	ldr	r0, [r7, #4]
 80112ca:	f7ff f93f 	bl	801054c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80112ce:	2303      	movs	r3, #3
 80112d0:	73fb      	strb	r3, [r7, #15]
      break;
 80112d2:	bf00      	nop
  }

  return ret;
 80112d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80112d6:	4618      	mov	r0, r3
 80112d8:	3710      	adds	r7, #16
 80112da:	46bd      	mov	sp, r7
 80112dc:	bd80      	pop	{r7, pc}
 80112de:	bf00      	nop
 80112e0:	2000242d 	.word	0x2000242d

080112e4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80112e4:	b580      	push	{r7, lr}
 80112e6:	b082      	sub	sp, #8
 80112e8:	af00      	add	r7, sp, #0
 80112ea:	6078      	str	r0, [r7, #4]
 80112ec:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80112ee:	683b      	ldr	r3, [r7, #0]
 80112f0:	88db      	ldrh	r3, [r3, #6]
 80112f2:	2b01      	cmp	r3, #1
 80112f4:	d004      	beq.n	8011300 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80112f6:	6839      	ldr	r1, [r7, #0]
 80112f8:	6878      	ldr	r0, [r7, #4]
 80112fa:	f000 f8cd 	bl	8011498 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80112fe:	e023      	b.n	8011348 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011306:	b2db      	uxtb	r3, r3
 8011308:	2b02      	cmp	r3, #2
 801130a:	dc02      	bgt.n	8011312 <USBD_GetConfig+0x2e>
 801130c:	2b00      	cmp	r3, #0
 801130e:	dc03      	bgt.n	8011318 <USBD_GetConfig+0x34>
 8011310:	e015      	b.n	801133e <USBD_GetConfig+0x5a>
 8011312:	2b03      	cmp	r3, #3
 8011314:	d00b      	beq.n	801132e <USBD_GetConfig+0x4a>
 8011316:	e012      	b.n	801133e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	2200      	movs	r2, #0
 801131c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801131e:	687b      	ldr	r3, [r7, #4]
 8011320:	3308      	adds	r3, #8
 8011322:	2201      	movs	r2, #1
 8011324:	4619      	mov	r1, r3
 8011326:	6878      	ldr	r0, [r7, #4]
 8011328:	f000 f927 	bl	801157a <USBD_CtlSendData>
        break;
 801132c:	e00c      	b.n	8011348 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	3304      	adds	r3, #4
 8011332:	2201      	movs	r2, #1
 8011334:	4619      	mov	r1, r3
 8011336:	6878      	ldr	r0, [r7, #4]
 8011338:	f000 f91f 	bl	801157a <USBD_CtlSendData>
        break;
 801133c:	e004      	b.n	8011348 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 801133e:	6839      	ldr	r1, [r7, #0]
 8011340:	6878      	ldr	r0, [r7, #4]
 8011342:	f000 f8a9 	bl	8011498 <USBD_CtlError>
        break;
 8011346:	bf00      	nop
}
 8011348:	bf00      	nop
 801134a:	3708      	adds	r7, #8
 801134c:	46bd      	mov	sp, r7
 801134e:	bd80      	pop	{r7, pc}

08011350 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011350:	b580      	push	{r7, lr}
 8011352:	b082      	sub	sp, #8
 8011354:	af00      	add	r7, sp, #0
 8011356:	6078      	str	r0, [r7, #4]
 8011358:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801135a:	687b      	ldr	r3, [r7, #4]
 801135c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011360:	b2db      	uxtb	r3, r3
 8011362:	3b01      	subs	r3, #1
 8011364:	2b02      	cmp	r3, #2
 8011366:	d81e      	bhi.n	80113a6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8011368:	683b      	ldr	r3, [r7, #0]
 801136a:	88db      	ldrh	r3, [r3, #6]
 801136c:	2b02      	cmp	r3, #2
 801136e:	d004      	beq.n	801137a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8011370:	6839      	ldr	r1, [r7, #0]
 8011372:	6878      	ldr	r0, [r7, #4]
 8011374:	f000 f890 	bl	8011498 <USBD_CtlError>
        break;
 8011378:	e01a      	b.n	80113b0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801137a:	687b      	ldr	r3, [r7, #4]
 801137c:	2201      	movs	r2, #1
 801137e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8011380:	687b      	ldr	r3, [r7, #4]
 8011382:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8011386:	2b00      	cmp	r3, #0
 8011388:	d005      	beq.n	8011396 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801138a:	687b      	ldr	r3, [r7, #4]
 801138c:	68db      	ldr	r3, [r3, #12]
 801138e:	f043 0202 	orr.w	r2, r3, #2
 8011392:	687b      	ldr	r3, [r7, #4]
 8011394:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8011396:	687b      	ldr	r3, [r7, #4]
 8011398:	330c      	adds	r3, #12
 801139a:	2202      	movs	r2, #2
 801139c:	4619      	mov	r1, r3
 801139e:	6878      	ldr	r0, [r7, #4]
 80113a0:	f000 f8eb 	bl	801157a <USBD_CtlSendData>
      break;
 80113a4:	e004      	b.n	80113b0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80113a6:	6839      	ldr	r1, [r7, #0]
 80113a8:	6878      	ldr	r0, [r7, #4]
 80113aa:	f000 f875 	bl	8011498 <USBD_CtlError>
      break;
 80113ae:	bf00      	nop
  }
}
 80113b0:	bf00      	nop
 80113b2:	3708      	adds	r7, #8
 80113b4:	46bd      	mov	sp, r7
 80113b6:	bd80      	pop	{r7, pc}

080113b8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80113b8:	b580      	push	{r7, lr}
 80113ba:	b082      	sub	sp, #8
 80113bc:	af00      	add	r7, sp, #0
 80113be:	6078      	str	r0, [r7, #4]
 80113c0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80113c2:	683b      	ldr	r3, [r7, #0]
 80113c4:	885b      	ldrh	r3, [r3, #2]
 80113c6:	2b01      	cmp	r3, #1
 80113c8:	d106      	bne.n	80113d8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80113ca:	687b      	ldr	r3, [r7, #4]
 80113cc:	2201      	movs	r2, #1
 80113ce:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80113d2:	6878      	ldr	r0, [r7, #4]
 80113d4:	f000 f92b 	bl	801162e <USBD_CtlSendStatus>
  }
}
 80113d8:	bf00      	nop
 80113da:	3708      	adds	r7, #8
 80113dc:	46bd      	mov	sp, r7
 80113de:	bd80      	pop	{r7, pc}

080113e0 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80113e0:	b580      	push	{r7, lr}
 80113e2:	b082      	sub	sp, #8
 80113e4:	af00      	add	r7, sp, #0
 80113e6:	6078      	str	r0, [r7, #4]
 80113e8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80113ea:	687b      	ldr	r3, [r7, #4]
 80113ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80113f0:	b2db      	uxtb	r3, r3
 80113f2:	3b01      	subs	r3, #1
 80113f4:	2b02      	cmp	r3, #2
 80113f6:	d80b      	bhi.n	8011410 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80113f8:	683b      	ldr	r3, [r7, #0]
 80113fa:	885b      	ldrh	r3, [r3, #2]
 80113fc:	2b01      	cmp	r3, #1
 80113fe:	d10c      	bne.n	801141a <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8011400:	687b      	ldr	r3, [r7, #4]
 8011402:	2200      	movs	r2, #0
 8011404:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8011408:	6878      	ldr	r0, [r7, #4]
 801140a:	f000 f910 	bl	801162e <USBD_CtlSendStatus>
      }
      break;
 801140e:	e004      	b.n	801141a <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8011410:	6839      	ldr	r1, [r7, #0]
 8011412:	6878      	ldr	r0, [r7, #4]
 8011414:	f000 f840 	bl	8011498 <USBD_CtlError>
      break;
 8011418:	e000      	b.n	801141c <USBD_ClrFeature+0x3c>
      break;
 801141a:	bf00      	nop
  }
}
 801141c:	bf00      	nop
 801141e:	3708      	adds	r7, #8
 8011420:	46bd      	mov	sp, r7
 8011422:	bd80      	pop	{r7, pc}

08011424 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8011424:	b580      	push	{r7, lr}
 8011426:	b084      	sub	sp, #16
 8011428:	af00      	add	r7, sp, #0
 801142a:	6078      	str	r0, [r7, #4]
 801142c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 801142e:	683b      	ldr	r3, [r7, #0]
 8011430:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8011432:	68fb      	ldr	r3, [r7, #12]
 8011434:	781a      	ldrb	r2, [r3, #0]
 8011436:	687b      	ldr	r3, [r7, #4]
 8011438:	701a      	strb	r2, [r3, #0]

  pbuff++;
 801143a:	68fb      	ldr	r3, [r7, #12]
 801143c:	3301      	adds	r3, #1
 801143e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8011440:	68fb      	ldr	r3, [r7, #12]
 8011442:	781a      	ldrb	r2, [r3, #0]
 8011444:	687b      	ldr	r3, [r7, #4]
 8011446:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8011448:	68fb      	ldr	r3, [r7, #12]
 801144a:	3301      	adds	r3, #1
 801144c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 801144e:	68f8      	ldr	r0, [r7, #12]
 8011450:	f7ff fa90 	bl	8010974 <SWAPBYTE>
 8011454:	4603      	mov	r3, r0
 8011456:	461a      	mov	r2, r3
 8011458:	687b      	ldr	r3, [r7, #4]
 801145a:	805a      	strh	r2, [r3, #2]

  pbuff++;
 801145c:	68fb      	ldr	r3, [r7, #12]
 801145e:	3301      	adds	r3, #1
 8011460:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011462:	68fb      	ldr	r3, [r7, #12]
 8011464:	3301      	adds	r3, #1
 8011466:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8011468:	68f8      	ldr	r0, [r7, #12]
 801146a:	f7ff fa83 	bl	8010974 <SWAPBYTE>
 801146e:	4603      	mov	r3, r0
 8011470:	461a      	mov	r2, r3
 8011472:	687b      	ldr	r3, [r7, #4]
 8011474:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8011476:	68fb      	ldr	r3, [r7, #12]
 8011478:	3301      	adds	r3, #1
 801147a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801147c:	68fb      	ldr	r3, [r7, #12]
 801147e:	3301      	adds	r3, #1
 8011480:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8011482:	68f8      	ldr	r0, [r7, #12]
 8011484:	f7ff fa76 	bl	8010974 <SWAPBYTE>
 8011488:	4603      	mov	r3, r0
 801148a:	461a      	mov	r2, r3
 801148c:	687b      	ldr	r3, [r7, #4]
 801148e:	80da      	strh	r2, [r3, #6]
}
 8011490:	bf00      	nop
 8011492:	3710      	adds	r7, #16
 8011494:	46bd      	mov	sp, r7
 8011496:	bd80      	pop	{r7, pc}

08011498 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011498:	b580      	push	{r7, lr}
 801149a:	b082      	sub	sp, #8
 801149c:	af00      	add	r7, sp, #0
 801149e:	6078      	str	r0, [r7, #4]
 80114a0:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80114a2:	2180      	movs	r1, #128	@ 0x80
 80114a4:	6878      	ldr	r0, [r7, #4]
 80114a6:	f000 fcf1 	bl	8011e8c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80114aa:	2100      	movs	r1, #0
 80114ac:	6878      	ldr	r0, [r7, #4]
 80114ae:	f000 fced 	bl	8011e8c <USBD_LL_StallEP>
}
 80114b2:	bf00      	nop
 80114b4:	3708      	adds	r7, #8
 80114b6:	46bd      	mov	sp, r7
 80114b8:	bd80      	pop	{r7, pc}

080114ba <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80114ba:	b580      	push	{r7, lr}
 80114bc:	b086      	sub	sp, #24
 80114be:	af00      	add	r7, sp, #0
 80114c0:	60f8      	str	r0, [r7, #12]
 80114c2:	60b9      	str	r1, [r7, #8]
 80114c4:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80114c6:	2300      	movs	r3, #0
 80114c8:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80114ca:	68fb      	ldr	r3, [r7, #12]
 80114cc:	2b00      	cmp	r3, #0
 80114ce:	d036      	beq.n	801153e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80114d0:	68fb      	ldr	r3, [r7, #12]
 80114d2:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80114d4:	6938      	ldr	r0, [r7, #16]
 80114d6:	f000 f836 	bl	8011546 <USBD_GetLen>
 80114da:	4603      	mov	r3, r0
 80114dc:	3301      	adds	r3, #1
 80114de:	b29b      	uxth	r3, r3
 80114e0:	005b      	lsls	r3, r3, #1
 80114e2:	b29a      	uxth	r2, r3
 80114e4:	687b      	ldr	r3, [r7, #4]
 80114e6:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80114e8:	7dfb      	ldrb	r3, [r7, #23]
 80114ea:	68ba      	ldr	r2, [r7, #8]
 80114ec:	4413      	add	r3, r2
 80114ee:	687a      	ldr	r2, [r7, #4]
 80114f0:	7812      	ldrb	r2, [r2, #0]
 80114f2:	701a      	strb	r2, [r3, #0]
  idx++;
 80114f4:	7dfb      	ldrb	r3, [r7, #23]
 80114f6:	3301      	adds	r3, #1
 80114f8:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80114fa:	7dfb      	ldrb	r3, [r7, #23]
 80114fc:	68ba      	ldr	r2, [r7, #8]
 80114fe:	4413      	add	r3, r2
 8011500:	2203      	movs	r2, #3
 8011502:	701a      	strb	r2, [r3, #0]
  idx++;
 8011504:	7dfb      	ldrb	r3, [r7, #23]
 8011506:	3301      	adds	r3, #1
 8011508:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 801150a:	e013      	b.n	8011534 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 801150c:	7dfb      	ldrb	r3, [r7, #23]
 801150e:	68ba      	ldr	r2, [r7, #8]
 8011510:	4413      	add	r3, r2
 8011512:	693a      	ldr	r2, [r7, #16]
 8011514:	7812      	ldrb	r2, [r2, #0]
 8011516:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8011518:	693b      	ldr	r3, [r7, #16]
 801151a:	3301      	adds	r3, #1
 801151c:	613b      	str	r3, [r7, #16]
    idx++;
 801151e:	7dfb      	ldrb	r3, [r7, #23]
 8011520:	3301      	adds	r3, #1
 8011522:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8011524:	7dfb      	ldrb	r3, [r7, #23]
 8011526:	68ba      	ldr	r2, [r7, #8]
 8011528:	4413      	add	r3, r2
 801152a:	2200      	movs	r2, #0
 801152c:	701a      	strb	r2, [r3, #0]
    idx++;
 801152e:	7dfb      	ldrb	r3, [r7, #23]
 8011530:	3301      	adds	r3, #1
 8011532:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8011534:	693b      	ldr	r3, [r7, #16]
 8011536:	781b      	ldrb	r3, [r3, #0]
 8011538:	2b00      	cmp	r3, #0
 801153a:	d1e7      	bne.n	801150c <USBD_GetString+0x52>
 801153c:	e000      	b.n	8011540 <USBD_GetString+0x86>
    return;
 801153e:	bf00      	nop
  }
}
 8011540:	3718      	adds	r7, #24
 8011542:	46bd      	mov	sp, r7
 8011544:	bd80      	pop	{r7, pc}

08011546 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8011546:	b480      	push	{r7}
 8011548:	b085      	sub	sp, #20
 801154a:	af00      	add	r7, sp, #0
 801154c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 801154e:	2300      	movs	r3, #0
 8011550:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8011556:	e005      	b.n	8011564 <USBD_GetLen+0x1e>
  {
    len++;
 8011558:	7bfb      	ldrb	r3, [r7, #15]
 801155a:	3301      	adds	r3, #1
 801155c:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 801155e:	68bb      	ldr	r3, [r7, #8]
 8011560:	3301      	adds	r3, #1
 8011562:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8011564:	68bb      	ldr	r3, [r7, #8]
 8011566:	781b      	ldrb	r3, [r3, #0]
 8011568:	2b00      	cmp	r3, #0
 801156a:	d1f5      	bne.n	8011558 <USBD_GetLen+0x12>
  }

  return len;
 801156c:	7bfb      	ldrb	r3, [r7, #15]
}
 801156e:	4618      	mov	r0, r3
 8011570:	3714      	adds	r7, #20
 8011572:	46bd      	mov	sp, r7
 8011574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011578:	4770      	bx	lr

0801157a <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801157a:	b580      	push	{r7, lr}
 801157c:	b084      	sub	sp, #16
 801157e:	af00      	add	r7, sp, #0
 8011580:	60f8      	str	r0, [r7, #12]
 8011582:	60b9      	str	r1, [r7, #8]
 8011584:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8011586:	68fb      	ldr	r3, [r7, #12]
 8011588:	2202      	movs	r2, #2
 801158a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 801158e:	68fb      	ldr	r3, [r7, #12]
 8011590:	687a      	ldr	r2, [r7, #4]
 8011592:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8011594:	68fb      	ldr	r3, [r7, #12]
 8011596:	687a      	ldr	r2, [r7, #4]
 8011598:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801159a:	687b      	ldr	r3, [r7, #4]
 801159c:	68ba      	ldr	r2, [r7, #8]
 801159e:	2100      	movs	r1, #0
 80115a0:	68f8      	ldr	r0, [r7, #12]
 80115a2:	f000 fcfc 	bl	8011f9e <USBD_LL_Transmit>

  return USBD_OK;
 80115a6:	2300      	movs	r3, #0
}
 80115a8:	4618      	mov	r0, r3
 80115aa:	3710      	adds	r7, #16
 80115ac:	46bd      	mov	sp, r7
 80115ae:	bd80      	pop	{r7, pc}

080115b0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80115b0:	b580      	push	{r7, lr}
 80115b2:	b084      	sub	sp, #16
 80115b4:	af00      	add	r7, sp, #0
 80115b6:	60f8      	str	r0, [r7, #12]
 80115b8:	60b9      	str	r1, [r7, #8]
 80115ba:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80115bc:	687b      	ldr	r3, [r7, #4]
 80115be:	68ba      	ldr	r2, [r7, #8]
 80115c0:	2100      	movs	r1, #0
 80115c2:	68f8      	ldr	r0, [r7, #12]
 80115c4:	f000 fceb 	bl	8011f9e <USBD_LL_Transmit>

  return USBD_OK;
 80115c8:	2300      	movs	r3, #0
}
 80115ca:	4618      	mov	r0, r3
 80115cc:	3710      	adds	r7, #16
 80115ce:	46bd      	mov	sp, r7
 80115d0:	bd80      	pop	{r7, pc}

080115d2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80115d2:	b580      	push	{r7, lr}
 80115d4:	b084      	sub	sp, #16
 80115d6:	af00      	add	r7, sp, #0
 80115d8:	60f8      	str	r0, [r7, #12]
 80115da:	60b9      	str	r1, [r7, #8]
 80115dc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80115de:	68fb      	ldr	r3, [r7, #12]
 80115e0:	2203      	movs	r2, #3
 80115e2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80115e6:	68fb      	ldr	r3, [r7, #12]
 80115e8:	687a      	ldr	r2, [r7, #4]
 80115ea:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80115ee:	68fb      	ldr	r3, [r7, #12]
 80115f0:	687a      	ldr	r2, [r7, #4]
 80115f2:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80115f6:	687b      	ldr	r3, [r7, #4]
 80115f8:	68ba      	ldr	r2, [r7, #8]
 80115fa:	2100      	movs	r1, #0
 80115fc:	68f8      	ldr	r0, [r7, #12]
 80115fe:	f000 fcef 	bl	8011fe0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011602:	2300      	movs	r3, #0
}
 8011604:	4618      	mov	r0, r3
 8011606:	3710      	adds	r7, #16
 8011608:	46bd      	mov	sp, r7
 801160a:	bd80      	pop	{r7, pc}

0801160c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 801160c:	b580      	push	{r7, lr}
 801160e:	b084      	sub	sp, #16
 8011610:	af00      	add	r7, sp, #0
 8011612:	60f8      	str	r0, [r7, #12]
 8011614:	60b9      	str	r1, [r7, #8]
 8011616:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8011618:	687b      	ldr	r3, [r7, #4]
 801161a:	68ba      	ldr	r2, [r7, #8]
 801161c:	2100      	movs	r1, #0
 801161e:	68f8      	ldr	r0, [r7, #12]
 8011620:	f000 fcde 	bl	8011fe0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011624:	2300      	movs	r3, #0
}
 8011626:	4618      	mov	r0, r3
 8011628:	3710      	adds	r7, #16
 801162a:	46bd      	mov	sp, r7
 801162c:	bd80      	pop	{r7, pc}

0801162e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 801162e:	b580      	push	{r7, lr}
 8011630:	b082      	sub	sp, #8
 8011632:	af00      	add	r7, sp, #0
 8011634:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8011636:	687b      	ldr	r3, [r7, #4]
 8011638:	2204      	movs	r2, #4
 801163a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 801163e:	2300      	movs	r3, #0
 8011640:	2200      	movs	r2, #0
 8011642:	2100      	movs	r1, #0
 8011644:	6878      	ldr	r0, [r7, #4]
 8011646:	f000 fcaa 	bl	8011f9e <USBD_LL_Transmit>

  return USBD_OK;
 801164a:	2300      	movs	r3, #0
}
 801164c:	4618      	mov	r0, r3
 801164e:	3708      	adds	r7, #8
 8011650:	46bd      	mov	sp, r7
 8011652:	bd80      	pop	{r7, pc}

08011654 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8011654:	b580      	push	{r7, lr}
 8011656:	b082      	sub	sp, #8
 8011658:	af00      	add	r7, sp, #0
 801165a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801165c:	687b      	ldr	r3, [r7, #4]
 801165e:	2205      	movs	r2, #5
 8011660:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011664:	2300      	movs	r3, #0
 8011666:	2200      	movs	r2, #0
 8011668:	2100      	movs	r1, #0
 801166a:	6878      	ldr	r0, [r7, #4]
 801166c:	f000 fcb8 	bl	8011fe0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011670:	2300      	movs	r3, #0
}
 8011672:	4618      	mov	r0, r3
 8011674:	3708      	adds	r7, #8
 8011676:	46bd      	mov	sp, r7
 8011678:	bd80      	pop	{r7, pc}
	...

0801167c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 801167c:	b480      	push	{r7}
 801167e:	b087      	sub	sp, #28
 8011680:	af00      	add	r7, sp, #0
 8011682:	60f8      	str	r0, [r7, #12]
 8011684:	60b9      	str	r1, [r7, #8]
 8011686:	4613      	mov	r3, r2
 8011688:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801168a:	2301      	movs	r3, #1
 801168c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801168e:	2300      	movs	r3, #0
 8011690:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8011692:	4b1f      	ldr	r3, [pc, #124]	@ (8011710 <FATFS_LinkDriverEx+0x94>)
 8011694:	7a5b      	ldrb	r3, [r3, #9]
 8011696:	b2db      	uxtb	r3, r3
 8011698:	2b00      	cmp	r3, #0
 801169a:	d131      	bne.n	8011700 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 801169c:	4b1c      	ldr	r3, [pc, #112]	@ (8011710 <FATFS_LinkDriverEx+0x94>)
 801169e:	7a5b      	ldrb	r3, [r3, #9]
 80116a0:	b2db      	uxtb	r3, r3
 80116a2:	461a      	mov	r2, r3
 80116a4:	4b1a      	ldr	r3, [pc, #104]	@ (8011710 <FATFS_LinkDriverEx+0x94>)
 80116a6:	2100      	movs	r1, #0
 80116a8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80116aa:	4b19      	ldr	r3, [pc, #100]	@ (8011710 <FATFS_LinkDriverEx+0x94>)
 80116ac:	7a5b      	ldrb	r3, [r3, #9]
 80116ae:	b2db      	uxtb	r3, r3
 80116b0:	4a17      	ldr	r2, [pc, #92]	@ (8011710 <FATFS_LinkDriverEx+0x94>)
 80116b2:	009b      	lsls	r3, r3, #2
 80116b4:	4413      	add	r3, r2
 80116b6:	68fa      	ldr	r2, [r7, #12]
 80116b8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80116ba:	4b15      	ldr	r3, [pc, #84]	@ (8011710 <FATFS_LinkDriverEx+0x94>)
 80116bc:	7a5b      	ldrb	r3, [r3, #9]
 80116be:	b2db      	uxtb	r3, r3
 80116c0:	461a      	mov	r2, r3
 80116c2:	4b13      	ldr	r3, [pc, #76]	@ (8011710 <FATFS_LinkDriverEx+0x94>)
 80116c4:	4413      	add	r3, r2
 80116c6:	79fa      	ldrb	r2, [r7, #7]
 80116c8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80116ca:	4b11      	ldr	r3, [pc, #68]	@ (8011710 <FATFS_LinkDriverEx+0x94>)
 80116cc:	7a5b      	ldrb	r3, [r3, #9]
 80116ce:	b2db      	uxtb	r3, r3
 80116d0:	1c5a      	adds	r2, r3, #1
 80116d2:	b2d1      	uxtb	r1, r2
 80116d4:	4a0e      	ldr	r2, [pc, #56]	@ (8011710 <FATFS_LinkDriverEx+0x94>)
 80116d6:	7251      	strb	r1, [r2, #9]
 80116d8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80116da:	7dbb      	ldrb	r3, [r7, #22]
 80116dc:	3330      	adds	r3, #48	@ 0x30
 80116de:	b2da      	uxtb	r2, r3
 80116e0:	68bb      	ldr	r3, [r7, #8]
 80116e2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80116e4:	68bb      	ldr	r3, [r7, #8]
 80116e6:	3301      	adds	r3, #1
 80116e8:	223a      	movs	r2, #58	@ 0x3a
 80116ea:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80116ec:	68bb      	ldr	r3, [r7, #8]
 80116ee:	3302      	adds	r3, #2
 80116f0:	222f      	movs	r2, #47	@ 0x2f
 80116f2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80116f4:	68bb      	ldr	r3, [r7, #8]
 80116f6:	3303      	adds	r3, #3
 80116f8:	2200      	movs	r2, #0
 80116fa:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80116fc:	2300      	movs	r3, #0
 80116fe:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8011700:	7dfb      	ldrb	r3, [r7, #23]
}
 8011702:	4618      	mov	r0, r3
 8011704:	371c      	adds	r7, #28
 8011706:	46bd      	mov	sp, r7
 8011708:	f85d 7b04 	ldr.w	r7, [sp], #4
 801170c:	4770      	bx	lr
 801170e:	bf00      	nop
 8011710:	20002430 	.word	0x20002430

08011714 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8011714:	b580      	push	{r7, lr}
 8011716:	b082      	sub	sp, #8
 8011718:	af00      	add	r7, sp, #0
 801171a:	6078      	str	r0, [r7, #4]
 801171c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801171e:	2200      	movs	r2, #0
 8011720:	6839      	ldr	r1, [r7, #0]
 8011722:	6878      	ldr	r0, [r7, #4]
 8011724:	f7ff ffaa 	bl	801167c <FATFS_LinkDriverEx>
 8011728:	4603      	mov	r3, r0
}
 801172a:	4618      	mov	r0, r3
 801172c:	3708      	adds	r7, #8
 801172e:	46bd      	mov	sp, r7
 8011730:	bd80      	pop	{r7, pc}
	...

08011734 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8011734:	b580      	push	{r7, lr}
 8011736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8011738:	2200      	movs	r2, #0
 801173a:	4912      	ldr	r1, [pc, #72]	@ (8011784 <MX_USB_Device_Init+0x50>)
 801173c:	4812      	ldr	r0, [pc, #72]	@ (8011788 <MX_USB_Device_Init+0x54>)
 801173e:	f7fe fe7b 	bl	8010438 <USBD_Init>
 8011742:	4603      	mov	r3, r0
 8011744:	2b00      	cmp	r3, #0
 8011746:	d001      	beq.n	801174c <MX_USB_Device_Init+0x18>
    Error_Handler();
 8011748:	f7f2 f8da 	bl	8003900 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 801174c:	490f      	ldr	r1, [pc, #60]	@ (801178c <MX_USB_Device_Init+0x58>)
 801174e:	480e      	ldr	r0, [pc, #56]	@ (8011788 <MX_USB_Device_Init+0x54>)
 8011750:	f7fe fea2 	bl	8010498 <USBD_RegisterClass>
 8011754:	4603      	mov	r3, r0
 8011756:	2b00      	cmp	r3, #0
 8011758:	d001      	beq.n	801175e <MX_USB_Device_Init+0x2a>
    Error_Handler();
 801175a:	f7f2 f8d1 	bl	8003900 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 801175e:	490c      	ldr	r1, [pc, #48]	@ (8011790 <MX_USB_Device_Init+0x5c>)
 8011760:	4809      	ldr	r0, [pc, #36]	@ (8011788 <MX_USB_Device_Init+0x54>)
 8011762:	f7fe fdc3 	bl	80102ec <USBD_CDC_RegisterInterface>
 8011766:	4603      	mov	r3, r0
 8011768:	2b00      	cmp	r3, #0
 801176a:	d001      	beq.n	8011770 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 801176c:	f7f2 f8c8 	bl	8003900 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8011770:	4805      	ldr	r0, [pc, #20]	@ (8011788 <MX_USB_Device_Init+0x54>)
 8011772:	f7fe feb8 	bl	80104e6 <USBD_Start>
 8011776:	4603      	mov	r3, r0
 8011778:	2b00      	cmp	r3, #0
 801177a:	d001      	beq.n	8011780 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 801177c:	f7f2 f8c0 	bl	8003900 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8011780:	bf00      	nop
 8011782:	bd80      	pop	{r7, pc}
 8011784:	2000014c 	.word	0x2000014c
 8011788:	2000243c 	.word	0x2000243c
 801178c:	20000034 	.word	0x20000034
 8011790:	20000138 	.word	0x20000138

08011794 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8011794:	b580      	push	{r7, lr}
 8011796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8011798:	2200      	movs	r2, #0
 801179a:	4905      	ldr	r1, [pc, #20]	@ (80117b0 <CDC_Init_FS+0x1c>)
 801179c:	4805      	ldr	r0, [pc, #20]	@ (80117b4 <CDC_Init_FS+0x20>)
 801179e:	f7fe fdba 	bl	8010316 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80117a2:	4905      	ldr	r1, [pc, #20]	@ (80117b8 <CDC_Init_FS+0x24>)
 80117a4:	4803      	ldr	r0, [pc, #12]	@ (80117b4 <CDC_Init_FS+0x20>)
 80117a6:	f7fe fdd4 	bl	8010352 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80117aa:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80117ac:	4618      	mov	r0, r3
 80117ae:	bd80      	pop	{r7, pc}
 80117b0:	20002b0c 	.word	0x20002b0c
 80117b4:	2000243c 	.word	0x2000243c
 80117b8:	2000270c 	.word	0x2000270c

080117bc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80117bc:	b480      	push	{r7}
 80117be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80117c0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80117c2:	4618      	mov	r0, r3
 80117c4:	46bd      	mov	sp, r7
 80117c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117ca:	4770      	bx	lr

080117cc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80117cc:	b480      	push	{r7}
 80117ce:	b083      	sub	sp, #12
 80117d0:	af00      	add	r7, sp, #0
 80117d2:	4603      	mov	r3, r0
 80117d4:	6039      	str	r1, [r7, #0]
 80117d6:	71fb      	strb	r3, [r7, #7]
 80117d8:	4613      	mov	r3, r2
 80117da:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80117dc:	79fb      	ldrb	r3, [r7, #7]
 80117de:	2b23      	cmp	r3, #35	@ 0x23
 80117e0:	d84a      	bhi.n	8011878 <CDC_Control_FS+0xac>
 80117e2:	a201      	add	r2, pc, #4	@ (adr r2, 80117e8 <CDC_Control_FS+0x1c>)
 80117e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80117e8:	08011879 	.word	0x08011879
 80117ec:	08011879 	.word	0x08011879
 80117f0:	08011879 	.word	0x08011879
 80117f4:	08011879 	.word	0x08011879
 80117f8:	08011879 	.word	0x08011879
 80117fc:	08011879 	.word	0x08011879
 8011800:	08011879 	.word	0x08011879
 8011804:	08011879 	.word	0x08011879
 8011808:	08011879 	.word	0x08011879
 801180c:	08011879 	.word	0x08011879
 8011810:	08011879 	.word	0x08011879
 8011814:	08011879 	.word	0x08011879
 8011818:	08011879 	.word	0x08011879
 801181c:	08011879 	.word	0x08011879
 8011820:	08011879 	.word	0x08011879
 8011824:	08011879 	.word	0x08011879
 8011828:	08011879 	.word	0x08011879
 801182c:	08011879 	.word	0x08011879
 8011830:	08011879 	.word	0x08011879
 8011834:	08011879 	.word	0x08011879
 8011838:	08011879 	.word	0x08011879
 801183c:	08011879 	.word	0x08011879
 8011840:	08011879 	.word	0x08011879
 8011844:	08011879 	.word	0x08011879
 8011848:	08011879 	.word	0x08011879
 801184c:	08011879 	.word	0x08011879
 8011850:	08011879 	.word	0x08011879
 8011854:	08011879 	.word	0x08011879
 8011858:	08011879 	.word	0x08011879
 801185c:	08011879 	.word	0x08011879
 8011860:	08011879 	.word	0x08011879
 8011864:	08011879 	.word	0x08011879
 8011868:	08011879 	.word	0x08011879
 801186c:	08011879 	.word	0x08011879
 8011870:	08011879 	.word	0x08011879
 8011874:	08011879 	.word	0x08011879
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8011878:	bf00      	nop
  }

  return (USBD_OK);
 801187a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 801187c:	4618      	mov	r0, r3
 801187e:	370c      	adds	r7, #12
 8011880:	46bd      	mov	sp, r7
 8011882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011886:	4770      	bx	lr

08011888 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8011888:	b580      	push	{r7, lr}
 801188a:	b082      	sub	sp, #8
 801188c:	af00      	add	r7, sp, #0
 801188e:	6078      	str	r0, [r7, #4]
 8011890:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8011892:	6879      	ldr	r1, [r7, #4]
 8011894:	4805      	ldr	r0, [pc, #20]	@ (80118ac <CDC_Receive_FS+0x24>)
 8011896:	f7fe fd5c 	bl	8010352 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801189a:	4804      	ldr	r0, [pc, #16]	@ (80118ac <CDC_Receive_FS+0x24>)
 801189c:	f7fe fda2 	bl	80103e4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80118a0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80118a2:	4618      	mov	r0, r3
 80118a4:	3708      	adds	r7, #8
 80118a6:	46bd      	mov	sp, r7
 80118a8:	bd80      	pop	{r7, pc}
 80118aa:	bf00      	nop
 80118ac:	2000243c 	.word	0x2000243c

080118b0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80118b0:	b580      	push	{r7, lr}
 80118b2:	b084      	sub	sp, #16
 80118b4:	af00      	add	r7, sp, #0
 80118b6:	6078      	str	r0, [r7, #4]
 80118b8:	460b      	mov	r3, r1
 80118ba:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80118bc:	2300      	movs	r3, #0
 80118be:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80118c0:	4b0d      	ldr	r3, [pc, #52]	@ (80118f8 <CDC_Transmit_FS+0x48>)
 80118c2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80118c6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80118c8:	68bb      	ldr	r3, [r7, #8]
 80118ca:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80118ce:	2b00      	cmp	r3, #0
 80118d0:	d001      	beq.n	80118d6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80118d2:	2301      	movs	r3, #1
 80118d4:	e00b      	b.n	80118ee <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80118d6:	887b      	ldrh	r3, [r7, #2]
 80118d8:	461a      	mov	r2, r3
 80118da:	6879      	ldr	r1, [r7, #4]
 80118dc:	4806      	ldr	r0, [pc, #24]	@ (80118f8 <CDC_Transmit_FS+0x48>)
 80118de:	f7fe fd1a 	bl	8010316 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80118e2:	4805      	ldr	r0, [pc, #20]	@ (80118f8 <CDC_Transmit_FS+0x48>)
 80118e4:	f7fe fd4e 	bl	8010384 <USBD_CDC_TransmitPacket>
 80118e8:	4603      	mov	r3, r0
 80118ea:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80118ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80118ee:	4618      	mov	r0, r3
 80118f0:	3710      	adds	r7, #16
 80118f2:	46bd      	mov	sp, r7
 80118f4:	bd80      	pop	{r7, pc}
 80118f6:	bf00      	nop
 80118f8:	2000243c 	.word	0x2000243c

080118fc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80118fc:	b480      	push	{r7}
 80118fe:	b087      	sub	sp, #28
 8011900:	af00      	add	r7, sp, #0
 8011902:	60f8      	str	r0, [r7, #12]
 8011904:	60b9      	str	r1, [r7, #8]
 8011906:	4613      	mov	r3, r2
 8011908:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801190a:	2300      	movs	r3, #0
 801190c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 801190e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011912:	4618      	mov	r0, r3
 8011914:	371c      	adds	r7, #28
 8011916:	46bd      	mov	sp, r7
 8011918:	f85d 7b04 	ldr.w	r7, [sp], #4
 801191c:	4770      	bx	lr
	...

08011920 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011920:	b480      	push	{r7}
 8011922:	b083      	sub	sp, #12
 8011924:	af00      	add	r7, sp, #0
 8011926:	4603      	mov	r3, r0
 8011928:	6039      	str	r1, [r7, #0]
 801192a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 801192c:	683b      	ldr	r3, [r7, #0]
 801192e:	2212      	movs	r2, #18
 8011930:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8011932:	4b03      	ldr	r3, [pc, #12]	@ (8011940 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8011934:	4618      	mov	r0, r3
 8011936:	370c      	adds	r7, #12
 8011938:	46bd      	mov	sp, r7
 801193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801193e:	4770      	bx	lr
 8011940:	2000016c 	.word	0x2000016c

08011944 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011944:	b480      	push	{r7}
 8011946:	b083      	sub	sp, #12
 8011948:	af00      	add	r7, sp, #0
 801194a:	4603      	mov	r3, r0
 801194c:	6039      	str	r1, [r7, #0]
 801194e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8011950:	683b      	ldr	r3, [r7, #0]
 8011952:	2204      	movs	r2, #4
 8011954:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8011956:	4b03      	ldr	r3, [pc, #12]	@ (8011964 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8011958:	4618      	mov	r0, r3
 801195a:	370c      	adds	r7, #12
 801195c:	46bd      	mov	sp, r7
 801195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011962:	4770      	bx	lr
 8011964:	20000180 	.word	0x20000180

08011968 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011968:	b580      	push	{r7, lr}
 801196a:	b082      	sub	sp, #8
 801196c:	af00      	add	r7, sp, #0
 801196e:	4603      	mov	r3, r0
 8011970:	6039      	str	r1, [r7, #0]
 8011972:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011974:	79fb      	ldrb	r3, [r7, #7]
 8011976:	2b00      	cmp	r3, #0
 8011978:	d105      	bne.n	8011986 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 801197a:	683a      	ldr	r2, [r7, #0]
 801197c:	4907      	ldr	r1, [pc, #28]	@ (801199c <USBD_CDC_ProductStrDescriptor+0x34>)
 801197e:	4808      	ldr	r0, [pc, #32]	@ (80119a0 <USBD_CDC_ProductStrDescriptor+0x38>)
 8011980:	f7ff fd9b 	bl	80114ba <USBD_GetString>
 8011984:	e004      	b.n	8011990 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8011986:	683a      	ldr	r2, [r7, #0]
 8011988:	4904      	ldr	r1, [pc, #16]	@ (801199c <USBD_CDC_ProductStrDescriptor+0x34>)
 801198a:	4805      	ldr	r0, [pc, #20]	@ (80119a0 <USBD_CDC_ProductStrDescriptor+0x38>)
 801198c:	f7ff fd95 	bl	80114ba <USBD_GetString>
  }
  return USBD_StrDesc;
 8011990:	4b02      	ldr	r3, [pc, #8]	@ (801199c <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8011992:	4618      	mov	r0, r3
 8011994:	3708      	adds	r7, #8
 8011996:	46bd      	mov	sp, r7
 8011998:	bd80      	pop	{r7, pc}
 801199a:	bf00      	nop
 801199c:	20002f0c 	.word	0x20002f0c
 80119a0:	08015088 	.word	0x08015088

080119a4 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80119a4:	b580      	push	{r7, lr}
 80119a6:	b082      	sub	sp, #8
 80119a8:	af00      	add	r7, sp, #0
 80119aa:	4603      	mov	r3, r0
 80119ac:	6039      	str	r1, [r7, #0]
 80119ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80119b0:	683a      	ldr	r2, [r7, #0]
 80119b2:	4904      	ldr	r1, [pc, #16]	@ (80119c4 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 80119b4:	4804      	ldr	r0, [pc, #16]	@ (80119c8 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 80119b6:	f7ff fd80 	bl	80114ba <USBD_GetString>
  return USBD_StrDesc;
 80119ba:	4b02      	ldr	r3, [pc, #8]	@ (80119c4 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 80119bc:	4618      	mov	r0, r3
 80119be:	3708      	adds	r7, #8
 80119c0:	46bd      	mov	sp, r7
 80119c2:	bd80      	pop	{r7, pc}
 80119c4:	20002f0c 	.word	0x20002f0c
 80119c8:	080150a0 	.word	0x080150a0

080119cc <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80119cc:	b580      	push	{r7, lr}
 80119ce:	b082      	sub	sp, #8
 80119d0:	af00      	add	r7, sp, #0
 80119d2:	4603      	mov	r3, r0
 80119d4:	6039      	str	r1, [r7, #0]
 80119d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80119d8:	683b      	ldr	r3, [r7, #0]
 80119da:	221a      	movs	r2, #26
 80119dc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80119de:	f000 f843 	bl	8011a68 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 80119e2:	4b02      	ldr	r3, [pc, #8]	@ (80119ec <USBD_CDC_SerialStrDescriptor+0x20>)
}
 80119e4:	4618      	mov	r0, r3
 80119e6:	3708      	adds	r7, #8
 80119e8:	46bd      	mov	sp, r7
 80119ea:	bd80      	pop	{r7, pc}
 80119ec:	20000184 	.word	0x20000184

080119f0 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80119f0:	b580      	push	{r7, lr}
 80119f2:	b082      	sub	sp, #8
 80119f4:	af00      	add	r7, sp, #0
 80119f6:	4603      	mov	r3, r0
 80119f8:	6039      	str	r1, [r7, #0]
 80119fa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80119fc:	79fb      	ldrb	r3, [r7, #7]
 80119fe:	2b00      	cmp	r3, #0
 8011a00:	d105      	bne.n	8011a0e <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8011a02:	683a      	ldr	r2, [r7, #0]
 8011a04:	4907      	ldr	r1, [pc, #28]	@ (8011a24 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8011a06:	4808      	ldr	r0, [pc, #32]	@ (8011a28 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8011a08:	f7ff fd57 	bl	80114ba <USBD_GetString>
 8011a0c:	e004      	b.n	8011a18 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8011a0e:	683a      	ldr	r2, [r7, #0]
 8011a10:	4904      	ldr	r1, [pc, #16]	@ (8011a24 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8011a12:	4805      	ldr	r0, [pc, #20]	@ (8011a28 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8011a14:	f7ff fd51 	bl	80114ba <USBD_GetString>
  }
  return USBD_StrDesc;
 8011a18:	4b02      	ldr	r3, [pc, #8]	@ (8011a24 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8011a1a:	4618      	mov	r0, r3
 8011a1c:	3708      	adds	r7, #8
 8011a1e:	46bd      	mov	sp, r7
 8011a20:	bd80      	pop	{r7, pc}
 8011a22:	bf00      	nop
 8011a24:	20002f0c 	.word	0x20002f0c
 8011a28:	080150b4 	.word	0x080150b4

08011a2c <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011a2c:	b580      	push	{r7, lr}
 8011a2e:	b082      	sub	sp, #8
 8011a30:	af00      	add	r7, sp, #0
 8011a32:	4603      	mov	r3, r0
 8011a34:	6039      	str	r1, [r7, #0]
 8011a36:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011a38:	79fb      	ldrb	r3, [r7, #7]
 8011a3a:	2b00      	cmp	r3, #0
 8011a3c:	d105      	bne.n	8011a4a <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8011a3e:	683a      	ldr	r2, [r7, #0]
 8011a40:	4907      	ldr	r1, [pc, #28]	@ (8011a60 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8011a42:	4808      	ldr	r0, [pc, #32]	@ (8011a64 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8011a44:	f7ff fd39 	bl	80114ba <USBD_GetString>
 8011a48:	e004      	b.n	8011a54 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8011a4a:	683a      	ldr	r2, [r7, #0]
 8011a4c:	4904      	ldr	r1, [pc, #16]	@ (8011a60 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8011a4e:	4805      	ldr	r0, [pc, #20]	@ (8011a64 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8011a50:	f7ff fd33 	bl	80114ba <USBD_GetString>
  }
  return USBD_StrDesc;
 8011a54:	4b02      	ldr	r3, [pc, #8]	@ (8011a60 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8011a56:	4618      	mov	r0, r3
 8011a58:	3708      	adds	r7, #8
 8011a5a:	46bd      	mov	sp, r7
 8011a5c:	bd80      	pop	{r7, pc}
 8011a5e:	bf00      	nop
 8011a60:	20002f0c 	.word	0x20002f0c
 8011a64:	080150c0 	.word	0x080150c0

08011a68 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8011a68:	b580      	push	{r7, lr}
 8011a6a:	b084      	sub	sp, #16
 8011a6c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8011a6e:	4b0f      	ldr	r3, [pc, #60]	@ (8011aac <Get_SerialNum+0x44>)
 8011a70:	681b      	ldr	r3, [r3, #0]
 8011a72:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8011a74:	4b0e      	ldr	r3, [pc, #56]	@ (8011ab0 <Get_SerialNum+0x48>)
 8011a76:	681b      	ldr	r3, [r3, #0]
 8011a78:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8011a7a:	4b0e      	ldr	r3, [pc, #56]	@ (8011ab4 <Get_SerialNum+0x4c>)
 8011a7c:	681b      	ldr	r3, [r3, #0]
 8011a7e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8011a80:	68fa      	ldr	r2, [r7, #12]
 8011a82:	687b      	ldr	r3, [r7, #4]
 8011a84:	4413      	add	r3, r2
 8011a86:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8011a88:	68fb      	ldr	r3, [r7, #12]
 8011a8a:	2b00      	cmp	r3, #0
 8011a8c:	d009      	beq.n	8011aa2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8011a8e:	2208      	movs	r2, #8
 8011a90:	4909      	ldr	r1, [pc, #36]	@ (8011ab8 <Get_SerialNum+0x50>)
 8011a92:	68f8      	ldr	r0, [r7, #12]
 8011a94:	f000 f814 	bl	8011ac0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8011a98:	2204      	movs	r2, #4
 8011a9a:	4908      	ldr	r1, [pc, #32]	@ (8011abc <Get_SerialNum+0x54>)
 8011a9c:	68b8      	ldr	r0, [r7, #8]
 8011a9e:	f000 f80f 	bl	8011ac0 <IntToUnicode>
  }
}
 8011aa2:	bf00      	nop
 8011aa4:	3710      	adds	r7, #16
 8011aa6:	46bd      	mov	sp, r7
 8011aa8:	bd80      	pop	{r7, pc}
 8011aaa:	bf00      	nop
 8011aac:	1fff7590 	.word	0x1fff7590
 8011ab0:	1fff7594 	.word	0x1fff7594
 8011ab4:	1fff7598 	.word	0x1fff7598
 8011ab8:	20000186 	.word	0x20000186
 8011abc:	20000196 	.word	0x20000196

08011ac0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8011ac0:	b480      	push	{r7}
 8011ac2:	b087      	sub	sp, #28
 8011ac4:	af00      	add	r7, sp, #0
 8011ac6:	60f8      	str	r0, [r7, #12]
 8011ac8:	60b9      	str	r1, [r7, #8]
 8011aca:	4613      	mov	r3, r2
 8011acc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8011ace:	2300      	movs	r3, #0
 8011ad0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8011ad2:	2300      	movs	r3, #0
 8011ad4:	75fb      	strb	r3, [r7, #23]
 8011ad6:	e027      	b.n	8011b28 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8011ad8:	68fb      	ldr	r3, [r7, #12]
 8011ada:	0f1b      	lsrs	r3, r3, #28
 8011adc:	2b09      	cmp	r3, #9
 8011ade:	d80b      	bhi.n	8011af8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8011ae0:	68fb      	ldr	r3, [r7, #12]
 8011ae2:	0f1b      	lsrs	r3, r3, #28
 8011ae4:	b2da      	uxtb	r2, r3
 8011ae6:	7dfb      	ldrb	r3, [r7, #23]
 8011ae8:	005b      	lsls	r3, r3, #1
 8011aea:	4619      	mov	r1, r3
 8011aec:	68bb      	ldr	r3, [r7, #8]
 8011aee:	440b      	add	r3, r1
 8011af0:	3230      	adds	r2, #48	@ 0x30
 8011af2:	b2d2      	uxtb	r2, r2
 8011af4:	701a      	strb	r2, [r3, #0]
 8011af6:	e00a      	b.n	8011b0e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8011af8:	68fb      	ldr	r3, [r7, #12]
 8011afa:	0f1b      	lsrs	r3, r3, #28
 8011afc:	b2da      	uxtb	r2, r3
 8011afe:	7dfb      	ldrb	r3, [r7, #23]
 8011b00:	005b      	lsls	r3, r3, #1
 8011b02:	4619      	mov	r1, r3
 8011b04:	68bb      	ldr	r3, [r7, #8]
 8011b06:	440b      	add	r3, r1
 8011b08:	3237      	adds	r2, #55	@ 0x37
 8011b0a:	b2d2      	uxtb	r2, r2
 8011b0c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8011b0e:	68fb      	ldr	r3, [r7, #12]
 8011b10:	011b      	lsls	r3, r3, #4
 8011b12:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8011b14:	7dfb      	ldrb	r3, [r7, #23]
 8011b16:	005b      	lsls	r3, r3, #1
 8011b18:	3301      	adds	r3, #1
 8011b1a:	68ba      	ldr	r2, [r7, #8]
 8011b1c:	4413      	add	r3, r2
 8011b1e:	2200      	movs	r2, #0
 8011b20:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8011b22:	7dfb      	ldrb	r3, [r7, #23]
 8011b24:	3301      	adds	r3, #1
 8011b26:	75fb      	strb	r3, [r7, #23]
 8011b28:	7dfa      	ldrb	r2, [r7, #23]
 8011b2a:	79fb      	ldrb	r3, [r7, #7]
 8011b2c:	429a      	cmp	r2, r3
 8011b2e:	d3d3      	bcc.n	8011ad8 <IntToUnicode+0x18>
  }
}
 8011b30:	bf00      	nop
 8011b32:	bf00      	nop
 8011b34:	371c      	adds	r7, #28
 8011b36:	46bd      	mov	sp, r7
 8011b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b3c:	4770      	bx	lr
	...

08011b40 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011b40:	b580      	push	{r7, lr}
 8011b42:	b094      	sub	sp, #80	@ 0x50
 8011b44:	af00      	add	r7, sp, #0
 8011b46:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8011b48:	f107 030c 	add.w	r3, r7, #12
 8011b4c:	2244      	movs	r2, #68	@ 0x44
 8011b4e:	2100      	movs	r1, #0
 8011b50:	4618      	mov	r0, r3
 8011b52:	f001 f8c6 	bl	8012ce2 <memset>
  if(pcdHandle->Instance==USB)
 8011b56:	687b      	ldr	r3, [r7, #4]
 8011b58:	681b      	ldr	r3, [r3, #0]
 8011b5a:	4a15      	ldr	r2, [pc, #84]	@ (8011bb0 <HAL_PCD_MspInit+0x70>)
 8011b5c:	4293      	cmp	r3, r2
 8011b5e:	d123      	bne.n	8011ba8 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8011b60:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8011b64:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8011b66:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8011b6a:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8011b6c:	f107 030c 	add.w	r3, r7, #12
 8011b70:	4618      	mov	r0, r3
 8011b72:	f7fa fa8b 	bl	800c08c <HAL_RCCEx_PeriphCLKConfig>
 8011b76:	4603      	mov	r3, r0
 8011b78:	2b00      	cmp	r3, #0
 8011b7a:	d001      	beq.n	8011b80 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 8011b7c:	f7f1 fec0 	bl	8003900 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8011b80:	4b0c      	ldr	r3, [pc, #48]	@ (8011bb4 <HAL_PCD_MspInit+0x74>)
 8011b82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011b84:	4a0b      	ldr	r2, [pc, #44]	@ (8011bb4 <HAL_PCD_MspInit+0x74>)
 8011b86:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8011b8a:	6593      	str	r3, [r2, #88]	@ 0x58
 8011b8c:	4b09      	ldr	r3, [pc, #36]	@ (8011bb4 <HAL_PCD_MspInit+0x74>)
 8011b8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011b90:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011b94:	60bb      	str	r3, [r7, #8]
 8011b96:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8011b98:	2200      	movs	r2, #0
 8011b9a:	2100      	movs	r1, #0
 8011b9c:	2014      	movs	r0, #20
 8011b9e:	f7f6 f8b4 	bl	8007d0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8011ba2:	2014      	movs	r0, #20
 8011ba4:	f7f6 f8cb 	bl	8007d3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8011ba8:	bf00      	nop
 8011baa:	3750      	adds	r7, #80	@ 0x50
 8011bac:	46bd      	mov	sp, r7
 8011bae:	bd80      	pop	{r7, pc}
 8011bb0:	40005c00 	.word	0x40005c00
 8011bb4:	40021000 	.word	0x40021000

08011bb8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011bb8:	b580      	push	{r7, lr}
 8011bba:	b082      	sub	sp, #8
 8011bbc:	af00      	add	r7, sp, #0
 8011bbe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8011bc0:	687b      	ldr	r3, [r7, #4]
 8011bc2:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8011bc6:	687b      	ldr	r3, [r7, #4]
 8011bc8:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8011bcc:	4619      	mov	r1, r3
 8011bce:	4610      	mov	r0, r2
 8011bd0:	f7fe fcd4 	bl	801057c <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8011bd4:	bf00      	nop
 8011bd6:	3708      	adds	r7, #8
 8011bd8:	46bd      	mov	sp, r7
 8011bda:	bd80      	pop	{r7, pc}

08011bdc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011bdc:	b580      	push	{r7, lr}
 8011bde:	b082      	sub	sp, #8
 8011be0:	af00      	add	r7, sp, #0
 8011be2:	6078      	str	r0, [r7, #4]
 8011be4:	460b      	mov	r3, r1
 8011be6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8011be8:	687b      	ldr	r3, [r7, #4]
 8011bea:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8011bee:	78fa      	ldrb	r2, [r7, #3]
 8011bf0:	6879      	ldr	r1, [r7, #4]
 8011bf2:	4613      	mov	r3, r2
 8011bf4:	009b      	lsls	r3, r3, #2
 8011bf6:	4413      	add	r3, r2
 8011bf8:	00db      	lsls	r3, r3, #3
 8011bfa:	440b      	add	r3, r1
 8011bfc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8011c00:	681a      	ldr	r2, [r3, #0]
 8011c02:	78fb      	ldrb	r3, [r7, #3]
 8011c04:	4619      	mov	r1, r3
 8011c06:	f7fe fd0e 	bl	8010626 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8011c0a:	bf00      	nop
 8011c0c:	3708      	adds	r7, #8
 8011c0e:	46bd      	mov	sp, r7
 8011c10:	bd80      	pop	{r7, pc}

08011c12 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011c12:	b580      	push	{r7, lr}
 8011c14:	b082      	sub	sp, #8
 8011c16:	af00      	add	r7, sp, #0
 8011c18:	6078      	str	r0, [r7, #4]
 8011c1a:	460b      	mov	r3, r1
 8011c1c:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8011c1e:	687b      	ldr	r3, [r7, #4]
 8011c20:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8011c24:	78fa      	ldrb	r2, [r7, #3]
 8011c26:	6879      	ldr	r1, [r7, #4]
 8011c28:	4613      	mov	r3, r2
 8011c2a:	009b      	lsls	r3, r3, #2
 8011c2c:	4413      	add	r3, r2
 8011c2e:	00db      	lsls	r3, r3, #3
 8011c30:	440b      	add	r3, r1
 8011c32:	3324      	adds	r3, #36	@ 0x24
 8011c34:	681a      	ldr	r2, [r3, #0]
 8011c36:	78fb      	ldrb	r3, [r7, #3]
 8011c38:	4619      	mov	r1, r3
 8011c3a:	f7fe fd57 	bl	80106ec <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8011c3e:	bf00      	nop
 8011c40:	3708      	adds	r7, #8
 8011c42:	46bd      	mov	sp, r7
 8011c44:	bd80      	pop	{r7, pc}

08011c46 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011c46:	b580      	push	{r7, lr}
 8011c48:	b082      	sub	sp, #8
 8011c4a:	af00      	add	r7, sp, #0
 8011c4c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8011c4e:	687b      	ldr	r3, [r7, #4]
 8011c50:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011c54:	4618      	mov	r0, r3
 8011c56:	f7fe fe6b 	bl	8010930 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8011c5a:	bf00      	nop
 8011c5c:	3708      	adds	r7, #8
 8011c5e:	46bd      	mov	sp, r7
 8011c60:	bd80      	pop	{r7, pc}

08011c62 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011c62:	b580      	push	{r7, lr}
 8011c64:	b084      	sub	sp, #16
 8011c66:	af00      	add	r7, sp, #0
 8011c68:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8011c6a:	2301      	movs	r3, #1
 8011c6c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8011c6e:	687b      	ldr	r3, [r7, #4]
 8011c70:	795b      	ldrb	r3, [r3, #5]
 8011c72:	2b02      	cmp	r3, #2
 8011c74:	d001      	beq.n	8011c7a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8011c76:	f7f1 fe43 	bl	8003900 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8011c7a:	687b      	ldr	r3, [r7, #4]
 8011c7c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011c80:	7bfa      	ldrb	r2, [r7, #15]
 8011c82:	4611      	mov	r1, r2
 8011c84:	4618      	mov	r0, r3
 8011c86:	f7fe fe15 	bl	80108b4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8011c8a:	687b      	ldr	r3, [r7, #4]
 8011c8c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011c90:	4618      	mov	r0, r3
 8011c92:	f7fe fdc1 	bl	8010818 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8011c96:	bf00      	nop
 8011c98:	3710      	adds	r7, #16
 8011c9a:	46bd      	mov	sp, r7
 8011c9c:	bd80      	pop	{r7, pc}
	...

08011ca0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011ca0:	b580      	push	{r7, lr}
 8011ca2:	b082      	sub	sp, #8
 8011ca4:	af00      	add	r7, sp, #0
 8011ca6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8011ca8:	687b      	ldr	r3, [r7, #4]
 8011caa:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011cae:	4618      	mov	r0, r3
 8011cb0:	f7fe fe10 	bl	80108d4 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	7a5b      	ldrb	r3, [r3, #9]
 8011cb8:	2b00      	cmp	r3, #0
 8011cba:	d005      	beq.n	8011cc8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011cbc:	4b04      	ldr	r3, [pc, #16]	@ (8011cd0 <HAL_PCD_SuspendCallback+0x30>)
 8011cbe:	691b      	ldr	r3, [r3, #16]
 8011cc0:	4a03      	ldr	r2, [pc, #12]	@ (8011cd0 <HAL_PCD_SuspendCallback+0x30>)
 8011cc2:	f043 0306 	orr.w	r3, r3, #6
 8011cc6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8011cc8:	bf00      	nop
 8011cca:	3708      	adds	r7, #8
 8011ccc:	46bd      	mov	sp, r7
 8011cce:	bd80      	pop	{r7, pc}
 8011cd0:	e000ed00 	.word	0xe000ed00

08011cd4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011cd4:	b580      	push	{r7, lr}
 8011cd6:	b082      	sub	sp, #8
 8011cd8:	af00      	add	r7, sp, #0
 8011cda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8011cdc:	687b      	ldr	r3, [r7, #4]
 8011cde:	7a5b      	ldrb	r3, [r3, #9]
 8011ce0:	2b00      	cmp	r3, #0
 8011ce2:	d007      	beq.n	8011cf4 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011ce4:	4b08      	ldr	r3, [pc, #32]	@ (8011d08 <HAL_PCD_ResumeCallback+0x34>)
 8011ce6:	691b      	ldr	r3, [r3, #16]
 8011ce8:	4a07      	ldr	r2, [pc, #28]	@ (8011d08 <HAL_PCD_ResumeCallback+0x34>)
 8011cea:	f023 0306 	bic.w	r3, r3, #6
 8011cee:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8011cf0:	f000 f9f8 	bl	80120e4 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011cf4:	687b      	ldr	r3, [r7, #4]
 8011cf6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011cfa:	4618      	mov	r0, r3
 8011cfc:	f7fe fe00 	bl	8010900 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8011d00:	bf00      	nop
 8011d02:	3708      	adds	r7, #8
 8011d04:	46bd      	mov	sp, r7
 8011d06:	bd80      	pop	{r7, pc}
 8011d08:	e000ed00 	.word	0xe000ed00

08011d0c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8011d0c:	b580      	push	{r7, lr}
 8011d0e:	b082      	sub	sp, #8
 8011d10:	af00      	add	r7, sp, #0
 8011d12:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8011d14:	4a2b      	ldr	r2, [pc, #172]	@ (8011dc4 <USBD_LL_Init+0xb8>)
 8011d16:	687b      	ldr	r3, [r7, #4]
 8011d18:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8011d1c:	687b      	ldr	r3, [r7, #4]
 8011d1e:	4a29      	ldr	r2, [pc, #164]	@ (8011dc4 <USBD_LL_Init+0xb8>)
 8011d20:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8011d24:	4b27      	ldr	r3, [pc, #156]	@ (8011dc4 <USBD_LL_Init+0xb8>)
 8011d26:	4a28      	ldr	r2, [pc, #160]	@ (8011dc8 <USBD_LL_Init+0xbc>)
 8011d28:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8011d2a:	4b26      	ldr	r3, [pc, #152]	@ (8011dc4 <USBD_LL_Init+0xb8>)
 8011d2c:	2208      	movs	r2, #8
 8011d2e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8011d30:	4b24      	ldr	r3, [pc, #144]	@ (8011dc4 <USBD_LL_Init+0xb8>)
 8011d32:	2202      	movs	r2, #2
 8011d34:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8011d36:	4b23      	ldr	r3, [pc, #140]	@ (8011dc4 <USBD_LL_Init+0xb8>)
 8011d38:	2202      	movs	r2, #2
 8011d3a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8011d3c:	4b21      	ldr	r3, [pc, #132]	@ (8011dc4 <USBD_LL_Init+0xb8>)
 8011d3e:	2200      	movs	r2, #0
 8011d40:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8011d42:	4b20      	ldr	r3, [pc, #128]	@ (8011dc4 <USBD_LL_Init+0xb8>)
 8011d44:	2200      	movs	r2, #0
 8011d46:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8011d48:	4b1e      	ldr	r3, [pc, #120]	@ (8011dc4 <USBD_LL_Init+0xb8>)
 8011d4a:	2200      	movs	r2, #0
 8011d4c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8011d4e:	4b1d      	ldr	r3, [pc, #116]	@ (8011dc4 <USBD_LL_Init+0xb8>)
 8011d50:	2200      	movs	r2, #0
 8011d52:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8011d54:	481b      	ldr	r0, [pc, #108]	@ (8011dc4 <USBD_LL_Init+0xb8>)
 8011d56:	f7f7 feb6 	bl	8009ac6 <HAL_PCD_Init>
 8011d5a:	4603      	mov	r3, r0
 8011d5c:	2b00      	cmp	r3, #0
 8011d5e:	d001      	beq.n	8011d64 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8011d60:	f7f1 fdce 	bl	8003900 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8011d64:	687b      	ldr	r3, [r7, #4]
 8011d66:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011d6a:	2318      	movs	r3, #24
 8011d6c:	2200      	movs	r2, #0
 8011d6e:	2100      	movs	r1, #0
 8011d70:	f7f9 fb3d 	bl	800b3ee <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8011d74:	687b      	ldr	r3, [r7, #4]
 8011d76:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011d7a:	2358      	movs	r3, #88	@ 0x58
 8011d7c:	2200      	movs	r2, #0
 8011d7e:	2180      	movs	r1, #128	@ 0x80
 8011d80:	f7f9 fb35 	bl	800b3ee <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8011d84:	687b      	ldr	r3, [r7, #4]
 8011d86:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011d8a:	23c0      	movs	r3, #192	@ 0xc0
 8011d8c:	2200      	movs	r2, #0
 8011d8e:	2181      	movs	r1, #129	@ 0x81
 8011d90:	f7f9 fb2d 	bl	800b3ee <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8011d94:	687b      	ldr	r3, [r7, #4]
 8011d96:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011d9a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8011d9e:	2200      	movs	r2, #0
 8011da0:	2101      	movs	r1, #1
 8011da2:	f7f9 fb24 	bl	800b3ee <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8011da6:	687b      	ldr	r3, [r7, #4]
 8011da8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011dac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011db0:	2200      	movs	r2, #0
 8011db2:	2182      	movs	r1, #130	@ 0x82
 8011db4:	f7f9 fb1b 	bl	800b3ee <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8011db8:	2300      	movs	r3, #0
}
 8011dba:	4618      	mov	r0, r3
 8011dbc:	3708      	adds	r7, #8
 8011dbe:	46bd      	mov	sp, r7
 8011dc0:	bd80      	pop	{r7, pc}
 8011dc2:	bf00      	nop
 8011dc4:	2000310c 	.word	0x2000310c
 8011dc8:	40005c00 	.word	0x40005c00

08011dcc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8011dcc:	b580      	push	{r7, lr}
 8011dce:	b084      	sub	sp, #16
 8011dd0:	af00      	add	r7, sp, #0
 8011dd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011dd4:	2300      	movs	r3, #0
 8011dd6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011dd8:	2300      	movs	r3, #0
 8011dda:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8011ddc:	687b      	ldr	r3, [r7, #4]
 8011dde:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011de2:	4618      	mov	r0, r3
 8011de4:	f7f7 ff3d 	bl	8009c62 <HAL_PCD_Start>
 8011de8:	4603      	mov	r3, r0
 8011dea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011dec:	7bfb      	ldrb	r3, [r7, #15]
 8011dee:	4618      	mov	r0, r3
 8011df0:	f000 f97e 	bl	80120f0 <USBD_Get_USB_Status>
 8011df4:	4603      	mov	r3, r0
 8011df6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011df8:	7bbb      	ldrb	r3, [r7, #14]
}
 8011dfa:	4618      	mov	r0, r3
 8011dfc:	3710      	adds	r7, #16
 8011dfe:	46bd      	mov	sp, r7
 8011e00:	bd80      	pop	{r7, pc}

08011e02 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8011e02:	b580      	push	{r7, lr}
 8011e04:	b084      	sub	sp, #16
 8011e06:	af00      	add	r7, sp, #0
 8011e08:	6078      	str	r0, [r7, #4]
 8011e0a:	4608      	mov	r0, r1
 8011e0c:	4611      	mov	r1, r2
 8011e0e:	461a      	mov	r2, r3
 8011e10:	4603      	mov	r3, r0
 8011e12:	70fb      	strb	r3, [r7, #3]
 8011e14:	460b      	mov	r3, r1
 8011e16:	70bb      	strb	r3, [r7, #2]
 8011e18:	4613      	mov	r3, r2
 8011e1a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011e1c:	2300      	movs	r3, #0
 8011e1e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011e20:	2300      	movs	r3, #0
 8011e22:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8011e24:	687b      	ldr	r3, [r7, #4]
 8011e26:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011e2a:	78bb      	ldrb	r3, [r7, #2]
 8011e2c:	883a      	ldrh	r2, [r7, #0]
 8011e2e:	78f9      	ldrb	r1, [r7, #3]
 8011e30:	f7f8 f884 	bl	8009f3c <HAL_PCD_EP_Open>
 8011e34:	4603      	mov	r3, r0
 8011e36:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011e38:	7bfb      	ldrb	r3, [r7, #15]
 8011e3a:	4618      	mov	r0, r3
 8011e3c:	f000 f958 	bl	80120f0 <USBD_Get_USB_Status>
 8011e40:	4603      	mov	r3, r0
 8011e42:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011e44:	7bbb      	ldrb	r3, [r7, #14]
}
 8011e46:	4618      	mov	r0, r3
 8011e48:	3710      	adds	r7, #16
 8011e4a:	46bd      	mov	sp, r7
 8011e4c:	bd80      	pop	{r7, pc}

08011e4e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011e4e:	b580      	push	{r7, lr}
 8011e50:	b084      	sub	sp, #16
 8011e52:	af00      	add	r7, sp, #0
 8011e54:	6078      	str	r0, [r7, #4]
 8011e56:	460b      	mov	r3, r1
 8011e58:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011e5a:	2300      	movs	r3, #0
 8011e5c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011e5e:	2300      	movs	r3, #0
 8011e60:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8011e62:	687b      	ldr	r3, [r7, #4]
 8011e64:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011e68:	78fa      	ldrb	r2, [r7, #3]
 8011e6a:	4611      	mov	r1, r2
 8011e6c:	4618      	mov	r0, r3
 8011e6e:	f7f8 f8c4 	bl	8009ffa <HAL_PCD_EP_Close>
 8011e72:	4603      	mov	r3, r0
 8011e74:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011e76:	7bfb      	ldrb	r3, [r7, #15]
 8011e78:	4618      	mov	r0, r3
 8011e7a:	f000 f939 	bl	80120f0 <USBD_Get_USB_Status>
 8011e7e:	4603      	mov	r3, r0
 8011e80:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011e82:	7bbb      	ldrb	r3, [r7, #14]
}
 8011e84:	4618      	mov	r0, r3
 8011e86:	3710      	adds	r7, #16
 8011e88:	46bd      	mov	sp, r7
 8011e8a:	bd80      	pop	{r7, pc}

08011e8c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011e8c:	b580      	push	{r7, lr}
 8011e8e:	b084      	sub	sp, #16
 8011e90:	af00      	add	r7, sp, #0
 8011e92:	6078      	str	r0, [r7, #4]
 8011e94:	460b      	mov	r3, r1
 8011e96:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011e98:	2300      	movs	r3, #0
 8011e9a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011e9c:	2300      	movs	r3, #0
 8011e9e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8011ea0:	687b      	ldr	r3, [r7, #4]
 8011ea2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011ea6:	78fa      	ldrb	r2, [r7, #3]
 8011ea8:	4611      	mov	r1, r2
 8011eaa:	4618      	mov	r0, r3
 8011eac:	f7f8 f96d 	bl	800a18a <HAL_PCD_EP_SetStall>
 8011eb0:	4603      	mov	r3, r0
 8011eb2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011eb4:	7bfb      	ldrb	r3, [r7, #15]
 8011eb6:	4618      	mov	r0, r3
 8011eb8:	f000 f91a 	bl	80120f0 <USBD_Get_USB_Status>
 8011ebc:	4603      	mov	r3, r0
 8011ebe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011ec0:	7bbb      	ldrb	r3, [r7, #14]
}
 8011ec2:	4618      	mov	r0, r3
 8011ec4:	3710      	adds	r7, #16
 8011ec6:	46bd      	mov	sp, r7
 8011ec8:	bd80      	pop	{r7, pc}

08011eca <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011eca:	b580      	push	{r7, lr}
 8011ecc:	b084      	sub	sp, #16
 8011ece:	af00      	add	r7, sp, #0
 8011ed0:	6078      	str	r0, [r7, #4]
 8011ed2:	460b      	mov	r3, r1
 8011ed4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011ed6:	2300      	movs	r3, #0
 8011ed8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011eda:	2300      	movs	r3, #0
 8011edc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8011ede:	687b      	ldr	r3, [r7, #4]
 8011ee0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011ee4:	78fa      	ldrb	r2, [r7, #3]
 8011ee6:	4611      	mov	r1, r2
 8011ee8:	4618      	mov	r0, r3
 8011eea:	f7f8 f9a0 	bl	800a22e <HAL_PCD_EP_ClrStall>
 8011eee:	4603      	mov	r3, r0
 8011ef0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011ef2:	7bfb      	ldrb	r3, [r7, #15]
 8011ef4:	4618      	mov	r0, r3
 8011ef6:	f000 f8fb 	bl	80120f0 <USBD_Get_USB_Status>
 8011efa:	4603      	mov	r3, r0
 8011efc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011efe:	7bbb      	ldrb	r3, [r7, #14]
}
 8011f00:	4618      	mov	r0, r3
 8011f02:	3710      	adds	r7, #16
 8011f04:	46bd      	mov	sp, r7
 8011f06:	bd80      	pop	{r7, pc}

08011f08 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011f08:	b480      	push	{r7}
 8011f0a:	b085      	sub	sp, #20
 8011f0c:	af00      	add	r7, sp, #0
 8011f0e:	6078      	str	r0, [r7, #4]
 8011f10:	460b      	mov	r3, r1
 8011f12:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8011f14:	687b      	ldr	r3, [r7, #4]
 8011f16:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011f1a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8011f1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011f20:	2b00      	cmp	r3, #0
 8011f22:	da0b      	bge.n	8011f3c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8011f24:	78fb      	ldrb	r3, [r7, #3]
 8011f26:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011f2a:	68f9      	ldr	r1, [r7, #12]
 8011f2c:	4613      	mov	r3, r2
 8011f2e:	009b      	lsls	r3, r3, #2
 8011f30:	4413      	add	r3, r2
 8011f32:	00db      	lsls	r3, r3, #3
 8011f34:	440b      	add	r3, r1
 8011f36:	3312      	adds	r3, #18
 8011f38:	781b      	ldrb	r3, [r3, #0]
 8011f3a:	e00b      	b.n	8011f54 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8011f3c:	78fb      	ldrb	r3, [r7, #3]
 8011f3e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011f42:	68f9      	ldr	r1, [r7, #12]
 8011f44:	4613      	mov	r3, r2
 8011f46:	009b      	lsls	r3, r3, #2
 8011f48:	4413      	add	r3, r2
 8011f4a:	00db      	lsls	r3, r3, #3
 8011f4c:	440b      	add	r3, r1
 8011f4e:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8011f52:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011f54:	4618      	mov	r0, r3
 8011f56:	3714      	adds	r7, #20
 8011f58:	46bd      	mov	sp, r7
 8011f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f5e:	4770      	bx	lr

08011f60 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8011f60:	b580      	push	{r7, lr}
 8011f62:	b084      	sub	sp, #16
 8011f64:	af00      	add	r7, sp, #0
 8011f66:	6078      	str	r0, [r7, #4]
 8011f68:	460b      	mov	r3, r1
 8011f6a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011f6c:	2300      	movs	r3, #0
 8011f6e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011f70:	2300      	movs	r3, #0
 8011f72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8011f74:	687b      	ldr	r3, [r7, #4]
 8011f76:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011f7a:	78fa      	ldrb	r2, [r7, #3]
 8011f7c:	4611      	mov	r1, r2
 8011f7e:	4618      	mov	r0, r3
 8011f80:	f7f7 ffb8 	bl	8009ef4 <HAL_PCD_SetAddress>
 8011f84:	4603      	mov	r3, r0
 8011f86:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011f88:	7bfb      	ldrb	r3, [r7, #15]
 8011f8a:	4618      	mov	r0, r3
 8011f8c:	f000 f8b0 	bl	80120f0 <USBD_Get_USB_Status>
 8011f90:	4603      	mov	r3, r0
 8011f92:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011f94:	7bbb      	ldrb	r3, [r7, #14]
}
 8011f96:	4618      	mov	r0, r3
 8011f98:	3710      	adds	r7, #16
 8011f9a:	46bd      	mov	sp, r7
 8011f9c:	bd80      	pop	{r7, pc}

08011f9e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011f9e:	b580      	push	{r7, lr}
 8011fa0:	b086      	sub	sp, #24
 8011fa2:	af00      	add	r7, sp, #0
 8011fa4:	60f8      	str	r0, [r7, #12]
 8011fa6:	607a      	str	r2, [r7, #4]
 8011fa8:	603b      	str	r3, [r7, #0]
 8011faa:	460b      	mov	r3, r1
 8011fac:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011fae:	2300      	movs	r3, #0
 8011fb0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011fb2:	2300      	movs	r3, #0
 8011fb4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8011fb6:	68fb      	ldr	r3, [r7, #12]
 8011fb8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011fbc:	7af9      	ldrb	r1, [r7, #11]
 8011fbe:	683b      	ldr	r3, [r7, #0]
 8011fc0:	687a      	ldr	r2, [r7, #4]
 8011fc2:	f7f8 f8ab 	bl	800a11c <HAL_PCD_EP_Transmit>
 8011fc6:	4603      	mov	r3, r0
 8011fc8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011fca:	7dfb      	ldrb	r3, [r7, #23]
 8011fcc:	4618      	mov	r0, r3
 8011fce:	f000 f88f 	bl	80120f0 <USBD_Get_USB_Status>
 8011fd2:	4603      	mov	r3, r0
 8011fd4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011fd6:	7dbb      	ldrb	r3, [r7, #22]
}
 8011fd8:	4618      	mov	r0, r3
 8011fda:	3718      	adds	r7, #24
 8011fdc:	46bd      	mov	sp, r7
 8011fde:	bd80      	pop	{r7, pc}

08011fe0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011fe0:	b580      	push	{r7, lr}
 8011fe2:	b086      	sub	sp, #24
 8011fe4:	af00      	add	r7, sp, #0
 8011fe6:	60f8      	str	r0, [r7, #12]
 8011fe8:	607a      	str	r2, [r7, #4]
 8011fea:	603b      	str	r3, [r7, #0]
 8011fec:	460b      	mov	r3, r1
 8011fee:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011ff0:	2300      	movs	r3, #0
 8011ff2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011ff4:	2300      	movs	r3, #0
 8011ff6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8011ff8:	68fb      	ldr	r3, [r7, #12]
 8011ffa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011ffe:	7af9      	ldrb	r1, [r7, #11]
 8012000:	683b      	ldr	r3, [r7, #0]
 8012002:	687a      	ldr	r2, [r7, #4]
 8012004:	f7f8 f841 	bl	800a08a <HAL_PCD_EP_Receive>
 8012008:	4603      	mov	r3, r0
 801200a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801200c:	7dfb      	ldrb	r3, [r7, #23]
 801200e:	4618      	mov	r0, r3
 8012010:	f000 f86e 	bl	80120f0 <USBD_Get_USB_Status>
 8012014:	4603      	mov	r3, r0
 8012016:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8012018:	7dbb      	ldrb	r3, [r7, #22]
}
 801201a:	4618      	mov	r0, r3
 801201c:	3718      	adds	r7, #24
 801201e:	46bd      	mov	sp, r7
 8012020:	bd80      	pop	{r7, pc}

08012022 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012022:	b580      	push	{r7, lr}
 8012024:	b082      	sub	sp, #8
 8012026:	af00      	add	r7, sp, #0
 8012028:	6078      	str	r0, [r7, #4]
 801202a:	460b      	mov	r3, r1
 801202c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801202e:	687b      	ldr	r3, [r7, #4]
 8012030:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8012034:	78fa      	ldrb	r2, [r7, #3]
 8012036:	4611      	mov	r1, r2
 8012038:	4618      	mov	r0, r3
 801203a:	f7f8 f857 	bl	800a0ec <HAL_PCD_EP_GetRxCount>
 801203e:	4603      	mov	r3, r0
}
 8012040:	4618      	mov	r0, r3
 8012042:	3708      	adds	r7, #8
 8012044:	46bd      	mov	sp, r7
 8012046:	bd80      	pop	{r7, pc}

08012048 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012048:	b580      	push	{r7, lr}
 801204a:	b082      	sub	sp, #8
 801204c:	af00      	add	r7, sp, #0
 801204e:	6078      	str	r0, [r7, #4]
 8012050:	460b      	mov	r3, r1
 8012052:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8012054:	78fb      	ldrb	r3, [r7, #3]
 8012056:	2b00      	cmp	r3, #0
 8012058:	d002      	beq.n	8012060 <HAL_PCDEx_LPM_Callback+0x18>
 801205a:	2b01      	cmp	r3, #1
 801205c:	d013      	beq.n	8012086 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 801205e:	e023      	b.n	80120a8 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8012060:	687b      	ldr	r3, [r7, #4]
 8012062:	7a5b      	ldrb	r3, [r3, #9]
 8012064:	2b00      	cmp	r3, #0
 8012066:	d007      	beq.n	8012078 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8012068:	f000 f83c 	bl	80120e4 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801206c:	4b10      	ldr	r3, [pc, #64]	@ (80120b0 <HAL_PCDEx_LPM_Callback+0x68>)
 801206e:	691b      	ldr	r3, [r3, #16]
 8012070:	4a0f      	ldr	r2, [pc, #60]	@ (80120b0 <HAL_PCDEx_LPM_Callback+0x68>)
 8012072:	f023 0306 	bic.w	r3, r3, #6
 8012076:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8012078:	687b      	ldr	r3, [r7, #4]
 801207a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801207e:	4618      	mov	r0, r3
 8012080:	f7fe fc3e 	bl	8010900 <USBD_LL_Resume>
    break;
 8012084:	e010      	b.n	80120a8 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8012086:	687b      	ldr	r3, [r7, #4]
 8012088:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801208c:	4618      	mov	r0, r3
 801208e:	f7fe fc21 	bl	80108d4 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8012092:	687b      	ldr	r3, [r7, #4]
 8012094:	7a5b      	ldrb	r3, [r3, #9]
 8012096:	2b00      	cmp	r3, #0
 8012098:	d005      	beq.n	80120a6 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801209a:	4b05      	ldr	r3, [pc, #20]	@ (80120b0 <HAL_PCDEx_LPM_Callback+0x68>)
 801209c:	691b      	ldr	r3, [r3, #16]
 801209e:	4a04      	ldr	r2, [pc, #16]	@ (80120b0 <HAL_PCDEx_LPM_Callback+0x68>)
 80120a0:	f043 0306 	orr.w	r3, r3, #6
 80120a4:	6113      	str	r3, [r2, #16]
    break;
 80120a6:	bf00      	nop
}
 80120a8:	bf00      	nop
 80120aa:	3708      	adds	r7, #8
 80120ac:	46bd      	mov	sp, r7
 80120ae:	bd80      	pop	{r7, pc}
 80120b0:	e000ed00 	.word	0xe000ed00

080120b4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80120b4:	b480      	push	{r7}
 80120b6:	b083      	sub	sp, #12
 80120b8:	af00      	add	r7, sp, #0
 80120ba:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80120bc:	4b03      	ldr	r3, [pc, #12]	@ (80120cc <USBD_static_malloc+0x18>)
}
 80120be:	4618      	mov	r0, r3
 80120c0:	370c      	adds	r7, #12
 80120c2:	46bd      	mov	sp, r7
 80120c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120c8:	4770      	bx	lr
 80120ca:	bf00      	nop
 80120cc:	200033e8 	.word	0x200033e8

080120d0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80120d0:	b480      	push	{r7}
 80120d2:	b083      	sub	sp, #12
 80120d4:	af00      	add	r7, sp, #0
 80120d6:	6078      	str	r0, [r7, #4]

}
 80120d8:	bf00      	nop
 80120da:	370c      	adds	r7, #12
 80120dc:	46bd      	mov	sp, r7
 80120de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120e2:	4770      	bx	lr

080120e4 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80120e4:	b580      	push	{r7, lr}
 80120e6:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80120e8:	f7f1 f94c 	bl	8003384 <SystemClock_Config>
}
 80120ec:	bf00      	nop
 80120ee:	bd80      	pop	{r7, pc}

080120f0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80120f0:	b480      	push	{r7}
 80120f2:	b085      	sub	sp, #20
 80120f4:	af00      	add	r7, sp, #0
 80120f6:	4603      	mov	r3, r0
 80120f8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80120fa:	2300      	movs	r3, #0
 80120fc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80120fe:	79fb      	ldrb	r3, [r7, #7]
 8012100:	2b03      	cmp	r3, #3
 8012102:	d817      	bhi.n	8012134 <USBD_Get_USB_Status+0x44>
 8012104:	a201      	add	r2, pc, #4	@ (adr r2, 801210c <USBD_Get_USB_Status+0x1c>)
 8012106:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801210a:	bf00      	nop
 801210c:	0801211d 	.word	0x0801211d
 8012110:	08012123 	.word	0x08012123
 8012114:	08012129 	.word	0x08012129
 8012118:	0801212f 	.word	0x0801212f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801211c:	2300      	movs	r3, #0
 801211e:	73fb      	strb	r3, [r7, #15]
    break;
 8012120:	e00b      	b.n	801213a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8012122:	2303      	movs	r3, #3
 8012124:	73fb      	strb	r3, [r7, #15]
    break;
 8012126:	e008      	b.n	801213a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012128:	2301      	movs	r3, #1
 801212a:	73fb      	strb	r3, [r7, #15]
    break;
 801212c:	e005      	b.n	801213a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801212e:	2303      	movs	r3, #3
 8012130:	73fb      	strb	r3, [r7, #15]
    break;
 8012132:	e002      	b.n	801213a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8012134:	2303      	movs	r3, #3
 8012136:	73fb      	strb	r3, [r7, #15]
    break;
 8012138:	bf00      	nop
  }
  return usb_status;
 801213a:	7bfb      	ldrb	r3, [r7, #15]
}
 801213c:	4618      	mov	r0, r3
 801213e:	3714      	adds	r7, #20
 8012140:	46bd      	mov	sp, r7
 8012142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012146:	4770      	bx	lr

08012148 <__cvt>:
 8012148:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801214c:	ec57 6b10 	vmov	r6, r7, d0
 8012150:	2f00      	cmp	r7, #0
 8012152:	460c      	mov	r4, r1
 8012154:	4619      	mov	r1, r3
 8012156:	463b      	mov	r3, r7
 8012158:	bfbb      	ittet	lt
 801215a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801215e:	461f      	movlt	r7, r3
 8012160:	2300      	movge	r3, #0
 8012162:	232d      	movlt	r3, #45	@ 0x2d
 8012164:	700b      	strb	r3, [r1, #0]
 8012166:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012168:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 801216c:	4691      	mov	r9, r2
 801216e:	f023 0820 	bic.w	r8, r3, #32
 8012172:	bfbc      	itt	lt
 8012174:	4632      	movlt	r2, r6
 8012176:	4616      	movlt	r6, r2
 8012178:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801217c:	d005      	beq.n	801218a <__cvt+0x42>
 801217e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8012182:	d100      	bne.n	8012186 <__cvt+0x3e>
 8012184:	3401      	adds	r4, #1
 8012186:	2102      	movs	r1, #2
 8012188:	e000      	b.n	801218c <__cvt+0x44>
 801218a:	2103      	movs	r1, #3
 801218c:	ab03      	add	r3, sp, #12
 801218e:	9301      	str	r3, [sp, #4]
 8012190:	ab02      	add	r3, sp, #8
 8012192:	9300      	str	r3, [sp, #0]
 8012194:	ec47 6b10 	vmov	d0, r6, r7
 8012198:	4653      	mov	r3, sl
 801219a:	4622      	mov	r2, r4
 801219c:	f000 feb8 	bl	8012f10 <_dtoa_r>
 80121a0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80121a4:	4605      	mov	r5, r0
 80121a6:	d119      	bne.n	80121dc <__cvt+0x94>
 80121a8:	f019 0f01 	tst.w	r9, #1
 80121ac:	d00e      	beq.n	80121cc <__cvt+0x84>
 80121ae:	eb00 0904 	add.w	r9, r0, r4
 80121b2:	2200      	movs	r2, #0
 80121b4:	2300      	movs	r3, #0
 80121b6:	4630      	mov	r0, r6
 80121b8:	4639      	mov	r1, r7
 80121ba:	f7ee fcad 	bl	8000b18 <__aeabi_dcmpeq>
 80121be:	b108      	cbz	r0, 80121c4 <__cvt+0x7c>
 80121c0:	f8cd 900c 	str.w	r9, [sp, #12]
 80121c4:	2230      	movs	r2, #48	@ 0x30
 80121c6:	9b03      	ldr	r3, [sp, #12]
 80121c8:	454b      	cmp	r3, r9
 80121ca:	d31e      	bcc.n	801220a <__cvt+0xc2>
 80121cc:	9b03      	ldr	r3, [sp, #12]
 80121ce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80121d0:	1b5b      	subs	r3, r3, r5
 80121d2:	4628      	mov	r0, r5
 80121d4:	6013      	str	r3, [r2, #0]
 80121d6:	b004      	add	sp, #16
 80121d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80121dc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80121e0:	eb00 0904 	add.w	r9, r0, r4
 80121e4:	d1e5      	bne.n	80121b2 <__cvt+0x6a>
 80121e6:	7803      	ldrb	r3, [r0, #0]
 80121e8:	2b30      	cmp	r3, #48	@ 0x30
 80121ea:	d10a      	bne.n	8012202 <__cvt+0xba>
 80121ec:	2200      	movs	r2, #0
 80121ee:	2300      	movs	r3, #0
 80121f0:	4630      	mov	r0, r6
 80121f2:	4639      	mov	r1, r7
 80121f4:	f7ee fc90 	bl	8000b18 <__aeabi_dcmpeq>
 80121f8:	b918      	cbnz	r0, 8012202 <__cvt+0xba>
 80121fa:	f1c4 0401 	rsb	r4, r4, #1
 80121fe:	f8ca 4000 	str.w	r4, [sl]
 8012202:	f8da 3000 	ldr.w	r3, [sl]
 8012206:	4499      	add	r9, r3
 8012208:	e7d3      	b.n	80121b2 <__cvt+0x6a>
 801220a:	1c59      	adds	r1, r3, #1
 801220c:	9103      	str	r1, [sp, #12]
 801220e:	701a      	strb	r2, [r3, #0]
 8012210:	e7d9      	b.n	80121c6 <__cvt+0x7e>

08012212 <__exponent>:
 8012212:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012214:	2900      	cmp	r1, #0
 8012216:	bfba      	itte	lt
 8012218:	4249      	neglt	r1, r1
 801221a:	232d      	movlt	r3, #45	@ 0x2d
 801221c:	232b      	movge	r3, #43	@ 0x2b
 801221e:	2909      	cmp	r1, #9
 8012220:	7002      	strb	r2, [r0, #0]
 8012222:	7043      	strb	r3, [r0, #1]
 8012224:	dd29      	ble.n	801227a <__exponent+0x68>
 8012226:	f10d 0307 	add.w	r3, sp, #7
 801222a:	461d      	mov	r5, r3
 801222c:	270a      	movs	r7, #10
 801222e:	461a      	mov	r2, r3
 8012230:	fbb1 f6f7 	udiv	r6, r1, r7
 8012234:	fb07 1416 	mls	r4, r7, r6, r1
 8012238:	3430      	adds	r4, #48	@ 0x30
 801223a:	f802 4c01 	strb.w	r4, [r2, #-1]
 801223e:	460c      	mov	r4, r1
 8012240:	2c63      	cmp	r4, #99	@ 0x63
 8012242:	f103 33ff 	add.w	r3, r3, #4294967295
 8012246:	4631      	mov	r1, r6
 8012248:	dcf1      	bgt.n	801222e <__exponent+0x1c>
 801224a:	3130      	adds	r1, #48	@ 0x30
 801224c:	1e94      	subs	r4, r2, #2
 801224e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8012252:	1c41      	adds	r1, r0, #1
 8012254:	4623      	mov	r3, r4
 8012256:	42ab      	cmp	r3, r5
 8012258:	d30a      	bcc.n	8012270 <__exponent+0x5e>
 801225a:	f10d 0309 	add.w	r3, sp, #9
 801225e:	1a9b      	subs	r3, r3, r2
 8012260:	42ac      	cmp	r4, r5
 8012262:	bf88      	it	hi
 8012264:	2300      	movhi	r3, #0
 8012266:	3302      	adds	r3, #2
 8012268:	4403      	add	r3, r0
 801226a:	1a18      	subs	r0, r3, r0
 801226c:	b003      	add	sp, #12
 801226e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012270:	f813 6b01 	ldrb.w	r6, [r3], #1
 8012274:	f801 6f01 	strb.w	r6, [r1, #1]!
 8012278:	e7ed      	b.n	8012256 <__exponent+0x44>
 801227a:	2330      	movs	r3, #48	@ 0x30
 801227c:	3130      	adds	r1, #48	@ 0x30
 801227e:	7083      	strb	r3, [r0, #2]
 8012280:	70c1      	strb	r1, [r0, #3]
 8012282:	1d03      	adds	r3, r0, #4
 8012284:	e7f1      	b.n	801226a <__exponent+0x58>
	...

08012288 <_printf_float>:
 8012288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801228c:	b08d      	sub	sp, #52	@ 0x34
 801228e:	460c      	mov	r4, r1
 8012290:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8012294:	4616      	mov	r6, r2
 8012296:	461f      	mov	r7, r3
 8012298:	4605      	mov	r5, r0
 801229a:	f000 fd2b 	bl	8012cf4 <_localeconv_r>
 801229e:	6803      	ldr	r3, [r0, #0]
 80122a0:	9304      	str	r3, [sp, #16]
 80122a2:	4618      	mov	r0, r3
 80122a4:	f7ee f80c 	bl	80002c0 <strlen>
 80122a8:	2300      	movs	r3, #0
 80122aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80122ac:	f8d8 3000 	ldr.w	r3, [r8]
 80122b0:	9005      	str	r0, [sp, #20]
 80122b2:	3307      	adds	r3, #7
 80122b4:	f023 0307 	bic.w	r3, r3, #7
 80122b8:	f103 0208 	add.w	r2, r3, #8
 80122bc:	f894 a018 	ldrb.w	sl, [r4, #24]
 80122c0:	f8d4 b000 	ldr.w	fp, [r4]
 80122c4:	f8c8 2000 	str.w	r2, [r8]
 80122c8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80122cc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80122d0:	9307      	str	r3, [sp, #28]
 80122d2:	f8cd 8018 	str.w	r8, [sp, #24]
 80122d6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80122da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80122de:	4b9c      	ldr	r3, [pc, #624]	@ (8012550 <_printf_float+0x2c8>)
 80122e0:	f04f 32ff 	mov.w	r2, #4294967295
 80122e4:	f7ee fc4a 	bl	8000b7c <__aeabi_dcmpun>
 80122e8:	bb70      	cbnz	r0, 8012348 <_printf_float+0xc0>
 80122ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80122ee:	4b98      	ldr	r3, [pc, #608]	@ (8012550 <_printf_float+0x2c8>)
 80122f0:	f04f 32ff 	mov.w	r2, #4294967295
 80122f4:	f7ee fc24 	bl	8000b40 <__aeabi_dcmple>
 80122f8:	bb30      	cbnz	r0, 8012348 <_printf_float+0xc0>
 80122fa:	2200      	movs	r2, #0
 80122fc:	2300      	movs	r3, #0
 80122fe:	4640      	mov	r0, r8
 8012300:	4649      	mov	r1, r9
 8012302:	f7ee fc13 	bl	8000b2c <__aeabi_dcmplt>
 8012306:	b110      	cbz	r0, 801230e <_printf_float+0x86>
 8012308:	232d      	movs	r3, #45	@ 0x2d
 801230a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801230e:	4a91      	ldr	r2, [pc, #580]	@ (8012554 <_printf_float+0x2cc>)
 8012310:	4b91      	ldr	r3, [pc, #580]	@ (8012558 <_printf_float+0x2d0>)
 8012312:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8012316:	bf8c      	ite	hi
 8012318:	4690      	movhi	r8, r2
 801231a:	4698      	movls	r8, r3
 801231c:	2303      	movs	r3, #3
 801231e:	6123      	str	r3, [r4, #16]
 8012320:	f02b 0304 	bic.w	r3, fp, #4
 8012324:	6023      	str	r3, [r4, #0]
 8012326:	f04f 0900 	mov.w	r9, #0
 801232a:	9700      	str	r7, [sp, #0]
 801232c:	4633      	mov	r3, r6
 801232e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8012330:	4621      	mov	r1, r4
 8012332:	4628      	mov	r0, r5
 8012334:	f000 f9d2 	bl	80126dc <_printf_common>
 8012338:	3001      	adds	r0, #1
 801233a:	f040 808d 	bne.w	8012458 <_printf_float+0x1d0>
 801233e:	f04f 30ff 	mov.w	r0, #4294967295
 8012342:	b00d      	add	sp, #52	@ 0x34
 8012344:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012348:	4642      	mov	r2, r8
 801234a:	464b      	mov	r3, r9
 801234c:	4640      	mov	r0, r8
 801234e:	4649      	mov	r1, r9
 8012350:	f7ee fc14 	bl	8000b7c <__aeabi_dcmpun>
 8012354:	b140      	cbz	r0, 8012368 <_printf_float+0xe0>
 8012356:	464b      	mov	r3, r9
 8012358:	2b00      	cmp	r3, #0
 801235a:	bfbc      	itt	lt
 801235c:	232d      	movlt	r3, #45	@ 0x2d
 801235e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8012362:	4a7e      	ldr	r2, [pc, #504]	@ (801255c <_printf_float+0x2d4>)
 8012364:	4b7e      	ldr	r3, [pc, #504]	@ (8012560 <_printf_float+0x2d8>)
 8012366:	e7d4      	b.n	8012312 <_printf_float+0x8a>
 8012368:	6863      	ldr	r3, [r4, #4]
 801236a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801236e:	9206      	str	r2, [sp, #24]
 8012370:	1c5a      	adds	r2, r3, #1
 8012372:	d13b      	bne.n	80123ec <_printf_float+0x164>
 8012374:	2306      	movs	r3, #6
 8012376:	6063      	str	r3, [r4, #4]
 8012378:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801237c:	2300      	movs	r3, #0
 801237e:	6022      	str	r2, [r4, #0]
 8012380:	9303      	str	r3, [sp, #12]
 8012382:	ab0a      	add	r3, sp, #40	@ 0x28
 8012384:	e9cd a301 	strd	sl, r3, [sp, #4]
 8012388:	ab09      	add	r3, sp, #36	@ 0x24
 801238a:	9300      	str	r3, [sp, #0]
 801238c:	6861      	ldr	r1, [r4, #4]
 801238e:	ec49 8b10 	vmov	d0, r8, r9
 8012392:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8012396:	4628      	mov	r0, r5
 8012398:	f7ff fed6 	bl	8012148 <__cvt>
 801239c:	9b06      	ldr	r3, [sp, #24]
 801239e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80123a0:	2b47      	cmp	r3, #71	@ 0x47
 80123a2:	4680      	mov	r8, r0
 80123a4:	d129      	bne.n	80123fa <_printf_float+0x172>
 80123a6:	1cc8      	adds	r0, r1, #3
 80123a8:	db02      	blt.n	80123b0 <_printf_float+0x128>
 80123aa:	6863      	ldr	r3, [r4, #4]
 80123ac:	4299      	cmp	r1, r3
 80123ae:	dd41      	ble.n	8012434 <_printf_float+0x1ac>
 80123b0:	f1aa 0a02 	sub.w	sl, sl, #2
 80123b4:	fa5f fa8a 	uxtb.w	sl, sl
 80123b8:	3901      	subs	r1, #1
 80123ba:	4652      	mov	r2, sl
 80123bc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80123c0:	9109      	str	r1, [sp, #36]	@ 0x24
 80123c2:	f7ff ff26 	bl	8012212 <__exponent>
 80123c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80123c8:	1813      	adds	r3, r2, r0
 80123ca:	2a01      	cmp	r2, #1
 80123cc:	4681      	mov	r9, r0
 80123ce:	6123      	str	r3, [r4, #16]
 80123d0:	dc02      	bgt.n	80123d8 <_printf_float+0x150>
 80123d2:	6822      	ldr	r2, [r4, #0]
 80123d4:	07d2      	lsls	r2, r2, #31
 80123d6:	d501      	bpl.n	80123dc <_printf_float+0x154>
 80123d8:	3301      	adds	r3, #1
 80123da:	6123      	str	r3, [r4, #16]
 80123dc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80123e0:	2b00      	cmp	r3, #0
 80123e2:	d0a2      	beq.n	801232a <_printf_float+0xa2>
 80123e4:	232d      	movs	r3, #45	@ 0x2d
 80123e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80123ea:	e79e      	b.n	801232a <_printf_float+0xa2>
 80123ec:	9a06      	ldr	r2, [sp, #24]
 80123ee:	2a47      	cmp	r2, #71	@ 0x47
 80123f0:	d1c2      	bne.n	8012378 <_printf_float+0xf0>
 80123f2:	2b00      	cmp	r3, #0
 80123f4:	d1c0      	bne.n	8012378 <_printf_float+0xf0>
 80123f6:	2301      	movs	r3, #1
 80123f8:	e7bd      	b.n	8012376 <_printf_float+0xee>
 80123fa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80123fe:	d9db      	bls.n	80123b8 <_printf_float+0x130>
 8012400:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8012404:	d118      	bne.n	8012438 <_printf_float+0x1b0>
 8012406:	2900      	cmp	r1, #0
 8012408:	6863      	ldr	r3, [r4, #4]
 801240a:	dd0b      	ble.n	8012424 <_printf_float+0x19c>
 801240c:	6121      	str	r1, [r4, #16]
 801240e:	b913      	cbnz	r3, 8012416 <_printf_float+0x18e>
 8012410:	6822      	ldr	r2, [r4, #0]
 8012412:	07d0      	lsls	r0, r2, #31
 8012414:	d502      	bpl.n	801241c <_printf_float+0x194>
 8012416:	3301      	adds	r3, #1
 8012418:	440b      	add	r3, r1
 801241a:	6123      	str	r3, [r4, #16]
 801241c:	65a1      	str	r1, [r4, #88]	@ 0x58
 801241e:	f04f 0900 	mov.w	r9, #0
 8012422:	e7db      	b.n	80123dc <_printf_float+0x154>
 8012424:	b913      	cbnz	r3, 801242c <_printf_float+0x1a4>
 8012426:	6822      	ldr	r2, [r4, #0]
 8012428:	07d2      	lsls	r2, r2, #31
 801242a:	d501      	bpl.n	8012430 <_printf_float+0x1a8>
 801242c:	3302      	adds	r3, #2
 801242e:	e7f4      	b.n	801241a <_printf_float+0x192>
 8012430:	2301      	movs	r3, #1
 8012432:	e7f2      	b.n	801241a <_printf_float+0x192>
 8012434:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8012438:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801243a:	4299      	cmp	r1, r3
 801243c:	db05      	blt.n	801244a <_printf_float+0x1c2>
 801243e:	6823      	ldr	r3, [r4, #0]
 8012440:	6121      	str	r1, [r4, #16]
 8012442:	07d8      	lsls	r0, r3, #31
 8012444:	d5ea      	bpl.n	801241c <_printf_float+0x194>
 8012446:	1c4b      	adds	r3, r1, #1
 8012448:	e7e7      	b.n	801241a <_printf_float+0x192>
 801244a:	2900      	cmp	r1, #0
 801244c:	bfd4      	ite	le
 801244e:	f1c1 0202 	rsble	r2, r1, #2
 8012452:	2201      	movgt	r2, #1
 8012454:	4413      	add	r3, r2
 8012456:	e7e0      	b.n	801241a <_printf_float+0x192>
 8012458:	6823      	ldr	r3, [r4, #0]
 801245a:	055a      	lsls	r2, r3, #21
 801245c:	d407      	bmi.n	801246e <_printf_float+0x1e6>
 801245e:	6923      	ldr	r3, [r4, #16]
 8012460:	4642      	mov	r2, r8
 8012462:	4631      	mov	r1, r6
 8012464:	4628      	mov	r0, r5
 8012466:	47b8      	blx	r7
 8012468:	3001      	adds	r0, #1
 801246a:	d12b      	bne.n	80124c4 <_printf_float+0x23c>
 801246c:	e767      	b.n	801233e <_printf_float+0xb6>
 801246e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8012472:	f240 80dd 	bls.w	8012630 <_printf_float+0x3a8>
 8012476:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801247a:	2200      	movs	r2, #0
 801247c:	2300      	movs	r3, #0
 801247e:	f7ee fb4b 	bl	8000b18 <__aeabi_dcmpeq>
 8012482:	2800      	cmp	r0, #0
 8012484:	d033      	beq.n	80124ee <_printf_float+0x266>
 8012486:	4a37      	ldr	r2, [pc, #220]	@ (8012564 <_printf_float+0x2dc>)
 8012488:	2301      	movs	r3, #1
 801248a:	4631      	mov	r1, r6
 801248c:	4628      	mov	r0, r5
 801248e:	47b8      	blx	r7
 8012490:	3001      	adds	r0, #1
 8012492:	f43f af54 	beq.w	801233e <_printf_float+0xb6>
 8012496:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801249a:	4543      	cmp	r3, r8
 801249c:	db02      	blt.n	80124a4 <_printf_float+0x21c>
 801249e:	6823      	ldr	r3, [r4, #0]
 80124a0:	07d8      	lsls	r0, r3, #31
 80124a2:	d50f      	bpl.n	80124c4 <_printf_float+0x23c>
 80124a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80124a8:	4631      	mov	r1, r6
 80124aa:	4628      	mov	r0, r5
 80124ac:	47b8      	blx	r7
 80124ae:	3001      	adds	r0, #1
 80124b0:	f43f af45 	beq.w	801233e <_printf_float+0xb6>
 80124b4:	f04f 0900 	mov.w	r9, #0
 80124b8:	f108 38ff 	add.w	r8, r8, #4294967295
 80124bc:	f104 0a1a 	add.w	sl, r4, #26
 80124c0:	45c8      	cmp	r8, r9
 80124c2:	dc09      	bgt.n	80124d8 <_printf_float+0x250>
 80124c4:	6823      	ldr	r3, [r4, #0]
 80124c6:	079b      	lsls	r3, r3, #30
 80124c8:	f100 8103 	bmi.w	80126d2 <_printf_float+0x44a>
 80124cc:	68e0      	ldr	r0, [r4, #12]
 80124ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80124d0:	4298      	cmp	r0, r3
 80124d2:	bfb8      	it	lt
 80124d4:	4618      	movlt	r0, r3
 80124d6:	e734      	b.n	8012342 <_printf_float+0xba>
 80124d8:	2301      	movs	r3, #1
 80124da:	4652      	mov	r2, sl
 80124dc:	4631      	mov	r1, r6
 80124de:	4628      	mov	r0, r5
 80124e0:	47b8      	blx	r7
 80124e2:	3001      	adds	r0, #1
 80124e4:	f43f af2b 	beq.w	801233e <_printf_float+0xb6>
 80124e8:	f109 0901 	add.w	r9, r9, #1
 80124ec:	e7e8      	b.n	80124c0 <_printf_float+0x238>
 80124ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80124f0:	2b00      	cmp	r3, #0
 80124f2:	dc39      	bgt.n	8012568 <_printf_float+0x2e0>
 80124f4:	4a1b      	ldr	r2, [pc, #108]	@ (8012564 <_printf_float+0x2dc>)
 80124f6:	2301      	movs	r3, #1
 80124f8:	4631      	mov	r1, r6
 80124fa:	4628      	mov	r0, r5
 80124fc:	47b8      	blx	r7
 80124fe:	3001      	adds	r0, #1
 8012500:	f43f af1d 	beq.w	801233e <_printf_float+0xb6>
 8012504:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8012508:	ea59 0303 	orrs.w	r3, r9, r3
 801250c:	d102      	bne.n	8012514 <_printf_float+0x28c>
 801250e:	6823      	ldr	r3, [r4, #0]
 8012510:	07d9      	lsls	r1, r3, #31
 8012512:	d5d7      	bpl.n	80124c4 <_printf_float+0x23c>
 8012514:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012518:	4631      	mov	r1, r6
 801251a:	4628      	mov	r0, r5
 801251c:	47b8      	blx	r7
 801251e:	3001      	adds	r0, #1
 8012520:	f43f af0d 	beq.w	801233e <_printf_float+0xb6>
 8012524:	f04f 0a00 	mov.w	sl, #0
 8012528:	f104 0b1a 	add.w	fp, r4, #26
 801252c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801252e:	425b      	negs	r3, r3
 8012530:	4553      	cmp	r3, sl
 8012532:	dc01      	bgt.n	8012538 <_printf_float+0x2b0>
 8012534:	464b      	mov	r3, r9
 8012536:	e793      	b.n	8012460 <_printf_float+0x1d8>
 8012538:	2301      	movs	r3, #1
 801253a:	465a      	mov	r2, fp
 801253c:	4631      	mov	r1, r6
 801253e:	4628      	mov	r0, r5
 8012540:	47b8      	blx	r7
 8012542:	3001      	adds	r0, #1
 8012544:	f43f aefb 	beq.w	801233e <_printf_float+0xb6>
 8012548:	f10a 0a01 	add.w	sl, sl, #1
 801254c:	e7ee      	b.n	801252c <_printf_float+0x2a4>
 801254e:	bf00      	nop
 8012550:	7fefffff 	.word	0x7fefffff
 8012554:	08016bf0 	.word	0x08016bf0
 8012558:	08016bec 	.word	0x08016bec
 801255c:	08016bf8 	.word	0x08016bf8
 8012560:	08016bf4 	.word	0x08016bf4
 8012564:	08016bfc 	.word	0x08016bfc
 8012568:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801256a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801256e:	4553      	cmp	r3, sl
 8012570:	bfa8      	it	ge
 8012572:	4653      	movge	r3, sl
 8012574:	2b00      	cmp	r3, #0
 8012576:	4699      	mov	r9, r3
 8012578:	dc36      	bgt.n	80125e8 <_printf_float+0x360>
 801257a:	f04f 0b00 	mov.w	fp, #0
 801257e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012582:	f104 021a 	add.w	r2, r4, #26
 8012586:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8012588:	9306      	str	r3, [sp, #24]
 801258a:	eba3 0309 	sub.w	r3, r3, r9
 801258e:	455b      	cmp	r3, fp
 8012590:	dc31      	bgt.n	80125f6 <_printf_float+0x36e>
 8012592:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012594:	459a      	cmp	sl, r3
 8012596:	dc3a      	bgt.n	801260e <_printf_float+0x386>
 8012598:	6823      	ldr	r3, [r4, #0]
 801259a:	07da      	lsls	r2, r3, #31
 801259c:	d437      	bmi.n	801260e <_printf_float+0x386>
 801259e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80125a0:	ebaa 0903 	sub.w	r9, sl, r3
 80125a4:	9b06      	ldr	r3, [sp, #24]
 80125a6:	ebaa 0303 	sub.w	r3, sl, r3
 80125aa:	4599      	cmp	r9, r3
 80125ac:	bfa8      	it	ge
 80125ae:	4699      	movge	r9, r3
 80125b0:	f1b9 0f00 	cmp.w	r9, #0
 80125b4:	dc33      	bgt.n	801261e <_printf_float+0x396>
 80125b6:	f04f 0800 	mov.w	r8, #0
 80125ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80125be:	f104 0b1a 	add.w	fp, r4, #26
 80125c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80125c4:	ebaa 0303 	sub.w	r3, sl, r3
 80125c8:	eba3 0309 	sub.w	r3, r3, r9
 80125cc:	4543      	cmp	r3, r8
 80125ce:	f77f af79 	ble.w	80124c4 <_printf_float+0x23c>
 80125d2:	2301      	movs	r3, #1
 80125d4:	465a      	mov	r2, fp
 80125d6:	4631      	mov	r1, r6
 80125d8:	4628      	mov	r0, r5
 80125da:	47b8      	blx	r7
 80125dc:	3001      	adds	r0, #1
 80125de:	f43f aeae 	beq.w	801233e <_printf_float+0xb6>
 80125e2:	f108 0801 	add.w	r8, r8, #1
 80125e6:	e7ec      	b.n	80125c2 <_printf_float+0x33a>
 80125e8:	4642      	mov	r2, r8
 80125ea:	4631      	mov	r1, r6
 80125ec:	4628      	mov	r0, r5
 80125ee:	47b8      	blx	r7
 80125f0:	3001      	adds	r0, #1
 80125f2:	d1c2      	bne.n	801257a <_printf_float+0x2f2>
 80125f4:	e6a3      	b.n	801233e <_printf_float+0xb6>
 80125f6:	2301      	movs	r3, #1
 80125f8:	4631      	mov	r1, r6
 80125fa:	4628      	mov	r0, r5
 80125fc:	9206      	str	r2, [sp, #24]
 80125fe:	47b8      	blx	r7
 8012600:	3001      	adds	r0, #1
 8012602:	f43f ae9c 	beq.w	801233e <_printf_float+0xb6>
 8012606:	9a06      	ldr	r2, [sp, #24]
 8012608:	f10b 0b01 	add.w	fp, fp, #1
 801260c:	e7bb      	b.n	8012586 <_printf_float+0x2fe>
 801260e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012612:	4631      	mov	r1, r6
 8012614:	4628      	mov	r0, r5
 8012616:	47b8      	blx	r7
 8012618:	3001      	adds	r0, #1
 801261a:	d1c0      	bne.n	801259e <_printf_float+0x316>
 801261c:	e68f      	b.n	801233e <_printf_float+0xb6>
 801261e:	9a06      	ldr	r2, [sp, #24]
 8012620:	464b      	mov	r3, r9
 8012622:	4442      	add	r2, r8
 8012624:	4631      	mov	r1, r6
 8012626:	4628      	mov	r0, r5
 8012628:	47b8      	blx	r7
 801262a:	3001      	adds	r0, #1
 801262c:	d1c3      	bne.n	80125b6 <_printf_float+0x32e>
 801262e:	e686      	b.n	801233e <_printf_float+0xb6>
 8012630:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012634:	f1ba 0f01 	cmp.w	sl, #1
 8012638:	dc01      	bgt.n	801263e <_printf_float+0x3b6>
 801263a:	07db      	lsls	r3, r3, #31
 801263c:	d536      	bpl.n	80126ac <_printf_float+0x424>
 801263e:	2301      	movs	r3, #1
 8012640:	4642      	mov	r2, r8
 8012642:	4631      	mov	r1, r6
 8012644:	4628      	mov	r0, r5
 8012646:	47b8      	blx	r7
 8012648:	3001      	adds	r0, #1
 801264a:	f43f ae78 	beq.w	801233e <_printf_float+0xb6>
 801264e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012652:	4631      	mov	r1, r6
 8012654:	4628      	mov	r0, r5
 8012656:	47b8      	blx	r7
 8012658:	3001      	adds	r0, #1
 801265a:	f43f ae70 	beq.w	801233e <_printf_float+0xb6>
 801265e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8012662:	2200      	movs	r2, #0
 8012664:	2300      	movs	r3, #0
 8012666:	f10a 3aff 	add.w	sl, sl, #4294967295
 801266a:	f7ee fa55 	bl	8000b18 <__aeabi_dcmpeq>
 801266e:	b9c0      	cbnz	r0, 80126a2 <_printf_float+0x41a>
 8012670:	4653      	mov	r3, sl
 8012672:	f108 0201 	add.w	r2, r8, #1
 8012676:	4631      	mov	r1, r6
 8012678:	4628      	mov	r0, r5
 801267a:	47b8      	blx	r7
 801267c:	3001      	adds	r0, #1
 801267e:	d10c      	bne.n	801269a <_printf_float+0x412>
 8012680:	e65d      	b.n	801233e <_printf_float+0xb6>
 8012682:	2301      	movs	r3, #1
 8012684:	465a      	mov	r2, fp
 8012686:	4631      	mov	r1, r6
 8012688:	4628      	mov	r0, r5
 801268a:	47b8      	blx	r7
 801268c:	3001      	adds	r0, #1
 801268e:	f43f ae56 	beq.w	801233e <_printf_float+0xb6>
 8012692:	f108 0801 	add.w	r8, r8, #1
 8012696:	45d0      	cmp	r8, sl
 8012698:	dbf3      	blt.n	8012682 <_printf_float+0x3fa>
 801269a:	464b      	mov	r3, r9
 801269c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80126a0:	e6df      	b.n	8012462 <_printf_float+0x1da>
 80126a2:	f04f 0800 	mov.w	r8, #0
 80126a6:	f104 0b1a 	add.w	fp, r4, #26
 80126aa:	e7f4      	b.n	8012696 <_printf_float+0x40e>
 80126ac:	2301      	movs	r3, #1
 80126ae:	4642      	mov	r2, r8
 80126b0:	e7e1      	b.n	8012676 <_printf_float+0x3ee>
 80126b2:	2301      	movs	r3, #1
 80126b4:	464a      	mov	r2, r9
 80126b6:	4631      	mov	r1, r6
 80126b8:	4628      	mov	r0, r5
 80126ba:	47b8      	blx	r7
 80126bc:	3001      	adds	r0, #1
 80126be:	f43f ae3e 	beq.w	801233e <_printf_float+0xb6>
 80126c2:	f108 0801 	add.w	r8, r8, #1
 80126c6:	68e3      	ldr	r3, [r4, #12]
 80126c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80126ca:	1a5b      	subs	r3, r3, r1
 80126cc:	4543      	cmp	r3, r8
 80126ce:	dcf0      	bgt.n	80126b2 <_printf_float+0x42a>
 80126d0:	e6fc      	b.n	80124cc <_printf_float+0x244>
 80126d2:	f04f 0800 	mov.w	r8, #0
 80126d6:	f104 0919 	add.w	r9, r4, #25
 80126da:	e7f4      	b.n	80126c6 <_printf_float+0x43e>

080126dc <_printf_common>:
 80126dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80126e0:	4616      	mov	r6, r2
 80126e2:	4698      	mov	r8, r3
 80126e4:	688a      	ldr	r2, [r1, #8]
 80126e6:	690b      	ldr	r3, [r1, #16]
 80126e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80126ec:	4293      	cmp	r3, r2
 80126ee:	bfb8      	it	lt
 80126f0:	4613      	movlt	r3, r2
 80126f2:	6033      	str	r3, [r6, #0]
 80126f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80126f8:	4607      	mov	r7, r0
 80126fa:	460c      	mov	r4, r1
 80126fc:	b10a      	cbz	r2, 8012702 <_printf_common+0x26>
 80126fe:	3301      	adds	r3, #1
 8012700:	6033      	str	r3, [r6, #0]
 8012702:	6823      	ldr	r3, [r4, #0]
 8012704:	0699      	lsls	r1, r3, #26
 8012706:	bf42      	ittt	mi
 8012708:	6833      	ldrmi	r3, [r6, #0]
 801270a:	3302      	addmi	r3, #2
 801270c:	6033      	strmi	r3, [r6, #0]
 801270e:	6825      	ldr	r5, [r4, #0]
 8012710:	f015 0506 	ands.w	r5, r5, #6
 8012714:	d106      	bne.n	8012724 <_printf_common+0x48>
 8012716:	f104 0a19 	add.w	sl, r4, #25
 801271a:	68e3      	ldr	r3, [r4, #12]
 801271c:	6832      	ldr	r2, [r6, #0]
 801271e:	1a9b      	subs	r3, r3, r2
 8012720:	42ab      	cmp	r3, r5
 8012722:	dc26      	bgt.n	8012772 <_printf_common+0x96>
 8012724:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012728:	6822      	ldr	r2, [r4, #0]
 801272a:	3b00      	subs	r3, #0
 801272c:	bf18      	it	ne
 801272e:	2301      	movne	r3, #1
 8012730:	0692      	lsls	r2, r2, #26
 8012732:	d42b      	bmi.n	801278c <_printf_common+0xb0>
 8012734:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012738:	4641      	mov	r1, r8
 801273a:	4638      	mov	r0, r7
 801273c:	47c8      	blx	r9
 801273e:	3001      	adds	r0, #1
 8012740:	d01e      	beq.n	8012780 <_printf_common+0xa4>
 8012742:	6823      	ldr	r3, [r4, #0]
 8012744:	6922      	ldr	r2, [r4, #16]
 8012746:	f003 0306 	and.w	r3, r3, #6
 801274a:	2b04      	cmp	r3, #4
 801274c:	bf02      	ittt	eq
 801274e:	68e5      	ldreq	r5, [r4, #12]
 8012750:	6833      	ldreq	r3, [r6, #0]
 8012752:	1aed      	subeq	r5, r5, r3
 8012754:	68a3      	ldr	r3, [r4, #8]
 8012756:	bf0c      	ite	eq
 8012758:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801275c:	2500      	movne	r5, #0
 801275e:	4293      	cmp	r3, r2
 8012760:	bfc4      	itt	gt
 8012762:	1a9b      	subgt	r3, r3, r2
 8012764:	18ed      	addgt	r5, r5, r3
 8012766:	2600      	movs	r6, #0
 8012768:	341a      	adds	r4, #26
 801276a:	42b5      	cmp	r5, r6
 801276c:	d11a      	bne.n	80127a4 <_printf_common+0xc8>
 801276e:	2000      	movs	r0, #0
 8012770:	e008      	b.n	8012784 <_printf_common+0xa8>
 8012772:	2301      	movs	r3, #1
 8012774:	4652      	mov	r2, sl
 8012776:	4641      	mov	r1, r8
 8012778:	4638      	mov	r0, r7
 801277a:	47c8      	blx	r9
 801277c:	3001      	adds	r0, #1
 801277e:	d103      	bne.n	8012788 <_printf_common+0xac>
 8012780:	f04f 30ff 	mov.w	r0, #4294967295
 8012784:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012788:	3501      	adds	r5, #1
 801278a:	e7c6      	b.n	801271a <_printf_common+0x3e>
 801278c:	18e1      	adds	r1, r4, r3
 801278e:	1c5a      	adds	r2, r3, #1
 8012790:	2030      	movs	r0, #48	@ 0x30
 8012792:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012796:	4422      	add	r2, r4
 8012798:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801279c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80127a0:	3302      	adds	r3, #2
 80127a2:	e7c7      	b.n	8012734 <_printf_common+0x58>
 80127a4:	2301      	movs	r3, #1
 80127a6:	4622      	mov	r2, r4
 80127a8:	4641      	mov	r1, r8
 80127aa:	4638      	mov	r0, r7
 80127ac:	47c8      	blx	r9
 80127ae:	3001      	adds	r0, #1
 80127b0:	d0e6      	beq.n	8012780 <_printf_common+0xa4>
 80127b2:	3601      	adds	r6, #1
 80127b4:	e7d9      	b.n	801276a <_printf_common+0x8e>
	...

080127b8 <_printf_i>:
 80127b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80127bc:	7e0f      	ldrb	r7, [r1, #24]
 80127be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80127c0:	2f78      	cmp	r7, #120	@ 0x78
 80127c2:	4691      	mov	r9, r2
 80127c4:	4680      	mov	r8, r0
 80127c6:	460c      	mov	r4, r1
 80127c8:	469a      	mov	sl, r3
 80127ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80127ce:	d807      	bhi.n	80127e0 <_printf_i+0x28>
 80127d0:	2f62      	cmp	r7, #98	@ 0x62
 80127d2:	d80a      	bhi.n	80127ea <_printf_i+0x32>
 80127d4:	2f00      	cmp	r7, #0
 80127d6:	f000 80d1 	beq.w	801297c <_printf_i+0x1c4>
 80127da:	2f58      	cmp	r7, #88	@ 0x58
 80127dc:	f000 80b8 	beq.w	8012950 <_printf_i+0x198>
 80127e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80127e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80127e8:	e03a      	b.n	8012860 <_printf_i+0xa8>
 80127ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80127ee:	2b15      	cmp	r3, #21
 80127f0:	d8f6      	bhi.n	80127e0 <_printf_i+0x28>
 80127f2:	a101      	add	r1, pc, #4	@ (adr r1, 80127f8 <_printf_i+0x40>)
 80127f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80127f8:	08012851 	.word	0x08012851
 80127fc:	08012865 	.word	0x08012865
 8012800:	080127e1 	.word	0x080127e1
 8012804:	080127e1 	.word	0x080127e1
 8012808:	080127e1 	.word	0x080127e1
 801280c:	080127e1 	.word	0x080127e1
 8012810:	08012865 	.word	0x08012865
 8012814:	080127e1 	.word	0x080127e1
 8012818:	080127e1 	.word	0x080127e1
 801281c:	080127e1 	.word	0x080127e1
 8012820:	080127e1 	.word	0x080127e1
 8012824:	08012963 	.word	0x08012963
 8012828:	0801288f 	.word	0x0801288f
 801282c:	0801291d 	.word	0x0801291d
 8012830:	080127e1 	.word	0x080127e1
 8012834:	080127e1 	.word	0x080127e1
 8012838:	08012985 	.word	0x08012985
 801283c:	080127e1 	.word	0x080127e1
 8012840:	0801288f 	.word	0x0801288f
 8012844:	080127e1 	.word	0x080127e1
 8012848:	080127e1 	.word	0x080127e1
 801284c:	08012925 	.word	0x08012925
 8012850:	6833      	ldr	r3, [r6, #0]
 8012852:	1d1a      	adds	r2, r3, #4
 8012854:	681b      	ldr	r3, [r3, #0]
 8012856:	6032      	str	r2, [r6, #0]
 8012858:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801285c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012860:	2301      	movs	r3, #1
 8012862:	e09c      	b.n	801299e <_printf_i+0x1e6>
 8012864:	6833      	ldr	r3, [r6, #0]
 8012866:	6820      	ldr	r0, [r4, #0]
 8012868:	1d19      	adds	r1, r3, #4
 801286a:	6031      	str	r1, [r6, #0]
 801286c:	0606      	lsls	r6, r0, #24
 801286e:	d501      	bpl.n	8012874 <_printf_i+0xbc>
 8012870:	681d      	ldr	r5, [r3, #0]
 8012872:	e003      	b.n	801287c <_printf_i+0xc4>
 8012874:	0645      	lsls	r5, r0, #25
 8012876:	d5fb      	bpl.n	8012870 <_printf_i+0xb8>
 8012878:	f9b3 5000 	ldrsh.w	r5, [r3]
 801287c:	2d00      	cmp	r5, #0
 801287e:	da03      	bge.n	8012888 <_printf_i+0xd0>
 8012880:	232d      	movs	r3, #45	@ 0x2d
 8012882:	426d      	negs	r5, r5
 8012884:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012888:	4858      	ldr	r0, [pc, #352]	@ (80129ec <_printf_i+0x234>)
 801288a:	230a      	movs	r3, #10
 801288c:	e011      	b.n	80128b2 <_printf_i+0xfa>
 801288e:	6821      	ldr	r1, [r4, #0]
 8012890:	6833      	ldr	r3, [r6, #0]
 8012892:	0608      	lsls	r0, r1, #24
 8012894:	f853 5b04 	ldr.w	r5, [r3], #4
 8012898:	d402      	bmi.n	80128a0 <_printf_i+0xe8>
 801289a:	0649      	lsls	r1, r1, #25
 801289c:	bf48      	it	mi
 801289e:	b2ad      	uxthmi	r5, r5
 80128a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80128a2:	4852      	ldr	r0, [pc, #328]	@ (80129ec <_printf_i+0x234>)
 80128a4:	6033      	str	r3, [r6, #0]
 80128a6:	bf14      	ite	ne
 80128a8:	230a      	movne	r3, #10
 80128aa:	2308      	moveq	r3, #8
 80128ac:	2100      	movs	r1, #0
 80128ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80128b2:	6866      	ldr	r6, [r4, #4]
 80128b4:	60a6      	str	r6, [r4, #8]
 80128b6:	2e00      	cmp	r6, #0
 80128b8:	db05      	blt.n	80128c6 <_printf_i+0x10e>
 80128ba:	6821      	ldr	r1, [r4, #0]
 80128bc:	432e      	orrs	r6, r5
 80128be:	f021 0104 	bic.w	r1, r1, #4
 80128c2:	6021      	str	r1, [r4, #0]
 80128c4:	d04b      	beq.n	801295e <_printf_i+0x1a6>
 80128c6:	4616      	mov	r6, r2
 80128c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80128cc:	fb03 5711 	mls	r7, r3, r1, r5
 80128d0:	5dc7      	ldrb	r7, [r0, r7]
 80128d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80128d6:	462f      	mov	r7, r5
 80128d8:	42bb      	cmp	r3, r7
 80128da:	460d      	mov	r5, r1
 80128dc:	d9f4      	bls.n	80128c8 <_printf_i+0x110>
 80128de:	2b08      	cmp	r3, #8
 80128e0:	d10b      	bne.n	80128fa <_printf_i+0x142>
 80128e2:	6823      	ldr	r3, [r4, #0]
 80128e4:	07df      	lsls	r7, r3, #31
 80128e6:	d508      	bpl.n	80128fa <_printf_i+0x142>
 80128e8:	6923      	ldr	r3, [r4, #16]
 80128ea:	6861      	ldr	r1, [r4, #4]
 80128ec:	4299      	cmp	r1, r3
 80128ee:	bfde      	ittt	le
 80128f0:	2330      	movle	r3, #48	@ 0x30
 80128f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80128f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80128fa:	1b92      	subs	r2, r2, r6
 80128fc:	6122      	str	r2, [r4, #16]
 80128fe:	f8cd a000 	str.w	sl, [sp]
 8012902:	464b      	mov	r3, r9
 8012904:	aa03      	add	r2, sp, #12
 8012906:	4621      	mov	r1, r4
 8012908:	4640      	mov	r0, r8
 801290a:	f7ff fee7 	bl	80126dc <_printf_common>
 801290e:	3001      	adds	r0, #1
 8012910:	d14a      	bne.n	80129a8 <_printf_i+0x1f0>
 8012912:	f04f 30ff 	mov.w	r0, #4294967295
 8012916:	b004      	add	sp, #16
 8012918:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801291c:	6823      	ldr	r3, [r4, #0]
 801291e:	f043 0320 	orr.w	r3, r3, #32
 8012922:	6023      	str	r3, [r4, #0]
 8012924:	4832      	ldr	r0, [pc, #200]	@ (80129f0 <_printf_i+0x238>)
 8012926:	2778      	movs	r7, #120	@ 0x78
 8012928:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801292c:	6823      	ldr	r3, [r4, #0]
 801292e:	6831      	ldr	r1, [r6, #0]
 8012930:	061f      	lsls	r7, r3, #24
 8012932:	f851 5b04 	ldr.w	r5, [r1], #4
 8012936:	d402      	bmi.n	801293e <_printf_i+0x186>
 8012938:	065f      	lsls	r7, r3, #25
 801293a:	bf48      	it	mi
 801293c:	b2ad      	uxthmi	r5, r5
 801293e:	6031      	str	r1, [r6, #0]
 8012940:	07d9      	lsls	r1, r3, #31
 8012942:	bf44      	itt	mi
 8012944:	f043 0320 	orrmi.w	r3, r3, #32
 8012948:	6023      	strmi	r3, [r4, #0]
 801294a:	b11d      	cbz	r5, 8012954 <_printf_i+0x19c>
 801294c:	2310      	movs	r3, #16
 801294e:	e7ad      	b.n	80128ac <_printf_i+0xf4>
 8012950:	4826      	ldr	r0, [pc, #152]	@ (80129ec <_printf_i+0x234>)
 8012952:	e7e9      	b.n	8012928 <_printf_i+0x170>
 8012954:	6823      	ldr	r3, [r4, #0]
 8012956:	f023 0320 	bic.w	r3, r3, #32
 801295a:	6023      	str	r3, [r4, #0]
 801295c:	e7f6      	b.n	801294c <_printf_i+0x194>
 801295e:	4616      	mov	r6, r2
 8012960:	e7bd      	b.n	80128de <_printf_i+0x126>
 8012962:	6833      	ldr	r3, [r6, #0]
 8012964:	6825      	ldr	r5, [r4, #0]
 8012966:	6961      	ldr	r1, [r4, #20]
 8012968:	1d18      	adds	r0, r3, #4
 801296a:	6030      	str	r0, [r6, #0]
 801296c:	062e      	lsls	r6, r5, #24
 801296e:	681b      	ldr	r3, [r3, #0]
 8012970:	d501      	bpl.n	8012976 <_printf_i+0x1be>
 8012972:	6019      	str	r1, [r3, #0]
 8012974:	e002      	b.n	801297c <_printf_i+0x1c4>
 8012976:	0668      	lsls	r0, r5, #25
 8012978:	d5fb      	bpl.n	8012972 <_printf_i+0x1ba>
 801297a:	8019      	strh	r1, [r3, #0]
 801297c:	2300      	movs	r3, #0
 801297e:	6123      	str	r3, [r4, #16]
 8012980:	4616      	mov	r6, r2
 8012982:	e7bc      	b.n	80128fe <_printf_i+0x146>
 8012984:	6833      	ldr	r3, [r6, #0]
 8012986:	1d1a      	adds	r2, r3, #4
 8012988:	6032      	str	r2, [r6, #0]
 801298a:	681e      	ldr	r6, [r3, #0]
 801298c:	6862      	ldr	r2, [r4, #4]
 801298e:	2100      	movs	r1, #0
 8012990:	4630      	mov	r0, r6
 8012992:	f7ed fc45 	bl	8000220 <memchr>
 8012996:	b108      	cbz	r0, 801299c <_printf_i+0x1e4>
 8012998:	1b80      	subs	r0, r0, r6
 801299a:	6060      	str	r0, [r4, #4]
 801299c:	6863      	ldr	r3, [r4, #4]
 801299e:	6123      	str	r3, [r4, #16]
 80129a0:	2300      	movs	r3, #0
 80129a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80129a6:	e7aa      	b.n	80128fe <_printf_i+0x146>
 80129a8:	6923      	ldr	r3, [r4, #16]
 80129aa:	4632      	mov	r2, r6
 80129ac:	4649      	mov	r1, r9
 80129ae:	4640      	mov	r0, r8
 80129b0:	47d0      	blx	sl
 80129b2:	3001      	adds	r0, #1
 80129b4:	d0ad      	beq.n	8012912 <_printf_i+0x15a>
 80129b6:	6823      	ldr	r3, [r4, #0]
 80129b8:	079b      	lsls	r3, r3, #30
 80129ba:	d413      	bmi.n	80129e4 <_printf_i+0x22c>
 80129bc:	68e0      	ldr	r0, [r4, #12]
 80129be:	9b03      	ldr	r3, [sp, #12]
 80129c0:	4298      	cmp	r0, r3
 80129c2:	bfb8      	it	lt
 80129c4:	4618      	movlt	r0, r3
 80129c6:	e7a6      	b.n	8012916 <_printf_i+0x15e>
 80129c8:	2301      	movs	r3, #1
 80129ca:	4632      	mov	r2, r6
 80129cc:	4649      	mov	r1, r9
 80129ce:	4640      	mov	r0, r8
 80129d0:	47d0      	blx	sl
 80129d2:	3001      	adds	r0, #1
 80129d4:	d09d      	beq.n	8012912 <_printf_i+0x15a>
 80129d6:	3501      	adds	r5, #1
 80129d8:	68e3      	ldr	r3, [r4, #12]
 80129da:	9903      	ldr	r1, [sp, #12]
 80129dc:	1a5b      	subs	r3, r3, r1
 80129de:	42ab      	cmp	r3, r5
 80129e0:	dcf2      	bgt.n	80129c8 <_printf_i+0x210>
 80129e2:	e7eb      	b.n	80129bc <_printf_i+0x204>
 80129e4:	2500      	movs	r5, #0
 80129e6:	f104 0619 	add.w	r6, r4, #25
 80129ea:	e7f5      	b.n	80129d8 <_printf_i+0x220>
 80129ec:	08016bfe 	.word	0x08016bfe
 80129f0:	08016c0f 	.word	0x08016c0f

080129f4 <std>:
 80129f4:	2300      	movs	r3, #0
 80129f6:	b510      	push	{r4, lr}
 80129f8:	4604      	mov	r4, r0
 80129fa:	e9c0 3300 	strd	r3, r3, [r0]
 80129fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012a02:	6083      	str	r3, [r0, #8]
 8012a04:	8181      	strh	r1, [r0, #12]
 8012a06:	6643      	str	r3, [r0, #100]	@ 0x64
 8012a08:	81c2      	strh	r2, [r0, #14]
 8012a0a:	6183      	str	r3, [r0, #24]
 8012a0c:	4619      	mov	r1, r3
 8012a0e:	2208      	movs	r2, #8
 8012a10:	305c      	adds	r0, #92	@ 0x5c
 8012a12:	f000 f966 	bl	8012ce2 <memset>
 8012a16:	4b0d      	ldr	r3, [pc, #52]	@ (8012a4c <std+0x58>)
 8012a18:	6263      	str	r3, [r4, #36]	@ 0x24
 8012a1a:	4b0d      	ldr	r3, [pc, #52]	@ (8012a50 <std+0x5c>)
 8012a1c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8012a1e:	4b0d      	ldr	r3, [pc, #52]	@ (8012a54 <std+0x60>)
 8012a20:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012a22:	4b0d      	ldr	r3, [pc, #52]	@ (8012a58 <std+0x64>)
 8012a24:	6323      	str	r3, [r4, #48]	@ 0x30
 8012a26:	4b0d      	ldr	r3, [pc, #52]	@ (8012a5c <std+0x68>)
 8012a28:	6224      	str	r4, [r4, #32]
 8012a2a:	429c      	cmp	r4, r3
 8012a2c:	d006      	beq.n	8012a3c <std+0x48>
 8012a2e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8012a32:	4294      	cmp	r4, r2
 8012a34:	d002      	beq.n	8012a3c <std+0x48>
 8012a36:	33d0      	adds	r3, #208	@ 0xd0
 8012a38:	429c      	cmp	r4, r3
 8012a3a:	d105      	bne.n	8012a48 <std+0x54>
 8012a3c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8012a40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012a44:	f000 b9ca 	b.w	8012ddc <__retarget_lock_init_recursive>
 8012a48:	bd10      	pop	{r4, pc}
 8012a4a:	bf00      	nop
 8012a4c:	08012c29 	.word	0x08012c29
 8012a50:	08012c4b 	.word	0x08012c4b
 8012a54:	08012c83 	.word	0x08012c83
 8012a58:	08012ca7 	.word	0x08012ca7
 8012a5c:	20003608 	.word	0x20003608

08012a60 <stdio_exit_handler>:
 8012a60:	4a02      	ldr	r2, [pc, #8]	@ (8012a6c <stdio_exit_handler+0xc>)
 8012a62:	4903      	ldr	r1, [pc, #12]	@ (8012a70 <stdio_exit_handler+0x10>)
 8012a64:	4803      	ldr	r0, [pc, #12]	@ (8012a74 <stdio_exit_handler+0x14>)
 8012a66:	f000 b869 	b.w	8012b3c <_fwalk_sglue>
 8012a6a:	bf00      	nop
 8012a6c:	200001a0 	.word	0x200001a0
 8012a70:	0801475d 	.word	0x0801475d
 8012a74:	200001b0 	.word	0x200001b0

08012a78 <cleanup_stdio>:
 8012a78:	6841      	ldr	r1, [r0, #4]
 8012a7a:	4b0c      	ldr	r3, [pc, #48]	@ (8012aac <cleanup_stdio+0x34>)
 8012a7c:	4299      	cmp	r1, r3
 8012a7e:	b510      	push	{r4, lr}
 8012a80:	4604      	mov	r4, r0
 8012a82:	d001      	beq.n	8012a88 <cleanup_stdio+0x10>
 8012a84:	f001 fe6a 	bl	801475c <_fflush_r>
 8012a88:	68a1      	ldr	r1, [r4, #8]
 8012a8a:	4b09      	ldr	r3, [pc, #36]	@ (8012ab0 <cleanup_stdio+0x38>)
 8012a8c:	4299      	cmp	r1, r3
 8012a8e:	d002      	beq.n	8012a96 <cleanup_stdio+0x1e>
 8012a90:	4620      	mov	r0, r4
 8012a92:	f001 fe63 	bl	801475c <_fflush_r>
 8012a96:	68e1      	ldr	r1, [r4, #12]
 8012a98:	4b06      	ldr	r3, [pc, #24]	@ (8012ab4 <cleanup_stdio+0x3c>)
 8012a9a:	4299      	cmp	r1, r3
 8012a9c:	d004      	beq.n	8012aa8 <cleanup_stdio+0x30>
 8012a9e:	4620      	mov	r0, r4
 8012aa0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012aa4:	f001 be5a 	b.w	801475c <_fflush_r>
 8012aa8:	bd10      	pop	{r4, pc}
 8012aaa:	bf00      	nop
 8012aac:	20003608 	.word	0x20003608
 8012ab0:	20003670 	.word	0x20003670
 8012ab4:	200036d8 	.word	0x200036d8

08012ab8 <global_stdio_init.part.0>:
 8012ab8:	b510      	push	{r4, lr}
 8012aba:	4b0b      	ldr	r3, [pc, #44]	@ (8012ae8 <global_stdio_init.part.0+0x30>)
 8012abc:	4c0b      	ldr	r4, [pc, #44]	@ (8012aec <global_stdio_init.part.0+0x34>)
 8012abe:	4a0c      	ldr	r2, [pc, #48]	@ (8012af0 <global_stdio_init.part.0+0x38>)
 8012ac0:	601a      	str	r2, [r3, #0]
 8012ac2:	4620      	mov	r0, r4
 8012ac4:	2200      	movs	r2, #0
 8012ac6:	2104      	movs	r1, #4
 8012ac8:	f7ff ff94 	bl	80129f4 <std>
 8012acc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012ad0:	2201      	movs	r2, #1
 8012ad2:	2109      	movs	r1, #9
 8012ad4:	f7ff ff8e 	bl	80129f4 <std>
 8012ad8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012adc:	2202      	movs	r2, #2
 8012ade:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012ae2:	2112      	movs	r1, #18
 8012ae4:	f7ff bf86 	b.w	80129f4 <std>
 8012ae8:	20003740 	.word	0x20003740
 8012aec:	20003608 	.word	0x20003608
 8012af0:	08012a61 	.word	0x08012a61

08012af4 <__sfp_lock_acquire>:
 8012af4:	4801      	ldr	r0, [pc, #4]	@ (8012afc <__sfp_lock_acquire+0x8>)
 8012af6:	f000 b972 	b.w	8012dde <__retarget_lock_acquire_recursive>
 8012afa:	bf00      	nop
 8012afc:	20003749 	.word	0x20003749

08012b00 <__sfp_lock_release>:
 8012b00:	4801      	ldr	r0, [pc, #4]	@ (8012b08 <__sfp_lock_release+0x8>)
 8012b02:	f000 b96d 	b.w	8012de0 <__retarget_lock_release_recursive>
 8012b06:	bf00      	nop
 8012b08:	20003749 	.word	0x20003749

08012b0c <__sinit>:
 8012b0c:	b510      	push	{r4, lr}
 8012b0e:	4604      	mov	r4, r0
 8012b10:	f7ff fff0 	bl	8012af4 <__sfp_lock_acquire>
 8012b14:	6a23      	ldr	r3, [r4, #32]
 8012b16:	b11b      	cbz	r3, 8012b20 <__sinit+0x14>
 8012b18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012b1c:	f7ff bff0 	b.w	8012b00 <__sfp_lock_release>
 8012b20:	4b04      	ldr	r3, [pc, #16]	@ (8012b34 <__sinit+0x28>)
 8012b22:	6223      	str	r3, [r4, #32]
 8012b24:	4b04      	ldr	r3, [pc, #16]	@ (8012b38 <__sinit+0x2c>)
 8012b26:	681b      	ldr	r3, [r3, #0]
 8012b28:	2b00      	cmp	r3, #0
 8012b2a:	d1f5      	bne.n	8012b18 <__sinit+0xc>
 8012b2c:	f7ff ffc4 	bl	8012ab8 <global_stdio_init.part.0>
 8012b30:	e7f2      	b.n	8012b18 <__sinit+0xc>
 8012b32:	bf00      	nop
 8012b34:	08012a79 	.word	0x08012a79
 8012b38:	20003740 	.word	0x20003740

08012b3c <_fwalk_sglue>:
 8012b3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012b40:	4607      	mov	r7, r0
 8012b42:	4688      	mov	r8, r1
 8012b44:	4614      	mov	r4, r2
 8012b46:	2600      	movs	r6, #0
 8012b48:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012b4c:	f1b9 0901 	subs.w	r9, r9, #1
 8012b50:	d505      	bpl.n	8012b5e <_fwalk_sglue+0x22>
 8012b52:	6824      	ldr	r4, [r4, #0]
 8012b54:	2c00      	cmp	r4, #0
 8012b56:	d1f7      	bne.n	8012b48 <_fwalk_sglue+0xc>
 8012b58:	4630      	mov	r0, r6
 8012b5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b5e:	89ab      	ldrh	r3, [r5, #12]
 8012b60:	2b01      	cmp	r3, #1
 8012b62:	d907      	bls.n	8012b74 <_fwalk_sglue+0x38>
 8012b64:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012b68:	3301      	adds	r3, #1
 8012b6a:	d003      	beq.n	8012b74 <_fwalk_sglue+0x38>
 8012b6c:	4629      	mov	r1, r5
 8012b6e:	4638      	mov	r0, r7
 8012b70:	47c0      	blx	r8
 8012b72:	4306      	orrs	r6, r0
 8012b74:	3568      	adds	r5, #104	@ 0x68
 8012b76:	e7e9      	b.n	8012b4c <_fwalk_sglue+0x10>

08012b78 <sniprintf>:
 8012b78:	b40c      	push	{r2, r3}
 8012b7a:	b530      	push	{r4, r5, lr}
 8012b7c:	4b18      	ldr	r3, [pc, #96]	@ (8012be0 <sniprintf+0x68>)
 8012b7e:	1e0c      	subs	r4, r1, #0
 8012b80:	681d      	ldr	r5, [r3, #0]
 8012b82:	b09d      	sub	sp, #116	@ 0x74
 8012b84:	da08      	bge.n	8012b98 <sniprintf+0x20>
 8012b86:	238b      	movs	r3, #139	@ 0x8b
 8012b88:	602b      	str	r3, [r5, #0]
 8012b8a:	f04f 30ff 	mov.w	r0, #4294967295
 8012b8e:	b01d      	add	sp, #116	@ 0x74
 8012b90:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012b94:	b002      	add	sp, #8
 8012b96:	4770      	bx	lr
 8012b98:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8012b9c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8012ba0:	f04f 0300 	mov.w	r3, #0
 8012ba4:	931b      	str	r3, [sp, #108]	@ 0x6c
 8012ba6:	bf14      	ite	ne
 8012ba8:	f104 33ff 	addne.w	r3, r4, #4294967295
 8012bac:	4623      	moveq	r3, r4
 8012bae:	9304      	str	r3, [sp, #16]
 8012bb0:	9307      	str	r3, [sp, #28]
 8012bb2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8012bb6:	9002      	str	r0, [sp, #8]
 8012bb8:	9006      	str	r0, [sp, #24]
 8012bba:	f8ad 3016 	strh.w	r3, [sp, #22]
 8012bbe:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8012bc0:	ab21      	add	r3, sp, #132	@ 0x84
 8012bc2:	a902      	add	r1, sp, #8
 8012bc4:	4628      	mov	r0, r5
 8012bc6:	9301      	str	r3, [sp, #4]
 8012bc8:	f001 fc48 	bl	801445c <_svfiprintf_r>
 8012bcc:	1c43      	adds	r3, r0, #1
 8012bce:	bfbc      	itt	lt
 8012bd0:	238b      	movlt	r3, #139	@ 0x8b
 8012bd2:	602b      	strlt	r3, [r5, #0]
 8012bd4:	2c00      	cmp	r4, #0
 8012bd6:	d0da      	beq.n	8012b8e <sniprintf+0x16>
 8012bd8:	9b02      	ldr	r3, [sp, #8]
 8012bda:	2200      	movs	r2, #0
 8012bdc:	701a      	strb	r2, [r3, #0]
 8012bde:	e7d6      	b.n	8012b8e <sniprintf+0x16>
 8012be0:	200001ac 	.word	0x200001ac

08012be4 <siprintf>:
 8012be4:	b40e      	push	{r1, r2, r3}
 8012be6:	b510      	push	{r4, lr}
 8012be8:	b09d      	sub	sp, #116	@ 0x74
 8012bea:	ab1f      	add	r3, sp, #124	@ 0x7c
 8012bec:	9002      	str	r0, [sp, #8]
 8012bee:	9006      	str	r0, [sp, #24]
 8012bf0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8012bf4:	480a      	ldr	r0, [pc, #40]	@ (8012c20 <siprintf+0x3c>)
 8012bf6:	9107      	str	r1, [sp, #28]
 8012bf8:	9104      	str	r1, [sp, #16]
 8012bfa:	490a      	ldr	r1, [pc, #40]	@ (8012c24 <siprintf+0x40>)
 8012bfc:	f853 2b04 	ldr.w	r2, [r3], #4
 8012c00:	9105      	str	r1, [sp, #20]
 8012c02:	2400      	movs	r4, #0
 8012c04:	a902      	add	r1, sp, #8
 8012c06:	6800      	ldr	r0, [r0, #0]
 8012c08:	9301      	str	r3, [sp, #4]
 8012c0a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8012c0c:	f001 fc26 	bl	801445c <_svfiprintf_r>
 8012c10:	9b02      	ldr	r3, [sp, #8]
 8012c12:	701c      	strb	r4, [r3, #0]
 8012c14:	b01d      	add	sp, #116	@ 0x74
 8012c16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012c1a:	b003      	add	sp, #12
 8012c1c:	4770      	bx	lr
 8012c1e:	bf00      	nop
 8012c20:	200001ac 	.word	0x200001ac
 8012c24:	ffff0208 	.word	0xffff0208

08012c28 <__sread>:
 8012c28:	b510      	push	{r4, lr}
 8012c2a:	460c      	mov	r4, r1
 8012c2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c30:	f000 f886 	bl	8012d40 <_read_r>
 8012c34:	2800      	cmp	r0, #0
 8012c36:	bfab      	itete	ge
 8012c38:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012c3a:	89a3      	ldrhlt	r3, [r4, #12]
 8012c3c:	181b      	addge	r3, r3, r0
 8012c3e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012c42:	bfac      	ite	ge
 8012c44:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012c46:	81a3      	strhlt	r3, [r4, #12]
 8012c48:	bd10      	pop	{r4, pc}

08012c4a <__swrite>:
 8012c4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012c4e:	461f      	mov	r7, r3
 8012c50:	898b      	ldrh	r3, [r1, #12]
 8012c52:	05db      	lsls	r3, r3, #23
 8012c54:	4605      	mov	r5, r0
 8012c56:	460c      	mov	r4, r1
 8012c58:	4616      	mov	r6, r2
 8012c5a:	d505      	bpl.n	8012c68 <__swrite+0x1e>
 8012c5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c60:	2302      	movs	r3, #2
 8012c62:	2200      	movs	r2, #0
 8012c64:	f000 f85a 	bl	8012d1c <_lseek_r>
 8012c68:	89a3      	ldrh	r3, [r4, #12]
 8012c6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012c6e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012c72:	81a3      	strh	r3, [r4, #12]
 8012c74:	4632      	mov	r2, r6
 8012c76:	463b      	mov	r3, r7
 8012c78:	4628      	mov	r0, r5
 8012c7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012c7e:	f000 b871 	b.w	8012d64 <_write_r>

08012c82 <__sseek>:
 8012c82:	b510      	push	{r4, lr}
 8012c84:	460c      	mov	r4, r1
 8012c86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c8a:	f000 f847 	bl	8012d1c <_lseek_r>
 8012c8e:	1c43      	adds	r3, r0, #1
 8012c90:	89a3      	ldrh	r3, [r4, #12]
 8012c92:	bf15      	itete	ne
 8012c94:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012c96:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012c9a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012c9e:	81a3      	strheq	r3, [r4, #12]
 8012ca0:	bf18      	it	ne
 8012ca2:	81a3      	strhne	r3, [r4, #12]
 8012ca4:	bd10      	pop	{r4, pc}

08012ca6 <__sclose>:
 8012ca6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012caa:	f000 b827 	b.w	8012cfc <_close_r>

08012cae <memmove>:
 8012cae:	4288      	cmp	r0, r1
 8012cb0:	b510      	push	{r4, lr}
 8012cb2:	eb01 0402 	add.w	r4, r1, r2
 8012cb6:	d902      	bls.n	8012cbe <memmove+0x10>
 8012cb8:	4284      	cmp	r4, r0
 8012cba:	4623      	mov	r3, r4
 8012cbc:	d807      	bhi.n	8012cce <memmove+0x20>
 8012cbe:	1e43      	subs	r3, r0, #1
 8012cc0:	42a1      	cmp	r1, r4
 8012cc2:	d008      	beq.n	8012cd6 <memmove+0x28>
 8012cc4:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012cc8:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012ccc:	e7f8      	b.n	8012cc0 <memmove+0x12>
 8012cce:	4402      	add	r2, r0
 8012cd0:	4601      	mov	r1, r0
 8012cd2:	428a      	cmp	r2, r1
 8012cd4:	d100      	bne.n	8012cd8 <memmove+0x2a>
 8012cd6:	bd10      	pop	{r4, pc}
 8012cd8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012cdc:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012ce0:	e7f7      	b.n	8012cd2 <memmove+0x24>

08012ce2 <memset>:
 8012ce2:	4402      	add	r2, r0
 8012ce4:	4603      	mov	r3, r0
 8012ce6:	4293      	cmp	r3, r2
 8012ce8:	d100      	bne.n	8012cec <memset+0xa>
 8012cea:	4770      	bx	lr
 8012cec:	f803 1b01 	strb.w	r1, [r3], #1
 8012cf0:	e7f9      	b.n	8012ce6 <memset+0x4>
	...

08012cf4 <_localeconv_r>:
 8012cf4:	4800      	ldr	r0, [pc, #0]	@ (8012cf8 <_localeconv_r+0x4>)
 8012cf6:	4770      	bx	lr
 8012cf8:	200002ec 	.word	0x200002ec

08012cfc <_close_r>:
 8012cfc:	b538      	push	{r3, r4, r5, lr}
 8012cfe:	4d06      	ldr	r5, [pc, #24]	@ (8012d18 <_close_r+0x1c>)
 8012d00:	2300      	movs	r3, #0
 8012d02:	4604      	mov	r4, r0
 8012d04:	4608      	mov	r0, r1
 8012d06:	602b      	str	r3, [r5, #0]
 8012d08:	f7f1 f92a 	bl	8003f60 <_close>
 8012d0c:	1c43      	adds	r3, r0, #1
 8012d0e:	d102      	bne.n	8012d16 <_close_r+0x1a>
 8012d10:	682b      	ldr	r3, [r5, #0]
 8012d12:	b103      	cbz	r3, 8012d16 <_close_r+0x1a>
 8012d14:	6023      	str	r3, [r4, #0]
 8012d16:	bd38      	pop	{r3, r4, r5, pc}
 8012d18:	20003744 	.word	0x20003744

08012d1c <_lseek_r>:
 8012d1c:	b538      	push	{r3, r4, r5, lr}
 8012d1e:	4d07      	ldr	r5, [pc, #28]	@ (8012d3c <_lseek_r+0x20>)
 8012d20:	4604      	mov	r4, r0
 8012d22:	4608      	mov	r0, r1
 8012d24:	4611      	mov	r1, r2
 8012d26:	2200      	movs	r2, #0
 8012d28:	602a      	str	r2, [r5, #0]
 8012d2a:	461a      	mov	r2, r3
 8012d2c:	f7f1 f93f 	bl	8003fae <_lseek>
 8012d30:	1c43      	adds	r3, r0, #1
 8012d32:	d102      	bne.n	8012d3a <_lseek_r+0x1e>
 8012d34:	682b      	ldr	r3, [r5, #0]
 8012d36:	b103      	cbz	r3, 8012d3a <_lseek_r+0x1e>
 8012d38:	6023      	str	r3, [r4, #0]
 8012d3a:	bd38      	pop	{r3, r4, r5, pc}
 8012d3c:	20003744 	.word	0x20003744

08012d40 <_read_r>:
 8012d40:	b538      	push	{r3, r4, r5, lr}
 8012d42:	4d07      	ldr	r5, [pc, #28]	@ (8012d60 <_read_r+0x20>)
 8012d44:	4604      	mov	r4, r0
 8012d46:	4608      	mov	r0, r1
 8012d48:	4611      	mov	r1, r2
 8012d4a:	2200      	movs	r2, #0
 8012d4c:	602a      	str	r2, [r5, #0]
 8012d4e:	461a      	mov	r2, r3
 8012d50:	f7f1 f8cd 	bl	8003eee <_read>
 8012d54:	1c43      	adds	r3, r0, #1
 8012d56:	d102      	bne.n	8012d5e <_read_r+0x1e>
 8012d58:	682b      	ldr	r3, [r5, #0]
 8012d5a:	b103      	cbz	r3, 8012d5e <_read_r+0x1e>
 8012d5c:	6023      	str	r3, [r4, #0]
 8012d5e:	bd38      	pop	{r3, r4, r5, pc}
 8012d60:	20003744 	.word	0x20003744

08012d64 <_write_r>:
 8012d64:	b538      	push	{r3, r4, r5, lr}
 8012d66:	4d07      	ldr	r5, [pc, #28]	@ (8012d84 <_write_r+0x20>)
 8012d68:	4604      	mov	r4, r0
 8012d6a:	4608      	mov	r0, r1
 8012d6c:	4611      	mov	r1, r2
 8012d6e:	2200      	movs	r2, #0
 8012d70:	602a      	str	r2, [r5, #0]
 8012d72:	461a      	mov	r2, r3
 8012d74:	f7f1 f8d8 	bl	8003f28 <_write>
 8012d78:	1c43      	adds	r3, r0, #1
 8012d7a:	d102      	bne.n	8012d82 <_write_r+0x1e>
 8012d7c:	682b      	ldr	r3, [r5, #0]
 8012d7e:	b103      	cbz	r3, 8012d82 <_write_r+0x1e>
 8012d80:	6023      	str	r3, [r4, #0]
 8012d82:	bd38      	pop	{r3, r4, r5, pc}
 8012d84:	20003744 	.word	0x20003744

08012d88 <__errno>:
 8012d88:	4b01      	ldr	r3, [pc, #4]	@ (8012d90 <__errno+0x8>)
 8012d8a:	6818      	ldr	r0, [r3, #0]
 8012d8c:	4770      	bx	lr
 8012d8e:	bf00      	nop
 8012d90:	200001ac 	.word	0x200001ac

08012d94 <__libc_init_array>:
 8012d94:	b570      	push	{r4, r5, r6, lr}
 8012d96:	4d0d      	ldr	r5, [pc, #52]	@ (8012dcc <__libc_init_array+0x38>)
 8012d98:	4c0d      	ldr	r4, [pc, #52]	@ (8012dd0 <__libc_init_array+0x3c>)
 8012d9a:	1b64      	subs	r4, r4, r5
 8012d9c:	10a4      	asrs	r4, r4, #2
 8012d9e:	2600      	movs	r6, #0
 8012da0:	42a6      	cmp	r6, r4
 8012da2:	d109      	bne.n	8012db8 <__libc_init_array+0x24>
 8012da4:	4d0b      	ldr	r5, [pc, #44]	@ (8012dd4 <__libc_init_array+0x40>)
 8012da6:	4c0c      	ldr	r4, [pc, #48]	@ (8012dd8 <__libc_init_array+0x44>)
 8012da8:	f002 f84e 	bl	8014e48 <_init>
 8012dac:	1b64      	subs	r4, r4, r5
 8012dae:	10a4      	asrs	r4, r4, #2
 8012db0:	2600      	movs	r6, #0
 8012db2:	42a6      	cmp	r6, r4
 8012db4:	d105      	bne.n	8012dc2 <__libc_init_array+0x2e>
 8012db6:	bd70      	pop	{r4, r5, r6, pc}
 8012db8:	f855 3b04 	ldr.w	r3, [r5], #4
 8012dbc:	4798      	blx	r3
 8012dbe:	3601      	adds	r6, #1
 8012dc0:	e7ee      	b.n	8012da0 <__libc_init_array+0xc>
 8012dc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8012dc6:	4798      	blx	r3
 8012dc8:	3601      	adds	r6, #1
 8012dca:	e7f2      	b.n	8012db2 <__libc_init_array+0x1e>
 8012dcc:	08016f6c 	.word	0x08016f6c
 8012dd0:	08016f6c 	.word	0x08016f6c
 8012dd4:	08016f6c 	.word	0x08016f6c
 8012dd8:	08016f70 	.word	0x08016f70

08012ddc <__retarget_lock_init_recursive>:
 8012ddc:	4770      	bx	lr

08012dde <__retarget_lock_acquire_recursive>:
 8012dde:	4770      	bx	lr

08012de0 <__retarget_lock_release_recursive>:
 8012de0:	4770      	bx	lr

08012de2 <memcpy>:
 8012de2:	440a      	add	r2, r1
 8012de4:	4291      	cmp	r1, r2
 8012de6:	f100 33ff 	add.w	r3, r0, #4294967295
 8012dea:	d100      	bne.n	8012dee <memcpy+0xc>
 8012dec:	4770      	bx	lr
 8012dee:	b510      	push	{r4, lr}
 8012df0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012df4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012df8:	4291      	cmp	r1, r2
 8012dfa:	d1f9      	bne.n	8012df0 <memcpy+0xe>
 8012dfc:	bd10      	pop	{r4, pc}

08012dfe <quorem>:
 8012dfe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e02:	6903      	ldr	r3, [r0, #16]
 8012e04:	690c      	ldr	r4, [r1, #16]
 8012e06:	42a3      	cmp	r3, r4
 8012e08:	4607      	mov	r7, r0
 8012e0a:	db7e      	blt.n	8012f0a <quorem+0x10c>
 8012e0c:	3c01      	subs	r4, #1
 8012e0e:	f101 0814 	add.w	r8, r1, #20
 8012e12:	00a3      	lsls	r3, r4, #2
 8012e14:	f100 0514 	add.w	r5, r0, #20
 8012e18:	9300      	str	r3, [sp, #0]
 8012e1a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012e1e:	9301      	str	r3, [sp, #4]
 8012e20:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012e24:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012e28:	3301      	adds	r3, #1
 8012e2a:	429a      	cmp	r2, r3
 8012e2c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012e30:	fbb2 f6f3 	udiv	r6, r2, r3
 8012e34:	d32e      	bcc.n	8012e94 <quorem+0x96>
 8012e36:	f04f 0a00 	mov.w	sl, #0
 8012e3a:	46c4      	mov	ip, r8
 8012e3c:	46ae      	mov	lr, r5
 8012e3e:	46d3      	mov	fp, sl
 8012e40:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012e44:	b298      	uxth	r0, r3
 8012e46:	fb06 a000 	mla	r0, r6, r0, sl
 8012e4a:	0c02      	lsrs	r2, r0, #16
 8012e4c:	0c1b      	lsrs	r3, r3, #16
 8012e4e:	fb06 2303 	mla	r3, r6, r3, r2
 8012e52:	f8de 2000 	ldr.w	r2, [lr]
 8012e56:	b280      	uxth	r0, r0
 8012e58:	b292      	uxth	r2, r2
 8012e5a:	1a12      	subs	r2, r2, r0
 8012e5c:	445a      	add	r2, fp
 8012e5e:	f8de 0000 	ldr.w	r0, [lr]
 8012e62:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012e66:	b29b      	uxth	r3, r3
 8012e68:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8012e6c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8012e70:	b292      	uxth	r2, r2
 8012e72:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8012e76:	45e1      	cmp	r9, ip
 8012e78:	f84e 2b04 	str.w	r2, [lr], #4
 8012e7c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8012e80:	d2de      	bcs.n	8012e40 <quorem+0x42>
 8012e82:	9b00      	ldr	r3, [sp, #0]
 8012e84:	58eb      	ldr	r3, [r5, r3]
 8012e86:	b92b      	cbnz	r3, 8012e94 <quorem+0x96>
 8012e88:	9b01      	ldr	r3, [sp, #4]
 8012e8a:	3b04      	subs	r3, #4
 8012e8c:	429d      	cmp	r5, r3
 8012e8e:	461a      	mov	r2, r3
 8012e90:	d32f      	bcc.n	8012ef2 <quorem+0xf4>
 8012e92:	613c      	str	r4, [r7, #16]
 8012e94:	4638      	mov	r0, r7
 8012e96:	f001 f97d 	bl	8014194 <__mcmp>
 8012e9a:	2800      	cmp	r0, #0
 8012e9c:	db25      	blt.n	8012eea <quorem+0xec>
 8012e9e:	4629      	mov	r1, r5
 8012ea0:	2000      	movs	r0, #0
 8012ea2:	f858 2b04 	ldr.w	r2, [r8], #4
 8012ea6:	f8d1 c000 	ldr.w	ip, [r1]
 8012eaa:	fa1f fe82 	uxth.w	lr, r2
 8012eae:	fa1f f38c 	uxth.w	r3, ip
 8012eb2:	eba3 030e 	sub.w	r3, r3, lr
 8012eb6:	4403      	add	r3, r0
 8012eb8:	0c12      	lsrs	r2, r2, #16
 8012eba:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012ebe:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8012ec2:	b29b      	uxth	r3, r3
 8012ec4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012ec8:	45c1      	cmp	r9, r8
 8012eca:	f841 3b04 	str.w	r3, [r1], #4
 8012ece:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012ed2:	d2e6      	bcs.n	8012ea2 <quorem+0xa4>
 8012ed4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012ed8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012edc:	b922      	cbnz	r2, 8012ee8 <quorem+0xea>
 8012ede:	3b04      	subs	r3, #4
 8012ee0:	429d      	cmp	r5, r3
 8012ee2:	461a      	mov	r2, r3
 8012ee4:	d30b      	bcc.n	8012efe <quorem+0x100>
 8012ee6:	613c      	str	r4, [r7, #16]
 8012ee8:	3601      	adds	r6, #1
 8012eea:	4630      	mov	r0, r6
 8012eec:	b003      	add	sp, #12
 8012eee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ef2:	6812      	ldr	r2, [r2, #0]
 8012ef4:	3b04      	subs	r3, #4
 8012ef6:	2a00      	cmp	r2, #0
 8012ef8:	d1cb      	bne.n	8012e92 <quorem+0x94>
 8012efa:	3c01      	subs	r4, #1
 8012efc:	e7c6      	b.n	8012e8c <quorem+0x8e>
 8012efe:	6812      	ldr	r2, [r2, #0]
 8012f00:	3b04      	subs	r3, #4
 8012f02:	2a00      	cmp	r2, #0
 8012f04:	d1ef      	bne.n	8012ee6 <quorem+0xe8>
 8012f06:	3c01      	subs	r4, #1
 8012f08:	e7ea      	b.n	8012ee0 <quorem+0xe2>
 8012f0a:	2000      	movs	r0, #0
 8012f0c:	e7ee      	b.n	8012eec <quorem+0xee>
	...

08012f10 <_dtoa_r>:
 8012f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f14:	69c7      	ldr	r7, [r0, #28]
 8012f16:	b097      	sub	sp, #92	@ 0x5c
 8012f18:	ed8d 0b04 	vstr	d0, [sp, #16]
 8012f1c:	ec55 4b10 	vmov	r4, r5, d0
 8012f20:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8012f22:	9107      	str	r1, [sp, #28]
 8012f24:	4681      	mov	r9, r0
 8012f26:	920c      	str	r2, [sp, #48]	@ 0x30
 8012f28:	9311      	str	r3, [sp, #68]	@ 0x44
 8012f2a:	b97f      	cbnz	r7, 8012f4c <_dtoa_r+0x3c>
 8012f2c:	2010      	movs	r0, #16
 8012f2e:	f000 fe09 	bl	8013b44 <malloc>
 8012f32:	4602      	mov	r2, r0
 8012f34:	f8c9 001c 	str.w	r0, [r9, #28]
 8012f38:	b920      	cbnz	r0, 8012f44 <_dtoa_r+0x34>
 8012f3a:	4ba9      	ldr	r3, [pc, #676]	@ (80131e0 <_dtoa_r+0x2d0>)
 8012f3c:	21ef      	movs	r1, #239	@ 0xef
 8012f3e:	48a9      	ldr	r0, [pc, #676]	@ (80131e4 <_dtoa_r+0x2d4>)
 8012f40:	f001 fc44 	bl	80147cc <__assert_func>
 8012f44:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012f48:	6007      	str	r7, [r0, #0]
 8012f4a:	60c7      	str	r7, [r0, #12]
 8012f4c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012f50:	6819      	ldr	r1, [r3, #0]
 8012f52:	b159      	cbz	r1, 8012f6c <_dtoa_r+0x5c>
 8012f54:	685a      	ldr	r2, [r3, #4]
 8012f56:	604a      	str	r2, [r1, #4]
 8012f58:	2301      	movs	r3, #1
 8012f5a:	4093      	lsls	r3, r2
 8012f5c:	608b      	str	r3, [r1, #8]
 8012f5e:	4648      	mov	r0, r9
 8012f60:	f000 fee6 	bl	8013d30 <_Bfree>
 8012f64:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012f68:	2200      	movs	r2, #0
 8012f6a:	601a      	str	r2, [r3, #0]
 8012f6c:	1e2b      	subs	r3, r5, #0
 8012f6e:	bfb9      	ittee	lt
 8012f70:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8012f74:	9305      	strlt	r3, [sp, #20]
 8012f76:	2300      	movge	r3, #0
 8012f78:	6033      	strge	r3, [r6, #0]
 8012f7a:	9f05      	ldr	r7, [sp, #20]
 8012f7c:	4b9a      	ldr	r3, [pc, #616]	@ (80131e8 <_dtoa_r+0x2d8>)
 8012f7e:	bfbc      	itt	lt
 8012f80:	2201      	movlt	r2, #1
 8012f82:	6032      	strlt	r2, [r6, #0]
 8012f84:	43bb      	bics	r3, r7
 8012f86:	d112      	bne.n	8012fae <_dtoa_r+0x9e>
 8012f88:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012f8a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8012f8e:	6013      	str	r3, [r2, #0]
 8012f90:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012f94:	4323      	orrs	r3, r4
 8012f96:	f000 855a 	beq.w	8013a4e <_dtoa_r+0xb3e>
 8012f9a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012f9c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80131fc <_dtoa_r+0x2ec>
 8012fa0:	2b00      	cmp	r3, #0
 8012fa2:	f000 855c 	beq.w	8013a5e <_dtoa_r+0xb4e>
 8012fa6:	f10a 0303 	add.w	r3, sl, #3
 8012faa:	f000 bd56 	b.w	8013a5a <_dtoa_r+0xb4a>
 8012fae:	ed9d 7b04 	vldr	d7, [sp, #16]
 8012fb2:	2200      	movs	r2, #0
 8012fb4:	ec51 0b17 	vmov	r0, r1, d7
 8012fb8:	2300      	movs	r3, #0
 8012fba:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8012fbe:	f7ed fdab 	bl	8000b18 <__aeabi_dcmpeq>
 8012fc2:	4680      	mov	r8, r0
 8012fc4:	b158      	cbz	r0, 8012fde <_dtoa_r+0xce>
 8012fc6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012fc8:	2301      	movs	r3, #1
 8012fca:	6013      	str	r3, [r2, #0]
 8012fcc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012fce:	b113      	cbz	r3, 8012fd6 <_dtoa_r+0xc6>
 8012fd0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8012fd2:	4b86      	ldr	r3, [pc, #536]	@ (80131ec <_dtoa_r+0x2dc>)
 8012fd4:	6013      	str	r3, [r2, #0]
 8012fd6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8013200 <_dtoa_r+0x2f0>
 8012fda:	f000 bd40 	b.w	8013a5e <_dtoa_r+0xb4e>
 8012fde:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8012fe2:	aa14      	add	r2, sp, #80	@ 0x50
 8012fe4:	a915      	add	r1, sp, #84	@ 0x54
 8012fe6:	4648      	mov	r0, r9
 8012fe8:	f001 f984 	bl	80142f4 <__d2b>
 8012fec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012ff0:	9002      	str	r0, [sp, #8]
 8012ff2:	2e00      	cmp	r6, #0
 8012ff4:	d078      	beq.n	80130e8 <_dtoa_r+0x1d8>
 8012ff6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012ff8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8012ffc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013000:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013004:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8013008:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801300c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8013010:	4619      	mov	r1, r3
 8013012:	2200      	movs	r2, #0
 8013014:	4b76      	ldr	r3, [pc, #472]	@ (80131f0 <_dtoa_r+0x2e0>)
 8013016:	f7ed f95f 	bl	80002d8 <__aeabi_dsub>
 801301a:	a36b      	add	r3, pc, #428	@ (adr r3, 80131c8 <_dtoa_r+0x2b8>)
 801301c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013020:	f7ed fb12 	bl	8000648 <__aeabi_dmul>
 8013024:	a36a      	add	r3, pc, #424	@ (adr r3, 80131d0 <_dtoa_r+0x2c0>)
 8013026:	e9d3 2300 	ldrd	r2, r3, [r3]
 801302a:	f7ed f957 	bl	80002dc <__adddf3>
 801302e:	4604      	mov	r4, r0
 8013030:	4630      	mov	r0, r6
 8013032:	460d      	mov	r5, r1
 8013034:	f7ed fa9e 	bl	8000574 <__aeabi_i2d>
 8013038:	a367      	add	r3, pc, #412	@ (adr r3, 80131d8 <_dtoa_r+0x2c8>)
 801303a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801303e:	f7ed fb03 	bl	8000648 <__aeabi_dmul>
 8013042:	4602      	mov	r2, r0
 8013044:	460b      	mov	r3, r1
 8013046:	4620      	mov	r0, r4
 8013048:	4629      	mov	r1, r5
 801304a:	f7ed f947 	bl	80002dc <__adddf3>
 801304e:	4604      	mov	r4, r0
 8013050:	460d      	mov	r5, r1
 8013052:	f7ed fda9 	bl	8000ba8 <__aeabi_d2iz>
 8013056:	2200      	movs	r2, #0
 8013058:	4607      	mov	r7, r0
 801305a:	2300      	movs	r3, #0
 801305c:	4620      	mov	r0, r4
 801305e:	4629      	mov	r1, r5
 8013060:	f7ed fd64 	bl	8000b2c <__aeabi_dcmplt>
 8013064:	b140      	cbz	r0, 8013078 <_dtoa_r+0x168>
 8013066:	4638      	mov	r0, r7
 8013068:	f7ed fa84 	bl	8000574 <__aeabi_i2d>
 801306c:	4622      	mov	r2, r4
 801306e:	462b      	mov	r3, r5
 8013070:	f7ed fd52 	bl	8000b18 <__aeabi_dcmpeq>
 8013074:	b900      	cbnz	r0, 8013078 <_dtoa_r+0x168>
 8013076:	3f01      	subs	r7, #1
 8013078:	2f16      	cmp	r7, #22
 801307a:	d852      	bhi.n	8013122 <_dtoa_r+0x212>
 801307c:	4b5d      	ldr	r3, [pc, #372]	@ (80131f4 <_dtoa_r+0x2e4>)
 801307e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013086:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801308a:	f7ed fd4f 	bl	8000b2c <__aeabi_dcmplt>
 801308e:	2800      	cmp	r0, #0
 8013090:	d049      	beq.n	8013126 <_dtoa_r+0x216>
 8013092:	3f01      	subs	r7, #1
 8013094:	2300      	movs	r3, #0
 8013096:	9310      	str	r3, [sp, #64]	@ 0x40
 8013098:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801309a:	1b9b      	subs	r3, r3, r6
 801309c:	1e5a      	subs	r2, r3, #1
 801309e:	bf45      	ittet	mi
 80130a0:	f1c3 0301 	rsbmi	r3, r3, #1
 80130a4:	9300      	strmi	r3, [sp, #0]
 80130a6:	2300      	movpl	r3, #0
 80130a8:	2300      	movmi	r3, #0
 80130aa:	9206      	str	r2, [sp, #24]
 80130ac:	bf54      	ite	pl
 80130ae:	9300      	strpl	r3, [sp, #0]
 80130b0:	9306      	strmi	r3, [sp, #24]
 80130b2:	2f00      	cmp	r7, #0
 80130b4:	db39      	blt.n	801312a <_dtoa_r+0x21a>
 80130b6:	9b06      	ldr	r3, [sp, #24]
 80130b8:	970d      	str	r7, [sp, #52]	@ 0x34
 80130ba:	443b      	add	r3, r7
 80130bc:	9306      	str	r3, [sp, #24]
 80130be:	2300      	movs	r3, #0
 80130c0:	9308      	str	r3, [sp, #32]
 80130c2:	9b07      	ldr	r3, [sp, #28]
 80130c4:	2b09      	cmp	r3, #9
 80130c6:	d863      	bhi.n	8013190 <_dtoa_r+0x280>
 80130c8:	2b05      	cmp	r3, #5
 80130ca:	bfc4      	itt	gt
 80130cc:	3b04      	subgt	r3, #4
 80130ce:	9307      	strgt	r3, [sp, #28]
 80130d0:	9b07      	ldr	r3, [sp, #28]
 80130d2:	f1a3 0302 	sub.w	r3, r3, #2
 80130d6:	bfcc      	ite	gt
 80130d8:	2400      	movgt	r4, #0
 80130da:	2401      	movle	r4, #1
 80130dc:	2b03      	cmp	r3, #3
 80130de:	d863      	bhi.n	80131a8 <_dtoa_r+0x298>
 80130e0:	e8df f003 	tbb	[pc, r3]
 80130e4:	2b375452 	.word	0x2b375452
 80130e8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80130ec:	441e      	add	r6, r3
 80130ee:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80130f2:	2b20      	cmp	r3, #32
 80130f4:	bfc1      	itttt	gt
 80130f6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80130fa:	409f      	lslgt	r7, r3
 80130fc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8013100:	fa24 f303 	lsrgt.w	r3, r4, r3
 8013104:	bfd6      	itet	le
 8013106:	f1c3 0320 	rsble	r3, r3, #32
 801310a:	ea47 0003 	orrgt.w	r0, r7, r3
 801310e:	fa04 f003 	lslle.w	r0, r4, r3
 8013112:	f7ed fa1f 	bl	8000554 <__aeabi_ui2d>
 8013116:	2201      	movs	r2, #1
 8013118:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801311c:	3e01      	subs	r6, #1
 801311e:	9212      	str	r2, [sp, #72]	@ 0x48
 8013120:	e776      	b.n	8013010 <_dtoa_r+0x100>
 8013122:	2301      	movs	r3, #1
 8013124:	e7b7      	b.n	8013096 <_dtoa_r+0x186>
 8013126:	9010      	str	r0, [sp, #64]	@ 0x40
 8013128:	e7b6      	b.n	8013098 <_dtoa_r+0x188>
 801312a:	9b00      	ldr	r3, [sp, #0]
 801312c:	1bdb      	subs	r3, r3, r7
 801312e:	9300      	str	r3, [sp, #0]
 8013130:	427b      	negs	r3, r7
 8013132:	9308      	str	r3, [sp, #32]
 8013134:	2300      	movs	r3, #0
 8013136:	930d      	str	r3, [sp, #52]	@ 0x34
 8013138:	e7c3      	b.n	80130c2 <_dtoa_r+0x1b2>
 801313a:	2301      	movs	r3, #1
 801313c:	9309      	str	r3, [sp, #36]	@ 0x24
 801313e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013140:	eb07 0b03 	add.w	fp, r7, r3
 8013144:	f10b 0301 	add.w	r3, fp, #1
 8013148:	2b01      	cmp	r3, #1
 801314a:	9303      	str	r3, [sp, #12]
 801314c:	bfb8      	it	lt
 801314e:	2301      	movlt	r3, #1
 8013150:	e006      	b.n	8013160 <_dtoa_r+0x250>
 8013152:	2301      	movs	r3, #1
 8013154:	9309      	str	r3, [sp, #36]	@ 0x24
 8013156:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013158:	2b00      	cmp	r3, #0
 801315a:	dd28      	ble.n	80131ae <_dtoa_r+0x29e>
 801315c:	469b      	mov	fp, r3
 801315e:	9303      	str	r3, [sp, #12]
 8013160:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8013164:	2100      	movs	r1, #0
 8013166:	2204      	movs	r2, #4
 8013168:	f102 0514 	add.w	r5, r2, #20
 801316c:	429d      	cmp	r5, r3
 801316e:	d926      	bls.n	80131be <_dtoa_r+0x2ae>
 8013170:	6041      	str	r1, [r0, #4]
 8013172:	4648      	mov	r0, r9
 8013174:	f000 fd9c 	bl	8013cb0 <_Balloc>
 8013178:	4682      	mov	sl, r0
 801317a:	2800      	cmp	r0, #0
 801317c:	d142      	bne.n	8013204 <_dtoa_r+0x2f4>
 801317e:	4b1e      	ldr	r3, [pc, #120]	@ (80131f8 <_dtoa_r+0x2e8>)
 8013180:	4602      	mov	r2, r0
 8013182:	f240 11af 	movw	r1, #431	@ 0x1af
 8013186:	e6da      	b.n	8012f3e <_dtoa_r+0x2e>
 8013188:	2300      	movs	r3, #0
 801318a:	e7e3      	b.n	8013154 <_dtoa_r+0x244>
 801318c:	2300      	movs	r3, #0
 801318e:	e7d5      	b.n	801313c <_dtoa_r+0x22c>
 8013190:	2401      	movs	r4, #1
 8013192:	2300      	movs	r3, #0
 8013194:	9307      	str	r3, [sp, #28]
 8013196:	9409      	str	r4, [sp, #36]	@ 0x24
 8013198:	f04f 3bff 	mov.w	fp, #4294967295
 801319c:	2200      	movs	r2, #0
 801319e:	f8cd b00c 	str.w	fp, [sp, #12]
 80131a2:	2312      	movs	r3, #18
 80131a4:	920c      	str	r2, [sp, #48]	@ 0x30
 80131a6:	e7db      	b.n	8013160 <_dtoa_r+0x250>
 80131a8:	2301      	movs	r3, #1
 80131aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80131ac:	e7f4      	b.n	8013198 <_dtoa_r+0x288>
 80131ae:	f04f 0b01 	mov.w	fp, #1
 80131b2:	f8cd b00c 	str.w	fp, [sp, #12]
 80131b6:	465b      	mov	r3, fp
 80131b8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80131bc:	e7d0      	b.n	8013160 <_dtoa_r+0x250>
 80131be:	3101      	adds	r1, #1
 80131c0:	0052      	lsls	r2, r2, #1
 80131c2:	e7d1      	b.n	8013168 <_dtoa_r+0x258>
 80131c4:	f3af 8000 	nop.w
 80131c8:	636f4361 	.word	0x636f4361
 80131cc:	3fd287a7 	.word	0x3fd287a7
 80131d0:	8b60c8b3 	.word	0x8b60c8b3
 80131d4:	3fc68a28 	.word	0x3fc68a28
 80131d8:	509f79fb 	.word	0x509f79fb
 80131dc:	3fd34413 	.word	0x3fd34413
 80131e0:	08016c2d 	.word	0x08016c2d
 80131e4:	08016c44 	.word	0x08016c44
 80131e8:	7ff00000 	.word	0x7ff00000
 80131ec:	08016bfd 	.word	0x08016bfd
 80131f0:	3ff80000 	.word	0x3ff80000
 80131f4:	08016d98 	.word	0x08016d98
 80131f8:	08016c9c 	.word	0x08016c9c
 80131fc:	08016c29 	.word	0x08016c29
 8013200:	08016bfc 	.word	0x08016bfc
 8013204:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013208:	6018      	str	r0, [r3, #0]
 801320a:	9b03      	ldr	r3, [sp, #12]
 801320c:	2b0e      	cmp	r3, #14
 801320e:	f200 80a1 	bhi.w	8013354 <_dtoa_r+0x444>
 8013212:	2c00      	cmp	r4, #0
 8013214:	f000 809e 	beq.w	8013354 <_dtoa_r+0x444>
 8013218:	2f00      	cmp	r7, #0
 801321a:	dd33      	ble.n	8013284 <_dtoa_r+0x374>
 801321c:	4b9c      	ldr	r3, [pc, #624]	@ (8013490 <_dtoa_r+0x580>)
 801321e:	f007 020f 	and.w	r2, r7, #15
 8013222:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013226:	ed93 7b00 	vldr	d7, [r3]
 801322a:	05f8      	lsls	r0, r7, #23
 801322c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8013230:	ea4f 1427 	mov.w	r4, r7, asr #4
 8013234:	d516      	bpl.n	8013264 <_dtoa_r+0x354>
 8013236:	4b97      	ldr	r3, [pc, #604]	@ (8013494 <_dtoa_r+0x584>)
 8013238:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801323c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013240:	f7ed fb2c 	bl	800089c <__aeabi_ddiv>
 8013244:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013248:	f004 040f 	and.w	r4, r4, #15
 801324c:	2603      	movs	r6, #3
 801324e:	4d91      	ldr	r5, [pc, #580]	@ (8013494 <_dtoa_r+0x584>)
 8013250:	b954      	cbnz	r4, 8013268 <_dtoa_r+0x358>
 8013252:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013256:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801325a:	f7ed fb1f 	bl	800089c <__aeabi_ddiv>
 801325e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013262:	e028      	b.n	80132b6 <_dtoa_r+0x3a6>
 8013264:	2602      	movs	r6, #2
 8013266:	e7f2      	b.n	801324e <_dtoa_r+0x33e>
 8013268:	07e1      	lsls	r1, r4, #31
 801326a:	d508      	bpl.n	801327e <_dtoa_r+0x36e>
 801326c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013270:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013274:	f7ed f9e8 	bl	8000648 <__aeabi_dmul>
 8013278:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801327c:	3601      	adds	r6, #1
 801327e:	1064      	asrs	r4, r4, #1
 8013280:	3508      	adds	r5, #8
 8013282:	e7e5      	b.n	8013250 <_dtoa_r+0x340>
 8013284:	f000 80af 	beq.w	80133e6 <_dtoa_r+0x4d6>
 8013288:	427c      	negs	r4, r7
 801328a:	4b81      	ldr	r3, [pc, #516]	@ (8013490 <_dtoa_r+0x580>)
 801328c:	4d81      	ldr	r5, [pc, #516]	@ (8013494 <_dtoa_r+0x584>)
 801328e:	f004 020f 	and.w	r2, r4, #15
 8013292:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013296:	e9d3 2300 	ldrd	r2, r3, [r3]
 801329a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801329e:	f7ed f9d3 	bl	8000648 <__aeabi_dmul>
 80132a2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80132a6:	1124      	asrs	r4, r4, #4
 80132a8:	2300      	movs	r3, #0
 80132aa:	2602      	movs	r6, #2
 80132ac:	2c00      	cmp	r4, #0
 80132ae:	f040 808f 	bne.w	80133d0 <_dtoa_r+0x4c0>
 80132b2:	2b00      	cmp	r3, #0
 80132b4:	d1d3      	bne.n	801325e <_dtoa_r+0x34e>
 80132b6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80132b8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80132bc:	2b00      	cmp	r3, #0
 80132be:	f000 8094 	beq.w	80133ea <_dtoa_r+0x4da>
 80132c2:	4b75      	ldr	r3, [pc, #468]	@ (8013498 <_dtoa_r+0x588>)
 80132c4:	2200      	movs	r2, #0
 80132c6:	4620      	mov	r0, r4
 80132c8:	4629      	mov	r1, r5
 80132ca:	f7ed fc2f 	bl	8000b2c <__aeabi_dcmplt>
 80132ce:	2800      	cmp	r0, #0
 80132d0:	f000 808b 	beq.w	80133ea <_dtoa_r+0x4da>
 80132d4:	9b03      	ldr	r3, [sp, #12]
 80132d6:	2b00      	cmp	r3, #0
 80132d8:	f000 8087 	beq.w	80133ea <_dtoa_r+0x4da>
 80132dc:	f1bb 0f00 	cmp.w	fp, #0
 80132e0:	dd34      	ble.n	801334c <_dtoa_r+0x43c>
 80132e2:	4620      	mov	r0, r4
 80132e4:	4b6d      	ldr	r3, [pc, #436]	@ (801349c <_dtoa_r+0x58c>)
 80132e6:	2200      	movs	r2, #0
 80132e8:	4629      	mov	r1, r5
 80132ea:	f7ed f9ad 	bl	8000648 <__aeabi_dmul>
 80132ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80132f2:	f107 38ff 	add.w	r8, r7, #4294967295
 80132f6:	3601      	adds	r6, #1
 80132f8:	465c      	mov	r4, fp
 80132fa:	4630      	mov	r0, r6
 80132fc:	f7ed f93a 	bl	8000574 <__aeabi_i2d>
 8013300:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013304:	f7ed f9a0 	bl	8000648 <__aeabi_dmul>
 8013308:	4b65      	ldr	r3, [pc, #404]	@ (80134a0 <_dtoa_r+0x590>)
 801330a:	2200      	movs	r2, #0
 801330c:	f7ec ffe6 	bl	80002dc <__adddf3>
 8013310:	4605      	mov	r5, r0
 8013312:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8013316:	2c00      	cmp	r4, #0
 8013318:	d16a      	bne.n	80133f0 <_dtoa_r+0x4e0>
 801331a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801331e:	4b61      	ldr	r3, [pc, #388]	@ (80134a4 <_dtoa_r+0x594>)
 8013320:	2200      	movs	r2, #0
 8013322:	f7ec ffd9 	bl	80002d8 <__aeabi_dsub>
 8013326:	4602      	mov	r2, r0
 8013328:	460b      	mov	r3, r1
 801332a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801332e:	462a      	mov	r2, r5
 8013330:	4633      	mov	r3, r6
 8013332:	f7ed fc19 	bl	8000b68 <__aeabi_dcmpgt>
 8013336:	2800      	cmp	r0, #0
 8013338:	f040 8298 	bne.w	801386c <_dtoa_r+0x95c>
 801333c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013340:	462a      	mov	r2, r5
 8013342:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8013346:	f7ed fbf1 	bl	8000b2c <__aeabi_dcmplt>
 801334a:	bb38      	cbnz	r0, 801339c <_dtoa_r+0x48c>
 801334c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8013350:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8013354:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8013356:	2b00      	cmp	r3, #0
 8013358:	f2c0 8157 	blt.w	801360a <_dtoa_r+0x6fa>
 801335c:	2f0e      	cmp	r7, #14
 801335e:	f300 8154 	bgt.w	801360a <_dtoa_r+0x6fa>
 8013362:	4b4b      	ldr	r3, [pc, #300]	@ (8013490 <_dtoa_r+0x580>)
 8013364:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013368:	ed93 7b00 	vldr	d7, [r3]
 801336c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801336e:	2b00      	cmp	r3, #0
 8013370:	ed8d 7b00 	vstr	d7, [sp]
 8013374:	f280 80e5 	bge.w	8013542 <_dtoa_r+0x632>
 8013378:	9b03      	ldr	r3, [sp, #12]
 801337a:	2b00      	cmp	r3, #0
 801337c:	f300 80e1 	bgt.w	8013542 <_dtoa_r+0x632>
 8013380:	d10c      	bne.n	801339c <_dtoa_r+0x48c>
 8013382:	4b48      	ldr	r3, [pc, #288]	@ (80134a4 <_dtoa_r+0x594>)
 8013384:	2200      	movs	r2, #0
 8013386:	ec51 0b17 	vmov	r0, r1, d7
 801338a:	f7ed f95d 	bl	8000648 <__aeabi_dmul>
 801338e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013392:	f7ed fbdf 	bl	8000b54 <__aeabi_dcmpge>
 8013396:	2800      	cmp	r0, #0
 8013398:	f000 8266 	beq.w	8013868 <_dtoa_r+0x958>
 801339c:	2400      	movs	r4, #0
 801339e:	4625      	mov	r5, r4
 80133a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80133a2:	4656      	mov	r6, sl
 80133a4:	ea6f 0803 	mvn.w	r8, r3
 80133a8:	2700      	movs	r7, #0
 80133aa:	4621      	mov	r1, r4
 80133ac:	4648      	mov	r0, r9
 80133ae:	f000 fcbf 	bl	8013d30 <_Bfree>
 80133b2:	2d00      	cmp	r5, #0
 80133b4:	f000 80bd 	beq.w	8013532 <_dtoa_r+0x622>
 80133b8:	b12f      	cbz	r7, 80133c6 <_dtoa_r+0x4b6>
 80133ba:	42af      	cmp	r7, r5
 80133bc:	d003      	beq.n	80133c6 <_dtoa_r+0x4b6>
 80133be:	4639      	mov	r1, r7
 80133c0:	4648      	mov	r0, r9
 80133c2:	f000 fcb5 	bl	8013d30 <_Bfree>
 80133c6:	4629      	mov	r1, r5
 80133c8:	4648      	mov	r0, r9
 80133ca:	f000 fcb1 	bl	8013d30 <_Bfree>
 80133ce:	e0b0      	b.n	8013532 <_dtoa_r+0x622>
 80133d0:	07e2      	lsls	r2, r4, #31
 80133d2:	d505      	bpl.n	80133e0 <_dtoa_r+0x4d0>
 80133d4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80133d8:	f7ed f936 	bl	8000648 <__aeabi_dmul>
 80133dc:	3601      	adds	r6, #1
 80133de:	2301      	movs	r3, #1
 80133e0:	1064      	asrs	r4, r4, #1
 80133e2:	3508      	adds	r5, #8
 80133e4:	e762      	b.n	80132ac <_dtoa_r+0x39c>
 80133e6:	2602      	movs	r6, #2
 80133e8:	e765      	b.n	80132b6 <_dtoa_r+0x3a6>
 80133ea:	9c03      	ldr	r4, [sp, #12]
 80133ec:	46b8      	mov	r8, r7
 80133ee:	e784      	b.n	80132fa <_dtoa_r+0x3ea>
 80133f0:	4b27      	ldr	r3, [pc, #156]	@ (8013490 <_dtoa_r+0x580>)
 80133f2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80133f4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80133f8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80133fc:	4454      	add	r4, sl
 80133fe:	2900      	cmp	r1, #0
 8013400:	d054      	beq.n	80134ac <_dtoa_r+0x59c>
 8013402:	4929      	ldr	r1, [pc, #164]	@ (80134a8 <_dtoa_r+0x598>)
 8013404:	2000      	movs	r0, #0
 8013406:	f7ed fa49 	bl	800089c <__aeabi_ddiv>
 801340a:	4633      	mov	r3, r6
 801340c:	462a      	mov	r2, r5
 801340e:	f7ec ff63 	bl	80002d8 <__aeabi_dsub>
 8013412:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013416:	4656      	mov	r6, sl
 8013418:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801341c:	f7ed fbc4 	bl	8000ba8 <__aeabi_d2iz>
 8013420:	4605      	mov	r5, r0
 8013422:	f7ed f8a7 	bl	8000574 <__aeabi_i2d>
 8013426:	4602      	mov	r2, r0
 8013428:	460b      	mov	r3, r1
 801342a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801342e:	f7ec ff53 	bl	80002d8 <__aeabi_dsub>
 8013432:	3530      	adds	r5, #48	@ 0x30
 8013434:	4602      	mov	r2, r0
 8013436:	460b      	mov	r3, r1
 8013438:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801343c:	f806 5b01 	strb.w	r5, [r6], #1
 8013440:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013444:	f7ed fb72 	bl	8000b2c <__aeabi_dcmplt>
 8013448:	2800      	cmp	r0, #0
 801344a:	d172      	bne.n	8013532 <_dtoa_r+0x622>
 801344c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013450:	4911      	ldr	r1, [pc, #68]	@ (8013498 <_dtoa_r+0x588>)
 8013452:	2000      	movs	r0, #0
 8013454:	f7ec ff40 	bl	80002d8 <__aeabi_dsub>
 8013458:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801345c:	f7ed fb66 	bl	8000b2c <__aeabi_dcmplt>
 8013460:	2800      	cmp	r0, #0
 8013462:	f040 80b4 	bne.w	80135ce <_dtoa_r+0x6be>
 8013466:	42a6      	cmp	r6, r4
 8013468:	f43f af70 	beq.w	801334c <_dtoa_r+0x43c>
 801346c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013470:	4b0a      	ldr	r3, [pc, #40]	@ (801349c <_dtoa_r+0x58c>)
 8013472:	2200      	movs	r2, #0
 8013474:	f7ed f8e8 	bl	8000648 <__aeabi_dmul>
 8013478:	4b08      	ldr	r3, [pc, #32]	@ (801349c <_dtoa_r+0x58c>)
 801347a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801347e:	2200      	movs	r2, #0
 8013480:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013484:	f7ed f8e0 	bl	8000648 <__aeabi_dmul>
 8013488:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801348c:	e7c4      	b.n	8013418 <_dtoa_r+0x508>
 801348e:	bf00      	nop
 8013490:	08016d98 	.word	0x08016d98
 8013494:	08016d70 	.word	0x08016d70
 8013498:	3ff00000 	.word	0x3ff00000
 801349c:	40240000 	.word	0x40240000
 80134a0:	401c0000 	.word	0x401c0000
 80134a4:	40140000 	.word	0x40140000
 80134a8:	3fe00000 	.word	0x3fe00000
 80134ac:	4631      	mov	r1, r6
 80134ae:	4628      	mov	r0, r5
 80134b0:	f7ed f8ca 	bl	8000648 <__aeabi_dmul>
 80134b4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80134b8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80134ba:	4656      	mov	r6, sl
 80134bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80134c0:	f7ed fb72 	bl	8000ba8 <__aeabi_d2iz>
 80134c4:	4605      	mov	r5, r0
 80134c6:	f7ed f855 	bl	8000574 <__aeabi_i2d>
 80134ca:	4602      	mov	r2, r0
 80134cc:	460b      	mov	r3, r1
 80134ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80134d2:	f7ec ff01 	bl	80002d8 <__aeabi_dsub>
 80134d6:	3530      	adds	r5, #48	@ 0x30
 80134d8:	f806 5b01 	strb.w	r5, [r6], #1
 80134dc:	4602      	mov	r2, r0
 80134de:	460b      	mov	r3, r1
 80134e0:	42a6      	cmp	r6, r4
 80134e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80134e6:	f04f 0200 	mov.w	r2, #0
 80134ea:	d124      	bne.n	8013536 <_dtoa_r+0x626>
 80134ec:	4baf      	ldr	r3, [pc, #700]	@ (80137ac <_dtoa_r+0x89c>)
 80134ee:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80134f2:	f7ec fef3 	bl	80002dc <__adddf3>
 80134f6:	4602      	mov	r2, r0
 80134f8:	460b      	mov	r3, r1
 80134fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80134fe:	f7ed fb33 	bl	8000b68 <__aeabi_dcmpgt>
 8013502:	2800      	cmp	r0, #0
 8013504:	d163      	bne.n	80135ce <_dtoa_r+0x6be>
 8013506:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801350a:	49a8      	ldr	r1, [pc, #672]	@ (80137ac <_dtoa_r+0x89c>)
 801350c:	2000      	movs	r0, #0
 801350e:	f7ec fee3 	bl	80002d8 <__aeabi_dsub>
 8013512:	4602      	mov	r2, r0
 8013514:	460b      	mov	r3, r1
 8013516:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801351a:	f7ed fb07 	bl	8000b2c <__aeabi_dcmplt>
 801351e:	2800      	cmp	r0, #0
 8013520:	f43f af14 	beq.w	801334c <_dtoa_r+0x43c>
 8013524:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8013526:	1e73      	subs	r3, r6, #1
 8013528:	9313      	str	r3, [sp, #76]	@ 0x4c
 801352a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801352e:	2b30      	cmp	r3, #48	@ 0x30
 8013530:	d0f8      	beq.n	8013524 <_dtoa_r+0x614>
 8013532:	4647      	mov	r7, r8
 8013534:	e03b      	b.n	80135ae <_dtoa_r+0x69e>
 8013536:	4b9e      	ldr	r3, [pc, #632]	@ (80137b0 <_dtoa_r+0x8a0>)
 8013538:	f7ed f886 	bl	8000648 <__aeabi_dmul>
 801353c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013540:	e7bc      	b.n	80134bc <_dtoa_r+0x5ac>
 8013542:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8013546:	4656      	mov	r6, sl
 8013548:	e9dd 2300 	ldrd	r2, r3, [sp]
 801354c:	4620      	mov	r0, r4
 801354e:	4629      	mov	r1, r5
 8013550:	f7ed f9a4 	bl	800089c <__aeabi_ddiv>
 8013554:	f7ed fb28 	bl	8000ba8 <__aeabi_d2iz>
 8013558:	4680      	mov	r8, r0
 801355a:	f7ed f80b 	bl	8000574 <__aeabi_i2d>
 801355e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013562:	f7ed f871 	bl	8000648 <__aeabi_dmul>
 8013566:	4602      	mov	r2, r0
 8013568:	460b      	mov	r3, r1
 801356a:	4620      	mov	r0, r4
 801356c:	4629      	mov	r1, r5
 801356e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8013572:	f7ec feb1 	bl	80002d8 <__aeabi_dsub>
 8013576:	f806 4b01 	strb.w	r4, [r6], #1
 801357a:	9d03      	ldr	r5, [sp, #12]
 801357c:	eba6 040a 	sub.w	r4, r6, sl
 8013580:	42a5      	cmp	r5, r4
 8013582:	4602      	mov	r2, r0
 8013584:	460b      	mov	r3, r1
 8013586:	d133      	bne.n	80135f0 <_dtoa_r+0x6e0>
 8013588:	f7ec fea8 	bl	80002dc <__adddf3>
 801358c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013590:	4604      	mov	r4, r0
 8013592:	460d      	mov	r5, r1
 8013594:	f7ed fae8 	bl	8000b68 <__aeabi_dcmpgt>
 8013598:	b9c0      	cbnz	r0, 80135cc <_dtoa_r+0x6bc>
 801359a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801359e:	4620      	mov	r0, r4
 80135a0:	4629      	mov	r1, r5
 80135a2:	f7ed fab9 	bl	8000b18 <__aeabi_dcmpeq>
 80135a6:	b110      	cbz	r0, 80135ae <_dtoa_r+0x69e>
 80135a8:	f018 0f01 	tst.w	r8, #1
 80135ac:	d10e      	bne.n	80135cc <_dtoa_r+0x6bc>
 80135ae:	9902      	ldr	r1, [sp, #8]
 80135b0:	4648      	mov	r0, r9
 80135b2:	f000 fbbd 	bl	8013d30 <_Bfree>
 80135b6:	2300      	movs	r3, #0
 80135b8:	7033      	strb	r3, [r6, #0]
 80135ba:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80135bc:	3701      	adds	r7, #1
 80135be:	601f      	str	r7, [r3, #0]
 80135c0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80135c2:	2b00      	cmp	r3, #0
 80135c4:	f000 824b 	beq.w	8013a5e <_dtoa_r+0xb4e>
 80135c8:	601e      	str	r6, [r3, #0]
 80135ca:	e248      	b.n	8013a5e <_dtoa_r+0xb4e>
 80135cc:	46b8      	mov	r8, r7
 80135ce:	4633      	mov	r3, r6
 80135d0:	461e      	mov	r6, r3
 80135d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80135d6:	2a39      	cmp	r2, #57	@ 0x39
 80135d8:	d106      	bne.n	80135e8 <_dtoa_r+0x6d8>
 80135da:	459a      	cmp	sl, r3
 80135dc:	d1f8      	bne.n	80135d0 <_dtoa_r+0x6c0>
 80135de:	2230      	movs	r2, #48	@ 0x30
 80135e0:	f108 0801 	add.w	r8, r8, #1
 80135e4:	f88a 2000 	strb.w	r2, [sl]
 80135e8:	781a      	ldrb	r2, [r3, #0]
 80135ea:	3201      	adds	r2, #1
 80135ec:	701a      	strb	r2, [r3, #0]
 80135ee:	e7a0      	b.n	8013532 <_dtoa_r+0x622>
 80135f0:	4b6f      	ldr	r3, [pc, #444]	@ (80137b0 <_dtoa_r+0x8a0>)
 80135f2:	2200      	movs	r2, #0
 80135f4:	f7ed f828 	bl	8000648 <__aeabi_dmul>
 80135f8:	2200      	movs	r2, #0
 80135fa:	2300      	movs	r3, #0
 80135fc:	4604      	mov	r4, r0
 80135fe:	460d      	mov	r5, r1
 8013600:	f7ed fa8a 	bl	8000b18 <__aeabi_dcmpeq>
 8013604:	2800      	cmp	r0, #0
 8013606:	d09f      	beq.n	8013548 <_dtoa_r+0x638>
 8013608:	e7d1      	b.n	80135ae <_dtoa_r+0x69e>
 801360a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801360c:	2a00      	cmp	r2, #0
 801360e:	f000 80ea 	beq.w	80137e6 <_dtoa_r+0x8d6>
 8013612:	9a07      	ldr	r2, [sp, #28]
 8013614:	2a01      	cmp	r2, #1
 8013616:	f300 80cd 	bgt.w	80137b4 <_dtoa_r+0x8a4>
 801361a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801361c:	2a00      	cmp	r2, #0
 801361e:	f000 80c1 	beq.w	80137a4 <_dtoa_r+0x894>
 8013622:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8013626:	9c08      	ldr	r4, [sp, #32]
 8013628:	9e00      	ldr	r6, [sp, #0]
 801362a:	9a00      	ldr	r2, [sp, #0]
 801362c:	441a      	add	r2, r3
 801362e:	9200      	str	r2, [sp, #0]
 8013630:	9a06      	ldr	r2, [sp, #24]
 8013632:	2101      	movs	r1, #1
 8013634:	441a      	add	r2, r3
 8013636:	4648      	mov	r0, r9
 8013638:	9206      	str	r2, [sp, #24]
 801363a:	f000 fc2d 	bl	8013e98 <__i2b>
 801363e:	4605      	mov	r5, r0
 8013640:	b166      	cbz	r6, 801365c <_dtoa_r+0x74c>
 8013642:	9b06      	ldr	r3, [sp, #24]
 8013644:	2b00      	cmp	r3, #0
 8013646:	dd09      	ble.n	801365c <_dtoa_r+0x74c>
 8013648:	42b3      	cmp	r3, r6
 801364a:	9a00      	ldr	r2, [sp, #0]
 801364c:	bfa8      	it	ge
 801364e:	4633      	movge	r3, r6
 8013650:	1ad2      	subs	r2, r2, r3
 8013652:	9200      	str	r2, [sp, #0]
 8013654:	9a06      	ldr	r2, [sp, #24]
 8013656:	1af6      	subs	r6, r6, r3
 8013658:	1ad3      	subs	r3, r2, r3
 801365a:	9306      	str	r3, [sp, #24]
 801365c:	9b08      	ldr	r3, [sp, #32]
 801365e:	b30b      	cbz	r3, 80136a4 <_dtoa_r+0x794>
 8013660:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013662:	2b00      	cmp	r3, #0
 8013664:	f000 80c6 	beq.w	80137f4 <_dtoa_r+0x8e4>
 8013668:	2c00      	cmp	r4, #0
 801366a:	f000 80c0 	beq.w	80137ee <_dtoa_r+0x8de>
 801366e:	4629      	mov	r1, r5
 8013670:	4622      	mov	r2, r4
 8013672:	4648      	mov	r0, r9
 8013674:	f000 fcc8 	bl	8014008 <__pow5mult>
 8013678:	9a02      	ldr	r2, [sp, #8]
 801367a:	4601      	mov	r1, r0
 801367c:	4605      	mov	r5, r0
 801367e:	4648      	mov	r0, r9
 8013680:	f000 fc20 	bl	8013ec4 <__multiply>
 8013684:	9902      	ldr	r1, [sp, #8]
 8013686:	4680      	mov	r8, r0
 8013688:	4648      	mov	r0, r9
 801368a:	f000 fb51 	bl	8013d30 <_Bfree>
 801368e:	9b08      	ldr	r3, [sp, #32]
 8013690:	1b1b      	subs	r3, r3, r4
 8013692:	9308      	str	r3, [sp, #32]
 8013694:	f000 80b1 	beq.w	80137fa <_dtoa_r+0x8ea>
 8013698:	9a08      	ldr	r2, [sp, #32]
 801369a:	4641      	mov	r1, r8
 801369c:	4648      	mov	r0, r9
 801369e:	f000 fcb3 	bl	8014008 <__pow5mult>
 80136a2:	9002      	str	r0, [sp, #8]
 80136a4:	2101      	movs	r1, #1
 80136a6:	4648      	mov	r0, r9
 80136a8:	f000 fbf6 	bl	8013e98 <__i2b>
 80136ac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80136ae:	4604      	mov	r4, r0
 80136b0:	2b00      	cmp	r3, #0
 80136b2:	f000 81d8 	beq.w	8013a66 <_dtoa_r+0xb56>
 80136b6:	461a      	mov	r2, r3
 80136b8:	4601      	mov	r1, r0
 80136ba:	4648      	mov	r0, r9
 80136bc:	f000 fca4 	bl	8014008 <__pow5mult>
 80136c0:	9b07      	ldr	r3, [sp, #28]
 80136c2:	2b01      	cmp	r3, #1
 80136c4:	4604      	mov	r4, r0
 80136c6:	f300 809f 	bgt.w	8013808 <_dtoa_r+0x8f8>
 80136ca:	9b04      	ldr	r3, [sp, #16]
 80136cc:	2b00      	cmp	r3, #0
 80136ce:	f040 8097 	bne.w	8013800 <_dtoa_r+0x8f0>
 80136d2:	9b05      	ldr	r3, [sp, #20]
 80136d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80136d8:	2b00      	cmp	r3, #0
 80136da:	f040 8093 	bne.w	8013804 <_dtoa_r+0x8f4>
 80136de:	9b05      	ldr	r3, [sp, #20]
 80136e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80136e4:	0d1b      	lsrs	r3, r3, #20
 80136e6:	051b      	lsls	r3, r3, #20
 80136e8:	b133      	cbz	r3, 80136f8 <_dtoa_r+0x7e8>
 80136ea:	9b00      	ldr	r3, [sp, #0]
 80136ec:	3301      	adds	r3, #1
 80136ee:	9300      	str	r3, [sp, #0]
 80136f0:	9b06      	ldr	r3, [sp, #24]
 80136f2:	3301      	adds	r3, #1
 80136f4:	9306      	str	r3, [sp, #24]
 80136f6:	2301      	movs	r3, #1
 80136f8:	9308      	str	r3, [sp, #32]
 80136fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80136fc:	2b00      	cmp	r3, #0
 80136fe:	f000 81b8 	beq.w	8013a72 <_dtoa_r+0xb62>
 8013702:	6923      	ldr	r3, [r4, #16]
 8013704:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013708:	6918      	ldr	r0, [r3, #16]
 801370a:	f000 fb79 	bl	8013e00 <__hi0bits>
 801370e:	f1c0 0020 	rsb	r0, r0, #32
 8013712:	9b06      	ldr	r3, [sp, #24]
 8013714:	4418      	add	r0, r3
 8013716:	f010 001f 	ands.w	r0, r0, #31
 801371a:	f000 8082 	beq.w	8013822 <_dtoa_r+0x912>
 801371e:	f1c0 0320 	rsb	r3, r0, #32
 8013722:	2b04      	cmp	r3, #4
 8013724:	dd73      	ble.n	801380e <_dtoa_r+0x8fe>
 8013726:	9b00      	ldr	r3, [sp, #0]
 8013728:	f1c0 001c 	rsb	r0, r0, #28
 801372c:	4403      	add	r3, r0
 801372e:	9300      	str	r3, [sp, #0]
 8013730:	9b06      	ldr	r3, [sp, #24]
 8013732:	4403      	add	r3, r0
 8013734:	4406      	add	r6, r0
 8013736:	9306      	str	r3, [sp, #24]
 8013738:	9b00      	ldr	r3, [sp, #0]
 801373a:	2b00      	cmp	r3, #0
 801373c:	dd05      	ble.n	801374a <_dtoa_r+0x83a>
 801373e:	9902      	ldr	r1, [sp, #8]
 8013740:	461a      	mov	r2, r3
 8013742:	4648      	mov	r0, r9
 8013744:	f000 fcba 	bl	80140bc <__lshift>
 8013748:	9002      	str	r0, [sp, #8]
 801374a:	9b06      	ldr	r3, [sp, #24]
 801374c:	2b00      	cmp	r3, #0
 801374e:	dd05      	ble.n	801375c <_dtoa_r+0x84c>
 8013750:	4621      	mov	r1, r4
 8013752:	461a      	mov	r2, r3
 8013754:	4648      	mov	r0, r9
 8013756:	f000 fcb1 	bl	80140bc <__lshift>
 801375a:	4604      	mov	r4, r0
 801375c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801375e:	2b00      	cmp	r3, #0
 8013760:	d061      	beq.n	8013826 <_dtoa_r+0x916>
 8013762:	9802      	ldr	r0, [sp, #8]
 8013764:	4621      	mov	r1, r4
 8013766:	f000 fd15 	bl	8014194 <__mcmp>
 801376a:	2800      	cmp	r0, #0
 801376c:	da5b      	bge.n	8013826 <_dtoa_r+0x916>
 801376e:	2300      	movs	r3, #0
 8013770:	9902      	ldr	r1, [sp, #8]
 8013772:	220a      	movs	r2, #10
 8013774:	4648      	mov	r0, r9
 8013776:	f000 fafd 	bl	8013d74 <__multadd>
 801377a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801377c:	9002      	str	r0, [sp, #8]
 801377e:	f107 38ff 	add.w	r8, r7, #4294967295
 8013782:	2b00      	cmp	r3, #0
 8013784:	f000 8177 	beq.w	8013a76 <_dtoa_r+0xb66>
 8013788:	4629      	mov	r1, r5
 801378a:	2300      	movs	r3, #0
 801378c:	220a      	movs	r2, #10
 801378e:	4648      	mov	r0, r9
 8013790:	f000 faf0 	bl	8013d74 <__multadd>
 8013794:	f1bb 0f00 	cmp.w	fp, #0
 8013798:	4605      	mov	r5, r0
 801379a:	dc6f      	bgt.n	801387c <_dtoa_r+0x96c>
 801379c:	9b07      	ldr	r3, [sp, #28]
 801379e:	2b02      	cmp	r3, #2
 80137a0:	dc49      	bgt.n	8013836 <_dtoa_r+0x926>
 80137a2:	e06b      	b.n	801387c <_dtoa_r+0x96c>
 80137a4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80137a6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80137aa:	e73c      	b.n	8013626 <_dtoa_r+0x716>
 80137ac:	3fe00000 	.word	0x3fe00000
 80137b0:	40240000 	.word	0x40240000
 80137b4:	9b03      	ldr	r3, [sp, #12]
 80137b6:	1e5c      	subs	r4, r3, #1
 80137b8:	9b08      	ldr	r3, [sp, #32]
 80137ba:	42a3      	cmp	r3, r4
 80137bc:	db09      	blt.n	80137d2 <_dtoa_r+0x8c2>
 80137be:	1b1c      	subs	r4, r3, r4
 80137c0:	9b03      	ldr	r3, [sp, #12]
 80137c2:	2b00      	cmp	r3, #0
 80137c4:	f6bf af30 	bge.w	8013628 <_dtoa_r+0x718>
 80137c8:	9b00      	ldr	r3, [sp, #0]
 80137ca:	9a03      	ldr	r2, [sp, #12]
 80137cc:	1a9e      	subs	r6, r3, r2
 80137ce:	2300      	movs	r3, #0
 80137d0:	e72b      	b.n	801362a <_dtoa_r+0x71a>
 80137d2:	9b08      	ldr	r3, [sp, #32]
 80137d4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80137d6:	9408      	str	r4, [sp, #32]
 80137d8:	1ae3      	subs	r3, r4, r3
 80137da:	441a      	add	r2, r3
 80137dc:	9e00      	ldr	r6, [sp, #0]
 80137de:	9b03      	ldr	r3, [sp, #12]
 80137e0:	920d      	str	r2, [sp, #52]	@ 0x34
 80137e2:	2400      	movs	r4, #0
 80137e4:	e721      	b.n	801362a <_dtoa_r+0x71a>
 80137e6:	9c08      	ldr	r4, [sp, #32]
 80137e8:	9e00      	ldr	r6, [sp, #0]
 80137ea:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80137ec:	e728      	b.n	8013640 <_dtoa_r+0x730>
 80137ee:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80137f2:	e751      	b.n	8013698 <_dtoa_r+0x788>
 80137f4:	9a08      	ldr	r2, [sp, #32]
 80137f6:	9902      	ldr	r1, [sp, #8]
 80137f8:	e750      	b.n	801369c <_dtoa_r+0x78c>
 80137fa:	f8cd 8008 	str.w	r8, [sp, #8]
 80137fe:	e751      	b.n	80136a4 <_dtoa_r+0x794>
 8013800:	2300      	movs	r3, #0
 8013802:	e779      	b.n	80136f8 <_dtoa_r+0x7e8>
 8013804:	9b04      	ldr	r3, [sp, #16]
 8013806:	e777      	b.n	80136f8 <_dtoa_r+0x7e8>
 8013808:	2300      	movs	r3, #0
 801380a:	9308      	str	r3, [sp, #32]
 801380c:	e779      	b.n	8013702 <_dtoa_r+0x7f2>
 801380e:	d093      	beq.n	8013738 <_dtoa_r+0x828>
 8013810:	9a00      	ldr	r2, [sp, #0]
 8013812:	331c      	adds	r3, #28
 8013814:	441a      	add	r2, r3
 8013816:	9200      	str	r2, [sp, #0]
 8013818:	9a06      	ldr	r2, [sp, #24]
 801381a:	441a      	add	r2, r3
 801381c:	441e      	add	r6, r3
 801381e:	9206      	str	r2, [sp, #24]
 8013820:	e78a      	b.n	8013738 <_dtoa_r+0x828>
 8013822:	4603      	mov	r3, r0
 8013824:	e7f4      	b.n	8013810 <_dtoa_r+0x900>
 8013826:	9b03      	ldr	r3, [sp, #12]
 8013828:	2b00      	cmp	r3, #0
 801382a:	46b8      	mov	r8, r7
 801382c:	dc20      	bgt.n	8013870 <_dtoa_r+0x960>
 801382e:	469b      	mov	fp, r3
 8013830:	9b07      	ldr	r3, [sp, #28]
 8013832:	2b02      	cmp	r3, #2
 8013834:	dd1e      	ble.n	8013874 <_dtoa_r+0x964>
 8013836:	f1bb 0f00 	cmp.w	fp, #0
 801383a:	f47f adb1 	bne.w	80133a0 <_dtoa_r+0x490>
 801383e:	4621      	mov	r1, r4
 8013840:	465b      	mov	r3, fp
 8013842:	2205      	movs	r2, #5
 8013844:	4648      	mov	r0, r9
 8013846:	f000 fa95 	bl	8013d74 <__multadd>
 801384a:	4601      	mov	r1, r0
 801384c:	4604      	mov	r4, r0
 801384e:	9802      	ldr	r0, [sp, #8]
 8013850:	f000 fca0 	bl	8014194 <__mcmp>
 8013854:	2800      	cmp	r0, #0
 8013856:	f77f ada3 	ble.w	80133a0 <_dtoa_r+0x490>
 801385a:	4656      	mov	r6, sl
 801385c:	2331      	movs	r3, #49	@ 0x31
 801385e:	f806 3b01 	strb.w	r3, [r6], #1
 8013862:	f108 0801 	add.w	r8, r8, #1
 8013866:	e59f      	b.n	80133a8 <_dtoa_r+0x498>
 8013868:	9c03      	ldr	r4, [sp, #12]
 801386a:	46b8      	mov	r8, r7
 801386c:	4625      	mov	r5, r4
 801386e:	e7f4      	b.n	801385a <_dtoa_r+0x94a>
 8013870:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8013874:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013876:	2b00      	cmp	r3, #0
 8013878:	f000 8101 	beq.w	8013a7e <_dtoa_r+0xb6e>
 801387c:	2e00      	cmp	r6, #0
 801387e:	dd05      	ble.n	801388c <_dtoa_r+0x97c>
 8013880:	4629      	mov	r1, r5
 8013882:	4632      	mov	r2, r6
 8013884:	4648      	mov	r0, r9
 8013886:	f000 fc19 	bl	80140bc <__lshift>
 801388a:	4605      	mov	r5, r0
 801388c:	9b08      	ldr	r3, [sp, #32]
 801388e:	2b00      	cmp	r3, #0
 8013890:	d05c      	beq.n	801394c <_dtoa_r+0xa3c>
 8013892:	6869      	ldr	r1, [r5, #4]
 8013894:	4648      	mov	r0, r9
 8013896:	f000 fa0b 	bl	8013cb0 <_Balloc>
 801389a:	4606      	mov	r6, r0
 801389c:	b928      	cbnz	r0, 80138aa <_dtoa_r+0x99a>
 801389e:	4b82      	ldr	r3, [pc, #520]	@ (8013aa8 <_dtoa_r+0xb98>)
 80138a0:	4602      	mov	r2, r0
 80138a2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80138a6:	f7ff bb4a 	b.w	8012f3e <_dtoa_r+0x2e>
 80138aa:	692a      	ldr	r2, [r5, #16]
 80138ac:	3202      	adds	r2, #2
 80138ae:	0092      	lsls	r2, r2, #2
 80138b0:	f105 010c 	add.w	r1, r5, #12
 80138b4:	300c      	adds	r0, #12
 80138b6:	f7ff fa94 	bl	8012de2 <memcpy>
 80138ba:	2201      	movs	r2, #1
 80138bc:	4631      	mov	r1, r6
 80138be:	4648      	mov	r0, r9
 80138c0:	f000 fbfc 	bl	80140bc <__lshift>
 80138c4:	f10a 0301 	add.w	r3, sl, #1
 80138c8:	9300      	str	r3, [sp, #0]
 80138ca:	eb0a 030b 	add.w	r3, sl, fp
 80138ce:	9308      	str	r3, [sp, #32]
 80138d0:	9b04      	ldr	r3, [sp, #16]
 80138d2:	f003 0301 	and.w	r3, r3, #1
 80138d6:	462f      	mov	r7, r5
 80138d8:	9306      	str	r3, [sp, #24]
 80138da:	4605      	mov	r5, r0
 80138dc:	9b00      	ldr	r3, [sp, #0]
 80138de:	9802      	ldr	r0, [sp, #8]
 80138e0:	4621      	mov	r1, r4
 80138e2:	f103 3bff 	add.w	fp, r3, #4294967295
 80138e6:	f7ff fa8a 	bl	8012dfe <quorem>
 80138ea:	4603      	mov	r3, r0
 80138ec:	3330      	adds	r3, #48	@ 0x30
 80138ee:	9003      	str	r0, [sp, #12]
 80138f0:	4639      	mov	r1, r7
 80138f2:	9802      	ldr	r0, [sp, #8]
 80138f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80138f6:	f000 fc4d 	bl	8014194 <__mcmp>
 80138fa:	462a      	mov	r2, r5
 80138fc:	9004      	str	r0, [sp, #16]
 80138fe:	4621      	mov	r1, r4
 8013900:	4648      	mov	r0, r9
 8013902:	f000 fc63 	bl	80141cc <__mdiff>
 8013906:	68c2      	ldr	r2, [r0, #12]
 8013908:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801390a:	4606      	mov	r6, r0
 801390c:	bb02      	cbnz	r2, 8013950 <_dtoa_r+0xa40>
 801390e:	4601      	mov	r1, r0
 8013910:	9802      	ldr	r0, [sp, #8]
 8013912:	f000 fc3f 	bl	8014194 <__mcmp>
 8013916:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013918:	4602      	mov	r2, r0
 801391a:	4631      	mov	r1, r6
 801391c:	4648      	mov	r0, r9
 801391e:	920c      	str	r2, [sp, #48]	@ 0x30
 8013920:	9309      	str	r3, [sp, #36]	@ 0x24
 8013922:	f000 fa05 	bl	8013d30 <_Bfree>
 8013926:	9b07      	ldr	r3, [sp, #28]
 8013928:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801392a:	9e00      	ldr	r6, [sp, #0]
 801392c:	ea42 0103 	orr.w	r1, r2, r3
 8013930:	9b06      	ldr	r3, [sp, #24]
 8013932:	4319      	orrs	r1, r3
 8013934:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013936:	d10d      	bne.n	8013954 <_dtoa_r+0xa44>
 8013938:	2b39      	cmp	r3, #57	@ 0x39
 801393a:	d027      	beq.n	801398c <_dtoa_r+0xa7c>
 801393c:	9a04      	ldr	r2, [sp, #16]
 801393e:	2a00      	cmp	r2, #0
 8013940:	dd01      	ble.n	8013946 <_dtoa_r+0xa36>
 8013942:	9b03      	ldr	r3, [sp, #12]
 8013944:	3331      	adds	r3, #49	@ 0x31
 8013946:	f88b 3000 	strb.w	r3, [fp]
 801394a:	e52e      	b.n	80133aa <_dtoa_r+0x49a>
 801394c:	4628      	mov	r0, r5
 801394e:	e7b9      	b.n	80138c4 <_dtoa_r+0x9b4>
 8013950:	2201      	movs	r2, #1
 8013952:	e7e2      	b.n	801391a <_dtoa_r+0xa0a>
 8013954:	9904      	ldr	r1, [sp, #16]
 8013956:	2900      	cmp	r1, #0
 8013958:	db04      	blt.n	8013964 <_dtoa_r+0xa54>
 801395a:	9807      	ldr	r0, [sp, #28]
 801395c:	4301      	orrs	r1, r0
 801395e:	9806      	ldr	r0, [sp, #24]
 8013960:	4301      	orrs	r1, r0
 8013962:	d120      	bne.n	80139a6 <_dtoa_r+0xa96>
 8013964:	2a00      	cmp	r2, #0
 8013966:	ddee      	ble.n	8013946 <_dtoa_r+0xa36>
 8013968:	9902      	ldr	r1, [sp, #8]
 801396a:	9300      	str	r3, [sp, #0]
 801396c:	2201      	movs	r2, #1
 801396e:	4648      	mov	r0, r9
 8013970:	f000 fba4 	bl	80140bc <__lshift>
 8013974:	4621      	mov	r1, r4
 8013976:	9002      	str	r0, [sp, #8]
 8013978:	f000 fc0c 	bl	8014194 <__mcmp>
 801397c:	2800      	cmp	r0, #0
 801397e:	9b00      	ldr	r3, [sp, #0]
 8013980:	dc02      	bgt.n	8013988 <_dtoa_r+0xa78>
 8013982:	d1e0      	bne.n	8013946 <_dtoa_r+0xa36>
 8013984:	07da      	lsls	r2, r3, #31
 8013986:	d5de      	bpl.n	8013946 <_dtoa_r+0xa36>
 8013988:	2b39      	cmp	r3, #57	@ 0x39
 801398a:	d1da      	bne.n	8013942 <_dtoa_r+0xa32>
 801398c:	2339      	movs	r3, #57	@ 0x39
 801398e:	f88b 3000 	strb.w	r3, [fp]
 8013992:	4633      	mov	r3, r6
 8013994:	461e      	mov	r6, r3
 8013996:	3b01      	subs	r3, #1
 8013998:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801399c:	2a39      	cmp	r2, #57	@ 0x39
 801399e:	d04e      	beq.n	8013a3e <_dtoa_r+0xb2e>
 80139a0:	3201      	adds	r2, #1
 80139a2:	701a      	strb	r2, [r3, #0]
 80139a4:	e501      	b.n	80133aa <_dtoa_r+0x49a>
 80139a6:	2a00      	cmp	r2, #0
 80139a8:	dd03      	ble.n	80139b2 <_dtoa_r+0xaa2>
 80139aa:	2b39      	cmp	r3, #57	@ 0x39
 80139ac:	d0ee      	beq.n	801398c <_dtoa_r+0xa7c>
 80139ae:	3301      	adds	r3, #1
 80139b0:	e7c9      	b.n	8013946 <_dtoa_r+0xa36>
 80139b2:	9a00      	ldr	r2, [sp, #0]
 80139b4:	9908      	ldr	r1, [sp, #32]
 80139b6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80139ba:	428a      	cmp	r2, r1
 80139bc:	d028      	beq.n	8013a10 <_dtoa_r+0xb00>
 80139be:	9902      	ldr	r1, [sp, #8]
 80139c0:	2300      	movs	r3, #0
 80139c2:	220a      	movs	r2, #10
 80139c4:	4648      	mov	r0, r9
 80139c6:	f000 f9d5 	bl	8013d74 <__multadd>
 80139ca:	42af      	cmp	r7, r5
 80139cc:	9002      	str	r0, [sp, #8]
 80139ce:	f04f 0300 	mov.w	r3, #0
 80139d2:	f04f 020a 	mov.w	r2, #10
 80139d6:	4639      	mov	r1, r7
 80139d8:	4648      	mov	r0, r9
 80139da:	d107      	bne.n	80139ec <_dtoa_r+0xadc>
 80139dc:	f000 f9ca 	bl	8013d74 <__multadd>
 80139e0:	4607      	mov	r7, r0
 80139e2:	4605      	mov	r5, r0
 80139e4:	9b00      	ldr	r3, [sp, #0]
 80139e6:	3301      	adds	r3, #1
 80139e8:	9300      	str	r3, [sp, #0]
 80139ea:	e777      	b.n	80138dc <_dtoa_r+0x9cc>
 80139ec:	f000 f9c2 	bl	8013d74 <__multadd>
 80139f0:	4629      	mov	r1, r5
 80139f2:	4607      	mov	r7, r0
 80139f4:	2300      	movs	r3, #0
 80139f6:	220a      	movs	r2, #10
 80139f8:	4648      	mov	r0, r9
 80139fa:	f000 f9bb 	bl	8013d74 <__multadd>
 80139fe:	4605      	mov	r5, r0
 8013a00:	e7f0      	b.n	80139e4 <_dtoa_r+0xad4>
 8013a02:	f1bb 0f00 	cmp.w	fp, #0
 8013a06:	bfcc      	ite	gt
 8013a08:	465e      	movgt	r6, fp
 8013a0a:	2601      	movle	r6, #1
 8013a0c:	4456      	add	r6, sl
 8013a0e:	2700      	movs	r7, #0
 8013a10:	9902      	ldr	r1, [sp, #8]
 8013a12:	9300      	str	r3, [sp, #0]
 8013a14:	2201      	movs	r2, #1
 8013a16:	4648      	mov	r0, r9
 8013a18:	f000 fb50 	bl	80140bc <__lshift>
 8013a1c:	4621      	mov	r1, r4
 8013a1e:	9002      	str	r0, [sp, #8]
 8013a20:	f000 fbb8 	bl	8014194 <__mcmp>
 8013a24:	2800      	cmp	r0, #0
 8013a26:	dcb4      	bgt.n	8013992 <_dtoa_r+0xa82>
 8013a28:	d102      	bne.n	8013a30 <_dtoa_r+0xb20>
 8013a2a:	9b00      	ldr	r3, [sp, #0]
 8013a2c:	07db      	lsls	r3, r3, #31
 8013a2e:	d4b0      	bmi.n	8013992 <_dtoa_r+0xa82>
 8013a30:	4633      	mov	r3, r6
 8013a32:	461e      	mov	r6, r3
 8013a34:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013a38:	2a30      	cmp	r2, #48	@ 0x30
 8013a3a:	d0fa      	beq.n	8013a32 <_dtoa_r+0xb22>
 8013a3c:	e4b5      	b.n	80133aa <_dtoa_r+0x49a>
 8013a3e:	459a      	cmp	sl, r3
 8013a40:	d1a8      	bne.n	8013994 <_dtoa_r+0xa84>
 8013a42:	2331      	movs	r3, #49	@ 0x31
 8013a44:	f108 0801 	add.w	r8, r8, #1
 8013a48:	f88a 3000 	strb.w	r3, [sl]
 8013a4c:	e4ad      	b.n	80133aa <_dtoa_r+0x49a>
 8013a4e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013a50:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8013aac <_dtoa_r+0xb9c>
 8013a54:	b11b      	cbz	r3, 8013a5e <_dtoa_r+0xb4e>
 8013a56:	f10a 0308 	add.w	r3, sl, #8
 8013a5a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8013a5c:	6013      	str	r3, [r2, #0]
 8013a5e:	4650      	mov	r0, sl
 8013a60:	b017      	add	sp, #92	@ 0x5c
 8013a62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013a66:	9b07      	ldr	r3, [sp, #28]
 8013a68:	2b01      	cmp	r3, #1
 8013a6a:	f77f ae2e 	ble.w	80136ca <_dtoa_r+0x7ba>
 8013a6e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013a70:	9308      	str	r3, [sp, #32]
 8013a72:	2001      	movs	r0, #1
 8013a74:	e64d      	b.n	8013712 <_dtoa_r+0x802>
 8013a76:	f1bb 0f00 	cmp.w	fp, #0
 8013a7a:	f77f aed9 	ble.w	8013830 <_dtoa_r+0x920>
 8013a7e:	4656      	mov	r6, sl
 8013a80:	9802      	ldr	r0, [sp, #8]
 8013a82:	4621      	mov	r1, r4
 8013a84:	f7ff f9bb 	bl	8012dfe <quorem>
 8013a88:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8013a8c:	f806 3b01 	strb.w	r3, [r6], #1
 8013a90:	eba6 020a 	sub.w	r2, r6, sl
 8013a94:	4593      	cmp	fp, r2
 8013a96:	ddb4      	ble.n	8013a02 <_dtoa_r+0xaf2>
 8013a98:	9902      	ldr	r1, [sp, #8]
 8013a9a:	2300      	movs	r3, #0
 8013a9c:	220a      	movs	r2, #10
 8013a9e:	4648      	mov	r0, r9
 8013aa0:	f000 f968 	bl	8013d74 <__multadd>
 8013aa4:	9002      	str	r0, [sp, #8]
 8013aa6:	e7eb      	b.n	8013a80 <_dtoa_r+0xb70>
 8013aa8:	08016c9c 	.word	0x08016c9c
 8013aac:	08016c20 	.word	0x08016c20

08013ab0 <_free_r>:
 8013ab0:	b538      	push	{r3, r4, r5, lr}
 8013ab2:	4605      	mov	r5, r0
 8013ab4:	2900      	cmp	r1, #0
 8013ab6:	d041      	beq.n	8013b3c <_free_r+0x8c>
 8013ab8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013abc:	1f0c      	subs	r4, r1, #4
 8013abe:	2b00      	cmp	r3, #0
 8013ac0:	bfb8      	it	lt
 8013ac2:	18e4      	addlt	r4, r4, r3
 8013ac4:	f000 f8e8 	bl	8013c98 <__malloc_lock>
 8013ac8:	4a1d      	ldr	r2, [pc, #116]	@ (8013b40 <_free_r+0x90>)
 8013aca:	6813      	ldr	r3, [r2, #0]
 8013acc:	b933      	cbnz	r3, 8013adc <_free_r+0x2c>
 8013ace:	6063      	str	r3, [r4, #4]
 8013ad0:	6014      	str	r4, [r2, #0]
 8013ad2:	4628      	mov	r0, r5
 8013ad4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013ad8:	f000 b8e4 	b.w	8013ca4 <__malloc_unlock>
 8013adc:	42a3      	cmp	r3, r4
 8013ade:	d908      	bls.n	8013af2 <_free_r+0x42>
 8013ae0:	6820      	ldr	r0, [r4, #0]
 8013ae2:	1821      	adds	r1, r4, r0
 8013ae4:	428b      	cmp	r3, r1
 8013ae6:	bf01      	itttt	eq
 8013ae8:	6819      	ldreq	r1, [r3, #0]
 8013aea:	685b      	ldreq	r3, [r3, #4]
 8013aec:	1809      	addeq	r1, r1, r0
 8013aee:	6021      	streq	r1, [r4, #0]
 8013af0:	e7ed      	b.n	8013ace <_free_r+0x1e>
 8013af2:	461a      	mov	r2, r3
 8013af4:	685b      	ldr	r3, [r3, #4]
 8013af6:	b10b      	cbz	r3, 8013afc <_free_r+0x4c>
 8013af8:	42a3      	cmp	r3, r4
 8013afa:	d9fa      	bls.n	8013af2 <_free_r+0x42>
 8013afc:	6811      	ldr	r1, [r2, #0]
 8013afe:	1850      	adds	r0, r2, r1
 8013b00:	42a0      	cmp	r0, r4
 8013b02:	d10b      	bne.n	8013b1c <_free_r+0x6c>
 8013b04:	6820      	ldr	r0, [r4, #0]
 8013b06:	4401      	add	r1, r0
 8013b08:	1850      	adds	r0, r2, r1
 8013b0a:	4283      	cmp	r3, r0
 8013b0c:	6011      	str	r1, [r2, #0]
 8013b0e:	d1e0      	bne.n	8013ad2 <_free_r+0x22>
 8013b10:	6818      	ldr	r0, [r3, #0]
 8013b12:	685b      	ldr	r3, [r3, #4]
 8013b14:	6053      	str	r3, [r2, #4]
 8013b16:	4408      	add	r0, r1
 8013b18:	6010      	str	r0, [r2, #0]
 8013b1a:	e7da      	b.n	8013ad2 <_free_r+0x22>
 8013b1c:	d902      	bls.n	8013b24 <_free_r+0x74>
 8013b1e:	230c      	movs	r3, #12
 8013b20:	602b      	str	r3, [r5, #0]
 8013b22:	e7d6      	b.n	8013ad2 <_free_r+0x22>
 8013b24:	6820      	ldr	r0, [r4, #0]
 8013b26:	1821      	adds	r1, r4, r0
 8013b28:	428b      	cmp	r3, r1
 8013b2a:	bf04      	itt	eq
 8013b2c:	6819      	ldreq	r1, [r3, #0]
 8013b2e:	685b      	ldreq	r3, [r3, #4]
 8013b30:	6063      	str	r3, [r4, #4]
 8013b32:	bf04      	itt	eq
 8013b34:	1809      	addeq	r1, r1, r0
 8013b36:	6021      	streq	r1, [r4, #0]
 8013b38:	6054      	str	r4, [r2, #4]
 8013b3a:	e7ca      	b.n	8013ad2 <_free_r+0x22>
 8013b3c:	bd38      	pop	{r3, r4, r5, pc}
 8013b3e:	bf00      	nop
 8013b40:	20003750 	.word	0x20003750

08013b44 <malloc>:
 8013b44:	4b02      	ldr	r3, [pc, #8]	@ (8013b50 <malloc+0xc>)
 8013b46:	4601      	mov	r1, r0
 8013b48:	6818      	ldr	r0, [r3, #0]
 8013b4a:	f000 b825 	b.w	8013b98 <_malloc_r>
 8013b4e:	bf00      	nop
 8013b50:	200001ac 	.word	0x200001ac

08013b54 <sbrk_aligned>:
 8013b54:	b570      	push	{r4, r5, r6, lr}
 8013b56:	4e0f      	ldr	r6, [pc, #60]	@ (8013b94 <sbrk_aligned+0x40>)
 8013b58:	460c      	mov	r4, r1
 8013b5a:	6831      	ldr	r1, [r6, #0]
 8013b5c:	4605      	mov	r5, r0
 8013b5e:	b911      	cbnz	r1, 8013b66 <sbrk_aligned+0x12>
 8013b60:	f000 fe24 	bl	80147ac <_sbrk_r>
 8013b64:	6030      	str	r0, [r6, #0]
 8013b66:	4621      	mov	r1, r4
 8013b68:	4628      	mov	r0, r5
 8013b6a:	f000 fe1f 	bl	80147ac <_sbrk_r>
 8013b6e:	1c43      	adds	r3, r0, #1
 8013b70:	d103      	bne.n	8013b7a <sbrk_aligned+0x26>
 8013b72:	f04f 34ff 	mov.w	r4, #4294967295
 8013b76:	4620      	mov	r0, r4
 8013b78:	bd70      	pop	{r4, r5, r6, pc}
 8013b7a:	1cc4      	adds	r4, r0, #3
 8013b7c:	f024 0403 	bic.w	r4, r4, #3
 8013b80:	42a0      	cmp	r0, r4
 8013b82:	d0f8      	beq.n	8013b76 <sbrk_aligned+0x22>
 8013b84:	1a21      	subs	r1, r4, r0
 8013b86:	4628      	mov	r0, r5
 8013b88:	f000 fe10 	bl	80147ac <_sbrk_r>
 8013b8c:	3001      	adds	r0, #1
 8013b8e:	d1f2      	bne.n	8013b76 <sbrk_aligned+0x22>
 8013b90:	e7ef      	b.n	8013b72 <sbrk_aligned+0x1e>
 8013b92:	bf00      	nop
 8013b94:	2000374c 	.word	0x2000374c

08013b98 <_malloc_r>:
 8013b98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013b9c:	1ccd      	adds	r5, r1, #3
 8013b9e:	f025 0503 	bic.w	r5, r5, #3
 8013ba2:	3508      	adds	r5, #8
 8013ba4:	2d0c      	cmp	r5, #12
 8013ba6:	bf38      	it	cc
 8013ba8:	250c      	movcc	r5, #12
 8013baa:	2d00      	cmp	r5, #0
 8013bac:	4606      	mov	r6, r0
 8013bae:	db01      	blt.n	8013bb4 <_malloc_r+0x1c>
 8013bb0:	42a9      	cmp	r1, r5
 8013bb2:	d904      	bls.n	8013bbe <_malloc_r+0x26>
 8013bb4:	230c      	movs	r3, #12
 8013bb6:	6033      	str	r3, [r6, #0]
 8013bb8:	2000      	movs	r0, #0
 8013bba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013bbe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8013c94 <_malloc_r+0xfc>
 8013bc2:	f000 f869 	bl	8013c98 <__malloc_lock>
 8013bc6:	f8d8 3000 	ldr.w	r3, [r8]
 8013bca:	461c      	mov	r4, r3
 8013bcc:	bb44      	cbnz	r4, 8013c20 <_malloc_r+0x88>
 8013bce:	4629      	mov	r1, r5
 8013bd0:	4630      	mov	r0, r6
 8013bd2:	f7ff ffbf 	bl	8013b54 <sbrk_aligned>
 8013bd6:	1c43      	adds	r3, r0, #1
 8013bd8:	4604      	mov	r4, r0
 8013bda:	d158      	bne.n	8013c8e <_malloc_r+0xf6>
 8013bdc:	f8d8 4000 	ldr.w	r4, [r8]
 8013be0:	4627      	mov	r7, r4
 8013be2:	2f00      	cmp	r7, #0
 8013be4:	d143      	bne.n	8013c6e <_malloc_r+0xd6>
 8013be6:	2c00      	cmp	r4, #0
 8013be8:	d04b      	beq.n	8013c82 <_malloc_r+0xea>
 8013bea:	6823      	ldr	r3, [r4, #0]
 8013bec:	4639      	mov	r1, r7
 8013bee:	4630      	mov	r0, r6
 8013bf0:	eb04 0903 	add.w	r9, r4, r3
 8013bf4:	f000 fdda 	bl	80147ac <_sbrk_r>
 8013bf8:	4581      	cmp	r9, r0
 8013bfa:	d142      	bne.n	8013c82 <_malloc_r+0xea>
 8013bfc:	6821      	ldr	r1, [r4, #0]
 8013bfe:	1a6d      	subs	r5, r5, r1
 8013c00:	4629      	mov	r1, r5
 8013c02:	4630      	mov	r0, r6
 8013c04:	f7ff ffa6 	bl	8013b54 <sbrk_aligned>
 8013c08:	3001      	adds	r0, #1
 8013c0a:	d03a      	beq.n	8013c82 <_malloc_r+0xea>
 8013c0c:	6823      	ldr	r3, [r4, #0]
 8013c0e:	442b      	add	r3, r5
 8013c10:	6023      	str	r3, [r4, #0]
 8013c12:	f8d8 3000 	ldr.w	r3, [r8]
 8013c16:	685a      	ldr	r2, [r3, #4]
 8013c18:	bb62      	cbnz	r2, 8013c74 <_malloc_r+0xdc>
 8013c1a:	f8c8 7000 	str.w	r7, [r8]
 8013c1e:	e00f      	b.n	8013c40 <_malloc_r+0xa8>
 8013c20:	6822      	ldr	r2, [r4, #0]
 8013c22:	1b52      	subs	r2, r2, r5
 8013c24:	d420      	bmi.n	8013c68 <_malloc_r+0xd0>
 8013c26:	2a0b      	cmp	r2, #11
 8013c28:	d917      	bls.n	8013c5a <_malloc_r+0xc2>
 8013c2a:	1961      	adds	r1, r4, r5
 8013c2c:	42a3      	cmp	r3, r4
 8013c2e:	6025      	str	r5, [r4, #0]
 8013c30:	bf18      	it	ne
 8013c32:	6059      	strne	r1, [r3, #4]
 8013c34:	6863      	ldr	r3, [r4, #4]
 8013c36:	bf08      	it	eq
 8013c38:	f8c8 1000 	streq.w	r1, [r8]
 8013c3c:	5162      	str	r2, [r4, r5]
 8013c3e:	604b      	str	r3, [r1, #4]
 8013c40:	4630      	mov	r0, r6
 8013c42:	f000 f82f 	bl	8013ca4 <__malloc_unlock>
 8013c46:	f104 000b 	add.w	r0, r4, #11
 8013c4a:	1d23      	adds	r3, r4, #4
 8013c4c:	f020 0007 	bic.w	r0, r0, #7
 8013c50:	1ac2      	subs	r2, r0, r3
 8013c52:	bf1c      	itt	ne
 8013c54:	1a1b      	subne	r3, r3, r0
 8013c56:	50a3      	strne	r3, [r4, r2]
 8013c58:	e7af      	b.n	8013bba <_malloc_r+0x22>
 8013c5a:	6862      	ldr	r2, [r4, #4]
 8013c5c:	42a3      	cmp	r3, r4
 8013c5e:	bf0c      	ite	eq
 8013c60:	f8c8 2000 	streq.w	r2, [r8]
 8013c64:	605a      	strne	r2, [r3, #4]
 8013c66:	e7eb      	b.n	8013c40 <_malloc_r+0xa8>
 8013c68:	4623      	mov	r3, r4
 8013c6a:	6864      	ldr	r4, [r4, #4]
 8013c6c:	e7ae      	b.n	8013bcc <_malloc_r+0x34>
 8013c6e:	463c      	mov	r4, r7
 8013c70:	687f      	ldr	r7, [r7, #4]
 8013c72:	e7b6      	b.n	8013be2 <_malloc_r+0x4a>
 8013c74:	461a      	mov	r2, r3
 8013c76:	685b      	ldr	r3, [r3, #4]
 8013c78:	42a3      	cmp	r3, r4
 8013c7a:	d1fb      	bne.n	8013c74 <_malloc_r+0xdc>
 8013c7c:	2300      	movs	r3, #0
 8013c7e:	6053      	str	r3, [r2, #4]
 8013c80:	e7de      	b.n	8013c40 <_malloc_r+0xa8>
 8013c82:	230c      	movs	r3, #12
 8013c84:	6033      	str	r3, [r6, #0]
 8013c86:	4630      	mov	r0, r6
 8013c88:	f000 f80c 	bl	8013ca4 <__malloc_unlock>
 8013c8c:	e794      	b.n	8013bb8 <_malloc_r+0x20>
 8013c8e:	6005      	str	r5, [r0, #0]
 8013c90:	e7d6      	b.n	8013c40 <_malloc_r+0xa8>
 8013c92:	bf00      	nop
 8013c94:	20003750 	.word	0x20003750

08013c98 <__malloc_lock>:
 8013c98:	4801      	ldr	r0, [pc, #4]	@ (8013ca0 <__malloc_lock+0x8>)
 8013c9a:	f7ff b8a0 	b.w	8012dde <__retarget_lock_acquire_recursive>
 8013c9e:	bf00      	nop
 8013ca0:	20003748 	.word	0x20003748

08013ca4 <__malloc_unlock>:
 8013ca4:	4801      	ldr	r0, [pc, #4]	@ (8013cac <__malloc_unlock+0x8>)
 8013ca6:	f7ff b89b 	b.w	8012de0 <__retarget_lock_release_recursive>
 8013caa:	bf00      	nop
 8013cac:	20003748 	.word	0x20003748

08013cb0 <_Balloc>:
 8013cb0:	b570      	push	{r4, r5, r6, lr}
 8013cb2:	69c6      	ldr	r6, [r0, #28]
 8013cb4:	4604      	mov	r4, r0
 8013cb6:	460d      	mov	r5, r1
 8013cb8:	b976      	cbnz	r6, 8013cd8 <_Balloc+0x28>
 8013cba:	2010      	movs	r0, #16
 8013cbc:	f7ff ff42 	bl	8013b44 <malloc>
 8013cc0:	4602      	mov	r2, r0
 8013cc2:	61e0      	str	r0, [r4, #28]
 8013cc4:	b920      	cbnz	r0, 8013cd0 <_Balloc+0x20>
 8013cc6:	4b18      	ldr	r3, [pc, #96]	@ (8013d28 <_Balloc+0x78>)
 8013cc8:	4818      	ldr	r0, [pc, #96]	@ (8013d2c <_Balloc+0x7c>)
 8013cca:	216b      	movs	r1, #107	@ 0x6b
 8013ccc:	f000 fd7e 	bl	80147cc <__assert_func>
 8013cd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013cd4:	6006      	str	r6, [r0, #0]
 8013cd6:	60c6      	str	r6, [r0, #12]
 8013cd8:	69e6      	ldr	r6, [r4, #28]
 8013cda:	68f3      	ldr	r3, [r6, #12]
 8013cdc:	b183      	cbz	r3, 8013d00 <_Balloc+0x50>
 8013cde:	69e3      	ldr	r3, [r4, #28]
 8013ce0:	68db      	ldr	r3, [r3, #12]
 8013ce2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013ce6:	b9b8      	cbnz	r0, 8013d18 <_Balloc+0x68>
 8013ce8:	2101      	movs	r1, #1
 8013cea:	fa01 f605 	lsl.w	r6, r1, r5
 8013cee:	1d72      	adds	r2, r6, #5
 8013cf0:	0092      	lsls	r2, r2, #2
 8013cf2:	4620      	mov	r0, r4
 8013cf4:	f000 fd88 	bl	8014808 <_calloc_r>
 8013cf8:	b160      	cbz	r0, 8013d14 <_Balloc+0x64>
 8013cfa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013cfe:	e00e      	b.n	8013d1e <_Balloc+0x6e>
 8013d00:	2221      	movs	r2, #33	@ 0x21
 8013d02:	2104      	movs	r1, #4
 8013d04:	4620      	mov	r0, r4
 8013d06:	f000 fd7f 	bl	8014808 <_calloc_r>
 8013d0a:	69e3      	ldr	r3, [r4, #28]
 8013d0c:	60f0      	str	r0, [r6, #12]
 8013d0e:	68db      	ldr	r3, [r3, #12]
 8013d10:	2b00      	cmp	r3, #0
 8013d12:	d1e4      	bne.n	8013cde <_Balloc+0x2e>
 8013d14:	2000      	movs	r0, #0
 8013d16:	bd70      	pop	{r4, r5, r6, pc}
 8013d18:	6802      	ldr	r2, [r0, #0]
 8013d1a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013d1e:	2300      	movs	r3, #0
 8013d20:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013d24:	e7f7      	b.n	8013d16 <_Balloc+0x66>
 8013d26:	bf00      	nop
 8013d28:	08016c2d 	.word	0x08016c2d
 8013d2c:	08016cad 	.word	0x08016cad

08013d30 <_Bfree>:
 8013d30:	b570      	push	{r4, r5, r6, lr}
 8013d32:	69c6      	ldr	r6, [r0, #28]
 8013d34:	4605      	mov	r5, r0
 8013d36:	460c      	mov	r4, r1
 8013d38:	b976      	cbnz	r6, 8013d58 <_Bfree+0x28>
 8013d3a:	2010      	movs	r0, #16
 8013d3c:	f7ff ff02 	bl	8013b44 <malloc>
 8013d40:	4602      	mov	r2, r0
 8013d42:	61e8      	str	r0, [r5, #28]
 8013d44:	b920      	cbnz	r0, 8013d50 <_Bfree+0x20>
 8013d46:	4b09      	ldr	r3, [pc, #36]	@ (8013d6c <_Bfree+0x3c>)
 8013d48:	4809      	ldr	r0, [pc, #36]	@ (8013d70 <_Bfree+0x40>)
 8013d4a:	218f      	movs	r1, #143	@ 0x8f
 8013d4c:	f000 fd3e 	bl	80147cc <__assert_func>
 8013d50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013d54:	6006      	str	r6, [r0, #0]
 8013d56:	60c6      	str	r6, [r0, #12]
 8013d58:	b13c      	cbz	r4, 8013d6a <_Bfree+0x3a>
 8013d5a:	69eb      	ldr	r3, [r5, #28]
 8013d5c:	6862      	ldr	r2, [r4, #4]
 8013d5e:	68db      	ldr	r3, [r3, #12]
 8013d60:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013d64:	6021      	str	r1, [r4, #0]
 8013d66:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013d6a:	bd70      	pop	{r4, r5, r6, pc}
 8013d6c:	08016c2d 	.word	0x08016c2d
 8013d70:	08016cad 	.word	0x08016cad

08013d74 <__multadd>:
 8013d74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013d78:	690d      	ldr	r5, [r1, #16]
 8013d7a:	4607      	mov	r7, r0
 8013d7c:	460c      	mov	r4, r1
 8013d7e:	461e      	mov	r6, r3
 8013d80:	f101 0c14 	add.w	ip, r1, #20
 8013d84:	2000      	movs	r0, #0
 8013d86:	f8dc 3000 	ldr.w	r3, [ip]
 8013d8a:	b299      	uxth	r1, r3
 8013d8c:	fb02 6101 	mla	r1, r2, r1, r6
 8013d90:	0c1e      	lsrs	r6, r3, #16
 8013d92:	0c0b      	lsrs	r3, r1, #16
 8013d94:	fb02 3306 	mla	r3, r2, r6, r3
 8013d98:	b289      	uxth	r1, r1
 8013d9a:	3001      	adds	r0, #1
 8013d9c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013da0:	4285      	cmp	r5, r0
 8013da2:	f84c 1b04 	str.w	r1, [ip], #4
 8013da6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013daa:	dcec      	bgt.n	8013d86 <__multadd+0x12>
 8013dac:	b30e      	cbz	r6, 8013df2 <__multadd+0x7e>
 8013dae:	68a3      	ldr	r3, [r4, #8]
 8013db0:	42ab      	cmp	r3, r5
 8013db2:	dc19      	bgt.n	8013de8 <__multadd+0x74>
 8013db4:	6861      	ldr	r1, [r4, #4]
 8013db6:	4638      	mov	r0, r7
 8013db8:	3101      	adds	r1, #1
 8013dba:	f7ff ff79 	bl	8013cb0 <_Balloc>
 8013dbe:	4680      	mov	r8, r0
 8013dc0:	b928      	cbnz	r0, 8013dce <__multadd+0x5a>
 8013dc2:	4602      	mov	r2, r0
 8013dc4:	4b0c      	ldr	r3, [pc, #48]	@ (8013df8 <__multadd+0x84>)
 8013dc6:	480d      	ldr	r0, [pc, #52]	@ (8013dfc <__multadd+0x88>)
 8013dc8:	21ba      	movs	r1, #186	@ 0xba
 8013dca:	f000 fcff 	bl	80147cc <__assert_func>
 8013dce:	6922      	ldr	r2, [r4, #16]
 8013dd0:	3202      	adds	r2, #2
 8013dd2:	f104 010c 	add.w	r1, r4, #12
 8013dd6:	0092      	lsls	r2, r2, #2
 8013dd8:	300c      	adds	r0, #12
 8013dda:	f7ff f802 	bl	8012de2 <memcpy>
 8013dde:	4621      	mov	r1, r4
 8013de0:	4638      	mov	r0, r7
 8013de2:	f7ff ffa5 	bl	8013d30 <_Bfree>
 8013de6:	4644      	mov	r4, r8
 8013de8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013dec:	3501      	adds	r5, #1
 8013dee:	615e      	str	r6, [r3, #20]
 8013df0:	6125      	str	r5, [r4, #16]
 8013df2:	4620      	mov	r0, r4
 8013df4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013df8:	08016c9c 	.word	0x08016c9c
 8013dfc:	08016cad 	.word	0x08016cad

08013e00 <__hi0bits>:
 8013e00:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013e04:	4603      	mov	r3, r0
 8013e06:	bf36      	itet	cc
 8013e08:	0403      	lslcc	r3, r0, #16
 8013e0a:	2000      	movcs	r0, #0
 8013e0c:	2010      	movcc	r0, #16
 8013e0e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013e12:	bf3c      	itt	cc
 8013e14:	021b      	lslcc	r3, r3, #8
 8013e16:	3008      	addcc	r0, #8
 8013e18:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013e1c:	bf3c      	itt	cc
 8013e1e:	011b      	lslcc	r3, r3, #4
 8013e20:	3004      	addcc	r0, #4
 8013e22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013e26:	bf3c      	itt	cc
 8013e28:	009b      	lslcc	r3, r3, #2
 8013e2a:	3002      	addcc	r0, #2
 8013e2c:	2b00      	cmp	r3, #0
 8013e2e:	db05      	blt.n	8013e3c <__hi0bits+0x3c>
 8013e30:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013e34:	f100 0001 	add.w	r0, r0, #1
 8013e38:	bf08      	it	eq
 8013e3a:	2020      	moveq	r0, #32
 8013e3c:	4770      	bx	lr

08013e3e <__lo0bits>:
 8013e3e:	6803      	ldr	r3, [r0, #0]
 8013e40:	4602      	mov	r2, r0
 8013e42:	f013 0007 	ands.w	r0, r3, #7
 8013e46:	d00b      	beq.n	8013e60 <__lo0bits+0x22>
 8013e48:	07d9      	lsls	r1, r3, #31
 8013e4a:	d421      	bmi.n	8013e90 <__lo0bits+0x52>
 8013e4c:	0798      	lsls	r0, r3, #30
 8013e4e:	bf49      	itett	mi
 8013e50:	085b      	lsrmi	r3, r3, #1
 8013e52:	089b      	lsrpl	r3, r3, #2
 8013e54:	2001      	movmi	r0, #1
 8013e56:	6013      	strmi	r3, [r2, #0]
 8013e58:	bf5c      	itt	pl
 8013e5a:	6013      	strpl	r3, [r2, #0]
 8013e5c:	2002      	movpl	r0, #2
 8013e5e:	4770      	bx	lr
 8013e60:	b299      	uxth	r1, r3
 8013e62:	b909      	cbnz	r1, 8013e68 <__lo0bits+0x2a>
 8013e64:	0c1b      	lsrs	r3, r3, #16
 8013e66:	2010      	movs	r0, #16
 8013e68:	b2d9      	uxtb	r1, r3
 8013e6a:	b909      	cbnz	r1, 8013e70 <__lo0bits+0x32>
 8013e6c:	3008      	adds	r0, #8
 8013e6e:	0a1b      	lsrs	r3, r3, #8
 8013e70:	0719      	lsls	r1, r3, #28
 8013e72:	bf04      	itt	eq
 8013e74:	091b      	lsreq	r3, r3, #4
 8013e76:	3004      	addeq	r0, #4
 8013e78:	0799      	lsls	r1, r3, #30
 8013e7a:	bf04      	itt	eq
 8013e7c:	089b      	lsreq	r3, r3, #2
 8013e7e:	3002      	addeq	r0, #2
 8013e80:	07d9      	lsls	r1, r3, #31
 8013e82:	d403      	bmi.n	8013e8c <__lo0bits+0x4e>
 8013e84:	085b      	lsrs	r3, r3, #1
 8013e86:	f100 0001 	add.w	r0, r0, #1
 8013e8a:	d003      	beq.n	8013e94 <__lo0bits+0x56>
 8013e8c:	6013      	str	r3, [r2, #0]
 8013e8e:	4770      	bx	lr
 8013e90:	2000      	movs	r0, #0
 8013e92:	4770      	bx	lr
 8013e94:	2020      	movs	r0, #32
 8013e96:	4770      	bx	lr

08013e98 <__i2b>:
 8013e98:	b510      	push	{r4, lr}
 8013e9a:	460c      	mov	r4, r1
 8013e9c:	2101      	movs	r1, #1
 8013e9e:	f7ff ff07 	bl	8013cb0 <_Balloc>
 8013ea2:	4602      	mov	r2, r0
 8013ea4:	b928      	cbnz	r0, 8013eb2 <__i2b+0x1a>
 8013ea6:	4b05      	ldr	r3, [pc, #20]	@ (8013ebc <__i2b+0x24>)
 8013ea8:	4805      	ldr	r0, [pc, #20]	@ (8013ec0 <__i2b+0x28>)
 8013eaa:	f240 1145 	movw	r1, #325	@ 0x145
 8013eae:	f000 fc8d 	bl	80147cc <__assert_func>
 8013eb2:	2301      	movs	r3, #1
 8013eb4:	6144      	str	r4, [r0, #20]
 8013eb6:	6103      	str	r3, [r0, #16]
 8013eb8:	bd10      	pop	{r4, pc}
 8013eba:	bf00      	nop
 8013ebc:	08016c9c 	.word	0x08016c9c
 8013ec0:	08016cad 	.word	0x08016cad

08013ec4 <__multiply>:
 8013ec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ec8:	4617      	mov	r7, r2
 8013eca:	690a      	ldr	r2, [r1, #16]
 8013ecc:	693b      	ldr	r3, [r7, #16]
 8013ece:	429a      	cmp	r2, r3
 8013ed0:	bfa8      	it	ge
 8013ed2:	463b      	movge	r3, r7
 8013ed4:	4689      	mov	r9, r1
 8013ed6:	bfa4      	itt	ge
 8013ed8:	460f      	movge	r7, r1
 8013eda:	4699      	movge	r9, r3
 8013edc:	693d      	ldr	r5, [r7, #16]
 8013ede:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013ee2:	68bb      	ldr	r3, [r7, #8]
 8013ee4:	6879      	ldr	r1, [r7, #4]
 8013ee6:	eb05 060a 	add.w	r6, r5, sl
 8013eea:	42b3      	cmp	r3, r6
 8013eec:	b085      	sub	sp, #20
 8013eee:	bfb8      	it	lt
 8013ef0:	3101      	addlt	r1, #1
 8013ef2:	f7ff fedd 	bl	8013cb0 <_Balloc>
 8013ef6:	b930      	cbnz	r0, 8013f06 <__multiply+0x42>
 8013ef8:	4602      	mov	r2, r0
 8013efa:	4b41      	ldr	r3, [pc, #260]	@ (8014000 <__multiply+0x13c>)
 8013efc:	4841      	ldr	r0, [pc, #260]	@ (8014004 <__multiply+0x140>)
 8013efe:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013f02:	f000 fc63 	bl	80147cc <__assert_func>
 8013f06:	f100 0414 	add.w	r4, r0, #20
 8013f0a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8013f0e:	4623      	mov	r3, r4
 8013f10:	2200      	movs	r2, #0
 8013f12:	4573      	cmp	r3, lr
 8013f14:	d320      	bcc.n	8013f58 <__multiply+0x94>
 8013f16:	f107 0814 	add.w	r8, r7, #20
 8013f1a:	f109 0114 	add.w	r1, r9, #20
 8013f1e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8013f22:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8013f26:	9302      	str	r3, [sp, #8]
 8013f28:	1beb      	subs	r3, r5, r7
 8013f2a:	3b15      	subs	r3, #21
 8013f2c:	f023 0303 	bic.w	r3, r3, #3
 8013f30:	3304      	adds	r3, #4
 8013f32:	3715      	adds	r7, #21
 8013f34:	42bd      	cmp	r5, r7
 8013f36:	bf38      	it	cc
 8013f38:	2304      	movcc	r3, #4
 8013f3a:	9301      	str	r3, [sp, #4]
 8013f3c:	9b02      	ldr	r3, [sp, #8]
 8013f3e:	9103      	str	r1, [sp, #12]
 8013f40:	428b      	cmp	r3, r1
 8013f42:	d80c      	bhi.n	8013f5e <__multiply+0x9a>
 8013f44:	2e00      	cmp	r6, #0
 8013f46:	dd03      	ble.n	8013f50 <__multiply+0x8c>
 8013f48:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8013f4c:	2b00      	cmp	r3, #0
 8013f4e:	d055      	beq.n	8013ffc <__multiply+0x138>
 8013f50:	6106      	str	r6, [r0, #16]
 8013f52:	b005      	add	sp, #20
 8013f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013f58:	f843 2b04 	str.w	r2, [r3], #4
 8013f5c:	e7d9      	b.n	8013f12 <__multiply+0x4e>
 8013f5e:	f8b1 a000 	ldrh.w	sl, [r1]
 8013f62:	f1ba 0f00 	cmp.w	sl, #0
 8013f66:	d01f      	beq.n	8013fa8 <__multiply+0xe4>
 8013f68:	46c4      	mov	ip, r8
 8013f6a:	46a1      	mov	r9, r4
 8013f6c:	2700      	movs	r7, #0
 8013f6e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8013f72:	f8d9 3000 	ldr.w	r3, [r9]
 8013f76:	fa1f fb82 	uxth.w	fp, r2
 8013f7a:	b29b      	uxth	r3, r3
 8013f7c:	fb0a 330b 	mla	r3, sl, fp, r3
 8013f80:	443b      	add	r3, r7
 8013f82:	f8d9 7000 	ldr.w	r7, [r9]
 8013f86:	0c12      	lsrs	r2, r2, #16
 8013f88:	0c3f      	lsrs	r7, r7, #16
 8013f8a:	fb0a 7202 	mla	r2, sl, r2, r7
 8013f8e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8013f92:	b29b      	uxth	r3, r3
 8013f94:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013f98:	4565      	cmp	r5, ip
 8013f9a:	f849 3b04 	str.w	r3, [r9], #4
 8013f9e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8013fa2:	d8e4      	bhi.n	8013f6e <__multiply+0xaa>
 8013fa4:	9b01      	ldr	r3, [sp, #4]
 8013fa6:	50e7      	str	r7, [r4, r3]
 8013fa8:	9b03      	ldr	r3, [sp, #12]
 8013faa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013fae:	3104      	adds	r1, #4
 8013fb0:	f1b9 0f00 	cmp.w	r9, #0
 8013fb4:	d020      	beq.n	8013ff8 <__multiply+0x134>
 8013fb6:	6823      	ldr	r3, [r4, #0]
 8013fb8:	4647      	mov	r7, r8
 8013fba:	46a4      	mov	ip, r4
 8013fbc:	f04f 0a00 	mov.w	sl, #0
 8013fc0:	f8b7 b000 	ldrh.w	fp, [r7]
 8013fc4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8013fc8:	fb09 220b 	mla	r2, r9, fp, r2
 8013fcc:	4452      	add	r2, sl
 8013fce:	b29b      	uxth	r3, r3
 8013fd0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013fd4:	f84c 3b04 	str.w	r3, [ip], #4
 8013fd8:	f857 3b04 	ldr.w	r3, [r7], #4
 8013fdc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013fe0:	f8bc 3000 	ldrh.w	r3, [ip]
 8013fe4:	fb09 330a 	mla	r3, r9, sl, r3
 8013fe8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8013fec:	42bd      	cmp	r5, r7
 8013fee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013ff2:	d8e5      	bhi.n	8013fc0 <__multiply+0xfc>
 8013ff4:	9a01      	ldr	r2, [sp, #4]
 8013ff6:	50a3      	str	r3, [r4, r2]
 8013ff8:	3404      	adds	r4, #4
 8013ffa:	e79f      	b.n	8013f3c <__multiply+0x78>
 8013ffc:	3e01      	subs	r6, #1
 8013ffe:	e7a1      	b.n	8013f44 <__multiply+0x80>
 8014000:	08016c9c 	.word	0x08016c9c
 8014004:	08016cad 	.word	0x08016cad

08014008 <__pow5mult>:
 8014008:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801400c:	4615      	mov	r5, r2
 801400e:	f012 0203 	ands.w	r2, r2, #3
 8014012:	4607      	mov	r7, r0
 8014014:	460e      	mov	r6, r1
 8014016:	d007      	beq.n	8014028 <__pow5mult+0x20>
 8014018:	4c25      	ldr	r4, [pc, #148]	@ (80140b0 <__pow5mult+0xa8>)
 801401a:	3a01      	subs	r2, #1
 801401c:	2300      	movs	r3, #0
 801401e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8014022:	f7ff fea7 	bl	8013d74 <__multadd>
 8014026:	4606      	mov	r6, r0
 8014028:	10ad      	asrs	r5, r5, #2
 801402a:	d03d      	beq.n	80140a8 <__pow5mult+0xa0>
 801402c:	69fc      	ldr	r4, [r7, #28]
 801402e:	b97c      	cbnz	r4, 8014050 <__pow5mult+0x48>
 8014030:	2010      	movs	r0, #16
 8014032:	f7ff fd87 	bl	8013b44 <malloc>
 8014036:	4602      	mov	r2, r0
 8014038:	61f8      	str	r0, [r7, #28]
 801403a:	b928      	cbnz	r0, 8014048 <__pow5mult+0x40>
 801403c:	4b1d      	ldr	r3, [pc, #116]	@ (80140b4 <__pow5mult+0xac>)
 801403e:	481e      	ldr	r0, [pc, #120]	@ (80140b8 <__pow5mult+0xb0>)
 8014040:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8014044:	f000 fbc2 	bl	80147cc <__assert_func>
 8014048:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801404c:	6004      	str	r4, [r0, #0]
 801404e:	60c4      	str	r4, [r0, #12]
 8014050:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8014054:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014058:	b94c      	cbnz	r4, 801406e <__pow5mult+0x66>
 801405a:	f240 2171 	movw	r1, #625	@ 0x271
 801405e:	4638      	mov	r0, r7
 8014060:	f7ff ff1a 	bl	8013e98 <__i2b>
 8014064:	2300      	movs	r3, #0
 8014066:	f8c8 0008 	str.w	r0, [r8, #8]
 801406a:	4604      	mov	r4, r0
 801406c:	6003      	str	r3, [r0, #0]
 801406e:	f04f 0900 	mov.w	r9, #0
 8014072:	07eb      	lsls	r3, r5, #31
 8014074:	d50a      	bpl.n	801408c <__pow5mult+0x84>
 8014076:	4631      	mov	r1, r6
 8014078:	4622      	mov	r2, r4
 801407a:	4638      	mov	r0, r7
 801407c:	f7ff ff22 	bl	8013ec4 <__multiply>
 8014080:	4631      	mov	r1, r6
 8014082:	4680      	mov	r8, r0
 8014084:	4638      	mov	r0, r7
 8014086:	f7ff fe53 	bl	8013d30 <_Bfree>
 801408a:	4646      	mov	r6, r8
 801408c:	106d      	asrs	r5, r5, #1
 801408e:	d00b      	beq.n	80140a8 <__pow5mult+0xa0>
 8014090:	6820      	ldr	r0, [r4, #0]
 8014092:	b938      	cbnz	r0, 80140a4 <__pow5mult+0x9c>
 8014094:	4622      	mov	r2, r4
 8014096:	4621      	mov	r1, r4
 8014098:	4638      	mov	r0, r7
 801409a:	f7ff ff13 	bl	8013ec4 <__multiply>
 801409e:	6020      	str	r0, [r4, #0]
 80140a0:	f8c0 9000 	str.w	r9, [r0]
 80140a4:	4604      	mov	r4, r0
 80140a6:	e7e4      	b.n	8014072 <__pow5mult+0x6a>
 80140a8:	4630      	mov	r0, r6
 80140aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80140ae:	bf00      	nop
 80140b0:	08016d60 	.word	0x08016d60
 80140b4:	08016c2d 	.word	0x08016c2d
 80140b8:	08016cad 	.word	0x08016cad

080140bc <__lshift>:
 80140bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80140c0:	460c      	mov	r4, r1
 80140c2:	6849      	ldr	r1, [r1, #4]
 80140c4:	6923      	ldr	r3, [r4, #16]
 80140c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80140ca:	68a3      	ldr	r3, [r4, #8]
 80140cc:	4607      	mov	r7, r0
 80140ce:	4691      	mov	r9, r2
 80140d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80140d4:	f108 0601 	add.w	r6, r8, #1
 80140d8:	42b3      	cmp	r3, r6
 80140da:	db0b      	blt.n	80140f4 <__lshift+0x38>
 80140dc:	4638      	mov	r0, r7
 80140de:	f7ff fde7 	bl	8013cb0 <_Balloc>
 80140e2:	4605      	mov	r5, r0
 80140e4:	b948      	cbnz	r0, 80140fa <__lshift+0x3e>
 80140e6:	4602      	mov	r2, r0
 80140e8:	4b28      	ldr	r3, [pc, #160]	@ (801418c <__lshift+0xd0>)
 80140ea:	4829      	ldr	r0, [pc, #164]	@ (8014190 <__lshift+0xd4>)
 80140ec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80140f0:	f000 fb6c 	bl	80147cc <__assert_func>
 80140f4:	3101      	adds	r1, #1
 80140f6:	005b      	lsls	r3, r3, #1
 80140f8:	e7ee      	b.n	80140d8 <__lshift+0x1c>
 80140fa:	2300      	movs	r3, #0
 80140fc:	f100 0114 	add.w	r1, r0, #20
 8014100:	f100 0210 	add.w	r2, r0, #16
 8014104:	4618      	mov	r0, r3
 8014106:	4553      	cmp	r3, sl
 8014108:	db33      	blt.n	8014172 <__lshift+0xb6>
 801410a:	6920      	ldr	r0, [r4, #16]
 801410c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014110:	f104 0314 	add.w	r3, r4, #20
 8014114:	f019 091f 	ands.w	r9, r9, #31
 8014118:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801411c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8014120:	d02b      	beq.n	801417a <__lshift+0xbe>
 8014122:	f1c9 0e20 	rsb	lr, r9, #32
 8014126:	468a      	mov	sl, r1
 8014128:	2200      	movs	r2, #0
 801412a:	6818      	ldr	r0, [r3, #0]
 801412c:	fa00 f009 	lsl.w	r0, r0, r9
 8014130:	4310      	orrs	r0, r2
 8014132:	f84a 0b04 	str.w	r0, [sl], #4
 8014136:	f853 2b04 	ldr.w	r2, [r3], #4
 801413a:	459c      	cmp	ip, r3
 801413c:	fa22 f20e 	lsr.w	r2, r2, lr
 8014140:	d8f3      	bhi.n	801412a <__lshift+0x6e>
 8014142:	ebac 0304 	sub.w	r3, ip, r4
 8014146:	3b15      	subs	r3, #21
 8014148:	f023 0303 	bic.w	r3, r3, #3
 801414c:	3304      	adds	r3, #4
 801414e:	f104 0015 	add.w	r0, r4, #21
 8014152:	4560      	cmp	r0, ip
 8014154:	bf88      	it	hi
 8014156:	2304      	movhi	r3, #4
 8014158:	50ca      	str	r2, [r1, r3]
 801415a:	b10a      	cbz	r2, 8014160 <__lshift+0xa4>
 801415c:	f108 0602 	add.w	r6, r8, #2
 8014160:	3e01      	subs	r6, #1
 8014162:	4638      	mov	r0, r7
 8014164:	612e      	str	r6, [r5, #16]
 8014166:	4621      	mov	r1, r4
 8014168:	f7ff fde2 	bl	8013d30 <_Bfree>
 801416c:	4628      	mov	r0, r5
 801416e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014172:	f842 0f04 	str.w	r0, [r2, #4]!
 8014176:	3301      	adds	r3, #1
 8014178:	e7c5      	b.n	8014106 <__lshift+0x4a>
 801417a:	3904      	subs	r1, #4
 801417c:	f853 2b04 	ldr.w	r2, [r3], #4
 8014180:	f841 2f04 	str.w	r2, [r1, #4]!
 8014184:	459c      	cmp	ip, r3
 8014186:	d8f9      	bhi.n	801417c <__lshift+0xc0>
 8014188:	e7ea      	b.n	8014160 <__lshift+0xa4>
 801418a:	bf00      	nop
 801418c:	08016c9c 	.word	0x08016c9c
 8014190:	08016cad 	.word	0x08016cad

08014194 <__mcmp>:
 8014194:	690a      	ldr	r2, [r1, #16]
 8014196:	4603      	mov	r3, r0
 8014198:	6900      	ldr	r0, [r0, #16]
 801419a:	1a80      	subs	r0, r0, r2
 801419c:	b530      	push	{r4, r5, lr}
 801419e:	d10e      	bne.n	80141be <__mcmp+0x2a>
 80141a0:	3314      	adds	r3, #20
 80141a2:	3114      	adds	r1, #20
 80141a4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80141a8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80141ac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80141b0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80141b4:	4295      	cmp	r5, r2
 80141b6:	d003      	beq.n	80141c0 <__mcmp+0x2c>
 80141b8:	d205      	bcs.n	80141c6 <__mcmp+0x32>
 80141ba:	f04f 30ff 	mov.w	r0, #4294967295
 80141be:	bd30      	pop	{r4, r5, pc}
 80141c0:	42a3      	cmp	r3, r4
 80141c2:	d3f3      	bcc.n	80141ac <__mcmp+0x18>
 80141c4:	e7fb      	b.n	80141be <__mcmp+0x2a>
 80141c6:	2001      	movs	r0, #1
 80141c8:	e7f9      	b.n	80141be <__mcmp+0x2a>
	...

080141cc <__mdiff>:
 80141cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80141d0:	4689      	mov	r9, r1
 80141d2:	4606      	mov	r6, r0
 80141d4:	4611      	mov	r1, r2
 80141d6:	4648      	mov	r0, r9
 80141d8:	4614      	mov	r4, r2
 80141da:	f7ff ffdb 	bl	8014194 <__mcmp>
 80141de:	1e05      	subs	r5, r0, #0
 80141e0:	d112      	bne.n	8014208 <__mdiff+0x3c>
 80141e2:	4629      	mov	r1, r5
 80141e4:	4630      	mov	r0, r6
 80141e6:	f7ff fd63 	bl	8013cb0 <_Balloc>
 80141ea:	4602      	mov	r2, r0
 80141ec:	b928      	cbnz	r0, 80141fa <__mdiff+0x2e>
 80141ee:	4b3f      	ldr	r3, [pc, #252]	@ (80142ec <__mdiff+0x120>)
 80141f0:	f240 2137 	movw	r1, #567	@ 0x237
 80141f4:	483e      	ldr	r0, [pc, #248]	@ (80142f0 <__mdiff+0x124>)
 80141f6:	f000 fae9 	bl	80147cc <__assert_func>
 80141fa:	2301      	movs	r3, #1
 80141fc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8014200:	4610      	mov	r0, r2
 8014202:	b003      	add	sp, #12
 8014204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014208:	bfbc      	itt	lt
 801420a:	464b      	movlt	r3, r9
 801420c:	46a1      	movlt	r9, r4
 801420e:	4630      	mov	r0, r6
 8014210:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8014214:	bfba      	itte	lt
 8014216:	461c      	movlt	r4, r3
 8014218:	2501      	movlt	r5, #1
 801421a:	2500      	movge	r5, #0
 801421c:	f7ff fd48 	bl	8013cb0 <_Balloc>
 8014220:	4602      	mov	r2, r0
 8014222:	b918      	cbnz	r0, 801422c <__mdiff+0x60>
 8014224:	4b31      	ldr	r3, [pc, #196]	@ (80142ec <__mdiff+0x120>)
 8014226:	f240 2145 	movw	r1, #581	@ 0x245
 801422a:	e7e3      	b.n	80141f4 <__mdiff+0x28>
 801422c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8014230:	6926      	ldr	r6, [r4, #16]
 8014232:	60c5      	str	r5, [r0, #12]
 8014234:	f109 0310 	add.w	r3, r9, #16
 8014238:	f109 0514 	add.w	r5, r9, #20
 801423c:	f104 0e14 	add.w	lr, r4, #20
 8014240:	f100 0b14 	add.w	fp, r0, #20
 8014244:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8014248:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801424c:	9301      	str	r3, [sp, #4]
 801424e:	46d9      	mov	r9, fp
 8014250:	f04f 0c00 	mov.w	ip, #0
 8014254:	9b01      	ldr	r3, [sp, #4]
 8014256:	f85e 0b04 	ldr.w	r0, [lr], #4
 801425a:	f853 af04 	ldr.w	sl, [r3, #4]!
 801425e:	9301      	str	r3, [sp, #4]
 8014260:	fa1f f38a 	uxth.w	r3, sl
 8014264:	4619      	mov	r1, r3
 8014266:	b283      	uxth	r3, r0
 8014268:	1acb      	subs	r3, r1, r3
 801426a:	0c00      	lsrs	r0, r0, #16
 801426c:	4463      	add	r3, ip
 801426e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8014272:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8014276:	b29b      	uxth	r3, r3
 8014278:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801427c:	4576      	cmp	r6, lr
 801427e:	f849 3b04 	str.w	r3, [r9], #4
 8014282:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014286:	d8e5      	bhi.n	8014254 <__mdiff+0x88>
 8014288:	1b33      	subs	r3, r6, r4
 801428a:	3b15      	subs	r3, #21
 801428c:	f023 0303 	bic.w	r3, r3, #3
 8014290:	3415      	adds	r4, #21
 8014292:	3304      	adds	r3, #4
 8014294:	42a6      	cmp	r6, r4
 8014296:	bf38      	it	cc
 8014298:	2304      	movcc	r3, #4
 801429a:	441d      	add	r5, r3
 801429c:	445b      	add	r3, fp
 801429e:	461e      	mov	r6, r3
 80142a0:	462c      	mov	r4, r5
 80142a2:	4544      	cmp	r4, r8
 80142a4:	d30e      	bcc.n	80142c4 <__mdiff+0xf8>
 80142a6:	f108 0103 	add.w	r1, r8, #3
 80142aa:	1b49      	subs	r1, r1, r5
 80142ac:	f021 0103 	bic.w	r1, r1, #3
 80142b0:	3d03      	subs	r5, #3
 80142b2:	45a8      	cmp	r8, r5
 80142b4:	bf38      	it	cc
 80142b6:	2100      	movcc	r1, #0
 80142b8:	440b      	add	r3, r1
 80142ba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80142be:	b191      	cbz	r1, 80142e6 <__mdiff+0x11a>
 80142c0:	6117      	str	r7, [r2, #16]
 80142c2:	e79d      	b.n	8014200 <__mdiff+0x34>
 80142c4:	f854 1b04 	ldr.w	r1, [r4], #4
 80142c8:	46e6      	mov	lr, ip
 80142ca:	0c08      	lsrs	r0, r1, #16
 80142cc:	fa1c fc81 	uxtah	ip, ip, r1
 80142d0:	4471      	add	r1, lr
 80142d2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80142d6:	b289      	uxth	r1, r1
 80142d8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80142dc:	f846 1b04 	str.w	r1, [r6], #4
 80142e0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80142e4:	e7dd      	b.n	80142a2 <__mdiff+0xd6>
 80142e6:	3f01      	subs	r7, #1
 80142e8:	e7e7      	b.n	80142ba <__mdiff+0xee>
 80142ea:	bf00      	nop
 80142ec:	08016c9c 	.word	0x08016c9c
 80142f0:	08016cad 	.word	0x08016cad

080142f4 <__d2b>:
 80142f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80142f8:	460f      	mov	r7, r1
 80142fa:	2101      	movs	r1, #1
 80142fc:	ec59 8b10 	vmov	r8, r9, d0
 8014300:	4616      	mov	r6, r2
 8014302:	f7ff fcd5 	bl	8013cb0 <_Balloc>
 8014306:	4604      	mov	r4, r0
 8014308:	b930      	cbnz	r0, 8014318 <__d2b+0x24>
 801430a:	4602      	mov	r2, r0
 801430c:	4b23      	ldr	r3, [pc, #140]	@ (801439c <__d2b+0xa8>)
 801430e:	4824      	ldr	r0, [pc, #144]	@ (80143a0 <__d2b+0xac>)
 8014310:	f240 310f 	movw	r1, #783	@ 0x30f
 8014314:	f000 fa5a 	bl	80147cc <__assert_func>
 8014318:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801431c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014320:	b10d      	cbz	r5, 8014326 <__d2b+0x32>
 8014322:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8014326:	9301      	str	r3, [sp, #4]
 8014328:	f1b8 0300 	subs.w	r3, r8, #0
 801432c:	d023      	beq.n	8014376 <__d2b+0x82>
 801432e:	4668      	mov	r0, sp
 8014330:	9300      	str	r3, [sp, #0]
 8014332:	f7ff fd84 	bl	8013e3e <__lo0bits>
 8014336:	e9dd 1200 	ldrd	r1, r2, [sp]
 801433a:	b1d0      	cbz	r0, 8014372 <__d2b+0x7e>
 801433c:	f1c0 0320 	rsb	r3, r0, #32
 8014340:	fa02 f303 	lsl.w	r3, r2, r3
 8014344:	430b      	orrs	r3, r1
 8014346:	40c2      	lsrs	r2, r0
 8014348:	6163      	str	r3, [r4, #20]
 801434a:	9201      	str	r2, [sp, #4]
 801434c:	9b01      	ldr	r3, [sp, #4]
 801434e:	61a3      	str	r3, [r4, #24]
 8014350:	2b00      	cmp	r3, #0
 8014352:	bf0c      	ite	eq
 8014354:	2201      	moveq	r2, #1
 8014356:	2202      	movne	r2, #2
 8014358:	6122      	str	r2, [r4, #16]
 801435a:	b1a5      	cbz	r5, 8014386 <__d2b+0x92>
 801435c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8014360:	4405      	add	r5, r0
 8014362:	603d      	str	r5, [r7, #0]
 8014364:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8014368:	6030      	str	r0, [r6, #0]
 801436a:	4620      	mov	r0, r4
 801436c:	b003      	add	sp, #12
 801436e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014372:	6161      	str	r1, [r4, #20]
 8014374:	e7ea      	b.n	801434c <__d2b+0x58>
 8014376:	a801      	add	r0, sp, #4
 8014378:	f7ff fd61 	bl	8013e3e <__lo0bits>
 801437c:	9b01      	ldr	r3, [sp, #4]
 801437e:	6163      	str	r3, [r4, #20]
 8014380:	3020      	adds	r0, #32
 8014382:	2201      	movs	r2, #1
 8014384:	e7e8      	b.n	8014358 <__d2b+0x64>
 8014386:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801438a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801438e:	6038      	str	r0, [r7, #0]
 8014390:	6918      	ldr	r0, [r3, #16]
 8014392:	f7ff fd35 	bl	8013e00 <__hi0bits>
 8014396:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801439a:	e7e5      	b.n	8014368 <__d2b+0x74>
 801439c:	08016c9c 	.word	0x08016c9c
 80143a0:	08016cad 	.word	0x08016cad

080143a4 <__ssputs_r>:
 80143a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80143a8:	688e      	ldr	r6, [r1, #8]
 80143aa:	461f      	mov	r7, r3
 80143ac:	42be      	cmp	r6, r7
 80143ae:	680b      	ldr	r3, [r1, #0]
 80143b0:	4682      	mov	sl, r0
 80143b2:	460c      	mov	r4, r1
 80143b4:	4690      	mov	r8, r2
 80143b6:	d82d      	bhi.n	8014414 <__ssputs_r+0x70>
 80143b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80143bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80143c0:	d026      	beq.n	8014410 <__ssputs_r+0x6c>
 80143c2:	6965      	ldr	r5, [r4, #20]
 80143c4:	6909      	ldr	r1, [r1, #16]
 80143c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80143ca:	eba3 0901 	sub.w	r9, r3, r1
 80143ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80143d2:	1c7b      	adds	r3, r7, #1
 80143d4:	444b      	add	r3, r9
 80143d6:	106d      	asrs	r5, r5, #1
 80143d8:	429d      	cmp	r5, r3
 80143da:	bf38      	it	cc
 80143dc:	461d      	movcc	r5, r3
 80143de:	0553      	lsls	r3, r2, #21
 80143e0:	d527      	bpl.n	8014432 <__ssputs_r+0x8e>
 80143e2:	4629      	mov	r1, r5
 80143e4:	f7ff fbd8 	bl	8013b98 <_malloc_r>
 80143e8:	4606      	mov	r6, r0
 80143ea:	b360      	cbz	r0, 8014446 <__ssputs_r+0xa2>
 80143ec:	6921      	ldr	r1, [r4, #16]
 80143ee:	464a      	mov	r2, r9
 80143f0:	f7fe fcf7 	bl	8012de2 <memcpy>
 80143f4:	89a3      	ldrh	r3, [r4, #12]
 80143f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80143fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80143fe:	81a3      	strh	r3, [r4, #12]
 8014400:	6126      	str	r6, [r4, #16]
 8014402:	6165      	str	r5, [r4, #20]
 8014404:	444e      	add	r6, r9
 8014406:	eba5 0509 	sub.w	r5, r5, r9
 801440a:	6026      	str	r6, [r4, #0]
 801440c:	60a5      	str	r5, [r4, #8]
 801440e:	463e      	mov	r6, r7
 8014410:	42be      	cmp	r6, r7
 8014412:	d900      	bls.n	8014416 <__ssputs_r+0x72>
 8014414:	463e      	mov	r6, r7
 8014416:	6820      	ldr	r0, [r4, #0]
 8014418:	4632      	mov	r2, r6
 801441a:	4641      	mov	r1, r8
 801441c:	f7fe fc47 	bl	8012cae <memmove>
 8014420:	68a3      	ldr	r3, [r4, #8]
 8014422:	1b9b      	subs	r3, r3, r6
 8014424:	60a3      	str	r3, [r4, #8]
 8014426:	6823      	ldr	r3, [r4, #0]
 8014428:	4433      	add	r3, r6
 801442a:	6023      	str	r3, [r4, #0]
 801442c:	2000      	movs	r0, #0
 801442e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014432:	462a      	mov	r2, r5
 8014434:	f000 fa0e 	bl	8014854 <_realloc_r>
 8014438:	4606      	mov	r6, r0
 801443a:	2800      	cmp	r0, #0
 801443c:	d1e0      	bne.n	8014400 <__ssputs_r+0x5c>
 801443e:	6921      	ldr	r1, [r4, #16]
 8014440:	4650      	mov	r0, sl
 8014442:	f7ff fb35 	bl	8013ab0 <_free_r>
 8014446:	230c      	movs	r3, #12
 8014448:	f8ca 3000 	str.w	r3, [sl]
 801444c:	89a3      	ldrh	r3, [r4, #12]
 801444e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014452:	81a3      	strh	r3, [r4, #12]
 8014454:	f04f 30ff 	mov.w	r0, #4294967295
 8014458:	e7e9      	b.n	801442e <__ssputs_r+0x8a>
	...

0801445c <_svfiprintf_r>:
 801445c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014460:	4698      	mov	r8, r3
 8014462:	898b      	ldrh	r3, [r1, #12]
 8014464:	061b      	lsls	r3, r3, #24
 8014466:	b09d      	sub	sp, #116	@ 0x74
 8014468:	4607      	mov	r7, r0
 801446a:	460d      	mov	r5, r1
 801446c:	4614      	mov	r4, r2
 801446e:	d510      	bpl.n	8014492 <_svfiprintf_r+0x36>
 8014470:	690b      	ldr	r3, [r1, #16]
 8014472:	b973      	cbnz	r3, 8014492 <_svfiprintf_r+0x36>
 8014474:	2140      	movs	r1, #64	@ 0x40
 8014476:	f7ff fb8f 	bl	8013b98 <_malloc_r>
 801447a:	6028      	str	r0, [r5, #0]
 801447c:	6128      	str	r0, [r5, #16]
 801447e:	b930      	cbnz	r0, 801448e <_svfiprintf_r+0x32>
 8014480:	230c      	movs	r3, #12
 8014482:	603b      	str	r3, [r7, #0]
 8014484:	f04f 30ff 	mov.w	r0, #4294967295
 8014488:	b01d      	add	sp, #116	@ 0x74
 801448a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801448e:	2340      	movs	r3, #64	@ 0x40
 8014490:	616b      	str	r3, [r5, #20]
 8014492:	2300      	movs	r3, #0
 8014494:	9309      	str	r3, [sp, #36]	@ 0x24
 8014496:	2320      	movs	r3, #32
 8014498:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801449c:	f8cd 800c 	str.w	r8, [sp, #12]
 80144a0:	2330      	movs	r3, #48	@ 0x30
 80144a2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8014640 <_svfiprintf_r+0x1e4>
 80144a6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80144aa:	f04f 0901 	mov.w	r9, #1
 80144ae:	4623      	mov	r3, r4
 80144b0:	469a      	mov	sl, r3
 80144b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80144b6:	b10a      	cbz	r2, 80144bc <_svfiprintf_r+0x60>
 80144b8:	2a25      	cmp	r2, #37	@ 0x25
 80144ba:	d1f9      	bne.n	80144b0 <_svfiprintf_r+0x54>
 80144bc:	ebba 0b04 	subs.w	fp, sl, r4
 80144c0:	d00b      	beq.n	80144da <_svfiprintf_r+0x7e>
 80144c2:	465b      	mov	r3, fp
 80144c4:	4622      	mov	r2, r4
 80144c6:	4629      	mov	r1, r5
 80144c8:	4638      	mov	r0, r7
 80144ca:	f7ff ff6b 	bl	80143a4 <__ssputs_r>
 80144ce:	3001      	adds	r0, #1
 80144d0:	f000 80a7 	beq.w	8014622 <_svfiprintf_r+0x1c6>
 80144d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80144d6:	445a      	add	r2, fp
 80144d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80144da:	f89a 3000 	ldrb.w	r3, [sl]
 80144de:	2b00      	cmp	r3, #0
 80144e0:	f000 809f 	beq.w	8014622 <_svfiprintf_r+0x1c6>
 80144e4:	2300      	movs	r3, #0
 80144e6:	f04f 32ff 	mov.w	r2, #4294967295
 80144ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80144ee:	f10a 0a01 	add.w	sl, sl, #1
 80144f2:	9304      	str	r3, [sp, #16]
 80144f4:	9307      	str	r3, [sp, #28]
 80144f6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80144fa:	931a      	str	r3, [sp, #104]	@ 0x68
 80144fc:	4654      	mov	r4, sl
 80144fe:	2205      	movs	r2, #5
 8014500:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014504:	484e      	ldr	r0, [pc, #312]	@ (8014640 <_svfiprintf_r+0x1e4>)
 8014506:	f7eb fe8b 	bl	8000220 <memchr>
 801450a:	9a04      	ldr	r2, [sp, #16]
 801450c:	b9d8      	cbnz	r0, 8014546 <_svfiprintf_r+0xea>
 801450e:	06d0      	lsls	r0, r2, #27
 8014510:	bf44      	itt	mi
 8014512:	2320      	movmi	r3, #32
 8014514:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014518:	0711      	lsls	r1, r2, #28
 801451a:	bf44      	itt	mi
 801451c:	232b      	movmi	r3, #43	@ 0x2b
 801451e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014522:	f89a 3000 	ldrb.w	r3, [sl]
 8014526:	2b2a      	cmp	r3, #42	@ 0x2a
 8014528:	d015      	beq.n	8014556 <_svfiprintf_r+0xfa>
 801452a:	9a07      	ldr	r2, [sp, #28]
 801452c:	4654      	mov	r4, sl
 801452e:	2000      	movs	r0, #0
 8014530:	f04f 0c0a 	mov.w	ip, #10
 8014534:	4621      	mov	r1, r4
 8014536:	f811 3b01 	ldrb.w	r3, [r1], #1
 801453a:	3b30      	subs	r3, #48	@ 0x30
 801453c:	2b09      	cmp	r3, #9
 801453e:	d94b      	bls.n	80145d8 <_svfiprintf_r+0x17c>
 8014540:	b1b0      	cbz	r0, 8014570 <_svfiprintf_r+0x114>
 8014542:	9207      	str	r2, [sp, #28]
 8014544:	e014      	b.n	8014570 <_svfiprintf_r+0x114>
 8014546:	eba0 0308 	sub.w	r3, r0, r8
 801454a:	fa09 f303 	lsl.w	r3, r9, r3
 801454e:	4313      	orrs	r3, r2
 8014550:	9304      	str	r3, [sp, #16]
 8014552:	46a2      	mov	sl, r4
 8014554:	e7d2      	b.n	80144fc <_svfiprintf_r+0xa0>
 8014556:	9b03      	ldr	r3, [sp, #12]
 8014558:	1d19      	adds	r1, r3, #4
 801455a:	681b      	ldr	r3, [r3, #0]
 801455c:	9103      	str	r1, [sp, #12]
 801455e:	2b00      	cmp	r3, #0
 8014560:	bfbb      	ittet	lt
 8014562:	425b      	neglt	r3, r3
 8014564:	f042 0202 	orrlt.w	r2, r2, #2
 8014568:	9307      	strge	r3, [sp, #28]
 801456a:	9307      	strlt	r3, [sp, #28]
 801456c:	bfb8      	it	lt
 801456e:	9204      	strlt	r2, [sp, #16]
 8014570:	7823      	ldrb	r3, [r4, #0]
 8014572:	2b2e      	cmp	r3, #46	@ 0x2e
 8014574:	d10a      	bne.n	801458c <_svfiprintf_r+0x130>
 8014576:	7863      	ldrb	r3, [r4, #1]
 8014578:	2b2a      	cmp	r3, #42	@ 0x2a
 801457a:	d132      	bne.n	80145e2 <_svfiprintf_r+0x186>
 801457c:	9b03      	ldr	r3, [sp, #12]
 801457e:	1d1a      	adds	r2, r3, #4
 8014580:	681b      	ldr	r3, [r3, #0]
 8014582:	9203      	str	r2, [sp, #12]
 8014584:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014588:	3402      	adds	r4, #2
 801458a:	9305      	str	r3, [sp, #20]
 801458c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8014650 <_svfiprintf_r+0x1f4>
 8014590:	7821      	ldrb	r1, [r4, #0]
 8014592:	2203      	movs	r2, #3
 8014594:	4650      	mov	r0, sl
 8014596:	f7eb fe43 	bl	8000220 <memchr>
 801459a:	b138      	cbz	r0, 80145ac <_svfiprintf_r+0x150>
 801459c:	9b04      	ldr	r3, [sp, #16]
 801459e:	eba0 000a 	sub.w	r0, r0, sl
 80145a2:	2240      	movs	r2, #64	@ 0x40
 80145a4:	4082      	lsls	r2, r0
 80145a6:	4313      	orrs	r3, r2
 80145a8:	3401      	adds	r4, #1
 80145aa:	9304      	str	r3, [sp, #16]
 80145ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80145b0:	4824      	ldr	r0, [pc, #144]	@ (8014644 <_svfiprintf_r+0x1e8>)
 80145b2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80145b6:	2206      	movs	r2, #6
 80145b8:	f7eb fe32 	bl	8000220 <memchr>
 80145bc:	2800      	cmp	r0, #0
 80145be:	d036      	beq.n	801462e <_svfiprintf_r+0x1d2>
 80145c0:	4b21      	ldr	r3, [pc, #132]	@ (8014648 <_svfiprintf_r+0x1ec>)
 80145c2:	bb1b      	cbnz	r3, 801460c <_svfiprintf_r+0x1b0>
 80145c4:	9b03      	ldr	r3, [sp, #12]
 80145c6:	3307      	adds	r3, #7
 80145c8:	f023 0307 	bic.w	r3, r3, #7
 80145cc:	3308      	adds	r3, #8
 80145ce:	9303      	str	r3, [sp, #12]
 80145d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80145d2:	4433      	add	r3, r6
 80145d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80145d6:	e76a      	b.n	80144ae <_svfiprintf_r+0x52>
 80145d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80145dc:	460c      	mov	r4, r1
 80145de:	2001      	movs	r0, #1
 80145e0:	e7a8      	b.n	8014534 <_svfiprintf_r+0xd8>
 80145e2:	2300      	movs	r3, #0
 80145e4:	3401      	adds	r4, #1
 80145e6:	9305      	str	r3, [sp, #20]
 80145e8:	4619      	mov	r1, r3
 80145ea:	f04f 0c0a 	mov.w	ip, #10
 80145ee:	4620      	mov	r0, r4
 80145f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80145f4:	3a30      	subs	r2, #48	@ 0x30
 80145f6:	2a09      	cmp	r2, #9
 80145f8:	d903      	bls.n	8014602 <_svfiprintf_r+0x1a6>
 80145fa:	2b00      	cmp	r3, #0
 80145fc:	d0c6      	beq.n	801458c <_svfiprintf_r+0x130>
 80145fe:	9105      	str	r1, [sp, #20]
 8014600:	e7c4      	b.n	801458c <_svfiprintf_r+0x130>
 8014602:	fb0c 2101 	mla	r1, ip, r1, r2
 8014606:	4604      	mov	r4, r0
 8014608:	2301      	movs	r3, #1
 801460a:	e7f0      	b.n	80145ee <_svfiprintf_r+0x192>
 801460c:	ab03      	add	r3, sp, #12
 801460e:	9300      	str	r3, [sp, #0]
 8014610:	462a      	mov	r2, r5
 8014612:	4b0e      	ldr	r3, [pc, #56]	@ (801464c <_svfiprintf_r+0x1f0>)
 8014614:	a904      	add	r1, sp, #16
 8014616:	4638      	mov	r0, r7
 8014618:	f7fd fe36 	bl	8012288 <_printf_float>
 801461c:	1c42      	adds	r2, r0, #1
 801461e:	4606      	mov	r6, r0
 8014620:	d1d6      	bne.n	80145d0 <_svfiprintf_r+0x174>
 8014622:	89ab      	ldrh	r3, [r5, #12]
 8014624:	065b      	lsls	r3, r3, #25
 8014626:	f53f af2d 	bmi.w	8014484 <_svfiprintf_r+0x28>
 801462a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801462c:	e72c      	b.n	8014488 <_svfiprintf_r+0x2c>
 801462e:	ab03      	add	r3, sp, #12
 8014630:	9300      	str	r3, [sp, #0]
 8014632:	462a      	mov	r2, r5
 8014634:	4b05      	ldr	r3, [pc, #20]	@ (801464c <_svfiprintf_r+0x1f0>)
 8014636:	a904      	add	r1, sp, #16
 8014638:	4638      	mov	r0, r7
 801463a:	f7fe f8bd 	bl	80127b8 <_printf_i>
 801463e:	e7ed      	b.n	801461c <_svfiprintf_r+0x1c0>
 8014640:	08016d06 	.word	0x08016d06
 8014644:	08016d10 	.word	0x08016d10
 8014648:	08012289 	.word	0x08012289
 801464c:	080143a5 	.word	0x080143a5
 8014650:	08016d0c 	.word	0x08016d0c

08014654 <__sflush_r>:
 8014654:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014658:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801465c:	0716      	lsls	r6, r2, #28
 801465e:	4605      	mov	r5, r0
 8014660:	460c      	mov	r4, r1
 8014662:	d454      	bmi.n	801470e <__sflush_r+0xba>
 8014664:	684b      	ldr	r3, [r1, #4]
 8014666:	2b00      	cmp	r3, #0
 8014668:	dc02      	bgt.n	8014670 <__sflush_r+0x1c>
 801466a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801466c:	2b00      	cmp	r3, #0
 801466e:	dd48      	ble.n	8014702 <__sflush_r+0xae>
 8014670:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014672:	2e00      	cmp	r6, #0
 8014674:	d045      	beq.n	8014702 <__sflush_r+0xae>
 8014676:	2300      	movs	r3, #0
 8014678:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801467c:	682f      	ldr	r7, [r5, #0]
 801467e:	6a21      	ldr	r1, [r4, #32]
 8014680:	602b      	str	r3, [r5, #0]
 8014682:	d030      	beq.n	80146e6 <__sflush_r+0x92>
 8014684:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014686:	89a3      	ldrh	r3, [r4, #12]
 8014688:	0759      	lsls	r1, r3, #29
 801468a:	d505      	bpl.n	8014698 <__sflush_r+0x44>
 801468c:	6863      	ldr	r3, [r4, #4]
 801468e:	1ad2      	subs	r2, r2, r3
 8014690:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8014692:	b10b      	cbz	r3, 8014698 <__sflush_r+0x44>
 8014694:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014696:	1ad2      	subs	r2, r2, r3
 8014698:	2300      	movs	r3, #0
 801469a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801469c:	6a21      	ldr	r1, [r4, #32]
 801469e:	4628      	mov	r0, r5
 80146a0:	47b0      	blx	r6
 80146a2:	1c43      	adds	r3, r0, #1
 80146a4:	89a3      	ldrh	r3, [r4, #12]
 80146a6:	d106      	bne.n	80146b6 <__sflush_r+0x62>
 80146a8:	6829      	ldr	r1, [r5, #0]
 80146aa:	291d      	cmp	r1, #29
 80146ac:	d82b      	bhi.n	8014706 <__sflush_r+0xb2>
 80146ae:	4a2a      	ldr	r2, [pc, #168]	@ (8014758 <__sflush_r+0x104>)
 80146b0:	40ca      	lsrs	r2, r1
 80146b2:	07d6      	lsls	r6, r2, #31
 80146b4:	d527      	bpl.n	8014706 <__sflush_r+0xb2>
 80146b6:	2200      	movs	r2, #0
 80146b8:	6062      	str	r2, [r4, #4]
 80146ba:	04d9      	lsls	r1, r3, #19
 80146bc:	6922      	ldr	r2, [r4, #16]
 80146be:	6022      	str	r2, [r4, #0]
 80146c0:	d504      	bpl.n	80146cc <__sflush_r+0x78>
 80146c2:	1c42      	adds	r2, r0, #1
 80146c4:	d101      	bne.n	80146ca <__sflush_r+0x76>
 80146c6:	682b      	ldr	r3, [r5, #0]
 80146c8:	b903      	cbnz	r3, 80146cc <__sflush_r+0x78>
 80146ca:	6560      	str	r0, [r4, #84]	@ 0x54
 80146cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80146ce:	602f      	str	r7, [r5, #0]
 80146d0:	b1b9      	cbz	r1, 8014702 <__sflush_r+0xae>
 80146d2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80146d6:	4299      	cmp	r1, r3
 80146d8:	d002      	beq.n	80146e0 <__sflush_r+0x8c>
 80146da:	4628      	mov	r0, r5
 80146dc:	f7ff f9e8 	bl	8013ab0 <_free_r>
 80146e0:	2300      	movs	r3, #0
 80146e2:	6363      	str	r3, [r4, #52]	@ 0x34
 80146e4:	e00d      	b.n	8014702 <__sflush_r+0xae>
 80146e6:	2301      	movs	r3, #1
 80146e8:	4628      	mov	r0, r5
 80146ea:	47b0      	blx	r6
 80146ec:	4602      	mov	r2, r0
 80146ee:	1c50      	adds	r0, r2, #1
 80146f0:	d1c9      	bne.n	8014686 <__sflush_r+0x32>
 80146f2:	682b      	ldr	r3, [r5, #0]
 80146f4:	2b00      	cmp	r3, #0
 80146f6:	d0c6      	beq.n	8014686 <__sflush_r+0x32>
 80146f8:	2b1d      	cmp	r3, #29
 80146fa:	d001      	beq.n	8014700 <__sflush_r+0xac>
 80146fc:	2b16      	cmp	r3, #22
 80146fe:	d11e      	bne.n	801473e <__sflush_r+0xea>
 8014700:	602f      	str	r7, [r5, #0]
 8014702:	2000      	movs	r0, #0
 8014704:	e022      	b.n	801474c <__sflush_r+0xf8>
 8014706:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801470a:	b21b      	sxth	r3, r3
 801470c:	e01b      	b.n	8014746 <__sflush_r+0xf2>
 801470e:	690f      	ldr	r7, [r1, #16]
 8014710:	2f00      	cmp	r7, #0
 8014712:	d0f6      	beq.n	8014702 <__sflush_r+0xae>
 8014714:	0793      	lsls	r3, r2, #30
 8014716:	680e      	ldr	r6, [r1, #0]
 8014718:	bf08      	it	eq
 801471a:	694b      	ldreq	r3, [r1, #20]
 801471c:	600f      	str	r7, [r1, #0]
 801471e:	bf18      	it	ne
 8014720:	2300      	movne	r3, #0
 8014722:	eba6 0807 	sub.w	r8, r6, r7
 8014726:	608b      	str	r3, [r1, #8]
 8014728:	f1b8 0f00 	cmp.w	r8, #0
 801472c:	dde9      	ble.n	8014702 <__sflush_r+0xae>
 801472e:	6a21      	ldr	r1, [r4, #32]
 8014730:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8014732:	4643      	mov	r3, r8
 8014734:	463a      	mov	r2, r7
 8014736:	4628      	mov	r0, r5
 8014738:	47b0      	blx	r6
 801473a:	2800      	cmp	r0, #0
 801473c:	dc08      	bgt.n	8014750 <__sflush_r+0xfc>
 801473e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014742:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014746:	81a3      	strh	r3, [r4, #12]
 8014748:	f04f 30ff 	mov.w	r0, #4294967295
 801474c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014750:	4407      	add	r7, r0
 8014752:	eba8 0800 	sub.w	r8, r8, r0
 8014756:	e7e7      	b.n	8014728 <__sflush_r+0xd4>
 8014758:	20400001 	.word	0x20400001

0801475c <_fflush_r>:
 801475c:	b538      	push	{r3, r4, r5, lr}
 801475e:	690b      	ldr	r3, [r1, #16]
 8014760:	4605      	mov	r5, r0
 8014762:	460c      	mov	r4, r1
 8014764:	b913      	cbnz	r3, 801476c <_fflush_r+0x10>
 8014766:	2500      	movs	r5, #0
 8014768:	4628      	mov	r0, r5
 801476a:	bd38      	pop	{r3, r4, r5, pc}
 801476c:	b118      	cbz	r0, 8014776 <_fflush_r+0x1a>
 801476e:	6a03      	ldr	r3, [r0, #32]
 8014770:	b90b      	cbnz	r3, 8014776 <_fflush_r+0x1a>
 8014772:	f7fe f9cb 	bl	8012b0c <__sinit>
 8014776:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801477a:	2b00      	cmp	r3, #0
 801477c:	d0f3      	beq.n	8014766 <_fflush_r+0xa>
 801477e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014780:	07d0      	lsls	r0, r2, #31
 8014782:	d404      	bmi.n	801478e <_fflush_r+0x32>
 8014784:	0599      	lsls	r1, r3, #22
 8014786:	d402      	bmi.n	801478e <_fflush_r+0x32>
 8014788:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801478a:	f7fe fb28 	bl	8012dde <__retarget_lock_acquire_recursive>
 801478e:	4628      	mov	r0, r5
 8014790:	4621      	mov	r1, r4
 8014792:	f7ff ff5f 	bl	8014654 <__sflush_r>
 8014796:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014798:	07da      	lsls	r2, r3, #31
 801479a:	4605      	mov	r5, r0
 801479c:	d4e4      	bmi.n	8014768 <_fflush_r+0xc>
 801479e:	89a3      	ldrh	r3, [r4, #12]
 80147a0:	059b      	lsls	r3, r3, #22
 80147a2:	d4e1      	bmi.n	8014768 <_fflush_r+0xc>
 80147a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80147a6:	f7fe fb1b 	bl	8012de0 <__retarget_lock_release_recursive>
 80147aa:	e7dd      	b.n	8014768 <_fflush_r+0xc>

080147ac <_sbrk_r>:
 80147ac:	b538      	push	{r3, r4, r5, lr}
 80147ae:	4d06      	ldr	r5, [pc, #24]	@ (80147c8 <_sbrk_r+0x1c>)
 80147b0:	2300      	movs	r3, #0
 80147b2:	4604      	mov	r4, r0
 80147b4:	4608      	mov	r0, r1
 80147b6:	602b      	str	r3, [r5, #0]
 80147b8:	f7ef fc06 	bl	8003fc8 <_sbrk>
 80147bc:	1c43      	adds	r3, r0, #1
 80147be:	d102      	bne.n	80147c6 <_sbrk_r+0x1a>
 80147c0:	682b      	ldr	r3, [r5, #0]
 80147c2:	b103      	cbz	r3, 80147c6 <_sbrk_r+0x1a>
 80147c4:	6023      	str	r3, [r4, #0]
 80147c6:	bd38      	pop	{r3, r4, r5, pc}
 80147c8:	20003744 	.word	0x20003744

080147cc <__assert_func>:
 80147cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80147ce:	4614      	mov	r4, r2
 80147d0:	461a      	mov	r2, r3
 80147d2:	4b09      	ldr	r3, [pc, #36]	@ (80147f8 <__assert_func+0x2c>)
 80147d4:	681b      	ldr	r3, [r3, #0]
 80147d6:	4605      	mov	r5, r0
 80147d8:	68d8      	ldr	r0, [r3, #12]
 80147da:	b14c      	cbz	r4, 80147f0 <__assert_func+0x24>
 80147dc:	4b07      	ldr	r3, [pc, #28]	@ (80147fc <__assert_func+0x30>)
 80147de:	9100      	str	r1, [sp, #0]
 80147e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80147e4:	4906      	ldr	r1, [pc, #24]	@ (8014800 <__assert_func+0x34>)
 80147e6:	462b      	mov	r3, r5
 80147e8:	f000 f870 	bl	80148cc <fiprintf>
 80147ec:	f000 f880 	bl	80148f0 <abort>
 80147f0:	4b04      	ldr	r3, [pc, #16]	@ (8014804 <__assert_func+0x38>)
 80147f2:	461c      	mov	r4, r3
 80147f4:	e7f3      	b.n	80147de <__assert_func+0x12>
 80147f6:	bf00      	nop
 80147f8:	200001ac 	.word	0x200001ac
 80147fc:	08016d21 	.word	0x08016d21
 8014800:	08016d2e 	.word	0x08016d2e
 8014804:	08016d5c 	.word	0x08016d5c

08014808 <_calloc_r>:
 8014808:	b570      	push	{r4, r5, r6, lr}
 801480a:	fba1 5402 	umull	r5, r4, r1, r2
 801480e:	b934      	cbnz	r4, 801481e <_calloc_r+0x16>
 8014810:	4629      	mov	r1, r5
 8014812:	f7ff f9c1 	bl	8013b98 <_malloc_r>
 8014816:	4606      	mov	r6, r0
 8014818:	b928      	cbnz	r0, 8014826 <_calloc_r+0x1e>
 801481a:	4630      	mov	r0, r6
 801481c:	bd70      	pop	{r4, r5, r6, pc}
 801481e:	220c      	movs	r2, #12
 8014820:	6002      	str	r2, [r0, #0]
 8014822:	2600      	movs	r6, #0
 8014824:	e7f9      	b.n	801481a <_calloc_r+0x12>
 8014826:	462a      	mov	r2, r5
 8014828:	4621      	mov	r1, r4
 801482a:	f7fe fa5a 	bl	8012ce2 <memset>
 801482e:	e7f4      	b.n	801481a <_calloc_r+0x12>

08014830 <__ascii_mbtowc>:
 8014830:	b082      	sub	sp, #8
 8014832:	b901      	cbnz	r1, 8014836 <__ascii_mbtowc+0x6>
 8014834:	a901      	add	r1, sp, #4
 8014836:	b142      	cbz	r2, 801484a <__ascii_mbtowc+0x1a>
 8014838:	b14b      	cbz	r3, 801484e <__ascii_mbtowc+0x1e>
 801483a:	7813      	ldrb	r3, [r2, #0]
 801483c:	600b      	str	r3, [r1, #0]
 801483e:	7812      	ldrb	r2, [r2, #0]
 8014840:	1e10      	subs	r0, r2, #0
 8014842:	bf18      	it	ne
 8014844:	2001      	movne	r0, #1
 8014846:	b002      	add	sp, #8
 8014848:	4770      	bx	lr
 801484a:	4610      	mov	r0, r2
 801484c:	e7fb      	b.n	8014846 <__ascii_mbtowc+0x16>
 801484e:	f06f 0001 	mvn.w	r0, #1
 8014852:	e7f8      	b.n	8014846 <__ascii_mbtowc+0x16>

08014854 <_realloc_r>:
 8014854:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014858:	4607      	mov	r7, r0
 801485a:	4614      	mov	r4, r2
 801485c:	460d      	mov	r5, r1
 801485e:	b921      	cbnz	r1, 801486a <_realloc_r+0x16>
 8014860:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014864:	4611      	mov	r1, r2
 8014866:	f7ff b997 	b.w	8013b98 <_malloc_r>
 801486a:	b92a      	cbnz	r2, 8014878 <_realloc_r+0x24>
 801486c:	f7ff f920 	bl	8013ab0 <_free_r>
 8014870:	4625      	mov	r5, r4
 8014872:	4628      	mov	r0, r5
 8014874:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014878:	f000 f841 	bl	80148fe <_malloc_usable_size_r>
 801487c:	4284      	cmp	r4, r0
 801487e:	4606      	mov	r6, r0
 8014880:	d802      	bhi.n	8014888 <_realloc_r+0x34>
 8014882:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8014886:	d8f4      	bhi.n	8014872 <_realloc_r+0x1e>
 8014888:	4621      	mov	r1, r4
 801488a:	4638      	mov	r0, r7
 801488c:	f7ff f984 	bl	8013b98 <_malloc_r>
 8014890:	4680      	mov	r8, r0
 8014892:	b908      	cbnz	r0, 8014898 <_realloc_r+0x44>
 8014894:	4645      	mov	r5, r8
 8014896:	e7ec      	b.n	8014872 <_realloc_r+0x1e>
 8014898:	42b4      	cmp	r4, r6
 801489a:	4622      	mov	r2, r4
 801489c:	4629      	mov	r1, r5
 801489e:	bf28      	it	cs
 80148a0:	4632      	movcs	r2, r6
 80148a2:	f7fe fa9e 	bl	8012de2 <memcpy>
 80148a6:	4629      	mov	r1, r5
 80148a8:	4638      	mov	r0, r7
 80148aa:	f7ff f901 	bl	8013ab0 <_free_r>
 80148ae:	e7f1      	b.n	8014894 <_realloc_r+0x40>

080148b0 <__ascii_wctomb>:
 80148b0:	4603      	mov	r3, r0
 80148b2:	4608      	mov	r0, r1
 80148b4:	b141      	cbz	r1, 80148c8 <__ascii_wctomb+0x18>
 80148b6:	2aff      	cmp	r2, #255	@ 0xff
 80148b8:	d904      	bls.n	80148c4 <__ascii_wctomb+0x14>
 80148ba:	228a      	movs	r2, #138	@ 0x8a
 80148bc:	601a      	str	r2, [r3, #0]
 80148be:	f04f 30ff 	mov.w	r0, #4294967295
 80148c2:	4770      	bx	lr
 80148c4:	700a      	strb	r2, [r1, #0]
 80148c6:	2001      	movs	r0, #1
 80148c8:	4770      	bx	lr
	...

080148cc <fiprintf>:
 80148cc:	b40e      	push	{r1, r2, r3}
 80148ce:	b503      	push	{r0, r1, lr}
 80148d0:	4601      	mov	r1, r0
 80148d2:	ab03      	add	r3, sp, #12
 80148d4:	4805      	ldr	r0, [pc, #20]	@ (80148ec <fiprintf+0x20>)
 80148d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80148da:	6800      	ldr	r0, [r0, #0]
 80148dc:	9301      	str	r3, [sp, #4]
 80148de:	f000 f83f 	bl	8014960 <_vfiprintf_r>
 80148e2:	b002      	add	sp, #8
 80148e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80148e8:	b003      	add	sp, #12
 80148ea:	4770      	bx	lr
 80148ec:	200001ac 	.word	0x200001ac

080148f0 <abort>:
 80148f0:	b508      	push	{r3, lr}
 80148f2:	2006      	movs	r0, #6
 80148f4:	f000 fa08 	bl	8014d08 <raise>
 80148f8:	2001      	movs	r0, #1
 80148fa:	f7ef faed 	bl	8003ed8 <_exit>

080148fe <_malloc_usable_size_r>:
 80148fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014902:	1f18      	subs	r0, r3, #4
 8014904:	2b00      	cmp	r3, #0
 8014906:	bfbc      	itt	lt
 8014908:	580b      	ldrlt	r3, [r1, r0]
 801490a:	18c0      	addlt	r0, r0, r3
 801490c:	4770      	bx	lr

0801490e <__sfputc_r>:
 801490e:	6893      	ldr	r3, [r2, #8]
 8014910:	3b01      	subs	r3, #1
 8014912:	2b00      	cmp	r3, #0
 8014914:	b410      	push	{r4}
 8014916:	6093      	str	r3, [r2, #8]
 8014918:	da08      	bge.n	801492c <__sfputc_r+0x1e>
 801491a:	6994      	ldr	r4, [r2, #24]
 801491c:	42a3      	cmp	r3, r4
 801491e:	db01      	blt.n	8014924 <__sfputc_r+0x16>
 8014920:	290a      	cmp	r1, #10
 8014922:	d103      	bne.n	801492c <__sfputc_r+0x1e>
 8014924:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014928:	f000 b932 	b.w	8014b90 <__swbuf_r>
 801492c:	6813      	ldr	r3, [r2, #0]
 801492e:	1c58      	adds	r0, r3, #1
 8014930:	6010      	str	r0, [r2, #0]
 8014932:	7019      	strb	r1, [r3, #0]
 8014934:	4608      	mov	r0, r1
 8014936:	f85d 4b04 	ldr.w	r4, [sp], #4
 801493a:	4770      	bx	lr

0801493c <__sfputs_r>:
 801493c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801493e:	4606      	mov	r6, r0
 8014940:	460f      	mov	r7, r1
 8014942:	4614      	mov	r4, r2
 8014944:	18d5      	adds	r5, r2, r3
 8014946:	42ac      	cmp	r4, r5
 8014948:	d101      	bne.n	801494e <__sfputs_r+0x12>
 801494a:	2000      	movs	r0, #0
 801494c:	e007      	b.n	801495e <__sfputs_r+0x22>
 801494e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014952:	463a      	mov	r2, r7
 8014954:	4630      	mov	r0, r6
 8014956:	f7ff ffda 	bl	801490e <__sfputc_r>
 801495a:	1c43      	adds	r3, r0, #1
 801495c:	d1f3      	bne.n	8014946 <__sfputs_r+0xa>
 801495e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08014960 <_vfiprintf_r>:
 8014960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014964:	460d      	mov	r5, r1
 8014966:	b09d      	sub	sp, #116	@ 0x74
 8014968:	4614      	mov	r4, r2
 801496a:	4698      	mov	r8, r3
 801496c:	4606      	mov	r6, r0
 801496e:	b118      	cbz	r0, 8014978 <_vfiprintf_r+0x18>
 8014970:	6a03      	ldr	r3, [r0, #32]
 8014972:	b90b      	cbnz	r3, 8014978 <_vfiprintf_r+0x18>
 8014974:	f7fe f8ca 	bl	8012b0c <__sinit>
 8014978:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801497a:	07d9      	lsls	r1, r3, #31
 801497c:	d405      	bmi.n	801498a <_vfiprintf_r+0x2a>
 801497e:	89ab      	ldrh	r3, [r5, #12]
 8014980:	059a      	lsls	r2, r3, #22
 8014982:	d402      	bmi.n	801498a <_vfiprintf_r+0x2a>
 8014984:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014986:	f7fe fa2a 	bl	8012dde <__retarget_lock_acquire_recursive>
 801498a:	89ab      	ldrh	r3, [r5, #12]
 801498c:	071b      	lsls	r3, r3, #28
 801498e:	d501      	bpl.n	8014994 <_vfiprintf_r+0x34>
 8014990:	692b      	ldr	r3, [r5, #16]
 8014992:	b99b      	cbnz	r3, 80149bc <_vfiprintf_r+0x5c>
 8014994:	4629      	mov	r1, r5
 8014996:	4630      	mov	r0, r6
 8014998:	f000 f938 	bl	8014c0c <__swsetup_r>
 801499c:	b170      	cbz	r0, 80149bc <_vfiprintf_r+0x5c>
 801499e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80149a0:	07dc      	lsls	r4, r3, #31
 80149a2:	d504      	bpl.n	80149ae <_vfiprintf_r+0x4e>
 80149a4:	f04f 30ff 	mov.w	r0, #4294967295
 80149a8:	b01d      	add	sp, #116	@ 0x74
 80149aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80149ae:	89ab      	ldrh	r3, [r5, #12]
 80149b0:	0598      	lsls	r0, r3, #22
 80149b2:	d4f7      	bmi.n	80149a4 <_vfiprintf_r+0x44>
 80149b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80149b6:	f7fe fa13 	bl	8012de0 <__retarget_lock_release_recursive>
 80149ba:	e7f3      	b.n	80149a4 <_vfiprintf_r+0x44>
 80149bc:	2300      	movs	r3, #0
 80149be:	9309      	str	r3, [sp, #36]	@ 0x24
 80149c0:	2320      	movs	r3, #32
 80149c2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80149c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80149ca:	2330      	movs	r3, #48	@ 0x30
 80149cc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8014b7c <_vfiprintf_r+0x21c>
 80149d0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80149d4:	f04f 0901 	mov.w	r9, #1
 80149d8:	4623      	mov	r3, r4
 80149da:	469a      	mov	sl, r3
 80149dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80149e0:	b10a      	cbz	r2, 80149e6 <_vfiprintf_r+0x86>
 80149e2:	2a25      	cmp	r2, #37	@ 0x25
 80149e4:	d1f9      	bne.n	80149da <_vfiprintf_r+0x7a>
 80149e6:	ebba 0b04 	subs.w	fp, sl, r4
 80149ea:	d00b      	beq.n	8014a04 <_vfiprintf_r+0xa4>
 80149ec:	465b      	mov	r3, fp
 80149ee:	4622      	mov	r2, r4
 80149f0:	4629      	mov	r1, r5
 80149f2:	4630      	mov	r0, r6
 80149f4:	f7ff ffa2 	bl	801493c <__sfputs_r>
 80149f8:	3001      	adds	r0, #1
 80149fa:	f000 80a7 	beq.w	8014b4c <_vfiprintf_r+0x1ec>
 80149fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014a00:	445a      	add	r2, fp
 8014a02:	9209      	str	r2, [sp, #36]	@ 0x24
 8014a04:	f89a 3000 	ldrb.w	r3, [sl]
 8014a08:	2b00      	cmp	r3, #0
 8014a0a:	f000 809f 	beq.w	8014b4c <_vfiprintf_r+0x1ec>
 8014a0e:	2300      	movs	r3, #0
 8014a10:	f04f 32ff 	mov.w	r2, #4294967295
 8014a14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014a18:	f10a 0a01 	add.w	sl, sl, #1
 8014a1c:	9304      	str	r3, [sp, #16]
 8014a1e:	9307      	str	r3, [sp, #28]
 8014a20:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014a24:	931a      	str	r3, [sp, #104]	@ 0x68
 8014a26:	4654      	mov	r4, sl
 8014a28:	2205      	movs	r2, #5
 8014a2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014a2e:	4853      	ldr	r0, [pc, #332]	@ (8014b7c <_vfiprintf_r+0x21c>)
 8014a30:	f7eb fbf6 	bl	8000220 <memchr>
 8014a34:	9a04      	ldr	r2, [sp, #16]
 8014a36:	b9d8      	cbnz	r0, 8014a70 <_vfiprintf_r+0x110>
 8014a38:	06d1      	lsls	r1, r2, #27
 8014a3a:	bf44      	itt	mi
 8014a3c:	2320      	movmi	r3, #32
 8014a3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014a42:	0713      	lsls	r3, r2, #28
 8014a44:	bf44      	itt	mi
 8014a46:	232b      	movmi	r3, #43	@ 0x2b
 8014a48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014a4c:	f89a 3000 	ldrb.w	r3, [sl]
 8014a50:	2b2a      	cmp	r3, #42	@ 0x2a
 8014a52:	d015      	beq.n	8014a80 <_vfiprintf_r+0x120>
 8014a54:	9a07      	ldr	r2, [sp, #28]
 8014a56:	4654      	mov	r4, sl
 8014a58:	2000      	movs	r0, #0
 8014a5a:	f04f 0c0a 	mov.w	ip, #10
 8014a5e:	4621      	mov	r1, r4
 8014a60:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014a64:	3b30      	subs	r3, #48	@ 0x30
 8014a66:	2b09      	cmp	r3, #9
 8014a68:	d94b      	bls.n	8014b02 <_vfiprintf_r+0x1a2>
 8014a6a:	b1b0      	cbz	r0, 8014a9a <_vfiprintf_r+0x13a>
 8014a6c:	9207      	str	r2, [sp, #28]
 8014a6e:	e014      	b.n	8014a9a <_vfiprintf_r+0x13a>
 8014a70:	eba0 0308 	sub.w	r3, r0, r8
 8014a74:	fa09 f303 	lsl.w	r3, r9, r3
 8014a78:	4313      	orrs	r3, r2
 8014a7a:	9304      	str	r3, [sp, #16]
 8014a7c:	46a2      	mov	sl, r4
 8014a7e:	e7d2      	b.n	8014a26 <_vfiprintf_r+0xc6>
 8014a80:	9b03      	ldr	r3, [sp, #12]
 8014a82:	1d19      	adds	r1, r3, #4
 8014a84:	681b      	ldr	r3, [r3, #0]
 8014a86:	9103      	str	r1, [sp, #12]
 8014a88:	2b00      	cmp	r3, #0
 8014a8a:	bfbb      	ittet	lt
 8014a8c:	425b      	neglt	r3, r3
 8014a8e:	f042 0202 	orrlt.w	r2, r2, #2
 8014a92:	9307      	strge	r3, [sp, #28]
 8014a94:	9307      	strlt	r3, [sp, #28]
 8014a96:	bfb8      	it	lt
 8014a98:	9204      	strlt	r2, [sp, #16]
 8014a9a:	7823      	ldrb	r3, [r4, #0]
 8014a9c:	2b2e      	cmp	r3, #46	@ 0x2e
 8014a9e:	d10a      	bne.n	8014ab6 <_vfiprintf_r+0x156>
 8014aa0:	7863      	ldrb	r3, [r4, #1]
 8014aa2:	2b2a      	cmp	r3, #42	@ 0x2a
 8014aa4:	d132      	bne.n	8014b0c <_vfiprintf_r+0x1ac>
 8014aa6:	9b03      	ldr	r3, [sp, #12]
 8014aa8:	1d1a      	adds	r2, r3, #4
 8014aaa:	681b      	ldr	r3, [r3, #0]
 8014aac:	9203      	str	r2, [sp, #12]
 8014aae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014ab2:	3402      	adds	r4, #2
 8014ab4:	9305      	str	r3, [sp, #20]
 8014ab6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8014b8c <_vfiprintf_r+0x22c>
 8014aba:	7821      	ldrb	r1, [r4, #0]
 8014abc:	2203      	movs	r2, #3
 8014abe:	4650      	mov	r0, sl
 8014ac0:	f7eb fbae 	bl	8000220 <memchr>
 8014ac4:	b138      	cbz	r0, 8014ad6 <_vfiprintf_r+0x176>
 8014ac6:	9b04      	ldr	r3, [sp, #16]
 8014ac8:	eba0 000a 	sub.w	r0, r0, sl
 8014acc:	2240      	movs	r2, #64	@ 0x40
 8014ace:	4082      	lsls	r2, r0
 8014ad0:	4313      	orrs	r3, r2
 8014ad2:	3401      	adds	r4, #1
 8014ad4:	9304      	str	r3, [sp, #16]
 8014ad6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014ada:	4829      	ldr	r0, [pc, #164]	@ (8014b80 <_vfiprintf_r+0x220>)
 8014adc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014ae0:	2206      	movs	r2, #6
 8014ae2:	f7eb fb9d 	bl	8000220 <memchr>
 8014ae6:	2800      	cmp	r0, #0
 8014ae8:	d03f      	beq.n	8014b6a <_vfiprintf_r+0x20a>
 8014aea:	4b26      	ldr	r3, [pc, #152]	@ (8014b84 <_vfiprintf_r+0x224>)
 8014aec:	bb1b      	cbnz	r3, 8014b36 <_vfiprintf_r+0x1d6>
 8014aee:	9b03      	ldr	r3, [sp, #12]
 8014af0:	3307      	adds	r3, #7
 8014af2:	f023 0307 	bic.w	r3, r3, #7
 8014af6:	3308      	adds	r3, #8
 8014af8:	9303      	str	r3, [sp, #12]
 8014afa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014afc:	443b      	add	r3, r7
 8014afe:	9309      	str	r3, [sp, #36]	@ 0x24
 8014b00:	e76a      	b.n	80149d8 <_vfiprintf_r+0x78>
 8014b02:	fb0c 3202 	mla	r2, ip, r2, r3
 8014b06:	460c      	mov	r4, r1
 8014b08:	2001      	movs	r0, #1
 8014b0a:	e7a8      	b.n	8014a5e <_vfiprintf_r+0xfe>
 8014b0c:	2300      	movs	r3, #0
 8014b0e:	3401      	adds	r4, #1
 8014b10:	9305      	str	r3, [sp, #20]
 8014b12:	4619      	mov	r1, r3
 8014b14:	f04f 0c0a 	mov.w	ip, #10
 8014b18:	4620      	mov	r0, r4
 8014b1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014b1e:	3a30      	subs	r2, #48	@ 0x30
 8014b20:	2a09      	cmp	r2, #9
 8014b22:	d903      	bls.n	8014b2c <_vfiprintf_r+0x1cc>
 8014b24:	2b00      	cmp	r3, #0
 8014b26:	d0c6      	beq.n	8014ab6 <_vfiprintf_r+0x156>
 8014b28:	9105      	str	r1, [sp, #20]
 8014b2a:	e7c4      	b.n	8014ab6 <_vfiprintf_r+0x156>
 8014b2c:	fb0c 2101 	mla	r1, ip, r1, r2
 8014b30:	4604      	mov	r4, r0
 8014b32:	2301      	movs	r3, #1
 8014b34:	e7f0      	b.n	8014b18 <_vfiprintf_r+0x1b8>
 8014b36:	ab03      	add	r3, sp, #12
 8014b38:	9300      	str	r3, [sp, #0]
 8014b3a:	462a      	mov	r2, r5
 8014b3c:	4b12      	ldr	r3, [pc, #72]	@ (8014b88 <_vfiprintf_r+0x228>)
 8014b3e:	a904      	add	r1, sp, #16
 8014b40:	4630      	mov	r0, r6
 8014b42:	f7fd fba1 	bl	8012288 <_printf_float>
 8014b46:	4607      	mov	r7, r0
 8014b48:	1c78      	adds	r0, r7, #1
 8014b4a:	d1d6      	bne.n	8014afa <_vfiprintf_r+0x19a>
 8014b4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014b4e:	07d9      	lsls	r1, r3, #31
 8014b50:	d405      	bmi.n	8014b5e <_vfiprintf_r+0x1fe>
 8014b52:	89ab      	ldrh	r3, [r5, #12]
 8014b54:	059a      	lsls	r2, r3, #22
 8014b56:	d402      	bmi.n	8014b5e <_vfiprintf_r+0x1fe>
 8014b58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014b5a:	f7fe f941 	bl	8012de0 <__retarget_lock_release_recursive>
 8014b5e:	89ab      	ldrh	r3, [r5, #12]
 8014b60:	065b      	lsls	r3, r3, #25
 8014b62:	f53f af1f 	bmi.w	80149a4 <_vfiprintf_r+0x44>
 8014b66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014b68:	e71e      	b.n	80149a8 <_vfiprintf_r+0x48>
 8014b6a:	ab03      	add	r3, sp, #12
 8014b6c:	9300      	str	r3, [sp, #0]
 8014b6e:	462a      	mov	r2, r5
 8014b70:	4b05      	ldr	r3, [pc, #20]	@ (8014b88 <_vfiprintf_r+0x228>)
 8014b72:	a904      	add	r1, sp, #16
 8014b74:	4630      	mov	r0, r6
 8014b76:	f7fd fe1f 	bl	80127b8 <_printf_i>
 8014b7a:	e7e4      	b.n	8014b46 <_vfiprintf_r+0x1e6>
 8014b7c:	08016d06 	.word	0x08016d06
 8014b80:	08016d10 	.word	0x08016d10
 8014b84:	08012289 	.word	0x08012289
 8014b88:	0801493d 	.word	0x0801493d
 8014b8c:	08016d0c 	.word	0x08016d0c

08014b90 <__swbuf_r>:
 8014b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014b92:	460e      	mov	r6, r1
 8014b94:	4614      	mov	r4, r2
 8014b96:	4605      	mov	r5, r0
 8014b98:	b118      	cbz	r0, 8014ba2 <__swbuf_r+0x12>
 8014b9a:	6a03      	ldr	r3, [r0, #32]
 8014b9c:	b90b      	cbnz	r3, 8014ba2 <__swbuf_r+0x12>
 8014b9e:	f7fd ffb5 	bl	8012b0c <__sinit>
 8014ba2:	69a3      	ldr	r3, [r4, #24]
 8014ba4:	60a3      	str	r3, [r4, #8]
 8014ba6:	89a3      	ldrh	r3, [r4, #12]
 8014ba8:	071a      	lsls	r2, r3, #28
 8014baa:	d501      	bpl.n	8014bb0 <__swbuf_r+0x20>
 8014bac:	6923      	ldr	r3, [r4, #16]
 8014bae:	b943      	cbnz	r3, 8014bc2 <__swbuf_r+0x32>
 8014bb0:	4621      	mov	r1, r4
 8014bb2:	4628      	mov	r0, r5
 8014bb4:	f000 f82a 	bl	8014c0c <__swsetup_r>
 8014bb8:	b118      	cbz	r0, 8014bc2 <__swbuf_r+0x32>
 8014bba:	f04f 37ff 	mov.w	r7, #4294967295
 8014bbe:	4638      	mov	r0, r7
 8014bc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014bc2:	6823      	ldr	r3, [r4, #0]
 8014bc4:	6922      	ldr	r2, [r4, #16]
 8014bc6:	1a98      	subs	r0, r3, r2
 8014bc8:	6963      	ldr	r3, [r4, #20]
 8014bca:	b2f6      	uxtb	r6, r6
 8014bcc:	4283      	cmp	r3, r0
 8014bce:	4637      	mov	r7, r6
 8014bd0:	dc05      	bgt.n	8014bde <__swbuf_r+0x4e>
 8014bd2:	4621      	mov	r1, r4
 8014bd4:	4628      	mov	r0, r5
 8014bd6:	f7ff fdc1 	bl	801475c <_fflush_r>
 8014bda:	2800      	cmp	r0, #0
 8014bdc:	d1ed      	bne.n	8014bba <__swbuf_r+0x2a>
 8014bde:	68a3      	ldr	r3, [r4, #8]
 8014be0:	3b01      	subs	r3, #1
 8014be2:	60a3      	str	r3, [r4, #8]
 8014be4:	6823      	ldr	r3, [r4, #0]
 8014be6:	1c5a      	adds	r2, r3, #1
 8014be8:	6022      	str	r2, [r4, #0]
 8014bea:	701e      	strb	r6, [r3, #0]
 8014bec:	6962      	ldr	r2, [r4, #20]
 8014bee:	1c43      	adds	r3, r0, #1
 8014bf0:	429a      	cmp	r2, r3
 8014bf2:	d004      	beq.n	8014bfe <__swbuf_r+0x6e>
 8014bf4:	89a3      	ldrh	r3, [r4, #12]
 8014bf6:	07db      	lsls	r3, r3, #31
 8014bf8:	d5e1      	bpl.n	8014bbe <__swbuf_r+0x2e>
 8014bfa:	2e0a      	cmp	r6, #10
 8014bfc:	d1df      	bne.n	8014bbe <__swbuf_r+0x2e>
 8014bfe:	4621      	mov	r1, r4
 8014c00:	4628      	mov	r0, r5
 8014c02:	f7ff fdab 	bl	801475c <_fflush_r>
 8014c06:	2800      	cmp	r0, #0
 8014c08:	d0d9      	beq.n	8014bbe <__swbuf_r+0x2e>
 8014c0a:	e7d6      	b.n	8014bba <__swbuf_r+0x2a>

08014c0c <__swsetup_r>:
 8014c0c:	b538      	push	{r3, r4, r5, lr}
 8014c0e:	4b29      	ldr	r3, [pc, #164]	@ (8014cb4 <__swsetup_r+0xa8>)
 8014c10:	4605      	mov	r5, r0
 8014c12:	6818      	ldr	r0, [r3, #0]
 8014c14:	460c      	mov	r4, r1
 8014c16:	b118      	cbz	r0, 8014c20 <__swsetup_r+0x14>
 8014c18:	6a03      	ldr	r3, [r0, #32]
 8014c1a:	b90b      	cbnz	r3, 8014c20 <__swsetup_r+0x14>
 8014c1c:	f7fd ff76 	bl	8012b0c <__sinit>
 8014c20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014c24:	0719      	lsls	r1, r3, #28
 8014c26:	d422      	bmi.n	8014c6e <__swsetup_r+0x62>
 8014c28:	06da      	lsls	r2, r3, #27
 8014c2a:	d407      	bmi.n	8014c3c <__swsetup_r+0x30>
 8014c2c:	2209      	movs	r2, #9
 8014c2e:	602a      	str	r2, [r5, #0]
 8014c30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014c34:	81a3      	strh	r3, [r4, #12]
 8014c36:	f04f 30ff 	mov.w	r0, #4294967295
 8014c3a:	e033      	b.n	8014ca4 <__swsetup_r+0x98>
 8014c3c:	0758      	lsls	r0, r3, #29
 8014c3e:	d512      	bpl.n	8014c66 <__swsetup_r+0x5a>
 8014c40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014c42:	b141      	cbz	r1, 8014c56 <__swsetup_r+0x4a>
 8014c44:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014c48:	4299      	cmp	r1, r3
 8014c4a:	d002      	beq.n	8014c52 <__swsetup_r+0x46>
 8014c4c:	4628      	mov	r0, r5
 8014c4e:	f7fe ff2f 	bl	8013ab0 <_free_r>
 8014c52:	2300      	movs	r3, #0
 8014c54:	6363      	str	r3, [r4, #52]	@ 0x34
 8014c56:	89a3      	ldrh	r3, [r4, #12]
 8014c58:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8014c5c:	81a3      	strh	r3, [r4, #12]
 8014c5e:	2300      	movs	r3, #0
 8014c60:	6063      	str	r3, [r4, #4]
 8014c62:	6923      	ldr	r3, [r4, #16]
 8014c64:	6023      	str	r3, [r4, #0]
 8014c66:	89a3      	ldrh	r3, [r4, #12]
 8014c68:	f043 0308 	orr.w	r3, r3, #8
 8014c6c:	81a3      	strh	r3, [r4, #12]
 8014c6e:	6923      	ldr	r3, [r4, #16]
 8014c70:	b94b      	cbnz	r3, 8014c86 <__swsetup_r+0x7a>
 8014c72:	89a3      	ldrh	r3, [r4, #12]
 8014c74:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8014c78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014c7c:	d003      	beq.n	8014c86 <__swsetup_r+0x7a>
 8014c7e:	4621      	mov	r1, r4
 8014c80:	4628      	mov	r0, r5
 8014c82:	f000 f883 	bl	8014d8c <__smakebuf_r>
 8014c86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014c8a:	f013 0201 	ands.w	r2, r3, #1
 8014c8e:	d00a      	beq.n	8014ca6 <__swsetup_r+0x9a>
 8014c90:	2200      	movs	r2, #0
 8014c92:	60a2      	str	r2, [r4, #8]
 8014c94:	6962      	ldr	r2, [r4, #20]
 8014c96:	4252      	negs	r2, r2
 8014c98:	61a2      	str	r2, [r4, #24]
 8014c9a:	6922      	ldr	r2, [r4, #16]
 8014c9c:	b942      	cbnz	r2, 8014cb0 <__swsetup_r+0xa4>
 8014c9e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8014ca2:	d1c5      	bne.n	8014c30 <__swsetup_r+0x24>
 8014ca4:	bd38      	pop	{r3, r4, r5, pc}
 8014ca6:	0799      	lsls	r1, r3, #30
 8014ca8:	bf58      	it	pl
 8014caa:	6962      	ldrpl	r2, [r4, #20]
 8014cac:	60a2      	str	r2, [r4, #8]
 8014cae:	e7f4      	b.n	8014c9a <__swsetup_r+0x8e>
 8014cb0:	2000      	movs	r0, #0
 8014cb2:	e7f7      	b.n	8014ca4 <__swsetup_r+0x98>
 8014cb4:	200001ac 	.word	0x200001ac

08014cb8 <_raise_r>:
 8014cb8:	291f      	cmp	r1, #31
 8014cba:	b538      	push	{r3, r4, r5, lr}
 8014cbc:	4605      	mov	r5, r0
 8014cbe:	460c      	mov	r4, r1
 8014cc0:	d904      	bls.n	8014ccc <_raise_r+0x14>
 8014cc2:	2316      	movs	r3, #22
 8014cc4:	6003      	str	r3, [r0, #0]
 8014cc6:	f04f 30ff 	mov.w	r0, #4294967295
 8014cca:	bd38      	pop	{r3, r4, r5, pc}
 8014ccc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8014cce:	b112      	cbz	r2, 8014cd6 <_raise_r+0x1e>
 8014cd0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014cd4:	b94b      	cbnz	r3, 8014cea <_raise_r+0x32>
 8014cd6:	4628      	mov	r0, r5
 8014cd8:	f000 f830 	bl	8014d3c <_getpid_r>
 8014cdc:	4622      	mov	r2, r4
 8014cde:	4601      	mov	r1, r0
 8014ce0:	4628      	mov	r0, r5
 8014ce2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014ce6:	f000 b817 	b.w	8014d18 <_kill_r>
 8014cea:	2b01      	cmp	r3, #1
 8014cec:	d00a      	beq.n	8014d04 <_raise_r+0x4c>
 8014cee:	1c59      	adds	r1, r3, #1
 8014cf0:	d103      	bne.n	8014cfa <_raise_r+0x42>
 8014cf2:	2316      	movs	r3, #22
 8014cf4:	6003      	str	r3, [r0, #0]
 8014cf6:	2001      	movs	r0, #1
 8014cf8:	e7e7      	b.n	8014cca <_raise_r+0x12>
 8014cfa:	2100      	movs	r1, #0
 8014cfc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8014d00:	4620      	mov	r0, r4
 8014d02:	4798      	blx	r3
 8014d04:	2000      	movs	r0, #0
 8014d06:	e7e0      	b.n	8014cca <_raise_r+0x12>

08014d08 <raise>:
 8014d08:	4b02      	ldr	r3, [pc, #8]	@ (8014d14 <raise+0xc>)
 8014d0a:	4601      	mov	r1, r0
 8014d0c:	6818      	ldr	r0, [r3, #0]
 8014d0e:	f7ff bfd3 	b.w	8014cb8 <_raise_r>
 8014d12:	bf00      	nop
 8014d14:	200001ac 	.word	0x200001ac

08014d18 <_kill_r>:
 8014d18:	b538      	push	{r3, r4, r5, lr}
 8014d1a:	4d07      	ldr	r5, [pc, #28]	@ (8014d38 <_kill_r+0x20>)
 8014d1c:	2300      	movs	r3, #0
 8014d1e:	4604      	mov	r4, r0
 8014d20:	4608      	mov	r0, r1
 8014d22:	4611      	mov	r1, r2
 8014d24:	602b      	str	r3, [r5, #0]
 8014d26:	f7ef f8c7 	bl	8003eb8 <_kill>
 8014d2a:	1c43      	adds	r3, r0, #1
 8014d2c:	d102      	bne.n	8014d34 <_kill_r+0x1c>
 8014d2e:	682b      	ldr	r3, [r5, #0]
 8014d30:	b103      	cbz	r3, 8014d34 <_kill_r+0x1c>
 8014d32:	6023      	str	r3, [r4, #0]
 8014d34:	bd38      	pop	{r3, r4, r5, pc}
 8014d36:	bf00      	nop
 8014d38:	20003744 	.word	0x20003744

08014d3c <_getpid_r>:
 8014d3c:	f7ef b8b4 	b.w	8003ea8 <_getpid>

08014d40 <__swhatbuf_r>:
 8014d40:	b570      	push	{r4, r5, r6, lr}
 8014d42:	460c      	mov	r4, r1
 8014d44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014d48:	2900      	cmp	r1, #0
 8014d4a:	b096      	sub	sp, #88	@ 0x58
 8014d4c:	4615      	mov	r5, r2
 8014d4e:	461e      	mov	r6, r3
 8014d50:	da0d      	bge.n	8014d6e <__swhatbuf_r+0x2e>
 8014d52:	89a3      	ldrh	r3, [r4, #12]
 8014d54:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8014d58:	f04f 0100 	mov.w	r1, #0
 8014d5c:	bf14      	ite	ne
 8014d5e:	2340      	movne	r3, #64	@ 0x40
 8014d60:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8014d64:	2000      	movs	r0, #0
 8014d66:	6031      	str	r1, [r6, #0]
 8014d68:	602b      	str	r3, [r5, #0]
 8014d6a:	b016      	add	sp, #88	@ 0x58
 8014d6c:	bd70      	pop	{r4, r5, r6, pc}
 8014d6e:	466a      	mov	r2, sp
 8014d70:	f000 f848 	bl	8014e04 <_fstat_r>
 8014d74:	2800      	cmp	r0, #0
 8014d76:	dbec      	blt.n	8014d52 <__swhatbuf_r+0x12>
 8014d78:	9901      	ldr	r1, [sp, #4]
 8014d7a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8014d7e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8014d82:	4259      	negs	r1, r3
 8014d84:	4159      	adcs	r1, r3
 8014d86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014d8a:	e7eb      	b.n	8014d64 <__swhatbuf_r+0x24>

08014d8c <__smakebuf_r>:
 8014d8c:	898b      	ldrh	r3, [r1, #12]
 8014d8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014d90:	079d      	lsls	r5, r3, #30
 8014d92:	4606      	mov	r6, r0
 8014d94:	460c      	mov	r4, r1
 8014d96:	d507      	bpl.n	8014da8 <__smakebuf_r+0x1c>
 8014d98:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8014d9c:	6023      	str	r3, [r4, #0]
 8014d9e:	6123      	str	r3, [r4, #16]
 8014da0:	2301      	movs	r3, #1
 8014da2:	6163      	str	r3, [r4, #20]
 8014da4:	b003      	add	sp, #12
 8014da6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014da8:	ab01      	add	r3, sp, #4
 8014daa:	466a      	mov	r2, sp
 8014dac:	f7ff ffc8 	bl	8014d40 <__swhatbuf_r>
 8014db0:	9f00      	ldr	r7, [sp, #0]
 8014db2:	4605      	mov	r5, r0
 8014db4:	4639      	mov	r1, r7
 8014db6:	4630      	mov	r0, r6
 8014db8:	f7fe feee 	bl	8013b98 <_malloc_r>
 8014dbc:	b948      	cbnz	r0, 8014dd2 <__smakebuf_r+0x46>
 8014dbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014dc2:	059a      	lsls	r2, r3, #22
 8014dc4:	d4ee      	bmi.n	8014da4 <__smakebuf_r+0x18>
 8014dc6:	f023 0303 	bic.w	r3, r3, #3
 8014dca:	f043 0302 	orr.w	r3, r3, #2
 8014dce:	81a3      	strh	r3, [r4, #12]
 8014dd0:	e7e2      	b.n	8014d98 <__smakebuf_r+0xc>
 8014dd2:	89a3      	ldrh	r3, [r4, #12]
 8014dd4:	6020      	str	r0, [r4, #0]
 8014dd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014dda:	81a3      	strh	r3, [r4, #12]
 8014ddc:	9b01      	ldr	r3, [sp, #4]
 8014dde:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8014de2:	b15b      	cbz	r3, 8014dfc <__smakebuf_r+0x70>
 8014de4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014de8:	4630      	mov	r0, r6
 8014dea:	f000 f81d 	bl	8014e28 <_isatty_r>
 8014dee:	b128      	cbz	r0, 8014dfc <__smakebuf_r+0x70>
 8014df0:	89a3      	ldrh	r3, [r4, #12]
 8014df2:	f023 0303 	bic.w	r3, r3, #3
 8014df6:	f043 0301 	orr.w	r3, r3, #1
 8014dfa:	81a3      	strh	r3, [r4, #12]
 8014dfc:	89a3      	ldrh	r3, [r4, #12]
 8014dfe:	431d      	orrs	r5, r3
 8014e00:	81a5      	strh	r5, [r4, #12]
 8014e02:	e7cf      	b.n	8014da4 <__smakebuf_r+0x18>

08014e04 <_fstat_r>:
 8014e04:	b538      	push	{r3, r4, r5, lr}
 8014e06:	4d07      	ldr	r5, [pc, #28]	@ (8014e24 <_fstat_r+0x20>)
 8014e08:	2300      	movs	r3, #0
 8014e0a:	4604      	mov	r4, r0
 8014e0c:	4608      	mov	r0, r1
 8014e0e:	4611      	mov	r1, r2
 8014e10:	602b      	str	r3, [r5, #0]
 8014e12:	f7ef f8b1 	bl	8003f78 <_fstat>
 8014e16:	1c43      	adds	r3, r0, #1
 8014e18:	d102      	bne.n	8014e20 <_fstat_r+0x1c>
 8014e1a:	682b      	ldr	r3, [r5, #0]
 8014e1c:	b103      	cbz	r3, 8014e20 <_fstat_r+0x1c>
 8014e1e:	6023      	str	r3, [r4, #0]
 8014e20:	bd38      	pop	{r3, r4, r5, pc}
 8014e22:	bf00      	nop
 8014e24:	20003744 	.word	0x20003744

08014e28 <_isatty_r>:
 8014e28:	b538      	push	{r3, r4, r5, lr}
 8014e2a:	4d06      	ldr	r5, [pc, #24]	@ (8014e44 <_isatty_r+0x1c>)
 8014e2c:	2300      	movs	r3, #0
 8014e2e:	4604      	mov	r4, r0
 8014e30:	4608      	mov	r0, r1
 8014e32:	602b      	str	r3, [r5, #0]
 8014e34:	f7ef f8b0 	bl	8003f98 <_isatty>
 8014e38:	1c43      	adds	r3, r0, #1
 8014e3a:	d102      	bne.n	8014e42 <_isatty_r+0x1a>
 8014e3c:	682b      	ldr	r3, [r5, #0]
 8014e3e:	b103      	cbz	r3, 8014e42 <_isatty_r+0x1a>
 8014e40:	6023      	str	r3, [r4, #0]
 8014e42:	bd38      	pop	{r3, r4, r5, pc}
 8014e44:	20003744 	.word	0x20003744

08014e48 <_init>:
 8014e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014e4a:	bf00      	nop
 8014e4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014e4e:	bc08      	pop	{r3}
 8014e50:	469e      	mov	lr, r3
 8014e52:	4770      	bx	lr

08014e54 <_fini>:
 8014e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014e56:	bf00      	nop
 8014e58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014e5a:	bc08      	pop	{r3}
 8014e5c:	469e      	mov	lr, r3
 8014e5e:	4770      	bx	lr
