#define IN_ADA_BODY
#include "dev_sec_csb_ada.h"

const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask = 41984U;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_read_protection_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_read_protection_all_levels_disabled=0, dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_read_protection_all_levels_enabled=
  7};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_read_violation_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_read_violation_soldier_on=0, dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_read_violation_report_error=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_write_protection_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_write_protection_all_levels_disabled=0, dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_write_protection_all_levels_enabled=
  7};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_write_violation_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_write_violation_soldier_on=0, dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_write_violation_report_error=
  1};
typedef struct _dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_register {
  unsigned_32 f_read_protection : 3;
  unsigned_32 f_read_violation : 1;
  unsigned_32 f_write_protection : 3;
  unsigned_32 f_write_violation : 1;
  unsigned_32 _pad1 : 24;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask = 61696U;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_read_protection_field;
enum {dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_read_protection_all_levels_disabled=0, dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_read_protection_level2_enabled=
  4, dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_read_protection_all_levels_enabled=7};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_read_violation_field;
enum {dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_read_violation_soldier_on=0, dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_read_violation_report_error=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_write_protection_field;
enum {dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_write_protection_all_levels_disabled=0, dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_write_protection_level2_enabled=
  4, dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_write_protection_all_levels_enabled=7};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_write_violation_field;
enum {dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_write_violation_soldier_on=0, dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_write_violation_report_error=
  1};
typedef struct _dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_register {
  unsigned_32 f_read_protection : 3;
  unsigned_32 f_read_violation : 1;
  unsigned_32 f_write_protection : 3;
  unsigned_32 f_write_violation : 1;
  unsigned_32 _pad1 : 24;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_irqmset = 1024U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_irqmset_gptmr_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_irqmset_gptmr_fieldB dev_sec_csb_ada__lw_csec_falcon_irqmset_gptmr_field;
const dev_sec_csb_ada__lw_csec_falcon_irqmset_gptmr_field dev_sec_csb_ada__lw_csec_falcon_irqmset_gptmr_set = 1U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_irqmset_wdtmr_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_irqmset_wdtmr_fieldB dev_sec_csb_ada__lw_csec_falcon_irqmset_wdtmr_field;
const dev_sec_csb_ada__lw_csec_falcon_irqmset_wdtmr_field dev_sec_csb_ada__lw_csec_falcon_irqmset_wdtmr_set = 1U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_irqmset_mthd_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_irqmset_mthd_fieldB dev_sec_csb_ada__lw_csec_falcon_irqmset_mthd_field;
const dev_sec_csb_ada__lw_csec_falcon_irqmset_mthd_field dev_sec_csb_ada__lw_csec_falcon_irqmset_mthd_set = 1U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_irqmset_ctxsw_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_irqmset_ctxsw_fieldB dev_sec_csb_ada__lw_csec_falcon_irqmset_ctxsw_field;
const dev_sec_csb_ada__lw_csec_falcon_irqmset_ctxsw_field dev_sec_csb_ada__lw_csec_falcon_irqmset_ctxsw_set = 1U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_irqmset_halt_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_irqmset_halt_fieldB dev_sec_csb_ada__lw_csec_falcon_irqmset_halt_field;
const dev_sec_csb_ada__lw_csec_falcon_irqmset_halt_field dev_sec_csb_ada__lw_csec_falcon_irqmset_halt_set = 1U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_irqmset_exterr_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_irqmset_exterr_fieldB dev_sec_csb_ada__lw_csec_falcon_irqmset_exterr_field;
const dev_sec_csb_ada__lw_csec_falcon_irqmset_exterr_field dev_sec_csb_ada__lw_csec_falcon_irqmset_exterr_set = 1U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_irqmset_swgen0_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_irqmset_swgen0_fieldB dev_sec_csb_ada__lw_csec_falcon_irqmset_swgen0_field;
const dev_sec_csb_ada__lw_csec_falcon_irqmset_swgen0_field dev_sec_csb_ada__lw_csec_falcon_irqmset_swgen0_set = 1U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_irqmset_swgen1_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_irqmset_swgen1_fieldB dev_sec_csb_ada__lw_csec_falcon_irqmset_swgen1_field;
const dev_sec_csb_ada__lw_csec_falcon_irqmset_swgen1_field dev_sec_csb_ada__lw_csec_falcon_irqmset_swgen1_set = 1U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_irqmset_ext_extirq1_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_irqmset_ext_extirq1_fieldB dev_sec_csb_ada__lw_csec_falcon_irqmset_ext_extirq1_field;
const dev_sec_csb_ada__lw_csec_falcon_irqmset_ext_extirq1_field dev_sec_csb_ada__lw_csec_falcon_irqmset_ext_extirq1_set
  = 1U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_irqmset_ext_extirq2_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_irqmset_ext_extirq2_fieldB dev_sec_csb_ada__lw_csec_falcon_irqmset_ext_extirq2_field;
const dev_sec_csb_ada__lw_csec_falcon_irqmset_ext_extirq2_field dev_sec_csb_ada__lw_csec_falcon_irqmset_ext_extirq2_set
  = 1U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_irqmset_ext_extirq3_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_irqmset_ext_extirq3_fieldB dev_sec_csb_ada__lw_csec_falcon_irqmset_ext_extirq3_field;
const dev_sec_csb_ada__lw_csec_falcon_irqmset_ext_extirq3_field dev_sec_csb_ada__lw_csec_falcon_irqmset_ext_extirq3_set
  = 1U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_irqmset_ext_extirq4_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_irqmset_ext_extirq4_fieldB dev_sec_csb_ada__lw_csec_falcon_irqmset_ext_extirq4_field;
const dev_sec_csb_ada__lw_csec_falcon_irqmset_ext_extirq4_field dev_sec_csb_ada__lw_csec_falcon_irqmset_ext_extirq4_set
  = 1U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_irqmset_ext_extirq5_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_irqmset_ext_extirq5_fieldB dev_sec_csb_ada__lw_csec_falcon_irqmset_ext_extirq5_field;
const dev_sec_csb_ada__lw_csec_falcon_irqmset_ext_extirq5_field dev_sec_csb_ada__lw_csec_falcon_irqmset_ext_extirq5_set
  = 1U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_irqmset_ext_extirq6_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_irqmset_ext_extirq6_fieldB dev_sec_csb_ada__lw_csec_falcon_irqmset_ext_extirq6_field;
const dev_sec_csb_ada__lw_csec_falcon_irqmset_ext_extirq6_field dev_sec_csb_ada__lw_csec_falcon_irqmset_ext_extirq6_set
  = 1U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_irqmset_ext_extirq7_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_irqmset_ext_extirq7_fieldB dev_sec_csb_ada__lw_csec_falcon_irqmset_ext_extirq7_field;
const dev_sec_csb_ada__lw_csec_falcon_irqmset_ext_extirq7_field dev_sec_csb_ada__lw_csec_falcon_irqmset_ext_extirq7_set
  = 1U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_irqmset_ext_extirq8_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_irqmset_ext_extirq8_fieldB dev_sec_csb_ada__lw_csec_falcon_irqmset_ext_extirq8_field;
const dev_sec_csb_ada__lw_csec_falcon_irqmset_ext_extirq8_field dev_sec_csb_ada__lw_csec_falcon_irqmset_ext_extirq8_set
  = 1U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_irqmset_dma_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_irqmset_dma_fieldB dev_sec_csb_ada__lw_csec_falcon_irqmset_dma_field;
const dev_sec_csb_ada__lw_csec_falcon_irqmset_dma_field dev_sec_csb_ada__lw_csec_falcon_irqmset_dma_set = 1U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_irqmset_sha_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_irqmset_sha_fieldB dev_sec_csb_ada__lw_csec_falcon_irqmset_sha_field;
const dev_sec_csb_ada__lw_csec_falcon_irqmset_sha_field dev_sec_csb_ada__lw_csec_falcon_irqmset_sha_set = 1U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_irqmset_memerr_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_irqmset_memerr_fieldB dev_sec_csb_ada__lw_csec_falcon_irqmset_memerr_field;
const dev_sec_csb_ada__lw_csec_falcon_irqmset_memerr_field dev_sec_csb_ada__lw_csec_falcon_irqmset_memerr_set = 1U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_irqmset_falcon_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_irqmset_falcon_fieldB dev_sec_csb_ada__lw_csec_falcon_irqmset_falcon_field;
const dev_sec_csb_ada__lw_csec_falcon_irqmset_falcon_field dev_sec_csb_ada__lw_csec_falcon_irqmset_falcon_set = 1U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_irqmset_riscv_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_irqmset_riscv_fieldB dev_sec_csb_ada__lw_csec_falcon_irqmset_riscv_field;
const dev_sec_csb_ada__lw_csec_falcon_irqmset_riscv_field dev_sec_csb_ada__lw_csec_falcon_irqmset_riscv_set = 1U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_irqmset_trace_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_irqmset_trace_fieldB dev_sec_csb_ada__lw_csec_falcon_irqmset_trace_field;
const dev_sec_csb_ada__lw_csec_falcon_irqmset_trace_field dev_sec_csb_ada__lw_csec_falcon_irqmset_trace_set = 1U;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_irqmset_register {
  unsigned_32 f_gptmr : 1;
  unsigned_32 f_wdtmr : 1;
  unsigned_32 f_mthd : 1;
  unsigned_32 f_ctxsw : 1;
  unsigned_32 f_halt : 1;
  unsigned_32 f_exterr : 1;
  unsigned_32 f_swgen0 : 1;
  unsigned_32 f_swgen1 : 1;
  unsigned_32 f_ext_extirq1 : 1;
  unsigned_32 f_ext_extirq2 : 1;
  unsigned_32 f_ext_extirq3 : 1;
  unsigned_32 f_ext_extirq4 : 1;
  unsigned_32 f_ext_extirq5 : 1;
  unsigned_32 f_ext_extirq6 : 1;
  unsigned_32 f_ext_extirq7 : 1;
  unsigned_32 f_ext_extirq8 : 1;
  unsigned_32 f_dma : 1;
  unsigned_32 f_sha : 1;
  unsigned_32 f_memerr : 1;
  unsigned_32 f_falcon : 1;
  unsigned_32 f_riscv : 1;
  unsigned_32 f_trace : 1;
  unsigned_32 _pad1 : 10;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_irqmset_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_irqdest = 1792U;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_host_gptmr_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_host_gptmr_init=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_host_gptmr_host=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_gptmr_fieldSS[76];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_gptmr_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_host_gptmr_fieldS
  = "LW_CSEC_FALCON_IRQDEST_HOST_GPTMR_INITLW_CSEC_FALCON_IRQDEST_HOST_GPTMR_HOST";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_gptmr_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_gptmr_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_host_gptmr_fieldN
  = {1, 39, 77};
const dev_sec_csb_ada__lw_csec_falcon_irqdest_host_gptmr_field dev_sec_csb_ada__lw_csec_falcon_irqdest_host_gptmr_falcon
  = 0;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_host_wdtmr_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_host_wdtmr_init=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_host_wdtmr_host=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_wdtmr_fieldSS[76];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_wdtmr_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_host_wdtmr_fieldS
  = "LW_CSEC_FALCON_IRQDEST_HOST_WDTMR_INITLW_CSEC_FALCON_IRQDEST_HOST_WDTMR_HOST";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_wdtmr_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_wdtmr_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_host_wdtmr_fieldN
  = {1, 39, 77};
const dev_sec_csb_ada__lw_csec_falcon_irqdest_host_wdtmr_field dev_sec_csb_ada__lw_csec_falcon_irqdest_host_wdtmr_falcon
  = 0;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_host_mthd_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_host_mthd_init=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_host_mthd_host=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_mthd_fieldSS[74];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_mthd_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_host_mthd_fieldS
  = "LW_CSEC_FALCON_IRQDEST_HOST_MTHD_INITLW_CSEC_FALCON_IRQDEST_HOST_MTHD_HOST";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_mthd_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_mthd_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_host_mthd_fieldN
  = {1, 38, 75};
const dev_sec_csb_ada__lw_csec_falcon_irqdest_host_mthd_field dev_sec_csb_ada__lw_csec_falcon_irqdest_host_mthd_falcon
  = 0;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ctxsw_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ctxsw_init=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ctxsw_host=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ctxsw_fieldSS[76];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ctxsw_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ctxsw_fieldS
  = "LW_CSEC_FALCON_IRQDEST_HOST_CTXSW_INITLW_CSEC_FALCON_IRQDEST_HOST_CTXSW_HOST";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ctxsw_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ctxsw_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ctxsw_fieldN
  = {1, 39, 77};
const dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ctxsw_field dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ctxsw_falcon
  = 0;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_host_halt_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_host_halt_init=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_host_halt_host=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_halt_fieldSS[74];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_halt_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_host_halt_fieldS
  = "LW_CSEC_FALCON_IRQDEST_HOST_HALT_INITLW_CSEC_FALCON_IRQDEST_HOST_HALT_HOST";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_halt_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_halt_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_host_halt_fieldN
  = {1, 38, 75};
const dev_sec_csb_ada__lw_csec_falcon_irqdest_host_halt_field dev_sec_csb_ada__lw_csec_falcon_irqdest_host_halt_falcon
  = 0;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_host_exterr_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_host_exterr_init=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_host_exterr_host=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_exterr_fieldSS[78];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_exterr_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_host_exterr_fieldS
  = "LW_CSEC_FALCON_IRQDEST_HOST_EXTERR_INITLW_CSEC_FALCON_IRQDEST_HOST_EXTERR_HOST";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_exterr_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_exterr_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_host_exterr_fieldN
  = {1, 40, 79};
const dev_sec_csb_ada__lw_csec_falcon_irqdest_host_exterr_field dev_sec_csb_ada__lw_csec_falcon_irqdest_host_exterr_falcon
  = 0;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_host_swgen0_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_host_swgen0_init=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_host_swgen0_host=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_swgen0_fieldSS[78];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_swgen0_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_host_swgen0_fieldS
  = "LW_CSEC_FALCON_IRQDEST_HOST_SWGEN0_INITLW_CSEC_FALCON_IRQDEST_HOST_SWGEN0_HOST";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_swgen0_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_swgen0_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_host_swgen0_fieldN
  = {1, 40, 79};
const dev_sec_csb_ada__lw_csec_falcon_irqdest_host_swgen0_field dev_sec_csb_ada__lw_csec_falcon_irqdest_host_swgen0_falcon
  = 0;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_host_swgen1_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_host_swgen1_init=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_host_swgen1_host=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_swgen1_fieldSS[78];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_swgen1_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_host_swgen1_fieldS
  = "LW_CSEC_FALCON_IRQDEST_HOST_SWGEN1_INITLW_CSEC_FALCON_IRQDEST_HOST_SWGEN1_HOST";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_swgen1_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_swgen1_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_host_swgen1_fieldN
  = {1, 40, 79};
const dev_sec_csb_ada__lw_csec_falcon_irqdest_host_swgen1_field dev_sec_csb_ada__lw_csec_falcon_irqdest_host_swgen1_falcon
  = 0;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq1_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq1_falcon=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq1_host=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq2_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq2_falcon=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq2_host=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq3_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq3_falcon=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq3_host=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq4_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq4_falcon=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq4_host=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq5_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq5_falcon=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq5_host=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq6_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq6_falcon=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq6_host=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq7_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq7_falcon=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq7_host=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq8_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq8_falcon=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq8_host=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_target_gptmr_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_target_gptmr_init=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_target_gptmr_falcon_irq1=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_gptmr_fieldSS[87];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_gptmr_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_target_gptmr_fieldS
  = "LW_CSEC_FALCON_IRQDEST_TARGET_GPTMR_INITLW_CSEC_FALCON_IRQDEST_TARGET_GPTMR_FALCON_IRQ1";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_gptmr_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_gptmr_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_target_gptmr_fieldN
  = {1, 41, 88};
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_gptmr_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_gptmr_falcon_irq0
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_gptmr_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_gptmr_host_normal
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_gptmr_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_gptmr_host_nonstall
  = 1;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_target_wdtmr_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_target_wdtmr_init=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_target_wdtmr_falcon_irq1=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_wdtmr_fieldSS[87];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_wdtmr_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_target_wdtmr_fieldS
  = "LW_CSEC_FALCON_IRQDEST_TARGET_WDTMR_INITLW_CSEC_FALCON_IRQDEST_TARGET_WDTMR_FALCON_IRQ1";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_wdtmr_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_wdtmr_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_target_wdtmr_fieldN
  = {1, 41, 88};
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_wdtmr_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_wdtmr_falcon_irq0
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_wdtmr_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_wdtmr_host_normal
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_wdtmr_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_wdtmr_host_nonstall
  = 1;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_target_mthd_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_target_mthd_init=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_target_mthd_falcon_irq1=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_mthd_fieldSS[85];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_mthd_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_target_mthd_fieldS
  = "LW_CSEC_FALCON_IRQDEST_TARGET_MTHD_INITLW_CSEC_FALCON_IRQDEST_TARGET_MTHD_FALCON_IRQ1";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_mthd_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_mthd_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_target_mthd_fieldN
  = {1, 40, 86};
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_mthd_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_mthd_falcon_irq0
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_mthd_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_mthd_host_normal
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_mthd_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_mthd_host_nonstall
  = 1;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ctxsw_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ctxsw_init=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ctxsw_falcon_irq1=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ctxsw_fieldSS[87];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ctxsw_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ctxsw_fieldS
  = "LW_CSEC_FALCON_IRQDEST_TARGET_CTXSW_INITLW_CSEC_FALCON_IRQDEST_TARGET_CTXSW_FALCON_IRQ1";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ctxsw_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ctxsw_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ctxsw_fieldN
  = {1, 41, 88};
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ctxsw_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ctxsw_falcon_irq0
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ctxsw_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ctxsw_host_normal
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ctxsw_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ctxsw_host_nonstall
  = 1;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_target_halt_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_target_halt_init=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_target_halt_falcon_irq1=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_halt_fieldSS[85];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_halt_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_target_halt_fieldS
  = "LW_CSEC_FALCON_IRQDEST_TARGET_HALT_INITLW_CSEC_FALCON_IRQDEST_TARGET_HALT_FALCON_IRQ1";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_halt_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_halt_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_target_halt_fieldN
  = {1, 40, 86};
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_halt_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_halt_falcon_irq0
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_halt_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_halt_host_normal
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_halt_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_halt_host_nonstall
  = 1;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_target_exterr_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_target_exterr_init=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_target_exterr_falcon_irq1=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_exterr_fieldSS[89];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_exterr_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_target_exterr_fieldS
  = "LW_CSEC_FALCON_IRQDEST_TARGET_EXTERR_INITLW_CSEC_FALCON_IRQDEST_TARGET_EXTERR_FALCON_IRQ1";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_exterr_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_exterr_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_target_exterr_fieldN
  = {1, 42, 90};
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_exterr_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_exterr_falcon_irq0
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_exterr_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_exterr_host_normal
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_exterr_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_exterr_host_nonstall
  = 1;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_target_swgen0_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_target_swgen0_init=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_target_swgen0_falcon_irq1=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_swgen0_fieldSS[89];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_swgen0_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_target_swgen0_fieldS
  = "LW_CSEC_FALCON_IRQDEST_TARGET_SWGEN0_INITLW_CSEC_FALCON_IRQDEST_TARGET_SWGEN0_FALCON_IRQ1";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_swgen0_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_swgen0_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_target_swgen0_fieldN
  = {1, 42, 90};
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_swgen0_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_swgen0_falcon_irq0
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_swgen0_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_swgen0_host_normal
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_swgen0_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_swgen0_host_nonstall
  = 1;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_target_swgen1_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_target_swgen1_init=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_target_swgen1_falcon_irq1=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_swgen1_fieldSS[89];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_swgen1_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_target_swgen1_fieldS
  = "LW_CSEC_FALCON_IRQDEST_TARGET_SWGEN1_INITLW_CSEC_FALCON_IRQDEST_TARGET_SWGEN1_FALCON_IRQ1";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_swgen1_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_swgen1_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_target_swgen1_fieldN
  = {1, 42, 90};
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_swgen1_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_swgen1_falcon_irq0
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_swgen1_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_swgen1_host_normal
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_swgen1_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_swgen1_host_nonstall
  = 1;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq1_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq1_init=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq1_falcon_irq1=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq1_fieldSS[99];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq1_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq1_fieldS
  = "LW_CSEC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ1_INITLW_CSEC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ1_FALCON_IRQ1";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq1_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq1_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq1_fieldN
  = {1, 47, 100};
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq1_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq1_falcon_irq0
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq1_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq1_host_normal
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq1_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq1_host_nonstall
  = 1;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq2_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq2_init=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq2_falcon_irq1=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq2_fieldSS[99];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq2_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq2_fieldS
  = "LW_CSEC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ2_INITLW_CSEC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ2_FALCON_IRQ1";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq2_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq2_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq2_fieldN
  = {1, 47, 100};
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq2_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq2_falcon_irq0
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq2_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq2_host_normal
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq2_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq2_host_nonstall
  = 1;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq3_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq3_init=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq3_falcon_irq1=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq3_fieldSS[99];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq3_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq3_fieldS
  = "LW_CSEC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ3_INITLW_CSEC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ3_FALCON_IRQ1";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq3_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq3_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq3_fieldN
  = {1, 47, 100};
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq3_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq3_falcon_irq0
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq3_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq3_host_normal
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq3_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq3_host_nonstall
  = 1;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq4_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq4_init=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq4_falcon_irq1=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq4_fieldSS[99];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq4_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq4_fieldS
  = "LW_CSEC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ4_INITLW_CSEC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ4_FALCON_IRQ1";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq4_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq4_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq4_fieldN
  = {1, 47, 100};
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq4_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq4_falcon_irq0
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq4_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq4_host_normal
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq4_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq4_host_nonstall
  = 1;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq5_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq5_init=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq5_falcon_irq1=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq5_fieldSS[99];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq5_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq5_fieldS
  = "LW_CSEC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ5_INITLW_CSEC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ5_FALCON_IRQ1";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq5_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq5_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq5_fieldN
  = {1, 47, 100};
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq5_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq5_falcon_irq0
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq5_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq5_host_normal
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq5_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq5_host_nonstall
  = 1;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq6_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq6_init=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq6_falcon_irq1=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq6_fieldSS[99];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq6_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq6_fieldS
  = "LW_CSEC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ6_INITLW_CSEC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ6_FALCON_IRQ1";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq6_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq6_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq6_fieldN
  = {1, 47, 100};
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq6_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq6_falcon_irq0
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq6_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq6_host_normal
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq6_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq6_host_nonstall
  = 1;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq7_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq7_init=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq7_falcon_irq1=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq7_fieldSS[99];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq7_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq7_fieldS
  = "LW_CSEC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ7_INITLW_CSEC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ7_FALCON_IRQ1";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq7_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq7_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq7_fieldN
  = {1, 47, 100};
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq7_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq7_falcon_irq0
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq7_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq7_host_normal
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq7_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq7_host_nonstall
  = 1;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq8_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq8_init=0, dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq8_falcon_irq1=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq8_fieldSS[99];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq8_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq8_fieldS
  = "LW_CSEC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ8_INITLW_CSEC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ8_FALCON_IRQ1";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq8_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_target_ext_extirq8_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq8_fieldN
  = {1, 47, 100};
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq8_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq8_falcon_irq0
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq8_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq8_host_normal
  = 0;
const dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq8_field dev_sec_csb_ada__lw_csec_falcon_irqdest_target_ext_extirq8_host_nonstall
  = 1;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_irqdest_register {
  unsigned_32 f_host_gptmr : 1;
  unsigned_32 f_host_wdtmr : 1;
  unsigned_32 f_host_mthd : 1;
  unsigned_32 f_host_ctxsw : 1;
  unsigned_32 f_host_halt : 1;
  unsigned_32 f_host_exterr : 1;
  unsigned_32 f_host_swgen0 : 1;
  unsigned_32 f_host_swgen1 : 1;
  unsigned_32 f_host_ext_extirq1 : 1;
  unsigned_32 f_host_ext_extirq2 : 1;
  unsigned_32 f_host_ext_extirq3 : 1;
  unsigned_32 f_host_ext_extirq4 : 1;
  unsigned_32 f_host_ext_extirq5 : 1;
  unsigned_32 f_host_ext_extirq6 : 1;
  unsigned_32 f_host_ext_extirq7 : 1;
  unsigned_32 f_host_ext_extirq8 : 1;
  unsigned_32 f_target_gptmr : 1;
  unsigned_32 f_target_wdtmr : 1;
  unsigned_32 f_target_mthd : 1;
  unsigned_32 f_target_ctxsw : 1;
  unsigned_32 f_target_halt : 1;
  unsigned_32 f_target_exterr : 1;
  unsigned_32 f_target_swgen0 : 1;
  unsigned_32 f_target_swgen1 : 1;
  unsigned_32 f_target_ext_extirq1 : 1;
  unsigned_32 f_target_ext_extirq2 : 1;
  unsigned_32 f_target_ext_extirq3 : 1;
  unsigned_32 f_target_ext_extirq4 : 1;
  unsigned_32 f_target_ext_extirq5 : 1;
  unsigned_32 f_target_ext_extirq6 : 1;
  unsigned_32 f_target_ext_extirq7 : 1;
  unsigned_32 f_target_ext_extirq8 : 1;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_irqdest_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_irqscmask = 14336U;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqscmask_gptmr_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqscmask_gptmr_disable=0, dev_sec_csb_ada__lw_csec_falcon_irqscmask_gptmr_enable=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqscmask_wdtmr_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqscmask_wdtmr_disable=0, dev_sec_csb_ada__lw_csec_falcon_irqscmask_wdtmr_enable=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqscmask_mthd_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqscmask_mthd_disable=0, dev_sec_csb_ada__lw_csec_falcon_irqscmask_mthd_enable=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqscmask_ctxsw_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqscmask_ctxsw_disable=0, dev_sec_csb_ada__lw_csec_falcon_irqscmask_ctxsw_enable=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqscmask_halt_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqscmask_halt_disable=0, dev_sec_csb_ada__lw_csec_falcon_irqscmask_halt_enable=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqscmask_exterr_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqscmask_exterr_disable=0, dev_sec_csb_ada__lw_csec_falcon_irqscmask_exterr_enable=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqscmask_swgen0_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqscmask_swgen0_disable=0, dev_sec_csb_ada__lw_csec_falcon_irqscmask_swgen0_enable=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqscmask_swgen1_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqscmask_swgen1_disable=0, dev_sec_csb_ada__lw_csec_falcon_irqscmask_swgen1_enable=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqscmask_ext_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqscmask_ext_disable=0, dev_sec_csb_ada__lw_csec_falcon_irqscmask_ext_enable=
  255};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqscmask_dma_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqscmask_dma_disable=0, dev_sec_csb_ada__lw_csec_falcon_irqscmask_dma_enable=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqscmask_sha_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqscmask_sha_disable=0, dev_sec_csb_ada__lw_csec_falcon_irqscmask_sha_enable=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqscmask_memerr_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqscmask_memerr_disable=0, dev_sec_csb_ada__lw_csec_falcon_irqscmask_memerr_enable=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqscmask_falcon_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqscmask_falcon_disable=0, dev_sec_csb_ada__lw_csec_falcon_irqscmask_falcon_enable=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqscmask_riscv_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqscmask_riscv_disable=0, dev_sec_csb_ada__lw_csec_falcon_irqscmask_riscv_enable=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_irqscmask_trace_field;
enum {dev_sec_csb_ada__lw_csec_falcon_irqscmask_trace_disable=0, dev_sec_csb_ada__lw_csec_falcon_irqscmask_trace_enable=
  1};
typedef struct _dev_sec_csb_ada__lw_csec_falcon_irqscmask_register {
  unsigned_32 f_gptmr : 1;
  unsigned_32 f_wdtmr : 1;
  unsigned_32 f_mthd : 1;
  unsigned_32 f_ctxsw : 1;
  unsigned_32 f_halt : 1;
  unsigned_32 f_exterr : 1;
  unsigned_32 f_swgen0 : 1;
  unsigned_32 f_swgen1 : 1;
  unsigned_32 f_ext : 8;
  unsigned_32 f_dma : 1;
  unsigned_32 f_sha : 1;
  unsigned_32 f_memerr : 1;
  unsigned_32 f_falcon : 1;
  unsigned_32 f_riscv : 1;
  unsigned_32 f_trace : 1;
  unsigned_32 _pad1 : 10;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_irqscmask_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_ptimer0 = 2816U;
typedef lw_types__Tlwu32B dev_sec_csb_ada__Tlw_csec_falcon_ptimer0_val_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_ptimer0_val_fieldB dev_sec_csb_ada__lw_csec_falcon_ptimer0_val_field;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_ptimer0_register {
  unsigned_32 f_val : 32;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_ptimer0_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_debug1 = 9216U;
typedef lw_types__Tlwu16B dev_sec_csb_ada__Tlw_csec_falcon_debug1_mthd_drain_time_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_debug1_mthd_drain_time_fieldB dev_sec_csb_ada__lw_csec_falcon_debug1_mthd_drain_time_field;
const dev_sec_csb_ada__lw_csec_falcon_debug1_mthd_drain_time_field dev_sec_csb_ada__lw_csec_falcon_debug1_mthd_drain_time_init
  = 64U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_debug1_ctxsw_mode_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_debug1_ctxsw_mode_fieldB dev_sec_csb_ada__lw_csec_falcon_debug1_ctxsw_mode_field;
const dev_sec_csb_ada__lw_csec_falcon_debug1_ctxsw_mode_field dev_sec_csb_ada__lw_csec_falcon_debug1_ctxsw_mode_init =
  0U;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_debug1_trace_format_field;
enum {dev_sec_csb_ada__lw_csec_falcon_debug1_trace_format_init=0, dev_sec_csb_ada__lw_csec_falcon_debug1_trace_format_compressed=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_debug1_trace_format_fieldSS[84];
const dev_sec_csb_ada__Tlw_csec_falcon_debug1_trace_format_fieldSS dev_sec_csb_ada__lw_csec_falcon_debug1_trace_format_fieldS
  = "LW_CSEC_FALCON_DEBUG1_TRACE_FORMAT_INITLW_CSEC_FALCON_DEBUG1_TRACE_FORMAT_COMPRESSED";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_debug1_trace_format_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_debug1_trace_format_fieldNT dev_sec_csb_ada__lw_csec_falcon_debug1_trace_format_fieldN
  = {1, 40, 85};
const dev_sec_csb_ada__lw_csec_falcon_debug1_trace_format_field dev_sec_csb_ada__lw_csec_falcon_debug1_trace_format_uncompressed
  = 0;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_debug1_ctxsw_mode1_field;
enum {dev_sec_csb_ada__lw_csec_falcon_debug1_ctxsw_mode1_init=0, dev_sec_csb_ada__lw_csec_falcon_debug1_ctxsw_mode1_bypass_idle_checks=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_debug1_ctxsw_mode1_fieldSS[90];
const dev_sec_csb_ada__Tlw_csec_falcon_debug1_ctxsw_mode1_fieldSS dev_sec_csb_ada__lw_csec_falcon_debug1_ctxsw_mode1_fieldS
  = "LW_CSEC_FALCON_DEBUG1_CTXSW_MODE1_INITLW_CSEC_FALCON_DEBUG1_CTXSW_MODE1_BYPASS_IDLE_CHECKS";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_debug1_ctxsw_mode1_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_debug1_ctxsw_mode1_fieldNT dev_sec_csb_ada__lw_csec_falcon_debug1_ctxsw_mode1_fieldN
  = {1, 39, 91};
const dev_sec_csb_ada__lw_csec_falcon_debug1_ctxsw_mode1_field dev_sec_csb_ada__lw_csec_falcon_debug1_ctxsw_mode1_default
  = 0;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_debug1_register {
  unsigned_32 f_mthd_drain_time : 16;
  unsigned_32 f_ctxsw_mode : 1;
  unsigned_32 f_trace_format : 1;
  unsigned_32 f_ctxsw_mode1 : 1;
  unsigned_32 _pad1 : 13;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_debug1_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_ibrkpt1 = 9728U;
typedef lw_types__Tlwu24B dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt1_pc_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt1_pc_fieldB dev_sec_csb_ada__lw_csec_falcon_ibrkpt1_pc_field;
const dev_sec_csb_ada__lw_csec_falcon_ibrkpt1_pc_field dev_sec_csb_ada__lw_csec_falcon_ibrkpt1_pc_init = 0U;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_ibrkpt1_suppress_field;
enum {dev_sec_csb_ada__lw_csec_falcon_ibrkpt1_suppress_init=0, dev_sec_csb_ada__lw_csec_falcon_ibrkpt1_suppress_enable=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt1_suppress_fieldSS[74];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt1_suppress_fieldSS dev_sec_csb_ada__lw_csec_falcon_ibrkpt1_suppress_fieldS
  = "LW_CSEC_FALCON_IBRKPT1_SUPPRESS_INITLW_CSEC_FALCON_IBRKPT1_SUPPRESS_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt1_suppress_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt1_suppress_fieldNT dev_sec_csb_ada__lw_csec_falcon_ibrkpt1_suppress_fieldN
  = {1, 37, 75};
const dev_sec_csb_ada__lw_csec_falcon_ibrkpt1_suppress_field dev_sec_csb_ada__lw_csec_falcon_ibrkpt1_suppress_disable
  = 0;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_ibrkpt1_skip_field;
enum {dev_sec_csb_ada__lw_csec_falcon_ibrkpt1_skip_init=0, dev_sec_csb_ada__lw_csec_falcon_ibrkpt1_skip_enable=1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt1_skip_fieldSS[66];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt1_skip_fieldSS dev_sec_csb_ada__lw_csec_falcon_ibrkpt1_skip_fieldS =
  "LW_CSEC_FALCON_IBRKPT1_SKIP_INITLW_CSEC_FALCON_IBRKPT1_SKIP_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt1_skip_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt1_skip_fieldNT dev_sec_csb_ada__lw_csec_falcon_ibrkpt1_skip_fieldN = {
  1, 33, 67};
const dev_sec_csb_ada__lw_csec_falcon_ibrkpt1_skip_field dev_sec_csb_ada__lw_csec_falcon_ibrkpt1_skip_disable = 0;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_ibrkpt1_en_field;
enum {dev_sec_csb_ada__lw_csec_falcon_ibrkpt1_en_init=0, dev_sec_csb_ada__lw_csec_falcon_ibrkpt1_en_enable=1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt1_en_fieldSS[62];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt1_en_fieldSS dev_sec_csb_ada__lw_csec_falcon_ibrkpt1_en_fieldS =
  "LW_CSEC_FALCON_IBRKPT1_EN_INITLW_CSEC_FALCON_IBRKPT1_EN_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt1_en_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt1_en_fieldNT dev_sec_csb_ada__lw_csec_falcon_ibrkpt1_en_fieldN = {1, 31,
  63};
const dev_sec_csb_ada__lw_csec_falcon_ibrkpt1_en_field dev_sec_csb_ada__lw_csec_falcon_ibrkpt1_en_disable = 0;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_ibrkpt1_register {
  unsigned_32 f_pc : 24;
  unsigned_32 _pad1 : 5;
  unsigned_32 f_suppress : 1;
  unsigned_32 f_skip : 1;
  unsigned_32 f_en : 1;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_ibrkpt1_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_ibrkpt2 = 9984U;
typedef lw_types__Tlwu24B dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt2_pc_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt2_pc_fieldB dev_sec_csb_ada__lw_csec_falcon_ibrkpt2_pc_field;
const dev_sec_csb_ada__lw_csec_falcon_ibrkpt2_pc_field dev_sec_csb_ada__lw_csec_falcon_ibrkpt2_pc_init = 0U;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_ibrkpt2_suppress_field;
enum {dev_sec_csb_ada__lw_csec_falcon_ibrkpt2_suppress_init=0, dev_sec_csb_ada__lw_csec_falcon_ibrkpt2_suppress_enable=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt2_suppress_fieldSS[74];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt2_suppress_fieldSS dev_sec_csb_ada__lw_csec_falcon_ibrkpt2_suppress_fieldS
  = "LW_CSEC_FALCON_IBRKPT2_SUPPRESS_INITLW_CSEC_FALCON_IBRKPT2_SUPPRESS_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt2_suppress_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt2_suppress_fieldNT dev_sec_csb_ada__lw_csec_falcon_ibrkpt2_suppress_fieldN
  = {1, 37, 75};
const dev_sec_csb_ada__lw_csec_falcon_ibrkpt2_suppress_field dev_sec_csb_ada__lw_csec_falcon_ibrkpt2_suppress_disable
  = 0;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_ibrkpt2_skip_field;
enum {dev_sec_csb_ada__lw_csec_falcon_ibrkpt2_skip_init=0, dev_sec_csb_ada__lw_csec_falcon_ibrkpt2_skip_enable=1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt2_skip_fieldSS[66];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt2_skip_fieldSS dev_sec_csb_ada__lw_csec_falcon_ibrkpt2_skip_fieldS =
  "LW_CSEC_FALCON_IBRKPT2_SKIP_INITLW_CSEC_FALCON_IBRKPT2_SKIP_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt2_skip_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt2_skip_fieldNT dev_sec_csb_ada__lw_csec_falcon_ibrkpt2_skip_fieldN = {
  1, 33, 67};
const dev_sec_csb_ada__lw_csec_falcon_ibrkpt2_skip_field dev_sec_csb_ada__lw_csec_falcon_ibrkpt2_skip_disable = 0;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_ibrkpt2_en_field;
enum {dev_sec_csb_ada__lw_csec_falcon_ibrkpt2_en_init=0, dev_sec_csb_ada__lw_csec_falcon_ibrkpt2_en_enable=1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt2_en_fieldSS[62];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt2_en_fieldSS dev_sec_csb_ada__lw_csec_falcon_ibrkpt2_en_fieldS =
  "LW_CSEC_FALCON_IBRKPT2_EN_INITLW_CSEC_FALCON_IBRKPT2_EN_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt2_en_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt2_en_fieldNT dev_sec_csb_ada__lw_csec_falcon_ibrkpt2_en_fieldN = {1, 31,
  63};
const dev_sec_csb_ada__lw_csec_falcon_ibrkpt2_en_field dev_sec_csb_ada__lw_csec_falcon_ibrkpt2_en_disable = 0;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_ibrkpt2_register {
  unsigned_32 f_pc : 24;
  unsigned_32 _pad1 : 5;
  unsigned_32 f_suppress : 1;
  unsigned_32 f_skip : 1;
  unsigned_32 f_en : 1;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_ibrkpt2_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_ibrkpt3 = 11264U;
typedef lw_types__Tlwu24B dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt3_pc_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt3_pc_fieldB dev_sec_csb_ada__lw_csec_falcon_ibrkpt3_pc_field;
const dev_sec_csb_ada__lw_csec_falcon_ibrkpt3_pc_field dev_sec_csb_ada__lw_csec_falcon_ibrkpt3_pc_init = 0U;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_ibrkpt3_suppress_field;
enum {dev_sec_csb_ada__lw_csec_falcon_ibrkpt3_suppress_init=0, dev_sec_csb_ada__lw_csec_falcon_ibrkpt3_suppress_enable=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt3_suppress_fieldSS[74];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt3_suppress_fieldSS dev_sec_csb_ada__lw_csec_falcon_ibrkpt3_suppress_fieldS
  = "LW_CSEC_FALCON_IBRKPT3_SUPPRESS_INITLW_CSEC_FALCON_IBRKPT3_SUPPRESS_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt3_suppress_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt3_suppress_fieldNT dev_sec_csb_ada__lw_csec_falcon_ibrkpt3_suppress_fieldN
  = {1, 37, 75};
const dev_sec_csb_ada__lw_csec_falcon_ibrkpt3_suppress_field dev_sec_csb_ada__lw_csec_falcon_ibrkpt3_suppress_disable
  = 0;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_ibrkpt3_skip_field;
enum {dev_sec_csb_ada__lw_csec_falcon_ibrkpt3_skip_init=0, dev_sec_csb_ada__lw_csec_falcon_ibrkpt3_skip_enable=1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt3_skip_fieldSS[66];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt3_skip_fieldSS dev_sec_csb_ada__lw_csec_falcon_ibrkpt3_skip_fieldS =
  "LW_CSEC_FALCON_IBRKPT3_SKIP_INITLW_CSEC_FALCON_IBRKPT3_SKIP_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt3_skip_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt3_skip_fieldNT dev_sec_csb_ada__lw_csec_falcon_ibrkpt3_skip_fieldN = {
  1, 33, 67};
const dev_sec_csb_ada__lw_csec_falcon_ibrkpt3_skip_field dev_sec_csb_ada__lw_csec_falcon_ibrkpt3_skip_disable = 0;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_ibrkpt3_en_field;
enum {dev_sec_csb_ada__lw_csec_falcon_ibrkpt3_en_init=0, dev_sec_csb_ada__lw_csec_falcon_ibrkpt3_en_enable=1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt3_en_fieldSS[62];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt3_en_fieldSS dev_sec_csb_ada__lw_csec_falcon_ibrkpt3_en_fieldS =
  "LW_CSEC_FALCON_IBRKPT3_EN_INITLW_CSEC_FALCON_IBRKPT3_EN_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt3_en_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt3_en_fieldNT dev_sec_csb_ada__lw_csec_falcon_ibrkpt3_en_fieldN = {1, 31,
  63};
const dev_sec_csb_ada__lw_csec_falcon_ibrkpt3_en_field dev_sec_csb_ada__lw_csec_falcon_ibrkpt3_en_disable = 0;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_ibrkpt3_register {
  unsigned_32 f_pc : 24;
  unsigned_32 _pad1 : 5;
  unsigned_32 f_suppress : 1;
  unsigned_32 f_skip : 1;
  unsigned_32 f_en : 1;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_ibrkpt3_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_ibrkpt4 = 11520U;
typedef lw_types__Tlwu24B dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt4_pc_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt4_pc_fieldB dev_sec_csb_ada__lw_csec_falcon_ibrkpt4_pc_field;
const dev_sec_csb_ada__lw_csec_falcon_ibrkpt4_pc_field dev_sec_csb_ada__lw_csec_falcon_ibrkpt4_pc_init = 0U;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_ibrkpt4_suppress_field;
enum {dev_sec_csb_ada__lw_csec_falcon_ibrkpt4_suppress_init=0, dev_sec_csb_ada__lw_csec_falcon_ibrkpt4_suppress_enable=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt4_suppress_fieldSS[74];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt4_suppress_fieldSS dev_sec_csb_ada__lw_csec_falcon_ibrkpt4_suppress_fieldS
  = "LW_CSEC_FALCON_IBRKPT4_SUPPRESS_INITLW_CSEC_FALCON_IBRKPT4_SUPPRESS_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt4_suppress_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt4_suppress_fieldNT dev_sec_csb_ada__lw_csec_falcon_ibrkpt4_suppress_fieldN
  = {1, 37, 75};
const dev_sec_csb_ada__lw_csec_falcon_ibrkpt4_suppress_field dev_sec_csb_ada__lw_csec_falcon_ibrkpt4_suppress_disable
  = 0;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_ibrkpt4_skip_field;
enum {dev_sec_csb_ada__lw_csec_falcon_ibrkpt4_skip_init=0, dev_sec_csb_ada__lw_csec_falcon_ibrkpt4_skip_enable=1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt4_skip_fieldSS[66];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt4_skip_fieldSS dev_sec_csb_ada__lw_csec_falcon_ibrkpt4_skip_fieldS =
  "LW_CSEC_FALCON_IBRKPT4_SKIP_INITLW_CSEC_FALCON_IBRKPT4_SKIP_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt4_skip_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt4_skip_fieldNT dev_sec_csb_ada__lw_csec_falcon_ibrkpt4_skip_fieldN = {
  1, 33, 67};
const dev_sec_csb_ada__lw_csec_falcon_ibrkpt4_skip_field dev_sec_csb_ada__lw_csec_falcon_ibrkpt4_skip_disable = 0;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_ibrkpt4_en_field;
enum {dev_sec_csb_ada__lw_csec_falcon_ibrkpt4_en_init=0, dev_sec_csb_ada__lw_csec_falcon_ibrkpt4_en_enable=1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt4_en_fieldSS[62];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt4_en_fieldSS dev_sec_csb_ada__lw_csec_falcon_ibrkpt4_en_fieldS =
  "LW_CSEC_FALCON_IBRKPT4_EN_INITLW_CSEC_FALCON_IBRKPT4_EN_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt4_en_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt4_en_fieldNT dev_sec_csb_ada__lw_csec_falcon_ibrkpt4_en_fieldN = {1, 31,
  63};
const dev_sec_csb_ada__lw_csec_falcon_ibrkpt4_en_field dev_sec_csb_ada__lw_csec_falcon_ibrkpt4_en_disable = 0;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_ibrkpt4_register {
  unsigned_32 f_pc : 24;
  unsigned_32 _pad1 : 5;
  unsigned_32 f_suppress : 1;
  unsigned_32 f_skip : 1;
  unsigned_32 f_en : 1;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_ibrkpt4_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_ibrkpt5 = 11776U;
typedef lw_types__Tlwu24B dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt5_pc_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt5_pc_fieldB dev_sec_csb_ada__lw_csec_falcon_ibrkpt5_pc_field;
const dev_sec_csb_ada__lw_csec_falcon_ibrkpt5_pc_field dev_sec_csb_ada__lw_csec_falcon_ibrkpt5_pc_init = 0U;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_ibrkpt5_suppress_field;
enum {dev_sec_csb_ada__lw_csec_falcon_ibrkpt5_suppress_init=0, dev_sec_csb_ada__lw_csec_falcon_ibrkpt5_suppress_enable=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt5_suppress_fieldSS[74];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt5_suppress_fieldSS dev_sec_csb_ada__lw_csec_falcon_ibrkpt5_suppress_fieldS
  = "LW_CSEC_FALCON_IBRKPT5_SUPPRESS_INITLW_CSEC_FALCON_IBRKPT5_SUPPRESS_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt5_suppress_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt5_suppress_fieldNT dev_sec_csb_ada__lw_csec_falcon_ibrkpt5_suppress_fieldN
  = {1, 37, 75};
const dev_sec_csb_ada__lw_csec_falcon_ibrkpt5_suppress_field dev_sec_csb_ada__lw_csec_falcon_ibrkpt5_suppress_disable
  = 0;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_ibrkpt5_skip_field;
enum {dev_sec_csb_ada__lw_csec_falcon_ibrkpt5_skip_init=0, dev_sec_csb_ada__lw_csec_falcon_ibrkpt5_skip_enable=1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt5_skip_fieldSS[66];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt5_skip_fieldSS dev_sec_csb_ada__lw_csec_falcon_ibrkpt5_skip_fieldS =
  "LW_CSEC_FALCON_IBRKPT5_SKIP_INITLW_CSEC_FALCON_IBRKPT5_SKIP_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt5_skip_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt5_skip_fieldNT dev_sec_csb_ada__lw_csec_falcon_ibrkpt5_skip_fieldN = {
  1, 33, 67};
const dev_sec_csb_ada__lw_csec_falcon_ibrkpt5_skip_field dev_sec_csb_ada__lw_csec_falcon_ibrkpt5_skip_disable = 0;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_ibrkpt5_en_field;
enum {dev_sec_csb_ada__lw_csec_falcon_ibrkpt5_en_init=0, dev_sec_csb_ada__lw_csec_falcon_ibrkpt5_en_enable=1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt5_en_fieldSS[62];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt5_en_fieldSS dev_sec_csb_ada__lw_csec_falcon_ibrkpt5_en_fieldS =
  "LW_CSEC_FALCON_IBRKPT5_EN_INITLW_CSEC_FALCON_IBRKPT5_EN_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt5_en_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_ibrkpt5_en_fieldNT dev_sec_csb_ada__lw_csec_falcon_ibrkpt5_en_fieldN = {1, 31,
  63};
const dev_sec_csb_ada__lw_csec_falcon_ibrkpt5_en_field dev_sec_csb_ada__lw_csec_falcon_ibrkpt5_en_disable = 0;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_ibrkpt5_register {
  unsigned_32 f_pc : 24;
  unsigned_32 _pad1 : 5;
  unsigned_32 f_suppress : 1;
  unsigned_32 f_skip : 1;
  unsigned_32 f_en : 1;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_ibrkpt5_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_exci = 13312U;
typedef lw_types__Tlwu20B dev_sec_csb_ada__Tlw_csec_falcon_exci_expc_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_exci_expc_fieldB dev_sec_csb_ada__lw_csec_falcon_exci_expc_field;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_exci_excause_field;
enum {dev_sec_csb_ada__lw_csec_falcon_exci_excause_trap0=0, dev_sec_csb_ada__lw_csec_falcon_exci_excause_trap1=1, dev_sec_csb_ada__lw_csec_falcon_exci_excause_trap2=
  2, dev_sec_csb_ada__lw_csec_falcon_exci_excause_trap3=3, dev_sec_csb_ada__lw_csec_falcon_exci_excause_ill_ins=8, dev_sec_csb_ada__lw_csec_falcon_exci_excause_ilw_ins=
  9, dev_sec_csb_ada__lw_csec_falcon_exci_excause_miss_ins=10, dev_sec_csb_ada__lw_csec_falcon_exci_excause_dhit_ins=
  11, dev_sec_csb_ada__lw_csec_falcon_exci_excause_sp_overflow=13, dev_sec_csb_ada__lw_csec_falcon_exci_excause_brkpt_ins=
  15, dev_sec_csb_ada__lw_csec_falcon_exci_excause_dmem_miss_ins=16, dev_sec_csb_ada__lw_csec_falcon_exci_excause_dmem_dhit_ins=
  17, dev_sec_csb_ada__lw_csec_falcon_exci_excause_dmem_pafault_ins=18, dev_sec_csb_ada__lw_csec_falcon_exci_excause_dmem_permission_ins=
  19, dev_sec_csb_ada__lw_csec_falcon_exci_excause_brom_call_ins=21, dev_sec_csb_ada__lw_csec_falcon_exci_excause_kmem_violation_ins=
  22, dev_sec_csb_ada__lw_csec_falcon_exci_excause_bmem_permission_ins=23};
typedef lw_types__Tlwu4B dev_sec_csb_ada__Tlw_csec_falcon_exci_expc_high_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_exci_expc_high_fieldB dev_sec_csb_ada__lw_csec_falcon_exci_expc_high_field;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_exci_register {
  unsigned_32 f_expc : 20;
  unsigned_32 f_excause : 5;
  unsigned_32 _pad1 : 3;
  unsigned_32 f_expc_high : 4;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_exci_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_svec_spr = 13568U;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_svec_spr_sigpass_field;
enum {dev_sec_csb_ada__lw_csec_falcon_svec_spr_sigpass_false=0, dev_sec_csb_ada__lw_csec_falcon_svec_spr_sigpass_true=
  1};
typedef struct _dev_sec_csb_ada__lw_csec_falcon_svec_spr_register {
  unsigned_32 _pad1 : 18;
  unsigned_32 f_sigpass : 1;
  unsigned_32 _pad2 : 13;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_svec_spr_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_cpuctl = 16384U;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_cpuctl_iilwal_field;
enum {dev_sec_csb_ada__lw_csec_falcon_cpuctl_iilwal_false=0, dev_sec_csb_ada__lw_csec_falcon_cpuctl_iilwal_true=1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_cpuctl_startcpu_field;
enum {dev_sec_csb_ada__lw_csec_falcon_cpuctl_startcpu_false=0, dev_sec_csb_ada__lw_csec_falcon_cpuctl_startcpu_true=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_cpuctl_sreset_field;
enum {dev_sec_csb_ada__lw_csec_falcon_cpuctl_sreset_false=0, dev_sec_csb_ada__lw_csec_falcon_cpuctl_sreset_true=1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_cpuctl_hreset_field;
enum {dev_sec_csb_ada__lw_csec_falcon_cpuctl_hreset_false=0, dev_sec_csb_ada__lw_csec_falcon_cpuctl_hreset_true=1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_cpuctl_halted_field;
enum {dev_sec_csb_ada__lw_csec_falcon_cpuctl_halted_false=0, dev_sec_csb_ada__lw_csec_falcon_cpuctl_halted_true=1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_cpuctl_stopped_field;
enum {dev_sec_csb_ada__lw_csec_falcon_cpuctl_stopped_false=0, dev_sec_csb_ada__lw_csec_falcon_cpuctl_stopped_true=1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_cpuctl_alias_en_field;
enum {dev_sec_csb_ada__lw_csec_falcon_cpuctl_alias_en_false=0, dev_sec_csb_ada__lw_csec_falcon_cpuctl_alias_en_true=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_cpuctl_alias_en_fieldSS[71];
const dev_sec_csb_ada__Tlw_csec_falcon_cpuctl_alias_en_fieldSS dev_sec_csb_ada__lw_csec_falcon_cpuctl_alias_en_fieldS
  = "LW_CSEC_FALCON_CPUCTL_ALIAS_EN_FALSELW_CSEC_FALCON_CPUCTL_ALIAS_EN_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_cpuctl_alias_en_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_cpuctl_alias_en_fieldNT dev_sec_csb_ada__lw_csec_falcon_cpuctl_alias_en_fieldN
  = {1, 37, 72};
const dev_sec_csb_ada__lw_csec_falcon_cpuctl_alias_en_field dev_sec_csb_ada__lw_csec_falcon_cpuctl_alias_en_init =
  0;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_cpuctl_register {
  unsigned_32 f_iilwal : 1;
  unsigned_32 f_startcpu : 1;
  unsigned_32 f_sreset : 1;
  unsigned_32 f_hreset : 1;
  unsigned_32 f_halted : 1;
  unsigned_32 f_stopped : 1;
  unsigned_32 f_alias_en : 1;
  unsigned_32 _pad1 : 25;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_cpuctl_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_stackcfg = 19968U;
typedef lw_types__Tlwu24B dev_sec_csb_ada__Tlw_csec_falcon_stackcfg_bottom_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_stackcfg_bottom_fieldB dev_sec_csb_ada__lw_csec_falcon_stackcfg_bottom_field;
const dev_sec_csb_ada__lw_csec_falcon_stackcfg_bottom_field dev_sec_csb_ada__lw_csec_falcon_stackcfg_bottom_init =
  0U;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_stackcfg_spexc_field;
enum {dev_sec_csb_ada__lw_csec_falcon_stackcfg_spexc_init=0, dev_sec_csb_ada__lw_csec_falcon_stackcfg_spexc_enable=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_stackcfg_spexc_fieldSS[70];
const dev_sec_csb_ada__Tlw_csec_falcon_stackcfg_spexc_fieldSS dev_sec_csb_ada__lw_csec_falcon_stackcfg_spexc_fieldS =
  "LW_CSEC_FALCON_STACKCFG_SPEXC_INITLW_CSEC_FALCON_STACKCFG_SPEXC_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_stackcfg_spexc_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_stackcfg_spexc_fieldNT dev_sec_csb_ada__lw_csec_falcon_stackcfg_spexc_fieldN = {
  1, 35, 71};
const dev_sec_csb_ada__lw_csec_falcon_stackcfg_spexc_field dev_sec_csb_ada__lw_csec_falcon_stackcfg_spexc_disable =
  0;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_stackcfg_register {
  unsigned_32 f_bottom : 24;
  unsigned_32 _pad1 : 7;
  unsigned_32 f_spexc : 1;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_stackcfg_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_hwcfg1 = 19200U;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_hwcfg1_core_rev_field;
enum {dev_sec_csb_ada__lw_csec_falcon_hwcfg1_core_rev_1_0=1, dev_sec_csb_ada__lw_csec_falcon_hwcfg1_core_rev_2_0=2, dev_sec_csb_ada__lw_csec_falcon_hwcfg1_core_rev_3_0=
  3, dev_sec_csb_ada__lw_csec_falcon_hwcfg1_core_rev_4_0=4, dev_sec_csb_ada__lw_csec_falcon_hwcfg1_core_rev_5_0=5, dev_sec_csb_ada__lw_csec_falcon_hwcfg1_core_rev_init=
  6, dev_sec_csb_ada__lw_csec_falcon_hwcfg1_core_rev_7_0=7};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_core_rev_fieldSS[239];
const dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_core_rev_fieldSS dev_sec_csb_ada__lw_csec_falcon_hwcfg1_core_rev_fieldS
  =
  "LW_CSEC_FALCON_HWCFG1_CORE_REV_1_0LW_CSEC_FALCON_HWCFG1_CORE_REV_2_0LW_CSEC_FALCON_HWCFG1_CORE_REV_3_0LW_CSEC_FALCON_HWCFG1_CORE_REV_4_0LW_CSEC_FALCON_HWCFG1_CORE_REV_5_0LW_CSEC_FALCON_HWCFG1_CORE_REV_INITLW_CSEC_FALCON_HWCFG1_CORE_REV_7_0";
typedef integer_16 dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_core_rev_fieldNT[8];
const dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_core_rev_fieldNT dev_sec_csb_ada__lw_csec_falcon_hwcfg1_core_rev_fieldN
  = {1, 35, 69, 103, 137, 171, 206, 240};
typedef dev_sec_csb_ada__lw_csec_falcon_hwcfg1_core_rev_field dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_core_rev_fieldAT[
  1];
const dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_core_rev_fieldAT dev_sec_csb_ada__lw_csec_falcon_hwcfg1_core_rev_fieldA
  = {1};
extern integer dev_sec_csb_ada__lw_csec_falcon_hwcfg1_core_rev_fieldRP(dev_sec_csb_ada__lw_csec_falcon_hwcfg1_core_rev_field A, boolean F);
#ifdef IN_ADA_BODY
integer dev_sec_csb_ada__lw_csec_falcon_hwcfg1_core_rev_fieldRP(dev_sec_csb_ada__lw_csec_falcon_hwcfg1_core_rev_field A, boolean F) {
  if (((system__unsigned_types__unsigned)(A)) >= 1U && ((system__unsigned_types__unsigned)(A)) <= 7U) {
    return ((integer)(((system__unsigned_types__unsigned)(A)) - 1U));
  }
  else {
    return (-1);
  }
}
#endif /* IN_ADA_BODY */
const dev_sec_csb_ada__lw_csec_falcon_hwcfg1_core_rev_field dev_sec_csb_ada__lw_csec_falcon_hwcfg1_core_rev_6_0 = 6;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_hwcfg1_selwrity_model_field;
enum {dev_sec_csb_ada__lw_csec_falcon_hwcfg1_selwrity_model_none=0, dev_sec_csb_ada__lw_csec_falcon_hwcfg1_selwrity_model_light=
  2, dev_sec_csb_ada__lw_csec_falcon_hwcfg1_selwrity_model_init=3};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_selwrity_model_fieldSS[124];
const dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_selwrity_model_fieldSS dev_sec_csb_ada__lw_csec_falcon_hwcfg1_selwrity_model_fieldS
  =
  "LW_CSEC_FALCON_HWCFG1_SELWRITY_MODEL_NONELW_CSEC_FALCON_HWCFG1_SELWRITY_MODEL_LIGHTLW_CSEC_FALCON_HWCFG1_SELWRITY_MODEL_INIT";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_selwrity_model_fieldNT[4];
const dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_selwrity_model_fieldNT dev_sec_csb_ada__lw_csec_falcon_hwcfg1_selwrity_model_fieldN
  = {1, 42, 84, 125};
typedef dev_sec_csb_ada__lw_csec_falcon_hwcfg1_selwrity_model_field dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_selwrity_model_fieldAT[
  3];
const dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_selwrity_model_fieldAT dev_sec_csb_ada__lw_csec_falcon_hwcfg1_selwrity_model_fieldA
  = {0, 2, 3};
extern integer dev_sec_csb_ada__lw_csec_falcon_hwcfg1_selwrity_model_fieldRP(dev_sec_csb_ada__lw_csec_falcon_hwcfg1_selwrity_model_field A, boolean F);
#ifdef IN_ADA_BODY
integer dev_sec_csb_ada__lw_csec_falcon_hwcfg1_selwrity_model_fieldRP(dev_sec_csb_ada__lw_csec_falcon_hwcfg1_selwrity_model_field A, boolean F) {
  switch (((system__unsigned_types__unsigned)(A))) {
    case 0U:
      return (0);
      break;
    case 2U:
      return (1);
      break;
    case 3U:
      return (2);
      break;
    default:
      return (-1);
      break;
  }
}
#endif /* IN_ADA_BODY */
const dev_sec_csb_ada__lw_csec_falcon_hwcfg1_selwrity_model_field dev_sec_csb_ada__lw_csec_falcon_hwcfg1_selwrity_model_heavy
  = 3;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_hwcfg1_core_rev_subversion_field;
enum {dev_sec_csb_ada__lw_csec_falcon_hwcfg1_core_rev_subversion_init=0, dev_sec_csb_ada__lw_csec_falcon_hwcfg1_core_rev_subversion_1=
  1, dev_sec_csb_ada__lw_csec_falcon_hwcfg1_core_rev_subversion_2=2, dev_sec_csb_ada__lw_csec_falcon_hwcfg1_core_rev_subversion_3=
  3};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_core_rev_subversion_fieldSS[175];
const dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_core_rev_subversion_fieldSS dev_sec_csb_ada__lw_csec_falcon_hwcfg1_core_rev_subversion_fieldS
  =
  "LW_CSEC_FALCON_HWCFG1_CORE_REV_SUBVERSION_INITLW_CSEC_FALCON_HWCFG1_CORE_REV_SUBVERSION_1LW_CSEC_FALCON_HWCFG1_CORE_REV_SUBVERSION_2LW_CSEC_FALCON_HWCFG1_CORE_REV_SUBVERSION_3";
typedef integer_16 dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_core_rev_subversion_fieldNT[5];
const dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_core_rev_subversion_fieldNT dev_sec_csb_ada__lw_csec_falcon_hwcfg1_core_rev_subversion_fieldN
  = {1, 47, 90, 133, 176};
const dev_sec_csb_ada__lw_csec_falcon_hwcfg1_core_rev_subversion_field dev_sec_csb_ada__lw_csec_falcon_hwcfg1_core_rev_subversion_0
  = 0;
typedef lw_types__Tlwu4B dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_imem_ports_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_imem_ports_fieldB dev_sec_csb_ada__lw_csec_falcon_hwcfg1_imem_ports_field;
const dev_sec_csb_ada__lw_csec_falcon_hwcfg1_imem_ports_field dev_sec_csb_ada__lw_csec_falcon_hwcfg1_imem_ports_init =
  1U;
typedef lw_types__Tlwu4B dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_dmem_ports_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_dmem_ports_fieldB dev_sec_csb_ada__lw_csec_falcon_hwcfg1_dmem_ports_field;
const dev_sec_csb_ada__lw_csec_falcon_hwcfg1_dmem_ports_field dev_sec_csb_ada__lw_csec_falcon_hwcfg1_dmem_ports_init =
  1U;
typedef lw_types__Tlwu5B dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_tag_width_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_tag_width_fieldB dev_sec_csb_ada__lw_csec_falcon_hwcfg1_tag_width_field;
const dev_sec_csb_ada__lw_csec_falcon_hwcfg1_tag_width_field dev_sec_csb_ada__lw_csec_falcon_hwcfg1_tag_width_init =
  16U;
typedef lw_types__Tlwu5B dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_dmem_tag_width_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_dmem_tag_width_fieldB dev_sec_csb_ada__lw_csec_falcon_hwcfg1_dmem_tag_width_field;
const dev_sec_csb_ada__lw_csec_falcon_hwcfg1_dmem_tag_width_field dev_sec_csb_ada__lw_csec_falcon_hwcfg1_dmem_tag_width_init
  = 16U;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_hwcfg1_dbg_priv_bus_field;
enum {dev_sec_csb_ada__lw_csec_falcon_hwcfg1_dbg_priv_bus_disable=0, dev_sec_csb_ada__lw_csec_falcon_hwcfg1_dbg_priv_bus_init=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_dbg_priv_bus_fieldSS[81];
const dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_dbg_priv_bus_fieldSS dev_sec_csb_ada__lw_csec_falcon_hwcfg1_dbg_priv_bus_fieldS
  = "LW_CSEC_FALCON_HWCFG1_DBG_PRIV_BUS_DISABLELW_CSEC_FALCON_HWCFG1_DBG_PRIV_BUS_INIT";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_dbg_priv_bus_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_dbg_priv_bus_fieldNT dev_sec_csb_ada__lw_csec_falcon_hwcfg1_dbg_priv_bus_fieldN
  = {1, 43, 82};
const dev_sec_csb_ada__lw_csec_falcon_hwcfg1_dbg_priv_bus_field dev_sec_csb_ada__lw_csec_falcon_hwcfg1_dbg_priv_bus_enable
  = 1;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_hwcfg1_csb_size_16m_field;
enum {dev_sec_csb_ada__lw_csec_falcon_hwcfg1_csb_size_16m_init=0, dev_sec_csb_ada__lw_csec_falcon_hwcfg1_csb_size_16m_true=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_csb_size_16m_fieldSS[78];
const dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_csb_size_16m_fieldSS dev_sec_csb_ada__lw_csec_falcon_hwcfg1_csb_size_16m_fieldS
  = "LW_CSEC_FALCON_HWCFG1_CSB_SIZE_16M_INITLW_CSEC_FALCON_HWCFG1_CSB_SIZE_16M_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_csb_size_16m_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_csb_size_16m_fieldNT dev_sec_csb_ada__lw_csec_falcon_hwcfg1_csb_size_16m_fieldN
  = {1, 40, 79};
const dev_sec_csb_ada__lw_csec_falcon_hwcfg1_csb_size_16m_field dev_sec_csb_ada__lw_csec_falcon_hwcfg1_csb_size_16m_false
  = 0;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_hwcfg1_priv_direct_field;
enum {dev_sec_csb_ada__lw_csec_falcon_hwcfg1_priv_direct_init=0, dev_sec_csb_ada__lw_csec_falcon_hwcfg1_priv_direct_true=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_priv_direct_fieldSS[76];
const dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_priv_direct_fieldSS dev_sec_csb_ada__lw_csec_falcon_hwcfg1_priv_direct_fieldS
  = "LW_CSEC_FALCON_HWCFG1_PRIV_DIRECT_INITLW_CSEC_FALCON_HWCFG1_PRIV_DIRECT_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_priv_direct_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_priv_direct_fieldNT dev_sec_csb_ada__lw_csec_falcon_hwcfg1_priv_direct_fieldN
  = {1, 39, 77};
const dev_sec_csb_ada__lw_csec_falcon_hwcfg1_priv_direct_field dev_sec_csb_ada__lw_csec_falcon_hwcfg1_priv_direct_false
  = 0;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_hwcfg1_dmem_apertures_field;
enum {dev_sec_csb_ada__lw_csec_falcon_hwcfg1_dmem_apertures_disable=0, dev_sec_csb_ada__lw_csec_falcon_hwcfg1_dmem_apertures_init=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_dmem_apertures_fieldSS[85];
const dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_dmem_apertures_fieldSS dev_sec_csb_ada__lw_csec_falcon_hwcfg1_dmem_apertures_fieldS
  = "LW_CSEC_FALCON_HWCFG1_DMEM_APERTURES_DISABLELW_CSEC_FALCON_HWCFG1_DMEM_APERTURES_INIT";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_dmem_apertures_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_dmem_apertures_fieldNT dev_sec_csb_ada__lw_csec_falcon_hwcfg1_dmem_apertures_fieldN
  = {1, 45, 86};
const dev_sec_csb_ada__lw_csec_falcon_hwcfg1_dmem_apertures_field dev_sec_csb_ada__lw_csec_falcon_hwcfg1_dmem_apertures_enable
  = 1;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_hwcfg1_imem_autofill_field;
enum {dev_sec_csb_ada__lw_csec_falcon_hwcfg1_imem_autofill_disable=0, dev_sec_csb_ada__lw_csec_falcon_hwcfg1_imem_autofill_init=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_imem_autofill_fieldSS[83];
const dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_imem_autofill_fieldSS dev_sec_csb_ada__lw_csec_falcon_hwcfg1_imem_autofill_fieldS
  = "LW_CSEC_FALCON_HWCFG1_IMEM_AUTOFILL_DISABLELW_CSEC_FALCON_HWCFG1_IMEM_AUTOFILL_INIT";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_imem_autofill_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_hwcfg1_imem_autofill_fieldNT dev_sec_csb_ada__lw_csec_falcon_hwcfg1_imem_autofill_fieldN
  = {1, 44, 84};
const dev_sec_csb_ada__lw_csec_falcon_hwcfg1_imem_autofill_field dev_sec_csb_ada__lw_csec_falcon_hwcfg1_imem_autofill_enable
  = 1;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_hwcfg1_register {
  unsigned_32 f_core_rev : 4;
  unsigned_32 f_selwrity_model : 2;
  unsigned_32 f_core_rev_subversion : 2;
  unsigned_32 f_imem_ports : 4;
  unsigned_32 f_dmem_ports : 4;
  unsigned_32 f_tag_width : 5;
  unsigned_32 f_dmem_tag_width : 5;
  unsigned_32 _pad1 : 1;
  unsigned_32 f_dbg_priv_bus : 1;
  unsigned_32 f_csb_size_16m : 1;
  unsigned_32 f_priv_direct : 1;
  unsigned_32 f_dmem_apertures : 1;
  unsigned_32 f_imem_autofill : 1;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_hwcfg1_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_traceidx = 20992U;
typedef lw_types__Tlwu8B dev_sec_csb_ada__Tlw_csec_falcon_traceidx_idx_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_traceidx_idx_fieldB dev_sec_csb_ada__lw_csec_falcon_traceidx_idx_field;
const dev_sec_csb_ada__lw_csec_falcon_traceidx_idx_field dev_sec_csb_ada__lw_csec_falcon_traceidx_idx_init = 0U;
typedef lw_types__Tlwu8B dev_sec_csb_ada__Tlw_csec_falcon_traceidx_maxidx_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_traceidx_maxidx_fieldB dev_sec_csb_ada__lw_csec_falcon_traceidx_maxidx_field;
typedef lw_types__Tlwu8B dev_sec_csb_ada__Tlw_csec_falcon_traceidx_cnt_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_traceidx_cnt_fieldB dev_sec_csb_ada__lw_csec_falcon_traceidx_cnt_field;
const dev_sec_csb_ada__lw_csec_falcon_traceidx_cnt_field dev_sec_csb_ada__lw_csec_falcon_traceidx_cnt_init = 0U;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_traceidx_register {
  unsigned_32 f_idx : 8;
  unsigned_32 _pad1 : 8;
  unsigned_32 f_maxidx : 8;
  unsigned_32 f_cnt : 8;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_traceidx_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_tracepc = 21248U;
typedef lw_types__Tlwu24B dev_sec_csb_ada__Tlw_csec_falcon_tracepc_pc_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_tracepc_pc_fieldB dev_sec_csb_ada__lw_csec_falcon_tracepc_pc_field;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_tracepc_register {
  unsigned_32 f_pc : 24;
  unsigned_32 _pad1 : 8;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_tracepc_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_dmemapert = 22784U;
typedef lw_types__Tlwu8B dev_sec_csb_ada__Tlw_csec_falcon_dmemapert_time_out_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_dmemapert_time_out_fieldB dev_sec_csb_ada__lw_csec_falcon_dmemapert_time_out_field;
const dev_sec_csb_ada__lw_csec_falcon_dmemapert_time_out_field dev_sec_csb_ada__lw_csec_falcon_dmemapert_time_out_init
  = 0U;
typedef lw_types__Tlwu4B dev_sec_csb_ada__Tlw_csec_falcon_dmemapert_time_unit_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_dmemapert_time_unit_fieldB dev_sec_csb_ada__lw_csec_falcon_dmemapert_time_unit_field;
const dev_sec_csb_ada__lw_csec_falcon_dmemapert_time_unit_field dev_sec_csb_ada__lw_csec_falcon_dmemapert_time_unit_init
  = 0U;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_dmemapert_enable_field;
enum {dev_sec_csb_ada__lw_csec_falcon_dmemapert_enable_init=0, dev_sec_csb_ada__lw_csec_falcon_dmemapert_enable_true=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_dmemapert_enable_fieldSS[72];
const dev_sec_csb_ada__Tlw_csec_falcon_dmemapert_enable_fieldSS dev_sec_csb_ada__lw_csec_falcon_dmemapert_enable_fieldS
  = "LW_CSEC_FALCON_DMEMAPERT_ENABLE_INITLW_CSEC_FALCON_DMEMAPERT_ENABLE_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_dmemapert_enable_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_dmemapert_enable_fieldNT dev_sec_csb_ada__lw_csec_falcon_dmemapert_enable_fieldN
  = {1, 37, 73};
const dev_sec_csb_ada__lw_csec_falcon_dmemapert_enable_field dev_sec_csb_ada__lw_csec_falcon_dmemapert_enable_false =
  0;
typedef lw_types__Tlwu3B dev_sec_csb_ada__Tlw_csec_falcon_dmemapert_ldstq_num_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_dmemapert_ldstq_num_fieldB dev_sec_csb_ada__lw_csec_falcon_dmemapert_ldstq_num_field;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_dmemapert_register {
  unsigned_32 f_time_out : 8;
  unsigned_32 f_time_unit : 4;
  unsigned_32 _pad1 : 4;
  unsigned_32 f_enable : 1;
  unsigned_32 f_ldstq_num : 3;
  unsigned_32 _pad2 : 12;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_dmemapert_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_exterraddr = 23040U;
typedef lw_types__Tlwu32B dev_sec_csb_ada__Tlw_csec_falcon_exterraddr_addr_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_exterraddr_addr_fieldB dev_sec_csb_ada__lw_csec_falcon_exterraddr_addr_field;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_exterraddr_register {
  unsigned_32 f_addr : 32;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_exterraddr_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_exterrstat = 23296U;
typedef lw_types__Tlwu24B dev_sec_csb_ada__Tlw_csec_falcon_exterrstat_pc_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_exterrstat_pc_fieldB dev_sec_csb_ada__lw_csec_falcon_exterrstat_pc_field;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_exterrstat_stat_field;
enum {dev_sec_csb_ada__lw_csec_falcon_exterrstat_stat_ack_pos=0, dev_sec_csb_ada__lw_csec_falcon_exterrstat_stat_ack_tout=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_exterrstat_valid_field;
enum {dev_sec_csb_ada__lw_csec_falcon_exterrstat_valid_init=0, dev_sec_csb_ada__lw_csec_falcon_exterrstat_valid_true=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_exterrstat_valid_fieldSS[72];
const dev_sec_csb_ada__Tlw_csec_falcon_exterrstat_valid_fieldSS dev_sec_csb_ada__lw_csec_falcon_exterrstat_valid_fieldS
  = "LW_CSEC_FALCON_EXTERRSTAT_VALID_INITLW_CSEC_FALCON_EXTERRSTAT_VALID_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_exterrstat_valid_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_exterrstat_valid_fieldNT dev_sec_csb_ada__lw_csec_falcon_exterrstat_valid_fieldN
  = {1, 37, 73};
const dev_sec_csb_ada__lw_csec_falcon_exterrstat_valid_field dev_sec_csb_ada__lw_csec_falcon_exterrstat_valid_false =
  0;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_exterrstat_register {
  unsigned_32 f_pc : 24;
  unsigned_32 f_stat : 4;
  unsigned_32 _pad1 : 3;
  unsigned_32 f_valid : 1;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_exterrstat_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_engid = 20224U;
typedef lw_types__Tlwu8B dev_sec_csb_ada__Tlw_csec_falcon_engid_instid_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_engid_instid_fieldB dev_sec_csb_ada__lw_csec_falcon_engid_instid_field;
const dev_sec_csb_ada__lw_csec_falcon_engid_instid_field dev_sec_csb_ada__lw_csec_falcon_engid_instid_init = 0U;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_engid_familyid_field;
enum {dev_sec_csb_ada__lw_csec_falcon_engid_familyid_sec=1, dev_sec_csb_ada__lw_csec_falcon_engid_familyid_dpu=2, dev_sec_csb_ada__lw_csec_falcon_engid_familyid_lwdec=
  3, dev_sec_csb_ada__lw_csec_falcon_engid_familyid_pwr_pmu=4, dev_sec_csb_ada__lw_csec_falcon_engid_familyid_fbfaclon=
  5, dev_sec_csb_ada__lw_csec_falcon_engid_familyid_lwenc=6, dev_sec_csb_ada__lw_csec_falcon_engid_familyid_gpccs=7, dev_sec_csb_ada__lw_csec_falcon_engid_familyid_fecs=
  8, dev_sec_csb_ada__lw_csec_falcon_engid_familyid_minion=9, dev_sec_csb_ada__lw_csec_falcon_engid_familyid_xusb=10, dev_sec_csb_ada__lw_csec_falcon_engid_familyid_gsp=
  11, dev_sec_csb_ada__lw_csec_falcon_engid_familyid_lwjpg=12};
typedef struct _dev_sec_csb_ada__lw_csec_falcon_engid_register {
  unsigned_32 f_instid : 8;
  unsigned_32 f_familyid : 8;
  unsigned_32 _pad1 : 16;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_engid_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_csberrstat = 37120U;
typedef lw_types__Tlwu24B dev_sec_csb_ada__Tlw_csec_falcon_csberrstat_pc_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_csberrstat_pc_fieldB dev_sec_csb_ada__lw_csec_falcon_csberrstat_pc_field;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_csberrstat_enable_field;
enum {dev_sec_csb_ada__lw_csec_falcon_csberrstat_enable_false=0, dev_sec_csb_ada__lw_csec_falcon_csberrstat_enable_init=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_csberrstat_enable_fieldSS[75];
const dev_sec_csb_ada__Tlw_csec_falcon_csberrstat_enable_fieldSS dev_sec_csb_ada__lw_csec_falcon_csberrstat_enable_fieldS
  = "LW_CSEC_FALCON_CSBERRSTAT_ENABLE_FALSELW_CSEC_FALCON_CSBERRSTAT_ENABLE_INIT";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_csberrstat_enable_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_csberrstat_enable_fieldNT dev_sec_csb_ada__lw_csec_falcon_csberrstat_enable_fieldN
  = {1, 39, 76};
const dev_sec_csb_ada__lw_csec_falcon_csberrstat_enable_field dev_sec_csb_ada__lw_csec_falcon_csberrstat_enable_true =
  1;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_csberrstat_valid_field;
enum {dev_sec_csb_ada__lw_csec_falcon_csberrstat_valid_init=0, dev_sec_csb_ada__lw_csec_falcon_csberrstat_valid_true=
  1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_csberrstat_valid_fieldSS[72];
const dev_sec_csb_ada__Tlw_csec_falcon_csberrstat_valid_fieldSS dev_sec_csb_ada__lw_csec_falcon_csberrstat_valid_fieldS
  = "LW_CSEC_FALCON_CSBERRSTAT_VALID_INITLW_CSEC_FALCON_CSBERRSTAT_VALID_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_csberrstat_valid_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_csberrstat_valid_fieldNT dev_sec_csb_ada__lw_csec_falcon_csberrstat_valid_fieldN
  = {1, 37, 73};
const dev_sec_csb_ada__lw_csec_falcon_csberrstat_valid_field dev_sec_csb_ada__lw_csec_falcon_csberrstat_valid_false =
  0;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_csberrstat_register {
  unsigned_32 f_pc : 24;
  unsigned_32 _pad1 : 6;
  unsigned_32 f_enable : 1;
  unsigned_32 f_valid : 1;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_csberrstat_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_imemc = 24576U;
typedef lw_types__Tlwu32B dev_sec_csb_ada__lw_csec_falcon_imemc_index;
typedef lw_types__Tlwu6B dev_sec_csb_ada__Tlw_csec_falcon_imemc_offs_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_imemc_offs_fieldB dev_sec_csb_ada__lw_csec_falcon_imemc_offs_field;
const dev_sec_csb_ada__lw_csec_falcon_imemc_offs_field dev_sec_csb_ada__lw_csec_falcon_imemc_offs_init = 0U;
typedef lw_types__Tlwu8B dev_sec_csb_ada__Tlw_csec_falcon_imemc_blk_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_imemc_blk_fieldB dev_sec_csb_ada__lw_csec_falcon_imemc_blk_field;
const dev_sec_csb_ada__lw_csec_falcon_imemc_blk_field dev_sec_csb_ada__lw_csec_falcon_imemc_blk_init = 0U;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_imemc_aincw_field;
enum {dev_sec_csb_ada__lw_csec_falcon_imemc_aincw_init=0, dev_sec_csb_ada__lw_csec_falcon_imemc_aincw_true=1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_imemc_aincw_fieldSS[62];
const dev_sec_csb_ada__Tlw_csec_falcon_imemc_aincw_fieldSS dev_sec_csb_ada__lw_csec_falcon_imemc_aincw_fieldS =
  "LW_CSEC_FALCON_IMEMC_AINCW_INITLW_CSEC_FALCON_IMEMC_AINCW_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_imemc_aincw_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_imemc_aincw_fieldNT dev_sec_csb_ada__lw_csec_falcon_imemc_aincw_fieldN = {1,
  32, 63};
const dev_sec_csb_ada__lw_csec_falcon_imemc_aincw_field dev_sec_csb_ada__lw_csec_falcon_imemc_aincw_false = 0;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_imemc_aincr_field;
enum {dev_sec_csb_ada__lw_csec_falcon_imemc_aincr_init=0, dev_sec_csb_ada__lw_csec_falcon_imemc_aincr_true=1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_imemc_aincr_fieldSS[62];
const dev_sec_csb_ada__Tlw_csec_falcon_imemc_aincr_fieldSS dev_sec_csb_ada__lw_csec_falcon_imemc_aincr_fieldS =
  "LW_CSEC_FALCON_IMEMC_AINCR_INITLW_CSEC_FALCON_IMEMC_AINCR_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_imemc_aincr_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_imemc_aincr_fieldNT dev_sec_csb_ada__lw_csec_falcon_imemc_aincr_fieldN = {1,
  32, 63};
const dev_sec_csb_ada__lw_csec_falcon_imemc_aincr_field dev_sec_csb_ada__lw_csec_falcon_imemc_aincr_false = 0;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_imemc_selwre_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_imemc_selwre_fieldB dev_sec_csb_ada__lw_csec_falcon_imemc_selwre_field;
const dev_sec_csb_ada__lw_csec_falcon_imemc_selwre_field dev_sec_csb_ada__lw_csec_falcon_imemc_selwre_init = 0U;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_imemc_sec_atomic_field;
enum {dev_sec_csb_ada__lw_csec_falcon_imemc_sec_atomic_false=0, dev_sec_csb_ada__lw_csec_falcon_imemc_sec_atomic_true=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_imemc_sec_wr_vio_field;
enum {dev_sec_csb_ada__lw_csec_falcon_imemc_sec_wr_vio_false=0, dev_sec_csb_ada__lw_csec_falcon_imemc_sec_wr_vio_true=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_imemc_sec_lock_field;
enum {dev_sec_csb_ada__lw_csec_falcon_imemc_sec_lock_false=0, dev_sec_csb_ada__lw_csec_falcon_imemc_sec_lock_true=1};
typedef struct _dev_sec_csb_ada__lw_csec_falcon_imemc_register {
  unsigned_32 _pad1 : 2;
  unsigned_32 f_offs : 6;
  unsigned_32 f_blk : 8;
  unsigned_32 _pad2 : 8;
  unsigned_32 f_aincw : 1;
  unsigned_32 f_aincr : 1;
  unsigned_32 _pad3 : 2;
  unsigned_32 f_selwre : 1;
  unsigned_32 f_sec_atomic : 1;
  unsigned_32 f_sec_wr_vio : 1;
  unsigned_32 f_sec_lock : 1;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_imemc_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_imemd = 24832U;
typedef lw_types__Tlwu32B dev_sec_csb_ada__lw_csec_falcon_imemd_index;
typedef lw_types__Tlwu32B dev_sec_csb_ada__Tlw_csec_falcon_imemd_data_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_imemd_data_fieldB dev_sec_csb_ada__lw_csec_falcon_imemd_data_field;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_imemd_register {
  unsigned_32 f_data : 32;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_imemd_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_imemt = 25088U;
typedef lw_types__Tlwu32B dev_sec_csb_ada__lw_csec_falcon_imemt_index;
typedef lw_types__Tlwu16B dev_sec_csb_ada__Tlw_csec_falcon_imemt_tag_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_imemt_tag_fieldB dev_sec_csb_ada__lw_csec_falcon_imemt_tag_field;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_imemt_register {
  unsigned_32 f_tag : 16;
  unsigned_32 _pad1 : 16;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_imemt_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_dmemc = 28672U;
typedef lw_types__Tlwu32B dev_sec_csb_ada__lw_csec_falcon_dmemc_index;
typedef lw_types__Tlwu24B dev_sec_csb_ada__Tlw_csec_falcon_dmemc_address_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_dmemc_address_fieldB dev_sec_csb_ada__lw_csec_falcon_dmemc_address_field;
const dev_sec_csb_ada__lw_csec_falcon_dmemc_address_field dev_sec_csb_ada__lw_csec_falcon_dmemc_address_init = 0U;
typedef lw_types__Tlwu6B dev_sec_csb_ada__Tlw_csec_falcon_dmemc_offs_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_dmemc_offs_fieldB dev_sec_csb_ada__lw_csec_falcon_dmemc_offs_field;
const dev_sec_csb_ada__lw_csec_falcon_dmemc_offs_field dev_sec_csb_ada__lw_csec_falcon_dmemc_offs_init = 0U;
typedef lw_types__Tlwu8B dev_sec_csb_ada__Tlw_csec_falcon_dmemc_blk_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_dmemc_blk_fieldB dev_sec_csb_ada__lw_csec_falcon_dmemc_blk_field;
const dev_sec_csb_ada__lw_csec_falcon_dmemc_blk_field dev_sec_csb_ada__lw_csec_falcon_dmemc_blk_init = 0U;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_dmemc_aincw_field;
enum {dev_sec_csb_ada__lw_csec_falcon_dmemc_aincw_init=0, dev_sec_csb_ada__lw_csec_falcon_dmemc_aincw_true=1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_dmemc_aincw_fieldSS[62];
const dev_sec_csb_ada__Tlw_csec_falcon_dmemc_aincw_fieldSS dev_sec_csb_ada__lw_csec_falcon_dmemc_aincw_fieldS =
  "LW_CSEC_FALCON_DMEMC_AINCW_INITLW_CSEC_FALCON_DMEMC_AINCW_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_dmemc_aincw_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_dmemc_aincw_fieldNT dev_sec_csb_ada__lw_csec_falcon_dmemc_aincw_fieldN = {1,
  32, 63};
const dev_sec_csb_ada__lw_csec_falcon_dmemc_aincw_field dev_sec_csb_ada__lw_csec_falcon_dmemc_aincw_false = 0;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_dmemc_aincr_field;
enum {dev_sec_csb_ada__lw_csec_falcon_dmemc_aincr_init=0, dev_sec_csb_ada__lw_csec_falcon_dmemc_aincr_true=1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_dmemc_aincr_fieldSS[62];
const dev_sec_csb_ada__Tlw_csec_falcon_dmemc_aincr_fieldSS dev_sec_csb_ada__lw_csec_falcon_dmemc_aincr_fieldS =
  "LW_CSEC_FALCON_DMEMC_AINCR_INITLW_CSEC_FALCON_DMEMC_AINCR_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_dmemc_aincr_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_dmemc_aincr_fieldNT dev_sec_csb_ada__lw_csec_falcon_dmemc_aincr_fieldN = {1,
  32, 63};
const dev_sec_csb_ada__lw_csec_falcon_dmemc_aincr_field dev_sec_csb_ada__lw_csec_falcon_dmemc_aincr_false = 0;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_dmemc_settag_field;
enum {dev_sec_csb_ada__lw_csec_falcon_dmemc_settag_init=0, dev_sec_csb_ada__lw_csec_falcon_dmemc_settag_true=1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_dmemc_settag_fieldSS[64];
const dev_sec_csb_ada__Tlw_csec_falcon_dmemc_settag_fieldSS dev_sec_csb_ada__lw_csec_falcon_dmemc_settag_fieldS =
  "LW_CSEC_FALCON_DMEMC_SETTAG_INITLW_CSEC_FALCON_DMEMC_SETTAG_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_dmemc_settag_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_dmemc_settag_fieldNT dev_sec_csb_ada__lw_csec_falcon_dmemc_settag_fieldN = {
  1, 33, 65};
const dev_sec_csb_ada__lw_csec_falcon_dmemc_settag_field dev_sec_csb_ada__lw_csec_falcon_dmemc_settag_false = 0;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_dmemc_setlvl_field;
enum {dev_sec_csb_ada__lw_csec_falcon_dmemc_setlvl_init=0, dev_sec_csb_ada__lw_csec_falcon_dmemc_setlvl_true=1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_dmemc_setlvl_fieldSS[64];
const dev_sec_csb_ada__Tlw_csec_falcon_dmemc_setlvl_fieldSS dev_sec_csb_ada__lw_csec_falcon_dmemc_setlvl_fieldS =
  "LW_CSEC_FALCON_DMEMC_SETLVL_INITLW_CSEC_FALCON_DMEMC_SETLVL_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_dmemc_setlvl_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_dmemc_setlvl_fieldNT dev_sec_csb_ada__lw_csec_falcon_dmemc_setlvl_fieldN = {
  1, 33, 65};
const dev_sec_csb_ada__lw_csec_falcon_dmemc_setlvl_field dev_sec_csb_ada__lw_csec_falcon_dmemc_setlvl_false = 0;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_dmemc_va_field;
enum {dev_sec_csb_ada__lw_csec_falcon_dmemc_va_init=0, dev_sec_csb_ada__lw_csec_falcon_dmemc_va_true=1};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_dmemc_va_fieldSS[56];
const dev_sec_csb_ada__Tlw_csec_falcon_dmemc_va_fieldSS dev_sec_csb_ada__lw_csec_falcon_dmemc_va_fieldS =
  "LW_CSEC_FALCON_DMEMC_VA_INITLW_CSEC_FALCON_DMEMC_VA_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_dmemc_va_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_dmemc_va_fieldNT dev_sec_csb_ada__lw_csec_falcon_dmemc_va_fieldN = {1, 29, 57};
const dev_sec_csb_ada__lw_csec_falcon_dmemc_va_field dev_sec_csb_ada__lw_csec_falcon_dmemc_va_false = 0;
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_dmemc_miss_field;
enum {dev_sec_csb_ada__lw_csec_falcon_dmemc_miss_false=0, dev_sec_csb_ada__lw_csec_falcon_dmemc_miss_true=1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_dmemc_multihit_field;
enum {dev_sec_csb_ada__lw_csec_falcon_dmemc_multihit_false=0, dev_sec_csb_ada__lw_csec_falcon_dmemc_multihit_true=1};
typedef integer_8 dev_sec_csb_ada__lw_csec_falcon_dmemc_lvlerr_field;
enum {dev_sec_csb_ada__lw_csec_falcon_dmemc_lvlerr_false=0, dev_sec_csb_ada__lw_csec_falcon_dmemc_lvlerr_true=1};
typedef struct _dev_sec_csb_ada__lw_csec_falcon_dmemc_register_0 {
  unsigned_32 f_address : 24;
  unsigned_32 f_aincw : 1;
  unsigned_32 f_aincr : 1;
  unsigned_32 f_settag : 1;
  unsigned_32 f_setlvl : 1;
  unsigned_32 f_va : 1;
  unsigned_32 f_miss : 1;
  unsigned_32 f_multihit : 1;
  unsigned_32 f_lvlerr : 1;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_dmemc_register_0
  GNAT_ALIGN(4);
typedef struct _dev_sec_csb_ada__lw_csec_falcon_dmemc_register_1 {
  unsigned_32 _pad1 : 2;
  unsigned_32 f_offs : 6;
  unsigned_32 f_blk : 8;
  unsigned_32 _pad2 : 16;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_dmemc_register_1
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_dmemd = 28928U;
typedef lw_types__Tlwu32B dev_sec_csb_ada__lw_csec_falcon_dmemd_index;
typedef lw_types__Tlwu32B dev_sec_csb_ada__Tlw_csec_falcon_dmemd_data_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_dmemd_data_fieldB dev_sec_csb_ada__lw_csec_falcon_dmemd_data_field;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_dmemd_register {
  unsigned_32 f_data : 32;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_dmemd_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_doc_ctrl = 53248U;
typedef lw_types__Tlwu8B dev_sec_csb_ada__Tlw_csec_falcon_doc_ctrl_count_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_doc_ctrl_count_fieldB dev_sec_csb_ada__lw_csec_falcon_doc_ctrl_count_field;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_doc_ctrl_reset_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_doc_ctrl_reset_fieldB dev_sec_csb_ada__lw_csec_falcon_doc_ctrl_reset_field;
const dev_sec_csb_ada__lw_csec_falcon_doc_ctrl_reset_field dev_sec_csb_ada__lw_csec_falcon_doc_ctrl_reset_init = 0U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_doc_ctrl_stop_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_doc_ctrl_stop_fieldB dev_sec_csb_ada__lw_csec_falcon_doc_ctrl_stop_field;
const dev_sec_csb_ada__lw_csec_falcon_doc_ctrl_stop_field dev_sec_csb_ada__lw_csec_falcon_doc_ctrl_stop_init = 0U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_doc_ctrl_empty_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_doc_ctrl_empty_fieldB dev_sec_csb_ada__lw_csec_falcon_doc_ctrl_empty_field;
const dev_sec_csb_ada__lw_csec_falcon_doc_ctrl_empty_field dev_sec_csb_ada__lw_csec_falcon_doc_ctrl_empty_init = 1U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_doc_ctrl_wr_finished_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_doc_ctrl_wr_finished_fieldB dev_sec_csb_ada__lw_csec_falcon_doc_ctrl_wr_finished_field;
const dev_sec_csb_ada__lw_csec_falcon_doc_ctrl_wr_finished_field dev_sec_csb_ada__lw_csec_falcon_doc_ctrl_wr_finished_init
  = 1U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_doc_ctrl_rd_finished_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_doc_ctrl_rd_finished_fieldB dev_sec_csb_ada__lw_csec_falcon_doc_ctrl_rd_finished_field;
const dev_sec_csb_ada__lw_csec_falcon_doc_ctrl_rd_finished_field dev_sec_csb_ada__lw_csec_falcon_doc_ctrl_rd_finished_init
  = 1U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_doc_ctrl_wr_error_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_doc_ctrl_wr_error_fieldB dev_sec_csb_ada__lw_csec_falcon_doc_ctrl_wr_error_field;
const dev_sec_csb_ada__lw_csec_falcon_doc_ctrl_wr_error_field dev_sec_csb_ada__lw_csec_falcon_doc_ctrl_wr_error_init =
  0U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_doc_ctrl_rd_error_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_doc_ctrl_rd_error_fieldB dev_sec_csb_ada__lw_csec_falcon_doc_ctrl_rd_error_field;
const dev_sec_csb_ada__lw_csec_falcon_doc_ctrl_rd_error_field dev_sec_csb_ada__lw_csec_falcon_doc_ctrl_rd_error_init =
  0U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_doc_ctrl_protocol_error_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_doc_ctrl_protocol_error_fieldB dev_sec_csb_ada__lw_csec_falcon_doc_ctrl_protocol_error_field;
const dev_sec_csb_ada__lw_csec_falcon_doc_ctrl_protocol_error_field dev_sec_csb_ada__lw_csec_falcon_doc_ctrl_protocol_error_init
  = 0U;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_doc_ctrl_register {
  unsigned_32 f_count : 8;
  unsigned_32 _pad1 : 8;
  unsigned_32 f_reset : 1;
  unsigned_32 f_stop : 1;
  unsigned_32 f_empty : 1;
  unsigned_32 f_wr_finished : 1;
  unsigned_32 f_rd_finished : 1;
  unsigned_32 f_wr_error : 1;
  unsigned_32 f_rd_error : 1;
  unsigned_32 f_protocol_error : 1;
  unsigned_32 _pad2 : 8;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_doc_ctrl_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_doc_d0 = 53504U;
typedef lw_types__Tlwu32B dev_sec_csb_ada__Tlw_csec_falcon_doc_d0_data_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_doc_d0_data_fieldB dev_sec_csb_ada__lw_csec_falcon_doc_d0_data_field;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_doc_d0_register {
  unsigned_32 f_data : 32;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_doc_d0_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_doc_d1 = 53760U;
typedef lw_types__Tlwu32B dev_sec_csb_ada__Tlw_csec_falcon_doc_d1_data_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_doc_d1_data_fieldB dev_sec_csb_ada__lw_csec_falcon_doc_d1_data_field;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_doc_d1_register {
  unsigned_32 f_data : 32;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_doc_d1_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_dic_ctrl = 54272U;
typedef lw_types__Tlwu8B dev_sec_csb_ada__Tlw_csec_falcon_dic_ctrl_count_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_dic_ctrl_count_fieldB dev_sec_csb_ada__lw_csec_falcon_dic_ctrl_count_field;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_dic_ctrl_reset_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_dic_ctrl_reset_fieldB dev_sec_csb_ada__lw_csec_falcon_dic_ctrl_reset_field;
const dev_sec_csb_ada__lw_csec_falcon_dic_ctrl_reset_field dev_sec_csb_ada__lw_csec_falcon_dic_ctrl_reset_init = 0U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_dic_ctrl_valid_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_dic_ctrl_valid_fieldB dev_sec_csb_ada__lw_csec_falcon_dic_ctrl_valid_field;
const dev_sec_csb_ada__lw_csec_falcon_dic_ctrl_valid_field dev_sec_csb_ada__lw_csec_falcon_dic_ctrl_valid_init = 0U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_falcon_dic_ctrl_pop_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_dic_ctrl_pop_fieldB dev_sec_csb_ada__lw_csec_falcon_dic_ctrl_pop_field;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_dic_ctrl_register {
  unsigned_32 f_count : 8;
  unsigned_32 _pad1 : 8;
  unsigned_32 f_reset : 1;
  unsigned_32 _pad2 : 2;
  unsigned_32 f_valid : 1;
  unsigned_32 f_pop : 1;
  unsigned_32 _pad3 : 11;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_dic_ctrl_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_dic_d0 = 54528U;
typedef lw_types__Tlwu32B dev_sec_csb_ada__Tlw_csec_falcon_dic_d0_data_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_dic_d0_data_fieldB dev_sec_csb_ada__lw_csec_falcon_dic_d0_data_field;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_dic_d0_register {
  unsigned_32 f_data : 32;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_dic_d0_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_vhrcfg_base = 287744U;
typedef integer_32 dev_sec_csb_ada__lw_csec_falcon_vhrcfg_base_val_field;
enum {dev_sec_csb_ada__lw_csec_falcon_vhrcfg_base_val_deft=0, dev_sec_csb_ada__lw_csec_falcon_vhrcfg_base_val_sec=
  33280, dev_sec_csb_ada__lw_csec_falcon_vhrcfg_base_val_pwr_pmu=33776, dev_sec_csb_ada__lw_csec_falcon_vhrcfg_base_val_lwdec=
  34272, dev_sec_csb_ada__lw_csec_falcon_vhrcfg_base_val_gsp=34528};
typedef struct _dev_sec_csb_ada__lw_csec_falcon_vhrcfg_base_register {
  unsigned_32 f_val : 32;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_vhrcfg_base_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_vhrcfg_entnum = 293376U;
typedef integer_32 dev_sec_csb_ada__lw_csec_falcon_vhrcfg_entnum_val_field;
enum {dev_sec_csb_ada__lw_csec_falcon_vhrcfg_entnum_val_deft=0, dev_sec_csb_ada__lw_csec_falcon_vhrcfg_entnum_val_gsp=
  3, dev_sec_csb_ada__lw_csec_falcon_vhrcfg_entnum_val_lwdec=5, dev_sec_csb_ada__lw_csec_falcon_vhrcfg_entnum_val_sec=
  10};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_vhrcfg_entnum_val_fieldSS[147];
const dev_sec_csb_ada__Tlw_csec_falcon_vhrcfg_entnum_val_fieldSS dev_sec_csb_ada__lw_csec_falcon_vhrcfg_entnum_val_fieldS
  =
  "LW_CSEC_FALCON_VHRCFG_ENTNUM_VAL_DEFTLW_CSEC_FALCON_VHRCFG_ENTNUM_VAL_GSPLW_CSEC_FALCON_VHRCFG_ENTNUM_VAL_LWDECLW_CSEC_FALCON_VHRCFG_ENTNUM_VAL_SEC";
typedef integer_16 dev_sec_csb_ada__Tlw_csec_falcon_vhrcfg_entnum_val_fieldNT[5];
const dev_sec_csb_ada__Tlw_csec_falcon_vhrcfg_entnum_val_fieldNT dev_sec_csb_ada__lw_csec_falcon_vhrcfg_entnum_val_fieldN
  = {1, 38, 74, 112, 148};
typedef dev_sec_csb_ada__lw_csec_falcon_vhrcfg_entnum_val_field dev_sec_csb_ada__Tlw_csec_falcon_vhrcfg_entnum_val_fieldAT[
  4];
const dev_sec_csb_ada__Tlw_csec_falcon_vhrcfg_entnum_val_fieldAT dev_sec_csb_ada__lw_csec_falcon_vhrcfg_entnum_val_fieldA
  = {0, 3, 5, 10};
extern integer dev_sec_csb_ada__lw_csec_falcon_vhrcfg_entnum_val_fieldRP(dev_sec_csb_ada__lw_csec_falcon_vhrcfg_entnum_val_field A, boolean F);
#ifdef IN_ADA_BODY
integer dev_sec_csb_ada__lw_csec_falcon_vhrcfg_entnum_val_fieldRP(dev_sec_csb_ada__lw_csec_falcon_vhrcfg_entnum_val_field A, boolean F) {
  switch (((system__unsigned_types__unsigned)(A))) {
    case 0U:
      return (0);
      break;
    case 3U:
      return (1);
      break;
    case 5U:
      return (2);
      break;
    case 10U:
      return (3);
      break;
    default:
      return (-1);
      break;
  }
}
#endif /* IN_ADA_BODY */
const dev_sec_csb_ada__lw_csec_falcon_vhrcfg_entnum_val_field dev_sec_csb_ada__lw_csec_falcon_vhrcfg_entnum_val_pwr_pmu
  = 10;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_vhrcfg_entnum_register {
  unsigned_32 f_val : 32;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_vhrcfg_entnum_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_scp_ctl1 = 65792U;
typedef integer_8 dev_sec_csb_ada__lw_csec_scp_ctl1_seq_clear_field;
enum {dev_sec_csb_ada__lw_csec_scp_ctl1_seq_clear_idle=0, dev_sec_csb_ada__lw_csec_scp_ctl1_seq_clear_pending=1};
typedef integer_8 dev_sec_csb_ada__lw_csec_scp_ctl1_pipe_reset_field;
enum {dev_sec_csb_ada__lw_csec_scp_ctl1_pipe_reset_idle=0, dev_sec_csb_ada__lw_csec_scp_ctl1_pipe_reset_pending=1};
typedef integer_8 dev_sec_csb_ada__lw_csec_scp_ctl1_rng_fake_mode_field;
enum {dev_sec_csb_ada__lw_csec_scp_ctl1_rng_fake_mode_disabled=0, dev_sec_csb_ada__lw_csec_scp_ctl1_rng_fake_mode_enabled=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_scp_ctl1_rng_en_field;
enum {dev_sec_csb_ada__lw_csec_scp_ctl1_rng_en_disabled=0, dev_sec_csb_ada__lw_csec_scp_ctl1_rng_en_enabled=1};
typedef integer_8 dev_sec_csb_ada__lw_csec_scp_ctl1_sf_fetch_as_zero_field;
enum {dev_sec_csb_ada__lw_csec_scp_ctl1_sf_fetch_as_zero_disabled=0, dev_sec_csb_ada__lw_csec_scp_ctl1_sf_fetch_as_zero_enabled=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_scp_ctl1_sf_fetch_bypass_field;
enum {dev_sec_csb_ada__lw_csec_scp_ctl1_sf_fetch_bypass_disabled=0, dev_sec_csb_ada__lw_csec_scp_ctl1_sf_fetch_bypass_enabled=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_scp_ctl1_sf_push_bypass_field;
enum {dev_sec_csb_ada__lw_csec_scp_ctl1_sf_push_bypass_disabled=0, dev_sec_csb_ada__lw_csec_scp_ctl1_sf_push_bypass_enabled=
  1};
typedef struct _dev_sec_csb_ada__lw_csec_scp_ctl1_register {
  unsigned_32 f_seq_clear : 1;
  unsigned_32 _pad1 : 7;
  unsigned_32 f_pipe_reset : 1;
  unsigned_32 _pad2 : 2;
  unsigned_32 f_rng_fake_mode : 1;
  unsigned_32 f_rng_en : 1;
  unsigned_32 _pad3 : 3;
  unsigned_32 f_sf_fetch_as_zero : 1;
  unsigned_32 _pad4 : 3;
  unsigned_32 f_sf_fetch_bypass : 1;
  unsigned_32 _pad5 : 3;
  unsigned_32 f_sf_push_bypass : 1;
  unsigned_32 _pad6 : 7;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_scp_ctl1_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_scp_ctl_stat = 66048U;
typedef integer_8 dev_sec_csb_ada__lw_csec_scp_ctl_stat_sboot_field;
enum {dev_sec_csb_ada__lw_csec_scp_ctl_stat_sboot_false=0, dev_sec_csb_ada__lw_csec_scp_ctl_stat_sboot_true=1};
typedef integer_8 dev_sec_csb_ada__lw_csec_scp_ctl_stat_hsmode_field;
enum {dev_sec_csb_ada__lw_csec_scp_ctl_stat_hsmode_false=0, dev_sec_csb_ada__lw_csec_scp_ctl_stat_hsmode_true=1};
typedef integer_8 dev_sec_csb_ada__lw_csec_scp_ctl_stat_aes_scc_dis_field;
enum {dev_sec_csb_ada__lw_csec_scp_ctl_stat_aes_scc_dis_false=0, dev_sec_csb_ada__lw_csec_scp_ctl_stat_aes_scc_dis_true=
  1};
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_scp_ctl_stat_debug_mode_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_scp_ctl_stat_debug_mode_fieldB dev_sec_csb_ada__lw_csec_scp_ctl_stat_debug_mode_field;
const dev_sec_csb_ada__lw_csec_scp_ctl_stat_debug_mode_field dev_sec_csb_ada__lw_csec_scp_ctl_stat_debug_mode_disabled
  = 0U;
typedef struct _dev_sec_csb_ada__lw_csec_scp_ctl_stat_register {
  unsigned_32 f_sboot : 1;
  unsigned_32 f_hsmode : 1;
  unsigned_32 f_aes_scc_dis : 1;
  unsigned_32 _pad1 : 17;
  unsigned_32 f_debug_mode : 1;
  unsigned_32 _pad2 : 11;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_scp_ctl_stat_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_scp_rndctl0 = 81920U;
typedef lw_types__Tlwu32B dev_sec_csb_ada__Tlw_csec_scp_rndctl0_holdoff_init_lower_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_scp_rndctl0_holdoff_init_lower_fieldB dev_sec_csb_ada__lw_csec_scp_rndctl0_holdoff_init_lower_field;
const dev_sec_csb_ada__lw_csec_scp_rndctl0_holdoff_init_lower_field dev_sec_csb_ada__lw_csec_scp_rndctl0_holdoff_init_lower_init
  = 30000000U;
typedef struct _dev_sec_csb_ada__lw_csec_scp_rndctl0_register {
  unsigned_32 f_holdoff_init_lower : 32;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_scp_rndctl0_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_scp_rndctl1 = 82176U;
typedef lw_types__Tlwu16B dev_sec_csb_ada__Tlw_csec_scp_rndctl1_holdoff_init_upper_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_scp_rndctl1_holdoff_init_upper_fieldB dev_sec_csb_ada__lw_csec_scp_rndctl1_holdoff_init_upper_field;
const dev_sec_csb_ada__lw_csec_scp_rndctl1_holdoff_init_upper_field dev_sec_csb_ada__lw_csec_scp_rndctl1_holdoff_init_upper_zero
  = 0U;
typedef lw_types__Tlwu16B dev_sec_csb_ada__Tlw_csec_scp_rndctl1_holdoff_intra_mask_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_scp_rndctl1_holdoff_intra_mask_fieldB dev_sec_csb_ada__lw_csec_scp_rndctl1_holdoff_intra_mask_field;
const dev_sec_csb_ada__lw_csec_scp_rndctl1_holdoff_intra_mask_field dev_sec_csb_ada__lw_csec_scp_rndctl1_holdoff_intra_mask_init
  = 65535U;
typedef struct _dev_sec_csb_ada__lw_csec_scp_rndctl1_register {
  unsigned_32 f_holdoff_init_upper : 16;
  unsigned_32 f_holdoff_intra_mask : 16;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_scp_rndctl1_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_scp_rndctl11 = 84736U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_scp_rndctl11_autocal_enable_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_scp_rndctl11_autocal_enable_fieldB dev_sec_csb_ada__lw_csec_scp_rndctl11_autocal_enable_field;
const dev_sec_csb_ada__lw_csec_scp_rndctl11_autocal_enable_field dev_sec_csb_ada__lw_csec_scp_rndctl11_autocal_enable_init
  = 0U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_scp_rndctl11_autocal_masterslave_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_scp_rndctl11_autocal_masterslave_fieldB dev_sec_csb_ada__lw_csec_scp_rndctl11_autocal_masterslave_field;
const dev_sec_csb_ada__lw_csec_scp_rndctl11_autocal_masterslave_field dev_sec_csb_ada__lw_csec_scp_rndctl11_autocal_masterslave_init
  = 0U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_scp_rndctl11_synch_rand_a_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_scp_rndctl11_synch_rand_a_fieldB dev_sec_csb_ada__lw_csec_scp_rndctl11_synch_rand_a_field;
const dev_sec_csb_ada__lw_csec_scp_rndctl11_synch_rand_a_field dev_sec_csb_ada__lw_csec_scp_rndctl11_synch_rand_a_init
  = 0U;
typedef lw_types__Tlwu1B dev_sec_csb_ada__Tlw_csec_scp_rndctl11_synch_rand_b_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_scp_rndctl11_synch_rand_b_fieldB dev_sec_csb_ada__lw_csec_scp_rndctl11_synch_rand_b_field;
const dev_sec_csb_ada__lw_csec_scp_rndctl11_synch_rand_b_field dev_sec_csb_ada__lw_csec_scp_rndctl11_synch_rand_b_init
  = 0U;
typedef integer_8 dev_sec_csb_ada__lw_csec_scp_rndctl11_rand_sample_select_a_field;
enum {dev_sec_csb_ada__lw_csec_scp_rndctl11_rand_sample_select_a_osc=0, dev_sec_csb_ada__lw_csec_scp_rndctl11_rand_sample_select_a_autocal=
  1, dev_sec_csb_ada__lw_csec_scp_rndctl11_rand_sample_select_a_lfsr=2, dev_sec_csb_ada__lw_csec_scp_rndctl11_rand_sample_select_a_zero=
  3};
typedef integer_8 dev_sec_csb_ada__lw_csec_scp_rndctl11_rand_sample_select_b_field;
enum {dev_sec_csb_ada__lw_csec_scp_rndctl11_rand_sample_select_b_osc=0, dev_sec_csb_ada__lw_csec_scp_rndctl11_rand_sample_select_b_autocal=
  1, dev_sec_csb_ada__lw_csec_scp_rndctl11_rand_sample_select_b_lfsr=2, dev_sec_csb_ada__lw_csec_scp_rndctl11_rand_sample_select_b_zero=
  3};
typedef lw_types__Tlwu4B dev_sec_csb_ada__Tlw_csec_scp_rndctl11_autocal_static_tap_a_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_scp_rndctl11_autocal_static_tap_a_fieldB dev_sec_csb_ada__lw_csec_scp_rndctl11_autocal_static_tap_a_field;
const dev_sec_csb_ada__lw_csec_scp_rndctl11_autocal_static_tap_a_field dev_sec_csb_ada__lw_csec_scp_rndctl11_autocal_static_tap_a_init
  = 15U;
typedef lw_types__Tlwu4B dev_sec_csb_ada__Tlw_csec_scp_rndctl11_autocal_static_tap_b_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_scp_rndctl11_autocal_static_tap_b_fieldB dev_sec_csb_ada__lw_csec_scp_rndctl11_autocal_static_tap_b_field;
const dev_sec_csb_ada__lw_csec_scp_rndctl11_autocal_static_tap_b_field dev_sec_csb_ada__lw_csec_scp_rndctl11_autocal_static_tap_b_init
  = 15U;
typedef lw_types__Tlwu4B dev_sec_csb_ada__Tlw_csec_scp_rndctl11_min_auto_tap_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_scp_rndctl11_min_auto_tap_fieldB dev_sec_csb_ada__lw_csec_scp_rndctl11_min_auto_tap_field;
const dev_sec_csb_ada__lw_csec_scp_rndctl11_min_auto_tap_field dev_sec_csb_ada__lw_csec_scp_rndctl11_min_auto_tap_init
  = 0U;
typedef lw_types__Tlwu4B dev_sec_csb_ada__Tlw_csec_scp_rndctl11_autocal_holdoff_delay_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_scp_rndctl11_autocal_holdoff_delay_fieldB dev_sec_csb_ada__lw_csec_scp_rndctl11_autocal_holdoff_delay_field;
const dev_sec_csb_ada__lw_csec_scp_rndctl11_autocal_holdoff_delay_field dev_sec_csb_ada__lw_csec_scp_rndctl11_autocal_holdoff_delay_init
  = 1U;
typedef lw_types__Tlwu7B dev_sec_csb_ada__Tlw_csec_scp_rndctl11_autocal_asynch_hold_delay_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_scp_rndctl11_autocal_asynch_hold_delay_fieldB dev_sec_csb_ada__lw_csec_scp_rndctl11_autocal_asynch_hold_delay_field;
const dev_sec_csb_ada__lw_csec_scp_rndctl11_autocal_asynch_hold_delay_field dev_sec_csb_ada__lw_csec_scp_rndctl11_autocal_asynch_hold_delay_init
  = 0U;
typedef integer_8 dev_sec_csb_ada__lw_csec_scp_rndctl11_autocal_safe_mode_field;
enum {dev_sec_csb_ada__lw_csec_scp_rndctl11_autocal_safe_mode_disable=0, dev_sec_csb_ada__lw_csec_scp_rndctl11_autocal_safe_mode_enable=
  1};
typedef struct _dev_sec_csb_ada__lw_csec_scp_rndctl11_register {
  unsigned_32 f_autocal_enable : 1;
  unsigned_32 f_autocal_masterslave : 1;
  unsigned_32 f_synch_rand_a : 1;
  unsigned_32 f_synch_rand_b : 1;
  unsigned_32 f_rand_sample_select_a : 2;
  unsigned_32 f_rand_sample_select_b : 2;
  unsigned_32 f_autocal_static_tap_a : 4;
  unsigned_32 f_autocal_static_tap_b : 4;
  unsigned_32 f_min_auto_tap : 4;
  unsigned_32 f_autocal_holdoff_delay : 4;
  unsigned_32 f_autocal_asynch_hold_delay : 7;
  unsigned_32 f_autocal_safe_mode : 1;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_scp_rndctl11_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_bar0_csr = 114688U;
typedef integer_8 dev_sec_csb_ada__lw_csec_bar0_csr_cmd_field;
enum {dev_sec_csb_ada__lw_csec_bar0_csr_cmd_undefined=0, dev_sec_csb_ada__lw_csec_bar0_csr_cmd_read=1, dev_sec_csb_ada__lw_csec_bar0_csr_cmd_write=
  2};
typedef lw_types__Tlwu4B dev_sec_csb_ada__Tlw_csec_bar0_csr_byte_enable_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_bar0_csr_byte_enable_fieldB dev_sec_csb_ada__lw_csec_bar0_csr_byte_enable_field;
const dev_sec_csb_ada__lw_csec_bar0_csr_byte_enable_field dev_sec_csb_ada__lw_csec_bar0_csr_byte_enable_init = 0U;
typedef integer_8 dev_sec_csb_ada__lw_csec_bar0_csr_xact_check_field;
enum {dev_sec_csb_ada__lw_csec_bar0_csr_xact_check_false=0, dev_sec_csb_ada__lw_csec_bar0_csr_xact_check_true=1};
typedef integer_8 dev_sec_csb_ada__lw_csec_bar0_csr_xact_stalled_field;
enum {dev_sec_csb_ada__lw_csec_bar0_csr_xact_stalled_false=0, dev_sec_csb_ada__lw_csec_bar0_csr_xact_stalled_true=1};
typedef integer_8 dev_sec_csb_ada__lw_csec_bar0_csr_xact_finished_field;
enum {dev_sec_csb_ada__lw_csec_bar0_csr_xact_finished_false=0, dev_sec_csb_ada__lw_csec_bar0_csr_xact_finished_true=
  1};
typedef integer_8 dev_sec_csb_ada__lw_csec_bar0_csr_status_field;
enum {dev_sec_csb_ada__lw_csec_bar0_csr_status_idle=0, dev_sec_csb_ada__lw_csec_bar0_csr_status_busy=1, dev_sec_csb_ada__lw_csec_bar0_csr_status_tmout=
  2, dev_sec_csb_ada__lw_csec_bar0_csr_status_dis=3, dev_sec_csb_ada__lw_csec_bar0_csr_status_err=4};
typedef lw_types__Tlwu2B dev_sec_csb_ada__Tlw_csec_bar0_csr_level_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_bar0_csr_level_fieldB dev_sec_csb_ada__lw_csec_bar0_csr_level_field;
typedef integer_8 dev_sec_csb_ada__lw_csec_bar0_csr_warn_field;
enum {dev_sec_csb_ada__lw_csec_bar0_csr_warn_clean=0, dev_sec_csb_ada__lw_csec_bar0_csr_warn_new_cmd_when_wip=1};
typedef integer_8 dev_sec_csb_ada__lw_csec_bar0_csr_halted_field;
enum {dev_sec_csb_ada__lw_csec_bar0_csr_halted_false=0, dev_sec_csb_ada__lw_csec_bar0_csr_halted_true=1};
typedef integer_8 dev_sec_csb_ada__lw_csec_bar0_csr_trig_field;
enum {dev_sec_csb_ada__lw_csec_bar0_csr_trig_false=0, dev_sec_csb_ada__lw_csec_bar0_csr_trig_true=1};
typedef struct _dev_sec_csb_ada__lw_csec_bar0_csr_register {
  unsigned_32 f_cmd : 2;
  unsigned_32 _pad1 : 2;
  unsigned_32 f_byte_enable : 4;
  unsigned_32 f_xact_check : 1;
  unsigned_32 f_xact_stalled : 1;
  unsigned_32 f_xact_finished : 1;
  unsigned_32 _pad2 : 1;
  unsigned_32 f_status : 3;
  unsigned_32 _pad3 : 1;
  unsigned_32 f_level : 2;
  unsigned_32 _pad4 : 2;
  unsigned_32 f_warn : 2;
  unsigned_32 _pad5 : 2;
  unsigned_32 f_halted : 1;
  unsigned_32 _pad6 : 6;
  unsigned_32 f_trig : 1;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_bar0_csr_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_bar0_addr = 114944U;
typedef lw_types__Tlwu32B dev_sec_csb_ada__Tlw_csec_bar0_addr_reg_addr_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_bar0_addr_reg_addr_fieldB dev_sec_csb_ada__lw_csec_bar0_addr_reg_addr_field;
const dev_sec_csb_ada__lw_csec_bar0_addr_reg_addr_field dev_sec_csb_ada__lw_csec_bar0_addr_reg_addr_init = 0U;
typedef struct _dev_sec_csb_ada__lw_csec_bar0_addr_register {
  unsigned_32 f_reg_addr : 32;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_bar0_addr_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_bar0_data = 115200U;
typedef lw_types__Tlwu32B dev_sec_csb_ada__Tlw_csec_bar0_data_rwdata_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_bar0_data_rwdata_fieldB dev_sec_csb_ada__lw_csec_bar0_data_rwdata_field;
const dev_sec_csb_ada__lw_csec_bar0_data_rwdata_field dev_sec_csb_ada__lw_csec_bar0_data_rwdata_init = 0U;
typedef struct _dev_sec_csb_ada__lw_csec_bar0_data_register {
  unsigned_32 f_rwdata : 32;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_bar0_data_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_bar0_tmout = 115456U;
typedef integer_32 dev_sec_csb_ada__lw_csec_bar0_tmout_cycles_field;
enum {dev_sec_csb_ada__lw_csec_bar0_tmout_cycles_init=0, dev_sec_csb_ada__lw_csec_bar0_tmout_cycles_prod=20000000};
typedef struct _dev_sec_csb_ada__lw_csec_bar0_tmout_register {
  unsigned_32 f_cycles : 32;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_bar0_tmout_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_mailbox = 131328U;
typedef lw_types__Tlwu32B dev_sec_csb_ada__lw_csec_mailbox_index;
typedef lw_types__Tlwu32B dev_sec_csb_ada__Tlw_csec_mailbox_data_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_mailbox_data_fieldB dev_sec_csb_ada__lw_csec_mailbox_data_field;
const dev_sec_csb_ada__lw_csec_mailbox_data_field dev_sec_csb_ada__lw_csec_mailbox_data_init = 0U;
typedef struct _dev_sec_csb_ada__lw_csec_mailbox_register {
  unsigned_32 f_data : 32;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_mailbox_register
  GNAT_ALIGN(4);
const lw_types__reg_addr_types__csb_addr dev_sec_csb_ada__lw_csec_falcon_mailbox0 = 4096U;
typedef lw_types__Tlwu32B dev_sec_csb_ada__Tlw_csec_falcon_mailbox0_data_fieldB;
typedef dev_sec_csb_ada__Tlw_csec_falcon_mailbox0_data_fieldB dev_sec_csb_ada__lw_csec_falcon_mailbox0_data_field;
const dev_sec_csb_ada__lw_csec_falcon_mailbox0_data_field dev_sec_csb_ada__lw_csec_falcon_mailbox0_data_init = 0U;
typedef struct _dev_sec_csb_ada__lw_csec_falcon_mailbox0_register {
  unsigned_32 f_data : 32;
} GNAT_PACKED dev_sec_csb_ada__lw_csec_falcon_mailbox0_register
  GNAT_ALIGN(4);
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqtmr_priv_level_mask_read_protection_fieldSS[145];
const dev_sec_csb_ada__Tlw_csec_falcon_irqtmr_priv_level_mask_read_protection_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_read_protection_fieldS
  =
  "LW_CSEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLEDLW_CSEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED";
typedef integer_16 dev_sec_csb_ada__Tlw_csec_falcon_irqtmr_priv_level_mask_read_protection_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqtmr_priv_level_mask_read_protection_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_read_protection_fieldN
  = {1, 74, 146};
typedef dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_read_protection_field dev_sec_csb_ada__Tlw_csec_falcon_irqtmr_priv_level_mask_read_protection_fieldAT[
  2];
const dev_sec_csb_ada__Tlw_csec_falcon_irqtmr_priv_level_mask_read_protection_fieldAT dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_read_protection_fieldA
  = {0, 7};
extern integer dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_read_protection_fieldRP(dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_read_protection_field A, boolean F);
#ifdef IN_ADA_BODY
integer dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_read_protection_fieldRP(dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_read_protection_field A, boolean F) {
  switch (((system__unsigned_types__unsigned)(A))) {
    case 0U:
      return (0);
      break;
    case 7U:
      return (1);
      break;
    default:
      return (-1);
      break;
  }
}
#endif /* IN_ADA_BODY */
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqtmr_priv_level_mask_read_violation_fieldSS[128];
const dev_sec_csb_ada__Tlw_csec_falcon_irqtmr_priv_level_mask_read_violation_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_read_violation_fieldS
  =
  "LW_CSEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ONLW_CSEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR";
typedef integer_16 dev_sec_csb_ada__Tlw_csec_falcon_irqtmr_priv_level_mask_read_violation_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqtmr_priv_level_mask_read_violation_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_read_violation_fieldN
  = {1, 64, 129};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqtmr_priv_level_mask_write_protection_fieldSS[147];
const dev_sec_csb_ada__Tlw_csec_falcon_irqtmr_priv_level_mask_write_protection_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_write_protection_fieldS
  =
  "LW_CSEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLEDLW_CSEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED";
typedef integer_16 dev_sec_csb_ada__Tlw_csec_falcon_irqtmr_priv_level_mask_write_protection_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqtmr_priv_level_mask_write_protection_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_write_protection_fieldN
  = {1, 75, 148};
typedef dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_write_protection_field dev_sec_csb_ada__Tlw_csec_falcon_irqtmr_priv_level_mask_write_protection_fieldAT[
  2];
const dev_sec_csb_ada__Tlw_csec_falcon_irqtmr_priv_level_mask_write_protection_fieldAT dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_write_protection_fieldA
  = {0, 7};
extern integer dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_write_protection_fieldRP(dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_write_protection_field A, boolean F);
#ifdef IN_ADA_BODY
integer dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_write_protection_fieldRP(dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_write_protection_field A, boolean F) {
  switch (((system__unsigned_types__unsigned)(A))) {
    case 0U:
      return (0);
      break;
    case 7U:
      return (1);
      break;
    default:
      return (-1);
      break;
  }
}
#endif /* IN_ADA_BODY */
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqtmr_priv_level_mask_write_violation_fieldSS[130];
const dev_sec_csb_ada__Tlw_csec_falcon_irqtmr_priv_level_mask_write_violation_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_write_violation_fieldS
  =
  "LW_CSEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ONLW_CSEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR";
typedef integer_16 dev_sec_csb_ada__Tlw_csec_falcon_irqtmr_priv_level_mask_write_violation_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqtmr_priv_level_mask_write_violation_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqtmr_priv_level_mask_write_violation_fieldN
  = {1, 65, 131};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_reset_priv_level_mask_read_protection_fieldSS[210];
const dev_sec_csb_ada__Tlw_csec_falcon_reset_priv_level_mask_read_protection_fieldSS dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_read_protection_fieldS
  =
  "LW_CSEC_FALCON_RESET_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLEDLW_CSEC_FALCON_RESET_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLEDLW_CSEC_FALCON_RESET_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED";
typedef integer_16 dev_sec_csb_ada__Tlw_csec_falcon_reset_priv_level_mask_read_protection_fieldNT[4];
const dev_sec_csb_ada__Tlw_csec_falcon_reset_priv_level_mask_read_protection_fieldNT dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_read_protection_fieldN
  = {1, 73, 140, 211};
typedef dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_read_protection_field dev_sec_csb_ada__Tlw_csec_falcon_reset_priv_level_mask_read_protection_fieldAT[
  3];
const dev_sec_csb_ada__Tlw_csec_falcon_reset_priv_level_mask_read_protection_fieldAT dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_read_protection_fieldA
  = {0, 4, 7};
extern integer dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_read_protection_fieldRP(dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_read_protection_field A, boolean F);
#ifdef IN_ADA_BODY
integer dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_read_protection_fieldRP(dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_read_protection_field A, boolean F) {
  switch (((system__unsigned_types__unsigned)(A))) {
    case 0U:
      return (0);
      break;
    case 4U:
      return (1);
      break;
    case 7U:
      return (2);
      break;
    default:
      return (-1);
      break;
  }
}
#endif /* IN_ADA_BODY */
typedef character dev_sec_csb_ada__Tlw_csec_falcon_reset_priv_level_mask_read_violation_fieldSS[126];
const dev_sec_csb_ada__Tlw_csec_falcon_reset_priv_level_mask_read_violation_fieldSS dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_read_violation_fieldS
  =
  "LW_CSEC_FALCON_RESET_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ONLW_CSEC_FALCON_RESET_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_reset_priv_level_mask_read_violation_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_reset_priv_level_mask_read_violation_fieldNT dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_read_violation_fieldN
  = {1, 63, 127};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_reset_priv_level_mask_write_protection_fieldSS[213];
const dev_sec_csb_ada__Tlw_csec_falcon_reset_priv_level_mask_write_protection_fieldSS dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_write_protection_fieldS
  =
  "LW_CSEC_FALCON_RESET_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLEDLW_CSEC_FALCON_RESET_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLEDLW_CSEC_FALCON_RESET_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED";
typedef integer_16 dev_sec_csb_ada__Tlw_csec_falcon_reset_priv_level_mask_write_protection_fieldNT[4];
const dev_sec_csb_ada__Tlw_csec_falcon_reset_priv_level_mask_write_protection_fieldNT dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_write_protection_fieldN
  = {1, 74, 142, 214};
typedef dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_write_protection_field dev_sec_csb_ada__Tlw_csec_falcon_reset_priv_level_mask_write_protection_fieldAT[
  3];
const dev_sec_csb_ada__Tlw_csec_falcon_reset_priv_level_mask_write_protection_fieldAT dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_write_protection_fieldA
  = {0, 4, 7};
extern integer dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_write_protection_fieldRP(dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_write_protection_field A, boolean F);
#ifdef IN_ADA_BODY
integer dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_write_protection_fieldRP(dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_write_protection_field A, boolean F) {
  switch (((system__unsigned_types__unsigned)(A))) {
    case 0U:
      return (0);
      break;
    case 4U:
      return (1);
      break;
    case 7U:
      return (2);
      break;
    default:
      return (-1);
      break;
  }
}
#endif /* IN_ADA_BODY */
typedef character dev_sec_csb_ada__Tlw_csec_falcon_reset_priv_level_mask_write_violation_fieldSS[128];
const dev_sec_csb_ada__Tlw_csec_falcon_reset_priv_level_mask_write_violation_fieldSS dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_write_violation_fieldS
  =
  "LW_CSEC_FALCON_RESET_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ONLW_CSEC_FALCON_RESET_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR";
typedef integer_16 dev_sec_csb_ada__Tlw_csec_falcon_reset_priv_level_mask_write_violation_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_reset_priv_level_mask_write_violation_fieldNT dev_sec_csb_ada__lw_csec_falcon_reset_priv_level_mask_write_violation_fieldN
  = {1, 64, 129};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq1_fieldSS[90];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq1_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq1_fieldS
  = "LW_CSEC_FALCON_IRQDEST_HOST_EXT_EXTIRQ1_FALCONLW_CSEC_FALCON_IRQDEST_HOST_EXT_EXTIRQ1_HOST";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq1_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq1_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq1_fieldN
  = {1, 47, 91};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq2_fieldSS[90];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq2_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq2_fieldS
  = "LW_CSEC_FALCON_IRQDEST_HOST_EXT_EXTIRQ2_FALCONLW_CSEC_FALCON_IRQDEST_HOST_EXT_EXTIRQ2_HOST";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq2_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq2_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq2_fieldN
  = {1, 47, 91};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq3_fieldSS[90];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq3_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq3_fieldS
  = "LW_CSEC_FALCON_IRQDEST_HOST_EXT_EXTIRQ3_FALCONLW_CSEC_FALCON_IRQDEST_HOST_EXT_EXTIRQ3_HOST";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq3_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq3_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq3_fieldN
  = {1, 47, 91};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq4_fieldSS[90];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq4_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq4_fieldS
  = "LW_CSEC_FALCON_IRQDEST_HOST_EXT_EXTIRQ4_FALCONLW_CSEC_FALCON_IRQDEST_HOST_EXT_EXTIRQ4_HOST";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq4_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq4_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq4_fieldN
  = {1, 47, 91};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq5_fieldSS[90];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq5_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq5_fieldS
  = "LW_CSEC_FALCON_IRQDEST_HOST_EXT_EXTIRQ5_FALCONLW_CSEC_FALCON_IRQDEST_HOST_EXT_EXTIRQ5_HOST";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq5_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq5_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq5_fieldN
  = {1, 47, 91};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq6_fieldSS[90];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq6_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq6_fieldS
  = "LW_CSEC_FALCON_IRQDEST_HOST_EXT_EXTIRQ6_FALCONLW_CSEC_FALCON_IRQDEST_HOST_EXT_EXTIRQ6_HOST";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq6_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq6_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq6_fieldN
  = {1, 47, 91};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq7_fieldSS[90];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq7_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq7_fieldS
  = "LW_CSEC_FALCON_IRQDEST_HOST_EXT_EXTIRQ7_FALCONLW_CSEC_FALCON_IRQDEST_HOST_EXT_EXTIRQ7_HOST";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq7_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq7_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq7_fieldN
  = {1, 47, 91};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq8_fieldSS[90];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq8_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq8_fieldS
  = "LW_CSEC_FALCON_IRQDEST_HOST_EXT_EXTIRQ8_FALCONLW_CSEC_FALCON_IRQDEST_HOST_EXT_EXTIRQ8_HOST";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq8_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqdest_host_ext_extirq8_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqdest_host_ext_extirq8_fieldN
  = {1, 47, 91};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_gptmr_fieldSS[75];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_gptmr_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqscmask_gptmr_fieldS
  = "LW_CSEC_FALCON_IRQSCMASK_GPTMR_DISABLELW_CSEC_FALCON_IRQSCMASK_GPTMR_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_gptmr_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_gptmr_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqscmask_gptmr_fieldN
  = {1, 39, 76};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_wdtmr_fieldSS[75];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_wdtmr_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqscmask_wdtmr_fieldS
  = "LW_CSEC_FALCON_IRQSCMASK_WDTMR_DISABLELW_CSEC_FALCON_IRQSCMASK_WDTMR_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_wdtmr_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_wdtmr_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqscmask_wdtmr_fieldN
  = {1, 39, 76};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_mthd_fieldSS[73];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_mthd_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqscmask_mthd_fieldS =
  "LW_CSEC_FALCON_IRQSCMASK_MTHD_DISABLELW_CSEC_FALCON_IRQSCMASK_MTHD_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_mthd_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_mthd_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqscmask_mthd_fieldN = {
  1, 38, 74};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_ctxsw_fieldSS[75];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_ctxsw_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqscmask_ctxsw_fieldS
  = "LW_CSEC_FALCON_IRQSCMASK_CTXSW_DISABLELW_CSEC_FALCON_IRQSCMASK_CTXSW_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_ctxsw_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_ctxsw_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqscmask_ctxsw_fieldN
  = {1, 39, 76};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_halt_fieldSS[73];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_halt_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqscmask_halt_fieldS =
  "LW_CSEC_FALCON_IRQSCMASK_HALT_DISABLELW_CSEC_FALCON_IRQSCMASK_HALT_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_halt_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_halt_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqscmask_halt_fieldN = {
  1, 38, 74};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_exterr_fieldSS[77];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_exterr_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqscmask_exterr_fieldS
  = "LW_CSEC_FALCON_IRQSCMASK_EXTERR_DISABLELW_CSEC_FALCON_IRQSCMASK_EXTERR_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_exterr_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_exterr_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqscmask_exterr_fieldN
  = {1, 40, 78};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_swgen0_fieldSS[77];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_swgen0_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqscmask_swgen0_fieldS
  = "LW_CSEC_FALCON_IRQSCMASK_SWGEN0_DISABLELW_CSEC_FALCON_IRQSCMASK_SWGEN0_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_swgen0_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_swgen0_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqscmask_swgen0_fieldN
  = {1, 40, 78};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_swgen1_fieldSS[77];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_swgen1_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqscmask_swgen1_fieldS
  = "LW_CSEC_FALCON_IRQSCMASK_SWGEN1_DISABLELW_CSEC_FALCON_IRQSCMASK_SWGEN1_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_swgen1_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_swgen1_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqscmask_swgen1_fieldN
  = {1, 40, 78};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_ext_fieldSS[71];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_ext_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqscmask_ext_fieldS =
  "LW_CSEC_FALCON_IRQSCMASK_EXT_DISABLELW_CSEC_FALCON_IRQSCMASK_EXT_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_ext_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_ext_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqscmask_ext_fieldN = {
  1, 37, 72};
typedef dev_sec_csb_ada__lw_csec_falcon_irqscmask_ext_field dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_ext_fieldAT[
  2];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_ext_fieldAT dev_sec_csb_ada__lw_csec_falcon_irqscmask_ext_fieldA = {
  0, 255};
extern integer dev_sec_csb_ada__lw_csec_falcon_irqscmask_ext_fieldRP(dev_sec_csb_ada__lw_csec_falcon_irqscmask_ext_field A, boolean F);
#ifdef IN_ADA_BODY
integer dev_sec_csb_ada__lw_csec_falcon_irqscmask_ext_fieldRP(dev_sec_csb_ada__lw_csec_falcon_irqscmask_ext_field A, boolean F) {
  switch (((system__unsigned_types__unsigned)(A))) {
    case 0U:
      return (0);
      break;
    case 255U:
      return (1);
      break;
    default:
      return (-1);
      break;
  }
}
#endif /* IN_ADA_BODY */
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_dma_fieldSS[71];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_dma_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqscmask_dma_fieldS =
  "LW_CSEC_FALCON_IRQSCMASK_DMA_DISABLELW_CSEC_FALCON_IRQSCMASK_DMA_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_dma_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_dma_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqscmask_dma_fieldN = {
  1, 37, 72};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_sha_fieldSS[71];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_sha_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqscmask_sha_fieldS =
  "LW_CSEC_FALCON_IRQSCMASK_SHA_DISABLELW_CSEC_FALCON_IRQSCMASK_SHA_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_sha_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_sha_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqscmask_sha_fieldN = {
  1, 37, 72};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_memerr_fieldSS[77];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_memerr_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqscmask_memerr_fieldS
  = "LW_CSEC_FALCON_IRQSCMASK_MEMERR_DISABLELW_CSEC_FALCON_IRQSCMASK_MEMERR_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_memerr_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_memerr_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqscmask_memerr_fieldN
  = {1, 40, 78};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_falcon_fieldSS[77];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_falcon_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqscmask_falcon_fieldS
  = "LW_CSEC_FALCON_IRQSCMASK_FALCON_DISABLELW_CSEC_FALCON_IRQSCMASK_FALCON_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_falcon_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_falcon_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqscmask_falcon_fieldN
  = {1, 40, 78};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_riscv_fieldSS[75];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_riscv_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqscmask_riscv_fieldS
  = "LW_CSEC_FALCON_IRQSCMASK_RISCV_DISABLELW_CSEC_FALCON_IRQSCMASK_RISCV_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_riscv_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_riscv_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqscmask_riscv_fieldN
  = {1, 39, 76};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_trace_fieldSS[75];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_trace_fieldSS dev_sec_csb_ada__lw_csec_falcon_irqscmask_trace_fieldS
  = "LW_CSEC_FALCON_IRQSCMASK_TRACE_DISABLELW_CSEC_FALCON_IRQSCMASK_TRACE_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_trace_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_irqscmask_trace_fieldNT dev_sec_csb_ada__lw_csec_falcon_irqscmask_trace_fieldN
  = {1, 39, 76};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_exci_excause_fieldSS[657];
const dev_sec_csb_ada__Tlw_csec_falcon_exci_excause_fieldSS dev_sec_csb_ada__lw_csec_falcon_exci_excause_fieldS =
  "LW_CSEC_FALCON_EXCI_EXCAUSE_TRAP0LW_CSEC_FALCON_EXCI_EXCAUSE_TRAP1LW_CSEC_FALCON_EXCI_EXCAUSE_TRAP2LW_CSEC_FALCON_EXCI_EXCAUSE_TRAP3LW_CSEC_FALCON_EXCI_EXCAUSE_ILL_INSLW_CSEC_FALCON_EXCI_EXCAUSE_ILW_INSLW_CSEC_FALCON_EXCI_EXCAUSE_MISS_INSLW_CSEC_FALCON_EXCI_EXCAUSE_DHIT_INSLW_CSEC_FALCON_EXCI_EXCAUSE_SP_OVERFLOWLW_CSEC_FALCON_EXCI_EXCAUSE_BRKPT_INSLW_CSEC_FALCON_EXCI_EXCAUSE_DMEM_MISS_INSLW_CSEC_FALCON_EXCI_EXCAUSE_DMEM_DHIT_INSLW_CSEC_FALCON_EXCI_EXCAUSE_DMEM_PAFAULT_INSLW_CSEC_FALCON_EXCI_EXCAUSE_DMEM_PERMISSION_INSLW_CSEC_FALCON_EXCI_EXCAUSE_BROM_CALL_INSLW_CSEC_FALCON_EXCI_EXCAUSE_KMEM_VIOLATION_INSLW_CSEC_FALCON_EXCI_EXCAUSE_BMEM_PERMISSION_INS";
typedef integer_16 dev_sec_csb_ada__Tlw_csec_falcon_exci_excause_fieldNT[18];
const dev_sec_csb_ada__Tlw_csec_falcon_exci_excause_fieldNT dev_sec_csb_ada__lw_csec_falcon_exci_excause_fieldN = {
  1, 34, 67, 100, 133, 168, 203, 239, 275, 314, 351, 392, 433, 477, 524, 565, 611, 658};
typedef dev_sec_csb_ada__lw_csec_falcon_exci_excause_field dev_sec_csb_ada__Tlw_csec_falcon_exci_excause_fieldAT[17];
const dev_sec_csb_ada__Tlw_csec_falcon_exci_excause_fieldAT dev_sec_csb_ada__lw_csec_falcon_exci_excause_fieldA = {
  0, 1, 2, 3, 8, 9, 10, 11, 13, 15, 16, 17, 18, 19, 21, 22, 23};
extern integer dev_sec_csb_ada__lw_csec_falcon_exci_excause_fieldRP(dev_sec_csb_ada__lw_csec_falcon_exci_excause_field A, boolean F);
#ifdef IN_ADA_BODY
integer dev_sec_csb_ada__lw_csec_falcon_exci_excause_fieldRP(dev_sec_csb_ada__lw_csec_falcon_exci_excause_field A, boolean F) {
  switch (((system__unsigned_types__unsigned)(A))) {
    case 0U:
      return (0);
      break;
    case 1U:
      return (1);
      break;
    case 2U:
      return (2);
      break;
    case 3U:
      return (3);
      break;
    case 8U:
      return (4);
      break;
    case 9U:
      return (5);
      break;
    case 10U:
      return (6);
      break;
    case 11U:
      return (7);
      break;
    case 13U:
      return (8);
      break;
    case 15U:
      return (9);
      break;
    case 16U:
      return (10);
      break;
    case 17U:
      return (11);
      break;
    case 18U:
      return (12);
      break;
    case 19U:
      return (13);
      break;
    case 21U:
      return (14);
      break;
    case 22U:
      return (15);
      break;
    case 23U:
      return (16);
      break;
    default:
      return (-1);
      break;
  }
}
#endif /* IN_ADA_BODY */
typedef character dev_sec_csb_ada__Tlw_csec_falcon_svec_spr_sigpass_fieldSS[73];
const dev_sec_csb_ada__Tlw_csec_falcon_svec_spr_sigpass_fieldSS dev_sec_csb_ada__lw_csec_falcon_svec_spr_sigpass_fieldS
  = "LW_CSEC_FALCON_SVEC_SPR_SIGPASS_FALSELW_CSEC_FALCON_SVEC_SPR_SIGPASS_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_svec_spr_sigpass_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_svec_spr_sigpass_fieldNT dev_sec_csb_ada__lw_csec_falcon_svec_spr_sigpass_fieldN
  = {1, 38, 74};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_cpuctl_iilwal_fieldSS[67];
const dev_sec_csb_ada__Tlw_csec_falcon_cpuctl_iilwal_fieldSS dev_sec_csb_ada__lw_csec_falcon_cpuctl_iilwal_fieldS =
  "LW_CSEC_FALCON_CPUCTL_IILWAL_FALSELW_CSEC_FALCON_CPUCTL_IILWAL_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_cpuctl_iilwal_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_cpuctl_iilwal_fieldNT dev_sec_csb_ada__lw_csec_falcon_cpuctl_iilwal_fieldN = {
  1, 35, 68};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_cpuctl_startcpu_fieldSS[71];
const dev_sec_csb_ada__Tlw_csec_falcon_cpuctl_startcpu_fieldSS dev_sec_csb_ada__lw_csec_falcon_cpuctl_startcpu_fieldS
  = "LW_CSEC_FALCON_CPUCTL_STARTCPU_FALSELW_CSEC_FALCON_CPUCTL_STARTCPU_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_cpuctl_startcpu_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_cpuctl_startcpu_fieldNT dev_sec_csb_ada__lw_csec_falcon_cpuctl_startcpu_fieldN
  = {1, 37, 72};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_cpuctl_sreset_fieldSS[67];
const dev_sec_csb_ada__Tlw_csec_falcon_cpuctl_sreset_fieldSS dev_sec_csb_ada__lw_csec_falcon_cpuctl_sreset_fieldS =
  "LW_CSEC_FALCON_CPUCTL_SRESET_FALSELW_CSEC_FALCON_CPUCTL_SRESET_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_cpuctl_sreset_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_cpuctl_sreset_fieldNT dev_sec_csb_ada__lw_csec_falcon_cpuctl_sreset_fieldN = {
  1, 35, 68};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_cpuctl_hreset_fieldSS[67];
const dev_sec_csb_ada__Tlw_csec_falcon_cpuctl_hreset_fieldSS dev_sec_csb_ada__lw_csec_falcon_cpuctl_hreset_fieldS =
  "LW_CSEC_FALCON_CPUCTL_HRESET_FALSELW_CSEC_FALCON_CPUCTL_HRESET_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_cpuctl_hreset_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_cpuctl_hreset_fieldNT dev_sec_csb_ada__lw_csec_falcon_cpuctl_hreset_fieldN = {
  1, 35, 68};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_cpuctl_halted_fieldSS[67];
const dev_sec_csb_ada__Tlw_csec_falcon_cpuctl_halted_fieldSS dev_sec_csb_ada__lw_csec_falcon_cpuctl_halted_fieldS =
  "LW_CSEC_FALCON_CPUCTL_HALTED_FALSELW_CSEC_FALCON_CPUCTL_HALTED_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_cpuctl_halted_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_cpuctl_halted_fieldNT dev_sec_csb_ada__lw_csec_falcon_cpuctl_halted_fieldN = {
  1, 35, 68};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_cpuctl_stopped_fieldSS[69];
const dev_sec_csb_ada__Tlw_csec_falcon_cpuctl_stopped_fieldSS dev_sec_csb_ada__lw_csec_falcon_cpuctl_stopped_fieldS =
  "LW_CSEC_FALCON_CPUCTL_STOPPED_FALSELW_CSEC_FALCON_CPUCTL_STOPPED_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_cpuctl_stopped_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_cpuctl_stopped_fieldNT dev_sec_csb_ada__lw_csec_falcon_cpuctl_stopped_fieldN = {
  1, 36, 70};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_exterrstat_stat_fieldSS[77];
const dev_sec_csb_ada__Tlw_csec_falcon_exterrstat_stat_fieldSS dev_sec_csb_ada__lw_csec_falcon_exterrstat_stat_fieldS
  = "LW_CSEC_FALCON_EXTERRSTAT_STAT_ACK_POSLW_CSEC_FALCON_EXTERRSTAT_STAT_ACK_TOUT";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_exterrstat_stat_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_exterrstat_stat_fieldNT dev_sec_csb_ada__lw_csec_falcon_exterrstat_stat_fieldN
  = {1, 39, 78};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_engid_familyid_fieldSS[418];
const dev_sec_csb_ada__Tlw_csec_falcon_engid_familyid_fieldSS dev_sec_csb_ada__lw_csec_falcon_engid_familyid_fieldS =
  "LW_CSEC_FALCON_ENGID_FAMILYID_SECLW_CSEC_FALCON_ENGID_FAMILYID_DPULW_CSEC_FALCON_ENGID_FAMILYID_LWDECLW_CSEC_FALCON_ENGID_FAMILYID_PWR_PMULW_CSEC_FALCON_ENGID_FAMILYID_FBFACLONLW_CSEC_FALCON_ENGID_FAMILYID_LWENCLW_CSEC_FALCON_ENGID_FAMILYID_GPCCSLW_CSEC_FALCON_ENGID_FAMILYID_FECSLW_CSEC_FALCON_ENGID_FAMILYID_MINIONLW_CSEC_FALCON_ENGID_FAMILYID_XUSBLW_CSEC_FALCON_ENGID_FAMILYID_GSPLW_CSEC_FALCON_ENGID_FAMILYID_LWJPG";
typedef integer_16 dev_sec_csb_ada__Tlw_csec_falcon_engid_familyid_fieldNT[13];
const dev_sec_csb_ada__Tlw_csec_falcon_engid_familyid_fieldNT dev_sec_csb_ada__lw_csec_falcon_engid_familyid_fieldN = {
  1, 34, 67, 102, 139, 177, 212, 247, 281, 317, 351, 384, 419};
typedef dev_sec_csb_ada__lw_csec_falcon_engid_familyid_field dev_sec_csb_ada__Tlw_csec_falcon_engid_familyid_fieldAT[
  1];
const dev_sec_csb_ada__Tlw_csec_falcon_engid_familyid_fieldAT dev_sec_csb_ada__lw_csec_falcon_engid_familyid_fieldA = {
  1};
extern integer dev_sec_csb_ada__lw_csec_falcon_engid_familyid_fieldRP(dev_sec_csb_ada__lw_csec_falcon_engid_familyid_field A, boolean F);
#ifdef IN_ADA_BODY
integer dev_sec_csb_ada__lw_csec_falcon_engid_familyid_fieldRP(dev_sec_csb_ada__lw_csec_falcon_engid_familyid_field A, boolean F) {
  if (((system__unsigned_types__unsigned)(A)) >= 1U && ((system__unsigned_types__unsigned)(A)) <= 12U) {
    return ((integer)(((system__unsigned_types__unsigned)(A)) - 1U));
  }
  else {
    return (-1);
  }
}
#endif /* IN_ADA_BODY */
typedef character dev_sec_csb_ada__Tlw_csec_falcon_imemc_sec_atomic_fieldSS[73];
const dev_sec_csb_ada__Tlw_csec_falcon_imemc_sec_atomic_fieldSS dev_sec_csb_ada__lw_csec_falcon_imemc_sec_atomic_fieldS
  = "LW_CSEC_FALCON_IMEMC_SEC_ATOMIC_FALSELW_CSEC_FALCON_IMEMC_SEC_ATOMIC_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_imemc_sec_atomic_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_imemc_sec_atomic_fieldNT dev_sec_csb_ada__lw_csec_falcon_imemc_sec_atomic_fieldN
  = {1, 38, 74};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_imemc_sec_wr_vio_fieldSS[73];
const dev_sec_csb_ada__Tlw_csec_falcon_imemc_sec_wr_vio_fieldSS dev_sec_csb_ada__lw_csec_falcon_imemc_sec_wr_vio_fieldS
  = "LW_CSEC_FALCON_IMEMC_SEC_WR_VIO_FALSELW_CSEC_FALCON_IMEMC_SEC_WR_VIO_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_imemc_sec_wr_vio_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_imemc_sec_wr_vio_fieldNT dev_sec_csb_ada__lw_csec_falcon_imemc_sec_wr_vio_fieldN
  = {1, 38, 74};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_imemc_sec_lock_fieldSS[69];
const dev_sec_csb_ada__Tlw_csec_falcon_imemc_sec_lock_fieldSS dev_sec_csb_ada__lw_csec_falcon_imemc_sec_lock_fieldS =
  "LW_CSEC_FALCON_IMEMC_SEC_LOCK_FALSELW_CSEC_FALCON_IMEMC_SEC_LOCK_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_imemc_sec_lock_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_imemc_sec_lock_fieldNT dev_sec_csb_ada__lw_csec_falcon_imemc_sec_lock_fieldN = {
  1, 36, 70};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_dmemc_miss_fieldSS[61];
const dev_sec_csb_ada__Tlw_csec_falcon_dmemc_miss_fieldSS dev_sec_csb_ada__lw_csec_falcon_dmemc_miss_fieldS =
  "LW_CSEC_FALCON_DMEMC_MISS_FALSELW_CSEC_FALCON_DMEMC_MISS_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_dmemc_miss_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_dmemc_miss_fieldNT dev_sec_csb_ada__lw_csec_falcon_dmemc_miss_fieldN = {1, 32,
  62};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_dmemc_multihit_fieldSS[69];
const dev_sec_csb_ada__Tlw_csec_falcon_dmemc_multihit_fieldSS dev_sec_csb_ada__lw_csec_falcon_dmemc_multihit_fieldS =
  "LW_CSEC_FALCON_DMEMC_MULTIHIT_FALSELW_CSEC_FALCON_DMEMC_MULTIHIT_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_dmemc_multihit_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_dmemc_multihit_fieldNT dev_sec_csb_ada__lw_csec_falcon_dmemc_multihit_fieldN = {
  1, 36, 70};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_dmemc_lvlerr_fieldSS[65];
const dev_sec_csb_ada__Tlw_csec_falcon_dmemc_lvlerr_fieldSS dev_sec_csb_ada__lw_csec_falcon_dmemc_lvlerr_fieldS =
  "LW_CSEC_FALCON_DMEMC_LVLERR_FALSELW_CSEC_FALCON_DMEMC_LVLERR_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_falcon_dmemc_lvlerr_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_falcon_dmemc_lvlerr_fieldNT dev_sec_csb_ada__lw_csec_falcon_dmemc_lvlerr_fieldN = {
  1, 34, 66};
typedef character dev_sec_csb_ada__Tlw_csec_falcon_vhrcfg_base_val_fieldSS[177];
const dev_sec_csb_ada__Tlw_csec_falcon_vhrcfg_base_val_fieldSS dev_sec_csb_ada__lw_csec_falcon_vhrcfg_base_val_fieldS
  =
  "LW_CSEC_FALCON_VHRCFG_BASE_VAL_DEFTLW_CSEC_FALCON_VHRCFG_BASE_VAL_SECLW_CSEC_FALCON_VHRCFG_BASE_VAL_PWR_PMULW_CSEC_FALCON_VHRCFG_BASE_VAL_LWDECLW_CSEC_FALCON_VHRCFG_BASE_VAL_GSP";
typedef integer_16 dev_sec_csb_ada__Tlw_csec_falcon_vhrcfg_base_val_fieldNT[6];
const dev_sec_csb_ada__Tlw_csec_falcon_vhrcfg_base_val_fieldNT dev_sec_csb_ada__lw_csec_falcon_vhrcfg_base_val_fieldN
  = {1, 36, 70, 108, 144, 178};
typedef dev_sec_csb_ada__lw_csec_falcon_vhrcfg_base_val_field dev_sec_csb_ada__Tlw_csec_falcon_vhrcfg_base_val_fieldAT[
  5];
const dev_sec_csb_ada__Tlw_csec_falcon_vhrcfg_base_val_fieldAT dev_sec_csb_ada__lw_csec_falcon_vhrcfg_base_val_fieldA
  = {0, 33280, 33776, 34272, 34528};
extern integer dev_sec_csb_ada__lw_csec_falcon_vhrcfg_base_val_fieldRP(dev_sec_csb_ada__lw_csec_falcon_vhrcfg_base_val_field A, boolean F);
#ifdef IN_ADA_BODY
integer dev_sec_csb_ada__lw_csec_falcon_vhrcfg_base_val_fieldRP(dev_sec_csb_ada__lw_csec_falcon_vhrcfg_base_val_field A, boolean F) {
  switch (((system__unsigned_types__unsigned)(A))) {
    case 0U:
      return (0);
      break;
    case 33280U:
      return (1);
      break;
    case 33776U:
      return (2);
      break;
    case 34272U:
      return (3);
      break;
    case 34528U:
      return (4);
      break;
    default:
      return (-1);
      break;
  }
}
#endif /* IN_ADA_BODY */
typedef character dev_sec_csb_ada__Tlw_csec_scp_ctl1_seq_clear_fieldSS[65];
const dev_sec_csb_ada__Tlw_csec_scp_ctl1_seq_clear_fieldSS dev_sec_csb_ada__lw_csec_scp_ctl1_seq_clear_fieldS =
  "LW_CSEC_SCP_CTL1_SEQ_CLEAR_IDLELW_CSEC_SCP_CTL1_SEQ_CLEAR_PENDING";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_scp_ctl1_seq_clear_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_scp_ctl1_seq_clear_fieldNT dev_sec_csb_ada__lw_csec_scp_ctl1_seq_clear_fieldN = {1,
  32, 66};
typedef character dev_sec_csb_ada__Tlw_csec_scp_ctl1_pipe_reset_fieldSS[67];
const dev_sec_csb_ada__Tlw_csec_scp_ctl1_pipe_reset_fieldSS dev_sec_csb_ada__lw_csec_scp_ctl1_pipe_reset_fieldS =
  "LW_CSEC_SCP_CTL1_PIPE_RESET_IDLELW_CSEC_SCP_CTL1_PIPE_RESET_PENDING";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_scp_ctl1_pipe_reset_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_scp_ctl1_pipe_reset_fieldNT dev_sec_csb_ada__lw_csec_scp_ctl1_pipe_reset_fieldN = {
  1, 33, 68};
typedef character dev_sec_csb_ada__Tlw_csec_scp_ctl1_rng_fake_mode_fieldSS[77];
const dev_sec_csb_ada__Tlw_csec_scp_ctl1_rng_fake_mode_fieldSS dev_sec_csb_ada__lw_csec_scp_ctl1_rng_fake_mode_fieldS
  = "LW_CSEC_SCP_CTL1_RNG_FAKE_MODE_DISABLEDLW_CSEC_SCP_CTL1_RNG_FAKE_MODE_ENABLED";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_scp_ctl1_rng_fake_mode_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_scp_ctl1_rng_fake_mode_fieldNT dev_sec_csb_ada__lw_csec_scp_ctl1_rng_fake_mode_fieldN
  = {1, 40, 78};
typedef character dev_sec_csb_ada__Tlw_csec_scp_ctl1_rng_en_fieldSS[63];
const dev_sec_csb_ada__Tlw_csec_scp_ctl1_rng_en_fieldSS dev_sec_csb_ada__lw_csec_scp_ctl1_rng_en_fieldS =
  "LW_CSEC_SCP_CTL1_RNG_EN_DISABLEDLW_CSEC_SCP_CTL1_RNG_EN_ENABLED";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_scp_ctl1_rng_en_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_scp_ctl1_rng_en_fieldNT dev_sec_csb_ada__lw_csec_scp_ctl1_rng_en_fieldN = {1, 33, 64};
typedef character dev_sec_csb_ada__Tlw_csec_scp_ctl1_sf_fetch_as_zero_fieldSS[83];
const dev_sec_csb_ada__Tlw_csec_scp_ctl1_sf_fetch_as_zero_fieldSS dev_sec_csb_ada__lw_csec_scp_ctl1_sf_fetch_as_zero_fieldS
  = "LW_CSEC_SCP_CTL1_SF_FETCH_AS_ZERO_DISABLEDLW_CSEC_SCP_CTL1_SF_FETCH_AS_ZERO_ENABLED";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_scp_ctl1_sf_fetch_as_zero_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_scp_ctl1_sf_fetch_as_zero_fieldNT dev_sec_csb_ada__lw_csec_scp_ctl1_sf_fetch_as_zero_fieldN
  = {1, 43, 84};
typedef character dev_sec_csb_ada__Tlw_csec_scp_ctl1_sf_fetch_bypass_fieldSS[81];
const dev_sec_csb_ada__Tlw_csec_scp_ctl1_sf_fetch_bypass_fieldSS dev_sec_csb_ada__lw_csec_scp_ctl1_sf_fetch_bypass_fieldS
  = "LW_CSEC_SCP_CTL1_SF_FETCH_BYPASS_DISABLEDLW_CSEC_SCP_CTL1_SF_FETCH_BYPASS_ENABLED";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_scp_ctl1_sf_fetch_bypass_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_scp_ctl1_sf_fetch_bypass_fieldNT dev_sec_csb_ada__lw_csec_scp_ctl1_sf_fetch_bypass_fieldN
  = {1, 42, 82};
typedef character dev_sec_csb_ada__Tlw_csec_scp_ctl1_sf_push_bypass_fieldSS[79];
const dev_sec_csb_ada__Tlw_csec_scp_ctl1_sf_push_bypass_fieldSS dev_sec_csb_ada__lw_csec_scp_ctl1_sf_push_bypass_fieldS
  = "LW_CSEC_SCP_CTL1_SF_PUSH_BYPASS_DISABLEDLW_CSEC_SCP_CTL1_SF_PUSH_BYPASS_ENABLED";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_scp_ctl1_sf_push_bypass_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_scp_ctl1_sf_push_bypass_fieldNT dev_sec_csb_ada__lw_csec_scp_ctl1_sf_push_bypass_fieldN
  = {1, 41, 80};
typedef character dev_sec_csb_ada__Tlw_csec_scp_ctl_stat_sboot_fieldSS[63];
const dev_sec_csb_ada__Tlw_csec_scp_ctl_stat_sboot_fieldSS dev_sec_csb_ada__lw_csec_scp_ctl_stat_sboot_fieldS =
  "LW_CSEC_SCP_CTL_STAT_SBOOT_FALSELW_CSEC_SCP_CTL_STAT_SBOOT_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_scp_ctl_stat_sboot_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_scp_ctl_stat_sboot_fieldNT dev_sec_csb_ada__lw_csec_scp_ctl_stat_sboot_fieldN = {1,
  33, 64};
typedef character dev_sec_csb_ada__Tlw_csec_scp_ctl_stat_hsmode_fieldSS[65];
const dev_sec_csb_ada__Tlw_csec_scp_ctl_stat_hsmode_fieldSS dev_sec_csb_ada__lw_csec_scp_ctl_stat_hsmode_fieldS =
  "LW_CSEC_SCP_CTL_STAT_HSMODE_FALSELW_CSEC_SCP_CTL_STAT_HSMODE_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_scp_ctl_stat_hsmode_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_scp_ctl_stat_hsmode_fieldNT dev_sec_csb_ada__lw_csec_scp_ctl_stat_hsmode_fieldN = {
  1, 34, 66};
typedef character dev_sec_csb_ada__Tlw_csec_scp_ctl_stat_aes_scc_dis_fieldSS[75];
const dev_sec_csb_ada__Tlw_csec_scp_ctl_stat_aes_scc_dis_fieldSS dev_sec_csb_ada__lw_csec_scp_ctl_stat_aes_scc_dis_fieldS
  = "LW_CSEC_SCP_CTL_STAT_AES_SCC_DIS_FALSELW_CSEC_SCP_CTL_STAT_AES_SCC_DIS_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_scp_ctl_stat_aes_scc_dis_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_scp_ctl_stat_aes_scc_dis_fieldNT dev_sec_csb_ada__lw_csec_scp_ctl_stat_aes_scc_dis_fieldN
  = {1, 39, 76};
typedef character dev_sec_csb_ada__Tlw_csec_scp_rndctl11_rand_sample_select_a_fieldSS[186];
const dev_sec_csb_ada__Tlw_csec_scp_rndctl11_rand_sample_select_a_fieldSS dev_sec_csb_ada__lw_csec_scp_rndctl11_rand_sample_select_a_fieldS
  =
  "LW_CSEC_SCP_RNDCTL11_RAND_SAMPLE_SELECT_A_OSCLW_CSEC_SCP_RNDCTL11_RAND_SAMPLE_SELECT_A_AUTOCALLW_CSEC_SCP_RNDCTL11_RAND_SAMPLE_SELECT_A_LFSRLW_CSEC_SCP_RNDCTL11_RAND_SAMPLE_SELECT_A_ZERO";
typedef integer_16 dev_sec_csb_ada__Tlw_csec_scp_rndctl11_rand_sample_select_a_fieldNT[5];
const dev_sec_csb_ada__Tlw_csec_scp_rndctl11_rand_sample_select_a_fieldNT dev_sec_csb_ada__lw_csec_scp_rndctl11_rand_sample_select_a_fieldN
  = {1, 46, 95, 141, 187};
typedef character dev_sec_csb_ada__Tlw_csec_scp_rndctl11_rand_sample_select_b_fieldSS[186];
const dev_sec_csb_ada__Tlw_csec_scp_rndctl11_rand_sample_select_b_fieldSS dev_sec_csb_ada__lw_csec_scp_rndctl11_rand_sample_select_b_fieldS
  =
  "LW_CSEC_SCP_RNDCTL11_RAND_SAMPLE_SELECT_B_OSCLW_CSEC_SCP_RNDCTL11_RAND_SAMPLE_SELECT_B_AUTOCALLW_CSEC_SCP_RNDCTL11_RAND_SAMPLE_SELECT_B_LFSRLW_CSEC_SCP_RNDCTL11_RAND_SAMPLE_SELECT_B_ZERO";
typedef integer_16 dev_sec_csb_ada__Tlw_csec_scp_rndctl11_rand_sample_select_b_fieldNT[5];
const dev_sec_csb_ada__Tlw_csec_scp_rndctl11_rand_sample_select_b_fieldNT dev_sec_csb_ada__lw_csec_scp_rndctl11_rand_sample_select_b_fieldN
  = {1, 46, 95, 141, 187};
typedef character dev_sec_csb_ada__Tlw_csec_scp_rndctl11_autocal_safe_mode_fieldSS[91];
const dev_sec_csb_ada__Tlw_csec_scp_rndctl11_autocal_safe_mode_fieldSS dev_sec_csb_ada__lw_csec_scp_rndctl11_autocal_safe_mode_fieldS
  = "LW_CSEC_SCP_RNDCTL11_AUTOCAL_SAFE_MODE_DISABLELW_CSEC_SCP_RNDCTL11_AUTOCAL_SAFE_MODE_ENABLE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_scp_rndctl11_autocal_safe_mode_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_scp_rndctl11_autocal_safe_mode_fieldNT dev_sec_csb_ada__lw_csec_scp_rndctl11_autocal_safe_mode_fieldN
  = {1, 47, 92};
typedef character dev_sec_csb_ada__Tlw_csec_bar0_csr_cmd_fieldSS[81];
const dev_sec_csb_ada__Tlw_csec_bar0_csr_cmd_fieldSS dev_sec_csb_ada__lw_csec_bar0_csr_cmd_fieldS =
  "LW_CSEC_BAR0_CSR_CMD_UNDEFINEDLW_CSEC_BAR0_CSR_CMD_READLW_CSEC_BAR0_CSR_CMD_WRITE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_bar0_csr_cmd_fieldNT[4];
const dev_sec_csb_ada__Tlw_csec_bar0_csr_cmd_fieldNT dev_sec_csb_ada__lw_csec_bar0_csr_cmd_fieldN = {1, 31, 56, 82};
typedef character dev_sec_csb_ada__Tlw_csec_bar0_csr_xact_check_fieldSS[65];
const dev_sec_csb_ada__Tlw_csec_bar0_csr_xact_check_fieldSS dev_sec_csb_ada__lw_csec_bar0_csr_xact_check_fieldS =
  "LW_CSEC_BAR0_CSR_XACT_CHECK_FALSELW_CSEC_BAR0_CSR_XACT_CHECK_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_bar0_csr_xact_check_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_bar0_csr_xact_check_fieldNT dev_sec_csb_ada__lw_csec_bar0_csr_xact_check_fieldN = {
  1, 34, 66};
typedef character dev_sec_csb_ada__Tlw_csec_bar0_csr_xact_stalled_fieldSS[69];
const dev_sec_csb_ada__Tlw_csec_bar0_csr_xact_stalled_fieldSS dev_sec_csb_ada__lw_csec_bar0_csr_xact_stalled_fieldS =
  "LW_CSEC_BAR0_CSR_XACT_STALLED_FALSELW_CSEC_BAR0_CSR_XACT_STALLED_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_bar0_csr_xact_stalled_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_bar0_csr_xact_stalled_fieldNT dev_sec_csb_ada__lw_csec_bar0_csr_xact_stalled_fieldN = {
  1, 36, 70};
typedef character dev_sec_csb_ada__Tlw_csec_bar0_csr_xact_finished_fieldSS[71];
const dev_sec_csb_ada__Tlw_csec_bar0_csr_xact_finished_fieldSS dev_sec_csb_ada__lw_csec_bar0_csr_xact_finished_fieldS
  = "LW_CSEC_BAR0_CSR_XACT_FINISHED_FALSELW_CSEC_BAR0_CSR_XACT_FINISHED_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_bar0_csr_xact_finished_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_bar0_csr_xact_finished_fieldNT dev_sec_csb_ada__lw_csec_bar0_csr_xact_finished_fieldN
  = {1, 37, 72};
typedef character dev_sec_csb_ada__Tlw_csec_bar0_csr_status_fieldSS[139];
const dev_sec_csb_ada__Tlw_csec_bar0_csr_status_fieldSS dev_sec_csb_ada__lw_csec_bar0_csr_status_fieldS =
  "LW_CSEC_BAR0_CSR_STATUS_IDLELW_CSEC_BAR0_CSR_STATUS_BUSYLW_CSEC_BAR0_CSR_STATUS_TMOUTLW_CSEC_BAR0_CSR_STATUS_DISLW_CSEC_BAR0_CSR_STATUS_ERR";
typedef integer_16 dev_sec_csb_ada__Tlw_csec_bar0_csr_status_fieldNT[6];
const dev_sec_csb_ada__Tlw_csec_bar0_csr_status_fieldNT dev_sec_csb_ada__lw_csec_bar0_csr_status_fieldN = {1, 29, 57,
  86, 113, 140};
typedef character dev_sec_csb_ada__Tlw_csec_bar0_csr_warn_fieldSS[65];
const dev_sec_csb_ada__Tlw_csec_bar0_csr_warn_fieldSS dev_sec_csb_ada__lw_csec_bar0_csr_warn_fieldS =
  "LW_CSEC_BAR0_CSR_WARN_CLEANLW_CSEC_BAR0_CSR_WARN_NEW_CMD_WHEN_WIP";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_bar0_csr_warn_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_bar0_csr_warn_fieldNT dev_sec_csb_ada__lw_csec_bar0_csr_warn_fieldN = {1, 28, 66};
typedef character dev_sec_csb_ada__Tlw_csec_bar0_csr_halted_fieldSS[57];
const dev_sec_csb_ada__Tlw_csec_bar0_csr_halted_fieldSS dev_sec_csb_ada__lw_csec_bar0_csr_halted_fieldS =
  "LW_CSEC_BAR0_CSR_HALTED_FALSELW_CSEC_BAR0_CSR_HALTED_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_bar0_csr_halted_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_bar0_csr_halted_fieldNT dev_sec_csb_ada__lw_csec_bar0_csr_halted_fieldN = {1, 30, 58};
typedef character dev_sec_csb_ada__Tlw_csec_bar0_csr_trig_fieldSS[53];
const dev_sec_csb_ada__Tlw_csec_bar0_csr_trig_fieldSS dev_sec_csb_ada__lw_csec_bar0_csr_trig_fieldS =
  "LW_CSEC_BAR0_CSR_TRIG_FALSELW_CSEC_BAR0_CSR_TRIG_TRUE";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_bar0_csr_trig_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_bar0_csr_trig_fieldNT dev_sec_csb_ada__lw_csec_bar0_csr_trig_fieldN = {1, 28, 54};
typedef character dev_sec_csb_ada__Tlw_csec_bar0_tmout_cycles_fieldSS[60];
const dev_sec_csb_ada__Tlw_csec_bar0_tmout_cycles_fieldSS dev_sec_csb_ada__lw_csec_bar0_tmout_cycles_fieldS =
  "LW_CSEC_BAR0_TMOUT_CYCLES_INITLW_CSEC_BAR0_TMOUT_CYCLES_PROD";
typedef integer_8 dev_sec_csb_ada__Tlw_csec_bar0_tmout_cycles_fieldNT[3];
const dev_sec_csb_ada__Tlw_csec_bar0_tmout_cycles_fieldNT dev_sec_csb_ada__lw_csec_bar0_tmout_cycles_fieldN = {1, 31,
  61};
typedef dev_sec_csb_ada__lw_csec_bar0_tmout_cycles_field dev_sec_csb_ada__Tlw_csec_bar0_tmout_cycles_fieldAT[2];
const dev_sec_csb_ada__Tlw_csec_bar0_tmout_cycles_fieldAT dev_sec_csb_ada__lw_csec_bar0_tmout_cycles_fieldA = {0,
  20000000};
extern integer dev_sec_csb_ada__lw_csec_bar0_tmout_cycles_fieldRP(dev_sec_csb_ada__lw_csec_bar0_tmout_cycles_field A, boolean F);
#ifdef IN_ADA_BODY
integer dev_sec_csb_ada__lw_csec_bar0_tmout_cycles_fieldRP(dev_sec_csb_ada__lw_csec_bar0_tmout_cycles_field A, boolean F) {
  switch (((system__unsigned_types__unsigned)(A))) {
    case 0U:
      return (0);
      break;
    case 20000000U:
      return (1);
      break;
    default:
      return (-1);
      break;
  }
}
#endif /* IN_ADA_BODY */
