library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity DivClock is
    Port (
        clk_in  : in  STD_LOGIC;  -- Clock input
        reset   : in  STD_LOGIC;  -- Reset input
        clk_out : out STD_LOGIC   -- Clock output (divided clock)
    );
end Clock;

architecture Behavioral of DivClock is
    signal counter : integer := 0;
    signal clk_div : STD_LOGIC := '0';
    constant DIVISOR : integer := 10; -- Change this value to divide by a different number
begin
    process(clk_in, reset)
    begin
        if reset = '1' then
            counter <= 0;
            clk_div <= '0';
        elsif rising_edge(clk_in) then
            if counter = (DIVISOR / 2) - 1 then
                clk_div <= not clk_div;
                counter <= 0;
            else
                counter <= counter + 1;
            end if;
        end if;
    end process;

    clk_out <= clk_div;

end Behavioral;
