# File generated by zNetgen_XDC_SORTOR on Wed May 14 19:20:00 2025


########## settings :
#XDC=design_fw.zdc
#xdc_lib lib_zs5_xdc:ts_clockgen_fmdc2_24
set DRIVER_CLK_PERIOD 100
set MASTER_CLK_PERIOD 20
set DRIVER_CLK_DIVISION [expr int(ceil([expr 100 / 20 ]))]
set DRIVER_CLK_PERIOD_EDGES [expr int($DRIVER_CLK_DIVISION * 2)]
set DRIVER_CLK_NEGEDGE [expr $DRIVER_CLK_PERIOD_EDGES - 2]
#XDC=design_pclk.zdc
set LOW_TIME  [expr (($DRIVER_CLK_PERIOD_EDGES - $DRIVER_CLK_NEGEDGE) * $MASTER_CLK_PERIOD /2)] 
set HIGH_TIME [expr ($DRIVER_CLK_PERIOD - $LOW_TIME)] 


########## clock :
#XDC=design_fw.zdc
#xdc_lib lib_zs5_xcvup_12c_19_v2_xdc:f01_ddr4_ctrl_128x1024_0
create_clock -name design_U0_M0_F1_U0_M0_F1_core_core_chip_dut_icore_sys_ialb_mss_mem_u_rgon0_mem_inst_u_alb_mss_mem_ram_mem_r_i_ZRM_ctrl_wrapper_sys_clk -period 5.000 [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/iii_sys_clk]
set_clock_groups -asynchronous -name GRP_design_U0_M0_F1_U0_M0_F1_core_core_chip_dut_icore_sys_ialb_mss_mem_u_rgon0_mem_inst_u_alb_mss_mem_ram_mem_r_i_ZRM_ctrl_wrapper_sys_clk -group [get_clocks -include_generated_clocks design_U0_M0_F1_U0_M0_F1_core_core_chip_dut_icore_sys_ialb_mss_mem_u_rgon0_mem_inst_u_alb_mss_mem_ram_mem_r_i_ZRM_ctrl_wrapper_sys_clk]
set_property CLOCK_DELAY_GROUP CDG_design_U0_M0_F1_U0_M0_F1_core_core_chip_dut_icore_sys_ialb_mss_mem_u_rgon0_mem_inst_u_alb_mss_mem_ram_mem_r_i_ZRM_ctrl_wrapper_mmcm_clkout_all [get_nets -of_objects [get_pins -filter {REF_PIN_NAME==O} -of_objects  [get_cells -of_objects  [get_pins -leaf -filter {REF_NAME==BUFGCE} -of_objects [get_nets -of_object [get_pins -filter {REF_NAME=~ MMCM* && REF_PIN_NAME=~CLKOUT*} -of_objects [get_clocks -include_generated_clocks design_U0_M0_F1_U0_M0_F1_core_core_chip_dut_icore_sys_ialb_mss_mem_u_rgon0_mem_inst_u_alb_mss_mem_ram_mem_r_i_ZRM_ctrl_wrapper_sys_clk]]]]]]]
#xdc_lib lib_xdc:x_uram_rbwb_ctrl
create_clock -name CLK_smap_clk   -period 10.00     [get_pins {design/x_uram_rbwb_ctrl_ins/wrapper/usr_accesse2/CCLK}]
#xdc_lib lib_zs5_xcvup_12c_19_v2_xdc:f01_fx_macro_bitslice
create_clock -name CLK_sys_idel_clk_in         -period 5.0                                                [get_pins {design/zkprctrl/wrapper/sysclk_dut_zs5/u_xst_wrapper_0/x_bufgctrl_ce_idel_clk_in/I}]
create_clock -name CLK_sys_mclk                -period [expr double(ceil(1000*20))/1000] [get_pins {design/zkprctrl/wrapper/sysclk_dut_zs5/u_xst_wrapper_0/bufgce_sys_mclk/O}]
create_clock -name CLK_sys_xclk_dv4_ref        -period [expr double(ceil(1000*1*4))/1000]     [get_pins {design/zkprctrl/wrapper/sysclk_dut_zs5/u_xst_wrapper_0/sysclk_dut_zs5_xclk/x_bufgctrl_ce_sys_xclk_dv4_ref/O}]
create_clock -name CLK_gt_refclk_221        -period 5.000 [get_pins {design/zkprctrl/wrapper/fx_macro_zs5_mgt_refclk_221/*ibufds_gte4/O}]
create_clock -name CLK_gt_refclk_221_fabric -period 5.000 [get_pins {design/zkprctrl/wrapper/fx_macro_zs5_mgt_refclk_221/*ibufds_gte4/ODIV2}]
create_clock -name CLK_gt_refclk_226        -period 5.000 [get_pins {design/zkprctrl/wrapper/fx_macro_zs5_mgt_refclk_226/*ibufds_gte4/O}]
create_clock -name CLK_gt_refclk_226_fabric -period 5.000 [get_pins {design/zkprctrl/wrapper/fx_macro_zs5_mgt_refclk_226/*ibufds_gte4/ODIV2}]
create_clock -name CLK_gt_refclk_231        -period 5.000 [get_pins {design/zkprctrl/wrapper/fx_macro_zs5_mgt_refclk_231/*ibufds_gte4/O}]
create_clock -name CLK_gt_refclk_231_fabric -period 5.000 [get_pins {design/zkprctrl/wrapper/fx_macro_zs5_mgt_refclk_231/*ibufds_gte4/ODIV2}]
create_clock -name CLK_gt_refclk_236        -period 5.000 [get_pins {design/zkprctrl/wrapper/fx_macro_zs5_mgt_refclk_236/*ibufds_gte4/O}]
create_clock -name CLK_gt_refclk_236_fabric -period 5.000 [get_pins {design/zkprctrl/wrapper/fx_macro_zs5_mgt_refclk_236/*ibufds_gte4/ODIV2}]
#XDC=bram_clkdomain.zdc
set_property CLOCK_DOMAINS COMMON [get_cells wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[8].ultrascale.RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[7].ultrascale.RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[6].ultrascale.RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[5].ultrascale.RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[4].ultrascale.RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[3].ultrascale.RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[2].ultrascale.RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[1].ultrascale.RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[0].ultrascale.RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[3]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[3].ultrascale.RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[3]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[2].ultrascale.RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[3]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[1].ultrascale.RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[3]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[0].ultrascale.RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[2]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[3].ultrascale.RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[2]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[2].ultrascale.RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[2]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[1].ultrascale.RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[2]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[0].ultrascale.RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[1]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[3].ultrascale.RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[1]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[2].ultrascale.RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[1]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[1].ultrascale.RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[1]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[0].ultrascale.RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[3].ultrascale.RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[2].ultrascale.RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[1].ultrascale.RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[0].ultrascale.RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21802/sqnod1818/sqnod845601/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_16]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21802/sqnod1818/sqnod845601/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_15]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21802/sqnod1818/sqnod845601/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_14]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21802/sqnod1818/sqnod845601/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_13]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21802/sqnod1818/sqnod845601/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_12]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21802/sqnod1818/sqnod845601/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_11]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21802/sqnod1818/sqnod845601/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_10]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21802/sqnod1818/sqnod845601/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_9]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21802/sqnod1818/sqnod845601/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_8]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21802/sqnod1818/sqnod845601/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_7]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21802/sqnod1818/sqnod845601/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_6]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21802/sqnod1818/sqnod845601/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_5]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21802/sqnod1818/sqnod845601/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_4]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21802/sqnod1818/sqnod845601/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_3]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21802/sqnod1818/sqnod845601/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_2]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21802/sqnod1818/sqnod845601/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_1]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21802/sqnod1818/sqnod845601/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_0]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21802/sqnod1818/sqnod845601/memory_base/zMem_multiport_TO_clk_100_RAMB36E1]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21801/sqnod2985/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_1]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21801/sqnod2985/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_0]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21801/sqnod2985/memory_base/zMem_multiport_TO_clk_100_RAMB36E1]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21800/sqnod2985/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_1]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21800/sqnod2985/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_0]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21800/sqnod2985/memory_base/zMem_multiport_TO_clk_100_RAMB36E1]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1445/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_4]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1445/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_3]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1445/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_2]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1445/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_1]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1445/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_0]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1445/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1444/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_4]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1444/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_3]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1444/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_2]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1444/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_1]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1444/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_0]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1444/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1443/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_4]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1443/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_3]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1443/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_2]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1443/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_1]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1443/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_0]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1443/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1442/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_4]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1442/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_3]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1442/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_2]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1442/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_1]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1442/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_0]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1442/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1441/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_4]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1441/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_3]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1441/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_2]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1441/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_1]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1441/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_0]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1441/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1440/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_4]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1440/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_3]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1440/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_2]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1440/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_1]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1440/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_0]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1440/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1439/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_4]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1439/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_3]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1439/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_2]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1439/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_1]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1439/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_0]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1439/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1438/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_4]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1438/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_3]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1438/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_2]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1438/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_1]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1438/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_0]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1438/sqnod256809/memory_base/zMem_multiport_TO_clk_100_RAMB36E1]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12755/sqnod1465/memory_base/zMem_multiport_TO_clk_100_RAMB36E1]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12754/sqnod6249/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_2]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12754/sqnod6249/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_1]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12754/sqnod6249/memory_base/zMem_multiport_TO_clk_100_RAMB36E1_0]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_dummy_slave/i2_axi_slave/slave_xtor/sqnod12754/sqnod6249/memory_base/zMem_multiport_TO_clk_100_RAMB36E1]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/memory_base/zMem_multiport_TO_clk_100_RAMB36E1]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/zcahsrash/zins_cahs/wrapper/cahs_full_table_0/sib_fifo_sync/u_xst_wrapper_0/fifo_fwft_sync/u_xst_wrapper_0/ramb_prim[0]_ultrascale_RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/zcahsrash/zins_cahs/wrapper/cahs_full_table_0/sib_fifo_sync/u_xst_wrapper_0/fifo_fwft_sync/u_xst_wrapper_0/ramb_prim[1]_ultrascale_RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/zcahsrash/zins_cahs/wrapper/cahs_full_table_0/sib_fifo_sync/u_xst_wrapper_0/fifo_fwft_sync/u_xst_wrapper_0/ramb_prim[2]_ultrascale_RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/zcahsrash/zins_cahs/wrapper/cahs_full_table_0/sib_fifo_sync/u_xst_wrapper_0/fifo_fwft_sync/u_xst_wrapper_0/ramb_prim[3]_ultrascale_RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/zcahsrash/zins_cahs/wrapper/cahs_full_table_0/RAMB36E2]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/zcahsrash/zins_rash/wrapper/rash_downstream_sib_0/rash_downstream_sib_decoder_0/rash_downstream_sib_decoder_mask_table_0/ramb18e2_0]
set_property CLOCK_DOMAINS COMMON [get_cells design/U0_M0_F1/U0_M0_F1_core/zcahsrash/zins_rash/wrapper/rash_downstream_sib_0/rash_downstream_sib_decoder_0/rash_downstream_sib_decoder_div_0/ramb18e2_0]
#XDC=port_vivado.zdc
create_property "TDM_ZEBU_INCL_NET"                  net    -type string -description ""
create_property "TDM_ZEBU_INCL_NET"                  pin    -type string -description ""
create_property "TDM_ZEBU_INCL_NET_USEBG"            net    -type string -description "Present (Use) - Absent (Ignore)"
create_property "TDM_ZEBU_INCL_NET_USEBG"            pin    -type string -description "Present (Use) - Absent (Ignore)"
create_property "TDM_ZEBU_FC_BG"                     design -type int    -description "Available Delay Budget for Fully containted Path (Bg)"
create_property "TDM_ZEBU_IS_PDM_MODE"               design -type int    -description "0 (off) or Others (on)"
create_property "TDM_ZEBU_IS_FCVALID_MODE"           design -type int    -description "Needed. 0 (off) - others (on)"
create_property "TDM_ZEBU_IS_PARTIAL_EXC_PATH_MODE"  design -type int    -description "Needed. 0 (off) - others (on)"
create_property "TDM_ZEBU_INST_PREFIX"               design -type string -description "sets the prefix of all TDM inserted instances"
create_property "TDM_ZEBU_NET_PREFIX"                design -type string -description "sets the prefix of all TDM inserted nets"
create_property "TDM_ZEBU_ZDELAY_CLK_NAME"           design -type string -description "Name of System Clock on zDelay Instas in Regular Mode"
create_property "TDM_ZEBU_ZDELAY_CLK_NET"            design -type string -description "Name of System Clock on zDelay Instas in Regular Mode"
create_property "TDM_ZEBU_DUT_CLK_NAME"              design -type string -description "Name of System Clock on DUT Ibnsts in Regular Mode"
create_property "TDM_ZEBU_DUT_CLK_NET"               design -type string -description "Name of System Clock on DUT Ibnsts in Regular Mode"
create_property "TDM_ZEBU_FAST_CLK_NAME"             design -type string -description "Name of Fast Clock"
create_property "TDM_ZEBU_FAST_CLK_NET"              design -type string -description "Name of Fast Clock"
create_property "TDM_ZEBU_IS_FETCH_MODE"             design -type int -description "Needed. O (regular) - other (fetch)"
set_property TDM_ZEBU_IS_PDM_MODE 1              [current_design]
set_property TDM_ZEBU_IS_FCVALID_MODE 1          [current_design]
set_property TDM_ZEBU_IS_PARTIAL_EXC_PATH_MODE 1 [current_design]
set_property TDM_ZEBU_NET_PREFIX zebuTdm_        [current_design]
set_property TDM_ZEBU_INST_PREFIX zebuTdm_       [current_design]
set_property TDM_ZEBU_FC_BG 200000 [current_design]
set_property TDM_ZEBU_ZDELAY_CLK_NAME ""            [current_design]
set_property TDM_ZEBU_ZDELAY_CLK_NET ""             [current_design]
set_property TDM_ZEBU_DUT_CLK_NAME ""               [current_design]
set_property TDM_ZEBU_DUT_CLK_NET ""                [current_design]
set_property TDM_ZEBU_IS_FETCH_MODE 1            [current_design]
set_property TDM_ZEBU_FC_BG 100000 [current_design]
set_property TDM_ZEBU_FAST_CLK_NAME "CLK_sys_idel_clk_dv2" [current_design]
set_property TDM_ZEBU_FAST_CLK_NET [get_nets -hierarchical *sys_idel_clk_dv2 -filter {NAME =~ "design/*zkprctrl/wrapper/*/u_xst_wrapper*/*/sys_idel_clk_dv2"} ] [current_design]
set_property DONT_TOUCH TRUE [get_cells -hierarchical *bufgctrl_0 -filter {REF_NAME == "BUFGCTRL" && NAME =~ "*sysclk_dut_*/x_bufgctrl_ce_sys_idel_clk_dv2/bufgctrl_0"} ]
set_property DONT_TOUCH TRUE [get_nets -hierarchical *_idel_clk_dv2 -filter {NAME =~ "design/*zkprctrl/wrapper/sysclk_dut_*/u_xst_wrapper_0/*sysclk_dut*/*_idel_clk_dv2"} ]
set_property DONT_TOUCH TRUE [get_nets -hierarchical *O -filter {NAME =~ "design/*zkprctrl/wrapper/sysclk_dut*"&& NAME =~ "*sysclk_dut*/x_bufgctrl_ce_sys_idel_clk_dv2/O"} ]
set_property DONT_TOUCH TRUE [get_nets -hierarchical *I -filter {NAME =~ "design/*zkprctrl/wrapper/sysclk_dut*" && NAME =~ "*sysclk_dut*/x_bufgctrl_ce_sys_idel_clk_dv2/I"} ]
set_property DONT_TOUCH TRUE [get_nets -hierarchical *mmcm_idel_clk_dv2 -filter {NAME =~ "design/*zkprctrl/wrapper/sysclk_dut*"} ]
create_pblock PBLOCK_SLR0
create_pblock -quiet SLR0
create_pblock PBLOCK_CLOCKREGION_X0Y0
resize_pblock PBLOCK_CLOCKREGION_X0Y0 -add CLOCKREGION_X0Y0:CLOCKREGION_X0Y0
create_pblock PBLOCK_CLOCKREGION_X0Y1
resize_pblock PBLOCK_CLOCKREGION_X0Y1 -add CLOCKREGION_X0Y1:CLOCKREGION_X0Y1
create_pblock PBLOCK_CLOCKREGION_X0Y2
resize_pblock PBLOCK_CLOCKREGION_X0Y2 -add CLOCKREGION_X0Y2:CLOCKREGION_X0Y2
create_pblock PBLOCK_CLOCKREGION_X0Y3
resize_pblock PBLOCK_CLOCKREGION_X0Y3 -add CLOCKREGION_X0Y3:CLOCKREGION_X0Y3
create_pblock PBLOCK_CLOCKREGION_X0Y4
resize_pblock PBLOCK_CLOCKREGION_X0Y4 -add CLOCKREGION_X0Y4:CLOCKREGION_X0Y4
create_pblock PBLOCK_CLOCKREGION_X1Y0
resize_pblock PBLOCK_CLOCKREGION_X1Y0 -add CLOCKREGION_X1Y0:CLOCKREGION_X1Y0
create_pblock PBLOCK_CLOCKREGION_X1Y1
resize_pblock PBLOCK_CLOCKREGION_X1Y1 -add CLOCKREGION_X1Y1:CLOCKREGION_X1Y1
create_pblock PBLOCK_CLOCKREGION_X1Y2
resize_pblock PBLOCK_CLOCKREGION_X1Y2 -add CLOCKREGION_X1Y2:CLOCKREGION_X1Y2
create_pblock PBLOCK_CLOCKREGION_X1Y3
resize_pblock PBLOCK_CLOCKREGION_X1Y3 -add CLOCKREGION_X1Y3:CLOCKREGION_X1Y3
create_pblock PBLOCK_CLOCKREGION_X1Y4
resize_pblock PBLOCK_CLOCKREGION_X1Y4 -add CLOCKREGION_X1Y4:CLOCKREGION_X1Y4
create_pblock PBLOCK_CLOCKREGION_X2Y0
resize_pblock PBLOCK_CLOCKREGION_X2Y0 -add CLOCKREGION_X2Y0:CLOCKREGION_X2Y0
create_pblock PBLOCK_CLOCKREGION_X2Y1
resize_pblock PBLOCK_CLOCKREGION_X2Y1 -add CLOCKREGION_X2Y1:CLOCKREGION_X2Y1
create_pblock PBLOCK_CLOCKREGION_X2Y2
resize_pblock PBLOCK_CLOCKREGION_X2Y2 -add CLOCKREGION_X2Y2:CLOCKREGION_X2Y2
create_pblock PBLOCK_CLOCKREGION_X2Y3
resize_pblock PBLOCK_CLOCKREGION_X2Y3 -add CLOCKREGION_X2Y3:CLOCKREGION_X2Y3
create_pblock PBLOCK_CLOCKREGION_X2Y4
resize_pblock PBLOCK_CLOCKREGION_X2Y4 -add CLOCKREGION_X2Y4:CLOCKREGION_X2Y4
create_pblock PBLOCK_CLOCKREGION_X3Y0
resize_pblock PBLOCK_CLOCKREGION_X3Y0 -add CLOCKREGION_X3Y0:CLOCKREGION_X3Y0
create_pblock PBLOCK_CLOCKREGION_X3Y1
resize_pblock PBLOCK_CLOCKREGION_X3Y1 -add CLOCKREGION_X3Y1:CLOCKREGION_X3Y1
create_pblock PBLOCK_CLOCKREGION_X3Y2
resize_pblock PBLOCK_CLOCKREGION_X3Y2 -add CLOCKREGION_X3Y2:CLOCKREGION_X3Y2
create_pblock PBLOCK_CLOCKREGION_X3Y3
resize_pblock PBLOCK_CLOCKREGION_X3Y3 -add CLOCKREGION_X3Y3:CLOCKREGION_X3Y3
create_pblock PBLOCK_CLOCKREGION_X3Y4
resize_pblock PBLOCK_CLOCKREGION_X3Y4 -add CLOCKREGION_X3Y4:CLOCKREGION_X3Y4
create_pblock PBLOCK_CLOCKREGION_X4Y0
resize_pblock PBLOCK_CLOCKREGION_X4Y0 -add CLOCKREGION_X4Y0:CLOCKREGION_X4Y0
create_pblock PBLOCK_CLOCKREGION_X4Y1
resize_pblock PBLOCK_CLOCKREGION_X4Y1 -add CLOCKREGION_X4Y1:CLOCKREGION_X4Y1
create_pblock PBLOCK_CLOCKREGION_X4Y2
resize_pblock PBLOCK_CLOCKREGION_X4Y2 -add CLOCKREGION_X4Y2:CLOCKREGION_X4Y2
create_pblock PBLOCK_CLOCKREGION_X4Y3
resize_pblock PBLOCK_CLOCKREGION_X4Y3 -add CLOCKREGION_X4Y3:CLOCKREGION_X4Y3
create_pblock PBLOCK_CLOCKREGION_X4Y4
resize_pblock PBLOCK_CLOCKREGION_X4Y4 -add CLOCKREGION_X4Y4:CLOCKREGION_X4Y4
create_pblock PBLOCK_CLOCKREGION_X5Y0
resize_pblock PBLOCK_CLOCKREGION_X5Y0 -add CLOCKREGION_X5Y0:CLOCKREGION_X5Y0
create_pblock PBLOCK_CLOCKREGION_X5Y1
resize_pblock PBLOCK_CLOCKREGION_X5Y1 -add CLOCKREGION_X5Y1:CLOCKREGION_X5Y1
create_pblock PBLOCK_CLOCKREGION_X5Y2
resize_pblock PBLOCK_CLOCKREGION_X5Y2 -add CLOCKREGION_X5Y2:CLOCKREGION_X5Y2
create_pblock PBLOCK_CLOCKREGION_X5Y3
resize_pblock PBLOCK_CLOCKREGION_X5Y3 -add CLOCKREGION_X5Y3:CLOCKREGION_X5Y3
create_pblock PBLOCK_CLOCKREGION_X5Y4
resize_pblock PBLOCK_CLOCKREGION_X5Y4 -add CLOCKREGION_X5Y4:CLOCKREGION_X5Y4
create_pblock PBLOCK_CLOCKREGION_X6Y0
resize_pblock PBLOCK_CLOCKREGION_X6Y0 -add CLOCKREGION_X6Y0:CLOCKREGION_X6Y0
create_pblock PBLOCK_CLOCKREGION_X6Y1
resize_pblock PBLOCK_CLOCKREGION_X6Y1 -add CLOCKREGION_X6Y1:CLOCKREGION_X6Y1
create_pblock PBLOCK_CLOCKREGION_X6Y2
resize_pblock PBLOCK_CLOCKREGION_X6Y2 -add CLOCKREGION_X6Y2:CLOCKREGION_X6Y2
create_pblock PBLOCK_CLOCKREGION_X6Y3
resize_pblock PBLOCK_CLOCKREGION_X6Y3 -add CLOCKREGION_X6Y3:CLOCKREGION_X6Y3
create_pblock PBLOCK_CLOCKREGION_X6Y4
resize_pblock PBLOCK_CLOCKREGION_X6Y4 -add CLOCKREGION_X6Y4:CLOCKREGION_X6Y4
create_pblock PBLOCK_CLOCKREGION_X7Y0
resize_pblock PBLOCK_CLOCKREGION_X7Y0 -add CLOCKREGION_X7Y0:CLOCKREGION_X7Y0
create_pblock PBLOCK_CLOCKREGION_X7Y1
resize_pblock PBLOCK_CLOCKREGION_X7Y1 -add CLOCKREGION_X7Y1:CLOCKREGION_X7Y1
create_pblock PBLOCK_CLOCKREGION_X7Y2
resize_pblock PBLOCK_CLOCKREGION_X7Y2 -add CLOCKREGION_X7Y2:CLOCKREGION_X7Y2
create_pblock PBLOCK_CLOCKREGION_X7Y3
resize_pblock PBLOCK_CLOCKREGION_X7Y3 -add CLOCKREGION_X7Y3:CLOCKREGION_X7Y3
create_pblock PBLOCK_CLOCKREGION_X7Y4
resize_pblock PBLOCK_CLOCKREGION_X7Y4 -add CLOCKREGION_X7Y4:CLOCKREGION_X7Y4
create_pblock PBLOCK_CLOCKREGION_X8Y0
resize_pblock PBLOCK_CLOCKREGION_X8Y0 -add CLOCKREGION_X8Y0:CLOCKREGION_X8Y0
create_pblock PBLOCK_CLOCKREGION_X8Y1
resize_pblock PBLOCK_CLOCKREGION_X8Y1 -add CLOCKREGION_X8Y1:CLOCKREGION_X8Y1
create_pblock PBLOCK_CLOCKREGION_X8Y2
resize_pblock PBLOCK_CLOCKREGION_X8Y2 -add CLOCKREGION_X8Y2:CLOCKREGION_X8Y2
create_pblock PBLOCK_CLOCKREGION_X8Y3
resize_pblock PBLOCK_CLOCKREGION_X8Y3 -add CLOCKREGION_X8Y3:CLOCKREGION_X8Y3
create_pblock PBLOCK_CLOCKREGION_X8Y4
resize_pblock PBLOCK_CLOCKREGION_X8Y4 -add CLOCKREGION_X8Y4:CLOCKREGION_X8Y4
resize_pblock PBLOCK_SLR0 -add CLOCKREGION_X0Y0:CLOCKREGION_X8Y4
resize_pblock SLR0 -add CLOCKREGION_X0Y0:CLOCKREGION_X8Y4
create_pblock PBLOCK_SLR1
create_pblock -quiet SLR1
create_pblock PBLOCK_CLOCKREGION_X0Y5
resize_pblock PBLOCK_CLOCKREGION_X0Y5 -add CLOCKREGION_X0Y5:CLOCKREGION_X0Y5
create_pblock PBLOCK_CLOCKREGION_X0Y6
resize_pblock PBLOCK_CLOCKREGION_X0Y6 -add CLOCKREGION_X0Y6:CLOCKREGION_X0Y6
create_pblock PBLOCK_CLOCKREGION_X0Y7
resize_pblock PBLOCK_CLOCKREGION_X0Y7 -add CLOCKREGION_X0Y7:CLOCKREGION_X0Y7
create_pblock PBLOCK_CLOCKREGION_X0Y8
resize_pblock PBLOCK_CLOCKREGION_X0Y8 -add CLOCKREGION_X0Y8:CLOCKREGION_X0Y8
create_pblock PBLOCK_CLOCKREGION_X0Y9
resize_pblock PBLOCK_CLOCKREGION_X0Y9 -add CLOCKREGION_X0Y9:CLOCKREGION_X0Y9
create_pblock PBLOCK_CLOCKREGION_X1Y5
resize_pblock PBLOCK_CLOCKREGION_X1Y5 -add CLOCKREGION_X1Y5:CLOCKREGION_X1Y5
create_pblock PBLOCK_CLOCKREGION_X1Y6
resize_pblock PBLOCK_CLOCKREGION_X1Y6 -add CLOCKREGION_X1Y6:CLOCKREGION_X1Y6
create_pblock PBLOCK_CLOCKREGION_X1Y7
resize_pblock PBLOCK_CLOCKREGION_X1Y7 -add CLOCKREGION_X1Y7:CLOCKREGION_X1Y7
create_pblock PBLOCK_CLOCKREGION_X1Y8
resize_pblock PBLOCK_CLOCKREGION_X1Y8 -add CLOCKREGION_X1Y8:CLOCKREGION_X1Y8
create_pblock PBLOCK_CLOCKREGION_X1Y9
resize_pblock PBLOCK_CLOCKREGION_X1Y9 -add CLOCKREGION_X1Y9:CLOCKREGION_X1Y9
create_pblock PBLOCK_CLOCKREGION_X2Y5
resize_pblock PBLOCK_CLOCKREGION_X2Y5 -add CLOCKREGION_X2Y5:CLOCKREGION_X2Y5
create_pblock PBLOCK_CLOCKREGION_X2Y6
resize_pblock PBLOCK_CLOCKREGION_X2Y6 -add CLOCKREGION_X2Y6:CLOCKREGION_X2Y6
create_pblock PBLOCK_CLOCKREGION_X2Y7
resize_pblock PBLOCK_CLOCKREGION_X2Y7 -add CLOCKREGION_X2Y7:CLOCKREGION_X2Y7
create_pblock PBLOCK_CLOCKREGION_X2Y8
resize_pblock PBLOCK_CLOCKREGION_X2Y8 -add CLOCKREGION_X2Y8:CLOCKREGION_X2Y8
create_pblock PBLOCK_CLOCKREGION_X2Y9
resize_pblock PBLOCK_CLOCKREGION_X2Y9 -add CLOCKREGION_X2Y9:CLOCKREGION_X2Y9
create_pblock PBLOCK_CLOCKREGION_X3Y5
resize_pblock PBLOCK_CLOCKREGION_X3Y5 -add CLOCKREGION_X3Y5:CLOCKREGION_X3Y5
create_pblock PBLOCK_CLOCKREGION_X3Y6
resize_pblock PBLOCK_CLOCKREGION_X3Y6 -add CLOCKREGION_X3Y6:CLOCKREGION_X3Y6
create_pblock PBLOCK_CLOCKREGION_X3Y7
resize_pblock PBLOCK_CLOCKREGION_X3Y7 -add CLOCKREGION_X3Y7:CLOCKREGION_X3Y7
create_pblock PBLOCK_CLOCKREGION_X3Y8
resize_pblock PBLOCK_CLOCKREGION_X3Y8 -add CLOCKREGION_X3Y8:CLOCKREGION_X3Y8
create_pblock PBLOCK_CLOCKREGION_X3Y9
resize_pblock PBLOCK_CLOCKREGION_X3Y9 -add CLOCKREGION_X3Y9:CLOCKREGION_X3Y9
create_pblock PBLOCK_CLOCKREGION_X4Y5
resize_pblock PBLOCK_CLOCKREGION_X4Y5 -add CLOCKREGION_X4Y5:CLOCKREGION_X4Y5
create_pblock PBLOCK_CLOCKREGION_X4Y6
resize_pblock PBLOCK_CLOCKREGION_X4Y6 -add CLOCKREGION_X4Y6:CLOCKREGION_X4Y6
create_pblock PBLOCK_CLOCKREGION_X4Y7
resize_pblock PBLOCK_CLOCKREGION_X4Y7 -add CLOCKREGION_X4Y7:CLOCKREGION_X4Y7
create_pblock PBLOCK_CLOCKREGION_X4Y8
resize_pblock PBLOCK_CLOCKREGION_X4Y8 -add CLOCKREGION_X4Y8:CLOCKREGION_X4Y8
create_pblock PBLOCK_CLOCKREGION_X4Y9
resize_pblock PBLOCK_CLOCKREGION_X4Y9 -add CLOCKREGION_X4Y9:CLOCKREGION_X4Y9
create_pblock PBLOCK_CLOCKREGION_X5Y5
resize_pblock PBLOCK_CLOCKREGION_X5Y5 -add CLOCKREGION_X5Y5:CLOCKREGION_X5Y5
create_pblock PBLOCK_CLOCKREGION_X5Y6
resize_pblock PBLOCK_CLOCKREGION_X5Y6 -add CLOCKREGION_X5Y6:CLOCKREGION_X5Y6
create_pblock PBLOCK_CLOCKREGION_X5Y7
resize_pblock PBLOCK_CLOCKREGION_X5Y7 -add CLOCKREGION_X5Y7:CLOCKREGION_X5Y7
create_pblock PBLOCK_CLOCKREGION_X5Y8
resize_pblock PBLOCK_CLOCKREGION_X5Y8 -add CLOCKREGION_X5Y8:CLOCKREGION_X5Y8
create_pblock PBLOCK_CLOCKREGION_X5Y9
resize_pblock PBLOCK_CLOCKREGION_X5Y9 -add CLOCKREGION_X5Y9:CLOCKREGION_X5Y9
create_pblock PBLOCK_CLOCKREGION_X6Y5
resize_pblock PBLOCK_CLOCKREGION_X6Y5 -add CLOCKREGION_X6Y5:CLOCKREGION_X6Y5
create_pblock PBLOCK_CLOCKREGION_X6Y6
resize_pblock PBLOCK_CLOCKREGION_X6Y6 -add CLOCKREGION_X6Y6:CLOCKREGION_X6Y6
create_pblock PBLOCK_CLOCKREGION_X6Y7
resize_pblock PBLOCK_CLOCKREGION_X6Y7 -add CLOCKREGION_X6Y7:CLOCKREGION_X6Y7
create_pblock PBLOCK_CLOCKREGION_X6Y8
resize_pblock PBLOCK_CLOCKREGION_X6Y8 -add CLOCKREGION_X6Y8:CLOCKREGION_X6Y8
create_pblock PBLOCK_CLOCKREGION_X6Y9
resize_pblock PBLOCK_CLOCKREGION_X6Y9 -add CLOCKREGION_X6Y9:CLOCKREGION_X6Y9
create_pblock PBLOCK_CLOCKREGION_X7Y5
resize_pblock PBLOCK_CLOCKREGION_X7Y5 -add CLOCKREGION_X7Y5:CLOCKREGION_X7Y5
create_pblock PBLOCK_CLOCKREGION_X7Y6
resize_pblock PBLOCK_CLOCKREGION_X7Y6 -add CLOCKREGION_X7Y6:CLOCKREGION_X7Y6
create_pblock PBLOCK_CLOCKREGION_X7Y7
resize_pblock PBLOCK_CLOCKREGION_X7Y7 -add CLOCKREGION_X7Y7:CLOCKREGION_X7Y7
create_pblock PBLOCK_CLOCKREGION_X7Y8
resize_pblock PBLOCK_CLOCKREGION_X7Y8 -add CLOCKREGION_X7Y8:CLOCKREGION_X7Y8
create_pblock PBLOCK_CLOCKREGION_X7Y9
resize_pblock PBLOCK_CLOCKREGION_X7Y9 -add CLOCKREGION_X7Y9:CLOCKREGION_X7Y9
create_pblock PBLOCK_CLOCKREGION_X8Y5
resize_pblock PBLOCK_CLOCKREGION_X8Y5 -add CLOCKREGION_X8Y5:CLOCKREGION_X8Y5
create_pblock PBLOCK_CLOCKREGION_X8Y6
resize_pblock PBLOCK_CLOCKREGION_X8Y6 -add CLOCKREGION_X8Y6:CLOCKREGION_X8Y6
create_pblock PBLOCK_CLOCKREGION_X8Y7
resize_pblock PBLOCK_CLOCKREGION_X8Y7 -add CLOCKREGION_X8Y7:CLOCKREGION_X8Y7
create_pblock PBLOCK_CLOCKREGION_X8Y8
resize_pblock PBLOCK_CLOCKREGION_X8Y8 -add CLOCKREGION_X8Y8:CLOCKREGION_X8Y8
create_pblock PBLOCK_CLOCKREGION_X8Y9
resize_pblock PBLOCK_CLOCKREGION_X8Y9 -add CLOCKREGION_X8Y9:CLOCKREGION_X8Y9
resize_pblock PBLOCK_SLR1 -add CLOCKREGION_X0Y5:CLOCKREGION_X8Y9
resize_pblock SLR1 -add CLOCKREGION_X0Y5:CLOCKREGION_X8Y9
create_pblock PBLOCK_SLR2
create_pblock -quiet SLR2
create_pblock PBLOCK_CLOCKREGION_X0Y10
resize_pblock PBLOCK_CLOCKREGION_X0Y10 -add CLOCKREGION_X0Y10:CLOCKREGION_X0Y10
create_pblock PBLOCK_CLOCKREGION_X0Y11
resize_pblock PBLOCK_CLOCKREGION_X0Y11 -add CLOCKREGION_X0Y11:CLOCKREGION_X0Y11
create_pblock PBLOCK_CLOCKREGION_X0Y12
resize_pblock PBLOCK_CLOCKREGION_X0Y12 -add CLOCKREGION_X0Y12:CLOCKREGION_X0Y12
create_pblock PBLOCK_CLOCKREGION_X0Y13
resize_pblock PBLOCK_CLOCKREGION_X0Y13 -add CLOCKREGION_X0Y13:CLOCKREGION_X0Y13
create_pblock PBLOCK_CLOCKREGION_X0Y14
resize_pblock PBLOCK_CLOCKREGION_X0Y14 -add CLOCKREGION_X0Y14:CLOCKREGION_X0Y14
create_pblock PBLOCK_CLOCKREGION_X1Y10
resize_pblock PBLOCK_CLOCKREGION_X1Y10 -add CLOCKREGION_X1Y10:CLOCKREGION_X1Y10
create_pblock PBLOCK_CLOCKREGION_X1Y11
resize_pblock PBLOCK_CLOCKREGION_X1Y11 -add CLOCKREGION_X1Y11:CLOCKREGION_X1Y11
create_pblock PBLOCK_CLOCKREGION_X1Y12
resize_pblock PBLOCK_CLOCKREGION_X1Y12 -add CLOCKREGION_X1Y12:CLOCKREGION_X1Y12
create_pblock PBLOCK_CLOCKREGION_X1Y13
resize_pblock PBLOCK_CLOCKREGION_X1Y13 -add CLOCKREGION_X1Y13:CLOCKREGION_X1Y13
create_pblock PBLOCK_CLOCKREGION_X1Y14
resize_pblock PBLOCK_CLOCKREGION_X1Y14 -add CLOCKREGION_X1Y14:CLOCKREGION_X1Y14
create_pblock PBLOCK_CLOCKREGION_X2Y10
resize_pblock PBLOCK_CLOCKREGION_X2Y10 -add CLOCKREGION_X2Y10:CLOCKREGION_X2Y10
create_pblock PBLOCK_CLOCKREGION_X2Y11
resize_pblock PBLOCK_CLOCKREGION_X2Y11 -add CLOCKREGION_X2Y11:CLOCKREGION_X2Y11
create_pblock PBLOCK_CLOCKREGION_X2Y12
resize_pblock PBLOCK_CLOCKREGION_X2Y12 -add CLOCKREGION_X2Y12:CLOCKREGION_X2Y12
create_pblock PBLOCK_CLOCKREGION_X2Y13
resize_pblock PBLOCK_CLOCKREGION_X2Y13 -add CLOCKREGION_X2Y13:CLOCKREGION_X2Y13
create_pblock PBLOCK_CLOCKREGION_X2Y14
resize_pblock PBLOCK_CLOCKREGION_X2Y14 -add CLOCKREGION_X2Y14:CLOCKREGION_X2Y14
create_pblock PBLOCK_CLOCKREGION_X3Y10
resize_pblock PBLOCK_CLOCKREGION_X3Y10 -add CLOCKREGION_X3Y10:CLOCKREGION_X3Y10
create_pblock PBLOCK_CLOCKREGION_X3Y11
resize_pblock PBLOCK_CLOCKREGION_X3Y11 -add CLOCKREGION_X3Y11:CLOCKREGION_X3Y11
create_pblock PBLOCK_CLOCKREGION_X3Y12
resize_pblock PBLOCK_CLOCKREGION_X3Y12 -add CLOCKREGION_X3Y12:CLOCKREGION_X3Y12
create_pblock PBLOCK_CLOCKREGION_X3Y13
resize_pblock PBLOCK_CLOCKREGION_X3Y13 -add CLOCKREGION_X3Y13:CLOCKREGION_X3Y13
create_pblock PBLOCK_CLOCKREGION_X3Y14
resize_pblock PBLOCK_CLOCKREGION_X3Y14 -add CLOCKREGION_X3Y14:CLOCKREGION_X3Y14
create_pblock PBLOCK_CLOCKREGION_X4Y10
resize_pblock PBLOCK_CLOCKREGION_X4Y10 -add CLOCKREGION_X4Y10:CLOCKREGION_X4Y10
create_pblock PBLOCK_CLOCKREGION_X4Y11
resize_pblock PBLOCK_CLOCKREGION_X4Y11 -add CLOCKREGION_X4Y11:CLOCKREGION_X4Y11
create_pblock PBLOCK_CLOCKREGION_X4Y12
resize_pblock PBLOCK_CLOCKREGION_X4Y12 -add CLOCKREGION_X4Y12:CLOCKREGION_X4Y12
create_pblock PBLOCK_CLOCKREGION_X4Y13
resize_pblock PBLOCK_CLOCKREGION_X4Y13 -add CLOCKREGION_X4Y13:CLOCKREGION_X4Y13
create_pblock PBLOCK_CLOCKREGION_X4Y14
resize_pblock PBLOCK_CLOCKREGION_X4Y14 -add CLOCKREGION_X4Y14:CLOCKREGION_X4Y14
create_pblock PBLOCK_CLOCKREGION_X5Y10
resize_pblock PBLOCK_CLOCKREGION_X5Y10 -add CLOCKREGION_X5Y10:CLOCKREGION_X5Y10
create_pblock PBLOCK_CLOCKREGION_X5Y11
resize_pblock PBLOCK_CLOCKREGION_X5Y11 -add CLOCKREGION_X5Y11:CLOCKREGION_X5Y11
create_pblock PBLOCK_CLOCKREGION_X5Y12
resize_pblock PBLOCK_CLOCKREGION_X5Y12 -add CLOCKREGION_X5Y12:CLOCKREGION_X5Y12
create_pblock PBLOCK_CLOCKREGION_X5Y13
resize_pblock PBLOCK_CLOCKREGION_X5Y13 -add CLOCKREGION_X5Y13:CLOCKREGION_X5Y13
create_pblock PBLOCK_CLOCKREGION_X5Y14
resize_pblock PBLOCK_CLOCKREGION_X5Y14 -add CLOCKREGION_X5Y14:CLOCKREGION_X5Y14
create_pblock PBLOCK_CLOCKREGION_X6Y10
resize_pblock PBLOCK_CLOCKREGION_X6Y10 -add CLOCKREGION_X6Y10:CLOCKREGION_X6Y10
create_pblock PBLOCK_CLOCKREGION_X6Y11
resize_pblock PBLOCK_CLOCKREGION_X6Y11 -add CLOCKREGION_X6Y11:CLOCKREGION_X6Y11
create_pblock PBLOCK_CLOCKREGION_X6Y12
resize_pblock PBLOCK_CLOCKREGION_X6Y12 -add CLOCKREGION_X6Y12:CLOCKREGION_X6Y12
create_pblock PBLOCK_CLOCKREGION_X6Y13
resize_pblock PBLOCK_CLOCKREGION_X6Y13 -add CLOCKREGION_X6Y13:CLOCKREGION_X6Y13
create_pblock PBLOCK_CLOCKREGION_X6Y14
resize_pblock PBLOCK_CLOCKREGION_X6Y14 -add CLOCKREGION_X6Y14:CLOCKREGION_X6Y14
create_pblock PBLOCK_CLOCKREGION_X7Y10
resize_pblock PBLOCK_CLOCKREGION_X7Y10 -add CLOCKREGION_X7Y10:CLOCKREGION_X7Y10
create_pblock PBLOCK_CLOCKREGION_X7Y11
resize_pblock PBLOCK_CLOCKREGION_X7Y11 -add CLOCKREGION_X7Y11:CLOCKREGION_X7Y11
create_pblock PBLOCK_CLOCKREGION_X7Y12
resize_pblock PBLOCK_CLOCKREGION_X7Y12 -add CLOCKREGION_X7Y12:CLOCKREGION_X7Y12
create_pblock PBLOCK_CLOCKREGION_X7Y13
resize_pblock PBLOCK_CLOCKREGION_X7Y13 -add CLOCKREGION_X7Y13:CLOCKREGION_X7Y13
create_pblock PBLOCK_CLOCKREGION_X7Y14
resize_pblock PBLOCK_CLOCKREGION_X7Y14 -add CLOCKREGION_X7Y14:CLOCKREGION_X7Y14
create_pblock PBLOCK_CLOCKREGION_X8Y10
resize_pblock PBLOCK_CLOCKREGION_X8Y10 -add CLOCKREGION_X8Y10:CLOCKREGION_X8Y10
create_pblock PBLOCK_CLOCKREGION_X8Y11
resize_pblock PBLOCK_CLOCKREGION_X8Y11 -add CLOCKREGION_X8Y11:CLOCKREGION_X8Y11
create_pblock PBLOCK_CLOCKREGION_X8Y12
resize_pblock PBLOCK_CLOCKREGION_X8Y12 -add CLOCKREGION_X8Y12:CLOCKREGION_X8Y12
create_pblock PBLOCK_CLOCKREGION_X8Y13
resize_pblock PBLOCK_CLOCKREGION_X8Y13 -add CLOCKREGION_X8Y13:CLOCKREGION_X8Y13
create_pblock PBLOCK_CLOCKREGION_X8Y14
resize_pblock PBLOCK_CLOCKREGION_X8Y14 -add CLOCKREGION_X8Y14:CLOCKREGION_X8Y14
resize_pblock PBLOCK_SLR2 -add CLOCKREGION_X0Y10:CLOCKREGION_X8Y14
resize_pblock SLR2 -add CLOCKREGION_X0Y10:CLOCKREGION_X8Y14
create_pblock PBLOCK_SLR3
create_pblock -quiet SLR3
create_pblock PBLOCK_CLOCKREGION_X0Y15
resize_pblock PBLOCK_CLOCKREGION_X0Y15 -add CLOCKREGION_X0Y15:CLOCKREGION_X0Y15
create_pblock PBLOCK_CLOCKREGION_X0Y16
resize_pblock PBLOCK_CLOCKREGION_X0Y16 -add CLOCKREGION_X0Y16:CLOCKREGION_X0Y16
create_pblock PBLOCK_CLOCKREGION_X0Y17
resize_pblock PBLOCK_CLOCKREGION_X0Y17 -add CLOCKREGION_X0Y17:CLOCKREGION_X0Y17
create_pblock PBLOCK_CLOCKREGION_X0Y18
resize_pblock PBLOCK_CLOCKREGION_X0Y18 -add CLOCKREGION_X0Y18:CLOCKREGION_X0Y18
create_pblock PBLOCK_CLOCKREGION_X0Y19
resize_pblock PBLOCK_CLOCKREGION_X0Y19 -add CLOCKREGION_X0Y19:CLOCKREGION_X0Y19
create_pblock PBLOCK_CLOCKREGION_X1Y15
resize_pblock PBLOCK_CLOCKREGION_X1Y15 -add CLOCKREGION_X1Y15:CLOCKREGION_X1Y15
create_pblock PBLOCK_CLOCKREGION_X1Y16
resize_pblock PBLOCK_CLOCKREGION_X1Y16 -add CLOCKREGION_X1Y16:CLOCKREGION_X1Y16
create_pblock PBLOCK_CLOCKREGION_X1Y17
resize_pblock PBLOCK_CLOCKREGION_X1Y17 -add CLOCKREGION_X1Y17:CLOCKREGION_X1Y17
create_pblock PBLOCK_CLOCKREGION_X1Y18
resize_pblock PBLOCK_CLOCKREGION_X1Y18 -add CLOCKREGION_X1Y18:CLOCKREGION_X1Y18
create_pblock PBLOCK_CLOCKREGION_X1Y19
resize_pblock PBLOCK_CLOCKREGION_X1Y19 -add CLOCKREGION_X1Y19:CLOCKREGION_X1Y19
create_pblock PBLOCK_CLOCKREGION_X2Y15
resize_pblock PBLOCK_CLOCKREGION_X2Y15 -add CLOCKREGION_X2Y15:CLOCKREGION_X2Y15
create_pblock PBLOCK_CLOCKREGION_X2Y16
resize_pblock PBLOCK_CLOCKREGION_X2Y16 -add CLOCKREGION_X2Y16:CLOCKREGION_X2Y16
create_pblock PBLOCK_CLOCKREGION_X2Y17
resize_pblock PBLOCK_CLOCKREGION_X2Y17 -add CLOCKREGION_X2Y17:CLOCKREGION_X2Y17
create_pblock PBLOCK_CLOCKREGION_X2Y18
resize_pblock PBLOCK_CLOCKREGION_X2Y18 -add CLOCKREGION_X2Y18:CLOCKREGION_X2Y18
create_pblock PBLOCK_CLOCKREGION_X2Y19
resize_pblock PBLOCK_CLOCKREGION_X2Y19 -add CLOCKREGION_X2Y19:CLOCKREGION_X2Y19
create_pblock PBLOCK_CLOCKREGION_X3Y15
resize_pblock PBLOCK_CLOCKREGION_X3Y15 -add CLOCKREGION_X3Y15:CLOCKREGION_X3Y15
create_pblock PBLOCK_CLOCKREGION_X3Y16
resize_pblock PBLOCK_CLOCKREGION_X3Y16 -add CLOCKREGION_X3Y16:CLOCKREGION_X3Y16
create_pblock PBLOCK_CLOCKREGION_X3Y17
resize_pblock PBLOCK_CLOCKREGION_X3Y17 -add CLOCKREGION_X3Y17:CLOCKREGION_X3Y17
create_pblock PBLOCK_CLOCKREGION_X3Y18
resize_pblock PBLOCK_CLOCKREGION_X3Y18 -add CLOCKREGION_X3Y18:CLOCKREGION_X3Y18
create_pblock PBLOCK_CLOCKREGION_X3Y19
resize_pblock PBLOCK_CLOCKREGION_X3Y19 -add CLOCKREGION_X3Y19:CLOCKREGION_X3Y19
create_pblock PBLOCK_CLOCKREGION_X4Y15
resize_pblock PBLOCK_CLOCKREGION_X4Y15 -add CLOCKREGION_X4Y15:CLOCKREGION_X4Y15
create_pblock PBLOCK_CLOCKREGION_X4Y16
resize_pblock PBLOCK_CLOCKREGION_X4Y16 -add CLOCKREGION_X4Y16:CLOCKREGION_X4Y16
create_pblock PBLOCK_CLOCKREGION_X4Y17
resize_pblock PBLOCK_CLOCKREGION_X4Y17 -add CLOCKREGION_X4Y17:CLOCKREGION_X4Y17
create_pblock PBLOCK_CLOCKREGION_X4Y18
resize_pblock PBLOCK_CLOCKREGION_X4Y18 -add CLOCKREGION_X4Y18:CLOCKREGION_X4Y18
create_pblock PBLOCK_CLOCKREGION_X4Y19
resize_pblock PBLOCK_CLOCKREGION_X4Y19 -add CLOCKREGION_X4Y19:CLOCKREGION_X4Y19
create_pblock PBLOCK_CLOCKREGION_X5Y15
resize_pblock PBLOCK_CLOCKREGION_X5Y15 -add CLOCKREGION_X5Y15:CLOCKREGION_X5Y15
create_pblock PBLOCK_CLOCKREGION_X5Y16
resize_pblock PBLOCK_CLOCKREGION_X5Y16 -add CLOCKREGION_X5Y16:CLOCKREGION_X5Y16
create_pblock PBLOCK_CLOCKREGION_X5Y17
resize_pblock PBLOCK_CLOCKREGION_X5Y17 -add CLOCKREGION_X5Y17:CLOCKREGION_X5Y17
create_pblock PBLOCK_CLOCKREGION_X5Y18
resize_pblock PBLOCK_CLOCKREGION_X5Y18 -add CLOCKREGION_X5Y18:CLOCKREGION_X5Y18
create_pblock PBLOCK_CLOCKREGION_X5Y19
resize_pblock PBLOCK_CLOCKREGION_X5Y19 -add CLOCKREGION_X5Y19:CLOCKREGION_X5Y19
create_pblock PBLOCK_CLOCKREGION_X6Y15
resize_pblock PBLOCK_CLOCKREGION_X6Y15 -add CLOCKREGION_X6Y15:CLOCKREGION_X6Y15
create_pblock PBLOCK_CLOCKREGION_X6Y16
resize_pblock PBLOCK_CLOCKREGION_X6Y16 -add CLOCKREGION_X6Y16:CLOCKREGION_X6Y16
create_pblock PBLOCK_CLOCKREGION_X6Y17
resize_pblock PBLOCK_CLOCKREGION_X6Y17 -add CLOCKREGION_X6Y17:CLOCKREGION_X6Y17
create_pblock PBLOCK_CLOCKREGION_X6Y18
resize_pblock PBLOCK_CLOCKREGION_X6Y18 -add CLOCKREGION_X6Y18:CLOCKREGION_X6Y18
create_pblock PBLOCK_CLOCKREGION_X6Y19
resize_pblock PBLOCK_CLOCKREGION_X6Y19 -add CLOCKREGION_X6Y19:CLOCKREGION_X6Y19
create_pblock PBLOCK_CLOCKREGION_X7Y15
resize_pblock PBLOCK_CLOCKREGION_X7Y15 -add CLOCKREGION_X7Y15:CLOCKREGION_X7Y15
create_pblock PBLOCK_CLOCKREGION_X7Y16
resize_pblock PBLOCK_CLOCKREGION_X7Y16 -add CLOCKREGION_X7Y16:CLOCKREGION_X7Y16
create_pblock PBLOCK_CLOCKREGION_X7Y17
resize_pblock PBLOCK_CLOCKREGION_X7Y17 -add CLOCKREGION_X7Y17:CLOCKREGION_X7Y17
create_pblock PBLOCK_CLOCKREGION_X7Y18
resize_pblock PBLOCK_CLOCKREGION_X7Y18 -add CLOCKREGION_X7Y18:CLOCKREGION_X7Y18
create_pblock PBLOCK_CLOCKREGION_X7Y19
resize_pblock PBLOCK_CLOCKREGION_X7Y19 -add CLOCKREGION_X7Y19:CLOCKREGION_X7Y19
create_pblock PBLOCK_CLOCKREGION_X8Y15
resize_pblock PBLOCK_CLOCKREGION_X8Y15 -add CLOCKREGION_X8Y15:CLOCKREGION_X8Y15
create_pblock PBLOCK_CLOCKREGION_X8Y16
resize_pblock PBLOCK_CLOCKREGION_X8Y16 -add CLOCKREGION_X8Y16:CLOCKREGION_X8Y16
create_pblock PBLOCK_CLOCKREGION_X8Y17
resize_pblock PBLOCK_CLOCKREGION_X8Y17 -add CLOCKREGION_X8Y17:CLOCKREGION_X8Y17
create_pblock PBLOCK_CLOCKREGION_X8Y18
resize_pblock PBLOCK_CLOCKREGION_X8Y18 -add CLOCKREGION_X8Y18:CLOCKREGION_X8Y18
create_pblock PBLOCK_CLOCKREGION_X8Y19
resize_pblock PBLOCK_CLOCKREGION_X8Y19 -add CLOCKREGION_X8Y19:CLOCKREGION_X8Y19
resize_pblock PBLOCK_SLR3 -add CLOCKREGION_X0Y15:CLOCKREGION_X8Y19
resize_pblock SLR3 -add CLOCKREGION_X0Y15:CLOCKREGION_X8Y19
create_pblock PBLOCK_MGT_Y0
resize_pblock PBLOCK_MGT_Y0 -add CLOCKREGION_X8Y0:CLOCKREGION_X6Y0
create_pblock PBLOCK_MGT_Y1
resize_pblock PBLOCK_MGT_Y1 -add CLOCKREGION_X8Y1:CLOCKREGION_X6Y1
create_pblock PBLOCK_MGT_Y2
resize_pblock PBLOCK_MGT_Y2 -add CLOCKREGION_X8Y2:CLOCKREGION_X6Y2
create_pblock PBLOCK_MGT_Y3
resize_pblock PBLOCK_MGT_Y3 -add CLOCKREGION_X8Y3:CLOCKREGION_X6Y3
create_pblock PBLOCK_MGT_Y4
resize_pblock PBLOCK_MGT_Y4 -add CLOCKREGION_X8Y4:CLOCKREGION_X6Y4
create_pblock PBLOCK_MGT_Y5
resize_pblock PBLOCK_MGT_Y5 -add CLOCKREGION_X8Y5:CLOCKREGION_X6Y5
create_pblock PBLOCK_MGT_Y6
resize_pblock PBLOCK_MGT_Y6 -add CLOCKREGION_X8Y6:CLOCKREGION_X6Y6
create_pblock PBLOCK_MGT_Y7
resize_pblock PBLOCK_MGT_Y7 -add CLOCKREGION_X8Y7:CLOCKREGION_X6Y7
create_pblock PBLOCK_MGT_Y8
resize_pblock PBLOCK_MGT_Y8 -add CLOCKREGION_X8Y8:CLOCKREGION_X6Y8
create_pblock PBLOCK_MGT_Y9
resize_pblock PBLOCK_MGT_Y9 -add CLOCKREGION_X8Y9:CLOCKREGION_X6Y9
create_pblock PBLOCK_MGT_Y10
resize_pblock PBLOCK_MGT_Y10 -add CLOCKREGION_X8Y10:CLOCKREGION_X6Y10
create_pblock PBLOCK_MGT_Y11
resize_pblock PBLOCK_MGT_Y11 -add CLOCKREGION_X8Y11:CLOCKREGION_X6Y11
create_pblock PBLOCK_MGT_Y12
resize_pblock PBLOCK_MGT_Y12 -add CLOCKREGION_X8Y12:CLOCKREGION_X6Y12
create_pblock PBLOCK_MGT_Y13
resize_pblock PBLOCK_MGT_Y13 -add CLOCKREGION_X8Y13:CLOCKREGION_X6Y13
create_pblock PBLOCK_MGT_Y14
resize_pblock PBLOCK_MGT_Y14 -add CLOCKREGION_X8Y14:CLOCKREGION_X6Y14
create_pblock PBLOCK_MGT_Y15
resize_pblock PBLOCK_MGT_Y15 -add CLOCKREGION_X8Y15:CLOCKREGION_X6Y15
create_pblock PBLOCK_MGT_Y16
resize_pblock PBLOCK_MGT_Y16 -add CLOCKREGION_X8Y16:CLOCKREGION_X6Y16
create_pblock PBLOCK_MGT_Y17
resize_pblock PBLOCK_MGT_Y17 -add CLOCKREGION_X8Y17:CLOCKREGION_X6Y17
create_pblock PBLOCK_MGT_Y18
resize_pblock PBLOCK_MGT_Y18 -add CLOCKREGION_X8Y18:CLOCKREGION_X6Y18
create_pblock PBLOCK_MGT_Y19
resize_pblock PBLOCK_MGT_Y19 -add CLOCKREGION_X8Y19:CLOCKREGION_X6Y19
create_pblock PBLOCK_MGT_SYS_Y0
resize_pblock PBLOCK_MGT_SYS_Y0 -add CLOCKREGION_X8Y0:CLOCKREGION_X5Y0
create_pblock PBLOCK_MGT_SYS_Y1
resize_pblock PBLOCK_MGT_SYS_Y1 -add CLOCKREGION_X8Y1:CLOCKREGION_X5Y1
create_pblock PBLOCK_MGT_SYS_Y2
resize_pblock PBLOCK_MGT_SYS_Y2 -add CLOCKREGION_X8Y2:CLOCKREGION_X5Y2
create_pblock PBLOCK_MGT_SYS_Y3
resize_pblock PBLOCK_MGT_SYS_Y3 -add CLOCKREGION_X8Y3:CLOCKREGION_X5Y3
create_pblock PBLOCK_MGT_SYS_Y4
resize_pblock PBLOCK_MGT_SYS_Y4 -add CLOCKREGION_X8Y4:CLOCKREGION_X5Y4
create_pblock PBLOCK_MGT_SYS_Y5
resize_pblock PBLOCK_MGT_SYS_Y5 -add CLOCKREGION_X8Y5:CLOCKREGION_X5Y5
create_pblock PBLOCK_MGT_SYS_Y6
resize_pblock PBLOCK_MGT_SYS_Y6 -add CLOCKREGION_X8Y6:CLOCKREGION_X5Y6
create_pblock PBLOCK_MGT_SYS_Y7
resize_pblock PBLOCK_MGT_SYS_Y7 -add CLOCKREGION_X8Y7:CLOCKREGION_X5Y7
create_pblock PBLOCK_MGT_SYS_Y8
resize_pblock PBLOCK_MGT_SYS_Y8 -add CLOCKREGION_X8Y8:CLOCKREGION_X5Y8
create_pblock PBLOCK_MGT_SYS_Y9
resize_pblock PBLOCK_MGT_SYS_Y9 -add CLOCKREGION_X8Y9:CLOCKREGION_X5Y9
create_pblock PBLOCK_MGT_SYS_Y10
resize_pblock PBLOCK_MGT_SYS_Y10 -add CLOCKREGION_X8Y10:CLOCKREGION_X5Y10
create_pblock PBLOCK_MGT_SYS_Y11
resize_pblock PBLOCK_MGT_SYS_Y11 -add CLOCKREGION_X8Y11:CLOCKREGION_X5Y11
create_pblock PBLOCK_MGT_SYS_Y12
resize_pblock PBLOCK_MGT_SYS_Y12 -add CLOCKREGION_X8Y12:CLOCKREGION_X5Y12
create_pblock PBLOCK_MGT_SYS_Y13
resize_pblock PBLOCK_MGT_SYS_Y13 -add CLOCKREGION_X8Y13:CLOCKREGION_X5Y13
create_pblock PBLOCK_MGT_SYS_Y14
resize_pblock PBLOCK_MGT_SYS_Y14 -add CLOCKREGION_X8Y14:CLOCKREGION_X5Y14
create_pblock PBLOCK_MGT_SYS_Y15
resize_pblock PBLOCK_MGT_SYS_Y15 -add CLOCKREGION_X8Y15:CLOCKREGION_X5Y15
create_pblock PBLOCK_MGT_SYS_Y16
resize_pblock PBLOCK_MGT_SYS_Y16 -add CLOCKREGION_X8Y16:CLOCKREGION_X5Y16
create_pblock PBLOCK_MGT_SYS_Y17
resize_pblock PBLOCK_MGT_SYS_Y17 -add CLOCKREGION_X8Y17:CLOCKREGION_X5Y17
create_pblock PBLOCK_MGT_SYS_Y18
resize_pblock PBLOCK_MGT_SYS_Y18 -add CLOCKREGION_X8Y18:CLOCKREGION_X5Y18
create_pblock PBLOCK_MGT_SYS_Y19
resize_pblock PBLOCK_MGT_SYS_Y19 -add CLOCKREGION_X8Y19:CLOCKREGION_X5Y19
create_pblock PBLOCK_IO_X0Y0
resize_pblock PBLOCK_IO_X0Y0 -add CLOCKREGION_X1Y0:CLOCKREGION_X0Y0
create_pblock PBLOCK_IO_X0Y1
resize_pblock PBLOCK_IO_X0Y1 -add CLOCKREGION_X1Y1:CLOCKREGION_X0Y1
create_pblock PBLOCK_IO_X0Y10
resize_pblock PBLOCK_IO_X0Y10 -add CLOCKREGION_X1Y10:CLOCKREGION_X0Y10
create_pblock PBLOCK_IO_X0Y11
resize_pblock PBLOCK_IO_X0Y11 -add CLOCKREGION_X1Y11:CLOCKREGION_X0Y11
create_pblock PBLOCK_IO_X0Y12
resize_pblock PBLOCK_IO_X0Y12 -add CLOCKREGION_X1Y12:CLOCKREGION_X0Y12
create_pblock PBLOCK_IO_X0Y13
resize_pblock PBLOCK_IO_X0Y13 -add CLOCKREGION_X1Y13:CLOCKREGION_X0Y13
create_pblock PBLOCK_IO_X0Y14
resize_pblock PBLOCK_IO_X0Y14 -add CLOCKREGION_X1Y14:CLOCKREGION_X0Y14
create_pblock PBLOCK_IO_X0Y15
resize_pblock PBLOCK_IO_X0Y15 -add CLOCKREGION_X1Y15:CLOCKREGION_X0Y15
create_pblock PBLOCK_IO_X0Y16
resize_pblock PBLOCK_IO_X0Y16 -add CLOCKREGION_X1Y16:CLOCKREGION_X0Y16
create_pblock PBLOCK_IO_X0Y17
resize_pblock PBLOCK_IO_X0Y17 -add CLOCKREGION_X1Y17:CLOCKREGION_X0Y17
create_pblock PBLOCK_IO_X0Y18
resize_pblock PBLOCK_IO_X0Y18 -add CLOCKREGION_X1Y18:CLOCKREGION_X0Y18
create_pblock PBLOCK_IO_X0Y19
resize_pblock PBLOCK_IO_X0Y19 -add CLOCKREGION_X1Y19:CLOCKREGION_X0Y19
create_pblock PBLOCK_IO_X0Y2
resize_pblock PBLOCK_IO_X0Y2 -add CLOCKREGION_X1Y2:CLOCKREGION_X0Y2
create_pblock PBLOCK_IO_X0Y3
resize_pblock PBLOCK_IO_X0Y3 -add CLOCKREGION_X1Y3:CLOCKREGION_X0Y3
create_pblock PBLOCK_IO_X0Y4
resize_pblock PBLOCK_IO_X0Y4 -add CLOCKREGION_X1Y4:CLOCKREGION_X0Y4
create_pblock PBLOCK_IO_X0Y5
resize_pblock PBLOCK_IO_X0Y5 -add CLOCKREGION_X1Y5:CLOCKREGION_X0Y5
create_pblock PBLOCK_IO_X0Y6
resize_pblock PBLOCK_IO_X0Y6 -add CLOCKREGION_X1Y6:CLOCKREGION_X0Y6
create_pblock PBLOCK_IO_X0Y7
resize_pblock PBLOCK_IO_X0Y7 -add CLOCKREGION_X1Y7:CLOCKREGION_X0Y7
create_pblock PBLOCK_IO_X0Y8
resize_pblock PBLOCK_IO_X0Y8 -add CLOCKREGION_X1Y8:CLOCKREGION_X0Y8
create_pblock PBLOCK_IO_X0Y9
resize_pblock PBLOCK_IO_X0Y9 -add CLOCKREGION_X1Y9:CLOCKREGION_X0Y9
create_pblock PBLOCK_IO_X7Y0
resize_pblock PBLOCK_IO_X7Y0 -add CLOCKREGION_X6Y0:CLOCKREGION_X7Y0
create_pblock PBLOCK_IO_X7Y1
resize_pblock PBLOCK_IO_X7Y1 -add CLOCKREGION_X6Y1:CLOCKREGION_X7Y1
create_pblock PBLOCK_IO_X7Y10
resize_pblock PBLOCK_IO_X7Y10 -add CLOCKREGION_X6Y10:CLOCKREGION_X7Y10
create_pblock PBLOCK_IO_X7Y11
resize_pblock PBLOCK_IO_X7Y11 -add CLOCKREGION_X6Y11:CLOCKREGION_X7Y11
create_pblock PBLOCK_IO_X7Y12
resize_pblock PBLOCK_IO_X7Y12 -add CLOCKREGION_X6Y12:CLOCKREGION_X7Y12
create_pblock PBLOCK_IO_X7Y13
resize_pblock PBLOCK_IO_X7Y13 -add CLOCKREGION_X6Y13:CLOCKREGION_X7Y13
create_pblock PBLOCK_IO_X7Y14
resize_pblock PBLOCK_IO_X7Y14 -add CLOCKREGION_X6Y14:CLOCKREGION_X7Y14
create_pblock PBLOCK_IO_X7Y15
resize_pblock PBLOCK_IO_X7Y15 -add CLOCKREGION_X6Y15:CLOCKREGION_X7Y15
create_pblock PBLOCK_IO_X7Y16
resize_pblock PBLOCK_IO_X7Y16 -add CLOCKREGION_X6Y16:CLOCKREGION_X7Y16
create_pblock PBLOCK_IO_X7Y17
resize_pblock PBLOCK_IO_X7Y17 -add CLOCKREGION_X6Y17:CLOCKREGION_X7Y17
create_pblock PBLOCK_IO_X7Y18
resize_pblock PBLOCK_IO_X7Y18 -add CLOCKREGION_X6Y18:CLOCKREGION_X7Y18
create_pblock PBLOCK_IO_X7Y19
resize_pblock PBLOCK_IO_X7Y19 -add CLOCKREGION_X6Y19:CLOCKREGION_X7Y19
create_pblock PBLOCK_IO_X7Y2
resize_pblock PBLOCK_IO_X7Y2 -add CLOCKREGION_X6Y2:CLOCKREGION_X7Y2
create_pblock PBLOCK_IO_X7Y3
resize_pblock PBLOCK_IO_X7Y3 -add CLOCKREGION_X6Y3:CLOCKREGION_X7Y3
create_pblock PBLOCK_IO_X7Y4
resize_pblock PBLOCK_IO_X7Y4 -add CLOCKREGION_X6Y4:CLOCKREGION_X7Y4
create_pblock PBLOCK_IO_X7Y5
resize_pblock PBLOCK_IO_X7Y5 -add CLOCKREGION_X6Y5:CLOCKREGION_X7Y5
create_pblock PBLOCK_IO_X7Y6
resize_pblock PBLOCK_IO_X7Y6 -add CLOCKREGION_X6Y6:CLOCKREGION_X7Y6
create_pblock PBLOCK_IO_X7Y7
resize_pblock PBLOCK_IO_X7Y7 -add CLOCKREGION_X6Y7:CLOCKREGION_X7Y7
create_pblock PBLOCK_IO_X7Y8
resize_pblock PBLOCK_IO_X7Y8 -add CLOCKREGION_X6Y8:CLOCKREGION_X7Y8
create_pblock PBLOCK_IO_X7Y9
resize_pblock PBLOCK_IO_X7Y9 -add CLOCKREGION_X6Y9:CLOCKREGION_X7Y9
create_pblock PBLOCK_DDR_CTRL
create_pblock PBLOCK_URAM
add_cells_to_pblock PBLOCK_IO_X0Y3 design/socket_00_01_00_00/sockHalfBank22B
add_cells_to_pblock PBLOCK_IO_X0Y10 design/socket_00_01_00_00/sockHalfBank29A
add_cells_to_pblock PBLOCK_IO_X0Y12 design/socket_00_01_00_00/sockHalfBank31B
add_cells_to_pblock PBLOCK_IO_X7Y7 design/socket_00_01_00_00/sockHalfBank66A
set_property IS_SOFT 0 [get_pblocks]


########## gen_clock :
#XDC=design_fw.zdc
#xdc_lib lib_zs5_xdc:ts_clockgen_fmdc2_24
create_generated_clock -name  CLK_pclk         -source [get_pins {design/U0_M0_F1/F01_ClockGen/wrapper/zpl_in_sys_mclk}] -edges "1 [expr $DRIVER_CLK_NEGEDGE+1] [expr $DRIVER_CLK_PERIOD_EDGES+1]" [get_pins {design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk/O}]
create_generated_clock -name  CLK_pclk_free    -source [get_pins {design/U0_M0_F1/F01_ClockGen/wrapper/zpl_in_sys_mclk}] -edges "1 [expr $DRIVER_CLK_NEGEDGE+1] [expr $DRIVER_CLK_PERIOD_EDGES+1]" [get_pins {design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_free/O}]
create_generated_clock -name  CLK_pclk_mix     -source [get_pins {design/U0_M0_F1/F01_ClockGen/wrapper/zpl_in_sys_mclk}] -edges "1 [expr $DRIVER_CLK_NEGEDGE+1] [expr $DRIVER_CLK_PERIOD_EDGES+1]" [get_pins {design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_mix/O}]
create_generated_clock -name  CLK_pclk_dut     -source [get_pins {design/U0_M0_F1/F01_ClockGen/wrapper/zpl_in_sys_mclk}] -edges "1 [expr $DRIVER_CLK_NEGEDGE+1] [expr $DRIVER_CLK_PERIOD_EDGES+1]" [get_pins {design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut/O}]
create_generated_clock -name  CLK_dclk_delay_0 -source [get_pins {design/U0_M0_F1/F01_ClockGen/wrapper/zpl_in_sys_mclk}] -divide_by $DRIVER_CLK_DIVISION -invert [get_pins {design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_dlyclkgen[0]/bufg_dclk_delay/O}]
create_generated_clock -name  CLK_dclk_delay_1 -source [get_pins {design/U0_M0_F1/F01_ClockGen/wrapper/zpl_in_sys_mclk}] -divide_by $DRIVER_CLK_DIVISION -invert [get_pins {design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_dlyclkgen[1]/bufg_dclk_delay/O}]
create_generated_clock -name  CLK_dclk_delay_2 -source [get_pins {design/U0_M0_F1/F01_ClockGen/wrapper/zpl_in_sys_mclk}] -divide_by $DRIVER_CLK_DIVISION -invert [get_pins {design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_dlyclkgen[2]/bufg_dclk_delay/O}]
#xdc_lib lib_zs5_xcvup_12c_19_v2_xdc:f01_fx_macro_bitslice
create_generated_clock -name CLK_sys_idel_clk     [get_pins {design/zkprctrl/wrapper/sysclk_dut_zs5/u_xst_wrapper_0/sysclk_dut_zs5_idly/mmcme4_base/CLKOUT0}]
create_generated_clock -name CLK_sys_idel_clk_dv2 [get_pins {design/zkprctrl/wrapper/sysclk_dut_zs5/u_xst_wrapper_0/sysclk_dut_zs5_idly/mmcme4_base/CLKOUT1}]
create_generated_clock -name CLK_sys_idel_clk_dv4 [get_pins {design/zkprctrl/wrapper/sysclk_dut_zs5/u_xst_wrapper_0/sysclk_dut_zs5_idly/mmcme4_base/CLKOUT2}]
create_generated_clock -name CLK_sys_idel_clk_dv8 [get_pins {design/zkprctrl/wrapper/sysclk_dut_zs5/u_xst_wrapper_0/sysclk_dut_zs5_idly/mmcme4_base/CLKOUT3}]
create_generated_clock -name CLK_sib_clk          [get_pins {design/zkprctrl/wrapper/sysclk_dut_zs5/u_xst_wrapper_0/sysclk_dut_zs5_bus/mmcme4_base/CLKOUT0}]
create_generated_clock -name CLK_srb_clk          [get_pins {design/zkprctrl/wrapper/sysclk_dut_zs5/u_xst_wrapper_0/sysclk_dut_zs5_bus/mmcme4_base/CLKOUT1}]


########## gen_clock_2 :
#XDC=design_fw.zdc
#xdc_lib lib_xdc:x_uram_rbwb_ctrl
create_generated_clock -name CLK_uram_rbwb_25_clk    -source [get_pins design/x_uram_rbwb_ctrl_ins/wrapper/clk_mux_smap_and_idel_dv8/bufgctrl_0/I0] -multiply_by 1 -add -master_clock CLK_sys_idel_clk_dv8   [get_pins design/x_uram_rbwb_ctrl_ins/wrapper/clk_mux_smap_and_idel_dv8/bufgctrl_0/O]
create_generated_clock -name CLK_smap_rbwb_25_clk    -source [get_pins design/x_uram_rbwb_ctrl_ins/wrapper/clk_mux_smap_and_idel_dv8/bufgctrl_0/I1] -multiply_by 1 -add -master_clock CLK_smap_clk           [get_pins design/x_uram_rbwb_ctrl_ins/wrapper/clk_mux_smap_and_idel_dv8/bufgctrl_0/O]
create_generated_clock -name CLK_uram_rbwb_50_clk    -source [get_pins design/x_uram_rbwb_ctrl_ins/wrapper/clk_mux_smap_and_idel_dv4/bufgctrl_0/I0] -multiply_by 1 -add -master_clock CLK_sys_idel_clk_dv4   [get_pins design/x_uram_rbwb_ctrl_ins/wrapper/clk_mux_smap_and_idel_dv4/bufgctrl_0/O]
create_generated_clock -name CLK_smap_rbwb_50_clk    -source [get_pins design/x_uram_rbwb_ctrl_ins/wrapper/clk_mux_smap_and_idel_dv4/bufgctrl_0/I1] -multiply_by 1 -add -master_clock CLK_smap_clk           [get_pins design/x_uram_rbwb_ctrl_ins/wrapper/clk_mux_smap_and_idel_dv4/bufgctrl_0/O]
create_generated_clock -name CLK_uram_rbwb_100_clk   -source [get_pins design/x_uram_rbwb_ctrl_ins/wrapper/clk_mux_smap_and_idel_dv2/bufgctrl_0/I0] -multiply_by 1 -add -master_clock CLK_sys_idel_clk_dv2   [get_pins design/x_uram_rbwb_ctrl_ins/wrapper/clk_mux_smap_and_idel_dv2/bufgctrl_0/O]
create_generated_clock -name CLK_smap_rbwb_100_clk   -source [get_pins design/x_uram_rbwb_ctrl_ins/wrapper/clk_mux_smap_and_idel_dv2/bufgctrl_0/I1] -multiply_by 1 -add -master_clock CLK_smap_clk           [get_pins design/x_uram_rbwb_ctrl_ins/wrapper/clk_mux_smap_and_idel_dv2/bufgctrl_0/O]
create_generated_clock -name CLK_uram_rbwb_200_clk   -source [get_pins design/x_uram_rbwb_ctrl_ins/wrapper/clk_mux_smap_and_idel_dv1/bufgctrl_0/I0] -multiply_by 1 -add -master_clock CLK_sys_idel_clk       [get_pins design/x_uram_rbwb_ctrl_ins/wrapper/clk_mux_smap_and_idel_dv1/bufgctrl_0/O]
create_generated_clock -name CLK_smap_rbwb_200_clk   -source [get_pins design/x_uram_rbwb_ctrl_ins/wrapper/clk_mux_smap_and_idel_dv1/bufgctrl_0/I1] -multiply_by 1 -add -master_clock CLK_smap_clk           [get_pins design/x_uram_rbwb_ctrl_ins/wrapper/clk_mux_smap_and_idel_dv1/bufgctrl_0/O]


########## rename_gen_clock :
#XDC=design_fw.zdc
#xdc_lib lib_zs5_xcvup_12c_19_v2_xdc:f01_fx_macro_bitslice
create_generated_clock -name CLK_design_zkprctrl_wrapper_socket_gt_sys_225_u_xst_wrapper_0_user_clk [get_pins -filter {REF_PIN_NAME==O} -of [get_cells -hier -filter {NAME=~design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_pcs_tx_0/socket_gt_sys_simplex_gt_userclk_tx/bufg_gt_usrclk2_0}]]
create_generated_clock -name CLK_design_zkprctrl_wrapper_socket_gt_sys_225_u_xst_wrapper_0_rec_clk  [get_pins -filter {REF_PIN_NAME==O} -of [get_cells -hier -filter {NAME=~design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_pcs_rx_0/socket_gt_sys_simplex_gt_userclk_rx/bufg_gt_usrclk2_0}]]
create_generated_clock -name CLK_gt_refclk_226_fabric_bufg_dv4 [get_pins {design/zkprctrl/wrapper/bufg_gt_refclk_226_fabric/O}]


########## clock_uncertainty :


########## async :
#XDC=design_fw.zdc
#xdc_lib lib_xdc:x_uram_rbwb_ctrl
set_clock_groups -logically_exclusive -group [get_clocks CLK_uram_rbwb_25_clk]  -group [get_clocks CLK_smap_rbwb_25_clk]
set_clock_groups -logically_exclusive -group [get_clocks CLK_uram_rbwb_50_clk]  -group [get_clocks CLK_smap_rbwb_50_clk]
set_clock_groups -logically_exclusive -group [get_clocks CLK_uram_rbwb_100_clk] -group [get_clocks CLK_smap_rbwb_100_clk]
set_clock_groups -logically_exclusive -group [get_clocks CLK_uram_rbwb_200_clk] -group [get_clocks CLK_smap_rbwb_200_clk]
set_clock_groups -name GRP_smap_clk -asynchronous -group [get_clocks -include_generated_clocks CLK_smap_clk]
#xdc_lib lib_zs5_xcvup_12c_19_v2_xdc:f01_fx_macro_bitslice
set_clock_groups -asynchronous -name GRP_design_zkprctrl_wrapper_socket_gt_sys_225_u_xst_wrapper_0_user_clk -group [get_clocks -include_generated_clocks {CLK_design_zkprctrl_wrapper_socket_gt_sys_225_u_xst_wrapper_0_user_clk}]
set_clock_groups -asynchronous -name GRP_design_zkprctrl_wrapper_socket_gt_sys_225_u_xst_wrapper_0_rec_clk  -group [get_clocks -include_generated_clocks {CLK_design_zkprctrl_wrapper_socket_gt_sys_225_u_xst_wrapper_0_rec_clk}]
set_clock_groups -asynchronous -name GRP_sys_idel_clk            -group [get_clocks -include_generated_clocks CLK_sys_idel_clk    ]
set_clock_groups -asynchronous -name GRP_sys_idel_clk_dv2        -group [get_clocks -include_generated_clocks CLK_sys_idel_clk_dv2]
set_clock_groups -asynchronous -name GRP_sys_idel_clk_dv4        -group [get_clocks -include_generated_clocks CLK_sys_idel_clk_dv4]
set_clock_groups -asynchronous -name GRP_sys_idel_clk_dv8        -group [get_clocks -include_generated_clocks CLK_sys_idel_clk_dv8]
set_clock_groups -asynchronous -name GRP_sib_clk                 -group [get_clocks -include_generated_clocks CLK_sib_clk]
set_clock_groups -asynchronous -name GRP_srb_clk                 -group [get_clocks -include_generated_clocks CLK_srb_clk]
set_clock_groups -asynchronous -name GRP_sys_mclk                -group [get_clocks -include_generated_clocks CLK_sys_mclk]
set_clock_groups -asynchronous -name GRP_sys_xclk_dv4_ref        -group [get_clocks -include_generated_clocks CLK_sys_xclk_dv4_ref]
set_clock_groups -asynchronous -name GRP_gt_refclk_221                 -group [get_clocks -include_generated_clocks {CLK_gt_refclk_221 CLK_gt_refclk_221_fabric}]
set_clock_groups -asynchronous -name GRP_gt_refclk_226                 -group [get_clocks -include_generated_clocks {CLK_gt_refclk_226 CLK_gt_refclk_226_fabric}]
set_clock_groups -asynchronous -name GRP_gt_refclk_231                 -group [get_clocks -include_generated_clocks {CLK_gt_refclk_231 CLK_gt_refclk_231_fabric}]
set_clock_groups -asynchronous -name GRP_gt_refclk_236                 -group [get_clocks -include_generated_clocks {CLK_gt_refclk_236 CLK_gt_refclk_236_fabric}]
set_clock_groups -asynchronous -name GRP_gt_refclk_226_fabric_bufg_dv4 -group [get_clocks -include_generated_clocks CLK_gt_refclk_226_fabric_bufg_dv4]


########## group :


########## delay :
#XDC=design_zpar.zdc
set_max_delay -datapath_only -from [get_pins -hierarchical {*zMem_multiport_FROM_clk_100*/Q}] -to [get_cells -hierarchical {*zMem_multiport_TO_clk_100*}] 20.0
#XDC=design_fw.zdc
#xdc_lib lib_zs5_xcvup_12c_19_v2_xdc:f01_ddr4_port_rw_128x1024_0
set_max_delay -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/BANK_PORT_1/wrapper/memx_port_edge_detect_clko/dclk_div2_dclk_reg/Q] -to [get_clocks -of_objects [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/BANK_PORT_1/wrapper/ziii_in_clko]] -datapath_only 2.0
set_max_delay -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/BANK_PORT_1/wrapper/memx_port_edge_detect_clko/dclk_div2_dclkn_reg/Q] -to [get_clocks -of_objects [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/BANK_PORT_1/wrapper/ziii_in_clko]] -datapath_only 2.0
set_max_delay -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/BANK_PORT_1/wrapper/memx_port_dut_inff_0/*reg*/Q] -to [get_clocks -of_objects [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/BANK_PORT_1/wrapper/ziii_in_clko]] -datapath_only [get_property PERIOD [get_clocks -of_objects [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/BANK_PORT_1/wrapper/ziii_in_clko]]]
#xdc_lib lib_zs5_xcvup_12c_19_v2_xdc:f01_ddr4_ctrl_128x1024_0
set_max_delay -datapath_only -from [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x72_pf384_fwft_async_ctrl/u_xst_wrapper_0/*fifo512x72_pf384_fwft_async_core*/U0/inst_fifo_gen/*rd_pntr_cdc_inst/src_gray_ff_reg*}] -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x72_pf384_fwft_async_ctrl/u_xst_wrapper_0/*fifo512x72_pf384_fwft_async_core*/U0/inst_fifo_gen/*rd_pntr_cdc_inst/dest_graysync_ff_reg[0]*}] 5.000
set_max_delay -datapath_only -from [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x72_pf384_fwft_async_ctrl/u_xst_wrapper_0/*fifo512x72_pf384_fwft_async_core*/U0/inst_fifo_gen/*wr_pntr_cdc_inst/src_gray_ff_reg*}] -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x72_pf384_fwft_async_ctrl/u_xst_wrapper_0/*fifo512x72_pf384_fwft_async_core*/U0/inst_fifo_gen/*wr_pntr_cdc_inst/dest_graysync_ff_reg[0]*}] 5.000
set_bus_skew -from [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x72_pf384_fwft_async_ctrl/u_xst_wrapper_0/*fifo512x72_pf384_fwft_async_core*/U0/inst_fifo_gen/*rd_pntr_cdc_inst/src_gray_ff_reg*}] -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x72_pf384_fwft_async_ctrl/u_xst_wrapper_0/*fifo512x72_pf384_fwft_async_core*/U0/inst_fifo_gen/*rd_pntr_cdc_inst/dest_graysync_ff_reg[0]*}] 5.000
set_bus_skew -from [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x72_pf384_fwft_async_ctrl/u_xst_wrapper_0/*fifo512x72_pf384_fwft_async_core*/U0/inst_fifo_gen/*wr_pntr_cdc_inst/src_gray_ff_reg*}] -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x72_pf384_fwft_async_ctrl/u_xst_wrapper_0/*fifo512x72_pf384_fwft_async_core*/U0/inst_fifo_gen/*wr_pntr_cdc_inst/dest_graysync_ff_reg[0]*}] 5.000
set_max_delay -datapath_only -from [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x144_pf384_fwft_async_data_lo/u_xst_wrapper_0/*fifo512x144_pf384_fwft_async_core*/U0/inst_fifo_gen/*rd_pntr_cdc_inst/src_gray_ff_reg*}] -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x144_pf384_fwft_async_data_lo/u_xst_wrapper_0/*fifo512x144_pf384_fwft_async_core*/U0/inst_fifo_gen/*rd_pntr_cdc_inst/dest_graysync_ff_reg[0]*}] 5.000
set_max_delay -datapath_only -from [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x144_pf384_fwft_async_data_lo/u_xst_wrapper_0/*fifo512x144_pf384_fwft_async_core*/U0/inst_fifo_gen/*wr_pntr_cdc_inst/src_gray_ff_reg*}] -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x144_pf384_fwft_async_data_lo/u_xst_wrapper_0/*fifo512x144_pf384_fwft_async_core*/U0/inst_fifo_gen/*wr_pntr_cdc_inst/dest_graysync_ff_reg[0]*}] 5.000
set_bus_skew -from [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x144_pf384_fwft_async_data_lo/u_xst_wrapper_0/*fifo512x144_pf384_fwft_async_core*/U0/inst_fifo_gen/*rd_pntr_cdc_inst/src_gray_ff_reg*}] -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x144_pf384_fwft_async_data_lo/u_xst_wrapper_0/*fifo512x144_pf384_fwft_async_core*/U0/inst_fifo_gen/*rd_pntr_cdc_inst/dest_graysync_ff_reg[0]*}] 5.000
set_bus_skew -from [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x144_pf384_fwft_async_data_lo/u_xst_wrapper_0/*fifo512x144_pf384_fwft_async_core*/U0/inst_fifo_gen/*wr_pntr_cdc_inst/src_gray_ff_reg*}] -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x144_pf384_fwft_async_data_lo/u_xst_wrapper_0/*fifo512x144_pf384_fwft_async_core*/U0/inst_fifo_gen/*wr_pntr_cdc_inst/dest_graysync_ff_reg[0]*}] 5.000
set_max_delay -datapath_only -from [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x144_pf384_fwft_async_data_hi/u_xst_wrapper_0/*fifo512x144_pf384_fwft_async_core*/U0/inst_fifo_gen/*rd_pntr_cdc_inst/src_gray_ff_reg*}] -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x144_pf384_fwft_async_data_hi/u_xst_wrapper_0/*fifo512x144_pf384_fwft_async_core*/U0/inst_fifo_gen/*rd_pntr_cdc_inst/dest_graysync_ff_reg[0]*}] 5.000
set_max_delay -datapath_only -from [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x144_pf384_fwft_async_data_hi/u_xst_wrapper_0/*fifo512x144_pf384_fwft_async_core*/U0/inst_fifo_gen/*wr_pntr_cdc_inst/src_gray_ff_reg*}] -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x144_pf384_fwft_async_data_hi/u_xst_wrapper_0/*fifo512x144_pf384_fwft_async_core*/U0/inst_fifo_gen/*wr_pntr_cdc_inst/dest_graysync_ff_reg[0]*}] 5.000
set_bus_skew -from [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x144_pf384_fwft_async_data_hi/u_xst_wrapper_0/*fifo512x144_pf384_fwft_async_core*/U0/inst_fifo_gen/*rd_pntr_cdc_inst/src_gray_ff_reg*}] -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x144_pf384_fwft_async_data_hi/u_xst_wrapper_0/*fifo512x144_pf384_fwft_async_core*/U0/inst_fifo_gen/*rd_pntr_cdc_inst/dest_graysync_ff_reg[0]*}] 5.000
set_bus_skew -from [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x144_pf384_fwft_async_data_hi/u_xst_wrapper_0/*fifo512x144_pf384_fwft_async_core*/U0/inst_fifo_gen/*wr_pntr_cdc_inst/src_gray_ff_reg*}] -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x144_pf384_fwft_async_data_hi/u_xst_wrapper_0/*fifo512x144_pf384_fwft_async_core*/U0/inst_fifo_gen/*wr_pntr_cdc_inst/dest_graysync_ff_reg[0]*}] 5.000
set_max_delay -datapath_only -from [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x72_pf1536_fwft_async_ctrl/u_xst_wrapper_0/*fifo2048x72_pf1536_fwft_async_core*/U0/inst_fifo_gen/*rd_pntr_cdc_inst/src_gray_ff_reg*}] -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x72_pf1536_fwft_async_ctrl/u_xst_wrapper_0/*fifo2048x72_pf1536_fwft_async_core*/U0/inst_fifo_gen/*rd_pntr_cdc_inst/dest_graysync_ff_reg[0]*}] 5.000
set_max_delay -datapath_only -from [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x72_pf1536_fwft_async_ctrl/u_xst_wrapper_0/*fifo2048x72_pf1536_fwft_async_core*/U0/inst_fifo_gen/*wr_pntr_cdc_inst/src_gray_ff_reg*}] -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x72_pf1536_fwft_async_ctrl/u_xst_wrapper_0/*fifo2048x72_pf1536_fwft_async_core*/U0/inst_fifo_gen/*wr_pntr_cdc_inst/dest_graysync_ff_reg[0]*}] 5.000
set_bus_skew -from [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x72_pf1536_fwft_async_ctrl/u_xst_wrapper_0/*fifo2048x72_pf1536_fwft_async_core*/U0/inst_fifo_gen/*rd_pntr_cdc_inst/src_gray_ff_reg*}] -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x72_pf1536_fwft_async_ctrl/u_xst_wrapper_0/*fifo2048x72_pf1536_fwft_async_core*/U0/inst_fifo_gen/*rd_pntr_cdc_inst/dest_graysync_ff_reg[0]*}] 5.000
set_bus_skew -from [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x72_pf1536_fwft_async_ctrl/u_xst_wrapper_0/*fifo2048x72_pf1536_fwft_async_core*/U0/inst_fifo_gen/*wr_pntr_cdc_inst/src_gray_ff_reg*}] -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x72_pf1536_fwft_async_ctrl/u_xst_wrapper_0/*fifo2048x72_pf1536_fwft_async_core*/U0/inst_fifo_gen/*wr_pntr_cdc_inst/dest_graysync_ff_reg[0]*}] 5.000
set_max_delay -datapath_only -from [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/*fifo2048x144_pf1536_fwft_async_core*/U0/inst_fifo_gen/*rd_pntr_cdc_inst/src_gray_ff_reg*}] -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/*fifo2048x144_pf1536_fwft_async_core*/U0/inst_fifo_gen/*rd_pntr_cdc_inst/dest_graysync_ff_reg[0]*}] 5.000
set_max_delay -datapath_only -from [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/*fifo2048x144_pf1536_fwft_async_core*/U0/inst_fifo_gen/*wr_pntr_cdc_inst/src_gray_ff_reg*}] -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/*fifo2048x144_pf1536_fwft_async_core*/U0/inst_fifo_gen/*wr_pntr_cdc_inst/dest_graysync_ff_reg[0]*}] 5.000
set_bus_skew -from [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/*fifo2048x144_pf1536_fwft_async_core*/U0/inst_fifo_gen/*rd_pntr_cdc_inst/src_gray_ff_reg*}] -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/*fifo2048x144_pf1536_fwft_async_core*/U0/inst_fifo_gen/*rd_pntr_cdc_inst/dest_graysync_ff_reg[0]*}] 5.000
set_bus_skew -from [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/*fifo2048x144_pf1536_fwft_async_core*/U0/inst_fifo_gen/*wr_pntr_cdc_inst/src_gray_ff_reg*}] -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/*fifo2048x144_pf1536_fwft_async_core*/U0/inst_fifo_gen/*wr_pntr_cdc_inst/dest_graysync_ff_reg[0]*}] 5.000
set_max_delay -datapath_only -from [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/*fifo2048x144_pf1536_fwft_async_core*/U0/inst_fifo_gen/*rd_pntr_cdc_inst/src_gray_ff_reg*}] -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/*fifo2048x144_pf1536_fwft_async_core*/U0/inst_fifo_gen/*rd_pntr_cdc_inst/dest_graysync_ff_reg[0]*}] 5.000
set_max_delay -datapath_only -from [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/*fifo2048x144_pf1536_fwft_async_core*/U0/inst_fifo_gen/*wr_pntr_cdc_inst/src_gray_ff_reg*}] -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/*fifo2048x144_pf1536_fwft_async_core*/U0/inst_fifo_gen/*wr_pntr_cdc_inst/dest_graysync_ff_reg[0]*}] 5.000
set_bus_skew -from [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/*fifo2048x144_pf1536_fwft_async_core*/U0/inst_fifo_gen/*rd_pntr_cdc_inst/src_gray_ff_reg*}] -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/*fifo2048x144_pf1536_fwft_async_core*/U0/inst_fifo_gen/*rd_pntr_cdc_inst/dest_graysync_ff_reg[0]*}] 5.000
set_bus_skew -from [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/*fifo2048x144_pf1536_fwft_async_core*/U0/inst_fifo_gen/*wr_pntr_cdc_inst/src_gray_ff_reg*}] -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/*fifo2048x144_pf1536_fwft_async_core*/U0/inst_fifo_gen/*wr_pntr_cdc_inst/dest_graysync_ff_reg[0]*}] 5.000
set_max_delay -datapath_only -from [get_cells {design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/ddr4_ctrl_systemif_fifo/fifo512x72_pf479_fwft_async_xdomain/u_xst_wrapper_0/*fifo512x72_pf479_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*rd_pntr_gc_reg[*]}] -to [get_cells {design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/ddr4_ctrl_systemif_fifo/fifo512x72_pf479_fwft_async_xdomain/u_xst_wrapper_0/*fifo512x72_pf479_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*gsync_stage[1]_wr_stg_inst/Q_reg_reg[*]}] 5.000
set_max_delay -datapath_only -from [get_cells {design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/ddr4_ctrl_systemif_fifo/fifo512x72_pf479_fwft_async_xdomain/u_xst_wrapper_0/*fifo512x72_pf479_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*wr_pntr_gc_reg[*]}] -to [get_cells {design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/ddr4_ctrl_systemif_fifo/fifo512x72_pf479_fwft_async_xdomain/u_xst_wrapper_0/*fifo512x72_pf479_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*gsync_stage[1]_rd_stg_inst/Q_reg_reg[*]}] 5.000
set_bus_skew -from [get_cells {design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/ddr4_ctrl_systemif_fifo/fifo512x72_pf479_fwft_async_xdomain/u_xst_wrapper_0/*fifo512x72_pf479_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*rd_pntr_gc_reg[*]}] -to [get_cells {design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/ddr4_ctrl_systemif_fifo/fifo512x72_pf479_fwft_async_xdomain/u_xst_wrapper_0/*fifo512x72_pf479_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*gsync_stage[1]_wr_stg_inst/Q_reg_reg[*]}] 5.000
set_bus_skew -from [get_cells {design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/ddr4_ctrl_systemif_fifo/fifo512x72_pf479_fwft_async_xdomain/u_xst_wrapper_0/*fifo512x72_pf479_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*wr_pntr_gc_reg[*]}] -to [get_cells {design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/ddr4_ctrl_systemif_fifo/fifo512x72_pf479_fwft_async_xdomain/u_xst_wrapper_0/*fifo512x72_pf479_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*gsync_stage[1]_rd_stg_inst/Q_reg_reg[*]}] 5.000
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_0/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_1/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_2/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_3/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_4/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_5/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_6/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_7/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_8/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_9/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_10/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_11/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_12/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_13/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_14/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_15/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_16/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_17/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_18/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_19/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_20/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_21/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_22/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_23/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_24/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_25/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_26/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_27/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_28/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_29/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_30/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_0/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_1/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_2/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_3/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_4/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_5/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_6/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_7/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_8/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_9/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_10/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_11/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_12/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_13/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_14/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_15/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_16/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_17/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_18/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_19/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_20/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_21/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_22/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_23/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_24/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_25/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_26/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_27/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_28/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_29/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_30/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_data_ram/u_ic_data_ram/mem_r/memory_base/URAM288_BASE/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_data_ram/u_ic_data_ram/mem_r/memory_base/URAM288_BASE_0/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_0/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_1/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_2/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_3/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_4/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_5/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_6/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_7/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_8/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_9/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_10/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_11/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_12/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_13/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_14/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_15/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_16/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_17/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_18/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_19/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_20/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_21/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_22/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_23/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_24/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_25/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_26/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_27/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_28/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_29/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_xdc:x_uram_rbwb_multiport_sync_100
set_max_delay -datapath_only -from [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_iccm0_even/u_iccm0_sram/mem_r/memory_base/URAM288_BASE_30/wrapper/../../../*zMem_multiport_FROM_clk_100*/Q] -to [get_clocks CLK_uram_rbwb_100_clk] 10.0
#xdc_lib lib_zs5_xcvup_12c_19_v2_xdc:f01_fx_macro_bitslice
set_max_delay -datapath_only -from [get_cells {design/zkprctrl/wrapper/sib_bridge_rx_srcconn1/u_xst_wrapper_0/sib_bridge_rx_fifo_data_async/genblk1_fifo_optimize_0_socket_type_mgt_fifo2048x288_pf1024_fwft_async_0/u_xst_wrapper_0/*fifo2048x288_pf1024_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*rd_pntr_gc_reg[*]}] -to [get_cells {design/zkprctrl/wrapper/sib_bridge_rx_srcconn1/u_xst_wrapper_0/sib_bridge_rx_fifo_data_async/genblk1_fifo_optimize_0_socket_type_mgt_fifo2048x288_pf1024_fwft_async_0/u_xst_wrapper_0/*fifo2048x288_pf1024_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*gsync_stage[*]_wr_stg_inst/Q_reg_reg[*]}] 5.000
set_max_delay -datapath_only -from [get_cells {design/zkprctrl/wrapper/sib_bridge_rx_srcconn1/u_xst_wrapper_0/sib_bridge_rx_fifo_data_async/genblk1_fifo_optimize_0_socket_type_mgt_fifo2048x288_pf1024_fwft_async_0/u_xst_wrapper_0/*fifo2048x288_pf1024_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*wr_pntr_gc_reg[*]}] -to [get_cells {design/zkprctrl/wrapper/sib_bridge_rx_srcconn1/u_xst_wrapper_0/sib_bridge_rx_fifo_data_async/genblk1_fifo_optimize_0_socket_type_mgt_fifo2048x288_pf1024_fwft_async_0/u_xst_wrapper_0/*fifo2048x288_pf1024_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*gsync_stage[*]_rd_stg_inst/Q_reg_reg[*]}] 5.000
set_bus_skew -from [get_cells {design/zkprctrl/wrapper/sib_bridge_rx_srcconn1/u_xst_wrapper_0/sib_bridge_rx_fifo_data_async/genblk1_fifo_optimize_0_socket_type_mgt_fifo2048x288_pf1024_fwft_async_0/u_xst_wrapper_0/*fifo2048x288_pf1024_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*rd_pntr_gc_reg[*]}] -to [get_cells {design/zkprctrl/wrapper/sib_bridge_rx_srcconn1/u_xst_wrapper_0/sib_bridge_rx_fifo_data_async/genblk1_fifo_optimize_0_socket_type_mgt_fifo2048x288_pf1024_fwft_async_0/u_xst_wrapper_0/*fifo2048x288_pf1024_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*gsync_stage[1]_wr_stg_inst/Q_reg_reg[*]}] 5.000
set_bus_skew -from [get_cells {design/zkprctrl/wrapper/sib_bridge_rx_srcconn1/u_xst_wrapper_0/sib_bridge_rx_fifo_data_async/genblk1_fifo_optimize_0_socket_type_mgt_fifo2048x288_pf1024_fwft_async_0/u_xst_wrapper_0/*fifo2048x288_pf1024_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*wr_pntr_gc_reg[*]}] -to [get_cells {design/zkprctrl/wrapper/sib_bridge_rx_srcconn1/u_xst_wrapper_0/sib_bridge_rx_fifo_data_async/genblk1_fifo_optimize_0_socket_type_mgt_fifo2048x288_pf1024_fwft_async_0/u_xst_wrapper_0/*fifo2048x288_pf1024_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*gsync_stage[1]_rd_stg_inst/Q_reg_reg[*]}] 5.000
set_max_delay -datapath_only -from [get_cells {design/zkprctrl/wrapper/sib_bridge_tx_srcconn1/u_xst_wrapper_0/sib_bridge_tx_fifo_ctrl/socket_type_mgt_fifo_optimize_1_fifo_sync_0_fifo2048x1_pf1024_fwft_ramlut_async_0/u_xst_wrapper_0/*fifo2048x1_pf1024_fwft_ramlut_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*rd_pntr_gc_reg[*]}] -to [get_cells {design/zkprctrl/wrapper/sib_bridge_tx_srcconn1/u_xst_wrapper_0/sib_bridge_tx_fifo_ctrl/socket_type_mgt_fifo_optimize_1_fifo_sync_0_fifo2048x1_pf1024_fwft_ramlut_async_0/u_xst_wrapper_0/*fifo2048x1_pf1024_fwft_ramlut_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*gsync_stage[1]_wr_stg_inst/Q_reg_reg[*]}] 5.000
set_max_delay -datapath_only -from [get_cells {design/zkprctrl/wrapper/sib_bridge_tx_srcconn1/u_xst_wrapper_0/sib_bridge_tx_fifo_ctrl/socket_type_mgt_fifo_optimize_1_fifo_sync_0_fifo2048x1_pf1024_fwft_ramlut_async_0/u_xst_wrapper_0/*fifo2048x1_pf1024_fwft_ramlut_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*wr_pntr_gc_reg[*]}] -to [get_cells {design/zkprctrl/wrapper/sib_bridge_tx_srcconn1/u_xst_wrapper_0/sib_bridge_tx_fifo_ctrl/socket_type_mgt_fifo_optimize_1_fifo_sync_0_fifo2048x1_pf1024_fwft_ramlut_async_0/u_xst_wrapper_0/*fifo2048x1_pf1024_fwft_ramlut_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*gsync_stage[1]_rd_stg_inst/Q_reg_reg[*]}] 5.000
set_bus_skew -from [get_cells {design/zkprctrl/wrapper/sib_bridge_tx_srcconn1/u_xst_wrapper_0/sib_bridge_tx_fifo_ctrl/socket_type_mgt_fifo_optimize_1_fifo_sync_0_fifo2048x1_pf1024_fwft_ramlut_async_0/u_xst_wrapper_0/*fifo2048x1_pf1024_fwft_ramlut_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*rd_pntr_gc_reg[*]}] -to [get_cells {design/zkprctrl/wrapper/sib_bridge_tx_srcconn1/u_xst_wrapper_0/sib_bridge_tx_fifo_ctrl/socket_type_mgt_fifo_optimize_1_fifo_sync_0_fifo2048x1_pf1024_fwft_ramlut_async_0/u_xst_wrapper_0/*fifo2048x1_pf1024_fwft_ramlut_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*gsync_stage[1]_wr_stg_inst/Q_reg_reg[*]}] 5.000
set_bus_skew -from [get_cells {design/zkprctrl/wrapper/sib_bridge_tx_srcconn1/u_xst_wrapper_0/sib_bridge_tx_fifo_ctrl/socket_type_mgt_fifo_optimize_1_fifo_sync_0_fifo2048x1_pf1024_fwft_ramlut_async_0/u_xst_wrapper_0/*fifo2048x1_pf1024_fwft_ramlut_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*wr_pntr_gc_reg[*]}] -to [get_cells {design/zkprctrl/wrapper/sib_bridge_tx_srcconn1/u_xst_wrapper_0/sib_bridge_tx_fifo_ctrl/socket_type_mgt_fifo_optimize_1_fifo_sync_0_fifo2048x1_pf1024_fwft_ramlut_async_0/u_xst_wrapper_0/*fifo2048x1_pf1024_fwft_ramlut_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*gsync_stage[1]_rd_stg_inst/Q_reg_reg[*]}] 5.000
set_max_delay -datapath_only -from [get_cells {design/zkprctrl/wrapper/sib_bridge_tx_srcconn1/u_xst_wrapper_0/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_1_fifo512x288_pf469_fwft_async_0/u_xst_wrapper_0/*fifo512x288_pf469_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf*/grf_rf*/gntv_or_sync_fifo_gcx_clkx*/*rd_pntr_gc_reg[*]}] -to [get_cells {design/zkprctrl/wrapper/sib_bridge_tx_srcconn1/u_xst_wrapper_0/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_1_fifo512x288_pf469_fwft_async_0/u_xst_wrapper_0/*fifo512x288_pf469_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf*/grf_rf*/gntv_or_sync_fifo_gcx_clkx*/*gsync_stage[1]_wr_stg_inst/Q_reg_reg[*]}] 5.000
set_max_delay -datapath_only -from [get_cells {design/zkprctrl/wrapper/sib_bridge_tx_srcconn1/u_xst_wrapper_0/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_1_fifo512x288_pf469_fwft_async_0/u_xst_wrapper_0/*fifo512x288_pf469_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf*/grf_rf*/gntv_or_sync_fifo_gcx_clkx*/*wr_pntr_gc_reg[*]}] -to [get_cells {design/zkprctrl/wrapper/sib_bridge_tx_srcconn1/u_xst_wrapper_0/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_1_fifo512x288_pf469_fwft_async_0/u_xst_wrapper_0/*fifo512x288_pf469_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf*/grf_rf*/gntv_or_sync_fifo_gcx_clkx*/*gsync_stage[1]_rd_stg_inst/Q_reg_reg[*]}] 5.000
set_bus_skew -from [get_cells {design/zkprctrl/wrapper/sib_bridge_tx_srcconn1/u_xst_wrapper_0/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_1_fifo512x288_pf469_fwft_async_0/u_xst_wrapper_0/*fifo512x288_pf469_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf*/grf_rf*/gntv_or_sync_fifo_gcx_clkx*/*rd_pntr_gc_reg[*]}] -to [get_cells {design/zkprctrl/wrapper/sib_bridge_tx_srcconn1/u_xst_wrapper_0/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_1_fifo512x288_pf469_fwft_async_0/u_xst_wrapper_0/*fifo512x288_pf469_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf*/grf_rf*/gntv_or_sync_fifo_gcx_clkx*/*gsync_stage[1]_wr_stg_inst/Q_reg_reg[*]}] 5.000
set_bus_skew -from [get_cells {design/zkprctrl/wrapper/sib_bridge_tx_srcconn1/u_xst_wrapper_0/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_1_fifo512x288_pf469_fwft_async_0/u_xst_wrapper_0/*fifo512x288_pf469_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf*/grf_rf*/gntv_or_sync_fifo_gcx_clkx*/*wr_pntr_gc_reg[*]}] -to [get_cells {design/zkprctrl/wrapper/sib_bridge_tx_srcconn1/u_xst_wrapper_0/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_1_fifo512x288_pf469_fwft_async_0/u_xst_wrapper_0/*fifo512x288_pf469_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf*/grf_rf*/gntv_or_sync_fifo_gcx_clkx*/*gsync_stage[1]_rd_stg_inst/Q_reg_reg[*]}] 5.000
set_max_delay -datapath_only -from [get_cells {design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/sib_fifo_async_sib2srb/u_xst_wrapper_0/fifo512x288_pf479_fwft_async/u_xst_wrapper_0/*fifo512x288_pf479_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*rd_pntr_gc_reg[*]}] -to [get_cells {design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/sib_fifo_async_sib2srb/u_xst_wrapper_0/fifo512x288_pf479_fwft_async/u_xst_wrapper_0/*fifo512x288_pf479_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*gsync_stage[1]_wr_stg_inst/Q_reg_reg[*]}] 5.000
set_max_delay -datapath_only -from [get_cells {design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/sib_fifo_async_sib2srb/u_xst_wrapper_0/fifo512x288_pf479_fwft_async/u_xst_wrapper_0/*fifo512x288_pf479_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*wr_pntr_gc_reg[*]}] -to [get_cells {design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/sib_fifo_async_sib2srb/u_xst_wrapper_0/fifo512x288_pf479_fwft_async/u_xst_wrapper_0/*fifo512x288_pf479_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*gsync_stage[1]_rd_stg_inst/Q_reg_reg[*]}] 5.000
set_bus_skew -from [get_cells {design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/sib_fifo_async_sib2srb/u_xst_wrapper_0/fifo512x288_pf479_fwft_async/u_xst_wrapper_0/*fifo512x288_pf479_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*rd_pntr_gc_reg[*]}] -to [get_cells {design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/sib_fifo_async_sib2srb/u_xst_wrapper_0/fifo512x288_pf479_fwft_async/u_xst_wrapper_0/*fifo512x288_pf479_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*gsync_stage[1]_wr_stg_inst/Q_reg_reg[*]}] 5.000
set_bus_skew -from [get_cells {design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/sib_fifo_async_sib2srb/u_xst_wrapper_0/fifo512x288_pf479_fwft_async/u_xst_wrapper_0/*fifo512x288_pf479_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*wr_pntr_gc_reg[*]}] -to [get_cells {design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/sib_fifo_async_sib2srb/u_xst_wrapper_0/fifo512x288_pf479_fwft_async/u_xst_wrapper_0/*fifo512x288_pf479_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*gsync_stage[1]_rd_stg_inst/Q_reg_reg[*]}] 5.000
set_max_delay -datapath_only -from [get_cells {design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/sib_fifo_async_srb2sib/u_xst_wrapper_0/fifo512x288_pf479_fwft_async/u_xst_wrapper_0/*fifo512x288_pf479_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*rd_pntr_gc_reg[*]}] -to [get_cells {design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/sib_fifo_async_srb2sib/u_xst_wrapper_0/fifo512x288_pf479_fwft_async/u_xst_wrapper_0/*fifo512x288_pf479_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*gsync_stage[1]_wr_stg_inst/Q_reg_reg[*]}] 5.000
set_max_delay -datapath_only -from [get_cells {design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/sib_fifo_async_srb2sib/u_xst_wrapper_0/fifo512x288_pf479_fwft_async/u_xst_wrapper_0/*fifo512x288_pf479_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*wr_pntr_gc_reg[*]}] -to [get_cells {design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/sib_fifo_async_srb2sib/u_xst_wrapper_0/fifo512x288_pf479_fwft_async/u_xst_wrapper_0/*fifo512x288_pf479_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*gsync_stage[1]_rd_stg_inst/Q_reg_reg[*]}] 5.000
set_bus_skew -from [get_cells {design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/sib_fifo_async_srb2sib/u_xst_wrapper_0/fifo512x288_pf479_fwft_async/u_xst_wrapper_0/*fifo512x288_pf479_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*rd_pntr_gc_reg[*]}] -to [get_cells {design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/sib_fifo_async_srb2sib/u_xst_wrapper_0/fifo512x288_pf479_fwft_async/u_xst_wrapper_0/*fifo512x288_pf479_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*gsync_stage[1]_wr_stg_inst/Q_reg_reg[*]}] 5.000
set_bus_skew -from [get_cells {design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/sib_fifo_async_srb2sib/u_xst_wrapper_0/fifo512x288_pf479_fwft_async/u_xst_wrapper_0/*fifo512x288_pf479_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*wr_pntr_gc_reg[*]}] -to [get_cells {design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/sib_fifo_async_srb2sib/u_xst_wrapper_0/fifo512x288_pf479_fwft_async/u_xst_wrapper_0/*fifo512x288_pf479_fwft_async_core*/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_gcx_clkx_0/*gsync_stage[1]_rd_stg_inst/Q_reg_reg[*]}] 5.000
#xdc_lib lib_xdc:zpad_bus
set_max_delay -from [get_pins {wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_dut_event_0[*]/zwc_pclk_r_reg/Q}] -datapath_only 2.0 -quiet
set_max_delay -from [get_pins -filter {REF_PIN_NAME==Q} -of [get_cells -hier -filter {NAME=~*zfwc_dut*}]] -to [get_clocks CLK_sys_idel_clk_dv4] -datapath_only 40.0 -quiet
set_max_delay -from [get_pins -filter {REF_PIN_NAME==Q} -of [get_cells -hier -filter {NAME=~*zfwc_dut*}]] -to [get_clocks CLK_sys_idel_clk_dv2] -datapath_only 20.0 -quiet
set_max_delay -from [get_pins {wc_ip_top/wrapper/fwc_ip_hs_cluster_32[*]/wc_ctrl_dut_event_0[*]/zwc_pclk_r_reg/Q}] -datapath_only 2.0 -quiet
set_max_delay -from [get_pins {wc_ip_top/wrapper/qiwc_ip_cluster/wc_ctrl_dut_event_0[*]/zwc_pclk_r_reg/Q}] -datapath_only 2.0 -quiet
set_max_delay -from [get_pins -filter {REF_PIN_NAME==Q} -of [get_cells -hier -filter {NAME=~*zfwc_gen3_dut*}]] -to [get_clocks CLK_sys_idel_clk_dv4] -datapath_only 20.0 -quiet
set_max_delay -from [get_pins -filter {REF_PIN_NAME==Q} -of [get_cells -hier -filter {NAME=~*zfwc_gen3_dut*}]] -to [get_clocks CLK_sys_idel_clk_dv2] -datapath_only 10.0 -quiet
set_max_delay -from [get_pins {wc_ip_top/wrapper/fwc_ip_hs_cluster_32[*]/wc_ctrl_dut_event_0[*]/zwc_pclk_r_reg/Q}] -datapath_only 2.0 -quiet


########## false_path :
#XDC=design_zpar.zdc
set_false_path -quiet -to [get_pins -quiet -filter {REF_PIN_NAME==D} -of [get_cells -hier -filter {NAME=~*zview_*}]]
set_false_path -quiet -from [get_pins -quiet -filter {REF_PIN_NAME==C} -of [get_cells -hier -filter {NAME=~*ztig_*}]]
set_false_path -setup -quiet -through [get_nets  -hier -filter {TIG=="TRUE"}]
set_false_path -setup -quiet -from    [get_cells -hier -filter {TIG=="TRUE"}]
#XDC=design_fw.zdc
#xdc_lib lib_zs5_xdc:ts_clockgen_fmdc2_24
set_false_path -setup -from [get_clocks CLK_pclk]      -to [get_clocks CLK_dclk_delay_0]
set_false_path -setup -from [get_clocks CLK_pclk]      -to [get_clocks CLK_dclk_delay_1]
set_false_path -setup -from [get_clocks CLK_pclk]      -to [get_clocks CLK_dclk_delay_2]
set_false_path -setup -from [get_clocks CLK_pclk_free] -to [get_clocks CLK_pclk_dut]
set_false_path -setup -from [get_clocks CLK_pclk_free] -to [get_clocks CLK_dclk_delay_0]
set_false_path -setup -from [get_clocks CLK_pclk_free] -to [get_clocks CLK_dclk_delay_1]
set_false_path -setup -from [get_clocks CLK_pclk_free] -to [get_clocks CLK_dclk_delay_2]
set_false_path -setup -from [get_clocks CLK_pclk_mix] -to [get_clocks CLK_pclk_dut]
set_false_path -setup -from [get_clocks CLK_pclk_mix] -to [get_clocks CLK_dclk_delay_0]
set_false_path -setup -from [get_clocks CLK_pclk_mix] -to [get_clocks CLK_dclk_delay_1]
set_false_path -setup -from [get_clocks CLK_pclk_mix] -to [get_clocks CLK_dclk_delay_2]
set_false_path -setup -from [get_clocks CLK_dclk_delay_0] -to [get_clocks CLK_pclk]
set_false_path -setup -from [get_clocks CLK_dclk_delay_1] -to [get_clocks CLK_pclk]
set_false_path -setup -from [get_clocks CLK_dclk_delay_2] -to [get_clocks CLK_pclk]
set_false_path -setup -from [get_clocks CLK_dclk_delay_0] -to [get_clocks CLK_pclk_free]
set_false_path -setup -from [get_clocks CLK_dclk_delay_1] -to [get_clocks CLK_pclk_free]
set_false_path -setup -from [get_clocks CLK_dclk_delay_2] -to [get_clocks CLK_pclk_free]
set_false_path -setup -from [get_clocks CLK_pclk_dut]     -to [get_clocks CLK_pclk_free]
set_false_path -setup -from [get_clocks CLK_dclk_delay_0] -to [get_clocks CLK_pclk_mix]
set_false_path -setup -from [get_clocks CLK_dclk_delay_1] -to [get_clocks CLK_pclk_mix]
set_false_path -setup -from [get_clocks CLK_dclk_delay_2] -to [get_clocks CLK_pclk_mix]
set_false_path -setup -from [get_clocks CLK_pclk_dut]     -to [get_clocks CLK_pclk_mix]
set_false_path -setup -from [get_clocks CLK_dclk_delay_0] -to [get_clocks CLK_sys_mclk]
set_false_path -setup -from [get_clocks CLK_dclk_delay_1] -to [get_clocks CLK_sys_mclk]
set_false_path -setup -from [get_clocks CLK_dclk_delay_2] -to [get_clocks CLK_sys_mclk]
set_false_path -setup -from [get_clocks CLK_pclk_dut]     -to [get_clocks CLK_sys_mclk]
set_false_path -from [get_clocks CLK_dclk_delay_0] -to [get_clocks CLK_dclk_delay_1]
set_false_path -from [get_clocks CLK_dclk_delay_0] -to [get_clocks CLK_dclk_delay_2]
set_false_path -from [get_clocks CLK_dclk_delay_1] -to [get_clocks CLK_dclk_delay_0]
set_false_path -from [get_clocks CLK_dclk_delay_1] -to [get_clocks CLK_dclk_delay_2]
set_false_path -from [get_clocks CLK_dclk_delay_2] -to [get_clocks CLK_dclk_delay_0]
set_false_path -from [get_clocks CLK_dclk_delay_2] -to [get_clocks CLK_dclk_delay_1]
set_false_path -setup -from [get_clocks CLK_dclk_*] -to [get_clocks CLK_dclk_*]
#xdc_lib lib_zs5_xcvup_12c_19_v2_xdc:f01_ddr4_ctrl_128x1024_0
set_false_path -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x72_pf384_fwft_async_ctrl/u_xst_wrapper_0/*fifo512x72_pf384_fwft_async_core*/U0/inst_fifo_gen/*rstblk/ngwrdrst_grst_g7serrst_gsckt_wrst_gic_rst_xpm_cdc_single_inst_rrst_wr*/syncstages_ff_reg[0]}]
set_false_path -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x72_pf384_fwft_async_ctrl/u_xst_wrapper_0/*fifo512x72_pf384_fwft_async_core*/U0/inst_fifo_gen/*rstblk/ngwrdrst_grst_g7serrst_gsckt_wrst_gic_rst_xpm_cdc_single_inst_wrst_rd*/syncstages_ff_reg[0]}]
set_false_path -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x72_pf384_fwft_async_ctrl/u_xst_wrapper_0/*fifo512x72_pf384_fwft_async_core*/U0/inst_fifo_gen/*rstblk/ngwrdrst_grst_g7serrst_gsckt_wrst_gic_rst_xpm_cdc_sync_rst_inst_wrst*/syncstages_ff_reg[0]}]
set_false_path -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x72_pf384_fwft_async_ctrl/u_xst_wrapper_0/*fifo512x72_pf384_fwft_async_core*/U0/inst_fifo_gen/*rstblk/ngwrdrst_grst_g7serrst_gsckt_wrst_xpm_cdc_sync_rst_inst_wrst*/syncstages_ff_reg[0]}]
set_false_path -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x144_pf384_fwft_async_data_lo/u_xst_wrapper_0/*fifo512x144_pf384_fwft_async_core*/U0/inst_fifo_gen/*rstblk/ngwrdrst_grst_g7serrst_gsckt_wrst_gic_rst_xpm_cdc_single_inst_rrst_wr*/syncstages_ff_reg[0]}]
set_false_path -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x144_pf384_fwft_async_data_lo/u_xst_wrapper_0/*fifo512x144_pf384_fwft_async_core*/U0/inst_fifo_gen/*rstblk/ngwrdrst_grst_g7serrst_gsckt_wrst_gic_rst_xpm_cdc_single_inst_wrst_rd*/syncstages_ff_reg[0]}]
set_false_path -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x144_pf384_fwft_async_data_lo/u_xst_wrapper_0/*fifo512x144_pf384_fwft_async_core*/U0/inst_fifo_gen/*rstblk/ngwrdrst_grst_g7serrst_gsckt_wrst_gic_rst_xpm_cdc_sync_rst_inst_wrst*/syncstages_ff_reg[0]}]
set_false_path -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x144_pf384_fwft_async_data_lo/u_xst_wrapper_0/*fifo512x144_pf384_fwft_async_core*/U0/inst_fifo_gen/*rstblk/ngwrdrst_grst_g7serrst_gsckt_wrst_xpm_cdc_sync_rst_inst_wrst*/syncstages_ff_reg[0]}]
set_false_path -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x144_pf384_fwft_async_data_hi/u_xst_wrapper_0/*fifo512x144_pf384_fwft_async_core*/U0/inst_fifo_gen/*rstblk/ngwrdrst_grst_g7serrst_gsckt_wrst_gic_rst_xpm_cdc_single_inst_rrst_wr*/syncstages_ff_reg[0]}]
set_false_path -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x144_pf384_fwft_async_data_hi/u_xst_wrapper_0/*fifo512x144_pf384_fwft_async_core*/U0/inst_fifo_gen/*rstblk/ngwrdrst_grst_g7serrst_gsckt_wrst_gic_rst_xpm_cdc_single_inst_wrst_rd*/syncstages_ff_reg[0]}]
set_false_path -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x144_pf384_fwft_async_data_hi/u_xst_wrapper_0/*fifo512x144_pf384_fwft_async_core*/U0/inst_fifo_gen/*rstblk/ngwrdrst_grst_g7serrst_gsckt_wrst_gic_rst_xpm_cdc_sync_rst_inst_wrst*/syncstages_ff_reg[0]}]
set_false_path -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo512x144_pf384_fwft_async_data_hi/u_xst_wrapper_0/*fifo512x144_pf384_fwft_async_core*/U0/inst_fifo_gen/*rstblk/ngwrdrst_grst_g7serrst_gsckt_wrst_xpm_cdc_sync_rst_inst_wrst*/syncstages_ff_reg[0]}]
set_false_path -through [get_pins -of [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x72_pf1536_fwft_async_ctrl/u_xst_wrapper_0/*fifo2048x72_pf1536_fwft_async_core*/U0/inst_fifo_gen/*rstblk/ngwrdrst_grst_g7serrst_gnsckt_wrst_rst_wr_reg2_inst*/arststages_ff_reg[1]}] -filter {REF_PIN_NAME == Q}] -to [get_pins -of [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x72_pf1536_fwft_async_ctrl/u_xst_wrapper_0/*fifo2048x72_pf1536_fwft_async_core*/U0/inst_fifo_gen/*rstblk*/*}] -filter {REF_PIN_NAME == PRE}]
set_false_path -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x72_pf1536_fwft_async_ctrl/u_xst_wrapper_0/*fifo2048x72_pf1536_fwft_async_core*/U0/inst_fifo_gen/*rstblk/ngwrdrst_grst_g7serrst_gnsckt_wrst_gic_rst_xpm_cdc_single_inst_rrst_wr*/syncstages_ff_reg[0]}]
set_false_path -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x72_pf1536_fwft_async_ctrl/u_xst_wrapper_0/*fifo2048x72_pf1536_fwft_async_core*/U0/inst_fifo_gen/*rstblk/ngwrdrst_grst_g7serrst_gnsckt_wrst_gic_rst_xpm_cdc_single_inst_wrst_rd*/syncstages_ff_reg[0]}]
set_false_path -through [get_pins -of [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/*fifo2048x144_pf1536_fwft_async_core*/U0/inst_fifo_gen/*rstblk/ngwrdrst_grst_g7serrst_gnsckt_wrst_rst_wr_reg2_inst*/arststages_ff_reg[1]}] -filter {REF_PIN_NAME == Q}] -to [get_pins -of [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/*fifo2048x144_pf1536_fwft_async_core*/U0/inst_fifo_gen/*rstblk*/*}] -filter {REF_PIN_NAME == PRE}]
set_false_path -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/*fifo2048x144_pf1536_fwft_async_core*/U0/inst_fifo_gen/*rstblk/ngwrdrst_grst_g7serrst_gnsckt_wrst_gic_rst_xpm_cdc_single_inst_rrst_wr*/syncstages_ff_reg[0]}]
set_false_path -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/*fifo2048x144_pf1536_fwft_async_core*/U0/inst_fifo_gen/*rstblk/ngwrdrst_grst_g7serrst_gnsckt_wrst_gic_rst_xpm_cdc_single_inst_wrst_rd*/syncstages_ff_reg[0]}]
set_false_path -through [get_pins -of [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/*fifo2048x144_pf1536_fwft_async_core*/U0/inst_fifo_gen/*rstblk/ngwrdrst_grst_g7serrst_gnsckt_wrst_rst_wr_reg2_inst*/arststages_ff_reg[1]}] -filter {REF_PIN_NAME == Q}] -to [get_pins -of [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/*fifo2048x144_pf1536_fwft_async_core*/U0/inst_fifo_gen/*rstblk*/*}] -filter {REF_PIN_NAME == PRE}]
set_false_path -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/*fifo2048x144_pf1536_fwft_async_core*/U0/inst_fifo_gen/*rstblk/ngwrdrst_grst_g7serrst_gnsckt_wrst_gic_rst_xpm_cdc_single_inst_rrst_wr*/syncstages_ff_reg[0]}]
set_false_path -to [get_cells -hier -filter { NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/*fifo2048x144_pf1536_fwft_async_core*/U0/inst_fifo_gen/*rstblk/ngwrdrst_grst_g7serrst_gnsckt_wrst_gic_rst_xpm_cdc_single_inst_wrst_rd*/syncstages_ff_reg[0]}]
set_false_path -through [get_pins design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/ddr4_ctrl_systemif_fifo/fifo512x72_pf479_fwft_async_xdomain/u_xst_wrapper_0/*fifo512x72_pf479_fwft_async_core*/U0/rst] -to [get_pins -filter {REF_PIN_NAME==PRE} -of [get_cells -hier -filter {NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/ddr4_ctrl_systemif_fifo/fifo512x72_pf479_fwft_async_xdomain/u_xst_wrapper_0/*fifo512x72_pf479_fwft_async_core*/U0/*rstblk*/*}]]
set_false_path -from [get_cells -hier -filter {NAME =~ design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/ddr4_ctrl_systemif_fifo/fifo512x72_pf479_fwft_async_xdomain/u_xst_wrapper_0/*fifo512x72_pf479_fwft_async_core*/U0/*rstblk*/*rst_reg_reg[*]}]
#xdc_lib lib_zs5_xcvup_12c_19_v2_xdc:f01_fx_macro_bitslice
set_false_path -through [get_pins design/zkprctrl/wrapper/sib_bridge_rx_srcconn1/u_xst_wrapper_0/sib_bridge_rx_fifo_data_async/genblk1_fifo_optimize_0_socket_type_mgt_fifo2048x288_pf1024_fwft_async_0/u_xst_wrapper_0/*fifo2048x288_pf1024_fwft_async_core*/U0/rst] -to [get_pins -filter {REF_PIN_NAME==PRE} -of [get_cells -hier -filter {NAME =~ design/zkprctrl/wrapper/sib_bridge_rx_srcconn1/u_xst_wrapper_0/sib_bridge_rx_fifo_data_async/genblk1_fifo_optimize_0_socket_type_mgt_fifo2048x288_pf1024_fwft_async_0/u_xst_wrapper_0/*fifo2048x288_pf1024_fwft_async_core*/U0/*rstblk*/*}]]
set_false_path -from [get_cells -hier -filter {NAME =~ design/zkprctrl/wrapper/sib_bridge_rx_srcconn1/u_xst_wrapper_0/sib_bridge_rx_fifo_data_async/genblk1_fifo_optimize_0_socket_type_mgt_fifo2048x288_pf1024_fwft_async_0/u_xst_wrapper_0/*fifo2048x288_pf1024_fwft_async_core*/U0/*rstblk*/*rst_reg_reg[*]}]
set_false_path -through [get_pins design/zkprctrl/wrapper/sib_bridge_tx_srcconn1/u_xst_wrapper_0/sib_bridge_tx_fifo_ctrl/socket_type_mgt_fifo_optimize_1_fifo_sync_0_fifo2048x1_pf1024_fwft_ramlut_async_0/u_xst_wrapper_0/*fifo2048x1_pf1024_fwft_ramlut_async_core*/U0/rst] -to [get_pins -filter {REF_PIN_NAME==PRE} -of [get_cells -hier -filter {NAME =~ design/zkprctrl/wrapper/sib_bridge_tx_srcconn1/u_xst_wrapper_0/sib_bridge_tx_fifo_ctrl/socket_type_mgt_fifo_optimize_1_fifo_sync_0_fifo2048x1_pf1024_fwft_ramlut_async_0/u_xst_wrapper_0/*fifo2048x1_pf1024_fwft_ramlut_async_core*/U0/*rstblk*/*}]]
set_false_path -from [get_cells -hier -filter {NAME =~ design/zkprctrl/wrapper/sib_bridge_tx_srcconn1/u_xst_wrapper_0/sib_bridge_tx_fifo_ctrl/socket_type_mgt_fifo_optimize_1_fifo_sync_0_fifo2048x1_pf1024_fwft_ramlut_async_0/u_xst_wrapper_0/*fifo2048x1_pf1024_fwft_ramlut_async_core*/U0/*rstblk*/*rst_reg_reg[*]}]
set_false_path -through [get_pins design/zkprctrl/wrapper/sib_bridge_tx_srcconn1/u_xst_wrapper_0/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_1_fifo512x288_pf469_fwft_async_0/u_xst_wrapper_0/*fifo512x288_pf469_fwft_async_core*/U0/rst] -to [get_pins -filter {REF_PIN_NAME==PRE} -of [get_cells -hier -filter {NAME =~ design/zkprctrl/wrapper/sib_bridge_tx_srcconn1/u_xst_wrapper_0/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_1_fifo512x288_pf469_fwft_async_0/u_xst_wrapper_0/*fifo512x288_pf469_fwft_async_core*/U0/*rstblk*/*}]]
set_false_path -to [get_pins -filter {REF_PIN_NAME=~*D}   -of [get_cells -hier -filter {NAME =~ design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/*reset_synchronizer*inst/rst_in_meta*}]]
set_false_path -to [get_pins -filter {REF_PIN_NAME=~*PRE} -of [get_cells -hier -filter {NAME =~ design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/*reset_synchronizer*inst/rst_in_meta*}]]
set_false_path -to [get_pins -filter {REF_PIN_NAME=~*PRE} -of [get_cells -hier -filter {NAME =~ design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/*reset_synchronizer*inst/rst_in_sync1*}]]
set_false_path -to [get_pins -filter {REF_PIN_NAME=~*PRE} -of [get_cells -hier -filter {NAME =~ design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/*reset_synchronizer*inst/rst_in_sync2*}]]
set_false_path -to [get_pins -filter {REF_PIN_NAME=~*PRE} -of [get_cells -hier -filter {NAME =~ design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/*reset_synchronizer*inst/rst_in_sync3*}]]
set_false_path -to [get_pins -filter {REF_PIN_NAME=~*PRE} -of [get_cells -hier -filter {NAME =~ design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/*reset_synchronizer*inst/rst_in_out*}]]
set_false_path -to [get_pins -filter {REF_PIN_NAME=~*CLR} -of [get_cells -hier -filter {NAME =~ design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/*reset_synchronizer*inst/rst_in_meta*}]]
set_false_path -to [get_pins -filter {REF_PIN_NAME=~*CLR} -of [get_cells -hier -filter {NAME =~ design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/*reset_synchronizer*inst/rst_in_sync1*}]]
set_false_path -to [get_pins -filter {REF_PIN_NAME=~*CLR} -of [get_cells -hier -filter {NAME =~ design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/*reset_synchronizer*inst/rst_in_sync2*}]]
set_false_path -to [get_pins -filter {REF_PIN_NAME=~*CLR} -of [get_cells -hier -filter {NAME =~ design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/*reset_synchronizer*inst/rst_in_sync3*}]]
set_false_path -to [get_pins -filter {REF_PIN_NAME=~*CLR} -of [get_cells -hier -filter {NAME =~ design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/*reset_synchronizer*inst/rst_in_out*}]]
set_false_path -through [get_pins {design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/freq/u_xst_wrapper_0/multi_freq_core[*]_freq_core_inst/freq_reg[*]/Q}]
set_false_path -through [get_pins {design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/freq/u_xst_wrapper_0/multi_freq_core[*]_freq_core_inst/clk_dv_rsync_reg/D}]
set_false_path -through [get_pins design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/sib_fifo_async_sib2srb/u_xst_wrapper_0/fifo512x288_pf479_fwft_async/u_xst_wrapper_0/*fifo512x288_pf479_fwft_async_core*/U0/rst] -to [get_pins -filter {REF_PIN_NAME==PRE} -of [get_cells -hier -filter {NAME =~ design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/sib_fifo_async_sib2srb/u_xst_wrapper_0/fifo512x288_pf479_fwft_async/u_xst_wrapper_0/*fifo512x288_pf479_fwft_async_core*/U0/*rstblk*/*}]]
set_false_path -from [get_cells -hier -filter {NAME =~ design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/sib_fifo_async_sib2srb/u_xst_wrapper_0/fifo512x288_pf479_fwft_async/u_xst_wrapper_0/*fifo512x288_pf479_fwft_async_core*/U0/*rstblk*/*rst_reg_reg[*]}]
set_false_path -through [get_pins design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/sib_fifo_async_srb2sib/u_xst_wrapper_0/fifo512x288_pf479_fwft_async/u_xst_wrapper_0/*fifo512x288_pf479_fwft_async_core*/U0/rst] -to [get_pins -filter {REF_PIN_NAME==PRE} -of [get_cells -hier -filter {NAME =~ design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/sib_fifo_async_srb2sib/u_xst_wrapper_0/fifo512x288_pf479_fwft_async/u_xst_wrapper_0/*fifo512x288_pf479_fwft_async_core*/U0/*rstblk*/*}]]
set_false_path -from [get_cells -hier -filter {NAME =~ design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/sib_fifo_async_srb2sib/u_xst_wrapper_0/fifo512x288_pf479_fwft_async/u_xst_wrapper_0/*fifo512x288_pf479_fwft_async_core*/U0/*rstblk*/*rst_reg_reg[*]}]
set_false_path -through [get_nets {design/zkprctrl/wrapper/sysclk_dut_zs5/u_xst_wrapper_0/sys_pwron_rst}]
#xdc_lib lib_xdc:zpad_bus
set_false_path -through [get_pins design/zpad_bus_ins/zpl_out_wc_ip_stop_clock]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[0]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[0]/lut_1]
set_property INIT 1 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[0]/lut_2]
set_property INIT 1 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[0]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[1]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[1]/lut_1]
set_property INIT 1 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[1]/lut_2]
set_property INIT 1 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[1]/lut_3]
set_property INIT 1 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[2]/lut_0]
set_property INIT 1 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[2]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[2]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[2]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[3]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[3]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[3]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[3]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[4]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[4]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[4]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[4]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[5]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[5]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[5]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[5]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[6]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[6]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[6]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[6]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[7]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[7]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[7]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[7]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[8]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[8]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[8]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[8]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[9]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[9]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[9]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[9]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[10]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[10]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[10]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[10]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[11]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[11]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[11]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[11]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[12]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[12]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[12]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[12]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[13]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[13]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[13]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[13]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[14]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[14]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[14]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[14]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[15]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[15]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[15]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[15]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[16]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[16]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[16]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[16]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[17]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[17]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[17]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[17]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[18]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[18]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[18]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[18]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[19]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[19]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[19]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[19]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[20]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[20]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[20]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[20]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[21]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[21]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[21]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[21]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[22]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[22]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[22]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[22]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[23]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[23]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[23]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[23]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[24]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[24]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[24]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[24]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[25]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[25]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[25]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[25]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[26]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[26]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[26]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[26]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[27]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[27]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[27]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[27]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[28]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[28]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[28]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[28]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[29]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[29]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[29]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[29]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[30]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[30]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[30]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[30]/lut_3]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[31]/lut_0]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[31]/lut_1]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[31]/lut_2]
set_property INIT 0 [get_cells wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_word_nbr[31]/lut_3]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[0]/lut_0]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[0]/lut_1]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[0]/lut_2]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[0]/lut_3]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[0]/lut_4]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[0]/lut_5]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[0]/lut_6]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[0]/lut_7]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[0]/lut_8]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[0]/lut_9]
set_property INIT 1 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[0]/lut_10]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[1]/lut_0]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[1]/lut_1]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[1]/lut_2]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[1]/lut_3]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[1]/lut_4]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[1]/lut_5]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[1]/lut_6]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[1]/lut_7]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[1]/lut_8]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[1]/lut_9]
set_property INIT 1 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[1]/lut_10]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[2]/lut_0]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[2]/lut_1]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[2]/lut_2]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[2]/lut_3]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[2]/lut_4]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[2]/lut_5]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[2]/lut_6]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[2]/lut_7]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[2]/lut_8]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[2]/lut_9]
set_property INIT 1 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[2]/lut_10]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[3]/lut_0]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[3]/lut_1]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[3]/lut_2]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[3]/lut_3]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[3]/lut_4]
set_property INIT 1 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[3]/lut_5]
set_property INIT 1 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[3]/lut_6]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[3]/lut_7]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[3]/lut_8]
set_property INIT 1 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[3]/lut_9]
set_property INIT 0 [get_cells wc_ip_top*/wrapper/qiwc_ip_cluster/cluster_qiwc_ip_word_nbr_0[3]/lut_10]
#XDC=design_pclk.zdc
set_false_path -setup -rise_from [get_clocks CLK_pclk*] -rise_to [get_clocks CLK_pclk*] 
set_false_path -setup -rise_from [get_clocks CLK_pclk*] -fall_to [get_clocks CLK_pclk*] 
set_false_path -setup -fall_from [get_clocks CLK_pclk*] -rise_to [get_clocks CLK_pclk*] 


########## multicycle_path_setup :
#XDC=design_fw.zdc
#xdc_lib lib_zs5_xdc:ts_clockgen_fmdc2_24
set_multicycle_path -setup -from [get_clocks CLK_pclk]      -to [get_clocks CLK_sys_mclk] [expr $DRIVER_CLK_DIVISION-1]
set_multicycle_path -setup -from [get_clocks CLK_pclk_free] -to [get_clocks CLK_sys_mclk] [expr $DRIVER_CLK_DIVISION-1]
set_multicycle_path -setup -from [get_clocks CLK_pclk_mix]  -to [get_clocks CLK_sys_mclk] [expr $DRIVER_CLK_DIVISION-1]


########## multicycle_path_hold :
#XDC=design_fw.zdc
#xdc_lib lib_zs5_xdc:ts_clockgen_fmdc2_24
set_multicycle_path -hold -end -from [get_clocks CLK_pclk]      -to [get_clocks CLK_sys_mclk] [expr $DRIVER_CLK_DIVISION-2]
set_multicycle_path -hold -end -from [get_clocks CLK_pclk_dut]  -to [get_clocks CLK_sys_mclk] [expr $DRIVER_CLK_DIVISION-2]
set_multicycle_path -hold -end -from [get_clocks CLK_pclk_free] -to [get_clocks CLK_sys_mclk] [expr $DRIVER_CLK_DIVISION-2]
set_multicycle_path -hold -end -from [get_clocks CLK_pclk_mix]  -to [get_clocks CLK_sys_mclk] [expr $DRIVER_CLK_DIVISION-2]
set_multicycle_path -hold -start -from [get_pin {design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk*nxt_reg/C}] -to [get_clocks CLK_pclk*] [expr $DRIVER_CLK_DIVISION - (2/2) - 1]
set_multicycle_path -hold -start -from [get_pin {design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk*en_reg/C}] -to [get_clocks CLK_pclk*] [expr $DRIVER_CLK_DIVISION - 1]


########## pblock :
#XDC=design_fw.zdc
#xdc_lib lib_zs5_xcvup_12c_19_v2_xdc:f01_ddr4_port_rw_128x1024_0
add_cells_to_pblock PBLOCK_SLR1 [get_cells {design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/BANK_PORT_1/wrapper}]
#xdc_lib lib_zs5_xcvup_12c_19_v2_xdc:f01_ddr4_ctrl_128x1024_0
add_cells_to_pblock PBLOCK_SLR1 [get_cells {design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/ddr4_ctrl_systemif_sib_slave_0}]
add_cells_to_pblock PBLOCK_SLR1 [get_cells {design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/sib_master_cahsab_word_en_0}]
add_cells_to_pblock PBLOCK_SLR1 [get_cells {design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/ddr4_ctrl_systemif_fifo}]
add_cells_to_pblock PBLOCK_DDR_CTRL [get_cells {design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_arbiter_0}]
add_cells_to_pblock PBLOCK_DDR_CTRL [get_cells {design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif}]
add_cells_to_pblock PBLOCK_DDR_CTRL [get_cells {design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/ddr4_ctrl_systemif_registers_0}]
add_cells_to_pblock PBLOCK_DDR_CTRL [get_cells {design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/ddr4_ctrl_systemif_sib_arbiter_0}]
add_cells_to_pblock PBLOCK_DDR_CTRL [get_cells {design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_systemif_0/fifo2_system_rw}]
resize_pblock PBLOCK_DDR_CTRL -add {RAMB36_X0Y60:RAMB36_X0Y95}
resize_pblock PBLOCK_DDR_CTRL -add {PLL_X0Y10:PLL_X0Y15}
resize_pblock PBLOCK_DDR_CTRL -add {SLICE_X0Y300:SLICE_X23Y479}
resize_pblock PBLOCK_DDR_CTRL -add {DSP48E2_X0Y136:DSP48E2_X0Y149}
set_property IS_SOFT FALSE [get_pblocks PBLOCK_DDR_CTRL]
set_property EXCLUDE_PLACEMENT true [get_pblocks PBLOCK_DDR_CTRL]
create_property -description "Protect zebu firmware from shutdown." -type bool -default_value false FW_PROTECT_SHUTDOWN pblock
set_property FW_PROTECT_SHUTDOWN true [get_pblocks PBLOCK_DDR_CTRL]
#xdc_lib lib_xdc:x_uram_rbwb_ctrl
create_pblock PBLOCK_URAM_CTRL
resize_pblock PBLOCK_URAM_CTRL  -add {CLOCKREGION_X4Y5:CLOCKREGION_X7Y9}
add_cells_to_pblock PBLOCK_URAM_CTRL [get_cells design/x_uram_rbwb_ctrl_ins/wrapper/uram_rbwb_idel_dv*_data_valid_r_reg] 
add_cells_to_pblock PBLOCK_URAM_CTRL [get_cells design/x_uram_rbwb_ctrl_ins/wrapper/uram_rbwb_idel_dv*_data_valid_r1_reg] 
add_cells_to_pblock PBLOCK_URAM_CTRL [get_cells design/x_uram_rbwb_ctrl_ins/wrapper/uram_rbwb_idel_dv*_data_r_reg[*]] 
add_cells_to_pblock PBLOCK_URAM_CTRL [get_cells design/x_uram_rbwb_ctrl_ins/wrapper/uram_rbwb_idel_dv*_data_r1_reg[*]]
#xdc_lib lib_zs5_xcvup_12c_19_v2_xdc:f01_fx_macro_bitslice
create_pblock PBLOCK_MGT_SYS_SOCKET
resize_pblock [get_pblocks PBLOCK_MGT_SYS_SOCKET] -add {SLICE_X400Y360:SLICE_X414Y419}
resize_pblock [get_pblocks PBLOCK_MGT_SYS_SOCKET] -add {RAMB36_X7Y72:RAMB36_X8Y83}
set_property  EXCLUDE_PLACEMENT true [get_pblock PBLOCK_MGT_SYS_SOCKET]
set_property IS_SOFT FALSE [get_pblock PBLOCK_MGT_SYS_SOCKET]
create_property -description "Protect zebu firmware from shutdown." -type bool -default_value false FW_PROTECT_SHUTDOWN pblock
set_property FW_PROTECT_SHUTDOWN true [get_pblocks PBLOCK_MGT_SYS_SOCKET]
add_cells_to_pblock PBLOCK_MGT_SYS_SOCKET [get_cells {design/zkprctrl/wrapper/socket_gt_sys_225}]
add_cells_to_pblock PBLOCK_MGT_SYS_SOCKET [get_cells {design/zkprctrl/wrapper/sib_bridge_tx_srcconn1}]
add_cells_to_pblock PBLOCK_MGT_SYS_SOCKET [get_cells {design/zkprctrl/wrapper/sib_bridge_rx_srcconn1}]


########## clock_dedicated_route :
#XDC=design_fw.zdc
#xdc_lib lib_zs5_xdc:ts_clockgen_fmdc2_24
set_property CLOCK_DELAY_GROUP CDG_pclk_0 [get_nets -of_object [get_pins {design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk/O design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_free/O design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_mix/O design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_dlyclkgen[0]/bufg_dclk_delay/O design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_dlyclkgen[1]/bufg_dclk_delay/O design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_dlyclkgen[2]/bufg_dclk_delay/O design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut/O}]]


########## loc :
#XDC=design_fw.zdc
#xdc_lib lib_zs5_xdc:ts_clockgen_fmdc2_24
set_property BEL EFF [get_cells design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_free_bufgi_reg]
set_property LOC SLICE_X349Y567 [get_cells design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_free_bufgi_reg]
set_property CLOCK_REGION X7Y9 [get_cells design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_free]
set_property BEL FFF [get_cells design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_bufgi_reg]
set_property LOC SLICE_X349Y567 [get_cells design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_bufgi_reg]
set_property CLOCK_REGION X7Y9 [get_cells design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk]
set_property BEL HFF [get_cells design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg]
set_property LOC SLICE_X349Y567 [get_cells design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg]
set_property CLOCK_REGION X7Y9 [get_cells design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut]
set_property BEL AFF [get_cells {design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_dlyclkgen[0]/fdce_dclk_delay}]
set_property BEL BUFCE [get_cells {design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_dlyclkgen[0]/bufg_dclk_delay}]
set_property LOC SLICE_X349Y567 [get_cells {design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_dlyclkgen[0]/fdce_dclk_delay}]
set_property CLOCK_REGION X7Y9 [get_cells {design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_dlyclkgen[0]/bufg_dclk_delay}]
set_property BEL BFF [get_cells {design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_dlyclkgen[1]/fdce_dclk_delay}]
set_property BEL BUFCE [get_cells {design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_dlyclkgen[1]/bufg_dclk_delay}]
set_property LOC SLICE_X349Y567 [get_cells {design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_dlyclkgen[1]/fdce_dclk_delay}]
set_property CLOCK_REGION X7Y9 [get_cells {design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_dlyclkgen[1]/bufg_dclk_delay}]
set_property BEL CFF [get_cells {design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_dlyclkgen[2]/fdce_dclk_delay}]
set_property BEL BUFCE [get_cells {design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_dlyclkgen[2]/bufg_dclk_delay}]
set_property LOC SLICE_X349Y567 [get_cells {design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_dlyclkgen[2]/fdce_dclk_delay}]
set_property CLOCK_REGION X7Y9 [get_cells {design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_dlyclkgen[2]/bufg_dclk_delay}]
set_property BEL GFF [get_cells design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_mix_bufgi_reg]
set_property LOC SLICE_X349Y567 [get_cells design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_mix_bufgi_reg]
set_property CLOCK_REGION X7Y9 [get_cells design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_mix]
set_property LOC BUFGCE_X1Y217 [get_cells design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut]
set_property LOC BUFGCE_X1Y223 [get_cells design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_free]
set_property LOC BUFGCE_X1Y225 [get_cells design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_mix]
set_property LOC BUFGCE_X1Y226 [get_cells design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk]
#xdc_lib lib_xdc:x_uram_rbwb_ctrl
set_property CLOCK_REGION X7Y6 [get_cells [list design/x_uram_rbwb_ctrl_ins/wrapper/clk_mux_smap_and_idel_dv8/bufgctrl_0 design/x_uram_rbwb_ctrl_ins/wrapper/clk_mux_smap_and_idel_dv4/bufgctrl_0 design/x_uram_rbwb_ctrl_ins/wrapper/clk_mux_smap_and_idel_dv2/bufgctrl_0 design/x_uram_rbwb_ctrl_ins/wrapper/clk_mux_smap_and_idel_dv1/bufgctrl_0]]
set_property USER_CLOCK_ROOT X7Y6 [get_nets -of_objects [get_pins [list design/x_uram_rbwb_ctrl_ins/wrapper/clk_mux_smap_and_idel_dv8/bufgctrl_0/O design/x_uram_rbwb_ctrl_ins/wrapper/clk_mux_smap_and_idel_dv4/bufgctrl_0/O design/x_uram_rbwb_ctrl_ins/wrapper/clk_mux_smap_and_idel_dv2/bufgctrl_0/O design/x_uram_rbwb_ctrl_ins/wrapper/clk_mux_smap_and_idel_dv1/bufgctrl_0/O]]]
set_property USER_MAX_PROG_DELAY 0 [get_nets -of_objects [get_pins [list design/x_uram_rbwb_ctrl_ins/wrapper/clk_mux_smap_and_idel_dv8/bufgctrl_0/O design/x_uram_rbwb_ctrl_ins/wrapper/clk_mux_smap_and_idel_dv4/bufgctrl_0/O design/x_uram_rbwb_ctrl_ins/wrapper/clk_mux_smap_and_idel_dv2/bufgctrl_0/O design/x_uram_rbwb_ctrl_ins/wrapper/clk_mux_smap_and_idel_dv1/bufgctrl_0/O]]]
#xdc_lib lib_zs5_xcvup_12c_19_v2_xdc:f01_fx_macro_bitslice
set_property LOC SYSMONE4_X0Y1 [get_cells -hier -filter {NAME =~ *system_monitor_light/*SYSMONE4_0} ]
set_property LOC GTYE4_CHANNEL_X0Y24 [get_cells -hier -filter {NAME =~ *socket_gt_sys_225/*gen_gtye4_channel_inst[0]_GTYE4_CHANNEL_PRIM_INST} ]
set_property LOC GTYE4_CHANNEL_X0Y25 [get_cells -hier -filter {NAME =~ *socket_gt_sys_225/*gen_gtye4_channel_inst[1]_GTYE4_CHANNEL_PRIM_INST} ]
set_property LOC GTYE4_CHANNEL_X0Y26 [get_cells -hier -filter {NAME =~ *socket_gt_sys_225/*gen_gtye4_channel_inst[2]_GTYE4_CHANNEL_PRIM_INST} ]
set_property LOC GTYE4_CHANNEL_X0Y27 [get_cells -hier -filter {NAME =~ *socket_gt_sys_225/*gen_gtye4_channel_inst[3]_GTYE4_CHANNEL_PRIM_INST} ]
set_property LOC GTYE4_COMMON_X0Y2   [get_cells {design/zkprctrl/wrapper/fx_macro_zs5_mgt_refclk_221/*ibufds_gte4}]
set_property LOC GTYE4_COMMON_X0Y7   [get_cells {design/zkprctrl/wrapper/fx_macro_zs5_mgt_refclk_226/*ibufds_gte4}]
set_property LOC GTYE4_COMMON_X0Y12  [get_cells {design/zkprctrl/wrapper/fx_macro_zs5_mgt_refclk_231/*ibufds_gte4}]
set_property LOC GTYE4_COMMON_X0Y17  [get_cells {design/zkprctrl/wrapper/fx_macro_zs5_mgt_refclk_236/*ibufds_gte4}]
set_property LOC BUFG_GT_SYNC_X0Y105 [get_cells {design/zkprctrl/wrapper/bufg_gt_sync_refclk_226_fabric}]
set_property LOC BUFG_GT_X0Y168      [get_cells {design/zkprctrl/wrapper/bufg_gt_refclk_226_fabric}]


########## init :


########## default :
#XDC=design_fw.zdc
#xdc_lib lib_zs5_xdc:ts_clockgen_fmdc2_24
set_property DONT_TOUCH true [get_cells {design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen_bb}]
set_max_time_borrow 0 -quiet [get_pins -quiet -filter {NAME =~ "*/GE"} -of_objects [all_latches]]
set_max_time_borrow 0 -quiet [get_pins -quiet -filter {NAME =~ "*/D"}  -of_objects [all_latches]]
#xdc_lib lib_xdc:x_uram_rbwb_ctrl
create_property -type bool VIVADO_FORCE_SLR_REPLICATION cell
set_property VIVADO_FORCE_SLR_REPLICATION true [get_cells design/x_uram_rbwb_ctrl_ins/wrapper/uram_rbwb_idel_dv*_data_r2_reg[*]]
set_property VIVADO_FORCE_SLR_REPLICATION true [get_cells design/x_uram_rbwb_ctrl_ins/wrapper/uram_rbwb_idel_dv*_data_valid_r2_reg]

