arch                       	circuit        	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision          	vpr_build_info                	vpr_compiler                                	vpr_compiled       	hostname 	rundir                                                                                                                                                              	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	total_power	routing_power_perc	clock_power_perc	tile_power_perc
k6_frac_N10_mem32K_40nm.xml	ch_intrinsics.v	common       	7.97                 	     	0.03           	9024        	3        	0.22          	-1          	-1          	37824      	-1      	54028      	65     	99    	1           	0       	success   	v8.0.0-2557-g58d57ce48	release IPO VTR_ASSERT_LEVEL=3	GNU 7.5.0 on Linux-4.15.0-112-generic x86_64	2020-09-03T01:11:22	119-201-1	/mnt/comparison_results/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_power/run013/k6_frac_N10_mem32K_40nm.xml/ch_intrinsics.v/common	29880      	99                	130                	363                	493                  	1                 	251                 	295                   	12          	12           	144              	clb                      	auto       	0.09     	649                  	0.60      	0.00             	1.83922       	-196.437            	-1.83922            	1.83922                                                      	0.000409344                      	0.000356977          	0.0536299                       	0.0469513           	52            	1344             	14                                    	5.66058e+06           	4.05111e+06          	419432.                          	2912.72                             	0.56                     	0.146733                                 	0.131888                     	1268                       	10                               	547                        	697                               	50558                      	16348                    	2.26669            	2.26669                                           	-234.063 	-2.26669 	0       	0       	551878.                     	3832.49                        	0.03                	0.014958                            	0.0140973               	0.009993   	0.2128            	0.07602         	0.7112         
k6_frac_N10_mem32K_40nm.xml	diffeq1.v      	common       	14.03                	     	0.02           	8780        	15       	0.32          	-1          	-1          	38692      	-1      	55900      	36     	162   	0           	5       	success   	v8.0.0-2557-g58d57ce48	release IPO VTR_ASSERT_LEVEL=3	GNU 7.5.0 on Linux-4.15.0-112-generic x86_64	2020-09-03T01:11:22	119-201-1	/mnt/comparison_results/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_power/run013/k6_frac_N10_mem32K_40nm.xml/diffeq1.v/common      	39780      	162               	96                 	999                	932                  	1                 	693                 	299                   	16          	16           	256              	mult_36                  	auto       	0.29     	5309                 	1.48      	0.01             	19.796        	-1786.28            	-19.796             	19.796                                                       	0.00151913                       	0.00135746           	0.220899                        	0.197441            	48            	12568            	47                                    	1.21132e+07           	3.92018e+06          	756778.                          	2956.16                             	3.81                     	0.697207                                 	0.633889                     	10180                      	19                               	3169                       	6154                              	2037599                    	497337                   	22.4129            	22.4129                                           	-2167.74 	-22.4129 	0       	0       	968034.                     	3781.38                        	0.36                	0.0924262                           	0.0866667               	0.007913   	0.3536            	0.01655         	0.6298         
