
CANopen-BLDC-Control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a690  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000484  0800a890  0800a890  0001a890  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ad14  0800ad14  000201f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800ad14  0800ad14  0001ad14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ad1c  0800ad1c  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ad1c  0800ad1c  0001ad1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ad20  0800ad20  0001ad20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0800ad24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000074c  200001f8  0800af1c  000201f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000944  0800af1c  00020944  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bda8  00000000  00000000  00020226  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000375e  00000000  00000000  0003bfce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001480  00000000  00000000  0003f730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001308  00000000  00000000  00040bb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ad2b  00000000  00000000  00041eb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000199b3  00000000  00000000  0006cbe3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010261f  00000000  00000000  00086596  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00188bb5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006560  00000000  00000000  00188c08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001f8 	.word	0x200001f8
 800021c:	00000000 	.word	0x00000000
 8000220:	0800a878 	.word	0x0800a878

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001fc 	.word	0x200001fc
 800023c:	0800a878 	.word	0x0800a878

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96e 	b.w	80005e4 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468c      	mov	ip, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	f040 8083 	bne.w	8000436 <__udivmoddi4+0x116>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d947      	bls.n	80003c6 <__udivmoddi4+0xa6>
 8000336:	fab2 f282 	clz	r2, r2
 800033a:	b142      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033c:	f1c2 0020 	rsb	r0, r2, #32
 8000340:	fa24 f000 	lsr.w	r0, r4, r0
 8000344:	4091      	lsls	r1, r2
 8000346:	4097      	lsls	r7, r2
 8000348:	ea40 0c01 	orr.w	ip, r0, r1
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbbc f6f8 	udiv	r6, ip, r8
 8000358:	fa1f fe87 	uxth.w	lr, r7
 800035c:	fb08 c116 	mls	r1, r8, r6, ip
 8000360:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000364:	fb06 f10e 	mul.w	r1, r6, lr
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000372:	f080 8119 	bcs.w	80005a8 <__udivmoddi4+0x288>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8116 	bls.w	80005a8 <__udivmoddi4+0x288>
 800037c:	3e02      	subs	r6, #2
 800037e:	443b      	add	r3, r7
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0f8 	udiv	r0, r3, r8
 8000388:	fb08 3310 	mls	r3, r8, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fe0e 	mul.w	lr, r0, lr
 8000394:	45a6      	cmp	lr, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8105 	bcs.w	80005ac <__udivmoddi4+0x28c>
 80003a2:	45a6      	cmp	lr, r4
 80003a4:	f240 8102 	bls.w	80005ac <__udivmoddi4+0x28c>
 80003a8:	3802      	subs	r0, #2
 80003aa:	443c      	add	r4, r7
 80003ac:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	2600      	movs	r6, #0
 80003b6:	b11d      	cbz	r5, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c5 4300 	strd	r4, r3, [r5]
 80003c0:	4631      	mov	r1, r6
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	b902      	cbnz	r2, 80003ca <__udivmoddi4+0xaa>
 80003c8:	deff      	udf	#255	; 0xff
 80003ca:	fab2 f282 	clz	r2, r2
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	d150      	bne.n	8000474 <__udivmoddi4+0x154>
 80003d2:	1bcb      	subs	r3, r1, r7
 80003d4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d8:	fa1f f887 	uxth.w	r8, r7
 80003dc:	2601      	movs	r6, #1
 80003de:	fbb3 fcfe 	udiv	ip, r3, lr
 80003e2:	0c21      	lsrs	r1, r4, #16
 80003e4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb08 f30c 	mul.w	r3, r8, ip
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0xe4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0xe2>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	f200 80e9 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 8000402:	4684      	mov	ip, r0
 8000404:	1ac9      	subs	r1, r1, r3
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000410:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x10c>
 800041c:	193c      	adds	r4, r7, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x10a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80d9 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e7bf      	b.n	80003b6 <__udivmoddi4+0x96>
 8000436:	428b      	cmp	r3, r1
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x12e>
 800043a:	2d00      	cmp	r5, #0
 800043c:	f000 80b1 	beq.w	80005a2 <__udivmoddi4+0x282>
 8000440:	2600      	movs	r6, #0
 8000442:	e9c5 0100 	strd	r0, r1, [r5]
 8000446:	4630      	mov	r0, r6
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	fab3 f683 	clz	r6, r3
 8000452:	2e00      	cmp	r6, #0
 8000454:	d14a      	bne.n	80004ec <__udivmoddi4+0x1cc>
 8000456:	428b      	cmp	r3, r1
 8000458:	d302      	bcc.n	8000460 <__udivmoddi4+0x140>
 800045a:	4282      	cmp	r2, r0
 800045c:	f200 80b8 	bhi.w	80005d0 <__udivmoddi4+0x2b0>
 8000460:	1a84      	subs	r4, r0, r2
 8000462:	eb61 0103 	sbc.w	r1, r1, r3
 8000466:	2001      	movs	r0, #1
 8000468:	468c      	mov	ip, r1
 800046a:	2d00      	cmp	r5, #0
 800046c:	d0a8      	beq.n	80003c0 <__udivmoddi4+0xa0>
 800046e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000472:	e7a5      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000474:	f1c2 0320 	rsb	r3, r2, #32
 8000478:	fa20 f603 	lsr.w	r6, r0, r3
 800047c:	4097      	lsls	r7, r2
 800047e:	fa01 f002 	lsl.w	r0, r1, r2
 8000482:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000486:	40d9      	lsrs	r1, r3
 8000488:	4330      	orrs	r0, r6
 800048a:	0c03      	lsrs	r3, r0, #16
 800048c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000490:	fa1f f887 	uxth.w	r8, r7
 8000494:	fb0e 1116 	mls	r1, lr, r6, r1
 8000498:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800049c:	fb06 f108 	mul.w	r1, r6, r8
 80004a0:	4299      	cmp	r1, r3
 80004a2:	fa04 f402 	lsl.w	r4, r4, r2
 80004a6:	d909      	bls.n	80004bc <__udivmoddi4+0x19c>
 80004a8:	18fb      	adds	r3, r7, r3
 80004aa:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ae:	f080 808d 	bcs.w	80005cc <__udivmoddi4+0x2ac>
 80004b2:	4299      	cmp	r1, r3
 80004b4:	f240 808a 	bls.w	80005cc <__udivmoddi4+0x2ac>
 80004b8:	3e02      	subs	r6, #2
 80004ba:	443b      	add	r3, r7
 80004bc:	1a5b      	subs	r3, r3, r1
 80004be:	b281      	uxth	r1, r0
 80004c0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004c4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004c8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004cc:	fb00 f308 	mul.w	r3, r0, r8
 80004d0:	428b      	cmp	r3, r1
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x1c4>
 80004d4:	1879      	adds	r1, r7, r1
 80004d6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004da:	d273      	bcs.n	80005c4 <__udivmoddi4+0x2a4>
 80004dc:	428b      	cmp	r3, r1
 80004de:	d971      	bls.n	80005c4 <__udivmoddi4+0x2a4>
 80004e0:	3802      	subs	r0, #2
 80004e2:	4439      	add	r1, r7
 80004e4:	1acb      	subs	r3, r1, r3
 80004e6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ea:	e778      	b.n	80003de <__udivmoddi4+0xbe>
 80004ec:	f1c6 0c20 	rsb	ip, r6, #32
 80004f0:	fa03 f406 	lsl.w	r4, r3, r6
 80004f4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004f8:	431c      	orrs	r4, r3
 80004fa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004fe:	fa01 f306 	lsl.w	r3, r1, r6
 8000502:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000506:	fa21 f10c 	lsr.w	r1, r1, ip
 800050a:	431f      	orrs	r7, r3
 800050c:	0c3b      	lsrs	r3, r7, #16
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fa1f f884 	uxth.w	r8, r4
 8000516:	fb0e 1119 	mls	r1, lr, r9, r1
 800051a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800051e:	fb09 fa08 	mul.w	sl, r9, r8
 8000522:	458a      	cmp	sl, r1
 8000524:	fa02 f206 	lsl.w	r2, r2, r6
 8000528:	fa00 f306 	lsl.w	r3, r0, r6
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x220>
 800052e:	1861      	adds	r1, r4, r1
 8000530:	f109 30ff 	add.w	r0, r9, #4294967295
 8000534:	d248      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 8000536:	458a      	cmp	sl, r1
 8000538:	d946      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800053a:	f1a9 0902 	sub.w	r9, r9, #2
 800053e:	4421      	add	r1, r4
 8000540:	eba1 010a 	sub.w	r1, r1, sl
 8000544:	b2bf      	uxth	r7, r7
 8000546:	fbb1 f0fe 	udiv	r0, r1, lr
 800054a:	fb0e 1110 	mls	r1, lr, r0, r1
 800054e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000552:	fb00 f808 	mul.w	r8, r0, r8
 8000556:	45b8      	cmp	r8, r7
 8000558:	d907      	bls.n	800056a <__udivmoddi4+0x24a>
 800055a:	19e7      	adds	r7, r4, r7
 800055c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000560:	d22e      	bcs.n	80005c0 <__udivmoddi4+0x2a0>
 8000562:	45b8      	cmp	r8, r7
 8000564:	d92c      	bls.n	80005c0 <__udivmoddi4+0x2a0>
 8000566:	3802      	subs	r0, #2
 8000568:	4427      	add	r7, r4
 800056a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800056e:	eba7 0708 	sub.w	r7, r7, r8
 8000572:	fba0 8902 	umull	r8, r9, r0, r2
 8000576:	454f      	cmp	r7, r9
 8000578:	46c6      	mov	lr, r8
 800057a:	4649      	mov	r1, r9
 800057c:	d31a      	bcc.n	80005b4 <__udivmoddi4+0x294>
 800057e:	d017      	beq.n	80005b0 <__udivmoddi4+0x290>
 8000580:	b15d      	cbz	r5, 800059a <__udivmoddi4+0x27a>
 8000582:	ebb3 020e 	subs.w	r2, r3, lr
 8000586:	eb67 0701 	sbc.w	r7, r7, r1
 800058a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800058e:	40f2      	lsrs	r2, r6
 8000590:	ea4c 0202 	orr.w	r2, ip, r2
 8000594:	40f7      	lsrs	r7, r6
 8000596:	e9c5 2700 	strd	r2, r7, [r5]
 800059a:	2600      	movs	r6, #0
 800059c:	4631      	mov	r1, r6
 800059e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e70b      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0x60>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6fd      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b0:	4543      	cmp	r3, r8
 80005b2:	d2e5      	bcs.n	8000580 <__udivmoddi4+0x260>
 80005b4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005b8:	eb69 0104 	sbc.w	r1, r9, r4
 80005bc:	3801      	subs	r0, #1
 80005be:	e7df      	b.n	8000580 <__udivmoddi4+0x260>
 80005c0:	4608      	mov	r0, r1
 80005c2:	e7d2      	b.n	800056a <__udivmoddi4+0x24a>
 80005c4:	4660      	mov	r0, ip
 80005c6:	e78d      	b.n	80004e4 <__udivmoddi4+0x1c4>
 80005c8:	4681      	mov	r9, r0
 80005ca:	e7b9      	b.n	8000540 <__udivmoddi4+0x220>
 80005cc:	4666      	mov	r6, ip
 80005ce:	e775      	b.n	80004bc <__udivmoddi4+0x19c>
 80005d0:	4630      	mov	r0, r6
 80005d2:	e74a      	b.n	800046a <__udivmoddi4+0x14a>
 80005d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d8:	4439      	add	r1, r7
 80005da:	e713      	b.n	8000404 <__udivmoddi4+0xe4>
 80005dc:	3802      	subs	r0, #2
 80005de:	443c      	add	r4, r7
 80005e0:	e724      	b.n	800042c <__udivmoddi4+0x10c>
 80005e2:	bf00      	nop

080005e4 <__aeabi_idiv0>:
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80005ec:	4b18      	ldr	r3, [pc, #96]	; (8000650 <MX_CAN1_Init+0x68>)
 80005ee:	4a19      	ldr	r2, [pc, #100]	; (8000654 <MX_CAN1_Init+0x6c>)
 80005f0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 80005f2:	4b17      	ldr	r3, [pc, #92]	; (8000650 <MX_CAN1_Init+0x68>)
 80005f4:	2210      	movs	r2, #16
 80005f6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80005f8:	4b15      	ldr	r3, [pc, #84]	; (8000650 <MX_CAN1_Init+0x68>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 80005fe:	4b14      	ldr	r3, [pc, #80]	; (8000650 <MX_CAN1_Init+0x68>)
 8000600:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000604:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000606:	4b12      	ldr	r3, [pc, #72]	; (8000650 <MX_CAN1_Init+0x68>)
 8000608:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800060c:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 800060e:	4b10      	ldr	r3, [pc, #64]	; (8000650 <MX_CAN1_Init+0x68>)
 8000610:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000614:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000616:	4b0e      	ldr	r3, [pc, #56]	; (8000650 <MX_CAN1_Init+0x68>)
 8000618:	2200      	movs	r2, #0
 800061a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800061c:	4b0c      	ldr	r3, [pc, #48]	; (8000650 <MX_CAN1_Init+0x68>)
 800061e:	2200      	movs	r2, #0
 8000620:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000622:	4b0b      	ldr	r3, [pc, #44]	; (8000650 <MX_CAN1_Init+0x68>)
 8000624:	2200      	movs	r2, #0
 8000626:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000628:	4b09      	ldr	r3, [pc, #36]	; (8000650 <MX_CAN1_Init+0x68>)
 800062a:	2200      	movs	r2, #0
 800062c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800062e:	4b08      	ldr	r3, [pc, #32]	; (8000650 <MX_CAN1_Init+0x68>)
 8000630:	2200      	movs	r2, #0
 8000632:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000634:	4b06      	ldr	r3, [pc, #24]	; (8000650 <MX_CAN1_Init+0x68>)
 8000636:	2200      	movs	r2, #0
 8000638:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800063a:	4805      	ldr	r0, [pc, #20]	; (8000650 <MX_CAN1_Init+0x68>)
 800063c:	f002 fa9e 	bl	8002b7c <HAL_CAN_Init>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d001      	beq.n	800064a <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8000646:	f001 fd29 	bl	800209c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800064a:	bf00      	nop
 800064c:	bd80      	pop	{r7, pc}
 800064e:	bf00      	nop
 8000650:	20000228 	.word	0x20000228
 8000654:	40006400 	.word	0x40006400

08000658 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b08a      	sub	sp, #40	; 0x28
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000660:	f107 0314 	add.w	r3, r7, #20
 8000664:	2200      	movs	r2, #0
 8000666:	601a      	str	r2, [r3, #0]
 8000668:	605a      	str	r2, [r3, #4]
 800066a:	609a      	str	r2, [r3, #8]
 800066c:	60da      	str	r2, [r3, #12]
 800066e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	4a1b      	ldr	r2, [pc, #108]	; (80006e4 <HAL_CAN_MspInit+0x8c>)
 8000676:	4293      	cmp	r3, r2
 8000678:	d12f      	bne.n	80006da <HAL_CAN_MspInit+0x82>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800067a:	4b1b      	ldr	r3, [pc, #108]	; (80006e8 <HAL_CAN_MspInit+0x90>)
 800067c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800067e:	4a1a      	ldr	r2, [pc, #104]	; (80006e8 <HAL_CAN_MspInit+0x90>)
 8000680:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000684:	6413      	str	r3, [r2, #64]	; 0x40
 8000686:	4b18      	ldr	r3, [pc, #96]	; (80006e8 <HAL_CAN_MspInit+0x90>)
 8000688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800068a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800068e:	613b      	str	r3, [r7, #16]
 8000690:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000692:	4b15      	ldr	r3, [pc, #84]	; (80006e8 <HAL_CAN_MspInit+0x90>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000696:	4a14      	ldr	r2, [pc, #80]	; (80006e8 <HAL_CAN_MspInit+0x90>)
 8000698:	f043 0308 	orr.w	r3, r3, #8
 800069c:	6313      	str	r3, [r2, #48]	; 0x30
 800069e:	4b12      	ldr	r3, [pc, #72]	; (80006e8 <HAL_CAN_MspInit+0x90>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006a2:	f003 0308 	and.w	r3, r3, #8
 80006a6:	60fb      	str	r3, [r7, #12]
 80006a8:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80006aa:	2303      	movs	r3, #3
 80006ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006ae:	2302      	movs	r3, #2
 80006b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b2:	2300      	movs	r3, #0
 80006b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006b6:	2303      	movs	r3, #3
 80006b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80006ba:	2309      	movs	r3, #9
 80006bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80006be:	f107 0314 	add.w	r3, r7, #20
 80006c2:	4619      	mov	r1, r3
 80006c4:	4809      	ldr	r0, [pc, #36]	; (80006ec <HAL_CAN_MspInit+0x94>)
 80006c6:	f003 fa6b 	bl	8003ba0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80006ca:	2200      	movs	r2, #0
 80006cc:	2100      	movs	r1, #0
 80006ce:	2014      	movs	r0, #20
 80006d0:	f003 f99d 	bl	8003a0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80006d4:	2014      	movs	r0, #20
 80006d6:	f003 f9b6 	bl	8003a46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80006da:	bf00      	nop
 80006dc:	3728      	adds	r7, #40	; 0x28
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	40006400 	.word	0x40006400
 80006e8:	40023800 	.word	0x40023800
 80006ec:	40020c00 	.word	0x40020c00

080006f0 <MX_GPIO_Init>:
     PB13   ------> ETH_TXD1
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b08c      	sub	sp, #48	; 0x30
 80006f4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f6:	f107 031c 	add.w	r3, r7, #28
 80006fa:	2200      	movs	r2, #0
 80006fc:	601a      	str	r2, [r3, #0]
 80006fe:	605a      	str	r2, [r3, #4]
 8000700:	609a      	str	r2, [r3, #8]
 8000702:	60da      	str	r2, [r3, #12]
 8000704:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000706:	4b6c      	ldr	r3, [pc, #432]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070a:	4a6b      	ldr	r2, [pc, #428]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 800070c:	f043 0304 	orr.w	r3, r3, #4
 8000710:	6313      	str	r3, [r2, #48]	; 0x30
 8000712:	4b69      	ldr	r3, [pc, #420]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 8000714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000716:	f003 0304 	and.w	r3, r3, #4
 800071a:	61bb      	str	r3, [r7, #24]
 800071c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800071e:	4b66      	ldr	r3, [pc, #408]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 8000720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000722:	4a65      	ldr	r2, [pc, #404]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 8000724:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000728:	6313      	str	r3, [r2, #48]	; 0x30
 800072a:	4b63      	ldr	r3, [pc, #396]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 800072c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800072e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000732:	617b      	str	r3, [r7, #20]
 8000734:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000736:	4b60      	ldr	r3, [pc, #384]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073a:	4a5f      	ldr	r2, [pc, #380]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 800073c:	f043 0301 	orr.w	r3, r3, #1
 8000740:	6313      	str	r3, [r2, #48]	; 0x30
 8000742:	4b5d      	ldr	r3, [pc, #372]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000746:	f003 0301 	and.w	r3, r3, #1
 800074a:	613b      	str	r3, [r7, #16]
 800074c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800074e:	4b5a      	ldr	r3, [pc, #360]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000752:	4a59      	ldr	r2, [pc, #356]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 8000754:	f043 0302 	orr.w	r3, r3, #2
 8000758:	6313      	str	r3, [r2, #48]	; 0x30
 800075a:	4b57      	ldr	r3, [pc, #348]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075e:	f003 0302 	and.w	r3, r3, #2
 8000762:	60fb      	str	r3, [r7, #12]
 8000764:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000766:	4b54      	ldr	r3, [pc, #336]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076a:	4a53      	ldr	r2, [pc, #332]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 800076c:	f043 0308 	orr.w	r3, r3, #8
 8000770:	6313      	str	r3, [r2, #48]	; 0x30
 8000772:	4b51      	ldr	r3, [pc, #324]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000776:	f003 0308 	and.w	r3, r3, #8
 800077a:	60bb      	str	r3, [r7, #8]
 800077c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800077e:	4b4e      	ldr	r3, [pc, #312]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000782:	4a4d      	ldr	r2, [pc, #308]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 8000784:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000788:	6313      	str	r3, [r2, #48]	; 0x30
 800078a:	4b4b      	ldr	r3, [pc, #300]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000792:	607b      	str	r3, [r7, #4]
 8000794:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000796:	2200      	movs	r2, #0
 8000798:	f244 0181 	movw	r1, #16513	; 0x4081
 800079c:	4847      	ldr	r0, [pc, #284]	; (80008bc <MX_GPIO_Init+0x1cc>)
 800079e:	f003 fbab 	bl	8003ef8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80007a2:	2200      	movs	r2, #0
 80007a4:	2140      	movs	r1, #64	; 0x40
 80007a6:	4846      	ldr	r0, [pc, #280]	; (80008c0 <MX_GPIO_Init+0x1d0>)
 80007a8:	f003 fba6 	bl	8003ef8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80007ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007b2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80007b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b8:	2300      	movs	r3, #0
 80007ba:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80007bc:	f107 031c 	add.w	r3, r7, #28
 80007c0:	4619      	mov	r1, r3
 80007c2:	4840      	ldr	r0, [pc, #256]	; (80008c4 <MX_GPIO_Init+0x1d4>)
 80007c4:	f003 f9ec 	bl	8003ba0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80007c8:	2332      	movs	r3, #50	; 0x32
 80007ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007cc:	2302      	movs	r3, #2
 80007ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d0:	2300      	movs	r3, #0
 80007d2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007d4:	2303      	movs	r3, #3
 80007d6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007d8:	230b      	movs	r3, #11
 80007da:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007dc:	f107 031c 	add.w	r3, r7, #28
 80007e0:	4619      	mov	r1, r3
 80007e2:	4838      	ldr	r0, [pc, #224]	; (80008c4 <MX_GPIO_Init+0x1d4>)
 80007e4:	f003 f9dc 	bl	8003ba0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80007e8:	2386      	movs	r3, #134	; 0x86
 80007ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ec:	2302      	movs	r3, #2
 80007ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f0:	2300      	movs	r3, #0
 80007f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007f4:	2303      	movs	r3, #3
 80007f6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007f8:	230b      	movs	r3, #11
 80007fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007fc:	f107 031c 	add.w	r3, r7, #28
 8000800:	4619      	mov	r1, r3
 8000802:	4831      	ldr	r0, [pc, #196]	; (80008c8 <MX_GPIO_Init+0x1d8>)
 8000804:	f003 f9cc 	bl	8003ba0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000808:	f244 0381 	movw	r3, #16513	; 0x4081
 800080c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800080e:	2301      	movs	r3, #1
 8000810:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000812:	2300      	movs	r3, #0
 8000814:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000816:	2300      	movs	r3, #0
 8000818:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800081a:	f107 031c 	add.w	r3, r7, #28
 800081e:	4619      	mov	r1, r3
 8000820:	4826      	ldr	r0, [pc, #152]	; (80008bc <MX_GPIO_Init+0x1cc>)
 8000822:	f003 f9bd 	bl	8003ba0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000826:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800082a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800082c:	2302      	movs	r3, #2
 800082e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000830:	2300      	movs	r3, #0
 8000832:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000834:	2303      	movs	r3, #3
 8000836:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000838:	230b      	movs	r3, #11
 800083a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800083c:	f107 031c 	add.w	r3, r7, #28
 8000840:	4619      	mov	r1, r3
 8000842:	481e      	ldr	r0, [pc, #120]	; (80008bc <MX_GPIO_Init+0x1cc>)
 8000844:	f003 f9ac 	bl	8003ba0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000848:	2340      	movs	r3, #64	; 0x40
 800084a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800084c:	2301      	movs	r3, #1
 800084e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000850:	2300      	movs	r3, #0
 8000852:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000854:	2300      	movs	r3, #0
 8000856:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000858:	f107 031c 	add.w	r3, r7, #28
 800085c:	4619      	mov	r1, r3
 800085e:	4818      	ldr	r0, [pc, #96]	; (80008c0 <MX_GPIO_Init+0x1d0>)
 8000860:	f003 f99e 	bl	8003ba0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000864:	2380      	movs	r3, #128	; 0x80
 8000866:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000868:	2300      	movs	r3, #0
 800086a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086c:	2300      	movs	r3, #0
 800086e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000870:	f107 031c 	add.w	r3, r7, #28
 8000874:	4619      	mov	r1, r3
 8000876:	4812      	ldr	r0, [pc, #72]	; (80008c0 <MX_GPIO_Init+0x1d0>)
 8000878:	f003 f992 	bl	8003ba0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800087c:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000880:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000882:	2302      	movs	r3, #2
 8000884:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000886:	2300      	movs	r3, #0
 8000888:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800088a:	2303      	movs	r3, #3
 800088c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800088e:	230b      	movs	r3, #11
 8000890:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000892:	f107 031c 	add.w	r3, r7, #28
 8000896:	4619      	mov	r1, r3
 8000898:	4809      	ldr	r0, [pc, #36]	; (80008c0 <MX_GPIO_Init+0x1d0>)
 800089a:	f003 f981 	bl	8003ba0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800089e:	2200      	movs	r2, #0
 80008a0:	2100      	movs	r1, #0
 80008a2:	2028      	movs	r0, #40	; 0x28
 80008a4:	f003 f8b3 	bl	8003a0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80008a8:	2028      	movs	r0, #40	; 0x28
 80008aa:	f003 f8cc 	bl	8003a46 <HAL_NVIC_EnableIRQ>

}
 80008ae:	bf00      	nop
 80008b0:	3730      	adds	r7, #48	; 0x30
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	40023800 	.word	0x40023800
 80008bc:	40020400 	.word	0x40020400
 80008c0:	40021800 	.word	0x40021800
 80008c4:	40020800 	.word	0x40020800
 80008c8:	40020000 	.word	0x40020000

080008cc <fnLEDsErrorState>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

//ERROR SIGNALIZATION
void fnLEDsErrorState(){
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 80008d0:	2201      	movs	r2, #1
 80008d2:	2101      	movs	r1, #1
 80008d4:	4807      	ldr	r0, [pc, #28]	; (80008f4 <fnLEDsErrorState+0x28>)
 80008d6:	f003 fb0f 	bl	8003ef8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80008da:	2201      	movs	r2, #1
 80008dc:	2180      	movs	r1, #128	; 0x80
 80008de:	4805      	ldr	r0, [pc, #20]	; (80008f4 <fnLEDsErrorState+0x28>)
 80008e0:	f003 fb0a 	bl	8003ef8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 80008e4:	2201      	movs	r2, #1
 80008e6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008ea:	4802      	ldr	r0, [pc, #8]	; (80008f4 <fnLEDsErrorState+0x28>)
 80008ec:	f003 fb04 	bl	8003ef8 <HAL_GPIO_WritePin>
}
 80008f0:	bf00      	nop
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	40020400 	.word	0x40020400

080008f8 <fnInit>:


//INIT FUNCTION
void fnInit(){
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0

	switch(iMachineStatus){
 80008fc:	4bc8      	ldr	r3, [pc, #800]	; (8000c20 <fnInit+0x328>)
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	2b50      	cmp	r3, #80	; 0x50
 8000902:	f200 8339 	bhi.w	8000f78 <fnInit+0x680>
 8000906:	a201      	add	r2, pc, #4	; (adr r2, 800090c <fnInit+0x14>)
 8000908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800090c:	08000a51 	.word	0x08000a51
 8000910:	08000f79 	.word	0x08000f79
 8000914:	08000f79 	.word	0x08000f79
 8000918:	08000f79 	.word	0x08000f79
 800091c:	08000f79 	.word	0x08000f79
 8000920:	08000a9d 	.word	0x08000a9d
 8000924:	08000f79 	.word	0x08000f79
 8000928:	08000f79 	.word	0x08000f79
 800092c:	08000f79 	.word	0x08000f79
 8000930:	08000f79 	.word	0x08000f79
 8000934:	08000ad9 	.word	0x08000ad9
 8000938:	08000f79 	.word	0x08000f79
 800093c:	08000f79 	.word	0x08000f79
 8000940:	08000f79 	.word	0x08000f79
 8000944:	08000f79 	.word	0x08000f79
 8000948:	08000f79 	.word	0x08000f79
 800094c:	08000f79 	.word	0x08000f79
 8000950:	08000f79 	.word	0x08000f79
 8000954:	08000f79 	.word	0x08000f79
 8000958:	08000f79 	.word	0x08000f79
 800095c:	08000b65 	.word	0x08000b65
 8000960:	08000f79 	.word	0x08000f79
 8000964:	08000f79 	.word	0x08000f79
 8000968:	08000f79 	.word	0x08000f79
 800096c:	08000f79 	.word	0x08000f79
 8000970:	08000bc7 	.word	0x08000bc7
 8000974:	08000f79 	.word	0x08000f79
 8000978:	08000f79 	.word	0x08000f79
 800097c:	08000f79 	.word	0x08000f79
 8000980:	08000f79 	.word	0x08000f79
 8000984:	08000c65 	.word	0x08000c65
 8000988:	08000f79 	.word	0x08000f79
 800098c:	08000f79 	.word	0x08000f79
 8000990:	08000f79 	.word	0x08000f79
 8000994:	08000f79 	.word	0x08000f79
 8000998:	08000f79 	.word	0x08000f79
 800099c:	08000f79 	.word	0x08000f79
 80009a0:	08000f79 	.word	0x08000f79
 80009a4:	08000f79 	.word	0x08000f79
 80009a8:	08000f79 	.word	0x08000f79
 80009ac:	08000cc7 	.word	0x08000cc7
 80009b0:	08000f79 	.word	0x08000f79
 80009b4:	08000f79 	.word	0x08000f79
 80009b8:	08000f79 	.word	0x08000f79
 80009bc:	08000f79 	.word	0x08000f79
 80009c0:	08000f79 	.word	0x08000f79
 80009c4:	08000f79 	.word	0x08000f79
 80009c8:	08000f79 	.word	0x08000f79
 80009cc:	08000f79 	.word	0x08000f79
 80009d0:	08000f79 	.word	0x08000f79
 80009d4:	08000d29 	.word	0x08000d29
 80009d8:	08000f79 	.word	0x08000f79
 80009dc:	08000f79 	.word	0x08000f79
 80009e0:	08000f79 	.word	0x08000f79
 80009e4:	08000f79 	.word	0x08000f79
 80009e8:	08000d8b 	.word	0x08000d8b
 80009ec:	08000f79 	.word	0x08000f79
 80009f0:	08000f79 	.word	0x08000f79
 80009f4:	08000f79 	.word	0x08000f79
 80009f8:	08000f79 	.word	0x08000f79
 80009fc:	08000dfb 	.word	0x08000dfb
 8000a00:	08000f79 	.word	0x08000f79
 8000a04:	08000f79 	.word	0x08000f79
 8000a08:	08000f79 	.word	0x08000f79
 8000a0c:	08000f79 	.word	0x08000f79
 8000a10:	08000f79 	.word	0x08000f79
 8000a14:	08000f79 	.word	0x08000f79
 8000a18:	08000f79 	.word	0x08000f79
 8000a1c:	08000f79 	.word	0x08000f79
 8000a20:	08000f79 	.word	0x08000f79
 8000a24:	08000e5d 	.word	0x08000e5d
 8000a28:	08000f79 	.word	0x08000f79
 8000a2c:	08000f79 	.word	0x08000f79
 8000a30:	08000f79 	.word	0x08000f79
 8000a34:	08000f79 	.word	0x08000f79
 8000a38:	08000f79 	.word	0x08000f79
 8000a3c:	08000f79 	.word	0x08000f79
 8000a40:	08000f79 	.word	0x08000f79
 8000a44:	08000f79 	.word	0x08000f79
 8000a48:	08000f79 	.word	0x08000f79
 8000a4c:	08000edb 	.word	0x08000edb

	case 0: //RESET PDO
		TxHeader.StdId = 0x000;
 8000a50:	4b74      	ldr	r3, [pc, #464]	; (8000c24 <fnInit+0x32c>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 2;
 8000a56:	4b73      	ldr	r3, [pc, #460]	; (8000c24 <fnInit+0x32c>)
 8000a58:	2202      	movs	r2, #2
 8000a5a:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x82;
 8000a5c:	4b72      	ldr	r3, [pc, #456]	; (8000c28 <fnInit+0x330>)
 8000a5e:	2282      	movs	r2, #130	; 0x82
 8000a60:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x0A;
 8000a62:	4b71      	ldr	r3, [pc, #452]	; (8000c28 <fnInit+0x330>)
 8000a64:	220a      	movs	r2, #10
 8000a66:	705a      	strb	r2, [r3, #1]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000a68:	4b70      	ldr	r3, [pc, #448]	; (8000c2c <fnInit+0x334>)
 8000a6a:	4a6f      	ldr	r2, [pc, #444]	; (8000c28 <fnInit+0x330>)
 8000a6c:	496d      	ldr	r1, [pc, #436]	; (8000c24 <fnInit+0x32c>)
 8000a6e:	4870      	ldr	r0, [pc, #448]	; (8000c30 <fnInit+0x338>)
 8000a70:	f002 fab0 	bl	8002fd4 <HAL_CAN_AddTxMessage>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d004      	beq.n	8000a84 <fnInit+0x18c>
			fnLEDsErrorState();
 8000a7a:	f7ff ff27 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8000a7e:	f001 fb0d 	bl	800209c <Error_Handler>
		else{
			iMachineStatus = 5;
			//SEND INFO THAT ENGINE IS INITIALIZING
			HAL_UART_Transmit(&huart3, sInitState, iLengthOut, 100);
		}
		break;
 8000a82:	e279      	b.n	8000f78 <fnInit+0x680>
			iMachineStatus = 5;
 8000a84:	4b66      	ldr	r3, [pc, #408]	; (8000c20 <fnInit+0x328>)
 8000a86:	2205      	movs	r2, #5
 8000a88:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, sInitState, iLengthOut, 100);
 8000a8a:	4b6a      	ldr	r3, [pc, #424]	; (8000c34 <fnInit+0x33c>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	b29a      	uxth	r2, r3
 8000a90:	2364      	movs	r3, #100	; 0x64
 8000a92:	4969      	ldr	r1, [pc, #420]	; (8000c38 <fnInit+0x340>)
 8000a94:	4869      	ldr	r0, [pc, #420]	; (8000c3c <fnInit+0x344>)
 8000a96:	f005 fa5d 	bl	8005f54 <HAL_UART_Transmit>
		break;
 8000a9a:	e26d      	b.n	8000f78 <fnInit+0x680>

	case 5: //SET PDO
		TxHeader.StdId = 0x000;
 8000a9c:	4b61      	ldr	r3, [pc, #388]	; (8000c24 <fnInit+0x32c>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 2;
 8000aa2:	4b60      	ldr	r3, [pc, #384]	; (8000c24 <fnInit+0x32c>)
 8000aa4:	2202      	movs	r2, #2
 8000aa6:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x01;
 8000aa8:	4b5f      	ldr	r3, [pc, #380]	; (8000c28 <fnInit+0x330>)
 8000aaa:	2201      	movs	r2, #1
 8000aac:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x0A;
 8000aae:	4b5e      	ldr	r3, [pc, #376]	; (8000c28 <fnInit+0x330>)
 8000ab0:	220a      	movs	r2, #10
 8000ab2:	705a      	strb	r2, [r3, #1]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000ab4:	4b5d      	ldr	r3, [pc, #372]	; (8000c2c <fnInit+0x334>)
 8000ab6:	4a5c      	ldr	r2, [pc, #368]	; (8000c28 <fnInit+0x330>)
 8000ab8:	495a      	ldr	r1, [pc, #360]	; (8000c24 <fnInit+0x32c>)
 8000aba:	485d      	ldr	r0, [pc, #372]	; (8000c30 <fnInit+0x338>)
 8000abc:	f002 fa8a 	bl	8002fd4 <HAL_CAN_AddTxMessage>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d004      	beq.n	8000ad0 <fnInit+0x1d8>
			fnLEDsErrorState();
 8000ac6:	f7ff ff01 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8000aca:	f001 fae7 	bl	800209c <Error_Handler>
		}
		else{
			iMachineStatus = 10;
		}
		break;
 8000ace:	e253      	b.n	8000f78 <fnInit+0x680>
			iMachineStatus = 10;
 8000ad0:	4b53      	ldr	r3, [pc, #332]	; (8000c20 <fnInit+0x328>)
 8000ad2:	220a      	movs	r2, #10
 8000ad4:	701a      	strb	r2, [r3, #0]
		break;
 8000ad6:	e24f      	b.n	8000f78 <fnInit+0x680>

	case 10: //SHUTDOWN
		TxHeader.StdId = 0x60A;
 8000ad8:	4b52      	ldr	r3, [pc, #328]	; (8000c24 <fnInit+0x32c>)
 8000ada:	f240 620a 	movw	r2, #1546	; 0x60a
 8000ade:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000ae0:	4b50      	ldr	r3, [pc, #320]	; (8000c24 <fnInit+0x32c>)
 8000ae2:	2208      	movs	r2, #8
 8000ae4:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8000ae6:	4b50      	ldr	r3, [pc, #320]	; (8000c28 <fnInit+0x330>)
 8000ae8:	2222      	movs	r2, #34	; 0x22
 8000aea:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 8000aec:	4b4e      	ldr	r3, [pc, #312]	; (8000c28 <fnInit+0x330>)
 8000aee:	2240      	movs	r2, #64	; 0x40
 8000af0:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000af2:	4b4d      	ldr	r3, [pc, #308]	; (8000c28 <fnInit+0x330>)
 8000af4:	2260      	movs	r2, #96	; 0x60
 8000af6:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000af8:	4b4b      	ldr	r3, [pc, #300]	; (8000c28 <fnInit+0x330>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x06;
 8000afe:	4b4a      	ldr	r3, [pc, #296]	; (8000c28 <fnInit+0x330>)
 8000b00:	2206      	movs	r2, #6
 8000b02:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000b04:	4b48      	ldr	r3, [pc, #288]	; (8000c28 <fnInit+0x330>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000b0a:	4b47      	ldr	r3, [pc, #284]	; (8000c28 <fnInit+0x330>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8000b10:	4b45      	ldr	r3, [pc, #276]	; (8000c28 <fnInit+0x330>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	71da      	strb	r2, [r3, #7]

		//RESET ALL VARIABLES TO INITIAL CONDITIONS
		iMode = 100;
 8000b16:	4b4a      	ldr	r3, [pc, #296]	; (8000c40 <fnInit+0x348>)
 8000b18:	2264      	movs	r2, #100	; 0x64
 8000b1a:	701a      	strb	r2, [r3, #0]
		iSelected_leg = 100;
 8000b1c:	4b49      	ldr	r3, [pc, #292]	; (8000c44 <fnInit+0x34c>)
 8000b1e:	2264      	movs	r2, #100	; 0x64
 8000b20:	701a      	strb	r2, [r3, #0]

		iSerialMachineStatus = 100;
 8000b22:	4b49      	ldr	r3, [pc, #292]	; (8000c48 <fnInit+0x350>)
 8000b24:	2264      	movs	r2, #100	; 0x64
 8000b26:	701a      	strb	r2, [r3, #0]
		iSerialRange = 0;
 8000b28:	4b48      	ldr	r3, [pc, #288]	; (8000c4c <fnInit+0x354>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	601a      	str	r2, [r3, #0]
		iSerialReps = 0;
 8000b2e:	4b48      	ldr	r3, [pc, #288]	; (8000c50 <fnInit+0x358>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	701a      	strb	r2, [r3, #0]

		iSingleMachineStatus = 100;
 8000b34:	4b47      	ldr	r3, [pc, #284]	; (8000c54 <fnInit+0x35c>)
 8000b36:	2264      	movs	r2, #100	; 0x64
 8000b38:	701a      	strb	r2, [r3, #0]
		iPosition = 0;
 8000b3a:	4b47      	ldr	r3, [pc, #284]	; (8000c58 <fnInit+0x360>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	601a      	str	r2, [r3, #0]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000b40:	4b3a      	ldr	r3, [pc, #232]	; (8000c2c <fnInit+0x334>)
 8000b42:	4a39      	ldr	r2, [pc, #228]	; (8000c28 <fnInit+0x330>)
 8000b44:	4937      	ldr	r1, [pc, #220]	; (8000c24 <fnInit+0x32c>)
 8000b46:	483a      	ldr	r0, [pc, #232]	; (8000c30 <fnInit+0x338>)
 8000b48:	f002 fa44 	bl	8002fd4 <HAL_CAN_AddTxMessage>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d004      	beq.n	8000b5c <fnInit+0x264>
			fnLEDsErrorState();
 8000b52:	f7ff febb 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8000b56:	f001 faa1 	bl	800209c <Error_Handler>
		}
		else{
			iMachineStatus = 20;
		}
		break;
 8000b5a:	e20d      	b.n	8000f78 <fnInit+0x680>
			iMachineStatus = 20;
 8000b5c:	4b30      	ldr	r3, [pc, #192]	; (8000c20 <fnInit+0x328>)
 8000b5e:	2214      	movs	r2, #20
 8000b60:	701a      	strb	r2, [r3, #0]
		break;
 8000b62:	e209      	b.n	8000f78 <fnInit+0x680>

	case 20://SWITCH ON
		TxHeader.StdId = 0x60A;
 8000b64:	4b2f      	ldr	r3, [pc, #188]	; (8000c24 <fnInit+0x32c>)
 8000b66:	f240 620a 	movw	r2, #1546	; 0x60a
 8000b6a:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000b6c:	4b2d      	ldr	r3, [pc, #180]	; (8000c24 <fnInit+0x32c>)
 8000b6e:	2208      	movs	r2, #8
 8000b70:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8000b72:	4b2d      	ldr	r3, [pc, #180]	; (8000c28 <fnInit+0x330>)
 8000b74:	2222      	movs	r2, #34	; 0x22
 8000b76:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 8000b78:	4b2b      	ldr	r3, [pc, #172]	; (8000c28 <fnInit+0x330>)
 8000b7a:	2240      	movs	r2, #64	; 0x40
 8000b7c:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000b7e:	4b2a      	ldr	r3, [pc, #168]	; (8000c28 <fnInit+0x330>)
 8000b80:	2260      	movs	r2, #96	; 0x60
 8000b82:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000b84:	4b28      	ldr	r3, [pc, #160]	; (8000c28 <fnInit+0x330>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x07;
 8000b8a:	4b27      	ldr	r3, [pc, #156]	; (8000c28 <fnInit+0x330>)
 8000b8c:	2207      	movs	r2, #7
 8000b8e:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000b90:	4b25      	ldr	r3, [pc, #148]	; (8000c28 <fnInit+0x330>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000b96:	4b24      	ldr	r3, [pc, #144]	; (8000c28 <fnInit+0x330>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8000b9c:	4b22      	ldr	r3, [pc, #136]	; (8000c28 <fnInit+0x330>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000ba2:	4b22      	ldr	r3, [pc, #136]	; (8000c2c <fnInit+0x334>)
 8000ba4:	4a20      	ldr	r2, [pc, #128]	; (8000c28 <fnInit+0x330>)
 8000ba6:	491f      	ldr	r1, [pc, #124]	; (8000c24 <fnInit+0x32c>)
 8000ba8:	4821      	ldr	r0, [pc, #132]	; (8000c30 <fnInit+0x338>)
 8000baa:	f002 fa13 	bl	8002fd4 <HAL_CAN_AddTxMessage>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d004      	beq.n	8000bbe <fnInit+0x2c6>
			fnLEDsErrorState();
 8000bb4:	f7ff fe8a 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8000bb8:	f001 fa70 	bl	800209c <Error_Handler>
		}
		else{
			iMachineStatus = 25;
		}
		break;
 8000bbc:	e1dc      	b.n	8000f78 <fnInit+0x680>
			iMachineStatus = 25;
 8000bbe:	4b18      	ldr	r3, [pc, #96]	; (8000c20 <fnInit+0x328>)
 8000bc0:	2219      	movs	r2, #25
 8000bc2:	701a      	strb	r2, [r3, #0]
		break;
 8000bc4:	e1d8      	b.n	8000f78 <fnInit+0x680>

	case 25://ENABLE OPERATION
		TxHeader.StdId = 0x60A;
 8000bc6:	4b17      	ldr	r3, [pc, #92]	; (8000c24 <fnInit+0x32c>)
 8000bc8:	f240 620a 	movw	r2, #1546	; 0x60a
 8000bcc:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000bce:	4b15      	ldr	r3, [pc, #84]	; (8000c24 <fnInit+0x32c>)
 8000bd0:	2208      	movs	r2, #8
 8000bd2:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8000bd4:	4b14      	ldr	r3, [pc, #80]	; (8000c28 <fnInit+0x330>)
 8000bd6:	2222      	movs	r2, #34	; 0x22
 8000bd8:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 8000bda:	4b13      	ldr	r3, [pc, #76]	; (8000c28 <fnInit+0x330>)
 8000bdc:	2240      	movs	r2, #64	; 0x40
 8000bde:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000be0:	4b11      	ldr	r3, [pc, #68]	; (8000c28 <fnInit+0x330>)
 8000be2:	2260      	movs	r2, #96	; 0x60
 8000be4:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000be6:	4b10      	ldr	r3, [pc, #64]	; (8000c28 <fnInit+0x330>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x0F;
 8000bec:	4b0e      	ldr	r3, [pc, #56]	; (8000c28 <fnInit+0x330>)
 8000bee:	220f      	movs	r2, #15
 8000bf0:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000bf2:	4b0d      	ldr	r3, [pc, #52]	; (8000c28 <fnInit+0x330>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000bf8:	4b0b      	ldr	r3, [pc, #44]	; (8000c28 <fnInit+0x330>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8000bfe:	4b0a      	ldr	r3, [pc, #40]	; (8000c28 <fnInit+0x330>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000c04:	4b09      	ldr	r3, [pc, #36]	; (8000c2c <fnInit+0x334>)
 8000c06:	4a08      	ldr	r2, [pc, #32]	; (8000c28 <fnInit+0x330>)
 8000c08:	4906      	ldr	r1, [pc, #24]	; (8000c24 <fnInit+0x32c>)
 8000c0a:	4809      	ldr	r0, [pc, #36]	; (8000c30 <fnInit+0x338>)
 8000c0c:	f002 f9e2 	bl	8002fd4 <HAL_CAN_AddTxMessage>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d022      	beq.n	8000c5c <fnInit+0x364>
			fnLEDsErrorState();
 8000c16:	f7ff fe59 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8000c1a:	f001 fa3f 	bl	800209c <Error_Handler>
		}
		else{
			iMachineStatus = 30;
		}
		break;
 8000c1e:	e1ab      	b.n	8000f78 <fnInit+0x680>
 8000c20:	20000006 	.word	0x20000006
 8000c24:	2000029c 	.word	0x2000029c
 8000c28:	2000025c 	.word	0x2000025c
 8000c2c:	20000264 	.word	0x20000264
 8000c30:	20000228 	.word	0x20000228
 8000c34:	20000000 	.word	0x20000000
 8000c38:	0800a8d4 	.word	0x0800a8d4
 8000c3c:	200004a8 	.word	0x200004a8
 8000c40:	20000004 	.word	0x20000004
 8000c44:	20000005 	.word	0x20000005
 8000c48:	20000009 	.word	0x20000009
 8000c4c:	20000014 	.word	0x20000014
 8000c50:	20000018 	.word	0x20000018
 8000c54:	20000008 	.word	0x20000008
 8000c58:	20000254 	.word	0x20000254
			iMachineStatus = 30;
 8000c5c:	4bb3      	ldr	r3, [pc, #716]	; (8000f2c <fnInit+0x634>)
 8000c5e:	221e      	movs	r2, #30
 8000c60:	701a      	strb	r2, [r3, #0]
		break;
 8000c62:	e189      	b.n	8000f78 <fnInit+0x680>

	case 30://POSITION MODE
		TxHeader.StdId = 0x60A;
 8000c64:	4bb2      	ldr	r3, [pc, #712]	; (8000f30 <fnInit+0x638>)
 8000c66:	f240 620a 	movw	r2, #1546	; 0x60a
 8000c6a:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000c6c:	4bb0      	ldr	r3, [pc, #704]	; (8000f30 <fnInit+0x638>)
 8000c6e:	2208      	movs	r2, #8
 8000c70:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8000c72:	4bb0      	ldr	r3, [pc, #704]	; (8000f34 <fnInit+0x63c>)
 8000c74:	2222      	movs	r2, #34	; 0x22
 8000c76:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x60;
 8000c78:	4bae      	ldr	r3, [pc, #696]	; (8000f34 <fnInit+0x63c>)
 8000c7a:	2260      	movs	r2, #96	; 0x60
 8000c7c:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000c7e:	4bad      	ldr	r3, [pc, #692]	; (8000f34 <fnInit+0x63c>)
 8000c80:	2260      	movs	r2, #96	; 0x60
 8000c82:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000c84:	4bab      	ldr	r3, [pc, #684]	; (8000f34 <fnInit+0x63c>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x01;
 8000c8a:	4baa      	ldr	r3, [pc, #680]	; (8000f34 <fnInit+0x63c>)
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000c90:	4ba8      	ldr	r3, [pc, #672]	; (8000f34 <fnInit+0x63c>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000c96:	4ba7      	ldr	r3, [pc, #668]	; (8000f34 <fnInit+0x63c>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8000c9c:	4ba5      	ldr	r3, [pc, #660]	; (8000f34 <fnInit+0x63c>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000ca2:	4ba5      	ldr	r3, [pc, #660]	; (8000f38 <fnInit+0x640>)
 8000ca4:	4aa3      	ldr	r2, [pc, #652]	; (8000f34 <fnInit+0x63c>)
 8000ca6:	49a2      	ldr	r1, [pc, #648]	; (8000f30 <fnInit+0x638>)
 8000ca8:	48a4      	ldr	r0, [pc, #656]	; (8000f3c <fnInit+0x644>)
 8000caa:	f002 f993 	bl	8002fd4 <HAL_CAN_AddTxMessage>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d004      	beq.n	8000cbe <fnInit+0x3c6>
			fnLEDsErrorState();
 8000cb4:	f7ff fe0a 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8000cb8:	f001 f9f0 	bl	800209c <Error_Handler>
		}
		else{
			iMachineStatus = 40;
		}
		break;
 8000cbc:	e15c      	b.n	8000f78 <fnInit+0x680>
			iMachineStatus = 40;
 8000cbe:	4b9b      	ldr	r3, [pc, #620]	; (8000f2c <fnInit+0x634>)
 8000cc0:	2228      	movs	r2, #40	; 0x28
 8000cc2:	701a      	strb	r2, [r3, #0]
		break;
 8000cc4:	e158      	b.n	8000f78 <fnInit+0x680>

	case 40:// POSITION 0
		TxHeader.StdId = 0x60A;
 8000cc6:	4b9a      	ldr	r3, [pc, #616]	; (8000f30 <fnInit+0x638>)
 8000cc8:	f240 620a 	movw	r2, #1546	; 0x60a
 8000ccc:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000cce:	4b98      	ldr	r3, [pc, #608]	; (8000f30 <fnInit+0x638>)
 8000cd0:	2208      	movs	r2, #8
 8000cd2:	611a      	str	r2, [r3, #16]

		TxData[0] = 0x22;
 8000cd4:	4b97      	ldr	r3, [pc, #604]	; (8000f34 <fnInit+0x63c>)
 8000cd6:	2222      	movs	r2, #34	; 0x22
 8000cd8:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x7A;
 8000cda:	4b96      	ldr	r3, [pc, #600]	; (8000f34 <fnInit+0x63c>)
 8000cdc:	227a      	movs	r2, #122	; 0x7a
 8000cde:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000ce0:	4b94      	ldr	r3, [pc, #592]	; (8000f34 <fnInit+0x63c>)
 8000ce2:	2260      	movs	r2, #96	; 0x60
 8000ce4:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000ce6:	4b93      	ldr	r3, [pc, #588]	; (8000f34 <fnInit+0x63c>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x00;
 8000cec:	4b91      	ldr	r3, [pc, #580]	; (8000f34 <fnInit+0x63c>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000cf2:	4b90      	ldr	r3, [pc, #576]	; (8000f34 <fnInit+0x63c>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000cf8:	4b8e      	ldr	r3, [pc, #568]	; (8000f34 <fnInit+0x63c>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8000cfe:	4b8d      	ldr	r3, [pc, #564]	; (8000f34 <fnInit+0x63c>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000d04:	4b8c      	ldr	r3, [pc, #560]	; (8000f38 <fnInit+0x640>)
 8000d06:	4a8b      	ldr	r2, [pc, #556]	; (8000f34 <fnInit+0x63c>)
 8000d08:	4989      	ldr	r1, [pc, #548]	; (8000f30 <fnInit+0x638>)
 8000d0a:	488c      	ldr	r0, [pc, #560]	; (8000f3c <fnInit+0x644>)
 8000d0c:	f002 f962 	bl	8002fd4 <HAL_CAN_AddTxMessage>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d004      	beq.n	8000d20 <fnInit+0x428>
			fnLEDsErrorState();
 8000d16:	f7ff fdd9 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8000d1a:	f001 f9bf 	bl	800209c <Error_Handler>
		}
		else{
			iMachineStatus = 50;
		}
		break;
 8000d1e:	e12b      	b.n	8000f78 <fnInit+0x680>
			iMachineStatus = 50;
 8000d20:	4b82      	ldr	r3, [pc, #520]	; (8000f2c <fnInit+0x634>)
 8000d22:	2232      	movs	r2, #50	; 0x32
 8000d24:	701a      	strb	r2, [r3, #0]
		break;
 8000d26:	e127      	b.n	8000f78 <fnInit+0x680>

	case 50://START SUPPLY
		TxHeader.StdId = 0x60A;
 8000d28:	4b81      	ldr	r3, [pc, #516]	; (8000f30 <fnInit+0x638>)
 8000d2a:	f240 620a 	movw	r2, #1546	; 0x60a
 8000d2e:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000d30:	4b7f      	ldr	r3, [pc, #508]	; (8000f30 <fnInit+0x638>)
 8000d32:	2208      	movs	r2, #8
 8000d34:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8000d36:	4b7f      	ldr	r3, [pc, #508]	; (8000f34 <fnInit+0x63c>)
 8000d38:	2222      	movs	r2, #34	; 0x22
 8000d3a:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 8000d3c:	4b7d      	ldr	r3, [pc, #500]	; (8000f34 <fnInit+0x63c>)
 8000d3e:	2240      	movs	r2, #64	; 0x40
 8000d40:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000d42:	4b7c      	ldr	r3, [pc, #496]	; (8000f34 <fnInit+0x63c>)
 8000d44:	2260      	movs	r2, #96	; 0x60
 8000d46:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000d48:	4b7a      	ldr	r3, [pc, #488]	; (8000f34 <fnInit+0x63c>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x1F;
 8000d4e:	4b79      	ldr	r3, [pc, #484]	; (8000f34 <fnInit+0x63c>)
 8000d50:	221f      	movs	r2, #31
 8000d52:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000d54:	4b77      	ldr	r3, [pc, #476]	; (8000f34 <fnInit+0x63c>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000d5a:	4b76      	ldr	r3, [pc, #472]	; (8000f34 <fnInit+0x63c>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8000d60:	4b74      	ldr	r3, [pc, #464]	; (8000f34 <fnInit+0x63c>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000d66:	4b74      	ldr	r3, [pc, #464]	; (8000f38 <fnInit+0x640>)
 8000d68:	4a72      	ldr	r2, [pc, #456]	; (8000f34 <fnInit+0x63c>)
 8000d6a:	4971      	ldr	r1, [pc, #452]	; (8000f30 <fnInit+0x638>)
 8000d6c:	4873      	ldr	r0, [pc, #460]	; (8000f3c <fnInit+0x644>)
 8000d6e:	f002 f931 	bl	8002fd4 <HAL_CAN_AddTxMessage>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d004      	beq.n	8000d82 <fnInit+0x48a>
			fnLEDsErrorState();
 8000d78:	f7ff fda8 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8000d7c:	f001 f98e 	bl	800209c <Error_Handler>
		}
		else{
			iMachineStatus = 55;
		}
		break;
 8000d80:	e0fa      	b.n	8000f78 <fnInit+0x680>
			iMachineStatus = 55;
 8000d82:	4b6a      	ldr	r3, [pc, #424]	; (8000f2c <fnInit+0x634>)
 8000d84:	2237      	movs	r2, #55	; 0x37
 8000d86:	701a      	strb	r2, [r3, #0]
		break;
 8000d88:	e0f6      	b.n	8000f78 <fnInit+0x680>

	case 55://SET POINT ACK CHECK
		TxHeader.StdId = 0x60A;
 8000d8a:	4b69      	ldr	r3, [pc, #420]	; (8000f30 <fnInit+0x638>)
 8000d8c:	f240 620a 	movw	r2, #1546	; 0x60a
 8000d90:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000d92:	4b67      	ldr	r3, [pc, #412]	; (8000f30 <fnInit+0x638>)
 8000d94:	2208      	movs	r2, #8
 8000d96:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x40;
 8000d98:	4b66      	ldr	r3, [pc, #408]	; (8000f34 <fnInit+0x63c>)
 8000d9a:	2240      	movs	r2, #64	; 0x40
 8000d9c:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x41;
 8000d9e:	4b65      	ldr	r3, [pc, #404]	; (8000f34 <fnInit+0x63c>)
 8000da0:	2241      	movs	r2, #65	; 0x41
 8000da2:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000da4:	4b63      	ldr	r3, [pc, #396]	; (8000f34 <fnInit+0x63c>)
 8000da6:	2260      	movs	r2, #96	; 0x60
 8000da8:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000daa:	4b62      	ldr	r3, [pc, #392]	; (8000f34 <fnInit+0x63c>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x00;
 8000db0:	4b60      	ldr	r3, [pc, #384]	; (8000f34 <fnInit+0x63c>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000db6:	4b5f      	ldr	r3, [pc, #380]	; (8000f34 <fnInit+0x63c>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000dbc:	4b5d      	ldr	r3, [pc, #372]	; (8000f34 <fnInit+0x63c>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8000dc2:	4b5c      	ldr	r3, [pc, #368]	; (8000f34 <fnInit+0x63c>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000dc8:	4b5b      	ldr	r3, [pc, #364]	; (8000f38 <fnInit+0x640>)
 8000dca:	4a5a      	ldr	r2, [pc, #360]	; (8000f34 <fnInit+0x63c>)
 8000dcc:	4958      	ldr	r1, [pc, #352]	; (8000f30 <fnInit+0x638>)
 8000dce:	485b      	ldr	r0, [pc, #364]	; (8000f3c <fnInit+0x644>)
 8000dd0:	f002 f900 	bl	8002fd4 <HAL_CAN_AddTxMessage>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d004      	beq.n	8000de4 <fnInit+0x4ec>
			fnLEDsErrorState();
 8000dda:	f7ff fd77 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8000dde:	f001 f95d 	bl	800209c <Error_Handler>
		}
		else if (RxData[5] & 0b10000) {
			iMachineStatus = 60;
		}
		break;
 8000de2:	e0c6      	b.n	8000f72 <fnInit+0x67a>
		else if (RxData[5] & 0b10000) {
 8000de4:	4b56      	ldr	r3, [pc, #344]	; (8000f40 <fnInit+0x648>)
 8000de6:	795b      	ldrb	r3, [r3, #5]
 8000de8:	f003 0310 	and.w	r3, r3, #16
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	f000 80c0 	beq.w	8000f72 <fnInit+0x67a>
			iMachineStatus = 60;
 8000df2:	4b4e      	ldr	r3, [pc, #312]	; (8000f2c <fnInit+0x634>)
 8000df4:	223c      	movs	r2, #60	; 0x3c
 8000df6:	701a      	strb	r2, [r3, #0]
		break;
 8000df8:	e0bb      	b.n	8000f72 <fnInit+0x67a>

	case 60://STOP SUPPLY
		TxHeader.StdId = 0x60A;
 8000dfa:	4b4d      	ldr	r3, [pc, #308]	; (8000f30 <fnInit+0x638>)
 8000dfc:	f240 620a 	movw	r2, #1546	; 0x60a
 8000e00:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000e02:	4b4b      	ldr	r3, [pc, #300]	; (8000f30 <fnInit+0x638>)
 8000e04:	2208      	movs	r2, #8
 8000e06:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8000e08:	4b4a      	ldr	r3, [pc, #296]	; (8000f34 <fnInit+0x63c>)
 8000e0a:	2222      	movs	r2, #34	; 0x22
 8000e0c:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 8000e0e:	4b49      	ldr	r3, [pc, #292]	; (8000f34 <fnInit+0x63c>)
 8000e10:	2240      	movs	r2, #64	; 0x40
 8000e12:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000e14:	4b47      	ldr	r3, [pc, #284]	; (8000f34 <fnInit+0x63c>)
 8000e16:	2260      	movs	r2, #96	; 0x60
 8000e18:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000e1a:	4b46      	ldr	r3, [pc, #280]	; (8000f34 <fnInit+0x63c>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x0F;
 8000e20:	4b44      	ldr	r3, [pc, #272]	; (8000f34 <fnInit+0x63c>)
 8000e22:	220f      	movs	r2, #15
 8000e24:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000e26:	4b43      	ldr	r3, [pc, #268]	; (8000f34 <fnInit+0x63c>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000e2c:	4b41      	ldr	r3, [pc, #260]	; (8000f34 <fnInit+0x63c>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8000e32:	4b40      	ldr	r3, [pc, #256]	; (8000f34 <fnInit+0x63c>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000e38:	4b3f      	ldr	r3, [pc, #252]	; (8000f38 <fnInit+0x640>)
 8000e3a:	4a3e      	ldr	r2, [pc, #248]	; (8000f34 <fnInit+0x63c>)
 8000e3c:	493c      	ldr	r1, [pc, #240]	; (8000f30 <fnInit+0x638>)
 8000e3e:	483f      	ldr	r0, [pc, #252]	; (8000f3c <fnInit+0x644>)
 8000e40:	f002 f8c8 	bl	8002fd4 <HAL_CAN_AddTxMessage>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d004      	beq.n	8000e54 <fnInit+0x55c>
			fnLEDsErrorState();
 8000e4a:	f7ff fd3f 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8000e4e:	f001 f925 	bl	800209c <Error_Handler>
		}
		else{
			iMachineStatus = 70;
		}
		break;
 8000e52:	e091      	b.n	8000f78 <fnInit+0x680>
			iMachineStatus = 70;
 8000e54:	4b35      	ldr	r3, [pc, #212]	; (8000f2c <fnInit+0x634>)
 8000e56:	2246      	movs	r2, #70	; 0x46
 8000e58:	701a      	strb	r2, [r3, #0]
		break;
 8000e5a:	e08d      	b.n	8000f78 <fnInit+0x680>

	case 70://TARGET REACHED CHECK
		TxHeader.StdId = 0x60A;
 8000e5c:	4b34      	ldr	r3, [pc, #208]	; (8000f30 <fnInit+0x638>)
 8000e5e:	f240 620a 	movw	r2, #1546	; 0x60a
 8000e62:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000e64:	4b32      	ldr	r3, [pc, #200]	; (8000f30 <fnInit+0x638>)
 8000e66:	2208      	movs	r2, #8
 8000e68:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x40;
 8000e6a:	4b32      	ldr	r3, [pc, #200]	; (8000f34 <fnInit+0x63c>)
 8000e6c:	2240      	movs	r2, #64	; 0x40
 8000e6e:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x41;
 8000e70:	4b30      	ldr	r3, [pc, #192]	; (8000f34 <fnInit+0x63c>)
 8000e72:	2241      	movs	r2, #65	; 0x41
 8000e74:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000e76:	4b2f      	ldr	r3, [pc, #188]	; (8000f34 <fnInit+0x63c>)
 8000e78:	2260      	movs	r2, #96	; 0x60
 8000e7a:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000e7c:	4b2d      	ldr	r3, [pc, #180]	; (8000f34 <fnInit+0x63c>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x00;
 8000e82:	4b2c      	ldr	r3, [pc, #176]	; (8000f34 <fnInit+0x63c>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000e88:	4b2a      	ldr	r3, [pc, #168]	; (8000f34 <fnInit+0x63c>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000e8e:	4b29      	ldr	r3, [pc, #164]	; (8000f34 <fnInit+0x63c>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8000e94:	4b27      	ldr	r3, [pc, #156]	; (8000f34 <fnInit+0x63c>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000e9a:	4b27      	ldr	r3, [pc, #156]	; (8000f38 <fnInit+0x640>)
 8000e9c:	4a25      	ldr	r2, [pc, #148]	; (8000f34 <fnInit+0x63c>)
 8000e9e:	4924      	ldr	r1, [pc, #144]	; (8000f30 <fnInit+0x638>)
 8000ea0:	4826      	ldr	r0, [pc, #152]	; (8000f3c <fnInit+0x644>)
 8000ea2:	f002 f897 	bl	8002fd4 <HAL_CAN_AddTxMessage>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d004      	beq.n	8000eb6 <fnInit+0x5be>
			fnLEDsErrorState();
 8000eac:	f7ff fd0e 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8000eb0:	f001 f8f4 	bl	800209c <Error_Handler>
		else if (RxData[5] & 0b00100) {
			iMachineStatus = 80;
			//SEND INFO THAT ENGINE IS READY
			HAL_UART_Transmit(&huart3, sReadyState, iLengthOut, 100);
		}
		break;
 8000eb4:	e05f      	b.n	8000f76 <fnInit+0x67e>
		else if (RxData[5] & 0b00100) {
 8000eb6:	4b22      	ldr	r3, [pc, #136]	; (8000f40 <fnInit+0x648>)
 8000eb8:	795b      	ldrb	r3, [r3, #5]
 8000eba:	f003 0304 	and.w	r3, r3, #4
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d059      	beq.n	8000f76 <fnInit+0x67e>
			iMachineStatus = 80;
 8000ec2:	4b1a      	ldr	r3, [pc, #104]	; (8000f2c <fnInit+0x634>)
 8000ec4:	2250      	movs	r2, #80	; 0x50
 8000ec6:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, sReadyState, iLengthOut, 100);
 8000ec8:	4b1e      	ldr	r3, [pc, #120]	; (8000f44 <fnInit+0x64c>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	b29a      	uxth	r2, r3
 8000ece:	2364      	movs	r3, #100	; 0x64
 8000ed0:	491d      	ldr	r1, [pc, #116]	; (8000f48 <fnInit+0x650>)
 8000ed2:	481e      	ldr	r0, [pc, #120]	; (8000f4c <fnInit+0x654>)
 8000ed4:	f005 f83e 	bl	8005f54 <HAL_UART_Transmit>
		break;
 8000ed8:	e04d      	b.n	8000f76 <fnInit+0x67e>

	case 80://READ STATUS CHECK
		if (RxData[4] == 39) {
 8000eda:	4b19      	ldr	r3, [pc, #100]	; (8000f40 <fnInit+0x648>)
 8000edc:	791b      	ldrb	r3, [r3, #4]
 8000ede:	2b27      	cmp	r3, #39	; 0x27
 8000ee0:	d142      	bne.n	8000f68 <fnInit+0x670>
			iMachineStatus = 1;
 8000ee2:	4b12      	ldr	r3, [pc, #72]	; (8000f2c <fnInit+0x634>)
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	701a      	strb	r2, [r3, #0]
			iHomingStatus = 1;
 8000ee8:	4b19      	ldr	r3, [pc, #100]	; (8000f50 <fnInit+0x658>)
 8000eea:	2201      	movs	r2, #1
 8000eec:	701a      	strb	r2, [r3, #0]

			// ENCODER TIMER START
			HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 8000eee:	213c      	movs	r1, #60	; 0x3c
 8000ef0:	4818      	ldr	r0, [pc, #96]	; (8000f54 <fnInit+0x65c>)
 8000ef2:	f004 fc99 	bl	8005828 <HAL_TIM_Encoder_Start>
			fnEncCalibration();
 8000ef6:	f000 f9b1 	bl	800125c <fnEncCalibration>

			//SEND ENCODER VALUE AFTER INIT
			length = sprintf(data_msg, "e%.3f \r\n", fEncAngle);
 8000efa:	4b17      	ldr	r3, [pc, #92]	; (8000f58 <fnInit+0x660>)
 8000efc:	edd3 7a00 	vldr	s15, [r3]
 8000f00:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f04:	ec53 2b17 	vmov	r2, r3, d7
 8000f08:	4914      	ldr	r1, [pc, #80]	; (8000f5c <fnInit+0x664>)
 8000f0a:	4815      	ldr	r0, [pc, #84]	; (8000f60 <fnInit+0x668>)
 8000f0c:	f007 fa52 	bl	80083b4 <siprintf>
 8000f10:	4603      	mov	r3, r0
 8000f12:	4a14      	ldr	r2, [pc, #80]	; (8000f64 <fnInit+0x66c>)
 8000f14:	6013      	str	r3, [r2, #0]
			HAL_UART_Transmit(&huart3, data_msg, length, 0xffff);
 8000f16:	4b13      	ldr	r3, [pc, #76]	; (8000f64 <fnInit+0x66c>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	b29a      	uxth	r2, r3
 8000f1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f20:	490f      	ldr	r1, [pc, #60]	; (8000f60 <fnInit+0x668>)
 8000f22:	480a      	ldr	r0, [pc, #40]	; (8000f4c <fnInit+0x654>)
 8000f24:	f005 f816 	bl	8005f54 <HAL_UART_Transmit>
		else {
			fnLEDsErrorState();
			Error_Handler();
		}

		break;
 8000f28:	e026      	b.n	8000f78 <fnInit+0x680>
 8000f2a:	bf00      	nop
 8000f2c:	20000006 	.word	0x20000006
 8000f30:	2000029c 	.word	0x2000029c
 8000f34:	2000025c 	.word	0x2000025c
 8000f38:	20000264 	.word	0x20000264
 8000f3c:	20000228 	.word	0x20000228
 8000f40:	20000268 	.word	0x20000268
 8000f44:	20000000 	.word	0x20000000
 8000f48:	0800a8e4 	.word	0x0800a8e4
 8000f4c:	200004a8 	.word	0x200004a8
 8000f50:	20000007 	.word	0x20000007
 8000f54:	2000032c 	.word	0x2000032c
 8000f58:	20000218 	.word	0x20000218
 8000f5c:	0800a890 	.word	0x0800a890
 8000f60:	200002d0 	.word	0x200002d0
 8000f64:	20000250 	.word	0x20000250
			fnLEDsErrorState();
 8000f68:	f7ff fcb0 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8000f6c:	f001 f896 	bl	800209c <Error_Handler>
		break;
 8000f70:	e002      	b.n	8000f78 <fnInit+0x680>
		break;
 8000f72:	bf00      	nop
 8000f74:	e000      	b.n	8000f78 <fnInit+0x680>
		break;
 8000f76:	bf00      	nop
	}
}
 8000f78:	bf00      	nop
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <fnReset>:

void fnReset(){
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
	switch(iMachineStatus){
 8000f80:	4b8b      	ldr	r3, [pc, #556]	; (80011b0 <fnReset+0x234>)
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	2b50      	cmp	r3, #80	; 0x50
 8000f86:	f000 80d7 	beq.w	8001138 <fnReset+0x1bc>
 8000f8a:	2b50      	cmp	r3, #80	; 0x50
 8000f8c:	f300 810d 	bgt.w	80011aa <fnReset+0x22e>
 8000f90:	2b46      	cmp	r3, #70	; 0x46
 8000f92:	f000 80a0 	beq.w	80010d6 <fnReset+0x15a>
 8000f96:	2b46      	cmp	r3, #70	; 0x46
 8000f98:	f300 8107 	bgt.w	80011aa <fnReset+0x22e>
 8000f9c:	2b19      	cmp	r3, #25
 8000f9e:	d069      	beq.n	8001074 <fnReset+0xf8>
 8000fa0:	2b19      	cmp	r3, #25
 8000fa2:	f300 8102 	bgt.w	80011aa <fnReset+0x22e>
 8000fa6:	2b0a      	cmp	r3, #10
 8000fa8:	d002      	beq.n	8000fb0 <fnReset+0x34>
 8000faa:	2b14      	cmp	r3, #20
 8000fac:	d031      	beq.n	8001012 <fnReset+0x96>
			Error_Handler();
		}

		break;
	}
}
 8000fae:	e0fc      	b.n	80011aa <fnReset+0x22e>
		TxHeader.StdId = 0x60A;
 8000fb0:	4b80      	ldr	r3, [pc, #512]	; (80011b4 <fnReset+0x238>)
 8000fb2:	f240 620a 	movw	r2, #1546	; 0x60a
 8000fb6:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000fb8:	4b7e      	ldr	r3, [pc, #504]	; (80011b4 <fnReset+0x238>)
 8000fba:	2208      	movs	r2, #8
 8000fbc:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8000fbe:	4b7e      	ldr	r3, [pc, #504]	; (80011b8 <fnReset+0x23c>)
 8000fc0:	2222      	movs	r2, #34	; 0x22
 8000fc2:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 8000fc4:	4b7c      	ldr	r3, [pc, #496]	; (80011b8 <fnReset+0x23c>)
 8000fc6:	2240      	movs	r2, #64	; 0x40
 8000fc8:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000fca:	4b7b      	ldr	r3, [pc, #492]	; (80011b8 <fnReset+0x23c>)
 8000fcc:	2260      	movs	r2, #96	; 0x60
 8000fce:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000fd0:	4b79      	ldr	r3, [pc, #484]	; (80011b8 <fnReset+0x23c>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x06;
 8000fd6:	4b78      	ldr	r3, [pc, #480]	; (80011b8 <fnReset+0x23c>)
 8000fd8:	2206      	movs	r2, #6
 8000fda:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000fdc:	4b76      	ldr	r3, [pc, #472]	; (80011b8 <fnReset+0x23c>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000fe2:	4b75      	ldr	r3, [pc, #468]	; (80011b8 <fnReset+0x23c>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8000fe8:	4b73      	ldr	r3, [pc, #460]	; (80011b8 <fnReset+0x23c>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	71da      	strb	r2, [r3, #7]
		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000fee:	4b73      	ldr	r3, [pc, #460]	; (80011bc <fnReset+0x240>)
 8000ff0:	4a71      	ldr	r2, [pc, #452]	; (80011b8 <fnReset+0x23c>)
 8000ff2:	4970      	ldr	r1, [pc, #448]	; (80011b4 <fnReset+0x238>)
 8000ff4:	4872      	ldr	r0, [pc, #456]	; (80011c0 <fnReset+0x244>)
 8000ff6:	f001 ffed 	bl	8002fd4 <HAL_CAN_AddTxMessage>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d004      	beq.n	800100a <fnReset+0x8e>
			fnLEDsErrorState();
 8001000:	f7ff fc64 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8001004:	f001 f84a 	bl	800209c <Error_Handler>
		break;
 8001008:	e0cf      	b.n	80011aa <fnReset+0x22e>
			iMachineStatus = 20;
 800100a:	4b69      	ldr	r3, [pc, #420]	; (80011b0 <fnReset+0x234>)
 800100c:	2214      	movs	r2, #20
 800100e:	701a      	strb	r2, [r3, #0]
		break;
 8001010:	e0cb      	b.n	80011aa <fnReset+0x22e>
		TxHeader.StdId = 0x60A;
 8001012:	4b68      	ldr	r3, [pc, #416]	; (80011b4 <fnReset+0x238>)
 8001014:	f240 620a 	movw	r2, #1546	; 0x60a
 8001018:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 800101a:	4b66      	ldr	r3, [pc, #408]	; (80011b4 <fnReset+0x238>)
 800101c:	2208      	movs	r2, #8
 800101e:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8001020:	4b65      	ldr	r3, [pc, #404]	; (80011b8 <fnReset+0x23c>)
 8001022:	2222      	movs	r2, #34	; 0x22
 8001024:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 8001026:	4b64      	ldr	r3, [pc, #400]	; (80011b8 <fnReset+0x23c>)
 8001028:	2240      	movs	r2, #64	; 0x40
 800102a:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 800102c:	4b62      	ldr	r3, [pc, #392]	; (80011b8 <fnReset+0x23c>)
 800102e:	2260      	movs	r2, #96	; 0x60
 8001030:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8001032:	4b61      	ldr	r3, [pc, #388]	; (80011b8 <fnReset+0x23c>)
 8001034:	2200      	movs	r2, #0
 8001036:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x07;
 8001038:	4b5f      	ldr	r3, [pc, #380]	; (80011b8 <fnReset+0x23c>)
 800103a:	2207      	movs	r2, #7
 800103c:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 800103e:	4b5e      	ldr	r3, [pc, #376]	; (80011b8 <fnReset+0x23c>)
 8001040:	2200      	movs	r2, #0
 8001042:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8001044:	4b5c      	ldr	r3, [pc, #368]	; (80011b8 <fnReset+0x23c>)
 8001046:	2200      	movs	r2, #0
 8001048:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 800104a:	4b5b      	ldr	r3, [pc, #364]	; (80011b8 <fnReset+0x23c>)
 800104c:	2200      	movs	r2, #0
 800104e:	71da      	strb	r2, [r3, #7]
		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8001050:	4b5a      	ldr	r3, [pc, #360]	; (80011bc <fnReset+0x240>)
 8001052:	4a59      	ldr	r2, [pc, #356]	; (80011b8 <fnReset+0x23c>)
 8001054:	4957      	ldr	r1, [pc, #348]	; (80011b4 <fnReset+0x238>)
 8001056:	485a      	ldr	r0, [pc, #360]	; (80011c0 <fnReset+0x244>)
 8001058:	f001 ffbc 	bl	8002fd4 <HAL_CAN_AddTxMessage>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d004      	beq.n	800106c <fnReset+0xf0>
			fnLEDsErrorState();
 8001062:	f7ff fc33 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8001066:	f001 f819 	bl	800209c <Error_Handler>
		break;
 800106a:	e09e      	b.n	80011aa <fnReset+0x22e>
			iMachineStatus = 25;
 800106c:	4b50      	ldr	r3, [pc, #320]	; (80011b0 <fnReset+0x234>)
 800106e:	2219      	movs	r2, #25
 8001070:	701a      	strb	r2, [r3, #0]
		break;
 8001072:	e09a      	b.n	80011aa <fnReset+0x22e>
		TxHeader.StdId = 0x60A;
 8001074:	4b4f      	ldr	r3, [pc, #316]	; (80011b4 <fnReset+0x238>)
 8001076:	f240 620a 	movw	r2, #1546	; 0x60a
 800107a:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 800107c:	4b4d      	ldr	r3, [pc, #308]	; (80011b4 <fnReset+0x238>)
 800107e:	2208      	movs	r2, #8
 8001080:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8001082:	4b4d      	ldr	r3, [pc, #308]	; (80011b8 <fnReset+0x23c>)
 8001084:	2222      	movs	r2, #34	; 0x22
 8001086:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 8001088:	4b4b      	ldr	r3, [pc, #300]	; (80011b8 <fnReset+0x23c>)
 800108a:	2240      	movs	r2, #64	; 0x40
 800108c:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 800108e:	4b4a      	ldr	r3, [pc, #296]	; (80011b8 <fnReset+0x23c>)
 8001090:	2260      	movs	r2, #96	; 0x60
 8001092:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8001094:	4b48      	ldr	r3, [pc, #288]	; (80011b8 <fnReset+0x23c>)
 8001096:	2200      	movs	r2, #0
 8001098:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x0F;
 800109a:	4b47      	ldr	r3, [pc, #284]	; (80011b8 <fnReset+0x23c>)
 800109c:	220f      	movs	r2, #15
 800109e:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 80010a0:	4b45      	ldr	r3, [pc, #276]	; (80011b8 <fnReset+0x23c>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 80010a6:	4b44      	ldr	r3, [pc, #272]	; (80011b8 <fnReset+0x23c>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 80010ac:	4b42      	ldr	r3, [pc, #264]	; (80011b8 <fnReset+0x23c>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	71da      	strb	r2, [r3, #7]
		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 80010b2:	4b42      	ldr	r3, [pc, #264]	; (80011bc <fnReset+0x240>)
 80010b4:	4a40      	ldr	r2, [pc, #256]	; (80011b8 <fnReset+0x23c>)
 80010b6:	493f      	ldr	r1, [pc, #252]	; (80011b4 <fnReset+0x238>)
 80010b8:	4841      	ldr	r0, [pc, #260]	; (80011c0 <fnReset+0x244>)
 80010ba:	f001 ff8b 	bl	8002fd4 <HAL_CAN_AddTxMessage>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d004      	beq.n	80010ce <fnReset+0x152>
			fnLEDsErrorState();
 80010c4:	f7ff fc02 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 80010c8:	f000 ffe8 	bl	800209c <Error_Handler>
		break;
 80010cc:	e06d      	b.n	80011aa <fnReset+0x22e>
			iMachineStatus = 70;
 80010ce:	4b38      	ldr	r3, [pc, #224]	; (80011b0 <fnReset+0x234>)
 80010d0:	2246      	movs	r2, #70	; 0x46
 80010d2:	701a      	strb	r2, [r3, #0]
		break;
 80010d4:	e069      	b.n	80011aa <fnReset+0x22e>
		TxHeader.StdId = 0x60A;
 80010d6:	4b37      	ldr	r3, [pc, #220]	; (80011b4 <fnReset+0x238>)
 80010d8:	f240 620a 	movw	r2, #1546	; 0x60a
 80010dc:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 80010de:	4b35      	ldr	r3, [pc, #212]	; (80011b4 <fnReset+0x238>)
 80010e0:	2208      	movs	r2, #8
 80010e2:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x40;
 80010e4:	4b34      	ldr	r3, [pc, #208]	; (80011b8 <fnReset+0x23c>)
 80010e6:	2240      	movs	r2, #64	; 0x40
 80010e8:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x41;
 80010ea:	4b33      	ldr	r3, [pc, #204]	; (80011b8 <fnReset+0x23c>)
 80010ec:	2241      	movs	r2, #65	; 0x41
 80010ee:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 80010f0:	4b31      	ldr	r3, [pc, #196]	; (80011b8 <fnReset+0x23c>)
 80010f2:	2260      	movs	r2, #96	; 0x60
 80010f4:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 80010f6:	4b30      	ldr	r3, [pc, #192]	; (80011b8 <fnReset+0x23c>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x00;
 80010fc:	4b2e      	ldr	r3, [pc, #184]	; (80011b8 <fnReset+0x23c>)
 80010fe:	2200      	movs	r2, #0
 8001100:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8001102:	4b2d      	ldr	r3, [pc, #180]	; (80011b8 <fnReset+0x23c>)
 8001104:	2200      	movs	r2, #0
 8001106:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8001108:	4b2b      	ldr	r3, [pc, #172]	; (80011b8 <fnReset+0x23c>)
 800110a:	2200      	movs	r2, #0
 800110c:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 800110e:	4b2a      	ldr	r3, [pc, #168]	; (80011b8 <fnReset+0x23c>)
 8001110:	2200      	movs	r2, #0
 8001112:	71da      	strb	r2, [r3, #7]
		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8001114:	4b29      	ldr	r3, [pc, #164]	; (80011bc <fnReset+0x240>)
 8001116:	4a28      	ldr	r2, [pc, #160]	; (80011b8 <fnReset+0x23c>)
 8001118:	4926      	ldr	r1, [pc, #152]	; (80011b4 <fnReset+0x238>)
 800111a:	4829      	ldr	r0, [pc, #164]	; (80011c0 <fnReset+0x244>)
 800111c:	f001 ff5a 	bl	8002fd4 <HAL_CAN_AddTxMessage>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d004      	beq.n	8001130 <fnReset+0x1b4>
			fnLEDsErrorState();
 8001126:	f7ff fbd1 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 800112a:	f000 ffb7 	bl	800209c <Error_Handler>
		break;
 800112e:	e03c      	b.n	80011aa <fnReset+0x22e>
			iMachineStatus = 80;
 8001130:	4b1f      	ldr	r3, [pc, #124]	; (80011b0 <fnReset+0x234>)
 8001132:	2250      	movs	r2, #80	; 0x50
 8001134:	701a      	strb	r2, [r3, #0]
		break;
 8001136:	e038      	b.n	80011aa <fnReset+0x22e>
		if (RxData[4] == 39) {
 8001138:	4b22      	ldr	r3, [pc, #136]	; (80011c4 <fnReset+0x248>)
 800113a:	791b      	ldrb	r3, [r3, #4]
 800113c:	2b27      	cmp	r3, #39	; 0x27
 800113e:	d12f      	bne.n	80011a0 <fnReset+0x224>
			iMachineStatus = 1;
 8001140:	4b1b      	ldr	r3, [pc, #108]	; (80011b0 <fnReset+0x234>)
 8001142:	2201      	movs	r2, #1
 8001144:	701a      	strb	r2, [r3, #0]
			if (iMode == 0 && iSingleMachineStatus != 100) {
 8001146:	4b20      	ldr	r3, [pc, #128]	; (80011c8 <fnReset+0x24c>)
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	b2db      	uxtb	r3, r3
 800114c:	2b00      	cmp	r3, #0
 800114e:	d107      	bne.n	8001160 <fnReset+0x1e4>
 8001150:	4b1e      	ldr	r3, [pc, #120]	; (80011cc <fnReset+0x250>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	2b64      	cmp	r3, #100	; 0x64
 8001156:	d003      	beq.n	8001160 <fnReset+0x1e4>
				iSingleMachineStatus = 10;
 8001158:	4b1c      	ldr	r3, [pc, #112]	; (80011cc <fnReset+0x250>)
 800115a:	220a      	movs	r2, #10
 800115c:	701a      	strb	r2, [r3, #0]
 800115e:	e015      	b.n	800118c <fnReset+0x210>
			else if (iMode == 1 && iSerialMachineStatus != 100) {
 8001160:	4b19      	ldr	r3, [pc, #100]	; (80011c8 <fnReset+0x24c>)
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	b2db      	uxtb	r3, r3
 8001166:	2b01      	cmp	r3, #1
 8001168:	d110      	bne.n	800118c <fnReset+0x210>
 800116a:	4b19      	ldr	r3, [pc, #100]	; (80011d0 <fnReset+0x254>)
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	2b64      	cmp	r3, #100	; 0x64
 8001170:	d00c      	beq.n	800118c <fnReset+0x210>
				if (iSerialMachineStatus == 40) {
 8001172:	4b17      	ldr	r3, [pc, #92]	; (80011d0 <fnReset+0x254>)
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	2b28      	cmp	r3, #40	; 0x28
 8001178:	d105      	bne.n	8001186 <fnReset+0x20a>
					iSerialCounter--;
 800117a:	4b16      	ldr	r3, [pc, #88]	; (80011d4 <fnReset+0x258>)
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	3b01      	subs	r3, #1
 8001180:	b2da      	uxtb	r2, r3
 8001182:	4b14      	ldr	r3, [pc, #80]	; (80011d4 <fnReset+0x258>)
 8001184:	701a      	strb	r2, [r3, #0]
				iSerialMachineStatus = 10;
 8001186:	4b12      	ldr	r3, [pc, #72]	; (80011d0 <fnReset+0x254>)
 8001188:	220a      	movs	r2, #10
 800118a:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800118c:	2200      	movs	r2, #0
 800118e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001192:	4811      	ldr	r0, [pc, #68]	; (80011d8 <fnReset+0x25c>)
 8001194:	f002 feb0 	bl	8003ef8 <HAL_GPIO_WritePin>
			HAL_TIM_Base_Stop_IT(&htim14);
 8001198:	4810      	ldr	r0, [pc, #64]	; (80011dc <fnReset+0x260>)
 800119a:	f004 fa6f 	bl	800567c <HAL_TIM_Base_Stop_IT>
		break;
 800119e:	e003      	b.n	80011a8 <fnReset+0x22c>
			fnLEDsErrorState();
 80011a0:	f7ff fb94 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 80011a4:	f000 ff7a 	bl	800209c <Error_Handler>
		break;
 80011a8:	bf00      	nop
}
 80011aa:	bf00      	nop
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	20000006 	.word	0x20000006
 80011b4:	2000029c 	.word	0x2000029c
 80011b8:	2000025c 	.word	0x2000025c
 80011bc:	20000264 	.word	0x20000264
 80011c0:	20000228 	.word	0x20000228
 80011c4:	20000268 	.word	0x20000268
 80011c8:	20000004 	.word	0x20000004
 80011cc:	20000008 	.word	0x20000008
 80011d0:	20000009 	.word	0x20000009
 80011d4:	20000010 	.word	0x20000010
 80011d8:	40020400 	.word	0x40020400
 80011dc:	20000410 	.word	0x20000410

080011e0 <fnEncReadCount>:
//	return fEncAngleTemp;
//}

//READING DATA FROM ENCODER & CALCULATING COUNTS TO ANGLE
void fnEncReadCount()
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
	iEncCountReal = __HAL_TIM_GET_COUNTER(&htim3);
 80011e4:	4b18      	ldr	r3, [pc, #96]	; (8001248 <fnEncReadCount+0x68>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ea:	b29a      	uxth	r2, r3
 80011ec:	4b17      	ldr	r3, [pc, #92]	; (800124c <fnEncReadCount+0x6c>)
 80011ee:	801a      	strh	r2, [r3, #0]
	if(iEncCountReal > iEncCountsNumber / 2)
 80011f0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011f4:	085b      	lsrs	r3, r3, #1
 80011f6:	b29a      	uxth	r2, r3
 80011f8:	4b14      	ldr	r3, [pc, #80]	; (800124c <fnEncReadCount+0x6c>)
 80011fa:	881b      	ldrh	r3, [r3, #0]
 80011fc:	429a      	cmp	r2, r3
 80011fe:	d208      	bcs.n	8001212 <fnEncReadCount+0x32>
	{
		iEncCount = iEncCountsNumber - iEncCountReal;
 8001200:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001204:	4b11      	ldr	r3, [pc, #68]	; (800124c <fnEncReadCount+0x6c>)
 8001206:	881b      	ldrh	r3, [r3, #0]
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	b29a      	uxth	r2, r3
 800120c:	4b10      	ldr	r3, [pc, #64]	; (8001250 <fnEncReadCount+0x70>)
 800120e:	801a      	strh	r2, [r3, #0]
 8001210:	e003      	b.n	800121a <fnEncReadCount+0x3a>
	}
	else
	{
		iEncCount = iEncCountReal;
 8001212:	4b0e      	ldr	r3, [pc, #56]	; (800124c <fnEncReadCount+0x6c>)
 8001214:	881a      	ldrh	r2, [r3, #0]
 8001216:	4b0e      	ldr	r3, [pc, #56]	; (8001250 <fnEncReadCount+0x70>)
 8001218:	801a      	strh	r2, [r3, #0]
	}

//	fEncAngle = fnEncCounts2Angle(iEncCount)/2;

	fEncAngle = iEncCount*fEncDegPerCount/2;
 800121a:	4b0d      	ldr	r3, [pc, #52]	; (8001250 <fnEncReadCount+0x70>)
 800121c:	881b      	ldrh	r3, [r3, #0]
 800121e:	ee07 3a90 	vmov	s15, r3
 8001222:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001226:	4b0b      	ldr	r3, [pc, #44]	; (8001254 <fnEncReadCount+0x74>)
 8001228:	edd3 7a00 	vldr	s15, [r3]
 800122c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001230:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001234:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001238:	4b07      	ldr	r3, [pc, #28]	; (8001258 <fnEncReadCount+0x78>)
 800123a:	edc3 7a00 	vstr	s15, [r3]
}
 800123e:	bf00      	nop
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr
 8001248:	2000032c 	.word	0x2000032c
 800124c:	20000214 	.word	0x20000214
 8001250:	20000216 	.word	0x20000216
 8001254:	2000000c 	.word	0x2000000c
 8001258:	20000218 	.word	0x20000218

0800125c <fnEncCalibration>:

//ENCODER CALIBRATION - BASE
void fnEncCalibration()
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
	TIM3->CNT = 0;
 8001260:	4b03      	ldr	r3, [pc, #12]	; (8001270 <fnEncCalibration+0x14>)
 8001262:	2200      	movs	r2, #0
 8001264:	625a      	str	r2, [r3, #36]	; 0x24
	fnEncReadCount();
 8001266:	f7ff ffbb 	bl	80011e0 <fnEncReadCount>
}
 800126a:	bf00      	nop
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	40000400 	.word	0x40000400

08001274 <fnMoveAbsolute>:

//FRAME SET POSITION SEND
void fnMoveAbsolute(uint32_t iNumber){
 8001274:	b580      	push	{r7, lr}
 8001276:	b084      	sub	sp, #16
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]

	//VAR CHECKING IF LEG IS SELECTED
	uint8_t iMoveEnabled = 100;
 800127c:	2364      	movs	r3, #100	; 0x64
 800127e:	73fb      	strb	r3, [r7, #15]
	if (iNumber > 90) {
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2b5a      	cmp	r3, #90	; 0x5a
 8001284:	d901      	bls.n	800128a <fnMoveAbsolute+0x16>
		iNumber = 90;
 8001286:	235a      	movs	r3, #90	; 0x5a
 8001288:	607b      	str	r3, [r7, #4]
	else if (iNumber < 0) {
		iNumber = 0;
	}

	//ESTABLISHING MOTION DIRECTORY BASED ON SEL LEG
	if(iSelected_leg == 0){
 800128a:	4b2b      	ldr	r3, [pc, #172]	; (8001338 <fnMoveAbsolute+0xc4>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	b2db      	uxtb	r3, r3
 8001290:	2b00      	cmp	r3, #0
 8001292:	d108      	bne.n	80012a6 <fnMoveAbsolute+0x32>
		iNumber = iNumber * 1000;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800129a:	fb02 f303 	mul.w	r3, r2, r3
 800129e:	607b      	str	r3, [r7, #4]
		iMoveEnabled = 1;
 80012a0:	2301      	movs	r3, #1
 80012a2:	73fb      	strb	r3, [r7, #15]
 80012a4:	e00e      	b.n	80012c4 <fnMoveAbsolute+0x50>
	}

	else if(iSelected_leg == 1){
 80012a6:	4b24      	ldr	r3, [pc, #144]	; (8001338 <fnMoveAbsolute+0xc4>)
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	2b01      	cmp	r3, #1
 80012ae:	d107      	bne.n	80012c0 <fnMoveAbsolute+0x4c>
		iNumber = -iNumber * 1000;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	4a22      	ldr	r2, [pc, #136]	; (800133c <fnMoveAbsolute+0xc8>)
 80012b4:	fb02 f303 	mul.w	r3, r2, r3
 80012b8:	607b      	str	r3, [r7, #4]
		iMoveEnabled = 1;
 80012ba:	2301      	movs	r3, #1
 80012bc:	73fb      	strb	r3, [r7, #15]
 80012be:	e001      	b.n	80012c4 <fnMoveAbsolute+0x50>
	}

	else
		iMoveEnabled = 0;
 80012c0:	2300      	movs	r3, #0
 80012c2:	73fb      	strb	r3, [r7, #15]

	if(iMoveEnabled == 1){
 80012c4:	7bfb      	ldrb	r3, [r7, #15]
 80012c6:	2b01      	cmp	r3, #1
 80012c8:	d132      	bne.n	8001330 <fnMoveAbsolute+0xbc>
		TxHeader.StdId = 0x60A;
 80012ca:	4b1d      	ldr	r3, [pc, #116]	; (8001340 <fnMoveAbsolute+0xcc>)
 80012cc:	f240 620a 	movw	r2, #1546	; 0x60a
 80012d0:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 80012d2:	4b1b      	ldr	r3, [pc, #108]	; (8001340 <fnMoveAbsolute+0xcc>)
 80012d4:	2208      	movs	r2, #8
 80012d6:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 80012d8:	4b1a      	ldr	r3, [pc, #104]	; (8001344 <fnMoveAbsolute+0xd0>)
 80012da:	2222      	movs	r2, #34	; 0x22
 80012dc:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x7A;
 80012de:	4b19      	ldr	r3, [pc, #100]	; (8001344 <fnMoveAbsolute+0xd0>)
 80012e0:	227a      	movs	r2, #122	; 0x7a
 80012e2:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 80012e4:	4b17      	ldr	r3, [pc, #92]	; (8001344 <fnMoveAbsolute+0xd0>)
 80012e6:	2260      	movs	r2, #96	; 0x60
 80012e8:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 80012ea:	4b16      	ldr	r3, [pc, #88]	; (8001344 <fnMoveAbsolute+0xd0>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	70da      	strb	r2, [r3, #3]
		TxData[4] = (uint8_t) iNumber;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	b2da      	uxtb	r2, r3
 80012f4:	4b13      	ldr	r3, [pc, #76]	; (8001344 <fnMoveAbsolute+0xd0>)
 80012f6:	711a      	strb	r2, [r3, #4]
		TxData[5] = (uint8_t)(iNumber >> 8);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	0a1b      	lsrs	r3, r3, #8
 80012fc:	b2da      	uxtb	r2, r3
 80012fe:	4b11      	ldr	r3, [pc, #68]	; (8001344 <fnMoveAbsolute+0xd0>)
 8001300:	715a      	strb	r2, [r3, #5]
		TxData[6] = (uint8_t)(iNumber >> 16);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	0c1b      	lsrs	r3, r3, #16
 8001306:	b2da      	uxtb	r2, r3
 8001308:	4b0e      	ldr	r3, [pc, #56]	; (8001344 <fnMoveAbsolute+0xd0>)
 800130a:	719a      	strb	r2, [r3, #6]
		TxData[7] = (uint8_t)(iNumber >> 24);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	0e1b      	lsrs	r3, r3, #24
 8001310:	b2da      	uxtb	r2, r3
 8001312:	4b0c      	ldr	r3, [pc, #48]	; (8001344 <fnMoveAbsolute+0xd0>)
 8001314:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8001316:	4b0c      	ldr	r3, [pc, #48]	; (8001348 <fnMoveAbsolute+0xd4>)
 8001318:	4a0a      	ldr	r2, [pc, #40]	; (8001344 <fnMoveAbsolute+0xd0>)
 800131a:	4909      	ldr	r1, [pc, #36]	; (8001340 <fnMoveAbsolute+0xcc>)
 800131c:	480b      	ldr	r0, [pc, #44]	; (800134c <fnMoveAbsolute+0xd8>)
 800131e:	f001 fe59 	bl	8002fd4 <HAL_CAN_AddTxMessage>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d003      	beq.n	8001330 <fnMoveAbsolute+0xbc>
			fnLEDsErrorState();
 8001328:	f7ff fad0 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 800132c:	f000 feb6 	bl	800209c <Error_Handler>
		}

	}
}
 8001330:	bf00      	nop
 8001332:	3710      	adds	r7, #16
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	20000005 	.word	0x20000005
 800133c:	fffffc18 	.word	0xfffffc18
 8001340:	2000029c 	.word	0x2000029c
 8001344:	2000025c 	.word	0x2000025c
 8001348:	20000264 	.word	0x20000264
 800134c:	20000228 	.word	0x20000228

08001350 <fnSetVelocity>:

//FRAME SET VELOCITY
void fnSetVelocity(uint32_t iNumber){
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]

		TxHeader.StdId = 0x60A;
 8001358:	4b1b      	ldr	r3, [pc, #108]	; (80013c8 <fnSetVelocity+0x78>)
 800135a:	f240 620a 	movw	r2, #1546	; 0x60a
 800135e:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8001360:	4b19      	ldr	r3, [pc, #100]	; (80013c8 <fnSetVelocity+0x78>)
 8001362:	2208      	movs	r2, #8
 8001364:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8001366:	4b19      	ldr	r3, [pc, #100]	; (80013cc <fnSetVelocity+0x7c>)
 8001368:	2222      	movs	r2, #34	; 0x22
 800136a:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x81;
 800136c:	4b17      	ldr	r3, [pc, #92]	; (80013cc <fnSetVelocity+0x7c>)
 800136e:	2281      	movs	r2, #129	; 0x81
 8001370:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8001372:	4b16      	ldr	r3, [pc, #88]	; (80013cc <fnSetVelocity+0x7c>)
 8001374:	2260      	movs	r2, #96	; 0x60
 8001376:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8001378:	4b14      	ldr	r3, [pc, #80]	; (80013cc <fnSetVelocity+0x7c>)
 800137a:	2200      	movs	r2, #0
 800137c:	70da      	strb	r2, [r3, #3]
		TxData[4] = (uint8_t) iNumber;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	b2da      	uxtb	r2, r3
 8001382:	4b12      	ldr	r3, [pc, #72]	; (80013cc <fnSetVelocity+0x7c>)
 8001384:	711a      	strb	r2, [r3, #4]
		TxData[5] = (uint8_t)(iNumber >> 8);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	0a1b      	lsrs	r3, r3, #8
 800138a:	b2da      	uxtb	r2, r3
 800138c:	4b0f      	ldr	r3, [pc, #60]	; (80013cc <fnSetVelocity+0x7c>)
 800138e:	715a      	strb	r2, [r3, #5]
		TxData[6] = (uint8_t)(iNumber >> 16);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	0c1b      	lsrs	r3, r3, #16
 8001394:	b2da      	uxtb	r2, r3
 8001396:	4b0d      	ldr	r3, [pc, #52]	; (80013cc <fnSetVelocity+0x7c>)
 8001398:	719a      	strb	r2, [r3, #6]
		TxData[7] = (uint8_t)(iNumber >> 24);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	0e1b      	lsrs	r3, r3, #24
 800139e:	b2da      	uxtb	r2, r3
 80013a0:	4b0a      	ldr	r3, [pc, #40]	; (80013cc <fnSetVelocity+0x7c>)
 80013a2:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 80013a4:	4b0a      	ldr	r3, [pc, #40]	; (80013d0 <fnSetVelocity+0x80>)
 80013a6:	4a09      	ldr	r2, [pc, #36]	; (80013cc <fnSetVelocity+0x7c>)
 80013a8:	4907      	ldr	r1, [pc, #28]	; (80013c8 <fnSetVelocity+0x78>)
 80013aa:	480a      	ldr	r0, [pc, #40]	; (80013d4 <fnSetVelocity+0x84>)
 80013ac:	f001 fe12 	bl	8002fd4 <HAL_CAN_AddTxMessage>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d003      	beq.n	80013be <fnSetVelocity+0x6e>
			fnLEDsErrorState();
 80013b6:	f7ff fa89 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 80013ba:	f000 fe6f 	bl	800209c <Error_Handler>
		}
}
 80013be:	bf00      	nop
 80013c0:	3708      	adds	r7, #8
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	2000029c 	.word	0x2000029c
 80013cc:	2000025c 	.word	0x2000025c
 80013d0:	20000264 	.word	0x20000264
 80013d4:	20000228 	.word	0x20000228

080013d8 <fnSingleMotionAction>:

void fnSingleMotionAction(){
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
	//SEND INFO THAT ENGINE IS WORKING
	switch (iSingleMachineStatus){
 80013dc:	4b97      	ldr	r3, [pc, #604]	; (800163c <fnSingleMotionAction+0x264>)
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	3b0a      	subs	r3, #10
 80013e2:	2b19      	cmp	r3, #25
 80013e4:	f200 8127 	bhi.w	8001636 <fnSingleMotionAction+0x25e>
 80013e8:	a201      	add	r2, pc, #4	; (adr r2, 80013f0 <fnSingleMotionAction+0x18>)
 80013ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013ee:	bf00      	nop
 80013f0:	08001459 	.word	0x08001459
 80013f4:	08001637 	.word	0x08001637
 80013f8:	08001637 	.word	0x08001637
 80013fc:	08001637 	.word	0x08001637
 8001400:	08001637 	.word	0x08001637
 8001404:	08001637 	.word	0x08001637
 8001408:	08001637 	.word	0x08001637
 800140c:	08001637 	.word	0x08001637
 8001410:	08001637 	.word	0x08001637
 8001414:	08001637 	.word	0x08001637
 8001418:	080014cb 	.word	0x080014cb
 800141c:	08001637 	.word	0x08001637
 8001420:	08001637 	.word	0x08001637
 8001424:	08001637 	.word	0x08001637
 8001428:	08001637 	.word	0x08001637
 800142c:	080014dd 	.word	0x080014dd
 8001430:	08001637 	.word	0x08001637
 8001434:	08001637 	.word	0x08001637
 8001438:	08001637 	.word	0x08001637
 800143c:	08001637 	.word	0x08001637
 8001440:	0800154b 	.word	0x0800154b
 8001444:	08001637 	.word	0x08001637
 8001448:	08001637 	.word	0x08001637
 800144c:	08001637 	.word	0x08001637
 8001450:	08001637 	.word	0x08001637
 8001454:	080015ad 	.word	0x080015ad
	case 10:
		//START SUPPLY
		TxHeader.StdId = 0x60A;
 8001458:	4b79      	ldr	r3, [pc, #484]	; (8001640 <fnSingleMotionAction+0x268>)
 800145a:	f240 620a 	movw	r2, #1546	; 0x60a
 800145e:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8001460:	4b77      	ldr	r3, [pc, #476]	; (8001640 <fnSingleMotionAction+0x268>)
 8001462:	2208      	movs	r2, #8
 8001464:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8001466:	4b77      	ldr	r3, [pc, #476]	; (8001644 <fnSingleMotionAction+0x26c>)
 8001468:	2222      	movs	r2, #34	; 0x22
 800146a:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 800146c:	4b75      	ldr	r3, [pc, #468]	; (8001644 <fnSingleMotionAction+0x26c>)
 800146e:	2240      	movs	r2, #64	; 0x40
 8001470:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8001472:	4b74      	ldr	r3, [pc, #464]	; (8001644 <fnSingleMotionAction+0x26c>)
 8001474:	2260      	movs	r2, #96	; 0x60
 8001476:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8001478:	4b72      	ldr	r3, [pc, #456]	; (8001644 <fnSingleMotionAction+0x26c>)
 800147a:	2200      	movs	r2, #0
 800147c:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x1F;
 800147e:	4b71      	ldr	r3, [pc, #452]	; (8001644 <fnSingleMotionAction+0x26c>)
 8001480:	221f      	movs	r2, #31
 8001482:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8001484:	4b6f      	ldr	r3, [pc, #444]	; (8001644 <fnSingleMotionAction+0x26c>)
 8001486:	2200      	movs	r2, #0
 8001488:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 800148a:	4b6e      	ldr	r3, [pc, #440]	; (8001644 <fnSingleMotionAction+0x26c>)
 800148c:	2200      	movs	r2, #0
 800148e:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8001490:	4b6c      	ldr	r3, [pc, #432]	; (8001644 <fnSingleMotionAction+0x26c>)
 8001492:	2200      	movs	r2, #0
 8001494:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8001496:	4b6c      	ldr	r3, [pc, #432]	; (8001648 <fnSingleMotionAction+0x270>)
 8001498:	4a6a      	ldr	r2, [pc, #424]	; (8001644 <fnSingleMotionAction+0x26c>)
 800149a:	4969      	ldr	r1, [pc, #420]	; (8001640 <fnSingleMotionAction+0x268>)
 800149c:	486b      	ldr	r0, [pc, #428]	; (800164c <fnSingleMotionAction+0x274>)
 800149e:	f001 fd99 	bl	8002fd4 <HAL_CAN_AddTxMessage>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d004      	beq.n	80014b2 <fnSingleMotionAction+0xda>
			fnLEDsErrorState();
 80014a8:	f7ff fa10 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 80014ac:	f000 fdf6 	bl	800209c <Error_Handler>
		}
		else{
			iSingleMachineStatus = 20;
			HAL_UART_Transmit(&huart3, sWorkState, iLengthOut, 100);
		}
		break;
 80014b0:	e0c1      	b.n	8001636 <fnSingleMotionAction+0x25e>
			iSingleMachineStatus = 20;
 80014b2:	4b62      	ldr	r3, [pc, #392]	; (800163c <fnSingleMotionAction+0x264>)
 80014b4:	2214      	movs	r2, #20
 80014b6:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, sWorkState, iLengthOut, 100);
 80014b8:	4b65      	ldr	r3, [pc, #404]	; (8001650 <fnSingleMotionAction+0x278>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	b29a      	uxth	r2, r3
 80014be:	2364      	movs	r3, #100	; 0x64
 80014c0:	4964      	ldr	r1, [pc, #400]	; (8001654 <fnSingleMotionAction+0x27c>)
 80014c2:	4865      	ldr	r0, [pc, #404]	; (8001658 <fnSingleMotionAction+0x280>)
 80014c4:	f004 fd46 	bl	8005f54 <HAL_UART_Transmit>
		break;
 80014c8:	e0b5      	b.n	8001636 <fnSingleMotionAction+0x25e>

	case 20:
		//MOVE
		fnMoveAbsolute(iPosition);
 80014ca:	4b64      	ldr	r3, [pc, #400]	; (800165c <fnSingleMotionAction+0x284>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4618      	mov	r0, r3
 80014d0:	f7ff fed0 	bl	8001274 <fnMoveAbsolute>
		iSingleMachineStatus = 25;
 80014d4:	4b59      	ldr	r3, [pc, #356]	; (800163c <fnSingleMotionAction+0x264>)
 80014d6:	2219      	movs	r2, #25
 80014d8:	701a      	strb	r2, [r3, #0]
		break;
 80014da:	e0ac      	b.n	8001636 <fnSingleMotionAction+0x25e>

	case 25:
		//SET POINT ACK CHECK
		TxHeader.StdId = 0x60A;
 80014dc:	4b58      	ldr	r3, [pc, #352]	; (8001640 <fnSingleMotionAction+0x268>)
 80014de:	f240 620a 	movw	r2, #1546	; 0x60a
 80014e2:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 80014e4:	4b56      	ldr	r3, [pc, #344]	; (8001640 <fnSingleMotionAction+0x268>)
 80014e6:	2208      	movs	r2, #8
 80014e8:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x40;
 80014ea:	4b56      	ldr	r3, [pc, #344]	; (8001644 <fnSingleMotionAction+0x26c>)
 80014ec:	2240      	movs	r2, #64	; 0x40
 80014ee:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x41;
 80014f0:	4b54      	ldr	r3, [pc, #336]	; (8001644 <fnSingleMotionAction+0x26c>)
 80014f2:	2241      	movs	r2, #65	; 0x41
 80014f4:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 80014f6:	4b53      	ldr	r3, [pc, #332]	; (8001644 <fnSingleMotionAction+0x26c>)
 80014f8:	2260      	movs	r2, #96	; 0x60
 80014fa:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 80014fc:	4b51      	ldr	r3, [pc, #324]	; (8001644 <fnSingleMotionAction+0x26c>)
 80014fe:	2200      	movs	r2, #0
 8001500:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x00;
 8001502:	4b50      	ldr	r3, [pc, #320]	; (8001644 <fnSingleMotionAction+0x26c>)
 8001504:	2200      	movs	r2, #0
 8001506:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8001508:	4b4e      	ldr	r3, [pc, #312]	; (8001644 <fnSingleMotionAction+0x26c>)
 800150a:	2200      	movs	r2, #0
 800150c:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 800150e:	4b4d      	ldr	r3, [pc, #308]	; (8001644 <fnSingleMotionAction+0x26c>)
 8001510:	2200      	movs	r2, #0
 8001512:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8001514:	4b4b      	ldr	r3, [pc, #300]	; (8001644 <fnSingleMotionAction+0x26c>)
 8001516:	2200      	movs	r2, #0
 8001518:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 800151a:	4b4b      	ldr	r3, [pc, #300]	; (8001648 <fnSingleMotionAction+0x270>)
 800151c:	4a49      	ldr	r2, [pc, #292]	; (8001644 <fnSingleMotionAction+0x26c>)
 800151e:	4948      	ldr	r1, [pc, #288]	; (8001640 <fnSingleMotionAction+0x268>)
 8001520:	484a      	ldr	r0, [pc, #296]	; (800164c <fnSingleMotionAction+0x274>)
 8001522:	f001 fd57 	bl	8002fd4 <HAL_CAN_AddTxMessage>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d004      	beq.n	8001536 <fnSingleMotionAction+0x15e>
			fnLEDsErrorState();
 800152c:	f7ff f9ce 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8001530:	f000 fdb4 	bl	800209c <Error_Handler>
		}
		else if (RxData[5] & 0b10000) {
			iSingleMachineStatus = 30;
		}
		break;
 8001534:	e07c      	b.n	8001630 <fnSingleMotionAction+0x258>
		else if (RxData[5] & 0b10000) {
 8001536:	4b4a      	ldr	r3, [pc, #296]	; (8001660 <fnSingleMotionAction+0x288>)
 8001538:	795b      	ldrb	r3, [r3, #5]
 800153a:	f003 0310 	and.w	r3, r3, #16
 800153e:	2b00      	cmp	r3, #0
 8001540:	d076      	beq.n	8001630 <fnSingleMotionAction+0x258>
			iSingleMachineStatus = 30;
 8001542:	4b3e      	ldr	r3, [pc, #248]	; (800163c <fnSingleMotionAction+0x264>)
 8001544:	221e      	movs	r2, #30
 8001546:	701a      	strb	r2, [r3, #0]
		break;
 8001548:	e072      	b.n	8001630 <fnSingleMotionAction+0x258>

	case 30:
		//STOP SUPPLY
		TxHeader.StdId = 0x60A;
 800154a:	4b3d      	ldr	r3, [pc, #244]	; (8001640 <fnSingleMotionAction+0x268>)
 800154c:	f240 620a 	movw	r2, #1546	; 0x60a
 8001550:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8001552:	4b3b      	ldr	r3, [pc, #236]	; (8001640 <fnSingleMotionAction+0x268>)
 8001554:	2208      	movs	r2, #8
 8001556:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8001558:	4b3a      	ldr	r3, [pc, #232]	; (8001644 <fnSingleMotionAction+0x26c>)
 800155a:	2222      	movs	r2, #34	; 0x22
 800155c:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 800155e:	4b39      	ldr	r3, [pc, #228]	; (8001644 <fnSingleMotionAction+0x26c>)
 8001560:	2240      	movs	r2, #64	; 0x40
 8001562:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8001564:	4b37      	ldr	r3, [pc, #220]	; (8001644 <fnSingleMotionAction+0x26c>)
 8001566:	2260      	movs	r2, #96	; 0x60
 8001568:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 800156a:	4b36      	ldr	r3, [pc, #216]	; (8001644 <fnSingleMotionAction+0x26c>)
 800156c:	2200      	movs	r2, #0
 800156e:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x0F;
 8001570:	4b34      	ldr	r3, [pc, #208]	; (8001644 <fnSingleMotionAction+0x26c>)
 8001572:	220f      	movs	r2, #15
 8001574:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8001576:	4b33      	ldr	r3, [pc, #204]	; (8001644 <fnSingleMotionAction+0x26c>)
 8001578:	2200      	movs	r2, #0
 800157a:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 800157c:	4b31      	ldr	r3, [pc, #196]	; (8001644 <fnSingleMotionAction+0x26c>)
 800157e:	2200      	movs	r2, #0
 8001580:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8001582:	4b30      	ldr	r3, [pc, #192]	; (8001644 <fnSingleMotionAction+0x26c>)
 8001584:	2200      	movs	r2, #0
 8001586:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8001588:	4b2f      	ldr	r3, [pc, #188]	; (8001648 <fnSingleMotionAction+0x270>)
 800158a:	4a2e      	ldr	r2, [pc, #184]	; (8001644 <fnSingleMotionAction+0x26c>)
 800158c:	492c      	ldr	r1, [pc, #176]	; (8001640 <fnSingleMotionAction+0x268>)
 800158e:	482f      	ldr	r0, [pc, #188]	; (800164c <fnSingleMotionAction+0x274>)
 8001590:	f001 fd20 	bl	8002fd4 <HAL_CAN_AddTxMessage>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d004      	beq.n	80015a4 <fnSingleMotionAction+0x1cc>
			fnLEDsErrorState();
 800159a:	f7ff f997 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 800159e:	f000 fd7d 	bl	800209c <Error_Handler>
		}
		else{
			iSingleMachineStatus = 35;
		}
		break;
 80015a2:	e048      	b.n	8001636 <fnSingleMotionAction+0x25e>
			iSingleMachineStatus = 35;
 80015a4:	4b25      	ldr	r3, [pc, #148]	; (800163c <fnSingleMotionAction+0x264>)
 80015a6:	2223      	movs	r2, #35	; 0x23
 80015a8:	701a      	strb	r2, [r3, #0]
		break;
 80015aa:	e044      	b.n	8001636 <fnSingleMotionAction+0x25e>

	case 35:
		//TARGET REACHED CHECK
		TxHeader.StdId = 0x60A;
 80015ac:	4b24      	ldr	r3, [pc, #144]	; (8001640 <fnSingleMotionAction+0x268>)
 80015ae:	f240 620a 	movw	r2, #1546	; 0x60a
 80015b2:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 80015b4:	4b22      	ldr	r3, [pc, #136]	; (8001640 <fnSingleMotionAction+0x268>)
 80015b6:	2208      	movs	r2, #8
 80015b8:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x40;
 80015ba:	4b22      	ldr	r3, [pc, #136]	; (8001644 <fnSingleMotionAction+0x26c>)
 80015bc:	2240      	movs	r2, #64	; 0x40
 80015be:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x41;
 80015c0:	4b20      	ldr	r3, [pc, #128]	; (8001644 <fnSingleMotionAction+0x26c>)
 80015c2:	2241      	movs	r2, #65	; 0x41
 80015c4:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 80015c6:	4b1f      	ldr	r3, [pc, #124]	; (8001644 <fnSingleMotionAction+0x26c>)
 80015c8:	2260      	movs	r2, #96	; 0x60
 80015ca:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 80015cc:	4b1d      	ldr	r3, [pc, #116]	; (8001644 <fnSingleMotionAction+0x26c>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x00;
 80015d2:	4b1c      	ldr	r3, [pc, #112]	; (8001644 <fnSingleMotionAction+0x26c>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 80015d8:	4b1a      	ldr	r3, [pc, #104]	; (8001644 <fnSingleMotionAction+0x26c>)
 80015da:	2200      	movs	r2, #0
 80015dc:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 80015de:	4b19      	ldr	r3, [pc, #100]	; (8001644 <fnSingleMotionAction+0x26c>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 80015e4:	4b17      	ldr	r3, [pc, #92]	; (8001644 <fnSingleMotionAction+0x26c>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 80015ea:	4b17      	ldr	r3, [pc, #92]	; (8001648 <fnSingleMotionAction+0x270>)
 80015ec:	4a15      	ldr	r2, [pc, #84]	; (8001644 <fnSingleMotionAction+0x26c>)
 80015ee:	4914      	ldr	r1, [pc, #80]	; (8001640 <fnSingleMotionAction+0x268>)
 80015f0:	4816      	ldr	r0, [pc, #88]	; (800164c <fnSingleMotionAction+0x274>)
 80015f2:	f001 fcef 	bl	8002fd4 <HAL_CAN_AddTxMessage>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d004      	beq.n	8001606 <fnSingleMotionAction+0x22e>
			fnLEDsErrorState();
 80015fc:	f7ff f966 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8001600:	f000 fd4c 	bl	800209c <Error_Handler>
			iSingleMachineStatus = 100;
			HAL_TIM_Base_Stop_IT(&htim7);
			//SEND INFO THAT ENGINE IS READY
			HAL_UART_Transmit(&huart3, sReadyState, iLengthOut, 100);
		}
		break;
 8001604:	e016      	b.n	8001634 <fnSingleMotionAction+0x25c>
		else if (RxData[5] & 0b00100) {
 8001606:	4b16      	ldr	r3, [pc, #88]	; (8001660 <fnSingleMotionAction+0x288>)
 8001608:	795b      	ldrb	r3, [r3, #5]
 800160a:	f003 0304 	and.w	r3, r3, #4
 800160e:	2b00      	cmp	r3, #0
 8001610:	d010      	beq.n	8001634 <fnSingleMotionAction+0x25c>
			iSingleMachineStatus = 100;
 8001612:	4b0a      	ldr	r3, [pc, #40]	; (800163c <fnSingleMotionAction+0x264>)
 8001614:	2264      	movs	r2, #100	; 0x64
 8001616:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim7);
 8001618:	4812      	ldr	r0, [pc, #72]	; (8001664 <fnSingleMotionAction+0x28c>)
 800161a:	f004 f82f 	bl	800567c <HAL_TIM_Base_Stop_IT>
			HAL_UART_Transmit(&huart3, sReadyState, iLengthOut, 100);
 800161e:	4b0c      	ldr	r3, [pc, #48]	; (8001650 <fnSingleMotionAction+0x278>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	b29a      	uxth	r2, r3
 8001624:	2364      	movs	r3, #100	; 0x64
 8001626:	4910      	ldr	r1, [pc, #64]	; (8001668 <fnSingleMotionAction+0x290>)
 8001628:	480b      	ldr	r0, [pc, #44]	; (8001658 <fnSingleMotionAction+0x280>)
 800162a:	f004 fc93 	bl	8005f54 <HAL_UART_Transmit>
		break;
 800162e:	e001      	b.n	8001634 <fnSingleMotionAction+0x25c>
		break;
 8001630:	bf00      	nop
 8001632:	e000      	b.n	8001636 <fnSingleMotionAction+0x25e>
		break;
 8001634:	bf00      	nop
	}
}
 8001636:	bf00      	nop
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	20000008 	.word	0x20000008
 8001640:	2000029c 	.word	0x2000029c
 8001644:	2000025c 	.word	0x2000025c
 8001648:	20000264 	.word	0x20000264
 800164c:	20000228 	.word	0x20000228
 8001650:	20000000 	.word	0x20000000
 8001654:	0800a8dc 	.word	0x0800a8dc
 8001658:	200004a8 	.word	0x200004a8
 800165c:	20000254 	.word	0x20000254
 8001660:	20000268 	.word	0x20000268
 8001664:	2000045c 	.word	0x2000045c
 8001668:	0800a8e4 	.word	0x0800a8e4

0800166c <fnSerialMotionAction>:

void fnSerialMotionAction(){
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0


	switch (iSerialMachineStatus){
 8001670:	4bb3      	ldr	r3, [pc, #716]	; (8001940 <fnSerialMotionAction+0x2d4>)
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	3b0a      	subs	r3, #10
 8001676:	2b1e      	cmp	r3, #30
 8001678:	f200 8160 	bhi.w	800193c <fnSerialMotionAction+0x2d0>
 800167c:	a201      	add	r2, pc, #4	; (adr r2, 8001684 <fnSerialMotionAction+0x18>)
 800167e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001682:	bf00      	nop
 8001684:	08001701 	.word	0x08001701
 8001688:	0800193d 	.word	0x0800193d
 800168c:	0800193d 	.word	0x0800193d
 8001690:	0800193d 	.word	0x0800193d
 8001694:	0800193d 	.word	0x0800193d
 8001698:	0800193d 	.word	0x0800193d
 800169c:	0800193d 	.word	0x0800193d
 80016a0:	0800193d 	.word	0x0800193d
 80016a4:	0800193d 	.word	0x0800193d
 80016a8:	0800193d 	.word	0x0800193d
 80016ac:	08001773 	.word	0x08001773
 80016b0:	0800193d 	.word	0x0800193d
 80016b4:	0800193d 	.word	0x0800193d
 80016b8:	0800193d 	.word	0x0800193d
 80016bc:	0800193d 	.word	0x0800193d
 80016c0:	08001785 	.word	0x08001785
 80016c4:	0800193d 	.word	0x0800193d
 80016c8:	0800193d 	.word	0x0800193d
 80016cc:	0800193d 	.word	0x0800193d
 80016d0:	0800193d 	.word	0x0800193d
 80016d4:	080017f5 	.word	0x080017f5
 80016d8:	0800193d 	.word	0x0800193d
 80016dc:	0800193d 	.word	0x0800193d
 80016e0:	0800193d 	.word	0x0800193d
 80016e4:	0800193d 	.word	0x0800193d
 80016e8:	08001857 	.word	0x08001857
 80016ec:	0800193d 	.word	0x0800193d
 80016f0:	0800193d 	.word	0x0800193d
 80016f4:	0800193d 	.word	0x0800193d
 80016f8:	0800193d 	.word	0x0800193d
 80016fc:	080018d1 	.word	0x080018d1
	case 10:
		//START SUPPLY
		TxHeader.StdId = 0x60A;
 8001700:	4b90      	ldr	r3, [pc, #576]	; (8001944 <fnSerialMotionAction+0x2d8>)
 8001702:	f240 620a 	movw	r2, #1546	; 0x60a
 8001706:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8001708:	4b8e      	ldr	r3, [pc, #568]	; (8001944 <fnSerialMotionAction+0x2d8>)
 800170a:	2208      	movs	r2, #8
 800170c:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 800170e:	4b8e      	ldr	r3, [pc, #568]	; (8001948 <fnSerialMotionAction+0x2dc>)
 8001710:	2222      	movs	r2, #34	; 0x22
 8001712:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 8001714:	4b8c      	ldr	r3, [pc, #560]	; (8001948 <fnSerialMotionAction+0x2dc>)
 8001716:	2240      	movs	r2, #64	; 0x40
 8001718:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 800171a:	4b8b      	ldr	r3, [pc, #556]	; (8001948 <fnSerialMotionAction+0x2dc>)
 800171c:	2260      	movs	r2, #96	; 0x60
 800171e:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8001720:	4b89      	ldr	r3, [pc, #548]	; (8001948 <fnSerialMotionAction+0x2dc>)
 8001722:	2200      	movs	r2, #0
 8001724:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x1F;
 8001726:	4b88      	ldr	r3, [pc, #544]	; (8001948 <fnSerialMotionAction+0x2dc>)
 8001728:	221f      	movs	r2, #31
 800172a:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 800172c:	4b86      	ldr	r3, [pc, #536]	; (8001948 <fnSerialMotionAction+0x2dc>)
 800172e:	2200      	movs	r2, #0
 8001730:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8001732:	4b85      	ldr	r3, [pc, #532]	; (8001948 <fnSerialMotionAction+0x2dc>)
 8001734:	2200      	movs	r2, #0
 8001736:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8001738:	4b83      	ldr	r3, [pc, #524]	; (8001948 <fnSerialMotionAction+0x2dc>)
 800173a:	2200      	movs	r2, #0
 800173c:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 800173e:	4b83      	ldr	r3, [pc, #524]	; (800194c <fnSerialMotionAction+0x2e0>)
 8001740:	4a81      	ldr	r2, [pc, #516]	; (8001948 <fnSerialMotionAction+0x2dc>)
 8001742:	4980      	ldr	r1, [pc, #512]	; (8001944 <fnSerialMotionAction+0x2d8>)
 8001744:	4882      	ldr	r0, [pc, #520]	; (8001950 <fnSerialMotionAction+0x2e4>)
 8001746:	f001 fc45 	bl	8002fd4 <HAL_CAN_AddTxMessage>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d004      	beq.n	800175a <fnSerialMotionAction+0xee>
			fnLEDsErrorState();
 8001750:	f7ff f8bc 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8001754:	f000 fca2 	bl	800209c <Error_Handler>
		else{
			iSerialMachineStatus = 20;
			//SEND INFO THAT ENGINE IS WORKING
			HAL_UART_Transmit(&huart3, sWorkState, iLengthOut, 100);
		}
		break;
 8001758:	e0f0      	b.n	800193c <fnSerialMotionAction+0x2d0>
			iSerialMachineStatus = 20;
 800175a:	4b79      	ldr	r3, [pc, #484]	; (8001940 <fnSerialMotionAction+0x2d4>)
 800175c:	2214      	movs	r2, #20
 800175e:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, sWorkState, iLengthOut, 100);
 8001760:	4b7c      	ldr	r3, [pc, #496]	; (8001954 <fnSerialMotionAction+0x2e8>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	b29a      	uxth	r2, r3
 8001766:	2364      	movs	r3, #100	; 0x64
 8001768:	497b      	ldr	r1, [pc, #492]	; (8001958 <fnSerialMotionAction+0x2ec>)
 800176a:	487c      	ldr	r0, [pc, #496]	; (800195c <fnSerialMotionAction+0x2f0>)
 800176c:	f004 fbf2 	bl	8005f54 <HAL_UART_Transmit>
		break;
 8001770:	e0e4      	b.n	800193c <fnSerialMotionAction+0x2d0>

	case 20:
		//MOVE
		fnMoveAbsolute(iPosition);
 8001772:	4b7b      	ldr	r3, [pc, #492]	; (8001960 <fnSerialMotionAction+0x2f4>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4618      	mov	r0, r3
 8001778:	f7ff fd7c 	bl	8001274 <fnMoveAbsolute>
		iSerialMachineStatus = 25;
 800177c:	4b70      	ldr	r3, [pc, #448]	; (8001940 <fnSerialMotionAction+0x2d4>)
 800177e:	2219      	movs	r2, #25
 8001780:	701a      	strb	r2, [r3, #0]
		break;
 8001782:	e0db      	b.n	800193c <fnSerialMotionAction+0x2d0>

	case 25:
		//SET POINT ACK CHECK
		TxHeader.StdId = 0x60A;
 8001784:	4b6f      	ldr	r3, [pc, #444]	; (8001944 <fnSerialMotionAction+0x2d8>)
 8001786:	f240 620a 	movw	r2, #1546	; 0x60a
 800178a:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 800178c:	4b6d      	ldr	r3, [pc, #436]	; (8001944 <fnSerialMotionAction+0x2d8>)
 800178e:	2208      	movs	r2, #8
 8001790:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x40;
 8001792:	4b6d      	ldr	r3, [pc, #436]	; (8001948 <fnSerialMotionAction+0x2dc>)
 8001794:	2240      	movs	r2, #64	; 0x40
 8001796:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x41;
 8001798:	4b6b      	ldr	r3, [pc, #428]	; (8001948 <fnSerialMotionAction+0x2dc>)
 800179a:	2241      	movs	r2, #65	; 0x41
 800179c:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 800179e:	4b6a      	ldr	r3, [pc, #424]	; (8001948 <fnSerialMotionAction+0x2dc>)
 80017a0:	2260      	movs	r2, #96	; 0x60
 80017a2:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 80017a4:	4b68      	ldr	r3, [pc, #416]	; (8001948 <fnSerialMotionAction+0x2dc>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x00;
 80017aa:	4b67      	ldr	r3, [pc, #412]	; (8001948 <fnSerialMotionAction+0x2dc>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 80017b0:	4b65      	ldr	r3, [pc, #404]	; (8001948 <fnSerialMotionAction+0x2dc>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 80017b6:	4b64      	ldr	r3, [pc, #400]	; (8001948 <fnSerialMotionAction+0x2dc>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 80017bc:	4b62      	ldr	r3, [pc, #392]	; (8001948 <fnSerialMotionAction+0x2dc>)
 80017be:	2200      	movs	r2, #0
 80017c0:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 80017c2:	4b62      	ldr	r3, [pc, #392]	; (800194c <fnSerialMotionAction+0x2e0>)
 80017c4:	4a60      	ldr	r2, [pc, #384]	; (8001948 <fnSerialMotionAction+0x2dc>)
 80017c6:	495f      	ldr	r1, [pc, #380]	; (8001944 <fnSerialMotionAction+0x2d8>)
 80017c8:	4861      	ldr	r0, [pc, #388]	; (8001950 <fnSerialMotionAction+0x2e4>)
 80017ca:	f001 fc03 	bl	8002fd4 <HAL_CAN_AddTxMessage>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d004      	beq.n	80017de <fnSerialMotionAction+0x172>
			fnLEDsErrorState();
 80017d4:	f7ff f87a 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 80017d8:	f000 fc60 	bl	800209c <Error_Handler>
		}
		else if (RxData[5] & 0b10000) {
			iSerialMachineStatus = 30;
		}
		break;
 80017dc:	e0ab      	b.n	8001936 <fnSerialMotionAction+0x2ca>
		else if (RxData[5] & 0b10000) {
 80017de:	4b61      	ldr	r3, [pc, #388]	; (8001964 <fnSerialMotionAction+0x2f8>)
 80017e0:	795b      	ldrb	r3, [r3, #5]
 80017e2:	f003 0310 	and.w	r3, r3, #16
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	f000 80a5 	beq.w	8001936 <fnSerialMotionAction+0x2ca>
			iSerialMachineStatus = 30;
 80017ec:	4b54      	ldr	r3, [pc, #336]	; (8001940 <fnSerialMotionAction+0x2d4>)
 80017ee:	221e      	movs	r2, #30
 80017f0:	701a      	strb	r2, [r3, #0]
		break;
 80017f2:	e0a0      	b.n	8001936 <fnSerialMotionAction+0x2ca>

	case 30:
		//STOP SUPPLY
		TxHeader.StdId = 0x60A;
 80017f4:	4b53      	ldr	r3, [pc, #332]	; (8001944 <fnSerialMotionAction+0x2d8>)
 80017f6:	f240 620a 	movw	r2, #1546	; 0x60a
 80017fa:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 80017fc:	4b51      	ldr	r3, [pc, #324]	; (8001944 <fnSerialMotionAction+0x2d8>)
 80017fe:	2208      	movs	r2, #8
 8001800:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8001802:	4b51      	ldr	r3, [pc, #324]	; (8001948 <fnSerialMotionAction+0x2dc>)
 8001804:	2222      	movs	r2, #34	; 0x22
 8001806:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 8001808:	4b4f      	ldr	r3, [pc, #316]	; (8001948 <fnSerialMotionAction+0x2dc>)
 800180a:	2240      	movs	r2, #64	; 0x40
 800180c:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 800180e:	4b4e      	ldr	r3, [pc, #312]	; (8001948 <fnSerialMotionAction+0x2dc>)
 8001810:	2260      	movs	r2, #96	; 0x60
 8001812:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8001814:	4b4c      	ldr	r3, [pc, #304]	; (8001948 <fnSerialMotionAction+0x2dc>)
 8001816:	2200      	movs	r2, #0
 8001818:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x0F;
 800181a:	4b4b      	ldr	r3, [pc, #300]	; (8001948 <fnSerialMotionAction+0x2dc>)
 800181c:	220f      	movs	r2, #15
 800181e:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8001820:	4b49      	ldr	r3, [pc, #292]	; (8001948 <fnSerialMotionAction+0x2dc>)
 8001822:	2200      	movs	r2, #0
 8001824:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8001826:	4b48      	ldr	r3, [pc, #288]	; (8001948 <fnSerialMotionAction+0x2dc>)
 8001828:	2200      	movs	r2, #0
 800182a:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 800182c:	4b46      	ldr	r3, [pc, #280]	; (8001948 <fnSerialMotionAction+0x2dc>)
 800182e:	2200      	movs	r2, #0
 8001830:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8001832:	4b46      	ldr	r3, [pc, #280]	; (800194c <fnSerialMotionAction+0x2e0>)
 8001834:	4a44      	ldr	r2, [pc, #272]	; (8001948 <fnSerialMotionAction+0x2dc>)
 8001836:	4943      	ldr	r1, [pc, #268]	; (8001944 <fnSerialMotionAction+0x2d8>)
 8001838:	4845      	ldr	r0, [pc, #276]	; (8001950 <fnSerialMotionAction+0x2e4>)
 800183a:	f001 fbcb 	bl	8002fd4 <HAL_CAN_AddTxMessage>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d004      	beq.n	800184e <fnSerialMotionAction+0x1e2>
			fnLEDsErrorState();
 8001844:	f7ff f842 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8001848:	f000 fc28 	bl	800209c <Error_Handler>
		}
		else{
			iSerialMachineStatus = 35;
		}
		break;
 800184c:	e076      	b.n	800193c <fnSerialMotionAction+0x2d0>
			iSerialMachineStatus = 35;
 800184e:	4b3c      	ldr	r3, [pc, #240]	; (8001940 <fnSerialMotionAction+0x2d4>)
 8001850:	2223      	movs	r2, #35	; 0x23
 8001852:	701a      	strb	r2, [r3, #0]
		break;
 8001854:	e072      	b.n	800193c <fnSerialMotionAction+0x2d0>

	case 35:
		//TARGET REACHED CHECK
		TxHeader.StdId = 0x60A;
 8001856:	4b3b      	ldr	r3, [pc, #236]	; (8001944 <fnSerialMotionAction+0x2d8>)
 8001858:	f240 620a 	movw	r2, #1546	; 0x60a
 800185c:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 800185e:	4b39      	ldr	r3, [pc, #228]	; (8001944 <fnSerialMotionAction+0x2d8>)
 8001860:	2208      	movs	r2, #8
 8001862:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x40;
 8001864:	4b38      	ldr	r3, [pc, #224]	; (8001948 <fnSerialMotionAction+0x2dc>)
 8001866:	2240      	movs	r2, #64	; 0x40
 8001868:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x41;
 800186a:	4b37      	ldr	r3, [pc, #220]	; (8001948 <fnSerialMotionAction+0x2dc>)
 800186c:	2241      	movs	r2, #65	; 0x41
 800186e:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8001870:	4b35      	ldr	r3, [pc, #212]	; (8001948 <fnSerialMotionAction+0x2dc>)
 8001872:	2260      	movs	r2, #96	; 0x60
 8001874:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8001876:	4b34      	ldr	r3, [pc, #208]	; (8001948 <fnSerialMotionAction+0x2dc>)
 8001878:	2200      	movs	r2, #0
 800187a:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x00;
 800187c:	4b32      	ldr	r3, [pc, #200]	; (8001948 <fnSerialMotionAction+0x2dc>)
 800187e:	2200      	movs	r2, #0
 8001880:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8001882:	4b31      	ldr	r3, [pc, #196]	; (8001948 <fnSerialMotionAction+0x2dc>)
 8001884:	2200      	movs	r2, #0
 8001886:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8001888:	4b2f      	ldr	r3, [pc, #188]	; (8001948 <fnSerialMotionAction+0x2dc>)
 800188a:	2200      	movs	r2, #0
 800188c:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 800188e:	4b2e      	ldr	r3, [pc, #184]	; (8001948 <fnSerialMotionAction+0x2dc>)
 8001890:	2200      	movs	r2, #0
 8001892:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8001894:	4b2d      	ldr	r3, [pc, #180]	; (800194c <fnSerialMotionAction+0x2e0>)
 8001896:	4a2c      	ldr	r2, [pc, #176]	; (8001948 <fnSerialMotionAction+0x2dc>)
 8001898:	492a      	ldr	r1, [pc, #168]	; (8001944 <fnSerialMotionAction+0x2d8>)
 800189a:	482d      	ldr	r0, [pc, #180]	; (8001950 <fnSerialMotionAction+0x2e4>)
 800189c:	f001 fb9a 	bl	8002fd4 <HAL_CAN_AddTxMessage>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d004      	beq.n	80018b0 <fnSerialMotionAction+0x244>
			fnLEDsErrorState();
 80018a6:	f7ff f811 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 80018aa:	f000 fbf7 	bl	800209c <Error_Handler>
		}
		else if (RxData[5] & 0b00100) {
			iSerialCounter++;
			iSerialMachineStatus = 40;
		}
		break;
 80018ae:	e044      	b.n	800193a <fnSerialMotionAction+0x2ce>
		else if (RxData[5] & 0b00100) {
 80018b0:	4b2c      	ldr	r3, [pc, #176]	; (8001964 <fnSerialMotionAction+0x2f8>)
 80018b2:	795b      	ldrb	r3, [r3, #5]
 80018b4:	f003 0304 	and.w	r3, r3, #4
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d03e      	beq.n	800193a <fnSerialMotionAction+0x2ce>
			iSerialCounter++;
 80018bc:	4b2a      	ldr	r3, [pc, #168]	; (8001968 <fnSerialMotionAction+0x2fc>)
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	3301      	adds	r3, #1
 80018c2:	b2da      	uxtb	r2, r3
 80018c4:	4b28      	ldr	r3, [pc, #160]	; (8001968 <fnSerialMotionAction+0x2fc>)
 80018c6:	701a      	strb	r2, [r3, #0]
			iSerialMachineStatus = 40;
 80018c8:	4b1d      	ldr	r3, [pc, #116]	; (8001940 <fnSerialMotionAction+0x2d4>)
 80018ca:	2228      	movs	r2, #40	; 0x28
 80018cc:	701a      	strb	r2, [r3, #0]
		break;
 80018ce:	e034      	b.n	800193a <fnSerialMotionAction+0x2ce>

	case 40:
		//REPETITION COUNTER CHECK
		if (iSerialCounter / 2 == iSerialReps) {
 80018d0:	4b25      	ldr	r3, [pc, #148]	; (8001968 <fnSerialMotionAction+0x2fc>)
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	085b      	lsrs	r3, r3, #1
 80018d6:	b2da      	uxtb	r2, r3
 80018d8:	4b24      	ldr	r3, [pc, #144]	; (800196c <fnSerialMotionAction+0x300>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	429a      	cmp	r2, r3
 80018de:	d114      	bne.n	800190a <fnSerialMotionAction+0x29e>
			iSerialMachineStatus = 100;
 80018e0:	4b17      	ldr	r3, [pc, #92]	; (8001940 <fnSerialMotionAction+0x2d4>)
 80018e2:	2264      	movs	r2, #100	; 0x64
 80018e4:	701a      	strb	r2, [r3, #0]
			iSerialRange = 0;
 80018e6:	4b22      	ldr	r3, [pc, #136]	; (8001970 <fnSerialMotionAction+0x304>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]
			iSerialReps = 0;
 80018ec:	4b1f      	ldr	r3, [pc, #124]	; (800196c <fnSerialMotionAction+0x300>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop(&htim10);
 80018f2:	4820      	ldr	r0, [pc, #128]	; (8001974 <fnSerialMotionAction+0x308>)
 80018f4:	f003 fe23 	bl	800553e <HAL_TIM_Base_Stop>
			//SEND INFO THAT ENGINE IS READY
			HAL_UART_Transmit(&huart3, sReadyState, iLengthOut, 100);
 80018f8:	4b16      	ldr	r3, [pc, #88]	; (8001954 <fnSerialMotionAction+0x2e8>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	b29a      	uxth	r2, r3
 80018fe:	2364      	movs	r3, #100	; 0x64
 8001900:	491d      	ldr	r1, [pc, #116]	; (8001978 <fnSerialMotionAction+0x30c>)
 8001902:	4816      	ldr	r0, [pc, #88]	; (800195c <fnSerialMotionAction+0x2f0>)
 8001904:	f004 fb26 	bl	8005f54 <HAL_UART_Transmit>
		}
		else {
			iPosition = 0;
			iSerialMachineStatus = 10;
		}
		break;
 8001908:	e018      	b.n	800193c <fnSerialMotionAction+0x2d0>
		else if (iSerialCounter % 2 == 0) {
 800190a:	4b17      	ldr	r3, [pc, #92]	; (8001968 <fnSerialMotionAction+0x2fc>)
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	f003 0301 	and.w	r3, r3, #1
 8001912:	b2db      	uxtb	r3, r3
 8001914:	2b00      	cmp	r3, #0
 8001916:	d107      	bne.n	8001928 <fnSerialMotionAction+0x2bc>
			iPosition = iSerialRange;
 8001918:	4b15      	ldr	r3, [pc, #84]	; (8001970 <fnSerialMotionAction+0x304>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a10      	ldr	r2, [pc, #64]	; (8001960 <fnSerialMotionAction+0x2f4>)
 800191e:	6013      	str	r3, [r2, #0]
			iSerialMachineStatus = 10;
 8001920:	4b07      	ldr	r3, [pc, #28]	; (8001940 <fnSerialMotionAction+0x2d4>)
 8001922:	220a      	movs	r2, #10
 8001924:	701a      	strb	r2, [r3, #0]
		break;
 8001926:	e009      	b.n	800193c <fnSerialMotionAction+0x2d0>
			iPosition = 0;
 8001928:	4b0d      	ldr	r3, [pc, #52]	; (8001960 <fnSerialMotionAction+0x2f4>)
 800192a:	2200      	movs	r2, #0
 800192c:	601a      	str	r2, [r3, #0]
			iSerialMachineStatus = 10;
 800192e:	4b04      	ldr	r3, [pc, #16]	; (8001940 <fnSerialMotionAction+0x2d4>)
 8001930:	220a      	movs	r2, #10
 8001932:	701a      	strb	r2, [r3, #0]
		break;
 8001934:	e002      	b.n	800193c <fnSerialMotionAction+0x2d0>
		break;
 8001936:	bf00      	nop
 8001938:	e000      	b.n	800193c <fnSerialMotionAction+0x2d0>
		break;
 800193a:	bf00      	nop
	}
}
 800193c:	bf00      	nop
 800193e:	bd80      	pop	{r7, pc}
 8001940:	20000009 	.word	0x20000009
 8001944:	2000029c 	.word	0x2000029c
 8001948:	2000025c 	.word	0x2000025c
 800194c:	20000264 	.word	0x20000264
 8001950:	20000228 	.word	0x20000228
 8001954:	20000000 	.word	0x20000000
 8001958:	0800a8dc 	.word	0x0800a8dc
 800195c:	200004a8 	.word	0x200004a8
 8001960:	20000254 	.word	0x20000254
 8001964:	20000268 	.word	0x20000268
 8001968:	20000010 	.word	0x20000010
 800196c:	20000018 	.word	0x20000018
 8001970:	20000014 	.word	0x20000014
 8001974:	200002e0 	.word	0x200002e0
 8001978:	0800a8e4 	.word	0x0800a8e4

0800197c <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
	if(htim -> Instance == TIM6){
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a3f      	ldr	r2, [pc, #252]	; (8001a88 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d112      	bne.n	80019b4 <HAL_TIM_PeriodElapsedCallback+0x38>
		if (iHomingStatus != 1) {
 800198e:	4b3f      	ldr	r3, [pc, #252]	; (8001a8c <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	2b01      	cmp	r3, #1
 8001994:	d006      	beq.n	80019a4 <HAL_TIM_PeriodElapsedCallback+0x28>
			fnInit();
 8001996:	f7fe ffaf 	bl	80008f8 <fnInit>
			HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 800199a:	2101      	movs	r1, #1
 800199c:	483c      	ldr	r0, [pc, #240]	; (8001a90 <HAL_TIM_PeriodElapsedCallback+0x114>)
 800199e:	f002 fac4 	bl	8003f2a <HAL_GPIO_TogglePin>
	else if(htim -> Instance == TIM14){
		fnReset();
	}


}
 80019a2:	e06d      	b.n	8001a80 <HAL_TIM_PeriodElapsedCallback+0x104>
			HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 80019a4:	2201      	movs	r2, #1
 80019a6:	2101      	movs	r1, #1
 80019a8:	4839      	ldr	r0, [pc, #228]	; (8001a90 <HAL_TIM_PeriodElapsedCallback+0x114>)
 80019aa:	f002 faa5 	bl	8003ef8 <HAL_GPIO_WritePin>
			fnEncReadCount();
 80019ae:	f7ff fc17 	bl	80011e0 <fnEncReadCount>
}
 80019b2:	e065      	b.n	8001a80 <HAL_TIM_PeriodElapsedCallback+0x104>
	else if(htim -> Instance == TIM7){
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a36      	ldr	r2, [pc, #216]	; (8001a94 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d106      	bne.n	80019cc <HAL_TIM_PeriodElapsedCallback+0x50>
		fnSingleMotionAction();
 80019be:	f7ff fd0b 	bl	80013d8 <fnSingleMotionAction>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80019c2:	2180      	movs	r1, #128	; 0x80
 80019c4:	4832      	ldr	r0, [pc, #200]	; (8001a90 <HAL_TIM_PeriodElapsedCallback+0x114>)
 80019c6:	f002 fab0 	bl	8003f2a <HAL_GPIO_TogglePin>
}
 80019ca:	e059      	b.n	8001a80 <HAL_TIM_PeriodElapsedCallback+0x104>
	else if(htim -> Instance == TIM10){
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a31      	ldr	r2, [pc, #196]	; (8001a98 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d106      	bne.n	80019e4 <HAL_TIM_PeriodElapsedCallback+0x68>
		fnSerialMotionAction();
 80019d6:	f7ff fe49 	bl	800166c <fnSerialMotionAction>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80019da:	2180      	movs	r1, #128	; 0x80
 80019dc:	482c      	ldr	r0, [pc, #176]	; (8001a90 <HAL_TIM_PeriodElapsedCallback+0x114>)
 80019de:	f002 faa4 	bl	8003f2a <HAL_GPIO_TogglePin>
}
 80019e2:	e04d      	b.n	8001a80 <HAL_TIM_PeriodElapsedCallback+0x104>
	else if(htim -> Instance == TIM11){
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a2c      	ldr	r2, [pc, #176]	; (8001a9c <HAL_TIM_PeriodElapsedCallback+0x120>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d141      	bne.n	8001a72 <HAL_TIM_PeriodElapsedCallback+0xf6>
		if (iMode == 0 && iSingleMachineStatus != 100) {
 80019ee:	4b2c      	ldr	r3, [pc, #176]	; (8001aa0 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d11b      	bne.n	8001a30 <HAL_TIM_PeriodElapsedCallback+0xb4>
 80019f8:	4b2a      	ldr	r3, [pc, #168]	; (8001aa4 <HAL_TIM_PeriodElapsedCallback+0x128>)
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	2b64      	cmp	r3, #100	; 0x64
 80019fe:	d017      	beq.n	8001a30 <HAL_TIM_PeriodElapsedCallback+0xb4>
			length = sprintf(data_msg, "e%.3f \r\n", fEncAngle);
 8001a00:	4b29      	ldr	r3, [pc, #164]	; (8001aa8 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8001a02:	edd3 7a00 	vldr	s15, [r3]
 8001a06:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001a0a:	ec53 2b17 	vmov	r2, r3, d7
 8001a0e:	4927      	ldr	r1, [pc, #156]	; (8001aac <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001a10:	4827      	ldr	r0, [pc, #156]	; (8001ab0 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8001a12:	f006 fccf 	bl	80083b4 <siprintf>
 8001a16:	4603      	mov	r3, r0
 8001a18:	4a26      	ldr	r2, [pc, #152]	; (8001ab4 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8001a1a:	6013      	str	r3, [r2, #0]
			HAL_UART_Transmit(&huart3, data_msg, length, 0xffff);
 8001a1c:	4b25      	ldr	r3, [pc, #148]	; (8001ab4 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	b29a      	uxth	r2, r3
 8001a22:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a26:	4922      	ldr	r1, [pc, #136]	; (8001ab0 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8001a28:	4823      	ldr	r0, [pc, #140]	; (8001ab8 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8001a2a:	f004 fa93 	bl	8005f54 <HAL_UART_Transmit>
}
 8001a2e:	e027      	b.n	8001a80 <HAL_TIM_PeriodElapsedCallback+0x104>
		else if (iMode == 1 && iSerialMachineStatus != 100) {
 8001a30:	4b1b      	ldr	r3, [pc, #108]	; (8001aa0 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	2b01      	cmp	r3, #1
 8001a38:	d122      	bne.n	8001a80 <HAL_TIM_PeriodElapsedCallback+0x104>
 8001a3a:	4b20      	ldr	r3, [pc, #128]	; (8001abc <HAL_TIM_PeriodElapsedCallback+0x140>)
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	2b64      	cmp	r3, #100	; 0x64
 8001a40:	d01e      	beq.n	8001a80 <HAL_TIM_PeriodElapsedCallback+0x104>
			length = sprintf(data_msg, "e%.3f \r\n", fEncAngle);
 8001a42:	4b19      	ldr	r3, [pc, #100]	; (8001aa8 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8001a44:	edd3 7a00 	vldr	s15, [r3]
 8001a48:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001a4c:	ec53 2b17 	vmov	r2, r3, d7
 8001a50:	4916      	ldr	r1, [pc, #88]	; (8001aac <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001a52:	4817      	ldr	r0, [pc, #92]	; (8001ab0 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8001a54:	f006 fcae 	bl	80083b4 <siprintf>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	4a16      	ldr	r2, [pc, #88]	; (8001ab4 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8001a5c:	6013      	str	r3, [r2, #0]
			HAL_UART_Transmit(&huart3, data_msg, length, 0xffff);
 8001a5e:	4b15      	ldr	r3, [pc, #84]	; (8001ab4 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	b29a      	uxth	r2, r3
 8001a64:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a68:	4911      	ldr	r1, [pc, #68]	; (8001ab0 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8001a6a:	4813      	ldr	r0, [pc, #76]	; (8001ab8 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8001a6c:	f004 fa72 	bl	8005f54 <HAL_UART_Transmit>
}
 8001a70:	e006      	b.n	8001a80 <HAL_TIM_PeriodElapsedCallback+0x104>
	else if(htim -> Instance == TIM14){
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a12      	ldr	r2, [pc, #72]	; (8001ac0 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d101      	bne.n	8001a80 <HAL_TIM_PeriodElapsedCallback+0x104>
		fnReset();
 8001a7c:	f7ff fa7e 	bl	8000f7c <fnReset>
}
 8001a80:	bf00      	nop
 8001a82:	3708      	adds	r7, #8
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	40001000 	.word	0x40001000
 8001a8c:	20000007 	.word	0x20000007
 8001a90:	40020400 	.word	0x40020400
 8001a94:	40001400 	.word	0x40001400
 8001a98:	40014400 	.word	0x40014400
 8001a9c:	40014800 	.word	0x40014800
 8001aa0:	20000004 	.word	0x20000004
 8001aa4:	20000008 	.word	0x20000008
 8001aa8:	20000218 	.word	0x20000218
 8001aac:	0800a890 	.word	0x0800a890
 8001ab0:	200002d0 	.word	0x200002d0
 8001ab4:	20000250 	.word	0x20000250
 8001ab8:	200004a8 	.word	0x200004a8
 8001abc:	20000009 	.word	0x20000009
 8001ac0:	40002000 	.word	0x40002000

08001ac4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	4603      	mov	r3, r0
 8001acc:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == USER_Btn_Pin){
 8001ace:	88fb      	ldrh	r3, [r7, #6]
 8001ad0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001ad4:	d104      	bne.n	8001ae0 <HAL_GPIO_EXTI_Callback+0x1c>
			iTempRxData2 = RxData[6];
			iTempRxData3 = RxData[7];
		}
		*/

		fnSetVelocity(iVelocity);
 8001ad6:	4b04      	ldr	r3, [pc, #16]	; (8001ae8 <HAL_GPIO_EXTI_Callback+0x24>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7ff fc38 	bl	8001350 <fnSetVelocity>
	}
}
 8001ae0:	bf00      	nop
 8001ae2:	3708      	adds	r7, #8
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	20000258 	.word	0x20000258

08001aec <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001af0:	f000 ffba 	bl	8002a68 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001af4:	f000 f874 	bl	8001be0 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001af8:	f7fe fdfa 	bl	80006f0 <MX_GPIO_Init>
	MX_USART3_UART_Init();
 8001afc:	f000 fe84 	bl	8002808 <MX_USART3_UART_Init>
	MX_USB_OTG_FS_PCD_Init();
 8001b00:	f000 fefe 	bl	8002900 <MX_USB_OTG_FS_PCD_Init>
	MX_CAN1_Init();
 8001b04:	f7fe fd70 	bl	80005e8 <MX_CAN1_Init>
	MX_TIM6_Init();
 8001b08:	f000 fca2 	bl	8002450 <MX_TIM6_Init>
	MX_TIM3_Init();
 8001b0c:	f000 fc4a 	bl	80023a4 <MX_TIM3_Init>
	MX_TIM7_Init();
 8001b10:	f000 fcd6 	bl	80024c0 <MX_TIM7_Init>
	MX_TIM10_Init();
 8001b14:	f000 fd0c 	bl	8002530 <MX_TIM10_Init>
	MX_TIM11_Init();
 8001b18:	f000 fd2e 	bl	8002578 <MX_TIM11_Init>
	MX_TIM14_Init();
 8001b1c:	f000 fd50 	bl	80025c0 <MX_TIM14_Init>
	/* USER CODE BEGIN 2 */
	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001b20:	f7fe fde6 	bl	80006f0 <MX_GPIO_Init>
	MX_USART3_UART_Init();
 8001b24:	f000 fe70 	bl	8002808 <MX_USART3_UART_Init>
	MX_USB_OTG_FS_PCD_Init();
 8001b28:	f000 feea 	bl	8002900 <MX_USB_OTG_FS_PCD_Init>
	MX_CAN1_Init();
 8001b2c:	f7fe fd5c 	bl	80005e8 <MX_CAN1_Init>
	MX_TIM6_Init();
 8001b30:	f000 fc8e 	bl	8002450 <MX_TIM6_Init>
	MX_TIM3_Init();
 8001b34:	f000 fc36 	bl	80023a4 <MX_TIM3_Init>
	MX_TIM7_Init();
 8001b38:	f000 fcc2 	bl	80024c0 <MX_TIM7_Init>
	MX_TIM10_Init();
 8001b3c:	f000 fcf8 	bl	8002530 <MX_TIM10_Init>
	MX_TIM14_Init();
 8001b40:	f000 fd3e 	bl	80025c0 <MX_TIM14_Init>
	/* USER CODE BEGIN 2 */

	// UART START
	HAL_UART_Receive_IT(&huart3, sUserMessage, 4);
 8001b44:	2204      	movs	r2, #4
 8001b46:	4921      	ldr	r1, [pc, #132]	; (8001bcc <main+0xe0>)
 8001b48:	4821      	ldr	r0, [pc, #132]	; (8001bd0 <main+0xe4>)
 8001b4a:	f004 fa96 	bl	800607a <HAL_UART_Receive_IT>

	// CAN START
	HAL_CAN_Start(&hcan1);
 8001b4e:	4821      	ldr	r0, [pc, #132]	; (8001bd4 <main+0xe8>)
 8001b50:	f001 f9fc 	bl	8002f4c <HAL_CAN_Start>

	// CAN CONFIG
	// TxHeader param config
	TxHeader.StdId = 0x000;
 8001b54:	4b20      	ldr	r3, [pc, #128]	; (8001bd8 <main+0xec>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	601a      	str	r2, [r3, #0]
	TxHeader.ExtId = 0;
 8001b5a:	4b1f      	ldr	r3, [pc, #124]	; (8001bd8 <main+0xec>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	605a      	str	r2, [r3, #4]
	TxHeader.IDE = CAN_ID_STD;
 8001b60:	4b1d      	ldr	r3, [pc, #116]	; (8001bd8 <main+0xec>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	609a      	str	r2, [r3, #8]
	TxHeader.RTR = CAN_RTR_DATA;
 8001b66:	4b1c      	ldr	r3, [pc, #112]	; (8001bd8 <main+0xec>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	60da      	str	r2, [r3, #12]
	TxHeader.DLC = 2;
 8001b6c:	4b1a      	ldr	r3, [pc, #104]	; (8001bd8 <main+0xec>)
 8001b6e:	2202      	movs	r2, #2
 8001b70:	611a      	str	r2, [r3, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 8001b72:	4b19      	ldr	r3, [pc, #100]	; (8001bd8 <main+0xec>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	751a      	strb	r2, [r3, #20]

	// CANFilter param config
	CANFilter.FilterActivation = CAN_FILTER_ENABLE;
 8001b78:	4b18      	ldr	r3, [pc, #96]	; (8001bdc <main+0xf0>)
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	621a      	str	r2, [r3, #32]
	CANFilter.FilterBank = 18;
 8001b7e:	4b17      	ldr	r3, [pc, #92]	; (8001bdc <main+0xf0>)
 8001b80:	2212      	movs	r2, #18
 8001b82:	615a      	str	r2, [r3, #20]
	CANFilter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001b84:	4b15      	ldr	r3, [pc, #84]	; (8001bdc <main+0xf0>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	611a      	str	r2, [r3, #16]
	CANFilter.FilterIdHigh = 0x58A<<5;
 8001b8a:	4b14      	ldr	r3, [pc, #80]	; (8001bdc <main+0xf0>)
 8001b8c:	f24b 1240 	movw	r2, #45376	; 0xb140
 8001b90:	601a      	str	r2, [r3, #0]
	CANFilter.FilterIdLow = 0x0000;
 8001b92:	4b12      	ldr	r3, [pc, #72]	; (8001bdc <main+0xf0>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	605a      	str	r2, [r3, #4]
	CANFilter.FilterMaskIdHigh = 0x58A<<5;
 8001b98:	4b10      	ldr	r3, [pc, #64]	; (8001bdc <main+0xf0>)
 8001b9a:	f24b 1240 	movw	r2, #45376	; 0xb140
 8001b9e:	609a      	str	r2, [r3, #8]
	CANFilter.FilterMaskIdLow = 0x0000;
 8001ba0:	4b0e      	ldr	r3, [pc, #56]	; (8001bdc <main+0xf0>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	60da      	str	r2, [r3, #12]
	CANFilter.FilterMode = CAN_FILTERMODE_IDMASK;
 8001ba6:	4b0d      	ldr	r3, [pc, #52]	; (8001bdc <main+0xf0>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	619a      	str	r2, [r3, #24]
	CANFilter.FilterScale = CAN_FILTERSCALE_32BIT;
 8001bac:	4b0b      	ldr	r3, [pc, #44]	; (8001bdc <main+0xf0>)
 8001bae:	2201      	movs	r2, #1
 8001bb0:	61da      	str	r2, [r3, #28]
	CANFilter.SlaveStartFilterBank = 20;
 8001bb2:	4b0a      	ldr	r3, [pc, #40]	; (8001bdc <main+0xf0>)
 8001bb4:	2214      	movs	r2, #20
 8001bb6:	625a      	str	r2, [r3, #36]	; 0x24

	HAL_CAN_ConfigFilter(&hcan1, &CANFilter);
 8001bb8:	4908      	ldr	r1, [pc, #32]	; (8001bdc <main+0xf0>)
 8001bba:	4806      	ldr	r0, [pc, #24]	; (8001bd4 <main+0xe8>)
 8001bbc:	f001 f8da 	bl	8002d74 <HAL_CAN_ConfigFilter>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001bc0:	2102      	movs	r1, #2
 8001bc2:	4804      	ldr	r0, [pc, #16]	; (8001bd4 <main+0xe8>)
 8001bc4:	f001 fbf3 	bl	80033ae <HAL_CAN_ActivateNotification>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8001bc8:	e7fe      	b.n	8001bc8 <main+0xdc>
 8001bca:	bf00      	nop
 8001bcc:	20000270 	.word	0x20000270
 8001bd0:	200004a8 	.word	0x200004a8
 8001bd4:	20000228 	.word	0x20000228
 8001bd8:	2000029c 	.word	0x2000029c
 8001bdc:	20000274 	.word	0x20000274

08001be0 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b0b8      	sub	sp, #224	; 0xe0
 8001be4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001be6:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001bea:	2234      	movs	r2, #52	; 0x34
 8001bec:	2100      	movs	r1, #0
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f005 ff94 	bl	8007b1c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bf4:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	605a      	str	r2, [r3, #4]
 8001bfe:	609a      	str	r2, [r3, #8]
 8001c00:	60da      	str	r2, [r3, #12]
 8001c02:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c04:	f107 0308 	add.w	r3, r7, #8
 8001c08:	2290      	movs	r2, #144	; 0x90
 8001c0a:	2100      	movs	r1, #0
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f005 ff85 	bl	8007b1c <memset>

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 8001c12:	f002 fb05 	bl	8004220 <HAL_PWR_EnableBkUpAccess>
	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001c16:	4b3c      	ldr	r3, [pc, #240]	; (8001d08 <SystemClock_Config+0x128>)
 8001c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c1a:	4a3b      	ldr	r2, [pc, #236]	; (8001d08 <SystemClock_Config+0x128>)
 8001c1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c20:	6413      	str	r3, [r2, #64]	; 0x40
 8001c22:	4b39      	ldr	r3, [pc, #228]	; (8001d08 <SystemClock_Config+0x128>)
 8001c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c2a:	607b      	str	r3, [r7, #4]
 8001c2c:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001c2e:	4b37      	ldr	r3, [pc, #220]	; (8001d0c <SystemClock_Config+0x12c>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001c36:	4a35      	ldr	r2, [pc, #212]	; (8001d0c <SystemClock_Config+0x12c>)
 8001c38:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c3c:	6013      	str	r3, [r2, #0]
 8001c3e:	4b33      	ldr	r3, [pc, #204]	; (8001d0c <SystemClock_Config+0x12c>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001c46:	603b      	str	r3, [r7, #0]
 8001c48:	683b      	ldr	r3, [r7, #0]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001c50:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001c54:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c58:	2302      	movs	r3, #2
 8001c5a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c5e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c62:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.PLL.PLLM = 4;
 8001c66:	2304      	movs	r3, #4
 8001c68:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	RCC_OscInitStruct.PLL.PLLN = 96;
 8001c6c:	2360      	movs	r3, #96	; 0x60
 8001c6e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c72:	2302      	movs	r3, #2
 8001c74:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8001c78:	2304      	movs	r3, #4
 8001c7a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	RCC_OscInitStruct.PLL.PLLR = 2;
 8001c7e:	2302      	movs	r3, #2
 8001c80:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c84:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f002 fb29 	bl	80042e0 <HAL_RCC_OscConfig>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d001      	beq.n	8001c98 <SystemClock_Config+0xb8>
	{
		Error_Handler();
 8001c94:	f000 fa02 	bl	800209c <Error_Handler>
	}
	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001c98:	f002 fad2 	bl	8004240 <HAL_PWREx_EnableOverDrive>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <SystemClock_Config+0xc6>
	{
		Error_Handler();
 8001ca2:	f000 f9fb 	bl	800209c <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ca6:	230f      	movs	r3, #15
 8001ca8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cac:	2302      	movs	r3, #2
 8001cae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001cb8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cbc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001cc6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001cca:	2103      	movs	r1, #3
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f002 fdb5 	bl	800483c <HAL_RCC_ClockConfig>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <SystemClock_Config+0xfc>
	{
		Error_Handler();
 8001cd8:	f000 f9e0 	bl	800209c <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
 8001cdc:	4b0c      	ldr	r3, [pc, #48]	; (8001d10 <SystemClock_Config+0x130>)
 8001cde:	60bb      	str	r3, [r7, #8]
	PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	657b      	str	r3, [r7, #84]	; 0x54
	PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001cea:	f107 0308 	add.w	r3, r7, #8
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f002 ffa6 	bl	8004c40 <HAL_RCCEx_PeriphCLKConfig>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <SystemClock_Config+0x11e>
	{
		Error_Handler();
 8001cfa:	f000 f9cf 	bl	800209c <Error_Handler>
	}
}
 8001cfe:	bf00      	nop
 8001d00:	37e0      	adds	r7, #224	; 0xe0
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	40023800 	.word	0x40023800
 8001d0c:	40007000 	.word	0x40007000
 8001d10:	00200100 	.word	0x00200100

08001d14 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3){
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4ab2      	ldr	r2, [pc, #712]	; (8001fec <HAL_UART_RxCpltCallback+0x2d8>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	f040 8153 	bne.w	8001fce <HAL_UART_RxCpltCallback+0x2ba>

		//INIT COMMAND
		if(strncmp(sUserMessage, sInitCommand,4) == 0){
 8001d28:	2204      	movs	r2, #4
 8001d2a:	49b1      	ldr	r1, [pc, #708]	; (8001ff0 <HAL_UART_RxCpltCallback+0x2dc>)
 8001d2c:	48b1      	ldr	r0, [pc, #708]	; (8001ff4 <HAL_UART_RxCpltCallback+0x2e0>)
 8001d2e:	f006 fb61 	bl	80083f4 <strncmp>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d109      	bne.n	8001d4c <HAL_UART_RxCpltCallback+0x38>
			iMachineStatus = 0;
 8001d38:	4baf      	ldr	r3, [pc, #700]	; (8001ff8 <HAL_UART_RxCpltCallback+0x2e4>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	701a      	strb	r2, [r3, #0]
			iHomingStatus = 0;
 8001d3e:	4baf      	ldr	r3, [pc, #700]	; (8001ffc <HAL_UART_RxCpltCallback+0x2e8>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Start_IT(&htim6);
 8001d44:	48ae      	ldr	r0, [pc, #696]	; (8002000 <HAL_UART_RxCpltCallback+0x2ec>)
 8001d46:	f003 fc21 	bl	800558c <HAL_TIM_Base_Start_IT>
 8001d4a:	e146      	b.n	8001fda <HAL_UART_RxCpltCallback+0x2c6>
		}

		//MODE SELECTION [SNGL/SERL]
		else if(strncmp(sUserMessage, sSingle_mode, 4) == 0){
 8001d4c:	2204      	movs	r2, #4
 8001d4e:	49ad      	ldr	r1, [pc, #692]	; (8002004 <HAL_UART_RxCpltCallback+0x2f0>)
 8001d50:	48a8      	ldr	r0, [pc, #672]	; (8001ff4 <HAL_UART_RxCpltCallback+0x2e0>)
 8001d52:	f006 fb4f 	bl	80083f4 <strncmp>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d107      	bne.n	8001d6c <HAL_UART_RxCpltCallback+0x58>
			iMode = 0;
 8001d5c:	4baa      	ldr	r3, [pc, #680]	; (8002008 <HAL_UART_RxCpltCallback+0x2f4>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8001d62:	2101      	movs	r1, #1
 8001d64:	48a9      	ldr	r0, [pc, #676]	; (800200c <HAL_UART_RxCpltCallback+0x2f8>)
 8001d66:	f002 f8e0 	bl	8003f2a <HAL_GPIO_TogglePin>
 8001d6a:	e136      	b.n	8001fda <HAL_UART_RxCpltCallback+0x2c6>
		}

		else if(strncmp(sUserMessage, sSerial_mode, 4) == 0){
 8001d6c:	2204      	movs	r2, #4
 8001d6e:	49a8      	ldr	r1, [pc, #672]	; (8002010 <HAL_UART_RxCpltCallback+0x2fc>)
 8001d70:	48a0      	ldr	r0, [pc, #640]	; (8001ff4 <HAL_UART_RxCpltCallback+0x2e0>)
 8001d72:	f006 fb3f 	bl	80083f4 <strncmp>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d107      	bne.n	8001d8c <HAL_UART_RxCpltCallback+0x78>
			iMode = 1;
 8001d7c:	4ba2      	ldr	r3, [pc, #648]	; (8002008 <HAL_UART_RxCpltCallback+0x2f4>)
 8001d7e:	2201      	movs	r2, #1
 8001d80:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001d82:	2180      	movs	r1, #128	; 0x80
 8001d84:	48a1      	ldr	r0, [pc, #644]	; (800200c <HAL_UART_RxCpltCallback+0x2f8>)
 8001d86:	f002 f8d0 	bl	8003f2a <HAL_GPIO_TogglePin>
 8001d8a:	e126      	b.n	8001fda <HAL_UART_RxCpltCallback+0x2c6>
		}

		//LEG SELECTION [RGHT/LEFT]
		else if(strncmp(sUserMessage, sLeft, 4) == 0){
 8001d8c:	2204      	movs	r2, #4
 8001d8e:	49a1      	ldr	r1, [pc, #644]	; (8002014 <HAL_UART_RxCpltCallback+0x300>)
 8001d90:	4898      	ldr	r0, [pc, #608]	; (8001ff4 <HAL_UART_RxCpltCallback+0x2e0>)
 8001d92:	f006 fb2f 	bl	80083f4 <strncmp>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d106      	bne.n	8001daa <HAL_UART_RxCpltCallback+0x96>
			iSelected_leg = 0;
 8001d9c:	4b9e      	ldr	r3, [pc, #632]	; (8002018 <HAL_UART_RxCpltCallback+0x304>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Start_IT(&htim11);
 8001da2:	489e      	ldr	r0, [pc, #632]	; (800201c <HAL_UART_RxCpltCallback+0x308>)
 8001da4:	f003 fbf2 	bl	800558c <HAL_TIM_Base_Start_IT>
 8001da8:	e117      	b.n	8001fda <HAL_UART_RxCpltCallback+0x2c6>
		}

		else if(strncmp(sUserMessage, sRight, 4) == 0){
 8001daa:	2204      	movs	r2, #4
 8001dac:	499c      	ldr	r1, [pc, #624]	; (8002020 <HAL_UART_RxCpltCallback+0x30c>)
 8001dae:	4891      	ldr	r0, [pc, #580]	; (8001ff4 <HAL_UART_RxCpltCallback+0x2e0>)
 8001db0:	f006 fb20 	bl	80083f4 <strncmp>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d106      	bne.n	8001dc8 <HAL_UART_RxCpltCallback+0xb4>
			iSelected_leg = 1;
 8001dba:	4b97      	ldr	r3, [pc, #604]	; (8002018 <HAL_UART_RxCpltCallback+0x304>)
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Start_IT(&htim11);
 8001dc0:	4896      	ldr	r0, [pc, #600]	; (800201c <HAL_UART_RxCpltCallback+0x308>)
 8001dc2:	f003 fbe3 	bl	800558c <HAL_TIM_Base_Start_IT>
 8001dc6:	e108      	b.n	8001fda <HAL_UART_RxCpltCallback+0x2c6>
		}

		//SINGLE POSITION [P]
		else if(sUserMessage[3] == 'P'){
 8001dc8:	4b8a      	ldr	r3, [pc, #552]	; (8001ff4 <HAL_UART_RxCpltCallback+0x2e0>)
 8001dca:	78db      	ldrb	r3, [r3, #3]
 8001dcc:	2b50      	cmp	r3, #80	; 0x50
 8001dce:	d113      	bne.n	8001df8 <HAL_UART_RxCpltCallback+0xe4>

			if(iMode == 0){
 8001dd0:	4b8d      	ldr	r3, [pc, #564]	; (8002008 <HAL_UART_RxCpltCallback+0x2f4>)
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	f040 80ff 	bne.w	8001fda <HAL_UART_RxCpltCallback+0x2c6>
				iPosition = (uint32_t)(atoi(sUserMessage));
 8001ddc:	4885      	ldr	r0, [pc, #532]	; (8001ff4 <HAL_UART_RxCpltCallback+0x2e0>)
 8001dde:	f005 fe6f 	bl	8007ac0 <atoi>
 8001de2:	4603      	mov	r3, r0
 8001de4:	461a      	mov	r2, r3
 8001de6:	4b8f      	ldr	r3, [pc, #572]	; (8002024 <HAL_UART_RxCpltCallback+0x310>)
 8001de8:	601a      	str	r2, [r3, #0]
				iSingleMachineStatus = 10;
 8001dea:	4b8f      	ldr	r3, [pc, #572]	; (8002028 <HAL_UART_RxCpltCallback+0x314>)
 8001dec:	220a      	movs	r2, #10
 8001dee:	701a      	strb	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim7);
 8001df0:	488e      	ldr	r0, [pc, #568]	; (800202c <HAL_UART_RxCpltCallback+0x318>)
 8001df2:	f003 fbcb 	bl	800558c <HAL_TIM_Base_Start_IT>
 8001df6:	e0f0      	b.n	8001fda <HAL_UART_RxCpltCallback+0x2c6>

			}
		}

		//START SERIAL [STSE]
		else if(strncmp(sUserMessage, sSerialStart, 4) == 0){
 8001df8:	2204      	movs	r2, #4
 8001dfa:	498d      	ldr	r1, [pc, #564]	; (8002030 <HAL_UART_RxCpltCallback+0x31c>)
 8001dfc:	487d      	ldr	r0, [pc, #500]	; (8001ff4 <HAL_UART_RxCpltCallback+0x2e0>)
 8001dfe:	f006 faf9 	bl	80083f4 <strncmp>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d11f      	bne.n	8001e48 <HAL_UART_RxCpltCallback+0x134>

			if(iMode == 1 && iSelected_leg != 100 && iSerialReps != 0 && iSerialRange != 0){
 8001e08:	4b7f      	ldr	r3, [pc, #508]	; (8002008 <HAL_UART_RxCpltCallback+0x2f4>)
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	2b01      	cmp	r3, #1
 8001e10:	f040 80e3 	bne.w	8001fda <HAL_UART_RxCpltCallback+0x2c6>
 8001e14:	4b80      	ldr	r3, [pc, #512]	; (8002018 <HAL_UART_RxCpltCallback+0x304>)
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	2b64      	cmp	r3, #100	; 0x64
 8001e1c:	f000 80dd 	beq.w	8001fda <HAL_UART_RxCpltCallback+0x2c6>
 8001e20:	4b84      	ldr	r3, [pc, #528]	; (8002034 <HAL_UART_RxCpltCallback+0x320>)
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	f000 80d8 	beq.w	8001fda <HAL_UART_RxCpltCallback+0x2c6>
 8001e2a:	4b83      	ldr	r3, [pc, #524]	; (8002038 <HAL_UART_RxCpltCallback+0x324>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	f000 80d3 	beq.w	8001fda <HAL_UART_RxCpltCallback+0x2c6>
				iSerialCounter = 0;
 8001e34:	4b81      	ldr	r3, [pc, #516]	; (800203c <HAL_UART_RxCpltCallback+0x328>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	701a      	strb	r2, [r3, #0]
				iSerialMachineStatus = 10;
 8001e3a:	4b81      	ldr	r3, [pc, #516]	; (8002040 <HAL_UART_RxCpltCallback+0x32c>)
 8001e3c:	220a      	movs	r2, #10
 8001e3e:	701a      	strb	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim10);
 8001e40:	4880      	ldr	r0, [pc, #512]	; (8002044 <HAL_UART_RxCpltCallback+0x330>)
 8001e42:	f003 fba3 	bl	800558c <HAL_TIM_Base_Start_IT>
 8001e46:	e0c8      	b.n	8001fda <HAL_UART_RxCpltCallback+0x2c6>

		}


		//SERIAL - REPETITIONS [N]
		else if(sUserMessage[3] == 'N'){
 8001e48:	4b6a      	ldr	r3, [pc, #424]	; (8001ff4 <HAL_UART_RxCpltCallback+0x2e0>)
 8001e4a:	78db      	ldrb	r3, [r3, #3]
 8001e4c:	2b4e      	cmp	r3, #78	; 0x4e
 8001e4e:	d10d      	bne.n	8001e6c <HAL_UART_RxCpltCallback+0x158>
			if(iMode == 1){
 8001e50:	4b6d      	ldr	r3, [pc, #436]	; (8002008 <HAL_UART_RxCpltCallback+0x2f4>)
 8001e52:	781b      	ldrb	r3, [r3, #0]
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	f040 80bf 	bne.w	8001fda <HAL_UART_RxCpltCallback+0x2c6>
				iSerialReps = (uint32_t)(atoi(sUserMessage));
 8001e5c:	4865      	ldr	r0, [pc, #404]	; (8001ff4 <HAL_UART_RxCpltCallback+0x2e0>)
 8001e5e:	f005 fe2f 	bl	8007ac0 <atoi>
 8001e62:	4603      	mov	r3, r0
 8001e64:	b2da      	uxtb	r2, r3
 8001e66:	4b73      	ldr	r3, [pc, #460]	; (8002034 <HAL_UART_RxCpltCallback+0x320>)
 8001e68:	701a      	strb	r2, [r3, #0]
 8001e6a:	e0b6      	b.n	8001fda <HAL_UART_RxCpltCallback+0x2c6>
			}
		}

		//SERIAL - RANGE [R]
		else if(sUserMessage[3] == 'R'){
 8001e6c:	4b61      	ldr	r3, [pc, #388]	; (8001ff4 <HAL_UART_RxCpltCallback+0x2e0>)
 8001e6e:	78db      	ldrb	r3, [r3, #3]
 8001e70:	2b52      	cmp	r3, #82	; 0x52
 8001e72:	d111      	bne.n	8001e98 <HAL_UART_RxCpltCallback+0x184>
			if(iMode == 1){
 8001e74:	4b64      	ldr	r3, [pc, #400]	; (8002008 <HAL_UART_RxCpltCallback+0x2f4>)
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	2b01      	cmp	r3, #1
 8001e7c:	f040 80ad 	bne.w	8001fda <HAL_UART_RxCpltCallback+0x2c6>
				iSerialRange = (uint32_t)(atoi(sUserMessage));
 8001e80:	485c      	ldr	r0, [pc, #368]	; (8001ff4 <HAL_UART_RxCpltCallback+0x2e0>)
 8001e82:	f005 fe1d 	bl	8007ac0 <atoi>
 8001e86:	4603      	mov	r3, r0
 8001e88:	461a      	mov	r2, r3
 8001e8a:	4b6b      	ldr	r3, [pc, #428]	; (8002038 <HAL_UART_RxCpltCallback+0x324>)
 8001e8c:	601a      	str	r2, [r3, #0]
				iPosition = iSerialRange;
 8001e8e:	4b6a      	ldr	r3, [pc, #424]	; (8002038 <HAL_UART_RxCpltCallback+0x324>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a64      	ldr	r2, [pc, #400]	; (8002024 <HAL_UART_RxCpltCallback+0x310>)
 8001e94:	6013      	str	r3, [r2, #0]
 8001e96:	e0a0      	b.n	8001fda <HAL_UART_RxCpltCallback+0x2c6>
			}
		}

		//GENERAL STOP COMMAND [HALT]
		else if(strncmp(sUserMessage, sGeneralStop, 4) == 0){
 8001e98:	2204      	movs	r2, #4
 8001e9a:	496b      	ldr	r1, [pc, #428]	; (8002048 <HAL_UART_RxCpltCallback+0x334>)
 8001e9c:	4855      	ldr	r0, [pc, #340]	; (8001ff4 <HAL_UART_RxCpltCallback+0x2e0>)
 8001e9e:	f006 faa9 	bl	80083f4 <strncmp>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d168      	bne.n	8001f7a <HAL_UART_RxCpltCallback+0x266>

			//QUICK STOP
			TxHeader.StdId = 0x60A;
 8001ea8:	4b68      	ldr	r3, [pc, #416]	; (800204c <HAL_UART_RxCpltCallback+0x338>)
 8001eaa:	f240 620a 	movw	r2, #1546	; 0x60a
 8001eae:	601a      	str	r2, [r3, #0]
			TxHeader.DLC = 8;
 8001eb0:	4b66      	ldr	r3, [pc, #408]	; (800204c <HAL_UART_RxCpltCallback+0x338>)
 8001eb2:	2208      	movs	r2, #8
 8001eb4:	611a      	str	r2, [r3, #16]
			TxData[0] = 0x22;
 8001eb6:	4b66      	ldr	r3, [pc, #408]	; (8002050 <HAL_UART_RxCpltCallback+0x33c>)
 8001eb8:	2222      	movs	r2, #34	; 0x22
 8001eba:	701a      	strb	r2, [r3, #0]
			TxData[1] = 0x40;
 8001ebc:	4b64      	ldr	r3, [pc, #400]	; (8002050 <HAL_UART_RxCpltCallback+0x33c>)
 8001ebe:	2240      	movs	r2, #64	; 0x40
 8001ec0:	705a      	strb	r2, [r3, #1]
			TxData[2] = 0x60;
 8001ec2:	4b63      	ldr	r3, [pc, #396]	; (8002050 <HAL_UART_RxCpltCallback+0x33c>)
 8001ec4:	2260      	movs	r2, #96	; 0x60
 8001ec6:	709a      	strb	r2, [r3, #2]
			TxData[3] = 0x00;
 8001ec8:	4b61      	ldr	r3, [pc, #388]	; (8002050 <HAL_UART_RxCpltCallback+0x33c>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	70da      	strb	r2, [r3, #3]
			TxData[4] = 0x02;
 8001ece:	4b60      	ldr	r3, [pc, #384]	; (8002050 <HAL_UART_RxCpltCallback+0x33c>)
 8001ed0:	2202      	movs	r2, #2
 8001ed2:	711a      	strb	r2, [r3, #4]
			TxData[5] = 0x00;
 8001ed4:	4b5e      	ldr	r3, [pc, #376]	; (8002050 <HAL_UART_RxCpltCallback+0x33c>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	715a      	strb	r2, [r3, #5]
			TxData[6] = 0x00;
 8001eda:	4b5d      	ldr	r3, [pc, #372]	; (8002050 <HAL_UART_RxCpltCallback+0x33c>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	719a      	strb	r2, [r3, #6]
			TxData[7] = 0x00;
 8001ee0:	4b5b      	ldr	r3, [pc, #364]	; (8002050 <HAL_UART_RxCpltCallback+0x33c>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	71da      	strb	r2, [r3, #7]

			if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8001ee6:	4b5b      	ldr	r3, [pc, #364]	; (8002054 <HAL_UART_RxCpltCallback+0x340>)
 8001ee8:	4a59      	ldr	r2, [pc, #356]	; (8002050 <HAL_UART_RxCpltCallback+0x33c>)
 8001eea:	4958      	ldr	r1, [pc, #352]	; (800204c <HAL_UART_RxCpltCallback+0x338>)
 8001eec:	485a      	ldr	r0, [pc, #360]	; (8002058 <HAL_UART_RxCpltCallback+0x344>)
 8001eee:	f001 f871 	bl	8002fd4 <HAL_CAN_AddTxMessage>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d004      	beq.n	8001f02 <HAL_UART_RxCpltCallback+0x1ee>
				fnLEDsErrorState();
 8001ef8:	f7fe fce8 	bl	80008cc <fnLEDsErrorState>
				Error_Handler();
 8001efc:	f000 f8ce 	bl	800209c <Error_Handler>
 8001f00:	e06b      	b.n	8001fda <HAL_UART_RxCpltCallback+0x2c6>
			}
			else{
				//DISBALE VOLTAGE
				TxHeader.StdId = 0x60A;
 8001f02:	4b52      	ldr	r3, [pc, #328]	; (800204c <HAL_UART_RxCpltCallback+0x338>)
 8001f04:	f240 620a 	movw	r2, #1546	; 0x60a
 8001f08:	601a      	str	r2, [r3, #0]
				TxHeader.DLC = 8;
 8001f0a:	4b50      	ldr	r3, [pc, #320]	; (800204c <HAL_UART_RxCpltCallback+0x338>)
 8001f0c:	2208      	movs	r2, #8
 8001f0e:	611a      	str	r2, [r3, #16]
				TxData[0] = 0x22;
 8001f10:	4b4f      	ldr	r3, [pc, #316]	; (8002050 <HAL_UART_RxCpltCallback+0x33c>)
 8001f12:	2222      	movs	r2, #34	; 0x22
 8001f14:	701a      	strb	r2, [r3, #0]
				TxData[1] = 0x40;
 8001f16:	4b4e      	ldr	r3, [pc, #312]	; (8002050 <HAL_UART_RxCpltCallback+0x33c>)
 8001f18:	2240      	movs	r2, #64	; 0x40
 8001f1a:	705a      	strb	r2, [r3, #1]
				TxData[2] = 0x60;
 8001f1c:	4b4c      	ldr	r3, [pc, #304]	; (8002050 <HAL_UART_RxCpltCallback+0x33c>)
 8001f1e:	2260      	movs	r2, #96	; 0x60
 8001f20:	709a      	strb	r2, [r3, #2]
				TxData[3] = 0x00;
 8001f22:	4b4b      	ldr	r3, [pc, #300]	; (8002050 <HAL_UART_RxCpltCallback+0x33c>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	70da      	strb	r2, [r3, #3]
				TxData[4] = 0x00;
 8001f28:	4b49      	ldr	r3, [pc, #292]	; (8002050 <HAL_UART_RxCpltCallback+0x33c>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	711a      	strb	r2, [r3, #4]
				TxData[5] = 0x00;
 8001f2e:	4b48      	ldr	r3, [pc, #288]	; (8002050 <HAL_UART_RxCpltCallback+0x33c>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	715a      	strb	r2, [r3, #5]
				TxData[6] = 0x00;
 8001f34:	4b46      	ldr	r3, [pc, #280]	; (8002050 <HAL_UART_RxCpltCallback+0x33c>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	719a      	strb	r2, [r3, #6]
				TxData[7] = 0x00;
 8001f3a:	4b45      	ldr	r3, [pc, #276]	; (8002050 <HAL_UART_RxCpltCallback+0x33c>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	71da      	strb	r2, [r3, #7]

				if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8001f40:	4b44      	ldr	r3, [pc, #272]	; (8002054 <HAL_UART_RxCpltCallback+0x340>)
 8001f42:	4a43      	ldr	r2, [pc, #268]	; (8002050 <HAL_UART_RxCpltCallback+0x33c>)
 8001f44:	4941      	ldr	r1, [pc, #260]	; (800204c <HAL_UART_RxCpltCallback+0x338>)
 8001f46:	4844      	ldr	r0, [pc, #272]	; (8002058 <HAL_UART_RxCpltCallback+0x344>)
 8001f48:	f001 f844 	bl	8002fd4 <HAL_CAN_AddTxMessage>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d004      	beq.n	8001f5c <HAL_UART_RxCpltCallback+0x248>
					fnLEDsErrorState();
 8001f52:	f7fe fcbb 	bl	80008cc <fnLEDsErrorState>
					Error_Handler();
 8001f56:	f000 f8a1 	bl	800209c <Error_Handler>
 8001f5a:	e03e      	b.n	8001fda <HAL_UART_RxCpltCallback+0x2c6>
				}
				else {
					HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f62:	482a      	ldr	r0, [pc, #168]	; (800200c <HAL_UART_RxCpltCallback+0x2f8>)
 8001f64:	f001 ffc8 	bl	8003ef8 <HAL_GPIO_WritePin>
					HAL_UART_Transmit(&huart3, sStopState, iLengthOut, 100);
 8001f68:	4b3c      	ldr	r3, [pc, #240]	; (800205c <HAL_UART_RxCpltCallback+0x348>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	b29a      	uxth	r2, r3
 8001f6e:	2364      	movs	r3, #100	; 0x64
 8001f70:	493b      	ldr	r1, [pc, #236]	; (8002060 <HAL_UART_RxCpltCallback+0x34c>)
 8001f72:	483c      	ldr	r0, [pc, #240]	; (8002064 <HAL_UART_RxCpltCallback+0x350>)
 8001f74:	f003 ffee 	bl	8005f54 <HAL_UART_Transmit>
 8001f78:	e02f      	b.n	8001fda <HAL_UART_RxCpltCallback+0x2c6>
				}
			}
		}

		//RESET COMMAND [RSET]
		else if(strncmp(sUserMessage, sReset, 4) == 0){
 8001f7a:	2204      	movs	r2, #4
 8001f7c:	493a      	ldr	r1, [pc, #232]	; (8002068 <HAL_UART_RxCpltCallback+0x354>)
 8001f7e:	481d      	ldr	r0, [pc, #116]	; (8001ff4 <HAL_UART_RxCpltCallback+0x2e0>)
 8001f80:	f006 fa38 	bl	80083f4 <strncmp>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d112      	bne.n	8001fb0 <HAL_UART_RxCpltCallback+0x29c>
			iMachineStatus = 10;
 8001f8a:	4b1b      	ldr	r3, [pc, #108]	; (8001ff8 <HAL_UART_RxCpltCallback+0x2e4>)
 8001f8c:	220a      	movs	r2, #10
 8001f8e:	701a      	strb	r2, [r3, #0]
			iHomingStatus = 100;
 8001f90:	4b1a      	ldr	r3, [pc, #104]	; (8001ffc <HAL_UART_RxCpltCallback+0x2e8>)
 8001f92:	2264      	movs	r2, #100	; 0x64
 8001f94:	701a      	strb	r2, [r3, #0]

			HAL_TIM_Base_Stop_IT(&htim7);
 8001f96:	4825      	ldr	r0, [pc, #148]	; (800202c <HAL_UART_RxCpltCallback+0x318>)
 8001f98:	f003 fb70 	bl	800567c <HAL_TIM_Base_Stop_IT>
			HAL_TIM_Base_Stop_IT(&htim10);
 8001f9c:	4829      	ldr	r0, [pc, #164]	; (8002044 <HAL_UART_RxCpltCallback+0x330>)
 8001f9e:	f003 fb6d 	bl	800567c <HAL_TIM_Base_Stop_IT>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001fa8:	4818      	ldr	r0, [pc, #96]	; (800200c <HAL_UART_RxCpltCallback+0x2f8>)
 8001faa:	f001 ffa5 	bl	8003ef8 <HAL_GPIO_WritePin>
 8001fae:	e014      	b.n	8001fda <HAL_UART_RxCpltCallback+0x2c6>
		}

		//CONTINUE COMMAND [CONT]
		else if(strncmp(sUserMessage, sContinue, 4) == 0){
 8001fb0:	2204      	movs	r2, #4
 8001fb2:	492e      	ldr	r1, [pc, #184]	; (800206c <HAL_UART_RxCpltCallback+0x358>)
 8001fb4:	480f      	ldr	r0, [pc, #60]	; (8001ff4 <HAL_UART_RxCpltCallback+0x2e0>)
 8001fb6:	f006 fa1d 	bl	80083f4 <strncmp>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d10c      	bne.n	8001fda <HAL_UART_RxCpltCallback+0x2c6>
			iMachineStatus=10;
 8001fc0:	4b0d      	ldr	r3, [pc, #52]	; (8001ff8 <HAL_UART_RxCpltCallback+0x2e4>)
 8001fc2:	220a      	movs	r2, #10
 8001fc4:	701a      	strb	r2, [r3, #0]

			HAL_TIM_Base_Start_IT(&htim14);
 8001fc6:	482a      	ldr	r0, [pc, #168]	; (8002070 <HAL_UART_RxCpltCallback+0x35c>)
 8001fc8:	f003 fae0 	bl	800558c <HAL_TIM_Base_Start_IT>
 8001fcc:	e005      	b.n	8001fda <HAL_UART_RxCpltCallback+0x2c6>
		}

	}
	else{
		HAL_UART_Transmit(&huart3, sErrorMessage, strlen(sErrorMessage), 100);
 8001fce:	2364      	movs	r3, #100	; 0x64
 8001fd0:	220c      	movs	r2, #12
 8001fd2:	4928      	ldr	r1, [pc, #160]	; (8002074 <HAL_UART_RxCpltCallback+0x360>)
 8001fd4:	4823      	ldr	r0, [pc, #140]	; (8002064 <HAL_UART_RxCpltCallback+0x350>)
 8001fd6:	f003 ffbd 	bl	8005f54 <HAL_UART_Transmit>
	}
	HAL_UART_Receive_IT(&huart3, sUserMessage, 4);
 8001fda:	2204      	movs	r2, #4
 8001fdc:	4905      	ldr	r1, [pc, #20]	; (8001ff4 <HAL_UART_RxCpltCallback+0x2e0>)
 8001fde:	4821      	ldr	r0, [pc, #132]	; (8002064 <HAL_UART_RxCpltCallback+0x350>)
 8001fe0:	f004 f84b 	bl	800607a <HAL_UART_Receive_IT>
			HAL_UART_Transmit(&huart3, "C200", 4, 100);
		}
		break;
	}
	 */
}
 8001fe4:	bf00      	nop
 8001fe6:	3708      	adds	r7, #8
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	40004800 	.word	0x40004800
 8001ff0:	0800a89c 	.word	0x0800a89c
 8001ff4:	20000270 	.word	0x20000270
 8001ff8:	20000006 	.word	0x20000006
 8001ffc:	20000007 	.word	0x20000007
 8002000:	200003c4 	.word	0x200003c4
 8002004:	0800a8f4 	.word	0x0800a8f4
 8002008:	20000004 	.word	0x20000004
 800200c:	40020400 	.word	0x40020400
 8002010:	0800a8fc 	.word	0x0800a8fc
 8002014:	0800a90c 	.word	0x0800a90c
 8002018:	20000005 	.word	0x20000005
 800201c:	20000378 	.word	0x20000378
 8002020:	0800a904 	.word	0x0800a904
 8002024:	20000254 	.word	0x20000254
 8002028:	20000008 	.word	0x20000008
 800202c:	2000045c 	.word	0x2000045c
 8002030:	0800a8b4 	.word	0x0800a8b4
 8002034:	20000018 	.word	0x20000018
 8002038:	20000014 	.word	0x20000014
 800203c:	20000010 	.word	0x20000010
 8002040:	20000009 	.word	0x20000009
 8002044:	200002e0 	.word	0x200002e0
 8002048:	0800a8bc 	.word	0x0800a8bc
 800204c:	2000029c 	.word	0x2000029c
 8002050:	2000025c 	.word	0x2000025c
 8002054:	20000264 	.word	0x20000264
 8002058:	20000228 	.word	0x20000228
 800205c:	20000000 	.word	0x20000000
 8002060:	0800a8ec 	.word	0x0800a8ec
 8002064:	200004a8 	.word	0x200004a8
 8002068:	0800a8c4 	.word	0x0800a8c4
 800206c:	0800a8cc 	.word	0x0800a8cc
 8002070:	20000410 	.word	0x20000410
 8002074:	0800a8a4 	.word	0x0800a8a4

08002078 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]

	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 8002080:	4b04      	ldr	r3, [pc, #16]	; (8002094 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>)
 8002082:	4a05      	ldr	r2, [pc, #20]	; (8002098 <HAL_CAN_RxFifo0MsgPendingCallback+0x20>)
 8002084:	2100      	movs	r1, #0
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f001 f87f 	bl	800318a <HAL_CAN_GetRxMessage>
}
 800208c:	bf00      	nop
 800208e:	3708      	adds	r7, #8
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	20000268 	.word	0x20000268
 8002098:	200002b4 	.word	0x200002b4

0800209c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020a0:	b672      	cpsid	i
}
 80020a2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80020a4:	e7fe      	b.n	80020a4 <Error_Handler+0x8>
	...

080020a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80020ae:	4b0f      	ldr	r3, [pc, #60]	; (80020ec <HAL_MspInit+0x44>)
 80020b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b2:	4a0e      	ldr	r2, [pc, #56]	; (80020ec <HAL_MspInit+0x44>)
 80020b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020b8:	6413      	str	r3, [r2, #64]	; 0x40
 80020ba:	4b0c      	ldr	r3, [pc, #48]	; (80020ec <HAL_MspInit+0x44>)
 80020bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020c2:	607b      	str	r3, [r7, #4]
 80020c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020c6:	4b09      	ldr	r3, [pc, #36]	; (80020ec <HAL_MspInit+0x44>)
 80020c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ca:	4a08      	ldr	r2, [pc, #32]	; (80020ec <HAL_MspInit+0x44>)
 80020cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020d0:	6453      	str	r3, [r2, #68]	; 0x44
 80020d2:	4b06      	ldr	r3, [pc, #24]	; (80020ec <HAL_MspInit+0x44>)
 80020d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020da:	603b      	str	r3, [r7, #0]
 80020dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020de:	bf00      	nop
 80020e0:	370c      	adds	r7, #12
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	40023800 	.word	0x40023800

080020f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020f4:	e7fe      	b.n	80020f4 <NMI_Handler+0x4>

080020f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020f6:	b480      	push	{r7}
 80020f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020fa:	e7fe      	b.n	80020fa <HardFault_Handler+0x4>

080020fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002100:	e7fe      	b.n	8002100 <MemManage_Handler+0x4>

08002102 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002102:	b480      	push	{r7}
 8002104:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002106:	e7fe      	b.n	8002106 <BusFault_Handler+0x4>

08002108 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800210c:	e7fe      	b.n	800210c <UsageFault_Handler+0x4>

0800210e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800210e:	b480      	push	{r7}
 8002110:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002112:	bf00      	nop
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr

0800211c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800211c:	b480      	push	{r7}
 800211e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002120:	bf00      	nop
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr

0800212a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800212a:	b480      	push	{r7}
 800212c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800212e:	bf00      	nop
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800213c:	f000 fcda 	bl	8002af4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002140:	bf00      	nop
 8002142:	bd80      	pop	{r7, pc}

08002144 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002148:	4802      	ldr	r0, [pc, #8]	; (8002154 <CAN1_RX0_IRQHandler+0x10>)
 800214a:	f001 f956 	bl	80033fa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800214e:	bf00      	nop
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	20000228 	.word	0x20000228

08002158 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 800215c:	4802      	ldr	r0, [pc, #8]	; (8002168 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800215e:	f003 fbf1 	bl	8005944 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002162:	bf00      	nop
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	200002e0 	.word	0x200002e0

0800216c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8002170:	4802      	ldr	r0, [pc, #8]	; (800217c <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8002172:	f003 fbe7 	bl	8005944 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002176:	bf00      	nop
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	20000378 	.word	0x20000378

08002180 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002184:	4802      	ldr	r0, [pc, #8]	; (8002190 <TIM3_IRQHandler+0x10>)
 8002186:	f003 fbdd 	bl	8005944 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800218a:	bf00      	nop
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	2000032c 	.word	0x2000032c

08002194 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002198:	4802      	ldr	r0, [pc, #8]	; (80021a4 <USART3_IRQHandler+0x10>)
 800219a:	f003 ffbd 	bl	8006118 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800219e:	bf00      	nop
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	200004a8 	.word	0x200004a8

080021a8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80021ac:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80021b0:	f001 fed6 	bl	8003f60 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80021b4:	bf00      	nop
 80021b6:	bd80      	pop	{r7, pc}

080021b8 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80021bc:	4802      	ldr	r0, [pc, #8]	; (80021c8 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 80021be:	f003 fbc1 	bl	8005944 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 80021c2:	bf00      	nop
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	20000410 	.word	0x20000410

080021cc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80021d0:	4802      	ldr	r0, [pc, #8]	; (80021dc <TIM6_DAC_IRQHandler+0x10>)
 80021d2:	f003 fbb7 	bl	8005944 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80021d6:	bf00      	nop
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	200003c4 	.word	0x200003c4

080021e0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80021e4:	4802      	ldr	r0, [pc, #8]	; (80021f0 <TIM7_IRQHandler+0x10>)
 80021e6:	f003 fbad 	bl	8005944 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80021ea:	bf00      	nop
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	2000045c 	.word	0x2000045c

080021f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
	return 1;
 80021f8:	2301      	movs	r3, #1
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr

08002204 <_kill>:

int _kill(int pid, int sig)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
 800220c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800220e:	f005 fc5b 	bl	8007ac8 <__errno>
 8002212:	4603      	mov	r3, r0
 8002214:	2216      	movs	r2, #22
 8002216:	601a      	str	r2, [r3, #0]
	return -1;
 8002218:	f04f 33ff 	mov.w	r3, #4294967295
}
 800221c:	4618      	mov	r0, r3
 800221e:	3708      	adds	r7, #8
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}

08002224 <_exit>:

void _exit (int status)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b082      	sub	sp, #8
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800222c:	f04f 31ff 	mov.w	r1, #4294967295
 8002230:	6878      	ldr	r0, [r7, #4]
 8002232:	f7ff ffe7 	bl	8002204 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002236:	e7fe      	b.n	8002236 <_exit+0x12>

08002238 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b086      	sub	sp, #24
 800223c:	af00      	add	r7, sp, #0
 800223e:	60f8      	str	r0, [r7, #12]
 8002240:	60b9      	str	r1, [r7, #8]
 8002242:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002244:	2300      	movs	r3, #0
 8002246:	617b      	str	r3, [r7, #20]
 8002248:	e00a      	b.n	8002260 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800224a:	f3af 8000 	nop.w
 800224e:	4601      	mov	r1, r0
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	1c5a      	adds	r2, r3, #1
 8002254:	60ba      	str	r2, [r7, #8]
 8002256:	b2ca      	uxtb	r2, r1
 8002258:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	3301      	adds	r3, #1
 800225e:	617b      	str	r3, [r7, #20]
 8002260:	697a      	ldr	r2, [r7, #20]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	429a      	cmp	r2, r3
 8002266:	dbf0      	blt.n	800224a <_read+0x12>
	}

return len;
 8002268:	687b      	ldr	r3, [r7, #4]
}
 800226a:	4618      	mov	r0, r3
 800226c:	3718      	adds	r7, #24
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}

08002272 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002272:	b580      	push	{r7, lr}
 8002274:	b086      	sub	sp, #24
 8002276:	af00      	add	r7, sp, #0
 8002278:	60f8      	str	r0, [r7, #12]
 800227a:	60b9      	str	r1, [r7, #8]
 800227c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800227e:	2300      	movs	r3, #0
 8002280:	617b      	str	r3, [r7, #20]
 8002282:	e009      	b.n	8002298 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	1c5a      	adds	r2, r3, #1
 8002288:	60ba      	str	r2, [r7, #8]
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	4618      	mov	r0, r3
 800228e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002292:	697b      	ldr	r3, [r7, #20]
 8002294:	3301      	adds	r3, #1
 8002296:	617b      	str	r3, [r7, #20]
 8002298:	697a      	ldr	r2, [r7, #20]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	429a      	cmp	r2, r3
 800229e:	dbf1      	blt.n	8002284 <_write+0x12>
	}
	return len;
 80022a0:	687b      	ldr	r3, [r7, #4]
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3718      	adds	r7, #24
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}

080022aa <_close>:

int _close(int file)
{
 80022aa:	b480      	push	{r7}
 80022ac:	b083      	sub	sp, #12
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]
	return -1;
 80022b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	370c      	adds	r7, #12
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr

080022c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022c2:	b480      	push	{r7}
 80022c4:	b083      	sub	sp, #12
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	6078      	str	r0, [r7, #4]
 80022ca:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022d2:	605a      	str	r2, [r3, #4]
	return 0;
 80022d4:	2300      	movs	r3, #0
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	370c      	adds	r7, #12
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr

080022e2 <_isatty>:

int _isatty(int file)
{
 80022e2:	b480      	push	{r7}
 80022e4:	b083      	sub	sp, #12
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	6078      	str	r0, [r7, #4]
	return 1;
 80022ea:	2301      	movs	r3, #1
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	370c      	adds	r7, #12
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr

080022f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b085      	sub	sp, #20
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	60f8      	str	r0, [r7, #12]
 8002300:	60b9      	str	r1, [r7, #8]
 8002302:	607a      	str	r2, [r7, #4]
	return 0;
 8002304:	2300      	movs	r3, #0
}
 8002306:	4618      	mov	r0, r3
 8002308:	3714      	adds	r7, #20
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr
	...

08002314 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b086      	sub	sp, #24
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800231c:	4a14      	ldr	r2, [pc, #80]	; (8002370 <_sbrk+0x5c>)
 800231e:	4b15      	ldr	r3, [pc, #84]	; (8002374 <_sbrk+0x60>)
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002328:	4b13      	ldr	r3, [pc, #76]	; (8002378 <_sbrk+0x64>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d102      	bne.n	8002336 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002330:	4b11      	ldr	r3, [pc, #68]	; (8002378 <_sbrk+0x64>)
 8002332:	4a12      	ldr	r2, [pc, #72]	; (800237c <_sbrk+0x68>)
 8002334:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002336:	4b10      	ldr	r3, [pc, #64]	; (8002378 <_sbrk+0x64>)
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4413      	add	r3, r2
 800233e:	693a      	ldr	r2, [r7, #16]
 8002340:	429a      	cmp	r2, r3
 8002342:	d207      	bcs.n	8002354 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002344:	f005 fbc0 	bl	8007ac8 <__errno>
 8002348:	4603      	mov	r3, r0
 800234a:	220c      	movs	r2, #12
 800234c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800234e:	f04f 33ff 	mov.w	r3, #4294967295
 8002352:	e009      	b.n	8002368 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002354:	4b08      	ldr	r3, [pc, #32]	; (8002378 <_sbrk+0x64>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800235a:	4b07      	ldr	r3, [pc, #28]	; (8002378 <_sbrk+0x64>)
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4413      	add	r3, r2
 8002362:	4a05      	ldr	r2, [pc, #20]	; (8002378 <_sbrk+0x64>)
 8002364:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002366:	68fb      	ldr	r3, [r7, #12]
}
 8002368:	4618      	mov	r0, r3
 800236a:	3718      	adds	r7, #24
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}
 8002370:	20080000 	.word	0x20080000
 8002374:	00000400 	.word	0x00000400
 8002378:	2000021c 	.word	0x2000021c
 800237c:	20000948 	.word	0x20000948

08002380 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002384:	4b06      	ldr	r3, [pc, #24]	; (80023a0 <SystemInit+0x20>)
 8002386:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800238a:	4a05      	ldr	r2, [pc, #20]	; (80023a0 <SystemInit+0x20>)
 800238c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002390:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002394:	bf00      	nop
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr
 800239e:	bf00      	nop
 80023a0:	e000ed00 	.word	0xe000ed00

080023a4 <MX_TIM3_Init>:
TIM_HandleTypeDef htim11;
TIM_HandleTypeDef htim14;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b08c      	sub	sp, #48	; 0x30
 80023a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80023aa:	f107 030c 	add.w	r3, r7, #12
 80023ae:	2224      	movs	r2, #36	; 0x24
 80023b0:	2100      	movs	r1, #0
 80023b2:	4618      	mov	r0, r3
 80023b4:	f005 fbb2 	bl	8007b1c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023b8:	463b      	mov	r3, r7
 80023ba:	2200      	movs	r2, #0
 80023bc:	601a      	str	r2, [r3, #0]
 80023be:	605a      	str	r2, [r3, #4]
 80023c0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80023c2:	4b21      	ldr	r3, [pc, #132]	; (8002448 <MX_TIM3_Init+0xa4>)
 80023c4:	4a21      	ldr	r2, [pc, #132]	; (800244c <MX_TIM3_Init+0xa8>)
 80023c6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80023c8:	4b1f      	ldr	r3, [pc, #124]	; (8002448 <MX_TIM3_Init+0xa4>)
 80023ca:	2200      	movs	r2, #0
 80023cc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023ce:	4b1e      	ldr	r3, [pc, #120]	; (8002448 <MX_TIM3_Init+0xa4>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80023d4:	4b1c      	ldr	r3, [pc, #112]	; (8002448 <MX_TIM3_Init+0xa4>)
 80023d6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80023da:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023dc:	4b1a      	ldr	r3, [pc, #104]	; (8002448 <MX_TIM3_Init+0xa4>)
 80023de:	2200      	movs	r2, #0
 80023e0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023e2:	4b19      	ldr	r3, [pc, #100]	; (8002448 <MX_TIM3_Init+0xa4>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80023e8:	2301      	movs	r3, #1
 80023ea:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80023ec:	2300      	movs	r3, #0
 80023ee:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80023f0:	2301      	movs	r3, #1
 80023f2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80023f4:	2300      	movs	r3, #0
 80023f6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80023f8:	2300      	movs	r3, #0
 80023fa:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80023fc:	2300      	movs	r3, #0
 80023fe:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002400:	2301      	movs	r3, #1
 8002402:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002404:	2300      	movs	r3, #0
 8002406:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002408:	2300      	movs	r3, #0
 800240a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800240c:	f107 030c 	add.w	r3, r7, #12
 8002410:	4619      	mov	r1, r3
 8002412:	480d      	ldr	r0, [pc, #52]	; (8002448 <MX_TIM3_Init+0xa4>)
 8002414:	f003 f962 	bl	80056dc <HAL_TIM_Encoder_Init>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d001      	beq.n	8002422 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800241e:	f7ff fe3d 	bl	800209c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002422:	2300      	movs	r3, #0
 8002424:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002426:	2300      	movs	r3, #0
 8002428:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800242a:	463b      	mov	r3, r7
 800242c:	4619      	mov	r1, r3
 800242e:	4806      	ldr	r0, [pc, #24]	; (8002448 <MX_TIM3_Init+0xa4>)
 8002430:	f003 fc96 	bl	8005d60 <HAL_TIMEx_MasterConfigSynchronization>
 8002434:	4603      	mov	r3, r0
 8002436:	2b00      	cmp	r3, #0
 8002438:	d001      	beq.n	800243e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800243a:	f7ff fe2f 	bl	800209c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800243e:	bf00      	nop
 8002440:	3730      	adds	r7, #48	; 0x30
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	2000032c 	.word	0x2000032c
 800244c:	40000400 	.word	0x40000400

08002450 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b084      	sub	sp, #16
 8002454:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002456:	1d3b      	adds	r3, r7, #4
 8002458:	2200      	movs	r2, #0
 800245a:	601a      	str	r2, [r3, #0]
 800245c:	605a      	str	r2, [r3, #4]
 800245e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002460:	4b15      	ldr	r3, [pc, #84]	; (80024b8 <MX_TIM6_Init+0x68>)
 8002462:	4a16      	ldr	r2, [pc, #88]	; (80024bc <MX_TIM6_Init+0x6c>)
 8002464:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 9599;
 8002466:	4b14      	ldr	r3, [pc, #80]	; (80024b8 <MX_TIM6_Init+0x68>)
 8002468:	f242 527f 	movw	r2, #9599	; 0x257f
 800246c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800246e:	4b12      	ldr	r3, [pc, #72]	; (80024b8 <MX_TIM6_Init+0x68>)
 8002470:	2200      	movs	r2, #0
 8002472:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 4999;
 8002474:	4b10      	ldr	r3, [pc, #64]	; (80024b8 <MX_TIM6_Init+0x68>)
 8002476:	f241 3287 	movw	r2, #4999	; 0x1387
 800247a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800247c:	4b0e      	ldr	r3, [pc, #56]	; (80024b8 <MX_TIM6_Init+0x68>)
 800247e:	2280      	movs	r2, #128	; 0x80
 8002480:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002482:	480d      	ldr	r0, [pc, #52]	; (80024b8 <MX_TIM6_Init+0x68>)
 8002484:	f003 f804 	bl	8005490 <HAL_TIM_Base_Init>
 8002488:	4603      	mov	r3, r0
 800248a:	2b00      	cmp	r3, #0
 800248c:	d001      	beq.n	8002492 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800248e:	f7ff fe05 	bl	800209c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002492:	2300      	movs	r3, #0
 8002494:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002496:	2300      	movs	r3, #0
 8002498:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800249a:	1d3b      	adds	r3, r7, #4
 800249c:	4619      	mov	r1, r3
 800249e:	4806      	ldr	r0, [pc, #24]	; (80024b8 <MX_TIM6_Init+0x68>)
 80024a0:	f003 fc5e 	bl	8005d60 <HAL_TIMEx_MasterConfigSynchronization>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d001      	beq.n	80024ae <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 80024aa:	f7ff fdf7 	bl	800209c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80024ae:	bf00      	nop
 80024b0:	3710      	adds	r7, #16
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	200003c4 	.word	0x200003c4
 80024bc:	40001000 	.word	0x40001000

080024c0 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b084      	sub	sp, #16
 80024c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024c6:	1d3b      	adds	r3, r7, #4
 80024c8:	2200      	movs	r2, #0
 80024ca:	601a      	str	r2, [r3, #0]
 80024cc:	605a      	str	r2, [r3, #4]
 80024ce:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80024d0:	4b15      	ldr	r3, [pc, #84]	; (8002528 <MX_TIM7_Init+0x68>)
 80024d2:	4a16      	ldr	r2, [pc, #88]	; (800252c <MX_TIM7_Init+0x6c>)
 80024d4:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 9600-1;
 80024d6:	4b14      	ldr	r3, [pc, #80]	; (8002528 <MX_TIM7_Init+0x68>)
 80024d8:	f242 527f 	movw	r2, #9599	; 0x257f
 80024dc:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024de:	4b12      	ldr	r3, [pc, #72]	; (8002528 <MX_TIM7_Init+0x68>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 5000-1;
 80024e4:	4b10      	ldr	r3, [pc, #64]	; (8002528 <MX_TIM7_Init+0x68>)
 80024e6:	f241 3287 	movw	r2, #4999	; 0x1387
 80024ea:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80024ec:	4b0e      	ldr	r3, [pc, #56]	; (8002528 <MX_TIM7_Init+0x68>)
 80024ee:	2280      	movs	r2, #128	; 0x80
 80024f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80024f2:	480d      	ldr	r0, [pc, #52]	; (8002528 <MX_TIM7_Init+0x68>)
 80024f4:	f002 ffcc 	bl	8005490 <HAL_TIM_Base_Init>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d001      	beq.n	8002502 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 80024fe:	f7ff fdcd 	bl	800209c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002502:	2300      	movs	r3, #0
 8002504:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002506:	2300      	movs	r3, #0
 8002508:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800250a:	1d3b      	adds	r3, r7, #4
 800250c:	4619      	mov	r1, r3
 800250e:	4806      	ldr	r0, [pc, #24]	; (8002528 <MX_TIM7_Init+0x68>)
 8002510:	f003 fc26 	bl	8005d60 <HAL_TIMEx_MasterConfigSynchronization>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d001      	beq.n	800251e <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 800251a:	f7ff fdbf 	bl	800209c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800251e:	bf00      	nop
 8002520:	3710      	adds	r7, #16
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	2000045c 	.word	0x2000045c
 800252c:	40001400 	.word	0x40001400

08002530 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002534:	4b0e      	ldr	r3, [pc, #56]	; (8002570 <MX_TIM10_Init+0x40>)
 8002536:	4a0f      	ldr	r2, [pc, #60]	; (8002574 <MX_TIM10_Init+0x44>)
 8002538:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 9600-1;
 800253a:	4b0d      	ldr	r3, [pc, #52]	; (8002570 <MX_TIM10_Init+0x40>)
 800253c:	f242 527f 	movw	r2, #9599	; 0x257f
 8002540:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002542:	4b0b      	ldr	r3, [pc, #44]	; (8002570 <MX_TIM10_Init+0x40>)
 8002544:	2200      	movs	r2, #0
 8002546:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 5000-1;
 8002548:	4b09      	ldr	r3, [pc, #36]	; (8002570 <MX_TIM10_Init+0x40>)
 800254a:	f241 3287 	movw	r2, #4999	; 0x1387
 800254e:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002550:	4b07      	ldr	r3, [pc, #28]	; (8002570 <MX_TIM10_Init+0x40>)
 8002552:	2200      	movs	r2, #0
 8002554:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002556:	4b06      	ldr	r3, [pc, #24]	; (8002570 <MX_TIM10_Init+0x40>)
 8002558:	2200      	movs	r2, #0
 800255a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800255c:	4804      	ldr	r0, [pc, #16]	; (8002570 <MX_TIM10_Init+0x40>)
 800255e:	f002 ff97 	bl	8005490 <HAL_TIM_Base_Init>
 8002562:	4603      	mov	r3, r0
 8002564:	2b00      	cmp	r3, #0
 8002566:	d001      	beq.n	800256c <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 8002568:	f7ff fd98 	bl	800209c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 800256c:	bf00      	nop
 800256e:	bd80      	pop	{r7, pc}
 8002570:	200002e0 	.word	0x200002e0
 8002574:	40014400 	.word	0x40014400

08002578 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 800257c:	4b0e      	ldr	r3, [pc, #56]	; (80025b8 <MX_TIM11_Init+0x40>)
 800257e:	4a0f      	ldr	r2, [pc, #60]	; (80025bc <MX_TIM11_Init+0x44>)
 8002580:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 9600-1;
 8002582:	4b0d      	ldr	r3, [pc, #52]	; (80025b8 <MX_TIM11_Init+0x40>)
 8002584:	f242 527f 	movw	r2, #9599	; 0x257f
 8002588:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800258a:	4b0b      	ldr	r3, [pc, #44]	; (80025b8 <MX_TIM11_Init+0x40>)
 800258c:	2200      	movs	r2, #0
 800258e:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 2000-1;
 8002590:	4b09      	ldr	r3, [pc, #36]	; (80025b8 <MX_TIM11_Init+0x40>)
 8002592:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8002596:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002598:	4b07      	ldr	r3, [pc, #28]	; (80025b8 <MX_TIM11_Init+0x40>)
 800259a:	2200      	movs	r2, #0
 800259c:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800259e:	4b06      	ldr	r3, [pc, #24]	; (80025b8 <MX_TIM11_Init+0x40>)
 80025a0:	2280      	movs	r2, #128	; 0x80
 80025a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80025a4:	4804      	ldr	r0, [pc, #16]	; (80025b8 <MX_TIM11_Init+0x40>)
 80025a6:	f002 ff73 	bl	8005490 <HAL_TIM_Base_Init>
 80025aa:	4603      	mov	r3, r0
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d001      	beq.n	80025b4 <MX_TIM11_Init+0x3c>
  {
    Error_Handler();
 80025b0:	f7ff fd74 	bl	800209c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 80025b4:	bf00      	nop
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	20000378 	.word	0x20000378
 80025bc:	40014800 	.word	0x40014800

080025c0 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80025c4:	4b0e      	ldr	r3, [pc, #56]	; (8002600 <MX_TIM14_Init+0x40>)
 80025c6:	4a0f      	ldr	r2, [pc, #60]	; (8002604 <MX_TIM14_Init+0x44>)
 80025c8:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 9599;
 80025ca:	4b0d      	ldr	r3, [pc, #52]	; (8002600 <MX_TIM14_Init+0x40>)
 80025cc:	f242 527f 	movw	r2, #9599	; 0x257f
 80025d0:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025d2:	4b0b      	ldr	r3, [pc, #44]	; (8002600 <MX_TIM14_Init+0x40>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 4999;
 80025d8:	4b09      	ldr	r3, [pc, #36]	; (8002600 <MX_TIM14_Init+0x40>)
 80025da:	f241 3287 	movw	r2, #4999	; 0x1387
 80025de:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025e0:	4b07      	ldr	r3, [pc, #28]	; (8002600 <MX_TIM14_Init+0x40>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80025e6:	4b06      	ldr	r3, [pc, #24]	; (8002600 <MX_TIM14_Init+0x40>)
 80025e8:	2280      	movs	r2, #128	; 0x80
 80025ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80025ec:	4804      	ldr	r0, [pc, #16]	; (8002600 <MX_TIM14_Init+0x40>)
 80025ee:	f002 ff4f 	bl	8005490 <HAL_TIM_Base_Init>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d001      	beq.n	80025fc <MX_TIM14_Init+0x3c>
  {
    Error_Handler();
 80025f8:	f7ff fd50 	bl	800209c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80025fc:	bf00      	nop
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	20000410 	.word	0x20000410
 8002604:	40002000 	.word	0x40002000

08002608 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b08a      	sub	sp, #40	; 0x28
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002610:	f107 0314 	add.w	r3, r7, #20
 8002614:	2200      	movs	r2, #0
 8002616:	601a      	str	r2, [r3, #0]
 8002618:	605a      	str	r2, [r3, #4]
 800261a:	609a      	str	r2, [r3, #8]
 800261c:	60da      	str	r2, [r3, #12]
 800261e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a29      	ldr	r2, [pc, #164]	; (80026cc <HAL_TIM_Encoder_MspInit+0xc4>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d14b      	bne.n	80026c2 <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800262a:	4b29      	ldr	r3, [pc, #164]	; (80026d0 <HAL_TIM_Encoder_MspInit+0xc8>)
 800262c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262e:	4a28      	ldr	r2, [pc, #160]	; (80026d0 <HAL_TIM_Encoder_MspInit+0xc8>)
 8002630:	f043 0302 	orr.w	r3, r3, #2
 8002634:	6413      	str	r3, [r2, #64]	; 0x40
 8002636:	4b26      	ldr	r3, [pc, #152]	; (80026d0 <HAL_TIM_Encoder_MspInit+0xc8>)
 8002638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263a:	f003 0302 	and.w	r3, r3, #2
 800263e:	613b      	str	r3, [r7, #16]
 8002640:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002642:	4b23      	ldr	r3, [pc, #140]	; (80026d0 <HAL_TIM_Encoder_MspInit+0xc8>)
 8002644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002646:	4a22      	ldr	r2, [pc, #136]	; (80026d0 <HAL_TIM_Encoder_MspInit+0xc8>)
 8002648:	f043 0301 	orr.w	r3, r3, #1
 800264c:	6313      	str	r3, [r2, #48]	; 0x30
 800264e:	4b20      	ldr	r3, [pc, #128]	; (80026d0 <HAL_TIM_Encoder_MspInit+0xc8>)
 8002650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002652:	f003 0301 	and.w	r3, r3, #1
 8002656:	60fb      	str	r3, [r7, #12]
 8002658:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800265a:	4b1d      	ldr	r3, [pc, #116]	; (80026d0 <HAL_TIM_Encoder_MspInit+0xc8>)
 800265c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800265e:	4a1c      	ldr	r2, [pc, #112]	; (80026d0 <HAL_TIM_Encoder_MspInit+0xc8>)
 8002660:	f043 0304 	orr.w	r3, r3, #4
 8002664:	6313      	str	r3, [r2, #48]	; 0x30
 8002666:	4b1a      	ldr	r3, [pc, #104]	; (80026d0 <HAL_TIM_Encoder_MspInit+0xc8>)
 8002668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266a:	f003 0304 	and.w	r3, r3, #4
 800266e:	60bb      	str	r3, [r7, #8]
 8002670:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002672:	2340      	movs	r3, #64	; 0x40
 8002674:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002676:	2302      	movs	r3, #2
 8002678:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267a:	2300      	movs	r3, #0
 800267c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800267e:	2300      	movs	r3, #0
 8002680:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002682:	2302      	movs	r3, #2
 8002684:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002686:	f107 0314 	add.w	r3, r7, #20
 800268a:	4619      	mov	r1, r3
 800268c:	4811      	ldr	r0, [pc, #68]	; (80026d4 <HAL_TIM_Encoder_MspInit+0xcc>)
 800268e:	f001 fa87 	bl	8003ba0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002692:	2380      	movs	r3, #128	; 0x80
 8002694:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002696:	2302      	movs	r3, #2
 8002698:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269a:	2300      	movs	r3, #0
 800269c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800269e:	2300      	movs	r3, #0
 80026a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80026a2:	2302      	movs	r3, #2
 80026a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026a6:	f107 0314 	add.w	r3, r7, #20
 80026aa:	4619      	mov	r1, r3
 80026ac:	480a      	ldr	r0, [pc, #40]	; (80026d8 <HAL_TIM_Encoder_MspInit+0xd0>)
 80026ae:	f001 fa77 	bl	8003ba0 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80026b2:	2200      	movs	r2, #0
 80026b4:	2100      	movs	r1, #0
 80026b6:	201d      	movs	r0, #29
 80026b8:	f001 f9a9 	bl	8003a0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80026bc:	201d      	movs	r0, #29
 80026be:	f001 f9c2 	bl	8003a46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80026c2:	bf00      	nop
 80026c4:	3728      	adds	r7, #40	; 0x28
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	40000400 	.word	0x40000400
 80026d0:	40023800 	.word	0x40023800
 80026d4:	40020000 	.word	0x40020000
 80026d8:	40020800 	.word	0x40020800

080026dc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b088      	sub	sp, #32
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a41      	ldr	r2, [pc, #260]	; (80027f0 <HAL_TIM_Base_MspInit+0x114>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d114      	bne.n	8002718 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80026ee:	4b41      	ldr	r3, [pc, #260]	; (80027f4 <HAL_TIM_Base_MspInit+0x118>)
 80026f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f2:	4a40      	ldr	r2, [pc, #256]	; (80027f4 <HAL_TIM_Base_MspInit+0x118>)
 80026f4:	f043 0310 	orr.w	r3, r3, #16
 80026f8:	6413      	str	r3, [r2, #64]	; 0x40
 80026fa:	4b3e      	ldr	r3, [pc, #248]	; (80027f4 <HAL_TIM_Base_MspInit+0x118>)
 80026fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fe:	f003 0310 	and.w	r3, r3, #16
 8002702:	61fb      	str	r3, [r7, #28]
 8002704:	69fb      	ldr	r3, [r7, #28]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002706:	2200      	movs	r2, #0
 8002708:	2100      	movs	r1, #0
 800270a:	2036      	movs	r0, #54	; 0x36
 800270c:	f001 f97f 	bl	8003a0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002710:	2036      	movs	r0, #54	; 0x36
 8002712:	f001 f998 	bl	8003a46 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8002716:	e066      	b.n	80027e6 <HAL_TIM_Base_MspInit+0x10a>
  else if(tim_baseHandle->Instance==TIM7)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a36      	ldr	r2, [pc, #216]	; (80027f8 <HAL_TIM_Base_MspInit+0x11c>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d114      	bne.n	800274c <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002722:	4b34      	ldr	r3, [pc, #208]	; (80027f4 <HAL_TIM_Base_MspInit+0x118>)
 8002724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002726:	4a33      	ldr	r2, [pc, #204]	; (80027f4 <HAL_TIM_Base_MspInit+0x118>)
 8002728:	f043 0320 	orr.w	r3, r3, #32
 800272c:	6413      	str	r3, [r2, #64]	; 0x40
 800272e:	4b31      	ldr	r3, [pc, #196]	; (80027f4 <HAL_TIM_Base_MspInit+0x118>)
 8002730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002732:	f003 0320 	and.w	r3, r3, #32
 8002736:	61bb      	str	r3, [r7, #24]
 8002738:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800273a:	2200      	movs	r2, #0
 800273c:	2100      	movs	r1, #0
 800273e:	2037      	movs	r0, #55	; 0x37
 8002740:	f001 f965 	bl	8003a0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002744:	2037      	movs	r0, #55	; 0x37
 8002746:	f001 f97e 	bl	8003a46 <HAL_NVIC_EnableIRQ>
}
 800274a:	e04c      	b.n	80027e6 <HAL_TIM_Base_MspInit+0x10a>
  else if(tim_baseHandle->Instance==TIM10)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a2a      	ldr	r2, [pc, #168]	; (80027fc <HAL_TIM_Base_MspInit+0x120>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d114      	bne.n	8002780 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002756:	4b27      	ldr	r3, [pc, #156]	; (80027f4 <HAL_TIM_Base_MspInit+0x118>)
 8002758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800275a:	4a26      	ldr	r2, [pc, #152]	; (80027f4 <HAL_TIM_Base_MspInit+0x118>)
 800275c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002760:	6453      	str	r3, [r2, #68]	; 0x44
 8002762:	4b24      	ldr	r3, [pc, #144]	; (80027f4 <HAL_TIM_Base_MspInit+0x118>)
 8002764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002766:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800276a:	617b      	str	r3, [r7, #20]
 800276c:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800276e:	2200      	movs	r2, #0
 8002770:	2100      	movs	r1, #0
 8002772:	2019      	movs	r0, #25
 8002774:	f001 f94b 	bl	8003a0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002778:	2019      	movs	r0, #25
 800277a:	f001 f964 	bl	8003a46 <HAL_NVIC_EnableIRQ>
}
 800277e:	e032      	b.n	80027e6 <HAL_TIM_Base_MspInit+0x10a>
  else if(tim_baseHandle->Instance==TIM11)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a1e      	ldr	r2, [pc, #120]	; (8002800 <HAL_TIM_Base_MspInit+0x124>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d114      	bne.n	80027b4 <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800278a:	4b1a      	ldr	r3, [pc, #104]	; (80027f4 <HAL_TIM_Base_MspInit+0x118>)
 800278c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800278e:	4a19      	ldr	r2, [pc, #100]	; (80027f4 <HAL_TIM_Base_MspInit+0x118>)
 8002790:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002794:	6453      	str	r3, [r2, #68]	; 0x44
 8002796:	4b17      	ldr	r3, [pc, #92]	; (80027f4 <HAL_TIM_Base_MspInit+0x118>)
 8002798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800279a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800279e:	613b      	str	r3, [r7, #16]
 80027a0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80027a2:	2200      	movs	r2, #0
 80027a4:	2100      	movs	r1, #0
 80027a6:	201a      	movs	r0, #26
 80027a8:	f001 f931 	bl	8003a0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80027ac:	201a      	movs	r0, #26
 80027ae:	f001 f94a 	bl	8003a46 <HAL_NVIC_EnableIRQ>
}
 80027b2:	e018      	b.n	80027e6 <HAL_TIM_Base_MspInit+0x10a>
  else if(tim_baseHandle->Instance==TIM14)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a12      	ldr	r2, [pc, #72]	; (8002804 <HAL_TIM_Base_MspInit+0x128>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d113      	bne.n	80027e6 <HAL_TIM_Base_MspInit+0x10a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80027be:	4b0d      	ldr	r3, [pc, #52]	; (80027f4 <HAL_TIM_Base_MspInit+0x118>)
 80027c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c2:	4a0c      	ldr	r2, [pc, #48]	; (80027f4 <HAL_TIM_Base_MspInit+0x118>)
 80027c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027c8:	6413      	str	r3, [r2, #64]	; 0x40
 80027ca:	4b0a      	ldr	r3, [pc, #40]	; (80027f4 <HAL_TIM_Base_MspInit+0x118>)
 80027cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027d2:	60fb      	str	r3, [r7, #12]
 80027d4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 80027d6:	2200      	movs	r2, #0
 80027d8:	2100      	movs	r1, #0
 80027da:	202d      	movs	r0, #45	; 0x2d
 80027dc:	f001 f917 	bl	8003a0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 80027e0:	202d      	movs	r0, #45	; 0x2d
 80027e2:	f001 f930 	bl	8003a46 <HAL_NVIC_EnableIRQ>
}
 80027e6:	bf00      	nop
 80027e8:	3720      	adds	r7, #32
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	40001000 	.word	0x40001000
 80027f4:	40023800 	.word	0x40023800
 80027f8:	40001400 	.word	0x40001400
 80027fc:	40014400 	.word	0x40014400
 8002800:	40014800 	.word	0x40014800
 8002804:	40002000 	.word	0x40002000

08002808 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800280c:	4b14      	ldr	r3, [pc, #80]	; (8002860 <MX_USART3_UART_Init+0x58>)
 800280e:	4a15      	ldr	r2, [pc, #84]	; (8002864 <MX_USART3_UART_Init+0x5c>)
 8002810:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002812:	4b13      	ldr	r3, [pc, #76]	; (8002860 <MX_USART3_UART_Init+0x58>)
 8002814:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002818:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800281a:	4b11      	ldr	r3, [pc, #68]	; (8002860 <MX_USART3_UART_Init+0x58>)
 800281c:	2200      	movs	r2, #0
 800281e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002820:	4b0f      	ldr	r3, [pc, #60]	; (8002860 <MX_USART3_UART_Init+0x58>)
 8002822:	2200      	movs	r2, #0
 8002824:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002826:	4b0e      	ldr	r3, [pc, #56]	; (8002860 <MX_USART3_UART_Init+0x58>)
 8002828:	2200      	movs	r2, #0
 800282a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800282c:	4b0c      	ldr	r3, [pc, #48]	; (8002860 <MX_USART3_UART_Init+0x58>)
 800282e:	220c      	movs	r2, #12
 8002830:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002832:	4b0b      	ldr	r3, [pc, #44]	; (8002860 <MX_USART3_UART_Init+0x58>)
 8002834:	2200      	movs	r2, #0
 8002836:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002838:	4b09      	ldr	r3, [pc, #36]	; (8002860 <MX_USART3_UART_Init+0x58>)
 800283a:	2200      	movs	r2, #0
 800283c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800283e:	4b08      	ldr	r3, [pc, #32]	; (8002860 <MX_USART3_UART_Init+0x58>)
 8002840:	2200      	movs	r2, #0
 8002842:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002844:	4b06      	ldr	r3, [pc, #24]	; (8002860 <MX_USART3_UART_Init+0x58>)
 8002846:	2200      	movs	r2, #0
 8002848:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800284a:	4805      	ldr	r0, [pc, #20]	; (8002860 <MX_USART3_UART_Init+0x58>)
 800284c:	f003 fb34 	bl	8005eb8 <HAL_UART_Init>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d001      	beq.n	800285a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002856:	f7ff fc21 	bl	800209c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800285a:	bf00      	nop
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	200004a8 	.word	0x200004a8
 8002864:	40004800 	.word	0x40004800

08002868 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b08a      	sub	sp, #40	; 0x28
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002870:	f107 0314 	add.w	r3, r7, #20
 8002874:	2200      	movs	r2, #0
 8002876:	601a      	str	r2, [r3, #0]
 8002878:	605a      	str	r2, [r3, #4]
 800287a:	609a      	str	r2, [r3, #8]
 800287c:	60da      	str	r2, [r3, #12]
 800287e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a1b      	ldr	r2, [pc, #108]	; (80028f4 <HAL_UART_MspInit+0x8c>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d130      	bne.n	80028ec <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800288a:	4b1b      	ldr	r3, [pc, #108]	; (80028f8 <HAL_UART_MspInit+0x90>)
 800288c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288e:	4a1a      	ldr	r2, [pc, #104]	; (80028f8 <HAL_UART_MspInit+0x90>)
 8002890:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002894:	6413      	str	r3, [r2, #64]	; 0x40
 8002896:	4b18      	ldr	r3, [pc, #96]	; (80028f8 <HAL_UART_MspInit+0x90>)
 8002898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800289e:	613b      	str	r3, [r7, #16]
 80028a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80028a2:	4b15      	ldr	r3, [pc, #84]	; (80028f8 <HAL_UART_MspInit+0x90>)
 80028a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a6:	4a14      	ldr	r2, [pc, #80]	; (80028f8 <HAL_UART_MspInit+0x90>)
 80028a8:	f043 0308 	orr.w	r3, r3, #8
 80028ac:	6313      	str	r3, [r2, #48]	; 0x30
 80028ae:	4b12      	ldr	r3, [pc, #72]	; (80028f8 <HAL_UART_MspInit+0x90>)
 80028b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b2:	f003 0308 	and.w	r3, r3, #8
 80028b6:	60fb      	str	r3, [r7, #12]
 80028b8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80028ba:	f44f 7340 	mov.w	r3, #768	; 0x300
 80028be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c0:	2302      	movs	r3, #2
 80028c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c4:	2300      	movs	r3, #0
 80028c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028c8:	2303      	movs	r3, #3
 80028ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80028cc:	2307      	movs	r3, #7
 80028ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80028d0:	f107 0314 	add.w	r3, r7, #20
 80028d4:	4619      	mov	r1, r3
 80028d6:	4809      	ldr	r0, [pc, #36]	; (80028fc <HAL_UART_MspInit+0x94>)
 80028d8:	f001 f962 	bl	8003ba0 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80028dc:	2200      	movs	r2, #0
 80028de:	2100      	movs	r1, #0
 80028e0:	2027      	movs	r0, #39	; 0x27
 80028e2:	f001 f894 	bl	8003a0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80028e6:	2027      	movs	r0, #39	; 0x27
 80028e8:	f001 f8ad 	bl	8003a46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80028ec:	bf00      	nop
 80028ee:	3728      	adds	r7, #40	; 0x28
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	40004800 	.word	0x40004800
 80028f8:	40023800 	.word	0x40023800
 80028fc:	40020c00 	.word	0x40020c00

08002900 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002904:	4b14      	ldr	r3, [pc, #80]	; (8002958 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002906:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800290a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800290c:	4b12      	ldr	r3, [pc, #72]	; (8002958 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800290e:	2206      	movs	r2, #6
 8002910:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002912:	4b11      	ldr	r3, [pc, #68]	; (8002958 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002914:	2202      	movs	r2, #2
 8002916:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002918:	4b0f      	ldr	r3, [pc, #60]	; (8002958 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800291a:	2200      	movs	r2, #0
 800291c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800291e:	4b0e      	ldr	r3, [pc, #56]	; (8002958 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002920:	2202      	movs	r2, #2
 8002922:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002924:	4b0c      	ldr	r3, [pc, #48]	; (8002958 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002926:	2201      	movs	r2, #1
 8002928:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800292a:	4b0b      	ldr	r3, [pc, #44]	; (8002958 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800292c:	2200      	movs	r2, #0
 800292e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002930:	4b09      	ldr	r3, [pc, #36]	; (8002958 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002932:	2200      	movs	r2, #0
 8002934:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8002936:	4b08      	ldr	r3, [pc, #32]	; (8002958 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002938:	2201      	movs	r2, #1
 800293a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800293c:	4b06      	ldr	r3, [pc, #24]	; (8002958 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800293e:	2200      	movs	r2, #0
 8002940:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8002942:	4805      	ldr	r0, [pc, #20]	; (8002958 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002944:	f001 fb24 	bl	8003f90 <HAL_PCD_Init>
 8002948:	4603      	mov	r3, r0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d001      	beq.n	8002952 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800294e:	f7ff fba5 	bl	800209c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002952:	bf00      	nop
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	2000052c 	.word	0x2000052c

0800295c <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b08a      	sub	sp, #40	; 0x28
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002964:	f107 0314 	add.w	r3, r7, #20
 8002968:	2200      	movs	r2, #0
 800296a:	601a      	str	r2, [r3, #0]
 800296c:	605a      	str	r2, [r3, #4]
 800296e:	609a      	str	r2, [r3, #8]
 8002970:	60da      	str	r2, [r3, #12]
 8002972:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800297c:	d141      	bne.n	8002a02 <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800297e:	4b23      	ldr	r3, [pc, #140]	; (8002a0c <HAL_PCD_MspInit+0xb0>)
 8002980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002982:	4a22      	ldr	r2, [pc, #136]	; (8002a0c <HAL_PCD_MspInit+0xb0>)
 8002984:	f043 0301 	orr.w	r3, r3, #1
 8002988:	6313      	str	r3, [r2, #48]	; 0x30
 800298a:	4b20      	ldr	r3, [pc, #128]	; (8002a0c <HAL_PCD_MspInit+0xb0>)
 800298c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800298e:	f003 0301 	and.w	r3, r3, #1
 8002992:	613b      	str	r3, [r7, #16]
 8002994:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002996:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800299a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800299c:	2302      	movs	r3, #2
 800299e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a0:	2300      	movs	r3, #0
 80029a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029a4:	2303      	movs	r3, #3
 80029a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80029a8:	230a      	movs	r3, #10
 80029aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029ac:	f107 0314 	add.w	r3, r7, #20
 80029b0:	4619      	mov	r1, r3
 80029b2:	4817      	ldr	r0, [pc, #92]	; (8002a10 <HAL_PCD_MspInit+0xb4>)
 80029b4:	f001 f8f4 	bl	8003ba0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80029b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80029bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029be:	2300      	movs	r3, #0
 80029c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c2:	2300      	movs	r3, #0
 80029c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80029c6:	f107 0314 	add.w	r3, r7, #20
 80029ca:	4619      	mov	r1, r3
 80029cc:	4810      	ldr	r0, [pc, #64]	; (8002a10 <HAL_PCD_MspInit+0xb4>)
 80029ce:	f001 f8e7 	bl	8003ba0 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80029d2:	4b0e      	ldr	r3, [pc, #56]	; (8002a0c <HAL_PCD_MspInit+0xb0>)
 80029d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029d6:	4a0d      	ldr	r2, [pc, #52]	; (8002a0c <HAL_PCD_MspInit+0xb0>)
 80029d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029dc:	6353      	str	r3, [r2, #52]	; 0x34
 80029de:	4b0b      	ldr	r3, [pc, #44]	; (8002a0c <HAL_PCD_MspInit+0xb0>)
 80029e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029e6:	60fb      	str	r3, [r7, #12]
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	4b08      	ldr	r3, [pc, #32]	; (8002a0c <HAL_PCD_MspInit+0xb0>)
 80029ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ee:	4a07      	ldr	r2, [pc, #28]	; (8002a0c <HAL_PCD_MspInit+0xb0>)
 80029f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029f4:	6453      	str	r3, [r2, #68]	; 0x44
 80029f6:	4b05      	ldr	r3, [pc, #20]	; (8002a0c <HAL_PCD_MspInit+0xb0>)
 80029f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029fe:	60bb      	str	r3, [r7, #8]
 8002a00:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8002a02:	bf00      	nop
 8002a04:	3728      	adds	r7, #40	; 0x28
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	40023800 	.word	0x40023800
 8002a10:	40020000 	.word	0x40020000

08002a14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002a14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a4c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a18:	480d      	ldr	r0, [pc, #52]	; (8002a50 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002a1a:	490e      	ldr	r1, [pc, #56]	; (8002a54 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002a1c:	4a0e      	ldr	r2, [pc, #56]	; (8002a58 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a20:	e002      	b.n	8002a28 <LoopCopyDataInit>

08002a22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a26:	3304      	adds	r3, #4

08002a28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a2c:	d3f9      	bcc.n	8002a22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a2e:	4a0b      	ldr	r2, [pc, #44]	; (8002a5c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002a30:	4c0b      	ldr	r4, [pc, #44]	; (8002a60 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002a32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a34:	e001      	b.n	8002a3a <LoopFillZerobss>

08002a36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a38:	3204      	adds	r2, #4

08002a3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a3c:	d3fb      	bcc.n	8002a36 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002a3e:	f7ff fc9f 	bl	8002380 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a42:	f005 f847 	bl	8007ad4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a46:	f7ff f851 	bl	8001aec <main>
  bx  lr    
 8002a4a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002a4c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002a50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a54:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8002a58:	0800ad24 	.word	0x0800ad24
  ldr r2, =_sbss
 8002a5c:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8002a60:	20000944 	.word	0x20000944

08002a64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a64:	e7fe      	b.n	8002a64 <ADC_IRQHandler>
	...

08002a68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	af00      	add	r7, sp, #0
  /* Configure Instruction cache through ART accelerator */ 
#if (ART_ACCLERATOR_ENABLE != 0)
  __HAL_FLASH_ART_ENABLE();
 8002a6c:	4b08      	ldr	r3, [pc, #32]	; (8002a90 <HAL_Init+0x28>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a07      	ldr	r2, [pc, #28]	; (8002a90 <HAL_Init+0x28>)
 8002a72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a76:	6013      	str	r3, [r2, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a78:	2003      	movs	r0, #3
 8002a7a:	f000 ffbd 	bl	80039f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a7e:	2000      	movs	r0, #0
 8002a80:	f000 f808 	bl	8002a94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a84:	f7ff fb10 	bl	80020a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a88:	2300      	movs	r3, #0
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	40023c00 	.word	0x40023c00

08002a94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a9c:	4b12      	ldr	r3, [pc, #72]	; (8002ae8 <HAL_InitTick+0x54>)
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	4b12      	ldr	r3, [pc, #72]	; (8002aec <HAL_InitTick+0x58>)
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002aaa:	fbb3 f3f1 	udiv	r3, r3, r1
 8002aae:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f000 ffd5 	bl	8003a62 <HAL_SYSTICK_Config>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d001      	beq.n	8002ac2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e00e      	b.n	8002ae0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2b0f      	cmp	r3, #15
 8002ac6:	d80a      	bhi.n	8002ade <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ac8:	2200      	movs	r2, #0
 8002aca:	6879      	ldr	r1, [r7, #4]
 8002acc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ad0:	f000 ff9d 	bl	8003a0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ad4:	4a06      	ldr	r2, [pc, #24]	; (8002af0 <HAL_InitTick+0x5c>)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ada:	2300      	movs	r3, #0
 8002adc:	e000      	b.n	8002ae0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	3708      	adds	r7, #8
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}
 8002ae8:	2000001c 	.word	0x2000001c
 8002aec:	20000024 	.word	0x20000024
 8002af0:	20000020 	.word	0x20000020

08002af4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002af4:	b480      	push	{r7}
 8002af6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002af8:	4b06      	ldr	r3, [pc, #24]	; (8002b14 <HAL_IncTick+0x20>)
 8002afa:	781b      	ldrb	r3, [r3, #0]
 8002afc:	461a      	mov	r2, r3
 8002afe:	4b06      	ldr	r3, [pc, #24]	; (8002b18 <HAL_IncTick+0x24>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4413      	add	r3, r2
 8002b04:	4a04      	ldr	r2, [pc, #16]	; (8002b18 <HAL_IncTick+0x24>)
 8002b06:	6013      	str	r3, [r2, #0]
}
 8002b08:	bf00      	nop
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr
 8002b12:	bf00      	nop
 8002b14:	20000024 	.word	0x20000024
 8002b18:	20000930 	.word	0x20000930

08002b1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	af00      	add	r7, sp, #0
  return uwTick;
 8002b20:	4b03      	ldr	r3, [pc, #12]	; (8002b30 <HAL_GetTick+0x14>)
 8002b22:	681b      	ldr	r3, [r3, #0]
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop
 8002b30:	20000930 	.word	0x20000930

08002b34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b084      	sub	sp, #16
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b3c:	f7ff ffee 	bl	8002b1c <HAL_GetTick>
 8002b40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b4c:	d005      	beq.n	8002b5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b4e:	4b0a      	ldr	r3, [pc, #40]	; (8002b78 <HAL_Delay+0x44>)
 8002b50:	781b      	ldrb	r3, [r3, #0]
 8002b52:	461a      	mov	r2, r3
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	4413      	add	r3, r2
 8002b58:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002b5a:	bf00      	nop
 8002b5c:	f7ff ffde 	bl	8002b1c <HAL_GetTick>
 8002b60:	4602      	mov	r2, r0
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	68fa      	ldr	r2, [r7, #12]
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d8f7      	bhi.n	8002b5c <HAL_Delay+0x28>
  {
  }
}
 8002b6c:	bf00      	nop
 8002b6e:	bf00      	nop
 8002b70:	3710      	adds	r7, #16
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	20000024 	.word	0x20000024

08002b7c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b084      	sub	sp, #16
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d101      	bne.n	8002b8e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e0ed      	b.n	8002d6a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d102      	bne.n	8002ba0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	f7fd fd5c 	bl	8000658 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f042 0201 	orr.w	r2, r2, #1
 8002bae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002bb0:	f7ff ffb4 	bl	8002b1c <HAL_GetTick>
 8002bb4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002bb6:	e012      	b.n	8002bde <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002bb8:	f7ff ffb0 	bl	8002b1c <HAL_GetTick>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	2b0a      	cmp	r3, #10
 8002bc4:	d90b      	bls.n	8002bde <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bca:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2205      	movs	r2, #5
 8002bd6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e0c5      	b.n	8002d6a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	f003 0301 	and.w	r3, r3, #1
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d0e5      	beq.n	8002bb8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f022 0202 	bic.w	r2, r2, #2
 8002bfa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002bfc:	f7ff ff8e 	bl	8002b1c <HAL_GetTick>
 8002c00:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002c02:	e012      	b.n	8002c2a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002c04:	f7ff ff8a 	bl	8002b1c <HAL_GetTick>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	1ad3      	subs	r3, r2, r3
 8002c0e:	2b0a      	cmp	r3, #10
 8002c10:	d90b      	bls.n	8002c2a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c16:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2205      	movs	r2, #5
 8002c22:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e09f      	b.n	8002d6a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	f003 0302 	and.w	r3, r3, #2
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d1e5      	bne.n	8002c04 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	7e1b      	ldrb	r3, [r3, #24]
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d108      	bne.n	8002c52 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002c4e:	601a      	str	r2, [r3, #0]
 8002c50:	e007      	b.n	8002c62 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c60:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	7e5b      	ldrb	r3, [r3, #25]
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d108      	bne.n	8002c7c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002c78:	601a      	str	r2, [r3, #0]
 8002c7a:	e007      	b.n	8002c8c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c8a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	7e9b      	ldrb	r3, [r3, #26]
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d108      	bne.n	8002ca6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f042 0220 	orr.w	r2, r2, #32
 8002ca2:	601a      	str	r2, [r3, #0]
 8002ca4:	e007      	b.n	8002cb6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f022 0220 	bic.w	r2, r2, #32
 8002cb4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	7edb      	ldrb	r3, [r3, #27]
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d108      	bne.n	8002cd0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f022 0210 	bic.w	r2, r2, #16
 8002ccc:	601a      	str	r2, [r3, #0]
 8002cce:	e007      	b.n	8002ce0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f042 0210 	orr.w	r2, r2, #16
 8002cde:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	7f1b      	ldrb	r3, [r3, #28]
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d108      	bne.n	8002cfa <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f042 0208 	orr.w	r2, r2, #8
 8002cf6:	601a      	str	r2, [r3, #0]
 8002cf8:	e007      	b.n	8002d0a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f022 0208 	bic.w	r2, r2, #8
 8002d08:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	7f5b      	ldrb	r3, [r3, #29]
 8002d0e:	2b01      	cmp	r3, #1
 8002d10:	d108      	bne.n	8002d24 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f042 0204 	orr.w	r2, r2, #4
 8002d20:	601a      	str	r2, [r3, #0]
 8002d22:	e007      	b.n	8002d34 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f022 0204 	bic.w	r2, r2, #4
 8002d32:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	689a      	ldr	r2, [r3, #8]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	68db      	ldr	r3, [r3, #12]
 8002d3c:	431a      	orrs	r2, r3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	691b      	ldr	r3, [r3, #16]
 8002d42:	431a      	orrs	r2, r3
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	695b      	ldr	r3, [r3, #20]
 8002d48:	ea42 0103 	orr.w	r1, r2, r3
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	1e5a      	subs	r2, r3, #1
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	430a      	orrs	r2, r1
 8002d58:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2201      	movs	r2, #1
 8002d64:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002d68:	2300      	movs	r3, #0
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3710      	adds	r7, #16
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
	...

08002d74 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b087      	sub	sp, #28
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d8a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002d8c:	7cfb      	ldrb	r3, [r7, #19]
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d003      	beq.n	8002d9a <HAL_CAN_ConfigFilter+0x26>
 8002d92:	7cfb      	ldrb	r3, [r7, #19]
 8002d94:	2b02      	cmp	r3, #2
 8002d96:	f040 80c7 	bne.w	8002f28 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a69      	ldr	r2, [pc, #420]	; (8002f44 <HAL_CAN_ConfigFilter+0x1d0>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d001      	beq.n	8002da8 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 8002da4:	4b68      	ldr	r3, [pc, #416]	; (8002f48 <HAL_CAN_ConfigFilter+0x1d4>)
 8002da6:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002dae:	f043 0201 	orr.w	r2, r3, #1
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	4a63      	ldr	r2, [pc, #396]	; (8002f48 <HAL_CAN_ConfigFilter+0x1d4>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d111      	bne.n	8002de4 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002dc6:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dda:	021b      	lsls	r3, r3, #8
 8002ddc:	431a      	orrs	r2, r3
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	695b      	ldr	r3, [r3, #20]
 8002de8:	f003 031f 	and.w	r3, r3, #31
 8002dec:	2201      	movs	r2, #1
 8002dee:	fa02 f303 	lsl.w	r3, r2, r3
 8002df2:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	43db      	mvns	r3, r3
 8002dfe:	401a      	ands	r2, r3
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	69db      	ldr	r3, [r3, #28]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d123      	bne.n	8002e56 <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	43db      	mvns	r3, r3
 8002e18:	401a      	ands	r2, r3
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002e2c:	683a      	ldr	r2, [r7, #0]
 8002e2e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002e30:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	3248      	adds	r2, #72	; 0x48
 8002e36:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002e4a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002e4c:	6979      	ldr	r1, [r7, #20]
 8002e4e:	3348      	adds	r3, #72	; 0x48
 8002e50:	00db      	lsls	r3, r3, #3
 8002e52:	440b      	add	r3, r1
 8002e54:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	69db      	ldr	r3, [r3, #28]
 8002e5a:	2b01      	cmp	r3, #1
 8002e5c:	d122      	bne.n	8002ea4 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	431a      	orrs	r2, r3
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002e7a:	683a      	ldr	r2, [r7, #0]
 8002e7c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002e7e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	3248      	adds	r2, #72	; 0x48
 8002e84:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	68db      	ldr	r3, [r3, #12]
 8002e92:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002e98:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002e9a:	6979      	ldr	r1, [r7, #20]
 8002e9c:	3348      	adds	r3, #72	; 0x48
 8002e9e:	00db      	lsls	r3, r3, #3
 8002ea0:	440b      	add	r3, r1
 8002ea2:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	699b      	ldr	r3, [r3, #24]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d109      	bne.n	8002ec0 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002eac:	697b      	ldr	r3, [r7, #20]
 8002eae:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	43db      	mvns	r3, r3
 8002eb6:	401a      	ands	r2, r3
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002ebe:	e007      	b.n	8002ed0 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	431a      	orrs	r2, r3
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	691b      	ldr	r3, [r3, #16]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d109      	bne.n	8002eec <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	43db      	mvns	r3, r3
 8002ee2:	401a      	ands	r2, r3
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002eea:	e007      	b.n	8002efc <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	431a      	orrs	r2, r3
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	6a1b      	ldr	r3, [r3, #32]
 8002f00:	2b01      	cmp	r3, #1
 8002f02:	d107      	bne.n	8002f14 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	431a      	orrs	r2, r3
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002f1a:	f023 0201 	bic.w	r2, r3, #1
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002f24:	2300      	movs	r3, #0
 8002f26:	e006      	b.n	8002f36 <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f2c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
  }
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	371c      	adds	r7, #28
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	40003400 	.word	0x40003400
 8002f48:	40006400 	.word	0x40006400

08002f4c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b084      	sub	sp, #16
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f5a:	b2db      	uxtb	r3, r3
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d12e      	bne.n	8002fbe <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2202      	movs	r2, #2
 8002f64:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f022 0201 	bic.w	r2, r2, #1
 8002f76:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002f78:	f7ff fdd0 	bl	8002b1c <HAL_GetTick>
 8002f7c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002f7e:	e012      	b.n	8002fa6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002f80:	f7ff fdcc 	bl	8002b1c <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	2b0a      	cmp	r3, #10
 8002f8c:	d90b      	bls.n	8002fa6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f92:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2205      	movs	r2, #5
 8002f9e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e012      	b.n	8002fcc <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	f003 0301 	and.w	r3, r3, #1
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d1e5      	bne.n	8002f80 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	e006      	b.n	8002fcc <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
  }
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	3710      	adds	r7, #16
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}

08002fd4 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b089      	sub	sp, #36	; 0x24
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	60f8      	str	r0, [r7, #12]
 8002fdc:	60b9      	str	r1, [r7, #8]
 8002fde:	607a      	str	r2, [r7, #4]
 8002fe0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fe8:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002ff2:	7ffb      	ldrb	r3, [r7, #31]
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d003      	beq.n	8003000 <HAL_CAN_AddTxMessage+0x2c>
 8002ff8:	7ffb      	ldrb	r3, [r7, #31]
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	f040 80b8 	bne.w	8003170 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003000:	69bb      	ldr	r3, [r7, #24]
 8003002:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003006:	2b00      	cmp	r3, #0
 8003008:	d10a      	bne.n	8003020 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800300a:	69bb      	ldr	r3, [r7, #24]
 800300c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003010:	2b00      	cmp	r3, #0
 8003012:	d105      	bne.n	8003020 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003014:	69bb      	ldr	r3, [r7, #24]
 8003016:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800301a:	2b00      	cmp	r3, #0
 800301c:	f000 80a0 	beq.w	8003160 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003020:	69bb      	ldr	r3, [r7, #24]
 8003022:	0e1b      	lsrs	r3, r3, #24
 8003024:	f003 0303 	and.w	r3, r3, #3
 8003028:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	2b02      	cmp	r3, #2
 800302e:	d907      	bls.n	8003040 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003034:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	e09e      	b.n	800317e <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003040:	2201      	movs	r2, #1
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	409a      	lsls	r2, r3
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	689b      	ldr	r3, [r3, #8]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d10d      	bne.n	800306e <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800305c:	68f9      	ldr	r1, [r7, #12]
 800305e:	6809      	ldr	r1, [r1, #0]
 8003060:	431a      	orrs	r2, r3
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	3318      	adds	r3, #24
 8003066:	011b      	lsls	r3, r3, #4
 8003068:	440b      	add	r3, r1
 800306a:	601a      	str	r2, [r3, #0]
 800306c:	e00f      	b.n	800308e <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003078:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800307e:	68f9      	ldr	r1, [r7, #12]
 8003080:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003082:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	3318      	adds	r3, #24
 8003088:	011b      	lsls	r3, r3, #4
 800308a:	440b      	add	r3, r1
 800308c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	6819      	ldr	r1, [r3, #0]
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	691a      	ldr	r2, [r3, #16]
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	3318      	adds	r3, #24
 800309a:	011b      	lsls	r3, r3, #4
 800309c:	440b      	add	r3, r1
 800309e:	3304      	adds	r3, #4
 80030a0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	7d1b      	ldrb	r3, [r3, #20]
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d111      	bne.n	80030ce <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	3318      	adds	r3, #24
 80030b2:	011b      	lsls	r3, r3, #4
 80030b4:	4413      	add	r3, r2
 80030b6:	3304      	adds	r3, #4
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	68fa      	ldr	r2, [r7, #12]
 80030bc:	6811      	ldr	r1, [r2, #0]
 80030be:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	3318      	adds	r3, #24
 80030c6:	011b      	lsls	r3, r3, #4
 80030c8:	440b      	add	r3, r1
 80030ca:	3304      	adds	r3, #4
 80030cc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	3307      	adds	r3, #7
 80030d2:	781b      	ldrb	r3, [r3, #0]
 80030d4:	061a      	lsls	r2, r3, #24
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	3306      	adds	r3, #6
 80030da:	781b      	ldrb	r3, [r3, #0]
 80030dc:	041b      	lsls	r3, r3, #16
 80030de:	431a      	orrs	r2, r3
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	3305      	adds	r3, #5
 80030e4:	781b      	ldrb	r3, [r3, #0]
 80030e6:	021b      	lsls	r3, r3, #8
 80030e8:	4313      	orrs	r3, r2
 80030ea:	687a      	ldr	r2, [r7, #4]
 80030ec:	3204      	adds	r2, #4
 80030ee:	7812      	ldrb	r2, [r2, #0]
 80030f0:	4610      	mov	r0, r2
 80030f2:	68fa      	ldr	r2, [r7, #12]
 80030f4:	6811      	ldr	r1, [r2, #0]
 80030f6:	ea43 0200 	orr.w	r2, r3, r0
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	011b      	lsls	r3, r3, #4
 80030fe:	440b      	add	r3, r1
 8003100:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003104:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	3303      	adds	r3, #3
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	061a      	lsls	r2, r3, #24
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	3302      	adds	r3, #2
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	041b      	lsls	r3, r3, #16
 8003116:	431a      	orrs	r2, r3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	3301      	adds	r3, #1
 800311c:	781b      	ldrb	r3, [r3, #0]
 800311e:	021b      	lsls	r3, r3, #8
 8003120:	4313      	orrs	r3, r2
 8003122:	687a      	ldr	r2, [r7, #4]
 8003124:	7812      	ldrb	r2, [r2, #0]
 8003126:	4610      	mov	r0, r2
 8003128:	68fa      	ldr	r2, [r7, #12]
 800312a:	6811      	ldr	r1, [r2, #0]
 800312c:	ea43 0200 	orr.w	r2, r3, r0
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	011b      	lsls	r3, r3, #4
 8003134:	440b      	add	r3, r1
 8003136:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800313a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	3318      	adds	r3, #24
 8003144:	011b      	lsls	r3, r3, #4
 8003146:	4413      	add	r3, r2
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	68fa      	ldr	r2, [r7, #12]
 800314c:	6811      	ldr	r1, [r2, #0]
 800314e:	f043 0201 	orr.w	r2, r3, #1
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	3318      	adds	r3, #24
 8003156:	011b      	lsls	r3, r3, #4
 8003158:	440b      	add	r3, r1
 800315a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800315c:	2300      	movs	r3, #0
 800315e:	e00e      	b.n	800317e <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003164:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e006      	b.n	800317e <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003174:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800317c:	2301      	movs	r3, #1
  }
}
 800317e:	4618      	mov	r0, r3
 8003180:	3724      	adds	r7, #36	; 0x24
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr

0800318a <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800318a:	b480      	push	{r7}
 800318c:	b087      	sub	sp, #28
 800318e:	af00      	add	r7, sp, #0
 8003190:	60f8      	str	r0, [r7, #12]
 8003192:	60b9      	str	r1, [r7, #8]
 8003194:	607a      	str	r2, [r7, #4]
 8003196:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800319e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80031a0:	7dfb      	ldrb	r3, [r7, #23]
 80031a2:	2b01      	cmp	r3, #1
 80031a4:	d003      	beq.n	80031ae <HAL_CAN_GetRxMessage+0x24>
 80031a6:	7dfb      	ldrb	r3, [r7, #23]
 80031a8:	2b02      	cmp	r3, #2
 80031aa:	f040 80f3 	bne.w	8003394 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d10e      	bne.n	80031d2 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	68db      	ldr	r3, [r3, #12]
 80031ba:	f003 0303 	and.w	r3, r3, #3
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d116      	bne.n	80031f0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80031ce:	2301      	movs	r3, #1
 80031d0:	e0e7      	b.n	80033a2 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	691b      	ldr	r3, [r3, #16]
 80031d8:	f003 0303 	and.w	r3, r3, #3
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d107      	bne.n	80031f0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e0d8      	b.n	80033a2 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681a      	ldr	r2, [r3, #0]
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	331b      	adds	r3, #27
 80031f8:	011b      	lsls	r3, r3, #4
 80031fa:	4413      	add	r3, r2
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 0204 	and.w	r2, r3, #4
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d10c      	bne.n	8003228 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	331b      	adds	r3, #27
 8003216:	011b      	lsls	r3, r3, #4
 8003218:	4413      	add	r3, r2
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	0d5b      	lsrs	r3, r3, #21
 800321e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	601a      	str	r2, [r3, #0]
 8003226:	e00b      	b.n	8003240 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	331b      	adds	r3, #27
 8003230:	011b      	lsls	r3, r3, #4
 8003232:	4413      	add	r3, r2
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	08db      	lsrs	r3, r3, #3
 8003238:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	331b      	adds	r3, #27
 8003248:	011b      	lsls	r3, r3, #4
 800324a:	4413      	add	r3, r2
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 0202 	and.w	r2, r3, #2
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	331b      	adds	r3, #27
 800325e:	011b      	lsls	r3, r3, #4
 8003260:	4413      	add	r3, r2
 8003262:	3304      	adds	r3, #4
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f003 020f 	and.w	r2, r3, #15
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681a      	ldr	r2, [r3, #0]
 8003272:	68bb      	ldr	r3, [r7, #8]
 8003274:	331b      	adds	r3, #27
 8003276:	011b      	lsls	r3, r3, #4
 8003278:	4413      	add	r3, r2
 800327a:	3304      	adds	r3, #4
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	0a1b      	lsrs	r3, r3, #8
 8003280:	b2da      	uxtb	r2, r3
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	331b      	adds	r3, #27
 800328e:	011b      	lsls	r3, r3, #4
 8003290:	4413      	add	r3, r2
 8003292:	3304      	adds	r3, #4
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	0c1b      	lsrs	r3, r3, #16
 8003298:	b29a      	uxth	r2, r3
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681a      	ldr	r2, [r3, #0]
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	011b      	lsls	r3, r3, #4
 80032a6:	4413      	add	r3, r2
 80032a8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	b2da      	uxtb	r2, r3
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	011b      	lsls	r3, r3, #4
 80032bc:	4413      	add	r3, r2
 80032be:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	0a1a      	lsrs	r2, r3, #8
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	3301      	adds	r3, #1
 80032ca:	b2d2      	uxtb	r2, r2
 80032cc:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681a      	ldr	r2, [r3, #0]
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	011b      	lsls	r3, r3, #4
 80032d6:	4413      	add	r3, r2
 80032d8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	0c1a      	lsrs	r2, r3, #16
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	3302      	adds	r3, #2
 80032e4:	b2d2      	uxtb	r2, r2
 80032e6:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681a      	ldr	r2, [r3, #0]
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	011b      	lsls	r3, r3, #4
 80032f0:	4413      	add	r3, r2
 80032f2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	0e1a      	lsrs	r2, r3, #24
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	3303      	adds	r3, #3
 80032fe:	b2d2      	uxtb	r2, r2
 8003300:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	011b      	lsls	r3, r3, #4
 800330a:	4413      	add	r3, r2
 800330c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003310:	681a      	ldr	r2, [r3, #0]
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	3304      	adds	r3, #4
 8003316:	b2d2      	uxtb	r2, r2
 8003318:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	011b      	lsls	r3, r3, #4
 8003322:	4413      	add	r3, r2
 8003324:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	0a1a      	lsrs	r2, r3, #8
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	3305      	adds	r3, #5
 8003330:	b2d2      	uxtb	r2, r2
 8003332:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	011b      	lsls	r3, r3, #4
 800333c:	4413      	add	r3, r2
 800333e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	0c1a      	lsrs	r2, r3, #16
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	3306      	adds	r3, #6
 800334a:	b2d2      	uxtb	r2, r2
 800334c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	011b      	lsls	r3, r3, #4
 8003356:	4413      	add	r3, r2
 8003358:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	0e1a      	lsrs	r2, r3, #24
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	3307      	adds	r3, #7
 8003364:	b2d2      	uxtb	r2, r2
 8003366:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d108      	bne.n	8003380 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	68da      	ldr	r2, [r3, #12]
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f042 0220 	orr.w	r2, r2, #32
 800337c:	60da      	str	r2, [r3, #12]
 800337e:	e007      	b.n	8003390 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	691a      	ldr	r2, [r3, #16]
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f042 0220 	orr.w	r2, r2, #32
 800338e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003390:	2300      	movs	r3, #0
 8003392:	e006      	b.n	80033a2 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003398:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
  }
}
 80033a2:	4618      	mov	r0, r3
 80033a4:	371c      	adds	r7, #28
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr

080033ae <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80033ae:	b480      	push	{r7}
 80033b0:	b085      	sub	sp, #20
 80033b2:	af00      	add	r7, sp, #0
 80033b4:	6078      	str	r0, [r7, #4]
 80033b6:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033be:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80033c0:	7bfb      	ldrb	r3, [r7, #15]
 80033c2:	2b01      	cmp	r3, #1
 80033c4:	d002      	beq.n	80033cc <HAL_CAN_ActivateNotification+0x1e>
 80033c6:	7bfb      	ldrb	r3, [r7, #15]
 80033c8:	2b02      	cmp	r3, #2
 80033ca:	d109      	bne.n	80033e0 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	6959      	ldr	r1, [r3, #20]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	683a      	ldr	r2, [r7, #0]
 80033d8:	430a      	orrs	r2, r1
 80033da:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80033dc:	2300      	movs	r3, #0
 80033de:	e006      	b.n	80033ee <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
  }
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3714      	adds	r7, #20
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr

080033fa <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80033fa:	b580      	push	{r7, lr}
 80033fc:	b08a      	sub	sp, #40	; 0x28
 80033fe:	af00      	add	r7, sp, #0
 8003400:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003402:	2300      	movs	r3, #0
 8003404:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	695b      	ldr	r3, [r3, #20]
 800340c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	68db      	ldr	r3, [r3, #12]
 8003424:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	691b      	ldr	r3, [r3, #16]
 800342c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	699b      	ldr	r3, [r3, #24]
 8003434:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003436:	6a3b      	ldr	r3, [r7, #32]
 8003438:	f003 0301 	and.w	r3, r3, #1
 800343c:	2b00      	cmp	r3, #0
 800343e:	d07c      	beq.n	800353a <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003440:	69bb      	ldr	r3, [r7, #24]
 8003442:	f003 0301 	and.w	r3, r3, #1
 8003446:	2b00      	cmp	r3, #0
 8003448:	d023      	beq.n	8003492 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	2201      	movs	r2, #1
 8003450:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	f003 0302 	and.w	r3, r3, #2
 8003458:	2b00      	cmp	r3, #0
 800345a:	d003      	beq.n	8003464 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800345c:	6878      	ldr	r0, [r7, #4]
 800345e:	f000 f983 	bl	8003768 <HAL_CAN_TxMailbox0CompleteCallback>
 8003462:	e016      	b.n	8003492 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003464:	69bb      	ldr	r3, [r7, #24]
 8003466:	f003 0304 	and.w	r3, r3, #4
 800346a:	2b00      	cmp	r3, #0
 800346c:	d004      	beq.n	8003478 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800346e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003470:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003474:	627b      	str	r3, [r7, #36]	; 0x24
 8003476:	e00c      	b.n	8003492 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003478:	69bb      	ldr	r3, [r7, #24]
 800347a:	f003 0308 	and.w	r3, r3, #8
 800347e:	2b00      	cmp	r3, #0
 8003480:	d004      	beq.n	800348c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003484:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003488:	627b      	str	r3, [r7, #36]	; 0x24
 800348a:	e002      	b.n	8003492 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	f000 f989 	bl	80037a4 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003492:	69bb      	ldr	r3, [r7, #24]
 8003494:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003498:	2b00      	cmp	r3, #0
 800349a:	d024      	beq.n	80034e6 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80034a4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80034a6:	69bb      	ldr	r3, [r7, #24]
 80034a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d003      	beq.n	80034b8 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80034b0:	6878      	ldr	r0, [r7, #4]
 80034b2:	f000 f963 	bl	800377c <HAL_CAN_TxMailbox1CompleteCallback>
 80034b6:	e016      	b.n	80034e6 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80034b8:	69bb      	ldr	r3, [r7, #24]
 80034ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d004      	beq.n	80034cc <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80034c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034c4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80034c8:	627b      	str	r3, [r7, #36]	; 0x24
 80034ca:	e00c      	b.n	80034e6 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80034cc:	69bb      	ldr	r3, [r7, #24]
 80034ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d004      	beq.n	80034e0 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80034d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80034dc:	627b      	str	r3, [r7, #36]	; 0x24
 80034de:	e002      	b.n	80034e6 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	f000 f969 	bl	80037b8 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80034e6:	69bb      	ldr	r3, [r7, #24]
 80034e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d024      	beq.n	800353a <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80034f8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80034fa:	69bb      	ldr	r3, [r7, #24]
 80034fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003500:	2b00      	cmp	r3, #0
 8003502:	d003      	beq.n	800350c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003504:	6878      	ldr	r0, [r7, #4]
 8003506:	f000 f943 	bl	8003790 <HAL_CAN_TxMailbox2CompleteCallback>
 800350a:	e016      	b.n	800353a <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003512:	2b00      	cmp	r3, #0
 8003514:	d004      	beq.n	8003520 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003518:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800351c:	627b      	str	r3, [r7, #36]	; 0x24
 800351e:	e00c      	b.n	800353a <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003520:	69bb      	ldr	r3, [r7, #24]
 8003522:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003526:	2b00      	cmp	r3, #0
 8003528:	d004      	beq.n	8003534 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800352a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800352c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003530:	627b      	str	r3, [r7, #36]	; 0x24
 8003532:	e002      	b.n	800353a <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003534:	6878      	ldr	r0, [r7, #4]
 8003536:	f000 f949 	bl	80037cc <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800353a:	6a3b      	ldr	r3, [r7, #32]
 800353c:	f003 0308 	and.w	r3, r3, #8
 8003540:	2b00      	cmp	r3, #0
 8003542:	d00c      	beq.n	800355e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	f003 0310 	and.w	r3, r3, #16
 800354a:	2b00      	cmp	r3, #0
 800354c:	d007      	beq.n	800355e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800354e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003550:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003554:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	2210      	movs	r2, #16
 800355c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800355e:	6a3b      	ldr	r3, [r7, #32]
 8003560:	f003 0304 	and.w	r3, r3, #4
 8003564:	2b00      	cmp	r3, #0
 8003566:	d00b      	beq.n	8003580 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	f003 0308 	and.w	r3, r3, #8
 800356e:	2b00      	cmp	r3, #0
 8003570:	d006      	beq.n	8003580 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	2208      	movs	r2, #8
 8003578:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f000 f930 	bl	80037e0 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003580:	6a3b      	ldr	r3, [r7, #32]
 8003582:	f003 0302 	and.w	r3, r3, #2
 8003586:	2b00      	cmp	r3, #0
 8003588:	d009      	beq.n	800359e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	f003 0303 	and.w	r3, r3, #3
 8003594:	2b00      	cmp	r3, #0
 8003596:	d002      	beq.n	800359e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003598:	6878      	ldr	r0, [r7, #4]
 800359a:	f7fe fd6d 	bl	8002078 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800359e:	6a3b      	ldr	r3, [r7, #32]
 80035a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d00c      	beq.n	80035c2 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	f003 0310 	and.w	r3, r3, #16
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d007      	beq.n	80035c2 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80035b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80035b8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	2210      	movs	r2, #16
 80035c0:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80035c2:	6a3b      	ldr	r3, [r7, #32]
 80035c4:	f003 0320 	and.w	r3, r3, #32
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d00b      	beq.n	80035e4 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	f003 0308 	and.w	r3, r3, #8
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d006      	beq.n	80035e4 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	2208      	movs	r2, #8
 80035dc:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f000 f912 	bl	8003808 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80035e4:	6a3b      	ldr	r3, [r7, #32]
 80035e6:	f003 0310 	and.w	r3, r3, #16
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d009      	beq.n	8003602 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	691b      	ldr	r3, [r3, #16]
 80035f4:	f003 0303 	and.w	r3, r3, #3
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d002      	beq.n	8003602 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80035fc:	6878      	ldr	r0, [r7, #4]
 80035fe:	f000 f8f9 	bl	80037f4 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003602:	6a3b      	ldr	r3, [r7, #32]
 8003604:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003608:	2b00      	cmp	r3, #0
 800360a:	d00b      	beq.n	8003624 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800360c:	69fb      	ldr	r3, [r7, #28]
 800360e:	f003 0310 	and.w	r3, r3, #16
 8003612:	2b00      	cmp	r3, #0
 8003614:	d006      	beq.n	8003624 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	2210      	movs	r2, #16
 800361c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	f000 f8fc 	bl	800381c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003624:	6a3b      	ldr	r3, [r7, #32]
 8003626:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800362a:	2b00      	cmp	r3, #0
 800362c:	d00b      	beq.n	8003646 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800362e:	69fb      	ldr	r3, [r7, #28]
 8003630:	f003 0308 	and.w	r3, r3, #8
 8003634:	2b00      	cmp	r3, #0
 8003636:	d006      	beq.n	8003646 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	2208      	movs	r2, #8
 800363e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	f000 f8f5 	bl	8003830 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003646:	6a3b      	ldr	r3, [r7, #32]
 8003648:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800364c:	2b00      	cmp	r3, #0
 800364e:	d07b      	beq.n	8003748 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003650:	69fb      	ldr	r3, [r7, #28]
 8003652:	f003 0304 	and.w	r3, r3, #4
 8003656:	2b00      	cmp	r3, #0
 8003658:	d072      	beq.n	8003740 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800365a:	6a3b      	ldr	r3, [r7, #32]
 800365c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003660:	2b00      	cmp	r3, #0
 8003662:	d008      	beq.n	8003676 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800366a:	2b00      	cmp	r3, #0
 800366c:	d003      	beq.n	8003676 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800366e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003670:	f043 0301 	orr.w	r3, r3, #1
 8003674:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003676:	6a3b      	ldr	r3, [r7, #32]
 8003678:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800367c:	2b00      	cmp	r3, #0
 800367e:	d008      	beq.n	8003692 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003686:	2b00      	cmp	r3, #0
 8003688:	d003      	beq.n	8003692 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800368a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800368c:	f043 0302 	orr.w	r3, r3, #2
 8003690:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003692:	6a3b      	ldr	r3, [r7, #32]
 8003694:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003698:	2b00      	cmp	r3, #0
 800369a:	d008      	beq.n	80036ae <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d003      	beq.n	80036ae <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80036a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a8:	f043 0304 	orr.w	r3, r3, #4
 80036ac:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80036ae:	6a3b      	ldr	r3, [r7, #32]
 80036b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d043      	beq.n	8003740 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d03e      	beq.n	8003740 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80036c8:	2b60      	cmp	r3, #96	; 0x60
 80036ca:	d02b      	beq.n	8003724 <HAL_CAN_IRQHandler+0x32a>
 80036cc:	2b60      	cmp	r3, #96	; 0x60
 80036ce:	d82e      	bhi.n	800372e <HAL_CAN_IRQHandler+0x334>
 80036d0:	2b50      	cmp	r3, #80	; 0x50
 80036d2:	d022      	beq.n	800371a <HAL_CAN_IRQHandler+0x320>
 80036d4:	2b50      	cmp	r3, #80	; 0x50
 80036d6:	d82a      	bhi.n	800372e <HAL_CAN_IRQHandler+0x334>
 80036d8:	2b40      	cmp	r3, #64	; 0x40
 80036da:	d019      	beq.n	8003710 <HAL_CAN_IRQHandler+0x316>
 80036dc:	2b40      	cmp	r3, #64	; 0x40
 80036de:	d826      	bhi.n	800372e <HAL_CAN_IRQHandler+0x334>
 80036e0:	2b30      	cmp	r3, #48	; 0x30
 80036e2:	d010      	beq.n	8003706 <HAL_CAN_IRQHandler+0x30c>
 80036e4:	2b30      	cmp	r3, #48	; 0x30
 80036e6:	d822      	bhi.n	800372e <HAL_CAN_IRQHandler+0x334>
 80036e8:	2b10      	cmp	r3, #16
 80036ea:	d002      	beq.n	80036f2 <HAL_CAN_IRQHandler+0x2f8>
 80036ec:	2b20      	cmp	r3, #32
 80036ee:	d005      	beq.n	80036fc <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80036f0:	e01d      	b.n	800372e <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80036f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f4:	f043 0308 	orr.w	r3, r3, #8
 80036f8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80036fa:	e019      	b.n	8003730 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80036fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036fe:	f043 0310 	orr.w	r3, r3, #16
 8003702:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003704:	e014      	b.n	8003730 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003708:	f043 0320 	orr.w	r3, r3, #32
 800370c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800370e:	e00f      	b.n	8003730 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003712:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003716:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003718:	e00a      	b.n	8003730 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800371a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800371c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003720:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003722:	e005      	b.n	8003730 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003726:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800372a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800372c:	e000      	b.n	8003730 <HAL_CAN_IRQHandler+0x336>
            break;
 800372e:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	699a      	ldr	r2, [r3, #24]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800373e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	2204      	movs	r2, #4
 8003746:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800374a:	2b00      	cmp	r3, #0
 800374c:	d008      	beq.n	8003760 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003754:	431a      	orrs	r2, r3
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f000 f872 	bl	8003844 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003760:	bf00      	nop
 8003762:	3728      	adds	r7, #40	; 0x28
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}

08003768 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003768:	b480      	push	{r7}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003770:	bf00      	nop
 8003772:	370c      	adds	r7, #12
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr

0800377c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003784:	bf00      	nop
 8003786:	370c      	adds	r7, #12
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr

08003790 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003790:	b480      	push	{r7}
 8003792:	b083      	sub	sp, #12
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003798:	bf00      	nop
 800379a:	370c      	adds	r7, #12
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr

080037a4 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b083      	sub	sp, #12
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80037ac:	bf00      	nop
 80037ae:	370c      	adds	r7, #12
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr

080037b8 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80037c0:	bf00      	nop
 80037c2:	370c      	adds	r7, #12
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr

080037cc <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b083      	sub	sp, #12
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80037d4:	bf00      	nop
 80037d6:	370c      	adds	r7, #12
 80037d8:	46bd      	mov	sp, r7
 80037da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037de:	4770      	bx	lr

080037e0 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b083      	sub	sp, #12
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80037e8:	bf00      	nop
 80037ea:	370c      	adds	r7, #12
 80037ec:	46bd      	mov	sp, r7
 80037ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f2:	4770      	bx	lr

080037f4 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b083      	sub	sp, #12
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80037fc:	bf00      	nop
 80037fe:	370c      	adds	r7, #12
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr

08003808 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003808:	b480      	push	{r7}
 800380a:	b083      	sub	sp, #12
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003810:	bf00      	nop
 8003812:	370c      	adds	r7, #12
 8003814:	46bd      	mov	sp, r7
 8003816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381a:	4770      	bx	lr

0800381c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800381c:	b480      	push	{r7}
 800381e:	b083      	sub	sp, #12
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003824:	bf00      	nop
 8003826:	370c      	adds	r7, #12
 8003828:	46bd      	mov	sp, r7
 800382a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382e:	4770      	bx	lr

08003830 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003830:	b480      	push	{r7}
 8003832:	b083      	sub	sp, #12
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003838:	bf00      	nop
 800383a:	370c      	adds	r7, #12
 800383c:	46bd      	mov	sp, r7
 800383e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003842:	4770      	bx	lr

08003844 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003844:	b480      	push	{r7}
 8003846:	b083      	sub	sp, #12
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800384c:	bf00      	nop
 800384e:	370c      	adds	r7, #12
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr

08003858 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003858:	b480      	push	{r7}
 800385a:	b085      	sub	sp, #20
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	f003 0307 	and.w	r3, r3, #7
 8003866:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003868:	4b0b      	ldr	r3, [pc, #44]	; (8003898 <__NVIC_SetPriorityGrouping+0x40>)
 800386a:	68db      	ldr	r3, [r3, #12]
 800386c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800386e:	68ba      	ldr	r2, [r7, #8]
 8003870:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003874:	4013      	ands	r3, r2
 8003876:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003880:	4b06      	ldr	r3, [pc, #24]	; (800389c <__NVIC_SetPriorityGrouping+0x44>)
 8003882:	4313      	orrs	r3, r2
 8003884:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003886:	4a04      	ldr	r2, [pc, #16]	; (8003898 <__NVIC_SetPriorityGrouping+0x40>)
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	60d3      	str	r3, [r2, #12]
}
 800388c:	bf00      	nop
 800388e:	3714      	adds	r7, #20
 8003890:	46bd      	mov	sp, r7
 8003892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003896:	4770      	bx	lr
 8003898:	e000ed00 	.word	0xe000ed00
 800389c:	05fa0000 	.word	0x05fa0000

080038a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80038a0:	b480      	push	{r7}
 80038a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038a4:	4b04      	ldr	r3, [pc, #16]	; (80038b8 <__NVIC_GetPriorityGrouping+0x18>)
 80038a6:	68db      	ldr	r3, [r3, #12]
 80038a8:	0a1b      	lsrs	r3, r3, #8
 80038aa:	f003 0307 	and.w	r3, r3, #7
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr
 80038b8:	e000ed00 	.word	0xe000ed00

080038bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038bc:	b480      	push	{r7}
 80038be:	b083      	sub	sp, #12
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	4603      	mov	r3, r0
 80038c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	db0b      	blt.n	80038e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038ce:	79fb      	ldrb	r3, [r7, #7]
 80038d0:	f003 021f 	and.w	r2, r3, #31
 80038d4:	4907      	ldr	r1, [pc, #28]	; (80038f4 <__NVIC_EnableIRQ+0x38>)
 80038d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038da:	095b      	lsrs	r3, r3, #5
 80038dc:	2001      	movs	r0, #1
 80038de:	fa00 f202 	lsl.w	r2, r0, r2
 80038e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80038e6:	bf00      	nop
 80038e8:	370c      	adds	r7, #12
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr
 80038f2:	bf00      	nop
 80038f4:	e000e100 	.word	0xe000e100

080038f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b083      	sub	sp, #12
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	4603      	mov	r3, r0
 8003900:	6039      	str	r1, [r7, #0]
 8003902:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003904:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003908:	2b00      	cmp	r3, #0
 800390a:	db0a      	blt.n	8003922 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	b2da      	uxtb	r2, r3
 8003910:	490c      	ldr	r1, [pc, #48]	; (8003944 <__NVIC_SetPriority+0x4c>)
 8003912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003916:	0112      	lsls	r2, r2, #4
 8003918:	b2d2      	uxtb	r2, r2
 800391a:	440b      	add	r3, r1
 800391c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003920:	e00a      	b.n	8003938 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	b2da      	uxtb	r2, r3
 8003926:	4908      	ldr	r1, [pc, #32]	; (8003948 <__NVIC_SetPriority+0x50>)
 8003928:	79fb      	ldrb	r3, [r7, #7]
 800392a:	f003 030f 	and.w	r3, r3, #15
 800392e:	3b04      	subs	r3, #4
 8003930:	0112      	lsls	r2, r2, #4
 8003932:	b2d2      	uxtb	r2, r2
 8003934:	440b      	add	r3, r1
 8003936:	761a      	strb	r2, [r3, #24]
}
 8003938:	bf00      	nop
 800393a:	370c      	adds	r7, #12
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr
 8003944:	e000e100 	.word	0xe000e100
 8003948:	e000ed00 	.word	0xe000ed00

0800394c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800394c:	b480      	push	{r7}
 800394e:	b089      	sub	sp, #36	; 0x24
 8003950:	af00      	add	r7, sp, #0
 8003952:	60f8      	str	r0, [r7, #12]
 8003954:	60b9      	str	r1, [r7, #8]
 8003956:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	f003 0307 	and.w	r3, r3, #7
 800395e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	f1c3 0307 	rsb	r3, r3, #7
 8003966:	2b04      	cmp	r3, #4
 8003968:	bf28      	it	cs
 800396a:	2304      	movcs	r3, #4
 800396c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	3304      	adds	r3, #4
 8003972:	2b06      	cmp	r3, #6
 8003974:	d902      	bls.n	800397c <NVIC_EncodePriority+0x30>
 8003976:	69fb      	ldr	r3, [r7, #28]
 8003978:	3b03      	subs	r3, #3
 800397a:	e000      	b.n	800397e <NVIC_EncodePriority+0x32>
 800397c:	2300      	movs	r3, #0
 800397e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003980:	f04f 32ff 	mov.w	r2, #4294967295
 8003984:	69bb      	ldr	r3, [r7, #24]
 8003986:	fa02 f303 	lsl.w	r3, r2, r3
 800398a:	43da      	mvns	r2, r3
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	401a      	ands	r2, r3
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003994:	f04f 31ff 	mov.w	r1, #4294967295
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	fa01 f303 	lsl.w	r3, r1, r3
 800399e:	43d9      	mvns	r1, r3
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039a4:	4313      	orrs	r3, r2
         );
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3724      	adds	r7, #36	; 0x24
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr
	...

080039b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	3b01      	subs	r3, #1
 80039c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80039c4:	d301      	bcc.n	80039ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80039c6:	2301      	movs	r3, #1
 80039c8:	e00f      	b.n	80039ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80039ca:	4a0a      	ldr	r2, [pc, #40]	; (80039f4 <SysTick_Config+0x40>)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	3b01      	subs	r3, #1
 80039d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80039d2:	210f      	movs	r1, #15
 80039d4:	f04f 30ff 	mov.w	r0, #4294967295
 80039d8:	f7ff ff8e 	bl	80038f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80039dc:	4b05      	ldr	r3, [pc, #20]	; (80039f4 <SysTick_Config+0x40>)
 80039de:	2200      	movs	r2, #0
 80039e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80039e2:	4b04      	ldr	r3, [pc, #16]	; (80039f4 <SysTick_Config+0x40>)
 80039e4:	2207      	movs	r2, #7
 80039e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80039e8:	2300      	movs	r3, #0
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	3708      	adds	r7, #8
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	e000e010 	.word	0xe000e010

080039f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a00:	6878      	ldr	r0, [r7, #4]
 8003a02:	f7ff ff29 	bl	8003858 <__NVIC_SetPriorityGrouping>
}
 8003a06:	bf00      	nop
 8003a08:	3708      	adds	r7, #8
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}

08003a0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a0e:	b580      	push	{r7, lr}
 8003a10:	b086      	sub	sp, #24
 8003a12:	af00      	add	r7, sp, #0
 8003a14:	4603      	mov	r3, r0
 8003a16:	60b9      	str	r1, [r7, #8]
 8003a18:	607a      	str	r2, [r7, #4]
 8003a1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a20:	f7ff ff3e 	bl	80038a0 <__NVIC_GetPriorityGrouping>
 8003a24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a26:	687a      	ldr	r2, [r7, #4]
 8003a28:	68b9      	ldr	r1, [r7, #8]
 8003a2a:	6978      	ldr	r0, [r7, #20]
 8003a2c:	f7ff ff8e 	bl	800394c <NVIC_EncodePriority>
 8003a30:	4602      	mov	r2, r0
 8003a32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a36:	4611      	mov	r1, r2
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f7ff ff5d 	bl	80038f8 <__NVIC_SetPriority>
}
 8003a3e:	bf00      	nop
 8003a40:	3718      	adds	r7, #24
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}

08003a46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a46:	b580      	push	{r7, lr}
 8003a48:	b082      	sub	sp, #8
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a54:	4618      	mov	r0, r3
 8003a56:	f7ff ff31 	bl	80038bc <__NVIC_EnableIRQ>
}
 8003a5a:	bf00      	nop
 8003a5c:	3708      	adds	r7, #8
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}

08003a62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a62:	b580      	push	{r7, lr}
 8003a64:	b082      	sub	sp, #8
 8003a66:	af00      	add	r7, sp, #0
 8003a68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f7ff ffa2 	bl	80039b4 <SysTick_Config>
 8003a70:	4603      	mov	r3, r0
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	3708      	adds	r7, #8
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}

08003a7a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003a7a:	b580      	push	{r7, lr}
 8003a7c:	b084      	sub	sp, #16
 8003a7e:	af00      	add	r7, sp, #0
 8003a80:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a86:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003a88:	f7ff f848 	bl	8002b1c <HAL_GetTick>
 8003a8c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a94:	b2db      	uxtb	r3, r3
 8003a96:	2b02      	cmp	r3, #2
 8003a98:	d008      	beq.n	8003aac <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2280      	movs	r2, #128	; 0x80
 8003a9e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	e052      	b.n	8003b52 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f022 0216 	bic.w	r2, r2, #22
 8003aba:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	695a      	ldr	r2, [r3, #20]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003aca:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d103      	bne.n	8003adc <HAL_DMA_Abort+0x62>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d007      	beq.n	8003aec <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f022 0208 	bic.w	r2, r2, #8
 8003aea:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f022 0201 	bic.w	r2, r2, #1
 8003afa:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003afc:	e013      	b.n	8003b26 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003afe:	f7ff f80d 	bl	8002b1c <HAL_GetTick>
 8003b02:	4602      	mov	r2, r0
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	1ad3      	subs	r3, r2, r3
 8003b08:	2b05      	cmp	r3, #5
 8003b0a:	d90c      	bls.n	8003b26 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2220      	movs	r2, #32
 8003b10:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2203      	movs	r2, #3
 8003b16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	e015      	b.n	8003b52 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0301 	and.w	r3, r3, #1
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d1e4      	bne.n	8003afe <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b38:	223f      	movs	r2, #63	; 0x3f
 8003b3a:	409a      	lsls	r2, r3
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2201      	movs	r2, #1
 8003b44:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8003b50:	2300      	movs	r3, #0
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	3710      	adds	r7, #16
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}

08003b5a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003b5a:	b480      	push	{r7}
 8003b5c:	b083      	sub	sp, #12
 8003b5e:	af00      	add	r7, sp, #0
 8003b60:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	2b02      	cmp	r3, #2
 8003b6c:	d004      	beq.n	8003b78 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2280      	movs	r2, #128	; 0x80
 8003b72:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e00c      	b.n	8003b92 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2205      	movs	r2, #5
 8003b7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681a      	ldr	r2, [r3, #0]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f022 0201 	bic.w	r2, r2, #1
 8003b8e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003b90:	2300      	movs	r3, #0
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	370c      	adds	r7, #12
 8003b96:	46bd      	mov	sp, r7
 8003b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9c:	4770      	bx	lr
	...

08003ba0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b089      	sub	sp, #36	; 0x24
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
 8003ba8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003baa:	2300      	movs	r3, #0
 8003bac:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003bba:	2300      	movs	r3, #0
 8003bbc:	61fb      	str	r3, [r7, #28]
 8003bbe:	e175      	b.n	8003eac <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	69fb      	ldr	r3, [r7, #28]
 8003bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	697a      	ldr	r2, [r7, #20]
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003bd4:	693a      	ldr	r2, [r7, #16]
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	f040 8164 	bne.w	8003ea6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	f003 0303 	and.w	r3, r3, #3
 8003be6:	2b01      	cmp	r3, #1
 8003be8:	d005      	beq.n	8003bf6 <HAL_GPIO_Init+0x56>
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	f003 0303 	and.w	r3, r3, #3
 8003bf2:	2b02      	cmp	r3, #2
 8003bf4:	d130      	bne.n	8003c58 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003bfc:	69fb      	ldr	r3, [r7, #28]
 8003bfe:	005b      	lsls	r3, r3, #1
 8003c00:	2203      	movs	r2, #3
 8003c02:	fa02 f303 	lsl.w	r3, r2, r3
 8003c06:	43db      	mvns	r3, r3
 8003c08:	69ba      	ldr	r2, [r7, #24]
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	68da      	ldr	r2, [r3, #12]
 8003c12:	69fb      	ldr	r3, [r7, #28]
 8003c14:	005b      	lsls	r3, r3, #1
 8003c16:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1a:	69ba      	ldr	r2, [r7, #24]
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	69ba      	ldr	r2, [r7, #24]
 8003c24:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	fa02 f303 	lsl.w	r3, r2, r3
 8003c34:	43db      	mvns	r3, r3
 8003c36:	69ba      	ldr	r2, [r7, #24]
 8003c38:	4013      	ands	r3, r2
 8003c3a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	091b      	lsrs	r3, r3, #4
 8003c42:	f003 0201 	and.w	r2, r3, #1
 8003c46:	69fb      	ldr	r3, [r7, #28]
 8003c48:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4c:	69ba      	ldr	r2, [r7, #24]
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	69ba      	ldr	r2, [r7, #24]
 8003c56:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f003 0303 	and.w	r3, r3, #3
 8003c60:	2b03      	cmp	r3, #3
 8003c62:	d017      	beq.n	8003c94 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	68db      	ldr	r3, [r3, #12]
 8003c68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003c6a:	69fb      	ldr	r3, [r7, #28]
 8003c6c:	005b      	lsls	r3, r3, #1
 8003c6e:	2203      	movs	r2, #3
 8003c70:	fa02 f303 	lsl.w	r3, r2, r3
 8003c74:	43db      	mvns	r3, r3
 8003c76:	69ba      	ldr	r2, [r7, #24]
 8003c78:	4013      	ands	r3, r2
 8003c7a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	689a      	ldr	r2, [r3, #8]
 8003c80:	69fb      	ldr	r3, [r7, #28]
 8003c82:	005b      	lsls	r3, r3, #1
 8003c84:	fa02 f303 	lsl.w	r3, r2, r3
 8003c88:	69ba      	ldr	r2, [r7, #24]
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	69ba      	ldr	r2, [r7, #24]
 8003c92:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f003 0303 	and.w	r3, r3, #3
 8003c9c:	2b02      	cmp	r3, #2
 8003c9e:	d123      	bne.n	8003ce8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003ca0:	69fb      	ldr	r3, [r7, #28]
 8003ca2:	08da      	lsrs	r2, r3, #3
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	3208      	adds	r2, #8
 8003ca8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003cae:	69fb      	ldr	r3, [r7, #28]
 8003cb0:	f003 0307 	and.w	r3, r3, #7
 8003cb4:	009b      	lsls	r3, r3, #2
 8003cb6:	220f      	movs	r2, #15
 8003cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cbc:	43db      	mvns	r3, r3
 8003cbe:	69ba      	ldr	r2, [r7, #24]
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	691a      	ldr	r2, [r3, #16]
 8003cc8:	69fb      	ldr	r3, [r7, #28]
 8003cca:	f003 0307 	and.w	r3, r3, #7
 8003cce:	009b      	lsls	r3, r3, #2
 8003cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd4:	69ba      	ldr	r2, [r7, #24]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003cda:	69fb      	ldr	r3, [r7, #28]
 8003cdc:	08da      	lsrs	r2, r3, #3
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	3208      	adds	r2, #8
 8003ce2:	69b9      	ldr	r1, [r7, #24]
 8003ce4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003cee:	69fb      	ldr	r3, [r7, #28]
 8003cf0:	005b      	lsls	r3, r3, #1
 8003cf2:	2203      	movs	r2, #3
 8003cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf8:	43db      	mvns	r3, r3
 8003cfa:	69ba      	ldr	r2, [r7, #24]
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	f003 0203 	and.w	r2, r3, #3
 8003d08:	69fb      	ldr	r3, [r7, #28]
 8003d0a:	005b      	lsls	r3, r3, #1
 8003d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d10:	69ba      	ldr	r2, [r7, #24]
 8003d12:	4313      	orrs	r3, r2
 8003d14:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	69ba      	ldr	r2, [r7, #24]
 8003d1a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	f000 80be 	beq.w	8003ea6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d2a:	4b66      	ldr	r3, [pc, #408]	; (8003ec4 <HAL_GPIO_Init+0x324>)
 8003d2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d2e:	4a65      	ldr	r2, [pc, #404]	; (8003ec4 <HAL_GPIO_Init+0x324>)
 8003d30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d34:	6453      	str	r3, [r2, #68]	; 0x44
 8003d36:	4b63      	ldr	r3, [pc, #396]	; (8003ec4 <HAL_GPIO_Init+0x324>)
 8003d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d3e:	60fb      	str	r3, [r7, #12]
 8003d40:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003d42:	4a61      	ldr	r2, [pc, #388]	; (8003ec8 <HAL_GPIO_Init+0x328>)
 8003d44:	69fb      	ldr	r3, [r7, #28]
 8003d46:	089b      	lsrs	r3, r3, #2
 8003d48:	3302      	adds	r3, #2
 8003d4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003d50:	69fb      	ldr	r3, [r7, #28]
 8003d52:	f003 0303 	and.w	r3, r3, #3
 8003d56:	009b      	lsls	r3, r3, #2
 8003d58:	220f      	movs	r2, #15
 8003d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d5e:	43db      	mvns	r3, r3
 8003d60:	69ba      	ldr	r2, [r7, #24]
 8003d62:	4013      	ands	r3, r2
 8003d64:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4a58      	ldr	r2, [pc, #352]	; (8003ecc <HAL_GPIO_Init+0x32c>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d037      	beq.n	8003dde <HAL_GPIO_Init+0x23e>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4a57      	ldr	r2, [pc, #348]	; (8003ed0 <HAL_GPIO_Init+0x330>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d031      	beq.n	8003dda <HAL_GPIO_Init+0x23a>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	4a56      	ldr	r2, [pc, #344]	; (8003ed4 <HAL_GPIO_Init+0x334>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d02b      	beq.n	8003dd6 <HAL_GPIO_Init+0x236>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	4a55      	ldr	r2, [pc, #340]	; (8003ed8 <HAL_GPIO_Init+0x338>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d025      	beq.n	8003dd2 <HAL_GPIO_Init+0x232>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	4a54      	ldr	r2, [pc, #336]	; (8003edc <HAL_GPIO_Init+0x33c>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d01f      	beq.n	8003dce <HAL_GPIO_Init+0x22e>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	4a53      	ldr	r2, [pc, #332]	; (8003ee0 <HAL_GPIO_Init+0x340>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d019      	beq.n	8003dca <HAL_GPIO_Init+0x22a>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	4a52      	ldr	r2, [pc, #328]	; (8003ee4 <HAL_GPIO_Init+0x344>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d013      	beq.n	8003dc6 <HAL_GPIO_Init+0x226>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	4a51      	ldr	r2, [pc, #324]	; (8003ee8 <HAL_GPIO_Init+0x348>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d00d      	beq.n	8003dc2 <HAL_GPIO_Init+0x222>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	4a50      	ldr	r2, [pc, #320]	; (8003eec <HAL_GPIO_Init+0x34c>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d007      	beq.n	8003dbe <HAL_GPIO_Init+0x21e>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	4a4f      	ldr	r2, [pc, #316]	; (8003ef0 <HAL_GPIO_Init+0x350>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d101      	bne.n	8003dba <HAL_GPIO_Init+0x21a>
 8003db6:	2309      	movs	r3, #9
 8003db8:	e012      	b.n	8003de0 <HAL_GPIO_Init+0x240>
 8003dba:	230a      	movs	r3, #10
 8003dbc:	e010      	b.n	8003de0 <HAL_GPIO_Init+0x240>
 8003dbe:	2308      	movs	r3, #8
 8003dc0:	e00e      	b.n	8003de0 <HAL_GPIO_Init+0x240>
 8003dc2:	2307      	movs	r3, #7
 8003dc4:	e00c      	b.n	8003de0 <HAL_GPIO_Init+0x240>
 8003dc6:	2306      	movs	r3, #6
 8003dc8:	e00a      	b.n	8003de0 <HAL_GPIO_Init+0x240>
 8003dca:	2305      	movs	r3, #5
 8003dcc:	e008      	b.n	8003de0 <HAL_GPIO_Init+0x240>
 8003dce:	2304      	movs	r3, #4
 8003dd0:	e006      	b.n	8003de0 <HAL_GPIO_Init+0x240>
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	e004      	b.n	8003de0 <HAL_GPIO_Init+0x240>
 8003dd6:	2302      	movs	r3, #2
 8003dd8:	e002      	b.n	8003de0 <HAL_GPIO_Init+0x240>
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e000      	b.n	8003de0 <HAL_GPIO_Init+0x240>
 8003dde:	2300      	movs	r3, #0
 8003de0:	69fa      	ldr	r2, [r7, #28]
 8003de2:	f002 0203 	and.w	r2, r2, #3
 8003de6:	0092      	lsls	r2, r2, #2
 8003de8:	4093      	lsls	r3, r2
 8003dea:	69ba      	ldr	r2, [r7, #24]
 8003dec:	4313      	orrs	r3, r2
 8003dee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003df0:	4935      	ldr	r1, [pc, #212]	; (8003ec8 <HAL_GPIO_Init+0x328>)
 8003df2:	69fb      	ldr	r3, [r7, #28]
 8003df4:	089b      	lsrs	r3, r3, #2
 8003df6:	3302      	adds	r3, #2
 8003df8:	69ba      	ldr	r2, [r7, #24]
 8003dfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003dfe:	4b3d      	ldr	r3, [pc, #244]	; (8003ef4 <HAL_GPIO_Init+0x354>)
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	43db      	mvns	r3, r3
 8003e08:	69ba      	ldr	r2, [r7, #24]
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d003      	beq.n	8003e22 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003e1a:	69ba      	ldr	r2, [r7, #24]
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003e22:	4a34      	ldr	r2, [pc, #208]	; (8003ef4 <HAL_GPIO_Init+0x354>)
 8003e24:	69bb      	ldr	r3, [r7, #24]
 8003e26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003e28:	4b32      	ldr	r3, [pc, #200]	; (8003ef4 <HAL_GPIO_Init+0x354>)
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	43db      	mvns	r3, r3
 8003e32:	69ba      	ldr	r2, [r7, #24]
 8003e34:	4013      	ands	r3, r2
 8003e36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d003      	beq.n	8003e4c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003e44:	69ba      	ldr	r2, [r7, #24]
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003e4c:	4a29      	ldr	r2, [pc, #164]	; (8003ef4 <HAL_GPIO_Init+0x354>)
 8003e4e:	69bb      	ldr	r3, [r7, #24]
 8003e50:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003e52:	4b28      	ldr	r3, [pc, #160]	; (8003ef4 <HAL_GPIO_Init+0x354>)
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	43db      	mvns	r3, r3
 8003e5c:	69ba      	ldr	r2, [r7, #24]
 8003e5e:	4013      	ands	r3, r2
 8003e60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d003      	beq.n	8003e76 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003e6e:	69ba      	ldr	r2, [r7, #24]
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	4313      	orrs	r3, r2
 8003e74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003e76:	4a1f      	ldr	r2, [pc, #124]	; (8003ef4 <HAL_GPIO_Init+0x354>)
 8003e78:	69bb      	ldr	r3, [r7, #24]
 8003e7a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e7c:	4b1d      	ldr	r3, [pc, #116]	; (8003ef4 <HAL_GPIO_Init+0x354>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	43db      	mvns	r3, r3
 8003e86:	69ba      	ldr	r2, [r7, #24]
 8003e88:	4013      	ands	r3, r2
 8003e8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d003      	beq.n	8003ea0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003e98:	69ba      	ldr	r2, [r7, #24]
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ea0:	4a14      	ldr	r2, [pc, #80]	; (8003ef4 <HAL_GPIO_Init+0x354>)
 8003ea2:	69bb      	ldr	r3, [r7, #24]
 8003ea4:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003ea6:	69fb      	ldr	r3, [r7, #28]
 8003ea8:	3301      	adds	r3, #1
 8003eaa:	61fb      	str	r3, [r7, #28]
 8003eac:	69fb      	ldr	r3, [r7, #28]
 8003eae:	2b0f      	cmp	r3, #15
 8003eb0:	f67f ae86 	bls.w	8003bc0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003eb4:	bf00      	nop
 8003eb6:	bf00      	nop
 8003eb8:	3724      	adds	r7, #36	; 0x24
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr
 8003ec2:	bf00      	nop
 8003ec4:	40023800 	.word	0x40023800
 8003ec8:	40013800 	.word	0x40013800
 8003ecc:	40020000 	.word	0x40020000
 8003ed0:	40020400 	.word	0x40020400
 8003ed4:	40020800 	.word	0x40020800
 8003ed8:	40020c00 	.word	0x40020c00
 8003edc:	40021000 	.word	0x40021000
 8003ee0:	40021400 	.word	0x40021400
 8003ee4:	40021800 	.word	0x40021800
 8003ee8:	40021c00 	.word	0x40021c00
 8003eec:	40022000 	.word	0x40022000
 8003ef0:	40022400 	.word	0x40022400
 8003ef4:	40013c00 	.word	0x40013c00

08003ef8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b083      	sub	sp, #12
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
 8003f00:	460b      	mov	r3, r1
 8003f02:	807b      	strh	r3, [r7, #2]
 8003f04:	4613      	mov	r3, r2
 8003f06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f08:	787b      	ldrb	r3, [r7, #1]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d003      	beq.n	8003f16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f0e:	887a      	ldrh	r2, [r7, #2]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003f14:	e003      	b.n	8003f1e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003f16:	887b      	ldrh	r3, [r7, #2]
 8003f18:	041a      	lsls	r2, r3, #16
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	619a      	str	r2, [r3, #24]
}
 8003f1e:	bf00      	nop
 8003f20:	370c      	adds	r7, #12
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr

08003f2a <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003f2a:	b480      	push	{r7}
 8003f2c:	b085      	sub	sp, #20
 8003f2e:	af00      	add	r7, sp, #0
 8003f30:	6078      	str	r0, [r7, #4]
 8003f32:	460b      	mov	r3, r1
 8003f34:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	695b      	ldr	r3, [r3, #20]
 8003f3a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003f3c:	887a      	ldrh	r2, [r7, #2]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	4013      	ands	r3, r2
 8003f42:	041a      	lsls	r2, r3, #16
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	43d9      	mvns	r1, r3
 8003f48:	887b      	ldrh	r3, [r7, #2]
 8003f4a:	400b      	ands	r3, r1
 8003f4c:	431a      	orrs	r2, r3
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	619a      	str	r2, [r3, #24]
}
 8003f52:	bf00      	nop
 8003f54:	3714      	adds	r7, #20
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr
	...

08003f60 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b082      	sub	sp, #8
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	4603      	mov	r3, r0
 8003f68:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003f6a:	4b08      	ldr	r3, [pc, #32]	; (8003f8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f6c:	695a      	ldr	r2, [r3, #20]
 8003f6e:	88fb      	ldrh	r3, [r7, #6]
 8003f70:	4013      	ands	r3, r2
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d006      	beq.n	8003f84 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003f76:	4a05      	ldr	r2, [pc, #20]	; (8003f8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f78:	88fb      	ldrh	r3, [r7, #6]
 8003f7a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003f7c:	88fb      	ldrh	r3, [r7, #6]
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f7fd fda0 	bl	8001ac4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003f84:	bf00      	nop
 8003f86:	3708      	adds	r7, #8
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}
 8003f8c:	40013c00 	.word	0x40013c00

08003f90 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003f90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f92:	b08f      	sub	sp, #60	; 0x3c
 8003f94:	af0a      	add	r7, sp, #40	; 0x28
 8003f96:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d101      	bne.n	8003fa2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e116      	b.n	80041d0 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d106      	bne.n	8003fc2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	f7fe fccd 	bl	800295c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2203      	movs	r2, #3
 8003fc6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d102      	bne.n	8003fdc <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f003 fad7 	bl	8007594 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	603b      	str	r3, [r7, #0]
 8003fec:	687e      	ldr	r6, [r7, #4]
 8003fee:	466d      	mov	r5, sp
 8003ff0:	f106 0410 	add.w	r4, r6, #16
 8003ff4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ff6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ff8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ffa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ffc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004000:	e885 0003 	stmia.w	r5, {r0, r1}
 8004004:	1d33      	adds	r3, r6, #4
 8004006:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004008:	6838      	ldr	r0, [r7, #0]
 800400a:	f003 fa6b 	bl	80074e4 <USB_CoreInit>
 800400e:	4603      	mov	r3, r0
 8004010:	2b00      	cmp	r3, #0
 8004012:	d005      	beq.n	8004020 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2202      	movs	r2, #2
 8004018:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800401c:	2301      	movs	r3, #1
 800401e:	e0d7      	b.n	80041d0 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	2100      	movs	r1, #0
 8004026:	4618      	mov	r0, r3
 8004028:	f003 fac5 	bl	80075b6 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800402c:	2300      	movs	r3, #0
 800402e:	73fb      	strb	r3, [r7, #15]
 8004030:	e04a      	b.n	80040c8 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004032:	7bfa      	ldrb	r2, [r7, #15]
 8004034:	6879      	ldr	r1, [r7, #4]
 8004036:	4613      	mov	r3, r2
 8004038:	00db      	lsls	r3, r3, #3
 800403a:	1a9b      	subs	r3, r3, r2
 800403c:	009b      	lsls	r3, r3, #2
 800403e:	440b      	add	r3, r1
 8004040:	333d      	adds	r3, #61	; 0x3d
 8004042:	2201      	movs	r2, #1
 8004044:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004046:	7bfa      	ldrb	r2, [r7, #15]
 8004048:	6879      	ldr	r1, [r7, #4]
 800404a:	4613      	mov	r3, r2
 800404c:	00db      	lsls	r3, r3, #3
 800404e:	1a9b      	subs	r3, r3, r2
 8004050:	009b      	lsls	r3, r3, #2
 8004052:	440b      	add	r3, r1
 8004054:	333c      	adds	r3, #60	; 0x3c
 8004056:	7bfa      	ldrb	r2, [r7, #15]
 8004058:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800405a:	7bfa      	ldrb	r2, [r7, #15]
 800405c:	7bfb      	ldrb	r3, [r7, #15]
 800405e:	b298      	uxth	r0, r3
 8004060:	6879      	ldr	r1, [r7, #4]
 8004062:	4613      	mov	r3, r2
 8004064:	00db      	lsls	r3, r3, #3
 8004066:	1a9b      	subs	r3, r3, r2
 8004068:	009b      	lsls	r3, r3, #2
 800406a:	440b      	add	r3, r1
 800406c:	3342      	adds	r3, #66	; 0x42
 800406e:	4602      	mov	r2, r0
 8004070:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004072:	7bfa      	ldrb	r2, [r7, #15]
 8004074:	6879      	ldr	r1, [r7, #4]
 8004076:	4613      	mov	r3, r2
 8004078:	00db      	lsls	r3, r3, #3
 800407a:	1a9b      	subs	r3, r3, r2
 800407c:	009b      	lsls	r3, r3, #2
 800407e:	440b      	add	r3, r1
 8004080:	333f      	adds	r3, #63	; 0x3f
 8004082:	2200      	movs	r2, #0
 8004084:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004086:	7bfa      	ldrb	r2, [r7, #15]
 8004088:	6879      	ldr	r1, [r7, #4]
 800408a:	4613      	mov	r3, r2
 800408c:	00db      	lsls	r3, r3, #3
 800408e:	1a9b      	subs	r3, r3, r2
 8004090:	009b      	lsls	r3, r3, #2
 8004092:	440b      	add	r3, r1
 8004094:	3344      	adds	r3, #68	; 0x44
 8004096:	2200      	movs	r2, #0
 8004098:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800409a:	7bfa      	ldrb	r2, [r7, #15]
 800409c:	6879      	ldr	r1, [r7, #4]
 800409e:	4613      	mov	r3, r2
 80040a0:	00db      	lsls	r3, r3, #3
 80040a2:	1a9b      	subs	r3, r3, r2
 80040a4:	009b      	lsls	r3, r3, #2
 80040a6:	440b      	add	r3, r1
 80040a8:	3348      	adds	r3, #72	; 0x48
 80040aa:	2200      	movs	r2, #0
 80040ac:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80040ae:	7bfa      	ldrb	r2, [r7, #15]
 80040b0:	6879      	ldr	r1, [r7, #4]
 80040b2:	4613      	mov	r3, r2
 80040b4:	00db      	lsls	r3, r3, #3
 80040b6:	1a9b      	subs	r3, r3, r2
 80040b8:	009b      	lsls	r3, r3, #2
 80040ba:	440b      	add	r3, r1
 80040bc:	3350      	adds	r3, #80	; 0x50
 80040be:	2200      	movs	r2, #0
 80040c0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040c2:	7bfb      	ldrb	r3, [r7, #15]
 80040c4:	3301      	adds	r3, #1
 80040c6:	73fb      	strb	r3, [r7, #15]
 80040c8:	7bfa      	ldrb	r2, [r7, #15]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	429a      	cmp	r2, r3
 80040d0:	d3af      	bcc.n	8004032 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040d2:	2300      	movs	r3, #0
 80040d4:	73fb      	strb	r3, [r7, #15]
 80040d6:	e044      	b.n	8004162 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80040d8:	7bfa      	ldrb	r2, [r7, #15]
 80040da:	6879      	ldr	r1, [r7, #4]
 80040dc:	4613      	mov	r3, r2
 80040de:	00db      	lsls	r3, r3, #3
 80040e0:	1a9b      	subs	r3, r3, r2
 80040e2:	009b      	lsls	r3, r3, #2
 80040e4:	440b      	add	r3, r1
 80040e6:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80040ea:	2200      	movs	r2, #0
 80040ec:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80040ee:	7bfa      	ldrb	r2, [r7, #15]
 80040f0:	6879      	ldr	r1, [r7, #4]
 80040f2:	4613      	mov	r3, r2
 80040f4:	00db      	lsls	r3, r3, #3
 80040f6:	1a9b      	subs	r3, r3, r2
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	440b      	add	r3, r1
 80040fc:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8004100:	7bfa      	ldrb	r2, [r7, #15]
 8004102:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004104:	7bfa      	ldrb	r2, [r7, #15]
 8004106:	6879      	ldr	r1, [r7, #4]
 8004108:	4613      	mov	r3, r2
 800410a:	00db      	lsls	r3, r3, #3
 800410c:	1a9b      	subs	r3, r3, r2
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	440b      	add	r3, r1
 8004112:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004116:	2200      	movs	r2, #0
 8004118:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800411a:	7bfa      	ldrb	r2, [r7, #15]
 800411c:	6879      	ldr	r1, [r7, #4]
 800411e:	4613      	mov	r3, r2
 8004120:	00db      	lsls	r3, r3, #3
 8004122:	1a9b      	subs	r3, r3, r2
 8004124:	009b      	lsls	r3, r3, #2
 8004126:	440b      	add	r3, r1
 8004128:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800412c:	2200      	movs	r2, #0
 800412e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004130:	7bfa      	ldrb	r2, [r7, #15]
 8004132:	6879      	ldr	r1, [r7, #4]
 8004134:	4613      	mov	r3, r2
 8004136:	00db      	lsls	r3, r3, #3
 8004138:	1a9b      	subs	r3, r3, r2
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	440b      	add	r3, r1
 800413e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004142:	2200      	movs	r2, #0
 8004144:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004146:	7bfa      	ldrb	r2, [r7, #15]
 8004148:	6879      	ldr	r1, [r7, #4]
 800414a:	4613      	mov	r3, r2
 800414c:	00db      	lsls	r3, r3, #3
 800414e:	1a9b      	subs	r3, r3, r2
 8004150:	009b      	lsls	r3, r3, #2
 8004152:	440b      	add	r3, r1
 8004154:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004158:	2200      	movs	r2, #0
 800415a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800415c:	7bfb      	ldrb	r3, [r7, #15]
 800415e:	3301      	adds	r3, #1
 8004160:	73fb      	strb	r3, [r7, #15]
 8004162:	7bfa      	ldrb	r2, [r7, #15]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	429a      	cmp	r2, r3
 800416a:	d3b5      	bcc.n	80040d8 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	603b      	str	r3, [r7, #0]
 8004172:	687e      	ldr	r6, [r7, #4]
 8004174:	466d      	mov	r5, sp
 8004176:	f106 0410 	add.w	r4, r6, #16
 800417a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800417c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800417e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004180:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004182:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004186:	e885 0003 	stmia.w	r5, {r0, r1}
 800418a:	1d33      	adds	r3, r6, #4
 800418c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800418e:	6838      	ldr	r0, [r7, #0]
 8004190:	f003 fa5e 	bl	8007650 <USB_DevInit>
 8004194:	4603      	mov	r3, r0
 8004196:	2b00      	cmp	r3, #0
 8004198:	d005      	beq.n	80041a6 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2202      	movs	r2, #2
 800419e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e014      	b.n	80041d0 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2201      	movs	r2, #1
 80041b2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ba:	2b01      	cmp	r3, #1
 80041bc:	d102      	bne.n	80041c4 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f000 f80a 	bl	80041d8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4618      	mov	r0, r3
 80041ca:	f003 fc18 	bl	80079fe <USB_DevDisconnect>

  return HAL_OK;
 80041ce:	2300      	movs	r3, #0
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	3714      	adds	r7, #20
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080041d8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80041d8:	b480      	push	{r7}
 80041da:	b085      	sub	sp, #20
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2201      	movs	r2, #1
 80041ea:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2200      	movs	r2, #0
 80041f2:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	699b      	ldr	r3, [r3, #24]
 80041fa:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004206:	4b05      	ldr	r3, [pc, #20]	; (800421c <HAL_PCDEx_ActivateLPM+0x44>)
 8004208:	4313      	orrs	r3, r2
 800420a:	68fa      	ldr	r2, [r7, #12]
 800420c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800420e:	2300      	movs	r3, #0
}
 8004210:	4618      	mov	r0, r3
 8004212:	3714      	adds	r7, #20
 8004214:	46bd      	mov	sp, r7
 8004216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421a:	4770      	bx	lr
 800421c:	10000003 	.word	0x10000003

08004220 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004220:	b480      	push	{r7}
 8004222:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004224:	4b05      	ldr	r3, [pc, #20]	; (800423c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a04      	ldr	r2, [pc, #16]	; (800423c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800422a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800422e:	6013      	str	r3, [r2, #0]
}
 8004230:	bf00      	nop
 8004232:	46bd      	mov	sp, r7
 8004234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004238:	4770      	bx	lr
 800423a:	bf00      	nop
 800423c:	40007000 	.word	0x40007000

08004240 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b082      	sub	sp, #8
 8004244:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004246:	2300      	movs	r3, #0
 8004248:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800424a:	4b23      	ldr	r3, [pc, #140]	; (80042d8 <HAL_PWREx_EnableOverDrive+0x98>)
 800424c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800424e:	4a22      	ldr	r2, [pc, #136]	; (80042d8 <HAL_PWREx_EnableOverDrive+0x98>)
 8004250:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004254:	6413      	str	r3, [r2, #64]	; 0x40
 8004256:	4b20      	ldr	r3, [pc, #128]	; (80042d8 <HAL_PWREx_EnableOverDrive+0x98>)
 8004258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800425e:	603b      	str	r3, [r7, #0]
 8004260:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004262:	4b1e      	ldr	r3, [pc, #120]	; (80042dc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a1d      	ldr	r2, [pc, #116]	; (80042dc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004268:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800426c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800426e:	f7fe fc55 	bl	8002b1c <HAL_GetTick>
 8004272:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004274:	e009      	b.n	800428a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004276:	f7fe fc51 	bl	8002b1c <HAL_GetTick>
 800427a:	4602      	mov	r2, r0
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	1ad3      	subs	r3, r2, r3
 8004280:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004284:	d901      	bls.n	800428a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004286:	2303      	movs	r3, #3
 8004288:	e022      	b.n	80042d0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800428a:	4b14      	ldr	r3, [pc, #80]	; (80042dc <HAL_PWREx_EnableOverDrive+0x9c>)
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004292:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004296:	d1ee      	bne.n	8004276 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004298:	4b10      	ldr	r3, [pc, #64]	; (80042dc <HAL_PWREx_EnableOverDrive+0x9c>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a0f      	ldr	r2, [pc, #60]	; (80042dc <HAL_PWREx_EnableOverDrive+0x9c>)
 800429e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80042a2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80042a4:	f7fe fc3a 	bl	8002b1c <HAL_GetTick>
 80042a8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80042aa:	e009      	b.n	80042c0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80042ac:	f7fe fc36 	bl	8002b1c <HAL_GetTick>
 80042b0:	4602      	mov	r2, r0
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	1ad3      	subs	r3, r2, r3
 80042b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80042ba:	d901      	bls.n	80042c0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80042bc:	2303      	movs	r3, #3
 80042be:	e007      	b.n	80042d0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80042c0:	4b06      	ldr	r3, [pc, #24]	; (80042dc <HAL_PWREx_EnableOverDrive+0x9c>)
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042c8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80042cc:	d1ee      	bne.n	80042ac <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80042ce:	2300      	movs	r3, #0
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	3708      	adds	r7, #8
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}
 80042d8:	40023800 	.word	0x40023800
 80042dc:	40007000 	.word	0x40007000

080042e0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b086      	sub	sp, #24
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80042e8:	2300      	movs	r3, #0
 80042ea:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d101      	bne.n	80042f6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e29b      	b.n	800482e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f003 0301 	and.w	r3, r3, #1
 80042fe:	2b00      	cmp	r3, #0
 8004300:	f000 8087 	beq.w	8004412 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004304:	4b96      	ldr	r3, [pc, #600]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	f003 030c 	and.w	r3, r3, #12
 800430c:	2b04      	cmp	r3, #4
 800430e:	d00c      	beq.n	800432a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004310:	4b93      	ldr	r3, [pc, #588]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	f003 030c 	and.w	r3, r3, #12
 8004318:	2b08      	cmp	r3, #8
 800431a:	d112      	bne.n	8004342 <HAL_RCC_OscConfig+0x62>
 800431c:	4b90      	ldr	r3, [pc, #576]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004324:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004328:	d10b      	bne.n	8004342 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800432a:	4b8d      	ldr	r3, [pc, #564]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004332:	2b00      	cmp	r3, #0
 8004334:	d06c      	beq.n	8004410 <HAL_RCC_OscConfig+0x130>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d168      	bne.n	8004410 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e275      	b.n	800482e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800434a:	d106      	bne.n	800435a <HAL_RCC_OscConfig+0x7a>
 800434c:	4b84      	ldr	r3, [pc, #528]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a83      	ldr	r2, [pc, #524]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 8004352:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004356:	6013      	str	r3, [r2, #0]
 8004358:	e02e      	b.n	80043b8 <HAL_RCC_OscConfig+0xd8>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d10c      	bne.n	800437c <HAL_RCC_OscConfig+0x9c>
 8004362:	4b7f      	ldr	r3, [pc, #508]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a7e      	ldr	r2, [pc, #504]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 8004368:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800436c:	6013      	str	r3, [r2, #0]
 800436e:	4b7c      	ldr	r3, [pc, #496]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a7b      	ldr	r2, [pc, #492]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 8004374:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004378:	6013      	str	r3, [r2, #0]
 800437a:	e01d      	b.n	80043b8 <HAL_RCC_OscConfig+0xd8>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004384:	d10c      	bne.n	80043a0 <HAL_RCC_OscConfig+0xc0>
 8004386:	4b76      	ldr	r3, [pc, #472]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a75      	ldr	r2, [pc, #468]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 800438c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004390:	6013      	str	r3, [r2, #0]
 8004392:	4b73      	ldr	r3, [pc, #460]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a72      	ldr	r2, [pc, #456]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 8004398:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800439c:	6013      	str	r3, [r2, #0]
 800439e:	e00b      	b.n	80043b8 <HAL_RCC_OscConfig+0xd8>
 80043a0:	4b6f      	ldr	r3, [pc, #444]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a6e      	ldr	r2, [pc, #440]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 80043a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043aa:	6013      	str	r3, [r2, #0]
 80043ac:	4b6c      	ldr	r3, [pc, #432]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a6b      	ldr	r2, [pc, #428]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 80043b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d013      	beq.n	80043e8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043c0:	f7fe fbac 	bl	8002b1c <HAL_GetTick>
 80043c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043c6:	e008      	b.n	80043da <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043c8:	f7fe fba8 	bl	8002b1c <HAL_GetTick>
 80043cc:	4602      	mov	r2, r0
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	1ad3      	subs	r3, r2, r3
 80043d2:	2b64      	cmp	r3, #100	; 0x64
 80043d4:	d901      	bls.n	80043da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80043d6:	2303      	movs	r3, #3
 80043d8:	e229      	b.n	800482e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043da:	4b61      	ldr	r3, [pc, #388]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d0f0      	beq.n	80043c8 <HAL_RCC_OscConfig+0xe8>
 80043e6:	e014      	b.n	8004412 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043e8:	f7fe fb98 	bl	8002b1c <HAL_GetTick>
 80043ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043ee:	e008      	b.n	8004402 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043f0:	f7fe fb94 	bl	8002b1c <HAL_GetTick>
 80043f4:	4602      	mov	r2, r0
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	1ad3      	subs	r3, r2, r3
 80043fa:	2b64      	cmp	r3, #100	; 0x64
 80043fc:	d901      	bls.n	8004402 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80043fe:	2303      	movs	r3, #3
 8004400:	e215      	b.n	800482e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004402:	4b57      	ldr	r3, [pc, #348]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800440a:	2b00      	cmp	r3, #0
 800440c:	d1f0      	bne.n	80043f0 <HAL_RCC_OscConfig+0x110>
 800440e:	e000      	b.n	8004412 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004410:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f003 0302 	and.w	r3, r3, #2
 800441a:	2b00      	cmp	r3, #0
 800441c:	d069      	beq.n	80044f2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800441e:	4b50      	ldr	r3, [pc, #320]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	f003 030c 	and.w	r3, r3, #12
 8004426:	2b00      	cmp	r3, #0
 8004428:	d00b      	beq.n	8004442 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800442a:	4b4d      	ldr	r3, [pc, #308]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	f003 030c 	and.w	r3, r3, #12
 8004432:	2b08      	cmp	r3, #8
 8004434:	d11c      	bne.n	8004470 <HAL_RCC_OscConfig+0x190>
 8004436:	4b4a      	ldr	r3, [pc, #296]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800443e:	2b00      	cmp	r3, #0
 8004440:	d116      	bne.n	8004470 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004442:	4b47      	ldr	r3, [pc, #284]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f003 0302 	and.w	r3, r3, #2
 800444a:	2b00      	cmp	r3, #0
 800444c:	d005      	beq.n	800445a <HAL_RCC_OscConfig+0x17a>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	68db      	ldr	r3, [r3, #12]
 8004452:	2b01      	cmp	r3, #1
 8004454:	d001      	beq.n	800445a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	e1e9      	b.n	800482e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800445a:	4b41      	ldr	r3, [pc, #260]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	691b      	ldr	r3, [r3, #16]
 8004466:	00db      	lsls	r3, r3, #3
 8004468:	493d      	ldr	r1, [pc, #244]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 800446a:	4313      	orrs	r3, r2
 800446c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800446e:	e040      	b.n	80044f2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	68db      	ldr	r3, [r3, #12]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d023      	beq.n	80044c0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004478:	4b39      	ldr	r3, [pc, #228]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a38      	ldr	r2, [pc, #224]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 800447e:	f043 0301 	orr.w	r3, r3, #1
 8004482:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004484:	f7fe fb4a 	bl	8002b1c <HAL_GetTick>
 8004488:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800448a:	e008      	b.n	800449e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800448c:	f7fe fb46 	bl	8002b1c <HAL_GetTick>
 8004490:	4602      	mov	r2, r0
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	1ad3      	subs	r3, r2, r3
 8004496:	2b02      	cmp	r3, #2
 8004498:	d901      	bls.n	800449e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800449a:	2303      	movs	r3, #3
 800449c:	e1c7      	b.n	800482e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800449e:	4b30      	ldr	r3, [pc, #192]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f003 0302 	and.w	r3, r3, #2
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d0f0      	beq.n	800448c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044aa:	4b2d      	ldr	r3, [pc, #180]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	691b      	ldr	r3, [r3, #16]
 80044b6:	00db      	lsls	r3, r3, #3
 80044b8:	4929      	ldr	r1, [pc, #164]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 80044ba:	4313      	orrs	r3, r2
 80044bc:	600b      	str	r3, [r1, #0]
 80044be:	e018      	b.n	80044f2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044c0:	4b27      	ldr	r3, [pc, #156]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a26      	ldr	r2, [pc, #152]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 80044c6:	f023 0301 	bic.w	r3, r3, #1
 80044ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044cc:	f7fe fb26 	bl	8002b1c <HAL_GetTick>
 80044d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044d2:	e008      	b.n	80044e6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044d4:	f7fe fb22 	bl	8002b1c <HAL_GetTick>
 80044d8:	4602      	mov	r2, r0
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	1ad3      	subs	r3, r2, r3
 80044de:	2b02      	cmp	r3, #2
 80044e0:	d901      	bls.n	80044e6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80044e2:	2303      	movs	r3, #3
 80044e4:	e1a3      	b.n	800482e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044e6:	4b1e      	ldr	r3, [pc, #120]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 0302 	and.w	r3, r3, #2
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d1f0      	bne.n	80044d4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f003 0308 	and.w	r3, r3, #8
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d038      	beq.n	8004570 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	695b      	ldr	r3, [r3, #20]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d019      	beq.n	800453a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004506:	4b16      	ldr	r3, [pc, #88]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 8004508:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800450a:	4a15      	ldr	r2, [pc, #84]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 800450c:	f043 0301 	orr.w	r3, r3, #1
 8004510:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004512:	f7fe fb03 	bl	8002b1c <HAL_GetTick>
 8004516:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004518:	e008      	b.n	800452c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800451a:	f7fe faff 	bl	8002b1c <HAL_GetTick>
 800451e:	4602      	mov	r2, r0
 8004520:	693b      	ldr	r3, [r7, #16]
 8004522:	1ad3      	subs	r3, r2, r3
 8004524:	2b02      	cmp	r3, #2
 8004526:	d901      	bls.n	800452c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004528:	2303      	movs	r3, #3
 800452a:	e180      	b.n	800482e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800452c:	4b0c      	ldr	r3, [pc, #48]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 800452e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004530:	f003 0302 	and.w	r3, r3, #2
 8004534:	2b00      	cmp	r3, #0
 8004536:	d0f0      	beq.n	800451a <HAL_RCC_OscConfig+0x23a>
 8004538:	e01a      	b.n	8004570 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800453a:	4b09      	ldr	r3, [pc, #36]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 800453c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800453e:	4a08      	ldr	r2, [pc, #32]	; (8004560 <HAL_RCC_OscConfig+0x280>)
 8004540:	f023 0301 	bic.w	r3, r3, #1
 8004544:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004546:	f7fe fae9 	bl	8002b1c <HAL_GetTick>
 800454a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800454c:	e00a      	b.n	8004564 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800454e:	f7fe fae5 	bl	8002b1c <HAL_GetTick>
 8004552:	4602      	mov	r2, r0
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	1ad3      	subs	r3, r2, r3
 8004558:	2b02      	cmp	r3, #2
 800455a:	d903      	bls.n	8004564 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800455c:	2303      	movs	r3, #3
 800455e:	e166      	b.n	800482e <HAL_RCC_OscConfig+0x54e>
 8004560:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004564:	4b92      	ldr	r3, [pc, #584]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 8004566:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004568:	f003 0302 	and.w	r3, r3, #2
 800456c:	2b00      	cmp	r3, #0
 800456e:	d1ee      	bne.n	800454e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 0304 	and.w	r3, r3, #4
 8004578:	2b00      	cmp	r3, #0
 800457a:	f000 80a4 	beq.w	80046c6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800457e:	4b8c      	ldr	r3, [pc, #560]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 8004580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004582:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004586:	2b00      	cmp	r3, #0
 8004588:	d10d      	bne.n	80045a6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800458a:	4b89      	ldr	r3, [pc, #548]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 800458c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800458e:	4a88      	ldr	r2, [pc, #544]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 8004590:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004594:	6413      	str	r3, [r2, #64]	; 0x40
 8004596:	4b86      	ldr	r3, [pc, #536]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 8004598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800459a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800459e:	60bb      	str	r3, [r7, #8]
 80045a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045a2:	2301      	movs	r3, #1
 80045a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045a6:	4b83      	ldr	r3, [pc, #524]	; (80047b4 <HAL_RCC_OscConfig+0x4d4>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d118      	bne.n	80045e4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80045b2:	4b80      	ldr	r3, [pc, #512]	; (80047b4 <HAL_RCC_OscConfig+0x4d4>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a7f      	ldr	r2, [pc, #508]	; (80047b4 <HAL_RCC_OscConfig+0x4d4>)
 80045b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045be:	f7fe faad 	bl	8002b1c <HAL_GetTick>
 80045c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045c4:	e008      	b.n	80045d8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045c6:	f7fe faa9 	bl	8002b1c <HAL_GetTick>
 80045ca:	4602      	mov	r2, r0
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	1ad3      	subs	r3, r2, r3
 80045d0:	2b64      	cmp	r3, #100	; 0x64
 80045d2:	d901      	bls.n	80045d8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80045d4:	2303      	movs	r3, #3
 80045d6:	e12a      	b.n	800482e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045d8:	4b76      	ldr	r3, [pc, #472]	; (80047b4 <HAL_RCC_OscConfig+0x4d4>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d0f0      	beq.n	80045c6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	689b      	ldr	r3, [r3, #8]
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	d106      	bne.n	80045fa <HAL_RCC_OscConfig+0x31a>
 80045ec:	4b70      	ldr	r3, [pc, #448]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 80045ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045f0:	4a6f      	ldr	r2, [pc, #444]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 80045f2:	f043 0301 	orr.w	r3, r3, #1
 80045f6:	6713      	str	r3, [r2, #112]	; 0x70
 80045f8:	e02d      	b.n	8004656 <HAL_RCC_OscConfig+0x376>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d10c      	bne.n	800461c <HAL_RCC_OscConfig+0x33c>
 8004602:	4b6b      	ldr	r3, [pc, #428]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 8004604:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004606:	4a6a      	ldr	r2, [pc, #424]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 8004608:	f023 0301 	bic.w	r3, r3, #1
 800460c:	6713      	str	r3, [r2, #112]	; 0x70
 800460e:	4b68      	ldr	r3, [pc, #416]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 8004610:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004612:	4a67      	ldr	r2, [pc, #412]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 8004614:	f023 0304 	bic.w	r3, r3, #4
 8004618:	6713      	str	r3, [r2, #112]	; 0x70
 800461a:	e01c      	b.n	8004656 <HAL_RCC_OscConfig+0x376>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	2b05      	cmp	r3, #5
 8004622:	d10c      	bne.n	800463e <HAL_RCC_OscConfig+0x35e>
 8004624:	4b62      	ldr	r3, [pc, #392]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 8004626:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004628:	4a61      	ldr	r2, [pc, #388]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 800462a:	f043 0304 	orr.w	r3, r3, #4
 800462e:	6713      	str	r3, [r2, #112]	; 0x70
 8004630:	4b5f      	ldr	r3, [pc, #380]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 8004632:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004634:	4a5e      	ldr	r2, [pc, #376]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 8004636:	f043 0301 	orr.w	r3, r3, #1
 800463a:	6713      	str	r3, [r2, #112]	; 0x70
 800463c:	e00b      	b.n	8004656 <HAL_RCC_OscConfig+0x376>
 800463e:	4b5c      	ldr	r3, [pc, #368]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 8004640:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004642:	4a5b      	ldr	r2, [pc, #364]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 8004644:	f023 0301 	bic.w	r3, r3, #1
 8004648:	6713      	str	r3, [r2, #112]	; 0x70
 800464a:	4b59      	ldr	r3, [pc, #356]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 800464c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800464e:	4a58      	ldr	r2, [pc, #352]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 8004650:	f023 0304 	bic.w	r3, r3, #4
 8004654:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d015      	beq.n	800468a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800465e:	f7fe fa5d 	bl	8002b1c <HAL_GetTick>
 8004662:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004664:	e00a      	b.n	800467c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004666:	f7fe fa59 	bl	8002b1c <HAL_GetTick>
 800466a:	4602      	mov	r2, r0
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	1ad3      	subs	r3, r2, r3
 8004670:	f241 3288 	movw	r2, #5000	; 0x1388
 8004674:	4293      	cmp	r3, r2
 8004676:	d901      	bls.n	800467c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004678:	2303      	movs	r3, #3
 800467a:	e0d8      	b.n	800482e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800467c:	4b4c      	ldr	r3, [pc, #304]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 800467e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004680:	f003 0302 	and.w	r3, r3, #2
 8004684:	2b00      	cmp	r3, #0
 8004686:	d0ee      	beq.n	8004666 <HAL_RCC_OscConfig+0x386>
 8004688:	e014      	b.n	80046b4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800468a:	f7fe fa47 	bl	8002b1c <HAL_GetTick>
 800468e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004690:	e00a      	b.n	80046a8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004692:	f7fe fa43 	bl	8002b1c <HAL_GetTick>
 8004696:	4602      	mov	r2, r0
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	1ad3      	subs	r3, r2, r3
 800469c:	f241 3288 	movw	r2, #5000	; 0x1388
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d901      	bls.n	80046a8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80046a4:	2303      	movs	r3, #3
 80046a6:	e0c2      	b.n	800482e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046a8:	4b41      	ldr	r3, [pc, #260]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 80046aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046ac:	f003 0302 	and.w	r3, r3, #2
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d1ee      	bne.n	8004692 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80046b4:	7dfb      	ldrb	r3, [r7, #23]
 80046b6:	2b01      	cmp	r3, #1
 80046b8:	d105      	bne.n	80046c6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046ba:	4b3d      	ldr	r3, [pc, #244]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 80046bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046be:	4a3c      	ldr	r2, [pc, #240]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 80046c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80046c4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	699b      	ldr	r3, [r3, #24]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	f000 80ae 	beq.w	800482c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80046d0:	4b37      	ldr	r3, [pc, #220]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	f003 030c 	and.w	r3, r3, #12
 80046d8:	2b08      	cmp	r3, #8
 80046da:	d06d      	beq.n	80047b8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	699b      	ldr	r3, [r3, #24]
 80046e0:	2b02      	cmp	r3, #2
 80046e2:	d14b      	bne.n	800477c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046e4:	4b32      	ldr	r3, [pc, #200]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a31      	ldr	r2, [pc, #196]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 80046ea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80046ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046f0:	f7fe fa14 	bl	8002b1c <HAL_GetTick>
 80046f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046f6:	e008      	b.n	800470a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046f8:	f7fe fa10 	bl	8002b1c <HAL_GetTick>
 80046fc:	4602      	mov	r2, r0
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	1ad3      	subs	r3, r2, r3
 8004702:	2b02      	cmp	r3, #2
 8004704:	d901      	bls.n	800470a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004706:	2303      	movs	r3, #3
 8004708:	e091      	b.n	800482e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800470a:	4b29      	ldr	r3, [pc, #164]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1f0      	bne.n	80046f8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	69da      	ldr	r2, [r3, #28]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6a1b      	ldr	r3, [r3, #32]
 800471e:	431a      	orrs	r2, r3
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004724:	019b      	lsls	r3, r3, #6
 8004726:	431a      	orrs	r2, r3
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800472c:	085b      	lsrs	r3, r3, #1
 800472e:	3b01      	subs	r3, #1
 8004730:	041b      	lsls	r3, r3, #16
 8004732:	431a      	orrs	r2, r3
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004738:	061b      	lsls	r3, r3, #24
 800473a:	431a      	orrs	r2, r3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004740:	071b      	lsls	r3, r3, #28
 8004742:	491b      	ldr	r1, [pc, #108]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 8004744:	4313      	orrs	r3, r2
 8004746:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004748:	4b19      	ldr	r3, [pc, #100]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a18      	ldr	r2, [pc, #96]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 800474e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004752:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004754:	f7fe f9e2 	bl	8002b1c <HAL_GetTick>
 8004758:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800475a:	e008      	b.n	800476e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800475c:	f7fe f9de 	bl	8002b1c <HAL_GetTick>
 8004760:	4602      	mov	r2, r0
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	1ad3      	subs	r3, r2, r3
 8004766:	2b02      	cmp	r3, #2
 8004768:	d901      	bls.n	800476e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800476a:	2303      	movs	r3, #3
 800476c:	e05f      	b.n	800482e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800476e:	4b10      	ldr	r3, [pc, #64]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004776:	2b00      	cmp	r3, #0
 8004778:	d0f0      	beq.n	800475c <HAL_RCC_OscConfig+0x47c>
 800477a:	e057      	b.n	800482c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800477c:	4b0c      	ldr	r3, [pc, #48]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a0b      	ldr	r2, [pc, #44]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 8004782:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004786:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004788:	f7fe f9c8 	bl	8002b1c <HAL_GetTick>
 800478c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800478e:	e008      	b.n	80047a2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004790:	f7fe f9c4 	bl	8002b1c <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	2b02      	cmp	r3, #2
 800479c:	d901      	bls.n	80047a2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800479e:	2303      	movs	r3, #3
 80047a0:	e045      	b.n	800482e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047a2:	4b03      	ldr	r3, [pc, #12]	; (80047b0 <HAL_RCC_OscConfig+0x4d0>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d1f0      	bne.n	8004790 <HAL_RCC_OscConfig+0x4b0>
 80047ae:	e03d      	b.n	800482c <HAL_RCC_OscConfig+0x54c>
 80047b0:	40023800 	.word	0x40023800
 80047b4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80047b8:	4b1f      	ldr	r3, [pc, #124]	; (8004838 <HAL_RCC_OscConfig+0x558>)
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	699b      	ldr	r3, [r3, #24]
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d030      	beq.n	8004828 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d129      	bne.n	8004828 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047de:	429a      	cmp	r2, r3
 80047e0:	d122      	bne.n	8004828 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80047e2:	68fa      	ldr	r2, [r7, #12]
 80047e4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80047e8:	4013      	ands	r3, r2
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80047ee:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d119      	bne.n	8004828 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047fe:	085b      	lsrs	r3, r3, #1
 8004800:	3b01      	subs	r3, #1
 8004802:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004804:	429a      	cmp	r2, r3
 8004806:	d10f      	bne.n	8004828 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004812:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004814:	429a      	cmp	r2, r3
 8004816:	d107      	bne.n	8004828 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004822:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004824:	429a      	cmp	r2, r3
 8004826:	d001      	beq.n	800482c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004828:	2301      	movs	r3, #1
 800482a:	e000      	b.n	800482e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800482c:	2300      	movs	r3, #0
}
 800482e:	4618      	mov	r0, r3
 8004830:	3718      	adds	r7, #24
 8004832:	46bd      	mov	sp, r7
 8004834:	bd80      	pop	{r7, pc}
 8004836:	bf00      	nop
 8004838:	40023800 	.word	0x40023800

0800483c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b084      	sub	sp, #16
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
 8004844:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004846:	2300      	movs	r3, #0
 8004848:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d101      	bne.n	8004854 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	e0d0      	b.n	80049f6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004854:	4b6a      	ldr	r3, [pc, #424]	; (8004a00 <HAL_RCC_ClockConfig+0x1c4>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 030f 	and.w	r3, r3, #15
 800485c:	683a      	ldr	r2, [r7, #0]
 800485e:	429a      	cmp	r2, r3
 8004860:	d910      	bls.n	8004884 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004862:	4b67      	ldr	r3, [pc, #412]	; (8004a00 <HAL_RCC_ClockConfig+0x1c4>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f023 020f 	bic.w	r2, r3, #15
 800486a:	4965      	ldr	r1, [pc, #404]	; (8004a00 <HAL_RCC_ClockConfig+0x1c4>)
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	4313      	orrs	r3, r2
 8004870:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004872:	4b63      	ldr	r3, [pc, #396]	; (8004a00 <HAL_RCC_ClockConfig+0x1c4>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f003 030f 	and.w	r3, r3, #15
 800487a:	683a      	ldr	r2, [r7, #0]
 800487c:	429a      	cmp	r2, r3
 800487e:	d001      	beq.n	8004884 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004880:	2301      	movs	r3, #1
 8004882:	e0b8      	b.n	80049f6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f003 0302 	and.w	r3, r3, #2
 800488c:	2b00      	cmp	r3, #0
 800488e:	d020      	beq.n	80048d2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 0304 	and.w	r3, r3, #4
 8004898:	2b00      	cmp	r3, #0
 800489a:	d005      	beq.n	80048a8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800489c:	4b59      	ldr	r3, [pc, #356]	; (8004a04 <HAL_RCC_ClockConfig+0x1c8>)
 800489e:	689b      	ldr	r3, [r3, #8]
 80048a0:	4a58      	ldr	r2, [pc, #352]	; (8004a04 <HAL_RCC_ClockConfig+0x1c8>)
 80048a2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80048a6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f003 0308 	and.w	r3, r3, #8
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d005      	beq.n	80048c0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80048b4:	4b53      	ldr	r3, [pc, #332]	; (8004a04 <HAL_RCC_ClockConfig+0x1c8>)
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	4a52      	ldr	r2, [pc, #328]	; (8004a04 <HAL_RCC_ClockConfig+0x1c8>)
 80048ba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80048be:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048c0:	4b50      	ldr	r3, [pc, #320]	; (8004a04 <HAL_RCC_ClockConfig+0x1c8>)
 80048c2:	689b      	ldr	r3, [r3, #8]
 80048c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	494d      	ldr	r1, [pc, #308]	; (8004a04 <HAL_RCC_ClockConfig+0x1c8>)
 80048ce:	4313      	orrs	r3, r2
 80048d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 0301 	and.w	r3, r3, #1
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d040      	beq.n	8004960 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d107      	bne.n	80048f6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048e6:	4b47      	ldr	r3, [pc, #284]	; (8004a04 <HAL_RCC_ClockConfig+0x1c8>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d115      	bne.n	800491e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80048f2:	2301      	movs	r3, #1
 80048f4:	e07f      	b.n	80049f6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	2b02      	cmp	r3, #2
 80048fc:	d107      	bne.n	800490e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048fe:	4b41      	ldr	r3, [pc, #260]	; (8004a04 <HAL_RCC_ClockConfig+0x1c8>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004906:	2b00      	cmp	r3, #0
 8004908:	d109      	bne.n	800491e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e073      	b.n	80049f6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800490e:	4b3d      	ldr	r3, [pc, #244]	; (8004a04 <HAL_RCC_ClockConfig+0x1c8>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 0302 	and.w	r3, r3, #2
 8004916:	2b00      	cmp	r3, #0
 8004918:	d101      	bne.n	800491e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800491a:	2301      	movs	r3, #1
 800491c:	e06b      	b.n	80049f6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800491e:	4b39      	ldr	r3, [pc, #228]	; (8004a04 <HAL_RCC_ClockConfig+0x1c8>)
 8004920:	689b      	ldr	r3, [r3, #8]
 8004922:	f023 0203 	bic.w	r2, r3, #3
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	4936      	ldr	r1, [pc, #216]	; (8004a04 <HAL_RCC_ClockConfig+0x1c8>)
 800492c:	4313      	orrs	r3, r2
 800492e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004930:	f7fe f8f4 	bl	8002b1c <HAL_GetTick>
 8004934:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004936:	e00a      	b.n	800494e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004938:	f7fe f8f0 	bl	8002b1c <HAL_GetTick>
 800493c:	4602      	mov	r2, r0
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	1ad3      	subs	r3, r2, r3
 8004942:	f241 3288 	movw	r2, #5000	; 0x1388
 8004946:	4293      	cmp	r3, r2
 8004948:	d901      	bls.n	800494e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800494a:	2303      	movs	r3, #3
 800494c:	e053      	b.n	80049f6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800494e:	4b2d      	ldr	r3, [pc, #180]	; (8004a04 <HAL_RCC_ClockConfig+0x1c8>)
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	f003 020c 	and.w	r2, r3, #12
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	009b      	lsls	r3, r3, #2
 800495c:	429a      	cmp	r2, r3
 800495e:	d1eb      	bne.n	8004938 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004960:	4b27      	ldr	r3, [pc, #156]	; (8004a00 <HAL_RCC_ClockConfig+0x1c4>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f003 030f 	and.w	r3, r3, #15
 8004968:	683a      	ldr	r2, [r7, #0]
 800496a:	429a      	cmp	r2, r3
 800496c:	d210      	bcs.n	8004990 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800496e:	4b24      	ldr	r3, [pc, #144]	; (8004a00 <HAL_RCC_ClockConfig+0x1c4>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f023 020f 	bic.w	r2, r3, #15
 8004976:	4922      	ldr	r1, [pc, #136]	; (8004a00 <HAL_RCC_ClockConfig+0x1c4>)
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	4313      	orrs	r3, r2
 800497c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800497e:	4b20      	ldr	r3, [pc, #128]	; (8004a00 <HAL_RCC_ClockConfig+0x1c4>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f003 030f 	and.w	r3, r3, #15
 8004986:	683a      	ldr	r2, [r7, #0]
 8004988:	429a      	cmp	r2, r3
 800498a:	d001      	beq.n	8004990 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	e032      	b.n	80049f6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f003 0304 	and.w	r3, r3, #4
 8004998:	2b00      	cmp	r3, #0
 800499a:	d008      	beq.n	80049ae <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800499c:	4b19      	ldr	r3, [pc, #100]	; (8004a04 <HAL_RCC_ClockConfig+0x1c8>)
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	68db      	ldr	r3, [r3, #12]
 80049a8:	4916      	ldr	r1, [pc, #88]	; (8004a04 <HAL_RCC_ClockConfig+0x1c8>)
 80049aa:	4313      	orrs	r3, r2
 80049ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 0308 	and.w	r3, r3, #8
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d009      	beq.n	80049ce <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80049ba:	4b12      	ldr	r3, [pc, #72]	; (8004a04 <HAL_RCC_ClockConfig+0x1c8>)
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	691b      	ldr	r3, [r3, #16]
 80049c6:	00db      	lsls	r3, r3, #3
 80049c8:	490e      	ldr	r1, [pc, #56]	; (8004a04 <HAL_RCC_ClockConfig+0x1c8>)
 80049ca:	4313      	orrs	r3, r2
 80049cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80049ce:	f000 f821 	bl	8004a14 <HAL_RCC_GetSysClockFreq>
 80049d2:	4602      	mov	r2, r0
 80049d4:	4b0b      	ldr	r3, [pc, #44]	; (8004a04 <HAL_RCC_ClockConfig+0x1c8>)
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	091b      	lsrs	r3, r3, #4
 80049da:	f003 030f 	and.w	r3, r3, #15
 80049de:	490a      	ldr	r1, [pc, #40]	; (8004a08 <HAL_RCC_ClockConfig+0x1cc>)
 80049e0:	5ccb      	ldrb	r3, [r1, r3]
 80049e2:	fa22 f303 	lsr.w	r3, r2, r3
 80049e6:	4a09      	ldr	r2, [pc, #36]	; (8004a0c <HAL_RCC_ClockConfig+0x1d0>)
 80049e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80049ea:	4b09      	ldr	r3, [pc, #36]	; (8004a10 <HAL_RCC_ClockConfig+0x1d4>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4618      	mov	r0, r3
 80049f0:	f7fe f850 	bl	8002a94 <HAL_InitTick>

  return HAL_OK;
 80049f4:	2300      	movs	r3, #0
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3710      	adds	r7, #16
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	bf00      	nop
 8004a00:	40023c00 	.word	0x40023c00
 8004a04:	40023800 	.word	0x40023800
 8004a08:	0800a914 	.word	0x0800a914
 8004a0c:	2000001c 	.word	0x2000001c
 8004a10:	20000020 	.word	0x20000020

08004a14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a14:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004a18:	b084      	sub	sp, #16
 8004a1a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	607b      	str	r3, [r7, #4]
 8004a20:	2300      	movs	r3, #0
 8004a22:	60fb      	str	r3, [r7, #12]
 8004a24:	2300      	movs	r3, #0
 8004a26:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a2c:	4b67      	ldr	r3, [pc, #412]	; (8004bcc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	f003 030c 	and.w	r3, r3, #12
 8004a34:	2b08      	cmp	r3, #8
 8004a36:	d00d      	beq.n	8004a54 <HAL_RCC_GetSysClockFreq+0x40>
 8004a38:	2b08      	cmp	r3, #8
 8004a3a:	f200 80bd 	bhi.w	8004bb8 <HAL_RCC_GetSysClockFreq+0x1a4>
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d002      	beq.n	8004a48 <HAL_RCC_GetSysClockFreq+0x34>
 8004a42:	2b04      	cmp	r3, #4
 8004a44:	d003      	beq.n	8004a4e <HAL_RCC_GetSysClockFreq+0x3a>
 8004a46:	e0b7      	b.n	8004bb8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004a48:	4b61      	ldr	r3, [pc, #388]	; (8004bd0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004a4a:	60bb      	str	r3, [r7, #8]
      break;
 8004a4c:	e0b7      	b.n	8004bbe <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004a4e:	4b61      	ldr	r3, [pc, #388]	; (8004bd4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004a50:	60bb      	str	r3, [r7, #8]
      break;
 8004a52:	e0b4      	b.n	8004bbe <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a54:	4b5d      	ldr	r3, [pc, #372]	; (8004bcc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004a5c:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004a5e:	4b5b      	ldr	r3, [pc, #364]	; (8004bcc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d04d      	beq.n	8004b06 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a6a:	4b58      	ldr	r3, [pc, #352]	; (8004bcc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	099b      	lsrs	r3, r3, #6
 8004a70:	461a      	mov	r2, r3
 8004a72:	f04f 0300 	mov.w	r3, #0
 8004a76:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004a7a:	f04f 0100 	mov.w	r1, #0
 8004a7e:	ea02 0800 	and.w	r8, r2, r0
 8004a82:	ea03 0901 	and.w	r9, r3, r1
 8004a86:	4640      	mov	r0, r8
 8004a88:	4649      	mov	r1, r9
 8004a8a:	f04f 0200 	mov.w	r2, #0
 8004a8e:	f04f 0300 	mov.w	r3, #0
 8004a92:	014b      	lsls	r3, r1, #5
 8004a94:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004a98:	0142      	lsls	r2, r0, #5
 8004a9a:	4610      	mov	r0, r2
 8004a9c:	4619      	mov	r1, r3
 8004a9e:	ebb0 0008 	subs.w	r0, r0, r8
 8004aa2:	eb61 0109 	sbc.w	r1, r1, r9
 8004aa6:	f04f 0200 	mov.w	r2, #0
 8004aaa:	f04f 0300 	mov.w	r3, #0
 8004aae:	018b      	lsls	r3, r1, #6
 8004ab0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004ab4:	0182      	lsls	r2, r0, #6
 8004ab6:	1a12      	subs	r2, r2, r0
 8004ab8:	eb63 0301 	sbc.w	r3, r3, r1
 8004abc:	f04f 0000 	mov.w	r0, #0
 8004ac0:	f04f 0100 	mov.w	r1, #0
 8004ac4:	00d9      	lsls	r1, r3, #3
 8004ac6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004aca:	00d0      	lsls	r0, r2, #3
 8004acc:	4602      	mov	r2, r0
 8004ace:	460b      	mov	r3, r1
 8004ad0:	eb12 0208 	adds.w	r2, r2, r8
 8004ad4:	eb43 0309 	adc.w	r3, r3, r9
 8004ad8:	f04f 0000 	mov.w	r0, #0
 8004adc:	f04f 0100 	mov.w	r1, #0
 8004ae0:	0259      	lsls	r1, r3, #9
 8004ae2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004ae6:	0250      	lsls	r0, r2, #9
 8004ae8:	4602      	mov	r2, r0
 8004aea:	460b      	mov	r3, r1
 8004aec:	4610      	mov	r0, r2
 8004aee:	4619      	mov	r1, r3
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	461a      	mov	r2, r3
 8004af4:	f04f 0300 	mov.w	r3, #0
 8004af8:	f7fb fbfa 	bl	80002f0 <__aeabi_uldivmod>
 8004afc:	4602      	mov	r2, r0
 8004afe:	460b      	mov	r3, r1
 8004b00:	4613      	mov	r3, r2
 8004b02:	60fb      	str	r3, [r7, #12]
 8004b04:	e04a      	b.n	8004b9c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b06:	4b31      	ldr	r3, [pc, #196]	; (8004bcc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	099b      	lsrs	r3, r3, #6
 8004b0c:	461a      	mov	r2, r3
 8004b0e:	f04f 0300 	mov.w	r3, #0
 8004b12:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004b16:	f04f 0100 	mov.w	r1, #0
 8004b1a:	ea02 0400 	and.w	r4, r2, r0
 8004b1e:	ea03 0501 	and.w	r5, r3, r1
 8004b22:	4620      	mov	r0, r4
 8004b24:	4629      	mov	r1, r5
 8004b26:	f04f 0200 	mov.w	r2, #0
 8004b2a:	f04f 0300 	mov.w	r3, #0
 8004b2e:	014b      	lsls	r3, r1, #5
 8004b30:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004b34:	0142      	lsls	r2, r0, #5
 8004b36:	4610      	mov	r0, r2
 8004b38:	4619      	mov	r1, r3
 8004b3a:	1b00      	subs	r0, r0, r4
 8004b3c:	eb61 0105 	sbc.w	r1, r1, r5
 8004b40:	f04f 0200 	mov.w	r2, #0
 8004b44:	f04f 0300 	mov.w	r3, #0
 8004b48:	018b      	lsls	r3, r1, #6
 8004b4a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004b4e:	0182      	lsls	r2, r0, #6
 8004b50:	1a12      	subs	r2, r2, r0
 8004b52:	eb63 0301 	sbc.w	r3, r3, r1
 8004b56:	f04f 0000 	mov.w	r0, #0
 8004b5a:	f04f 0100 	mov.w	r1, #0
 8004b5e:	00d9      	lsls	r1, r3, #3
 8004b60:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004b64:	00d0      	lsls	r0, r2, #3
 8004b66:	4602      	mov	r2, r0
 8004b68:	460b      	mov	r3, r1
 8004b6a:	1912      	adds	r2, r2, r4
 8004b6c:	eb45 0303 	adc.w	r3, r5, r3
 8004b70:	f04f 0000 	mov.w	r0, #0
 8004b74:	f04f 0100 	mov.w	r1, #0
 8004b78:	0299      	lsls	r1, r3, #10
 8004b7a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004b7e:	0290      	lsls	r0, r2, #10
 8004b80:	4602      	mov	r2, r0
 8004b82:	460b      	mov	r3, r1
 8004b84:	4610      	mov	r0, r2
 8004b86:	4619      	mov	r1, r3
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	461a      	mov	r2, r3
 8004b8c:	f04f 0300 	mov.w	r3, #0
 8004b90:	f7fb fbae 	bl	80002f0 <__aeabi_uldivmod>
 8004b94:	4602      	mov	r2, r0
 8004b96:	460b      	mov	r3, r1
 8004b98:	4613      	mov	r3, r2
 8004b9a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004b9c:	4b0b      	ldr	r3, [pc, #44]	; (8004bcc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	0c1b      	lsrs	r3, r3, #16
 8004ba2:	f003 0303 	and.w	r3, r3, #3
 8004ba6:	3301      	adds	r3, #1
 8004ba8:	005b      	lsls	r3, r3, #1
 8004baa:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8004bac:	68fa      	ldr	r2, [r7, #12]
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bb4:	60bb      	str	r3, [r7, #8]
      break;
 8004bb6:	e002      	b.n	8004bbe <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004bb8:	4b05      	ldr	r3, [pc, #20]	; (8004bd0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004bba:	60bb      	str	r3, [r7, #8]
      break;
 8004bbc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004bbe:	68bb      	ldr	r3, [r7, #8]
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	3710      	adds	r7, #16
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004bca:	bf00      	nop
 8004bcc:	40023800 	.word	0x40023800
 8004bd0:	00f42400 	.word	0x00f42400
 8004bd4:	007a1200 	.word	0x007a1200

08004bd8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004bdc:	4b03      	ldr	r3, [pc, #12]	; (8004bec <HAL_RCC_GetHCLKFreq+0x14>)
 8004bde:	681b      	ldr	r3, [r3, #0]
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr
 8004bea:	bf00      	nop
 8004bec:	2000001c 	.word	0x2000001c

08004bf0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004bf4:	f7ff fff0 	bl	8004bd8 <HAL_RCC_GetHCLKFreq>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	4b05      	ldr	r3, [pc, #20]	; (8004c10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004bfc:	689b      	ldr	r3, [r3, #8]
 8004bfe:	0a9b      	lsrs	r3, r3, #10
 8004c00:	f003 0307 	and.w	r3, r3, #7
 8004c04:	4903      	ldr	r1, [pc, #12]	; (8004c14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c06:	5ccb      	ldrb	r3, [r1, r3]
 8004c08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	bd80      	pop	{r7, pc}
 8004c10:	40023800 	.word	0x40023800
 8004c14:	0800a924 	.word	0x0800a924

08004c18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004c1c:	f7ff ffdc 	bl	8004bd8 <HAL_RCC_GetHCLKFreq>
 8004c20:	4602      	mov	r2, r0
 8004c22:	4b05      	ldr	r3, [pc, #20]	; (8004c38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c24:	689b      	ldr	r3, [r3, #8]
 8004c26:	0b5b      	lsrs	r3, r3, #13
 8004c28:	f003 0307 	and.w	r3, r3, #7
 8004c2c:	4903      	ldr	r1, [pc, #12]	; (8004c3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c2e:	5ccb      	ldrb	r3, [r1, r3]
 8004c30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	bd80      	pop	{r7, pc}
 8004c38:	40023800 	.word	0x40023800
 8004c3c:	0800a924 	.word	0x0800a924

08004c40 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b088      	sub	sp, #32
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004c50:	2300      	movs	r3, #0
 8004c52:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004c54:	2300      	movs	r3, #0
 8004c56:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f003 0301 	and.w	r3, r3, #1
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d012      	beq.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004c68:	4b69      	ldr	r3, [pc, #420]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	4a68      	ldr	r2, [pc, #416]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c6e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004c72:	6093      	str	r3, [r2, #8]
 8004c74:	4b66      	ldr	r3, [pc, #408]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c76:	689a      	ldr	r2, [r3, #8]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c7c:	4964      	ldr	r1, [pc, #400]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d101      	bne.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d017      	beq.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004c9a:	4b5d      	ldr	r3, [pc, #372]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ca0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ca8:	4959      	ldr	r1, [pc, #356]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004caa:	4313      	orrs	r3, r2
 8004cac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cb4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004cb8:	d101      	bne.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d101      	bne.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d017      	beq.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004cd6:	4b4e      	ldr	r3, [pc, #312]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004cdc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ce4:	494a      	ldr	r1, [pc, #296]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004cf4:	d101      	bne.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d101      	bne.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004d02:	2301      	movs	r3, #1
 8004d04:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d001      	beq.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004d12:	2301      	movs	r3, #1
 8004d14:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f003 0320 	and.w	r3, r3, #32
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	f000 808b 	beq.w	8004e3a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004d24:	4b3a      	ldr	r3, [pc, #232]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d28:	4a39      	ldr	r2, [pc, #228]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d2e:	6413      	str	r3, [r2, #64]	; 0x40
 8004d30:	4b37      	ldr	r3, [pc, #220]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d38:	60bb      	str	r3, [r7, #8]
 8004d3a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004d3c:	4b35      	ldr	r3, [pc, #212]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a34      	ldr	r2, [pc, #208]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004d42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d48:	f7fd fee8 	bl	8002b1c <HAL_GetTick>
 8004d4c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004d4e:	e008      	b.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d50:	f7fd fee4 	bl	8002b1c <HAL_GetTick>
 8004d54:	4602      	mov	r2, r0
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	1ad3      	subs	r3, r2, r3
 8004d5a:	2b64      	cmp	r3, #100	; 0x64
 8004d5c:	d901      	bls.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004d5e:	2303      	movs	r3, #3
 8004d60:	e38f      	b.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004d62:	4b2c      	ldr	r3, [pc, #176]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d0f0      	beq.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d6e:	4b28      	ldr	r3, [pc, #160]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d76:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d035      	beq.n	8004dea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d86:	693a      	ldr	r2, [r7, #16]
 8004d88:	429a      	cmp	r2, r3
 8004d8a:	d02e      	beq.n	8004dea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004d8c:	4b20      	ldr	r3, [pc, #128]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d94:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004d96:	4b1e      	ldr	r3, [pc, #120]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d9a:	4a1d      	ldr	r2, [pc, #116]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004da0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004da2:	4b1b      	ldr	r3, [pc, #108]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004da4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004da6:	4a1a      	ldr	r2, [pc, #104]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004da8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004dac:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004dae:	4a18      	ldr	r2, [pc, #96]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004db0:	693b      	ldr	r3, [r7, #16]
 8004db2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004db4:	4b16      	ldr	r3, [pc, #88]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004db6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004db8:	f003 0301 	and.w	r3, r3, #1
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	d114      	bne.n	8004dea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dc0:	f7fd feac 	bl	8002b1c <HAL_GetTick>
 8004dc4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dc6:	e00a      	b.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004dc8:	f7fd fea8 	bl	8002b1c <HAL_GetTick>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d901      	bls.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004dda:	2303      	movs	r3, #3
 8004ddc:	e351      	b.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dde:	4b0c      	ldr	r3, [pc, #48]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004de0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004de2:	f003 0302 	and.w	r3, r3, #2
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d0ee      	beq.n	8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004df2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004df6:	d111      	bne.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004df8:	4b05      	ldr	r3, [pc, #20]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dfa:	689b      	ldr	r3, [r3, #8]
 8004dfc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004e04:	4b04      	ldr	r3, [pc, #16]	; (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004e06:	400b      	ands	r3, r1
 8004e08:	4901      	ldr	r1, [pc, #4]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	608b      	str	r3, [r1, #8]
 8004e0e:	e00b      	b.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004e10:	40023800 	.word	0x40023800
 8004e14:	40007000 	.word	0x40007000
 8004e18:	0ffffcff 	.word	0x0ffffcff
 8004e1c:	4bb3      	ldr	r3, [pc, #716]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	4ab2      	ldr	r2, [pc, #712]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e22:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004e26:	6093      	str	r3, [r2, #8]
 8004e28:	4bb0      	ldr	r3, [pc, #704]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e2a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e34:	49ad      	ldr	r1, [pc, #692]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e36:	4313      	orrs	r3, r2
 8004e38:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f003 0310 	and.w	r3, r3, #16
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d010      	beq.n	8004e68 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004e46:	4ba9      	ldr	r3, [pc, #676]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e4c:	4aa7      	ldr	r2, [pc, #668]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e4e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004e52:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004e56:	4ba5      	ldr	r3, [pc, #660]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e58:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e60:	49a2      	ldr	r1, [pc, #648]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e62:	4313      	orrs	r3, r2
 8004e64:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d00a      	beq.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004e74:	4b9d      	ldr	r3, [pc, #628]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e7a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004e82:	499a      	ldr	r1, [pc, #616]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e84:	4313      	orrs	r3, r2
 8004e86:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d00a      	beq.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004e96:	4b95      	ldr	r3, [pc, #596]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e9c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004ea4:	4991      	ldr	r1, [pc, #580]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d00a      	beq.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004eb8:	4b8c      	ldr	r3, [pc, #560]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004eba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ebe:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ec6:	4989      	ldr	r1, [pc, #548]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d00a      	beq.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004eda:	4b84      	ldr	r3, [pc, #528]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004edc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ee0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ee8:	4980      	ldr	r1, [pc, #512]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004eea:	4313      	orrs	r3, r2
 8004eec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d00a      	beq.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004efc:	4b7b      	ldr	r3, [pc, #492]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004efe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f02:	f023 0203 	bic.w	r2, r3, #3
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f0a:	4978      	ldr	r1, [pc, #480]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d00a      	beq.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004f1e:	4b73      	ldr	r3, [pc, #460]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f24:	f023 020c 	bic.w	r2, r3, #12
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f2c:	496f      	ldr	r1, [pc, #444]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d00a      	beq.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004f40:	4b6a      	ldr	r3, [pc, #424]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f46:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f4e:	4967      	ldr	r1, [pc, #412]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f50:	4313      	orrs	r3, r2
 8004f52:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d00a      	beq.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004f62:	4b62      	ldr	r3, [pc, #392]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f68:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f70:	495e      	ldr	r1, [pc, #376]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f72:	4313      	orrs	r3, r2
 8004f74:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d00a      	beq.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004f84:	4b59      	ldr	r3, [pc, #356]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f8a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f92:	4956      	ldr	r1, [pc, #344]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f94:	4313      	orrs	r3, r2
 8004f96:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d00a      	beq.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004fa6:	4b51      	ldr	r3, [pc, #324]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fac:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fb4:	494d      	ldr	r1, [pc, #308]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d00a      	beq.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004fc8:	4b48      	ldr	r3, [pc, #288]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fce:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fd6:	4945      	ldr	r1, [pc, #276]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d00a      	beq.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004fea:	4b40      	ldr	r3, [pc, #256]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ff0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ff8:	493c      	ldr	r1, [pc, #240]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005008:	2b00      	cmp	r3, #0
 800500a:	d00a      	beq.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800500c:	4b37      	ldr	r3, [pc, #220]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800500e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005012:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800501a:	4934      	ldr	r1, [pc, #208]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800501c:	4313      	orrs	r3, r2
 800501e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800502a:	2b00      	cmp	r3, #0
 800502c:	d011      	beq.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800502e:	4b2f      	ldr	r3, [pc, #188]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005030:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005034:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800503c:	492b      	ldr	r1, [pc, #172]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800503e:	4313      	orrs	r3, r2
 8005040:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005048:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800504c:	d101      	bne.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800504e:	2301      	movs	r3, #1
 8005050:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f003 0308 	and.w	r3, r3, #8
 800505a:	2b00      	cmp	r3, #0
 800505c:	d001      	beq.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800505e:	2301      	movs	r3, #1
 8005060:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800506a:	2b00      	cmp	r3, #0
 800506c:	d00a      	beq.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800506e:	4b1f      	ldr	r3, [pc, #124]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005070:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005074:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800507c:	491b      	ldr	r1, [pc, #108]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800507e:	4313      	orrs	r3, r2
 8005080:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800508c:	2b00      	cmp	r3, #0
 800508e:	d00b      	beq.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005090:	4b16      	ldr	r3, [pc, #88]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005092:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005096:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80050a0:	4912      	ldr	r1, [pc, #72]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050a2:	4313      	orrs	r3, r2
 80050a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d00b      	beq.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80050b4:	4b0d      	ldr	r3, [pc, #52]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050ba:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80050c4:	4909      	ldr	r1, [pc, #36]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050c6:	4313      	orrs	r3, r2
 80050c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d00f      	beq.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80050d8:	4b04      	ldr	r3, [pc, #16]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80050de:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050e8:	e002      	b.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80050ea:	bf00      	nop
 80050ec:	40023800 	.word	0x40023800
 80050f0:	4986      	ldr	r1, [pc, #536]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050f2:	4313      	orrs	r3, r2
 80050f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005100:	2b00      	cmp	r3, #0
 8005102:	d00b      	beq.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005104:	4b81      	ldr	r3, [pc, #516]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005106:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800510a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005114:	497d      	ldr	r1, [pc, #500]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005116:	4313      	orrs	r3, r2
 8005118:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800511c:	69fb      	ldr	r3, [r7, #28]
 800511e:	2b01      	cmp	r3, #1
 8005120:	d006      	beq.n	8005130 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800512a:	2b00      	cmp	r3, #0
 800512c:	f000 80d6 	beq.w	80052dc <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005130:	4b76      	ldr	r3, [pc, #472]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a75      	ldr	r2, [pc, #468]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005136:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800513a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800513c:	f7fd fcee 	bl	8002b1c <HAL_GetTick>
 8005140:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005142:	e008      	b.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005144:	f7fd fcea 	bl	8002b1c <HAL_GetTick>
 8005148:	4602      	mov	r2, r0
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	1ad3      	subs	r3, r2, r3
 800514e:	2b64      	cmp	r3, #100	; 0x64
 8005150:	d901      	bls.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005152:	2303      	movs	r3, #3
 8005154:	e195      	b.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005156:	4b6d      	ldr	r3, [pc, #436]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800515e:	2b00      	cmp	r3, #0
 8005160:	d1f0      	bne.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f003 0301 	and.w	r3, r3, #1
 800516a:	2b00      	cmp	r3, #0
 800516c:	d021      	beq.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x572>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005172:	2b00      	cmp	r3, #0
 8005174:	d11d      	bne.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005176:	4b65      	ldr	r3, [pc, #404]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005178:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800517c:	0c1b      	lsrs	r3, r3, #16
 800517e:	f003 0303 	and.w	r3, r3, #3
 8005182:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005184:	4b61      	ldr	r3, [pc, #388]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005186:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800518a:	0e1b      	lsrs	r3, r3, #24
 800518c:	f003 030f 	and.w	r3, r3, #15
 8005190:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	019a      	lsls	r2, r3, #6
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	041b      	lsls	r3, r3, #16
 800519c:	431a      	orrs	r2, r3
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	061b      	lsls	r3, r3, #24
 80051a2:	431a      	orrs	r2, r3
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	689b      	ldr	r3, [r3, #8]
 80051a8:	071b      	lsls	r3, r3, #28
 80051aa:	4958      	ldr	r1, [pc, #352]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051ac:	4313      	orrs	r3, r2
 80051ae:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d004      	beq.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80051c6:	d00a      	beq.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d02e      	beq.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051d8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80051dc:	d129      	bne.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80051de:	4b4b      	ldr	r3, [pc, #300]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80051e4:	0c1b      	lsrs	r3, r3, #16
 80051e6:	f003 0303 	and.w	r3, r3, #3
 80051ea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80051ec:	4b47      	ldr	r3, [pc, #284]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80051f2:	0f1b      	lsrs	r3, r3, #28
 80051f4:	f003 0307 	and.w	r3, r3, #7
 80051f8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	019a      	lsls	r2, r3, #6
 8005200:	693b      	ldr	r3, [r7, #16]
 8005202:	041b      	lsls	r3, r3, #16
 8005204:	431a      	orrs	r2, r3
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	68db      	ldr	r3, [r3, #12]
 800520a:	061b      	lsls	r3, r3, #24
 800520c:	431a      	orrs	r2, r3
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	071b      	lsls	r3, r3, #28
 8005212:	493e      	ldr	r1, [pc, #248]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005214:	4313      	orrs	r3, r2
 8005216:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800521a:	4b3c      	ldr	r3, [pc, #240]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800521c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005220:	f023 021f 	bic.w	r2, r3, #31
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005228:	3b01      	subs	r3, #1
 800522a:	4938      	ldr	r1, [pc, #224]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800522c:	4313      	orrs	r3, r2
 800522e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800523a:	2b00      	cmp	r3, #0
 800523c:	d01d      	beq.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800523e:	4b33      	ldr	r3, [pc, #204]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005240:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005244:	0e1b      	lsrs	r3, r3, #24
 8005246:	f003 030f 	and.w	r3, r3, #15
 800524a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800524c:	4b2f      	ldr	r3, [pc, #188]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800524e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005252:	0f1b      	lsrs	r3, r3, #28
 8005254:	f003 0307 	and.w	r3, r3, #7
 8005258:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	019a      	lsls	r2, r3, #6
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	691b      	ldr	r3, [r3, #16]
 8005264:	041b      	lsls	r3, r3, #16
 8005266:	431a      	orrs	r2, r3
 8005268:	693b      	ldr	r3, [r7, #16]
 800526a:	061b      	lsls	r3, r3, #24
 800526c:	431a      	orrs	r2, r3
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	071b      	lsls	r3, r3, #28
 8005272:	4926      	ldr	r1, [pc, #152]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005274:	4313      	orrs	r3, r2
 8005276:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005282:	2b00      	cmp	r3, #0
 8005284:	d011      	beq.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	019a      	lsls	r2, r3, #6
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	691b      	ldr	r3, [r3, #16]
 8005290:	041b      	lsls	r3, r3, #16
 8005292:	431a      	orrs	r2, r3
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	68db      	ldr	r3, [r3, #12]
 8005298:	061b      	lsls	r3, r3, #24
 800529a:	431a      	orrs	r2, r3
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	071b      	lsls	r3, r3, #28
 80052a2:	491a      	ldr	r1, [pc, #104]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052a4:	4313      	orrs	r3, r2
 80052a6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80052aa:	4b18      	ldr	r3, [pc, #96]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	4a17      	ldr	r2, [pc, #92]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052b0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80052b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052b6:	f7fd fc31 	bl	8002b1c <HAL_GetTick>
 80052ba:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80052bc:	e008      	b.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80052be:	f7fd fc2d 	bl	8002b1c <HAL_GetTick>
 80052c2:	4602      	mov	r2, r0
 80052c4:	697b      	ldr	r3, [r7, #20]
 80052c6:	1ad3      	subs	r3, r2, r3
 80052c8:	2b64      	cmp	r3, #100	; 0x64
 80052ca:	d901      	bls.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80052cc:	2303      	movs	r3, #3
 80052ce:	e0d8      	b.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80052d0:	4b0e      	ldr	r3, [pc, #56]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d0f0      	beq.n	80052be <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80052dc:	69bb      	ldr	r3, [r7, #24]
 80052de:	2b01      	cmp	r3, #1
 80052e0:	f040 80ce 	bne.w	8005480 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80052e4:	4b09      	ldr	r3, [pc, #36]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4a08      	ldr	r2, [pc, #32]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052f0:	f7fd fc14 	bl	8002b1c <HAL_GetTick>
 80052f4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80052f6:	e00b      	b.n	8005310 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80052f8:	f7fd fc10 	bl	8002b1c <HAL_GetTick>
 80052fc:	4602      	mov	r2, r0
 80052fe:	697b      	ldr	r3, [r7, #20]
 8005300:	1ad3      	subs	r3, r2, r3
 8005302:	2b64      	cmp	r3, #100	; 0x64
 8005304:	d904      	bls.n	8005310 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005306:	2303      	movs	r3, #3
 8005308:	e0bb      	b.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800530a:	bf00      	nop
 800530c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005310:	4b5e      	ldr	r3, [pc, #376]	; (800548c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005318:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800531c:	d0ec      	beq.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005326:	2b00      	cmp	r3, #0
 8005328:	d003      	beq.n	8005332 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800532e:	2b00      	cmp	r3, #0
 8005330:	d009      	beq.n	8005346 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800533a:	2b00      	cmp	r3, #0
 800533c:	d02e      	beq.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005342:	2b00      	cmp	r3, #0
 8005344:	d12a      	bne.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005346:	4b51      	ldr	r3, [pc, #324]	; (800548c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005348:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800534c:	0c1b      	lsrs	r3, r3, #16
 800534e:	f003 0303 	and.w	r3, r3, #3
 8005352:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005354:	4b4d      	ldr	r3, [pc, #308]	; (800548c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005356:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800535a:	0f1b      	lsrs	r3, r3, #28
 800535c:	f003 0307 	and.w	r3, r3, #7
 8005360:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	695b      	ldr	r3, [r3, #20]
 8005366:	019a      	lsls	r2, r3, #6
 8005368:	693b      	ldr	r3, [r7, #16]
 800536a:	041b      	lsls	r3, r3, #16
 800536c:	431a      	orrs	r2, r3
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	699b      	ldr	r3, [r3, #24]
 8005372:	061b      	lsls	r3, r3, #24
 8005374:	431a      	orrs	r2, r3
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	071b      	lsls	r3, r3, #28
 800537a:	4944      	ldr	r1, [pc, #272]	; (800548c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800537c:	4313      	orrs	r3, r2
 800537e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005382:	4b42      	ldr	r3, [pc, #264]	; (800548c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005384:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005388:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005390:	3b01      	subs	r3, #1
 8005392:	021b      	lsls	r3, r3, #8
 8005394:	493d      	ldr	r1, [pc, #244]	; (800548c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005396:	4313      	orrs	r3, r2
 8005398:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d022      	beq.n	80053ee <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80053ac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80053b0:	d11d      	bne.n	80053ee <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80053b2:	4b36      	ldr	r3, [pc, #216]	; (800548c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80053b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053b8:	0e1b      	lsrs	r3, r3, #24
 80053ba:	f003 030f 	and.w	r3, r3, #15
 80053be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80053c0:	4b32      	ldr	r3, [pc, #200]	; (800548c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80053c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053c6:	0f1b      	lsrs	r3, r3, #28
 80053c8:	f003 0307 	and.w	r3, r3, #7
 80053cc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	695b      	ldr	r3, [r3, #20]
 80053d2:	019a      	lsls	r2, r3, #6
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6a1b      	ldr	r3, [r3, #32]
 80053d8:	041b      	lsls	r3, r3, #16
 80053da:	431a      	orrs	r2, r3
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	061b      	lsls	r3, r3, #24
 80053e0:	431a      	orrs	r2, r3
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	071b      	lsls	r3, r3, #28
 80053e6:	4929      	ldr	r1, [pc, #164]	; (800548c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80053e8:	4313      	orrs	r3, r2
 80053ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f003 0308 	and.w	r3, r3, #8
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d028      	beq.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80053fa:	4b24      	ldr	r3, [pc, #144]	; (800548c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80053fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005400:	0e1b      	lsrs	r3, r3, #24
 8005402:	f003 030f 	and.w	r3, r3, #15
 8005406:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005408:	4b20      	ldr	r3, [pc, #128]	; (800548c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800540a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800540e:	0c1b      	lsrs	r3, r3, #16
 8005410:	f003 0303 	and.w	r3, r3, #3
 8005414:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	695b      	ldr	r3, [r3, #20]
 800541a:	019a      	lsls	r2, r3, #6
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	041b      	lsls	r3, r3, #16
 8005420:	431a      	orrs	r2, r3
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	061b      	lsls	r3, r3, #24
 8005426:	431a      	orrs	r2, r3
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	69db      	ldr	r3, [r3, #28]
 800542c:	071b      	lsls	r3, r3, #28
 800542e:	4917      	ldr	r1, [pc, #92]	; (800548c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005430:	4313      	orrs	r3, r2
 8005432:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005436:	4b15      	ldr	r3, [pc, #84]	; (800548c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005438:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800543c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005444:	4911      	ldr	r1, [pc, #68]	; (800548c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005446:	4313      	orrs	r3, r2
 8005448:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800544c:	4b0f      	ldr	r3, [pc, #60]	; (800548c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4a0e      	ldr	r2, [pc, #56]	; (800548c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005452:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005456:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005458:	f7fd fb60 	bl	8002b1c <HAL_GetTick>
 800545c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800545e:	e008      	b.n	8005472 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005460:	f7fd fb5c 	bl	8002b1c <HAL_GetTick>
 8005464:	4602      	mov	r2, r0
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	1ad3      	subs	r3, r2, r3
 800546a:	2b64      	cmp	r3, #100	; 0x64
 800546c:	d901      	bls.n	8005472 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800546e:	2303      	movs	r3, #3
 8005470:	e007      	b.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005472:	4b06      	ldr	r3, [pc, #24]	; (800548c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800547a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800547e:	d1ef      	bne.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005480:	2300      	movs	r3, #0
}
 8005482:	4618      	mov	r0, r3
 8005484:	3720      	adds	r7, #32
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}
 800548a:	bf00      	nop
 800548c:	40023800 	.word	0x40023800

08005490 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b082      	sub	sp, #8
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d101      	bne.n	80054a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	e049      	b.n	8005536 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054a8:	b2db      	uxtb	r3, r3
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d106      	bne.n	80054bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2200      	movs	r2, #0
 80054b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	f7fd f910 	bl	80026dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2202      	movs	r2, #2
 80054c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681a      	ldr	r2, [r3, #0]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	3304      	adds	r3, #4
 80054cc:	4619      	mov	r1, r3
 80054ce:	4610      	mov	r0, r2
 80054d0:	f000 fb80 	bl	8005bd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2201      	movs	r2, #1
 80054d8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2201      	movs	r2, #1
 80054e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2201      	movs	r2, #1
 80054e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2201      	movs	r2, #1
 80054f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2201      	movs	r2, #1
 80054f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2201      	movs	r2, #1
 8005500:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2201      	movs	r2, #1
 8005508:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2201      	movs	r2, #1
 8005510:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2201      	movs	r2, #1
 8005518:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2201      	movs	r2, #1
 8005520:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2201      	movs	r2, #1
 8005528:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2201      	movs	r2, #1
 8005530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005534:	2300      	movs	r3, #0
}
 8005536:	4618      	mov	r0, r3
 8005538:	3708      	adds	r7, #8
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}

0800553e <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800553e:	b480      	push	{r7}
 8005540:	b083      	sub	sp, #12
 8005542:	af00      	add	r7, sp, #0
 8005544:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	6a1a      	ldr	r2, [r3, #32]
 800554c:	f241 1311 	movw	r3, #4369	; 0x1111
 8005550:	4013      	ands	r3, r2
 8005552:	2b00      	cmp	r3, #0
 8005554:	d10f      	bne.n	8005576 <HAL_TIM_Base_Stop+0x38>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	6a1a      	ldr	r2, [r3, #32]
 800555c:	f240 4344 	movw	r3, #1092	; 0x444
 8005560:	4013      	ands	r3, r2
 8005562:	2b00      	cmp	r3, #0
 8005564:	d107      	bne.n	8005576 <HAL_TIM_Base_Stop+0x38>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f022 0201 	bic.w	r2, r2, #1
 8005574:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2201      	movs	r2, #1
 800557a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800557e:	2300      	movs	r3, #0
}
 8005580:	4618      	mov	r0, r3
 8005582:	370c      	adds	r7, #12
 8005584:	46bd      	mov	sp, r7
 8005586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558a:	4770      	bx	lr

0800558c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800558c:	b480      	push	{r7}
 800558e:	b085      	sub	sp, #20
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800559a:	b2db      	uxtb	r3, r3
 800559c:	2b01      	cmp	r3, #1
 800559e:	d001      	beq.n	80055a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80055a0:	2301      	movs	r3, #1
 80055a2:	e054      	b.n	800564e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2202      	movs	r2, #2
 80055a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	68da      	ldr	r2, [r3, #12]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f042 0201 	orr.w	r2, r2, #1
 80055ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a26      	ldr	r2, [pc, #152]	; (800565c <HAL_TIM_Base_Start_IT+0xd0>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d022      	beq.n	800560c <HAL_TIM_Base_Start_IT+0x80>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055ce:	d01d      	beq.n	800560c <HAL_TIM_Base_Start_IT+0x80>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a22      	ldr	r2, [pc, #136]	; (8005660 <HAL_TIM_Base_Start_IT+0xd4>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d018      	beq.n	800560c <HAL_TIM_Base_Start_IT+0x80>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	4a21      	ldr	r2, [pc, #132]	; (8005664 <HAL_TIM_Base_Start_IT+0xd8>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d013      	beq.n	800560c <HAL_TIM_Base_Start_IT+0x80>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	4a1f      	ldr	r2, [pc, #124]	; (8005668 <HAL_TIM_Base_Start_IT+0xdc>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d00e      	beq.n	800560c <HAL_TIM_Base_Start_IT+0x80>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4a1e      	ldr	r2, [pc, #120]	; (800566c <HAL_TIM_Base_Start_IT+0xe0>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d009      	beq.n	800560c <HAL_TIM_Base_Start_IT+0x80>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4a1c      	ldr	r2, [pc, #112]	; (8005670 <HAL_TIM_Base_Start_IT+0xe4>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d004      	beq.n	800560c <HAL_TIM_Base_Start_IT+0x80>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4a1b      	ldr	r2, [pc, #108]	; (8005674 <HAL_TIM_Base_Start_IT+0xe8>)
 8005608:	4293      	cmp	r3, r2
 800560a:	d115      	bne.n	8005638 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	689a      	ldr	r2, [r3, #8]
 8005612:	4b19      	ldr	r3, [pc, #100]	; (8005678 <HAL_TIM_Base_Start_IT+0xec>)
 8005614:	4013      	ands	r3, r2
 8005616:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2b06      	cmp	r3, #6
 800561c:	d015      	beq.n	800564a <HAL_TIM_Base_Start_IT+0xbe>
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005624:	d011      	beq.n	800564a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	681a      	ldr	r2, [r3, #0]
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f042 0201 	orr.w	r2, r2, #1
 8005634:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005636:	e008      	b.n	800564a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	681a      	ldr	r2, [r3, #0]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f042 0201 	orr.w	r2, r2, #1
 8005646:	601a      	str	r2, [r3, #0]
 8005648:	e000      	b.n	800564c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800564a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800564c:	2300      	movs	r3, #0
}
 800564e:	4618      	mov	r0, r3
 8005650:	3714      	adds	r7, #20
 8005652:	46bd      	mov	sp, r7
 8005654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005658:	4770      	bx	lr
 800565a:	bf00      	nop
 800565c:	40010000 	.word	0x40010000
 8005660:	40000400 	.word	0x40000400
 8005664:	40000800 	.word	0x40000800
 8005668:	40000c00 	.word	0x40000c00
 800566c:	40010400 	.word	0x40010400
 8005670:	40014000 	.word	0x40014000
 8005674:	40001800 	.word	0x40001800
 8005678:	00010007 	.word	0x00010007

0800567c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800567c:	b480      	push	{r7}
 800567e:	b083      	sub	sp, #12
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	68da      	ldr	r2, [r3, #12]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f022 0201 	bic.w	r2, r2, #1
 8005692:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	6a1a      	ldr	r2, [r3, #32]
 800569a:	f241 1311 	movw	r3, #4369	; 0x1111
 800569e:	4013      	ands	r3, r2
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d10f      	bne.n	80056c4 <HAL_TIM_Base_Stop_IT+0x48>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	6a1a      	ldr	r2, [r3, #32]
 80056aa:	f240 4344 	movw	r3, #1092	; 0x444
 80056ae:	4013      	ands	r3, r2
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d107      	bne.n	80056c4 <HAL_TIM_Base_Stop_IT+0x48>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	681a      	ldr	r2, [r3, #0]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f022 0201 	bic.w	r2, r2, #1
 80056c2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2201      	movs	r2, #1
 80056c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80056cc:	2300      	movs	r3, #0
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	370c      	adds	r7, #12
 80056d2:	46bd      	mov	sp, r7
 80056d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d8:	4770      	bx	lr
	...

080056dc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b086      	sub	sp, #24
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
 80056e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d101      	bne.n	80056f0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	e08f      	b.n	8005810 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056f6:	b2db      	uxtb	r3, r3
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d106      	bne.n	800570a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2200      	movs	r2, #0
 8005700:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f7fc ff7f 	bl	8002608 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2202      	movs	r2, #2
 800570e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	6899      	ldr	r1, [r3, #8]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681a      	ldr	r2, [r3, #0]
 800571c:	4b3e      	ldr	r3, [pc, #248]	; (8005818 <HAL_TIM_Encoder_Init+0x13c>)
 800571e:	400b      	ands	r3, r1
 8005720:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681a      	ldr	r2, [r3, #0]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	3304      	adds	r3, #4
 800572a:	4619      	mov	r1, r3
 800572c:	4610      	mov	r0, r2
 800572e:	f000 fa51 	bl	8005bd4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	699b      	ldr	r3, [r3, #24]
 8005740:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	6a1b      	ldr	r3, [r3, #32]
 8005748:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	697a      	ldr	r2, [r7, #20]
 8005750:	4313      	orrs	r3, r2
 8005752:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005754:	693a      	ldr	r2, [r7, #16]
 8005756:	4b31      	ldr	r3, [pc, #196]	; (800581c <HAL_TIM_Encoder_Init+0x140>)
 8005758:	4013      	ands	r3, r2
 800575a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	689a      	ldr	r2, [r3, #8]
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	699b      	ldr	r3, [r3, #24]
 8005764:	021b      	lsls	r3, r3, #8
 8005766:	4313      	orrs	r3, r2
 8005768:	693a      	ldr	r2, [r7, #16]
 800576a:	4313      	orrs	r3, r2
 800576c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800576e:	693a      	ldr	r2, [r7, #16]
 8005770:	4b2b      	ldr	r3, [pc, #172]	; (8005820 <HAL_TIM_Encoder_Init+0x144>)
 8005772:	4013      	ands	r3, r2
 8005774:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005776:	693a      	ldr	r2, [r7, #16]
 8005778:	4b2a      	ldr	r3, [pc, #168]	; (8005824 <HAL_TIM_Encoder_Init+0x148>)
 800577a:	4013      	ands	r3, r2
 800577c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	68da      	ldr	r2, [r3, #12]
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	69db      	ldr	r3, [r3, #28]
 8005786:	021b      	lsls	r3, r3, #8
 8005788:	4313      	orrs	r3, r2
 800578a:	693a      	ldr	r2, [r7, #16]
 800578c:	4313      	orrs	r3, r2
 800578e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	691b      	ldr	r3, [r3, #16]
 8005794:	011a      	lsls	r2, r3, #4
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	6a1b      	ldr	r3, [r3, #32]
 800579a:	031b      	lsls	r3, r3, #12
 800579c:	4313      	orrs	r3, r2
 800579e:	693a      	ldr	r2, [r7, #16]
 80057a0:	4313      	orrs	r3, r2
 80057a2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80057aa:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80057b2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	685a      	ldr	r2, [r3, #4]
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	695b      	ldr	r3, [r3, #20]
 80057bc:	011b      	lsls	r3, r3, #4
 80057be:	4313      	orrs	r3, r2
 80057c0:	68fa      	ldr	r2, [r7, #12]
 80057c2:	4313      	orrs	r3, r2
 80057c4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	697a      	ldr	r2, [r7, #20]
 80057cc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	693a      	ldr	r2, [r7, #16]
 80057d4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	68fa      	ldr	r2, [r7, #12]
 80057dc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2201      	movs	r2, #1
 80057e2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2201      	movs	r2, #1
 80057ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2201      	movs	r2, #1
 80057f2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2201      	movs	r2, #1
 80057fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2201      	movs	r2, #1
 8005802:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2201      	movs	r2, #1
 800580a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800580e:	2300      	movs	r3, #0
}
 8005810:	4618      	mov	r0, r3
 8005812:	3718      	adds	r7, #24
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}
 8005818:	fffebff8 	.word	0xfffebff8
 800581c:	fffffcfc 	.word	0xfffffcfc
 8005820:	fffff3f3 	.word	0xfffff3f3
 8005824:	ffff0f0f 	.word	0xffff0f0f

08005828 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b084      	sub	sp, #16
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
 8005830:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005838:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005840:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005848:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005850:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d110      	bne.n	800587a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005858:	7bfb      	ldrb	r3, [r7, #15]
 800585a:	2b01      	cmp	r3, #1
 800585c:	d102      	bne.n	8005864 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800585e:	7b7b      	ldrb	r3, [r7, #13]
 8005860:	2b01      	cmp	r3, #1
 8005862:	d001      	beq.n	8005868 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005864:	2301      	movs	r3, #1
 8005866:	e069      	b.n	800593c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2202      	movs	r2, #2
 800586c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2202      	movs	r2, #2
 8005874:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005878:	e031      	b.n	80058de <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	2b04      	cmp	r3, #4
 800587e:	d110      	bne.n	80058a2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005880:	7bbb      	ldrb	r3, [r7, #14]
 8005882:	2b01      	cmp	r3, #1
 8005884:	d102      	bne.n	800588c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005886:	7b3b      	ldrb	r3, [r7, #12]
 8005888:	2b01      	cmp	r3, #1
 800588a:	d001      	beq.n	8005890 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800588c:	2301      	movs	r3, #1
 800588e:	e055      	b.n	800593c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2202      	movs	r2, #2
 8005894:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2202      	movs	r2, #2
 800589c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80058a0:	e01d      	b.n	80058de <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80058a2:	7bfb      	ldrb	r3, [r7, #15]
 80058a4:	2b01      	cmp	r3, #1
 80058a6:	d108      	bne.n	80058ba <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80058a8:	7bbb      	ldrb	r3, [r7, #14]
 80058aa:	2b01      	cmp	r3, #1
 80058ac:	d105      	bne.n	80058ba <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80058ae:	7b7b      	ldrb	r3, [r7, #13]
 80058b0:	2b01      	cmp	r3, #1
 80058b2:	d102      	bne.n	80058ba <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80058b4:	7b3b      	ldrb	r3, [r7, #12]
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	d001      	beq.n	80058be <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	e03e      	b.n	800593c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2202      	movs	r2, #2
 80058c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2202      	movs	r2, #2
 80058ca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2202      	movs	r2, #2
 80058d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2202      	movs	r2, #2
 80058da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d003      	beq.n	80058ec <HAL_TIM_Encoder_Start+0xc4>
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	2b04      	cmp	r3, #4
 80058e8:	d008      	beq.n	80058fc <HAL_TIM_Encoder_Start+0xd4>
 80058ea:	e00f      	b.n	800590c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	2201      	movs	r2, #1
 80058f2:	2100      	movs	r1, #0
 80058f4:	4618      	mov	r0, r3
 80058f6:	f000 fa0d 	bl	8005d14 <TIM_CCxChannelCmd>
      break;
 80058fa:	e016      	b.n	800592a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	2201      	movs	r2, #1
 8005902:	2104      	movs	r1, #4
 8005904:	4618      	mov	r0, r3
 8005906:	f000 fa05 	bl	8005d14 <TIM_CCxChannelCmd>
      break;
 800590a:	e00e      	b.n	800592a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	2201      	movs	r2, #1
 8005912:	2100      	movs	r1, #0
 8005914:	4618      	mov	r0, r3
 8005916:	f000 f9fd 	bl	8005d14 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	2201      	movs	r2, #1
 8005920:	2104      	movs	r1, #4
 8005922:	4618      	mov	r0, r3
 8005924:	f000 f9f6 	bl	8005d14 <TIM_CCxChannelCmd>
      break;
 8005928:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f042 0201 	orr.w	r2, r2, #1
 8005938:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800593a:	2300      	movs	r3, #0
}
 800593c:	4618      	mov	r0, r3
 800593e:	3710      	adds	r7, #16
 8005940:	46bd      	mov	sp, r7
 8005942:	bd80      	pop	{r7, pc}

08005944 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b082      	sub	sp, #8
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	691b      	ldr	r3, [r3, #16]
 8005952:	f003 0302 	and.w	r3, r3, #2
 8005956:	2b02      	cmp	r3, #2
 8005958:	d122      	bne.n	80059a0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	68db      	ldr	r3, [r3, #12]
 8005960:	f003 0302 	and.w	r3, r3, #2
 8005964:	2b02      	cmp	r3, #2
 8005966:	d11b      	bne.n	80059a0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f06f 0202 	mvn.w	r2, #2
 8005970:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2201      	movs	r2, #1
 8005976:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	699b      	ldr	r3, [r3, #24]
 800597e:	f003 0303 	and.w	r3, r3, #3
 8005982:	2b00      	cmp	r3, #0
 8005984:	d003      	beq.n	800598e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005986:	6878      	ldr	r0, [r7, #4]
 8005988:	f000 f905 	bl	8005b96 <HAL_TIM_IC_CaptureCallback>
 800598c:	e005      	b.n	800599a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800598e:	6878      	ldr	r0, [r7, #4]
 8005990:	f000 f8f7 	bl	8005b82 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005994:	6878      	ldr	r0, [r7, #4]
 8005996:	f000 f908 	bl	8005baa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2200      	movs	r2, #0
 800599e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	691b      	ldr	r3, [r3, #16]
 80059a6:	f003 0304 	and.w	r3, r3, #4
 80059aa:	2b04      	cmp	r3, #4
 80059ac:	d122      	bne.n	80059f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	68db      	ldr	r3, [r3, #12]
 80059b4:	f003 0304 	and.w	r3, r3, #4
 80059b8:	2b04      	cmp	r3, #4
 80059ba:	d11b      	bne.n	80059f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f06f 0204 	mvn.w	r2, #4
 80059c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2202      	movs	r2, #2
 80059ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	699b      	ldr	r3, [r3, #24]
 80059d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d003      	beq.n	80059e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	f000 f8db 	bl	8005b96 <HAL_TIM_IC_CaptureCallback>
 80059e0:	e005      	b.n	80059ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f000 f8cd 	bl	8005b82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059e8:	6878      	ldr	r0, [r7, #4]
 80059ea:	f000 f8de 	bl	8005baa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2200      	movs	r2, #0
 80059f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	691b      	ldr	r3, [r3, #16]
 80059fa:	f003 0308 	and.w	r3, r3, #8
 80059fe:	2b08      	cmp	r3, #8
 8005a00:	d122      	bne.n	8005a48 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	68db      	ldr	r3, [r3, #12]
 8005a08:	f003 0308 	and.w	r3, r3, #8
 8005a0c:	2b08      	cmp	r3, #8
 8005a0e:	d11b      	bne.n	8005a48 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f06f 0208 	mvn.w	r2, #8
 8005a18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2204      	movs	r2, #4
 8005a1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	69db      	ldr	r3, [r3, #28]
 8005a26:	f003 0303 	and.w	r3, r3, #3
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d003      	beq.n	8005a36 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f000 f8b1 	bl	8005b96 <HAL_TIM_IC_CaptureCallback>
 8005a34:	e005      	b.n	8005a42 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f000 f8a3 	bl	8005b82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a3c:	6878      	ldr	r0, [r7, #4]
 8005a3e:	f000 f8b4 	bl	8005baa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	691b      	ldr	r3, [r3, #16]
 8005a4e:	f003 0310 	and.w	r3, r3, #16
 8005a52:	2b10      	cmp	r3, #16
 8005a54:	d122      	bne.n	8005a9c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	68db      	ldr	r3, [r3, #12]
 8005a5c:	f003 0310 	and.w	r3, r3, #16
 8005a60:	2b10      	cmp	r3, #16
 8005a62:	d11b      	bne.n	8005a9c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f06f 0210 	mvn.w	r2, #16
 8005a6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2208      	movs	r2, #8
 8005a72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	69db      	ldr	r3, [r3, #28]
 8005a7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d003      	beq.n	8005a8a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f000 f887 	bl	8005b96 <HAL_TIM_IC_CaptureCallback>
 8005a88:	e005      	b.n	8005a96 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a8a:	6878      	ldr	r0, [r7, #4]
 8005a8c:	f000 f879 	bl	8005b82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a90:	6878      	ldr	r0, [r7, #4]
 8005a92:	f000 f88a 	bl	8005baa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	691b      	ldr	r3, [r3, #16]
 8005aa2:	f003 0301 	and.w	r3, r3, #1
 8005aa6:	2b01      	cmp	r3, #1
 8005aa8:	d10e      	bne.n	8005ac8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	68db      	ldr	r3, [r3, #12]
 8005ab0:	f003 0301 	and.w	r3, r3, #1
 8005ab4:	2b01      	cmp	r3, #1
 8005ab6:	d107      	bne.n	8005ac8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f06f 0201 	mvn.w	r2, #1
 8005ac0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f7fb ff5a 	bl	800197c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	691b      	ldr	r3, [r3, #16]
 8005ace:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ad2:	2b80      	cmp	r3, #128	; 0x80
 8005ad4:	d10e      	bne.n	8005af4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	68db      	ldr	r3, [r3, #12]
 8005adc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ae0:	2b80      	cmp	r3, #128	; 0x80
 8005ae2:	d107      	bne.n	8005af4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005aec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f000 f9ce 	bl	8005e90 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	691b      	ldr	r3, [r3, #16]
 8005afa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005afe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b02:	d10e      	bne.n	8005b22 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	68db      	ldr	r3, [r3, #12]
 8005b0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b0e:	2b80      	cmp	r3, #128	; 0x80
 8005b10:	d107      	bne.n	8005b22 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005b1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005b1c:	6878      	ldr	r0, [r7, #4]
 8005b1e:	f000 f9c1 	bl	8005ea4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	691b      	ldr	r3, [r3, #16]
 8005b28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b2c:	2b40      	cmp	r3, #64	; 0x40
 8005b2e:	d10e      	bne.n	8005b4e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	68db      	ldr	r3, [r3, #12]
 8005b36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b3a:	2b40      	cmp	r3, #64	; 0x40
 8005b3c:	d107      	bne.n	8005b4e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005b46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b48:	6878      	ldr	r0, [r7, #4]
 8005b4a:	f000 f838 	bl	8005bbe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	691b      	ldr	r3, [r3, #16]
 8005b54:	f003 0320 	and.w	r3, r3, #32
 8005b58:	2b20      	cmp	r3, #32
 8005b5a:	d10e      	bne.n	8005b7a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	68db      	ldr	r3, [r3, #12]
 8005b62:	f003 0320 	and.w	r3, r3, #32
 8005b66:	2b20      	cmp	r3, #32
 8005b68:	d107      	bne.n	8005b7a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f06f 0220 	mvn.w	r2, #32
 8005b72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005b74:	6878      	ldr	r0, [r7, #4]
 8005b76:	f000 f981 	bl	8005e7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b7a:	bf00      	nop
 8005b7c:	3708      	adds	r7, #8
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bd80      	pop	{r7, pc}

08005b82 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b82:	b480      	push	{r7}
 8005b84:	b083      	sub	sp, #12
 8005b86:	af00      	add	r7, sp, #0
 8005b88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b8a:	bf00      	nop
 8005b8c:	370c      	adds	r7, #12
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b94:	4770      	bx	lr

08005b96 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b96:	b480      	push	{r7}
 8005b98:	b083      	sub	sp, #12
 8005b9a:	af00      	add	r7, sp, #0
 8005b9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b9e:	bf00      	nop
 8005ba0:	370c      	adds	r7, #12
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba8:	4770      	bx	lr

08005baa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005baa:	b480      	push	{r7}
 8005bac:	b083      	sub	sp, #12
 8005bae:	af00      	add	r7, sp, #0
 8005bb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005bb2:	bf00      	nop
 8005bb4:	370c      	adds	r7, #12
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbc:	4770      	bx	lr

08005bbe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005bbe:	b480      	push	{r7}
 8005bc0:	b083      	sub	sp, #12
 8005bc2:	af00      	add	r7, sp, #0
 8005bc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005bc6:	bf00      	nop
 8005bc8:	370c      	adds	r7, #12
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd0:	4770      	bx	lr
	...

08005bd4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005bd4:	b480      	push	{r7}
 8005bd6:	b085      	sub	sp, #20
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
 8005bdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	4a40      	ldr	r2, [pc, #256]	; (8005ce8 <TIM_Base_SetConfig+0x114>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d013      	beq.n	8005c14 <TIM_Base_SetConfig+0x40>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bf2:	d00f      	beq.n	8005c14 <TIM_Base_SetConfig+0x40>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	4a3d      	ldr	r2, [pc, #244]	; (8005cec <TIM_Base_SetConfig+0x118>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d00b      	beq.n	8005c14 <TIM_Base_SetConfig+0x40>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	4a3c      	ldr	r2, [pc, #240]	; (8005cf0 <TIM_Base_SetConfig+0x11c>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d007      	beq.n	8005c14 <TIM_Base_SetConfig+0x40>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	4a3b      	ldr	r2, [pc, #236]	; (8005cf4 <TIM_Base_SetConfig+0x120>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d003      	beq.n	8005c14 <TIM_Base_SetConfig+0x40>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	4a3a      	ldr	r2, [pc, #232]	; (8005cf8 <TIM_Base_SetConfig+0x124>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d108      	bne.n	8005c26 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	68fa      	ldr	r2, [r7, #12]
 8005c22:	4313      	orrs	r3, r2
 8005c24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	4a2f      	ldr	r2, [pc, #188]	; (8005ce8 <TIM_Base_SetConfig+0x114>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d02b      	beq.n	8005c86 <TIM_Base_SetConfig+0xb2>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c34:	d027      	beq.n	8005c86 <TIM_Base_SetConfig+0xb2>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	4a2c      	ldr	r2, [pc, #176]	; (8005cec <TIM_Base_SetConfig+0x118>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d023      	beq.n	8005c86 <TIM_Base_SetConfig+0xb2>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	4a2b      	ldr	r2, [pc, #172]	; (8005cf0 <TIM_Base_SetConfig+0x11c>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d01f      	beq.n	8005c86 <TIM_Base_SetConfig+0xb2>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	4a2a      	ldr	r2, [pc, #168]	; (8005cf4 <TIM_Base_SetConfig+0x120>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d01b      	beq.n	8005c86 <TIM_Base_SetConfig+0xb2>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	4a29      	ldr	r2, [pc, #164]	; (8005cf8 <TIM_Base_SetConfig+0x124>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d017      	beq.n	8005c86 <TIM_Base_SetConfig+0xb2>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	4a28      	ldr	r2, [pc, #160]	; (8005cfc <TIM_Base_SetConfig+0x128>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d013      	beq.n	8005c86 <TIM_Base_SetConfig+0xb2>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	4a27      	ldr	r2, [pc, #156]	; (8005d00 <TIM_Base_SetConfig+0x12c>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d00f      	beq.n	8005c86 <TIM_Base_SetConfig+0xb2>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	4a26      	ldr	r2, [pc, #152]	; (8005d04 <TIM_Base_SetConfig+0x130>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d00b      	beq.n	8005c86 <TIM_Base_SetConfig+0xb2>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	4a25      	ldr	r2, [pc, #148]	; (8005d08 <TIM_Base_SetConfig+0x134>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d007      	beq.n	8005c86 <TIM_Base_SetConfig+0xb2>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	4a24      	ldr	r2, [pc, #144]	; (8005d0c <TIM_Base_SetConfig+0x138>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d003      	beq.n	8005c86 <TIM_Base_SetConfig+0xb2>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	4a23      	ldr	r2, [pc, #140]	; (8005d10 <TIM_Base_SetConfig+0x13c>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d108      	bne.n	8005c98 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	68db      	ldr	r3, [r3, #12]
 8005c92:	68fa      	ldr	r2, [r7, #12]
 8005c94:	4313      	orrs	r3, r2
 8005c96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	695b      	ldr	r3, [r3, #20]
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	68fa      	ldr	r2, [r7, #12]
 8005caa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	689a      	ldr	r2, [r3, #8]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	681a      	ldr	r2, [r3, #0]
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	4a0a      	ldr	r2, [pc, #40]	; (8005ce8 <TIM_Base_SetConfig+0x114>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d003      	beq.n	8005ccc <TIM_Base_SetConfig+0xf8>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	4a0c      	ldr	r2, [pc, #48]	; (8005cf8 <TIM_Base_SetConfig+0x124>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d103      	bne.n	8005cd4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	691a      	ldr	r2, [r3, #16]
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2201      	movs	r2, #1
 8005cd8:	615a      	str	r2, [r3, #20]
}
 8005cda:	bf00      	nop
 8005cdc:	3714      	adds	r7, #20
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce4:	4770      	bx	lr
 8005ce6:	bf00      	nop
 8005ce8:	40010000 	.word	0x40010000
 8005cec:	40000400 	.word	0x40000400
 8005cf0:	40000800 	.word	0x40000800
 8005cf4:	40000c00 	.word	0x40000c00
 8005cf8:	40010400 	.word	0x40010400
 8005cfc:	40014000 	.word	0x40014000
 8005d00:	40014400 	.word	0x40014400
 8005d04:	40014800 	.word	0x40014800
 8005d08:	40001800 	.word	0x40001800
 8005d0c:	40001c00 	.word	0x40001c00
 8005d10:	40002000 	.word	0x40002000

08005d14 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005d14:	b480      	push	{r7}
 8005d16:	b087      	sub	sp, #28
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	60f8      	str	r0, [r7, #12]
 8005d1c:	60b9      	str	r1, [r7, #8]
 8005d1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	f003 031f 	and.w	r3, r3, #31
 8005d26:	2201      	movs	r2, #1
 8005d28:	fa02 f303 	lsl.w	r3, r2, r3
 8005d2c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	6a1a      	ldr	r2, [r3, #32]
 8005d32:	697b      	ldr	r3, [r7, #20]
 8005d34:	43db      	mvns	r3, r3
 8005d36:	401a      	ands	r2, r3
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	6a1a      	ldr	r2, [r3, #32]
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	f003 031f 	and.w	r3, r3, #31
 8005d46:	6879      	ldr	r1, [r7, #4]
 8005d48:	fa01 f303 	lsl.w	r3, r1, r3
 8005d4c:	431a      	orrs	r2, r3
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	621a      	str	r2, [r3, #32]
}
 8005d52:	bf00      	nop
 8005d54:	371c      	adds	r7, #28
 8005d56:	46bd      	mov	sp, r7
 8005d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5c:	4770      	bx	lr
	...

08005d60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d60:	b480      	push	{r7}
 8005d62:	b085      	sub	sp, #20
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
 8005d68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	d101      	bne.n	8005d78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d74:	2302      	movs	r3, #2
 8005d76:	e06d      	b.n	8005e54 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2202      	movs	r2, #2
 8005d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	685b      	ldr	r3, [r3, #4]
 8005d8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	689b      	ldr	r3, [r3, #8]
 8005d96:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a30      	ldr	r2, [pc, #192]	; (8005e60 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d004      	beq.n	8005dac <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4a2f      	ldr	r2, [pc, #188]	; (8005e64 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d108      	bne.n	8005dbe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005db2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	685b      	ldr	r3, [r3, #4]
 8005db8:	68fa      	ldr	r2, [r7, #12]
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dc4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	68fa      	ldr	r2, [r7, #12]
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	68fa      	ldr	r2, [r7, #12]
 8005dd6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a20      	ldr	r2, [pc, #128]	; (8005e60 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d022      	beq.n	8005e28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dea:	d01d      	beq.n	8005e28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4a1d      	ldr	r2, [pc, #116]	; (8005e68 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d018      	beq.n	8005e28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4a1c      	ldr	r2, [pc, #112]	; (8005e6c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d013      	beq.n	8005e28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a1a      	ldr	r2, [pc, #104]	; (8005e70 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d00e      	beq.n	8005e28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	4a15      	ldr	r2, [pc, #84]	; (8005e64 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d009      	beq.n	8005e28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a16      	ldr	r2, [pc, #88]	; (8005e74 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d004      	beq.n	8005e28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	4a15      	ldr	r2, [pc, #84]	; (8005e78 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d10c      	bne.n	8005e42 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e2e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	689b      	ldr	r3, [r3, #8]
 8005e34:	68ba      	ldr	r2, [r7, #8]
 8005e36:	4313      	orrs	r3, r2
 8005e38:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	68ba      	ldr	r2, [r7, #8]
 8005e40:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2201      	movs	r2, #1
 8005e46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e52:	2300      	movs	r3, #0
}
 8005e54:	4618      	mov	r0, r3
 8005e56:	3714      	adds	r7, #20
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5e:	4770      	bx	lr
 8005e60:	40010000 	.word	0x40010000
 8005e64:	40010400 	.word	0x40010400
 8005e68:	40000400 	.word	0x40000400
 8005e6c:	40000800 	.word	0x40000800
 8005e70:	40000c00 	.word	0x40000c00
 8005e74:	40014000 	.word	0x40014000
 8005e78:	40001800 	.word	0x40001800

08005e7c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b083      	sub	sp, #12
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e84:	bf00      	nop
 8005e86:	370c      	adds	r7, #12
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8e:	4770      	bx	lr

08005e90 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b083      	sub	sp, #12
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e98:	bf00      	nop
 8005e9a:	370c      	adds	r7, #12
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea2:	4770      	bx	lr

08005ea4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b083      	sub	sp, #12
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005eac:	bf00      	nop
 8005eae:	370c      	adds	r7, #12
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb6:	4770      	bx	lr

08005eb8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b082      	sub	sp, #8
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d101      	bne.n	8005eca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	e040      	b.n	8005f4c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d106      	bne.n	8005ee0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	f7fc fcc4 	bl	8002868 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2224      	movs	r2, #36	; 0x24
 8005ee4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	681a      	ldr	r2, [r3, #0]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f022 0201 	bic.w	r2, r2, #1
 8005ef4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f000 fc18 	bl	800672c <UART_SetConfig>
 8005efc:	4603      	mov	r3, r0
 8005efe:	2b01      	cmp	r3, #1
 8005f00:	d101      	bne.n	8005f06 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	e022      	b.n	8005f4c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d002      	beq.n	8005f14 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f000 fe6e 	bl	8006bf0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	685a      	ldr	r2, [r3, #4]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005f22:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	689a      	ldr	r2, [r3, #8]
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005f32:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	681a      	ldr	r2, [r3, #0]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f042 0201 	orr.w	r2, r2, #1
 8005f42:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005f44:	6878      	ldr	r0, [r7, #4]
 8005f46:	f000 fef5 	bl	8006d34 <UART_CheckIdleState>
 8005f4a:	4603      	mov	r3, r0
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3708      	adds	r7, #8
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bd80      	pop	{r7, pc}

08005f54 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b08a      	sub	sp, #40	; 0x28
 8005f58:	af02      	add	r7, sp, #8
 8005f5a:	60f8      	str	r0, [r7, #12]
 8005f5c:	60b9      	str	r1, [r7, #8]
 8005f5e:	603b      	str	r3, [r7, #0]
 8005f60:	4613      	mov	r3, r2
 8005f62:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f68:	2b20      	cmp	r3, #32
 8005f6a:	f040 8081 	bne.w	8006070 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d002      	beq.n	8005f7a <HAL_UART_Transmit+0x26>
 8005f74:	88fb      	ldrh	r3, [r7, #6]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d101      	bne.n	8005f7e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e079      	b.n	8006072 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	d101      	bne.n	8005f8c <HAL_UART_Transmit+0x38>
 8005f88:	2302      	movs	r3, #2
 8005f8a:	e072      	b.n	8006072 <HAL_UART_Transmit+0x11e>
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2201      	movs	r2, #1
 8005f90:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2200      	movs	r2, #0
 8005f98:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2221      	movs	r2, #33	; 0x21
 8005fa0:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005fa2:	f7fc fdbb 	bl	8002b1c <HAL_GetTick>
 8005fa6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	88fa      	ldrh	r2, [r7, #6]
 8005fac:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	88fa      	ldrh	r2, [r7, #6]
 8005fb4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	689b      	ldr	r3, [r3, #8]
 8005fbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fc0:	d108      	bne.n	8005fd4 <HAL_UART_Transmit+0x80>
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	691b      	ldr	r3, [r3, #16]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d104      	bne.n	8005fd4 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005fce:	68bb      	ldr	r3, [r7, #8]
 8005fd0:	61bb      	str	r3, [r7, #24]
 8005fd2:	e003      	b.n	8005fdc <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005fd8:	2300      	movs	r3, #0
 8005fda:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005fe4:	e02c      	b.n	8006040 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	9300      	str	r3, [sp, #0]
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	2200      	movs	r2, #0
 8005fee:	2180      	movs	r1, #128	; 0x80
 8005ff0:	68f8      	ldr	r0, [r7, #12]
 8005ff2:	f000 fee8 	bl	8006dc6 <UART_WaitOnFlagUntilTimeout>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d001      	beq.n	8006000 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005ffc:	2303      	movs	r3, #3
 8005ffe:	e038      	b.n	8006072 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8006000:	69fb      	ldr	r3, [r7, #28]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d10b      	bne.n	800601e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006006:	69bb      	ldr	r3, [r7, #24]
 8006008:	881b      	ldrh	r3, [r3, #0]
 800600a:	461a      	mov	r2, r3
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006014:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006016:	69bb      	ldr	r3, [r7, #24]
 8006018:	3302      	adds	r3, #2
 800601a:	61bb      	str	r3, [r7, #24]
 800601c:	e007      	b.n	800602e <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800601e:	69fb      	ldr	r3, [r7, #28]
 8006020:	781a      	ldrb	r2, [r3, #0]
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006028:	69fb      	ldr	r3, [r7, #28]
 800602a:	3301      	adds	r3, #1
 800602c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006034:	b29b      	uxth	r3, r3
 8006036:	3b01      	subs	r3, #1
 8006038:	b29a      	uxth	r2, r3
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006046:	b29b      	uxth	r3, r3
 8006048:	2b00      	cmp	r3, #0
 800604a:	d1cc      	bne.n	8005fe6 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	9300      	str	r3, [sp, #0]
 8006050:	697b      	ldr	r3, [r7, #20]
 8006052:	2200      	movs	r2, #0
 8006054:	2140      	movs	r1, #64	; 0x40
 8006056:	68f8      	ldr	r0, [r7, #12]
 8006058:	f000 feb5 	bl	8006dc6 <UART_WaitOnFlagUntilTimeout>
 800605c:	4603      	mov	r3, r0
 800605e:	2b00      	cmp	r3, #0
 8006060:	d001      	beq.n	8006066 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8006062:	2303      	movs	r3, #3
 8006064:	e005      	b.n	8006072 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2220      	movs	r2, #32
 800606a:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800606c:	2300      	movs	r3, #0
 800606e:	e000      	b.n	8006072 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8006070:	2302      	movs	r3, #2
  }
}
 8006072:	4618      	mov	r0, r3
 8006074:	3720      	adds	r7, #32
 8006076:	46bd      	mov	sp, r7
 8006078:	bd80      	pop	{r7, pc}

0800607a <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800607a:	b580      	push	{r7, lr}
 800607c:	b08a      	sub	sp, #40	; 0x28
 800607e:	af00      	add	r7, sp, #0
 8006080:	60f8      	str	r0, [r7, #12]
 8006082:	60b9      	str	r1, [r7, #8]
 8006084:	4613      	mov	r3, r2
 8006086:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800608c:	2b20      	cmp	r3, #32
 800608e:	d13d      	bne.n	800610c <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d002      	beq.n	800609c <HAL_UART_Receive_IT+0x22>
 8006096:	88fb      	ldrh	r3, [r7, #6]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d101      	bne.n	80060a0 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800609c:	2301      	movs	r3, #1
 800609e:	e036      	b.n	800610e <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80060a6:	2b01      	cmp	r3, #1
 80060a8:	d101      	bne.n	80060ae <HAL_UART_Receive_IT+0x34>
 80060aa:	2302      	movs	r3, #2
 80060ac:	e02f      	b.n	800610e <HAL_UART_Receive_IT+0x94>
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2201      	movs	r2, #1
 80060b2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2200      	movs	r2, #0
 80060ba:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	685b      	ldr	r3, [r3, #4]
 80060c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d018      	beq.n	80060fc <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060d0:	697b      	ldr	r3, [r7, #20]
 80060d2:	e853 3f00 	ldrex	r3, [r3]
 80060d6:	613b      	str	r3, [r7, #16]
   return(result);
 80060d8:	693b      	ldr	r3, [r7, #16]
 80060da:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80060de:	627b      	str	r3, [r7, #36]	; 0x24
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	461a      	mov	r2, r3
 80060e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060e8:	623b      	str	r3, [r7, #32]
 80060ea:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ec:	69f9      	ldr	r1, [r7, #28]
 80060ee:	6a3a      	ldr	r2, [r7, #32]
 80060f0:	e841 2300 	strex	r3, r2, [r1]
 80060f4:	61bb      	str	r3, [r7, #24]
   return(result);
 80060f6:	69bb      	ldr	r3, [r7, #24]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d1e6      	bne.n	80060ca <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80060fc:	88fb      	ldrh	r3, [r7, #6]
 80060fe:	461a      	mov	r2, r3
 8006100:	68b9      	ldr	r1, [r7, #8]
 8006102:	68f8      	ldr	r0, [r7, #12]
 8006104:	f000 ff24 	bl	8006f50 <UART_Start_Receive_IT>
 8006108:	4603      	mov	r3, r0
 800610a:	e000      	b.n	800610e <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800610c:	2302      	movs	r3, #2
  }
}
 800610e:	4618      	mov	r0, r3
 8006110:	3728      	adds	r7, #40	; 0x28
 8006112:	46bd      	mov	sp, r7
 8006114:	bd80      	pop	{r7, pc}
	...

08006118 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b0ba      	sub	sp, #232	; 0xe8
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	69db      	ldr	r3, [r3, #28]
 8006126:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800613e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006142:	f640 030f 	movw	r3, #2063	; 0x80f
 8006146:	4013      	ands	r3, r2
 8006148:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800614c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006150:	2b00      	cmp	r3, #0
 8006152:	d115      	bne.n	8006180 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006154:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006158:	f003 0320 	and.w	r3, r3, #32
 800615c:	2b00      	cmp	r3, #0
 800615e:	d00f      	beq.n	8006180 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006160:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006164:	f003 0320 	and.w	r3, r3, #32
 8006168:	2b00      	cmp	r3, #0
 800616a:	d009      	beq.n	8006180 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006170:	2b00      	cmp	r3, #0
 8006172:	f000 82a4 	beq.w	80066be <HAL_UART_IRQHandler+0x5a6>
      {
        huart->RxISR(huart);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	4798      	blx	r3
      }
      return;
 800617e:	e29e      	b.n	80066be <HAL_UART_IRQHandler+0x5a6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006180:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006184:	2b00      	cmp	r3, #0
 8006186:	f000 8117 	beq.w	80063b8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800618a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800618e:	f003 0301 	and.w	r3, r3, #1
 8006192:	2b00      	cmp	r3, #0
 8006194:	d106      	bne.n	80061a4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006196:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800619a:	4b85      	ldr	r3, [pc, #532]	; (80063b0 <HAL_UART_IRQHandler+0x298>)
 800619c:	4013      	ands	r3, r2
 800619e:	2b00      	cmp	r3, #0
 80061a0:	f000 810a 	beq.w	80063b8 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80061a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061a8:	f003 0301 	and.w	r3, r3, #1
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d011      	beq.n	80061d4 <HAL_UART_IRQHandler+0xbc>
 80061b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d00b      	beq.n	80061d4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	2201      	movs	r2, #1
 80061c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80061ca:	f043 0201 	orr.w	r2, r3, #1
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80061d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061d8:	f003 0302 	and.w	r3, r3, #2
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d011      	beq.n	8006204 <HAL_UART_IRQHandler+0xec>
 80061e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80061e4:	f003 0301 	and.w	r3, r3, #1
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d00b      	beq.n	8006204 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	2202      	movs	r2, #2
 80061f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80061fa:	f043 0204 	orr.w	r2, r3, #4
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006204:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006208:	f003 0304 	and.w	r3, r3, #4
 800620c:	2b00      	cmp	r3, #0
 800620e:	d011      	beq.n	8006234 <HAL_UART_IRQHandler+0x11c>
 8006210:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006214:	f003 0301 	and.w	r3, r3, #1
 8006218:	2b00      	cmp	r3, #0
 800621a:	d00b      	beq.n	8006234 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	2204      	movs	r2, #4
 8006222:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800622a:	f043 0202 	orr.w	r2, r3, #2
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006234:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006238:	f003 0308 	and.w	r3, r3, #8
 800623c:	2b00      	cmp	r3, #0
 800623e:	d017      	beq.n	8006270 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006240:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006244:	f003 0320 	and.w	r3, r3, #32
 8006248:	2b00      	cmp	r3, #0
 800624a:	d105      	bne.n	8006258 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800624c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006250:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006254:	2b00      	cmp	r3, #0
 8006256:	d00b      	beq.n	8006270 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	2208      	movs	r2, #8
 800625e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006266:	f043 0208 	orr.w	r2, r3, #8
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006270:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006274:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006278:	2b00      	cmp	r3, #0
 800627a:	d012      	beq.n	80062a2 <HAL_UART_IRQHandler+0x18a>
 800627c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006280:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006284:	2b00      	cmp	r3, #0
 8006286:	d00c      	beq.n	80062a2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006290:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006298:	f043 0220 	orr.w	r2, r3, #32
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	f000 820a 	beq.w	80066c2 <HAL_UART_IRQHandler+0x5aa>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80062ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062b2:	f003 0320 	and.w	r3, r3, #32
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d00d      	beq.n	80062d6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80062ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062be:	f003 0320 	and.w	r3, r3, #32
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d007      	beq.n	80062d6 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d003      	beq.n	80062d6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80062dc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	689b      	ldr	r3, [r3, #8]
 80062e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062ea:	2b40      	cmp	r3, #64	; 0x40
 80062ec:	d005      	beq.n	80062fa <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80062ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80062f2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d04f      	beq.n	800639a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80062fa:	6878      	ldr	r0, [r7, #4]
 80062fc:	f000 fef2 	bl	80070e4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800630a:	2b40      	cmp	r3, #64	; 0x40
 800630c:	d141      	bne.n	8006392 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	3308      	adds	r3, #8
 8006314:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006318:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800631c:	e853 3f00 	ldrex	r3, [r3]
 8006320:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006324:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006328:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800632c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	3308      	adds	r3, #8
 8006336:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800633a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800633e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006342:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006346:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800634a:	e841 2300 	strex	r3, r2, [r1]
 800634e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006352:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006356:	2b00      	cmp	r3, #0
 8006358:	d1d9      	bne.n	800630e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800635e:	2b00      	cmp	r3, #0
 8006360:	d013      	beq.n	800638a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006366:	4a13      	ldr	r2, [pc, #76]	; (80063b4 <HAL_UART_IRQHandler+0x29c>)
 8006368:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800636e:	4618      	mov	r0, r3
 8006370:	f7fd fbf3 	bl	8003b5a <HAL_DMA_Abort_IT>
 8006374:	4603      	mov	r3, r0
 8006376:	2b00      	cmp	r3, #0
 8006378:	d017      	beq.n	80063aa <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800637e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006380:	687a      	ldr	r2, [r7, #4]
 8006382:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8006384:	4610      	mov	r0, r2
 8006386:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006388:	e00f      	b.n	80063aa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f000 f9ae 	bl	80066ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006390:	e00b      	b.n	80063aa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006392:	6878      	ldr	r0, [r7, #4]
 8006394:	f000 f9aa 	bl	80066ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006398:	e007      	b.n	80063aa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800639a:	6878      	ldr	r0, [r7, #4]
 800639c:	f000 f9a6 	bl	80066ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2200      	movs	r2, #0
 80063a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 80063a8:	e18b      	b.n	80066c2 <HAL_UART_IRQHandler+0x5aa>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063aa:	bf00      	nop
    return;
 80063ac:	e189      	b.n	80066c2 <HAL_UART_IRQHandler+0x5aa>
 80063ae:	bf00      	nop
 80063b0:	04000120 	.word	0x04000120
 80063b4:	080071ab 	.word	0x080071ab

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80063bc:	2b01      	cmp	r3, #1
 80063be:	f040 8144 	bne.w	800664a <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80063c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063c6:	f003 0310 	and.w	r3, r3, #16
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	f000 813d 	beq.w	800664a <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80063d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063d4:	f003 0310 	and.w	r3, r3, #16
 80063d8:	2b00      	cmp	r3, #0
 80063da:	f000 8136 	beq.w	800664a <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	2210      	movs	r2, #16
 80063e4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	689b      	ldr	r3, [r3, #8]
 80063ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063f0:	2b40      	cmp	r3, #64	; 0x40
 80063f2:	f040 80b2 	bne.w	800655a <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006402:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006406:	2b00      	cmp	r3, #0
 8006408:	f000 815d 	beq.w	80066c6 <HAL_UART_IRQHandler+0x5ae>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006412:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006416:	429a      	cmp	r2, r3
 8006418:	f080 8155 	bcs.w	80066c6 <HAL_UART_IRQHandler+0x5ae>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006422:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800642a:	69db      	ldr	r3, [r3, #28]
 800642c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006430:	f000 8085 	beq.w	800653e <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800643c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006440:	e853 3f00 	ldrex	r3, [r3]
 8006444:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006448:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800644c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006450:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	461a      	mov	r2, r3
 800645a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800645e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006462:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006466:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800646a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800646e:	e841 2300 	strex	r3, r2, [r1]
 8006472:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006476:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800647a:	2b00      	cmp	r3, #0
 800647c:	d1da      	bne.n	8006434 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	3308      	adds	r3, #8
 8006484:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006486:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006488:	e853 3f00 	ldrex	r3, [r3]
 800648c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800648e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006490:	f023 0301 	bic.w	r3, r3, #1
 8006494:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	3308      	adds	r3, #8
 800649e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80064a2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80064a6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064a8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80064aa:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80064ae:	e841 2300 	strex	r3, r2, [r1]
 80064b2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80064b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d1e1      	bne.n	800647e <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	3308      	adds	r3, #8
 80064c0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064c2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80064c4:	e853 3f00 	ldrex	r3, [r3]
 80064c8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80064ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80064cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80064d0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	3308      	adds	r3, #8
 80064da:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80064de:	66fa      	str	r2, [r7, #108]	; 0x6c
 80064e0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064e2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80064e4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80064e6:	e841 2300 	strex	r3, r2, [r1]
 80064ea:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80064ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d1e3      	bne.n	80064ba <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2220      	movs	r2, #32
 80064f6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2200      	movs	r2, #0
 80064fc:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006504:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006506:	e853 3f00 	ldrex	r3, [r3]
 800650a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800650c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800650e:	f023 0310 	bic.w	r3, r3, #16
 8006512:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	461a      	mov	r2, r3
 800651c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006520:	65bb      	str	r3, [r7, #88]	; 0x58
 8006522:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006524:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006526:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006528:	e841 2300 	strex	r3, r2, [r1]
 800652c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800652e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006530:	2b00      	cmp	r3, #0
 8006532:	d1e4      	bne.n	80064fe <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006538:	4618      	mov	r0, r3
 800653a:	f7fd fa9e 	bl	8003a7a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800654a:	b29b      	uxth	r3, r3
 800654c:	1ad3      	subs	r3, r2, r3
 800654e:	b29b      	uxth	r3, r3
 8006550:	4619      	mov	r1, r3
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f000 f8d4 	bl	8006700 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006558:	e0b5      	b.n	80066c6 <HAL_UART_IRQHandler+0x5ae>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006566:	b29b      	uxth	r3, r3
 8006568:	1ad3      	subs	r3, r2, r3
 800656a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006574:	b29b      	uxth	r3, r3
 8006576:	2b00      	cmp	r3, #0
 8006578:	f000 80a7 	beq.w	80066ca <HAL_UART_IRQHandler+0x5b2>
          && (nb_rx_data > 0U))
 800657c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006580:	2b00      	cmp	r3, #0
 8006582:	f000 80a2 	beq.w	80066ca <HAL_UART_IRQHandler+0x5b2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800658c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800658e:	e853 3f00 	ldrex	r3, [r3]
 8006592:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006594:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006596:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800659a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	461a      	mov	r2, r3
 80065a4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80065a8:	647b      	str	r3, [r7, #68]	; 0x44
 80065aa:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ac:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80065ae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80065b0:	e841 2300 	strex	r3, r2, [r1]
 80065b4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80065b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d1e4      	bne.n	8006586 <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	3308      	adds	r3, #8
 80065c2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065c6:	e853 3f00 	ldrex	r3, [r3]
 80065ca:	623b      	str	r3, [r7, #32]
   return(result);
 80065cc:	6a3b      	ldr	r3, [r7, #32]
 80065ce:	f023 0301 	bic.w	r3, r3, #1
 80065d2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	3308      	adds	r3, #8
 80065dc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80065e0:	633a      	str	r2, [r7, #48]	; 0x30
 80065e2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065e4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80065e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80065e8:	e841 2300 	strex	r3, r2, [r1]
 80065ec:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80065ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d1e3      	bne.n	80065bc <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2220      	movs	r2, #32
 80065f8:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2200      	movs	r2, #0
 80065fe:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2200      	movs	r2, #0
 8006604:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800660c:	693b      	ldr	r3, [r7, #16]
 800660e:	e853 3f00 	ldrex	r3, [r3]
 8006612:	60fb      	str	r3, [r7, #12]
   return(result);
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f023 0310 	bic.w	r3, r3, #16
 800661a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	461a      	mov	r2, r3
 8006624:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006628:	61fb      	str	r3, [r7, #28]
 800662a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800662c:	69b9      	ldr	r1, [r7, #24]
 800662e:	69fa      	ldr	r2, [r7, #28]
 8006630:	e841 2300 	strex	r3, r2, [r1]
 8006634:	617b      	str	r3, [r7, #20]
   return(result);
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d1e4      	bne.n	8006606 <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800663c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006640:	4619      	mov	r1, r3
 8006642:	6878      	ldr	r0, [r7, #4]
 8006644:	f000 f85c 	bl	8006700 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006648:	e03f      	b.n	80066ca <HAL_UART_IRQHandler+0x5b2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800664a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800664e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006652:	2b00      	cmp	r3, #0
 8006654:	d00e      	beq.n	8006674 <HAL_UART_IRQHandler+0x55c>
 8006656:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800665a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800665e:	2b00      	cmp	r3, #0
 8006660:	d008      	beq.n	8006674 <HAL_UART_IRQHandler+0x55c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800666a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800666c:	6878      	ldr	r0, [r7, #4]
 800666e:	f000 f853 	bl	8006718 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006672:	e02d      	b.n	80066d0 <HAL_UART_IRQHandler+0x5b8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006674:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006678:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800667c:	2b00      	cmp	r3, #0
 800667e:	d00e      	beq.n	800669e <HAL_UART_IRQHandler+0x586>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006680:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006684:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006688:	2b00      	cmp	r3, #0
 800668a:	d008      	beq.n	800669e <HAL_UART_IRQHandler+0x586>
  {
    if (huart->TxISR != NULL)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006690:	2b00      	cmp	r3, #0
 8006692:	d01c      	beq.n	80066ce <HAL_UART_IRQHandler+0x5b6>
    {
      huart->TxISR(huart);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006698:	6878      	ldr	r0, [r7, #4]
 800669a:	4798      	blx	r3
    }
    return;
 800669c:	e017      	b.n	80066ce <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800669e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d012      	beq.n	80066d0 <HAL_UART_IRQHandler+0x5b8>
 80066aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80066ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d00c      	beq.n	80066d0 <HAL_UART_IRQHandler+0x5b8>
  {
    UART_EndTransmit_IT(huart);
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	f000 fd8d 	bl	80071d6 <UART_EndTransmit_IT>
    return;
 80066bc:	e008      	b.n	80066d0 <HAL_UART_IRQHandler+0x5b8>
      return;
 80066be:	bf00      	nop
 80066c0:	e006      	b.n	80066d0 <HAL_UART_IRQHandler+0x5b8>
    return;
 80066c2:	bf00      	nop
 80066c4:	e004      	b.n	80066d0 <HAL_UART_IRQHandler+0x5b8>
      return;
 80066c6:	bf00      	nop
 80066c8:	e002      	b.n	80066d0 <HAL_UART_IRQHandler+0x5b8>
      return;
 80066ca:	bf00      	nop
 80066cc:	e000      	b.n	80066d0 <HAL_UART_IRQHandler+0x5b8>
    return;
 80066ce:	bf00      	nop
  }

}
 80066d0:	37e8      	adds	r7, #232	; 0xe8
 80066d2:	46bd      	mov	sp, r7
 80066d4:	bd80      	pop	{r7, pc}
 80066d6:	bf00      	nop

080066d8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80066d8:	b480      	push	{r7}
 80066da:	b083      	sub	sp, #12
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80066e0:	bf00      	nop
 80066e2:	370c      	adds	r7, #12
 80066e4:	46bd      	mov	sp, r7
 80066e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ea:	4770      	bx	lr

080066ec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80066ec:	b480      	push	{r7}
 80066ee:	b083      	sub	sp, #12
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80066f4:	bf00      	nop
 80066f6:	370c      	adds	r7, #12
 80066f8:	46bd      	mov	sp, r7
 80066fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fe:	4770      	bx	lr

08006700 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006700:	b480      	push	{r7}
 8006702:	b083      	sub	sp, #12
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
 8006708:	460b      	mov	r3, r1
 800670a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800670c:	bf00      	nop
 800670e:	370c      	adds	r7, #12
 8006710:	46bd      	mov	sp, r7
 8006712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006716:	4770      	bx	lr

08006718 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006718:	b480      	push	{r7}
 800671a:	b083      	sub	sp, #12
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006720:	bf00      	nop
 8006722:	370c      	adds	r7, #12
 8006724:	46bd      	mov	sp, r7
 8006726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672a:	4770      	bx	lr

0800672c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b088      	sub	sp, #32
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006734:	2300      	movs	r3, #0
 8006736:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	689a      	ldr	r2, [r3, #8]
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	691b      	ldr	r3, [r3, #16]
 8006740:	431a      	orrs	r2, r3
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	695b      	ldr	r3, [r3, #20]
 8006746:	431a      	orrs	r2, r3
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	69db      	ldr	r3, [r3, #28]
 800674c:	4313      	orrs	r3, r2
 800674e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	681a      	ldr	r2, [r3, #0]
 8006756:	4ba7      	ldr	r3, [pc, #668]	; (80069f4 <UART_SetConfig+0x2c8>)
 8006758:	4013      	ands	r3, r2
 800675a:	687a      	ldr	r2, [r7, #4]
 800675c:	6812      	ldr	r2, [r2, #0]
 800675e:	6979      	ldr	r1, [r7, #20]
 8006760:	430b      	orrs	r3, r1
 8006762:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	685b      	ldr	r3, [r3, #4]
 800676a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	68da      	ldr	r2, [r3, #12]
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	430a      	orrs	r2, r1
 8006778:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	699b      	ldr	r3, [r3, #24]
 800677e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6a1b      	ldr	r3, [r3, #32]
 8006784:	697a      	ldr	r2, [r7, #20]
 8006786:	4313      	orrs	r3, r2
 8006788:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	689b      	ldr	r3, [r3, #8]
 8006790:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	697a      	ldr	r2, [r7, #20]
 800679a:	430a      	orrs	r2, r1
 800679c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a95      	ldr	r2, [pc, #596]	; (80069f8 <UART_SetConfig+0x2cc>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d120      	bne.n	80067ea <UART_SetConfig+0xbe>
 80067a8:	4b94      	ldr	r3, [pc, #592]	; (80069fc <UART_SetConfig+0x2d0>)
 80067aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067ae:	f003 0303 	and.w	r3, r3, #3
 80067b2:	2b03      	cmp	r3, #3
 80067b4:	d816      	bhi.n	80067e4 <UART_SetConfig+0xb8>
 80067b6:	a201      	add	r2, pc, #4	; (adr r2, 80067bc <UART_SetConfig+0x90>)
 80067b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067bc:	080067cd 	.word	0x080067cd
 80067c0:	080067d9 	.word	0x080067d9
 80067c4:	080067d3 	.word	0x080067d3
 80067c8:	080067df 	.word	0x080067df
 80067cc:	2301      	movs	r3, #1
 80067ce:	77fb      	strb	r3, [r7, #31]
 80067d0:	e14f      	b.n	8006a72 <UART_SetConfig+0x346>
 80067d2:	2302      	movs	r3, #2
 80067d4:	77fb      	strb	r3, [r7, #31]
 80067d6:	e14c      	b.n	8006a72 <UART_SetConfig+0x346>
 80067d8:	2304      	movs	r3, #4
 80067da:	77fb      	strb	r3, [r7, #31]
 80067dc:	e149      	b.n	8006a72 <UART_SetConfig+0x346>
 80067de:	2308      	movs	r3, #8
 80067e0:	77fb      	strb	r3, [r7, #31]
 80067e2:	e146      	b.n	8006a72 <UART_SetConfig+0x346>
 80067e4:	2310      	movs	r3, #16
 80067e6:	77fb      	strb	r3, [r7, #31]
 80067e8:	e143      	b.n	8006a72 <UART_SetConfig+0x346>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a84      	ldr	r2, [pc, #528]	; (8006a00 <UART_SetConfig+0x2d4>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d132      	bne.n	800685a <UART_SetConfig+0x12e>
 80067f4:	4b81      	ldr	r3, [pc, #516]	; (80069fc <UART_SetConfig+0x2d0>)
 80067f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067fa:	f003 030c 	and.w	r3, r3, #12
 80067fe:	2b0c      	cmp	r3, #12
 8006800:	d828      	bhi.n	8006854 <UART_SetConfig+0x128>
 8006802:	a201      	add	r2, pc, #4	; (adr r2, 8006808 <UART_SetConfig+0xdc>)
 8006804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006808:	0800683d 	.word	0x0800683d
 800680c:	08006855 	.word	0x08006855
 8006810:	08006855 	.word	0x08006855
 8006814:	08006855 	.word	0x08006855
 8006818:	08006849 	.word	0x08006849
 800681c:	08006855 	.word	0x08006855
 8006820:	08006855 	.word	0x08006855
 8006824:	08006855 	.word	0x08006855
 8006828:	08006843 	.word	0x08006843
 800682c:	08006855 	.word	0x08006855
 8006830:	08006855 	.word	0x08006855
 8006834:	08006855 	.word	0x08006855
 8006838:	0800684f 	.word	0x0800684f
 800683c:	2300      	movs	r3, #0
 800683e:	77fb      	strb	r3, [r7, #31]
 8006840:	e117      	b.n	8006a72 <UART_SetConfig+0x346>
 8006842:	2302      	movs	r3, #2
 8006844:	77fb      	strb	r3, [r7, #31]
 8006846:	e114      	b.n	8006a72 <UART_SetConfig+0x346>
 8006848:	2304      	movs	r3, #4
 800684a:	77fb      	strb	r3, [r7, #31]
 800684c:	e111      	b.n	8006a72 <UART_SetConfig+0x346>
 800684e:	2308      	movs	r3, #8
 8006850:	77fb      	strb	r3, [r7, #31]
 8006852:	e10e      	b.n	8006a72 <UART_SetConfig+0x346>
 8006854:	2310      	movs	r3, #16
 8006856:	77fb      	strb	r3, [r7, #31]
 8006858:	e10b      	b.n	8006a72 <UART_SetConfig+0x346>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4a69      	ldr	r2, [pc, #420]	; (8006a04 <UART_SetConfig+0x2d8>)
 8006860:	4293      	cmp	r3, r2
 8006862:	d120      	bne.n	80068a6 <UART_SetConfig+0x17a>
 8006864:	4b65      	ldr	r3, [pc, #404]	; (80069fc <UART_SetConfig+0x2d0>)
 8006866:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800686a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800686e:	2b30      	cmp	r3, #48	; 0x30
 8006870:	d013      	beq.n	800689a <UART_SetConfig+0x16e>
 8006872:	2b30      	cmp	r3, #48	; 0x30
 8006874:	d814      	bhi.n	80068a0 <UART_SetConfig+0x174>
 8006876:	2b20      	cmp	r3, #32
 8006878:	d009      	beq.n	800688e <UART_SetConfig+0x162>
 800687a:	2b20      	cmp	r3, #32
 800687c:	d810      	bhi.n	80068a0 <UART_SetConfig+0x174>
 800687e:	2b00      	cmp	r3, #0
 8006880:	d002      	beq.n	8006888 <UART_SetConfig+0x15c>
 8006882:	2b10      	cmp	r3, #16
 8006884:	d006      	beq.n	8006894 <UART_SetConfig+0x168>
 8006886:	e00b      	b.n	80068a0 <UART_SetConfig+0x174>
 8006888:	2300      	movs	r3, #0
 800688a:	77fb      	strb	r3, [r7, #31]
 800688c:	e0f1      	b.n	8006a72 <UART_SetConfig+0x346>
 800688e:	2302      	movs	r3, #2
 8006890:	77fb      	strb	r3, [r7, #31]
 8006892:	e0ee      	b.n	8006a72 <UART_SetConfig+0x346>
 8006894:	2304      	movs	r3, #4
 8006896:	77fb      	strb	r3, [r7, #31]
 8006898:	e0eb      	b.n	8006a72 <UART_SetConfig+0x346>
 800689a:	2308      	movs	r3, #8
 800689c:	77fb      	strb	r3, [r7, #31]
 800689e:	e0e8      	b.n	8006a72 <UART_SetConfig+0x346>
 80068a0:	2310      	movs	r3, #16
 80068a2:	77fb      	strb	r3, [r7, #31]
 80068a4:	e0e5      	b.n	8006a72 <UART_SetConfig+0x346>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4a57      	ldr	r2, [pc, #348]	; (8006a08 <UART_SetConfig+0x2dc>)
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d120      	bne.n	80068f2 <UART_SetConfig+0x1c6>
 80068b0:	4b52      	ldr	r3, [pc, #328]	; (80069fc <UART_SetConfig+0x2d0>)
 80068b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068b6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80068ba:	2bc0      	cmp	r3, #192	; 0xc0
 80068bc:	d013      	beq.n	80068e6 <UART_SetConfig+0x1ba>
 80068be:	2bc0      	cmp	r3, #192	; 0xc0
 80068c0:	d814      	bhi.n	80068ec <UART_SetConfig+0x1c0>
 80068c2:	2b80      	cmp	r3, #128	; 0x80
 80068c4:	d009      	beq.n	80068da <UART_SetConfig+0x1ae>
 80068c6:	2b80      	cmp	r3, #128	; 0x80
 80068c8:	d810      	bhi.n	80068ec <UART_SetConfig+0x1c0>
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d002      	beq.n	80068d4 <UART_SetConfig+0x1a8>
 80068ce:	2b40      	cmp	r3, #64	; 0x40
 80068d0:	d006      	beq.n	80068e0 <UART_SetConfig+0x1b4>
 80068d2:	e00b      	b.n	80068ec <UART_SetConfig+0x1c0>
 80068d4:	2300      	movs	r3, #0
 80068d6:	77fb      	strb	r3, [r7, #31]
 80068d8:	e0cb      	b.n	8006a72 <UART_SetConfig+0x346>
 80068da:	2302      	movs	r3, #2
 80068dc:	77fb      	strb	r3, [r7, #31]
 80068de:	e0c8      	b.n	8006a72 <UART_SetConfig+0x346>
 80068e0:	2304      	movs	r3, #4
 80068e2:	77fb      	strb	r3, [r7, #31]
 80068e4:	e0c5      	b.n	8006a72 <UART_SetConfig+0x346>
 80068e6:	2308      	movs	r3, #8
 80068e8:	77fb      	strb	r3, [r7, #31]
 80068ea:	e0c2      	b.n	8006a72 <UART_SetConfig+0x346>
 80068ec:	2310      	movs	r3, #16
 80068ee:	77fb      	strb	r3, [r7, #31]
 80068f0:	e0bf      	b.n	8006a72 <UART_SetConfig+0x346>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a45      	ldr	r2, [pc, #276]	; (8006a0c <UART_SetConfig+0x2e0>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d125      	bne.n	8006948 <UART_SetConfig+0x21c>
 80068fc:	4b3f      	ldr	r3, [pc, #252]	; (80069fc <UART_SetConfig+0x2d0>)
 80068fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006902:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006906:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800690a:	d017      	beq.n	800693c <UART_SetConfig+0x210>
 800690c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006910:	d817      	bhi.n	8006942 <UART_SetConfig+0x216>
 8006912:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006916:	d00b      	beq.n	8006930 <UART_SetConfig+0x204>
 8006918:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800691c:	d811      	bhi.n	8006942 <UART_SetConfig+0x216>
 800691e:	2b00      	cmp	r3, #0
 8006920:	d003      	beq.n	800692a <UART_SetConfig+0x1fe>
 8006922:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006926:	d006      	beq.n	8006936 <UART_SetConfig+0x20a>
 8006928:	e00b      	b.n	8006942 <UART_SetConfig+0x216>
 800692a:	2300      	movs	r3, #0
 800692c:	77fb      	strb	r3, [r7, #31]
 800692e:	e0a0      	b.n	8006a72 <UART_SetConfig+0x346>
 8006930:	2302      	movs	r3, #2
 8006932:	77fb      	strb	r3, [r7, #31]
 8006934:	e09d      	b.n	8006a72 <UART_SetConfig+0x346>
 8006936:	2304      	movs	r3, #4
 8006938:	77fb      	strb	r3, [r7, #31]
 800693a:	e09a      	b.n	8006a72 <UART_SetConfig+0x346>
 800693c:	2308      	movs	r3, #8
 800693e:	77fb      	strb	r3, [r7, #31]
 8006940:	e097      	b.n	8006a72 <UART_SetConfig+0x346>
 8006942:	2310      	movs	r3, #16
 8006944:	77fb      	strb	r3, [r7, #31]
 8006946:	e094      	b.n	8006a72 <UART_SetConfig+0x346>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4a30      	ldr	r2, [pc, #192]	; (8006a10 <UART_SetConfig+0x2e4>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d125      	bne.n	800699e <UART_SetConfig+0x272>
 8006952:	4b2a      	ldr	r3, [pc, #168]	; (80069fc <UART_SetConfig+0x2d0>)
 8006954:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006958:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800695c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006960:	d017      	beq.n	8006992 <UART_SetConfig+0x266>
 8006962:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006966:	d817      	bhi.n	8006998 <UART_SetConfig+0x26c>
 8006968:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800696c:	d00b      	beq.n	8006986 <UART_SetConfig+0x25a>
 800696e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006972:	d811      	bhi.n	8006998 <UART_SetConfig+0x26c>
 8006974:	2b00      	cmp	r3, #0
 8006976:	d003      	beq.n	8006980 <UART_SetConfig+0x254>
 8006978:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800697c:	d006      	beq.n	800698c <UART_SetConfig+0x260>
 800697e:	e00b      	b.n	8006998 <UART_SetConfig+0x26c>
 8006980:	2301      	movs	r3, #1
 8006982:	77fb      	strb	r3, [r7, #31]
 8006984:	e075      	b.n	8006a72 <UART_SetConfig+0x346>
 8006986:	2302      	movs	r3, #2
 8006988:	77fb      	strb	r3, [r7, #31]
 800698a:	e072      	b.n	8006a72 <UART_SetConfig+0x346>
 800698c:	2304      	movs	r3, #4
 800698e:	77fb      	strb	r3, [r7, #31]
 8006990:	e06f      	b.n	8006a72 <UART_SetConfig+0x346>
 8006992:	2308      	movs	r3, #8
 8006994:	77fb      	strb	r3, [r7, #31]
 8006996:	e06c      	b.n	8006a72 <UART_SetConfig+0x346>
 8006998:	2310      	movs	r3, #16
 800699a:	77fb      	strb	r3, [r7, #31]
 800699c:	e069      	b.n	8006a72 <UART_SetConfig+0x346>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	4a1c      	ldr	r2, [pc, #112]	; (8006a14 <UART_SetConfig+0x2e8>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d137      	bne.n	8006a18 <UART_SetConfig+0x2ec>
 80069a8:	4b14      	ldr	r3, [pc, #80]	; (80069fc <UART_SetConfig+0x2d0>)
 80069aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069ae:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80069b2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80069b6:	d017      	beq.n	80069e8 <UART_SetConfig+0x2bc>
 80069b8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80069bc:	d817      	bhi.n	80069ee <UART_SetConfig+0x2c2>
 80069be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80069c2:	d00b      	beq.n	80069dc <UART_SetConfig+0x2b0>
 80069c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80069c8:	d811      	bhi.n	80069ee <UART_SetConfig+0x2c2>
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d003      	beq.n	80069d6 <UART_SetConfig+0x2aa>
 80069ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069d2:	d006      	beq.n	80069e2 <UART_SetConfig+0x2b6>
 80069d4:	e00b      	b.n	80069ee <UART_SetConfig+0x2c2>
 80069d6:	2300      	movs	r3, #0
 80069d8:	77fb      	strb	r3, [r7, #31]
 80069da:	e04a      	b.n	8006a72 <UART_SetConfig+0x346>
 80069dc:	2302      	movs	r3, #2
 80069de:	77fb      	strb	r3, [r7, #31]
 80069e0:	e047      	b.n	8006a72 <UART_SetConfig+0x346>
 80069e2:	2304      	movs	r3, #4
 80069e4:	77fb      	strb	r3, [r7, #31]
 80069e6:	e044      	b.n	8006a72 <UART_SetConfig+0x346>
 80069e8:	2308      	movs	r3, #8
 80069ea:	77fb      	strb	r3, [r7, #31]
 80069ec:	e041      	b.n	8006a72 <UART_SetConfig+0x346>
 80069ee:	2310      	movs	r3, #16
 80069f0:	77fb      	strb	r3, [r7, #31]
 80069f2:	e03e      	b.n	8006a72 <UART_SetConfig+0x346>
 80069f4:	efff69f3 	.word	0xefff69f3
 80069f8:	40011000 	.word	0x40011000
 80069fc:	40023800 	.word	0x40023800
 8006a00:	40004400 	.word	0x40004400
 8006a04:	40004800 	.word	0x40004800
 8006a08:	40004c00 	.word	0x40004c00
 8006a0c:	40005000 	.word	0x40005000
 8006a10:	40011400 	.word	0x40011400
 8006a14:	40007800 	.word	0x40007800
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a71      	ldr	r2, [pc, #452]	; (8006be4 <UART_SetConfig+0x4b8>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d125      	bne.n	8006a6e <UART_SetConfig+0x342>
 8006a22:	4b71      	ldr	r3, [pc, #452]	; (8006be8 <UART_SetConfig+0x4bc>)
 8006a24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a28:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006a2c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006a30:	d017      	beq.n	8006a62 <UART_SetConfig+0x336>
 8006a32:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006a36:	d817      	bhi.n	8006a68 <UART_SetConfig+0x33c>
 8006a38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a3c:	d00b      	beq.n	8006a56 <UART_SetConfig+0x32a>
 8006a3e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a42:	d811      	bhi.n	8006a68 <UART_SetConfig+0x33c>
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d003      	beq.n	8006a50 <UART_SetConfig+0x324>
 8006a48:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006a4c:	d006      	beq.n	8006a5c <UART_SetConfig+0x330>
 8006a4e:	e00b      	b.n	8006a68 <UART_SetConfig+0x33c>
 8006a50:	2300      	movs	r3, #0
 8006a52:	77fb      	strb	r3, [r7, #31]
 8006a54:	e00d      	b.n	8006a72 <UART_SetConfig+0x346>
 8006a56:	2302      	movs	r3, #2
 8006a58:	77fb      	strb	r3, [r7, #31]
 8006a5a:	e00a      	b.n	8006a72 <UART_SetConfig+0x346>
 8006a5c:	2304      	movs	r3, #4
 8006a5e:	77fb      	strb	r3, [r7, #31]
 8006a60:	e007      	b.n	8006a72 <UART_SetConfig+0x346>
 8006a62:	2308      	movs	r3, #8
 8006a64:	77fb      	strb	r3, [r7, #31]
 8006a66:	e004      	b.n	8006a72 <UART_SetConfig+0x346>
 8006a68:	2310      	movs	r3, #16
 8006a6a:	77fb      	strb	r3, [r7, #31]
 8006a6c:	e001      	b.n	8006a72 <UART_SetConfig+0x346>
 8006a6e:	2310      	movs	r3, #16
 8006a70:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	69db      	ldr	r3, [r3, #28]
 8006a76:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a7a:	d15a      	bne.n	8006b32 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8006a7c:	7ffb      	ldrb	r3, [r7, #31]
 8006a7e:	2b08      	cmp	r3, #8
 8006a80:	d827      	bhi.n	8006ad2 <UART_SetConfig+0x3a6>
 8006a82:	a201      	add	r2, pc, #4	; (adr r2, 8006a88 <UART_SetConfig+0x35c>)
 8006a84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a88:	08006aad 	.word	0x08006aad
 8006a8c:	08006ab5 	.word	0x08006ab5
 8006a90:	08006abd 	.word	0x08006abd
 8006a94:	08006ad3 	.word	0x08006ad3
 8006a98:	08006ac3 	.word	0x08006ac3
 8006a9c:	08006ad3 	.word	0x08006ad3
 8006aa0:	08006ad3 	.word	0x08006ad3
 8006aa4:	08006ad3 	.word	0x08006ad3
 8006aa8:	08006acb 	.word	0x08006acb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006aac:	f7fe f8a0 	bl	8004bf0 <HAL_RCC_GetPCLK1Freq>
 8006ab0:	61b8      	str	r0, [r7, #24]
        break;
 8006ab2:	e013      	b.n	8006adc <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006ab4:	f7fe f8b0 	bl	8004c18 <HAL_RCC_GetPCLK2Freq>
 8006ab8:	61b8      	str	r0, [r7, #24]
        break;
 8006aba:	e00f      	b.n	8006adc <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006abc:	4b4b      	ldr	r3, [pc, #300]	; (8006bec <UART_SetConfig+0x4c0>)
 8006abe:	61bb      	str	r3, [r7, #24]
        break;
 8006ac0:	e00c      	b.n	8006adc <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ac2:	f7fd ffa7 	bl	8004a14 <HAL_RCC_GetSysClockFreq>
 8006ac6:	61b8      	str	r0, [r7, #24]
        break;
 8006ac8:	e008      	b.n	8006adc <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006aca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006ace:	61bb      	str	r3, [r7, #24]
        break;
 8006ad0:	e004      	b.n	8006adc <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	77bb      	strb	r3, [r7, #30]
        break;
 8006ada:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006adc:	69bb      	ldr	r3, [r7, #24]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d074      	beq.n	8006bcc <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006ae2:	69bb      	ldr	r3, [r7, #24]
 8006ae4:	005a      	lsls	r2, r3, #1
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	085b      	lsrs	r3, r3, #1
 8006aec:	441a      	add	r2, r3
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	685b      	ldr	r3, [r3, #4]
 8006af2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006af6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006af8:	693b      	ldr	r3, [r7, #16]
 8006afa:	2b0f      	cmp	r3, #15
 8006afc:	d916      	bls.n	8006b2c <UART_SetConfig+0x400>
 8006afe:	693b      	ldr	r3, [r7, #16]
 8006b00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b04:	d212      	bcs.n	8006b2c <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006b06:	693b      	ldr	r3, [r7, #16]
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	f023 030f 	bic.w	r3, r3, #15
 8006b0e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	085b      	lsrs	r3, r3, #1
 8006b14:	b29b      	uxth	r3, r3
 8006b16:	f003 0307 	and.w	r3, r3, #7
 8006b1a:	b29a      	uxth	r2, r3
 8006b1c:	89fb      	ldrh	r3, [r7, #14]
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	89fa      	ldrh	r2, [r7, #14]
 8006b28:	60da      	str	r2, [r3, #12]
 8006b2a:	e04f      	b.n	8006bcc <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	77bb      	strb	r3, [r7, #30]
 8006b30:	e04c      	b.n	8006bcc <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006b32:	7ffb      	ldrb	r3, [r7, #31]
 8006b34:	2b08      	cmp	r3, #8
 8006b36:	d828      	bhi.n	8006b8a <UART_SetConfig+0x45e>
 8006b38:	a201      	add	r2, pc, #4	; (adr r2, 8006b40 <UART_SetConfig+0x414>)
 8006b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b3e:	bf00      	nop
 8006b40:	08006b65 	.word	0x08006b65
 8006b44:	08006b6d 	.word	0x08006b6d
 8006b48:	08006b75 	.word	0x08006b75
 8006b4c:	08006b8b 	.word	0x08006b8b
 8006b50:	08006b7b 	.word	0x08006b7b
 8006b54:	08006b8b 	.word	0x08006b8b
 8006b58:	08006b8b 	.word	0x08006b8b
 8006b5c:	08006b8b 	.word	0x08006b8b
 8006b60:	08006b83 	.word	0x08006b83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b64:	f7fe f844 	bl	8004bf0 <HAL_RCC_GetPCLK1Freq>
 8006b68:	61b8      	str	r0, [r7, #24]
        break;
 8006b6a:	e013      	b.n	8006b94 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b6c:	f7fe f854 	bl	8004c18 <HAL_RCC_GetPCLK2Freq>
 8006b70:	61b8      	str	r0, [r7, #24]
        break;
 8006b72:	e00f      	b.n	8006b94 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b74:	4b1d      	ldr	r3, [pc, #116]	; (8006bec <UART_SetConfig+0x4c0>)
 8006b76:	61bb      	str	r3, [r7, #24]
        break;
 8006b78:	e00c      	b.n	8006b94 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b7a:	f7fd ff4b 	bl	8004a14 <HAL_RCC_GetSysClockFreq>
 8006b7e:	61b8      	str	r0, [r7, #24]
        break;
 8006b80:	e008      	b.n	8006b94 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006b86:	61bb      	str	r3, [r7, #24]
        break;
 8006b88:	e004      	b.n	8006b94 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006b8e:	2301      	movs	r3, #1
 8006b90:	77bb      	strb	r3, [r7, #30]
        break;
 8006b92:	bf00      	nop
    }

    if (pclk != 0U)
 8006b94:	69bb      	ldr	r3, [r7, #24]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d018      	beq.n	8006bcc <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	685b      	ldr	r3, [r3, #4]
 8006b9e:	085a      	lsrs	r2, r3, #1
 8006ba0:	69bb      	ldr	r3, [r7, #24]
 8006ba2:	441a      	add	r2, r3
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	685b      	ldr	r3, [r3, #4]
 8006ba8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bac:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006bae:	693b      	ldr	r3, [r7, #16]
 8006bb0:	2b0f      	cmp	r3, #15
 8006bb2:	d909      	bls.n	8006bc8 <UART_SetConfig+0x49c>
 8006bb4:	693b      	ldr	r3, [r7, #16]
 8006bb6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006bba:	d205      	bcs.n	8006bc8 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	b29a      	uxth	r2, r3
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	60da      	str	r2, [r3, #12]
 8006bc6:	e001      	b.n	8006bcc <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8006bc8:	2301      	movs	r3, #1
 8006bca:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006bd8:	7fbb      	ldrb	r3, [r7, #30]
}
 8006bda:	4618      	mov	r0, r3
 8006bdc:	3720      	adds	r7, #32
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}
 8006be2:	bf00      	nop
 8006be4:	40007c00 	.word	0x40007c00
 8006be8:	40023800 	.word	0x40023800
 8006bec:	00f42400 	.word	0x00f42400

08006bf0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006bf0:	b480      	push	{r7}
 8006bf2:	b083      	sub	sp, #12
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bfc:	f003 0301 	and.w	r3, r3, #1
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d00a      	beq.n	8006c1a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	685b      	ldr	r3, [r3, #4]
 8006c0a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	430a      	orrs	r2, r1
 8006c18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c1e:	f003 0302 	and.w	r3, r3, #2
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d00a      	beq.n	8006c3c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	430a      	orrs	r2, r1
 8006c3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c40:	f003 0304 	and.w	r3, r3, #4
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d00a      	beq.n	8006c5e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	685b      	ldr	r3, [r3, #4]
 8006c4e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	430a      	orrs	r2, r1
 8006c5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c62:	f003 0308 	and.w	r3, r3, #8
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d00a      	beq.n	8006c80 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	685b      	ldr	r3, [r3, #4]
 8006c70:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	430a      	orrs	r2, r1
 8006c7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c84:	f003 0310 	and.w	r3, r3, #16
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d00a      	beq.n	8006ca2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	689b      	ldr	r3, [r3, #8]
 8006c92:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	430a      	orrs	r2, r1
 8006ca0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ca6:	f003 0320 	and.w	r3, r3, #32
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d00a      	beq.n	8006cc4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	689b      	ldr	r3, [r3, #8]
 8006cb4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	430a      	orrs	r2, r1
 8006cc2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d01a      	beq.n	8006d06 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	685b      	ldr	r3, [r3, #4]
 8006cd6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	430a      	orrs	r2, r1
 8006ce4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006cee:	d10a      	bne.n	8006d06 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	685b      	ldr	r3, [r3, #4]
 8006cf6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	430a      	orrs	r2, r1
 8006d04:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d00a      	beq.n	8006d28 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	430a      	orrs	r2, r1
 8006d26:	605a      	str	r2, [r3, #4]
  }
}
 8006d28:	bf00      	nop
 8006d2a:	370c      	adds	r7, #12
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d32:	4770      	bx	lr

08006d34 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b086      	sub	sp, #24
 8006d38:	af02      	add	r7, sp, #8
 8006d3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2200      	movs	r2, #0
 8006d40:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006d44:	f7fb feea 	bl	8002b1c <HAL_GetTick>
 8006d48:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f003 0308 	and.w	r3, r3, #8
 8006d54:	2b08      	cmp	r3, #8
 8006d56:	d10e      	bne.n	8006d76 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d58:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006d5c:	9300      	str	r3, [sp, #0]
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	2200      	movs	r2, #0
 8006d62:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f000 f82d 	bl	8006dc6 <UART_WaitOnFlagUntilTimeout>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d001      	beq.n	8006d76 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d72:	2303      	movs	r3, #3
 8006d74:	e023      	b.n	8006dbe <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f003 0304 	and.w	r3, r3, #4
 8006d80:	2b04      	cmp	r3, #4
 8006d82:	d10e      	bne.n	8006da2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d84:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006d88:	9300      	str	r3, [sp, #0]
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006d92:	6878      	ldr	r0, [r7, #4]
 8006d94:	f000 f817 	bl	8006dc6 <UART_WaitOnFlagUntilTimeout>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d001      	beq.n	8006da2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d9e:	2303      	movs	r3, #3
 8006da0:	e00d      	b.n	8006dbe <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2220      	movs	r2, #32
 8006da6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2220      	movs	r2, #32
 8006dac:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2200      	movs	r2, #0
 8006db2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2200      	movs	r2, #0
 8006db8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006dbc:	2300      	movs	r3, #0
}
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	3710      	adds	r7, #16
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	bd80      	pop	{r7, pc}

08006dc6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006dc6:	b580      	push	{r7, lr}
 8006dc8:	b09c      	sub	sp, #112	; 0x70
 8006dca:	af00      	add	r7, sp, #0
 8006dcc:	60f8      	str	r0, [r7, #12]
 8006dce:	60b9      	str	r1, [r7, #8]
 8006dd0:	603b      	str	r3, [r7, #0]
 8006dd2:	4613      	mov	r3, r2
 8006dd4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006dd6:	e0a5      	b.n	8006f24 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006dd8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006dda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dde:	f000 80a1 	beq.w	8006f24 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006de2:	f7fb fe9b 	bl	8002b1c <HAL_GetTick>
 8006de6:	4602      	mov	r2, r0
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	1ad3      	subs	r3, r2, r3
 8006dec:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006dee:	429a      	cmp	r2, r3
 8006df0:	d302      	bcc.n	8006df8 <UART_WaitOnFlagUntilTimeout+0x32>
 8006df2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d13e      	bne.n	8006e76 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dfe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e00:	e853 3f00 	ldrex	r3, [r3]
 8006e04:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006e06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e08:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006e0c:	667b      	str	r3, [r7, #100]	; 0x64
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	461a      	mov	r2, r3
 8006e14:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006e16:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006e18:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e1a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006e1c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006e1e:	e841 2300 	strex	r3, r2, [r1]
 8006e22:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006e24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d1e6      	bne.n	8006df8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	3308      	adds	r3, #8
 8006e30:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e34:	e853 3f00 	ldrex	r3, [r3]
 8006e38:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006e3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e3c:	f023 0301 	bic.w	r3, r3, #1
 8006e40:	663b      	str	r3, [r7, #96]	; 0x60
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	3308      	adds	r3, #8
 8006e48:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006e4a:	64ba      	str	r2, [r7, #72]	; 0x48
 8006e4c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e4e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006e50:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006e52:	e841 2300 	strex	r3, r2, [r1]
 8006e56:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006e58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d1e5      	bne.n	8006e2a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	2220      	movs	r2, #32
 8006e62:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2220      	movs	r2, #32
 8006e68:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8006e72:	2303      	movs	r3, #3
 8006e74:	e067      	b.n	8006f46 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f003 0304 	and.w	r3, r3, #4
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d04f      	beq.n	8006f24 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	69db      	ldr	r3, [r3, #28]
 8006e8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e92:	d147      	bne.n	8006f24 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006e9c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ea4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ea6:	e853 3f00 	ldrex	r3, [r3]
 8006eaa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eae:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006eb2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	461a      	mov	r2, r3
 8006eba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ebc:	637b      	str	r3, [r7, #52]	; 0x34
 8006ebe:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ec0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006ec2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006ec4:	e841 2300 	strex	r3, r2, [r1]
 8006ec8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006eca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d1e6      	bne.n	8006e9e <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	3308      	adds	r3, #8
 8006ed6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ed8:	697b      	ldr	r3, [r7, #20]
 8006eda:	e853 3f00 	ldrex	r3, [r3]
 8006ede:	613b      	str	r3, [r7, #16]
   return(result);
 8006ee0:	693b      	ldr	r3, [r7, #16]
 8006ee2:	f023 0301 	bic.w	r3, r3, #1
 8006ee6:	66bb      	str	r3, [r7, #104]	; 0x68
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	3308      	adds	r3, #8
 8006eee:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006ef0:	623a      	str	r2, [r7, #32]
 8006ef2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ef4:	69f9      	ldr	r1, [r7, #28]
 8006ef6:	6a3a      	ldr	r2, [r7, #32]
 8006ef8:	e841 2300 	strex	r3, r2, [r1]
 8006efc:	61bb      	str	r3, [r7, #24]
   return(result);
 8006efe:	69bb      	ldr	r3, [r7, #24]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d1e5      	bne.n	8006ed0 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	2220      	movs	r2, #32
 8006f08:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	2220      	movs	r2, #32
 8006f0e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	2220      	movs	r2, #32
 8006f14:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006f20:	2303      	movs	r3, #3
 8006f22:	e010      	b.n	8006f46 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	69da      	ldr	r2, [r3, #28]
 8006f2a:	68bb      	ldr	r3, [r7, #8]
 8006f2c:	4013      	ands	r3, r2
 8006f2e:	68ba      	ldr	r2, [r7, #8]
 8006f30:	429a      	cmp	r2, r3
 8006f32:	bf0c      	ite	eq
 8006f34:	2301      	moveq	r3, #1
 8006f36:	2300      	movne	r3, #0
 8006f38:	b2db      	uxtb	r3, r3
 8006f3a:	461a      	mov	r2, r3
 8006f3c:	79fb      	ldrb	r3, [r7, #7]
 8006f3e:	429a      	cmp	r2, r3
 8006f40:	f43f af4a 	beq.w	8006dd8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f44:	2300      	movs	r3, #0
}
 8006f46:	4618      	mov	r0, r3
 8006f48:	3770      	adds	r7, #112	; 0x70
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	bd80      	pop	{r7, pc}
	...

08006f50 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f50:	b480      	push	{r7}
 8006f52:	b097      	sub	sp, #92	; 0x5c
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	60f8      	str	r0, [r7, #12]
 8006f58:	60b9      	str	r1, [r7, #8]
 8006f5a:	4613      	mov	r3, r2
 8006f5c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	68ba      	ldr	r2, [r7, #8]
 8006f62:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	88fa      	ldrh	r2, [r7, #6]
 8006f68:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	88fa      	ldrh	r2, [r7, #6]
 8006f70:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2200      	movs	r2, #0
 8006f78:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	689b      	ldr	r3, [r3, #8]
 8006f7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f82:	d10e      	bne.n	8006fa2 <UART_Start_Receive_IT+0x52>
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	691b      	ldr	r3, [r3, #16]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d105      	bne.n	8006f98 <UART_Start_Receive_IT+0x48>
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006f92:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006f96:	e02d      	b.n	8006ff4 <UART_Start_Receive_IT+0xa4>
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	22ff      	movs	r2, #255	; 0xff
 8006f9c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006fa0:	e028      	b.n	8006ff4 <UART_Start_Receive_IT+0xa4>
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	689b      	ldr	r3, [r3, #8]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d10d      	bne.n	8006fc6 <UART_Start_Receive_IT+0x76>
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	691b      	ldr	r3, [r3, #16]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d104      	bne.n	8006fbc <UART_Start_Receive_IT+0x6c>
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	22ff      	movs	r2, #255	; 0xff
 8006fb6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006fba:	e01b      	b.n	8006ff4 <UART_Start_Receive_IT+0xa4>
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	227f      	movs	r2, #127	; 0x7f
 8006fc0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006fc4:	e016      	b.n	8006ff4 <UART_Start_Receive_IT+0xa4>
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	689b      	ldr	r3, [r3, #8]
 8006fca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006fce:	d10d      	bne.n	8006fec <UART_Start_Receive_IT+0x9c>
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	691b      	ldr	r3, [r3, #16]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d104      	bne.n	8006fe2 <UART_Start_Receive_IT+0x92>
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	227f      	movs	r2, #127	; 0x7f
 8006fdc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006fe0:	e008      	b.n	8006ff4 <UART_Start_Receive_IT+0xa4>
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	223f      	movs	r2, #63	; 0x3f
 8006fe6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006fea:	e003      	b.n	8006ff4 <UART_Start_Receive_IT+0xa4>
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	2222      	movs	r2, #34	; 0x22
 8007000:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	3308      	adds	r3, #8
 8007008:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800700a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800700c:	e853 3f00 	ldrex	r3, [r3]
 8007010:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007012:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007014:	f043 0301 	orr.w	r3, r3, #1
 8007018:	657b      	str	r3, [r7, #84]	; 0x54
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	3308      	adds	r3, #8
 8007020:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007022:	64ba      	str	r2, [r7, #72]	; 0x48
 8007024:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007026:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007028:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800702a:	e841 2300 	strex	r3, r2, [r1]
 800702e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007030:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007032:	2b00      	cmp	r3, #0
 8007034:	d1e5      	bne.n	8007002 <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	689b      	ldr	r3, [r3, #8]
 800703a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800703e:	d107      	bne.n	8007050 <UART_Start_Receive_IT+0x100>
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	691b      	ldr	r3, [r3, #16]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d103      	bne.n	8007050 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	4a24      	ldr	r2, [pc, #144]	; (80070dc <UART_Start_Receive_IT+0x18c>)
 800704c:	665a      	str	r2, [r3, #100]	; 0x64
 800704e:	e002      	b.n	8007056 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	4a23      	ldr	r2, [pc, #140]	; (80070e0 <UART_Start_Receive_IT+0x190>)
 8007054:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	2200      	movs	r2, #0
 800705a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	691b      	ldr	r3, [r3, #16]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d019      	beq.n	800709a <UART_Start_Receive_IT+0x14a>
  { 
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800706c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800706e:	e853 3f00 	ldrex	r3, [r3]
 8007072:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007076:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800707a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	461a      	mov	r2, r3
 8007082:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007084:	637b      	str	r3, [r7, #52]	; 0x34
 8007086:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007088:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800708a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800708c:	e841 2300 	strex	r3, r2, [r1]
 8007090:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007094:	2b00      	cmp	r3, #0
 8007096:	d1e6      	bne.n	8007066 <UART_Start_Receive_IT+0x116>
 8007098:	e018      	b.n	80070cc <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070a0:	697b      	ldr	r3, [r7, #20]
 80070a2:	e853 3f00 	ldrex	r3, [r3]
 80070a6:	613b      	str	r3, [r7, #16]
   return(result);
 80070a8:	693b      	ldr	r3, [r7, #16]
 80070aa:	f043 0320 	orr.w	r3, r3, #32
 80070ae:	653b      	str	r3, [r7, #80]	; 0x50
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	461a      	mov	r2, r3
 80070b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80070b8:	623b      	str	r3, [r7, #32]
 80070ba:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070bc:	69f9      	ldr	r1, [r7, #28]
 80070be:	6a3a      	ldr	r2, [r7, #32]
 80070c0:	e841 2300 	strex	r3, r2, [r1]
 80070c4:	61bb      	str	r3, [r7, #24]
   return(result);
 80070c6:	69bb      	ldr	r3, [r7, #24]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d1e6      	bne.n	800709a <UART_Start_Receive_IT+0x14a>
  }
  return HAL_OK;
 80070cc:	2300      	movs	r3, #0
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	375c      	adds	r7, #92	; 0x5c
 80070d2:	46bd      	mov	sp, r7
 80070d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d8:	4770      	bx	lr
 80070da:	bf00      	nop
 80070dc:	08007387 	.word	0x08007387
 80070e0:	0800722b 	.word	0x0800722b

080070e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80070e4:	b480      	push	{r7}
 80070e6:	b095      	sub	sp, #84	; 0x54
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070f4:	e853 3f00 	ldrex	r3, [r3]
 80070f8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80070fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070fc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007100:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	461a      	mov	r2, r3
 8007108:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800710a:	643b      	str	r3, [r7, #64]	; 0x40
 800710c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800710e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007110:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007112:	e841 2300 	strex	r3, r2, [r1]
 8007116:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800711a:	2b00      	cmp	r3, #0
 800711c:	d1e6      	bne.n	80070ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	3308      	adds	r3, #8
 8007124:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007126:	6a3b      	ldr	r3, [r7, #32]
 8007128:	e853 3f00 	ldrex	r3, [r3]
 800712c:	61fb      	str	r3, [r7, #28]
   return(result);
 800712e:	69fb      	ldr	r3, [r7, #28]
 8007130:	f023 0301 	bic.w	r3, r3, #1
 8007134:	64bb      	str	r3, [r7, #72]	; 0x48
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	3308      	adds	r3, #8
 800713c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800713e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007140:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007142:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007144:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007146:	e841 2300 	strex	r3, r2, [r1]
 800714a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800714c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800714e:	2b00      	cmp	r3, #0
 8007150:	d1e5      	bne.n	800711e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007156:	2b01      	cmp	r3, #1
 8007158:	d118      	bne.n	800718c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	e853 3f00 	ldrex	r3, [r3]
 8007166:	60bb      	str	r3, [r7, #8]
   return(result);
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	f023 0310 	bic.w	r3, r3, #16
 800716e:	647b      	str	r3, [r7, #68]	; 0x44
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	461a      	mov	r2, r3
 8007176:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007178:	61bb      	str	r3, [r7, #24]
 800717a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800717c:	6979      	ldr	r1, [r7, #20]
 800717e:	69ba      	ldr	r2, [r7, #24]
 8007180:	e841 2300 	strex	r3, r2, [r1]
 8007184:	613b      	str	r3, [r7, #16]
   return(result);
 8007186:	693b      	ldr	r3, [r7, #16]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d1e6      	bne.n	800715a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2220      	movs	r2, #32
 8007190:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	2200      	movs	r2, #0
 8007196:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2200      	movs	r2, #0
 800719c:	665a      	str	r2, [r3, #100]	; 0x64
}
 800719e:	bf00      	nop
 80071a0:	3754      	adds	r7, #84	; 0x54
 80071a2:	46bd      	mov	sp, r7
 80071a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a8:	4770      	bx	lr

080071aa <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80071aa:	b580      	push	{r7, lr}
 80071ac:	b084      	sub	sp, #16
 80071ae:	af00      	add	r7, sp, #0
 80071b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071b6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	2200      	movs	r2, #0
 80071bc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	2200      	movs	r2, #0
 80071c4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80071c8:	68f8      	ldr	r0, [r7, #12]
 80071ca:	f7ff fa8f 	bl	80066ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80071ce:	bf00      	nop
 80071d0:	3710      	adds	r7, #16
 80071d2:	46bd      	mov	sp, r7
 80071d4:	bd80      	pop	{r7, pc}

080071d6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80071d6:	b580      	push	{r7, lr}
 80071d8:	b088      	sub	sp, #32
 80071da:	af00      	add	r7, sp, #0
 80071dc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	e853 3f00 	ldrex	r3, [r3]
 80071ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80071f2:	61fb      	str	r3, [r7, #28]
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	461a      	mov	r2, r3
 80071fa:	69fb      	ldr	r3, [r7, #28]
 80071fc:	61bb      	str	r3, [r7, #24]
 80071fe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007200:	6979      	ldr	r1, [r7, #20]
 8007202:	69ba      	ldr	r2, [r7, #24]
 8007204:	e841 2300 	strex	r3, r2, [r1]
 8007208:	613b      	str	r3, [r7, #16]
   return(result);
 800720a:	693b      	ldr	r3, [r7, #16]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d1e6      	bne.n	80071de <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2220      	movs	r2, #32
 8007214:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2200      	movs	r2, #0
 800721a:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800721c:	6878      	ldr	r0, [r7, #4]
 800721e:	f7ff fa5b 	bl	80066d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007222:	bf00      	nop
 8007224:	3720      	adds	r7, #32
 8007226:	46bd      	mov	sp, r7
 8007228:	bd80      	pop	{r7, pc}

0800722a <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800722a:	b580      	push	{r7, lr}
 800722c:	b096      	sub	sp, #88	; 0x58
 800722e:	af00      	add	r7, sp, #0
 8007230:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007238:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007240:	2b22      	cmp	r3, #34	; 0x22
 8007242:	f040 8094 	bne.w	800736e <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800724c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007250:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8007254:	b2d9      	uxtb	r1, r3
 8007256:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800725a:	b2da      	uxtb	r2, r3
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007260:	400a      	ands	r2, r1
 8007262:	b2d2      	uxtb	r2, r2
 8007264:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800726a:	1c5a      	adds	r2, r3, #1
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007276:	b29b      	uxth	r3, r3
 8007278:	3b01      	subs	r3, #1
 800727a:	b29a      	uxth	r2, r3
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007288:	b29b      	uxth	r3, r3
 800728a:	2b00      	cmp	r3, #0
 800728c:	d177      	bne.n	800737e <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007294:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007296:	e853 3f00 	ldrex	r3, [r3]
 800729a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800729c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800729e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80072a2:	653b      	str	r3, [r7, #80]	; 0x50
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	461a      	mov	r2, r3
 80072aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80072ac:	647b      	str	r3, [r7, #68]	; 0x44
 80072ae:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072b0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80072b2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80072b4:	e841 2300 	strex	r3, r2, [r1]
 80072b8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80072ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d1e6      	bne.n	800728e <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	3308      	adds	r3, #8
 80072c6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072ca:	e853 3f00 	ldrex	r3, [r3]
 80072ce:	623b      	str	r3, [r7, #32]
   return(result);
 80072d0:	6a3b      	ldr	r3, [r7, #32]
 80072d2:	f023 0301 	bic.w	r3, r3, #1
 80072d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	3308      	adds	r3, #8
 80072de:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80072e0:	633a      	str	r2, [r7, #48]	; 0x30
 80072e2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072e4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80072e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072e8:	e841 2300 	strex	r3, r2, [r1]
 80072ec:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80072ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d1e5      	bne.n	80072c0 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2220      	movs	r2, #32
 80072f8:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2200      	movs	r2, #0
 80072fe:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007304:	2b01      	cmp	r3, #1
 8007306:	d12e      	bne.n	8007366 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2200      	movs	r2, #0
 800730c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007314:	693b      	ldr	r3, [r7, #16]
 8007316:	e853 3f00 	ldrex	r3, [r3]
 800731a:	60fb      	str	r3, [r7, #12]
   return(result);
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	f023 0310 	bic.w	r3, r3, #16
 8007322:	64bb      	str	r3, [r7, #72]	; 0x48
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	461a      	mov	r2, r3
 800732a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800732c:	61fb      	str	r3, [r7, #28]
 800732e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007330:	69b9      	ldr	r1, [r7, #24]
 8007332:	69fa      	ldr	r2, [r7, #28]
 8007334:	e841 2300 	strex	r3, r2, [r1]
 8007338:	617b      	str	r3, [r7, #20]
   return(result);
 800733a:	697b      	ldr	r3, [r7, #20]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d1e6      	bne.n	800730e <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	69db      	ldr	r3, [r3, #28]
 8007346:	f003 0310 	and.w	r3, r3, #16
 800734a:	2b10      	cmp	r3, #16
 800734c:	d103      	bne.n	8007356 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	2210      	movs	r2, #16
 8007354:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800735c:	4619      	mov	r1, r3
 800735e:	6878      	ldr	r0, [r7, #4]
 8007360:	f7ff f9ce 	bl	8006700 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007364:	e00b      	b.n	800737e <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f7fa fcd4 	bl	8001d14 <HAL_UART_RxCpltCallback>
}
 800736c:	e007      	b.n	800737e <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	699a      	ldr	r2, [r3, #24]
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f042 0208 	orr.w	r2, r2, #8
 800737c:	619a      	str	r2, [r3, #24]
}
 800737e:	bf00      	nop
 8007380:	3758      	adds	r7, #88	; 0x58
 8007382:	46bd      	mov	sp, r7
 8007384:	bd80      	pop	{r7, pc}

08007386 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007386:	b580      	push	{r7, lr}
 8007388:	b096      	sub	sp, #88	; 0x58
 800738a:	af00      	add	r7, sp, #0
 800738c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007394:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800739c:	2b22      	cmp	r3, #34	; 0x22
 800739e:	f040 8094 	bne.w	80074ca <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073a8:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073b0:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80073b2:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80073b6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80073ba:	4013      	ands	r3, r2
 80073bc:	b29a      	uxth	r2, r3
 80073be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80073c0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073c6:	1c9a      	adds	r2, r3, #2
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80073d2:	b29b      	uxth	r3, r3
 80073d4:	3b01      	subs	r3, #1
 80073d6:	b29a      	uxth	r2, r3
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80073e4:	b29b      	uxth	r3, r3
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d177      	bne.n	80074da <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073f2:	e853 3f00 	ldrex	r3, [r3]
 80073f6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80073f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073fa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80073fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	461a      	mov	r2, r3
 8007406:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007408:	643b      	str	r3, [r7, #64]	; 0x40
 800740a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800740c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800740e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007410:	e841 2300 	strex	r3, r2, [r1]
 8007414:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007416:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007418:	2b00      	cmp	r3, #0
 800741a:	d1e6      	bne.n	80073ea <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	3308      	adds	r3, #8
 8007422:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007424:	6a3b      	ldr	r3, [r7, #32]
 8007426:	e853 3f00 	ldrex	r3, [r3]
 800742a:	61fb      	str	r3, [r7, #28]
   return(result);
 800742c:	69fb      	ldr	r3, [r7, #28]
 800742e:	f023 0301 	bic.w	r3, r3, #1
 8007432:	64bb      	str	r3, [r7, #72]	; 0x48
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	3308      	adds	r3, #8
 800743a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800743c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800743e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007440:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007442:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007444:	e841 2300 	strex	r3, r2, [r1]
 8007448:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800744a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800744c:	2b00      	cmp	r3, #0
 800744e:	d1e5      	bne.n	800741c <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2220      	movs	r2, #32
 8007454:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2200      	movs	r2, #0
 800745a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007460:	2b01      	cmp	r3, #1
 8007462:	d12e      	bne.n	80074c2 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2200      	movs	r2, #0
 8007468:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	e853 3f00 	ldrex	r3, [r3]
 8007476:	60bb      	str	r3, [r7, #8]
   return(result);
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	f023 0310 	bic.w	r3, r3, #16
 800747e:	647b      	str	r3, [r7, #68]	; 0x44
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	461a      	mov	r2, r3
 8007486:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007488:	61bb      	str	r3, [r7, #24]
 800748a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800748c:	6979      	ldr	r1, [r7, #20]
 800748e:	69ba      	ldr	r2, [r7, #24]
 8007490:	e841 2300 	strex	r3, r2, [r1]
 8007494:	613b      	str	r3, [r7, #16]
   return(result);
 8007496:	693b      	ldr	r3, [r7, #16]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d1e6      	bne.n	800746a <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	69db      	ldr	r3, [r3, #28]
 80074a2:	f003 0310 	and.w	r3, r3, #16
 80074a6:	2b10      	cmp	r3, #16
 80074a8:	d103      	bne.n	80074b2 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	2210      	movs	r2, #16
 80074b0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80074b8:	4619      	mov	r1, r3
 80074ba:	6878      	ldr	r0, [r7, #4]
 80074bc:	f7ff f920 	bl	8006700 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80074c0:	e00b      	b.n	80074da <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f7fa fc26 	bl	8001d14 <HAL_UART_RxCpltCallback>
}
 80074c8:	e007      	b.n	80074da <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	699a      	ldr	r2, [r3, #24]
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f042 0208 	orr.w	r2, r2, #8
 80074d8:	619a      	str	r2, [r3, #24]
}
 80074da:	bf00      	nop
 80074dc:	3758      	adds	r7, #88	; 0x58
 80074de:	46bd      	mov	sp, r7
 80074e0:	bd80      	pop	{r7, pc}
	...

080074e4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80074e4:	b084      	sub	sp, #16
 80074e6:	b580      	push	{r7, lr}
 80074e8:	b084      	sub	sp, #16
 80074ea:	af00      	add	r7, sp, #0
 80074ec:	6078      	str	r0, [r7, #4]
 80074ee:	f107 001c 	add.w	r0, r7, #28
 80074f2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80074f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074f8:	2b01      	cmp	r3, #1
 80074fa:	d120      	bne.n	800753e <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007500:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	68da      	ldr	r2, [r3, #12]
 800750c:	4b20      	ldr	r3, [pc, #128]	; (8007590 <USB_CoreInit+0xac>)
 800750e:	4013      	ands	r3, r2
 8007510:	687a      	ldr	r2, [r7, #4]
 8007512:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	68db      	ldr	r3, [r3, #12]
 8007518:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007520:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007522:	2b01      	cmp	r3, #1
 8007524:	d105      	bne.n	8007532 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	68db      	ldr	r3, [r3, #12]
 800752a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	f000 fa92 	bl	8007a5c <USB_CoreReset>
 8007538:	4603      	mov	r3, r0
 800753a:	73fb      	strb	r3, [r7, #15]
 800753c:	e010      	b.n	8007560 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	68db      	ldr	r3, [r3, #12]
 8007542:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800754a:	6878      	ldr	r0, [r7, #4]
 800754c:	f000 fa86 	bl	8007a5c <USB_CoreReset>
 8007550:	4603      	mov	r3, r0
 8007552:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007558:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8007560:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007562:	2b01      	cmp	r3, #1
 8007564:	d10b      	bne.n	800757e <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	689b      	ldr	r3, [r3, #8]
 800756a:	f043 0206 	orr.w	r2, r3, #6
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	689b      	ldr	r3, [r3, #8]
 8007576:	f043 0220 	orr.w	r2, r3, #32
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800757e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007580:	4618      	mov	r0, r3
 8007582:	3710      	adds	r7, #16
 8007584:	46bd      	mov	sp, r7
 8007586:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800758a:	b004      	add	sp, #16
 800758c:	4770      	bx	lr
 800758e:	bf00      	nop
 8007590:	ffbdffbf 	.word	0xffbdffbf

08007594 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007594:	b480      	push	{r7}
 8007596:	b083      	sub	sp, #12
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	689b      	ldr	r3, [r3, #8]
 80075a0:	f023 0201 	bic.w	r2, r3, #1
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80075a8:	2300      	movs	r3, #0
}
 80075aa:	4618      	mov	r0, r3
 80075ac:	370c      	adds	r7, #12
 80075ae:	46bd      	mov	sp, r7
 80075b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b4:	4770      	bx	lr

080075b6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80075b6:	b580      	push	{r7, lr}
 80075b8:	b084      	sub	sp, #16
 80075ba:	af00      	add	r7, sp, #0
 80075bc:	6078      	str	r0, [r7, #4]
 80075be:	460b      	mov	r3, r1
 80075c0:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80075c2:	2300      	movs	r3, #0
 80075c4:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	68db      	ldr	r3, [r3, #12]
 80075ca:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80075d2:	78fb      	ldrb	r3, [r7, #3]
 80075d4:	2b01      	cmp	r3, #1
 80075d6:	d115      	bne.n	8007604 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	68db      	ldr	r3, [r3, #12]
 80075dc:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80075e4:	2001      	movs	r0, #1
 80075e6:	f7fb faa5 	bl	8002b34 <HAL_Delay>
      ms++;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	3301      	adds	r3, #1
 80075ee:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80075f0:	6878      	ldr	r0, [r7, #4]
 80075f2:	f000 fa25 	bl	8007a40 <USB_GetMode>
 80075f6:	4603      	mov	r3, r0
 80075f8:	2b01      	cmp	r3, #1
 80075fa:	d01e      	beq.n	800763a <USB_SetCurrentMode+0x84>
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	2b31      	cmp	r3, #49	; 0x31
 8007600:	d9f0      	bls.n	80075e4 <USB_SetCurrentMode+0x2e>
 8007602:	e01a      	b.n	800763a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007604:	78fb      	ldrb	r3, [r7, #3]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d115      	bne.n	8007636 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	68db      	ldr	r3, [r3, #12]
 800760e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007616:	2001      	movs	r0, #1
 8007618:	f7fb fa8c 	bl	8002b34 <HAL_Delay>
      ms++;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	3301      	adds	r3, #1
 8007620:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007622:	6878      	ldr	r0, [r7, #4]
 8007624:	f000 fa0c 	bl	8007a40 <USB_GetMode>
 8007628:	4603      	mov	r3, r0
 800762a:	2b00      	cmp	r3, #0
 800762c:	d005      	beq.n	800763a <USB_SetCurrentMode+0x84>
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	2b31      	cmp	r3, #49	; 0x31
 8007632:	d9f0      	bls.n	8007616 <USB_SetCurrentMode+0x60>
 8007634:	e001      	b.n	800763a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007636:	2301      	movs	r3, #1
 8007638:	e005      	b.n	8007646 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	2b32      	cmp	r3, #50	; 0x32
 800763e:	d101      	bne.n	8007644 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007640:	2301      	movs	r3, #1
 8007642:	e000      	b.n	8007646 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007644:	2300      	movs	r3, #0
}
 8007646:	4618      	mov	r0, r3
 8007648:	3710      	adds	r7, #16
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}
	...

08007650 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007650:	b084      	sub	sp, #16
 8007652:	b580      	push	{r7, lr}
 8007654:	b086      	sub	sp, #24
 8007656:	af00      	add	r7, sp, #0
 8007658:	6078      	str	r0, [r7, #4]
 800765a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800765e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007662:	2300      	movs	r3, #0
 8007664:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800766a:	2300      	movs	r3, #0
 800766c:	613b      	str	r3, [r7, #16]
 800766e:	e009      	b.n	8007684 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007670:	687a      	ldr	r2, [r7, #4]
 8007672:	693b      	ldr	r3, [r7, #16]
 8007674:	3340      	adds	r3, #64	; 0x40
 8007676:	009b      	lsls	r3, r3, #2
 8007678:	4413      	add	r3, r2
 800767a:	2200      	movs	r2, #0
 800767c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800767e:	693b      	ldr	r3, [r7, #16]
 8007680:	3301      	adds	r3, #1
 8007682:	613b      	str	r3, [r7, #16]
 8007684:	693b      	ldr	r3, [r7, #16]
 8007686:	2b0e      	cmp	r3, #14
 8007688:	d9f2      	bls.n	8007670 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800768a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800768c:	2b00      	cmp	r3, #0
 800768e:	d11c      	bne.n	80076ca <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007696:	685b      	ldr	r3, [r3, #4]
 8007698:	68fa      	ldr	r2, [r7, #12]
 800769a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800769e:	f043 0302 	orr.w	r3, r3, #2
 80076a2:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076a8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	601a      	str	r2, [r3, #0]
 80076c8:	e005      	b.n	80076d6 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076ce:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80076dc:	461a      	mov	r2, r3
 80076de:	2300      	movs	r3, #0
 80076e0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076e8:	4619      	mov	r1, r3
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076f0:	461a      	mov	r2, r3
 80076f2:	680b      	ldr	r3, [r1, #0]
 80076f4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80076f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076f8:	2b01      	cmp	r3, #1
 80076fa:	d10c      	bne.n	8007716 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80076fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d104      	bne.n	800770c <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007702:	2100      	movs	r1, #0
 8007704:	6878      	ldr	r0, [r7, #4]
 8007706:	f000 f961 	bl	80079cc <USB_SetDevSpeed>
 800770a:	e008      	b.n	800771e <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800770c:	2101      	movs	r1, #1
 800770e:	6878      	ldr	r0, [r7, #4]
 8007710:	f000 f95c 	bl	80079cc <USB_SetDevSpeed>
 8007714:	e003      	b.n	800771e <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007716:	2103      	movs	r1, #3
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	f000 f957 	bl	80079cc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800771e:	2110      	movs	r1, #16
 8007720:	6878      	ldr	r0, [r7, #4]
 8007722:	f000 f8f3 	bl	800790c <USB_FlushTxFifo>
 8007726:	4603      	mov	r3, r0
 8007728:	2b00      	cmp	r3, #0
 800772a:	d001      	beq.n	8007730 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800772c:	2301      	movs	r3, #1
 800772e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007730:	6878      	ldr	r0, [r7, #4]
 8007732:	f000 f91d 	bl	8007970 <USB_FlushRxFifo>
 8007736:	4603      	mov	r3, r0
 8007738:	2b00      	cmp	r3, #0
 800773a:	d001      	beq.n	8007740 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800773c:	2301      	movs	r3, #1
 800773e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007746:	461a      	mov	r2, r3
 8007748:	2300      	movs	r3, #0
 800774a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007752:	461a      	mov	r2, r3
 8007754:	2300      	movs	r3, #0
 8007756:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800775e:	461a      	mov	r2, r3
 8007760:	2300      	movs	r3, #0
 8007762:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007764:	2300      	movs	r3, #0
 8007766:	613b      	str	r3, [r7, #16]
 8007768:	e043      	b.n	80077f2 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800776a:	693b      	ldr	r3, [r7, #16]
 800776c:	015a      	lsls	r2, r3, #5
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	4413      	add	r3, r2
 8007772:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800777c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007780:	d118      	bne.n	80077b4 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8007782:	693b      	ldr	r3, [r7, #16]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d10a      	bne.n	800779e <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007788:	693b      	ldr	r3, [r7, #16]
 800778a:	015a      	lsls	r2, r3, #5
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	4413      	add	r3, r2
 8007790:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007794:	461a      	mov	r2, r3
 8007796:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800779a:	6013      	str	r3, [r2, #0]
 800779c:	e013      	b.n	80077c6 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800779e:	693b      	ldr	r3, [r7, #16]
 80077a0:	015a      	lsls	r2, r3, #5
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	4413      	add	r3, r2
 80077a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077aa:	461a      	mov	r2, r3
 80077ac:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80077b0:	6013      	str	r3, [r2, #0]
 80077b2:	e008      	b.n	80077c6 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80077b4:	693b      	ldr	r3, [r7, #16]
 80077b6:	015a      	lsls	r2, r3, #5
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	4413      	add	r3, r2
 80077bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077c0:	461a      	mov	r2, r3
 80077c2:	2300      	movs	r3, #0
 80077c4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80077c6:	693b      	ldr	r3, [r7, #16]
 80077c8:	015a      	lsls	r2, r3, #5
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	4413      	add	r3, r2
 80077ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077d2:	461a      	mov	r2, r3
 80077d4:	2300      	movs	r3, #0
 80077d6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80077d8:	693b      	ldr	r3, [r7, #16]
 80077da:	015a      	lsls	r2, r3, #5
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	4413      	add	r3, r2
 80077e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077e4:	461a      	mov	r2, r3
 80077e6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80077ea:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80077ec:	693b      	ldr	r3, [r7, #16]
 80077ee:	3301      	adds	r3, #1
 80077f0:	613b      	str	r3, [r7, #16]
 80077f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077f4:	693a      	ldr	r2, [r7, #16]
 80077f6:	429a      	cmp	r2, r3
 80077f8:	d3b7      	bcc.n	800776a <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80077fa:	2300      	movs	r3, #0
 80077fc:	613b      	str	r3, [r7, #16]
 80077fe:	e043      	b.n	8007888 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007800:	693b      	ldr	r3, [r7, #16]
 8007802:	015a      	lsls	r2, r3, #5
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	4413      	add	r3, r2
 8007808:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007812:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007816:	d118      	bne.n	800784a <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8007818:	693b      	ldr	r3, [r7, #16]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d10a      	bne.n	8007834 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800781e:	693b      	ldr	r3, [r7, #16]
 8007820:	015a      	lsls	r2, r3, #5
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	4413      	add	r3, r2
 8007826:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800782a:	461a      	mov	r2, r3
 800782c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007830:	6013      	str	r3, [r2, #0]
 8007832:	e013      	b.n	800785c <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007834:	693b      	ldr	r3, [r7, #16]
 8007836:	015a      	lsls	r2, r3, #5
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	4413      	add	r3, r2
 800783c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007840:	461a      	mov	r2, r3
 8007842:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007846:	6013      	str	r3, [r2, #0]
 8007848:	e008      	b.n	800785c <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800784a:	693b      	ldr	r3, [r7, #16]
 800784c:	015a      	lsls	r2, r3, #5
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	4413      	add	r3, r2
 8007852:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007856:	461a      	mov	r2, r3
 8007858:	2300      	movs	r3, #0
 800785a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800785c:	693b      	ldr	r3, [r7, #16]
 800785e:	015a      	lsls	r2, r3, #5
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	4413      	add	r3, r2
 8007864:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007868:	461a      	mov	r2, r3
 800786a:	2300      	movs	r3, #0
 800786c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800786e:	693b      	ldr	r3, [r7, #16]
 8007870:	015a      	lsls	r2, r3, #5
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	4413      	add	r3, r2
 8007876:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800787a:	461a      	mov	r2, r3
 800787c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007880:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007882:	693b      	ldr	r3, [r7, #16]
 8007884:	3301      	adds	r3, #1
 8007886:	613b      	str	r3, [r7, #16]
 8007888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800788a:	693a      	ldr	r2, [r7, #16]
 800788c:	429a      	cmp	r2, r3
 800788e:	d3b7      	bcc.n	8007800 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007896:	691b      	ldr	r3, [r3, #16]
 8007898:	68fa      	ldr	r2, [r7, #12]
 800789a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800789e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80078a2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2200      	movs	r2, #0
 80078a8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80078b0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80078b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d105      	bne.n	80078c4 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	699b      	ldr	r3, [r3, #24]
 80078bc:	f043 0210 	orr.w	r2, r3, #16
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	699a      	ldr	r2, [r3, #24]
 80078c8:	4b0e      	ldr	r3, [pc, #56]	; (8007904 <USB_DevInit+0x2b4>)
 80078ca:	4313      	orrs	r3, r2
 80078cc:	687a      	ldr	r2, [r7, #4]
 80078ce:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80078d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d005      	beq.n	80078e2 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	699b      	ldr	r3, [r3, #24]
 80078da:	f043 0208 	orr.w	r2, r3, #8
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80078e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80078e4:	2b01      	cmp	r3, #1
 80078e6:	d105      	bne.n	80078f4 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	699a      	ldr	r2, [r3, #24]
 80078ec:	4b06      	ldr	r3, [pc, #24]	; (8007908 <USB_DevInit+0x2b8>)
 80078ee:	4313      	orrs	r3, r2
 80078f0:	687a      	ldr	r2, [r7, #4]
 80078f2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80078f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80078f6:	4618      	mov	r0, r3
 80078f8:	3718      	adds	r7, #24
 80078fa:	46bd      	mov	sp, r7
 80078fc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007900:	b004      	add	sp, #16
 8007902:	4770      	bx	lr
 8007904:	803c3800 	.word	0x803c3800
 8007908:	40000004 	.word	0x40000004

0800790c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800790c:	b480      	push	{r7}
 800790e:	b085      	sub	sp, #20
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
 8007914:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007916:	2300      	movs	r3, #0
 8007918:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	3301      	adds	r3, #1
 800791e:	60fb      	str	r3, [r7, #12]
 8007920:	4a12      	ldr	r2, [pc, #72]	; (800796c <USB_FlushTxFifo+0x60>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d901      	bls.n	800792a <USB_FlushTxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007926:	2303      	movs	r3, #3
 8007928:	e01a      	b.n	8007960 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	691b      	ldr	r3, [r3, #16]
 800792e:	2b00      	cmp	r3, #0
 8007930:	daf3      	bge.n	800791a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007932:	2300      	movs	r3, #0
 8007934:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	019b      	lsls	r3, r3, #6
 800793a:	f043 0220 	orr.w	r2, r3, #32
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	3301      	adds	r3, #1
 8007946:	60fb      	str	r3, [r7, #12]
 8007948:	4a08      	ldr	r2, [pc, #32]	; (800796c <USB_FlushTxFifo+0x60>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d901      	bls.n	8007952 <USB_FlushTxFifo+0x46>
    {
      return HAL_TIMEOUT;
 800794e:	2303      	movs	r3, #3
 8007950:	e006      	b.n	8007960 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	691b      	ldr	r3, [r3, #16]
 8007956:	f003 0320 	and.w	r3, r3, #32
 800795a:	2b20      	cmp	r3, #32
 800795c:	d0f1      	beq.n	8007942 <USB_FlushTxFifo+0x36>

  return HAL_OK;
 800795e:	2300      	movs	r3, #0
}
 8007960:	4618      	mov	r0, r3
 8007962:	3714      	adds	r7, #20
 8007964:	46bd      	mov	sp, r7
 8007966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796a:	4770      	bx	lr
 800796c:	00030d40 	.word	0x00030d40

08007970 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007970:	b480      	push	{r7}
 8007972:	b085      	sub	sp, #20
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007978:	2300      	movs	r3, #0
 800797a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	3301      	adds	r3, #1
 8007980:	60fb      	str	r3, [r7, #12]
 8007982:	4a11      	ldr	r2, [pc, #68]	; (80079c8 <USB_FlushRxFifo+0x58>)
 8007984:	4293      	cmp	r3, r2
 8007986:	d901      	bls.n	800798c <USB_FlushRxFifo+0x1c>
    {
      return HAL_TIMEOUT;
 8007988:	2303      	movs	r3, #3
 800798a:	e017      	b.n	80079bc <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	691b      	ldr	r3, [r3, #16]
 8007990:	2b00      	cmp	r3, #0
 8007992:	daf3      	bge.n	800797c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007994:	2300      	movs	r3, #0
 8007996:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2210      	movs	r2, #16
 800799c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	3301      	adds	r3, #1
 80079a2:	60fb      	str	r3, [r7, #12]
 80079a4:	4a08      	ldr	r2, [pc, #32]	; (80079c8 <USB_FlushRxFifo+0x58>)
 80079a6:	4293      	cmp	r3, r2
 80079a8:	d901      	bls.n	80079ae <USB_FlushRxFifo+0x3e>
    {
      return HAL_TIMEOUT;
 80079aa:	2303      	movs	r3, #3
 80079ac:	e006      	b.n	80079bc <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	691b      	ldr	r3, [r3, #16]
 80079b2:	f003 0310 	and.w	r3, r3, #16
 80079b6:	2b10      	cmp	r3, #16
 80079b8:	d0f1      	beq.n	800799e <USB_FlushRxFifo+0x2e>

  return HAL_OK;
 80079ba:	2300      	movs	r3, #0
}
 80079bc:	4618      	mov	r0, r3
 80079be:	3714      	adds	r7, #20
 80079c0:	46bd      	mov	sp, r7
 80079c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c6:	4770      	bx	lr
 80079c8:	00030d40 	.word	0x00030d40

080079cc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80079cc:	b480      	push	{r7}
 80079ce:	b085      	sub	sp, #20
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
 80079d4:	460b      	mov	r3, r1
 80079d6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079e2:	681a      	ldr	r2, [r3, #0]
 80079e4:	78fb      	ldrb	r3, [r7, #3]
 80079e6:	68f9      	ldr	r1, [r7, #12]
 80079e8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80079ec:	4313      	orrs	r3, r2
 80079ee:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80079f0:	2300      	movs	r3, #0
}
 80079f2:	4618      	mov	r0, r3
 80079f4:	3714      	adds	r7, #20
 80079f6:	46bd      	mov	sp, r7
 80079f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fc:	4770      	bx	lr

080079fe <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80079fe:	b480      	push	{r7}
 8007a00:	b085      	sub	sp, #20
 8007a02:	af00      	add	r7, sp, #0
 8007a04:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	68fa      	ldr	r2, [r7, #12]
 8007a14:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007a18:	f023 0303 	bic.w	r3, r3, #3
 8007a1c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a24:	685b      	ldr	r3, [r3, #4]
 8007a26:	68fa      	ldr	r2, [r7, #12]
 8007a28:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a2c:	f043 0302 	orr.w	r3, r3, #2
 8007a30:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007a32:	2300      	movs	r3, #0
}
 8007a34:	4618      	mov	r0, r3
 8007a36:	3714      	adds	r7, #20
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3e:	4770      	bx	lr

08007a40 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007a40:	b480      	push	{r7}
 8007a42:	b083      	sub	sp, #12
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	695b      	ldr	r3, [r3, #20]
 8007a4c:	f003 0301 	and.w	r3, r3, #1
}
 8007a50:	4618      	mov	r0, r3
 8007a52:	370c      	adds	r7, #12
 8007a54:	46bd      	mov	sp, r7
 8007a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5a:	4770      	bx	lr

08007a5c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	b085      	sub	sp, #20
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007a64:	2300      	movs	r3, #0
 8007a66:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	3301      	adds	r3, #1
 8007a6c:	60fb      	str	r3, [r7, #12]
 8007a6e:	4a13      	ldr	r2, [pc, #76]	; (8007abc <USB_CoreReset+0x60>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d901      	bls.n	8007a78 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8007a74:	2303      	movs	r3, #3
 8007a76:	e01a      	b.n	8007aae <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	691b      	ldr	r3, [r3, #16]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	daf3      	bge.n	8007a68 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007a80:	2300      	movs	r3, #0
 8007a82:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	691b      	ldr	r3, [r3, #16]
 8007a88:	f043 0201 	orr.w	r2, r3, #1
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	3301      	adds	r3, #1
 8007a94:	60fb      	str	r3, [r7, #12]
 8007a96:	4a09      	ldr	r2, [pc, #36]	; (8007abc <USB_CoreReset+0x60>)
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d901      	bls.n	8007aa0 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8007a9c:	2303      	movs	r3, #3
 8007a9e:	e006      	b.n	8007aae <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	691b      	ldr	r3, [r3, #16]
 8007aa4:	f003 0301 	and.w	r3, r3, #1
 8007aa8:	2b01      	cmp	r3, #1
 8007aaa:	d0f1      	beq.n	8007a90 <USB_CoreReset+0x34>

  return HAL_OK;
 8007aac:	2300      	movs	r3, #0
}
 8007aae:	4618      	mov	r0, r3
 8007ab0:	3714      	adds	r7, #20
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab8:	4770      	bx	lr
 8007aba:	bf00      	nop
 8007abc:	00030d40 	.word	0x00030d40

08007ac0 <atoi>:
 8007ac0:	220a      	movs	r2, #10
 8007ac2:	2100      	movs	r1, #0
 8007ac4:	f000 bd2c 	b.w	8008520 <strtol>

08007ac8 <__errno>:
 8007ac8:	4b01      	ldr	r3, [pc, #4]	; (8007ad0 <__errno+0x8>)
 8007aca:	6818      	ldr	r0, [r3, #0]
 8007acc:	4770      	bx	lr
 8007ace:	bf00      	nop
 8007ad0:	20000028 	.word	0x20000028

08007ad4 <__libc_init_array>:
 8007ad4:	b570      	push	{r4, r5, r6, lr}
 8007ad6:	4d0d      	ldr	r5, [pc, #52]	; (8007b0c <__libc_init_array+0x38>)
 8007ad8:	4c0d      	ldr	r4, [pc, #52]	; (8007b10 <__libc_init_array+0x3c>)
 8007ada:	1b64      	subs	r4, r4, r5
 8007adc:	10a4      	asrs	r4, r4, #2
 8007ade:	2600      	movs	r6, #0
 8007ae0:	42a6      	cmp	r6, r4
 8007ae2:	d109      	bne.n	8007af8 <__libc_init_array+0x24>
 8007ae4:	4d0b      	ldr	r5, [pc, #44]	; (8007b14 <__libc_init_array+0x40>)
 8007ae6:	4c0c      	ldr	r4, [pc, #48]	; (8007b18 <__libc_init_array+0x44>)
 8007ae8:	f002 fec6 	bl	800a878 <_init>
 8007aec:	1b64      	subs	r4, r4, r5
 8007aee:	10a4      	asrs	r4, r4, #2
 8007af0:	2600      	movs	r6, #0
 8007af2:	42a6      	cmp	r6, r4
 8007af4:	d105      	bne.n	8007b02 <__libc_init_array+0x2e>
 8007af6:	bd70      	pop	{r4, r5, r6, pc}
 8007af8:	f855 3b04 	ldr.w	r3, [r5], #4
 8007afc:	4798      	blx	r3
 8007afe:	3601      	adds	r6, #1
 8007b00:	e7ee      	b.n	8007ae0 <__libc_init_array+0xc>
 8007b02:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b06:	4798      	blx	r3
 8007b08:	3601      	adds	r6, #1
 8007b0a:	e7f2      	b.n	8007af2 <__libc_init_array+0x1e>
 8007b0c:	0800ad1c 	.word	0x0800ad1c
 8007b10:	0800ad1c 	.word	0x0800ad1c
 8007b14:	0800ad1c 	.word	0x0800ad1c
 8007b18:	0800ad20 	.word	0x0800ad20

08007b1c <memset>:
 8007b1c:	4402      	add	r2, r0
 8007b1e:	4603      	mov	r3, r0
 8007b20:	4293      	cmp	r3, r2
 8007b22:	d100      	bne.n	8007b26 <memset+0xa>
 8007b24:	4770      	bx	lr
 8007b26:	f803 1b01 	strb.w	r1, [r3], #1
 8007b2a:	e7f9      	b.n	8007b20 <memset+0x4>

08007b2c <__cvt>:
 8007b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b2e:	ed2d 8b02 	vpush	{d8}
 8007b32:	eeb0 8b40 	vmov.f64	d8, d0
 8007b36:	b085      	sub	sp, #20
 8007b38:	4617      	mov	r7, r2
 8007b3a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8007b3c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007b3e:	ee18 2a90 	vmov	r2, s17
 8007b42:	f025 0520 	bic.w	r5, r5, #32
 8007b46:	2a00      	cmp	r2, #0
 8007b48:	bfb6      	itet	lt
 8007b4a:	222d      	movlt	r2, #45	; 0x2d
 8007b4c:	2200      	movge	r2, #0
 8007b4e:	eeb1 8b40 	vneglt.f64	d8, d0
 8007b52:	2d46      	cmp	r5, #70	; 0x46
 8007b54:	460c      	mov	r4, r1
 8007b56:	701a      	strb	r2, [r3, #0]
 8007b58:	d004      	beq.n	8007b64 <__cvt+0x38>
 8007b5a:	2d45      	cmp	r5, #69	; 0x45
 8007b5c:	d100      	bne.n	8007b60 <__cvt+0x34>
 8007b5e:	3401      	adds	r4, #1
 8007b60:	2102      	movs	r1, #2
 8007b62:	e000      	b.n	8007b66 <__cvt+0x3a>
 8007b64:	2103      	movs	r1, #3
 8007b66:	ab03      	add	r3, sp, #12
 8007b68:	9301      	str	r3, [sp, #4]
 8007b6a:	ab02      	add	r3, sp, #8
 8007b6c:	9300      	str	r3, [sp, #0]
 8007b6e:	4622      	mov	r2, r4
 8007b70:	4633      	mov	r3, r6
 8007b72:	eeb0 0b48 	vmov.f64	d0, d8
 8007b76:	f000 fd6b 	bl	8008650 <_dtoa_r>
 8007b7a:	2d47      	cmp	r5, #71	; 0x47
 8007b7c:	d109      	bne.n	8007b92 <__cvt+0x66>
 8007b7e:	07fb      	lsls	r3, r7, #31
 8007b80:	d407      	bmi.n	8007b92 <__cvt+0x66>
 8007b82:	9b03      	ldr	r3, [sp, #12]
 8007b84:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007b86:	1a1b      	subs	r3, r3, r0
 8007b88:	6013      	str	r3, [r2, #0]
 8007b8a:	b005      	add	sp, #20
 8007b8c:	ecbd 8b02 	vpop	{d8}
 8007b90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b92:	2d46      	cmp	r5, #70	; 0x46
 8007b94:	eb00 0204 	add.w	r2, r0, r4
 8007b98:	d10c      	bne.n	8007bb4 <__cvt+0x88>
 8007b9a:	7803      	ldrb	r3, [r0, #0]
 8007b9c:	2b30      	cmp	r3, #48	; 0x30
 8007b9e:	d107      	bne.n	8007bb0 <__cvt+0x84>
 8007ba0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007ba4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ba8:	bf1c      	itt	ne
 8007baa:	f1c4 0401 	rsbne	r4, r4, #1
 8007bae:	6034      	strne	r4, [r6, #0]
 8007bb0:	6833      	ldr	r3, [r6, #0]
 8007bb2:	441a      	add	r2, r3
 8007bb4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007bb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007bbc:	bf08      	it	eq
 8007bbe:	9203      	streq	r2, [sp, #12]
 8007bc0:	2130      	movs	r1, #48	; 0x30
 8007bc2:	9b03      	ldr	r3, [sp, #12]
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d2dc      	bcs.n	8007b82 <__cvt+0x56>
 8007bc8:	1c5c      	adds	r4, r3, #1
 8007bca:	9403      	str	r4, [sp, #12]
 8007bcc:	7019      	strb	r1, [r3, #0]
 8007bce:	e7f8      	b.n	8007bc2 <__cvt+0x96>

08007bd0 <__exponent>:
 8007bd0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007bd2:	4603      	mov	r3, r0
 8007bd4:	2900      	cmp	r1, #0
 8007bd6:	bfb8      	it	lt
 8007bd8:	4249      	neglt	r1, r1
 8007bda:	f803 2b02 	strb.w	r2, [r3], #2
 8007bde:	bfb4      	ite	lt
 8007be0:	222d      	movlt	r2, #45	; 0x2d
 8007be2:	222b      	movge	r2, #43	; 0x2b
 8007be4:	2909      	cmp	r1, #9
 8007be6:	7042      	strb	r2, [r0, #1]
 8007be8:	dd2a      	ble.n	8007c40 <__exponent+0x70>
 8007bea:	f10d 0407 	add.w	r4, sp, #7
 8007bee:	46a4      	mov	ip, r4
 8007bf0:	270a      	movs	r7, #10
 8007bf2:	46a6      	mov	lr, r4
 8007bf4:	460a      	mov	r2, r1
 8007bf6:	fb91 f6f7 	sdiv	r6, r1, r7
 8007bfa:	fb07 1516 	mls	r5, r7, r6, r1
 8007bfe:	3530      	adds	r5, #48	; 0x30
 8007c00:	2a63      	cmp	r2, #99	; 0x63
 8007c02:	f104 34ff 	add.w	r4, r4, #4294967295
 8007c06:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007c0a:	4631      	mov	r1, r6
 8007c0c:	dcf1      	bgt.n	8007bf2 <__exponent+0x22>
 8007c0e:	3130      	adds	r1, #48	; 0x30
 8007c10:	f1ae 0502 	sub.w	r5, lr, #2
 8007c14:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007c18:	1c44      	adds	r4, r0, #1
 8007c1a:	4629      	mov	r1, r5
 8007c1c:	4561      	cmp	r1, ip
 8007c1e:	d30a      	bcc.n	8007c36 <__exponent+0x66>
 8007c20:	f10d 0209 	add.w	r2, sp, #9
 8007c24:	eba2 020e 	sub.w	r2, r2, lr
 8007c28:	4565      	cmp	r5, ip
 8007c2a:	bf88      	it	hi
 8007c2c:	2200      	movhi	r2, #0
 8007c2e:	4413      	add	r3, r2
 8007c30:	1a18      	subs	r0, r3, r0
 8007c32:	b003      	add	sp, #12
 8007c34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c36:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007c3a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007c3e:	e7ed      	b.n	8007c1c <__exponent+0x4c>
 8007c40:	2330      	movs	r3, #48	; 0x30
 8007c42:	3130      	adds	r1, #48	; 0x30
 8007c44:	7083      	strb	r3, [r0, #2]
 8007c46:	70c1      	strb	r1, [r0, #3]
 8007c48:	1d03      	adds	r3, r0, #4
 8007c4a:	e7f1      	b.n	8007c30 <__exponent+0x60>
 8007c4c:	0000      	movs	r0, r0
	...

08007c50 <_printf_float>:
 8007c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c54:	b08b      	sub	sp, #44	; 0x2c
 8007c56:	460c      	mov	r4, r1
 8007c58:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8007c5c:	4616      	mov	r6, r2
 8007c5e:	461f      	mov	r7, r3
 8007c60:	4605      	mov	r5, r0
 8007c62:	f001 fa77 	bl	8009154 <_localeconv_r>
 8007c66:	f8d0 b000 	ldr.w	fp, [r0]
 8007c6a:	4658      	mov	r0, fp
 8007c6c:	f7f8 fae8 	bl	8000240 <strlen>
 8007c70:	2300      	movs	r3, #0
 8007c72:	9308      	str	r3, [sp, #32]
 8007c74:	f8d8 3000 	ldr.w	r3, [r8]
 8007c78:	f894 9018 	ldrb.w	r9, [r4, #24]
 8007c7c:	6822      	ldr	r2, [r4, #0]
 8007c7e:	3307      	adds	r3, #7
 8007c80:	f023 0307 	bic.w	r3, r3, #7
 8007c84:	f103 0108 	add.w	r1, r3, #8
 8007c88:	f8c8 1000 	str.w	r1, [r8]
 8007c8c:	4682      	mov	sl, r0
 8007c8e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007c92:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8007c96:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8007ef8 <_printf_float+0x2a8>
 8007c9a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8007c9e:	eeb0 6bc0 	vabs.f64	d6, d0
 8007ca2:	eeb4 6b47 	vcmp.f64	d6, d7
 8007ca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007caa:	dd24      	ble.n	8007cf6 <_printf_float+0xa6>
 8007cac:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007cb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007cb4:	d502      	bpl.n	8007cbc <_printf_float+0x6c>
 8007cb6:	232d      	movs	r3, #45	; 0x2d
 8007cb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007cbc:	4b90      	ldr	r3, [pc, #576]	; (8007f00 <_printf_float+0x2b0>)
 8007cbe:	4891      	ldr	r0, [pc, #580]	; (8007f04 <_printf_float+0x2b4>)
 8007cc0:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8007cc4:	bf94      	ite	ls
 8007cc6:	4698      	movls	r8, r3
 8007cc8:	4680      	movhi	r8, r0
 8007cca:	2303      	movs	r3, #3
 8007ccc:	6123      	str	r3, [r4, #16]
 8007cce:	f022 0204 	bic.w	r2, r2, #4
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	6022      	str	r2, [r4, #0]
 8007cd6:	9304      	str	r3, [sp, #16]
 8007cd8:	9700      	str	r7, [sp, #0]
 8007cda:	4633      	mov	r3, r6
 8007cdc:	aa09      	add	r2, sp, #36	; 0x24
 8007cde:	4621      	mov	r1, r4
 8007ce0:	4628      	mov	r0, r5
 8007ce2:	f000 f9d3 	bl	800808c <_printf_common>
 8007ce6:	3001      	adds	r0, #1
 8007ce8:	f040 808a 	bne.w	8007e00 <_printf_float+0x1b0>
 8007cec:	f04f 30ff 	mov.w	r0, #4294967295
 8007cf0:	b00b      	add	sp, #44	; 0x2c
 8007cf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cf6:	eeb4 0b40 	vcmp.f64	d0, d0
 8007cfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007cfe:	d709      	bvc.n	8007d14 <_printf_float+0xc4>
 8007d00:	ee10 3a90 	vmov	r3, s1
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	bfbc      	itt	lt
 8007d08:	232d      	movlt	r3, #45	; 0x2d
 8007d0a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007d0e:	487e      	ldr	r0, [pc, #504]	; (8007f08 <_printf_float+0x2b8>)
 8007d10:	4b7e      	ldr	r3, [pc, #504]	; (8007f0c <_printf_float+0x2bc>)
 8007d12:	e7d5      	b.n	8007cc0 <_printf_float+0x70>
 8007d14:	6863      	ldr	r3, [r4, #4]
 8007d16:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8007d1a:	9104      	str	r1, [sp, #16]
 8007d1c:	1c59      	adds	r1, r3, #1
 8007d1e:	d13c      	bne.n	8007d9a <_printf_float+0x14a>
 8007d20:	2306      	movs	r3, #6
 8007d22:	6063      	str	r3, [r4, #4]
 8007d24:	2300      	movs	r3, #0
 8007d26:	9303      	str	r3, [sp, #12]
 8007d28:	ab08      	add	r3, sp, #32
 8007d2a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8007d2e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007d32:	ab07      	add	r3, sp, #28
 8007d34:	6861      	ldr	r1, [r4, #4]
 8007d36:	9300      	str	r3, [sp, #0]
 8007d38:	6022      	str	r2, [r4, #0]
 8007d3a:	f10d 031b 	add.w	r3, sp, #27
 8007d3e:	4628      	mov	r0, r5
 8007d40:	f7ff fef4 	bl	8007b2c <__cvt>
 8007d44:	9b04      	ldr	r3, [sp, #16]
 8007d46:	9907      	ldr	r1, [sp, #28]
 8007d48:	2b47      	cmp	r3, #71	; 0x47
 8007d4a:	4680      	mov	r8, r0
 8007d4c:	d108      	bne.n	8007d60 <_printf_float+0x110>
 8007d4e:	1cc8      	adds	r0, r1, #3
 8007d50:	db02      	blt.n	8007d58 <_printf_float+0x108>
 8007d52:	6863      	ldr	r3, [r4, #4]
 8007d54:	4299      	cmp	r1, r3
 8007d56:	dd41      	ble.n	8007ddc <_printf_float+0x18c>
 8007d58:	f1a9 0902 	sub.w	r9, r9, #2
 8007d5c:	fa5f f989 	uxtb.w	r9, r9
 8007d60:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007d64:	d820      	bhi.n	8007da8 <_printf_float+0x158>
 8007d66:	3901      	subs	r1, #1
 8007d68:	464a      	mov	r2, r9
 8007d6a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007d6e:	9107      	str	r1, [sp, #28]
 8007d70:	f7ff ff2e 	bl	8007bd0 <__exponent>
 8007d74:	9a08      	ldr	r2, [sp, #32]
 8007d76:	9004      	str	r0, [sp, #16]
 8007d78:	1813      	adds	r3, r2, r0
 8007d7a:	2a01      	cmp	r2, #1
 8007d7c:	6123      	str	r3, [r4, #16]
 8007d7e:	dc02      	bgt.n	8007d86 <_printf_float+0x136>
 8007d80:	6822      	ldr	r2, [r4, #0]
 8007d82:	07d2      	lsls	r2, r2, #31
 8007d84:	d501      	bpl.n	8007d8a <_printf_float+0x13a>
 8007d86:	3301      	adds	r3, #1
 8007d88:	6123      	str	r3, [r4, #16]
 8007d8a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d0a2      	beq.n	8007cd8 <_printf_float+0x88>
 8007d92:	232d      	movs	r3, #45	; 0x2d
 8007d94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d98:	e79e      	b.n	8007cd8 <_printf_float+0x88>
 8007d9a:	9904      	ldr	r1, [sp, #16]
 8007d9c:	2947      	cmp	r1, #71	; 0x47
 8007d9e:	d1c1      	bne.n	8007d24 <_printf_float+0xd4>
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d1bf      	bne.n	8007d24 <_printf_float+0xd4>
 8007da4:	2301      	movs	r3, #1
 8007da6:	e7bc      	b.n	8007d22 <_printf_float+0xd2>
 8007da8:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8007dac:	d118      	bne.n	8007de0 <_printf_float+0x190>
 8007dae:	2900      	cmp	r1, #0
 8007db0:	6863      	ldr	r3, [r4, #4]
 8007db2:	dd0b      	ble.n	8007dcc <_printf_float+0x17c>
 8007db4:	6121      	str	r1, [r4, #16]
 8007db6:	b913      	cbnz	r3, 8007dbe <_printf_float+0x16e>
 8007db8:	6822      	ldr	r2, [r4, #0]
 8007dba:	07d0      	lsls	r0, r2, #31
 8007dbc:	d502      	bpl.n	8007dc4 <_printf_float+0x174>
 8007dbe:	3301      	adds	r3, #1
 8007dc0:	440b      	add	r3, r1
 8007dc2:	6123      	str	r3, [r4, #16]
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	65a1      	str	r1, [r4, #88]	; 0x58
 8007dc8:	9304      	str	r3, [sp, #16]
 8007dca:	e7de      	b.n	8007d8a <_printf_float+0x13a>
 8007dcc:	b913      	cbnz	r3, 8007dd4 <_printf_float+0x184>
 8007dce:	6822      	ldr	r2, [r4, #0]
 8007dd0:	07d2      	lsls	r2, r2, #31
 8007dd2:	d501      	bpl.n	8007dd8 <_printf_float+0x188>
 8007dd4:	3302      	adds	r3, #2
 8007dd6:	e7f4      	b.n	8007dc2 <_printf_float+0x172>
 8007dd8:	2301      	movs	r3, #1
 8007dda:	e7f2      	b.n	8007dc2 <_printf_float+0x172>
 8007ddc:	f04f 0967 	mov.w	r9, #103	; 0x67
 8007de0:	9b08      	ldr	r3, [sp, #32]
 8007de2:	4299      	cmp	r1, r3
 8007de4:	db05      	blt.n	8007df2 <_printf_float+0x1a2>
 8007de6:	6823      	ldr	r3, [r4, #0]
 8007de8:	6121      	str	r1, [r4, #16]
 8007dea:	07d8      	lsls	r0, r3, #31
 8007dec:	d5ea      	bpl.n	8007dc4 <_printf_float+0x174>
 8007dee:	1c4b      	adds	r3, r1, #1
 8007df0:	e7e7      	b.n	8007dc2 <_printf_float+0x172>
 8007df2:	2900      	cmp	r1, #0
 8007df4:	bfd4      	ite	le
 8007df6:	f1c1 0202 	rsble	r2, r1, #2
 8007dfa:	2201      	movgt	r2, #1
 8007dfc:	4413      	add	r3, r2
 8007dfe:	e7e0      	b.n	8007dc2 <_printf_float+0x172>
 8007e00:	6823      	ldr	r3, [r4, #0]
 8007e02:	055a      	lsls	r2, r3, #21
 8007e04:	d407      	bmi.n	8007e16 <_printf_float+0x1c6>
 8007e06:	6923      	ldr	r3, [r4, #16]
 8007e08:	4642      	mov	r2, r8
 8007e0a:	4631      	mov	r1, r6
 8007e0c:	4628      	mov	r0, r5
 8007e0e:	47b8      	blx	r7
 8007e10:	3001      	adds	r0, #1
 8007e12:	d12a      	bne.n	8007e6a <_printf_float+0x21a>
 8007e14:	e76a      	b.n	8007cec <_printf_float+0x9c>
 8007e16:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007e1a:	f240 80e2 	bls.w	8007fe2 <_printf_float+0x392>
 8007e1e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8007e22:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007e26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e2a:	d133      	bne.n	8007e94 <_printf_float+0x244>
 8007e2c:	4a38      	ldr	r2, [pc, #224]	; (8007f10 <_printf_float+0x2c0>)
 8007e2e:	2301      	movs	r3, #1
 8007e30:	4631      	mov	r1, r6
 8007e32:	4628      	mov	r0, r5
 8007e34:	47b8      	blx	r7
 8007e36:	3001      	adds	r0, #1
 8007e38:	f43f af58 	beq.w	8007cec <_printf_float+0x9c>
 8007e3c:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8007e40:	429a      	cmp	r2, r3
 8007e42:	db02      	blt.n	8007e4a <_printf_float+0x1fa>
 8007e44:	6823      	ldr	r3, [r4, #0]
 8007e46:	07d8      	lsls	r0, r3, #31
 8007e48:	d50f      	bpl.n	8007e6a <_printf_float+0x21a>
 8007e4a:	4653      	mov	r3, sl
 8007e4c:	465a      	mov	r2, fp
 8007e4e:	4631      	mov	r1, r6
 8007e50:	4628      	mov	r0, r5
 8007e52:	47b8      	blx	r7
 8007e54:	3001      	adds	r0, #1
 8007e56:	f43f af49 	beq.w	8007cec <_printf_float+0x9c>
 8007e5a:	f04f 0800 	mov.w	r8, #0
 8007e5e:	f104 091a 	add.w	r9, r4, #26
 8007e62:	9b08      	ldr	r3, [sp, #32]
 8007e64:	3b01      	subs	r3, #1
 8007e66:	4543      	cmp	r3, r8
 8007e68:	dc09      	bgt.n	8007e7e <_printf_float+0x22e>
 8007e6a:	6823      	ldr	r3, [r4, #0]
 8007e6c:	079b      	lsls	r3, r3, #30
 8007e6e:	f100 8108 	bmi.w	8008082 <_printf_float+0x432>
 8007e72:	68e0      	ldr	r0, [r4, #12]
 8007e74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e76:	4298      	cmp	r0, r3
 8007e78:	bfb8      	it	lt
 8007e7a:	4618      	movlt	r0, r3
 8007e7c:	e738      	b.n	8007cf0 <_printf_float+0xa0>
 8007e7e:	2301      	movs	r3, #1
 8007e80:	464a      	mov	r2, r9
 8007e82:	4631      	mov	r1, r6
 8007e84:	4628      	mov	r0, r5
 8007e86:	47b8      	blx	r7
 8007e88:	3001      	adds	r0, #1
 8007e8a:	f43f af2f 	beq.w	8007cec <_printf_float+0x9c>
 8007e8e:	f108 0801 	add.w	r8, r8, #1
 8007e92:	e7e6      	b.n	8007e62 <_printf_float+0x212>
 8007e94:	9b07      	ldr	r3, [sp, #28]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	dc3c      	bgt.n	8007f14 <_printf_float+0x2c4>
 8007e9a:	4a1d      	ldr	r2, [pc, #116]	; (8007f10 <_printf_float+0x2c0>)
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	4631      	mov	r1, r6
 8007ea0:	4628      	mov	r0, r5
 8007ea2:	47b8      	blx	r7
 8007ea4:	3001      	adds	r0, #1
 8007ea6:	f43f af21 	beq.w	8007cec <_printf_float+0x9c>
 8007eaa:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8007eae:	4313      	orrs	r3, r2
 8007eb0:	d102      	bne.n	8007eb8 <_printf_float+0x268>
 8007eb2:	6823      	ldr	r3, [r4, #0]
 8007eb4:	07d9      	lsls	r1, r3, #31
 8007eb6:	d5d8      	bpl.n	8007e6a <_printf_float+0x21a>
 8007eb8:	4653      	mov	r3, sl
 8007eba:	465a      	mov	r2, fp
 8007ebc:	4631      	mov	r1, r6
 8007ebe:	4628      	mov	r0, r5
 8007ec0:	47b8      	blx	r7
 8007ec2:	3001      	adds	r0, #1
 8007ec4:	f43f af12 	beq.w	8007cec <_printf_float+0x9c>
 8007ec8:	f04f 0900 	mov.w	r9, #0
 8007ecc:	f104 0a1a 	add.w	sl, r4, #26
 8007ed0:	9b07      	ldr	r3, [sp, #28]
 8007ed2:	425b      	negs	r3, r3
 8007ed4:	454b      	cmp	r3, r9
 8007ed6:	dc01      	bgt.n	8007edc <_printf_float+0x28c>
 8007ed8:	9b08      	ldr	r3, [sp, #32]
 8007eda:	e795      	b.n	8007e08 <_printf_float+0x1b8>
 8007edc:	2301      	movs	r3, #1
 8007ede:	4652      	mov	r2, sl
 8007ee0:	4631      	mov	r1, r6
 8007ee2:	4628      	mov	r0, r5
 8007ee4:	47b8      	blx	r7
 8007ee6:	3001      	adds	r0, #1
 8007ee8:	f43f af00 	beq.w	8007cec <_printf_float+0x9c>
 8007eec:	f109 0901 	add.w	r9, r9, #1
 8007ef0:	e7ee      	b.n	8007ed0 <_printf_float+0x280>
 8007ef2:	bf00      	nop
 8007ef4:	f3af 8000 	nop.w
 8007ef8:	ffffffff 	.word	0xffffffff
 8007efc:	7fefffff 	.word	0x7fefffff
 8007f00:	0800a930 	.word	0x0800a930
 8007f04:	0800a934 	.word	0x0800a934
 8007f08:	0800a93c 	.word	0x0800a93c
 8007f0c:	0800a938 	.word	0x0800a938
 8007f10:	0800a940 	.word	0x0800a940
 8007f14:	9a08      	ldr	r2, [sp, #32]
 8007f16:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007f18:	429a      	cmp	r2, r3
 8007f1a:	bfa8      	it	ge
 8007f1c:	461a      	movge	r2, r3
 8007f1e:	2a00      	cmp	r2, #0
 8007f20:	4691      	mov	r9, r2
 8007f22:	dc38      	bgt.n	8007f96 <_printf_float+0x346>
 8007f24:	2300      	movs	r3, #0
 8007f26:	9305      	str	r3, [sp, #20]
 8007f28:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007f2c:	f104 021a 	add.w	r2, r4, #26
 8007f30:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007f32:	9905      	ldr	r1, [sp, #20]
 8007f34:	9304      	str	r3, [sp, #16]
 8007f36:	eba3 0309 	sub.w	r3, r3, r9
 8007f3a:	428b      	cmp	r3, r1
 8007f3c:	dc33      	bgt.n	8007fa6 <_printf_float+0x356>
 8007f3e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8007f42:	429a      	cmp	r2, r3
 8007f44:	db3c      	blt.n	8007fc0 <_printf_float+0x370>
 8007f46:	6823      	ldr	r3, [r4, #0]
 8007f48:	07da      	lsls	r2, r3, #31
 8007f4a:	d439      	bmi.n	8007fc0 <_printf_float+0x370>
 8007f4c:	9a08      	ldr	r2, [sp, #32]
 8007f4e:	9b04      	ldr	r3, [sp, #16]
 8007f50:	9907      	ldr	r1, [sp, #28]
 8007f52:	1ad3      	subs	r3, r2, r3
 8007f54:	eba2 0901 	sub.w	r9, r2, r1
 8007f58:	4599      	cmp	r9, r3
 8007f5a:	bfa8      	it	ge
 8007f5c:	4699      	movge	r9, r3
 8007f5e:	f1b9 0f00 	cmp.w	r9, #0
 8007f62:	dc35      	bgt.n	8007fd0 <_printf_float+0x380>
 8007f64:	f04f 0800 	mov.w	r8, #0
 8007f68:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007f6c:	f104 0a1a 	add.w	sl, r4, #26
 8007f70:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8007f74:	1a9b      	subs	r3, r3, r2
 8007f76:	eba3 0309 	sub.w	r3, r3, r9
 8007f7a:	4543      	cmp	r3, r8
 8007f7c:	f77f af75 	ble.w	8007e6a <_printf_float+0x21a>
 8007f80:	2301      	movs	r3, #1
 8007f82:	4652      	mov	r2, sl
 8007f84:	4631      	mov	r1, r6
 8007f86:	4628      	mov	r0, r5
 8007f88:	47b8      	blx	r7
 8007f8a:	3001      	adds	r0, #1
 8007f8c:	f43f aeae 	beq.w	8007cec <_printf_float+0x9c>
 8007f90:	f108 0801 	add.w	r8, r8, #1
 8007f94:	e7ec      	b.n	8007f70 <_printf_float+0x320>
 8007f96:	4613      	mov	r3, r2
 8007f98:	4631      	mov	r1, r6
 8007f9a:	4642      	mov	r2, r8
 8007f9c:	4628      	mov	r0, r5
 8007f9e:	47b8      	blx	r7
 8007fa0:	3001      	adds	r0, #1
 8007fa2:	d1bf      	bne.n	8007f24 <_printf_float+0x2d4>
 8007fa4:	e6a2      	b.n	8007cec <_printf_float+0x9c>
 8007fa6:	2301      	movs	r3, #1
 8007fa8:	4631      	mov	r1, r6
 8007faa:	4628      	mov	r0, r5
 8007fac:	9204      	str	r2, [sp, #16]
 8007fae:	47b8      	blx	r7
 8007fb0:	3001      	adds	r0, #1
 8007fb2:	f43f ae9b 	beq.w	8007cec <_printf_float+0x9c>
 8007fb6:	9b05      	ldr	r3, [sp, #20]
 8007fb8:	9a04      	ldr	r2, [sp, #16]
 8007fba:	3301      	adds	r3, #1
 8007fbc:	9305      	str	r3, [sp, #20]
 8007fbe:	e7b7      	b.n	8007f30 <_printf_float+0x2e0>
 8007fc0:	4653      	mov	r3, sl
 8007fc2:	465a      	mov	r2, fp
 8007fc4:	4631      	mov	r1, r6
 8007fc6:	4628      	mov	r0, r5
 8007fc8:	47b8      	blx	r7
 8007fca:	3001      	adds	r0, #1
 8007fcc:	d1be      	bne.n	8007f4c <_printf_float+0x2fc>
 8007fce:	e68d      	b.n	8007cec <_printf_float+0x9c>
 8007fd0:	9a04      	ldr	r2, [sp, #16]
 8007fd2:	464b      	mov	r3, r9
 8007fd4:	4442      	add	r2, r8
 8007fd6:	4631      	mov	r1, r6
 8007fd8:	4628      	mov	r0, r5
 8007fda:	47b8      	blx	r7
 8007fdc:	3001      	adds	r0, #1
 8007fde:	d1c1      	bne.n	8007f64 <_printf_float+0x314>
 8007fe0:	e684      	b.n	8007cec <_printf_float+0x9c>
 8007fe2:	9a08      	ldr	r2, [sp, #32]
 8007fe4:	2a01      	cmp	r2, #1
 8007fe6:	dc01      	bgt.n	8007fec <_printf_float+0x39c>
 8007fe8:	07db      	lsls	r3, r3, #31
 8007fea:	d537      	bpl.n	800805c <_printf_float+0x40c>
 8007fec:	2301      	movs	r3, #1
 8007fee:	4642      	mov	r2, r8
 8007ff0:	4631      	mov	r1, r6
 8007ff2:	4628      	mov	r0, r5
 8007ff4:	47b8      	blx	r7
 8007ff6:	3001      	adds	r0, #1
 8007ff8:	f43f ae78 	beq.w	8007cec <_printf_float+0x9c>
 8007ffc:	4653      	mov	r3, sl
 8007ffe:	465a      	mov	r2, fp
 8008000:	4631      	mov	r1, r6
 8008002:	4628      	mov	r0, r5
 8008004:	47b8      	blx	r7
 8008006:	3001      	adds	r0, #1
 8008008:	f43f ae70 	beq.w	8007cec <_printf_float+0x9c>
 800800c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8008010:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008014:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008018:	d01b      	beq.n	8008052 <_printf_float+0x402>
 800801a:	9b08      	ldr	r3, [sp, #32]
 800801c:	f108 0201 	add.w	r2, r8, #1
 8008020:	3b01      	subs	r3, #1
 8008022:	4631      	mov	r1, r6
 8008024:	4628      	mov	r0, r5
 8008026:	47b8      	blx	r7
 8008028:	3001      	adds	r0, #1
 800802a:	d10e      	bne.n	800804a <_printf_float+0x3fa>
 800802c:	e65e      	b.n	8007cec <_printf_float+0x9c>
 800802e:	2301      	movs	r3, #1
 8008030:	464a      	mov	r2, r9
 8008032:	4631      	mov	r1, r6
 8008034:	4628      	mov	r0, r5
 8008036:	47b8      	blx	r7
 8008038:	3001      	adds	r0, #1
 800803a:	f43f ae57 	beq.w	8007cec <_printf_float+0x9c>
 800803e:	f108 0801 	add.w	r8, r8, #1
 8008042:	9b08      	ldr	r3, [sp, #32]
 8008044:	3b01      	subs	r3, #1
 8008046:	4543      	cmp	r3, r8
 8008048:	dcf1      	bgt.n	800802e <_printf_float+0x3de>
 800804a:	9b04      	ldr	r3, [sp, #16]
 800804c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008050:	e6db      	b.n	8007e0a <_printf_float+0x1ba>
 8008052:	f04f 0800 	mov.w	r8, #0
 8008056:	f104 091a 	add.w	r9, r4, #26
 800805a:	e7f2      	b.n	8008042 <_printf_float+0x3f2>
 800805c:	2301      	movs	r3, #1
 800805e:	4642      	mov	r2, r8
 8008060:	e7df      	b.n	8008022 <_printf_float+0x3d2>
 8008062:	2301      	movs	r3, #1
 8008064:	464a      	mov	r2, r9
 8008066:	4631      	mov	r1, r6
 8008068:	4628      	mov	r0, r5
 800806a:	47b8      	blx	r7
 800806c:	3001      	adds	r0, #1
 800806e:	f43f ae3d 	beq.w	8007cec <_printf_float+0x9c>
 8008072:	f108 0801 	add.w	r8, r8, #1
 8008076:	68e3      	ldr	r3, [r4, #12]
 8008078:	9909      	ldr	r1, [sp, #36]	; 0x24
 800807a:	1a5b      	subs	r3, r3, r1
 800807c:	4543      	cmp	r3, r8
 800807e:	dcf0      	bgt.n	8008062 <_printf_float+0x412>
 8008080:	e6f7      	b.n	8007e72 <_printf_float+0x222>
 8008082:	f04f 0800 	mov.w	r8, #0
 8008086:	f104 0919 	add.w	r9, r4, #25
 800808a:	e7f4      	b.n	8008076 <_printf_float+0x426>

0800808c <_printf_common>:
 800808c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008090:	4616      	mov	r6, r2
 8008092:	4699      	mov	r9, r3
 8008094:	688a      	ldr	r2, [r1, #8]
 8008096:	690b      	ldr	r3, [r1, #16]
 8008098:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800809c:	4293      	cmp	r3, r2
 800809e:	bfb8      	it	lt
 80080a0:	4613      	movlt	r3, r2
 80080a2:	6033      	str	r3, [r6, #0]
 80080a4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80080a8:	4607      	mov	r7, r0
 80080aa:	460c      	mov	r4, r1
 80080ac:	b10a      	cbz	r2, 80080b2 <_printf_common+0x26>
 80080ae:	3301      	adds	r3, #1
 80080b0:	6033      	str	r3, [r6, #0]
 80080b2:	6823      	ldr	r3, [r4, #0]
 80080b4:	0699      	lsls	r1, r3, #26
 80080b6:	bf42      	ittt	mi
 80080b8:	6833      	ldrmi	r3, [r6, #0]
 80080ba:	3302      	addmi	r3, #2
 80080bc:	6033      	strmi	r3, [r6, #0]
 80080be:	6825      	ldr	r5, [r4, #0]
 80080c0:	f015 0506 	ands.w	r5, r5, #6
 80080c4:	d106      	bne.n	80080d4 <_printf_common+0x48>
 80080c6:	f104 0a19 	add.w	sl, r4, #25
 80080ca:	68e3      	ldr	r3, [r4, #12]
 80080cc:	6832      	ldr	r2, [r6, #0]
 80080ce:	1a9b      	subs	r3, r3, r2
 80080d0:	42ab      	cmp	r3, r5
 80080d2:	dc26      	bgt.n	8008122 <_printf_common+0x96>
 80080d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80080d8:	1e13      	subs	r3, r2, #0
 80080da:	6822      	ldr	r2, [r4, #0]
 80080dc:	bf18      	it	ne
 80080de:	2301      	movne	r3, #1
 80080e0:	0692      	lsls	r2, r2, #26
 80080e2:	d42b      	bmi.n	800813c <_printf_common+0xb0>
 80080e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80080e8:	4649      	mov	r1, r9
 80080ea:	4638      	mov	r0, r7
 80080ec:	47c0      	blx	r8
 80080ee:	3001      	adds	r0, #1
 80080f0:	d01e      	beq.n	8008130 <_printf_common+0xa4>
 80080f2:	6823      	ldr	r3, [r4, #0]
 80080f4:	68e5      	ldr	r5, [r4, #12]
 80080f6:	6832      	ldr	r2, [r6, #0]
 80080f8:	f003 0306 	and.w	r3, r3, #6
 80080fc:	2b04      	cmp	r3, #4
 80080fe:	bf08      	it	eq
 8008100:	1aad      	subeq	r5, r5, r2
 8008102:	68a3      	ldr	r3, [r4, #8]
 8008104:	6922      	ldr	r2, [r4, #16]
 8008106:	bf0c      	ite	eq
 8008108:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800810c:	2500      	movne	r5, #0
 800810e:	4293      	cmp	r3, r2
 8008110:	bfc4      	itt	gt
 8008112:	1a9b      	subgt	r3, r3, r2
 8008114:	18ed      	addgt	r5, r5, r3
 8008116:	2600      	movs	r6, #0
 8008118:	341a      	adds	r4, #26
 800811a:	42b5      	cmp	r5, r6
 800811c:	d11a      	bne.n	8008154 <_printf_common+0xc8>
 800811e:	2000      	movs	r0, #0
 8008120:	e008      	b.n	8008134 <_printf_common+0xa8>
 8008122:	2301      	movs	r3, #1
 8008124:	4652      	mov	r2, sl
 8008126:	4649      	mov	r1, r9
 8008128:	4638      	mov	r0, r7
 800812a:	47c0      	blx	r8
 800812c:	3001      	adds	r0, #1
 800812e:	d103      	bne.n	8008138 <_printf_common+0xac>
 8008130:	f04f 30ff 	mov.w	r0, #4294967295
 8008134:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008138:	3501      	adds	r5, #1
 800813a:	e7c6      	b.n	80080ca <_printf_common+0x3e>
 800813c:	18e1      	adds	r1, r4, r3
 800813e:	1c5a      	adds	r2, r3, #1
 8008140:	2030      	movs	r0, #48	; 0x30
 8008142:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008146:	4422      	add	r2, r4
 8008148:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800814c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008150:	3302      	adds	r3, #2
 8008152:	e7c7      	b.n	80080e4 <_printf_common+0x58>
 8008154:	2301      	movs	r3, #1
 8008156:	4622      	mov	r2, r4
 8008158:	4649      	mov	r1, r9
 800815a:	4638      	mov	r0, r7
 800815c:	47c0      	blx	r8
 800815e:	3001      	adds	r0, #1
 8008160:	d0e6      	beq.n	8008130 <_printf_common+0xa4>
 8008162:	3601      	adds	r6, #1
 8008164:	e7d9      	b.n	800811a <_printf_common+0x8e>
	...

08008168 <_printf_i>:
 8008168:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800816c:	460c      	mov	r4, r1
 800816e:	4691      	mov	r9, r2
 8008170:	7e27      	ldrb	r7, [r4, #24]
 8008172:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008174:	2f78      	cmp	r7, #120	; 0x78
 8008176:	4680      	mov	r8, r0
 8008178:	469a      	mov	sl, r3
 800817a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800817e:	d807      	bhi.n	8008190 <_printf_i+0x28>
 8008180:	2f62      	cmp	r7, #98	; 0x62
 8008182:	d80a      	bhi.n	800819a <_printf_i+0x32>
 8008184:	2f00      	cmp	r7, #0
 8008186:	f000 80d8 	beq.w	800833a <_printf_i+0x1d2>
 800818a:	2f58      	cmp	r7, #88	; 0x58
 800818c:	f000 80a3 	beq.w	80082d6 <_printf_i+0x16e>
 8008190:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008194:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008198:	e03a      	b.n	8008210 <_printf_i+0xa8>
 800819a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800819e:	2b15      	cmp	r3, #21
 80081a0:	d8f6      	bhi.n	8008190 <_printf_i+0x28>
 80081a2:	a001      	add	r0, pc, #4	; (adr r0, 80081a8 <_printf_i+0x40>)
 80081a4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80081a8:	08008201 	.word	0x08008201
 80081ac:	08008215 	.word	0x08008215
 80081b0:	08008191 	.word	0x08008191
 80081b4:	08008191 	.word	0x08008191
 80081b8:	08008191 	.word	0x08008191
 80081bc:	08008191 	.word	0x08008191
 80081c0:	08008215 	.word	0x08008215
 80081c4:	08008191 	.word	0x08008191
 80081c8:	08008191 	.word	0x08008191
 80081cc:	08008191 	.word	0x08008191
 80081d0:	08008191 	.word	0x08008191
 80081d4:	08008321 	.word	0x08008321
 80081d8:	08008245 	.word	0x08008245
 80081dc:	08008303 	.word	0x08008303
 80081e0:	08008191 	.word	0x08008191
 80081e4:	08008191 	.word	0x08008191
 80081e8:	08008343 	.word	0x08008343
 80081ec:	08008191 	.word	0x08008191
 80081f0:	08008245 	.word	0x08008245
 80081f4:	08008191 	.word	0x08008191
 80081f8:	08008191 	.word	0x08008191
 80081fc:	0800830b 	.word	0x0800830b
 8008200:	680b      	ldr	r3, [r1, #0]
 8008202:	1d1a      	adds	r2, r3, #4
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	600a      	str	r2, [r1, #0]
 8008208:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800820c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008210:	2301      	movs	r3, #1
 8008212:	e0a3      	b.n	800835c <_printf_i+0x1f4>
 8008214:	6825      	ldr	r5, [r4, #0]
 8008216:	6808      	ldr	r0, [r1, #0]
 8008218:	062e      	lsls	r6, r5, #24
 800821a:	f100 0304 	add.w	r3, r0, #4
 800821e:	d50a      	bpl.n	8008236 <_printf_i+0xce>
 8008220:	6805      	ldr	r5, [r0, #0]
 8008222:	600b      	str	r3, [r1, #0]
 8008224:	2d00      	cmp	r5, #0
 8008226:	da03      	bge.n	8008230 <_printf_i+0xc8>
 8008228:	232d      	movs	r3, #45	; 0x2d
 800822a:	426d      	negs	r5, r5
 800822c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008230:	485e      	ldr	r0, [pc, #376]	; (80083ac <_printf_i+0x244>)
 8008232:	230a      	movs	r3, #10
 8008234:	e019      	b.n	800826a <_printf_i+0x102>
 8008236:	f015 0f40 	tst.w	r5, #64	; 0x40
 800823a:	6805      	ldr	r5, [r0, #0]
 800823c:	600b      	str	r3, [r1, #0]
 800823e:	bf18      	it	ne
 8008240:	b22d      	sxthne	r5, r5
 8008242:	e7ef      	b.n	8008224 <_printf_i+0xbc>
 8008244:	680b      	ldr	r3, [r1, #0]
 8008246:	6825      	ldr	r5, [r4, #0]
 8008248:	1d18      	adds	r0, r3, #4
 800824a:	6008      	str	r0, [r1, #0]
 800824c:	0628      	lsls	r0, r5, #24
 800824e:	d501      	bpl.n	8008254 <_printf_i+0xec>
 8008250:	681d      	ldr	r5, [r3, #0]
 8008252:	e002      	b.n	800825a <_printf_i+0xf2>
 8008254:	0669      	lsls	r1, r5, #25
 8008256:	d5fb      	bpl.n	8008250 <_printf_i+0xe8>
 8008258:	881d      	ldrh	r5, [r3, #0]
 800825a:	4854      	ldr	r0, [pc, #336]	; (80083ac <_printf_i+0x244>)
 800825c:	2f6f      	cmp	r7, #111	; 0x6f
 800825e:	bf0c      	ite	eq
 8008260:	2308      	moveq	r3, #8
 8008262:	230a      	movne	r3, #10
 8008264:	2100      	movs	r1, #0
 8008266:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800826a:	6866      	ldr	r6, [r4, #4]
 800826c:	60a6      	str	r6, [r4, #8]
 800826e:	2e00      	cmp	r6, #0
 8008270:	bfa2      	ittt	ge
 8008272:	6821      	ldrge	r1, [r4, #0]
 8008274:	f021 0104 	bicge.w	r1, r1, #4
 8008278:	6021      	strge	r1, [r4, #0]
 800827a:	b90d      	cbnz	r5, 8008280 <_printf_i+0x118>
 800827c:	2e00      	cmp	r6, #0
 800827e:	d04d      	beq.n	800831c <_printf_i+0x1b4>
 8008280:	4616      	mov	r6, r2
 8008282:	fbb5 f1f3 	udiv	r1, r5, r3
 8008286:	fb03 5711 	mls	r7, r3, r1, r5
 800828a:	5dc7      	ldrb	r7, [r0, r7]
 800828c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008290:	462f      	mov	r7, r5
 8008292:	42bb      	cmp	r3, r7
 8008294:	460d      	mov	r5, r1
 8008296:	d9f4      	bls.n	8008282 <_printf_i+0x11a>
 8008298:	2b08      	cmp	r3, #8
 800829a:	d10b      	bne.n	80082b4 <_printf_i+0x14c>
 800829c:	6823      	ldr	r3, [r4, #0]
 800829e:	07df      	lsls	r7, r3, #31
 80082a0:	d508      	bpl.n	80082b4 <_printf_i+0x14c>
 80082a2:	6923      	ldr	r3, [r4, #16]
 80082a4:	6861      	ldr	r1, [r4, #4]
 80082a6:	4299      	cmp	r1, r3
 80082a8:	bfde      	ittt	le
 80082aa:	2330      	movle	r3, #48	; 0x30
 80082ac:	f806 3c01 	strble.w	r3, [r6, #-1]
 80082b0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80082b4:	1b92      	subs	r2, r2, r6
 80082b6:	6122      	str	r2, [r4, #16]
 80082b8:	f8cd a000 	str.w	sl, [sp]
 80082bc:	464b      	mov	r3, r9
 80082be:	aa03      	add	r2, sp, #12
 80082c0:	4621      	mov	r1, r4
 80082c2:	4640      	mov	r0, r8
 80082c4:	f7ff fee2 	bl	800808c <_printf_common>
 80082c8:	3001      	adds	r0, #1
 80082ca:	d14c      	bne.n	8008366 <_printf_i+0x1fe>
 80082cc:	f04f 30ff 	mov.w	r0, #4294967295
 80082d0:	b004      	add	sp, #16
 80082d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082d6:	4835      	ldr	r0, [pc, #212]	; (80083ac <_printf_i+0x244>)
 80082d8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80082dc:	6823      	ldr	r3, [r4, #0]
 80082de:	680e      	ldr	r6, [r1, #0]
 80082e0:	061f      	lsls	r7, r3, #24
 80082e2:	f856 5b04 	ldr.w	r5, [r6], #4
 80082e6:	600e      	str	r6, [r1, #0]
 80082e8:	d514      	bpl.n	8008314 <_printf_i+0x1ac>
 80082ea:	07d9      	lsls	r1, r3, #31
 80082ec:	bf44      	itt	mi
 80082ee:	f043 0320 	orrmi.w	r3, r3, #32
 80082f2:	6023      	strmi	r3, [r4, #0]
 80082f4:	b91d      	cbnz	r5, 80082fe <_printf_i+0x196>
 80082f6:	6823      	ldr	r3, [r4, #0]
 80082f8:	f023 0320 	bic.w	r3, r3, #32
 80082fc:	6023      	str	r3, [r4, #0]
 80082fe:	2310      	movs	r3, #16
 8008300:	e7b0      	b.n	8008264 <_printf_i+0xfc>
 8008302:	6823      	ldr	r3, [r4, #0]
 8008304:	f043 0320 	orr.w	r3, r3, #32
 8008308:	6023      	str	r3, [r4, #0]
 800830a:	2378      	movs	r3, #120	; 0x78
 800830c:	4828      	ldr	r0, [pc, #160]	; (80083b0 <_printf_i+0x248>)
 800830e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008312:	e7e3      	b.n	80082dc <_printf_i+0x174>
 8008314:	065e      	lsls	r6, r3, #25
 8008316:	bf48      	it	mi
 8008318:	b2ad      	uxthmi	r5, r5
 800831a:	e7e6      	b.n	80082ea <_printf_i+0x182>
 800831c:	4616      	mov	r6, r2
 800831e:	e7bb      	b.n	8008298 <_printf_i+0x130>
 8008320:	680b      	ldr	r3, [r1, #0]
 8008322:	6826      	ldr	r6, [r4, #0]
 8008324:	6960      	ldr	r0, [r4, #20]
 8008326:	1d1d      	adds	r5, r3, #4
 8008328:	600d      	str	r5, [r1, #0]
 800832a:	0635      	lsls	r5, r6, #24
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	d501      	bpl.n	8008334 <_printf_i+0x1cc>
 8008330:	6018      	str	r0, [r3, #0]
 8008332:	e002      	b.n	800833a <_printf_i+0x1d2>
 8008334:	0671      	lsls	r1, r6, #25
 8008336:	d5fb      	bpl.n	8008330 <_printf_i+0x1c8>
 8008338:	8018      	strh	r0, [r3, #0]
 800833a:	2300      	movs	r3, #0
 800833c:	6123      	str	r3, [r4, #16]
 800833e:	4616      	mov	r6, r2
 8008340:	e7ba      	b.n	80082b8 <_printf_i+0x150>
 8008342:	680b      	ldr	r3, [r1, #0]
 8008344:	1d1a      	adds	r2, r3, #4
 8008346:	600a      	str	r2, [r1, #0]
 8008348:	681e      	ldr	r6, [r3, #0]
 800834a:	6862      	ldr	r2, [r4, #4]
 800834c:	2100      	movs	r1, #0
 800834e:	4630      	mov	r0, r6
 8008350:	f7f7 ff7e 	bl	8000250 <memchr>
 8008354:	b108      	cbz	r0, 800835a <_printf_i+0x1f2>
 8008356:	1b80      	subs	r0, r0, r6
 8008358:	6060      	str	r0, [r4, #4]
 800835a:	6863      	ldr	r3, [r4, #4]
 800835c:	6123      	str	r3, [r4, #16]
 800835e:	2300      	movs	r3, #0
 8008360:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008364:	e7a8      	b.n	80082b8 <_printf_i+0x150>
 8008366:	6923      	ldr	r3, [r4, #16]
 8008368:	4632      	mov	r2, r6
 800836a:	4649      	mov	r1, r9
 800836c:	4640      	mov	r0, r8
 800836e:	47d0      	blx	sl
 8008370:	3001      	adds	r0, #1
 8008372:	d0ab      	beq.n	80082cc <_printf_i+0x164>
 8008374:	6823      	ldr	r3, [r4, #0]
 8008376:	079b      	lsls	r3, r3, #30
 8008378:	d413      	bmi.n	80083a2 <_printf_i+0x23a>
 800837a:	68e0      	ldr	r0, [r4, #12]
 800837c:	9b03      	ldr	r3, [sp, #12]
 800837e:	4298      	cmp	r0, r3
 8008380:	bfb8      	it	lt
 8008382:	4618      	movlt	r0, r3
 8008384:	e7a4      	b.n	80082d0 <_printf_i+0x168>
 8008386:	2301      	movs	r3, #1
 8008388:	4632      	mov	r2, r6
 800838a:	4649      	mov	r1, r9
 800838c:	4640      	mov	r0, r8
 800838e:	47d0      	blx	sl
 8008390:	3001      	adds	r0, #1
 8008392:	d09b      	beq.n	80082cc <_printf_i+0x164>
 8008394:	3501      	adds	r5, #1
 8008396:	68e3      	ldr	r3, [r4, #12]
 8008398:	9903      	ldr	r1, [sp, #12]
 800839a:	1a5b      	subs	r3, r3, r1
 800839c:	42ab      	cmp	r3, r5
 800839e:	dcf2      	bgt.n	8008386 <_printf_i+0x21e>
 80083a0:	e7eb      	b.n	800837a <_printf_i+0x212>
 80083a2:	2500      	movs	r5, #0
 80083a4:	f104 0619 	add.w	r6, r4, #25
 80083a8:	e7f5      	b.n	8008396 <_printf_i+0x22e>
 80083aa:	bf00      	nop
 80083ac:	0800a942 	.word	0x0800a942
 80083b0:	0800a953 	.word	0x0800a953

080083b4 <siprintf>:
 80083b4:	b40e      	push	{r1, r2, r3}
 80083b6:	b500      	push	{lr}
 80083b8:	b09c      	sub	sp, #112	; 0x70
 80083ba:	ab1d      	add	r3, sp, #116	; 0x74
 80083bc:	9002      	str	r0, [sp, #8]
 80083be:	9006      	str	r0, [sp, #24]
 80083c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80083c4:	4809      	ldr	r0, [pc, #36]	; (80083ec <siprintf+0x38>)
 80083c6:	9107      	str	r1, [sp, #28]
 80083c8:	9104      	str	r1, [sp, #16]
 80083ca:	4909      	ldr	r1, [pc, #36]	; (80083f0 <siprintf+0x3c>)
 80083cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80083d0:	9105      	str	r1, [sp, #20]
 80083d2:	6800      	ldr	r0, [r0, #0]
 80083d4:	9301      	str	r3, [sp, #4]
 80083d6:	a902      	add	r1, sp, #8
 80083d8:	f001 fb6a 	bl	8009ab0 <_svfiprintf_r>
 80083dc:	9b02      	ldr	r3, [sp, #8]
 80083de:	2200      	movs	r2, #0
 80083e0:	701a      	strb	r2, [r3, #0]
 80083e2:	b01c      	add	sp, #112	; 0x70
 80083e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80083e8:	b003      	add	sp, #12
 80083ea:	4770      	bx	lr
 80083ec:	20000028 	.word	0x20000028
 80083f0:	ffff0208 	.word	0xffff0208

080083f4 <strncmp>:
 80083f4:	b510      	push	{r4, lr}
 80083f6:	b16a      	cbz	r2, 8008414 <strncmp+0x20>
 80083f8:	3901      	subs	r1, #1
 80083fa:	1884      	adds	r4, r0, r2
 80083fc:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008400:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008404:	4293      	cmp	r3, r2
 8008406:	d103      	bne.n	8008410 <strncmp+0x1c>
 8008408:	42a0      	cmp	r0, r4
 800840a:	d001      	beq.n	8008410 <strncmp+0x1c>
 800840c:	2b00      	cmp	r3, #0
 800840e:	d1f5      	bne.n	80083fc <strncmp+0x8>
 8008410:	1a98      	subs	r0, r3, r2
 8008412:	bd10      	pop	{r4, pc}
 8008414:	4610      	mov	r0, r2
 8008416:	e7fc      	b.n	8008412 <strncmp+0x1e>

08008418 <_strtol_l.isra.0>:
 8008418:	2b01      	cmp	r3, #1
 800841a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800841e:	d001      	beq.n	8008424 <_strtol_l.isra.0+0xc>
 8008420:	2b24      	cmp	r3, #36	; 0x24
 8008422:	d906      	bls.n	8008432 <_strtol_l.isra.0+0x1a>
 8008424:	f7ff fb50 	bl	8007ac8 <__errno>
 8008428:	2316      	movs	r3, #22
 800842a:	6003      	str	r3, [r0, #0]
 800842c:	2000      	movs	r0, #0
 800842e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008432:	4f3a      	ldr	r7, [pc, #232]	; (800851c <_strtol_l.isra.0+0x104>)
 8008434:	468e      	mov	lr, r1
 8008436:	4676      	mov	r6, lr
 8008438:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800843c:	5de5      	ldrb	r5, [r4, r7]
 800843e:	f015 0508 	ands.w	r5, r5, #8
 8008442:	d1f8      	bne.n	8008436 <_strtol_l.isra.0+0x1e>
 8008444:	2c2d      	cmp	r4, #45	; 0x2d
 8008446:	d134      	bne.n	80084b2 <_strtol_l.isra.0+0x9a>
 8008448:	f89e 4000 	ldrb.w	r4, [lr]
 800844c:	f04f 0801 	mov.w	r8, #1
 8008450:	f106 0e02 	add.w	lr, r6, #2
 8008454:	2b00      	cmp	r3, #0
 8008456:	d05c      	beq.n	8008512 <_strtol_l.isra.0+0xfa>
 8008458:	2b10      	cmp	r3, #16
 800845a:	d10c      	bne.n	8008476 <_strtol_l.isra.0+0x5e>
 800845c:	2c30      	cmp	r4, #48	; 0x30
 800845e:	d10a      	bne.n	8008476 <_strtol_l.isra.0+0x5e>
 8008460:	f89e 4000 	ldrb.w	r4, [lr]
 8008464:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008468:	2c58      	cmp	r4, #88	; 0x58
 800846a:	d14d      	bne.n	8008508 <_strtol_l.isra.0+0xf0>
 800846c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8008470:	2310      	movs	r3, #16
 8008472:	f10e 0e02 	add.w	lr, lr, #2
 8008476:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800847a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800847e:	2600      	movs	r6, #0
 8008480:	fbbc f9f3 	udiv	r9, ip, r3
 8008484:	4635      	mov	r5, r6
 8008486:	fb03 ca19 	mls	sl, r3, r9, ip
 800848a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800848e:	2f09      	cmp	r7, #9
 8008490:	d818      	bhi.n	80084c4 <_strtol_l.isra.0+0xac>
 8008492:	463c      	mov	r4, r7
 8008494:	42a3      	cmp	r3, r4
 8008496:	dd24      	ble.n	80084e2 <_strtol_l.isra.0+0xca>
 8008498:	2e00      	cmp	r6, #0
 800849a:	db1f      	blt.n	80084dc <_strtol_l.isra.0+0xc4>
 800849c:	45a9      	cmp	r9, r5
 800849e:	d31d      	bcc.n	80084dc <_strtol_l.isra.0+0xc4>
 80084a0:	d101      	bne.n	80084a6 <_strtol_l.isra.0+0x8e>
 80084a2:	45a2      	cmp	sl, r4
 80084a4:	db1a      	blt.n	80084dc <_strtol_l.isra.0+0xc4>
 80084a6:	fb05 4503 	mla	r5, r5, r3, r4
 80084aa:	2601      	movs	r6, #1
 80084ac:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80084b0:	e7eb      	b.n	800848a <_strtol_l.isra.0+0x72>
 80084b2:	2c2b      	cmp	r4, #43	; 0x2b
 80084b4:	bf08      	it	eq
 80084b6:	f89e 4000 	ldrbeq.w	r4, [lr]
 80084ba:	46a8      	mov	r8, r5
 80084bc:	bf08      	it	eq
 80084be:	f106 0e02 	addeq.w	lr, r6, #2
 80084c2:	e7c7      	b.n	8008454 <_strtol_l.isra.0+0x3c>
 80084c4:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80084c8:	2f19      	cmp	r7, #25
 80084ca:	d801      	bhi.n	80084d0 <_strtol_l.isra.0+0xb8>
 80084cc:	3c37      	subs	r4, #55	; 0x37
 80084ce:	e7e1      	b.n	8008494 <_strtol_l.isra.0+0x7c>
 80084d0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80084d4:	2f19      	cmp	r7, #25
 80084d6:	d804      	bhi.n	80084e2 <_strtol_l.isra.0+0xca>
 80084d8:	3c57      	subs	r4, #87	; 0x57
 80084da:	e7db      	b.n	8008494 <_strtol_l.isra.0+0x7c>
 80084dc:	f04f 36ff 	mov.w	r6, #4294967295
 80084e0:	e7e4      	b.n	80084ac <_strtol_l.isra.0+0x94>
 80084e2:	2e00      	cmp	r6, #0
 80084e4:	da05      	bge.n	80084f2 <_strtol_l.isra.0+0xda>
 80084e6:	2322      	movs	r3, #34	; 0x22
 80084e8:	6003      	str	r3, [r0, #0]
 80084ea:	4665      	mov	r5, ip
 80084ec:	b942      	cbnz	r2, 8008500 <_strtol_l.isra.0+0xe8>
 80084ee:	4628      	mov	r0, r5
 80084f0:	e79d      	b.n	800842e <_strtol_l.isra.0+0x16>
 80084f2:	f1b8 0f00 	cmp.w	r8, #0
 80084f6:	d000      	beq.n	80084fa <_strtol_l.isra.0+0xe2>
 80084f8:	426d      	negs	r5, r5
 80084fa:	2a00      	cmp	r2, #0
 80084fc:	d0f7      	beq.n	80084ee <_strtol_l.isra.0+0xd6>
 80084fe:	b10e      	cbz	r6, 8008504 <_strtol_l.isra.0+0xec>
 8008500:	f10e 31ff 	add.w	r1, lr, #4294967295
 8008504:	6011      	str	r1, [r2, #0]
 8008506:	e7f2      	b.n	80084ee <_strtol_l.isra.0+0xd6>
 8008508:	2430      	movs	r4, #48	; 0x30
 800850a:	2b00      	cmp	r3, #0
 800850c:	d1b3      	bne.n	8008476 <_strtol_l.isra.0+0x5e>
 800850e:	2308      	movs	r3, #8
 8008510:	e7b1      	b.n	8008476 <_strtol_l.isra.0+0x5e>
 8008512:	2c30      	cmp	r4, #48	; 0x30
 8008514:	d0a4      	beq.n	8008460 <_strtol_l.isra.0+0x48>
 8008516:	230a      	movs	r3, #10
 8008518:	e7ad      	b.n	8008476 <_strtol_l.isra.0+0x5e>
 800851a:	bf00      	nop
 800851c:	0800a965 	.word	0x0800a965

08008520 <strtol>:
 8008520:	4613      	mov	r3, r2
 8008522:	460a      	mov	r2, r1
 8008524:	4601      	mov	r1, r0
 8008526:	4802      	ldr	r0, [pc, #8]	; (8008530 <strtol+0x10>)
 8008528:	6800      	ldr	r0, [r0, #0]
 800852a:	f7ff bf75 	b.w	8008418 <_strtol_l.isra.0>
 800852e:	bf00      	nop
 8008530:	20000028 	.word	0x20000028

08008534 <quorem>:
 8008534:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008538:	6903      	ldr	r3, [r0, #16]
 800853a:	690c      	ldr	r4, [r1, #16]
 800853c:	42a3      	cmp	r3, r4
 800853e:	4607      	mov	r7, r0
 8008540:	f2c0 8081 	blt.w	8008646 <quorem+0x112>
 8008544:	3c01      	subs	r4, #1
 8008546:	f101 0814 	add.w	r8, r1, #20
 800854a:	f100 0514 	add.w	r5, r0, #20
 800854e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008552:	9301      	str	r3, [sp, #4]
 8008554:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008558:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800855c:	3301      	adds	r3, #1
 800855e:	429a      	cmp	r2, r3
 8008560:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008564:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008568:	fbb2 f6f3 	udiv	r6, r2, r3
 800856c:	d331      	bcc.n	80085d2 <quorem+0x9e>
 800856e:	f04f 0e00 	mov.w	lr, #0
 8008572:	4640      	mov	r0, r8
 8008574:	46ac      	mov	ip, r5
 8008576:	46f2      	mov	sl, lr
 8008578:	f850 2b04 	ldr.w	r2, [r0], #4
 800857c:	b293      	uxth	r3, r2
 800857e:	fb06 e303 	mla	r3, r6, r3, lr
 8008582:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008586:	b29b      	uxth	r3, r3
 8008588:	ebaa 0303 	sub.w	r3, sl, r3
 800858c:	0c12      	lsrs	r2, r2, #16
 800858e:	f8dc a000 	ldr.w	sl, [ip]
 8008592:	fb06 e202 	mla	r2, r6, r2, lr
 8008596:	fa13 f38a 	uxtah	r3, r3, sl
 800859a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800859e:	fa1f fa82 	uxth.w	sl, r2
 80085a2:	f8dc 2000 	ldr.w	r2, [ip]
 80085a6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80085aa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80085ae:	b29b      	uxth	r3, r3
 80085b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80085b4:	4581      	cmp	r9, r0
 80085b6:	f84c 3b04 	str.w	r3, [ip], #4
 80085ba:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80085be:	d2db      	bcs.n	8008578 <quorem+0x44>
 80085c0:	f855 300b 	ldr.w	r3, [r5, fp]
 80085c4:	b92b      	cbnz	r3, 80085d2 <quorem+0x9e>
 80085c6:	9b01      	ldr	r3, [sp, #4]
 80085c8:	3b04      	subs	r3, #4
 80085ca:	429d      	cmp	r5, r3
 80085cc:	461a      	mov	r2, r3
 80085ce:	d32e      	bcc.n	800862e <quorem+0xfa>
 80085d0:	613c      	str	r4, [r7, #16]
 80085d2:	4638      	mov	r0, r7
 80085d4:	f001 f856 	bl	8009684 <__mcmp>
 80085d8:	2800      	cmp	r0, #0
 80085da:	db24      	blt.n	8008626 <quorem+0xf2>
 80085dc:	3601      	adds	r6, #1
 80085de:	4628      	mov	r0, r5
 80085e0:	f04f 0c00 	mov.w	ip, #0
 80085e4:	f858 2b04 	ldr.w	r2, [r8], #4
 80085e8:	f8d0 e000 	ldr.w	lr, [r0]
 80085ec:	b293      	uxth	r3, r2
 80085ee:	ebac 0303 	sub.w	r3, ip, r3
 80085f2:	0c12      	lsrs	r2, r2, #16
 80085f4:	fa13 f38e 	uxtah	r3, r3, lr
 80085f8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80085fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008600:	b29b      	uxth	r3, r3
 8008602:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008606:	45c1      	cmp	r9, r8
 8008608:	f840 3b04 	str.w	r3, [r0], #4
 800860c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008610:	d2e8      	bcs.n	80085e4 <quorem+0xb0>
 8008612:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008616:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800861a:	b922      	cbnz	r2, 8008626 <quorem+0xf2>
 800861c:	3b04      	subs	r3, #4
 800861e:	429d      	cmp	r5, r3
 8008620:	461a      	mov	r2, r3
 8008622:	d30a      	bcc.n	800863a <quorem+0x106>
 8008624:	613c      	str	r4, [r7, #16]
 8008626:	4630      	mov	r0, r6
 8008628:	b003      	add	sp, #12
 800862a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800862e:	6812      	ldr	r2, [r2, #0]
 8008630:	3b04      	subs	r3, #4
 8008632:	2a00      	cmp	r2, #0
 8008634:	d1cc      	bne.n	80085d0 <quorem+0x9c>
 8008636:	3c01      	subs	r4, #1
 8008638:	e7c7      	b.n	80085ca <quorem+0x96>
 800863a:	6812      	ldr	r2, [r2, #0]
 800863c:	3b04      	subs	r3, #4
 800863e:	2a00      	cmp	r2, #0
 8008640:	d1f0      	bne.n	8008624 <quorem+0xf0>
 8008642:	3c01      	subs	r4, #1
 8008644:	e7eb      	b.n	800861e <quorem+0xea>
 8008646:	2000      	movs	r0, #0
 8008648:	e7ee      	b.n	8008628 <quorem+0xf4>
 800864a:	0000      	movs	r0, r0
 800864c:	0000      	movs	r0, r0
	...

08008650 <_dtoa_r>:
 8008650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008654:	ec59 8b10 	vmov	r8, r9, d0
 8008658:	b095      	sub	sp, #84	; 0x54
 800865a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800865c:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800865e:	9107      	str	r1, [sp, #28]
 8008660:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8008664:	4606      	mov	r6, r0
 8008666:	9209      	str	r2, [sp, #36]	; 0x24
 8008668:	9310      	str	r3, [sp, #64]	; 0x40
 800866a:	b975      	cbnz	r5, 800868a <_dtoa_r+0x3a>
 800866c:	2010      	movs	r0, #16
 800866e:	f000 fd75 	bl	800915c <malloc>
 8008672:	4602      	mov	r2, r0
 8008674:	6270      	str	r0, [r6, #36]	; 0x24
 8008676:	b920      	cbnz	r0, 8008682 <_dtoa_r+0x32>
 8008678:	4bab      	ldr	r3, [pc, #684]	; (8008928 <_dtoa_r+0x2d8>)
 800867a:	21ea      	movs	r1, #234	; 0xea
 800867c:	48ab      	ldr	r0, [pc, #684]	; (800892c <_dtoa_r+0x2dc>)
 800867e:	f001 fb27 	bl	8009cd0 <__assert_func>
 8008682:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008686:	6005      	str	r5, [r0, #0]
 8008688:	60c5      	str	r5, [r0, #12]
 800868a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800868c:	6819      	ldr	r1, [r3, #0]
 800868e:	b151      	cbz	r1, 80086a6 <_dtoa_r+0x56>
 8008690:	685a      	ldr	r2, [r3, #4]
 8008692:	604a      	str	r2, [r1, #4]
 8008694:	2301      	movs	r3, #1
 8008696:	4093      	lsls	r3, r2
 8008698:	608b      	str	r3, [r1, #8]
 800869a:	4630      	mov	r0, r6
 800869c:	f000 fdb4 	bl	8009208 <_Bfree>
 80086a0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80086a2:	2200      	movs	r2, #0
 80086a4:	601a      	str	r2, [r3, #0]
 80086a6:	f1b9 0300 	subs.w	r3, r9, #0
 80086aa:	bfbb      	ittet	lt
 80086ac:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80086b0:	9303      	strlt	r3, [sp, #12]
 80086b2:	2300      	movge	r3, #0
 80086b4:	2201      	movlt	r2, #1
 80086b6:	bfac      	ite	ge
 80086b8:	6023      	strge	r3, [r4, #0]
 80086ba:	6022      	strlt	r2, [r4, #0]
 80086bc:	4b9c      	ldr	r3, [pc, #624]	; (8008930 <_dtoa_r+0x2e0>)
 80086be:	9c03      	ldr	r4, [sp, #12]
 80086c0:	43a3      	bics	r3, r4
 80086c2:	d11a      	bne.n	80086fa <_dtoa_r+0xaa>
 80086c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80086c6:	f242 730f 	movw	r3, #9999	; 0x270f
 80086ca:	6013      	str	r3, [r2, #0]
 80086cc:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80086d0:	ea53 0308 	orrs.w	r3, r3, r8
 80086d4:	f000 8512 	beq.w	80090fc <_dtoa_r+0xaac>
 80086d8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80086da:	b953      	cbnz	r3, 80086f2 <_dtoa_r+0xa2>
 80086dc:	4b95      	ldr	r3, [pc, #596]	; (8008934 <_dtoa_r+0x2e4>)
 80086de:	e01f      	b.n	8008720 <_dtoa_r+0xd0>
 80086e0:	4b95      	ldr	r3, [pc, #596]	; (8008938 <_dtoa_r+0x2e8>)
 80086e2:	9300      	str	r3, [sp, #0]
 80086e4:	3308      	adds	r3, #8
 80086e6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80086e8:	6013      	str	r3, [r2, #0]
 80086ea:	9800      	ldr	r0, [sp, #0]
 80086ec:	b015      	add	sp, #84	; 0x54
 80086ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086f2:	4b90      	ldr	r3, [pc, #576]	; (8008934 <_dtoa_r+0x2e4>)
 80086f4:	9300      	str	r3, [sp, #0]
 80086f6:	3303      	adds	r3, #3
 80086f8:	e7f5      	b.n	80086e6 <_dtoa_r+0x96>
 80086fa:	ed9d 7b02 	vldr	d7, [sp, #8]
 80086fe:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008706:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800870a:	d10b      	bne.n	8008724 <_dtoa_r+0xd4>
 800870c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800870e:	2301      	movs	r3, #1
 8008710:	6013      	str	r3, [r2, #0]
 8008712:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008714:	2b00      	cmp	r3, #0
 8008716:	f000 84ee 	beq.w	80090f6 <_dtoa_r+0xaa6>
 800871a:	4888      	ldr	r0, [pc, #544]	; (800893c <_dtoa_r+0x2ec>)
 800871c:	6018      	str	r0, [r3, #0]
 800871e:	1e43      	subs	r3, r0, #1
 8008720:	9300      	str	r3, [sp, #0]
 8008722:	e7e2      	b.n	80086ea <_dtoa_r+0x9a>
 8008724:	a913      	add	r1, sp, #76	; 0x4c
 8008726:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800872a:	aa12      	add	r2, sp, #72	; 0x48
 800872c:	4630      	mov	r0, r6
 800872e:	f001 f84d 	bl	80097cc <__d2b>
 8008732:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8008736:	4605      	mov	r5, r0
 8008738:	9812      	ldr	r0, [sp, #72]	; 0x48
 800873a:	2900      	cmp	r1, #0
 800873c:	d047      	beq.n	80087ce <_dtoa_r+0x17e>
 800873e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008740:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8008744:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008748:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800874c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008750:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8008754:	2400      	movs	r4, #0
 8008756:	ec43 2b16 	vmov	d6, r2, r3
 800875a:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800875e:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 8008910 <_dtoa_r+0x2c0>
 8008762:	ee36 7b47 	vsub.f64	d7, d6, d7
 8008766:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 8008918 <_dtoa_r+0x2c8>
 800876a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800876e:	eeb0 7b46 	vmov.f64	d7, d6
 8008772:	ee06 1a90 	vmov	s13, r1
 8008776:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 800877a:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8008920 <_dtoa_r+0x2d0>
 800877e:	eea5 7b06 	vfma.f64	d7, d5, d6
 8008782:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8008786:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800878a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800878e:	ee16 ba90 	vmov	fp, s13
 8008792:	9411      	str	r4, [sp, #68]	; 0x44
 8008794:	d508      	bpl.n	80087a8 <_dtoa_r+0x158>
 8008796:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800879a:	eeb4 6b47 	vcmp.f64	d6, d7
 800879e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087a2:	bf18      	it	ne
 80087a4:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80087a8:	f1bb 0f16 	cmp.w	fp, #22
 80087ac:	d832      	bhi.n	8008814 <_dtoa_r+0x1c4>
 80087ae:	4b64      	ldr	r3, [pc, #400]	; (8008940 <_dtoa_r+0x2f0>)
 80087b0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80087b4:	ed93 7b00 	vldr	d7, [r3]
 80087b8:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 80087bc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80087c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087c4:	d501      	bpl.n	80087ca <_dtoa_r+0x17a>
 80087c6:	f10b 3bff 	add.w	fp, fp, #4294967295
 80087ca:	2300      	movs	r3, #0
 80087cc:	e023      	b.n	8008816 <_dtoa_r+0x1c6>
 80087ce:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80087d0:	4401      	add	r1, r0
 80087d2:	f201 4332 	addw	r3, r1, #1074	; 0x432
 80087d6:	2b20      	cmp	r3, #32
 80087d8:	bfc3      	ittte	gt
 80087da:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80087de:	fa04 f303 	lslgt.w	r3, r4, r3
 80087e2:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 80087e6:	f1c3 0320 	rsble	r3, r3, #32
 80087ea:	bfc6      	itte	gt
 80087ec:	fa28 f804 	lsrgt.w	r8, r8, r4
 80087f0:	ea43 0308 	orrgt.w	r3, r3, r8
 80087f4:	fa08 f303 	lslle.w	r3, r8, r3
 80087f8:	ee07 3a90 	vmov	s15, r3
 80087fc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8008800:	3901      	subs	r1, #1
 8008802:	ed8d 7b00 	vstr	d7, [sp]
 8008806:	9c01      	ldr	r4, [sp, #4]
 8008808:	e9dd 2300 	ldrd	r2, r3, [sp]
 800880c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8008810:	2401      	movs	r4, #1
 8008812:	e7a0      	b.n	8008756 <_dtoa_r+0x106>
 8008814:	2301      	movs	r3, #1
 8008816:	930f      	str	r3, [sp, #60]	; 0x3c
 8008818:	1a43      	subs	r3, r0, r1
 800881a:	1e5a      	subs	r2, r3, #1
 800881c:	bf45      	ittet	mi
 800881e:	f1c3 0301 	rsbmi	r3, r3, #1
 8008822:	9305      	strmi	r3, [sp, #20]
 8008824:	2300      	movpl	r3, #0
 8008826:	2300      	movmi	r3, #0
 8008828:	9206      	str	r2, [sp, #24]
 800882a:	bf54      	ite	pl
 800882c:	9305      	strpl	r3, [sp, #20]
 800882e:	9306      	strmi	r3, [sp, #24]
 8008830:	f1bb 0f00 	cmp.w	fp, #0
 8008834:	db18      	blt.n	8008868 <_dtoa_r+0x218>
 8008836:	9b06      	ldr	r3, [sp, #24]
 8008838:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800883c:	445b      	add	r3, fp
 800883e:	9306      	str	r3, [sp, #24]
 8008840:	2300      	movs	r3, #0
 8008842:	9a07      	ldr	r2, [sp, #28]
 8008844:	2a09      	cmp	r2, #9
 8008846:	d849      	bhi.n	80088dc <_dtoa_r+0x28c>
 8008848:	2a05      	cmp	r2, #5
 800884a:	bfc4      	itt	gt
 800884c:	3a04      	subgt	r2, #4
 800884e:	9207      	strgt	r2, [sp, #28]
 8008850:	9a07      	ldr	r2, [sp, #28]
 8008852:	f1a2 0202 	sub.w	r2, r2, #2
 8008856:	bfcc      	ite	gt
 8008858:	2400      	movgt	r4, #0
 800885a:	2401      	movle	r4, #1
 800885c:	2a03      	cmp	r2, #3
 800885e:	d848      	bhi.n	80088f2 <_dtoa_r+0x2a2>
 8008860:	e8df f002 	tbb	[pc, r2]
 8008864:	3a2c2e0b 	.word	0x3a2c2e0b
 8008868:	9b05      	ldr	r3, [sp, #20]
 800886a:	2200      	movs	r2, #0
 800886c:	eba3 030b 	sub.w	r3, r3, fp
 8008870:	9305      	str	r3, [sp, #20]
 8008872:	920e      	str	r2, [sp, #56]	; 0x38
 8008874:	f1cb 0300 	rsb	r3, fp, #0
 8008878:	e7e3      	b.n	8008842 <_dtoa_r+0x1f2>
 800887a:	2200      	movs	r2, #0
 800887c:	9208      	str	r2, [sp, #32]
 800887e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008880:	2a00      	cmp	r2, #0
 8008882:	dc39      	bgt.n	80088f8 <_dtoa_r+0x2a8>
 8008884:	f04f 0a01 	mov.w	sl, #1
 8008888:	46d1      	mov	r9, sl
 800888a:	4652      	mov	r2, sl
 800888c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8008890:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8008892:	2100      	movs	r1, #0
 8008894:	6079      	str	r1, [r7, #4]
 8008896:	2004      	movs	r0, #4
 8008898:	f100 0c14 	add.w	ip, r0, #20
 800889c:	4594      	cmp	ip, r2
 800889e:	6879      	ldr	r1, [r7, #4]
 80088a0:	d92f      	bls.n	8008902 <_dtoa_r+0x2b2>
 80088a2:	4630      	mov	r0, r6
 80088a4:	930c      	str	r3, [sp, #48]	; 0x30
 80088a6:	f000 fc6f 	bl	8009188 <_Balloc>
 80088aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80088ac:	9000      	str	r0, [sp, #0]
 80088ae:	4602      	mov	r2, r0
 80088b0:	2800      	cmp	r0, #0
 80088b2:	d149      	bne.n	8008948 <_dtoa_r+0x2f8>
 80088b4:	4b23      	ldr	r3, [pc, #140]	; (8008944 <_dtoa_r+0x2f4>)
 80088b6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80088ba:	e6df      	b.n	800867c <_dtoa_r+0x2c>
 80088bc:	2201      	movs	r2, #1
 80088be:	e7dd      	b.n	800887c <_dtoa_r+0x22c>
 80088c0:	2200      	movs	r2, #0
 80088c2:	9208      	str	r2, [sp, #32]
 80088c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80088c6:	eb0b 0a02 	add.w	sl, fp, r2
 80088ca:	f10a 0901 	add.w	r9, sl, #1
 80088ce:	464a      	mov	r2, r9
 80088d0:	2a01      	cmp	r2, #1
 80088d2:	bfb8      	it	lt
 80088d4:	2201      	movlt	r2, #1
 80088d6:	e7db      	b.n	8008890 <_dtoa_r+0x240>
 80088d8:	2201      	movs	r2, #1
 80088da:	e7f2      	b.n	80088c2 <_dtoa_r+0x272>
 80088dc:	2401      	movs	r4, #1
 80088de:	2200      	movs	r2, #0
 80088e0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80088e4:	f04f 3aff 	mov.w	sl, #4294967295
 80088e8:	2100      	movs	r1, #0
 80088ea:	46d1      	mov	r9, sl
 80088ec:	2212      	movs	r2, #18
 80088ee:	9109      	str	r1, [sp, #36]	; 0x24
 80088f0:	e7ce      	b.n	8008890 <_dtoa_r+0x240>
 80088f2:	2201      	movs	r2, #1
 80088f4:	9208      	str	r2, [sp, #32]
 80088f6:	e7f5      	b.n	80088e4 <_dtoa_r+0x294>
 80088f8:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 80088fc:	46d1      	mov	r9, sl
 80088fe:	4652      	mov	r2, sl
 8008900:	e7c6      	b.n	8008890 <_dtoa_r+0x240>
 8008902:	3101      	adds	r1, #1
 8008904:	6079      	str	r1, [r7, #4]
 8008906:	0040      	lsls	r0, r0, #1
 8008908:	e7c6      	b.n	8008898 <_dtoa_r+0x248>
 800890a:	bf00      	nop
 800890c:	f3af 8000 	nop.w
 8008910:	636f4361 	.word	0x636f4361
 8008914:	3fd287a7 	.word	0x3fd287a7
 8008918:	8b60c8b3 	.word	0x8b60c8b3
 800891c:	3fc68a28 	.word	0x3fc68a28
 8008920:	509f79fb 	.word	0x509f79fb
 8008924:	3fd34413 	.word	0x3fd34413
 8008928:	0800aa72 	.word	0x0800aa72
 800892c:	0800aa89 	.word	0x0800aa89
 8008930:	7ff00000 	.word	0x7ff00000
 8008934:	0800aa6e 	.word	0x0800aa6e
 8008938:	0800aa65 	.word	0x0800aa65
 800893c:	0800a941 	.word	0x0800a941
 8008940:	0800ab88 	.word	0x0800ab88
 8008944:	0800aae8 	.word	0x0800aae8
 8008948:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800894a:	9900      	ldr	r1, [sp, #0]
 800894c:	6011      	str	r1, [r2, #0]
 800894e:	f1b9 0f0e 	cmp.w	r9, #14
 8008952:	d872      	bhi.n	8008a3a <_dtoa_r+0x3ea>
 8008954:	2c00      	cmp	r4, #0
 8008956:	d070      	beq.n	8008a3a <_dtoa_r+0x3ea>
 8008958:	f1bb 0f00 	cmp.w	fp, #0
 800895c:	f340 80a6 	ble.w	8008aac <_dtoa_r+0x45c>
 8008960:	49ca      	ldr	r1, [pc, #808]	; (8008c8c <_dtoa_r+0x63c>)
 8008962:	f00b 020f 	and.w	r2, fp, #15
 8008966:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800896a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800896e:	ed92 7b00 	vldr	d7, [r2]
 8008972:	ea4f 112b 	mov.w	r1, fp, asr #4
 8008976:	f000 808d 	beq.w	8008a94 <_dtoa_r+0x444>
 800897a:	4ac5      	ldr	r2, [pc, #788]	; (8008c90 <_dtoa_r+0x640>)
 800897c:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8008980:	ed92 6b08 	vldr	d6, [r2, #32]
 8008984:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8008988:	ed8d 6b02 	vstr	d6, [sp, #8]
 800898c:	f001 010f 	and.w	r1, r1, #15
 8008990:	2203      	movs	r2, #3
 8008992:	48bf      	ldr	r0, [pc, #764]	; (8008c90 <_dtoa_r+0x640>)
 8008994:	2900      	cmp	r1, #0
 8008996:	d17f      	bne.n	8008a98 <_dtoa_r+0x448>
 8008998:	ed9d 6b02 	vldr	d6, [sp, #8]
 800899c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80089a0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80089a4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80089a6:	2900      	cmp	r1, #0
 80089a8:	f000 80b2 	beq.w	8008b10 <_dtoa_r+0x4c0>
 80089ac:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80089b0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80089b4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80089b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089bc:	f140 80a8 	bpl.w	8008b10 <_dtoa_r+0x4c0>
 80089c0:	f1b9 0f00 	cmp.w	r9, #0
 80089c4:	f000 80a4 	beq.w	8008b10 <_dtoa_r+0x4c0>
 80089c8:	f1ba 0f00 	cmp.w	sl, #0
 80089cc:	dd31      	ble.n	8008a32 <_dtoa_r+0x3e2>
 80089ce:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80089d2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80089d6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80089da:	f10b 37ff 	add.w	r7, fp, #4294967295
 80089de:	3201      	adds	r2, #1
 80089e0:	4650      	mov	r0, sl
 80089e2:	ed9d 6b02 	vldr	d6, [sp, #8]
 80089e6:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80089ea:	ee07 2a90 	vmov	s15, r2
 80089ee:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80089f2:	eea7 5b06 	vfma.f64	d5, d7, d6
 80089f6:	ed8d 5b02 	vstr	d5, [sp, #8]
 80089fa:	9c03      	ldr	r4, [sp, #12]
 80089fc:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8008a00:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8008a04:	2800      	cmp	r0, #0
 8008a06:	f040 8086 	bne.w	8008b16 <_dtoa_r+0x4c6>
 8008a0a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8008a0e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8008a12:	ec42 1b17 	vmov	d7, r1, r2
 8008a16:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008a1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a1e:	f300 8272 	bgt.w	8008f06 <_dtoa_r+0x8b6>
 8008a22:	eeb1 7b47 	vneg.f64	d7, d7
 8008a26:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008a2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a2e:	f100 8267 	bmi.w	8008f00 <_dtoa_r+0x8b0>
 8008a32:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 8008a36:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8008a3a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008a3c:	2a00      	cmp	r2, #0
 8008a3e:	f2c0 8129 	blt.w	8008c94 <_dtoa_r+0x644>
 8008a42:	f1bb 0f0e 	cmp.w	fp, #14
 8008a46:	f300 8125 	bgt.w	8008c94 <_dtoa_r+0x644>
 8008a4a:	4b90      	ldr	r3, [pc, #576]	; (8008c8c <_dtoa_r+0x63c>)
 8008a4c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008a50:	ed93 6b00 	vldr	d6, [r3]
 8008a54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	f280 80c3 	bge.w	8008be2 <_dtoa_r+0x592>
 8008a5c:	f1b9 0f00 	cmp.w	r9, #0
 8008a60:	f300 80bf 	bgt.w	8008be2 <_dtoa_r+0x592>
 8008a64:	f040 824c 	bne.w	8008f00 <_dtoa_r+0x8b0>
 8008a68:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8008a6c:	ee26 6b07 	vmul.f64	d6, d6, d7
 8008a70:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008a74:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008a78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a7c:	464c      	mov	r4, r9
 8008a7e:	464f      	mov	r7, r9
 8008a80:	f280 8222 	bge.w	8008ec8 <_dtoa_r+0x878>
 8008a84:	f8dd 8000 	ldr.w	r8, [sp]
 8008a88:	2331      	movs	r3, #49	; 0x31
 8008a8a:	f808 3b01 	strb.w	r3, [r8], #1
 8008a8e:	f10b 0b01 	add.w	fp, fp, #1
 8008a92:	e21e      	b.n	8008ed2 <_dtoa_r+0x882>
 8008a94:	2202      	movs	r2, #2
 8008a96:	e77c      	b.n	8008992 <_dtoa_r+0x342>
 8008a98:	07cc      	lsls	r4, r1, #31
 8008a9a:	d504      	bpl.n	8008aa6 <_dtoa_r+0x456>
 8008a9c:	ed90 6b00 	vldr	d6, [r0]
 8008aa0:	3201      	adds	r2, #1
 8008aa2:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008aa6:	1049      	asrs	r1, r1, #1
 8008aa8:	3008      	adds	r0, #8
 8008aaa:	e773      	b.n	8008994 <_dtoa_r+0x344>
 8008aac:	d02e      	beq.n	8008b0c <_dtoa_r+0x4bc>
 8008aae:	f1cb 0100 	rsb	r1, fp, #0
 8008ab2:	4a76      	ldr	r2, [pc, #472]	; (8008c8c <_dtoa_r+0x63c>)
 8008ab4:	f001 000f 	and.w	r0, r1, #15
 8008ab8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8008abc:	ed92 7b00 	vldr	d7, [r2]
 8008ac0:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8008ac4:	ee26 7b07 	vmul.f64	d7, d6, d7
 8008ac8:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8008acc:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 8008ad0:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8008ad4:	486e      	ldr	r0, [pc, #440]	; (8008c90 <_dtoa_r+0x640>)
 8008ad6:	1109      	asrs	r1, r1, #4
 8008ad8:	2400      	movs	r4, #0
 8008ada:	2202      	movs	r2, #2
 8008adc:	b939      	cbnz	r1, 8008aee <_dtoa_r+0x49e>
 8008ade:	2c00      	cmp	r4, #0
 8008ae0:	f43f af60 	beq.w	80089a4 <_dtoa_r+0x354>
 8008ae4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008ae8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008aec:	e75a      	b.n	80089a4 <_dtoa_r+0x354>
 8008aee:	07cf      	lsls	r7, r1, #31
 8008af0:	d509      	bpl.n	8008b06 <_dtoa_r+0x4b6>
 8008af2:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8008af6:	ed90 7b00 	vldr	d7, [r0]
 8008afa:	ee26 7b07 	vmul.f64	d7, d6, d7
 8008afe:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8008b02:	3201      	adds	r2, #1
 8008b04:	2401      	movs	r4, #1
 8008b06:	1049      	asrs	r1, r1, #1
 8008b08:	3008      	adds	r0, #8
 8008b0a:	e7e7      	b.n	8008adc <_dtoa_r+0x48c>
 8008b0c:	2202      	movs	r2, #2
 8008b0e:	e749      	b.n	80089a4 <_dtoa_r+0x354>
 8008b10:	465f      	mov	r7, fp
 8008b12:	4648      	mov	r0, r9
 8008b14:	e765      	b.n	80089e2 <_dtoa_r+0x392>
 8008b16:	ec42 1b17 	vmov	d7, r1, r2
 8008b1a:	4a5c      	ldr	r2, [pc, #368]	; (8008c8c <_dtoa_r+0x63c>)
 8008b1c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8008b20:	ed12 4b02 	vldr	d4, [r2, #-8]
 8008b24:	9a00      	ldr	r2, [sp, #0]
 8008b26:	1814      	adds	r4, r2, r0
 8008b28:	9a08      	ldr	r2, [sp, #32]
 8008b2a:	b352      	cbz	r2, 8008b82 <_dtoa_r+0x532>
 8008b2c:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8008b30:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8008b34:	f8dd 8000 	ldr.w	r8, [sp]
 8008b38:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8008b3c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8008b40:	ee35 7b47 	vsub.f64	d7, d5, d7
 8008b44:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8008b48:	ee14 2a90 	vmov	r2, s9
 8008b4c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8008b50:	3230      	adds	r2, #48	; 0x30
 8008b52:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008b56:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008b5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b5e:	f808 2b01 	strb.w	r2, [r8], #1
 8008b62:	d439      	bmi.n	8008bd8 <_dtoa_r+0x588>
 8008b64:	ee32 5b46 	vsub.f64	d5, d2, d6
 8008b68:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8008b6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b70:	d472      	bmi.n	8008c58 <_dtoa_r+0x608>
 8008b72:	45a0      	cmp	r8, r4
 8008b74:	f43f af5d 	beq.w	8008a32 <_dtoa_r+0x3e2>
 8008b78:	ee27 7b03 	vmul.f64	d7, d7, d3
 8008b7c:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008b80:	e7e0      	b.n	8008b44 <_dtoa_r+0x4f4>
 8008b82:	f8dd 8000 	ldr.w	r8, [sp]
 8008b86:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008b8a:	4621      	mov	r1, r4
 8008b8c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8008b90:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8008b94:	ee14 2a90 	vmov	r2, s9
 8008b98:	3230      	adds	r2, #48	; 0x30
 8008b9a:	f808 2b01 	strb.w	r2, [r8], #1
 8008b9e:	45a0      	cmp	r8, r4
 8008ba0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8008ba4:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008ba8:	d118      	bne.n	8008bdc <_dtoa_r+0x58c>
 8008baa:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8008bae:	ee37 4b05 	vadd.f64	d4, d7, d5
 8008bb2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8008bb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bba:	dc4d      	bgt.n	8008c58 <_dtoa_r+0x608>
 8008bbc:	ee35 7b47 	vsub.f64	d7, d5, d7
 8008bc0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008bc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bc8:	f57f af33 	bpl.w	8008a32 <_dtoa_r+0x3e2>
 8008bcc:	4688      	mov	r8, r1
 8008bce:	3901      	subs	r1, #1
 8008bd0:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8008bd4:	2b30      	cmp	r3, #48	; 0x30
 8008bd6:	d0f9      	beq.n	8008bcc <_dtoa_r+0x57c>
 8008bd8:	46bb      	mov	fp, r7
 8008bda:	e02a      	b.n	8008c32 <_dtoa_r+0x5e2>
 8008bdc:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008be0:	e7d6      	b.n	8008b90 <_dtoa_r+0x540>
 8008be2:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008be6:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8008bea:	f8dd 8000 	ldr.w	r8, [sp]
 8008bee:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8008bf2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8008bf6:	ee15 3a10 	vmov	r3, s10
 8008bfa:	3330      	adds	r3, #48	; 0x30
 8008bfc:	f808 3b01 	strb.w	r3, [r8], #1
 8008c00:	9b00      	ldr	r3, [sp, #0]
 8008c02:	eba8 0303 	sub.w	r3, r8, r3
 8008c06:	4599      	cmp	r9, r3
 8008c08:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8008c0c:	eea3 7b46 	vfms.f64	d7, d3, d6
 8008c10:	d133      	bne.n	8008c7a <_dtoa_r+0x62a>
 8008c12:	ee37 7b07 	vadd.f64	d7, d7, d7
 8008c16:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8008c1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c1e:	dc1a      	bgt.n	8008c56 <_dtoa_r+0x606>
 8008c20:	eeb4 7b46 	vcmp.f64	d7, d6
 8008c24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c28:	d103      	bne.n	8008c32 <_dtoa_r+0x5e2>
 8008c2a:	ee15 3a10 	vmov	r3, s10
 8008c2e:	07d9      	lsls	r1, r3, #31
 8008c30:	d411      	bmi.n	8008c56 <_dtoa_r+0x606>
 8008c32:	4629      	mov	r1, r5
 8008c34:	4630      	mov	r0, r6
 8008c36:	f000 fae7 	bl	8009208 <_Bfree>
 8008c3a:	2300      	movs	r3, #0
 8008c3c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008c3e:	f888 3000 	strb.w	r3, [r8]
 8008c42:	f10b 0301 	add.w	r3, fp, #1
 8008c46:	6013      	str	r3, [r2, #0]
 8008c48:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	f43f ad4d 	beq.w	80086ea <_dtoa_r+0x9a>
 8008c50:	f8c3 8000 	str.w	r8, [r3]
 8008c54:	e549      	b.n	80086ea <_dtoa_r+0x9a>
 8008c56:	465f      	mov	r7, fp
 8008c58:	4643      	mov	r3, r8
 8008c5a:	4698      	mov	r8, r3
 8008c5c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c60:	2a39      	cmp	r2, #57	; 0x39
 8008c62:	d106      	bne.n	8008c72 <_dtoa_r+0x622>
 8008c64:	9a00      	ldr	r2, [sp, #0]
 8008c66:	429a      	cmp	r2, r3
 8008c68:	d1f7      	bne.n	8008c5a <_dtoa_r+0x60a>
 8008c6a:	9900      	ldr	r1, [sp, #0]
 8008c6c:	2230      	movs	r2, #48	; 0x30
 8008c6e:	3701      	adds	r7, #1
 8008c70:	700a      	strb	r2, [r1, #0]
 8008c72:	781a      	ldrb	r2, [r3, #0]
 8008c74:	3201      	adds	r2, #1
 8008c76:	701a      	strb	r2, [r3, #0]
 8008c78:	e7ae      	b.n	8008bd8 <_dtoa_r+0x588>
 8008c7a:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008c7e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008c82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c86:	d1b2      	bne.n	8008bee <_dtoa_r+0x59e>
 8008c88:	e7d3      	b.n	8008c32 <_dtoa_r+0x5e2>
 8008c8a:	bf00      	nop
 8008c8c:	0800ab88 	.word	0x0800ab88
 8008c90:	0800ab60 	.word	0x0800ab60
 8008c94:	9908      	ldr	r1, [sp, #32]
 8008c96:	2900      	cmp	r1, #0
 8008c98:	f000 80d1 	beq.w	8008e3e <_dtoa_r+0x7ee>
 8008c9c:	9907      	ldr	r1, [sp, #28]
 8008c9e:	2901      	cmp	r1, #1
 8008ca0:	f300 80b4 	bgt.w	8008e0c <_dtoa_r+0x7bc>
 8008ca4:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008ca6:	2900      	cmp	r1, #0
 8008ca8:	f000 80ac 	beq.w	8008e04 <_dtoa_r+0x7b4>
 8008cac:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008cb0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8008cb4:	461c      	mov	r4, r3
 8008cb6:	930a      	str	r3, [sp, #40]	; 0x28
 8008cb8:	9b05      	ldr	r3, [sp, #20]
 8008cba:	4413      	add	r3, r2
 8008cbc:	9305      	str	r3, [sp, #20]
 8008cbe:	9b06      	ldr	r3, [sp, #24]
 8008cc0:	2101      	movs	r1, #1
 8008cc2:	4413      	add	r3, r2
 8008cc4:	4630      	mov	r0, r6
 8008cc6:	9306      	str	r3, [sp, #24]
 8008cc8:	f000 fb5a 	bl	8009380 <__i2b>
 8008ccc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cce:	4607      	mov	r7, r0
 8008cd0:	f1b8 0f00 	cmp.w	r8, #0
 8008cd4:	dd0d      	ble.n	8008cf2 <_dtoa_r+0x6a2>
 8008cd6:	9a06      	ldr	r2, [sp, #24]
 8008cd8:	2a00      	cmp	r2, #0
 8008cda:	dd0a      	ble.n	8008cf2 <_dtoa_r+0x6a2>
 8008cdc:	4542      	cmp	r2, r8
 8008cde:	9905      	ldr	r1, [sp, #20]
 8008ce0:	bfa8      	it	ge
 8008ce2:	4642      	movge	r2, r8
 8008ce4:	1a89      	subs	r1, r1, r2
 8008ce6:	9105      	str	r1, [sp, #20]
 8008ce8:	9906      	ldr	r1, [sp, #24]
 8008cea:	eba8 0802 	sub.w	r8, r8, r2
 8008cee:	1a8a      	subs	r2, r1, r2
 8008cf0:	9206      	str	r2, [sp, #24]
 8008cf2:	b303      	cbz	r3, 8008d36 <_dtoa_r+0x6e6>
 8008cf4:	9a08      	ldr	r2, [sp, #32]
 8008cf6:	2a00      	cmp	r2, #0
 8008cf8:	f000 80a6 	beq.w	8008e48 <_dtoa_r+0x7f8>
 8008cfc:	2c00      	cmp	r4, #0
 8008cfe:	dd13      	ble.n	8008d28 <_dtoa_r+0x6d8>
 8008d00:	4639      	mov	r1, r7
 8008d02:	4622      	mov	r2, r4
 8008d04:	4630      	mov	r0, r6
 8008d06:	930c      	str	r3, [sp, #48]	; 0x30
 8008d08:	f000 fbf6 	bl	80094f8 <__pow5mult>
 8008d0c:	462a      	mov	r2, r5
 8008d0e:	4601      	mov	r1, r0
 8008d10:	4607      	mov	r7, r0
 8008d12:	4630      	mov	r0, r6
 8008d14:	f000 fb4a 	bl	80093ac <__multiply>
 8008d18:	4629      	mov	r1, r5
 8008d1a:	900a      	str	r0, [sp, #40]	; 0x28
 8008d1c:	4630      	mov	r0, r6
 8008d1e:	f000 fa73 	bl	8009208 <_Bfree>
 8008d22:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d24:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d26:	4615      	mov	r5, r2
 8008d28:	1b1a      	subs	r2, r3, r4
 8008d2a:	d004      	beq.n	8008d36 <_dtoa_r+0x6e6>
 8008d2c:	4629      	mov	r1, r5
 8008d2e:	4630      	mov	r0, r6
 8008d30:	f000 fbe2 	bl	80094f8 <__pow5mult>
 8008d34:	4605      	mov	r5, r0
 8008d36:	2101      	movs	r1, #1
 8008d38:	4630      	mov	r0, r6
 8008d3a:	f000 fb21 	bl	8009380 <__i2b>
 8008d3e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	4604      	mov	r4, r0
 8008d44:	f340 8082 	ble.w	8008e4c <_dtoa_r+0x7fc>
 8008d48:	461a      	mov	r2, r3
 8008d4a:	4601      	mov	r1, r0
 8008d4c:	4630      	mov	r0, r6
 8008d4e:	f000 fbd3 	bl	80094f8 <__pow5mult>
 8008d52:	9b07      	ldr	r3, [sp, #28]
 8008d54:	2b01      	cmp	r3, #1
 8008d56:	4604      	mov	r4, r0
 8008d58:	dd7b      	ble.n	8008e52 <_dtoa_r+0x802>
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	930a      	str	r3, [sp, #40]	; 0x28
 8008d5e:	6922      	ldr	r2, [r4, #16]
 8008d60:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8008d64:	6910      	ldr	r0, [r2, #16]
 8008d66:	f000 fabb 	bl	80092e0 <__hi0bits>
 8008d6a:	f1c0 0020 	rsb	r0, r0, #32
 8008d6e:	9b06      	ldr	r3, [sp, #24]
 8008d70:	4418      	add	r0, r3
 8008d72:	f010 001f 	ands.w	r0, r0, #31
 8008d76:	f000 808d 	beq.w	8008e94 <_dtoa_r+0x844>
 8008d7a:	f1c0 0220 	rsb	r2, r0, #32
 8008d7e:	2a04      	cmp	r2, #4
 8008d80:	f340 8086 	ble.w	8008e90 <_dtoa_r+0x840>
 8008d84:	f1c0 001c 	rsb	r0, r0, #28
 8008d88:	9b05      	ldr	r3, [sp, #20]
 8008d8a:	4403      	add	r3, r0
 8008d8c:	9305      	str	r3, [sp, #20]
 8008d8e:	9b06      	ldr	r3, [sp, #24]
 8008d90:	4403      	add	r3, r0
 8008d92:	4480      	add	r8, r0
 8008d94:	9306      	str	r3, [sp, #24]
 8008d96:	9b05      	ldr	r3, [sp, #20]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	dd05      	ble.n	8008da8 <_dtoa_r+0x758>
 8008d9c:	4629      	mov	r1, r5
 8008d9e:	461a      	mov	r2, r3
 8008da0:	4630      	mov	r0, r6
 8008da2:	f000 fc03 	bl	80095ac <__lshift>
 8008da6:	4605      	mov	r5, r0
 8008da8:	9b06      	ldr	r3, [sp, #24]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	dd05      	ble.n	8008dba <_dtoa_r+0x76a>
 8008dae:	4621      	mov	r1, r4
 8008db0:	461a      	mov	r2, r3
 8008db2:	4630      	mov	r0, r6
 8008db4:	f000 fbfa 	bl	80095ac <__lshift>
 8008db8:	4604      	mov	r4, r0
 8008dba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d06b      	beq.n	8008e98 <_dtoa_r+0x848>
 8008dc0:	4621      	mov	r1, r4
 8008dc2:	4628      	mov	r0, r5
 8008dc4:	f000 fc5e 	bl	8009684 <__mcmp>
 8008dc8:	2800      	cmp	r0, #0
 8008dca:	da65      	bge.n	8008e98 <_dtoa_r+0x848>
 8008dcc:	2300      	movs	r3, #0
 8008dce:	4629      	mov	r1, r5
 8008dd0:	220a      	movs	r2, #10
 8008dd2:	4630      	mov	r0, r6
 8008dd4:	f000 fa3a 	bl	800924c <__multadd>
 8008dd8:	9b08      	ldr	r3, [sp, #32]
 8008dda:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008dde:	4605      	mov	r5, r0
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	f000 8192 	beq.w	800910a <_dtoa_r+0xaba>
 8008de6:	4639      	mov	r1, r7
 8008de8:	2300      	movs	r3, #0
 8008dea:	220a      	movs	r2, #10
 8008dec:	4630      	mov	r0, r6
 8008dee:	f000 fa2d 	bl	800924c <__multadd>
 8008df2:	f1ba 0f00 	cmp.w	sl, #0
 8008df6:	4607      	mov	r7, r0
 8008df8:	f300 808e 	bgt.w	8008f18 <_dtoa_r+0x8c8>
 8008dfc:	9b07      	ldr	r3, [sp, #28]
 8008dfe:	2b02      	cmp	r3, #2
 8008e00:	dc51      	bgt.n	8008ea6 <_dtoa_r+0x856>
 8008e02:	e089      	b.n	8008f18 <_dtoa_r+0x8c8>
 8008e04:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008e06:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008e0a:	e751      	b.n	8008cb0 <_dtoa_r+0x660>
 8008e0c:	f109 34ff 	add.w	r4, r9, #4294967295
 8008e10:	42a3      	cmp	r3, r4
 8008e12:	bfbf      	itttt	lt
 8008e14:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8008e16:	1ae3      	sublt	r3, r4, r3
 8008e18:	18d2      	addlt	r2, r2, r3
 8008e1a:	4613      	movlt	r3, r2
 8008e1c:	bfb7      	itett	lt
 8008e1e:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008e20:	1b1c      	subge	r4, r3, r4
 8008e22:	4623      	movlt	r3, r4
 8008e24:	2400      	movlt	r4, #0
 8008e26:	f1b9 0f00 	cmp.w	r9, #0
 8008e2a:	bfb5      	itete	lt
 8008e2c:	9a05      	ldrlt	r2, [sp, #20]
 8008e2e:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 8008e32:	eba2 0809 	sublt.w	r8, r2, r9
 8008e36:	464a      	movge	r2, r9
 8008e38:	bfb8      	it	lt
 8008e3a:	2200      	movlt	r2, #0
 8008e3c:	e73b      	b.n	8008cb6 <_dtoa_r+0x666>
 8008e3e:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8008e42:	9f08      	ldr	r7, [sp, #32]
 8008e44:	461c      	mov	r4, r3
 8008e46:	e743      	b.n	8008cd0 <_dtoa_r+0x680>
 8008e48:	461a      	mov	r2, r3
 8008e4a:	e76f      	b.n	8008d2c <_dtoa_r+0x6dc>
 8008e4c:	9b07      	ldr	r3, [sp, #28]
 8008e4e:	2b01      	cmp	r3, #1
 8008e50:	dc18      	bgt.n	8008e84 <_dtoa_r+0x834>
 8008e52:	9b02      	ldr	r3, [sp, #8]
 8008e54:	b9b3      	cbnz	r3, 8008e84 <_dtoa_r+0x834>
 8008e56:	9b03      	ldr	r3, [sp, #12]
 8008e58:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8008e5c:	b9a2      	cbnz	r2, 8008e88 <_dtoa_r+0x838>
 8008e5e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008e62:	0d12      	lsrs	r2, r2, #20
 8008e64:	0512      	lsls	r2, r2, #20
 8008e66:	b18a      	cbz	r2, 8008e8c <_dtoa_r+0x83c>
 8008e68:	9b05      	ldr	r3, [sp, #20]
 8008e6a:	3301      	adds	r3, #1
 8008e6c:	9305      	str	r3, [sp, #20]
 8008e6e:	9b06      	ldr	r3, [sp, #24]
 8008e70:	3301      	adds	r3, #1
 8008e72:	9306      	str	r3, [sp, #24]
 8008e74:	2301      	movs	r3, #1
 8008e76:	930a      	str	r3, [sp, #40]	; 0x28
 8008e78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	f47f af6f 	bne.w	8008d5e <_dtoa_r+0x70e>
 8008e80:	2001      	movs	r0, #1
 8008e82:	e774      	b.n	8008d6e <_dtoa_r+0x71e>
 8008e84:	2300      	movs	r3, #0
 8008e86:	e7f6      	b.n	8008e76 <_dtoa_r+0x826>
 8008e88:	9b02      	ldr	r3, [sp, #8]
 8008e8a:	e7f4      	b.n	8008e76 <_dtoa_r+0x826>
 8008e8c:	920a      	str	r2, [sp, #40]	; 0x28
 8008e8e:	e7f3      	b.n	8008e78 <_dtoa_r+0x828>
 8008e90:	d081      	beq.n	8008d96 <_dtoa_r+0x746>
 8008e92:	4610      	mov	r0, r2
 8008e94:	301c      	adds	r0, #28
 8008e96:	e777      	b.n	8008d88 <_dtoa_r+0x738>
 8008e98:	f1b9 0f00 	cmp.w	r9, #0
 8008e9c:	dc37      	bgt.n	8008f0e <_dtoa_r+0x8be>
 8008e9e:	9b07      	ldr	r3, [sp, #28]
 8008ea0:	2b02      	cmp	r3, #2
 8008ea2:	dd34      	ble.n	8008f0e <_dtoa_r+0x8be>
 8008ea4:	46ca      	mov	sl, r9
 8008ea6:	f1ba 0f00 	cmp.w	sl, #0
 8008eaa:	d10d      	bne.n	8008ec8 <_dtoa_r+0x878>
 8008eac:	4621      	mov	r1, r4
 8008eae:	4653      	mov	r3, sl
 8008eb0:	2205      	movs	r2, #5
 8008eb2:	4630      	mov	r0, r6
 8008eb4:	f000 f9ca 	bl	800924c <__multadd>
 8008eb8:	4601      	mov	r1, r0
 8008eba:	4604      	mov	r4, r0
 8008ebc:	4628      	mov	r0, r5
 8008ebe:	f000 fbe1 	bl	8009684 <__mcmp>
 8008ec2:	2800      	cmp	r0, #0
 8008ec4:	f73f adde 	bgt.w	8008a84 <_dtoa_r+0x434>
 8008ec8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008eca:	f8dd 8000 	ldr.w	r8, [sp]
 8008ece:	ea6f 0b03 	mvn.w	fp, r3
 8008ed2:	f04f 0900 	mov.w	r9, #0
 8008ed6:	4621      	mov	r1, r4
 8008ed8:	4630      	mov	r0, r6
 8008eda:	f000 f995 	bl	8009208 <_Bfree>
 8008ede:	2f00      	cmp	r7, #0
 8008ee0:	f43f aea7 	beq.w	8008c32 <_dtoa_r+0x5e2>
 8008ee4:	f1b9 0f00 	cmp.w	r9, #0
 8008ee8:	d005      	beq.n	8008ef6 <_dtoa_r+0x8a6>
 8008eea:	45b9      	cmp	r9, r7
 8008eec:	d003      	beq.n	8008ef6 <_dtoa_r+0x8a6>
 8008eee:	4649      	mov	r1, r9
 8008ef0:	4630      	mov	r0, r6
 8008ef2:	f000 f989 	bl	8009208 <_Bfree>
 8008ef6:	4639      	mov	r1, r7
 8008ef8:	4630      	mov	r0, r6
 8008efa:	f000 f985 	bl	8009208 <_Bfree>
 8008efe:	e698      	b.n	8008c32 <_dtoa_r+0x5e2>
 8008f00:	2400      	movs	r4, #0
 8008f02:	4627      	mov	r7, r4
 8008f04:	e7e0      	b.n	8008ec8 <_dtoa_r+0x878>
 8008f06:	46bb      	mov	fp, r7
 8008f08:	4604      	mov	r4, r0
 8008f0a:	4607      	mov	r7, r0
 8008f0c:	e5ba      	b.n	8008a84 <_dtoa_r+0x434>
 8008f0e:	9b08      	ldr	r3, [sp, #32]
 8008f10:	46ca      	mov	sl, r9
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	f000 8100 	beq.w	8009118 <_dtoa_r+0xac8>
 8008f18:	f1b8 0f00 	cmp.w	r8, #0
 8008f1c:	dd05      	ble.n	8008f2a <_dtoa_r+0x8da>
 8008f1e:	4639      	mov	r1, r7
 8008f20:	4642      	mov	r2, r8
 8008f22:	4630      	mov	r0, r6
 8008f24:	f000 fb42 	bl	80095ac <__lshift>
 8008f28:	4607      	mov	r7, r0
 8008f2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d05d      	beq.n	8008fec <_dtoa_r+0x99c>
 8008f30:	6879      	ldr	r1, [r7, #4]
 8008f32:	4630      	mov	r0, r6
 8008f34:	f000 f928 	bl	8009188 <_Balloc>
 8008f38:	4680      	mov	r8, r0
 8008f3a:	b928      	cbnz	r0, 8008f48 <_dtoa_r+0x8f8>
 8008f3c:	4b82      	ldr	r3, [pc, #520]	; (8009148 <_dtoa_r+0xaf8>)
 8008f3e:	4602      	mov	r2, r0
 8008f40:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008f44:	f7ff bb9a 	b.w	800867c <_dtoa_r+0x2c>
 8008f48:	693a      	ldr	r2, [r7, #16]
 8008f4a:	3202      	adds	r2, #2
 8008f4c:	0092      	lsls	r2, r2, #2
 8008f4e:	f107 010c 	add.w	r1, r7, #12
 8008f52:	300c      	adds	r0, #12
 8008f54:	f000 f90a 	bl	800916c <memcpy>
 8008f58:	2201      	movs	r2, #1
 8008f5a:	4641      	mov	r1, r8
 8008f5c:	4630      	mov	r0, r6
 8008f5e:	f000 fb25 	bl	80095ac <__lshift>
 8008f62:	9b00      	ldr	r3, [sp, #0]
 8008f64:	3301      	adds	r3, #1
 8008f66:	9305      	str	r3, [sp, #20]
 8008f68:	9b00      	ldr	r3, [sp, #0]
 8008f6a:	4453      	add	r3, sl
 8008f6c:	9309      	str	r3, [sp, #36]	; 0x24
 8008f6e:	9b02      	ldr	r3, [sp, #8]
 8008f70:	f003 0301 	and.w	r3, r3, #1
 8008f74:	46b9      	mov	r9, r7
 8008f76:	9308      	str	r3, [sp, #32]
 8008f78:	4607      	mov	r7, r0
 8008f7a:	9b05      	ldr	r3, [sp, #20]
 8008f7c:	4621      	mov	r1, r4
 8008f7e:	3b01      	subs	r3, #1
 8008f80:	4628      	mov	r0, r5
 8008f82:	9302      	str	r3, [sp, #8]
 8008f84:	f7ff fad6 	bl	8008534 <quorem>
 8008f88:	4603      	mov	r3, r0
 8008f8a:	3330      	adds	r3, #48	; 0x30
 8008f8c:	9006      	str	r0, [sp, #24]
 8008f8e:	4649      	mov	r1, r9
 8008f90:	4628      	mov	r0, r5
 8008f92:	930a      	str	r3, [sp, #40]	; 0x28
 8008f94:	f000 fb76 	bl	8009684 <__mcmp>
 8008f98:	463a      	mov	r2, r7
 8008f9a:	4682      	mov	sl, r0
 8008f9c:	4621      	mov	r1, r4
 8008f9e:	4630      	mov	r0, r6
 8008fa0:	f000 fb8c 	bl	80096bc <__mdiff>
 8008fa4:	68c2      	ldr	r2, [r0, #12]
 8008fa6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fa8:	4680      	mov	r8, r0
 8008faa:	bb0a      	cbnz	r2, 8008ff0 <_dtoa_r+0x9a0>
 8008fac:	4601      	mov	r1, r0
 8008fae:	4628      	mov	r0, r5
 8008fb0:	f000 fb68 	bl	8009684 <__mcmp>
 8008fb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fb6:	4602      	mov	r2, r0
 8008fb8:	4641      	mov	r1, r8
 8008fba:	4630      	mov	r0, r6
 8008fbc:	920e      	str	r2, [sp, #56]	; 0x38
 8008fbe:	930a      	str	r3, [sp, #40]	; 0x28
 8008fc0:	f000 f922 	bl	8009208 <_Bfree>
 8008fc4:	9b07      	ldr	r3, [sp, #28]
 8008fc6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008fc8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8008fcc:	ea43 0102 	orr.w	r1, r3, r2
 8008fd0:	9b08      	ldr	r3, [sp, #32]
 8008fd2:	430b      	orrs	r3, r1
 8008fd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fd6:	d10d      	bne.n	8008ff4 <_dtoa_r+0x9a4>
 8008fd8:	2b39      	cmp	r3, #57	; 0x39
 8008fda:	d029      	beq.n	8009030 <_dtoa_r+0x9e0>
 8008fdc:	f1ba 0f00 	cmp.w	sl, #0
 8008fe0:	dd01      	ble.n	8008fe6 <_dtoa_r+0x996>
 8008fe2:	9b06      	ldr	r3, [sp, #24]
 8008fe4:	3331      	adds	r3, #49	; 0x31
 8008fe6:	9a02      	ldr	r2, [sp, #8]
 8008fe8:	7013      	strb	r3, [r2, #0]
 8008fea:	e774      	b.n	8008ed6 <_dtoa_r+0x886>
 8008fec:	4638      	mov	r0, r7
 8008fee:	e7b8      	b.n	8008f62 <_dtoa_r+0x912>
 8008ff0:	2201      	movs	r2, #1
 8008ff2:	e7e1      	b.n	8008fb8 <_dtoa_r+0x968>
 8008ff4:	f1ba 0f00 	cmp.w	sl, #0
 8008ff8:	db06      	blt.n	8009008 <_dtoa_r+0x9b8>
 8008ffa:	9907      	ldr	r1, [sp, #28]
 8008ffc:	ea41 0a0a 	orr.w	sl, r1, sl
 8009000:	9908      	ldr	r1, [sp, #32]
 8009002:	ea5a 0101 	orrs.w	r1, sl, r1
 8009006:	d120      	bne.n	800904a <_dtoa_r+0x9fa>
 8009008:	2a00      	cmp	r2, #0
 800900a:	ddec      	ble.n	8008fe6 <_dtoa_r+0x996>
 800900c:	4629      	mov	r1, r5
 800900e:	2201      	movs	r2, #1
 8009010:	4630      	mov	r0, r6
 8009012:	9305      	str	r3, [sp, #20]
 8009014:	f000 faca 	bl	80095ac <__lshift>
 8009018:	4621      	mov	r1, r4
 800901a:	4605      	mov	r5, r0
 800901c:	f000 fb32 	bl	8009684 <__mcmp>
 8009020:	2800      	cmp	r0, #0
 8009022:	9b05      	ldr	r3, [sp, #20]
 8009024:	dc02      	bgt.n	800902c <_dtoa_r+0x9dc>
 8009026:	d1de      	bne.n	8008fe6 <_dtoa_r+0x996>
 8009028:	07da      	lsls	r2, r3, #31
 800902a:	d5dc      	bpl.n	8008fe6 <_dtoa_r+0x996>
 800902c:	2b39      	cmp	r3, #57	; 0x39
 800902e:	d1d8      	bne.n	8008fe2 <_dtoa_r+0x992>
 8009030:	9a02      	ldr	r2, [sp, #8]
 8009032:	2339      	movs	r3, #57	; 0x39
 8009034:	7013      	strb	r3, [r2, #0]
 8009036:	4643      	mov	r3, r8
 8009038:	4698      	mov	r8, r3
 800903a:	3b01      	subs	r3, #1
 800903c:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8009040:	2a39      	cmp	r2, #57	; 0x39
 8009042:	d051      	beq.n	80090e8 <_dtoa_r+0xa98>
 8009044:	3201      	adds	r2, #1
 8009046:	701a      	strb	r2, [r3, #0]
 8009048:	e745      	b.n	8008ed6 <_dtoa_r+0x886>
 800904a:	2a00      	cmp	r2, #0
 800904c:	dd03      	ble.n	8009056 <_dtoa_r+0xa06>
 800904e:	2b39      	cmp	r3, #57	; 0x39
 8009050:	d0ee      	beq.n	8009030 <_dtoa_r+0x9e0>
 8009052:	3301      	adds	r3, #1
 8009054:	e7c7      	b.n	8008fe6 <_dtoa_r+0x996>
 8009056:	9a05      	ldr	r2, [sp, #20]
 8009058:	9909      	ldr	r1, [sp, #36]	; 0x24
 800905a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800905e:	428a      	cmp	r2, r1
 8009060:	d02b      	beq.n	80090ba <_dtoa_r+0xa6a>
 8009062:	4629      	mov	r1, r5
 8009064:	2300      	movs	r3, #0
 8009066:	220a      	movs	r2, #10
 8009068:	4630      	mov	r0, r6
 800906a:	f000 f8ef 	bl	800924c <__multadd>
 800906e:	45b9      	cmp	r9, r7
 8009070:	4605      	mov	r5, r0
 8009072:	f04f 0300 	mov.w	r3, #0
 8009076:	f04f 020a 	mov.w	r2, #10
 800907a:	4649      	mov	r1, r9
 800907c:	4630      	mov	r0, r6
 800907e:	d107      	bne.n	8009090 <_dtoa_r+0xa40>
 8009080:	f000 f8e4 	bl	800924c <__multadd>
 8009084:	4681      	mov	r9, r0
 8009086:	4607      	mov	r7, r0
 8009088:	9b05      	ldr	r3, [sp, #20]
 800908a:	3301      	adds	r3, #1
 800908c:	9305      	str	r3, [sp, #20]
 800908e:	e774      	b.n	8008f7a <_dtoa_r+0x92a>
 8009090:	f000 f8dc 	bl	800924c <__multadd>
 8009094:	4639      	mov	r1, r7
 8009096:	4681      	mov	r9, r0
 8009098:	2300      	movs	r3, #0
 800909a:	220a      	movs	r2, #10
 800909c:	4630      	mov	r0, r6
 800909e:	f000 f8d5 	bl	800924c <__multadd>
 80090a2:	4607      	mov	r7, r0
 80090a4:	e7f0      	b.n	8009088 <_dtoa_r+0xa38>
 80090a6:	f1ba 0f00 	cmp.w	sl, #0
 80090aa:	9a00      	ldr	r2, [sp, #0]
 80090ac:	bfcc      	ite	gt
 80090ae:	46d0      	movgt	r8, sl
 80090b0:	f04f 0801 	movle.w	r8, #1
 80090b4:	4490      	add	r8, r2
 80090b6:	f04f 0900 	mov.w	r9, #0
 80090ba:	4629      	mov	r1, r5
 80090bc:	2201      	movs	r2, #1
 80090be:	4630      	mov	r0, r6
 80090c0:	9302      	str	r3, [sp, #8]
 80090c2:	f000 fa73 	bl	80095ac <__lshift>
 80090c6:	4621      	mov	r1, r4
 80090c8:	4605      	mov	r5, r0
 80090ca:	f000 fadb 	bl	8009684 <__mcmp>
 80090ce:	2800      	cmp	r0, #0
 80090d0:	dcb1      	bgt.n	8009036 <_dtoa_r+0x9e6>
 80090d2:	d102      	bne.n	80090da <_dtoa_r+0xa8a>
 80090d4:	9b02      	ldr	r3, [sp, #8]
 80090d6:	07db      	lsls	r3, r3, #31
 80090d8:	d4ad      	bmi.n	8009036 <_dtoa_r+0x9e6>
 80090da:	4643      	mov	r3, r8
 80090dc:	4698      	mov	r8, r3
 80090de:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80090e2:	2a30      	cmp	r2, #48	; 0x30
 80090e4:	d0fa      	beq.n	80090dc <_dtoa_r+0xa8c>
 80090e6:	e6f6      	b.n	8008ed6 <_dtoa_r+0x886>
 80090e8:	9a00      	ldr	r2, [sp, #0]
 80090ea:	429a      	cmp	r2, r3
 80090ec:	d1a4      	bne.n	8009038 <_dtoa_r+0x9e8>
 80090ee:	f10b 0b01 	add.w	fp, fp, #1
 80090f2:	2331      	movs	r3, #49	; 0x31
 80090f4:	e778      	b.n	8008fe8 <_dtoa_r+0x998>
 80090f6:	4b15      	ldr	r3, [pc, #84]	; (800914c <_dtoa_r+0xafc>)
 80090f8:	f7ff bb12 	b.w	8008720 <_dtoa_r+0xd0>
 80090fc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80090fe:	2b00      	cmp	r3, #0
 8009100:	f47f aaee 	bne.w	80086e0 <_dtoa_r+0x90>
 8009104:	4b12      	ldr	r3, [pc, #72]	; (8009150 <_dtoa_r+0xb00>)
 8009106:	f7ff bb0b 	b.w	8008720 <_dtoa_r+0xd0>
 800910a:	f1ba 0f00 	cmp.w	sl, #0
 800910e:	dc03      	bgt.n	8009118 <_dtoa_r+0xac8>
 8009110:	9b07      	ldr	r3, [sp, #28]
 8009112:	2b02      	cmp	r3, #2
 8009114:	f73f aec7 	bgt.w	8008ea6 <_dtoa_r+0x856>
 8009118:	f8dd 8000 	ldr.w	r8, [sp]
 800911c:	4621      	mov	r1, r4
 800911e:	4628      	mov	r0, r5
 8009120:	f7ff fa08 	bl	8008534 <quorem>
 8009124:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009128:	f808 3b01 	strb.w	r3, [r8], #1
 800912c:	9a00      	ldr	r2, [sp, #0]
 800912e:	eba8 0202 	sub.w	r2, r8, r2
 8009132:	4592      	cmp	sl, r2
 8009134:	ddb7      	ble.n	80090a6 <_dtoa_r+0xa56>
 8009136:	4629      	mov	r1, r5
 8009138:	2300      	movs	r3, #0
 800913a:	220a      	movs	r2, #10
 800913c:	4630      	mov	r0, r6
 800913e:	f000 f885 	bl	800924c <__multadd>
 8009142:	4605      	mov	r5, r0
 8009144:	e7ea      	b.n	800911c <_dtoa_r+0xacc>
 8009146:	bf00      	nop
 8009148:	0800aae8 	.word	0x0800aae8
 800914c:	0800a940 	.word	0x0800a940
 8009150:	0800aa65 	.word	0x0800aa65

08009154 <_localeconv_r>:
 8009154:	4800      	ldr	r0, [pc, #0]	; (8009158 <_localeconv_r+0x4>)
 8009156:	4770      	bx	lr
 8009158:	2000017c 	.word	0x2000017c

0800915c <malloc>:
 800915c:	4b02      	ldr	r3, [pc, #8]	; (8009168 <malloc+0xc>)
 800915e:	4601      	mov	r1, r0
 8009160:	6818      	ldr	r0, [r3, #0]
 8009162:	f000 bbef 	b.w	8009944 <_malloc_r>
 8009166:	bf00      	nop
 8009168:	20000028 	.word	0x20000028

0800916c <memcpy>:
 800916c:	440a      	add	r2, r1
 800916e:	4291      	cmp	r1, r2
 8009170:	f100 33ff 	add.w	r3, r0, #4294967295
 8009174:	d100      	bne.n	8009178 <memcpy+0xc>
 8009176:	4770      	bx	lr
 8009178:	b510      	push	{r4, lr}
 800917a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800917e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009182:	4291      	cmp	r1, r2
 8009184:	d1f9      	bne.n	800917a <memcpy+0xe>
 8009186:	bd10      	pop	{r4, pc}

08009188 <_Balloc>:
 8009188:	b570      	push	{r4, r5, r6, lr}
 800918a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800918c:	4604      	mov	r4, r0
 800918e:	460d      	mov	r5, r1
 8009190:	b976      	cbnz	r6, 80091b0 <_Balloc+0x28>
 8009192:	2010      	movs	r0, #16
 8009194:	f7ff ffe2 	bl	800915c <malloc>
 8009198:	4602      	mov	r2, r0
 800919a:	6260      	str	r0, [r4, #36]	; 0x24
 800919c:	b920      	cbnz	r0, 80091a8 <_Balloc+0x20>
 800919e:	4b18      	ldr	r3, [pc, #96]	; (8009200 <_Balloc+0x78>)
 80091a0:	4818      	ldr	r0, [pc, #96]	; (8009204 <_Balloc+0x7c>)
 80091a2:	2166      	movs	r1, #102	; 0x66
 80091a4:	f000 fd94 	bl	8009cd0 <__assert_func>
 80091a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80091ac:	6006      	str	r6, [r0, #0]
 80091ae:	60c6      	str	r6, [r0, #12]
 80091b0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80091b2:	68f3      	ldr	r3, [r6, #12]
 80091b4:	b183      	cbz	r3, 80091d8 <_Balloc+0x50>
 80091b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80091b8:	68db      	ldr	r3, [r3, #12]
 80091ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80091be:	b9b8      	cbnz	r0, 80091f0 <_Balloc+0x68>
 80091c0:	2101      	movs	r1, #1
 80091c2:	fa01 f605 	lsl.w	r6, r1, r5
 80091c6:	1d72      	adds	r2, r6, #5
 80091c8:	0092      	lsls	r2, r2, #2
 80091ca:	4620      	mov	r0, r4
 80091cc:	f000 fb5a 	bl	8009884 <_calloc_r>
 80091d0:	b160      	cbz	r0, 80091ec <_Balloc+0x64>
 80091d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80091d6:	e00e      	b.n	80091f6 <_Balloc+0x6e>
 80091d8:	2221      	movs	r2, #33	; 0x21
 80091da:	2104      	movs	r1, #4
 80091dc:	4620      	mov	r0, r4
 80091de:	f000 fb51 	bl	8009884 <_calloc_r>
 80091e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80091e4:	60f0      	str	r0, [r6, #12]
 80091e6:	68db      	ldr	r3, [r3, #12]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d1e4      	bne.n	80091b6 <_Balloc+0x2e>
 80091ec:	2000      	movs	r0, #0
 80091ee:	bd70      	pop	{r4, r5, r6, pc}
 80091f0:	6802      	ldr	r2, [r0, #0]
 80091f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80091f6:	2300      	movs	r3, #0
 80091f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80091fc:	e7f7      	b.n	80091ee <_Balloc+0x66>
 80091fe:	bf00      	nop
 8009200:	0800aa72 	.word	0x0800aa72
 8009204:	0800aaf9 	.word	0x0800aaf9

08009208 <_Bfree>:
 8009208:	b570      	push	{r4, r5, r6, lr}
 800920a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800920c:	4605      	mov	r5, r0
 800920e:	460c      	mov	r4, r1
 8009210:	b976      	cbnz	r6, 8009230 <_Bfree+0x28>
 8009212:	2010      	movs	r0, #16
 8009214:	f7ff ffa2 	bl	800915c <malloc>
 8009218:	4602      	mov	r2, r0
 800921a:	6268      	str	r0, [r5, #36]	; 0x24
 800921c:	b920      	cbnz	r0, 8009228 <_Bfree+0x20>
 800921e:	4b09      	ldr	r3, [pc, #36]	; (8009244 <_Bfree+0x3c>)
 8009220:	4809      	ldr	r0, [pc, #36]	; (8009248 <_Bfree+0x40>)
 8009222:	218a      	movs	r1, #138	; 0x8a
 8009224:	f000 fd54 	bl	8009cd0 <__assert_func>
 8009228:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800922c:	6006      	str	r6, [r0, #0]
 800922e:	60c6      	str	r6, [r0, #12]
 8009230:	b13c      	cbz	r4, 8009242 <_Bfree+0x3a>
 8009232:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009234:	6862      	ldr	r2, [r4, #4]
 8009236:	68db      	ldr	r3, [r3, #12]
 8009238:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800923c:	6021      	str	r1, [r4, #0]
 800923e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009242:	bd70      	pop	{r4, r5, r6, pc}
 8009244:	0800aa72 	.word	0x0800aa72
 8009248:	0800aaf9 	.word	0x0800aaf9

0800924c <__multadd>:
 800924c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009250:	690e      	ldr	r6, [r1, #16]
 8009252:	4607      	mov	r7, r0
 8009254:	4698      	mov	r8, r3
 8009256:	460c      	mov	r4, r1
 8009258:	f101 0014 	add.w	r0, r1, #20
 800925c:	2300      	movs	r3, #0
 800925e:	6805      	ldr	r5, [r0, #0]
 8009260:	b2a9      	uxth	r1, r5
 8009262:	fb02 8101 	mla	r1, r2, r1, r8
 8009266:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800926a:	0c2d      	lsrs	r5, r5, #16
 800926c:	fb02 c505 	mla	r5, r2, r5, ip
 8009270:	b289      	uxth	r1, r1
 8009272:	3301      	adds	r3, #1
 8009274:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009278:	429e      	cmp	r6, r3
 800927a:	f840 1b04 	str.w	r1, [r0], #4
 800927e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8009282:	dcec      	bgt.n	800925e <__multadd+0x12>
 8009284:	f1b8 0f00 	cmp.w	r8, #0
 8009288:	d022      	beq.n	80092d0 <__multadd+0x84>
 800928a:	68a3      	ldr	r3, [r4, #8]
 800928c:	42b3      	cmp	r3, r6
 800928e:	dc19      	bgt.n	80092c4 <__multadd+0x78>
 8009290:	6861      	ldr	r1, [r4, #4]
 8009292:	4638      	mov	r0, r7
 8009294:	3101      	adds	r1, #1
 8009296:	f7ff ff77 	bl	8009188 <_Balloc>
 800929a:	4605      	mov	r5, r0
 800929c:	b928      	cbnz	r0, 80092aa <__multadd+0x5e>
 800929e:	4602      	mov	r2, r0
 80092a0:	4b0d      	ldr	r3, [pc, #52]	; (80092d8 <__multadd+0x8c>)
 80092a2:	480e      	ldr	r0, [pc, #56]	; (80092dc <__multadd+0x90>)
 80092a4:	21b5      	movs	r1, #181	; 0xb5
 80092a6:	f000 fd13 	bl	8009cd0 <__assert_func>
 80092aa:	6922      	ldr	r2, [r4, #16]
 80092ac:	3202      	adds	r2, #2
 80092ae:	f104 010c 	add.w	r1, r4, #12
 80092b2:	0092      	lsls	r2, r2, #2
 80092b4:	300c      	adds	r0, #12
 80092b6:	f7ff ff59 	bl	800916c <memcpy>
 80092ba:	4621      	mov	r1, r4
 80092bc:	4638      	mov	r0, r7
 80092be:	f7ff ffa3 	bl	8009208 <_Bfree>
 80092c2:	462c      	mov	r4, r5
 80092c4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80092c8:	3601      	adds	r6, #1
 80092ca:	f8c3 8014 	str.w	r8, [r3, #20]
 80092ce:	6126      	str	r6, [r4, #16]
 80092d0:	4620      	mov	r0, r4
 80092d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092d6:	bf00      	nop
 80092d8:	0800aae8 	.word	0x0800aae8
 80092dc:	0800aaf9 	.word	0x0800aaf9

080092e0 <__hi0bits>:
 80092e0:	0c03      	lsrs	r3, r0, #16
 80092e2:	041b      	lsls	r3, r3, #16
 80092e4:	b9d3      	cbnz	r3, 800931c <__hi0bits+0x3c>
 80092e6:	0400      	lsls	r0, r0, #16
 80092e8:	2310      	movs	r3, #16
 80092ea:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80092ee:	bf04      	itt	eq
 80092f0:	0200      	lsleq	r0, r0, #8
 80092f2:	3308      	addeq	r3, #8
 80092f4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80092f8:	bf04      	itt	eq
 80092fa:	0100      	lsleq	r0, r0, #4
 80092fc:	3304      	addeq	r3, #4
 80092fe:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009302:	bf04      	itt	eq
 8009304:	0080      	lsleq	r0, r0, #2
 8009306:	3302      	addeq	r3, #2
 8009308:	2800      	cmp	r0, #0
 800930a:	db05      	blt.n	8009318 <__hi0bits+0x38>
 800930c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009310:	f103 0301 	add.w	r3, r3, #1
 8009314:	bf08      	it	eq
 8009316:	2320      	moveq	r3, #32
 8009318:	4618      	mov	r0, r3
 800931a:	4770      	bx	lr
 800931c:	2300      	movs	r3, #0
 800931e:	e7e4      	b.n	80092ea <__hi0bits+0xa>

08009320 <__lo0bits>:
 8009320:	6803      	ldr	r3, [r0, #0]
 8009322:	f013 0207 	ands.w	r2, r3, #7
 8009326:	4601      	mov	r1, r0
 8009328:	d00b      	beq.n	8009342 <__lo0bits+0x22>
 800932a:	07da      	lsls	r2, r3, #31
 800932c:	d424      	bmi.n	8009378 <__lo0bits+0x58>
 800932e:	0798      	lsls	r0, r3, #30
 8009330:	bf49      	itett	mi
 8009332:	085b      	lsrmi	r3, r3, #1
 8009334:	089b      	lsrpl	r3, r3, #2
 8009336:	2001      	movmi	r0, #1
 8009338:	600b      	strmi	r3, [r1, #0]
 800933a:	bf5c      	itt	pl
 800933c:	600b      	strpl	r3, [r1, #0]
 800933e:	2002      	movpl	r0, #2
 8009340:	4770      	bx	lr
 8009342:	b298      	uxth	r0, r3
 8009344:	b9b0      	cbnz	r0, 8009374 <__lo0bits+0x54>
 8009346:	0c1b      	lsrs	r3, r3, #16
 8009348:	2010      	movs	r0, #16
 800934a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800934e:	bf04      	itt	eq
 8009350:	0a1b      	lsreq	r3, r3, #8
 8009352:	3008      	addeq	r0, #8
 8009354:	071a      	lsls	r2, r3, #28
 8009356:	bf04      	itt	eq
 8009358:	091b      	lsreq	r3, r3, #4
 800935a:	3004      	addeq	r0, #4
 800935c:	079a      	lsls	r2, r3, #30
 800935e:	bf04      	itt	eq
 8009360:	089b      	lsreq	r3, r3, #2
 8009362:	3002      	addeq	r0, #2
 8009364:	07da      	lsls	r2, r3, #31
 8009366:	d403      	bmi.n	8009370 <__lo0bits+0x50>
 8009368:	085b      	lsrs	r3, r3, #1
 800936a:	f100 0001 	add.w	r0, r0, #1
 800936e:	d005      	beq.n	800937c <__lo0bits+0x5c>
 8009370:	600b      	str	r3, [r1, #0]
 8009372:	4770      	bx	lr
 8009374:	4610      	mov	r0, r2
 8009376:	e7e8      	b.n	800934a <__lo0bits+0x2a>
 8009378:	2000      	movs	r0, #0
 800937a:	4770      	bx	lr
 800937c:	2020      	movs	r0, #32
 800937e:	4770      	bx	lr

08009380 <__i2b>:
 8009380:	b510      	push	{r4, lr}
 8009382:	460c      	mov	r4, r1
 8009384:	2101      	movs	r1, #1
 8009386:	f7ff feff 	bl	8009188 <_Balloc>
 800938a:	4602      	mov	r2, r0
 800938c:	b928      	cbnz	r0, 800939a <__i2b+0x1a>
 800938e:	4b05      	ldr	r3, [pc, #20]	; (80093a4 <__i2b+0x24>)
 8009390:	4805      	ldr	r0, [pc, #20]	; (80093a8 <__i2b+0x28>)
 8009392:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009396:	f000 fc9b 	bl	8009cd0 <__assert_func>
 800939a:	2301      	movs	r3, #1
 800939c:	6144      	str	r4, [r0, #20]
 800939e:	6103      	str	r3, [r0, #16]
 80093a0:	bd10      	pop	{r4, pc}
 80093a2:	bf00      	nop
 80093a4:	0800aae8 	.word	0x0800aae8
 80093a8:	0800aaf9 	.word	0x0800aaf9

080093ac <__multiply>:
 80093ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093b0:	4614      	mov	r4, r2
 80093b2:	690a      	ldr	r2, [r1, #16]
 80093b4:	6923      	ldr	r3, [r4, #16]
 80093b6:	429a      	cmp	r2, r3
 80093b8:	bfb8      	it	lt
 80093ba:	460b      	movlt	r3, r1
 80093bc:	460d      	mov	r5, r1
 80093be:	bfbc      	itt	lt
 80093c0:	4625      	movlt	r5, r4
 80093c2:	461c      	movlt	r4, r3
 80093c4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80093c8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80093cc:	68ab      	ldr	r3, [r5, #8]
 80093ce:	6869      	ldr	r1, [r5, #4]
 80093d0:	eb0a 0709 	add.w	r7, sl, r9
 80093d4:	42bb      	cmp	r3, r7
 80093d6:	b085      	sub	sp, #20
 80093d8:	bfb8      	it	lt
 80093da:	3101      	addlt	r1, #1
 80093dc:	f7ff fed4 	bl	8009188 <_Balloc>
 80093e0:	b930      	cbnz	r0, 80093f0 <__multiply+0x44>
 80093e2:	4602      	mov	r2, r0
 80093e4:	4b42      	ldr	r3, [pc, #264]	; (80094f0 <__multiply+0x144>)
 80093e6:	4843      	ldr	r0, [pc, #268]	; (80094f4 <__multiply+0x148>)
 80093e8:	f240 115d 	movw	r1, #349	; 0x15d
 80093ec:	f000 fc70 	bl	8009cd0 <__assert_func>
 80093f0:	f100 0614 	add.w	r6, r0, #20
 80093f4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80093f8:	4633      	mov	r3, r6
 80093fa:	2200      	movs	r2, #0
 80093fc:	4543      	cmp	r3, r8
 80093fe:	d31e      	bcc.n	800943e <__multiply+0x92>
 8009400:	f105 0c14 	add.w	ip, r5, #20
 8009404:	f104 0314 	add.w	r3, r4, #20
 8009408:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800940c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009410:	9202      	str	r2, [sp, #8]
 8009412:	ebac 0205 	sub.w	r2, ip, r5
 8009416:	3a15      	subs	r2, #21
 8009418:	f022 0203 	bic.w	r2, r2, #3
 800941c:	3204      	adds	r2, #4
 800941e:	f105 0115 	add.w	r1, r5, #21
 8009422:	458c      	cmp	ip, r1
 8009424:	bf38      	it	cc
 8009426:	2204      	movcc	r2, #4
 8009428:	9201      	str	r2, [sp, #4]
 800942a:	9a02      	ldr	r2, [sp, #8]
 800942c:	9303      	str	r3, [sp, #12]
 800942e:	429a      	cmp	r2, r3
 8009430:	d808      	bhi.n	8009444 <__multiply+0x98>
 8009432:	2f00      	cmp	r7, #0
 8009434:	dc55      	bgt.n	80094e2 <__multiply+0x136>
 8009436:	6107      	str	r7, [r0, #16]
 8009438:	b005      	add	sp, #20
 800943a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800943e:	f843 2b04 	str.w	r2, [r3], #4
 8009442:	e7db      	b.n	80093fc <__multiply+0x50>
 8009444:	f8b3 a000 	ldrh.w	sl, [r3]
 8009448:	f1ba 0f00 	cmp.w	sl, #0
 800944c:	d020      	beq.n	8009490 <__multiply+0xe4>
 800944e:	f105 0e14 	add.w	lr, r5, #20
 8009452:	46b1      	mov	r9, r6
 8009454:	2200      	movs	r2, #0
 8009456:	f85e 4b04 	ldr.w	r4, [lr], #4
 800945a:	f8d9 b000 	ldr.w	fp, [r9]
 800945e:	b2a1      	uxth	r1, r4
 8009460:	fa1f fb8b 	uxth.w	fp, fp
 8009464:	fb0a b101 	mla	r1, sl, r1, fp
 8009468:	4411      	add	r1, r2
 800946a:	f8d9 2000 	ldr.w	r2, [r9]
 800946e:	0c24      	lsrs	r4, r4, #16
 8009470:	0c12      	lsrs	r2, r2, #16
 8009472:	fb0a 2404 	mla	r4, sl, r4, r2
 8009476:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800947a:	b289      	uxth	r1, r1
 800947c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009480:	45f4      	cmp	ip, lr
 8009482:	f849 1b04 	str.w	r1, [r9], #4
 8009486:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800948a:	d8e4      	bhi.n	8009456 <__multiply+0xaa>
 800948c:	9901      	ldr	r1, [sp, #4]
 800948e:	5072      	str	r2, [r6, r1]
 8009490:	9a03      	ldr	r2, [sp, #12]
 8009492:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009496:	3304      	adds	r3, #4
 8009498:	f1b9 0f00 	cmp.w	r9, #0
 800949c:	d01f      	beq.n	80094de <__multiply+0x132>
 800949e:	6834      	ldr	r4, [r6, #0]
 80094a0:	f105 0114 	add.w	r1, r5, #20
 80094a4:	46b6      	mov	lr, r6
 80094a6:	f04f 0a00 	mov.w	sl, #0
 80094aa:	880a      	ldrh	r2, [r1, #0]
 80094ac:	f8be b002 	ldrh.w	fp, [lr, #2]
 80094b0:	fb09 b202 	mla	r2, r9, r2, fp
 80094b4:	4492      	add	sl, r2
 80094b6:	b2a4      	uxth	r4, r4
 80094b8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80094bc:	f84e 4b04 	str.w	r4, [lr], #4
 80094c0:	f851 4b04 	ldr.w	r4, [r1], #4
 80094c4:	f8be 2000 	ldrh.w	r2, [lr]
 80094c8:	0c24      	lsrs	r4, r4, #16
 80094ca:	fb09 2404 	mla	r4, r9, r4, r2
 80094ce:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80094d2:	458c      	cmp	ip, r1
 80094d4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80094d8:	d8e7      	bhi.n	80094aa <__multiply+0xfe>
 80094da:	9a01      	ldr	r2, [sp, #4]
 80094dc:	50b4      	str	r4, [r6, r2]
 80094de:	3604      	adds	r6, #4
 80094e0:	e7a3      	b.n	800942a <__multiply+0x7e>
 80094e2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d1a5      	bne.n	8009436 <__multiply+0x8a>
 80094ea:	3f01      	subs	r7, #1
 80094ec:	e7a1      	b.n	8009432 <__multiply+0x86>
 80094ee:	bf00      	nop
 80094f0:	0800aae8 	.word	0x0800aae8
 80094f4:	0800aaf9 	.word	0x0800aaf9

080094f8 <__pow5mult>:
 80094f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094fc:	4615      	mov	r5, r2
 80094fe:	f012 0203 	ands.w	r2, r2, #3
 8009502:	4606      	mov	r6, r0
 8009504:	460f      	mov	r7, r1
 8009506:	d007      	beq.n	8009518 <__pow5mult+0x20>
 8009508:	4c25      	ldr	r4, [pc, #148]	; (80095a0 <__pow5mult+0xa8>)
 800950a:	3a01      	subs	r2, #1
 800950c:	2300      	movs	r3, #0
 800950e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009512:	f7ff fe9b 	bl	800924c <__multadd>
 8009516:	4607      	mov	r7, r0
 8009518:	10ad      	asrs	r5, r5, #2
 800951a:	d03d      	beq.n	8009598 <__pow5mult+0xa0>
 800951c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800951e:	b97c      	cbnz	r4, 8009540 <__pow5mult+0x48>
 8009520:	2010      	movs	r0, #16
 8009522:	f7ff fe1b 	bl	800915c <malloc>
 8009526:	4602      	mov	r2, r0
 8009528:	6270      	str	r0, [r6, #36]	; 0x24
 800952a:	b928      	cbnz	r0, 8009538 <__pow5mult+0x40>
 800952c:	4b1d      	ldr	r3, [pc, #116]	; (80095a4 <__pow5mult+0xac>)
 800952e:	481e      	ldr	r0, [pc, #120]	; (80095a8 <__pow5mult+0xb0>)
 8009530:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009534:	f000 fbcc 	bl	8009cd0 <__assert_func>
 8009538:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800953c:	6004      	str	r4, [r0, #0]
 800953e:	60c4      	str	r4, [r0, #12]
 8009540:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009544:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009548:	b94c      	cbnz	r4, 800955e <__pow5mult+0x66>
 800954a:	f240 2171 	movw	r1, #625	; 0x271
 800954e:	4630      	mov	r0, r6
 8009550:	f7ff ff16 	bl	8009380 <__i2b>
 8009554:	2300      	movs	r3, #0
 8009556:	f8c8 0008 	str.w	r0, [r8, #8]
 800955a:	4604      	mov	r4, r0
 800955c:	6003      	str	r3, [r0, #0]
 800955e:	f04f 0900 	mov.w	r9, #0
 8009562:	07eb      	lsls	r3, r5, #31
 8009564:	d50a      	bpl.n	800957c <__pow5mult+0x84>
 8009566:	4639      	mov	r1, r7
 8009568:	4622      	mov	r2, r4
 800956a:	4630      	mov	r0, r6
 800956c:	f7ff ff1e 	bl	80093ac <__multiply>
 8009570:	4639      	mov	r1, r7
 8009572:	4680      	mov	r8, r0
 8009574:	4630      	mov	r0, r6
 8009576:	f7ff fe47 	bl	8009208 <_Bfree>
 800957a:	4647      	mov	r7, r8
 800957c:	106d      	asrs	r5, r5, #1
 800957e:	d00b      	beq.n	8009598 <__pow5mult+0xa0>
 8009580:	6820      	ldr	r0, [r4, #0]
 8009582:	b938      	cbnz	r0, 8009594 <__pow5mult+0x9c>
 8009584:	4622      	mov	r2, r4
 8009586:	4621      	mov	r1, r4
 8009588:	4630      	mov	r0, r6
 800958a:	f7ff ff0f 	bl	80093ac <__multiply>
 800958e:	6020      	str	r0, [r4, #0]
 8009590:	f8c0 9000 	str.w	r9, [r0]
 8009594:	4604      	mov	r4, r0
 8009596:	e7e4      	b.n	8009562 <__pow5mult+0x6a>
 8009598:	4638      	mov	r0, r7
 800959a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800959e:	bf00      	nop
 80095a0:	0800ac50 	.word	0x0800ac50
 80095a4:	0800aa72 	.word	0x0800aa72
 80095a8:	0800aaf9 	.word	0x0800aaf9

080095ac <__lshift>:
 80095ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095b0:	460c      	mov	r4, r1
 80095b2:	6849      	ldr	r1, [r1, #4]
 80095b4:	6923      	ldr	r3, [r4, #16]
 80095b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80095ba:	68a3      	ldr	r3, [r4, #8]
 80095bc:	4607      	mov	r7, r0
 80095be:	4691      	mov	r9, r2
 80095c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80095c4:	f108 0601 	add.w	r6, r8, #1
 80095c8:	42b3      	cmp	r3, r6
 80095ca:	db0b      	blt.n	80095e4 <__lshift+0x38>
 80095cc:	4638      	mov	r0, r7
 80095ce:	f7ff fddb 	bl	8009188 <_Balloc>
 80095d2:	4605      	mov	r5, r0
 80095d4:	b948      	cbnz	r0, 80095ea <__lshift+0x3e>
 80095d6:	4602      	mov	r2, r0
 80095d8:	4b28      	ldr	r3, [pc, #160]	; (800967c <__lshift+0xd0>)
 80095da:	4829      	ldr	r0, [pc, #164]	; (8009680 <__lshift+0xd4>)
 80095dc:	f240 11d9 	movw	r1, #473	; 0x1d9
 80095e0:	f000 fb76 	bl	8009cd0 <__assert_func>
 80095e4:	3101      	adds	r1, #1
 80095e6:	005b      	lsls	r3, r3, #1
 80095e8:	e7ee      	b.n	80095c8 <__lshift+0x1c>
 80095ea:	2300      	movs	r3, #0
 80095ec:	f100 0114 	add.w	r1, r0, #20
 80095f0:	f100 0210 	add.w	r2, r0, #16
 80095f4:	4618      	mov	r0, r3
 80095f6:	4553      	cmp	r3, sl
 80095f8:	db33      	blt.n	8009662 <__lshift+0xb6>
 80095fa:	6920      	ldr	r0, [r4, #16]
 80095fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009600:	f104 0314 	add.w	r3, r4, #20
 8009604:	f019 091f 	ands.w	r9, r9, #31
 8009608:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800960c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009610:	d02b      	beq.n	800966a <__lshift+0xbe>
 8009612:	f1c9 0e20 	rsb	lr, r9, #32
 8009616:	468a      	mov	sl, r1
 8009618:	2200      	movs	r2, #0
 800961a:	6818      	ldr	r0, [r3, #0]
 800961c:	fa00 f009 	lsl.w	r0, r0, r9
 8009620:	4302      	orrs	r2, r0
 8009622:	f84a 2b04 	str.w	r2, [sl], #4
 8009626:	f853 2b04 	ldr.w	r2, [r3], #4
 800962a:	459c      	cmp	ip, r3
 800962c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009630:	d8f3      	bhi.n	800961a <__lshift+0x6e>
 8009632:	ebac 0304 	sub.w	r3, ip, r4
 8009636:	3b15      	subs	r3, #21
 8009638:	f023 0303 	bic.w	r3, r3, #3
 800963c:	3304      	adds	r3, #4
 800963e:	f104 0015 	add.w	r0, r4, #21
 8009642:	4584      	cmp	ip, r0
 8009644:	bf38      	it	cc
 8009646:	2304      	movcc	r3, #4
 8009648:	50ca      	str	r2, [r1, r3]
 800964a:	b10a      	cbz	r2, 8009650 <__lshift+0xa4>
 800964c:	f108 0602 	add.w	r6, r8, #2
 8009650:	3e01      	subs	r6, #1
 8009652:	4638      	mov	r0, r7
 8009654:	612e      	str	r6, [r5, #16]
 8009656:	4621      	mov	r1, r4
 8009658:	f7ff fdd6 	bl	8009208 <_Bfree>
 800965c:	4628      	mov	r0, r5
 800965e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009662:	f842 0f04 	str.w	r0, [r2, #4]!
 8009666:	3301      	adds	r3, #1
 8009668:	e7c5      	b.n	80095f6 <__lshift+0x4a>
 800966a:	3904      	subs	r1, #4
 800966c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009670:	f841 2f04 	str.w	r2, [r1, #4]!
 8009674:	459c      	cmp	ip, r3
 8009676:	d8f9      	bhi.n	800966c <__lshift+0xc0>
 8009678:	e7ea      	b.n	8009650 <__lshift+0xa4>
 800967a:	bf00      	nop
 800967c:	0800aae8 	.word	0x0800aae8
 8009680:	0800aaf9 	.word	0x0800aaf9

08009684 <__mcmp>:
 8009684:	b530      	push	{r4, r5, lr}
 8009686:	6902      	ldr	r2, [r0, #16]
 8009688:	690c      	ldr	r4, [r1, #16]
 800968a:	1b12      	subs	r2, r2, r4
 800968c:	d10e      	bne.n	80096ac <__mcmp+0x28>
 800968e:	f100 0314 	add.w	r3, r0, #20
 8009692:	3114      	adds	r1, #20
 8009694:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009698:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800969c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80096a0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80096a4:	42a5      	cmp	r5, r4
 80096a6:	d003      	beq.n	80096b0 <__mcmp+0x2c>
 80096a8:	d305      	bcc.n	80096b6 <__mcmp+0x32>
 80096aa:	2201      	movs	r2, #1
 80096ac:	4610      	mov	r0, r2
 80096ae:	bd30      	pop	{r4, r5, pc}
 80096b0:	4283      	cmp	r3, r0
 80096b2:	d3f3      	bcc.n	800969c <__mcmp+0x18>
 80096b4:	e7fa      	b.n	80096ac <__mcmp+0x28>
 80096b6:	f04f 32ff 	mov.w	r2, #4294967295
 80096ba:	e7f7      	b.n	80096ac <__mcmp+0x28>

080096bc <__mdiff>:
 80096bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096c0:	460c      	mov	r4, r1
 80096c2:	4606      	mov	r6, r0
 80096c4:	4611      	mov	r1, r2
 80096c6:	4620      	mov	r0, r4
 80096c8:	4617      	mov	r7, r2
 80096ca:	f7ff ffdb 	bl	8009684 <__mcmp>
 80096ce:	1e05      	subs	r5, r0, #0
 80096d0:	d110      	bne.n	80096f4 <__mdiff+0x38>
 80096d2:	4629      	mov	r1, r5
 80096d4:	4630      	mov	r0, r6
 80096d6:	f7ff fd57 	bl	8009188 <_Balloc>
 80096da:	b930      	cbnz	r0, 80096ea <__mdiff+0x2e>
 80096dc:	4b39      	ldr	r3, [pc, #228]	; (80097c4 <__mdiff+0x108>)
 80096de:	4602      	mov	r2, r0
 80096e0:	f240 2132 	movw	r1, #562	; 0x232
 80096e4:	4838      	ldr	r0, [pc, #224]	; (80097c8 <__mdiff+0x10c>)
 80096e6:	f000 faf3 	bl	8009cd0 <__assert_func>
 80096ea:	2301      	movs	r3, #1
 80096ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80096f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096f4:	bfa4      	itt	ge
 80096f6:	463b      	movge	r3, r7
 80096f8:	4627      	movge	r7, r4
 80096fa:	4630      	mov	r0, r6
 80096fc:	6879      	ldr	r1, [r7, #4]
 80096fe:	bfa6      	itte	ge
 8009700:	461c      	movge	r4, r3
 8009702:	2500      	movge	r5, #0
 8009704:	2501      	movlt	r5, #1
 8009706:	f7ff fd3f 	bl	8009188 <_Balloc>
 800970a:	b920      	cbnz	r0, 8009716 <__mdiff+0x5a>
 800970c:	4b2d      	ldr	r3, [pc, #180]	; (80097c4 <__mdiff+0x108>)
 800970e:	4602      	mov	r2, r0
 8009710:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009714:	e7e6      	b.n	80096e4 <__mdiff+0x28>
 8009716:	693e      	ldr	r6, [r7, #16]
 8009718:	60c5      	str	r5, [r0, #12]
 800971a:	6925      	ldr	r5, [r4, #16]
 800971c:	f107 0114 	add.w	r1, r7, #20
 8009720:	f104 0914 	add.w	r9, r4, #20
 8009724:	f100 0e14 	add.w	lr, r0, #20
 8009728:	f107 0210 	add.w	r2, r7, #16
 800972c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8009730:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8009734:	46f2      	mov	sl, lr
 8009736:	2700      	movs	r7, #0
 8009738:	f859 3b04 	ldr.w	r3, [r9], #4
 800973c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009740:	fa1f f883 	uxth.w	r8, r3
 8009744:	fa17 f78b 	uxtah	r7, r7, fp
 8009748:	0c1b      	lsrs	r3, r3, #16
 800974a:	eba7 0808 	sub.w	r8, r7, r8
 800974e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009752:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009756:	fa1f f888 	uxth.w	r8, r8
 800975a:	141f      	asrs	r7, r3, #16
 800975c:	454d      	cmp	r5, r9
 800975e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009762:	f84a 3b04 	str.w	r3, [sl], #4
 8009766:	d8e7      	bhi.n	8009738 <__mdiff+0x7c>
 8009768:	1b2b      	subs	r3, r5, r4
 800976a:	3b15      	subs	r3, #21
 800976c:	f023 0303 	bic.w	r3, r3, #3
 8009770:	3304      	adds	r3, #4
 8009772:	3415      	adds	r4, #21
 8009774:	42a5      	cmp	r5, r4
 8009776:	bf38      	it	cc
 8009778:	2304      	movcc	r3, #4
 800977a:	4419      	add	r1, r3
 800977c:	4473      	add	r3, lr
 800977e:	469e      	mov	lr, r3
 8009780:	460d      	mov	r5, r1
 8009782:	4565      	cmp	r5, ip
 8009784:	d30e      	bcc.n	80097a4 <__mdiff+0xe8>
 8009786:	f10c 0203 	add.w	r2, ip, #3
 800978a:	1a52      	subs	r2, r2, r1
 800978c:	f022 0203 	bic.w	r2, r2, #3
 8009790:	3903      	subs	r1, #3
 8009792:	458c      	cmp	ip, r1
 8009794:	bf38      	it	cc
 8009796:	2200      	movcc	r2, #0
 8009798:	441a      	add	r2, r3
 800979a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800979e:	b17b      	cbz	r3, 80097c0 <__mdiff+0x104>
 80097a0:	6106      	str	r6, [r0, #16]
 80097a2:	e7a5      	b.n	80096f0 <__mdiff+0x34>
 80097a4:	f855 8b04 	ldr.w	r8, [r5], #4
 80097a8:	fa17 f488 	uxtah	r4, r7, r8
 80097ac:	1422      	asrs	r2, r4, #16
 80097ae:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80097b2:	b2a4      	uxth	r4, r4
 80097b4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80097b8:	f84e 4b04 	str.w	r4, [lr], #4
 80097bc:	1417      	asrs	r7, r2, #16
 80097be:	e7e0      	b.n	8009782 <__mdiff+0xc6>
 80097c0:	3e01      	subs	r6, #1
 80097c2:	e7ea      	b.n	800979a <__mdiff+0xde>
 80097c4:	0800aae8 	.word	0x0800aae8
 80097c8:	0800aaf9 	.word	0x0800aaf9

080097cc <__d2b>:
 80097cc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80097d0:	4689      	mov	r9, r1
 80097d2:	2101      	movs	r1, #1
 80097d4:	ec57 6b10 	vmov	r6, r7, d0
 80097d8:	4690      	mov	r8, r2
 80097da:	f7ff fcd5 	bl	8009188 <_Balloc>
 80097de:	4604      	mov	r4, r0
 80097e0:	b930      	cbnz	r0, 80097f0 <__d2b+0x24>
 80097e2:	4602      	mov	r2, r0
 80097e4:	4b25      	ldr	r3, [pc, #148]	; (800987c <__d2b+0xb0>)
 80097e6:	4826      	ldr	r0, [pc, #152]	; (8009880 <__d2b+0xb4>)
 80097e8:	f240 310a 	movw	r1, #778	; 0x30a
 80097ec:	f000 fa70 	bl	8009cd0 <__assert_func>
 80097f0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80097f4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80097f8:	bb35      	cbnz	r5, 8009848 <__d2b+0x7c>
 80097fa:	2e00      	cmp	r6, #0
 80097fc:	9301      	str	r3, [sp, #4]
 80097fe:	d028      	beq.n	8009852 <__d2b+0x86>
 8009800:	4668      	mov	r0, sp
 8009802:	9600      	str	r6, [sp, #0]
 8009804:	f7ff fd8c 	bl	8009320 <__lo0bits>
 8009808:	9900      	ldr	r1, [sp, #0]
 800980a:	b300      	cbz	r0, 800984e <__d2b+0x82>
 800980c:	9a01      	ldr	r2, [sp, #4]
 800980e:	f1c0 0320 	rsb	r3, r0, #32
 8009812:	fa02 f303 	lsl.w	r3, r2, r3
 8009816:	430b      	orrs	r3, r1
 8009818:	40c2      	lsrs	r2, r0
 800981a:	6163      	str	r3, [r4, #20]
 800981c:	9201      	str	r2, [sp, #4]
 800981e:	9b01      	ldr	r3, [sp, #4]
 8009820:	61a3      	str	r3, [r4, #24]
 8009822:	2b00      	cmp	r3, #0
 8009824:	bf14      	ite	ne
 8009826:	2202      	movne	r2, #2
 8009828:	2201      	moveq	r2, #1
 800982a:	6122      	str	r2, [r4, #16]
 800982c:	b1d5      	cbz	r5, 8009864 <__d2b+0x98>
 800982e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009832:	4405      	add	r5, r0
 8009834:	f8c9 5000 	str.w	r5, [r9]
 8009838:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800983c:	f8c8 0000 	str.w	r0, [r8]
 8009840:	4620      	mov	r0, r4
 8009842:	b003      	add	sp, #12
 8009844:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009848:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800984c:	e7d5      	b.n	80097fa <__d2b+0x2e>
 800984e:	6161      	str	r1, [r4, #20]
 8009850:	e7e5      	b.n	800981e <__d2b+0x52>
 8009852:	a801      	add	r0, sp, #4
 8009854:	f7ff fd64 	bl	8009320 <__lo0bits>
 8009858:	9b01      	ldr	r3, [sp, #4]
 800985a:	6163      	str	r3, [r4, #20]
 800985c:	2201      	movs	r2, #1
 800985e:	6122      	str	r2, [r4, #16]
 8009860:	3020      	adds	r0, #32
 8009862:	e7e3      	b.n	800982c <__d2b+0x60>
 8009864:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009868:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800986c:	f8c9 0000 	str.w	r0, [r9]
 8009870:	6918      	ldr	r0, [r3, #16]
 8009872:	f7ff fd35 	bl	80092e0 <__hi0bits>
 8009876:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800987a:	e7df      	b.n	800983c <__d2b+0x70>
 800987c:	0800aae8 	.word	0x0800aae8
 8009880:	0800aaf9 	.word	0x0800aaf9

08009884 <_calloc_r>:
 8009884:	b513      	push	{r0, r1, r4, lr}
 8009886:	434a      	muls	r2, r1
 8009888:	4611      	mov	r1, r2
 800988a:	9201      	str	r2, [sp, #4]
 800988c:	f000 f85a 	bl	8009944 <_malloc_r>
 8009890:	4604      	mov	r4, r0
 8009892:	b118      	cbz	r0, 800989c <_calloc_r+0x18>
 8009894:	9a01      	ldr	r2, [sp, #4]
 8009896:	2100      	movs	r1, #0
 8009898:	f7fe f940 	bl	8007b1c <memset>
 800989c:	4620      	mov	r0, r4
 800989e:	b002      	add	sp, #8
 80098a0:	bd10      	pop	{r4, pc}
	...

080098a4 <_free_r>:
 80098a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80098a6:	2900      	cmp	r1, #0
 80098a8:	d048      	beq.n	800993c <_free_r+0x98>
 80098aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098ae:	9001      	str	r0, [sp, #4]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	f1a1 0404 	sub.w	r4, r1, #4
 80098b6:	bfb8      	it	lt
 80098b8:	18e4      	addlt	r4, r4, r3
 80098ba:	f000 fa65 	bl	8009d88 <__malloc_lock>
 80098be:	4a20      	ldr	r2, [pc, #128]	; (8009940 <_free_r+0x9c>)
 80098c0:	9801      	ldr	r0, [sp, #4]
 80098c2:	6813      	ldr	r3, [r2, #0]
 80098c4:	4615      	mov	r5, r2
 80098c6:	b933      	cbnz	r3, 80098d6 <_free_r+0x32>
 80098c8:	6063      	str	r3, [r4, #4]
 80098ca:	6014      	str	r4, [r2, #0]
 80098cc:	b003      	add	sp, #12
 80098ce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80098d2:	f000 ba5f 	b.w	8009d94 <__malloc_unlock>
 80098d6:	42a3      	cmp	r3, r4
 80098d8:	d90b      	bls.n	80098f2 <_free_r+0x4e>
 80098da:	6821      	ldr	r1, [r4, #0]
 80098dc:	1862      	adds	r2, r4, r1
 80098de:	4293      	cmp	r3, r2
 80098e0:	bf04      	itt	eq
 80098e2:	681a      	ldreq	r2, [r3, #0]
 80098e4:	685b      	ldreq	r3, [r3, #4]
 80098e6:	6063      	str	r3, [r4, #4]
 80098e8:	bf04      	itt	eq
 80098ea:	1852      	addeq	r2, r2, r1
 80098ec:	6022      	streq	r2, [r4, #0]
 80098ee:	602c      	str	r4, [r5, #0]
 80098f0:	e7ec      	b.n	80098cc <_free_r+0x28>
 80098f2:	461a      	mov	r2, r3
 80098f4:	685b      	ldr	r3, [r3, #4]
 80098f6:	b10b      	cbz	r3, 80098fc <_free_r+0x58>
 80098f8:	42a3      	cmp	r3, r4
 80098fa:	d9fa      	bls.n	80098f2 <_free_r+0x4e>
 80098fc:	6811      	ldr	r1, [r2, #0]
 80098fe:	1855      	adds	r5, r2, r1
 8009900:	42a5      	cmp	r5, r4
 8009902:	d10b      	bne.n	800991c <_free_r+0x78>
 8009904:	6824      	ldr	r4, [r4, #0]
 8009906:	4421      	add	r1, r4
 8009908:	1854      	adds	r4, r2, r1
 800990a:	42a3      	cmp	r3, r4
 800990c:	6011      	str	r1, [r2, #0]
 800990e:	d1dd      	bne.n	80098cc <_free_r+0x28>
 8009910:	681c      	ldr	r4, [r3, #0]
 8009912:	685b      	ldr	r3, [r3, #4]
 8009914:	6053      	str	r3, [r2, #4]
 8009916:	4421      	add	r1, r4
 8009918:	6011      	str	r1, [r2, #0]
 800991a:	e7d7      	b.n	80098cc <_free_r+0x28>
 800991c:	d902      	bls.n	8009924 <_free_r+0x80>
 800991e:	230c      	movs	r3, #12
 8009920:	6003      	str	r3, [r0, #0]
 8009922:	e7d3      	b.n	80098cc <_free_r+0x28>
 8009924:	6825      	ldr	r5, [r4, #0]
 8009926:	1961      	adds	r1, r4, r5
 8009928:	428b      	cmp	r3, r1
 800992a:	bf04      	itt	eq
 800992c:	6819      	ldreq	r1, [r3, #0]
 800992e:	685b      	ldreq	r3, [r3, #4]
 8009930:	6063      	str	r3, [r4, #4]
 8009932:	bf04      	itt	eq
 8009934:	1949      	addeq	r1, r1, r5
 8009936:	6021      	streq	r1, [r4, #0]
 8009938:	6054      	str	r4, [r2, #4]
 800993a:	e7c7      	b.n	80098cc <_free_r+0x28>
 800993c:	b003      	add	sp, #12
 800993e:	bd30      	pop	{r4, r5, pc}
 8009940:	20000220 	.word	0x20000220

08009944 <_malloc_r>:
 8009944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009946:	1ccd      	adds	r5, r1, #3
 8009948:	f025 0503 	bic.w	r5, r5, #3
 800994c:	3508      	adds	r5, #8
 800994e:	2d0c      	cmp	r5, #12
 8009950:	bf38      	it	cc
 8009952:	250c      	movcc	r5, #12
 8009954:	2d00      	cmp	r5, #0
 8009956:	4606      	mov	r6, r0
 8009958:	db01      	blt.n	800995e <_malloc_r+0x1a>
 800995a:	42a9      	cmp	r1, r5
 800995c:	d903      	bls.n	8009966 <_malloc_r+0x22>
 800995e:	230c      	movs	r3, #12
 8009960:	6033      	str	r3, [r6, #0]
 8009962:	2000      	movs	r0, #0
 8009964:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009966:	f000 fa0f 	bl	8009d88 <__malloc_lock>
 800996a:	4921      	ldr	r1, [pc, #132]	; (80099f0 <_malloc_r+0xac>)
 800996c:	680a      	ldr	r2, [r1, #0]
 800996e:	4614      	mov	r4, r2
 8009970:	b99c      	cbnz	r4, 800999a <_malloc_r+0x56>
 8009972:	4f20      	ldr	r7, [pc, #128]	; (80099f4 <_malloc_r+0xb0>)
 8009974:	683b      	ldr	r3, [r7, #0]
 8009976:	b923      	cbnz	r3, 8009982 <_malloc_r+0x3e>
 8009978:	4621      	mov	r1, r4
 800997a:	4630      	mov	r0, r6
 800997c:	f000 f998 	bl	8009cb0 <_sbrk_r>
 8009980:	6038      	str	r0, [r7, #0]
 8009982:	4629      	mov	r1, r5
 8009984:	4630      	mov	r0, r6
 8009986:	f000 f993 	bl	8009cb0 <_sbrk_r>
 800998a:	1c43      	adds	r3, r0, #1
 800998c:	d123      	bne.n	80099d6 <_malloc_r+0x92>
 800998e:	230c      	movs	r3, #12
 8009990:	6033      	str	r3, [r6, #0]
 8009992:	4630      	mov	r0, r6
 8009994:	f000 f9fe 	bl	8009d94 <__malloc_unlock>
 8009998:	e7e3      	b.n	8009962 <_malloc_r+0x1e>
 800999a:	6823      	ldr	r3, [r4, #0]
 800999c:	1b5b      	subs	r3, r3, r5
 800999e:	d417      	bmi.n	80099d0 <_malloc_r+0x8c>
 80099a0:	2b0b      	cmp	r3, #11
 80099a2:	d903      	bls.n	80099ac <_malloc_r+0x68>
 80099a4:	6023      	str	r3, [r4, #0]
 80099a6:	441c      	add	r4, r3
 80099a8:	6025      	str	r5, [r4, #0]
 80099aa:	e004      	b.n	80099b6 <_malloc_r+0x72>
 80099ac:	6863      	ldr	r3, [r4, #4]
 80099ae:	42a2      	cmp	r2, r4
 80099b0:	bf0c      	ite	eq
 80099b2:	600b      	streq	r3, [r1, #0]
 80099b4:	6053      	strne	r3, [r2, #4]
 80099b6:	4630      	mov	r0, r6
 80099b8:	f000 f9ec 	bl	8009d94 <__malloc_unlock>
 80099bc:	f104 000b 	add.w	r0, r4, #11
 80099c0:	1d23      	adds	r3, r4, #4
 80099c2:	f020 0007 	bic.w	r0, r0, #7
 80099c6:	1ac2      	subs	r2, r0, r3
 80099c8:	d0cc      	beq.n	8009964 <_malloc_r+0x20>
 80099ca:	1a1b      	subs	r3, r3, r0
 80099cc:	50a3      	str	r3, [r4, r2]
 80099ce:	e7c9      	b.n	8009964 <_malloc_r+0x20>
 80099d0:	4622      	mov	r2, r4
 80099d2:	6864      	ldr	r4, [r4, #4]
 80099d4:	e7cc      	b.n	8009970 <_malloc_r+0x2c>
 80099d6:	1cc4      	adds	r4, r0, #3
 80099d8:	f024 0403 	bic.w	r4, r4, #3
 80099dc:	42a0      	cmp	r0, r4
 80099de:	d0e3      	beq.n	80099a8 <_malloc_r+0x64>
 80099e0:	1a21      	subs	r1, r4, r0
 80099e2:	4630      	mov	r0, r6
 80099e4:	f000 f964 	bl	8009cb0 <_sbrk_r>
 80099e8:	3001      	adds	r0, #1
 80099ea:	d1dd      	bne.n	80099a8 <_malloc_r+0x64>
 80099ec:	e7cf      	b.n	800998e <_malloc_r+0x4a>
 80099ee:	bf00      	nop
 80099f0:	20000220 	.word	0x20000220
 80099f4:	20000224 	.word	0x20000224

080099f8 <__ssputs_r>:
 80099f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099fc:	688e      	ldr	r6, [r1, #8]
 80099fe:	429e      	cmp	r6, r3
 8009a00:	4682      	mov	sl, r0
 8009a02:	460c      	mov	r4, r1
 8009a04:	4690      	mov	r8, r2
 8009a06:	461f      	mov	r7, r3
 8009a08:	d838      	bhi.n	8009a7c <__ssputs_r+0x84>
 8009a0a:	898a      	ldrh	r2, [r1, #12]
 8009a0c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009a10:	d032      	beq.n	8009a78 <__ssputs_r+0x80>
 8009a12:	6825      	ldr	r5, [r4, #0]
 8009a14:	6909      	ldr	r1, [r1, #16]
 8009a16:	eba5 0901 	sub.w	r9, r5, r1
 8009a1a:	6965      	ldr	r5, [r4, #20]
 8009a1c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009a20:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009a24:	3301      	adds	r3, #1
 8009a26:	444b      	add	r3, r9
 8009a28:	106d      	asrs	r5, r5, #1
 8009a2a:	429d      	cmp	r5, r3
 8009a2c:	bf38      	it	cc
 8009a2e:	461d      	movcc	r5, r3
 8009a30:	0553      	lsls	r3, r2, #21
 8009a32:	d531      	bpl.n	8009a98 <__ssputs_r+0xa0>
 8009a34:	4629      	mov	r1, r5
 8009a36:	f7ff ff85 	bl	8009944 <_malloc_r>
 8009a3a:	4606      	mov	r6, r0
 8009a3c:	b950      	cbnz	r0, 8009a54 <__ssputs_r+0x5c>
 8009a3e:	230c      	movs	r3, #12
 8009a40:	f8ca 3000 	str.w	r3, [sl]
 8009a44:	89a3      	ldrh	r3, [r4, #12]
 8009a46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a4a:	81a3      	strh	r3, [r4, #12]
 8009a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a54:	6921      	ldr	r1, [r4, #16]
 8009a56:	464a      	mov	r2, r9
 8009a58:	f7ff fb88 	bl	800916c <memcpy>
 8009a5c:	89a3      	ldrh	r3, [r4, #12]
 8009a5e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009a62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009a66:	81a3      	strh	r3, [r4, #12]
 8009a68:	6126      	str	r6, [r4, #16]
 8009a6a:	6165      	str	r5, [r4, #20]
 8009a6c:	444e      	add	r6, r9
 8009a6e:	eba5 0509 	sub.w	r5, r5, r9
 8009a72:	6026      	str	r6, [r4, #0]
 8009a74:	60a5      	str	r5, [r4, #8]
 8009a76:	463e      	mov	r6, r7
 8009a78:	42be      	cmp	r6, r7
 8009a7a:	d900      	bls.n	8009a7e <__ssputs_r+0x86>
 8009a7c:	463e      	mov	r6, r7
 8009a7e:	4632      	mov	r2, r6
 8009a80:	6820      	ldr	r0, [r4, #0]
 8009a82:	4641      	mov	r1, r8
 8009a84:	f000 f966 	bl	8009d54 <memmove>
 8009a88:	68a3      	ldr	r3, [r4, #8]
 8009a8a:	6822      	ldr	r2, [r4, #0]
 8009a8c:	1b9b      	subs	r3, r3, r6
 8009a8e:	4432      	add	r2, r6
 8009a90:	60a3      	str	r3, [r4, #8]
 8009a92:	6022      	str	r2, [r4, #0]
 8009a94:	2000      	movs	r0, #0
 8009a96:	e7db      	b.n	8009a50 <__ssputs_r+0x58>
 8009a98:	462a      	mov	r2, r5
 8009a9a:	f000 f981 	bl	8009da0 <_realloc_r>
 8009a9e:	4606      	mov	r6, r0
 8009aa0:	2800      	cmp	r0, #0
 8009aa2:	d1e1      	bne.n	8009a68 <__ssputs_r+0x70>
 8009aa4:	6921      	ldr	r1, [r4, #16]
 8009aa6:	4650      	mov	r0, sl
 8009aa8:	f7ff fefc 	bl	80098a4 <_free_r>
 8009aac:	e7c7      	b.n	8009a3e <__ssputs_r+0x46>
	...

08009ab0 <_svfiprintf_r>:
 8009ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ab4:	4698      	mov	r8, r3
 8009ab6:	898b      	ldrh	r3, [r1, #12]
 8009ab8:	061b      	lsls	r3, r3, #24
 8009aba:	b09d      	sub	sp, #116	; 0x74
 8009abc:	4607      	mov	r7, r0
 8009abe:	460d      	mov	r5, r1
 8009ac0:	4614      	mov	r4, r2
 8009ac2:	d50e      	bpl.n	8009ae2 <_svfiprintf_r+0x32>
 8009ac4:	690b      	ldr	r3, [r1, #16]
 8009ac6:	b963      	cbnz	r3, 8009ae2 <_svfiprintf_r+0x32>
 8009ac8:	2140      	movs	r1, #64	; 0x40
 8009aca:	f7ff ff3b 	bl	8009944 <_malloc_r>
 8009ace:	6028      	str	r0, [r5, #0]
 8009ad0:	6128      	str	r0, [r5, #16]
 8009ad2:	b920      	cbnz	r0, 8009ade <_svfiprintf_r+0x2e>
 8009ad4:	230c      	movs	r3, #12
 8009ad6:	603b      	str	r3, [r7, #0]
 8009ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8009adc:	e0d1      	b.n	8009c82 <_svfiprintf_r+0x1d2>
 8009ade:	2340      	movs	r3, #64	; 0x40
 8009ae0:	616b      	str	r3, [r5, #20]
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	9309      	str	r3, [sp, #36]	; 0x24
 8009ae6:	2320      	movs	r3, #32
 8009ae8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009aec:	f8cd 800c 	str.w	r8, [sp, #12]
 8009af0:	2330      	movs	r3, #48	; 0x30
 8009af2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009c9c <_svfiprintf_r+0x1ec>
 8009af6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009afa:	f04f 0901 	mov.w	r9, #1
 8009afe:	4623      	mov	r3, r4
 8009b00:	469a      	mov	sl, r3
 8009b02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b06:	b10a      	cbz	r2, 8009b0c <_svfiprintf_r+0x5c>
 8009b08:	2a25      	cmp	r2, #37	; 0x25
 8009b0a:	d1f9      	bne.n	8009b00 <_svfiprintf_r+0x50>
 8009b0c:	ebba 0b04 	subs.w	fp, sl, r4
 8009b10:	d00b      	beq.n	8009b2a <_svfiprintf_r+0x7a>
 8009b12:	465b      	mov	r3, fp
 8009b14:	4622      	mov	r2, r4
 8009b16:	4629      	mov	r1, r5
 8009b18:	4638      	mov	r0, r7
 8009b1a:	f7ff ff6d 	bl	80099f8 <__ssputs_r>
 8009b1e:	3001      	adds	r0, #1
 8009b20:	f000 80aa 	beq.w	8009c78 <_svfiprintf_r+0x1c8>
 8009b24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009b26:	445a      	add	r2, fp
 8009b28:	9209      	str	r2, [sp, #36]	; 0x24
 8009b2a:	f89a 3000 	ldrb.w	r3, [sl]
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	f000 80a2 	beq.w	8009c78 <_svfiprintf_r+0x1c8>
 8009b34:	2300      	movs	r3, #0
 8009b36:	f04f 32ff 	mov.w	r2, #4294967295
 8009b3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b3e:	f10a 0a01 	add.w	sl, sl, #1
 8009b42:	9304      	str	r3, [sp, #16]
 8009b44:	9307      	str	r3, [sp, #28]
 8009b46:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009b4a:	931a      	str	r3, [sp, #104]	; 0x68
 8009b4c:	4654      	mov	r4, sl
 8009b4e:	2205      	movs	r2, #5
 8009b50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b54:	4851      	ldr	r0, [pc, #324]	; (8009c9c <_svfiprintf_r+0x1ec>)
 8009b56:	f7f6 fb7b 	bl	8000250 <memchr>
 8009b5a:	9a04      	ldr	r2, [sp, #16]
 8009b5c:	b9d8      	cbnz	r0, 8009b96 <_svfiprintf_r+0xe6>
 8009b5e:	06d0      	lsls	r0, r2, #27
 8009b60:	bf44      	itt	mi
 8009b62:	2320      	movmi	r3, #32
 8009b64:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b68:	0711      	lsls	r1, r2, #28
 8009b6a:	bf44      	itt	mi
 8009b6c:	232b      	movmi	r3, #43	; 0x2b
 8009b6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b72:	f89a 3000 	ldrb.w	r3, [sl]
 8009b76:	2b2a      	cmp	r3, #42	; 0x2a
 8009b78:	d015      	beq.n	8009ba6 <_svfiprintf_r+0xf6>
 8009b7a:	9a07      	ldr	r2, [sp, #28]
 8009b7c:	4654      	mov	r4, sl
 8009b7e:	2000      	movs	r0, #0
 8009b80:	f04f 0c0a 	mov.w	ip, #10
 8009b84:	4621      	mov	r1, r4
 8009b86:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b8a:	3b30      	subs	r3, #48	; 0x30
 8009b8c:	2b09      	cmp	r3, #9
 8009b8e:	d94e      	bls.n	8009c2e <_svfiprintf_r+0x17e>
 8009b90:	b1b0      	cbz	r0, 8009bc0 <_svfiprintf_r+0x110>
 8009b92:	9207      	str	r2, [sp, #28]
 8009b94:	e014      	b.n	8009bc0 <_svfiprintf_r+0x110>
 8009b96:	eba0 0308 	sub.w	r3, r0, r8
 8009b9a:	fa09 f303 	lsl.w	r3, r9, r3
 8009b9e:	4313      	orrs	r3, r2
 8009ba0:	9304      	str	r3, [sp, #16]
 8009ba2:	46a2      	mov	sl, r4
 8009ba4:	e7d2      	b.n	8009b4c <_svfiprintf_r+0x9c>
 8009ba6:	9b03      	ldr	r3, [sp, #12]
 8009ba8:	1d19      	adds	r1, r3, #4
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	9103      	str	r1, [sp, #12]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	bfbb      	ittet	lt
 8009bb2:	425b      	neglt	r3, r3
 8009bb4:	f042 0202 	orrlt.w	r2, r2, #2
 8009bb8:	9307      	strge	r3, [sp, #28]
 8009bba:	9307      	strlt	r3, [sp, #28]
 8009bbc:	bfb8      	it	lt
 8009bbe:	9204      	strlt	r2, [sp, #16]
 8009bc0:	7823      	ldrb	r3, [r4, #0]
 8009bc2:	2b2e      	cmp	r3, #46	; 0x2e
 8009bc4:	d10c      	bne.n	8009be0 <_svfiprintf_r+0x130>
 8009bc6:	7863      	ldrb	r3, [r4, #1]
 8009bc8:	2b2a      	cmp	r3, #42	; 0x2a
 8009bca:	d135      	bne.n	8009c38 <_svfiprintf_r+0x188>
 8009bcc:	9b03      	ldr	r3, [sp, #12]
 8009bce:	1d1a      	adds	r2, r3, #4
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	9203      	str	r2, [sp, #12]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	bfb8      	it	lt
 8009bd8:	f04f 33ff 	movlt.w	r3, #4294967295
 8009bdc:	3402      	adds	r4, #2
 8009bde:	9305      	str	r3, [sp, #20]
 8009be0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009cac <_svfiprintf_r+0x1fc>
 8009be4:	7821      	ldrb	r1, [r4, #0]
 8009be6:	2203      	movs	r2, #3
 8009be8:	4650      	mov	r0, sl
 8009bea:	f7f6 fb31 	bl	8000250 <memchr>
 8009bee:	b140      	cbz	r0, 8009c02 <_svfiprintf_r+0x152>
 8009bf0:	2340      	movs	r3, #64	; 0x40
 8009bf2:	eba0 000a 	sub.w	r0, r0, sl
 8009bf6:	fa03 f000 	lsl.w	r0, r3, r0
 8009bfa:	9b04      	ldr	r3, [sp, #16]
 8009bfc:	4303      	orrs	r3, r0
 8009bfe:	3401      	adds	r4, #1
 8009c00:	9304      	str	r3, [sp, #16]
 8009c02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c06:	4826      	ldr	r0, [pc, #152]	; (8009ca0 <_svfiprintf_r+0x1f0>)
 8009c08:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009c0c:	2206      	movs	r2, #6
 8009c0e:	f7f6 fb1f 	bl	8000250 <memchr>
 8009c12:	2800      	cmp	r0, #0
 8009c14:	d038      	beq.n	8009c88 <_svfiprintf_r+0x1d8>
 8009c16:	4b23      	ldr	r3, [pc, #140]	; (8009ca4 <_svfiprintf_r+0x1f4>)
 8009c18:	bb1b      	cbnz	r3, 8009c62 <_svfiprintf_r+0x1b2>
 8009c1a:	9b03      	ldr	r3, [sp, #12]
 8009c1c:	3307      	adds	r3, #7
 8009c1e:	f023 0307 	bic.w	r3, r3, #7
 8009c22:	3308      	adds	r3, #8
 8009c24:	9303      	str	r3, [sp, #12]
 8009c26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c28:	4433      	add	r3, r6
 8009c2a:	9309      	str	r3, [sp, #36]	; 0x24
 8009c2c:	e767      	b.n	8009afe <_svfiprintf_r+0x4e>
 8009c2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c32:	460c      	mov	r4, r1
 8009c34:	2001      	movs	r0, #1
 8009c36:	e7a5      	b.n	8009b84 <_svfiprintf_r+0xd4>
 8009c38:	2300      	movs	r3, #0
 8009c3a:	3401      	adds	r4, #1
 8009c3c:	9305      	str	r3, [sp, #20]
 8009c3e:	4619      	mov	r1, r3
 8009c40:	f04f 0c0a 	mov.w	ip, #10
 8009c44:	4620      	mov	r0, r4
 8009c46:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c4a:	3a30      	subs	r2, #48	; 0x30
 8009c4c:	2a09      	cmp	r2, #9
 8009c4e:	d903      	bls.n	8009c58 <_svfiprintf_r+0x1a8>
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d0c5      	beq.n	8009be0 <_svfiprintf_r+0x130>
 8009c54:	9105      	str	r1, [sp, #20]
 8009c56:	e7c3      	b.n	8009be0 <_svfiprintf_r+0x130>
 8009c58:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c5c:	4604      	mov	r4, r0
 8009c5e:	2301      	movs	r3, #1
 8009c60:	e7f0      	b.n	8009c44 <_svfiprintf_r+0x194>
 8009c62:	ab03      	add	r3, sp, #12
 8009c64:	9300      	str	r3, [sp, #0]
 8009c66:	462a      	mov	r2, r5
 8009c68:	4b0f      	ldr	r3, [pc, #60]	; (8009ca8 <_svfiprintf_r+0x1f8>)
 8009c6a:	a904      	add	r1, sp, #16
 8009c6c:	4638      	mov	r0, r7
 8009c6e:	f7fd ffef 	bl	8007c50 <_printf_float>
 8009c72:	1c42      	adds	r2, r0, #1
 8009c74:	4606      	mov	r6, r0
 8009c76:	d1d6      	bne.n	8009c26 <_svfiprintf_r+0x176>
 8009c78:	89ab      	ldrh	r3, [r5, #12]
 8009c7a:	065b      	lsls	r3, r3, #25
 8009c7c:	f53f af2c 	bmi.w	8009ad8 <_svfiprintf_r+0x28>
 8009c80:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009c82:	b01d      	add	sp, #116	; 0x74
 8009c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c88:	ab03      	add	r3, sp, #12
 8009c8a:	9300      	str	r3, [sp, #0]
 8009c8c:	462a      	mov	r2, r5
 8009c8e:	4b06      	ldr	r3, [pc, #24]	; (8009ca8 <_svfiprintf_r+0x1f8>)
 8009c90:	a904      	add	r1, sp, #16
 8009c92:	4638      	mov	r0, r7
 8009c94:	f7fe fa68 	bl	8008168 <_printf_i>
 8009c98:	e7eb      	b.n	8009c72 <_svfiprintf_r+0x1c2>
 8009c9a:	bf00      	nop
 8009c9c:	0800ac5c 	.word	0x0800ac5c
 8009ca0:	0800ac66 	.word	0x0800ac66
 8009ca4:	08007c51 	.word	0x08007c51
 8009ca8:	080099f9 	.word	0x080099f9
 8009cac:	0800ac62 	.word	0x0800ac62

08009cb0 <_sbrk_r>:
 8009cb0:	b538      	push	{r3, r4, r5, lr}
 8009cb2:	4d06      	ldr	r5, [pc, #24]	; (8009ccc <_sbrk_r+0x1c>)
 8009cb4:	2300      	movs	r3, #0
 8009cb6:	4604      	mov	r4, r0
 8009cb8:	4608      	mov	r0, r1
 8009cba:	602b      	str	r3, [r5, #0]
 8009cbc:	f7f8 fb2a 	bl	8002314 <_sbrk>
 8009cc0:	1c43      	adds	r3, r0, #1
 8009cc2:	d102      	bne.n	8009cca <_sbrk_r+0x1a>
 8009cc4:	682b      	ldr	r3, [r5, #0]
 8009cc6:	b103      	cbz	r3, 8009cca <_sbrk_r+0x1a>
 8009cc8:	6023      	str	r3, [r4, #0]
 8009cca:	bd38      	pop	{r3, r4, r5, pc}
 8009ccc:	20000934 	.word	0x20000934

08009cd0 <__assert_func>:
 8009cd0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009cd2:	4614      	mov	r4, r2
 8009cd4:	461a      	mov	r2, r3
 8009cd6:	4b09      	ldr	r3, [pc, #36]	; (8009cfc <__assert_func+0x2c>)
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	4605      	mov	r5, r0
 8009cdc:	68d8      	ldr	r0, [r3, #12]
 8009cde:	b14c      	cbz	r4, 8009cf4 <__assert_func+0x24>
 8009ce0:	4b07      	ldr	r3, [pc, #28]	; (8009d00 <__assert_func+0x30>)
 8009ce2:	9100      	str	r1, [sp, #0]
 8009ce4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009ce8:	4906      	ldr	r1, [pc, #24]	; (8009d04 <__assert_func+0x34>)
 8009cea:	462b      	mov	r3, r5
 8009cec:	f000 f80e 	bl	8009d0c <fiprintf>
 8009cf0:	f000 faa4 	bl	800a23c <abort>
 8009cf4:	4b04      	ldr	r3, [pc, #16]	; (8009d08 <__assert_func+0x38>)
 8009cf6:	461c      	mov	r4, r3
 8009cf8:	e7f3      	b.n	8009ce2 <__assert_func+0x12>
 8009cfa:	bf00      	nop
 8009cfc:	20000028 	.word	0x20000028
 8009d00:	0800ac6d 	.word	0x0800ac6d
 8009d04:	0800ac7a 	.word	0x0800ac7a
 8009d08:	0800aca8 	.word	0x0800aca8

08009d0c <fiprintf>:
 8009d0c:	b40e      	push	{r1, r2, r3}
 8009d0e:	b503      	push	{r0, r1, lr}
 8009d10:	4601      	mov	r1, r0
 8009d12:	ab03      	add	r3, sp, #12
 8009d14:	4805      	ldr	r0, [pc, #20]	; (8009d2c <fiprintf+0x20>)
 8009d16:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d1a:	6800      	ldr	r0, [r0, #0]
 8009d1c:	9301      	str	r3, [sp, #4]
 8009d1e:	f000 f88f 	bl	8009e40 <_vfiprintf_r>
 8009d22:	b002      	add	sp, #8
 8009d24:	f85d eb04 	ldr.w	lr, [sp], #4
 8009d28:	b003      	add	sp, #12
 8009d2a:	4770      	bx	lr
 8009d2c:	20000028 	.word	0x20000028

08009d30 <__ascii_mbtowc>:
 8009d30:	b082      	sub	sp, #8
 8009d32:	b901      	cbnz	r1, 8009d36 <__ascii_mbtowc+0x6>
 8009d34:	a901      	add	r1, sp, #4
 8009d36:	b142      	cbz	r2, 8009d4a <__ascii_mbtowc+0x1a>
 8009d38:	b14b      	cbz	r3, 8009d4e <__ascii_mbtowc+0x1e>
 8009d3a:	7813      	ldrb	r3, [r2, #0]
 8009d3c:	600b      	str	r3, [r1, #0]
 8009d3e:	7812      	ldrb	r2, [r2, #0]
 8009d40:	1e10      	subs	r0, r2, #0
 8009d42:	bf18      	it	ne
 8009d44:	2001      	movne	r0, #1
 8009d46:	b002      	add	sp, #8
 8009d48:	4770      	bx	lr
 8009d4a:	4610      	mov	r0, r2
 8009d4c:	e7fb      	b.n	8009d46 <__ascii_mbtowc+0x16>
 8009d4e:	f06f 0001 	mvn.w	r0, #1
 8009d52:	e7f8      	b.n	8009d46 <__ascii_mbtowc+0x16>

08009d54 <memmove>:
 8009d54:	4288      	cmp	r0, r1
 8009d56:	b510      	push	{r4, lr}
 8009d58:	eb01 0402 	add.w	r4, r1, r2
 8009d5c:	d902      	bls.n	8009d64 <memmove+0x10>
 8009d5e:	4284      	cmp	r4, r0
 8009d60:	4623      	mov	r3, r4
 8009d62:	d807      	bhi.n	8009d74 <memmove+0x20>
 8009d64:	1e43      	subs	r3, r0, #1
 8009d66:	42a1      	cmp	r1, r4
 8009d68:	d008      	beq.n	8009d7c <memmove+0x28>
 8009d6a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009d6e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009d72:	e7f8      	b.n	8009d66 <memmove+0x12>
 8009d74:	4402      	add	r2, r0
 8009d76:	4601      	mov	r1, r0
 8009d78:	428a      	cmp	r2, r1
 8009d7a:	d100      	bne.n	8009d7e <memmove+0x2a>
 8009d7c:	bd10      	pop	{r4, pc}
 8009d7e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009d82:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009d86:	e7f7      	b.n	8009d78 <memmove+0x24>

08009d88 <__malloc_lock>:
 8009d88:	4801      	ldr	r0, [pc, #4]	; (8009d90 <__malloc_lock+0x8>)
 8009d8a:	f000 bc17 	b.w	800a5bc <__retarget_lock_acquire_recursive>
 8009d8e:	bf00      	nop
 8009d90:	2000093c 	.word	0x2000093c

08009d94 <__malloc_unlock>:
 8009d94:	4801      	ldr	r0, [pc, #4]	; (8009d9c <__malloc_unlock+0x8>)
 8009d96:	f000 bc12 	b.w	800a5be <__retarget_lock_release_recursive>
 8009d9a:	bf00      	nop
 8009d9c:	2000093c 	.word	0x2000093c

08009da0 <_realloc_r>:
 8009da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009da2:	4607      	mov	r7, r0
 8009da4:	4614      	mov	r4, r2
 8009da6:	460e      	mov	r6, r1
 8009da8:	b921      	cbnz	r1, 8009db4 <_realloc_r+0x14>
 8009daa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009dae:	4611      	mov	r1, r2
 8009db0:	f7ff bdc8 	b.w	8009944 <_malloc_r>
 8009db4:	b922      	cbnz	r2, 8009dc0 <_realloc_r+0x20>
 8009db6:	f7ff fd75 	bl	80098a4 <_free_r>
 8009dba:	4625      	mov	r5, r4
 8009dbc:	4628      	mov	r0, r5
 8009dbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009dc0:	f000 fc62 	bl	800a688 <_malloc_usable_size_r>
 8009dc4:	42a0      	cmp	r0, r4
 8009dc6:	d20f      	bcs.n	8009de8 <_realloc_r+0x48>
 8009dc8:	4621      	mov	r1, r4
 8009dca:	4638      	mov	r0, r7
 8009dcc:	f7ff fdba 	bl	8009944 <_malloc_r>
 8009dd0:	4605      	mov	r5, r0
 8009dd2:	2800      	cmp	r0, #0
 8009dd4:	d0f2      	beq.n	8009dbc <_realloc_r+0x1c>
 8009dd6:	4631      	mov	r1, r6
 8009dd8:	4622      	mov	r2, r4
 8009dda:	f7ff f9c7 	bl	800916c <memcpy>
 8009dde:	4631      	mov	r1, r6
 8009de0:	4638      	mov	r0, r7
 8009de2:	f7ff fd5f 	bl	80098a4 <_free_r>
 8009de6:	e7e9      	b.n	8009dbc <_realloc_r+0x1c>
 8009de8:	4635      	mov	r5, r6
 8009dea:	e7e7      	b.n	8009dbc <_realloc_r+0x1c>

08009dec <__sfputc_r>:
 8009dec:	6893      	ldr	r3, [r2, #8]
 8009dee:	3b01      	subs	r3, #1
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	b410      	push	{r4}
 8009df4:	6093      	str	r3, [r2, #8]
 8009df6:	da08      	bge.n	8009e0a <__sfputc_r+0x1e>
 8009df8:	6994      	ldr	r4, [r2, #24]
 8009dfa:	42a3      	cmp	r3, r4
 8009dfc:	db01      	blt.n	8009e02 <__sfputc_r+0x16>
 8009dfe:	290a      	cmp	r1, #10
 8009e00:	d103      	bne.n	8009e0a <__sfputc_r+0x1e>
 8009e02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e06:	f000 b94b 	b.w	800a0a0 <__swbuf_r>
 8009e0a:	6813      	ldr	r3, [r2, #0]
 8009e0c:	1c58      	adds	r0, r3, #1
 8009e0e:	6010      	str	r0, [r2, #0]
 8009e10:	7019      	strb	r1, [r3, #0]
 8009e12:	4608      	mov	r0, r1
 8009e14:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e18:	4770      	bx	lr

08009e1a <__sfputs_r>:
 8009e1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e1c:	4606      	mov	r6, r0
 8009e1e:	460f      	mov	r7, r1
 8009e20:	4614      	mov	r4, r2
 8009e22:	18d5      	adds	r5, r2, r3
 8009e24:	42ac      	cmp	r4, r5
 8009e26:	d101      	bne.n	8009e2c <__sfputs_r+0x12>
 8009e28:	2000      	movs	r0, #0
 8009e2a:	e007      	b.n	8009e3c <__sfputs_r+0x22>
 8009e2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e30:	463a      	mov	r2, r7
 8009e32:	4630      	mov	r0, r6
 8009e34:	f7ff ffda 	bl	8009dec <__sfputc_r>
 8009e38:	1c43      	adds	r3, r0, #1
 8009e3a:	d1f3      	bne.n	8009e24 <__sfputs_r+0xa>
 8009e3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009e40 <_vfiprintf_r>:
 8009e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e44:	460d      	mov	r5, r1
 8009e46:	b09d      	sub	sp, #116	; 0x74
 8009e48:	4614      	mov	r4, r2
 8009e4a:	4698      	mov	r8, r3
 8009e4c:	4606      	mov	r6, r0
 8009e4e:	b118      	cbz	r0, 8009e58 <_vfiprintf_r+0x18>
 8009e50:	6983      	ldr	r3, [r0, #24]
 8009e52:	b90b      	cbnz	r3, 8009e58 <_vfiprintf_r+0x18>
 8009e54:	f000 fb14 	bl	800a480 <__sinit>
 8009e58:	4b89      	ldr	r3, [pc, #548]	; (800a080 <_vfiprintf_r+0x240>)
 8009e5a:	429d      	cmp	r5, r3
 8009e5c:	d11b      	bne.n	8009e96 <_vfiprintf_r+0x56>
 8009e5e:	6875      	ldr	r5, [r6, #4]
 8009e60:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009e62:	07d9      	lsls	r1, r3, #31
 8009e64:	d405      	bmi.n	8009e72 <_vfiprintf_r+0x32>
 8009e66:	89ab      	ldrh	r3, [r5, #12]
 8009e68:	059a      	lsls	r2, r3, #22
 8009e6a:	d402      	bmi.n	8009e72 <_vfiprintf_r+0x32>
 8009e6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009e6e:	f000 fba5 	bl	800a5bc <__retarget_lock_acquire_recursive>
 8009e72:	89ab      	ldrh	r3, [r5, #12]
 8009e74:	071b      	lsls	r3, r3, #28
 8009e76:	d501      	bpl.n	8009e7c <_vfiprintf_r+0x3c>
 8009e78:	692b      	ldr	r3, [r5, #16]
 8009e7a:	b9eb      	cbnz	r3, 8009eb8 <_vfiprintf_r+0x78>
 8009e7c:	4629      	mov	r1, r5
 8009e7e:	4630      	mov	r0, r6
 8009e80:	f000 f96e 	bl	800a160 <__swsetup_r>
 8009e84:	b1c0      	cbz	r0, 8009eb8 <_vfiprintf_r+0x78>
 8009e86:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009e88:	07dc      	lsls	r4, r3, #31
 8009e8a:	d50e      	bpl.n	8009eaa <_vfiprintf_r+0x6a>
 8009e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8009e90:	b01d      	add	sp, #116	; 0x74
 8009e92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e96:	4b7b      	ldr	r3, [pc, #492]	; (800a084 <_vfiprintf_r+0x244>)
 8009e98:	429d      	cmp	r5, r3
 8009e9a:	d101      	bne.n	8009ea0 <_vfiprintf_r+0x60>
 8009e9c:	68b5      	ldr	r5, [r6, #8]
 8009e9e:	e7df      	b.n	8009e60 <_vfiprintf_r+0x20>
 8009ea0:	4b79      	ldr	r3, [pc, #484]	; (800a088 <_vfiprintf_r+0x248>)
 8009ea2:	429d      	cmp	r5, r3
 8009ea4:	bf08      	it	eq
 8009ea6:	68f5      	ldreq	r5, [r6, #12]
 8009ea8:	e7da      	b.n	8009e60 <_vfiprintf_r+0x20>
 8009eaa:	89ab      	ldrh	r3, [r5, #12]
 8009eac:	0598      	lsls	r0, r3, #22
 8009eae:	d4ed      	bmi.n	8009e8c <_vfiprintf_r+0x4c>
 8009eb0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009eb2:	f000 fb84 	bl	800a5be <__retarget_lock_release_recursive>
 8009eb6:	e7e9      	b.n	8009e8c <_vfiprintf_r+0x4c>
 8009eb8:	2300      	movs	r3, #0
 8009eba:	9309      	str	r3, [sp, #36]	; 0x24
 8009ebc:	2320      	movs	r3, #32
 8009ebe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009ec2:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ec6:	2330      	movs	r3, #48	; 0x30
 8009ec8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a08c <_vfiprintf_r+0x24c>
 8009ecc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009ed0:	f04f 0901 	mov.w	r9, #1
 8009ed4:	4623      	mov	r3, r4
 8009ed6:	469a      	mov	sl, r3
 8009ed8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009edc:	b10a      	cbz	r2, 8009ee2 <_vfiprintf_r+0xa2>
 8009ede:	2a25      	cmp	r2, #37	; 0x25
 8009ee0:	d1f9      	bne.n	8009ed6 <_vfiprintf_r+0x96>
 8009ee2:	ebba 0b04 	subs.w	fp, sl, r4
 8009ee6:	d00b      	beq.n	8009f00 <_vfiprintf_r+0xc0>
 8009ee8:	465b      	mov	r3, fp
 8009eea:	4622      	mov	r2, r4
 8009eec:	4629      	mov	r1, r5
 8009eee:	4630      	mov	r0, r6
 8009ef0:	f7ff ff93 	bl	8009e1a <__sfputs_r>
 8009ef4:	3001      	adds	r0, #1
 8009ef6:	f000 80aa 	beq.w	800a04e <_vfiprintf_r+0x20e>
 8009efa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009efc:	445a      	add	r2, fp
 8009efe:	9209      	str	r2, [sp, #36]	; 0x24
 8009f00:	f89a 3000 	ldrb.w	r3, [sl]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	f000 80a2 	beq.w	800a04e <_vfiprintf_r+0x20e>
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	f04f 32ff 	mov.w	r2, #4294967295
 8009f10:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f14:	f10a 0a01 	add.w	sl, sl, #1
 8009f18:	9304      	str	r3, [sp, #16]
 8009f1a:	9307      	str	r3, [sp, #28]
 8009f1c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009f20:	931a      	str	r3, [sp, #104]	; 0x68
 8009f22:	4654      	mov	r4, sl
 8009f24:	2205      	movs	r2, #5
 8009f26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f2a:	4858      	ldr	r0, [pc, #352]	; (800a08c <_vfiprintf_r+0x24c>)
 8009f2c:	f7f6 f990 	bl	8000250 <memchr>
 8009f30:	9a04      	ldr	r2, [sp, #16]
 8009f32:	b9d8      	cbnz	r0, 8009f6c <_vfiprintf_r+0x12c>
 8009f34:	06d1      	lsls	r1, r2, #27
 8009f36:	bf44      	itt	mi
 8009f38:	2320      	movmi	r3, #32
 8009f3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009f3e:	0713      	lsls	r3, r2, #28
 8009f40:	bf44      	itt	mi
 8009f42:	232b      	movmi	r3, #43	; 0x2b
 8009f44:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009f48:	f89a 3000 	ldrb.w	r3, [sl]
 8009f4c:	2b2a      	cmp	r3, #42	; 0x2a
 8009f4e:	d015      	beq.n	8009f7c <_vfiprintf_r+0x13c>
 8009f50:	9a07      	ldr	r2, [sp, #28]
 8009f52:	4654      	mov	r4, sl
 8009f54:	2000      	movs	r0, #0
 8009f56:	f04f 0c0a 	mov.w	ip, #10
 8009f5a:	4621      	mov	r1, r4
 8009f5c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009f60:	3b30      	subs	r3, #48	; 0x30
 8009f62:	2b09      	cmp	r3, #9
 8009f64:	d94e      	bls.n	800a004 <_vfiprintf_r+0x1c4>
 8009f66:	b1b0      	cbz	r0, 8009f96 <_vfiprintf_r+0x156>
 8009f68:	9207      	str	r2, [sp, #28]
 8009f6a:	e014      	b.n	8009f96 <_vfiprintf_r+0x156>
 8009f6c:	eba0 0308 	sub.w	r3, r0, r8
 8009f70:	fa09 f303 	lsl.w	r3, r9, r3
 8009f74:	4313      	orrs	r3, r2
 8009f76:	9304      	str	r3, [sp, #16]
 8009f78:	46a2      	mov	sl, r4
 8009f7a:	e7d2      	b.n	8009f22 <_vfiprintf_r+0xe2>
 8009f7c:	9b03      	ldr	r3, [sp, #12]
 8009f7e:	1d19      	adds	r1, r3, #4
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	9103      	str	r1, [sp, #12]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	bfbb      	ittet	lt
 8009f88:	425b      	neglt	r3, r3
 8009f8a:	f042 0202 	orrlt.w	r2, r2, #2
 8009f8e:	9307      	strge	r3, [sp, #28]
 8009f90:	9307      	strlt	r3, [sp, #28]
 8009f92:	bfb8      	it	lt
 8009f94:	9204      	strlt	r2, [sp, #16]
 8009f96:	7823      	ldrb	r3, [r4, #0]
 8009f98:	2b2e      	cmp	r3, #46	; 0x2e
 8009f9a:	d10c      	bne.n	8009fb6 <_vfiprintf_r+0x176>
 8009f9c:	7863      	ldrb	r3, [r4, #1]
 8009f9e:	2b2a      	cmp	r3, #42	; 0x2a
 8009fa0:	d135      	bne.n	800a00e <_vfiprintf_r+0x1ce>
 8009fa2:	9b03      	ldr	r3, [sp, #12]
 8009fa4:	1d1a      	adds	r2, r3, #4
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	9203      	str	r2, [sp, #12]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	bfb8      	it	lt
 8009fae:	f04f 33ff 	movlt.w	r3, #4294967295
 8009fb2:	3402      	adds	r4, #2
 8009fb4:	9305      	str	r3, [sp, #20]
 8009fb6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a09c <_vfiprintf_r+0x25c>
 8009fba:	7821      	ldrb	r1, [r4, #0]
 8009fbc:	2203      	movs	r2, #3
 8009fbe:	4650      	mov	r0, sl
 8009fc0:	f7f6 f946 	bl	8000250 <memchr>
 8009fc4:	b140      	cbz	r0, 8009fd8 <_vfiprintf_r+0x198>
 8009fc6:	2340      	movs	r3, #64	; 0x40
 8009fc8:	eba0 000a 	sub.w	r0, r0, sl
 8009fcc:	fa03 f000 	lsl.w	r0, r3, r0
 8009fd0:	9b04      	ldr	r3, [sp, #16]
 8009fd2:	4303      	orrs	r3, r0
 8009fd4:	3401      	adds	r4, #1
 8009fd6:	9304      	str	r3, [sp, #16]
 8009fd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fdc:	482c      	ldr	r0, [pc, #176]	; (800a090 <_vfiprintf_r+0x250>)
 8009fde:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009fe2:	2206      	movs	r2, #6
 8009fe4:	f7f6 f934 	bl	8000250 <memchr>
 8009fe8:	2800      	cmp	r0, #0
 8009fea:	d03f      	beq.n	800a06c <_vfiprintf_r+0x22c>
 8009fec:	4b29      	ldr	r3, [pc, #164]	; (800a094 <_vfiprintf_r+0x254>)
 8009fee:	bb1b      	cbnz	r3, 800a038 <_vfiprintf_r+0x1f8>
 8009ff0:	9b03      	ldr	r3, [sp, #12]
 8009ff2:	3307      	adds	r3, #7
 8009ff4:	f023 0307 	bic.w	r3, r3, #7
 8009ff8:	3308      	adds	r3, #8
 8009ffa:	9303      	str	r3, [sp, #12]
 8009ffc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ffe:	443b      	add	r3, r7
 800a000:	9309      	str	r3, [sp, #36]	; 0x24
 800a002:	e767      	b.n	8009ed4 <_vfiprintf_r+0x94>
 800a004:	fb0c 3202 	mla	r2, ip, r2, r3
 800a008:	460c      	mov	r4, r1
 800a00a:	2001      	movs	r0, #1
 800a00c:	e7a5      	b.n	8009f5a <_vfiprintf_r+0x11a>
 800a00e:	2300      	movs	r3, #0
 800a010:	3401      	adds	r4, #1
 800a012:	9305      	str	r3, [sp, #20]
 800a014:	4619      	mov	r1, r3
 800a016:	f04f 0c0a 	mov.w	ip, #10
 800a01a:	4620      	mov	r0, r4
 800a01c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a020:	3a30      	subs	r2, #48	; 0x30
 800a022:	2a09      	cmp	r2, #9
 800a024:	d903      	bls.n	800a02e <_vfiprintf_r+0x1ee>
 800a026:	2b00      	cmp	r3, #0
 800a028:	d0c5      	beq.n	8009fb6 <_vfiprintf_r+0x176>
 800a02a:	9105      	str	r1, [sp, #20]
 800a02c:	e7c3      	b.n	8009fb6 <_vfiprintf_r+0x176>
 800a02e:	fb0c 2101 	mla	r1, ip, r1, r2
 800a032:	4604      	mov	r4, r0
 800a034:	2301      	movs	r3, #1
 800a036:	e7f0      	b.n	800a01a <_vfiprintf_r+0x1da>
 800a038:	ab03      	add	r3, sp, #12
 800a03a:	9300      	str	r3, [sp, #0]
 800a03c:	462a      	mov	r2, r5
 800a03e:	4b16      	ldr	r3, [pc, #88]	; (800a098 <_vfiprintf_r+0x258>)
 800a040:	a904      	add	r1, sp, #16
 800a042:	4630      	mov	r0, r6
 800a044:	f7fd fe04 	bl	8007c50 <_printf_float>
 800a048:	4607      	mov	r7, r0
 800a04a:	1c78      	adds	r0, r7, #1
 800a04c:	d1d6      	bne.n	8009ffc <_vfiprintf_r+0x1bc>
 800a04e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a050:	07d9      	lsls	r1, r3, #31
 800a052:	d405      	bmi.n	800a060 <_vfiprintf_r+0x220>
 800a054:	89ab      	ldrh	r3, [r5, #12]
 800a056:	059a      	lsls	r2, r3, #22
 800a058:	d402      	bmi.n	800a060 <_vfiprintf_r+0x220>
 800a05a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a05c:	f000 faaf 	bl	800a5be <__retarget_lock_release_recursive>
 800a060:	89ab      	ldrh	r3, [r5, #12]
 800a062:	065b      	lsls	r3, r3, #25
 800a064:	f53f af12 	bmi.w	8009e8c <_vfiprintf_r+0x4c>
 800a068:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a06a:	e711      	b.n	8009e90 <_vfiprintf_r+0x50>
 800a06c:	ab03      	add	r3, sp, #12
 800a06e:	9300      	str	r3, [sp, #0]
 800a070:	462a      	mov	r2, r5
 800a072:	4b09      	ldr	r3, [pc, #36]	; (800a098 <_vfiprintf_r+0x258>)
 800a074:	a904      	add	r1, sp, #16
 800a076:	4630      	mov	r0, r6
 800a078:	f7fe f876 	bl	8008168 <_printf_i>
 800a07c:	e7e4      	b.n	800a048 <_vfiprintf_r+0x208>
 800a07e:	bf00      	nop
 800a080:	0800acd4 	.word	0x0800acd4
 800a084:	0800acf4 	.word	0x0800acf4
 800a088:	0800acb4 	.word	0x0800acb4
 800a08c:	0800ac5c 	.word	0x0800ac5c
 800a090:	0800ac66 	.word	0x0800ac66
 800a094:	08007c51 	.word	0x08007c51
 800a098:	08009e1b 	.word	0x08009e1b
 800a09c:	0800ac62 	.word	0x0800ac62

0800a0a0 <__swbuf_r>:
 800a0a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0a2:	460e      	mov	r6, r1
 800a0a4:	4614      	mov	r4, r2
 800a0a6:	4605      	mov	r5, r0
 800a0a8:	b118      	cbz	r0, 800a0b2 <__swbuf_r+0x12>
 800a0aa:	6983      	ldr	r3, [r0, #24]
 800a0ac:	b90b      	cbnz	r3, 800a0b2 <__swbuf_r+0x12>
 800a0ae:	f000 f9e7 	bl	800a480 <__sinit>
 800a0b2:	4b21      	ldr	r3, [pc, #132]	; (800a138 <__swbuf_r+0x98>)
 800a0b4:	429c      	cmp	r4, r3
 800a0b6:	d12b      	bne.n	800a110 <__swbuf_r+0x70>
 800a0b8:	686c      	ldr	r4, [r5, #4]
 800a0ba:	69a3      	ldr	r3, [r4, #24]
 800a0bc:	60a3      	str	r3, [r4, #8]
 800a0be:	89a3      	ldrh	r3, [r4, #12]
 800a0c0:	071a      	lsls	r2, r3, #28
 800a0c2:	d52f      	bpl.n	800a124 <__swbuf_r+0x84>
 800a0c4:	6923      	ldr	r3, [r4, #16]
 800a0c6:	b36b      	cbz	r3, 800a124 <__swbuf_r+0x84>
 800a0c8:	6923      	ldr	r3, [r4, #16]
 800a0ca:	6820      	ldr	r0, [r4, #0]
 800a0cc:	1ac0      	subs	r0, r0, r3
 800a0ce:	6963      	ldr	r3, [r4, #20]
 800a0d0:	b2f6      	uxtb	r6, r6
 800a0d2:	4283      	cmp	r3, r0
 800a0d4:	4637      	mov	r7, r6
 800a0d6:	dc04      	bgt.n	800a0e2 <__swbuf_r+0x42>
 800a0d8:	4621      	mov	r1, r4
 800a0da:	4628      	mov	r0, r5
 800a0dc:	f000 f93c 	bl	800a358 <_fflush_r>
 800a0e0:	bb30      	cbnz	r0, 800a130 <__swbuf_r+0x90>
 800a0e2:	68a3      	ldr	r3, [r4, #8]
 800a0e4:	3b01      	subs	r3, #1
 800a0e6:	60a3      	str	r3, [r4, #8]
 800a0e8:	6823      	ldr	r3, [r4, #0]
 800a0ea:	1c5a      	adds	r2, r3, #1
 800a0ec:	6022      	str	r2, [r4, #0]
 800a0ee:	701e      	strb	r6, [r3, #0]
 800a0f0:	6963      	ldr	r3, [r4, #20]
 800a0f2:	3001      	adds	r0, #1
 800a0f4:	4283      	cmp	r3, r0
 800a0f6:	d004      	beq.n	800a102 <__swbuf_r+0x62>
 800a0f8:	89a3      	ldrh	r3, [r4, #12]
 800a0fa:	07db      	lsls	r3, r3, #31
 800a0fc:	d506      	bpl.n	800a10c <__swbuf_r+0x6c>
 800a0fe:	2e0a      	cmp	r6, #10
 800a100:	d104      	bne.n	800a10c <__swbuf_r+0x6c>
 800a102:	4621      	mov	r1, r4
 800a104:	4628      	mov	r0, r5
 800a106:	f000 f927 	bl	800a358 <_fflush_r>
 800a10a:	b988      	cbnz	r0, 800a130 <__swbuf_r+0x90>
 800a10c:	4638      	mov	r0, r7
 800a10e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a110:	4b0a      	ldr	r3, [pc, #40]	; (800a13c <__swbuf_r+0x9c>)
 800a112:	429c      	cmp	r4, r3
 800a114:	d101      	bne.n	800a11a <__swbuf_r+0x7a>
 800a116:	68ac      	ldr	r4, [r5, #8]
 800a118:	e7cf      	b.n	800a0ba <__swbuf_r+0x1a>
 800a11a:	4b09      	ldr	r3, [pc, #36]	; (800a140 <__swbuf_r+0xa0>)
 800a11c:	429c      	cmp	r4, r3
 800a11e:	bf08      	it	eq
 800a120:	68ec      	ldreq	r4, [r5, #12]
 800a122:	e7ca      	b.n	800a0ba <__swbuf_r+0x1a>
 800a124:	4621      	mov	r1, r4
 800a126:	4628      	mov	r0, r5
 800a128:	f000 f81a 	bl	800a160 <__swsetup_r>
 800a12c:	2800      	cmp	r0, #0
 800a12e:	d0cb      	beq.n	800a0c8 <__swbuf_r+0x28>
 800a130:	f04f 37ff 	mov.w	r7, #4294967295
 800a134:	e7ea      	b.n	800a10c <__swbuf_r+0x6c>
 800a136:	bf00      	nop
 800a138:	0800acd4 	.word	0x0800acd4
 800a13c:	0800acf4 	.word	0x0800acf4
 800a140:	0800acb4 	.word	0x0800acb4

0800a144 <__ascii_wctomb>:
 800a144:	b149      	cbz	r1, 800a15a <__ascii_wctomb+0x16>
 800a146:	2aff      	cmp	r2, #255	; 0xff
 800a148:	bf85      	ittet	hi
 800a14a:	238a      	movhi	r3, #138	; 0x8a
 800a14c:	6003      	strhi	r3, [r0, #0]
 800a14e:	700a      	strbls	r2, [r1, #0]
 800a150:	f04f 30ff 	movhi.w	r0, #4294967295
 800a154:	bf98      	it	ls
 800a156:	2001      	movls	r0, #1
 800a158:	4770      	bx	lr
 800a15a:	4608      	mov	r0, r1
 800a15c:	4770      	bx	lr
	...

0800a160 <__swsetup_r>:
 800a160:	4b32      	ldr	r3, [pc, #200]	; (800a22c <__swsetup_r+0xcc>)
 800a162:	b570      	push	{r4, r5, r6, lr}
 800a164:	681d      	ldr	r5, [r3, #0]
 800a166:	4606      	mov	r6, r0
 800a168:	460c      	mov	r4, r1
 800a16a:	b125      	cbz	r5, 800a176 <__swsetup_r+0x16>
 800a16c:	69ab      	ldr	r3, [r5, #24]
 800a16e:	b913      	cbnz	r3, 800a176 <__swsetup_r+0x16>
 800a170:	4628      	mov	r0, r5
 800a172:	f000 f985 	bl	800a480 <__sinit>
 800a176:	4b2e      	ldr	r3, [pc, #184]	; (800a230 <__swsetup_r+0xd0>)
 800a178:	429c      	cmp	r4, r3
 800a17a:	d10f      	bne.n	800a19c <__swsetup_r+0x3c>
 800a17c:	686c      	ldr	r4, [r5, #4]
 800a17e:	89a3      	ldrh	r3, [r4, #12]
 800a180:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a184:	0719      	lsls	r1, r3, #28
 800a186:	d42c      	bmi.n	800a1e2 <__swsetup_r+0x82>
 800a188:	06dd      	lsls	r5, r3, #27
 800a18a:	d411      	bmi.n	800a1b0 <__swsetup_r+0x50>
 800a18c:	2309      	movs	r3, #9
 800a18e:	6033      	str	r3, [r6, #0]
 800a190:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a194:	81a3      	strh	r3, [r4, #12]
 800a196:	f04f 30ff 	mov.w	r0, #4294967295
 800a19a:	e03e      	b.n	800a21a <__swsetup_r+0xba>
 800a19c:	4b25      	ldr	r3, [pc, #148]	; (800a234 <__swsetup_r+0xd4>)
 800a19e:	429c      	cmp	r4, r3
 800a1a0:	d101      	bne.n	800a1a6 <__swsetup_r+0x46>
 800a1a2:	68ac      	ldr	r4, [r5, #8]
 800a1a4:	e7eb      	b.n	800a17e <__swsetup_r+0x1e>
 800a1a6:	4b24      	ldr	r3, [pc, #144]	; (800a238 <__swsetup_r+0xd8>)
 800a1a8:	429c      	cmp	r4, r3
 800a1aa:	bf08      	it	eq
 800a1ac:	68ec      	ldreq	r4, [r5, #12]
 800a1ae:	e7e6      	b.n	800a17e <__swsetup_r+0x1e>
 800a1b0:	0758      	lsls	r0, r3, #29
 800a1b2:	d512      	bpl.n	800a1da <__swsetup_r+0x7a>
 800a1b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a1b6:	b141      	cbz	r1, 800a1ca <__swsetup_r+0x6a>
 800a1b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a1bc:	4299      	cmp	r1, r3
 800a1be:	d002      	beq.n	800a1c6 <__swsetup_r+0x66>
 800a1c0:	4630      	mov	r0, r6
 800a1c2:	f7ff fb6f 	bl	80098a4 <_free_r>
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	6363      	str	r3, [r4, #52]	; 0x34
 800a1ca:	89a3      	ldrh	r3, [r4, #12]
 800a1cc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a1d0:	81a3      	strh	r3, [r4, #12]
 800a1d2:	2300      	movs	r3, #0
 800a1d4:	6063      	str	r3, [r4, #4]
 800a1d6:	6923      	ldr	r3, [r4, #16]
 800a1d8:	6023      	str	r3, [r4, #0]
 800a1da:	89a3      	ldrh	r3, [r4, #12]
 800a1dc:	f043 0308 	orr.w	r3, r3, #8
 800a1e0:	81a3      	strh	r3, [r4, #12]
 800a1e2:	6923      	ldr	r3, [r4, #16]
 800a1e4:	b94b      	cbnz	r3, 800a1fa <__swsetup_r+0x9a>
 800a1e6:	89a3      	ldrh	r3, [r4, #12]
 800a1e8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a1ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a1f0:	d003      	beq.n	800a1fa <__swsetup_r+0x9a>
 800a1f2:	4621      	mov	r1, r4
 800a1f4:	4630      	mov	r0, r6
 800a1f6:	f000 fa07 	bl	800a608 <__smakebuf_r>
 800a1fa:	89a0      	ldrh	r0, [r4, #12]
 800a1fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a200:	f010 0301 	ands.w	r3, r0, #1
 800a204:	d00a      	beq.n	800a21c <__swsetup_r+0xbc>
 800a206:	2300      	movs	r3, #0
 800a208:	60a3      	str	r3, [r4, #8]
 800a20a:	6963      	ldr	r3, [r4, #20]
 800a20c:	425b      	negs	r3, r3
 800a20e:	61a3      	str	r3, [r4, #24]
 800a210:	6923      	ldr	r3, [r4, #16]
 800a212:	b943      	cbnz	r3, 800a226 <__swsetup_r+0xc6>
 800a214:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a218:	d1ba      	bne.n	800a190 <__swsetup_r+0x30>
 800a21a:	bd70      	pop	{r4, r5, r6, pc}
 800a21c:	0781      	lsls	r1, r0, #30
 800a21e:	bf58      	it	pl
 800a220:	6963      	ldrpl	r3, [r4, #20]
 800a222:	60a3      	str	r3, [r4, #8]
 800a224:	e7f4      	b.n	800a210 <__swsetup_r+0xb0>
 800a226:	2000      	movs	r0, #0
 800a228:	e7f7      	b.n	800a21a <__swsetup_r+0xba>
 800a22a:	bf00      	nop
 800a22c:	20000028 	.word	0x20000028
 800a230:	0800acd4 	.word	0x0800acd4
 800a234:	0800acf4 	.word	0x0800acf4
 800a238:	0800acb4 	.word	0x0800acb4

0800a23c <abort>:
 800a23c:	b508      	push	{r3, lr}
 800a23e:	2006      	movs	r0, #6
 800a240:	f000 fa52 	bl	800a6e8 <raise>
 800a244:	2001      	movs	r0, #1
 800a246:	f7f7 ffed 	bl	8002224 <_exit>
	...

0800a24c <__sflush_r>:
 800a24c:	898a      	ldrh	r2, [r1, #12]
 800a24e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a252:	4605      	mov	r5, r0
 800a254:	0710      	lsls	r0, r2, #28
 800a256:	460c      	mov	r4, r1
 800a258:	d458      	bmi.n	800a30c <__sflush_r+0xc0>
 800a25a:	684b      	ldr	r3, [r1, #4]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	dc05      	bgt.n	800a26c <__sflush_r+0x20>
 800a260:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a262:	2b00      	cmp	r3, #0
 800a264:	dc02      	bgt.n	800a26c <__sflush_r+0x20>
 800a266:	2000      	movs	r0, #0
 800a268:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a26c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a26e:	2e00      	cmp	r6, #0
 800a270:	d0f9      	beq.n	800a266 <__sflush_r+0x1a>
 800a272:	2300      	movs	r3, #0
 800a274:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a278:	682f      	ldr	r7, [r5, #0]
 800a27a:	602b      	str	r3, [r5, #0]
 800a27c:	d032      	beq.n	800a2e4 <__sflush_r+0x98>
 800a27e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a280:	89a3      	ldrh	r3, [r4, #12]
 800a282:	075a      	lsls	r2, r3, #29
 800a284:	d505      	bpl.n	800a292 <__sflush_r+0x46>
 800a286:	6863      	ldr	r3, [r4, #4]
 800a288:	1ac0      	subs	r0, r0, r3
 800a28a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a28c:	b10b      	cbz	r3, 800a292 <__sflush_r+0x46>
 800a28e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a290:	1ac0      	subs	r0, r0, r3
 800a292:	2300      	movs	r3, #0
 800a294:	4602      	mov	r2, r0
 800a296:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a298:	6a21      	ldr	r1, [r4, #32]
 800a29a:	4628      	mov	r0, r5
 800a29c:	47b0      	blx	r6
 800a29e:	1c43      	adds	r3, r0, #1
 800a2a0:	89a3      	ldrh	r3, [r4, #12]
 800a2a2:	d106      	bne.n	800a2b2 <__sflush_r+0x66>
 800a2a4:	6829      	ldr	r1, [r5, #0]
 800a2a6:	291d      	cmp	r1, #29
 800a2a8:	d82c      	bhi.n	800a304 <__sflush_r+0xb8>
 800a2aa:	4a2a      	ldr	r2, [pc, #168]	; (800a354 <__sflush_r+0x108>)
 800a2ac:	40ca      	lsrs	r2, r1
 800a2ae:	07d6      	lsls	r6, r2, #31
 800a2b0:	d528      	bpl.n	800a304 <__sflush_r+0xb8>
 800a2b2:	2200      	movs	r2, #0
 800a2b4:	6062      	str	r2, [r4, #4]
 800a2b6:	04d9      	lsls	r1, r3, #19
 800a2b8:	6922      	ldr	r2, [r4, #16]
 800a2ba:	6022      	str	r2, [r4, #0]
 800a2bc:	d504      	bpl.n	800a2c8 <__sflush_r+0x7c>
 800a2be:	1c42      	adds	r2, r0, #1
 800a2c0:	d101      	bne.n	800a2c6 <__sflush_r+0x7a>
 800a2c2:	682b      	ldr	r3, [r5, #0]
 800a2c4:	b903      	cbnz	r3, 800a2c8 <__sflush_r+0x7c>
 800a2c6:	6560      	str	r0, [r4, #84]	; 0x54
 800a2c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a2ca:	602f      	str	r7, [r5, #0]
 800a2cc:	2900      	cmp	r1, #0
 800a2ce:	d0ca      	beq.n	800a266 <__sflush_r+0x1a>
 800a2d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a2d4:	4299      	cmp	r1, r3
 800a2d6:	d002      	beq.n	800a2de <__sflush_r+0x92>
 800a2d8:	4628      	mov	r0, r5
 800a2da:	f7ff fae3 	bl	80098a4 <_free_r>
 800a2de:	2000      	movs	r0, #0
 800a2e0:	6360      	str	r0, [r4, #52]	; 0x34
 800a2e2:	e7c1      	b.n	800a268 <__sflush_r+0x1c>
 800a2e4:	6a21      	ldr	r1, [r4, #32]
 800a2e6:	2301      	movs	r3, #1
 800a2e8:	4628      	mov	r0, r5
 800a2ea:	47b0      	blx	r6
 800a2ec:	1c41      	adds	r1, r0, #1
 800a2ee:	d1c7      	bne.n	800a280 <__sflush_r+0x34>
 800a2f0:	682b      	ldr	r3, [r5, #0]
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d0c4      	beq.n	800a280 <__sflush_r+0x34>
 800a2f6:	2b1d      	cmp	r3, #29
 800a2f8:	d001      	beq.n	800a2fe <__sflush_r+0xb2>
 800a2fa:	2b16      	cmp	r3, #22
 800a2fc:	d101      	bne.n	800a302 <__sflush_r+0xb6>
 800a2fe:	602f      	str	r7, [r5, #0]
 800a300:	e7b1      	b.n	800a266 <__sflush_r+0x1a>
 800a302:	89a3      	ldrh	r3, [r4, #12]
 800a304:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a308:	81a3      	strh	r3, [r4, #12]
 800a30a:	e7ad      	b.n	800a268 <__sflush_r+0x1c>
 800a30c:	690f      	ldr	r7, [r1, #16]
 800a30e:	2f00      	cmp	r7, #0
 800a310:	d0a9      	beq.n	800a266 <__sflush_r+0x1a>
 800a312:	0793      	lsls	r3, r2, #30
 800a314:	680e      	ldr	r6, [r1, #0]
 800a316:	bf08      	it	eq
 800a318:	694b      	ldreq	r3, [r1, #20]
 800a31a:	600f      	str	r7, [r1, #0]
 800a31c:	bf18      	it	ne
 800a31e:	2300      	movne	r3, #0
 800a320:	eba6 0807 	sub.w	r8, r6, r7
 800a324:	608b      	str	r3, [r1, #8]
 800a326:	f1b8 0f00 	cmp.w	r8, #0
 800a32a:	dd9c      	ble.n	800a266 <__sflush_r+0x1a>
 800a32c:	6a21      	ldr	r1, [r4, #32]
 800a32e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a330:	4643      	mov	r3, r8
 800a332:	463a      	mov	r2, r7
 800a334:	4628      	mov	r0, r5
 800a336:	47b0      	blx	r6
 800a338:	2800      	cmp	r0, #0
 800a33a:	dc06      	bgt.n	800a34a <__sflush_r+0xfe>
 800a33c:	89a3      	ldrh	r3, [r4, #12]
 800a33e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a342:	81a3      	strh	r3, [r4, #12]
 800a344:	f04f 30ff 	mov.w	r0, #4294967295
 800a348:	e78e      	b.n	800a268 <__sflush_r+0x1c>
 800a34a:	4407      	add	r7, r0
 800a34c:	eba8 0800 	sub.w	r8, r8, r0
 800a350:	e7e9      	b.n	800a326 <__sflush_r+0xda>
 800a352:	bf00      	nop
 800a354:	20400001 	.word	0x20400001

0800a358 <_fflush_r>:
 800a358:	b538      	push	{r3, r4, r5, lr}
 800a35a:	690b      	ldr	r3, [r1, #16]
 800a35c:	4605      	mov	r5, r0
 800a35e:	460c      	mov	r4, r1
 800a360:	b913      	cbnz	r3, 800a368 <_fflush_r+0x10>
 800a362:	2500      	movs	r5, #0
 800a364:	4628      	mov	r0, r5
 800a366:	bd38      	pop	{r3, r4, r5, pc}
 800a368:	b118      	cbz	r0, 800a372 <_fflush_r+0x1a>
 800a36a:	6983      	ldr	r3, [r0, #24]
 800a36c:	b90b      	cbnz	r3, 800a372 <_fflush_r+0x1a>
 800a36e:	f000 f887 	bl	800a480 <__sinit>
 800a372:	4b14      	ldr	r3, [pc, #80]	; (800a3c4 <_fflush_r+0x6c>)
 800a374:	429c      	cmp	r4, r3
 800a376:	d11b      	bne.n	800a3b0 <_fflush_r+0x58>
 800a378:	686c      	ldr	r4, [r5, #4]
 800a37a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d0ef      	beq.n	800a362 <_fflush_r+0xa>
 800a382:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a384:	07d0      	lsls	r0, r2, #31
 800a386:	d404      	bmi.n	800a392 <_fflush_r+0x3a>
 800a388:	0599      	lsls	r1, r3, #22
 800a38a:	d402      	bmi.n	800a392 <_fflush_r+0x3a>
 800a38c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a38e:	f000 f915 	bl	800a5bc <__retarget_lock_acquire_recursive>
 800a392:	4628      	mov	r0, r5
 800a394:	4621      	mov	r1, r4
 800a396:	f7ff ff59 	bl	800a24c <__sflush_r>
 800a39a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a39c:	07da      	lsls	r2, r3, #31
 800a39e:	4605      	mov	r5, r0
 800a3a0:	d4e0      	bmi.n	800a364 <_fflush_r+0xc>
 800a3a2:	89a3      	ldrh	r3, [r4, #12]
 800a3a4:	059b      	lsls	r3, r3, #22
 800a3a6:	d4dd      	bmi.n	800a364 <_fflush_r+0xc>
 800a3a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a3aa:	f000 f908 	bl	800a5be <__retarget_lock_release_recursive>
 800a3ae:	e7d9      	b.n	800a364 <_fflush_r+0xc>
 800a3b0:	4b05      	ldr	r3, [pc, #20]	; (800a3c8 <_fflush_r+0x70>)
 800a3b2:	429c      	cmp	r4, r3
 800a3b4:	d101      	bne.n	800a3ba <_fflush_r+0x62>
 800a3b6:	68ac      	ldr	r4, [r5, #8]
 800a3b8:	e7df      	b.n	800a37a <_fflush_r+0x22>
 800a3ba:	4b04      	ldr	r3, [pc, #16]	; (800a3cc <_fflush_r+0x74>)
 800a3bc:	429c      	cmp	r4, r3
 800a3be:	bf08      	it	eq
 800a3c0:	68ec      	ldreq	r4, [r5, #12]
 800a3c2:	e7da      	b.n	800a37a <_fflush_r+0x22>
 800a3c4:	0800acd4 	.word	0x0800acd4
 800a3c8:	0800acf4 	.word	0x0800acf4
 800a3cc:	0800acb4 	.word	0x0800acb4

0800a3d0 <std>:
 800a3d0:	2300      	movs	r3, #0
 800a3d2:	b510      	push	{r4, lr}
 800a3d4:	4604      	mov	r4, r0
 800a3d6:	e9c0 3300 	strd	r3, r3, [r0]
 800a3da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a3de:	6083      	str	r3, [r0, #8]
 800a3e0:	8181      	strh	r1, [r0, #12]
 800a3e2:	6643      	str	r3, [r0, #100]	; 0x64
 800a3e4:	81c2      	strh	r2, [r0, #14]
 800a3e6:	6183      	str	r3, [r0, #24]
 800a3e8:	4619      	mov	r1, r3
 800a3ea:	2208      	movs	r2, #8
 800a3ec:	305c      	adds	r0, #92	; 0x5c
 800a3ee:	f7fd fb95 	bl	8007b1c <memset>
 800a3f2:	4b05      	ldr	r3, [pc, #20]	; (800a408 <std+0x38>)
 800a3f4:	6263      	str	r3, [r4, #36]	; 0x24
 800a3f6:	4b05      	ldr	r3, [pc, #20]	; (800a40c <std+0x3c>)
 800a3f8:	62a3      	str	r3, [r4, #40]	; 0x28
 800a3fa:	4b05      	ldr	r3, [pc, #20]	; (800a410 <std+0x40>)
 800a3fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a3fe:	4b05      	ldr	r3, [pc, #20]	; (800a414 <std+0x44>)
 800a400:	6224      	str	r4, [r4, #32]
 800a402:	6323      	str	r3, [r4, #48]	; 0x30
 800a404:	bd10      	pop	{r4, pc}
 800a406:	bf00      	nop
 800a408:	0800a721 	.word	0x0800a721
 800a40c:	0800a743 	.word	0x0800a743
 800a410:	0800a77b 	.word	0x0800a77b
 800a414:	0800a79f 	.word	0x0800a79f

0800a418 <_cleanup_r>:
 800a418:	4901      	ldr	r1, [pc, #4]	; (800a420 <_cleanup_r+0x8>)
 800a41a:	f000 b8af 	b.w	800a57c <_fwalk_reent>
 800a41e:	bf00      	nop
 800a420:	0800a359 	.word	0x0800a359

0800a424 <__sfmoreglue>:
 800a424:	b570      	push	{r4, r5, r6, lr}
 800a426:	1e4a      	subs	r2, r1, #1
 800a428:	2568      	movs	r5, #104	; 0x68
 800a42a:	4355      	muls	r5, r2
 800a42c:	460e      	mov	r6, r1
 800a42e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a432:	f7ff fa87 	bl	8009944 <_malloc_r>
 800a436:	4604      	mov	r4, r0
 800a438:	b140      	cbz	r0, 800a44c <__sfmoreglue+0x28>
 800a43a:	2100      	movs	r1, #0
 800a43c:	e9c0 1600 	strd	r1, r6, [r0]
 800a440:	300c      	adds	r0, #12
 800a442:	60a0      	str	r0, [r4, #8]
 800a444:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a448:	f7fd fb68 	bl	8007b1c <memset>
 800a44c:	4620      	mov	r0, r4
 800a44e:	bd70      	pop	{r4, r5, r6, pc}

0800a450 <__sfp_lock_acquire>:
 800a450:	4801      	ldr	r0, [pc, #4]	; (800a458 <__sfp_lock_acquire+0x8>)
 800a452:	f000 b8b3 	b.w	800a5bc <__retarget_lock_acquire_recursive>
 800a456:	bf00      	nop
 800a458:	20000940 	.word	0x20000940

0800a45c <__sfp_lock_release>:
 800a45c:	4801      	ldr	r0, [pc, #4]	; (800a464 <__sfp_lock_release+0x8>)
 800a45e:	f000 b8ae 	b.w	800a5be <__retarget_lock_release_recursive>
 800a462:	bf00      	nop
 800a464:	20000940 	.word	0x20000940

0800a468 <__sinit_lock_acquire>:
 800a468:	4801      	ldr	r0, [pc, #4]	; (800a470 <__sinit_lock_acquire+0x8>)
 800a46a:	f000 b8a7 	b.w	800a5bc <__retarget_lock_acquire_recursive>
 800a46e:	bf00      	nop
 800a470:	2000093b 	.word	0x2000093b

0800a474 <__sinit_lock_release>:
 800a474:	4801      	ldr	r0, [pc, #4]	; (800a47c <__sinit_lock_release+0x8>)
 800a476:	f000 b8a2 	b.w	800a5be <__retarget_lock_release_recursive>
 800a47a:	bf00      	nop
 800a47c:	2000093b 	.word	0x2000093b

0800a480 <__sinit>:
 800a480:	b510      	push	{r4, lr}
 800a482:	4604      	mov	r4, r0
 800a484:	f7ff fff0 	bl	800a468 <__sinit_lock_acquire>
 800a488:	69a3      	ldr	r3, [r4, #24]
 800a48a:	b11b      	cbz	r3, 800a494 <__sinit+0x14>
 800a48c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a490:	f7ff bff0 	b.w	800a474 <__sinit_lock_release>
 800a494:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a498:	6523      	str	r3, [r4, #80]	; 0x50
 800a49a:	4b13      	ldr	r3, [pc, #76]	; (800a4e8 <__sinit+0x68>)
 800a49c:	4a13      	ldr	r2, [pc, #76]	; (800a4ec <__sinit+0x6c>)
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	62a2      	str	r2, [r4, #40]	; 0x28
 800a4a2:	42a3      	cmp	r3, r4
 800a4a4:	bf04      	itt	eq
 800a4a6:	2301      	moveq	r3, #1
 800a4a8:	61a3      	streq	r3, [r4, #24]
 800a4aa:	4620      	mov	r0, r4
 800a4ac:	f000 f820 	bl	800a4f0 <__sfp>
 800a4b0:	6060      	str	r0, [r4, #4]
 800a4b2:	4620      	mov	r0, r4
 800a4b4:	f000 f81c 	bl	800a4f0 <__sfp>
 800a4b8:	60a0      	str	r0, [r4, #8]
 800a4ba:	4620      	mov	r0, r4
 800a4bc:	f000 f818 	bl	800a4f0 <__sfp>
 800a4c0:	2200      	movs	r2, #0
 800a4c2:	60e0      	str	r0, [r4, #12]
 800a4c4:	2104      	movs	r1, #4
 800a4c6:	6860      	ldr	r0, [r4, #4]
 800a4c8:	f7ff ff82 	bl	800a3d0 <std>
 800a4cc:	68a0      	ldr	r0, [r4, #8]
 800a4ce:	2201      	movs	r2, #1
 800a4d0:	2109      	movs	r1, #9
 800a4d2:	f7ff ff7d 	bl	800a3d0 <std>
 800a4d6:	68e0      	ldr	r0, [r4, #12]
 800a4d8:	2202      	movs	r2, #2
 800a4da:	2112      	movs	r1, #18
 800a4dc:	f7ff ff78 	bl	800a3d0 <std>
 800a4e0:	2301      	movs	r3, #1
 800a4e2:	61a3      	str	r3, [r4, #24]
 800a4e4:	e7d2      	b.n	800a48c <__sinit+0xc>
 800a4e6:	bf00      	nop
 800a4e8:	0800a92c 	.word	0x0800a92c
 800a4ec:	0800a419 	.word	0x0800a419

0800a4f0 <__sfp>:
 800a4f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4f2:	4607      	mov	r7, r0
 800a4f4:	f7ff ffac 	bl	800a450 <__sfp_lock_acquire>
 800a4f8:	4b1e      	ldr	r3, [pc, #120]	; (800a574 <__sfp+0x84>)
 800a4fa:	681e      	ldr	r6, [r3, #0]
 800a4fc:	69b3      	ldr	r3, [r6, #24]
 800a4fe:	b913      	cbnz	r3, 800a506 <__sfp+0x16>
 800a500:	4630      	mov	r0, r6
 800a502:	f7ff ffbd 	bl	800a480 <__sinit>
 800a506:	3648      	adds	r6, #72	; 0x48
 800a508:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a50c:	3b01      	subs	r3, #1
 800a50e:	d503      	bpl.n	800a518 <__sfp+0x28>
 800a510:	6833      	ldr	r3, [r6, #0]
 800a512:	b30b      	cbz	r3, 800a558 <__sfp+0x68>
 800a514:	6836      	ldr	r6, [r6, #0]
 800a516:	e7f7      	b.n	800a508 <__sfp+0x18>
 800a518:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a51c:	b9d5      	cbnz	r5, 800a554 <__sfp+0x64>
 800a51e:	4b16      	ldr	r3, [pc, #88]	; (800a578 <__sfp+0x88>)
 800a520:	60e3      	str	r3, [r4, #12]
 800a522:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a526:	6665      	str	r5, [r4, #100]	; 0x64
 800a528:	f000 f847 	bl	800a5ba <__retarget_lock_init_recursive>
 800a52c:	f7ff ff96 	bl	800a45c <__sfp_lock_release>
 800a530:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a534:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a538:	6025      	str	r5, [r4, #0]
 800a53a:	61a5      	str	r5, [r4, #24]
 800a53c:	2208      	movs	r2, #8
 800a53e:	4629      	mov	r1, r5
 800a540:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a544:	f7fd faea 	bl	8007b1c <memset>
 800a548:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a54c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a550:	4620      	mov	r0, r4
 800a552:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a554:	3468      	adds	r4, #104	; 0x68
 800a556:	e7d9      	b.n	800a50c <__sfp+0x1c>
 800a558:	2104      	movs	r1, #4
 800a55a:	4638      	mov	r0, r7
 800a55c:	f7ff ff62 	bl	800a424 <__sfmoreglue>
 800a560:	4604      	mov	r4, r0
 800a562:	6030      	str	r0, [r6, #0]
 800a564:	2800      	cmp	r0, #0
 800a566:	d1d5      	bne.n	800a514 <__sfp+0x24>
 800a568:	f7ff ff78 	bl	800a45c <__sfp_lock_release>
 800a56c:	230c      	movs	r3, #12
 800a56e:	603b      	str	r3, [r7, #0]
 800a570:	e7ee      	b.n	800a550 <__sfp+0x60>
 800a572:	bf00      	nop
 800a574:	0800a92c 	.word	0x0800a92c
 800a578:	ffff0001 	.word	0xffff0001

0800a57c <_fwalk_reent>:
 800a57c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a580:	4606      	mov	r6, r0
 800a582:	4688      	mov	r8, r1
 800a584:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a588:	2700      	movs	r7, #0
 800a58a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a58e:	f1b9 0901 	subs.w	r9, r9, #1
 800a592:	d505      	bpl.n	800a5a0 <_fwalk_reent+0x24>
 800a594:	6824      	ldr	r4, [r4, #0]
 800a596:	2c00      	cmp	r4, #0
 800a598:	d1f7      	bne.n	800a58a <_fwalk_reent+0xe>
 800a59a:	4638      	mov	r0, r7
 800a59c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5a0:	89ab      	ldrh	r3, [r5, #12]
 800a5a2:	2b01      	cmp	r3, #1
 800a5a4:	d907      	bls.n	800a5b6 <_fwalk_reent+0x3a>
 800a5a6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a5aa:	3301      	adds	r3, #1
 800a5ac:	d003      	beq.n	800a5b6 <_fwalk_reent+0x3a>
 800a5ae:	4629      	mov	r1, r5
 800a5b0:	4630      	mov	r0, r6
 800a5b2:	47c0      	blx	r8
 800a5b4:	4307      	orrs	r7, r0
 800a5b6:	3568      	adds	r5, #104	; 0x68
 800a5b8:	e7e9      	b.n	800a58e <_fwalk_reent+0x12>

0800a5ba <__retarget_lock_init_recursive>:
 800a5ba:	4770      	bx	lr

0800a5bc <__retarget_lock_acquire_recursive>:
 800a5bc:	4770      	bx	lr

0800a5be <__retarget_lock_release_recursive>:
 800a5be:	4770      	bx	lr

0800a5c0 <__swhatbuf_r>:
 800a5c0:	b570      	push	{r4, r5, r6, lr}
 800a5c2:	460e      	mov	r6, r1
 800a5c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5c8:	2900      	cmp	r1, #0
 800a5ca:	b096      	sub	sp, #88	; 0x58
 800a5cc:	4614      	mov	r4, r2
 800a5ce:	461d      	mov	r5, r3
 800a5d0:	da07      	bge.n	800a5e2 <__swhatbuf_r+0x22>
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	602b      	str	r3, [r5, #0]
 800a5d6:	89b3      	ldrh	r3, [r6, #12]
 800a5d8:	061a      	lsls	r2, r3, #24
 800a5da:	d410      	bmi.n	800a5fe <__swhatbuf_r+0x3e>
 800a5dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a5e0:	e00e      	b.n	800a600 <__swhatbuf_r+0x40>
 800a5e2:	466a      	mov	r2, sp
 800a5e4:	f000 f902 	bl	800a7ec <_fstat_r>
 800a5e8:	2800      	cmp	r0, #0
 800a5ea:	dbf2      	blt.n	800a5d2 <__swhatbuf_r+0x12>
 800a5ec:	9a01      	ldr	r2, [sp, #4]
 800a5ee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a5f2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a5f6:	425a      	negs	r2, r3
 800a5f8:	415a      	adcs	r2, r3
 800a5fa:	602a      	str	r2, [r5, #0]
 800a5fc:	e7ee      	b.n	800a5dc <__swhatbuf_r+0x1c>
 800a5fe:	2340      	movs	r3, #64	; 0x40
 800a600:	2000      	movs	r0, #0
 800a602:	6023      	str	r3, [r4, #0]
 800a604:	b016      	add	sp, #88	; 0x58
 800a606:	bd70      	pop	{r4, r5, r6, pc}

0800a608 <__smakebuf_r>:
 800a608:	898b      	ldrh	r3, [r1, #12]
 800a60a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a60c:	079d      	lsls	r5, r3, #30
 800a60e:	4606      	mov	r6, r0
 800a610:	460c      	mov	r4, r1
 800a612:	d507      	bpl.n	800a624 <__smakebuf_r+0x1c>
 800a614:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a618:	6023      	str	r3, [r4, #0]
 800a61a:	6123      	str	r3, [r4, #16]
 800a61c:	2301      	movs	r3, #1
 800a61e:	6163      	str	r3, [r4, #20]
 800a620:	b002      	add	sp, #8
 800a622:	bd70      	pop	{r4, r5, r6, pc}
 800a624:	ab01      	add	r3, sp, #4
 800a626:	466a      	mov	r2, sp
 800a628:	f7ff ffca 	bl	800a5c0 <__swhatbuf_r>
 800a62c:	9900      	ldr	r1, [sp, #0]
 800a62e:	4605      	mov	r5, r0
 800a630:	4630      	mov	r0, r6
 800a632:	f7ff f987 	bl	8009944 <_malloc_r>
 800a636:	b948      	cbnz	r0, 800a64c <__smakebuf_r+0x44>
 800a638:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a63c:	059a      	lsls	r2, r3, #22
 800a63e:	d4ef      	bmi.n	800a620 <__smakebuf_r+0x18>
 800a640:	f023 0303 	bic.w	r3, r3, #3
 800a644:	f043 0302 	orr.w	r3, r3, #2
 800a648:	81a3      	strh	r3, [r4, #12]
 800a64a:	e7e3      	b.n	800a614 <__smakebuf_r+0xc>
 800a64c:	4b0d      	ldr	r3, [pc, #52]	; (800a684 <__smakebuf_r+0x7c>)
 800a64e:	62b3      	str	r3, [r6, #40]	; 0x28
 800a650:	89a3      	ldrh	r3, [r4, #12]
 800a652:	6020      	str	r0, [r4, #0]
 800a654:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a658:	81a3      	strh	r3, [r4, #12]
 800a65a:	9b00      	ldr	r3, [sp, #0]
 800a65c:	6163      	str	r3, [r4, #20]
 800a65e:	9b01      	ldr	r3, [sp, #4]
 800a660:	6120      	str	r0, [r4, #16]
 800a662:	b15b      	cbz	r3, 800a67c <__smakebuf_r+0x74>
 800a664:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a668:	4630      	mov	r0, r6
 800a66a:	f000 f8d1 	bl	800a810 <_isatty_r>
 800a66e:	b128      	cbz	r0, 800a67c <__smakebuf_r+0x74>
 800a670:	89a3      	ldrh	r3, [r4, #12]
 800a672:	f023 0303 	bic.w	r3, r3, #3
 800a676:	f043 0301 	orr.w	r3, r3, #1
 800a67a:	81a3      	strh	r3, [r4, #12]
 800a67c:	89a0      	ldrh	r0, [r4, #12]
 800a67e:	4305      	orrs	r5, r0
 800a680:	81a5      	strh	r5, [r4, #12]
 800a682:	e7cd      	b.n	800a620 <__smakebuf_r+0x18>
 800a684:	0800a419 	.word	0x0800a419

0800a688 <_malloc_usable_size_r>:
 800a688:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a68c:	1f18      	subs	r0, r3, #4
 800a68e:	2b00      	cmp	r3, #0
 800a690:	bfbc      	itt	lt
 800a692:	580b      	ldrlt	r3, [r1, r0]
 800a694:	18c0      	addlt	r0, r0, r3
 800a696:	4770      	bx	lr

0800a698 <_raise_r>:
 800a698:	291f      	cmp	r1, #31
 800a69a:	b538      	push	{r3, r4, r5, lr}
 800a69c:	4604      	mov	r4, r0
 800a69e:	460d      	mov	r5, r1
 800a6a0:	d904      	bls.n	800a6ac <_raise_r+0x14>
 800a6a2:	2316      	movs	r3, #22
 800a6a4:	6003      	str	r3, [r0, #0]
 800a6a6:	f04f 30ff 	mov.w	r0, #4294967295
 800a6aa:	bd38      	pop	{r3, r4, r5, pc}
 800a6ac:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a6ae:	b112      	cbz	r2, 800a6b6 <_raise_r+0x1e>
 800a6b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a6b4:	b94b      	cbnz	r3, 800a6ca <_raise_r+0x32>
 800a6b6:	4620      	mov	r0, r4
 800a6b8:	f000 f830 	bl	800a71c <_getpid_r>
 800a6bc:	462a      	mov	r2, r5
 800a6be:	4601      	mov	r1, r0
 800a6c0:	4620      	mov	r0, r4
 800a6c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a6c6:	f000 b817 	b.w	800a6f8 <_kill_r>
 800a6ca:	2b01      	cmp	r3, #1
 800a6cc:	d00a      	beq.n	800a6e4 <_raise_r+0x4c>
 800a6ce:	1c59      	adds	r1, r3, #1
 800a6d0:	d103      	bne.n	800a6da <_raise_r+0x42>
 800a6d2:	2316      	movs	r3, #22
 800a6d4:	6003      	str	r3, [r0, #0]
 800a6d6:	2001      	movs	r0, #1
 800a6d8:	e7e7      	b.n	800a6aa <_raise_r+0x12>
 800a6da:	2400      	movs	r4, #0
 800a6dc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a6e0:	4628      	mov	r0, r5
 800a6e2:	4798      	blx	r3
 800a6e4:	2000      	movs	r0, #0
 800a6e6:	e7e0      	b.n	800a6aa <_raise_r+0x12>

0800a6e8 <raise>:
 800a6e8:	4b02      	ldr	r3, [pc, #8]	; (800a6f4 <raise+0xc>)
 800a6ea:	4601      	mov	r1, r0
 800a6ec:	6818      	ldr	r0, [r3, #0]
 800a6ee:	f7ff bfd3 	b.w	800a698 <_raise_r>
 800a6f2:	bf00      	nop
 800a6f4:	20000028 	.word	0x20000028

0800a6f8 <_kill_r>:
 800a6f8:	b538      	push	{r3, r4, r5, lr}
 800a6fa:	4d07      	ldr	r5, [pc, #28]	; (800a718 <_kill_r+0x20>)
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	4604      	mov	r4, r0
 800a700:	4608      	mov	r0, r1
 800a702:	4611      	mov	r1, r2
 800a704:	602b      	str	r3, [r5, #0]
 800a706:	f7f7 fd7d 	bl	8002204 <_kill>
 800a70a:	1c43      	adds	r3, r0, #1
 800a70c:	d102      	bne.n	800a714 <_kill_r+0x1c>
 800a70e:	682b      	ldr	r3, [r5, #0]
 800a710:	b103      	cbz	r3, 800a714 <_kill_r+0x1c>
 800a712:	6023      	str	r3, [r4, #0]
 800a714:	bd38      	pop	{r3, r4, r5, pc}
 800a716:	bf00      	nop
 800a718:	20000934 	.word	0x20000934

0800a71c <_getpid_r>:
 800a71c:	f7f7 bd6a 	b.w	80021f4 <_getpid>

0800a720 <__sread>:
 800a720:	b510      	push	{r4, lr}
 800a722:	460c      	mov	r4, r1
 800a724:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a728:	f000 f894 	bl	800a854 <_read_r>
 800a72c:	2800      	cmp	r0, #0
 800a72e:	bfab      	itete	ge
 800a730:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a732:	89a3      	ldrhlt	r3, [r4, #12]
 800a734:	181b      	addge	r3, r3, r0
 800a736:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a73a:	bfac      	ite	ge
 800a73c:	6563      	strge	r3, [r4, #84]	; 0x54
 800a73e:	81a3      	strhlt	r3, [r4, #12]
 800a740:	bd10      	pop	{r4, pc}

0800a742 <__swrite>:
 800a742:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a746:	461f      	mov	r7, r3
 800a748:	898b      	ldrh	r3, [r1, #12]
 800a74a:	05db      	lsls	r3, r3, #23
 800a74c:	4605      	mov	r5, r0
 800a74e:	460c      	mov	r4, r1
 800a750:	4616      	mov	r6, r2
 800a752:	d505      	bpl.n	800a760 <__swrite+0x1e>
 800a754:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a758:	2302      	movs	r3, #2
 800a75a:	2200      	movs	r2, #0
 800a75c:	f000 f868 	bl	800a830 <_lseek_r>
 800a760:	89a3      	ldrh	r3, [r4, #12]
 800a762:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a766:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a76a:	81a3      	strh	r3, [r4, #12]
 800a76c:	4632      	mov	r2, r6
 800a76e:	463b      	mov	r3, r7
 800a770:	4628      	mov	r0, r5
 800a772:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a776:	f000 b817 	b.w	800a7a8 <_write_r>

0800a77a <__sseek>:
 800a77a:	b510      	push	{r4, lr}
 800a77c:	460c      	mov	r4, r1
 800a77e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a782:	f000 f855 	bl	800a830 <_lseek_r>
 800a786:	1c43      	adds	r3, r0, #1
 800a788:	89a3      	ldrh	r3, [r4, #12]
 800a78a:	bf15      	itete	ne
 800a78c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a78e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a792:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a796:	81a3      	strheq	r3, [r4, #12]
 800a798:	bf18      	it	ne
 800a79a:	81a3      	strhne	r3, [r4, #12]
 800a79c:	bd10      	pop	{r4, pc}

0800a79e <__sclose>:
 800a79e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7a2:	f000 b813 	b.w	800a7cc <_close_r>
	...

0800a7a8 <_write_r>:
 800a7a8:	b538      	push	{r3, r4, r5, lr}
 800a7aa:	4d07      	ldr	r5, [pc, #28]	; (800a7c8 <_write_r+0x20>)
 800a7ac:	4604      	mov	r4, r0
 800a7ae:	4608      	mov	r0, r1
 800a7b0:	4611      	mov	r1, r2
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	602a      	str	r2, [r5, #0]
 800a7b6:	461a      	mov	r2, r3
 800a7b8:	f7f7 fd5b 	bl	8002272 <_write>
 800a7bc:	1c43      	adds	r3, r0, #1
 800a7be:	d102      	bne.n	800a7c6 <_write_r+0x1e>
 800a7c0:	682b      	ldr	r3, [r5, #0]
 800a7c2:	b103      	cbz	r3, 800a7c6 <_write_r+0x1e>
 800a7c4:	6023      	str	r3, [r4, #0]
 800a7c6:	bd38      	pop	{r3, r4, r5, pc}
 800a7c8:	20000934 	.word	0x20000934

0800a7cc <_close_r>:
 800a7cc:	b538      	push	{r3, r4, r5, lr}
 800a7ce:	4d06      	ldr	r5, [pc, #24]	; (800a7e8 <_close_r+0x1c>)
 800a7d0:	2300      	movs	r3, #0
 800a7d2:	4604      	mov	r4, r0
 800a7d4:	4608      	mov	r0, r1
 800a7d6:	602b      	str	r3, [r5, #0]
 800a7d8:	f7f7 fd67 	bl	80022aa <_close>
 800a7dc:	1c43      	adds	r3, r0, #1
 800a7de:	d102      	bne.n	800a7e6 <_close_r+0x1a>
 800a7e0:	682b      	ldr	r3, [r5, #0]
 800a7e2:	b103      	cbz	r3, 800a7e6 <_close_r+0x1a>
 800a7e4:	6023      	str	r3, [r4, #0]
 800a7e6:	bd38      	pop	{r3, r4, r5, pc}
 800a7e8:	20000934 	.word	0x20000934

0800a7ec <_fstat_r>:
 800a7ec:	b538      	push	{r3, r4, r5, lr}
 800a7ee:	4d07      	ldr	r5, [pc, #28]	; (800a80c <_fstat_r+0x20>)
 800a7f0:	2300      	movs	r3, #0
 800a7f2:	4604      	mov	r4, r0
 800a7f4:	4608      	mov	r0, r1
 800a7f6:	4611      	mov	r1, r2
 800a7f8:	602b      	str	r3, [r5, #0]
 800a7fa:	f7f7 fd62 	bl	80022c2 <_fstat>
 800a7fe:	1c43      	adds	r3, r0, #1
 800a800:	d102      	bne.n	800a808 <_fstat_r+0x1c>
 800a802:	682b      	ldr	r3, [r5, #0]
 800a804:	b103      	cbz	r3, 800a808 <_fstat_r+0x1c>
 800a806:	6023      	str	r3, [r4, #0]
 800a808:	bd38      	pop	{r3, r4, r5, pc}
 800a80a:	bf00      	nop
 800a80c:	20000934 	.word	0x20000934

0800a810 <_isatty_r>:
 800a810:	b538      	push	{r3, r4, r5, lr}
 800a812:	4d06      	ldr	r5, [pc, #24]	; (800a82c <_isatty_r+0x1c>)
 800a814:	2300      	movs	r3, #0
 800a816:	4604      	mov	r4, r0
 800a818:	4608      	mov	r0, r1
 800a81a:	602b      	str	r3, [r5, #0]
 800a81c:	f7f7 fd61 	bl	80022e2 <_isatty>
 800a820:	1c43      	adds	r3, r0, #1
 800a822:	d102      	bne.n	800a82a <_isatty_r+0x1a>
 800a824:	682b      	ldr	r3, [r5, #0]
 800a826:	b103      	cbz	r3, 800a82a <_isatty_r+0x1a>
 800a828:	6023      	str	r3, [r4, #0]
 800a82a:	bd38      	pop	{r3, r4, r5, pc}
 800a82c:	20000934 	.word	0x20000934

0800a830 <_lseek_r>:
 800a830:	b538      	push	{r3, r4, r5, lr}
 800a832:	4d07      	ldr	r5, [pc, #28]	; (800a850 <_lseek_r+0x20>)
 800a834:	4604      	mov	r4, r0
 800a836:	4608      	mov	r0, r1
 800a838:	4611      	mov	r1, r2
 800a83a:	2200      	movs	r2, #0
 800a83c:	602a      	str	r2, [r5, #0]
 800a83e:	461a      	mov	r2, r3
 800a840:	f7f7 fd5a 	bl	80022f8 <_lseek>
 800a844:	1c43      	adds	r3, r0, #1
 800a846:	d102      	bne.n	800a84e <_lseek_r+0x1e>
 800a848:	682b      	ldr	r3, [r5, #0]
 800a84a:	b103      	cbz	r3, 800a84e <_lseek_r+0x1e>
 800a84c:	6023      	str	r3, [r4, #0]
 800a84e:	bd38      	pop	{r3, r4, r5, pc}
 800a850:	20000934 	.word	0x20000934

0800a854 <_read_r>:
 800a854:	b538      	push	{r3, r4, r5, lr}
 800a856:	4d07      	ldr	r5, [pc, #28]	; (800a874 <_read_r+0x20>)
 800a858:	4604      	mov	r4, r0
 800a85a:	4608      	mov	r0, r1
 800a85c:	4611      	mov	r1, r2
 800a85e:	2200      	movs	r2, #0
 800a860:	602a      	str	r2, [r5, #0]
 800a862:	461a      	mov	r2, r3
 800a864:	f7f7 fce8 	bl	8002238 <_read>
 800a868:	1c43      	adds	r3, r0, #1
 800a86a:	d102      	bne.n	800a872 <_read_r+0x1e>
 800a86c:	682b      	ldr	r3, [r5, #0]
 800a86e:	b103      	cbz	r3, 800a872 <_read_r+0x1e>
 800a870:	6023      	str	r3, [r4, #0]
 800a872:	bd38      	pop	{r3, r4, r5, pc}
 800a874:	20000934 	.word	0x20000934

0800a878 <_init>:
 800a878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a87a:	bf00      	nop
 800a87c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a87e:	bc08      	pop	{r3}
 800a880:	469e      	mov	lr, r3
 800a882:	4770      	bx	lr

0800a884 <_fini>:
 800a884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a886:	bf00      	nop
 800a888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a88a:	bc08      	pop	{r3}
 800a88c:	469e      	mov	lr, r3
 800a88e:	4770      	bx	lr
