
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Feb 27 01:37:24 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/cse_462/image_kernel/image_kernel/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_filter_kernel_0_4/design_1_filter_kernel_0_4.dcp' for cell 'design_1_i/filter_kernel_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2.dcp' for cell 'design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_4/design_1_processing_system7_0_4.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_0_imp_xbar_6/design_1_axi_interconnect_0_imp_xbar_6.dcp' for cell 'design_1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_0_imp_auto_pc_8/design_1_axi_interconnect_0_imp_auto_pc_8.dcp' for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_xbar_0/design_1_axi_interconnect_1_imp_xbar_0.dcp' for cell 'design_1_i/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_ds_0/design_1_axi_interconnect_1_imp_auto_ds_0.dcp' for cell 'design_1_i/axi_interconnect_1/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'd:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_pc_0/design_1_axi_interconnect_1_imp_auto_pc_0.dcp' for cell 'design_1_i/axi_interconnect_1/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_us_0/design_1_axi_interconnect_1_imp_auto_us_0.dcp' for cell 'design_1_i/axi_interconnect_1/s03_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_2_imp_auto_ds_0/design_1_axi_interconnect_2_imp_auto_ds_0.dcp' for cell 'design_1_i/axi_interconnect_2/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'd:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_2_imp_auto_pc_0/design_1_axi_interconnect_2_imp_auto_pc_0.dcp' for cell 'design_1_i/axi_interconnect_2/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 775.773 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2743 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_4/design_1_processing_system7_0_4.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_4/design_1_processing_system7_0_4.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_us_0/design_1_axi_interconnect_1_imp_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_1/s03_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_us_0/design_1_axi_interconnect_1_imp_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_us_0/design_1_axi_interconnect_1_imp_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_us_0/design_1_axi_interconnect_1_imp_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_us_0/design_1_axi_interconnect_1_imp_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_us_0/design_1_axi_interconnect_1_imp_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_us_0/design_1_axi_interconnect_1_imp_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_us_0/design_1_axi_interconnect_1_imp_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-920] Waiver ID 'CDC-1' -to list has >10000 objects! [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_us_0/design_1_axi_interconnect_1_imp_auto_us_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_us_0/design_1_axi_interconnect_1_imp_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_us_0/design_1_axi_interconnect_1_imp_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_us_0/design_1_axi_interconnect_1_imp_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_us_0/design_1_axi_interconnect_1_imp_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_us_0/design_1_axi_interconnect_1_imp_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_us_0/design_1_axi_interconnect_1_imp_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_us_0/design_1_axi_interconnect_1_imp_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_us_0/design_1_axi_interconnect_1_imp_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_us_0/design_1_axi_interconnect_1_imp_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_1/s03_couplers/auto_us/inst'
Parsing XDC File [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_ds_0/design_1_axi_interconnect_1_imp_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_1/m00_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_ds_0/design_1_axi_interconnect_1_imp_auto_ds_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_ds_0/design_1_axi_interconnect_1_imp_auto_ds_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_ds_0/design_1_axi_interconnect_1_imp_auto_ds_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_ds_0/design_1_axi_interconnect_1_imp_auto_ds_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_ds_0/design_1_axi_interconnect_1_imp_auto_ds_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_ds_0/design_1_axi_interconnect_1_imp_auto_ds_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_ds_0/design_1_axi_interconnect_1_imp_auto_ds_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_ds_0/design_1_axi_interconnect_1_imp_auto_ds_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_ds_0/design_1_axi_interconnect_1_imp_auto_ds_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_ds_0/design_1_axi_interconnect_1_imp_auto_ds_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_ds_0/design_1_axi_interconnect_1_imp_auto_ds_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_ds_0/design_1_axi_interconnect_1_imp_auto_ds_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_ds_0/design_1_axi_interconnect_1_imp_auto_ds_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_ds_0/design_1_axi_interconnect_1_imp_auto_ds_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_ds_0/design_1_axi_interconnect_1_imp_auto_ds_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_ds_0/design_1_axi_interconnect_1_imp_auto_ds_0_clocks.xdc:54]
Finished Parsing XDC File [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_ds_0/design_1_axi_interconnect_1_imp_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_1/m00_couplers/auto_ds/inst'
Parsing XDC File [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_2_imp_auto_ds_0/design_1_axi_interconnect_2_imp_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_2/s00_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_2_imp_auto_ds_0/design_1_axi_interconnect_2_imp_auto_ds_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_2_imp_auto_ds_0/design_1_axi_interconnect_2_imp_auto_ds_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_2_imp_auto_ds_0/design_1_axi_interconnect_2_imp_auto_ds_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_2_imp_auto_ds_0/design_1_axi_interconnect_2_imp_auto_ds_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_2_imp_auto_ds_0/design_1_axi_interconnect_2_imp_auto_ds_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_2_imp_auto_ds_0/design_1_axi_interconnect_2_imp_auto_ds_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_2_imp_auto_ds_0/design_1_axi_interconnect_2_imp_auto_ds_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_2_imp_auto_ds_0/design_1_axi_interconnect_2_imp_auto_ds_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_2_imp_auto_ds_0/design_1_axi_interconnect_2_imp_auto_ds_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_2_imp_auto_ds_0/design_1_axi_interconnect_2_imp_auto_ds_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_2_imp_auto_ds_0/design_1_axi_interconnect_2_imp_auto_ds_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_2_imp_auto_ds_0/design_1_axi_interconnect_2_imp_auto_ds_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_2_imp_auto_ds_0/design_1_axi_interconnect_2_imp_auto_ds_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_2_imp_auto_ds_0/design_1_axi_interconnect_2_imp_auto_ds_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_2_imp_auto_ds_0/design_1_axi_interconnect_2_imp_auto_ds_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_2_imp_auto_ds_0/design_1_axi_interconnect_2_imp_auto_ds_0_clocks.xdc:54]
Finished Parsing XDC File [d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_2_imp_auto_ds_0/design_1_axi_interconnect_2_imp_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_2/s00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 19 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 47 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1595.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 68 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 34 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

24 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1595.582 ; gain = 1190.344
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1595.582 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c6707767

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1595.582 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1c6707767

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1972.418 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1c6707767

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1972.418 ; gain = 0.000
Phase 1 Initialization | Checksum: 1c6707767

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1972.418 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1c6707767

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1972.418 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1c6707767

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1972.418 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1c6707767

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1972.418 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 8 inverters resulting in an inversion of 39 pins
INFO: [Opt 31-138] Pushed 12 inverter(s) to 105 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1e3dfb0ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1972.418 ; gain = 0.000
Retarget | Checksum: 1e3dfb0ff
INFO: [Opt 31-389] Phase Retarget created 540 cells and removed 717 cells
INFO: [Opt 31-1021] In phase Retarget, 126 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 14 inverter(s) to 31 load pin(s).
Phase 4 Constant propagation | Checksum: 1ec3726f8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1972.418 ; gain = 0.000
Constant propagation | Checksum: 1ec3726f8
INFO: [Opt 31-389] Phase Constant propagation created 1263 cells and removed 4512 cells
INFO: [Opt 31-1021] In phase Constant propagation, 126 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1972.418 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1972.418 ; gain = 0.000
Phase 5 Sweep | Checksum: 1ecac6970

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1972.418 ; gain = 0.000
Sweep | Checksum: 1ecac6970
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3596 cells
INFO: [Opt 31-1021] In phase Sweep, 449 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1ecac6970

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1972.418 ; gain = 0.000
BUFG optimization | Checksum: 1ecac6970
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1ecac6970

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1972.418 ; gain = 0.000
Shift Register Optimization | Checksum: 1ecac6970
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 5 inverters resulting in an inversion of 18 pins
Phase 8 Post Processing Netlist | Checksum: 17cab0b0f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1972.418 ; gain = 0.000
Post Processing Netlist | Checksum: 17cab0b0f
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 5 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 154 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1daf4a13d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1972.418 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1972.418 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1daf4a13d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1972.418 ; gain = 0.000
Phase 9 Finalization | Checksum: 1daf4a13d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1972.418 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             540  |             717  |                                            126  |
|  Constant propagation         |            1263  |            4512  |                                            126  |
|  Sweep                        |               0  |            3596  |                                            449  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               5  |                                            154  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1daf4a13d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1972.418 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 31 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 11 newly gated: 1 Total Ports: 62
Ending PowerOpt Patch Enables Task | Checksum: 1c77d7584

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.210 . Memory (MB): peak = 2313.871 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1c77d7584

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2313.871 ; gain = 341.453

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c77d7584

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2313.871 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2313.871 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: e6e95752

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2313.871 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2313.871 ; gain = 718.289
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/cse_462/filter_kernel_hardware/filter_kernel_hardware.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2313.871 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2313.871 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 2313.871 ; gain = 0.000
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 2313.871 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2313.871 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2313.871 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.119 . Memory (MB): peak = 2313.871 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/cse_462/filter_kernel_hardware/filter_kernel_hardware.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 9 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2313.871 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d1885f51

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2313.871 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2313.871 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bcfe1e26

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2313.871 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: eb154359

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2313.871 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: eb154359

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2313.871 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: eb154359

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2313.871 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ab99432b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2313.871 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 110d99916

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2313.871 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19b0a3534

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2313.871 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1e89b3794

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 2313.871 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1e238aff2

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 2313.871 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 20 LUTNM shape to break, 2004 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 12, two critical 8, total 20, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 895 nets or LUTs. Breaked 20 LUTs, combined 875 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2313.871 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           20  |            875  |                   895  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           20  |            875  |                   895  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 218348ebb

Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 2313.871 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 18f0f5265

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 2313.871 ; gain = 0.000
Phase 2 Global Placement | Checksum: 18f0f5265

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 2313.871 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2004446c4

Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 2313.871 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 190d3ced4

Time (s): cpu = 00:00:45 ; elapsed = 00:00:42 . Memory (MB): peak = 2313.871 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 125062695

Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 2313.871 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 128e0f45b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 2313.871 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1eba4a8cd

Time (s): cpu = 00:00:50 ; elapsed = 00:00:48 . Memory (MB): peak = 2313.871 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 19fd43044

Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 2313.871 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 13c1ee07d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 2313.871 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c2c747fa

Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 2313.871 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 21362b509

Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2313.871 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 21362b509

Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 2313.871 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1cc65481d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.686 | TNS=-26.299 |
Phase 1 Physical Synthesis Initialization | Checksum: 1015dcd6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2313.871 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_i/filter_kernel_0/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/filter_kernel_0/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1d2d2fe0f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2313.871 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1cc65481d

Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 2313.871 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.310. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 20910b1cc

Time (s): cpu = 00:01:28 ; elapsed = 00:01:36 . Memory (MB): peak = 2313.871 ; gain = 0.000

Time (s): cpu = 00:01:28 ; elapsed = 00:01:36 . Memory (MB): peak = 2313.871 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 20910b1cc

Time (s): cpu = 00:01:28 ; elapsed = 00:01:36 . Memory (MB): peak = 2313.871 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20910b1cc

Time (s): cpu = 00:01:28 ; elapsed = 00:01:36 . Memory (MB): peak = 2313.871 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20910b1cc

Time (s): cpu = 00:01:28 ; elapsed = 00:01:36 . Memory (MB): peak = 2313.871 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 20910b1cc

Time (s): cpu = 00:01:28 ; elapsed = 00:01:36 . Memory (MB): peak = 2313.871 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2313.871 ; gain = 0.000

Time (s): cpu = 00:01:28 ; elapsed = 00:01:37 . Memory (MB): peak = 2313.871 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20482a4f1

Time (s): cpu = 00:01:28 ; elapsed = 00:01:37 . Memory (MB): peak = 2313.871 ; gain = 0.000
Ending Placer Task | Checksum: 1aaa75ea9

Time (s): cpu = 00:01:29 ; elapsed = 00:01:37 . Memory (MB): peak = 2313.871 ; gain = 0.000
101 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:39 . Memory (MB): peak = 2313.871 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2313.871 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 2313.871 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.123 . Memory (MB): peak = 2313.871 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2313.871 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2313.871 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 2313.871 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2313.871 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2313.871 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2313.871 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/cse_462/filter_kernel_hardware/filter_kernel_hardware.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2313.871 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2313.871 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 5.00s |  WALL: 4.95s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2313.871 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.310 | TNS=-2.797 |
Phase 1 Physical Synthesis Initialization | Checksum: 7cc3c75b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2313.871 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.310 | TNS=-2.797 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 7cc3c75b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2313.871 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.310 | TNS=-2.797 |
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/tmp_19_reg_3920. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.241 | TNS=-1.693 |
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fadd_32ns_32ns_32_4_full_dsp_1_U77/filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[7].REG.CARRY_FD_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fadd_32ns_32ns_32_4_full_dsp_1_U77/filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S22_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fadd_32ns_32ns_32_4_full_dsp_1_U77/filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/filter_kernel_0/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fadd_32ns_32ns_32_4_full_dsp_1_U77/filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/INMODE[0].  Re-placed instance design_1_i/filter_kernel_0/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fadd_32ns_32ns_32_4_full_dsp_1_U77/filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64
INFO: [Physopt 32-735] Processed net design_1_i/filter_kernel_0/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fadd_32ns_32ns_32_4_full_dsp_1_U77/filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/INMODE[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.239 | TNS=-1.685 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net design_1_i/filter_kernel_0/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fadd_32ns_32ns_32_4_full_dsp_1_U77/filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/INMODE[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.193 | TNS=-1.346 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/reg_1225[19]_i_4_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.171 | TNS=-1.215 |
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/D[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/tmp_product__1_n_108. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_10_n_3.  Re-placed instance design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_10
INFO: [Physopt 32-735] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_10_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.163 | TNS=-1.175 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_10_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.151 | TNS=-1.115 |
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_10_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_n_109. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/filter_kernel_0/inst/add_ln115_reg_3596[7].  Re-placed instance design_1_i/filter_kernel_0/inst/add_ln115_reg_3596_reg[7]
INFO: [Physopt 32-735] Processed net design_1_i/filter_kernel_0/inst/add_ln115_reg_3596[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.145 | TNS=-1.071 |
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fadd_32ns_32ns_32_4_full_dsp_1_U74/filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[7].REG.CARRY_FD_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fadd_32ns_32ns_32_4_full_dsp_1_U74/filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S22_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fadd_32ns_32ns_32_4_full_dsp_1_U74/filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fadd_32ns_32ns_32_4_full_dsp_1_U74/filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/INMODE[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fadd_32ns_32ns_32_4_full_dsp_1_U74/filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/filter_kernel_0/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fadd_32ns_32ns_32_4_full_dsp_1_U74/filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_3_[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/filter_kernel_0/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fadd_32ns_32ns_32_4_full_dsp_1_U74/filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_3_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.141 | TNS=-1.063 |
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/ap_CS_fsm_state30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/tmp_19_reg_3920. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/D[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/tmp_product__1_n_108. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/ap_CS_fsm_state30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.141 | TNS=-1.063 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2313.871 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 7cc3c75b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2313.871 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.141 | TNS=-1.063 |
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/tmp_19_reg_3920. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/D[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/tmp_product__1_n_108. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_n_109. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/ap_CS_fsm_state30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/tmp_19_reg_3920. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/D[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/tmp_product__1_n_108. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/filter_kernel_0/inst/ap_CS_fsm_state30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.141 | TNS=-1.063 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2313.871 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 7cc3c75b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2313.871 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2313.871 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.141 | TNS=-1.063 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.169  |          1.733  |            1  |              0  |                     8  |           0  |           2  |  00:00:02  |
|  Total          |          0.169  |          1.733  |            1  |              0  |                     8  |           0  |           3  |  00:00:03  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2313.871 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 2865a8ea0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2313.871 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
189 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2313.871 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 2313.871 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2313.871 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2313.871 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 2313.871 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2313.871 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2313.871 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2313.871 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/cse_462/filter_kernel_hardware/filter_kernel_hardware.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2313.871 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f88cb1e7 ConstDB: 0 ShapeSum: f5e08618 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 84a94616 | NumContArr: 88952e4d | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 29290699d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2373.695 ; gain = 59.824

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 29290699d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2374.105 ; gain = 60.234

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 29290699d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2374.105 ; gain = 60.234
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1de2bb7ef

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 2443.988 ; gain = 130.117
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.221 | TNS=-2.067 | WHS=-0.221 | THS=-478.361|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 37291
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 37291
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 243c5c0ae

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 2612.809 ; gain = 298.938

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 243c5c0ae

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 2612.809 ; gain = 298.938

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1f5dce2b5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 2612.809 ; gain = 298.938
Phase 4 Initial Routing | Checksum: 1f5dce2b5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 2612.809 ; gain = 298.938

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 3221
 Number of Nodes with overlaps = 667
 Number of Nodes with overlaps = 227
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.652 | TNS=-32.850| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 22ea00ddd

Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 2618.965 ; gain = 305.094

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 325
 Number of Nodes with overlaps = 164
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.636 | TNS=-16.397| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 144e176fb

Time (s): cpu = 00:01:01 ; elapsed = 00:01:10 . Memory (MB): peak = 2618.965 ; gain = 305.094
Phase 5 Rip-up And Reroute | Checksum: 144e176fb

Time (s): cpu = 00:01:01 ; elapsed = 00:01:10 . Memory (MB): peak = 2618.965 ; gain = 305.094

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19b93f8ac

Time (s): cpu = 00:01:02 ; elapsed = 00:01:12 . Memory (MB): peak = 2618.965 ; gain = 305.094
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.483 | TNS=-6.222 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1fc3d714c

Time (s): cpu = 00:01:02 ; elapsed = 00:01:12 . Memory (MB): peak = 2618.965 ; gain = 305.094

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1fc3d714c

Time (s): cpu = 00:01:02 ; elapsed = 00:01:12 . Memory (MB): peak = 2618.965 ; gain = 305.094
Phase 6 Delay and Skew Optimization | Checksum: 1fc3d714c

Time (s): cpu = 00:01:02 ; elapsed = 00:01:12 . Memory (MB): peak = 2618.965 ; gain = 305.094

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.481 | TNS=-5.288 | WHS=0.009  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2bda048b3

Time (s): cpu = 00:01:02 ; elapsed = 00:01:14 . Memory (MB): peak = 2618.965 ; gain = 305.094
Phase 7 Post Hold Fix | Checksum: 2bda048b3

Time (s): cpu = 00:01:02 ; elapsed = 00:01:14 . Memory (MB): peak = 2618.965 ; gain = 305.094

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.71777 %
  Global Horizontal Routing Utilization  = 10.3725 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2bda048b3

Time (s): cpu = 00:01:02 ; elapsed = 00:01:14 . Memory (MB): peak = 2618.965 ; gain = 305.094

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2bda048b3

Time (s): cpu = 00:01:03 ; elapsed = 00:01:14 . Memory (MB): peak = 2618.965 ; gain = 305.094

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1f1149e31

Time (s): cpu = 00:01:05 ; elapsed = 00:01:16 . Memory (MB): peak = 2618.965 ; gain = 305.094

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1f1149e31

Time (s): cpu = 00:01:05 ; elapsed = 00:01:16 . Memory (MB): peak = 2618.965 ; gain = 305.094

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.481 | TNS=-5.288 | WHS=0.009  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 1f1149e31

Time (s): cpu = 00:01:05 ; elapsed = 00:01:16 . Memory (MB): peak = 2618.965 ; gain = 305.094
Total Elapsed time in route_design: 76.242 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1d98a2209

Time (s): cpu = 00:01:05 ; elapsed = 00:01:16 . Memory (MB): peak = 2618.965 ; gain = 305.094
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1d98a2209

Time (s): cpu = 00:01:05 ; elapsed = 00:01:17 . Memory (MB): peak = 2618.965 ; gain = 305.094

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
204 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:18 . Memory (MB): peak = 2618.965 ; gain = 305.094
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/cse_462/filter_kernel_hardware/filter_kernel_hardware.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2618.965 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/cse_462/filter_kernel_hardware/filter_kernel_hardware.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2640.797 ; gain = 21.832
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2640.797 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
221 Infos, 51 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2655.391 ; gain = 14.594
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 2657.504 ; gain = 38.539
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 2683.238 ; gain = 12.992
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.387 ; gain = 28.141
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.387 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.328 . Memory (MB): peak = 2698.387 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2698.387 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2698.387 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2698.387 ; gain = 28.141
INFO: [Common 17-1381] The checkpoint 'D:/cse_462/filter_kernel_hardware/filter_kernel_hardware.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
240 Infos, 51 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 3160.227 ; gain = 461.840
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 01:42:38 2025...
