//Copyright (C)2014-2025 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Verilog Simulation Model file
//Tool Version: V1.9.12 (64-bit)
//Created Time: Fri Feb  6 09:51:25 2026

`timescale 100 ps/100 ps
module DDIO(
	din,
	clk,
	q
);
input [1:0] din;
input clk;
output [0:0] q;
wire GND;
wire VCC;
wire clk;
wire [1:0] din;
wire \oddr_gen[0].oddr_inst_1_Q1 ;
wire [0:0] q;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
ODDR \oddr_gen[0].oddr_inst  (
	.D0(din[0]),
	.D1(din[1]),
	.CLK(clk),
	.TX(GND),
	.Q0(q[0]),
	.Q1(\oddr_gen[0].oddr_inst_1_Q1 )
);
defparam \oddr_gen[0].oddr_inst .INIT=1'b0;
defparam \oddr_gen[0].oddr_inst .TXCLK_POL=1'b0;
endmodule
