../Core/Src/tim.c:35:6:MX_TIM1_Init	3
../Core/Src/tim.c:81:6:MX_TIM2_Init	6
../Core/Src/tim.c:135:6:MX_TIM3_Init	8
../Core/Src/tim.c:197:6:MX_TIM4_Init	3
../Core/Src/tim.c:241:6:MX_TIM5_Init	3
../Core/Src/tim.c:285:6:MX_TIM8_Init	3
../Core/Src/tim.c:331:6:HAL_TIM_Encoder_MspInit	5
../Core/Src/tim.c:433:6:HAL_TIM_Base_MspInit	3
../Core/Src/tim.c:459:6:HAL_TIM_MspPostInit	3
../Core/Src/tim.c:509:6:HAL_TIM_Encoder_MspDeInit	5
../Core/Src/tim.c:586:6:HAL_TIM_Base_MspDeInit	3
