// Seed: 2458246415
module module_0 (
    input reg id_0,
    input reg id_1,
    input reg id_2,
    input logic id_3,
    output reg id_4,
    output logic id_5,
    output id_6,
    input id_7,
    input logic id_8,
    input id_9,
    input id_10,
    input id_11,
    output reg id_12
);
  always begin
    if (1) begin
      if (id_2) id_4 <= id_2;
    end else begin : id_13
      wait (id_13);
      id_12 <= 1;
      id_6 = id_13;
      id_12 <= id_1;
      if (id_11) begin
        id_4 = id_0;
      end
    end
  end
  logic id_14 = 1;
endmodule
