{
  "address": "0x1320CbDfb28d093c8956474338a45E512Aa067A3",
  "abi": [
    {
      "inputs": [
        {
          "internalType": "address",
          "name": "miAddress",
          "type": "address"
        }
      ],
      "stateMutability": "nonpayable",
      "type": "constructor"
    },
    {
      "anonymous": false,
      "inputs": [
        {
          "indexed": false,
          "internalType": "uint8",
          "name": "exitCode",
          "type": "uint8"
        }
      ],
      "name": "StepGiven",
      "type": "event"
    },
    {
      "anonymous": false,
      "inputs": [
        {
          "indexed": false,
          "internalType": "uint64",
          "name": "cycle",
          "type": "uint64"
        },
        {
          "indexed": false,
          "internalType": "bool",
          "name": "halt",
          "type": "bool"
        }
      ],
      "name": "StepStatus",
      "type": "event"
    },
    {
      "inputs": [],
      "name": "getMemoryInteractor",
      "outputs": [
        {
          "internalType": "address",
          "name": "",
          "type": "address"
        }
      ],
      "stateMutability": "view",
      "type": "function"
    },
    {
      "inputs": [
        {
          "internalType": "uint64[]",
          "name": "_rwPositions",
          "type": "uint64[]"
        },
        {
          "internalType": "bytes8[]",
          "name": "_rwValues",
          "type": "bytes8[]"
        },
        {
          "internalType": "bool[]",
          "name": "_isRead",
          "type": "bool[]"
        }
      ],
      "name": "step",
      "outputs": [
        {
          "internalType": "uint8",
          "name": "",
          "type": "uint8"
        },
        {
          "internalType": "uint256",
          "name": "",
          "type": "uint256"
        }
      ],
      "stateMutability": "nonpayable",
      "type": "function"
    }
  ],
  "transactionHash": "0x5e5da72314c8bda9b99985f4795806501f349d40adcb5e4f75ab90fd88d6d2ec",
  "receipt": {
    "to": null,
    "from": "0xD63A9d27E7A573e28889A363310443Cba076D546",
    "contractAddress": "0x1320CbDfb28d093c8956474338a45E512Aa067A3",
    "transactionIndex": 1,
    "gasUsed": "728749",
    "logsBloom": "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
    "blockHash": "0x06a7e5f7d360aaa443bc9c6f9fb72705b88b26ddb854cc888afd18f7bc74e492",
    "transactionHash": "0x5e5da72314c8bda9b99985f4795806501f349d40adcb5e4f75ab90fd88d6d2ec",
    "logs": [],
    "blockNumber": 310200,
    "cumulativeGasUsed": "728749",
    "status": 1,
    "byzantium": true
  },
  "args": [
    "0x7608A74e44dC833a99797EA09AA3498aF20EbFd1"
  ],
  "metadata": "{\"compiler\":{\"version\":\"0.7.4+commit.3f05b770\"},\"language\":\"Solidity\",\"output\":{\"abi\":[{\"inputs\":[{\"internalType\":\"address\",\"name\":\"miAddress\",\"type\":\"address\"}],\"stateMutability\":\"nonpayable\",\"type\":\"constructor\"},{\"anonymous\":false,\"inputs\":[{\"indexed\":false,\"internalType\":\"uint8\",\"name\":\"exitCode\",\"type\":\"uint8\"}],\"name\":\"StepGiven\",\"type\":\"event\"},{\"anonymous\":false,\"inputs\":[{\"indexed\":false,\"internalType\":\"uint64\",\"name\":\"cycle\",\"type\":\"uint64\"},{\"indexed\":false,\"internalType\":\"bool\",\"name\":\"halt\",\"type\":\"bool\"}],\"name\":\"StepStatus\",\"type\":\"event\"},{\"inputs\":[],\"name\":\"getMemoryInteractor\",\"outputs\":[{\"internalType\":\"address\",\"name\":\"\",\"type\":\"address\"}],\"stateMutability\":\"view\",\"type\":\"function\"},{\"inputs\":[{\"internalType\":\"uint64[]\",\"name\":\"_rwPositions\",\"type\":\"uint64[]\"},{\"internalType\":\"bytes8[]\",\"name\":\"_rwValues\",\"type\":\"bytes8[]\"},{\"internalType\":\"bool[]\",\"name\":\"_isRead\",\"type\":\"bool[]\"}],\"name\":\"step\",\"outputs\":[{\"internalType\":\"uint8\",\"name\":\"\",\"type\":\"uint8\"},{\"internalType\":\"uint256\",\"name\":\"\",\"type\":\"uint256\"}],\"stateMutability\":\"nonpayable\",\"type\":\"function\"}],\"devdoc\":{\"author\":\"Felipe Argento\",\"kind\":\"dev\",\"methods\":{\"step(uint64[],bytes8[],bool[])\":{\"params\":{\"_isRead\":\"bool specifying if access is a read\",\"_rwPositions\":\"position of all read and writes\",\"_rwValues\":\"value of all read and writes\"},\"returns\":{\"_0\":\"Returns an exit code.\",\"_1\":\"Returns an exit code and the amount of memory accesses\"}}},\"title\":\"Step\",\"version\":1},\"userdoc\":{\"kind\":\"user\",\"methods\":{\"step(uint64[],bytes8[],bool[])\":{\"notice\":\"Run step define by a MemoryManager instance.\"}},\"notice\":\"State transiction function that takes the machine from state s[i] to s[i + 1]\",\"version\":1}},\"settings\":{\"compilationTarget\":{\"contracts/Step.sol\":\"Step\"},\"evmVersion\":\"istanbul\",\"libraries\":{},\"metadata\":{\"bytecodeHash\":\"ipfs\",\"useLiteralContent\":true},\"optimizer\":{\"enabled\":true,\"runs\":200},\"remappings\":[]},\"sources\":{\"@cartesi/util/contracts/BitsManipulationLibrary.sol\":{\"content\":\"// Copyright 2020 Cartesi Pte. Ltd.\\n\\n// SPDX-License-Identifier: Apache-2.0\\n// Licensed under the Apache License, Version 2.0 (the \\\"License\\\"); you may not use\\n// this file except in compliance with the License. You may obtain a copy of the\\n// License at http://www.apache.org/licenses/LICENSE-2.0\\n\\n// Unless required by applicable law or agreed to in writing, software distributed\\n// under the License is distributed on an \\\"AS IS\\\" BASIS, WITHOUT WARRANTIES OR\\n// CONDITIONS OF ANY KIND, either express or implied. See the License for the\\n// specific language governing permissions and limitations under the License.\\n\\n\\npragma solidity ^0.7.0;\\n\\n/// @title Bits Manipulation Library\\n/// @author Felipe Argento / Stephen Chen\\n/// @notice Implements bit manipulation helper functions\\nlibrary BitsManipulationLibrary {\\n\\n    /// @notice Sign extend a shorter signed value to the full int32\\n    /// @param number signed number to be extended\\n    /// @param wordSize number of bits of the signed number, ie, 8 for int8\\n    function int32SignExtension(int32 number, uint32 wordSize)\\n    public pure returns(int32)\\n    {\\n        uint32 uNumber = uint32(number);\\n        bool isNegative = ((uint64(1) << (wordSize - 1)) & uNumber) > 0;\\n        uint32 mask = ((uint32(2) ** wordSize) - 1);\\n\\n        if (isNegative) {\\n            uNumber = uNumber | ~mask;\\n        }\\n\\n        return int32(uNumber);\\n    }\\n\\n    /// @notice Sign extend a shorter signed value to the full uint64\\n    /// @param number signed number to be extended\\n    /// @param wordSize number of bits of the signed number, ie, 8 for int8\\n    function uint64SignExtension(uint64 number, uint64 wordSize)\\n    public pure returns(uint64)\\n    {\\n        uint64 uNumber = number;\\n        bool isNegative = ((uint64(1) << (wordSize - 1)) & uNumber) > 0;\\n        uint64 mask = ((uint64(2) ** wordSize) - 1);\\n\\n        if (isNegative) {\\n            uNumber = uNumber | ~mask;\\n        }\\n\\n        return uNumber;\\n    }\\n\\n    /// @notice Swap byte order of unsigned ints with 64 bytes\\n    /// @param num number to have bytes swapped\\n    function uint64SwapEndian(uint64 num) public pure returns(uint64) {\\n        uint64 output = ((num & 0x00000000000000ff) << 56)|\\n            ((num & 0x000000000000ff00) << 40)|\\n            ((num & 0x0000000000ff0000) << 24)|\\n            ((num & 0x00000000ff000000) << 8) |\\n            ((num & 0x000000ff00000000) >> 8) |\\n            ((num & 0x0000ff0000000000) >> 24)|\\n            ((num & 0x00ff000000000000) >> 40)|\\n            ((num & 0xff00000000000000) >> 56);\\n\\n        return output;\\n    }\\n\\n    /// @notice Swap byte order of unsigned ints with 32 bytes\\n    /// @param num number to have bytes swapped\\n    function uint32SwapEndian(uint32 num) public pure returns(uint32) {\\n        uint32 output = ((num >> 24) & 0xff) | ((num << 8) & 0xff0000) | ((num >> 8) & 0xff00) | ((num << 24) & 0xff000000);\\n        return output;\\n    }\\n}\\n\\n\",\"keccak256\":\"0x95b97e0ae364fb91a3fdcf8132e7b61c745c23dd4e5beb980f396c05a69bbd08\",\"license\":\"Apache-2.0\"},\"contracts/CLINT.sol\":{\"content\":\"// Copyright 2019 Cartesi Pte. Ltd.\\n\\n// SPDX-License-Identifier: Apache-2.0\\n// Licensed under the Apache License, Version 2.0 (the \\\"License\\\"); you may not use\\n// this file except in compliance with the License. You may obtain a copy of the\\n// License at http://www.apache.org/licenses/LICENSE-2.0\\n\\n// Unless required by applicable law or agreed to in writing, software distributed\\n// under the License is distributed on an \\\"AS IS\\\" BASIS, WITHOUT WARRANTIES OR\\n// CONDITIONS OF ANY KIND, either express or implied. See the License for the\\n// specific language governing permissions and limitations under the License.\\n\\n\\n\\npragma solidity ^0.7.0;\\n\\nimport \\\"./MemoryInteractor.sol\\\";\\nimport \\\"./RiscVConstants.sol\\\";\\nimport \\\"./RealTimeClock.sol\\\";\\n\\n\\n/// @title CLINT\\n/// @author Felipe Argento\\n/// @notice Implements the Core Local Interruptor functionalities\\n/// @dev CLINT active addresses are 0x0200bff8(mtime) and 0x02004000(mtimecmp)\\n/// Reference: The Core of Cartesi, v1.02 - Section 3.2 - The Board\\nlibrary CLINT {\\n\\n    uint64 constant CLINT_MSIP0_ADDR = 0x02000000;\\n    uint64 constant CLINT_MTIMECMP_ADDR = 0x02004000;\\n    uint64 constant CLINT_MTIME_ADDR = 0x0200bff8;\\n\\n    /// @notice reads clint\\n    /// @param offset can be uint8, uint16, uint32 or uint64\\n    /// @param wordSize can be uint8, uint16, uint32 or uint64\\n    /// @return bool if read was successfull\\n    /// @return uint64 pval\\n    function clintRead(\\n        MemoryInteractor mi,\\n        uint64 offset,\\n        uint64 wordSize\\n    )\\n    public returns (bool, uint64)\\n    {\\n\\n        if (offset == CLINT_MSIP0_ADDR) {\\n            return clintReadMsip(mi, wordSize);\\n        } else if (offset == CLINT_MTIMECMP_ADDR) {\\n            return clintReadMtime(mi, wordSize);\\n        } else if (offset == CLINT_MTIME_ADDR) {\\n            return clintReadMtimecmp(mi, wordSize);\\n        } else {\\n            return (false, 0);\\n        }\\n    }\\n\\n    /// @notice write to clint\\n    /// @param mi Memory Interactor with which Step function is interacting.\\n    /// @param offset can be uint8, uint16, uint32 or uint64\\n    /// @param val to be written\\n    /// @param wordSize can be uint8, uint16, uint32 or uint64\\n    /// @return bool if write was successfull\\n    function clintWrite(\\n        MemoryInteractor mi,\\n        uint64 offset,\\n        uint64 val,\\n        uint64 wordSize)\\n    public returns (bool)\\n    {\\n        if (offset == CLINT_MSIP0_ADDR) {\\n            if (wordSize == 32) {\\n                if ((val & 1) != 0) {\\n                    mi.setMip(RiscVConstants.getMipMsipMask());\\n                } else {\\n                    mi.resetMip(RiscVConstants.getMipMsipMask());\\n                }\\n                return true;\\n            }\\n            return false;\\n        } else if (offset == CLINT_MTIMECMP_ADDR) {\\n            if (wordSize == 64) {\\n                mi.writeClintMtimecmp(val);\\n                mi.resetMip(RiscVConstants.getMipMsipMask());\\n                return true;\\n            }\\n            // partial mtimecmp is not supported\\n            return false;\\n        }\\n        return false;\\n    }\\n\\n    // internal functions\\n    function clintReadMsip(MemoryInteractor mi, uint64 wordSize)\\n    internal returns (bool, uint64)\\n    {\\n        if (wordSize == 32) {\\n            if ((mi.readMip() & RiscVConstants.getMipMsipMask()) == RiscVConstants.getMipMsipMask()) {\\n                return(true, 1);\\n            } else {\\n                return (true, 0);\\n            }\\n        }\\n        return (false, 0);\\n    }\\n\\n    function clintReadMtime(MemoryInteractor mi, uint64 wordSize)\\n    internal returns (bool, uint64)\\n    {\\n        if (wordSize == 64) {\\n            return (true, RealTimeClock.rtcCycleToTime(mi.readMcycle()));\\n        }\\n        return (false, 0);\\n    }\\n\\n    function clintReadMtimecmp(MemoryInteractor mi, uint64 wordSize)\\n    internal returns (bool, uint64)\\n    {\\n        if (wordSize == 64) {\\n            return (true, mi.readClintMtimecmp());\\n        }\\n        return (false, 0);\\n    }\\n\\n    // getters\\n    function getClintMtimecmp() public pure returns (uint64) {\\n        return CLINT_MTIMECMP_ADDR;\\n    }\\n}\\n\\n\\n\",\"keccak256\":\"0x89a1c4305fc05859156cbd73380aa63ce16a48aba24ce44d4b862b5f415d6362\",\"license\":\"Apache-2.0\"},\"contracts/CSR.sol\":{\"content\":\"// Copyright 2019 Cartesi Pte. Ltd.\\n\\n// SPDX-License-Identifier: Apache-2.0\\n// Licensed under the Apache License, Version 2.0 (the \\\"License\\\"); you may not use\\n// this file except in compliance with the License. You may obtain a copy of the\\n// License at http://www.apache.org/licenses/LICENSE-2.0\\n\\n// Unless required by applicable law or agreed to in writing, software distributed\\n// under the License is distributed on an \\\"AS IS\\\" BASIS, WITHOUT WARRANTIES OR\\n// CONDITIONS OF ANY KIND, either express or implied. See the License for the\\n// specific language governing permissions and limitations under the License.\\n\\n\\n\\npragma solidity ^0.7.0;\\n\\nimport \\\"./MemoryInteractor.sol\\\";\\nimport \\\"./RiscVConstants.sol\\\";\\nimport \\\"./CSRReads.sol\\\";\\n\\n/// @title CSR\\n/// @author Felipe Argento\\n/// @notice Implements main CSR read and write logic\\nlibrary CSR {\\n\\n    //CSR addresses\\n    uint32 constant UCYCLE = 0xc00;\\n    uint32 constant UTIME = 0xc01;\\n    uint32 constant UINSTRET =  0xc02;\\n\\n    uint32 constant SSTATUS = 0x100;\\n    uint32 constant SIE = 0x104;\\n    uint32 constant STVEC = 0x105;\\n    uint32 constant SCOUNTEREN = 0x106;\\n\\n    uint32 constant SSCRATCH = 0x140;\\n    uint32 constant SEPC = 0x141;\\n    uint32 constant SCAUSE = 0x142;\\n    uint32 constant STVAL = 0x143;\\n    uint32 constant SIP = 0x144;\\n\\n    uint32 constant SATP = 0x180;\\n\\n    uint32 constant MVENDORID = 0xf11;\\n    uint32 constant MARCHID = 0xf12;\\n    uint32 constant MIMPID = 0xf13;\\n    uint32 constant MHARTID = 0xf14;\\n\\n    uint32 constant MSTATUS = 0x300;\\n    uint32 constant MISA = 0x301;\\n    uint32 constant MEDELEG = 0x302;\\n    uint32 constant MIDELEG = 0x303;\\n    uint32 constant MIE = 0x304;\\n    uint32 constant MTVEC = 0x305;\\n    uint32 constant MCOUNTEREN = 0x306;\\n\\n    uint32 constant MSCRATCH = 0x340;\\n    uint32 constant MEPC = 0x341;\\n    uint32 constant MCAUSE = 0x342;\\n    uint32 constant MTVAL = 0x343;\\n    uint32 constant MIP = 0x344;\\n\\n    uint32 constant MCYCLE = 0xb00;\\n    uint32 constant MINSTRET = 0xb02;\\n\\n    uint32 constant TSELECT = 0x7a0;\\n    uint32 constant TDATA1 = 0x7a1;\\n    uint32 constant TDATA2 = 0x7a2;\\n    uint32 constant TDATA3 = 0x7a3;\\n\\n    /// @notice Reads the value of a CSR given its address\\n    /// @dev If/else should change to binary search to increase performance\\n    /// @param mi MemoryInteractor with which Step function is interacting.\\n    /// @param csrAddr Address of CSR in file.\\n    /// @return Returns the status of the operation (true for success, false otherwise).\\n    /// @return Register value.\\n    function readCsr(MemoryInteractor mi, uint32 csrAddr)\\n    public returns (bool, uint64)\\n    {\\n        // Attemps to access a CSR without appropriate privilege level raises a\\n        // illegal instruction exception.\\n        // Reference: riscv-privileged-v1.10 - section 2.1 - page 7.\\n        if (csrPriv(csrAddr) > mi.readIflagsPrv()) {\\n            return(false, 0);\\n        }\\n        if (csrAddr == UCYCLE) {\\n            return CSRReads.readCsrCycle(mi, csrAddr);\\n        } else if (csrAddr == UINSTRET) {\\n            return CSRReads.readCsrInstret(mi, csrAddr);\\n        } else if (csrAddr == UTIME) {\\n            return CSRReads.readCsrTime(mi, csrAddr);\\n        } else if (csrAddr == SSTATUS) {\\n            return CSRReads.readCsrSstatus(mi);\\n        } else if (csrAddr == SIE) {\\n            return CSRReads.readCsrSie(mi);\\n        } else if (csrAddr == STVEC) {\\n            return CSRReads.readCsrStvec(mi);\\n        } else if (csrAddr == SCOUNTEREN) {\\n            return CSRReads.readCsrScounteren(mi);\\n        } else if (csrAddr == SSCRATCH) {\\n            return CSRReads.readCsrSscratch(mi);\\n        } else if (csrAddr == SEPC) {\\n            return CSRReads.readCsrSepc(mi);\\n        } else if (csrAddr == SCAUSE) {\\n            return CSRReads.readCsrScause(mi);\\n        } else if (csrAddr == STVAL) {\\n            return CSRReads.readCsrStval(mi);\\n        } else if (csrAddr == SIP) {\\n            return CSRReads.readCsrSip(mi);\\n        } else if (csrAddr == SATP) {\\n            return CSRReads.readCsrSatp(mi);\\n        } else if (csrAddr == MSTATUS) {\\n            return CSRReads.readCsrMstatus(mi);\\n        } else if (csrAddr == MISA) {\\n            return CSRReads.readCsrMisa(mi);\\n        } else if (csrAddr == MEDELEG) {\\n            return CSRReads.readCsrMedeleg(mi);\\n        } else if (csrAddr == MIDELEG) {\\n            return CSRReads.readCsrMideleg(mi);\\n        } else if (csrAddr == MIE) {\\n            return CSRReads.readCsrMie(mi);\\n        } else if (csrAddr == MTVEC) {\\n            return CSRReads.readCsrMtvec(mi);\\n        } else if (csrAddr == MCOUNTEREN) {\\n            return CSRReads.readCsrMcounteren(mi);\\n        } else if (csrAddr == MSCRATCH) {\\n            return CSRReads.readCsrMscratch(mi);\\n        } else if (csrAddr == MEPC) {\\n            return CSRReads.readCsrMepc(mi);\\n        } else if (csrAddr == MCAUSE) {\\n            return CSRReads.readCsrMcause(mi);\\n        } else if (csrAddr == MTVAL) {\\n            return CSRReads.readCsrMtval(mi);\\n        } else if (csrAddr == MIP) {\\n            return CSRReads.readCsrMip(mi);\\n        } else if (csrAddr == MCYCLE) {\\n            return CSRReads.readCsrMcycle(mi);\\n        } else if (csrAddr == MINSTRET) {\\n            return CSRReads.readCsrMinstret(mi);\\n        } else if (csrAddr == MVENDORID) {\\n            return CSRReads.readCsrMvendorid(mi);\\n        } else if (csrAddr == MARCHID) {\\n            return CSRReads.readCsrMarchid(mi);\\n        } else if (csrAddr == MIMPID) {\\n            return CSRReads.readCsrMimpid(mi);\\n        } else if (csrAddr == TSELECT || csrAddr == TDATA1 || csrAddr == TDATA2 || csrAddr == TDATA3 || csrAddr == MHARTID) {\\n            //All hardwired to zero\\n            return (true, 0);\\n        }\\n\\n        return CSRReads.readCsrFail();\\n    }\\n\\n    /// @notice Writes a value to a CSR given its address\\n    /// @dev If/else should change to binary search to increase performance\\n    /// @param mi MemoryInteractor with which Step function is interacting.\\n    /// @param csrAddr Address of CSR in file.\\n    /// @param val Value to be written;\\n    /// @return The status of the operation (true for success, false otherwise).\\n    function writeCsr(\\n        MemoryInteractor mi,\\n        uint32 csrAddr,\\n        uint64 val\\n    )\\n    public returns (bool)\\n    {\\n        // Attemps to access a CSR without appropriate privilege level raises a\\n        // illegal instruction exception.\\n        // Reference: riscv-privileged-v1.10 - section 2.1 - page 7.\\n        if (csrPriv(csrAddr) > mi.readIflagsPrv()) {\\n            return false;\\n        }\\n\\n        if (csrIsReadOnly(csrAddr)) {\\n            return false;\\n        }\\n\\n        if (csrAddr == SSTATUS) {\\n            uint64 cMstatus = mi.readMstatus();\\n            return writeCsrMstatus(mi, (cMstatus & ~RiscVConstants.getSstatusWMask()) | (val & RiscVConstants.getSstatusWMask()));\\n\\n        } else if (csrAddr == SIE) {\\n            uint64 mask = mi.readMideleg();\\n            uint64 cMie = mi.readMie();\\n\\n            mi.writeMie((cMie & ~mask) | (val & mask));\\n            return true;\\n        } else if (csrAddr == STVEC) {\\n            mi.writeStvec(val & uint64(~3));\\n            return true;\\n        } else if (csrAddr == SCOUNTEREN) {\\n            mi.writeScounteren(val & RiscVConstants.getScounterenRwMask());\\n            return true;\\n        } else if (csrAddr == SSCRATCH) {\\n            mi.writeSscratch(val);\\n            return true;\\n        } else if (csrAddr == SEPC) {\\n            mi.writeSepc(val & uint64(~3));\\n            return true;\\n        } else if (csrAddr == SCAUSE) {\\n            mi.writeScause(val);\\n            return true;\\n        } else if (csrAddr == STVAL) {\\n            mi.writeStval(val);\\n            return true;\\n        } else if (csrAddr == SIP) {\\n            uint64 cMask = mi.readMideleg();\\n            uint64 cMip = mi.readMip();\\n\\n            cMip = (cMip & ~cMask) | (val & cMask);\\n            mi.writeMip(cMip);\\n            return true;\\n        } else if (csrAddr == SATP) {\\n            uint64 cSatp = mi.readSatp();\\n            int mode = cSatp >> 60;\\n            int newMode = (val >> 60) & 0xf;\\n\\n            if (newMode == 0 || (newMode >= 8 && newMode <= 9)) {\\n                mode = newMode;\\n            }\\n            mi.writeSatp((val & ((uint64(1) << 44) - 1) | uint64(mode) << 60));\\n            return true;\\n\\n        } else if (csrAddr == MSTATUS) {\\n            return writeCsrMstatus(mi, val);\\n        } else if (csrAddr == MEDELEG) {\\n            uint64 mask = ((uint64(1) << (RiscVConstants.getMcauseStoreAmoPageFault() + 1)) - 1);\\n            mi.writeMedeleg((mi.readMedeleg() & ~mask) | (val & mask));\\n            return true;\\n        } else if (csrAddr == MIDELEG) {\\n            uint64 mask = RiscVConstants.getMipSsipMask() | RiscVConstants.getMipStipMask() | RiscVConstants.getMipSeipMask();\\n            mi.writeMideleg(((mi.readMideleg() & ~mask) | (val & mask)));\\n            return true;\\n        } else if (csrAddr == MIE) {\\n            uint64 mask = RiscVConstants.getMipMsipMask() | RiscVConstants.getMipMtipMask() | RiscVConstants.getMipSsipMask() | RiscVConstants.getMipStipMask() | RiscVConstants.getMipSeipMask();\\n\\n            mi.writeMie(((mi.readMie() & ~mask) | (val & mask)));\\n            return true;\\n        } else if (csrAddr == MTVEC) {\\n            mi.writeMtvec(val & uint64(~3));\\n            return true;\\n        } else if (csrAddr == MCOUNTEREN) {\\n            mi.writeMcounteren(val & RiscVConstants.getMcounterenRwMask());\\n            return true;\\n        } else if (csrAddr == MSCRATCH) {\\n            mi.writeMscratch(val);\\n            return true;\\n        } else if (csrAddr == MEPC) {\\n            mi.writeMepc(val & uint64(~3));\\n            return true;\\n        } else if (csrAddr == MCAUSE) {\\n            mi.writeMcause(val);\\n            return true;\\n        } else if (csrAddr == MTVAL) {\\n            mi.writeMtval(val);\\n            return true;\\n        } else if (csrAddr == MIP) {\\n            uint64 mask = RiscVConstants.getMipSsipMask() | RiscVConstants.getMipStipMask();\\n            uint64 cMip = mi.readMip();\\n\\n            cMip = (cMip & ~mask) | (val & mask);\\n\\n            mi.writeMip(cMip);\\n            return true;\\n        } else if (csrAddr == MCYCLE) {\\n            // We can't allow writes to mcycle because we use it to measure the progress in machine execution.\\n            // BBL enables all counters in both M- and S-modes\\n            // We instead raise an exception.\\n            return false;\\n        } else if (csrAddr == MINSTRET) {\\n            // In Spike, QEMU, and riscvemu, mcycle and minstret are the aliases for the same counter\\n            // QEMU calls exit (!) on writes to mcycle or minstret\\n            mi.writeMinstret(val-1); // The value will be incremented after the instruction is executed\\n            return true;\\n        } else if (csrAddr == TSELECT || csrAddr == TDATA1 || csrAddr == TDATA2 || csrAddr == TDATA3 || csrAddr == MISA) {\\n            // Ignore writes\\n            return (true);\\n        }\\n        return false;\\n    }\\n\\n    // Extract privilege level from CSR\\n    // Bits csr[9:8] encode the CSR's privilege level (i.e lowest privilege level\\n    // that can access that CSR.\\n    // Reference: riscv-privileged-v1.10 - section 2.1 - page 7.\\n    function csrPriv(uint32 csrAddr) internal pure returns(uint32) {\\n        return (csrAddr >> 8) & 3;\\n    }\\n\\n    // The standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0])\\n    // The top two bits (csr[11:10]) indicate whether the register is\\n    // read/write (00, 01, or 10) or read-only (11)\\n    // Reference: riscv-privileged-v1.10 - section 2.1 - page 7.\\n    function csrIsReadOnly(uint32 csrAddr) internal pure returns(bool) {\\n        return ((csrAddr & 0xc00) == 0xc00);\\n    }\\n\\n    function writeCsrMstatus(MemoryInteractor mi, uint64 val)\\n    internal returns(bool)\\n    {\\n        uint64 cMstatus = mi.readMstatus() & RiscVConstants.getMstatusRMask();\\n        // Modifiy  only bits that can be written to\\n        cMstatus = (cMstatus & ~RiscVConstants.getMstatusWMask()) | (val & RiscVConstants.getMstatusWMask());\\n        //Update the SD bit\\n        if ((cMstatus & RiscVConstants.getMstatusFsMask()) == RiscVConstants.getMstatusFsMask()) {\\n            cMstatus |= RiscVConstants.getMstatusSdMask();\\n        }\\n        mi.writeMstatus(cMstatus);\\n        return true;\\n    }\\n\\n}\\n\\n\",\"keccak256\":\"0x49fc81328191299fd24ac63e015d933af469067768a0cf777d3b4b9396e18617\",\"license\":\"Apache-2.0\"},\"contracts/CSRExecute.sol\":{\"content\":\"// Copyright 2019 Cartesi Pte. Ltd.\\n\\n// SPDX-License-Identifier: Apache-2.0\\n// Licensed under the Apache License, Version 2.0 (the \\\"License\\\"); you may not use\\n// this file except in compliance with the License. You may obtain a copy of the\\n// License at http://www.apache.org/licenses/LICENSE-2.0\\n\\n// Unless required by applicable law or agreed to in writing, software distributed\\n// under the License is distributed on an \\\"AS IS\\\" BASIS, WITHOUT WARRANTIES OR\\n// CONDITIONS OF ANY KIND, either express or implied. See the License for the\\n// specific language governing permissions and limitations under the License.\\n\\n\\n\\npragma solidity ^0.7.0;\\n\\nimport \\\"./MemoryInteractor.sol\\\";\\nimport \\\"./CSR.sol\\\";\\n\\n/// @title CSRExecute\\n/// @author Felipe Argento\\n/// @notice Implements CSR execute logic\\nlibrary CSRExecute {\\n    uint256 constant CSRRS_CODE = 0;\\n    uint256 constant CSRRC_CODE = 1;\\n\\n    uint256 constant CSRRSI_CODE = 0;\\n    uint256 constant CSRRCI_CODE = 1;\\n\\n    /// @notice Implementation of CSRRS and CSRRC instructions\\n    /// @dev The specific instruction is decided by insncode, which defines the value to be written\\n    /// @param mi MemoryInteractor with which Step function is interacting\\n    /// @param insn Instruction\\n    /// @param insncode Specific instruction code\\n    /// @return true if instruction was executed successfuly and false if its an illegal insn exception\\n    function executeCsrSC(\\n        MemoryInteractor mi,\\n        uint32 insn,\\n        uint256 insncode\\n    )\\n    public returns (bool)\\n    {\\n        uint32 csrAddress = RiscVDecoder.insnIUimm(insn);\\n\\n        bool status = false;\\n        uint64 csrval = 0;\\n\\n        (status, csrval) = CSR.readCsr(mi, csrAddress);\\n\\n        if (!status) {\\n            //return raiseIllegalInsnException(mi, insn);\\n            return false;\\n        }\\n        uint32 rs1 = RiscVDecoder.insnRs1(insn);\\n        uint64 rs1val = mi.readX(rs1);\\n        uint32 rd = RiscVDecoder.insnRd(insn);\\n\\n        if (rd != 0) {\\n            mi.writeX(rd, csrval);\\n        }\\n\\n        uint64 execValue = 0;\\n        if (insncode == CSRRS_CODE) {\\n            execValue = executeCSRRS(csrval, rs1val);\\n        } else {\\n            // insncode == CSRRCCode\\n            execValue = executeCSRRC(csrval, rs1val);\\n        }\\n        if (rs1 != 0) {\\n            if (!CSR.writeCsr(\\n                mi,\\n                csrAddress,\\n                execValue\\n            )) {\\n                //return raiseIllegalInsnException(mi, insn);\\n                return false;\\n            }\\n        }\\n        //return advanceToNextInsn(mi, pc);\\n        return true;\\n    }\\n\\n    /// @notice Implementation of CSRRSI and CSRRCI instructions\\n    /// @dev The specific instruction is decided by insncode, which defines the value to be written.\\n    /// @param mi MemoryInteractor with which Step function is interacting\\n    /// @param insn Instruction\\n    /// @param insncode Specific instruction code\\n    /// @return true if instruction was executed successfuly and false if its an illegal insn exception\\n    function executeCsrSCI(\\n        MemoryInteractor mi,\\n        uint32 insn,\\n        uint256 insncode)\\n    public returns (bool)\\n    {\\n        uint32 csrAddress = RiscVDecoder.insnIUimm(insn);\\n\\n        bool status = false;\\n        uint64 csrval = 0;\\n\\n        (status, csrval) = CSR.readCsr(mi, csrAddress);\\n\\n        if (!status) {\\n            //return raiseIllegalInsnException(mi, insn);\\n            return false;\\n        }\\n        uint32 rs1 = RiscVDecoder.insnRs1(insn);\\n        uint32 rd = RiscVDecoder.insnRd(insn);\\n\\n        if (rd != 0) {\\n            mi.writeX(rd, csrval);\\n        }\\n\\n        uint64 execValue = 0;\\n        if (insncode == CSRRSI_CODE) {\\n            execValue = executeCSRRSI(csrval, rs1);\\n        } else {\\n            // insncode == CSRRCICode\\n            execValue = executeCSRRCI(csrval, rs1);\\n        }\\n\\n        if (rs1 != 0) {\\n            if (!CSR.writeCsr(\\n                mi,\\n                csrAddress,\\n                execValue\\n            )) {\\n                //return raiseIllegalInsnException(mi, insn);\\n                return false;\\n            }\\n        }\\n        //return advanceToNextInsn(mi, pc);\\n        return true;\\n    }\\n\\n    /// @notice Implementation of CSRRW and CSRRWI instructions\\n    /// @dev The specific instruction is decided by insncode, which defines the value to be written.\\n    /// @param mi MemoryInteractor with which Step function is interacting\\n    /// @param insn Instruction\\n    /// @param insncode Specific instruction code\\n    /// @return true if instruction was executed successfuly and false if its an illegal insn exception\\n    function executeCsrRW(\\n        MemoryInteractor mi,\\n        uint32 insn,\\n        uint256 insncode\\n    )\\n    public returns (bool)\\n    {\\n        uint32 csrAddress = RiscVDecoder.insnIUimm(insn);\\n\\n        bool status = true;\\n        uint64 csrval = 0;\\n        uint64 rs1val = 0;\\n\\n        uint32 rd = RiscVDecoder.insnRd(insn);\\n\\n        if (rd != 0) {\\n            (status, csrval) = CSR.readCsr(mi, csrAddress);\\n        }\\n\\n        if (!status) {\\n            //return raiseIllegalInsnException(mi, insn);\\n            return false;\\n        }\\n\\n        if (insncode == 0) {\\n            rs1val = executeCSRRW(mi, insn);\\n        } else {\\n            // insncode == 1\\n            rs1val = executeCSRRWI(insn);\\n        }\\n\\n        if (!CSR.writeCsr(\\n                mi,\\n                csrAddress,\\n                rs1val\\n        )) {\\n            //return raiseIllegalInsnException(mi, insn);\\n            return false;\\n        }\\n        if (rd != 0) {\\n            mi.writeX(rd, csrval);\\n        }\\n        //return advanceToNextInsn(mi, pc);\\n        return true;\\n    }\\n\\n    //internal functions\\n    function executeCSRRW(MemoryInteractor mi, uint32 insn)\\n    internal returns(uint64)\\n    {\\n        return mi.readX(RiscVDecoder.insnRs1(insn));\\n    }\\n\\n    function executeCSRRWI(uint32 insn) internal pure returns(uint64) {\\n        return uint64(RiscVDecoder.insnRs1(insn));\\n    }\\n\\n    function executeCSRRS(uint64 csr, uint64 rs1) internal pure returns(uint64) {\\n        return csr | rs1;\\n    }\\n\\n    function executeCSRRC(uint64 csr, uint64 rs1) internal pure returns(uint64) {\\n        return csr & ~rs1;\\n    }\\n\\n    function executeCSRRSI(uint64 csr, uint32 rs1) internal pure returns(uint64) {\\n        return csr | rs1;\\n    }\\n\\n    function executeCSRRCI(uint64 csr, uint32 rs1) internal pure returns(uint64) {\\n        return csr & ~rs1;\\n    }\\n}\\n\\n\",\"keccak256\":\"0x023ee4133dc6d3a93a88bef604d939f3bba137751b1b62df0884fdf60d0bdbb8\",\"license\":\"Apache-2.0\"},\"contracts/CSRReads.sol\":{\"content\":\"// Copyright 2019 Cartesi Pte. Ltd.\\n\\n// SPDX-License-Identifier: Apache-2.0\\n// Licensed under the Apache License, Version 2.0 (the \\\"License\\\"); you may not use\\n// this file except in compliance with the License. You may obtain a copy of the\\n// License at http://www.apache.org/licenses/LICENSE-2.0\\n\\n// Unless required by applicable law or agreed to in writing, software distributed\\n// under the License is distributed on an \\\"AS IS\\\" BASIS, WITHOUT WARRANTIES OR\\n// CONDITIONS OF ANY KIND, either express or implied. See the License for the\\n// specific language governing permissions and limitations under the License.\\n\\n\\n\\npragma solidity ^0.7.0;\\n\\nimport \\\"./MemoryInteractor.sol\\\";\\nimport \\\"./RiscVConstants.sol\\\";\\nimport \\\"./RiscVDecoder.sol\\\";\\nimport \\\"./RealTimeClock.sol\\\";\\n\\n/// @title CSRReads\\n/// @author Felipe Argento\\n/// @notice Implements CSR read logic\\nlibrary CSRReads {\\n    function readCsrCycle(MemoryInteractor mi, uint32 csrAddr)\\n    internal returns(bool, uint64)\\n    {\\n        if (rdcounteren(mi, csrAddr)) {\\n            return (true, mi.readMcycle());\\n        } else {\\n            return (false, 0);\\n        }\\n    }\\n\\n    function readCsrInstret(MemoryInteractor mi, uint32 csrAddr)\\n    internal returns(bool, uint64)\\n    {\\n        if (rdcounteren(mi, csrAddr)) {\\n            return (true, mi.readMinstret());\\n        } else {\\n            return (false, 0);\\n        }\\n    }\\n\\n    function readCsrTime(MemoryInteractor mi, uint32 csrAddr)\\n    internal returns(bool, uint64)\\n    {\\n        if (rdcounteren(mi, csrAddr)) {\\n            uint64 mtime = RealTimeClock.rtcCycleToTime(mi.readMcycle());\\n            return (true, mtime);\\n        } else {\\n            return (false, 0);\\n        }\\n    }\\n\\n    function readCsrSstatus(MemoryInteractor mi)\\n    internal returns(bool, uint64)\\n    {\\n        return (true, mi.readMstatus() & RiscVConstants.getSstatusRMask());\\n    }\\n\\n    function readCsrSie(MemoryInteractor mi)\\n    internal returns(bool, uint64)\\n    {\\n        uint64 mie = mi.readMie();\\n        uint64 mideleg = mi.readMideleg();\\n\\n        return (true, mie & mideleg);\\n    }\\n\\n    function readCsrStvec(MemoryInteractor mi)\\n    internal returns(bool, uint64)\\n    {\\n        return (true, mi.readStvec());\\n    }\\n\\n    function readCsrScounteren(MemoryInteractor mi)\\n    internal returns(bool, uint64)\\n    {\\n        return (true, mi.readScounteren());\\n    }\\n\\n    function readCsrSscratch(MemoryInteractor mi)\\n    internal returns(bool, uint64)\\n    {\\n        return (true, mi.readSscratch());\\n    }\\n\\n    function readCsrSepc(MemoryInteractor mi)\\n    internal returns(bool, uint64)\\n    {\\n        return (true, mi.readSepc());\\n    }\\n\\n    function readCsrScause(MemoryInteractor mi)\\n    internal returns(bool, uint64)\\n    {\\n        return (true, mi.readScause());\\n    }\\n\\n    function readCsrStval(MemoryInteractor mi)\\n    internal returns(bool, uint64)\\n    {\\n        return (true, mi.readStval());\\n    }\\n\\n    function readCsrSip(MemoryInteractor mi)\\n    internal returns(bool, uint64)\\n    {\\n        uint64 mip = mi.readMip();\\n        uint64 mideleg = mi.readMideleg();\\n        return (true, mip & mideleg);\\n    }\\n\\n    function readCsrSatp(MemoryInteractor mi)\\n    internal returns(bool, uint64)\\n    {\\n        uint64 mstatus = mi.readMstatus();\\n        uint64 priv = mi.readIflagsPrv();\\n\\n        if (priv == RiscVConstants.getPrvS() && (mstatus & RiscVConstants.getMstatusTvmMask() != 0)) {\\n            return (false, 0);\\n        } else {\\n            return (true, mi.readSatp());\\n        }\\n    }\\n\\n    function readCsrMstatus(MemoryInteractor mi)\\n    internal returns(bool, uint64)\\n    {\\n        return (true, mi.readMstatus() & RiscVConstants.getMstatusRMask());\\n    }\\n\\n    function readCsrMisa(MemoryInteractor mi)\\n    internal returns(bool, uint64)\\n    {\\n        return (true, mi.readMisa());\\n    }\\n\\n    function readCsrMedeleg(MemoryInteractor mi)\\n    internal returns(bool, uint64)\\n    {\\n        return (true, mi.readMedeleg());\\n    }\\n\\n    function readCsrMideleg(MemoryInteractor mi)\\n    internal returns(bool, uint64)\\n    {\\n        return (true, mi.readMideleg());\\n    }\\n\\n    function readCsrMie(MemoryInteractor mi)\\n    internal returns(bool, uint64)\\n    {\\n        return (true, mi.readMie());\\n    }\\n\\n    function readCsrMtvec(MemoryInteractor mi)\\n    internal returns(bool, uint64)\\n    {\\n        return (true, mi.readMtvec());\\n    }\\n\\n    function readCsrMcounteren(MemoryInteractor mi)\\n    internal returns(bool, uint64)\\n    {\\n        return (true, mi.readMcounteren());\\n    }\\n\\n    function readCsrMscratch(MemoryInteractor mi)\\n    internal returns(bool, uint64)\\n    {\\n        return (true, mi.readMscratch());\\n    }\\n\\n    function readCsrMepc(MemoryInteractor mi)\\n    internal returns(bool, uint64)\\n    {\\n        return (true, mi.readMepc());\\n    }\\n\\n    function readCsrMcause(MemoryInteractor mi)\\n    internal returns(bool, uint64)\\n    {\\n        return (true, mi.readMcause());\\n    }\\n\\n    function readCsrMtval(MemoryInteractor mi)\\n    internal returns(bool, uint64)\\n    {\\n        return (true, mi.readMtval());\\n    }\\n\\n    function readCsrMip(MemoryInteractor mi)\\n    internal returns(bool, uint64)\\n    {\\n        return (true, mi.readMip());\\n    }\\n\\n    function readCsrMcycle(MemoryInteractor mi)\\n    internal returns(bool, uint64)\\n    {\\n        return (true, mi.readMcycle());\\n    }\\n\\n    function readCsrMinstret(MemoryInteractor mi)\\n    internal returns(bool, uint64)\\n    {\\n        return (true, mi.readMinstret());\\n    }\\n\\n    function readCsrMvendorid(MemoryInteractor mi)\\n    internal returns(bool, uint64)\\n    {\\n        return (true, mi.readMvendorid());\\n    }\\n\\n    function readCsrMarchid(MemoryInteractor mi)\\n    internal returns(bool, uint64)\\n    {\\n        return (true, mi.readMarchid());\\n    }\\n\\n    function readCsrMimpid(MemoryInteractor mi)\\n    internal returns(bool, uint64)\\n    {\\n        return (true, mi.readMimpid());\\n    }\\n\\n    function readCsrFail() internal pure returns(bool, uint64) {\\n        return (false, 0);\\n    }\\n\\n    // Check if counter is enabled. mcounteren control the availability of the\\n    // hardware performance monitoring counter to the next-lowest priv level.\\n    // Reference: riscv-privileged-v1.10 - section 3.1.17 - page 32.\\n    function rdcounteren(MemoryInteractor mi, uint32 csrAddr)\\n    internal returns (bool)\\n    {\\n        uint64 counteren = RiscVConstants.getMcounterenRwMask();\\n        uint64 priv = mi.readIflagsPrv();\\n\\n        if (priv < RiscVConstants.getPrvM()) {\\n            counteren &= mi.readMcounteren();\\n            if (priv < RiscVConstants.getPrvS()) {\\n                counteren &= mi.readScounteren();\\n            }\\n        }\\n        return (((counteren >> (csrAddr & 0x1f)) & 1) != 0);\\n    }\\n}\\n\",\"keccak256\":\"0x2382759c229a1575464520afa5d2c5a3abe2c5d527913c93fb797288598d5512\",\"license\":\"Apache-2.0\"},\"contracts/Exceptions.sol\":{\"content\":\"// Copyright 2019 Cartesi Pte. Ltd.\\n\\n// SPDX-License-Identifier: Apache-2.0\\n// Licensed under the Apache License, Version 2.0 (the \\\"License\\\"); you may not use\\n// this file except in compliance with the License. You may obtain a copy of the\\n// License at http://www.apache.org/licenses/LICENSE-2.0\\n\\n// Unless required by applicable law or agreed to in writing, software distributed\\n// under the License is distributed on an \\\"AS IS\\\" BASIS, WITHOUT WARRANTIES OR\\n// CONDITIONS OF ANY KIND, either express or implied. See the License for the\\n// specific language governing permissions and limitations under the License.\\n\\n\\n\\npragma solidity ^0.7.0;\\n\\nimport \\\"./MemoryInteractor.sol\\\";\\nimport \\\"./RiscVConstants.sol\\\";\\n\\n/// @title Exceptions\\n/// @author Felipe Argento\\n/// @notice Implements raise exception behavior and mcause getters\\nlibrary Exceptions {\\n\\n    /// @notice Raise an exception (or interrupt).\\n    /// @param mi Memory Interactor with which Step function is interacting.\\n    /// @param cause Exception (or interrupt) mcause (or scause).\\n    /// @param tval Associated tval.\\n    function raiseException(\\n        MemoryInteractor mi,\\n        uint64 cause,\\n        uint64 tval)\\n    public\\n    {\\n        // All traps are handled in machine-mode, by default. Mideleg or Medeleg provide\\n        // bits to indicate if the interruption/exception should be taken care of by\\n        // lower privilege levels.\\n        // Medeleg -> Machine Exception Delegation register\\n        // Mideleg -> Machine Interrupt Delegation register\\n        // Reference: riscv-privileged-v1.9.1.pdf - Section 3.1.12, page 28.\\n        uint64 deleg = 0;\\n        uint64 priv = mi.readIflagsPrv();\\n\\n        if (priv <= RiscVConstants.getPrvS()) {\\n            if ((cause & getMcauseInterruptFlag()) != 0) {\\n                // If exception was caused by an interruption the delegated information is\\n                // stored on mideleg register.\\n\\n                // Clear the MCAUSE_INTERRUPT_FLAG() bit before shifting\\n                deleg = (mi.readMideleg() >> (cause & uint64(RiscVConstants.getXlen() - 1))) & 1;\\n            } else {\\n                //If not, information is in the medeleg register\\n                deleg = (mi.readMedeleg() >> cause) & 1;\\n            }\\n        }\\n        if (deleg != 0) {\\n            //is in S mode\\n\\n            // SCAUSE - Supervisor Cause Register\\n            // Register containg Interrupt bit (shows if the exception was cause by an interrupt\\n            // and the Exception code, that identifies the last exception\\n            // The execption codes can be seen at table 4.1\\n            // Reference: riscv-privileged-v1.9.1.pdf - Section 4.1.8, page 51.\\n            mi.writeScause(cause);\\n\\n            // SEPC - Supervisor Exception Program Counter\\n            // When a trap is taken, sepc is written with the address of the instruction\\n            // the encountered the exception.\\n            // Reference: riscv-privileged-v1.9.1.pdf - Section 4.1.7, page 50.\\n            mi.writeSepc(mi.readPc());\\n\\n            // STVAL - Supervisor Trap Value\\n            // stval is written with exception-specific information, when a trap is\\n            // taken into S-Mode. The specific values can be found in Reference.\\n            // Reference: riscv-privileged-v1.10.pdf - Section 4.1.11, page 55.\\n            mi.writeStval(tval);\\n\\n            // MSTATUS - Machine Status Register\\n            // keeps track of and controls hart's current operating state.\\n            // Reference: riscv-privileged-v1.10.pdf - Section 3.1.16, page 19.\\n            uint64 mstatus = mi.readMstatus();\\n\\n            // The SPIE bit indicates whether supervisor interrupts were enabled prior\\n            // to trapping into supervisor mode. When a trap is taken into supervisor\\n            // mode, SPIE is set to SIE, and SIE is set to 0. When an SRET instruction\\n            // is executed, SIE is set to SPIE, then SPIE is set to 1.\\n            // Reference: riscv-privileged-v1.10.pdf - Section 4.1.1, page 19.\\n            mstatus = (mstatus & ~RiscVConstants.getMstatusSpieMask()) | (((mstatus >> RiscVConstants.getPrvS()) & 1) << RiscVConstants.getMstatusSpieShift());\\n\\n            // The SPP bit indicates the privilege level at which a hart was executing\\n            // before entering supervisor mode. When a trap is taken, SPP is set to 0\\n            // if the trap originated from user mode, or 1 otherwise.\\n            // Reference: riscv-privileged-v1.10.pdf - Section 4.1.1, page 49.\\n            mstatus = (mstatus & ~RiscVConstants.getMstatusSppMask()) | (priv << RiscVConstants.getMstatusSppShift());\\n\\n            // The SIE bit enables or disables all interrupts in supervisor mode.\\n            // When SIE is clear, interrupts are not taken while in supervisor mode.\\n            // When the hart is running in user-mode, the value in SIE is ignored, and\\n            // supervisor-level interrupts are enabled. The supervisor can disable\\n            // indivdual interrupt sources using the sie register.\\n            // Reference: riscv-privileged-v1.10.pdf - Section 4.1.1, page 50.\\n            mstatus &= ~RiscVConstants.getMstatusSieMask();\\n\\n            mi.writeMstatus(mstatus);\\n\\n            // TO-DO: Check gas cost to delegate function to library - if its zero the\\n            // if check should move to setPriv()\\n            if (priv != RiscVConstants.getPrvS()) {\\n                mi.setPriv(RiscVConstants.getPrvS());\\n            }\\n            // SVEC - Supervisor Trap Vector Base Address Register\\n            mi.writePc(mi.readStvec());\\n        } else {\\n            // is in M mode\\n            mi.writeMcause(cause);\\n            mi.writeMepc(mi.readPc());\\n            mi.writeMtval(tval);\\n            uint64 mstatus = mi.readMstatus();\\n\\n            mstatus = (mstatus & ~RiscVConstants.getMstatusMpieMask()) | (((mstatus >> RiscVConstants.getPrvM()) & 1) << RiscVConstants.getMstatusMpieShift());\\n            mstatus = (mstatus & ~RiscVConstants.getMstatusMppMask()) | (priv << RiscVConstants.getMstatusMppShift());\\n\\n            mstatus &= ~RiscVConstants.getMstatusMieMask();\\n            mi.writeMstatus(mstatus);\\n\\n            // TO-DO: Check gas cost to delegate function to library - if its zero the\\n            // if check should move to setPriv()\\n            if (priv != RiscVConstants.getPrvM()) {\\n                mi.setPriv(RiscVConstants.getPrvM());\\n            }\\n            mi.writePc(mi.readMtvec());\\n        }\\n    }\\n\\n    function getMcauseInsnAddressMisaligned() public pure returns(uint64) {return 0x0;}\\n    function getMcauseInsnAccessFault() public pure returns(uint64) {return 0x1;}\\n    function getMcauseIllegalInsn() public pure returns(uint64) {return 0x2;}\\n    function getMcauseBreakpoint() public pure returns(uint64) {return 0x3;}\\n    function getMcauseLoadAddressMisaligned() public pure returns(uint64) {return 0x4;}\\n    function getMcauseLoadAccessFault() public pure returns(uint64) {return 0x5;}\\n    function getMcauseStoreAmoAddressMisaligned () public pure returns(uint64) {return 0x6;}\\n    function getMcauseStoreAmoAccessFault() public pure returns(uint64) {return 0x7;}\\n    function getMcauseEcallBase() public pure returns(uint64) {return 0x8;}\\n    function getMcauseFetchPageFault() public pure returns(uint64) {return 0xc;}\\n    function getMcauseLoadPageFault() public pure returns(uint64) {return 0xd;}\\n    function getMcauseStoreAmoPageFault() public pure returns(uint64) {return 0xf;}\\n\\n    function getMcauseInterruptFlag() public pure returns(uint64) {return uint64(1) << uint64(RiscVConstants.getXlen() - 1);}\\n\\n}\\n\",\"keccak256\":\"0x3fa269090a0139e917f0ad30d087b26329db05b90edea5e08366843dd993064e\",\"license\":\"Apache-2.0\"},\"contracts/Execute.sol\":{\"content\":\"// Copyright 2019 Cartesi Pte. Ltd.\\n\\n// SPDX-License-Identifier: Apache-2.0\\n// Licensed under the Apache License, Version 2.0 (the \\\"License\\\"); you may not use\\n// this file except in compliance with the License. You may obtain a copy of the\\n// License at http://www.apache.org/licenses/LICENSE-2.0\\n\\n// Unless required by applicable law or agreed to in writing, software distributed\\n// under the License is distributed on an \\\"AS IS\\\" BASIS, WITHOUT WARRANTIES OR\\n// CONDITIONS OF ANY KIND, either express or implied. See the License for the\\n// specific language governing permissions and limitations under the License.\\n\\n\\n\\npragma solidity ^0.7.0;\\n\\nimport \\\"./RiscVConstants.sol\\\";\\nimport \\\"./RiscVDecoder.sol\\\";\\nimport \\\"./VirtualMemory.sol\\\";\\nimport \\\"./MemoryInteractor.sol\\\";\\nimport \\\"./CSRExecute.sol\\\";\\nimport \\\"./RiscVInstructions/BranchInstructions.sol\\\";\\nimport \\\"./RiscVInstructions/ArithmeticInstructions.sol\\\";\\nimport \\\"./RiscVInstructions/ArithmeticImmediateInstructions.sol\\\";\\nimport \\\"./RiscVInstructions/S_Instructions.sol\\\";\\nimport \\\"./RiscVInstructions/StandAloneInstructions.sol\\\";\\nimport \\\"./RiscVInstructions/AtomicInstructions.sol\\\";\\nimport \\\"./RiscVInstructions/EnvTrapIntInstructions.sol\\\";\\nimport {Exceptions} from \\\"./Exceptions.sol\\\";\\n\\n/// @title Execute\\n/// @author Felipe Argento\\n/// @notice Finds instructions and execute them or delegate their execution to another library\\nlibrary Execute {\\n    uint256 constant ARITH_IMM_GROUP = 0;\\n    uint256 constant ARITH_IMM_GROUP_32 = 1;\\n\\n    uint256 constant ARITH_GROUP = 0;\\n    uint256 constant ARITH_GROUP_32 = 1;\\n\\n    uint256 constant CSRRW_CODE = 0;\\n    uint256 constant CSRRWI_CODE = 1;\\n\\n    uint256 constant CSRRS_CODE = 0;\\n    uint256 constant CSRRC_CODE = 1;\\n\\n    uint256 constant CSRRSI_CODE = 0;\\n    uint256 constant CSRRCI_CODE = 1;\\n\\n\\n    /// @notice Finds associated instruction and execute it.\\n    /// @param mi Memory Interactor with which Step function is interacting.\\n    /// @param pc Current pc\\n    /// @param insn Instruction.\\n    /// @return executeStatus.illegal if an illegal instruction exception was raised, or executeStatus.retired if not (even if it raises other exceptions).\\n    function executeInsn(\\n        MemoryInteractor mi,\\n        uint32 insn,\\n        uint64 pc\\n    )\\n    public returns (executeStatus)\\n    {\\n        // Finds instruction associated with that opcode\\n        // Sometimes the opcode fully defines the associated instruction, but most\\n        // of the times it only specifies which group it belongs to.\\n        // For example, an opcode of: 01100111 is always a LUI instruction but an\\n        // opcode of 1100011 might be BEQ, BNE, BLT etc\\n        // Reference: riscv-spec-v2.2.pdf - Table 19.2 - Page 104\\n\\n        // OPCODE is located on bit 0 - 6 of the following types of 32bits instructions:\\n        // R-Type, I-Type, S-Trype and U-Type\\n        // Reference: riscv-spec-v2.2.pdf - Figure 2.2 - Page 11\\n        uint32 opcode = RiscVDecoder.insnOpcode(insn);\\n\\n        if (opcode < 0x002f) {\\n            if (opcode < 0x0017) {\\n                if (opcode == 0x0003) {\\n                    return loadFunct3(\\n                        mi,\\n                        insn,\\n                        pc\\n                    );\\n                } else if (opcode == 0x000f) {\\n                    return fenceGroup(\\n                        mi,\\n                        insn,\\n                        pc\\n                    );\\n                } else if (opcode == 0x0013) {\\n                    return executeArithmeticImmediate(\\n                        mi,\\n                        insn,\\n                        pc,\\n                        ARITH_IMM_GROUP\\n                    );\\n                }\\n            } else if (opcode > 0x0017) {\\n                if (opcode == 0x001b) {\\n                    return executeArithmeticImmediate(\\n                        mi,\\n                        insn,\\n                        pc,\\n                        ARITH_IMM_GROUP_32\\n                    );\\n                } else if (opcode == 0x0023) {\\n                    return storeFunct3(\\n                        mi,\\n                        insn,\\n                        pc\\n                    );\\n                }\\n            } else if (opcode == 0x0017) {\\n                StandAloneInstructions.executeAuipc(\\n                    mi,\\n                    insn,\\n                    pc\\n                );\\n                return advanceToNextInsn(mi,  pc);\\n            }\\n        } else if (opcode > 0x002f) {\\n            if (opcode < 0x0063) {\\n                if (opcode == 0x0033) {\\n                    return executeArithmetic(\\n                        mi,\\n                        insn,\\n                        pc,\\n                        ARITH_GROUP\\n                    );\\n                } else if (opcode == 0x003b) {\\n                    return executeArithmetic(\\n                        mi,\\n                        insn,\\n                        pc,\\n                        ARITH_GROUP_32\\n                    );\\n                } else if (opcode == 0x0037) {\\n                    StandAloneInstructions.executeLui(\\n                        mi,\\n                        insn\\n                    );\\n                    return advanceToNextInsn(mi,  pc);\\n                }\\n            } else if (opcode > 0x0063) {\\n                if (opcode == 0x0067) {\\n                    (bool succ, uint64 newPc) = StandAloneInstructions.executeJalr(\\n                        mi,\\n                        insn,\\n                        pc\\n                    );\\n                    if (succ) {\\n                        return executeJump(mi,  newPc);\\n                    } else {\\n                        return raiseMisalignedFetchException(mi,  newPc);\\n                    }\\n                } else if (opcode == 0x0073) {\\n                    return csrEnvTrapIntMmFunct3(\\n                        mi,\\n                        insn,\\n                        pc\\n                    );\\n                } else if (opcode == 0x006f) {\\n                    (bool succ, uint64 newPc) = StandAloneInstructions.executeJal(\\n                        mi,\\n                        insn,\\n                        pc\\n                    );\\n                    if (succ) {\\n                        return executeJump(mi,  newPc);\\n                    } else {\\n                        return raiseMisalignedFetchException(mi,  newPc);\\n                    }\\n                }\\n            } else if (opcode == 0x0063) {\\n                return executeBranch(\\n                    mi,\\n                    insn,\\n                    pc\\n                );\\n            }\\n        } else if (opcode == 0x002f) {\\n            return atomicFunct3Funct5(\\n                mi,\\n                insn,\\n                pc\\n            );\\n        }\\n        return raiseIllegalInsnException(mi,  insn);\\n    }\\n\\n    /// @notice Finds and execute Arithmetic Immediate instruction\\n    /// @param mi Memory Interactor with which Step function is interacting.\\n    /// @param pc Current pc\\n    /// @param insn Instruction.\\n    /// @return executeStatus.illegal if an illegal instruction exception was raised, or executeStatus.retired if not (even if it raises other exceptions).\\n    function executeArithmeticImmediate(\\n        MemoryInteractor mi,\\n        uint32 insn,\\n        uint64 pc,\\n        uint256 immGroup\\n    )\\n    public returns (executeStatus)\\n    {\\n        uint32 rd = RiscVDecoder.insnRd(insn);\\n        uint64 arithImmResult;\\n        bool insnValid;\\n\\n        if (rd != 0) {\\n            if (immGroup == ARITH_IMM_GROUP) {\\n                (arithImmResult, insnValid) = ArithmeticImmediateInstructions.arithmeticImmediateFunct3(mi,  insn);\\n            } else {\\n                //immGroup == ARITH_IMM_GROUP_32\\n                (arithImmResult, insnValid) = ArithmeticImmediateInstructions.arithmeticImmediate32Funct3(mi,  insn);\\n            }\\n\\n            if (!insnValid) {\\n                return raiseIllegalInsnException(mi,  insn);\\n            }\\n\\n            mi.writeX(rd, arithImmResult);\\n        }\\n        return advanceToNextInsn(mi,  pc);\\n    }\\n\\n    /// @notice Finds and execute Arithmetic instruction\\n    /// @param mi Memory Interactor with which Step function is interacting.\\n    /// @param pc Current pc\\n    /// @param insn Instruction.\\n    /// @return executeStatus.illegal if an illegal instruction exception was raised, or executeStatus.retired if not (even if it raises other exceptions).\\n    function executeArithmetic(\\n        MemoryInteractor mi,\\n        uint32 insn,\\n        uint64 pc,\\n        uint256 groupCode\\n    )\\n    public returns (executeStatus)\\n    {\\n        uint32 rd = RiscVDecoder.insnRd(insn);\\n\\n        if (rd != 0) {\\n            uint64 arithResult = 0;\\n            bool insnValid = false;\\n\\n            if (groupCode == ARITH_GROUP) {\\n                (arithResult, insnValid) = ArithmeticInstructions.arithmeticFunct3Funct7(mi,  insn);\\n            } else {\\n                // groupCode == arith_32Group\\n                (arithResult, insnValid) = ArithmeticInstructions.arithmetic32Funct3Funct7(mi,  insn);\\n            }\\n\\n            if (!insnValid) {\\n                return raiseIllegalInsnException(mi,  insn);\\n            }\\n            mi.writeX( rd, arithResult);\\n        }\\n        return advanceToNextInsn(mi,  pc);\\n    }\\n\\n    /// @notice Finds and execute Branch instruction\\n    /// @param mi Memory Interactor with which Step function is interacting.\\n    /// @param pc Current pc\\n    /// @param insn Instruction.\\n    /// @return executeStatus.illegal if an illegal instruction exception was raised, or executeStatus.retired if not (even if it raises other exceptions).\\n    function executeBranch(\\n        MemoryInteractor mi,\\n        uint32 insn,\\n        uint64 pc)\\n    public returns (executeStatus)\\n    {\\n\\n        (bool branchValuated, bool insnValid) = BranchInstructions.branchFunct3(mi,  insn);\\n\\n        if (!insnValid) {\\n            return raiseIllegalInsnException(mi,  insn);\\n        }\\n\\n        if (branchValuated) {\\n            uint64 newPc = uint64(int64(pc) + int64(RiscVDecoder.insnBImm(insn)));\\n            if ((newPc & 3) != 0) {\\n                return raiseMisalignedFetchException(mi,  newPc);\\n            }else {\\n                return executeJump(mi,  newPc);\\n            }\\n        }\\n        return advanceToNextInsn(mi,  pc);\\n    }\\n\\n    /// @notice Finds and execute Load instruction\\n    /// @param mi Memory Interactor with which Step function is interacting.\\n    /// @param pc Current pc\\n    /// @param insn Instruction.\\n    /// @return executeStatus.illegal if an illegal instruction exception was raised, or executeStatus.retired if not (even if it raises other exceptions).\\n   function executeLoad(\\n        MemoryInteractor mi,\\n        uint32 insn,\\n        uint64 pc,\\n        uint64 wordSize,\\n        bool isSigned\\n    )\\n    public returns (executeStatus)\\n    {\\n        uint64 vaddr = mi.readX( RiscVDecoder.insnRs1(insn));\\n        int32 imm = RiscVDecoder.insnIImm(insn);\\n        uint32 rd = RiscVDecoder.insnRd(insn);\\n\\n        (bool succ, uint64 val) = VirtualMemory.readVirtualMemory(\\n            mi,\\n            wordSize,\\n            vaddr + uint64(imm)\\n        );\\n\\n        if (succ) {\\n            if (isSigned) {\\n                val = BitsManipulationLibrary.uint64SignExtension(val, wordSize);\\n            }\\n\\n            if (rd != 0) {\\n                mi.writeX(rd, val);\\n            }\\n\\n            return advanceToNextInsn(mi, pc);\\n\\n        } else {\\n            //return advanceToRaisedException()\\n            return executeStatus.retired;\\n        }\\n    }\\n\\n    /// @notice Execute S_fence_VMA instruction\\n    /// @param mi Memory Interactor with which Step function is interacting.\\n    /// @param pc Current pc\\n    /// @param insn Instruction.\\n    /// @return executeStatus.illegal if an illegal instruction exception was raised, or executeStatus.retired if not (even if it raises other exceptions).\\n    function executeSfenceVma(\\n        MemoryInteractor mi,\\n        uint32 insn,\\n        uint64 pc\\n    )\\n    public returns (executeStatus)\\n    {\\n        if ((insn & 0xFE007FFF) == 0x12000073) {\\n            uint64 priv = mi.readIflagsPrv();\\n            uint64 mstatus = mi.readMstatus();\\n\\n            if (priv == RiscVConstants.getPrvU() || (priv == RiscVConstants.getPrvS() && ((mstatus & RiscVConstants.getMstatusTvmMask() != 0)))) {\\n                return raiseIllegalInsnException(mi, insn);\\n            }\\n\\n            return advanceToNextInsn(mi, pc);\\n        } else {\\n            return raiseIllegalInsnException(mi, insn);\\n        }\\n    }\\n\\n    /// @notice Execute jump - writes a new pc\\n    /// @param mi Memory Interactor with which Step function is interacting.\\n    /// @param newPc pc to be written\\n    /// @return executeStatus.illegal if an illegal instruction exception was raised, or executeStatus.retired if not (even if it raises other exceptions).\\n    function executeJump(MemoryInteractor mi, uint64 newPc)\\n    public returns (executeStatus)\\n    {\\n        mi.writePc( newPc);\\n        return executeStatus.retired;\\n    }\\n\\n    /// @notice Raises Misaligned Fetch Exception\\n    /// @param mi Memory Interactor with which Step function is interacting.\\n    /// @param pc current pc\\n    /// @return executeStatus.illegal if an illegal instruction exception was raised, or executeStatus.retired if not (even if it raises other exceptions).\\n    function raiseMisalignedFetchException(MemoryInteractor mi, uint64 pc)\\n    public returns (executeStatus)\\n    {\\n        Exceptions.raiseException(\\n            mi,\\n            Exceptions.getMcauseInsnAddressMisaligned(),\\n            pc\\n        );\\n        return executeStatus.retired;\\n    }\\n\\n    /// @notice Raises Illegal Instruction Exception\\n    /// @param mi Memory Interactor with which Step function is interacting.\\n    /// @param insn instruction that was deemed illegal\\n    /// @return executeStatus.illegal if an illegal instruction exception was raised, or executeStatus.retired if not (even if it raises other exceptions).\\n    function raiseIllegalInsnException(MemoryInteractor mi, uint32 insn)\\n    public returns (executeStatus)\\n    {\\n        Exceptions.raiseException(\\n            mi,\\n            Exceptions.getMcauseIllegalInsn(),\\n            insn\\n        );\\n        return executeStatus.illegal;\\n    }\\n\\n    /// @notice Advances to next instruction by increasing pc\\n    /// @param mi Memory Interactor with which Step function is interacting.\\n    /// @param pc current pc\\n    /// @return executeStatus.illegal if an illegal instruction exception was raised, or executeStatus.retired if not (even if it raises other exceptions).\\n    function advanceToNextInsn(MemoryInteractor mi, uint64 pc)\\n    public returns (executeStatus)\\n    {\\n        mi.writePc( pc + 4);\\n        return executeStatus.retired;\\n    }\\n\\n    /// @notice Given a fence funct3 insn, finds the func associated.\\n    /// @param mi Memory Interactor with which Step function is interacting.\\n    /// @param insn for fence funct3 field.\\n    /// @param pc Current pc\\n    /// @dev Uses binary search for performance.\\n    function fenceGroup(\\n        MemoryInteractor mi,\\n        uint32 insn,\\n        uint64 pc\\n    )\\n    public returns(executeStatus)\\n    {\\n        if (insn == 0x0000100f) {\\n            /*insn == 0x0000*/\\n            //return \\\"FENCE\\\";\\n            //really do nothing\\n            return advanceToNextInsn(mi, pc);\\n        } else if (insn & 0xf00fff80 != 0) {\\n            /*insn == 0x0001*/\\n            return raiseIllegalInsnException(mi, insn);\\n        }\\n        //return \\\"FENCE_I\\\";\\n        //really do nothing\\n        return advanceToNextInsn(mi, pc);\\n    }\\n\\n    /// @notice Given csr env trap int mm funct3 insn, finds the func associated.\\n    /// @param mi Memory Interactor with which Step function is interacting.\\n    /// @param insn for fence funct3 field.\\n    /// @param pc Current pc\\n    /// @dev Uses binary search for performance.\\n    function csrEnvTrapIntMmFunct3(\\n        MemoryInteractor mi,\\n        uint32 insn,\\n        uint64 pc\\n    )\\n    public returns (executeStatus)\\n    {\\n        uint32 funct3 = RiscVDecoder.insnFunct3(insn);\\n\\n        if (funct3 < 0x0003) {\\n            if (funct3 == 0x0000) {\\n                /*funct3 == 0x0000*/\\n                return envTrapIntGroup(\\n                    mi,\\n                    insn,\\n                    pc\\n                );\\n            } else if (funct3 == 0x0002) {\\n                /*funct3 == 0x0002*/\\n                //return \\\"CSRRS\\\";\\n                if (CSRExecute.executeCsrSC(\\n                    mi,\\n                    insn,\\n                    CSRRS_CODE\\n                )) {\\n                    return advanceToNextInsn(mi, pc);\\n                } else {\\n                    return raiseIllegalInsnException(mi, insn);\\n                }\\n            } else if (funct3 == 0x0001) {\\n                /*funct3 == 0x0001*/\\n                //return \\\"CSRRW\\\";\\n                if (CSRExecute.executeCsrRW(\\n                    mi,\\n                    insn,\\n                    CSRRW_CODE\\n                )) {\\n                    return advanceToNextInsn(mi, pc);\\n                } else {\\n                    return raiseIllegalInsnException(mi, insn);\\n                }\\n            }\\n        } else if (funct3 > 0x0003) {\\n            if (funct3 == 0x0005) {\\n                /*funct3 == 0x0005*/\\n                //return \\\"CSRRWI\\\";\\n                if (CSRExecute.executeCsrRW(\\n                    mi,\\n                    insn,\\n                    CSRRWI_CODE\\n                )) {\\n                    return advanceToNextInsn(mi, pc);\\n                } else {\\n                    return raiseIllegalInsnException(mi, insn);\\n                }\\n            } else if (funct3 == 0x0007) {\\n                /*funct3 == 0x0007*/\\n                //return \\\"CSRRCI\\\";\\n                if (CSRExecute.executeCsrSCI(\\n                    mi,\\n                    insn,\\n                    CSRRCI_CODE\\n                )) {\\n                    return advanceToNextInsn(mi, pc);\\n                } else {\\n                    return raiseIllegalInsnException(mi, insn);\\n                }\\n            } else if (funct3 == 0x0006) {\\n                /*funct3 == 0x0006*/\\n                //return \\\"CSRRSI\\\";\\n                if (CSRExecute.executeCsrSCI(\\n                    mi,\\n                    insn,\\n                    CSRRSI_CODE\\n                )) {\\n                    return advanceToNextInsn(mi, pc);\\n                } else {\\n                    return raiseIllegalInsnException(mi, insn);\\n                }\\n            }\\n        } else if (funct3 == 0x0003) {\\n            /*funct3 == 0x0003*/\\n            //return \\\"CSRRC\\\";\\n            if (CSRExecute.executeCsrSC(\\n                mi,\\n                insn,\\n                CSRRC_CODE\\n            )) {\\n                return advanceToNextInsn(mi, pc);\\n            } else {\\n                return raiseIllegalInsnException(mi, insn);\\n            }\\n        }\\n        return raiseIllegalInsnException(mi, insn);\\n    }\\n\\n    /// @notice Given a store funct3 group insn, finds the function associated.\\n    /// @param mi Memory Interactor with which Step function is interacting.\\n    /// @param insn for store funct3 field\\n    /// @param pc Current pc\\n    /// @dev Uses binary search for performance.\\n    function storeFunct3(\\n        MemoryInteractor mi,\\n        uint32 insn,\\n        uint64 pc\\n    )\\n    public returns (executeStatus)\\n    {\\n        uint32 funct3 = RiscVDecoder.insnFunct3(insn);\\n        if (funct3 == 0x0000) {\\n            /*funct3 == 0x0000*/\\n            //return \\\"SB\\\";\\n            return S_Instructions.sb(\\n                mi,\\n                insn\\n            ) ? advanceToNextInsn(mi, pc) : executeStatus.retired;\\n        } else if (funct3 > 0x0001) {\\n            if (funct3 == 0x0002) {\\n                /*funct3 == 0x0002*/\\n                //return \\\"SW\\\";\\n                return S_Instructions.sw(\\n                    mi,\\n                    insn\\n                ) ? advanceToNextInsn(mi, pc) : executeStatus.retired;\\n            } else if (funct3 == 0x0003) {\\n                /*funct3 == 0x0003*/\\n                //return \\\"SD\\\";\\n                return S_Instructions.sd(\\n                    mi,\\n                    insn\\n                ) ? advanceToNextInsn(mi, pc) : executeStatus.retired;\\n            }\\n        } else if (funct3 == 0x0001) {\\n            /*funct3 == 0x0001*/\\n            //return \\\"SH\\\";\\n            return S_Instructions.sh(\\n                mi,\\n                insn\\n            ) ? advanceToNextInsn(mi, pc) : executeStatus.retired;\\n        }\\n        return raiseIllegalInsnException(mi, insn);\\n    }\\n\\n    /// @notice Given a env trap int group insn, finds the func associated.\\n    /// @param mi Memory Interactor with which Step function is interacting.\\n    /// @param insn insn for env trap int group field.\\n    /// @param pc Current pc\\n    /// @dev Uses binary search for performance.\\n    function envTrapIntGroup(\\n        MemoryInteractor mi,\\n        uint32 insn,\\n        uint64 pc\\n    )\\n    public returns (executeStatus)\\n    {\\n        if (insn < 0x10200073) {\\n            if (insn == 0x0073) {\\n                EnvTrapIntInstructions.executeECALL(\\n                    mi\\n                );\\n                return executeStatus.retired;\\n            } else if (insn == 0x200073) {\\n                // No U-Mode traps\\n                raiseIllegalInsnException(mi, insn);\\n            } else if (insn == 0x100073) {\\n                EnvTrapIntInstructions.executeEBREAK(\\n                    mi\\n                );\\n                return executeStatus.retired;\\n            }\\n        } else if (insn > 0x10200073) {\\n            if (insn == 0x10500073) {\\n                if (!EnvTrapIntInstructions.executeWFI(\\n                    mi\\n                )) {\\n                    return raiseIllegalInsnException(mi, insn);\\n                }\\n                return advanceToNextInsn(mi, pc);\\n            } else if (insn == 0x30200073) {\\n                if (!EnvTrapIntInstructions.executeMRET(\\n                    mi\\n                )) {\\n                    return raiseIllegalInsnException(mi, insn);\\n                }\\n                return executeStatus.retired;\\n            }\\n        } else if (insn == 0x10200073) {\\n            if (!EnvTrapIntInstructions.executeSRET(\\n                mi\\n                )\\n               ) {\\n                return raiseIllegalInsnException(mi, insn);\\n            }\\n            return executeStatus.retired;\\n        }\\n        return executeSfenceVma(\\n            mi,\\n            insn,\\n            pc\\n        );\\n    }\\n\\n    /// @notice Given a load funct3 group instruction, finds the function\\n    /// @param mi Memory Interactor with which Step function is interacting.\\n    /// @param insn for load funct3 field\\n    /// @param pc Current pc\\n    /// @dev Uses binary search for performance.\\n    function loadFunct3(\\n        MemoryInteractor mi,\\n        uint32 insn,\\n        uint64 pc\\n    )\\n    public returns (executeStatus)\\n    {\\n        uint32 funct3 = RiscVDecoder.insnFunct3(insn);\\n\\n        if (funct3 < 0x0003) {\\n            if (funct3 == 0x0000) {\\n                //return \\\"LB\\\";\\n                return executeLoad(\\n                    mi,\\n                    insn,\\n                    pc,\\n                    8,\\n                    true\\n                );\\n\\n            } else if (funct3 == 0x0002) {\\n                //return \\\"LW\\\";\\n                return executeLoad(\\n                    mi,\\n                    insn,\\n                    pc,\\n                    32,\\n                    true\\n                );\\n            } else if (funct3 == 0x0001) {\\n                //return \\\"LH\\\";\\n                return executeLoad(\\n                    mi,\\n                    insn,\\n                    pc,\\n                    16,\\n                    true\\n                );\\n            }\\n        } else if (funct3 > 0x0003) {\\n            if (funct3 == 0x0004) {\\n                //return \\\"LBU\\\";\\n                return executeLoad(\\n                    mi,\\n                    insn,\\n                    pc,\\n                    8,\\n                    false\\n                );\\n            } else if (funct3 == 0x0006) {\\n                //return \\\"LWU\\\";\\n                return executeLoad(\\n                    mi,\\n                    insn,\\n                    pc,\\n                    32,\\n                    false\\n                );\\n            } else if (funct3 == 0x0005) {\\n                //return \\\"LHU\\\";\\n                return executeLoad(\\n                    mi,\\n                    insn,\\n                    pc,\\n                    16,\\n                    false\\n                );\\n            }\\n        } else if (funct3 == 0x0003) {\\n            //return \\\"LD\\\";\\n            return executeLoad(\\n                mi,\\n                insn,\\n                pc,\\n                64,\\n                true\\n            );\\n        }\\n        return raiseIllegalInsnException(mi, insn);\\n    }\\n\\n    function atomicFunct3Funct5(\\n        MemoryInteractor mi,\\n        uint32 insn,\\n        uint64 pc\\n    )\\n    public returns (executeStatus)\\n    {\\n        uint32 funct3Funct5 = RiscVDecoder.insnFunct3Funct5(insn);\\n        bool atomSucc;\\n        // TO-DO: transform in binary search for performance\\n        if (funct3Funct5 == 0x42) {\\n            if ((insn & 0x1f00000) == 0 ) {\\n                atomSucc = AtomicInstructions.executeLR(\\n                    mi,\\n                    insn,\\n                    32\\n                );\\n            } else {\\n                return raiseIllegalInsnException(mi, insn);\\n            }\\n        } else if (funct3Funct5 == 0x43) {\\n            atomSucc = AtomicInstructions.executeSC(\\n                mi,\\n                insn,\\n                32\\n            );\\n        } else if (funct3Funct5 == 0x41) {\\n            atomSucc = AtomicInstructions.executeAMOSWAPW(\\n                mi,\\n                insn\\n            );\\n        } else if (funct3Funct5 == 0x40) {\\n            atomSucc = AtomicInstructions.executeAMOADDW(\\n                mi,\\n                insn\\n            );\\n        } else if (funct3Funct5 == 0x44) {\\n            atomSucc = AtomicInstructions.executeAMOXORW(\\n                mi,\\n                insn\\n            );\\n        } else if (funct3Funct5 == 0x4c) {\\n            atomSucc = AtomicInstructions.executeAMOANDW(\\n                mi,\\n                insn\\n            );\\n        } else if (funct3Funct5 == 0x48) {\\n            atomSucc = AtomicInstructions.executeAMOORW(\\n                mi,\\n                insn\\n            );\\n        } else if (funct3Funct5 == 0x50) {\\n            atomSucc = AtomicInstructions.executeAMOMINW(\\n                mi,\\n                insn\\n            );\\n        } else if (funct3Funct5 == 0x54) {\\n            atomSucc = AtomicInstructions.executeAMOMAXW(\\n                mi,\\n                insn\\n            );\\n        } else if (funct3Funct5 == 0x58) {\\n            atomSucc = AtomicInstructions.executeAMOMINUW(\\n                mi,\\n                insn\\n            );\\n        } else if (funct3Funct5 == 0x5c) {\\n            atomSucc = AtomicInstructions.executeAMOMAXUW(\\n                mi,\\n                insn\\n            );\\n        } else if (funct3Funct5 == 0x62) {\\n            if ((insn & 0x1f00000) == 0 ) {\\n                atomSucc = AtomicInstructions.executeLR(\\n                    mi,\\n                    insn,\\n                    64\\n                );\\n            }\\n        } else if (funct3Funct5 == 0x63) {\\n            atomSucc = AtomicInstructions.executeSC(\\n                mi,\\n                insn,\\n                64\\n            );\\n        } else if (funct3Funct5 == 0x61) {\\n            atomSucc = AtomicInstructions.executeAMOSWAPD(\\n                mi,\\n                insn\\n            );\\n        } else if (funct3Funct5 == 0x60) {\\n            atomSucc = AtomicInstructions.executeAMOADDD(\\n                mi,\\n                insn\\n            );\\n        } else if (funct3Funct5 == 0x64) {\\n            atomSucc = AtomicInstructions.executeAMOXORD(\\n                mi,\\n                insn\\n            );\\n        } else if (funct3Funct5 == 0x6c) {\\n            atomSucc = AtomicInstructions.executeAMOANDD(\\n                mi,\\n                insn\\n            );\\n        } else if (funct3Funct5 == 0x68) {\\n            atomSucc = AtomicInstructions.executeAMOORD(\\n                mi,\\n                insn\\n            );\\n        } else if (funct3Funct5 == 0x70) {\\n            atomSucc = AtomicInstructions.executeAMOMIND(\\n                mi,\\n                insn\\n            );\\n        } else if (funct3Funct5 == 0x74) {\\n            atomSucc = AtomicInstructions.executeAMOMAXD(\\n                mi,\\n                insn\\n            );\\n        } else if (funct3Funct5 == 0x78) {\\n            atomSucc = AtomicInstructions.executeAMOMINUD(\\n                mi,\\n                insn\\n            );\\n        } else if (funct3Funct5 == 0x7c) {\\n            atomSucc = AtomicInstructions.executeAMOMAXUD(\\n                mi,\\n                insn\\n            );\\n        }\\n        if (atomSucc) {\\n            return advanceToNextInsn(mi, pc);\\n        } else {\\n            return executeStatus.retired;\\n        }\\n    }\\n\\n    enum executeStatus {\\n        illegal, // Exception was raised\\n        retired // Instruction retired - having raised or not an exception\\n    }\\n}\\n\",\"keccak256\":\"0xcdf496ee0218786a89c2c97a4cb9205e1fab4c612b02a9ff721e398c67bc1aa2\",\"license\":\"Apache-2.0\"},\"contracts/Fetch.sol\":{\"content\":\"// Copyright 2019 Cartesi Pte. Ltd.\\n\\n// SPDX-License-Identifier: Apache-2.0\\n// Licensed under the Apache License, Version 2.0 (the \\\"License\\\"); you may not use\\n// this file except in compliance with the License. You may obtain a copy of the\\n// License at http://www.apache.org/licenses/LICENSE-2.0\\n\\n// Unless required by applicable law or agreed to in writing, software distributed\\n// under the License is distributed on an \\\"AS IS\\\" BASIS, WITHOUT WARRANTIES OR\\n// CONDITIONS OF ANY KIND, either express or implied. See the License for the\\n// specific language governing permissions and limitations under the License.\\n\\n\\n\\npragma solidity ^0.7.0;\\n\\nimport \\\"./RiscVConstants.sol\\\";\\nimport \\\"./RiscVDecoder.sol\\\";\\nimport \\\"./MemoryInteractor.sol\\\";\\nimport \\\"./PMA.sol\\\";\\nimport \\\"./VirtualMemory.sol\\\";\\nimport \\\"./Exceptions.sol\\\";\\n\\n/// @title Fetch\\n/// @author Felipe Argento\\n/// @notice Implements main CSR read and write logic\\nlibrary Fetch {\\n\\n    /// @notice Finds and loads next insn.\\n    /// @param mi Memory Interactor with which Step function is interacting.\\n    /// @return Returns fetchStatus.success if load was successful, excpetion if not.\\n    /// @return Returns instructions\\n    /// @return Returns pc\\n    function fetchInsn(MemoryInteractor mi) public returns (fetchStatus, uint32, uint64) {\\n        bool translateBool;\\n        uint64 paddr;\\n\\n        //readPc\\n        uint64 pc = mi.readPc();\\n        (translateBool, paddr) = VirtualMemory.translateVirtualAddress(\\n            mi,\\n            pc,\\n            RiscVConstants.getPteXwrCodeShift()\\n        );\\n\\n        //translateVirtualAddress failed\\n        if (!translateBool) {\\n            Exceptions.raiseException(\\n                mi,\\n                Exceptions.getMcauseFetchPageFault(),\\n                pc\\n            );\\n            //returns fetchException and returns zero as insn and pc\\n            return (fetchStatus.exception, 0, 0);\\n        }\\n\\n        // Finds the range in memory in which the physical address is located\\n        // Returns start and length words from pma\\n        uint64 pmaStart = PMA.findPmaEntry(mi, paddr);\\n\\n        // M flag defines if the pma range is in memory\\n        // X flag defines if the pma is executable\\n        // If the pma is not memory or not executable - this is a pma violation\\n        // Reference: The Core of Cartesi, v1.02 - section 3.2 the board - page 5.\\n        if (!PMA.pmaGetIstartM(pmaStart) || !PMA.pmaGetIstartX(pmaStart)) {\\n            Exceptions.raiseException(\\n                mi,\\n                Exceptions.getMcauseInsnAccessFault(),\\n                paddr\\n            );\\n            return (fetchStatus.exception, 0, 0);\\n        }\\n\\n        uint32 insn = 0;\\n\\n        // Check if instruction is on first 32 bits or last 32 bits\\n        if ((paddr & 7) == 0) {\\n            insn = uint32(mi.memoryRead(paddr));\\n        } else {\\n            // If not aligned, read at the last addr and shift to get the correct insn\\n            uint64 fullMemory = mi.memoryRead(paddr - 4);\\n            insn = uint32(fullMemory >> 32);\\n        }\\n\\n        return (fetchStatus.success, insn, pc);\\n    }\\n\\n    enum fetchStatus {\\n        exception, //failed: exception raised\\n        success\\n    }\\n}\\n\",\"keccak256\":\"0x85fe34bbf3c4685b6002a2dc53a87375c08d2690ea42cd17dc4b98be2f2b941b\",\"license\":\"Apache-2.0\"},\"contracts/HTIF.sol\":{\"content\":\"// Copyright 2019 Cartesi Pte. Ltd.\\n\\n// SPDX-License-Identifier: Apache-2.0\\n// Licensed under the Apache License, Version 2.0 (the \\\"License\\\"); you may not use\\n// this file except in compliance with the License. You may obtain a copy of the\\n// License at http://www.apache.org/licenses/LICENSE-2.0\\n\\n// Unless required by applicable law or agreed to in writing, software distributed\\n// under the License is distributed on an \\\"AS IS\\\" BASIS, WITHOUT WARRANTIES OR\\n// CONDITIONS OF ANY KIND, either express or implied. See the License for the\\n// specific language governing permissions and limitations under the License.\\n\\n\\n\\n// @title HTIF\\npragma solidity ^0.7.0;\\n\\nimport \\\"./MemoryInteractor.sol\\\";\\n\\n\\n/// @title HTIF\\n/// @author Felipe Argento\\n/// @notice Host-Target-Interface (HTIF) mediates communcation with external world.\\n/// @dev Its active addresses are 0x40000000(tohost) and 0x40000008(from host)\\n/// Reference: The Core of Cartesi, v1.02 - Section 3.2 - The Board\\nlibrary HTIF {\\n\\n    uint64 constant HTIF_TOHOST_ADDR_CONST = 0x40008000;\\n    uint64 constant HTIF_FROMHOST_ADDR_CONST = 0x40008008;\\n    uint64 constant HTIF_IYIELD_ADDR_CONST = 0x40008020;\\n\\n    // [c++] enum HTIF_devices\\n    uint64 constant HTIF_DEVICE_HALT = 0;        //< Used to halt machine\\n    uint64 constant HTIF_DEVICE_CONSOLE = 1;     //< Used for console input and output\\n    uint64 constant HTIF_DEVICE_YIELD = 2;       //< Used to yield control back to host\\n\\n    // [c++] enum HTIF_commands\\n    uint64 constant HTIF_HALT_HALT = 0;\\n    uint64 constant HTIF_CONSOLE_GETCHAR = 0;\\n    uint64 constant HTIF_CONSOLE_PUTCHAR = 1;\\n    uint64 constant HTIF_YIELD_AUTOMATIC = 0;\\n    uint64 constant HTIF_YIELD_MANUAL = 1;\\n\\n    /// @notice reads htif\\n    /// @param mi Memory Interactor with which Step function is interacting.\\n    /// @param addr address to read from\\n    /// @param wordSize can be uint8, uint16, uint32 or uint64\\n    /// @return bool if read was successfull\\n    /// @return uint64 pval\\n    function htifRead(\\n        MemoryInteractor mi,\\n        uint64 addr,\\n        uint64 wordSize\\n    )\\n    public returns (bool, uint64)\\n    {\\n        // HTIF reads must be aligned and 8 bytes\\n        if (wordSize != 64 || (addr & 7) != 0) {\\n            return (false, 0);\\n        }\\n\\n        if (addr == HTIF_TOHOST_ADDR_CONST) {\\n            return (true, mi.readHtifTohost());\\n        } else if (addr == HTIF_FROMHOST_ADDR_CONST) {\\n            return (true, mi.readHtifFromhost());\\n        } else {\\n            return (false, 0);\\n        }\\n    }\\n\\n    /// @notice write htif\\n    /// @param mi Memory Interactor with which Step function is interacting.\\n    /// @param addr address to read from\\n    /// @param val value to be written\\n    /// @param wordSize can be uint8, uint16, uint32 or uint64\\n    /// @return bool if write was successfull\\n    function htifWrite(\\n        MemoryInteractor mi,\\n        uint64 addr,\\n        uint64 val,\\n        uint64 wordSize\\n    )\\n    public returns (bool)\\n    {\\n        // HTIF writes must be aligned and 8 bytes\\n        if (wordSize != 64 || (addr & 7) != 0) {\\n            return false;\\n        }\\n        if (addr == HTIF_TOHOST_ADDR_CONST) {\\n            return htifWriteTohost(mi, val);\\n        } else if (addr == HTIF_FROMHOST_ADDR_CONST) {\\n            mi.writeHtifFromhost(val);\\n            return true;\\n        } else {\\n            return false;\\n        }\\n    }\\n\\n    // Internal functions\\n    function htifWriteFromhost(MemoryInteractor mi, uint64 val)\\n    internal returns (bool)\\n    {\\n        mi.writeHtifFromhost(val);\\n        // TO-DO: check if h is interactive? reset from host? pollConsole?\\n        return true;\\n    }\\n\\n    function htifWriteTohost(MemoryInteractor mi, uint64 tohost)\\n    internal returns (bool)\\n    {\\n        uint32 device = uint32(tohost >> 56);\\n        uint32 cmd = uint32((tohost >> 48) & 0xff);\\n        uint64 payload = uint32((tohost & (~(uint256(1) >> 16))));\\n\\n        mi.writeHtifTohost(tohost);\\n\\n        if (device == HTIF_DEVICE_HALT) {\\n            return htifHalt(\\n                mi,\\n                cmd,\\n                payload);\\n        } else if (device == HTIF_DEVICE_CONSOLE) {\\n            return htifConsole(\\n                mi,\\n                cmd,\\n                payload);\\n        } else if (device == HTIF_DEVICE_YIELD) {\\n            return htifYield(\\n                mi,\\n                cmd,\\n                payload);\\n        } else {\\n            return true;\\n        }\\n    }\\n\\n    function htifHalt(\\n        MemoryInteractor mi,\\n        uint64 cmd,\\n        uint64 payload)\\n    internal returns (bool)\\n    {\\n        if (cmd == HTIF_HALT_HALT && ((payload & 1) == 1) ) {\\n            //set iflags to halted\\n            mi.setIflagsH(true);\\n        }\\n        return true;\\n    }\\n\\n    function htifYield(\\n        MemoryInteractor mi,\\n        uint64 cmd,\\n        uint64 payload)\\n    internal returns (bool)\\n    {\\n        // If yield command is enabled, yield\\n        if ((mi.readHtifIYield() >> cmd) & 1 == 1) {\\n            if (cmd == HTIF_YIELD_MANUAL) {\\n                mi.setIflagsY(true);\\n            } else {\\n                mi.setIflagsX(true);\\n            }\\n            mi.writeHtifFromhost((HTIF_DEVICE_YIELD << 56) | cmd << 48);\\n        }\\n\\n        return true;\\n    }\\n\\n    function htifConsole(\\n        MemoryInteractor mi,\\n        uint64 cmd,\\n        uint64 payload)\\n    internal returns (bool)\\n    {\\n        if (cmd == HTIF_CONSOLE_PUTCHAR) {\\n            htifPutchar(mi);\\n        } else if (cmd == HTIF_CONSOLE_GETCHAR) {\\n            htifGetchar(mi);\\n        } else {\\n            // Unknown HTIF console commands are silently ignored\\n            return true;\\n        }\\n    }\\n\\n    function htifPutchar(MemoryInteractor mi) internal\\n    returns (bool)\\n    {\\n        // TO-DO: what to do in the blockchain? Generate event?\\n        mi.writeHtifFromhost((HTIF_DEVICE_CONSOLE << 56) | uint64(HTIF_CONSOLE_PUTCHAR) << 48);\\n        return true;\\n    }\\n\\n    function htifGetchar(MemoryInteractor mi) internal\\n    returns (bool)\\n    {\\n        mi.writeHtifFromhost((HTIF_DEVICE_CONSOLE << 56) | uint64(HTIF_CONSOLE_GETCHAR) << 48);\\n        return true;\\n    }\\n\\n    // getters\\n    function getHtifToHostAddr() public pure returns (uint64) {\\n        return HTIF_TOHOST_ADDR_CONST;\\n    }\\n\\n    function getHtifFromHostAddr() public pure returns (uint64) {\\n        return HTIF_FROMHOST_ADDR_CONST;\\n    }\\n\\n    function getHtifIYieldAddr() public pure returns (uint64) {\\n        return HTIF_IYIELD_ADDR_CONST;\\n    }\\n\\n}\\n\",\"keccak256\":\"0xe405f4d53cc628c4526599931da90a696a9f4d6db818428e0e110574a136c451\",\"license\":\"Apache-2.0\"},\"contracts/Interrupts.sol\":{\"content\":\"// Copyright 2019 Cartesi Pte. Ltd.\\n\\n// SPDX-License-Identifier: Apache-2.0\\n// Licensed under the Apache License, Version 2.0 (the \\\"License\\\"); you may not use\\n// this file except in compliance with the License. You may obtain a copy of the\\n// License at http://www.apache.org/licenses/LICENSE-2.0\\n\\n// Unless required by applicable law or agreed to in writing, software distributed\\n// under the License is distributed on an \\\"AS IS\\\" BASIS, WITHOUT WARRANTIES OR\\n// CONDITIONS OF ANY KIND, either express or implied. See the License for the\\n// specific language governing permissions and limitations under the License.\\n\\n\\n\\npragma solidity ^0.7.0;\\n\\nimport \\\"./MemoryInteractor.sol\\\";\\nimport \\\"./RiscVConstants.sol\\\";\\nimport \\\"./Exceptions.sol\\\";\\nimport \\\"./RealTimeClock.sol\\\";\\n\\n/// @title Interrupts\\n/// @author Felipe Argento\\n/// @notice Implements interrupt behaviour\\nlibrary Interrupts {\\n\\n    /// @notice At every tick, set interrupt as pending if the timer is expired\\n    /// @param mi Memory Interactor with which Step function is interacting.\\n    function setRtcInterrupt(MemoryInteractor mi, uint64 mcycle) public {\\n        if (RealTimeClock.rtcIsTick(mcycle)) {\\n            uint64 timecmp = mi.readClintMtimecmp();\\n            uint64 timecmpCycle = RealTimeClock.rtcTimeToCycle(timecmp);\\n            if (timecmpCycle <= mcycle && timecmpCycle != 0) {\\n                uint64 mip = mi.readMip();\\n                mi.writeMip(mip | RiscVConstants.getMipMtipMask());\\n            }\\n        }\\n    }\\n\\n    /// @notice Raises an interrupt if any are enabled and pending.\\n    /// @param mi Memory Interactor with which Step function is interacting.\\n    function raiseInterruptIfAny(MemoryInteractor mi) public {\\n        uint32 mask = getPendingIrqMask(mi);\\n        if (mask != 0) {\\n            uint64 irqNum = ilog2(mask);\\n            Exceptions.raiseException(\\n                mi,\\n                irqNum | Exceptions.getMcauseInterruptFlag(),\\n                0\\n            );\\n        }\\n    }\\n\\n    // Machine Interrupt Registers: mip and mie.\\n    // mip register contains information on pending interrupts.\\n    // mie register contains the interrupt enabled bits.\\n    // Reference: riscv-privileged-v1.10 - section 3.1.14 - page 28.\\n    function getPendingIrqMask(MemoryInteractor mi) internal returns (uint32) {\\n        uint64 mip = mi.readMip();\\n        uint64 mie = mi.readMie();\\n\\n        uint32 pendingInts = uint32(mip & mie);\\n        // if there are no pending interrupts, return 0.\\n        if (pendingInts == 0) {\\n            return 0;\\n        }\\n        uint64 mstatus = 0;\\n        uint32 enabledInts = 0;\\n\\n        // Read privilege level on iflags register.\\n        // The privilege level is represented by bits 2 and 3 on iflags register.\\n        // Reference: The Core of Cartesi, v1.02 - figure 1.\\n        uint64 priv = mi.readIflagsPrv();\\n\\n        if (priv == RiscVConstants.getPrvM()) {\\n            // MSTATUS is the Machine Status Register - it controls the current\\n            // operating state. The MIE is an interrupt-enable bit for machine mode.\\n            // MIE for 64bit is stored on location 3 - according to:\\n            // Reference: riscv-privileged-v1.10 - figure 3.7 - page 20.\\n            mstatus = mi.readMstatus();\\n\\n            if ((mstatus & RiscVConstants.getMstatusMieMask()) != 0) {\\n                enabledInts = uint32(~mi.readMideleg());\\n            }\\n        } else if (priv == RiscVConstants.getPrvS()) {\\n            // MIDELEG: Machine trap delegation register\\n            // mideleg defines if a interrupt can be proccessed by a lower privilege\\n            // level. If mideleg bit is set, the trap will delegated to the S-Mode.\\n            // Reference: riscv-privileged-v1.10 - Section 3.1.13 - page 27.\\n            mstatus = mi.readMstatus();\\n            uint64 mideleg = mi.readMideleg();\\n            enabledInts = uint32(~mideleg);\\n\\n            // SIE: is the register contaning interrupt enabled bits for supervisor mode.\\n            // It is located on the first bit of mstatus register (RV64).\\n            // Reference: riscv-privileged-v1.10 - figure 3.7 - page 20.\\n            if ((mstatus & RiscVConstants.getMstatusSieMask()) != 0) {\\n                //TO-DO: make sure this is the correct cast\\n                enabledInts = enabledInts | uint32(mideleg);\\n            }\\n        } else {\\n            enabledInts = uint32(-1);\\n        }\\n        return pendingInts & enabledInts;\\n    }\\n\\n    //TO-DO: optmize log2 function\\n    function ilog2(uint32 v) public pure returns(uint64) {\\n        //cpp emulator code:\\n        //return 31 - _BuiltinClz(v)\\n\\n        uint leading = 32;\\n        while (v != 0) {\\n            v = v >> 1;\\n            leading--;\\n        }\\n        return uint64(31 - leading);\\n    }\\n}\\n\",\"keccak256\":\"0xb493f59478b197534dfd70b24299aa94a663adb16a098da31ba58598e988e0f8\",\"license\":\"Apache-2.0\"},\"contracts/MemoryInteractor.sol\":{\"content\":\"// Copyright 2019 Cartesi Pte. Ltd.\\n\\n// SPDX-License-Identifier: Apache-2.0\\n// Licensed under the Apache License, Version 2.0 (the \\\"License\\\"); you may not use\\n// this file except in compliance with the License. You may obtain a copy of the\\n// License at http://www.apache.org/licenses/LICENSE-2.0\\n\\n// Unless required by applicable law or agreed to in writing, software distributed\\n// under the License is distributed on an \\\"AS IS\\\" BASIS, WITHOUT WARRANTIES OR\\n// CONDITIONS OF ANY KIND, either express or implied. See the License for the\\n// specific language governing permissions and limitations under the License.\\n\\n\\n\\n/// @title MemoryInteractor.sol\\npragma solidity ^0.7.0;\\n\\nimport \\\"./ShadowAddresses.sol\\\";\\nimport \\\"./HTIF.sol\\\";\\nimport \\\"./CLINT.sol\\\";\\nimport \\\"./RiscVConstants.sol\\\";\\nimport \\\"@cartesi/util/contracts/BitsManipulationLibrary.sol\\\";\\n\\n/// @title MemoryInteractor\\n/// @author Felipe Argento\\n/// @notice Bridge between Memory Manager and Step\\n/// @dev Every read performed by mi.memoryRead or mi.write should be followed by an\\n/// @dev endianess swap from little endian to big endian. This is the case because\\n/// @dev EVM is big endian but RiscV is little endian.\\n/// @dev Reference: riscv-spec-v2.2.pdf - Preface to Version 2.0\\n/// @dev Reference: Ethereum yellowpaper - Version 69351d5\\n/// @dev    Appendix H. Virtual Machine Specification\\ncontract MemoryInteractor {\\n\\n    uint256 rwIndex; // read write index\\n    uint64[] rwPositions; // read write positions\\n    bytes8[] rwValues; // read write values\\n    bool[] isRead; // true if access is read, false if its write\\n\\n    function initializeMemory(\\n        uint64[] memory _rwPositions,\\n        bytes8[] memory _rwValues,\\n        bool[] memory _isRead\\n    ) virtual public\\n    {\\n        require(_rwPositions.length == _rwValues.length, \\\"Read/write arrays are not the same size\\\");\\n        require(_rwPositions.length == _isRead.length, \\\"Read/write arrays are not the same size\\\");\\n        rwIndex = 0;\\n        rwPositions = _rwPositions;\\n        rwValues = _rwValues;\\n        isRead = _isRead;\\n    }\\n\\n    function getRWIndex() public view returns (uint256) {\\n        return rwIndex;\\n    }\\n    // Reads\\n    function readX(uint64 registerIndex) public returns (uint64) {\\n        return memoryRead(registerIndex * 8);\\n    }\\n\\n    function readClintMtimecmp() public returns (uint64) {\\n        return memoryRead(CLINT.getClintMtimecmp());\\n    }\\n\\n    function readHtifFromhost() public returns (uint64) {\\n        return memoryRead(HTIF.getHtifFromHostAddr());\\n    }\\n\\n    function readHtifTohost() public returns (uint64) {\\n        return memoryRead(HTIF.getHtifToHostAddr());\\n    }\\n\\n    function readHtifIYield() public returns (uint64) {\\n        return memoryRead(HTIF.getHtifIYieldAddr());\\n    }\\n\\n    function readMie() public returns (uint64) {\\n        return memoryRead(ShadowAddresses.getMie());\\n    }\\n\\n    function readMcause() public returns (uint64) {\\n        return memoryRead(ShadowAddresses.getMcause());\\n    }\\n\\n    function readMinstret() public returns (uint64) {\\n        return memoryRead(ShadowAddresses.getMinstret());\\n    }\\n\\n    function readMcycle() public returns (uint64) {\\n        return memoryRead(ShadowAddresses.getMcycle());\\n    }\\n\\n    function readMcounteren() public returns (uint64) {\\n        return memoryRead(ShadowAddresses.getMcounteren());\\n    }\\n\\n    function readMepc() public returns (uint64) {\\n        return memoryRead(ShadowAddresses.getMepc());\\n    }\\n\\n    function readMip() public returns (uint64) {\\n        return memoryRead(ShadowAddresses.getMip());\\n    }\\n\\n    function readMtval() public returns (uint64) {\\n        return memoryRead(ShadowAddresses.getMtval());\\n    }\\n\\n    function readMvendorid() public returns (uint64) {\\n        return memoryRead(ShadowAddresses.getMvendorid());\\n    }\\n\\n    function readMarchid() public returns (uint64) {\\n        return memoryRead(ShadowAddresses.getMarchid());\\n    }\\n\\n    function readMimpid() public returns (uint64) {\\n        return memoryRead(ShadowAddresses.getMimpid());\\n    }\\n\\n    function readMscratch() public returns (uint64) {\\n        return memoryRead(ShadowAddresses.getMscratch());\\n    }\\n\\n    function readSatp() public returns (uint64) {\\n        return memoryRead(ShadowAddresses.getSatp());\\n    }\\n\\n    function readScause() public returns (uint64) {\\n        return memoryRead(ShadowAddresses.getScause());\\n    }\\n\\n    function readSepc() public returns (uint64) {\\n        return memoryRead(ShadowAddresses.getSepc());\\n    }\\n\\n    function readScounteren() public returns (uint64) {\\n        return memoryRead(ShadowAddresses.getScounteren());\\n    }\\n\\n    function readStval() public returns (uint64) {\\n        return memoryRead(ShadowAddresses.getStval());\\n    }\\n\\n    function readMideleg() public returns (uint64) {\\n        return memoryRead(ShadowAddresses.getMideleg());\\n    }\\n\\n    function readMedeleg() public returns (uint64) {\\n        return memoryRead(ShadowAddresses.getMedeleg());\\n    }\\n\\n    function readMtvec() public returns (uint64) {\\n        return memoryRead(ShadowAddresses.getMtvec());\\n    }\\n\\n    function readIlrsc() public returns (uint64) {\\n        return memoryRead(ShadowAddresses.getIlrsc());\\n    }\\n\\n    function readPc() public returns (uint64) {\\n        return memoryRead(ShadowAddresses.getPc());\\n    }\\n\\n    function readSscratch() public returns (uint64) {\\n        return memoryRead(ShadowAddresses.getSscratch());\\n    }\\n\\n    function readStvec() public returns (uint64) {\\n        return memoryRead(ShadowAddresses.getStvec());\\n    }\\n\\n    function readMstatus() public returns (uint64) {\\n        return memoryRead(ShadowAddresses.getMstatus());\\n    }\\n\\n    function readMisa() public returns (uint64) {\\n        return memoryRead(ShadowAddresses.getMisa());\\n    }\\n\\n    function readIflags() public returns (uint64) {\\n        return memoryRead(ShadowAddresses.getIflags());\\n    }\\n\\n    function readIflagsPrv() public returns (uint64) {\\n        return (memoryRead(ShadowAddresses.getIflags()) & RiscVConstants.getIflagsPrvMask()) >> RiscVConstants.getIflagsPrvShift();\\n    }\\n\\n    function readIflagsH() public returns (uint64) {\\n        return (memoryRead(ShadowAddresses.getIflags()) & RiscVConstants.getIflagsHMask()) >> RiscVConstants.getIflagsHShift();\\n    }\\n\\n    function readIflagsY() public returns (uint64) {\\n        return (memoryRead(ShadowAddresses.getIflags()) & RiscVConstants.getIflagsYMask()) >> RiscVConstants.getIflagsYShift();\\n    }\\n\\n    function readIflagsX() public returns (uint64) {\\n        return (memoryRead(ShadowAddresses.getIflags()) & RiscVConstants.getIflagsXMask()) >> RiscVConstants.getIflagsXShift();\\n    }\\n\\n    function readMemory(uint64 paddr, uint64 wordSize) public returns (uint64) {\\n        // get relative address from unaligned paddr\\n        uint64 closestStartAddr = paddr & uint64(~7);\\n        uint64 relAddr = paddr - closestStartAddr;\\n\\n        // value just like its on MM, without endianess swap\\n        uint64 val = pureMemoryRead(closestStartAddr);\\n\\n        // mask to clean a piece of the value that was on memory\\n        uint64 valueMask = BitsManipulationLibrary.uint64SwapEndian(((uint64(2) ** wordSize) - 1) << relAddr*8);\\n        val = BitsManipulationLibrary.uint64SwapEndian(val & valueMask) >> relAddr*8;\\n        return val;\\n    }\\n\\n    // Sets\\n    function setPriv(uint64 newPriv) public {\\n        writeIflagsPrv(newPriv);\\n        writeIlrsc(uint64(-1)); // invalidate reserved address\\n    }\\n\\n    function setMip(uint64 mask) public {\\n        uint64 mip = readMip();\\n        mip |= mask;\\n        writeMip(mip);\\n    }\\n\\n    function resetMip(uint64 mask) public {\\n        uint64 mip = readMip();\\n        mip &= ~mask;\\n        writeMip(mip);\\n    }\\n\\n    // Writes\\n    function writeMie(uint64 value) public {\\n        memoryWrite(ShadowAddresses.getMie(), value);\\n    }\\n\\n    function writeStvec(uint64 value) public {\\n        memoryWrite(ShadowAddresses.getStvec(), value);\\n    }\\n\\n    function writeSscratch(uint64 value) public {\\n        memoryWrite(ShadowAddresses.getSscratch(), value);\\n    }\\n\\n    function writeMip(uint64 value) public {\\n        memoryWrite(ShadowAddresses.getMip(), value);\\n    }\\n\\n    function writeSatp(uint64 value) public {\\n        memoryWrite(ShadowAddresses.getSatp(), value);\\n    }\\n\\n    function writeMedeleg(uint64 value) public {\\n        memoryWrite(ShadowAddresses.getMedeleg(), value);\\n    }\\n\\n    function writeMideleg(uint64 value) public {\\n        memoryWrite(ShadowAddresses.getMideleg(), value);\\n    }\\n\\n    function writeMtvec(uint64 value) public {\\n        memoryWrite(ShadowAddresses.getMtvec(), value);\\n    }\\n\\n    function writeMcounteren(uint64 value) public {\\n        memoryWrite(ShadowAddresses.getMcounteren(), value);\\n    }\\n\\n    function writeMcycle(uint64 value) public {\\n        memoryWrite(ShadowAddresses.getMcycle(), value);\\n    }\\n\\n    function writeMinstret(uint64 value) public {\\n        memoryWrite(ShadowAddresses.getMinstret(), value);\\n    }\\n\\n    function writeMscratch(uint64 value) public {\\n        memoryWrite(ShadowAddresses.getMscratch(), value);\\n    }\\n\\n    function writeScounteren(uint64 value) public {\\n        memoryWrite(ShadowAddresses.getScounteren(), value);\\n    }\\n\\n    function writeScause(uint64 value) public {\\n        memoryWrite(ShadowAddresses.getScause(), value);\\n    }\\n\\n    function writeSepc(uint64 value) public {\\n        memoryWrite(ShadowAddresses.getSepc(), value);\\n    }\\n\\n    function writeStval(uint64 value) public {\\n        memoryWrite(ShadowAddresses.getStval(), value);\\n    }\\n\\n    function writeMstatus(uint64 value) public {\\n        memoryWrite(ShadowAddresses.getMstatus(), value);\\n    }\\n\\n    function writeMcause(uint64 value) public {\\n        memoryWrite(ShadowAddresses.getMcause(), value);\\n    }\\n\\n    function writeMepc(uint64 value) public {\\n        memoryWrite(ShadowAddresses.getMepc(), value);\\n    }\\n\\n    function writeMtval(uint64 value) public {\\n        memoryWrite(ShadowAddresses.getMtval(), value);\\n    }\\n\\n    function writePc(uint64 value) public {\\n        memoryWrite(ShadowAddresses.getPc(), value);\\n    }\\n\\n    function writeIlrsc(uint64 value) public {\\n        memoryWrite(ShadowAddresses.getIlrsc(), value);\\n    }\\n\\n    function writeClintMtimecmp(uint64 value) public {\\n        memoryWrite(CLINT.getClintMtimecmp(), value);\\n    }\\n\\n    function writeHtifFromhost(uint64 value) public {\\n        memoryWrite(HTIF.getHtifFromHostAddr(), value);\\n    }\\n\\n    function writeHtifTohost(uint64 value) public {\\n        memoryWrite(HTIF.getHtifToHostAddr(), value);\\n    }\\n\\n    function setIflagsH(bool halt) public {\\n        uint64 iflags = readIflags();\\n\\n        if (halt) {\\n            iflags = (iflags | RiscVConstants.getIflagsHMask());\\n        } else {\\n            iflags = (iflags & ~RiscVConstants.getIflagsHMask());\\n        }\\n\\n        memoryWrite(ShadowAddresses.getIflags(), iflags);\\n    }\\n\\n    function setIflagsY(bool isManualYield) public {\\n        uint64 iflags = readIflags();\\n\\n        if (isManualYield) {\\n            iflags = (iflags | RiscVConstants.getIflagsYMask());\\n        } else {\\n            iflags = (iflags & ~RiscVConstants.getIflagsYMask());\\n        }\\n\\n        memoryWrite(ShadowAddresses.getIflags(), iflags);\\n    }\\n\\n    function setIflagsX(bool isAutomaticYield) public {\\n        uint64 iflags = readIflags();\\n\\n        if (isAutomaticYield) {\\n            iflags = (iflags | RiscVConstants.getIflagsXMask());\\n        } else {\\n            iflags = (iflags & ~RiscVConstants.getIflagsXMask());\\n        }\\n\\n        memoryWrite(ShadowAddresses.getIflags(), iflags);\\n    }\\n\\n    function writeIflagsPrv(uint64 newPriv) public {\\n        uint64 iflags = readIflags();\\n\\n        // Clears bits 3 and 2 of iflags and use or to set new value\\n        iflags = (iflags & (~RiscVConstants.getIflagsPrvMask())) | (newPriv << RiscVConstants.getIflagsPrvShift());\\n\\n        memoryWrite(ShadowAddresses.getIflags(), iflags);\\n    }\\n\\n    function writeMemory(\\n        uint64 paddr,\\n        uint64 value,\\n        uint64 wordSize\\n    ) public\\n    {\\n        uint64 numberOfBytes = wordSize / 8;\\n\\n        if (numberOfBytes == 8) {\\n            memoryWrite(paddr, value);\\n        } else {\\n            // get relative address from unaligned paddr\\n            uint64 closestStartAddr = paddr & uint64(~7);\\n            uint64 relAddr = paddr - closestStartAddr;\\n\\n            // oldvalue just like its on MM, without endianess swap\\n            uint64 oldVal = pureMemoryRead(closestStartAddr);\\n\\n            // Mask to clean a piece of the value that was on memory\\n            uint64 valueMask = BitsManipulationLibrary.uint64SwapEndian(((uint64(2) ** wordSize) - 1) << relAddr*8);\\n\\n            // value is big endian, need to swap before further operation\\n            uint64 valueSwap = BitsManipulationLibrary.uint64SwapEndian(value & ((uint64(2) ** wordSize) - 1));\\n\\n            uint64 newvalue = ((oldVal & ~valueMask) | (valueSwap >> relAddr*8));\\n\\n            newvalue = BitsManipulationLibrary.uint64SwapEndian(newvalue);\\n            memoryWrite(closestStartAddr, newvalue);\\n        }\\n    }\\n\\n    function writeX(uint64 registerindex, uint64 value) public {\\n        memoryWrite(registerindex * 8, value);\\n    }\\n\\n    // Internal functions\\n    function memoryRead(uint64 _readAddress) public returns (uint64) {\\n        return BitsManipulationLibrary.uint64SwapEndian(\\n            uint64(memoryAccessManager(_readAddress, true))\\n        );\\n    }\\n\\n    function memoryWrite(uint64 _writeAddress, uint64 _value) virtual public {\\n        bytes8 bytesvalue = bytes8(BitsManipulationLibrary.uint64SwapEndian(_value));\\n        require(memoryAccessManager(_writeAddress, false) == bytesvalue, \\\"Written value does not match\\\");\\n    }\\n\\n    // Memory Write without endianess swap\\n    function pureMemoryWrite(uint64 _writeAddress, uint64 _value) virtual internal {\\n        require(\\n            memoryAccessManager(_writeAddress, false) == bytes8(_value),\\n            \\\"Written value does not match\\\"\\n        );\\n    }\\n\\n    // Memory Read without endianess swap\\n    function pureMemoryRead(uint64 _readAddress) internal returns (uint64) {\\n        return uint64(memoryAccessManager(_readAddress, true));\\n    }\\n\\n   // Private functions\\n\\n    // takes care of read/write access\\n    function memoryAccessManager(uint64 _address, bool _accessIsRead) internal virtual returns (bytes8) {\\n        require(isRead[rwIndex] == _accessIsRead, \\\"Access was not the correct type\\\");\\n\\n        uint64 position = rwPositions[rwIndex];\\n        bytes8 value = rwValues[rwIndex];\\n        rwIndex++;\\n\\n        require((position & 7) == 0, \\\"Position is not aligned\\\");\\n        require(position == _address, \\\"Position and read address do not match\\\");\\n\\n        return value;\\n    }\\n}\\n\\n\",\"keccak256\":\"0x9e466150265fbad34ff88e9425c62452c13fafccbdf9a65dcda0a31db0cd21d4\",\"license\":\"Apache-2.0\"},\"contracts/PMA.sol\":{\"content\":\"// Copyright 2019 Cartesi Pte. Ltd.\\n\\n// SPDX-License-Identifier: Apache-2.0\\n// Licensed under the Apache License, Version 2.0 (the \\\"License\\\"); you may not use\\n// this file except in compliance with the License. You may obtain a copy of the\\n// License at http://www.apache.org/licenses/LICENSE-2.0\\n\\n// Unless required by applicable law or agreed to in writing, software distributed\\n// under the License is distributed on an \\\"AS IS\\\" BASIS, WITHOUT WARRANTIES OR\\n// CONDITIONS OF ANY KIND, either express or implied. See the License for the\\n// specific language governing permissions and limitations under the License.\\n\\n\\n\\npragma solidity ^0.7.0;\\n\\nimport \\\"./MemoryInteractor.sol\\\";\\n\\n/// @title PMA\\n/// @author Felipe Argento\\n/// @notice Implements PMA behaviour\\nlibrary PMA {\\n\\n    uint64 constant MEMORY_ID = 0; //< DID for memory\\n    uint64 constant SHADOW_ID = 1; //< DID for shadow device\\n    uint64 constant DRIVE_ID = 2;  //< DID for drive device\\n    uint64 constant CLINT_ID = 3;  //< DID for CLINT device\\n    uint64 constant HTIF_ID = 4;   //< DID for HTIF device\\n\\n    /// @notice Finds PMA that contains target physical address.\\n    /// @param mi Memory Interactor with which Step function is interacting.\\n    //  contains the logs for this Step execution.\\n    /// @param paddr Target physical address.\\n    /// @return start of pma if found. If not, returns (0)\\n    function findPmaEntry(MemoryInteractor mi, uint64 paddr) public returns (uint64) {\\n        // Hard coded ram address starts at 0x800\\n        // In total there are 32 PMAs from processor shadow to Flash disk 7.\\n        // PMA 0 - describes RAM and is hardcoded to address 0x800\\n        // PMA 16 - 23 describe flash devices 0-7\\n        // RAM start field is hardcoded to 0x800\\n        // Reference: The Core of Cartesi, v1.02 - Table 3.\\n        uint64 pmaAddress = 0x800;\\n        uint64 lastPma = 62; // 0 - 31 * 2 words\\n\\n        for (uint64 i = 0; i <= lastPma; i += 2) {\\n            uint64 startWord = mi.memoryRead(pmaAddress + (i * 8));\\n\\n            uint64 lengthWord = mi.memoryRead(pmaAddress + ((i * 8 + 8)));\\n\\n            uint64 pmaStart = pmaGetStart(startWord);\\n            uint64 pmaLength = pmaGetLength(lengthWord);\\n\\n            // TO-DO: fix overflow possibility\\n            if (paddr >= pmaStart && paddr <= (pmaStart + pmaLength)) {\\n                return startWord;\\n            }\\n\\n            if (pmaLength == 0) {\\n                break;\\n            }\\n        }\\n\\n        return 0;\\n    }\\n\\n    // M bit defines if the range is memory\\n    // The flag is pmaEntry start's word first bit\\n    // Reference: The Core of Cartesi, v1.02 - figure 2.\\n    function pmaGetIstartM(uint64 start) public pure returns (bool) {\\n        return start & 1 == 1;\\n    }\\n\\n    // X bit defines if the range is executable\\n    // The flag is pmaEntry start's word on position 5.\\n    // Reference: The Core of Cartesi, v1.02 - figure 2.\\n    function pmaGetIstartX(uint64 start) public pure returns (bool) {\\n        return (start >> 5) & 1 == 1;\\n    }\\n\\n    // E bit defines if the range is excluded\\n    // The flag is pmaEntry start's word third bit\\n    // Reference: The Core of Cartesi, v1.02 - figure 2.\\n    function pmaGetIstartE(uint64 start) public pure returns (bool) {\\n        return (start >> 2) & 1 == 1;\\n    }\\n\\n    // W bit defines write permission\\n    // The flag is pmaEntry start's word bit on position 4\\n    // Reference: The Core of Cartesi, v1.02 - figure 2.\\n    function pmaGetIstartW(uint64 start) public pure returns (bool) {\\n        return (start >> 4) & 1 == 1;\\n    }\\n\\n    // R bit defines read permission\\n    // The flag is pmaEntry start's word bit on position 3\\n    // Reference: The Core of Cartesi, v1.02 - figure 2.\\n    function pmaGetIstartR(uint64 start) public pure returns (bool) {\\n        return (start >> 3) & 1 == 1;\\n    }\\n\\n    function pmaIsCLINT(uint64 startWord) public pure returns (bool) {\\n        return pmaGetDID(startWord) == CLINT_ID;\\n    }\\n\\n    function pmaIsHTIF(uint64 startWord) public pure returns (bool) {\\n        return pmaGetDID(startWord) == HTIF_ID;\\n    }\\n\\n    // Both pmaStart and pmaLength have to be aligned to a 4KiB boundary.\\n    // So this leaves the lowest 12 bits for attributes. To find out the actual\\n    // start and length of the PMAs it is necessary to clean those attribute bits\\n    // Reference: The Core of Cartesi, v1.02 - Figure 2 - Page 5.\\n    function pmaGetStart(uint64 startWord) internal pure returns (uint64) {\\n        return startWord & 0xfffffffffffff000;\\n    }\\n\\n    function pmaGetLength(uint64 lengthWord) internal pure returns (uint64) {\\n        return lengthWord & 0xfffffffffffff000;\\n    }\\n\\n    // DID is encoded on bytes 8 - 11 of pma's start word.\\n    // It defines the devices id.\\n    // 0 for memory ranges\\n    // 1 for shadows\\n    // 1 for drive\\n    // 3 for CLINT\\n    // 4 for HTIF\\n    // Reference: The Core of Cartesi, v1.02 - Figure 2 - Page 5.\\n    function pmaGetDID(uint64 startWord) internal pure returns (uint64) {\\n        return (startWord >> 8) & 0x0F;\\n    }\\n\\n}\\n\",\"keccak256\":\"0xd04a7d5e93d2a15458aee4c8851a876e51f56f23c5e3ae25e9aef93a61f36e33\",\"license\":\"Apache-2.0\"},\"contracts/RealTimeClock.sol\":{\"content\":\"// Copyright 2019 Cartesi Pte. Ltd.\\n\\n// SPDX-License-Identifier: Apache-2.0\\n// Licensed under the Apache License, Version 2.0 (the \\\"License\\\"); you may not use\\n// this file except in compliance with the License. You may obtain a copy of the\\n// License at http://www.apache.org/licenses/LICENSE-2.0\\n\\n// Unless required by applicable law or agreed to in writing, software distributed\\n// under the License is distributed on an \\\"AS IS\\\" BASIS, WITHOUT WARRANTIES OR\\n// CONDITIONS OF ANY KIND, either express or implied. See the License for the\\n// specific language governing permissions and limitations under the License.\\n\\n\\n\\n/// @title RealTimeClock\\npragma solidity ^0.7.0;\\n\\n/// @title RealTimeClock\\n/// @author Felipe Argento\\n/// @notice Real Time clock simulator\\nlibrary RealTimeClock {\\n    uint64 constant RTC_FREQ_DIV = 100;\\n    \\n    /// @notice Converts from cycle count to time count\\n    /// @param cycle Cycle count\\n    /// @return Time count\\n    function rtcCycleToTime(uint64 cycle) public pure returns (uint64) {\\n        return cycle / RTC_FREQ_DIV;\\n    }\\n\\n    /// @notice Converts from time count to cycle count\\n    /// @param  time Time count\\n    /// @return Cycle count\\n    function rtcTimeToCycle(uint64 time) public pure returns (uint64) {\\n        return time * RTC_FREQ_DIV;\\n    }\\n\\n    /// @notice Returns whether the cycle is a RTC tick\\n    /// @param cycle Cycle count\\n    function rtcIsTick(uint64 cycle) public pure returns (bool) {\\n        return (cycle % RTC_FREQ_DIV) == 0;\\n    }\\n}\\n\",\"keccak256\":\"0x0513dabae4453feab3a4009eef3ddc7ba4719ac6577140c156c7afc0520acf27\",\"license\":\"Apache-2.0\"},\"contracts/RiscVConstants.sol\":{\"content\":\"// Copyright 2019 Cartesi Pte. Ltd.\\n\\n// SPDX-License-Identifier: Apache-2.0\\n// Licensed under the Apache License, Version 2.0 (the \\\"License\\\"); you may not use\\n// this file except in compliance with the License. You may obtain a copy of the\\n// License at http://www.apache.org/licenses/LICENSE-2.0\\n\\n// Unless required by applicable law or agreed to in writing, software distributed\\n// under the License is distributed on an \\\"AS IS\\\" BASIS, WITHOUT WARRANTIES OR\\n// CONDITIONS OF ANY KIND, either express or implied. See the License for the\\n// specific language governing permissions and limitations under the License.\\n\\n\\n\\npragma solidity ^0.7.0;\\n\\n/// @title RiscVConstants\\n/// @author Felipe Argento\\n/// @notice Defines getters for important constants\\nlibrary RiscVConstants {\\n    //iflags shifts\\n    function getIflagsHShift()  public pure returns(uint64) {return 0;}\\n    function getIflagsYShift()  public pure returns(uint64) {return 1;}\\n    function getIflagsXShift()  public pure returns(uint64) {return 2;}\\n    function getIflagsPrvShift()  public pure returns(uint64) {return 3;}\\n\\n    //iflags masks\\n    function getIflagsHMask()  public pure returns(uint64) {return uint64(1) << getIflagsHShift();}\\n    function getIflagsYMask()  public pure returns(uint64) {return uint64(1) << getIflagsYShift();}\\n    function getIflagsXMask()  public pure returns(uint64) {return uint64(1) << getIflagsXShift();}\\n    function getIflagsPrvMask()  public pure returns(uint64) {return uint64(3) << getIflagsPrvShift();}\\n\\n    //general purpose\\n    function getXlen() public pure returns(uint64) {return 64;}\\n    function getMxl()  public pure returns(uint64) {return 2;}\\n\\n    //privilege levels\\n    function getPrvU() public pure returns(uint64) {return 0;}\\n    function getPrvS() public pure returns(uint64) {return 1;}\\n    function getPrvH() public pure returns(uint64) {return 2;}\\n    function getPrvM() public pure returns(uint64) {return 3;}\\n\\n    //mstatus shifts\\n    function getMstatusUieShift()  public pure returns(uint64) {return 0;}\\n    function getMstatusSieShift()  public pure returns(uint64) {return 1;}\\n    function getMstatusHieShift()  public pure returns(uint64) {return 2;}\\n    function getMstatusMieShift()  public pure returns(uint64) {return 3;}\\n    function getMstatusUpieShift() public pure returns(uint64) {return 4;}\\n    function getMstatusSpieShift() public pure returns(uint64) {return 5;}\\n    function getMstatusMpieShift() public pure returns(uint64) {return 7;}\\n    function getMstatusSppShift()  public pure returns(uint64) {return 8;}\\n    function getMstatusMppShift()  public pure returns(uint64) {return 11;}\\n    function getMstatusFsShift()   public pure returns(uint64) {return 13;}\\n\\n    function getMstatusXsShift()   public pure returns(uint64) {return 15;}\\n    function getMstatusMprvShift() public pure returns(uint64) {return 17;}\\n    function getMstatusSumShift()  public pure returns(uint64) {return 18;}\\n    function getMstatusMxrShift()  public pure returns(uint64) {return 19;}\\n    function getMstatusTvmShift()  public pure returns(uint64) {return 20;}\\n    function getMstatusTwShift()   public pure returns(uint64) {return 21;}\\n    function getMstatusTsrShift()  public pure returns(uint64) {return 22;}\\n\\n\\n    function getMstatusUxlShift()  public pure returns(uint64) {return 32;}\\n    function getMstatusSxlShift()  public pure returns(uint64) {return 34;}\\n\\n    function getMstatusSdShift()   public pure returns(uint64) {return getXlen() - 1;}\\n\\n    //mstatus masks\\n    function getMstatusUieMask()  public pure returns(uint64) {return (uint64(1) << getMstatusUieShift());}\\n    function getMstatusSieMask()  public pure returns(uint64) {return uint64(1) << getMstatusSieShift();}\\n    function getMstatusMieMask()  public pure returns(uint64) {return uint64(1) << getMstatusMieShift();}\\n    function getMstatusUpieMask() public pure returns(uint64) {return uint64(1) << getMstatusUpieShift();}\\n    function getMstatusSpieMask() public pure returns(uint64) {return uint64(1) << getMstatusSpieShift();}\\n    function getMstatusMpieMask() public pure returns(uint64) {return uint64(1) << getMstatusMpieShift();}\\n    function getMstatusSppMask()  public pure returns(uint64) {return uint64(1) << getMstatusSppShift();}\\n    function getMstatusMppMask()  public pure returns(uint64) {return uint64(3) << getMstatusMppShift();}\\n    function getMstatusFsMask()   public pure returns(uint64) {return uint64(3) << getMstatusFsShift();}\\n    function getMstatusXsMask()   public pure returns(uint64) {return uint64(3) << getMstatusXsShift();}\\n    function getMstatusMprvMask() public pure returns(uint64) {return uint64(1) << getMstatusMprvShift();}\\n    function getMstatusSumMask()  public pure returns(uint64) {return uint64(1) << getMstatusSumShift();}\\n    function getMstatusMxrMask()  public pure returns(uint64) {return uint64(1) << getMstatusMxrShift();}\\n    function getMstatusTvmMask()  public pure returns(uint64) {return uint64(1) << getMstatusTvmShift();}\\n    function getMstatusTwMask()   public pure returns(uint64) {return uint64(1) << getMstatusTwShift();}\\n    function getMstatusTsrMask()  public pure returns(uint64) {return uint64(1) << getMstatusTsrShift();}\\n\\n    function getMstatusUxlMask()  public pure returns(uint64) {return uint64(3) << getMstatusUxlShift();}\\n    function getMstatusSxlMask()  public pure returns(uint64) {return uint64(3) << getMstatusSxlShift();}\\n    function getMstatusSdMask()   public pure returns(uint64) {return uint64(1) << getMstatusSdShift();}\\n\\n    // mstatus read/writes\\n    function getMstatusWMask() public pure returns(uint64) {\\n        return (\\n            getMstatusUieMask()  |\\n            getMstatusSieMask()  |\\n            getMstatusMieMask()  |\\n            getMstatusUpieMask() |\\n            getMstatusSpieMask() |\\n            getMstatusMpieMask() |\\n            getMstatusSppMask()  |\\n            getMstatusMppMask()  |\\n            getMstatusFsMask()   |\\n            getMstatusMprvMask() |\\n            getMstatusSumMask()  |\\n            getMstatusMxrMask()  |\\n            getMstatusTvmMask()  |\\n            getMstatusTwMask()   |\\n            getMstatusTsrMask()\\n        );\\n    }\\n\\n    function getMstatusRMask() public pure returns(uint64) {\\n        return (\\n            getMstatusUieMask()  |\\n            getMstatusSieMask()  |\\n            getMstatusMieMask()  |\\n            getMstatusUpieMask() |\\n            getMstatusSpieMask() |\\n            getMstatusMpieMask() |\\n            getMstatusSppMask()  |\\n            getMstatusMppMask()  |\\n            getMstatusFsMask()   |\\n            getMstatusMprvMask() |\\n            getMstatusSumMask()  |\\n            getMstatusMxrMask()  |\\n            getMstatusTvmMask()  |\\n            getMstatusTwMask()   |\\n            getMstatusTsrMask()  |\\n            getMstatusUxlMask()  |\\n            getMstatusSxlMask()  |\\n            getMstatusSdMask()\\n        );\\n    }\\n\\n    // sstatus read/writes\\n    function getSstatusWMask() public pure returns(uint64) {\\n        return (\\n            getMstatusUieMask()  |\\n            getMstatusSieMask()  |\\n            getMstatusUpieMask() |\\n            getMstatusSpieMask() |\\n            getMstatusSppMask()  |\\n            getMstatusFsMask()   |\\n            getMstatusSumMask()  |\\n            getMstatusMxrMask()\\n        );\\n    }\\n\\n    function getSstatusRMask() public pure returns(uint64) {\\n        return (\\n            getMstatusUieMask()  |\\n            getMstatusSieMask()  |\\n            getMstatusUpieMask() |\\n            getMstatusSpieMask() |\\n            getMstatusSppMask()  |\\n            getMstatusFsMask()   |\\n            getMstatusSumMask()  |\\n            getMstatusMxrMask()  |\\n            getMstatusUxlMask()  |\\n            getMstatusSdMask()\\n        );\\n    }\\n\\n    // mcause for exceptions\\n    function getMcauseInsnAddressMisaligned() public pure returns(uint64) {return 0x0;} ///< instruction address misaligned\\n    function getMcauseInsnAccessFault() public pure returns(uint64) {return 0x1;} ///< instruction access fault\\n    function getMcauseIllegalInsn() public pure returns(uint64) {return 0x2;} ///< illegal instruction\\n    function getMcauseBreakpoint() public pure returns(uint64) {return 0x3;} ///< breakpoint\\n    function getMcauseLoadAddressMisaligned() public pure returns(uint64) {return 0x4;} ///< load address misaligned\\n    function getMcauseLoadAccessFault() public pure returns(uint64) {return 0x5;} ///< load access fault\\n    function getMcauseStoreAmoAddressMisaligned() public pure returns(uint64) {return 0x6;} ///< store/amo address misaligned\\n    function getMcauseStoreAmoAccessFault() public pure returns(uint64) {return 0x7;} ///< store/amo access fault\\n    ///< environment call (+0: from u-mode, +1: from s-mode, +3: from m-mode)\\n    function getMcauseEcallBase() public pure returns(uint64) { return 0x8;}\\n    function getMcauseFetchPageFault() public pure returns(uint64) {return 0xc;} ///< instruction page fault\\n    function getMcauseLoadPageFault() public pure returns(uint64) {return 0xd;} ///< load page fault\\n    function getMcauseStoreAmoPageFault() public pure returns(uint64) {return 0xf;} ///< store/amo page fault\\n\\n    function getMcauseInterruptFlag() public pure returns(uint64) {return uint64(1) << (getXlen() - 1);} ///< interrupt flag\\n\\n    // mcounteren constants\\n    function getMcounterenCyShift() public pure returns(uint64) {return 0;}\\n    function getMcounterenTmShift() public pure returns(uint64) {return 1;}\\n    function getMcounterenIrShift() public pure returns(uint64) {return 2;}\\n\\n    function getMcounterenCyMask() public pure returns(uint64) {return uint64(1) << getMcounterenCyShift();}\\n    function getMcounterenTmMask() public pure returns(uint64) {return uint64(1) << getMcounterenTmShift();}\\n    function getMcounterenIrMask() public pure returns(uint64) {return uint64(1) << getMcounterenIrShift();}\\n\\n    function getMcounterenRwMask() public pure returns(uint64) {return getMcounterenCyMask() | getMcounterenTmMask() | getMcounterenIrMask();}\\n    function getScounterenRwMask() public pure returns(uint64) {return getMcounterenRwMask();}\\n\\n    //paging constants\\n    function getPgShift() public pure returns(uint64) {return 12;}\\n    function getPgMask()  public pure returns(uint64) {((uint64(1) << getPgShift()) - 1);}\\n\\n    function getPteVMask() public pure returns(uint64) {return (1 << 0);}\\n    function getPteUMask() public pure returns(uint64) {return (1 << 4);}\\n    function getPteAMask() public pure returns(uint64) {return (1 << 6);}\\n    function getPteDMask() public pure returns(uint64) {return (1 << 7);}\\n\\n    function getPteXwrReadShift() public pure returns(uint64) {return 0;}\\n    function getPteXwrWriteShift() public pure returns(uint64) {return 1;}\\n    function getPteXwrCodeShift() public pure returns(uint64) {return 2;}\\n\\n    // page masks\\n    function getPageNumberShift() public pure returns(uint64) {return 12;}\\n\\n    function getPageOffsetMask() public pure returns(uint64) {return ((uint64(1) << getPageNumberShift()) - 1);}\\n\\n    // mip shifts:\\n    function getMipUsipShift() public pure returns(uint64) {return 0;}\\n    function getMipSsipShift() public pure returns(uint64) {return 1;}\\n    function getMipMsipShift() public pure returns(uint64) {return 3;}\\n    function getMipUtipShift() public pure returns(uint64) {return 4;}\\n    function getMipStipShift() public pure returns(uint64) {return 5;}\\n    function getMipMtipShift() public pure returns(uint64) {return 7;}\\n    function getMipUeipShift() public pure returns(uint64) {return 8;}\\n    function getMipSeipShift() public pure returns(uint64) {return 9;}\\n    function getMipMeipShift() public pure returns(uint64) {return 11;}\\n\\n    function getMipUsipMask() public pure returns(uint64) {return uint64(1) << getMipUsipShift();}\\n    function getMipSsipMask() public pure returns(uint64) {return uint64(1) << getMipSsipShift();}\\n    function getMipMsipMask() public pure returns(uint64) {return uint64(1) << getMipMsipShift();}\\n    function getMipUtipMask() public pure returns(uint64) {return uint64(1) << getMipUtipShift();}\\n    function getMipStipMask() public pure returns(uint64) {return uint64(1) << getMipStipShift();}\\n    function getMipMtipMask() public pure returns(uint64) {return uint64(1) << getMipMtipShift();}\\n    function getMipUeipMask() public pure returns(uint64) {return uint64(1) << getMipUeipShift();}\\n    function getMipSeipMask() public pure returns(uint64) {return uint64(1) << getMipSeipShift();}\\n    function getMipMeipMask() public pure returns(uint64) {return uint64(1) << getMipMeipShift();}\\n}\\n\",\"keccak256\":\"0xbcb9348cf546206050eda0969c2fb2afb4208463d265dea15aaff26ba5dcc288\",\"license\":\"Apache-2.0\"},\"contracts/RiscVDecoder.sol\":{\"content\":\"// Copyright 2019 Cartesi Pte. Ltd.\\n\\n// SPDX-License-Identifier: Apache-2.0\\n// Licensed under the Apache License, Version 2.0 (the \\\"License\\\"); you may not use\\n// this file except in compliance with the License. You may obtain a copy of the\\n// License at http://www.apache.org/licenses/LICENSE-2.0\\n\\n// Unless required by applicable law or agreed to in writing, software distributed\\n// under the License is distributed on an \\\"AS IS\\\" BASIS, WITHOUT WARRANTIES OR\\n// CONDITIONS OF ANY KIND, either express or implied. See the License for the\\n// specific language governing permissions and limitations under the License.\\n\\n\\n\\n// @title RiscVDecoder\\npragma solidity ^0.7.0;\\n\\nimport \\\"@cartesi/util/contracts/BitsManipulationLibrary.sol\\\";\\n\\n/// @title RiscVDecoder\\n/// @author Felipe Argento\\n/// @notice Contract responsible for decoding the riscv's instructions\\n//      It applies different bitwise operations and masks to reach\\n//      specific positions and use that positions to identify the\\n//      correct function to be executed\\nlibrary RiscVDecoder {\\n    /// @notice Get the instruction's RD\\n    /// @param insn Instruction\\n    function insnRd(uint32 insn) public pure returns(uint32) {\\n        return (insn >> 7) & 0x1F;\\n    }\\n\\n    /// @notice Get the instruction's RS1\\n    /// @param insn Instruction\\n    function insnRs1(uint32 insn) public pure returns(uint32) {\\n        return (insn >> 15) & 0x1F;\\n    }\\n\\n    /// @notice Get the instruction's RS2\\n    /// @param insn Instruction\\n    function insnRs2(uint32 insn) public pure returns(uint32) {\\n        return (insn >> 20) & 0x1F;\\n    }\\n\\n    /// @notice Get the I-type instruction's immediate value\\n    /// @param insn Instruction\\n    function insnIImm(uint32 insn) public pure returns(int32) {\\n        return int32(insn) >> 20;\\n    }\\n\\n    /// @notice Get the I-type instruction's unsigned immediate value\\n    /// @param insn Instruction\\n    function insnIUimm(uint32 insn) public pure returns(uint32) {\\n        return insn >> 20;\\n    }\\n\\n    /// @notice Get the U-type instruction's immediate value\\n    /// @param insn Instruction\\n    function insnUImm(uint32 insn) public pure returns(int32) {\\n        return int32(insn & 0xfffff000);\\n    }\\n\\n    /// @notice Get the B-type instruction's immediate value\\n    /// @param insn Instruction\\n    function insnBImm(uint32 insn) public pure returns(int32) {\\n        int32 imm = int32(\\n            ((insn >> (31 - 12)) & (1 << 12)) |\\n            ((insn >> (25 - 5)) & 0x7e0) |\\n            ((insn >> (8 - 1)) & 0x1e) |\\n            ((insn << (11 - 7)) & (1 << 11))\\n        );\\n        return BitsManipulationLibrary.int32SignExtension(imm, 13);\\n    }\\n\\n    /// @notice Get the J-type instruction's immediate value\\n    /// @param insn Instruction\\n    function insnJImm(uint32 insn) public pure returns(int32) {\\n        int32 imm = int32(\\n            ((insn >> (31 - 20)) & (1 << 20)) |\\n            ((insn >> (21 - 1)) & 0x7fe) |\\n            ((insn >> (20 - 11)) & (1 << 11)) |\\n            (insn & 0xff000)\\n        );\\n        return BitsManipulationLibrary.int32SignExtension(imm, 21);\\n    }\\n\\n    /// @notice Get the S-type instruction's immediate value\\n    /// @param insn Instruction\\n    function insnSImm(uint32 insn) public pure returns(int32) {\\n        int32 imm = int32(((insn & 0xfe000000) >> (25 - 5)) | ((insn >> 7) & 0x1F));\\n        return BitsManipulationLibrary.int32SignExtension(imm, 12);\\n    }\\n\\n    /// @notice Get the instruction's opcode field\\n    /// @param insn Instruction\\n    function insnOpcode(uint32 insn) public pure returns (uint32) {\\n        return insn & 0x7F;\\n    }\\n\\n    /// @notice Get the instruction's funct3 field\\n    /// @param insn Instruction\\n    function insnFunct3(uint32 insn) public pure returns (uint32) {\\n        return (insn >> 12) & 0x07;\\n    }\\n\\n    /// @notice Get the concatenation of instruction's funct3 and funct7 fields\\n    /// @param insn Instruction\\n    function insnFunct3Funct7(uint32 insn) public pure returns (uint32) {\\n        return ((insn >> 5) & 0x380) | (insn >> 25);\\n    }\\n\\n    /// @notice Get the concatenation of instruction's funct3 and funct5 fields\\n    /// @param insn Instruction\\n    function insnFunct3Funct5(uint32 insn) public pure returns (uint32) {\\n        return ((insn >> 7) & 0xE0) | (insn >> 27);\\n    }\\n\\n    /// @notice Get the instruction's funct7 field\\n    /// @param insn Instruction\\n    function insnFunct7(uint32 insn) public pure returns (uint32) {\\n        return (insn >> 25) & 0x7F;\\n    }\\n\\n    /// @notice Get the instruction's funct6 field\\n    /// @param insn Instruction\\n    function insnFunct6(uint32 insn) public pure returns (uint32) {\\n        return (insn >> 26) & 0x3F;\\n    }\\n}\\n\",\"keccak256\":\"0xd908b1ffb6386732728562ea6cc57d5ffe71dc2134e8b0f79857882c8a3eac3c\",\"license\":\"Apache-2.0\"},\"contracts/RiscVInstructions/ArithmeticImmediateInstructions.sol\":{\"content\":\"// Copyright 2019 Cartesi Pte. Ltd.\\n\\n// SPDX-License-Identifier: Apache-2.0\\n// Licensed under the Apache License, Version 2.0 (the \\\"License\\\"); you may not use\\n// this file except in compliance with the License. You may obtain a copy of the\\n// License at http://www.apache.org/licenses/LICENSE-2.0\\n\\n// Unless required by applicable law or agreed to in writing, software distributed\\n// under the License is distributed on an \\\"AS IS\\\" BASIS, WITHOUT WARRANTIES OR\\n// CONDITIONS OF ANY KIND, either express or implied. See the License for the\\n// specific language governing permissions and limitations under the License.\\n\\n\\n\\n/// @title ArithmeticImmediateInstructions\\npragma solidity ^0.7.0;\\n\\nimport \\\"../MemoryInteractor.sol\\\";\\nimport \\\"../RiscVDecoder.sol\\\";\\nimport \\\"../RiscVConstants.sol\\\";\\n\\nlibrary ArithmeticImmediateInstructions {\\n\\n    function getRs1Imm(MemoryInteractor mi, uint32 insn) internal\\n    returns(uint64 rs1, int32 imm)\\n    {\\n        rs1 = mi.readX(RiscVDecoder.insnRs1(insn));\\n        imm = RiscVDecoder.insnIImm(insn);\\n    }\\n\\n    // ADDI adds the sign extended 12 bits immediate to rs1. Overflow is ignored.\\n    // Reference: riscv-spec-v2.2.pdf -  Page 13\\n    function executeADDI(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        (uint64 rs1, int32 imm) = getRs1Imm(mi, insn);\\n        int64 val = int64(rs1) + int64(imm);\\n        return uint64(val);\\n    }\\n\\n    // ADDIW adds the sign extended 12 bits immediate to rs1 and produces to correct\\n    // sign extension for 32 bits at rd. Overflow is ignored and the result is the\\n    // low 32 bits of the result sign extended to 64 bits.\\n    // Reference: riscv-spec-v2.2.pdf -  Page 30\\n    function executeADDIW(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        (uint64 rs1, int32 imm) = getRs1Imm(mi, insn);\\n        return uint64(int32(rs1) + imm);\\n    }\\n\\n    // SLLIW is analogous to SLLI but operate on 32 bit values.\\n    // The amount of shifts are enconded on the lower 5 bits of I-imm.\\n    // Reference: riscv-spec-v2.2.pdf - Section 4.2 -  Page 30\\n    function executeSLLIW(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        (uint64 rs1, int32 imm) = getRs1Imm(mi, insn);\\n        int32 rs1w = int32(rs1) << uint32(imm & 0x1F);\\n        return uint64(rs1w);\\n    }\\n\\n    // ORI performs logical Or bitwise operation on register rs1 and the sign-extended\\n    // 12 bit immediate. It places the result in rd.\\n    // Reference: riscv-spec-v2.2.pdf - Section 2.4 -  Page 14\\n    function executeORI(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        (uint64 rs1, int32 imm) = getRs1Imm(mi, insn);\\n        return rs1 | uint64(imm);\\n    }\\n\\n    // SLLI performs the logical left shift. The operand to be shifted is in rs1\\n    // and the amount of shifts are encoded on the lower 6 bits of I-imm.(RV64)\\n    // Reference: riscv-spec-v2.2.pdf - Section 2.4 -  Page 14\\n    function executeSLLI(MemoryInteractor mi, uint32 insn) public returns(uint64) {\\n        (uint64 rs1, int32 imm) = getRs1Imm(mi, insn);\\n        return rs1 << uint32(imm & 0x3F);\\n    }\\n\\n    // SLRI instructions is a logical shift right instruction. The variable to be\\n    // shift is in rs1 and the amount of shift operations is encoded in the lower\\n    // 6 bits of the I-immediate field.\\n    function executeSRLI(MemoryInteractor mi, uint32 insn) public returns(uint64) {\\n        // Get imm's lower 6 bits\\n        (uint64 rs1, int32 imm) = getRs1Imm(mi, insn);\\n        uint32 shiftAmount = uint32(imm & int32(RiscVConstants.getXlen() - 1));\\n\\n        return rs1 >> shiftAmount;\\n    }\\n\\n    // SRLIW instructions operates on a 32bit value and produce a signed results.\\n    // The variable to be shift is in rs1 and the amount of shift operations is\\n    // encoded in the lower 6 bits of the I-immediate field.\\n    function executeSRLIW(MemoryInteractor mi, uint32 insn) public returns(uint64) {\\n        // Get imm's lower 6 bits\\n        (uint64 rs1, int32 imm) = getRs1Imm(mi, insn);\\n        int32 rs1w = int32(uint32(rs1) >> uint32(imm & 0x1F));\\n        return uint64(rs1w);\\n    }\\n\\n    // SLTI - Set less than immediate. Places value 1 in rd if rs1 is less than\\n    // the signed extended imm when both are signed. Else 0 is written.\\n    // Reference: riscv-spec-v2.2.pdf - Section 2.4 -  Page 13.\\n    function executeSLTI(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        (uint64 rs1, int32 imm) = getRs1Imm(mi, insn);\\n        return (int64(rs1) < int64(imm))? 1 : 0;\\n    }\\n\\n    // SLTIU is analogous to SLLTI but treats imm as unsigned.\\n    // Reference: riscv-spec-v2.2.pdf - Section 2.4 -  Page 14\\n    function executeSLTIU(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        (uint64 rs1, int32 imm) = getRs1Imm(mi, insn);\\n        return (rs1 < uint64(imm))? 1 : 0;\\n    }\\n\\n    // SRAIW instructions operates on a 32bit value and produce a signed results.\\n    // The variable to be shift is in rs1 and the amount of shift operations is\\n    // encoded in the lower 6 bits of the I-immediate field.\\n    function executeSRAIW(MemoryInteractor mi, uint32 insn) public returns(uint64) {\\n        // Get imm's lower 6 bits\\n        (uint64 rs1, int32 imm) = getRs1Imm(mi, insn);\\n        int32 rs1w = int32(rs1) >> uint32(imm & 0x1F);\\n        return uint64(rs1w);\\n    }\\n\\n    // TO-DO: make sure that >> is now arithmetic shift and not logical shift\\n    // SRAI instruction is analogous to SRAIW but for RV64I\\n    function executeSRAI(MemoryInteractor mi, uint32 insn) public returns(uint64) {\\n        // Get imm's lower 6 bits\\n        (uint64 rs1, int32 imm) = getRs1Imm(mi, insn);\\n        return uint64(int64(rs1) >> uint256(int64(imm) & int64((RiscVConstants.getXlen() - 1))));\\n    }\\n\\n    // XORI instructions performs XOR operation on register rs1 and hhe sign extended\\n    // 12 bit immediate, placing result in rd.\\n    function executeXORI(MemoryInteractor mi, uint32 insn) public returns(uint64) {\\n        // Get imm's lower 6 bits\\n        (uint64 rs1, int32 imm) = getRs1Imm(mi, insn);\\n        return rs1 ^ uint64(imm);\\n    }\\n\\n    // ANDI instructions performs AND operation on register rs1 and hhe sign extended\\n    // 12 bit immediate, placing result in rd.\\n    function executeANDI(MemoryInteractor mi, uint32 insn) public returns(uint64) {\\n        // Get imm's lower 6 bits\\n        (uint64 rs1, int32 imm) = getRs1Imm(mi, insn);\\n        //return (rs1 & uint64(imm) != 0)? 1 : 0;\\n        return rs1 & uint64(imm);\\n    }\\n\\n    /// @notice Given a arithmetic immediate32 funct3 insn, finds the associated func.\\n    //  Uses binary search for performance.\\n    //  @param insn for arithmetic immediate32 funct3 field.\\n    function arithmeticImmediate32Funct3(MemoryInteractor mi, uint32 insn)\\n    public returns (uint64, bool)\\n    {\\n        uint32 funct3 = RiscVDecoder.insnFunct3(insn);\\n        if (funct3 == 0x0000) {\\n            /*funct3 == 0x0000*/\\n            //return \\\"ADDIW\\\";\\n            return (executeADDIW(mi, insn), true);\\n        } else if (funct3 == 0x0005) {\\n            /*funct3 == 0x0005*/\\n            return shiftRightImmediate32Group(mi, insn);\\n        } else if (funct3 == 0x0001) {\\n            /*funct3 == 0x0001*/\\n            //return \\\"SLLIW\\\";\\n            return (executeSLLIW(mi, insn), true);\\n        }\\n        return (0, false);\\n    }\\n\\n    /// @notice Given a arithmetic immediate funct3 insn, finds the func associated.\\n    //  Uses binary search for performance.\\n    //  @param insn for arithmetic immediate funct3 field.\\n    function arithmeticImmediateFunct3(MemoryInteractor mi, uint32 insn)\\n    public returns (uint64, bool)\\n    {\\n        uint32 funct3 = RiscVDecoder.insnFunct3(insn);\\n        if (funct3 < 0x0003) {\\n            if (funct3 == 0x0000) {\\n                /*funct3 == 0x0000*/\\n                return (executeADDI(mi, insn), true);\\n\\n            } else if (funct3 == 0x0002) {\\n                /*funct3 == 0x0002*/\\n                return (executeSLTI(mi, insn), true);\\n            } else if (funct3 == 0x0001) {\\n                // Imm[11:6] must be zero for it to be SLLI.\\n                // Reference: riscv-spec-v2.2.pdf - Section 2.4 -  Page 14\\n                if (( insn & (0x3F << 26)) != 0) {\\n                    return (0, false);\\n                }\\n                return (executeSLLI(mi, insn), true);\\n            }\\n        } else if (funct3 > 0x0003) {\\n            if (funct3 < 0x0006) {\\n                if (funct3 == 0x0004) {\\n                    /*funct3 == 0x0004*/\\n                    return (executeXORI(mi, insn), true);\\n                } else if (funct3 == 0x0005) {\\n                    /*funct3 == 0x0005*/\\n                    return shiftRightImmediateFunct6(mi, insn);\\n                }\\n            } else if (funct3 == 0x0007) {\\n                /*funct3 == 0x0007*/\\n                return (executeANDI(mi, insn), true);\\n            } else if (funct3 == 0x0006) {\\n                /*funct3 == 0x0006*/\\n                return (executeORI(mi, insn), true);\\n            }\\n        } else if (funct3 == 0x0003) {\\n            /*funct3 == 0x0003*/\\n            return (executeSLTIU(mi, insn), true);\\n        }\\n        return (0, false);\\n    }\\n\\n    /// @notice Given a right immediate funct6 insn, finds the func associated.\\n    //  Uses binary search for performance.\\n    //  @param insn for right immediate funct6 field.\\n    function shiftRightImmediateFunct6(MemoryInteractor mi, uint32 insn)\\n    public returns (uint64, bool)\\n    {\\n        uint32 funct6 = RiscVDecoder.insnFunct6(insn);\\n        if (funct6 == 0x0000) {\\n            /*funct6 == 0x0000*/\\n            return (executeSRLI(mi, insn), true);\\n        } else if (funct6 == 0x0010) {\\n            /*funct6 == 0x0010*/\\n            return (executeSRAI(mi, insn), true);\\n        }\\n        //return \\\"illegal insn\\\";\\n        return (0, false);\\n    }\\n\\n    /// @notice Given a shift right immediate32 funct3 insn, finds the associated func.\\n    //  Uses binary search for performance.\\n    //  @param insn for shift right immediate32 funct3 field.\\n    function shiftRightImmediate32Group(MemoryInteractor mi, uint32 insn)\\n    public returns (uint64, bool)\\n    {\\n        uint32 funct7 = RiscVDecoder.insnFunct7(insn);\\n\\n        if (funct7 == 0x0000) {\\n            /*funct7 == 0x0000*/\\n            return (executeSRLIW(mi, insn), true);\\n        } else if (funct7 == 0x0020) {\\n            /*funct7 == 0x0020*/\\n            return (executeSRAIW(mi, insn), true);\\n        }\\n        return (0, false);\\n    }\\n}\\n\",\"keccak256\":\"0x4b65473d9e429cc5f494fcceaf36566b1fc86cbb0894033b875ce5303892d5ea\",\"license\":\"Apache-2.0\"},\"contracts/RiscVInstructions/ArithmeticInstructions.sol\":{\"content\":\"// Copyright 2019 Cartesi Pte. Ltd.\\n\\n// SPDX-License-Identifier: Apache-2.0\\n// Licensed under the Apache License, Version 2.0 (the \\\"License\\\"); you may not use\\n// this file except in compliance with the License. You may obtain a copy of the\\n// License at http://www.apache.org/licenses/LICENSE-2.0\\n\\n// Unless required by applicable law or agreed to in writing, software distributed\\n// under the License is distributed on an \\\"AS IS\\\" BASIS, WITHOUT WARRANTIES OR\\n// CONDITIONS OF ANY KIND, either express or implied. See the License for the\\n// specific language governing permissions and limitations under the License.\\n\\n\\n\\n/// @title ArithmeticInstructions\\n\\npragma solidity ^0.7.0;\\n\\n// Overflow/Underflow behaviour in solidity is to allow them to happen freely.\\n// This mimics the RiscV behaviour, so we can use the arithmetic operators normally.\\n// RiscV-spec-v2.2 - Section 2.4:\\n// https://content.riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf\\n// Solidity docs Twos Complement/Underflow/Overflow:\\n// https://solidity.readthedocs.io/en/latest/security-considerations.html?highlight=overflow#two-s-complement-underflows-overflows\\nimport \\\"../MemoryInteractor.sol\\\";\\nimport \\\"../RiscVDecoder.sol\\\";\\nimport \\\"@cartesi/util/contracts/BitsManipulationLibrary.sol\\\";\\n\\n\\nlibrary ArithmeticInstructions {\\n    // TO-DO: move XLEN to its own library\\n    uint constant XLEN = 64;\\n\\n    // event Print(string message);\\n    function getRs1Rs2(MemoryInteractor mi, uint32 insn) internal\\n    returns(uint64 rs1, uint64 rs2)\\n    {\\n        rs1 = mi.readX(RiscVDecoder.insnRs1(insn));\\n        rs2 = mi.readX(RiscVDecoder.insnRs2(insn));\\n    }\\n\\n    function executeADD(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        // emit Print(\\\"ADD\\\");\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n        //BuiltinAddOverflow(rs1, rs2, &val)\\n        return rs1 + rs2;\\n    }\\n\\n    function executeSUB(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        // emit Print(\\\"SUB\\\");\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n        //BuiltinSubOverflow(rs1, rs2, &val)\\n        return rs1 - rs2;\\n    }\\n\\n    function executeSLL(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        // emit Print(\\\"SLL\\\");\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n\\n        return rs1 << (rs2 & uint64(XLEN - 1));\\n    }\\n\\n    function executeSLT(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        // emit Print(\\\"SLT\\\");\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n\\n        return (int64(rs1) < int64(rs2))? 1:0;\\n    }\\n\\n    function executeSLTU(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        // emit Print(\\\"SLTU\\\");\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n\\n        return (rs1 < rs2)? 1:0;\\n    }\\n\\n    function executeXOR(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        // emit Print(\\\"XOR\\\");\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n\\n        return rs1 ^ rs2;\\n    }\\n\\n    function executeSRL(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        // emit Print(\\\"SRL\\\");\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n\\n        return rs1 >> (rs2 & (XLEN-1));\\n    }\\n\\n    function executeSRA(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        // emit Print(\\\"SRA\\\");\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n\\n        return uint64(int64(rs1) >> (rs2 & (XLEN-1)));\\n    }\\n\\n    function executeOR(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        // emit Print(\\\"OR\\\");\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n\\n        return rs1 | rs2;\\n    }\\n\\n    function executeAND(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        // emit Print(\\\"AND\\\");\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n\\n        return rs1 & rs2;\\n    }\\n\\n    function executeMUL(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        // emit Print(\\\"MUL\\\");\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n        int64 srs1 = int64(rs1);\\n        int64 srs2 = int64(rs2);\\n        //BuiltinMulOverflow(srs1, srs2, &val);\\n\\n        return uint64(srs1 * srs2);\\n    }\\n\\n    function executeMULH(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        // emit Print(\\\"MULH\\\");\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n        int64 srs1 = int64(rs1);\\n        int64 srs2 = int64(rs2);\\n\\n        return uint64((int128(srs1) * int128(srs2)) >> 64);\\n    }\\n\\n    function executeMULHSU(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n        int64 srs1 = int64(rs1);\\n\\n        return uint64((int128(srs1) * int128(rs2)) >> 64);\\n    }\\n\\n    function executeMULHU(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n\\n        return uint64((int128(rs1) * int128(rs2)) >> 64);\\n    }\\n\\n    function executeDIV(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        // emit Print(\\\"DIV\\\");\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n        int64 srs1 = int64(rs1);\\n        int64 srs2 = int64(rs2);\\n\\n        if (srs2 == 0) {\\n            return uint64(-1);\\n        } else if (srs1 == (int64(1 << (XLEN - 1))) && srs2 == -1) {\\n            return uint64(srs1);\\n        } else {\\n            return uint64(srs1 / srs2);\\n        }\\n    }\\n\\n    function executeDIVU(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n\\n        if (rs2 == 0) {\\n            return uint64(-1);\\n        } else {\\n            return rs1 / rs2;\\n        }\\n    }\\n\\n    function executeREM(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n        int64 srs1 = int64(rs1);\\n        int64 srs2 = int64(rs2);\\n\\n        if (srs2 == 0) {\\n            return uint64(srs1);\\n        } else if (srs1 == (int64(1 << uint64(XLEN - 1))) && srs2 == -1) {\\n            return 0;\\n        } else {\\n            return uint64(srs1 % srs2);\\n        }\\n    }\\n\\n    function executeREMU(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n\\n        if (rs2 == 0) {\\n            return rs1;\\n        } else {\\n            return rs1 % rs2;\\n        }\\n    }\\n\\n    function executeADDW(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        // emit Print(\\\"REMU\\\");\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n\\n        int32 rs1w = int32(rs1);\\n        int32 rs2w = int32(rs2);\\n\\n        return uint64(rs1w + rs2w);\\n    }\\n\\n    function executeSUBW(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n\\n        int32 rs1w = int32(rs1);\\n        int32 rs2w = int32(rs2);\\n\\n        return uint64(rs1w - rs2w);\\n    }\\n\\n    function executeSLLW(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n\\n        int32 rs1w = int32(uint32(rs1) << uint32(rs2 & 31));\\n\\n        return uint64(rs1w);\\n    }\\n\\n    function executeSRLW(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n\\n        int32 rs1w = int32(uint32(rs1) >> (rs2 & 31));\\n\\n        return uint64(rs1w);\\n    }\\n\\n    function executeSRAW(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n\\n        int32 rs1w = int32(rs1) >> (rs2 & 31);\\n\\n        return uint64(rs1w);\\n    }\\n\\n    function executeMULW(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n\\n        int32 rs1w = int32(rs1);\\n        int32 rs2w = int32(rs2);\\n\\n        return uint64(rs1w * rs2w);\\n    }\\n\\n    function executeDIVW(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n\\n        int32 rs1w = int32(rs1);\\n        int32 rs2w = int32(rs2);\\n        if (rs2w == 0) {\\n            return uint64(-1);\\n        } else if (rs1w == (int32(1) << (32 - 1)) && rs2w == -1) {\\n            return uint64(rs1w);\\n        } else {\\n            return uint64(rs1w / rs2w);\\n        }\\n    }\\n\\n    function executeDIVUW(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n\\n        uint32 rs1w = uint32(rs1);\\n        uint32 rs2w = uint32(rs2);\\n        if (rs2w == 0) {\\n            return uint64(-1);\\n        } else {\\n            return uint64(int32(rs1w / rs2w));\\n        }\\n    }\\n\\n    function executeREMW(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n\\n        int32 rs1w = int32(rs1);\\n        int32 rs2w = int32(rs2);\\n\\n        if (rs2w == 0) {\\n            return uint64(rs1w);\\n        } else if (rs1w == (int32(1) << (32 - 1)) && rs2w == -1) {\\n            return uint64(0);\\n        } else {\\n            return uint64(rs1w % rs2w);\\n        }\\n    }\\n\\n    function executeREMUW(MemoryInteractor mi, uint32 insn) public returns (uint64) {\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n\\n        uint32 rs1w = uint32(rs1);\\n        uint32 rs2w = uint32(rs2);\\n\\n        if (rs2w == 0) {\\n            return uint64(int32(rs1w));\\n        } else {\\n            return uint64(int32(rs1w % rs2w));\\n        }\\n    }\\n\\n    /// @notice Given a arithmetic funct3 funct7 insn, finds the func associated.\\n    //  Uses binary search for performance.\\n    //  @param insn for arithmetic 32 funct3 funct7 field.\\n    function arithmeticFunct3Funct7(MemoryInteractor mi, uint32 insn) public returns (uint64, bool) {\\n        uint32 funct3Funct7 = RiscVDecoder.insnFunct3Funct7(insn);\\n        if (funct3Funct7 < 0x0181) {\\n            if (funct3Funct7 < 0x0081) {\\n                if (funct3Funct7 < 0x0020) {\\n                    if (funct3Funct7 == 0x0000) {\\n                        /*funct3Funct7 == 0x0000*/\\n                        return (executeADD(mi, insn), true);\\n                    } else if (funct3Funct7 == 0x0001) {\\n                        /*funct3Funct7 == 0x0001*/\\n                        return (executeMUL(mi, insn), true);\\n                    }\\n                } else if (funct3Funct7 == 0x0080) {\\n                    /*funct3Funct7 == 0x0080*/\\n                    return (executeSLL(mi, insn), true);\\n                } else if (funct3Funct7 == 0x0020) {\\n                    /*funct3Funct7 == 0x0020*/\\n                    return (executeSUB(mi, insn), true);\\n                }\\n            } else if (funct3Funct7 > 0x0081) {\\n                if (funct3Funct7 == 0x0100) {\\n                    /*funct3Funct7 == 0x0100*/\\n                    return (executeSLT(mi, insn), true);\\n                } else if (funct3Funct7 == 0x0180) {\\n                    /*funct3Funct7 == 0x0180*/\\n                    return (executeSLTU(mi, insn), true);\\n                } else if (funct3Funct7 == 0x0101) {\\n                    /*funct3Funct7 == 0x0101*/\\n                    return (executeMULHSU(mi, insn), true);\\n                }\\n            } else if (funct3Funct7 == 0x0081) {\\n                /* funct3Funct7 == 0x0081*/\\n                return (executeMULH(mi, insn), true);\\n            }\\n        } else if (funct3Funct7 > 0x0181) {\\n            if (funct3Funct7 < 0x02a0) {\\n                if (funct3Funct7 == 0x0200) {\\n                    /*funct3Funct7 == 0x0200*/\\n                    return (executeXOR(mi, insn), true);\\n                } else if (funct3Funct7 > 0x0201) {\\n                    if (funct3Funct7 == 0x0280) {\\n                        /*funct3Funct7 == 0x0280*/\\n                        return (executeSRL(mi, insn), true);\\n                    } else if (funct3Funct7 == 0x0281) {\\n                        /*funct3Funct7 == 0x0281*/\\n                        return (executeDIVU(mi, insn), true);\\n                    }\\n                } else if (funct3Funct7 == 0x0201) {\\n                    /*funct3Funct7 == 0x0201*/\\n                    return (executeDIV(mi, insn), true);\\n                }\\n            }else if (funct3Funct7 > 0x02a0) {\\n                if (funct3Funct7 < 0x0380) {\\n                    if (funct3Funct7 == 0x0300) {\\n                        /*funct3Funct7 == 0x0300*/\\n                        return (executeOR(mi, insn), true);\\n                    } else if (funct3Funct7 == 0x0301) {\\n                        /*funct3Funct7 == 0x0301*/\\n                        return (executeREM(mi, insn), true);\\n                    }\\n                } else if (funct3Funct7 == 0x0381) {\\n                    /*funct3Funct7 == 0x0381*/\\n                    return (executeREMU(mi, insn), true);\\n                } else if (funct3Funct7 == 0x380) {\\n                    /*funct3Funct7 == 0x0380*/\\n                    return (executeAND(mi, insn), true);\\n                }\\n            } else if (funct3Funct7 == 0x02a0) {\\n                /*funct3Funct7 == 0x02a0*/\\n                return (executeSRA(mi, insn), true);\\n            }\\n        } else if (funct3Funct7 == 0x0181) {\\n            /*funct3Funct7 == 0x0181*/\\n            return (executeMULHU(mi, insn), true);\\n        }\\n        return (0, false);\\n    }\\n\\n    /// @notice Given an arithmetic32 funct3 funct7 insn, finds the associated func.\\n    //  Uses binary search for performance.\\n    //  @param insn for arithmetic32 funct3 funct7 field.\\n    function arithmetic32Funct3Funct7(MemoryInteractor mi, uint32 insn)\\n    public returns (uint64, bool)\\n    {\\n\\n        uint32 funct3Funct7 = RiscVDecoder.insnFunct3Funct7(insn);\\n\\n        if (funct3Funct7 < 0x0280) {\\n            if (funct3Funct7 < 0x0020) {\\n                if (funct3Funct7 == 0x0000) {\\n                    /*funct3Funct7 == 0x0000*/\\n                    return (executeADDW(mi, insn), true);\\n                } else if (funct3Funct7 == 0x0001) {\\n                    /*funct3Funct7 == 0x0001*/\\n                    return (executeMULW(mi, insn), true);\\n                }\\n            } else if (funct3Funct7 > 0x0020) {\\n                if (funct3Funct7 == 0x0080) {\\n                    /*funct3Funct7 == 0x0080*/\\n                    return (executeSLLW(mi, insn), true);\\n                } else if (funct3Funct7 == 0x0201) {\\n                    /*funct3Funct7 == 0x0201*/\\n                    return (executeDIVW(mi, insn), true);\\n                }\\n            } else if (funct3Funct7 == 0x0020) {\\n                /*funct3Funct7 == 0x0020*/\\n                return (executeSUBW(mi, insn), true);\\n            }\\n        } else if (funct3Funct7 > 0x0280) {\\n            if (funct3Funct7 < 0x0301) {\\n                if (funct3Funct7 == 0x0281) {\\n                    /*funct3Funct7 == 0x0281*/\\n                    return (executeDIVUW(mi, insn), true);\\n                } else if (funct3Funct7 == 0x02a0) {\\n                    /*funct3Funct7 == 0x02a0*/\\n                    return (executeSRAW(mi, insn), true);\\n                }\\n            } else if (funct3Funct7 == 0x0381) {\\n                /*funct3Funct7 == 0x0381*/\\n                return (executeREMUW(mi, insn), true);\\n            } else if (funct3Funct7 == 0x0301) {\\n                /*funct3Funct7 == 0x0301*/\\n                //return \\\"REMW\\\";\\n                return (executeREMW(mi, insn), true);\\n            }\\n        } else if (funct3Funct7 == 0x0280) {\\n            /*funct3Funct7 == 0x0280*/\\n            //return \\\"SRLW\\\";\\n            return (executeSRLW(mi, insn), true);\\n        }\\n        //return \\\"illegal insn\\\";\\n        return (0, false);\\n    }\\n}\\n\",\"keccak256\":\"0x421d1cb57b52d61516ff165457834676f9d18001c271be4cb3ac8f39eaee3a65\",\"license\":\"Apache-2.0\"},\"contracts/RiscVInstructions/AtomicInstructions.sol\":{\"content\":\"// Copyright 2019 Cartesi Pte. Ltd.\\n\\n// SPDX-License-Identifier: Apache-2.0\\n// Licensed under the Apache License, Version 2.0 (the \\\"License\\\"); you may not use\\n// this file except in compliance with the License. You may obtain a copy of the\\n// License at http://www.apache.org/licenses/LICENSE-2.0\\n\\n// Unless required by applicable law or agreed to in writing, software distributed\\n// under the License is distributed on an \\\"AS IS\\\" BASIS, WITHOUT WARRANTIES OR\\n// CONDITIONS OF ANY KIND, either express or implied. See the License for the\\n// specific language governing permissions and limitations under the License.\\n\\n\\n\\n/// @title Atomic instructions\\npragma solidity ^0.7.0;\\n\\nimport \\\"../MemoryInteractor.sol\\\";\\nimport \\\"../RiscVDecoder.sol\\\";\\nimport \\\"../VirtualMemory.sol\\\";\\n\\nlibrary AtomicInstructions {\\n\\n    function executeLR(\\n        MemoryInteractor mi,\\n        uint32 insn,\\n        uint64 wordSize\\n    )\\n    public returns (bool)\\n    {\\n        uint64 vaddr = mi.readX(RiscVDecoder.insnRs1(insn));\\n        (bool succ, uint64 val) = VirtualMemory.readVirtualMemory(\\n            mi,\\n            wordSize,\\n            vaddr\\n        );\\n\\n        if (!succ) {\\n            //executeRetired / advance to raised expection\\n            return false;\\n        }\\n        mi.writeIlrsc(vaddr);\\n\\n        uint32 rd = RiscVDecoder.insnRd(insn);\\n        if (rd != 0) {\\n            mi.writeX(rd, val);\\n        }\\n        // advance to next instruction\\n        return true;\\n\\n    }\\n\\n    function executeSC(\\n        MemoryInteractor mi,\\n        uint32 insn,\\n        uint64 wordSize\\n    )\\n    public returns (bool)\\n    {\\n        uint64 val = 0;\\n        uint64 vaddr = mi.readX(RiscVDecoder.insnRs1(insn));\\n\\n        if (mi.readIlrsc() == vaddr) {\\n            if (!VirtualMemory.writeVirtualMemory(\\n                mi,\\n                wordSize,\\n                vaddr,\\n                mi.readX(RiscVDecoder.insnRs2(insn))\\n            )) {\\n                //advance to raised exception\\n                return false;\\n            }\\n            mi.writeIlrsc(uint64(-1));\\n        } else {\\n            val = 1;\\n        }\\n        uint32 rd = RiscVDecoder.insnRd(insn);\\n        if (rd != 0) {\\n            mi.writeX(rd, val);\\n        }\\n        //advance to next insn\\n        return true;\\n    }\\n\\n    function executeAMOPart1(\\n        MemoryInteractor mi,\\n        uint32 insn,\\n        uint64 wordSize\\n    )\\n    internal returns (uint64, uint64, uint64, bool)\\n    {\\n        uint64 vaddr = mi.readX(RiscVDecoder.insnRs1(insn));\\n\\n        (bool succ, uint64 tmpValm) = VirtualMemory.readVirtualMemory(\\n            mi,\\n            wordSize,\\n            vaddr\\n        );\\n\\n        if (!succ) {\\n            return (0, 0, 0, false);\\n        }\\n        uint64 tmpValr = mi.readX(RiscVDecoder.insnRs2(insn));\\n\\n        return (tmpValm, tmpValr, vaddr, true);\\n    }\\n\\n    function executeAMODPart2(\\n        MemoryInteractor mi,\\n        uint32 insn,\\n        uint64 vaddr,\\n        int64 valr,\\n        int64 valm,\\n        uint64 wordSize\\n    )\\n    internal returns (bool)\\n    {\\n        if (!VirtualMemory.writeVirtualMemory(\\n            mi,\\n            wordSize,\\n            vaddr,\\n            uint64(valr)\\n        )) {\\n            return false;\\n        }\\n        uint32 rd = RiscVDecoder.insnRd(insn);\\n        if (rd != 0) {\\n            mi.writeX(rd, uint64(valm));\\n        }\\n        return true;\\n    }\\n\\n    function executeAMOWPart2(\\n        MemoryInteractor mi,\\n        uint32 insn,\\n        uint64 vaddr,\\n        int32 valr,\\n        int32 valm,\\n        uint64 wordSize\\n    )\\n    internal returns (bool)\\n    {\\n        if (!VirtualMemory.writeVirtualMemory(\\n            mi,\\n            wordSize,\\n            vaddr,\\n            uint64(valr)\\n        )) {\\n            return false;\\n        }\\n        uint32 rd = RiscVDecoder.insnRd(insn);\\n        if (rd != 0) {\\n            mi.writeX(rd, uint64(valm));\\n        }\\n        return true;\\n    }\\n\\n    function executeAMOSWAPW(\\n        MemoryInteractor mi,\\n        uint32 insn\\n    )\\n    public returns(bool)\\n    {\\n        (uint64 valm, uint64 valr, uint64 vaddr, bool succ) = executeAMOPart1(\\n            mi,\\n            insn,\\n            32\\n        );\\n        if (!succ)\\n            return succ;\\n        return executeAMOWPart2(\\n            mi,\\n            insn,\\n            vaddr,\\n            int32(valr),\\n            int32(valm), 32\\n        );\\n    }\\n\\n    function executeAMOADDW(\\n        MemoryInteractor mi,\\n        uint32 insn\\n    )\\n    public returns(bool)\\n    {\\n        (uint64 valm, uint64 valr, uint64 vaddr, bool succ) = executeAMOPart1(\\n            mi,\\n            insn,\\n            32\\n        );\\n        if (!succ)\\n            return succ;\\n        return executeAMOWPart2(\\n            mi,\\n            insn,\\n            vaddr,\\n            int32(int32(valm) + int32(valr)),\\n            int32(valm), 32\\n        );\\n    }\\n\\n    function executeAMOXORW(\\n        MemoryInteractor mi,\\n        uint32 insn\\n    )\\n    public returns(bool)\\n    {\\n        (uint64 valm, uint64 valr, uint64 vaddr, bool succ) = executeAMOPart1(\\n            mi,\\n            insn,\\n            32\\n        );\\n        if (!succ)\\n            return succ;\\n        return executeAMOWPart2(\\n            mi,\\n            insn,\\n            vaddr,\\n            int32(valm ^ valr),\\n            int32(valm), 32\\n        );\\n    }\\n\\n    function executeAMOANDW(\\n        MemoryInteractor mi,\\n        uint32 insn\\n    )\\n    public returns(bool)\\n    {\\n        (uint64 valm, uint64 valr, uint64 vaddr, bool succ) = executeAMOPart1(\\n            mi,\\n            insn,\\n            32\\n        );\\n        if (!succ)\\n            return succ;\\n        return executeAMOWPart2(\\n            mi,\\n            insn,\\n            vaddr,\\n            int32(valm & valr),\\n            int32(valm),\\n            32\\n        );\\n    }\\n\\n    function executeAMOORW(\\n        MemoryInteractor mi,\\n        uint32 insn\\n    )\\n    public returns(bool)\\n    {\\n        (uint64 valm, uint64 valr, uint64 vaddr, bool succ) = executeAMOPart1(\\n            mi,\\n            insn,\\n            32\\n        );\\n        if (!succ)\\n            return succ;\\n        return executeAMOWPart2(\\n            mi,\\n            insn,\\n            vaddr,\\n            int32(valm | valr),\\n            int32(valm),\\n            32\\n        );\\n\\n    }\\n\\n    function executeAMOMINW(\\n        MemoryInteractor mi,\\n        uint32 insn\\n    )\\n    public returns(bool)\\n    {\\n        (uint64 valm, uint64 valr, uint64 vaddr, bool succ) = executeAMOPart1(\\n            mi,\\n            insn,\\n            32\\n        );\\n        if (!succ)\\n            return succ;\\n        return executeAMOWPart2(\\n            mi,\\n            insn,\\n            vaddr,\\n            int32(valm) < int32(valr)? int32(valm) : int32(valr),\\n            int32(valm),\\n            32\\n        );\\n    }\\n\\n    function executeAMOMAXW(\\n        MemoryInteractor mi,\\n        uint32 insn\\n    )\\n    public returns(bool)\\n    {\\n        (uint64 valm, uint64 valr, uint64 vaddr, bool succ) = executeAMOPart1(\\n            mi,\\n            insn,\\n            32\\n        );\\n        if (!succ)\\n            return succ;\\n        return executeAMOWPart2(\\n            mi,\\n            insn,\\n            vaddr,\\n            int32(valm) > int32(valr)? int32(valm) : int32(valr),\\n            int32(valm),\\n            32\\n        );\\n    }\\n\\n    function executeAMOMINUW(\\n        MemoryInteractor mi,\\n        uint32 insn\\n    )\\n    public returns(bool)\\n    {\\n        (uint64 valm, uint64 valr, uint64 vaddr, bool succ) = executeAMOPart1(\\n            mi,\\n            insn,\\n            32\\n        );\\n        if (!succ)\\n            return succ;\\n        return executeAMOWPart2(\\n            mi,\\n            insn,\\n            vaddr,\\n            int32(uint32(valm) < uint32(valr)? valm : valr),\\n            int32(valm),\\n            32\\n        );\\n    }\\n\\n    function executeAMOMAXUW(\\n        MemoryInteractor mi,\\n        uint32 insn\\n    )\\n    public returns(bool)\\n    {\\n        (uint64 valm, uint64 valr, uint64 vaddr, bool succ) = executeAMOPart1(\\n            mi,\\n            insn,\\n            32\\n        );\\n        if (!succ)\\n            return succ;\\n        return executeAMOWPart2(\\n            mi,\\n            insn,\\n            vaddr,\\n            int32(uint32(valm) > uint32(valr)? valm : valr),\\n            int32(valm),\\n            32\\n        );\\n    }\\n\\n    function executeAMOSWAPD(\\n        MemoryInteractor mi,\\n        uint32 insn\\n    )\\n    public returns(bool)\\n    {\\n        (uint64 valm, uint64 valr, uint64 vaddr, bool succ) = executeAMOPart1(\\n            mi,\\n            insn,\\n            64\\n        );\\n        if (!succ)\\n            return succ;\\n        return executeAMODPart2(\\n            mi,\\n            insn,\\n            vaddr,\\n            int64(valr),\\n            int64(valm),\\n            64\\n        );\\n    }\\n\\n    function executeAMOADDD(\\n        MemoryInteractor mi,\\n        uint32 insn\\n    )\\n    public returns(bool)\\n    {\\n        (uint64 valm, uint64 valr, uint64 vaddr, bool succ) = executeAMOPart1(\\n            mi,\\n            insn,\\n            64\\n        );\\n        if (!succ)\\n            return succ;\\n        return executeAMODPart2(\\n            mi,\\n            insn,\\n            vaddr,\\n            int64(valm + valr),\\n            int64(valm),\\n            64\\n        );\\n    }\\n\\n    function executeAMOXORD(\\n        MemoryInteractor mi,\\n        uint32 insn\\n    )\\n    public returns(bool)\\n    {\\n        (uint64 valm, uint64 valr, uint64 vaddr, bool succ) = executeAMOPart1(\\n            mi,\\n            insn,\\n            64\\n        );\\n        if (!succ)\\n            return succ;\\n        return executeAMODPart2(\\n            mi,\\n            insn,\\n            vaddr,\\n            int64(valm ^ valr),\\n            int64(valm),\\n            64\\n        );\\n    }\\n\\n    function executeAMOANDD(\\n        MemoryInteractor mi,\\n        uint32 insn\\n    )\\n    public returns(bool)\\n    {\\n        (uint64 valm, uint64 valr, uint64 vaddr, bool succ) = executeAMOPart1(\\n            mi,\\n            insn,\\n            64\\n        );\\n        if (!succ)\\n            return succ;\\n        return executeAMODPart2(\\n            mi,\\n            insn,\\n            vaddr,\\n            int64(valm & valr),\\n            int64(valm),\\n            64\\n        );\\n    }\\n\\n    function executeAMOORD(\\n        MemoryInteractor mi,\\n        uint32 insn\\n    )\\n    public returns(bool)\\n    {\\n        (uint64 valm, uint64 valr, uint64 vaddr, bool succ) = executeAMOPart1(\\n            mi,\\n            insn,\\n            64\\n        );\\n        if (!succ)\\n            return succ;\\n        return executeAMODPart2(\\n            mi,\\n            insn,\\n            vaddr,\\n            int64(valm | valr),\\n            int64(valm),\\n            64\\n        );\\n\\n    }\\n\\n    function executeAMOMIND(\\n        MemoryInteractor mi,\\n        uint32 insn\\n    )\\n    public returns(bool)\\n    {\\n        (uint64 valm, uint64 valr, uint64 vaddr, bool succ) = executeAMOPart1(\\n            mi,\\n            insn,\\n            64\\n        );\\n        if (!succ)\\n            return succ;\\n        return executeAMODPart2(\\n            mi,\\n            insn,\\n            vaddr,\\n            int64(valm) < int64(valr)? int64(valm) : int64(valr),\\n            int64(valm),\\n            64\\n        );\\n    }\\n\\n    function executeAMOMAXD(\\n        MemoryInteractor mi,\\n        uint32 insn\\n    )\\n    public returns(bool)\\n    {\\n        (uint64 valm, uint64 valr, uint64 vaddr, bool succ) = executeAMOPart1(\\n            mi,\\n            insn,\\n            64\\n        );\\n        if (!succ)\\n            return succ;\\n        return executeAMODPart2(\\n            mi,\\n            insn,\\n            vaddr,\\n            int64(valm) > int64(valr)? int64(valm) : int64(valr),\\n            int64(valm),\\n            64\\n        );\\n    }\\n\\n    function executeAMOMINUD(\\n        MemoryInteractor mi,\\n        uint32 insn\\n    )\\n    public returns(bool)\\n    {\\n        (uint64 valm, uint64 valr, uint64 vaddr, bool succ) = executeAMOPart1(\\n            mi,\\n            insn,\\n            64\\n        );\\n        if (!succ)\\n            return succ;\\n        // TO-DO: this is uint not int\\n        return executeAMODPart2(\\n            mi,\\n            insn,\\n            vaddr,\\n            int64(uint64(valm) < uint64(valr)? valm : valr),\\n            int64(valm),\\n            64\\n        );\\n    }\\n\\n    // TO-DO: this is uint not int\\n    function executeAMOMAXUD(\\n        MemoryInteractor mi,\\n        uint32 insn\\n    )\\n    public returns(bool)\\n    {\\n        (uint64 valm, uint64 valr, uint64 vaddr, bool succ) = executeAMOPart1(\\n            mi,\\n            insn,\\n            64\\n        );\\n        if (!succ)\\n            return succ;\\n        return executeAMODPart2(\\n            mi,\\n            insn,\\n            vaddr,\\n            int64(uint64(valm) > uint64(valr)? valm : valr),\\n            int64(valm),\\n            64\\n        );\\n    }\\n}\\n\\n\",\"keccak256\":\"0x49098053ea25b94900e0bb187ac963dd2e6825178a3d86518806281ff1e36ea4\",\"license\":\"Apache-2.0\"},\"contracts/RiscVInstructions/BranchInstructions.sol\":{\"content\":\"// Copyright 2019 Cartesi Pte. Ltd.\\n\\n// SPDX-License-Identifier: Apache-2.0\\n// Licensed under the Apache License, Version 2.0 (the \\\"License\\\"); you may not use\\n// this file except in compliance with the License. You may obtain a copy of the\\n// License at http://www.apache.org/licenses/LICENSE-2.0\\n\\n// Unless required by applicable law or agreed to in writing, software distributed\\n// under the License is distributed on an \\\"AS IS\\\" BASIS, WITHOUT WARRANTIES OR\\n// CONDITIONS OF ANY KIND, either express or implied. See the License for the\\n// specific language governing permissions and limitations under the License.\\n\\n\\n\\n/// @title BranchInstructions\\npragma solidity ^0.7.0;\\n\\nimport \\\"../MemoryInteractor.sol\\\";\\nimport \\\"../RiscVDecoder.sol\\\";\\n\\n\\nlibrary BranchInstructions {\\n\\n    function getRs1Rs2(MemoryInteractor mi, uint32 insn) internal\\n    returns(uint64 rs1, uint64 rs2)\\n    {\\n        rs1 = mi.readX(RiscVDecoder.insnRs1(insn));\\n        rs2 = mi.readX(RiscVDecoder.insnRs2(insn));\\n    }\\n\\n    function executeBEQ(MemoryInteractor mi, uint32 insn) public returns (bool) {\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n        return rs1 == rs2;\\n    }\\n\\n    function executeBNE(MemoryInteractor mi, uint32 insn) public returns (bool) {\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n        return rs1 != rs2;\\n    }\\n\\n    function executeBLT(MemoryInteractor mi, uint32 insn) public returns (bool) {\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n        return int64(rs1) < int64(rs2);\\n    }\\n\\n    function executeBGE(MemoryInteractor mi, uint32 insn) public returns (bool) {\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n        return int64(rs1) >= int64(rs2);\\n    }\\n\\n    function executeBLTU(MemoryInteractor mi, uint32 insn) public returns (bool) {\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n        return rs1 < rs2;\\n    }\\n\\n    function executeBGEU(MemoryInteractor mi, uint32 insn) public returns (bool) {\\n        (uint64 rs1, uint64 rs2) = getRs1Rs2(mi, insn);\\n        return rs1 >= rs2;\\n    }\\n\\n    /// @notice Given a branch funct3 group instruction, finds the function\\n    //  associated with it. Uses binary search for performance.\\n    //  @param insn for branch funct3 field.\\n    function branchFunct3(MemoryInteractor mi, uint32 insn)\\n    public returns (bool, bool)\\n    {\\n        uint32 funct3 = RiscVDecoder.insnFunct3(insn);\\n\\n        if (funct3 < 0x0005) {\\n            if (funct3 == 0x0000) {\\n                /*funct3 == 0x0000*/\\n                return (executeBEQ(mi, insn), true);\\n            } else if (funct3 == 0x0004) {\\n                /*funct3 == 0x0004*/\\n                return (executeBLT(mi, insn), true);\\n            } else if (funct3 == 0x0001) {\\n                /*funct3 == 0x0001*/\\n                return (executeBNE(mi, insn), true);\\n            }\\n        } else if (funct3 > 0x0005) {\\n            if (funct3 == 0x0007) {\\n                /*funct3 == 0x0007*/\\n                return (executeBGEU(mi, insn), true);\\n            } else if (funct3 == 0x0006) {\\n                /*funct3 == 0x0006*/\\n                return (executeBLTU(mi, insn), true);\\n            }\\n        } else if (funct3 == 0x0005) {\\n            /*funct3==0x0005*/\\n            return (executeBGE(mi, insn), true);\\n        }\\n        return (false, false);\\n    }\\n}\\n\",\"keccak256\":\"0x49fb176f71a024aa83addaa5b237f72643d788eae9cf2f902551e0de6a40487a\",\"license\":\"Apache-2.0\"},\"contracts/RiscVInstructions/EnvTrapIntInstructions.sol\":{\"content\":\"// Copyright 2019 Cartesi Pte. Ltd.\\n\\n// SPDX-License-Identifier: Apache-2.0\\n// Licensed under the Apache License, Version 2.0 (the \\\"License\\\"); you may not use\\n// this file except in compliance with the License. You may obtain a copy of the\\n// License at http://www.apache.org/licenses/LICENSE-2.0\\n\\n// Unless required by applicable law or agreed to in writing, software distributed\\n// under the License is distributed on an \\\"AS IS\\\" BASIS, WITHOUT WARRANTIES OR\\n// CONDITIONS OF ANY KIND, either express or implied. See the License for the\\n// specific language governing permissions and limitations under the License.\\n\\n\\n\\n// TO-DO: Add documentation explaining each instruction\\n\\n/// @title EnvTrapIntInstruction\\npragma solidity ^0.7.0;\\n\\nimport \\\"../MemoryInteractor.sol\\\";\\nimport \\\"../RiscVDecoder.sol\\\";\\nimport \\\"../RiscVConstants.sol\\\";\\nimport \\\"../Exceptions.sol\\\";\\n\\n\\nlibrary EnvTrapIntInstructions {\\n    function executeECALL(\\n        MemoryInteractor mi\\n    ) public\\n    {\\n        uint64 priv = mi.readIflagsPrv();\\n        uint64 mtval = mi.readMtval();\\n        // TO-DO: Are parameter valuation order deterministic? If so, we dont need to allocate memory\\n        Exceptions.raiseException(\\n            mi,\\n            Exceptions.getMcauseEcallBase() + priv,\\n            mtval\\n        );\\n    }\\n\\n    function executeEBREAK(\\n        MemoryInteractor mi\\n    ) public\\n    {\\n        Exceptions.raiseException(\\n            mi,\\n            Exceptions.getMcauseBreakpoint(),\\n            mi.readMtval()\\n        );\\n    }\\n\\n    function executeSRET(\\n        MemoryInteractor mi\\n    )\\n    public returns (bool)\\n    {\\n        uint64 priv = mi.readIflagsPrv();\\n        uint64 mstatus = mi.readMstatus();\\n\\n        if (priv < RiscVConstants.getPrvS() || (priv == RiscVConstants.getPrvS() && (mstatus & RiscVConstants.getMstatusTsrMask() != 0))) {\\n            return false;\\n        } else {\\n            uint64 spp = (mstatus & RiscVConstants.getMstatusSppMask()) >> RiscVConstants.getMstatusSppShift();\\n            // Set the IE state to previous IE state\\n            uint64 spie = (mstatus & RiscVConstants.getMstatusSpieMask()) >> RiscVConstants.getMstatusSpieShift();\\n            mstatus = (mstatus & ~RiscVConstants.getMstatusSieMask()) | (spie << RiscVConstants.getMstatusSieShift());\\n\\n            // set SPIE to 1\\n            mstatus |= RiscVConstants.getMstatusSpieMask();\\n            // set SPP to U\\n            mstatus &= ~RiscVConstants.getMstatusSppMask();\\n            mi.writeMstatus(mstatus);\\n            if (priv != spp) {\\n                mi.setPriv(spp);\\n            }\\n            mi.writePc(mi.readSepc());\\n            return true;\\n        }\\n    }\\n\\n    function executeMRET(\\n        MemoryInteractor mi\\n    )\\n    public returns(bool)\\n    {\\n        uint64 priv = mi.readIflagsPrv();\\n\\n        if (priv < RiscVConstants.getPrvM()) {\\n            return false;\\n        } else {\\n            uint64 mstatus = mi.readMstatus();\\n            uint64 mpp = (mstatus & RiscVConstants.getMstatusMppMask()) >> RiscVConstants.getMstatusMppShift();\\n            // set IE state to previous IE state\\n            uint64 mpie = (mstatus & RiscVConstants.getMstatusMpieMask()) >> RiscVConstants.getMstatusMpieShift();\\n            mstatus = (mstatus & ~RiscVConstants.getMstatusMieMask()) | (mpie << RiscVConstants.getMstatusMieShift());\\n\\n            // set MPIE to 1\\n            mstatus |= RiscVConstants.getMstatusMpieMask();\\n            // set MPP to U\\n            mstatus &= ~RiscVConstants.getMstatusMppMask();\\n            mi.writeMstatus(mstatus);\\n\\n            if (priv != mpp) {\\n                mi.setPriv(mpp);\\n            }\\n            mi.writePc(mi.readMepc());\\n            return true;\\n        }\\n    }\\n\\n    function executeWFI(\\n        MemoryInteractor mi\\n    )\\n    public returns(bool)\\n    {\\n        uint64 priv = mi.readIflagsPrv();\\n        uint64 mstatus = mi.readMstatus();\\n\\n        return priv != RiscVConstants.getPrvU() &&\\n               (priv != RiscVConstants.getPrvS() ||\\n                (mstatus & RiscVConstants.getMstatusTwMask() == 0));\\n    }\\n}\\n\",\"keccak256\":\"0x77776c9f5fdd6e4532e5b98e63bcdb5657e7a5f3b45d7490d0c8d659127515a3\",\"license\":\"Apache-2.0\"},\"contracts/RiscVInstructions/S_Instructions.sol\":{\"content\":\"// Copyright 2019 Cartesi Pte. Ltd.\\n\\n// SPDX-License-Identifier: Apache-2.0\\n// Licensed under the Apache License, Version 2.0 (the \\\"License\\\"); you may not use\\n// this file except in compliance with the License. You may obtain a copy of the\\n// License at http://www.apache.org/licenses/LICENSE-2.0\\n\\n// Unless required by applicable law or agreed to in writing, software distributed\\n// under the License is distributed on an \\\"AS IS\\\" BASIS, WITHOUT WARRANTIES OR\\n// CONDITIONS OF ANY KIND, either express or implied. See the License for the\\n// specific language governing permissions and limitations under the License.\\n\\n\\n\\n/// @title S_Instructions\\npragma solidity ^0.7.0;\\n\\nimport \\\"../MemoryInteractor.sol\\\";\\nimport \\\"../RiscVDecoder.sol\\\";\\nimport \\\"../VirtualMemory.sol\\\";\\n\\n\\nlibrary S_Instructions {\\n    function getRs1ImmRs2(MemoryInteractor mi, uint32 insn)\\n    internal returns(uint64 rs1, int32 imm, uint64 val)\\n    {\\n        rs1 = mi.readX(RiscVDecoder.insnRs1(insn));\\n        imm = RiscVDecoder.insnSImm(insn);\\n        val = mi.readX(RiscVDecoder.insnRs2(insn));\\n    }\\n\\n    function sb(\\n        MemoryInteractor mi,\\n        uint32 insn\\n    )\\n    public returns(bool)\\n    {\\n        (uint64 vaddr, int32 imm, uint64 val) = getRs1ImmRs2(mi, insn);\\n        // 8 == uint8\\n        return VirtualMemory.writeVirtualMemory(\\n            mi,\\n            8,\\n            vaddr + uint64(imm),\\n            val\\n        );\\n    }\\n\\n    function sh(\\n        MemoryInteractor mi,\\n        uint32 insn\\n        )\\n    public returns(bool)\\n    {\\n        (uint64 vaddr, int32 imm, uint64 val) = getRs1ImmRs2(mi, insn);\\n        // 16 == uint16\\n        return VirtualMemory.writeVirtualMemory(\\n            mi,\\n            16,\\n            vaddr + uint64(imm),\\n            val\\n        );\\n    }\\n\\n    function sw(\\n        MemoryInteractor mi,\\n        uint32 insn\\n    )\\n    public returns(bool)\\n    {\\n        (uint64 vaddr, int32 imm, uint64 val) = getRs1ImmRs2(mi, insn);\\n        // 32 == uint32\\n        return VirtualMemory.writeVirtualMemory(\\n            mi,\\n            32,\\n            vaddr + uint64(imm),\\n            val\\n        );\\n    }\\n\\n    function sd(\\n        MemoryInteractor mi,\\n        uint32 insn\\n    )\\n    public returns(bool)\\n    {\\n        (uint64 vaddr, int32 imm, uint64 val) = getRs1ImmRs2(mi, insn);\\n        // 64 == uint64\\n        return VirtualMemory.writeVirtualMemory(\\n            mi,\\n            64,\\n            vaddr + uint64(imm),\\n            val\\n        );\\n    }\\n}\\n\",\"keccak256\":\"0x31dbfef9c784db8e2318b908b453c4bc61baed330110893b9ab6f8a827590dc3\",\"license\":\"Apache-2.0\"},\"contracts/RiscVInstructions/StandAloneInstructions.sol\":{\"content\":\"// Copyright 2019 Cartesi Pte. Ltd.\\n\\n// SPDX-License-Identifier: Apache-2.0\\n// Licensed under the Apache License, Version 2.0 (the \\\"License\\\"); you may not use\\n// this file except in compliance with the License. You may obtain a copy of the\\n// License at http://www.apache.org/licenses/LICENSE-2.0\\n\\n// Unless required by applicable law or agreed to in writing, software distributed\\n// under the License is distributed on an \\\"AS IS\\\" BASIS, WITHOUT WARRANTIES OR\\n// CONDITIONS OF ANY KIND, either express or implied. See the License for the\\n// specific language governing permissions and limitations under the License.\\n\\n\\n\\n/// @title StandAloneInstructions\\npragma solidity ^0.7.0;\\n\\nimport \\\"../MemoryInteractor.sol\\\";\\nimport \\\"../RiscVDecoder.sol\\\";\\n\\n\\nlibrary StandAloneInstructions {\\n    //AUIPC forms a 32-bit offset from the 20-bit U-immediate, filling in the\\n    // lowest 12 bits with zeros, adds this offset to pc and store the result on rd.\\n    // Reference: riscv-spec-v2.2.pdf -  Page 14\\n    function executeAuipc(\\n        MemoryInteractor mi,\\n        uint32 insn,\\n        uint64 pc\\n    ) public\\n    {\\n        uint32 rd = RiscVDecoder.insnRd(insn);\\n\\n        if (rd != 0) {\\n            mi.writeX(rd, pc + uint64(RiscVDecoder.insnUImm(insn)));\\n        }\\n        //return advanceToNextInsn(mi, pc);\\n    }\\n\\n    // LUI (i.e load upper immediate). Is used to build 32-bit constants and uses\\n    // the U-type format. LUI places the U-immediate value in the top 20 bits of\\n    // the destination register rd, filling in the lowest 12 bits with zeros\\n    // Reference: riscv-spec-v2.2.pdf -  Section 2.5 - page 13\\n    function executeLui(\\n        MemoryInteractor mi,\\n        uint32 insn\\n    ) public\\n    {\\n        uint32 rd = RiscVDecoder.insnRd(insn);\\n\\n        if (rd != 0) {\\n            mi.writeX(rd, uint64(RiscVDecoder.insnUImm(insn)));\\n        }\\n        //return advanceToNextInsn(mi, pc);\\n    }\\n\\n    // JALR (i.e Jump and Link Register). uses the I-type encoding. The target\\n    // address is obtained by adding the 12-bit signed I-immediate to the register\\n    // rs1, then setting the least-significant bit of the result to zero.\\n    // The address of the instruction following the jump (pc+4) is written to register rd\\n    // Reference: riscv-spec-v2.2.pdf -  Section 2.5 - page 16\\n    function executeJalr(\\n        MemoryInteractor mi,\\n        uint32 insn,\\n        uint64 pc\\n    )\\n    public returns (bool, uint64)\\n    {\\n        uint64 newPc = uint64(int64(mi.readX(RiscVDecoder.insnRs1(insn))) + int64(RiscVDecoder.insnIImm(insn))) & ~uint64(1);\\n\\n        if ((newPc & 3) != 0) {\\n            return (false, newPc);\\n            //return raiseMisalignedFetchException(mi, newPc);\\n        }\\n        uint32 rd = RiscVDecoder.insnRd(insn);\\n\\n        if (rd != 0) {\\n            mi.writeX(rd, pc + 4);\\n        }\\n        return (true, newPc);\\n        //return executeJump(mi, newPc);\\n    }\\n\\n    // JAL (i.e Jump and Link). JImmediate encondes a signed offset in multiples\\n    // of 2 bytes. The offset is added to pc and JAL stores the address of the jump\\n    // (pc + 4) to the rd register.\\n    // Reference: riscv-spec-v2.2.pdf -  Section 2.5 - page 16\\n    function executeJal(\\n        MemoryInteractor mi,\\n        uint32 insn,\\n        uint64 pc\\n    )\\n    public returns (bool, uint64)\\n    {\\n        uint64 newPc = pc + uint64(RiscVDecoder.insnJImm(insn));\\n\\n        if ((newPc & 3) != 0) {\\n            return (false, newPc);\\n            //return raiseMisalignedFetchException(mi, newPc);\\n        }\\n        uint32 rd = RiscVDecoder.insnRd(insn);\\n\\n        if (rd != 0) {\\n            mi.writeX(rd, pc + 4);\\n        }\\n        return (true, newPc);\\n        //return executeJump(mi, newPc);\\n    }\\n\\n}\\n\\n\",\"keccak256\":\"0x5103e3646ac22fe5d0add2391b507da687266b73193e28e59d80c597b2b4924d\",\"license\":\"Apache-2.0\"},\"contracts/ShadowAddresses.sol\":{\"content\":\"// Copyright 2019 Cartesi Pte. Ltd.\\n\\n// SPDX-License-Identifier: Apache-2.0\\n// Licensed under the Apache License, Version 2.0 (the \\\"License\\\"); you may not use\\n// this file except in compliance with the License. You may obtain a copy of the\\n// License at http://www.apache.org/licenses/LICENSE-2.0\\n\\n// Unless required by applicable law or agreed to in writing, software distributed\\n// under the License is distributed on an \\\"AS IS\\\" BASIS, WITHOUT WARRANTIES OR\\n// CONDITIONS OF ANY KIND, either express or implied. See the License for the\\n// specific language governing permissions and limitations under the License.\\n\\n\\n\\npragma solidity ^0.7.0;\\n\\n\\n/// @title ShadowAddresses\\n/// @author Felipe Argento\\n/// @notice Defines the processor state. Memory-mapped to the lowest 512 bytes in pm\\n/// @dev Defined on Cartesi techpaper version 1.02 - Section 3 - table 2 \\n/// Source: https://cartesi.io/cartesi_whitepaper.pdf \\nlibrary ShadowAddresses {\\n    uint64 constant PC         = 0x100;\\n    uint64 constant MVENDORID  = 0x108;\\n    uint64 constant MARCHID    = 0x110;\\n    uint64 constant MIMPID     = 0x118;\\n    uint64 constant MCYCLE     = 0x120;\\n    uint64 constant MINSTRET   = 0x128;\\n    uint64 constant MSTATUS    = 0x130;\\n    uint64 constant MTVEC      = 0x138;\\n    uint64 constant MSCRATCH   = 0x140;\\n    uint64 constant MEPC       = 0x148;\\n    uint64 constant MCAUSE     = 0x150;\\n    uint64 constant MTVAL      = 0x158;\\n    uint64 constant MISA       = 0x160;\\n    uint64 constant MIE        = 0x168;\\n    uint64 constant MIP        = 0x170;\\n    uint64 constant MEDELEG    = 0x178;\\n    uint64 constant MIDELEG    = 0x180;\\n    uint64 constant MCOUNTEREN = 0x188;\\n    uint64 constant STVEC      = 0x190;\\n    uint64 constant SSCRATCH   = 0x198;\\n    uint64 constant SEPC       = 0x1a0;\\n    uint64 constant SCAUSE     = 0x1a8;\\n    uint64 constant STVAL      = 0x1b0;\\n    uint64 constant SATP       = 0x1b8;\\n    uint64 constant SCOUNTEREN = 0x1c0;\\n    uint64 constant ILRSC      = 0x1c8;\\n    uint64 constant IFLAGS     = 0x1d0;\\n\\n    //getters - contracts cant access constants directly\\n    function getPc()         public pure returns(uint64) {return PC;}\\n    function getMvendorid()  public pure returns(uint64) {return MVENDORID;}\\n    function getMarchid()    public pure returns(uint64) {return MARCHID;}\\n    function getMimpid()     public pure returns(uint64) {return MIMPID;}\\n    function getMcycle()     public pure returns(uint64) {return MCYCLE;}\\n    function getMinstret()   public pure returns(uint64) {return MINSTRET;}\\n    function getMstatus()    public pure returns(uint64) {return MSTATUS;}\\n    function getMtvec()      public pure returns(uint64) {return MTVEC;}\\n    function getMscratch()   public pure returns(uint64) {return MSCRATCH;}\\n    function getMepc()       public pure returns(uint64) {return MEPC;}\\n    function getMcause()     public pure returns(uint64) {return MCAUSE;}\\n    function getMtval()      public pure returns(uint64) {return MTVAL;}\\n    function getMisa()       public pure returns(uint64) {return MISA;}\\n    function getMie()        public pure returns(uint64) {return MIE;}\\n    function getMip()        public pure returns(uint64) {return MIP;}\\n    function getMedeleg()    public pure returns(uint64) {return MEDELEG;}\\n    function getMideleg()    public pure returns(uint64) {return MIDELEG;}\\n    function getMcounteren() public pure returns(uint64) {return MCOUNTEREN;}\\n    function getStvec()      public pure returns(uint64) {return STVEC;}\\n    function getSscratch()   public pure returns(uint64) {return SSCRATCH;}\\n    function getSepc()       public pure returns(uint64) {return SEPC;}\\n    function getScause()     public pure returns(uint64) {return SCAUSE;}\\n    function getStval()      public pure returns(uint64) {return STVAL;}\\n    function getSatp()       public pure returns(uint64) {return SATP;}\\n    function getScounteren() public pure returns(uint64) {return SCOUNTEREN;}\\n    function getIlrsc()      public pure returns(uint64) {return ILRSC;}\\n    function getIflags()     public pure returns(uint64) {return IFLAGS;}\\n}\\n\",\"keccak256\":\"0xbfd187bab76a2802de777406cdddc9fe0cbf79ab8cb6f76075da7db664a9e9ae\",\"license\":\"Apache-2.0\"},\"contracts/Step.sol\":{\"content\":\"// Copyright 2019 Cartesi Pte. Ltd.\\n\\n// SPDX-License-Identifier: Apache-2.0\\n// Licensed under the Apache License, Version 2.0 (the \\\"License\\\"); you may not use\\n// this file except in compliance with the License. You may obtain a copy of the\\n// License at http://www.apache.org/licenses/LICENSE-2.0\\n\\n// Unless required by applicable law or agreed to in writing, software distributed\\n// under the License is distributed on an \\\"AS IS\\\" BASIS, WITHOUT WARRANTIES OR\\n// CONDITIONS OF ANY KIND, either express or implied. See the License for the\\n// specific language governing permissions and limitations under the License.\\n\\n\\n\\n/// @title Step\\npragma solidity ^0.7.0;\\n\\nimport \\\"./RiscVConstants.sol\\\";\\nimport \\\"./RiscVDecoder.sol\\\";\\nimport \\\"./MemoryInteractor.sol\\\";\\nimport {Fetch} from \\\"./Fetch.sol\\\";\\nimport {Execute} from \\\"./Execute.sol\\\";\\nimport {Interrupts} from \\\"./Interrupts.sol\\\";\\n\\n/// @title Step\\n/// @author Felipe Argento\\n/// @notice State transiction function that takes the machine from state s[i] to s[i + 1]\\ncontract Step {\\n    event StepGiven(uint8 exitCode);\\n    event StepStatus(uint64 cycle, bool halt);\\n\\n    MemoryInteractor mi;\\n\\n    constructor(address miAddress) {\\n        mi = MemoryInteractor(miAddress);\\n    }\\n\\n    /// @notice Run step define by a MemoryManager instance.\\n    /// @return Returns an exit code.\\n    /// @param _rwPositions position of all read and writes\\n    /// @param _rwValues value of all read and writes\\n    /// @param _isRead bool specifying if access is a read\\n    /// @return Returns an exit code and the amount of memory accesses\\n    function step(\\n        uint64[] memory _rwPositions,\\n        bytes8[] memory _rwValues,\\n        bool[] memory _isRead\\n    ) public returns (uint8, uint256) {\\n\\n        mi.initializeMemory(_rwPositions, _rwValues, _isRead);\\n\\n        // Read mcycle register and make sure it is not about to overflow\\n        uint64 mcycle = mi.readMcycle();\\n\\n        if (mcycle >= 2**64-1) {\\n            // machine can't go forward\\n            emit StepStatus(0, true);\\n            return endStep(0);\\n        }\\n\\n        // Read iflags register and check its H flag, to see if machine is halted.\\n        // If machine is halted - nothing else to do. H flag is stored on the least\\n        // signficant bit on iflags register.\\n        // Reference: The Core of Cartesi, v1.02 - figure 1.\\n        uint64 halt = mi.readIflagsH();\\n\\n        if (halt != 0) {\\n            //machine is halted\\n            emit StepStatus(0, true);\\n            return endStep(0);\\n        }\\n\\n        uint64 yield = mi.readIflagsY();\\n\\n        if (yield != 0) {\\n             //cpu is yielded\\n            emit StepStatus(0, true);\\n            return endStep(0);\\n        }\\n\\n        // Just reset the automatic yield flag and continue\\n        mi.setIflagsX(false);\\n\\n        // Set interrupt flag for RTC\\n        Interrupts.setRtcInterrupt(mi, mcycle);\\n\\n\\t    //Raise the highest priority interrupt\\n        Interrupts.raiseInterruptIfAny(mi);\\n\\n        //Fetch Instruction\\n        Fetch.fetchStatus fetchStatus;\\n        uint64 pc;\\n        uint32 insn;\\n\\n        (fetchStatus, insn, pc) = Fetch.fetchInsn(mi);\\n\\n        if (fetchStatus == Fetch.fetchStatus.success) {\\n            // If fetch was successfull, tries to execute instruction\\n            if (Execute.executeInsn(\\n                    mi,\\n                    insn,\\n                    pc\\n                ) == Execute.executeStatus.retired\\n               ) {\\n                // If executeInsn finishes successfully we need to update the number of\\n                // retired instructions. This number is stored on minstret CSR.\\n                // Reference: riscv-priv-spec-1.10.pdf - Table 2.5, page 12.\\n                uint64 minstret = mi.readMinstret();\\n                mi.writeMinstret(minstret + 1);\\n            }\\n        }\\n        // Last thing that has to be done in a step is to update the cycle counter.\\n        // The cycle counter is stored on mcycle CSR.\\n        // Reference: riscv-priv-spec-1.10.pdf - Table 2.5, page 12.\\n        mcycle = mi.readMcycle();\\n        mi.writeMcycle(mcycle + 1);\\n        emit StepStatus(mcycle + 1, false);\\n\\n        return endStep(0);\\n    }\\n\\n    function getMemoryInteractor() public view returns (address) {\\n        return address(mi);\\n    }\\n\\n    function endStep(uint8 exitCode) internal returns (uint8, uint256) {\\n        emit StepGiven(exitCode);\\n\\n        return (exitCode, mi.getRWIndex());\\n    }\\n}\\n\",\"keccak256\":\"0xb3e76270fc9261c43715b64c43a80ffde102dfa6d8dd95689162dc8c37fd6111\",\"license\":\"Apache-2.0\"},\"contracts/VirtualMemory.sol\":{\"content\":\"// Copyright 2019 Cartesi Pte. Ltd.\\n\\n// SPDX-License-Identifier: Apache-2.0\\n// Licensed under the Apache License, Version 2.0 (the \\\"License\\\"); you may not use\\n// this file except in compliance with the License. You may obtain a copy of the\\n// License at http://www.apache.org/licenses/LICENSE-2.0\\n\\n// Unless required by applicable law or agreed to in writing, software distributed\\n// under the License is distributed on an \\\"AS IS\\\" BASIS, WITHOUT WARRANTIES OR\\n// CONDITIONS OF ANY KIND, either express or implied. See the License for the\\n// specific language governing permissions and limitations under the License.\\n\\n\\n\\npragma solidity ^0.7.0;\\n\\nimport \\\"./ShadowAddresses.sol\\\";\\nimport \\\"./RiscVConstants.sol\\\";\\nimport \\\"./RiscVDecoder.sol\\\";\\nimport \\\"./MemoryInteractor.sol\\\";\\nimport \\\"./PMA.sol\\\";\\nimport \\\"./CLINT.sol\\\";\\nimport \\\"./HTIF.sol\\\";\\nimport \\\"./Exceptions.sol\\\";\\n\\n/// @title Virtual Memory\\n/// @author Felipe Argento\\n/// @notice Defines Virtual Memory behaviour\\nlibrary VirtualMemory {\\n\\n    // Variable positions on their respective array.\\n    // This is not an enum because enum assumes the type from the number of variables\\n    // So we would have to explicitly cast to uint256 on every single access\\n    uint256 constant PRIV = 0;\\n    uint256 constant MODE= 1;\\n    uint256 constant VADDR_SHIFT = 2;\\n    uint256 constant PTE_SIZE_LOG2 = 3;\\n    uint256 constant VPN_BITS = 4;\\n    uint256 constant SATP_PPN_BITS = 5;\\n\\n    uint256 constant VADDR_MASK = 0;\\n    uint256 constant PTE_ADDR = 1;\\n    uint256 constant MSTATUS = 2;\\n    uint256 constant SATP = 3;\\n    uint256 constant VPN_MASK = 4;\\n    uint256 constant PTE = 5;\\n\\n    // Write/Read Virtual Address variable indexes\\n    uint256 constant OFFSET = 0;\\n    uint256 constant PMA_START = 1;\\n    uint256 constant PADDR = 2;\\n    uint256 constant VAL = 3;\\n\\n    /// @notice Read word to virtual memory\\n    /// @param wordSize can be uint8, uint16, uint32 or uint64\\n    /// @param vaddr is the words virtual address\\n    /// @return True if write was succesfull, false if not.\\n    /// @return Word with receiveing value.\\n    function readVirtualMemory(\\n        MemoryInteractor mi,\\n        uint64 wordSize,\\n        uint64 vaddr\\n    )\\n    public returns(bool, uint64)\\n    {\\n        uint64[6] memory uint64vars;\\n        if (vaddr & (wordSize/8 - 1) != 0) {\\n            // Word is not aligned - raise exception\\n            Exceptions.raiseException(\\n                mi,\\n                Exceptions.getMcauseLoadAddressMisaligned(),\\n                vaddr\\n            );\\n            return (false, 0);\\n        } else {\\n            (bool translateSuccess, uint64 paddr) = translateVirtualAddress(\\n                mi,\\n                vaddr,\\n                RiscVConstants.getPteXwrReadShift()\\n            );\\n\\n            if (!translateSuccess) {\\n                // translation failed - raise exception\\n                Exceptions.raiseException(\\n                    mi,\\n                    Exceptions.getMcauseLoadPageFault(),\\n                    vaddr\\n                );\\n                return (false, 0);\\n            }\\n            uint64vars[PMA_START] = PMA.findPmaEntry(mi, paddr);\\n            if (PMA.pmaGetIstartE(uint64vars[PMA_START]) || !PMA.pmaGetIstartR(uint64vars[PMA_START])) {\\n                // PMA is either excluded or we dont have permission to write - raise exception\\n                Exceptions.raiseException(\\n                    mi,\\n                    Exceptions.getMcauseLoadAccessFault(),\\n                    vaddr\\n                );\\n                return (false, 0);\\n            } else if (PMA.pmaGetIstartM(uint64vars[PMA_START])) {\\n                return (true, mi.readMemory(paddr, wordSize));\\n            }else {\\n                bool success = false;\\n                if (PMA.pmaIsHTIF(uint64vars[PMA_START])) {\\n                    (success, uint64vars[VAL]) = HTIF.htifRead(\\n                        mi,\\n                        paddr,\\n                        wordSize\\n                    );\\n                } else if (PMA.pmaIsCLINT(uint64vars[PMA_START])) {\\n                    (success, uint64vars[VAL]) = CLINT.clintRead(\\n                        mi,\\n                        paddr,\\n                        wordSize\\n                    );\\n                }\\n                if (!success) {\\n                    Exceptions.raiseException(\\n                        mi,\\n                        Exceptions.getMcauseLoadAccessFault(),\\n                        vaddr\\n                    );\\n                }\\n                return (success, uint64vars[VAL]);\\n            }\\n        }\\n    }\\n\\n    /// @notice Writes word to virtual memory\\n    /// @param wordSize can be uint8, uint16, uint32 or uint64\\n    /// @param vaddr is the words virtual address\\n    /// @param val is the value to be written\\n    /// @return True if write was succesfull, false if not.\\n    function writeVirtualMemory(\\n        MemoryInteractor mi,\\n        uint64 wordSize,\\n        uint64 vaddr,\\n        uint64 val\\n    )\\n    public returns (bool)\\n    {\\n        uint64[6] memory uint64vars;\\n\\n        if (vaddr & ((wordSize / 8) - 1) != 0) {\\n            // Word is not aligned - raise exception\\n            Exceptions.raiseException(\\n                mi,\\n                Exceptions.getMcauseStoreAmoAddressMisaligned(),\\n                vaddr\\n            );\\n            return false;\\n        } else {\\n            bool translateSuccess;\\n            (translateSuccess, uint64vars[PADDR]) = translateVirtualAddress(\\n                mi,\\n                vaddr,\\n                RiscVConstants.getPteXwrWriteShift()\\n            );\\n\\n            if (!translateSuccess) {\\n                // translation failed - raise exception\\n                Exceptions.raiseException(\\n                    mi,\\n                    Exceptions.getMcauseStoreAmoPageFault(),\\n                    vaddr);\\n\\n                return false;\\n            }\\n            uint64vars[PMA_START] = PMA.findPmaEntry(mi, uint64vars[PADDR]);\\n\\n            if (PMA.pmaGetIstartE(uint64vars[PMA_START]) || !PMA.pmaGetIstartW(uint64vars[PMA_START])) {\\n                // PMA is either excluded or we dont have permission to write - raise exception\\n                Exceptions.raiseException(\\n                    mi,\\n                    Exceptions.getMcauseStoreAmoAccessFault(),\\n                    vaddr\\n                );\\n                return false;\\n            } else if (PMA.pmaGetIstartM(uint64vars[PMA_START])) {\\n                //write to memory\\n                mi.writeMemory(\\n                    uint64vars[PADDR],\\n                    val,\\n                    wordSize\\n                );\\n                return true;\\n            } else {\\n\\n                if (PMA.pmaIsHTIF(uint64vars[PMA_START])) {\\n                    if (!HTIF.htifWrite(\\n                       mi,\\n                       PMA.pmaGetStart(uint64vars[PMA_START]), val, wordSize\\n                    )) {\\n                        Exceptions.raiseException(\\n                            mi,\\n                            Exceptions.getMcauseStoreAmoAccessFault(),\\n                            vaddr\\n                        );\\n                        return false;\\n                    }\\n                } else if (PMA.pmaIsCLINT(uint64vars[PMA_START])) {\\n                    if (!CLINT.clintWrite(\\n                            mi,\\n                            PMA.pmaGetStart(uint64vars[PMA_START]), val, wordSize\\n                    )) {\\n                        Exceptions.raiseException(\\n                            mi,\\n                            Exceptions.getMcauseStoreAmoAccessFault(),\\n                            vaddr\\n                        );\\n                        return false;\\n                    }\\n                }\\n                return true;\\n            }\\n        }\\n    }\\n\\n    // Finds the physical address associated to the virtual address (vaddr).\\n    // Walks the page table until it finds a valid one. Returns a bool if the physical\\n    // address was succesfully found along with the address. Returns false and zer0\\n    // if something went wrong.\\n\\n    // Virtual Address Translation proccess is defined, step by step on the following Reference:\\n    // Reference: riscv-priv-spec-1.10.pdf - Section 4.3.2, page 62.\\n    function translateVirtualAddress(\\n        MemoryInteractor mi,\\n        uint64 vaddr,\\n        int xwrShift\\n    )\\n    public returns(bool, uint64)\\n    {\\n        //TO-DO: check shift + mask\\n        //TO-DO: use bitmanipulation right shift\\n\\n        // Through arrays we force variables that were being put on stack to be stored\\n        // in memory. It is more expensive, but the stack only supports 16 variables.\\n        uint64[6] memory uint64vars;\\n        int[6] memory intvars;\\n\\n        // Reads privilege level on iflags register. The privilege level is located\\n        // on bits 2 and 3.\\n        // Reference: The Core of Cartesi, v1.02 - figure 1.\\n        intvars[PRIV] = mi.readIflagsPrv();\\n\\n        //readMstatus\\n        uint64vars[MSTATUS] = mi.memoryRead(ShadowAddresses.getMstatus());\\n\\n        // When MPRV is set, data loads and stores use privilege in MPP\\n        // instead of the current privilege level (code access is unaffected)\\n        //TO-DO: Check this &/&& and shifts\\n        if ((uint64vars[MSTATUS] & RiscVConstants.getMstatusMprvMask() != 0) && (xwrShift != RiscVConstants.getPteXwrCodeShift())) {\\n            intvars[PRIV] = (uint64vars[MSTATUS] & RiscVConstants.getMstatusMppMask()) >> RiscVConstants.getMstatusMppShift();\\n        }\\n\\n        // Physical memory is mediated by Machine-mode so, if privilege is M-mode it\\n        // does not use virtual Memory\\n        // Reference: riscv-priv-spec-1.7.pdf - Section 3.3, page 32.\\n        if (intvars[PRIV] == RiscVConstants.getPrvM()) {\\n            return (true, vaddr);\\n        }\\n\\n        // SATP - Supervisor Address Translation and Protection Register\\n        // Holds MODE, Physical page number (PPN) and address space identifier (ASID)\\n        // MODE is located on bits 60 to 63 for RV64.\\n        // Reference: riscv-priv-spec-1.10.pdf - Section 4.1.12, page 56.\\n        uint64vars[SATP] = mi.memoryRead(ShadowAddresses.getSatp());\\n        // In RV64, mode can be\\n        //   0: Bare: No translation or protection\\n        //   8: sv39: Page-based 39-bit virtual addressing\\n        //   9: sv48: Page-based 48-bit virtual addressing\\n        // Reference: riscv-priv-spec-1.10.pdf - Table 4.3, page 57.\\n        intvars[MODE] = (uint64vars[SATP] >> 60) & 0xf;\\n\\n        if (intvars[MODE] == 0) {\\n            return(true, vaddr);\\n        } else if (intvars[MODE] < 8 || intvars[MODE] > 9) {\\n            return(false, 0);\\n        }\\n        // Here we know we are in sv39 or sv48 modes\\n\\n        // Page table hierarchy of sv39 has 3 levels, and sv48 has 4 levels\\n        int levels = intvars[MODE] - 8 + 3;\\n        // Page offset are bits located from 0 to 11.\\n        // Then come levels virtual page numbers (VPN)\\n        // The rest of vaddr must be filled with copies of the\\n        // most significant bit in VPN[levels]\\n        // Hence, the use of arithmetic shifts here\\n        // Reference: riscv-priv-spec-1.10.pdf - Figure 4.16, page 63.\\n\\n        //TO-DO: Use bitmanipulation library for arithmetic shift\\n        intvars[VADDR_SHIFT] = RiscVConstants.getXlen() - (RiscVConstants.getPgShift() + levels * 9);\\n        if (((int64(vaddr) << uint64(intvars[VADDR_SHIFT])) >> uint64(intvars[VADDR_SHIFT])) != int64(vaddr)) {\\n            return (false, 0);\\n        }\\n        // The least significant 44 bits of satp contain the physical page number\\n        // for the root page table\\n        // Reference: riscv-priv-spec-1.10.pdf - Figure 4.12, page 57.\\n        intvars[SATP_PPN_BITS] = 44;\\n        // Initialize pteAddr with the base address for the root page table\\n        uint64vars[PTE_ADDR] = (uint64vars[SATP] & ((uint64(1) << uint64(intvars[SATP_PPN_BITS])) - 1)) << RiscVConstants.getPgShift();\\n        // All page table entries have 8 bytes\\n        // Each page table has 4k/pteSize entries\\n        // To index all entries, we need vpnBits\\n        // Reference: riscv-priv-spec-1.10.pdf - Section 4.4.1, page 63.\\n        intvars[PTE_SIZE_LOG2] = 3;\\n        intvars[VPN_BITS] = 12 - intvars[PTE_SIZE_LOG2];\\n        uint64vars[VPN_MASK] = uint64((1 << uint(intvars[VPN_BITS])) - 1);\\n\\n        for (int i = 0; i < levels; i++) {\\n            // Mask out VPN[levels -i-1]\\n            intvars[VADDR_SHIFT] = RiscVConstants.getPgShift() + intvars[VPN_BITS] * (levels - 1 - i);\\n            uint64 vpn = (vaddr >> uint(intvars[VADDR_SHIFT])) & uint64vars[VPN_MASK];\\n            // Add offset to find physical address of page table entry\\n            uint64vars[PTE_ADDR] += vpn << uint64(intvars[PTE_SIZE_LOG2]);\\n            //Read page table entry from physical memory\\n            bool readRamSucc;\\n            (readRamSucc, uint64vars[PTE]) = readRamUint64(mi, uint64vars[PTE_ADDR]);\\n\\n            if (!readRamSucc) {\\n                return(false, 0);\\n            }\\n\\n            // The OS can mark page table entries as invalid,\\n            // but these entries shouldn't be reached during page lookups\\n            //TO-DO: check if condition\\n            if ((uint64vars[PTE] & RiscVConstants.getPteVMask()) == 0) {\\n                return (false, 0);\\n            }\\n            // Clear all flags in least significant bits, then shift back to multiple of page size to form physical address\\n            uint64 ppn = (uint64vars[PTE] >> 10) << RiscVConstants.getPgShift();\\n            // Obtain X, W, R protection bits\\n            // X, W, R bits are located on bits 1 to 3 on physical address\\n            // Reference: riscv-priv-spec-1.10.pdf - Figure 4.18, page 63.\\n            int xwr = (uint64vars[PTE] >> 1) & 7;\\n            // xwr !=0 means we are done walking the page tables\\n            if (xwr != 0) {\\n                // These protection bit combinations are reserved for future use\\n                if (xwr == 2 || xwr == 6) {\\n                    return (false, 0);\\n                }\\n                // (We know we are not PRV_M if we reached here)\\n                if (intvars[PRIV] == RiscVConstants.getPrvS()) {\\n                    // If SUM is set, forbid S-mode code from accessing U-mode memory\\n                    //TO-DO: check if condition\\n                    if ((uint64vars[PTE] & RiscVConstants.getPteUMask() != 0) && ((uint64vars[MSTATUS] & RiscVConstants.getMstatusSumMask())) == 0) {\\n                        return (false, 0);\\n                    }\\n                } else {\\n                    // Forbid U-mode code from accessing S-mode memory\\n                    if ((uint64vars[PTE] & RiscVConstants.getPteUMask()) == 0) {\\n                        return (false, 0);\\n                    }\\n                }\\n                // MXR allows to read access to execute-only pages\\n                if (uint64vars[MSTATUS] & RiscVConstants.getMstatusMxrMask() != 0) {\\n                    //Set R bit if X bit is set\\n                    xwr = xwr | (xwr >> 2);\\n                }\\n                // Check protection bits against request access\\n                if (((xwr >> uint(xwrShift)) & 1) == 0) {\\n                    return (false, 0);\\n                }\\n                // Check page, megapage, and gigapage alignment\\n                uint64vars[VADDR_MASK] = (uint64(1) << uint64(intvars[VADDR_SHIFT])) - 1;\\n                if (ppn & uint64vars[VADDR_MASK] != 0) {\\n                    return (false, 0);\\n                }\\n                // Decide if we need to update access bits in pte\\n                bool updatePte = (uint64vars[PTE] & RiscVConstants.getPteAMask() == 0) || ((uint64vars[PTE] & RiscVConstants.getPteDMask() == 0) && xwrShift == RiscVConstants.getPteXwrWriteShift());\\n\\n                uint64vars[PTE] |= RiscVConstants.getPteAMask();\\n\\n                if (xwrShift == RiscVConstants.getPteXwrWriteShift()) {\\n                    uint64vars[PTE] = uint64vars[PTE] | RiscVConstants.getPteDMask();\\n                }\\n                // If so, update pte\\n                if (updatePte) {\\n                    writeRamUint64(\\n                        mi,\\n                        uint64vars[PTE_ADDR],\\n                        uint64vars[PTE]\\n                    );\\n                }\\n                // Add page offset in vaddr to ppn to form physical address\\n                return (true, (vaddr & uint64vars[VADDR_MASK]) | (ppn & ~uint64vars[VADDR_MASK]));\\n            }else {\\n                uint64vars[PTE_ADDR] = ppn;\\n            }\\n        }\\n        return (false, 0);\\n    }\\n\\n    function readRamUint64(MemoryInteractor mi, uint64 paddr)\\n    internal returns (bool, uint64)\\n    {\\n        uint64 pmaStart = PMA.findPmaEntry(mi, paddr);\\n        if (!PMA.pmaGetIstartM(pmaStart) || !PMA.pmaGetIstartR(pmaStart)) {\\n            return (false, 0);\\n        }\\n        return (true, mi.readMemory(paddr, 64));\\n    }\\n\\n    function writeRamUint64(\\n        MemoryInteractor mi,\\n        uint64 paddr,\\n        uint64 val\\n    )\\n    internal returns (bool)\\n    {\\n        uint64 pmaStart = PMA.findPmaEntry(mi, paddr);\\n        if (!PMA.pmaGetIstartM(pmaStart) || !PMA.pmaGetIstartW(pmaStart)) {\\n            return false;\\n        }\\n        mi.writeMemory(\\n            paddr,\\n            val,\\n            64\\n        );\\n        return true;\\n    }\\n\\n}\\n\",\"keccak256\":\"0xf31e6be1dd768fec368c09b3f47fa44c58ad237255ef8cb6bae8dbc770d68e6f\",\"license\":\"Apache-2.0\"}},\"version\":1}",
  "bytecode": "0x608060405234801561001057600080fd5b50604051610c33380380610c338339818101604052602081101561003357600080fd5b5051600080546001600160a01b039092166001600160a01b0319909216919091179055610bce806100656000396000f3fe608060405234801561001057600080fd5b50600436106100365760003560e01c80637718d4c81461003b578063a35b2d0714610203575b600080fd5b6101e66004803603606081101561005157600080fd5b81019060208101813564010000000081111561006c57600080fd5b82018360208201111561007e57600080fd5b803590602001918460208302840111640100000000831117156100a057600080fd5b91908080602002602001604051908101604052809392919081815260200183836020028082843760009201919091525092959493602081019350359150506401000000008111156100f057600080fd5b82018360208201111561010257600080fd5b8035906020019184602083028401116401000000008311171561012457600080fd5b919080806020026020016040519081016040528093929190818152602001838360200280828437600092019190915250929594936020810193503591505064010000000081111561017457600080fd5b82018360208201111561018657600080fd5b803590602001918460208302840111640100000000831117156101a857600080fd5b919080806020026020016040519081016040528093929190818152602001838360200280828437600092019190915250929550610227945050505050565b6040805160ff909316835260208301919091528051918290030190f35b61020b610ab4565b604080516001600160a01b039092168252519081900360200190f35b6000805460405163a47594df60e01b815260606004820190815286516064830152865184936001600160a01b03169263a47594df9289928992899291829160248101916044820191608401906020808a0191028083838f5b8381101561029757818101518382015260200161027f565b50505050905001848103835286818151815260200191508051906020019060200280838360005b838110156102d65781810151838201526020016102be565b50505050905001848103825285818151815260200191508051906020019060200280838360005b838110156103155781810151838201526020016102fd565b505050509050019650505050505050600060405180830381600087803b15801561033e57600080fd5b505af1158015610352573d6000803e3d6000fd5b5050505060008060009054906101000a90046001600160a01b03166001600160a01b031663daded5c26040518163ffffffff1660e01b8152600401602060405180830381600087803b1580156103a757600080fd5b505af11580156103bb573d6000803e3d6000fd5b505050506040513d60208110156103d157600080fd5b5051905067ffffffffffffffff80821610610424576040805160008152600160208201528151600080516020610b79833981519152929181900390910190a161041a6000610ac3565b9250925050610aac565b60008060009054906101000a90046001600160a01b03166001600160a01b031663968644f06040518163ffffffff1660e01b8152600401602060405180830381600087803b15801561047557600080fd5b505af1158015610489573d6000803e3d6000fd5b505050506040513d602081101561049f57600080fd5b5051905067ffffffffffffffff8116156104f2576040805160008152600160208201528151600080516020610b79833981519152929181900390910190a16104e76000610ac3565b935093505050610aac565b60008060009054906101000a90046001600160a01b03166001600160a01b031663d40d17c56040518163ffffffff1660e01b8152600401602060405180830381600087803b15801561054357600080fd5b505af1158015610557573d6000803e3d6000fd5b505050506040513d602081101561056d57600080fd5b5051905067ffffffffffffffff8116156105c1576040805160008152600160208201528151600080516020610b79833981519152929181900390910190a16105b56000610ac3565b94509450505050610aac565b6000805460408051630593f64960e51b81526004810184905290516001600160a01b039092169263b27ec9209260248084019382900301818387803b15801561060957600080fd5b505af115801561061d573d6000803e3d6000fd5b5050600080546040805163087426fd60e01b81526001600160a01b03909216600483015267ffffffffffffffff881660248301525173b73C6e6Ff5c59e30e1A27DDe559b82b01aC0Bbc4945063087426fd935060448083019392829003018186803b15801561068b57600080fd5b505af415801561069f573d6000803e3d6000fd5b505060008054604080516365f308d960e11b81526001600160a01b0390921660048301525173b73C6e6Ff5c59e30e1A27DDe559b82b01aC0Bbc4945063cbe611b2935060248083019392829003018186803b1580156106fd57600080fd5b505af4158015610711573d6000803e3d6000fd5b50506000805460408051639978acc960e01b81526001600160a01b0390921660048301525191935083925082917348F8F9cd16a4f2Fa80fbd228E112D4006670726291639978acc9916024808301926060929190829003018186803b15801561077957600080fd5b505af415801561078d573d6000803e3d6000fd5b505050506040513d60608110156107a357600080fd5b50805160208201516040909201519094509250905060018360018111156107c657fe5b14156109755760016000546040805163928bd0b360e01b81526001600160a01b03909216600483015263ffffffff8416602483015267ffffffffffffffff851660448301525173b0161aA5A36F7961f4842229C4e33B089de9612c9163928bd0b3916064808301926020929190829003018186803b15801561084757600080fd5b505af415801561085b573d6000803e3d6000fd5b505050506040513d602081101561087157600080fd5b5051600181111561087e57fe5b14156109755760008060009054906101000a90046001600160a01b03166001600160a01b03166328520b306040518163ffffffff1660e01b8152600401602060405180830381600087803b1580156108d557600080fd5b505af11580156108e9573d6000803e3d6000fd5b505050506040513d60208110156108ff57600080fd5b505160008054604080516310d74c7d60e01b815267ffffffffffffffff6001860116600482015290519394506001600160a01b03909116926310d74c7d9260248084019391929182900301818387803b15801561095b57600080fd5b505af115801561096f573d6000803e3d6000fd5b50505050505b60008054906101000a90046001600160a01b03166001600160a01b031663daded5c26040518163ffffffff1660e01b8152600401602060405180830381600087803b1580156109c357600080fd5b505af11580156109d7573d6000803e3d6000fd5b505050506040513d60208110156109ed57600080fd5b50516000805460408051632f2e532960e11b815267ffffffffffffffff6001860116600482015290519399506001600160a01b0390911692635e5ca6529260248084019391929182900301818387803b158015610a4957600080fd5b505af1158015610a5d573d6000803e3d6000fd5b50506040805167ffffffffffffffff60018b01168152600060208201528151600080516020610b798339815191529450908190039091019150a1610aa16000610ac3565b975097505050505050505b935093915050565b6000546001600160a01b031690565b6040805160ff83168152905160009182917f7ab9c6180230b32e97c918b15c3ccdb0d19d07b998239db4ac2b444998ac258c9181900360200190a16000546040805163080aa5d160e01b8152905185926001600160a01b03169163080aa5d1916004808301926020929190829003018186803b158015610b4257600080fd5b505afa158015610b56573d6000803e3d6000fd5b505050506040513d6020811015610b6c57600080fd5b5051909250905091509156fe1c2f71cc57d08d5100cbfe85453264ffe21b7949f28975257ca67cdb929d6b5ea2646970667358221220d96c20b5748364e615b995e7b0359a4ea7567f5c2bc49fa9ba5aede00c858ae164736f6c63430007040033",
  "deployedBytecode": "0x608060405234801561001057600080fd5b50600436106100365760003560e01c80637718d4c81461003b578063a35b2d0714610203575b600080fd5b6101e66004803603606081101561005157600080fd5b81019060208101813564010000000081111561006c57600080fd5b82018360208201111561007e57600080fd5b803590602001918460208302840111640100000000831117156100a057600080fd5b91908080602002602001604051908101604052809392919081815260200183836020028082843760009201919091525092959493602081019350359150506401000000008111156100f057600080fd5b82018360208201111561010257600080fd5b8035906020019184602083028401116401000000008311171561012457600080fd5b919080806020026020016040519081016040528093929190818152602001838360200280828437600092019190915250929594936020810193503591505064010000000081111561017457600080fd5b82018360208201111561018657600080fd5b803590602001918460208302840111640100000000831117156101a857600080fd5b919080806020026020016040519081016040528093929190818152602001838360200280828437600092019190915250929550610227945050505050565b6040805160ff909316835260208301919091528051918290030190f35b61020b610ab4565b604080516001600160a01b039092168252519081900360200190f35b6000805460405163a47594df60e01b815260606004820190815286516064830152865184936001600160a01b03169263a47594df9289928992899291829160248101916044820191608401906020808a0191028083838f5b8381101561029757818101518382015260200161027f565b50505050905001848103835286818151815260200191508051906020019060200280838360005b838110156102d65781810151838201526020016102be565b50505050905001848103825285818151815260200191508051906020019060200280838360005b838110156103155781810151838201526020016102fd565b505050509050019650505050505050600060405180830381600087803b15801561033e57600080fd5b505af1158015610352573d6000803e3d6000fd5b5050505060008060009054906101000a90046001600160a01b03166001600160a01b031663daded5c26040518163ffffffff1660e01b8152600401602060405180830381600087803b1580156103a757600080fd5b505af11580156103bb573d6000803e3d6000fd5b505050506040513d60208110156103d157600080fd5b5051905067ffffffffffffffff80821610610424576040805160008152600160208201528151600080516020610b79833981519152929181900390910190a161041a6000610ac3565b9250925050610aac565b60008060009054906101000a90046001600160a01b03166001600160a01b031663968644f06040518163ffffffff1660e01b8152600401602060405180830381600087803b15801561047557600080fd5b505af1158015610489573d6000803e3d6000fd5b505050506040513d602081101561049f57600080fd5b5051905067ffffffffffffffff8116156104f2576040805160008152600160208201528151600080516020610b79833981519152929181900390910190a16104e76000610ac3565b935093505050610aac565b60008060009054906101000a90046001600160a01b03166001600160a01b031663d40d17c56040518163ffffffff1660e01b8152600401602060405180830381600087803b15801561054357600080fd5b505af1158015610557573d6000803e3d6000fd5b505050506040513d602081101561056d57600080fd5b5051905067ffffffffffffffff8116156105c1576040805160008152600160208201528151600080516020610b79833981519152929181900390910190a16105b56000610ac3565b94509450505050610aac565b6000805460408051630593f64960e51b81526004810184905290516001600160a01b039092169263b27ec9209260248084019382900301818387803b15801561060957600080fd5b505af115801561061d573d6000803e3d6000fd5b5050600080546040805163087426fd60e01b81526001600160a01b03909216600483015267ffffffffffffffff881660248301525173__$e08e6d0ed5a2f97ab06cd853d8e2c12bde$__945063087426fd935060448083019392829003018186803b15801561068b57600080fd5b505af415801561069f573d6000803e3d6000fd5b505060008054604080516365f308d960e11b81526001600160a01b0390921660048301525173__$e08e6d0ed5a2f97ab06cd853d8e2c12bde$__945063cbe611b2935060248083019392829003018186803b1580156106fd57600080fd5b505af4158015610711573d6000803e3d6000fd5b50506000805460408051639978acc960e01b81526001600160a01b03909216600483015251919350839250829173__$93738ed6f6c48fbd225a05e1ca9d77bedb$__91639978acc9916024808301926060929190829003018186803b15801561077957600080fd5b505af415801561078d573d6000803e3d6000fd5b505050506040513d60608110156107a357600080fd5b50805160208201516040909201519094509250905060018360018111156107c657fe5b14156109755760016000546040805163928bd0b360e01b81526001600160a01b03909216600483015263ffffffff8416602483015267ffffffffffffffff851660448301525173__$b4d3b52b5c4c117191241ce0fc2957ce68$__9163928bd0b3916064808301926020929190829003018186803b15801561084757600080fd5b505af415801561085b573d6000803e3d6000fd5b505050506040513d602081101561087157600080fd5b5051600181111561087e57fe5b14156109755760008060009054906101000a90046001600160a01b03166001600160a01b03166328520b306040518163ffffffff1660e01b8152600401602060405180830381600087803b1580156108d557600080fd5b505af11580156108e9573d6000803e3d6000fd5b505050506040513d60208110156108ff57600080fd5b505160008054604080516310d74c7d60e01b815267ffffffffffffffff6001860116600482015290519394506001600160a01b03909116926310d74c7d9260248084019391929182900301818387803b15801561095b57600080fd5b505af115801561096f573d6000803e3d6000fd5b50505050505b60008054906101000a90046001600160a01b03166001600160a01b031663daded5c26040518163ffffffff1660e01b8152600401602060405180830381600087803b1580156109c357600080fd5b505af11580156109d7573d6000803e3d6000fd5b505050506040513d60208110156109ed57600080fd5b50516000805460408051632f2e532960e11b815267ffffffffffffffff6001860116600482015290519399506001600160a01b0390911692635e5ca6529260248084019391929182900301818387803b158015610a4957600080fd5b505af1158015610a5d573d6000803e3d6000fd5b50506040805167ffffffffffffffff60018b01168152600060208201528151600080516020610b798339815191529450908190039091019150a1610aa16000610ac3565b975097505050505050505b935093915050565b6000546001600160a01b031690565b6040805160ff83168152905160009182917f7ab9c6180230b32e97c918b15c3ccdb0d19d07b998239db4ac2b444998ac258c9181900360200190a16000546040805163080aa5d160e01b8152905185926001600160a01b03169163080aa5d1916004808301926020929190829003018186803b158015610b4257600080fd5b505afa158015610b56573d6000803e3d6000fd5b505050506040513d6020811015610b6c57600080fd5b5051909250905091509156fe1c2f71cc57d08d5100cbfe85453264ffe21b7949f28975257ca67cdb929d6b5ea2646970667358221220d96c20b5748364e615b995e7b0359a4ea7567f5c2bc49fa9ba5aede00c858ae164736f6c63430007040033",
  "libraries": {
    "RiscVDecoder": "0xFc6E2ceCe819DDcc94423cA469F3F49dfbeefA64",
    "RiscVConstants": "0x08367820CD9849A6FA6964c7cEf53C5C47fA5C08",
    "ShadowAddresses": "0x4D7479bF76387f35D84B9f1BE586Aa83d9118294",
    "Fetch": "0x48F8F9cd16a4f2Fa80fbd228E112D40066707262",
    "Interrupts": "0xb73C6e6Ff5c59e30e1A27DDe559b82b01aC0Bbc4",
    "Execute": "0xb0161aA5A36F7961f4842229C4e33B089de9612c"
  },
  "devdoc": {
    "author": "Felipe Argento",
    "kind": "dev",
    "methods": {
      "step(uint64[],bytes8[],bool[])": {
        "params": {
          "_isRead": "bool specifying if access is a read",
          "_rwPositions": "position of all read and writes",
          "_rwValues": "value of all read and writes"
        },
        "returns": {
          "_0": "Returns an exit code.",
          "_1": "Returns an exit code and the amount of memory accesses"
        }
      }
    },
    "title": "Step",
    "version": 1
  },
  "userdoc": {
    "kind": "user",
    "methods": {
      "step(uint64[],bytes8[],bool[])": {
        "notice": "Run step define by a MemoryManager instance."
      }
    },
    "notice": "State transiction function that takes the machine from state s[i] to s[i + 1]",
    "version": 1
  },
  "storageLayout": {
    "storage": [
      {
        "astId": 14261,
        "contract": "contracts/Step.sol:Step",
        "label": "mi",
        "offset": 0,
        "slot": "0",
        "type": "t_contract(MemoryInteractor)7261"
      }
    ],
    "types": {
      "t_contract(MemoryInteractor)7261": {
        "encoding": "inplace",
        "label": "contract MemoryInteractor",
        "numberOfBytes": "20"
      }
    }
  }
}