{
  "module_name": "dpu_hwio.h",
  "hash_id": "30c47ccc9ea669933614b0089cc90f820495b4cec3fd66e37986611ca88bd7be",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/msm/disp/dpu1/dpu_hwio.h",
  "human_readable_source": " \n \n\n#ifndef _DPU_HWIO_H\n#define _DPU_HWIO_H\n\n#include \"dpu_hw_util.h\"\n\n \n#define DISP_INTF_SEL                   0x004\n#define INTR_EN                         0x010\n#define INTR_STATUS                     0x014\n#define INTR_CLEAR                      0x018\n#define INTR2_EN                        0x008\n#define INTR2_STATUS                    0x00c\n#define SSPP_SPARE                      0x028\n#define INTR2_CLEAR                     0x02c\n#define HIST_INTR_EN                    0x01c\n#define HIST_INTR_STATUS                0x020\n#define HIST_INTR_CLEAR                 0x024\n#define SPLIT_DISPLAY_EN                0x2F4\n#define SPLIT_DISPLAY_UPPER_PIPE_CTRL   0x2F8\n#define DSPP_IGC_COLOR0_RAM_LUTN        0x300\n#define DSPP_IGC_COLOR1_RAM_LUTN        0x304\n#define DSPP_IGC_COLOR2_RAM_LUTN        0x308\n#define DANGER_STATUS                   0x360\n#define SAFE_STATUS                     0x364\n#define HW_EVENTS_CTL                   0x37C\n#define MDP_WD_TIMER_0_CTL              0x380\n#define MDP_WD_TIMER_0_CTL2             0x384\n#define MDP_WD_TIMER_0_LOAD_VALUE       0x388\n#define MDP_WD_TIMER_1_CTL              0x390\n#define MDP_WD_TIMER_1_CTL2             0x394\n#define MDP_WD_TIMER_1_LOAD_VALUE       0x398\n#define CLK_CTRL3                       0x3A8\n#define CLK_STATUS3                     0x3AC\n#define CLK_CTRL4                       0x3B0\n#define CLK_STATUS4                     0x3B4\n#define CLK_CTRL5                       0x3B8\n#define CLK_STATUS5                     0x3BC\n#define CLK_CTRL7                       0x3D0\n#define CLK_STATUS7                     0x3D4\n#define SPLIT_DISPLAY_LOWER_PIPE_CTRL   0x3F0\n#define SPLIT_DISPLAY_TE_LINE_INTERVAL  0x3F4\n#define INTF_SW_RESET_MASK              0x3FC\n#define HDMI_DP_CORE_SELECT             0x408\n#define MDP_OUT_CTL_0                   0x410\n#define MDP_VSYNC_SEL                   0x414\n#define MDP_WD_TIMER_2_CTL              0x420\n#define MDP_WD_TIMER_2_CTL2             0x424\n#define MDP_WD_TIMER_2_LOAD_VALUE       0x428\n#define MDP_WD_TIMER_3_CTL              0x430\n#define MDP_WD_TIMER_3_CTL2             0x434\n#define MDP_WD_TIMER_3_LOAD_VALUE       0x438\n#define MDP_WD_TIMER_4_CTL              0x440\n#define MDP_WD_TIMER_4_CTL2             0x444\n#define MDP_WD_TIMER_4_LOAD_VALUE       0x448\n#define DCE_SEL                         0x450\n\n#define MDP_PERIPH_TOP0\t\t\tMDP_WD_TIMER_0_CTL\n#define MDP_PERIPH_TOP0_END\t\tCLK_CTRL3\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}