part=xcvu11p-flga2577-1-e

[hls]
clock=10ns
flow_target=vivado
syn.file=C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/Adders/Full_adder/full_adder.hpp
syn.file=C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/Adders/Full_adder/full_adder.cpp
syn.top=full_adder
tb.file=C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/Adders/Full_adder/tb_full_adder.cpp
cosim.tool=xsim
package.output.syn=false