{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561488880311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561488880333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 15:54:40 2019 " "Processing started: Tue Jun 25 15:54:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561488880333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561488880333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ula -c Ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ula -c Ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561488880333 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1561488881763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 3 3 " "Found 3 design units, including 3 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ula " "Found entity 1: Ula" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561488898977 ""} { "Info" "ISGN_ENTITY_NAME" "2 MainUla " "Found entity 2: MainUla" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561488898977 ""} { "Info" "ISGN_ENTITY_NAME" "3 AluControl " "Found entity 3: AluControl" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561488898977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561488898977 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "func Ula.v(12) " "Verilog HDL Implicit Net warning at Ula.v(12): created implicit net for \"func\"" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561488898978 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isOverflowed Ula.v(56) " "Verilog HDL Implicit Net warning at Ula.v(56): created implicit net for \"isOverflowed\"" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561488898978 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ula " "Elaborating entity \"Ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561488899038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluControl AluControl:aluControl " "Elaborating entity \"AluControl\" for hierarchy \"AluControl:aluControl\"" {  } { { "Ula.v" "aluControl" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561488899070 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isOverflowed Ula.v(56) " "Verilog HDL or VHDL warning at Ula.v(56): object \"isOverflowed\" assigned a value but never read" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561488899070 "|Ula|AluControl:aluControl"}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT" "Ula.v(66) " "Verilog HDL unsupported feature error at Ula.v(66): Procedural Continuous Assignment to register is not supported" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 66 0 0 } }  } 0 10043 "Verilog HDL unsupported feature error at %1!s!: Procedural Continuous Assignment to register is not supported" 0 0 "Quartus II" 0 -1 1561488899071 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluControlOutContrlol Ula.v(60) " "Verilog HDL Always Construct warning at Ula.v(60): inferring latch(es) for variable \"aluControlOutContrlol\", which holds its previous value in one or more paths through the always construct" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561488899071 "|Ula|AluControl:aluControl"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "AluControl:aluControl " "Can't elaborate user hierarchy \"AluControl:aluControl\"" {  } { { "Ula.v" "aluControl" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 12 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561488899071 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561488899375 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 25 15:54:59 2019 " "Processing ended: Tue Jun 25 15:54:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561488899375 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561488899375 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561488899375 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561488899375 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561488900224 ""}
