
TACTS_testbed.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d85c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000072c  0800da30  0800da30  0001da30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e15c  0800e15c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800e15c  0800e15c  0001e15c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e164  0800e164  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e164  0800e164  0001e164  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e168  0800e168  0001e168  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800e16c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000274  200001e0  0800e34c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000454  0800e34c  00020454  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001678d  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e18  00000000  00000000  0003699d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011b0  00000000  00000000  000397b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001068  00000000  00000000  0003a968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028342  00000000  00000000  0003b9d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b673  00000000  00000000  00063d12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f631c  00000000  00000000  0007f385  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001756a1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000615c  00000000  00000000  001756f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800da14 	.word	0x0800da14

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	0800da14 	.word	0x0800da14

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	; 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_d2uiz>:
 8000c08:	004a      	lsls	r2, r1, #1
 8000c0a:	d211      	bcs.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c10:	d211      	bcs.n	8000c36 <__aeabi_d2uiz+0x2e>
 8000c12:	d50d      	bpl.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c1c:	d40e      	bmi.n	8000c3c <__aeabi_d2uiz+0x34>
 8000c1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c2e:	4770      	bx	lr
 8000c30:	f04f 0000 	mov.w	r0, #0
 8000c34:	4770      	bx	lr
 8000c36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c3a:	d102      	bne.n	8000c42 <__aeabi_d2uiz+0x3a>
 8000c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c40:	4770      	bx	lr
 8000c42:	f04f 0000 	mov.w	r0, #0
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_d2f>:
 8000c48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c50:	bf24      	itt	cs
 8000c52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c5a:	d90d      	bls.n	8000c78 <__aeabi_d2f+0x30>
 8000c5c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c68:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c70:	bf08      	it	eq
 8000c72:	f020 0001 	biceq.w	r0, r0, #1
 8000c76:	4770      	bx	lr
 8000c78:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c7c:	d121      	bne.n	8000cc2 <__aeabi_d2f+0x7a>
 8000c7e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c82:	bfbc      	itt	lt
 8000c84:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c88:	4770      	bxlt	lr
 8000c8a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c92:	f1c2 0218 	rsb	r2, r2, #24
 8000c96:	f1c2 0c20 	rsb	ip, r2, #32
 8000c9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c9e:	fa20 f002 	lsr.w	r0, r0, r2
 8000ca2:	bf18      	it	ne
 8000ca4:	f040 0001 	orrne.w	r0, r0, #1
 8000ca8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cb4:	ea40 000c 	orr.w	r0, r0, ip
 8000cb8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cc0:	e7cc      	b.n	8000c5c <__aeabi_d2f+0x14>
 8000cc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cc6:	d107      	bne.n	8000cd8 <__aeabi_d2f+0x90>
 8000cc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ccc:	bf1e      	ittt	ne
 8000cce:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cd2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cd6:	4770      	bxne	lr
 8000cd8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cdc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ce0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_uldivmod>:
 8000ce8:	b953      	cbnz	r3, 8000d00 <__aeabi_uldivmod+0x18>
 8000cea:	b94a      	cbnz	r2, 8000d00 <__aeabi_uldivmod+0x18>
 8000cec:	2900      	cmp	r1, #0
 8000cee:	bf08      	it	eq
 8000cf0:	2800      	cmpeq	r0, #0
 8000cf2:	bf1c      	itt	ne
 8000cf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cfc:	f000 b9aa 	b.w	8001054 <__aeabi_idiv0>
 8000d00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d08:	f000 f83c 	bl	8000d84 <__udivmoddi4>
 8000d0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d14:	b004      	add	sp, #16
 8000d16:	4770      	bx	lr

08000d18 <__aeabi_d2lz>:
 8000d18:	b538      	push	{r3, r4, r5, lr}
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	4604      	mov	r4, r0
 8000d20:	460d      	mov	r5, r1
 8000d22:	f7ff ff0b 	bl	8000b3c <__aeabi_dcmplt>
 8000d26:	b928      	cbnz	r0, 8000d34 <__aeabi_d2lz+0x1c>
 8000d28:	4620      	mov	r0, r4
 8000d2a:	4629      	mov	r1, r5
 8000d2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d30:	f000 b80a 	b.w	8000d48 <__aeabi_d2ulz>
 8000d34:	4620      	mov	r0, r4
 8000d36:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d3a:	f000 f805 	bl	8000d48 <__aeabi_d2ulz>
 8000d3e:	4240      	negs	r0, r0
 8000d40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d44:	bd38      	pop	{r3, r4, r5, pc}
 8000d46:	bf00      	nop

08000d48 <__aeabi_d2ulz>:
 8000d48:	b5d0      	push	{r4, r6, r7, lr}
 8000d4a:	4b0c      	ldr	r3, [pc, #48]	; (8000d7c <__aeabi_d2ulz+0x34>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	4606      	mov	r6, r0
 8000d50:	460f      	mov	r7, r1
 8000d52:	f7ff fc81 	bl	8000658 <__aeabi_dmul>
 8000d56:	f7ff ff57 	bl	8000c08 <__aeabi_d2uiz>
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	f7ff fc02 	bl	8000564 <__aeabi_ui2d>
 8000d60:	4b07      	ldr	r3, [pc, #28]	; (8000d80 <__aeabi_d2ulz+0x38>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	f7ff fc78 	bl	8000658 <__aeabi_dmul>
 8000d68:	4602      	mov	r2, r0
 8000d6a:	460b      	mov	r3, r1
 8000d6c:	4630      	mov	r0, r6
 8000d6e:	4639      	mov	r1, r7
 8000d70:	f7ff faba 	bl	80002e8 <__aeabi_dsub>
 8000d74:	f7ff ff48 	bl	8000c08 <__aeabi_d2uiz>
 8000d78:	4621      	mov	r1, r4
 8000d7a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d7c:	3df00000 	.word	0x3df00000
 8000d80:	41f00000 	.word	0x41f00000

08000d84 <__udivmoddi4>:
 8000d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d88:	9d08      	ldr	r5, [sp, #32]
 8000d8a:	4604      	mov	r4, r0
 8000d8c:	468e      	mov	lr, r1
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d14d      	bne.n	8000e2e <__udivmoddi4+0xaa>
 8000d92:	428a      	cmp	r2, r1
 8000d94:	4694      	mov	ip, r2
 8000d96:	d969      	bls.n	8000e6c <__udivmoddi4+0xe8>
 8000d98:	fab2 f282 	clz	r2, r2
 8000d9c:	b152      	cbz	r2, 8000db4 <__udivmoddi4+0x30>
 8000d9e:	fa01 f302 	lsl.w	r3, r1, r2
 8000da2:	f1c2 0120 	rsb	r1, r2, #32
 8000da6:	fa20 f101 	lsr.w	r1, r0, r1
 8000daa:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dae:	ea41 0e03 	orr.w	lr, r1, r3
 8000db2:	4094      	lsls	r4, r2
 8000db4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000db8:	0c21      	lsrs	r1, r4, #16
 8000dba:	fbbe f6f8 	udiv	r6, lr, r8
 8000dbe:	fa1f f78c 	uxth.w	r7, ip
 8000dc2:	fb08 e316 	mls	r3, r8, r6, lr
 8000dc6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000dca:	fb06 f107 	mul.w	r1, r6, r7
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	d90a      	bls.n	8000de8 <__udivmoddi4+0x64>
 8000dd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dda:	f080 811f 	bcs.w	800101c <__udivmoddi4+0x298>
 8000dde:	4299      	cmp	r1, r3
 8000de0:	f240 811c 	bls.w	800101c <__udivmoddi4+0x298>
 8000de4:	3e02      	subs	r6, #2
 8000de6:	4463      	add	r3, ip
 8000de8:	1a5b      	subs	r3, r3, r1
 8000dea:	b2a4      	uxth	r4, r4
 8000dec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000df0:	fb08 3310 	mls	r3, r8, r0, r3
 8000df4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000df8:	fb00 f707 	mul.w	r7, r0, r7
 8000dfc:	42a7      	cmp	r7, r4
 8000dfe:	d90a      	bls.n	8000e16 <__udivmoddi4+0x92>
 8000e00:	eb1c 0404 	adds.w	r4, ip, r4
 8000e04:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e08:	f080 810a 	bcs.w	8001020 <__udivmoddi4+0x29c>
 8000e0c:	42a7      	cmp	r7, r4
 8000e0e:	f240 8107 	bls.w	8001020 <__udivmoddi4+0x29c>
 8000e12:	4464      	add	r4, ip
 8000e14:	3802      	subs	r0, #2
 8000e16:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e1a:	1be4      	subs	r4, r4, r7
 8000e1c:	2600      	movs	r6, #0
 8000e1e:	b11d      	cbz	r5, 8000e28 <__udivmoddi4+0xa4>
 8000e20:	40d4      	lsrs	r4, r2
 8000e22:	2300      	movs	r3, #0
 8000e24:	e9c5 4300 	strd	r4, r3, [r5]
 8000e28:	4631      	mov	r1, r6
 8000e2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d909      	bls.n	8000e46 <__udivmoddi4+0xc2>
 8000e32:	2d00      	cmp	r5, #0
 8000e34:	f000 80ef 	beq.w	8001016 <__udivmoddi4+0x292>
 8000e38:	2600      	movs	r6, #0
 8000e3a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e3e:	4630      	mov	r0, r6
 8000e40:	4631      	mov	r1, r6
 8000e42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e46:	fab3 f683 	clz	r6, r3
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	d14a      	bne.n	8000ee4 <__udivmoddi4+0x160>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d302      	bcc.n	8000e58 <__udivmoddi4+0xd4>
 8000e52:	4282      	cmp	r2, r0
 8000e54:	f200 80f9 	bhi.w	800104a <__udivmoddi4+0x2c6>
 8000e58:	1a84      	subs	r4, r0, r2
 8000e5a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e5e:	2001      	movs	r0, #1
 8000e60:	469e      	mov	lr, r3
 8000e62:	2d00      	cmp	r5, #0
 8000e64:	d0e0      	beq.n	8000e28 <__udivmoddi4+0xa4>
 8000e66:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e6a:	e7dd      	b.n	8000e28 <__udivmoddi4+0xa4>
 8000e6c:	b902      	cbnz	r2, 8000e70 <__udivmoddi4+0xec>
 8000e6e:	deff      	udf	#255	; 0xff
 8000e70:	fab2 f282 	clz	r2, r2
 8000e74:	2a00      	cmp	r2, #0
 8000e76:	f040 8092 	bne.w	8000f9e <__udivmoddi4+0x21a>
 8000e7a:	eba1 010c 	sub.w	r1, r1, ip
 8000e7e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e82:	fa1f fe8c 	uxth.w	lr, ip
 8000e86:	2601      	movs	r6, #1
 8000e88:	0c20      	lsrs	r0, r4, #16
 8000e8a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e8e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e92:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e96:	fb0e f003 	mul.w	r0, lr, r3
 8000e9a:	4288      	cmp	r0, r1
 8000e9c:	d908      	bls.n	8000eb0 <__udivmoddi4+0x12c>
 8000e9e:	eb1c 0101 	adds.w	r1, ip, r1
 8000ea2:	f103 38ff 	add.w	r8, r3, #4294967295
 8000ea6:	d202      	bcs.n	8000eae <__udivmoddi4+0x12a>
 8000ea8:	4288      	cmp	r0, r1
 8000eaa:	f200 80cb 	bhi.w	8001044 <__udivmoddi4+0x2c0>
 8000eae:	4643      	mov	r3, r8
 8000eb0:	1a09      	subs	r1, r1, r0
 8000eb2:	b2a4      	uxth	r4, r4
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1110 	mls	r1, r7, r0, r1
 8000ebc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ec0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ec4:	45a6      	cmp	lr, r4
 8000ec6:	d908      	bls.n	8000eda <__udivmoddi4+0x156>
 8000ec8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ecc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ed0:	d202      	bcs.n	8000ed8 <__udivmoddi4+0x154>
 8000ed2:	45a6      	cmp	lr, r4
 8000ed4:	f200 80bb 	bhi.w	800104e <__udivmoddi4+0x2ca>
 8000ed8:	4608      	mov	r0, r1
 8000eda:	eba4 040e 	sub.w	r4, r4, lr
 8000ede:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ee2:	e79c      	b.n	8000e1e <__udivmoddi4+0x9a>
 8000ee4:	f1c6 0720 	rsb	r7, r6, #32
 8000ee8:	40b3      	lsls	r3, r6
 8000eea:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eee:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ef2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ef6:	fa01 f306 	lsl.w	r3, r1, r6
 8000efa:	431c      	orrs	r4, r3
 8000efc:	40f9      	lsrs	r1, r7
 8000efe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f02:	fa00 f306 	lsl.w	r3, r0, r6
 8000f06:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f0a:	0c20      	lsrs	r0, r4, #16
 8000f0c:	fa1f fe8c 	uxth.w	lr, ip
 8000f10:	fb09 1118 	mls	r1, r9, r8, r1
 8000f14:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f18:	fb08 f00e 	mul.w	r0, r8, lr
 8000f1c:	4288      	cmp	r0, r1
 8000f1e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f22:	d90b      	bls.n	8000f3c <__udivmoddi4+0x1b8>
 8000f24:	eb1c 0101 	adds.w	r1, ip, r1
 8000f28:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f2c:	f080 8088 	bcs.w	8001040 <__udivmoddi4+0x2bc>
 8000f30:	4288      	cmp	r0, r1
 8000f32:	f240 8085 	bls.w	8001040 <__udivmoddi4+0x2bc>
 8000f36:	f1a8 0802 	sub.w	r8, r8, #2
 8000f3a:	4461      	add	r1, ip
 8000f3c:	1a09      	subs	r1, r1, r0
 8000f3e:	b2a4      	uxth	r4, r4
 8000f40:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f44:	fb09 1110 	mls	r1, r9, r0, r1
 8000f48:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f4c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f50:	458e      	cmp	lr, r1
 8000f52:	d908      	bls.n	8000f66 <__udivmoddi4+0x1e2>
 8000f54:	eb1c 0101 	adds.w	r1, ip, r1
 8000f58:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f5c:	d26c      	bcs.n	8001038 <__udivmoddi4+0x2b4>
 8000f5e:	458e      	cmp	lr, r1
 8000f60:	d96a      	bls.n	8001038 <__udivmoddi4+0x2b4>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4461      	add	r1, ip
 8000f66:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f6a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f6e:	eba1 010e 	sub.w	r1, r1, lr
 8000f72:	42a1      	cmp	r1, r4
 8000f74:	46c8      	mov	r8, r9
 8000f76:	46a6      	mov	lr, r4
 8000f78:	d356      	bcc.n	8001028 <__udivmoddi4+0x2a4>
 8000f7a:	d053      	beq.n	8001024 <__udivmoddi4+0x2a0>
 8000f7c:	b15d      	cbz	r5, 8000f96 <__udivmoddi4+0x212>
 8000f7e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f82:	eb61 010e 	sbc.w	r1, r1, lr
 8000f86:	fa01 f707 	lsl.w	r7, r1, r7
 8000f8a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f8e:	40f1      	lsrs	r1, r6
 8000f90:	431f      	orrs	r7, r3
 8000f92:	e9c5 7100 	strd	r7, r1, [r5]
 8000f96:	2600      	movs	r6, #0
 8000f98:	4631      	mov	r1, r6
 8000f9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f9e:	f1c2 0320 	rsb	r3, r2, #32
 8000fa2:	40d8      	lsrs	r0, r3
 8000fa4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fa8:	fa21 f303 	lsr.w	r3, r1, r3
 8000fac:	4091      	lsls	r1, r2
 8000fae:	4301      	orrs	r1, r0
 8000fb0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fb4:	fa1f fe8c 	uxth.w	lr, ip
 8000fb8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000fbc:	fb07 3610 	mls	r6, r7, r0, r3
 8000fc0:	0c0b      	lsrs	r3, r1, #16
 8000fc2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fc6:	fb00 f60e 	mul.w	r6, r0, lr
 8000fca:	429e      	cmp	r6, r3
 8000fcc:	fa04 f402 	lsl.w	r4, r4, r2
 8000fd0:	d908      	bls.n	8000fe4 <__udivmoddi4+0x260>
 8000fd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fd6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fda:	d22f      	bcs.n	800103c <__udivmoddi4+0x2b8>
 8000fdc:	429e      	cmp	r6, r3
 8000fde:	d92d      	bls.n	800103c <__udivmoddi4+0x2b8>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	4463      	add	r3, ip
 8000fe4:	1b9b      	subs	r3, r3, r6
 8000fe6:	b289      	uxth	r1, r1
 8000fe8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fec:	fb07 3316 	mls	r3, r7, r6, r3
 8000ff0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ff4:	fb06 f30e 	mul.w	r3, r6, lr
 8000ff8:	428b      	cmp	r3, r1
 8000ffa:	d908      	bls.n	800100e <__udivmoddi4+0x28a>
 8000ffc:	eb1c 0101 	adds.w	r1, ip, r1
 8001000:	f106 38ff 	add.w	r8, r6, #4294967295
 8001004:	d216      	bcs.n	8001034 <__udivmoddi4+0x2b0>
 8001006:	428b      	cmp	r3, r1
 8001008:	d914      	bls.n	8001034 <__udivmoddi4+0x2b0>
 800100a:	3e02      	subs	r6, #2
 800100c:	4461      	add	r1, ip
 800100e:	1ac9      	subs	r1, r1, r3
 8001010:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001014:	e738      	b.n	8000e88 <__udivmoddi4+0x104>
 8001016:	462e      	mov	r6, r5
 8001018:	4628      	mov	r0, r5
 800101a:	e705      	b.n	8000e28 <__udivmoddi4+0xa4>
 800101c:	4606      	mov	r6, r0
 800101e:	e6e3      	b.n	8000de8 <__udivmoddi4+0x64>
 8001020:	4618      	mov	r0, r3
 8001022:	e6f8      	b.n	8000e16 <__udivmoddi4+0x92>
 8001024:	454b      	cmp	r3, r9
 8001026:	d2a9      	bcs.n	8000f7c <__udivmoddi4+0x1f8>
 8001028:	ebb9 0802 	subs.w	r8, r9, r2
 800102c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001030:	3801      	subs	r0, #1
 8001032:	e7a3      	b.n	8000f7c <__udivmoddi4+0x1f8>
 8001034:	4646      	mov	r6, r8
 8001036:	e7ea      	b.n	800100e <__udivmoddi4+0x28a>
 8001038:	4620      	mov	r0, r4
 800103a:	e794      	b.n	8000f66 <__udivmoddi4+0x1e2>
 800103c:	4640      	mov	r0, r8
 800103e:	e7d1      	b.n	8000fe4 <__udivmoddi4+0x260>
 8001040:	46d0      	mov	r8, sl
 8001042:	e77b      	b.n	8000f3c <__udivmoddi4+0x1b8>
 8001044:	3b02      	subs	r3, #2
 8001046:	4461      	add	r1, ip
 8001048:	e732      	b.n	8000eb0 <__udivmoddi4+0x12c>
 800104a:	4630      	mov	r0, r6
 800104c:	e709      	b.n	8000e62 <__udivmoddi4+0xde>
 800104e:	4464      	add	r4, ip
 8001050:	3802      	subs	r0, #2
 8001052:	e742      	b.n	8000eda <__udivmoddi4+0x156>

08001054 <__aeabi_idiv0>:
 8001054:	4770      	bx	lr
 8001056:	bf00      	nop

08001058 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b08a      	sub	sp, #40	; 0x28
 800105c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800105e:	f107 0314 	add.w	r3, r7, #20
 8001062:	2200      	movs	r2, #0
 8001064:	601a      	str	r2, [r3, #0]
 8001066:	605a      	str	r2, [r3, #4]
 8001068:	609a      	str	r2, [r3, #8]
 800106a:	60da      	str	r2, [r3, #12]
 800106c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800106e:	4b59      	ldr	r3, [pc, #356]	; (80011d4 <MX_GPIO_Init+0x17c>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001072:	4a58      	ldr	r2, [pc, #352]	; (80011d4 <MX_GPIO_Init+0x17c>)
 8001074:	f043 0302 	orr.w	r3, r3, #2
 8001078:	6313      	str	r3, [r2, #48]	; 0x30
 800107a:	4b56      	ldr	r3, [pc, #344]	; (80011d4 <MX_GPIO_Init+0x17c>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107e:	f003 0302 	and.w	r3, r3, #2
 8001082:	613b      	str	r3, [r7, #16]
 8001084:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001086:	4b53      	ldr	r3, [pc, #332]	; (80011d4 <MX_GPIO_Init+0x17c>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108a:	4a52      	ldr	r2, [pc, #328]	; (80011d4 <MX_GPIO_Init+0x17c>)
 800108c:	f043 0301 	orr.w	r3, r3, #1
 8001090:	6313      	str	r3, [r2, #48]	; 0x30
 8001092:	4b50      	ldr	r3, [pc, #320]	; (80011d4 <MX_GPIO_Init+0x17c>)
 8001094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001096:	f003 0301 	and.w	r3, r3, #1
 800109a:	60fb      	str	r3, [r7, #12]
 800109c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800109e:	4b4d      	ldr	r3, [pc, #308]	; (80011d4 <MX_GPIO_Init+0x17c>)
 80010a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a2:	4a4c      	ldr	r2, [pc, #304]	; (80011d4 <MX_GPIO_Init+0x17c>)
 80010a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010a8:	6313      	str	r3, [r2, #48]	; 0x30
 80010aa:	4b4a      	ldr	r3, [pc, #296]	; (80011d4 <MX_GPIO_Init+0x17c>)
 80010ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010b2:	60bb      	str	r3, [r7, #8]
 80010b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010b6:	4b47      	ldr	r3, [pc, #284]	; (80011d4 <MX_GPIO_Init+0x17c>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ba:	4a46      	ldr	r2, [pc, #280]	; (80011d4 <MX_GPIO_Init+0x17c>)
 80010bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010c0:	6313      	str	r3, [r2, #48]	; 0x30
 80010c2:	4b44      	ldr	r3, [pc, #272]	; (80011d4 <MX_GPIO_Init+0x17c>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010ca:	607b      	str	r3, [r7, #4]
 80010cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80010ce:	4b41      	ldr	r3, [pc, #260]	; (80011d4 <MX_GPIO_Init+0x17c>)
 80010d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d2:	4a40      	ldr	r2, [pc, #256]	; (80011d4 <MX_GPIO_Init+0x17c>)
 80010d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80010d8:	6313      	str	r3, [r2, #48]	; 0x30
 80010da:	4b3e      	ldr	r3, [pc, #248]	; (80011d4 <MX_GPIO_Init+0x17c>)
 80010dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010e2:	603b      	str	r3, [r7, #0]
 80010e4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80010e6:	2200      	movs	r2, #0
 80010e8:	2110      	movs	r1, #16
 80010ea:	483b      	ldr	r0, [pc, #236]	; (80011d8 <MX_GPIO_Init+0x180>)
 80010ec:	f001 fd62 	bl	8002bb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_0, GPIO_PIN_RESET);
 80010f0:	2200      	movs	r2, #0
 80010f2:	210f      	movs	r1, #15
 80010f4:	4839      	ldr	r0, [pc, #228]	; (80011dc <MX_GPIO_Init+0x184>)
 80010f6:	f001 fd5d 	bl	8002bb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7|GPIO_PIN_6, GPIO_PIN_RESET);
 80010fa:	2200      	movs	r2, #0
 80010fc:	21c0      	movs	r1, #192	; 0xc0
 80010fe:	4838      	ldr	r0, [pc, #224]	; (80011e0 <MX_GPIO_Init+0x188>)
 8001100:	f001 fd58 	bl	8002bb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001104:	2310      	movs	r3, #16
 8001106:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001108:	2301      	movs	r3, #1
 800110a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110c:	2300      	movs	r3, #0
 800110e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001110:	2300      	movs	r3, #0
 8001112:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001114:	f107 0314 	add.w	r3, r7, #20
 8001118:	4619      	mov	r1, r3
 800111a:	482f      	ldr	r0, [pc, #188]	; (80011d8 <MX_GPIO_Init+0x180>)
 800111c:	f001 f9ba 	bl	8002494 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI3 PI2 PI0 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_0;
 8001120:	230d      	movs	r3, #13
 8001122:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001124:	2301      	movs	r3, #1
 8001126:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001128:	2300      	movs	r3, #0
 800112a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800112c:	2300      	movs	r3, #0
 800112e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001130:	f107 0314 	add.w	r3, r7, #20
 8001134:	4619      	mov	r1, r3
 8001136:	4829      	ldr	r0, [pc, #164]	; (80011dc <MX_GPIO_Init+0x184>)
 8001138:	f001 f9ac 	bl	8002494 <HAL_GPIO_Init>

  /*Configure GPIO pin : PI1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800113c:	2302      	movs	r3, #2
 800113e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001140:	2301      	movs	r3, #1
 8001142:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001144:	2300      	movs	r3, #0
 8001146:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001148:	2301      	movs	r3, #1
 800114a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800114c:	f107 0314 	add.w	r3, r7, #20
 8001150:	4619      	mov	r1, r3
 8001152:	4822      	ldr	r0, [pc, #136]	; (80011dc <MX_GPIO_Init+0x184>)
 8001154:	f001 f99e 	bl	8002494 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001158:	f44f 7380 	mov.w	r3, #256	; 0x100
 800115c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800115e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001162:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001164:	2300      	movs	r3, #0
 8001166:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001168:	f107 0314 	add.w	r3, r7, #20
 800116c:	4619      	mov	r1, r3
 800116e:	481d      	ldr	r0, [pc, #116]	; (80011e4 <MX_GPIO_Init+0x18c>)
 8001170:	f001 f990 	bl	8002494 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG7 PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8001174:	23c0      	movs	r3, #192	; 0xc0
 8001176:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001178:	2301      	movs	r3, #1
 800117a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117c:	2300      	movs	r3, #0
 800117e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001180:	2300      	movs	r3, #0
 8001182:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001184:	f107 0314 	add.w	r3, r7, #20
 8001188:	4619      	mov	r1, r3
 800118a:	4815      	ldr	r0, [pc, #84]	; (80011e0 <MX_GPIO_Init+0x188>)
 800118c:	f001 f982 	bl	8002494 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001190:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001194:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001196:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800119a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119c:	2300      	movs	r3, #0
 800119e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011a0:	f107 0314 	add.w	r3, r7, #20
 80011a4:	4619      	mov	r1, r3
 80011a6:	480c      	ldr	r0, [pc, #48]	; (80011d8 <MX_GPIO_Init+0x180>)
 80011a8:	f001 f974 	bl	8002494 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80011ac:	2200      	movs	r2, #0
 80011ae:	2100      	movs	r1, #0
 80011b0:	2017      	movs	r0, #23
 80011b2:	f001 f88d 	bl	80022d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80011b6:	2017      	movs	r0, #23
 80011b8:	f001 f8b6 	bl	8002328 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80011bc:	2200      	movs	r2, #0
 80011be:	2100      	movs	r1, #0
 80011c0:	2028      	movs	r0, #40	; 0x28
 80011c2:	f001 f885 	bl	80022d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80011c6:	2028      	movs	r0, #40	; 0x28
 80011c8:	f001 f8ae 	bl	8002328 <HAL_NVIC_EnableIRQ>

}
 80011cc:	bf00      	nop
 80011ce:	3728      	adds	r7, #40	; 0x28
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	40023800 	.word	0x40023800
 80011d8:	40020400 	.word	0x40020400
 80011dc:	40022000 	.word	0x40022000
 80011e0:	40021800 	.word	0x40021800
 80011e4:	40020000 	.word	0x40020000

080011e8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011ec:	4b1b      	ldr	r3, [pc, #108]	; (800125c <MX_I2C1_Init+0x74>)
 80011ee:	4a1c      	ldr	r2, [pc, #112]	; (8001260 <MX_I2C1_Init+0x78>)
 80011f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x6000030D;
 80011f2:	4b1a      	ldr	r3, [pc, #104]	; (800125c <MX_I2C1_Init+0x74>)
 80011f4:	4a1b      	ldr	r2, [pc, #108]	; (8001264 <MX_I2C1_Init+0x7c>)
 80011f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80011f8:	4b18      	ldr	r3, [pc, #96]	; (800125c <MX_I2C1_Init+0x74>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011fe:	4b17      	ldr	r3, [pc, #92]	; (800125c <MX_I2C1_Init+0x74>)
 8001200:	2201      	movs	r2, #1
 8001202:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001204:	4b15      	ldr	r3, [pc, #84]	; (800125c <MX_I2C1_Init+0x74>)
 8001206:	2200      	movs	r2, #0
 8001208:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800120a:	4b14      	ldr	r3, [pc, #80]	; (800125c <MX_I2C1_Init+0x74>)
 800120c:	2200      	movs	r2, #0
 800120e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001210:	4b12      	ldr	r3, [pc, #72]	; (800125c <MX_I2C1_Init+0x74>)
 8001212:	2200      	movs	r2, #0
 8001214:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001216:	4b11      	ldr	r3, [pc, #68]	; (800125c <MX_I2C1_Init+0x74>)
 8001218:	2200      	movs	r2, #0
 800121a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800121c:	4b0f      	ldr	r3, [pc, #60]	; (800125c <MX_I2C1_Init+0x74>)
 800121e:	2200      	movs	r2, #0
 8001220:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001222:	480e      	ldr	r0, [pc, #56]	; (800125c <MX_I2C1_Init+0x74>)
 8001224:	f001 fd0a 	bl	8002c3c <HAL_I2C_Init>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800122e:	f000 fa47 	bl	80016c0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001232:	2100      	movs	r1, #0
 8001234:	4809      	ldr	r0, [pc, #36]	; (800125c <MX_I2C1_Init+0x74>)
 8001236:	f001 fe23 	bl	8002e80 <HAL_I2CEx_ConfigAnalogFilter>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001240:	f000 fa3e 	bl	80016c0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001244:	2100      	movs	r1, #0
 8001246:	4805      	ldr	r0, [pc, #20]	; (800125c <MX_I2C1_Init+0x74>)
 8001248:	f001 fe90 	bl	8002f6c <HAL_I2CEx_ConfigDigitalFilter>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001252:	f000 fa35 	bl	80016c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001256:	bf00      	nop
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	200001fc 	.word	0x200001fc
 8001260:	40005400 	.word	0x40005400
 8001264:	6000030d 	.word	0x6000030d

08001268 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b0aa      	sub	sp, #168	; 0xa8
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001270:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001274:	2200      	movs	r2, #0
 8001276:	601a      	str	r2, [r3, #0]
 8001278:	605a      	str	r2, [r3, #4]
 800127a:	609a      	str	r2, [r3, #8]
 800127c:	60da      	str	r2, [r3, #12]
 800127e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001280:	f107 0310 	add.w	r3, r7, #16
 8001284:	2284      	movs	r2, #132	; 0x84
 8001286:	2100      	movs	r1, #0
 8001288:	4618      	mov	r0, r3
 800128a:	f007 fb23 	bl	80088d4 <memset>
  if(i2cHandle->Instance==I2C1)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4a22      	ldr	r2, [pc, #136]	; (800131c <HAL_I2C_MspInit+0xb4>)
 8001294:	4293      	cmp	r3, r2
 8001296:	d13c      	bne.n	8001312 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001298:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800129c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800129e:	2300      	movs	r3, #0
 80012a0:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012a2:	f107 0310 	add.w	r3, r7, #16
 80012a6:	4618      	mov	r0, r3
 80012a8:	f002 fd20 	bl	8003cec <HAL_RCCEx_PeriphCLKConfig>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80012b2:	f000 fa05 	bl	80016c0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b6:	4b1a      	ldr	r3, [pc, #104]	; (8001320 <HAL_I2C_MspInit+0xb8>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ba:	4a19      	ldr	r2, [pc, #100]	; (8001320 <HAL_I2C_MspInit+0xb8>)
 80012bc:	f043 0302 	orr.w	r3, r3, #2
 80012c0:	6313      	str	r3, [r2, #48]	; 0x30
 80012c2:	4b17      	ldr	r3, [pc, #92]	; (8001320 <HAL_I2C_MspInit+0xb8>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c6:	f003 0302 	and.w	r3, r3, #2
 80012ca:	60fb      	str	r3, [r7, #12]
 80012cc:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80012ce:	f44f 7340 	mov.w	r3, #768	; 0x300
 80012d2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012d6:	2312      	movs	r3, #18
 80012d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012dc:	2300      	movs	r3, #0
 80012de:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012e2:	2303      	movs	r3, #3
 80012e4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012e8:	2304      	movs	r3, #4
 80012ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ee:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80012f2:	4619      	mov	r1, r3
 80012f4:	480b      	ldr	r0, [pc, #44]	; (8001324 <HAL_I2C_MspInit+0xbc>)
 80012f6:	f001 f8cd 	bl	8002494 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012fa:	4b09      	ldr	r3, [pc, #36]	; (8001320 <HAL_I2C_MspInit+0xb8>)
 80012fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fe:	4a08      	ldr	r2, [pc, #32]	; (8001320 <HAL_I2C_MspInit+0xb8>)
 8001300:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001304:	6413      	str	r3, [r2, #64]	; 0x40
 8001306:	4b06      	ldr	r3, [pc, #24]	; (8001320 <HAL_I2C_MspInit+0xb8>)
 8001308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800130a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800130e:	60bb      	str	r3, [r7, #8]
 8001310:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001312:	bf00      	nop
 8001314:	37a8      	adds	r7, #168	; 0xa8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	40005400 	.word	0x40005400
 8001320:	40023800 	.word	0x40023800
 8001324:	40020400 	.word	0x40020400

08001328 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b08e      	sub	sp, #56	; 0x38
 800132c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800132e:	f000 fe5e 	bl	8001fee <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001332:	f000 f8cf 	bl	80014d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001336:	f7ff fe8f 	bl	8001058 <MX_GPIO_Init>
  MX_I2C1_Init();
 800133a:	f7ff ff55 	bl	80011e8 <MX_I2C1_Init>
  MX_TIM7_Init();
 800133e:	f000 fcd5 	bl	8001cec <MX_TIM7_Init>
  MX_USART1_UART_Init();
 8001342:	f000 fd71 	bl	8001e28 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001346:	f000 fc5b 	bl	8001c00 <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 800134a:	f000 f931 	bl	80015b0 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */


  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 800134e:	2100      	movs	r1, #0
 8001350:	4850      	ldr	r0, [pc, #320]	; (8001494 <main+0x16c>)
 8001352:	f003 fef9 	bl	8005148 <HAL_TIM_PWM_Start>
  HAL_UART_Receive_IT(&huart1, &rxData, 1);
 8001356:	2201      	movs	r2, #1
 8001358:	494f      	ldr	r1, [pc, #316]	; (8001498 <main+0x170>)
 800135a:	4850      	ldr	r0, [pc, #320]	; (800149c <main+0x174>)
 800135c:	f005 ff2f 	bl	80071be <HAL_UART_Receive_IT>

  /* UART interrupt initialization */
  MessageLen = sprintf((char*)Message, "JH VL53L0X test\n\r");
 8001360:	494f      	ldr	r1, [pc, #316]	; (80014a0 <main+0x178>)
 8001362:	4850      	ldr	r0, [pc, #320]	; (80014a4 <main+0x17c>)
 8001364:	f008 f93e 	bl	80095e4 <siprintf>
 8001368:	4603      	mov	r3, r0
 800136a:	b2da      	uxtb	r2, r3
 800136c:	4b4e      	ldr	r3, [pc, #312]	; (80014a8 <main+0x180>)
 800136e:	701a      	strb	r2, [r3, #0]
  HAL_UART_Transmit(&huart1, Message, MessageLen, 100);
 8001370:	4b4d      	ldr	r3, [pc, #308]	; (80014a8 <main+0x180>)
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	b29a      	uxth	r2, r3
 8001376:	2364      	movs	r3, #100	; 0x64
 8001378:	494a      	ldr	r1, [pc, #296]	; (80014a4 <main+0x17c>)
 800137a:	4848      	ldr	r0, [pc, #288]	; (800149c <main+0x174>)
 800137c:	f005 fe9c 	bl	80070b8 <HAL_UART_Transmit>
//		HAL_UART_Transmit(&huart1, Message, MessageLen, 1000);
 *
 *
 */

	  if (receivedFlag)
 8001380:	4b4a      	ldr	r3, [pc, #296]	; (80014ac <main+0x184>)
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d04d      	beq.n	8001424 <main+0xfc>
	  {
	    if (strncmp((char *)rxBuffer, "rev", 4) == 0)
 8001388:	4949      	ldr	r1, [pc, #292]	; (80014b0 <main+0x188>)
 800138a:	484a      	ldr	r0, [pc, #296]	; (80014b4 <main+0x18c>)
 800138c:	f7fe ff40 	bl	8000210 <strcmp>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d143      	bne.n	800141e <main+0xf6>
	    {
	      float servo_dist, step_rev_angle, step_lin_dist;

	      sscanf((char *)rxBuffer + 5, "%f,%f,%f", &servo_dist, &step_rev_angle, &step_lin_dist);
 8001396:	4848      	ldr	r0, [pc, #288]	; (80014b8 <main+0x190>)
 8001398:	f107 0110 	add.w	r1, r7, #16
 800139c:	f107 0214 	add.w	r2, r7, #20
 80013a0:	f107 030c 	add.w	r3, r7, #12
 80013a4:	9300      	str	r3, [sp, #0]
 80013a6:	460b      	mov	r3, r1
 80013a8:	4944      	ldr	r1, [pc, #272]	; (80014bc <main+0x194>)
 80013aa:	f008 f93b 	bl	8009624 <siscanf>

	      stepRev(step_rev_angle);
 80013ae:	edd7 7a04 	vldr	s15, [r7, #16]
 80013b2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013b6:	ee17 0a90 	vmov	r0, s15
 80013ba:	f000 f991 	bl	80016e0 <stepRev>
	      stepLin(step_lin_dist);
 80013be:	edd7 7a03 	vldr	s15, [r7, #12]
 80013c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013c6:	ee17 0a90 	vmov	r0, s15
 80013ca:	f000 f9f3 	bl	80017b4 <stepLin>
	      servo_angle(&htim2, TIM_CHANNEL_1, servo_dist);
 80013ce:	edd7 7a05 	vldr	s15, [r7, #20]
 80013d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013d6:	ee17 3a90 	vmov	r3, s15
 80013da:	b29b      	uxth	r3, r3
 80013dc:	461a      	mov	r2, r3
 80013de:	2100      	movs	r1, #0
 80013e0:	482c      	ldr	r0, [pc, #176]	; (8001494 <main+0x16c>)
 80013e2:	f000 fa81 	bl	80018e8 <servo_angle>

	      uint8_t goodMsg[] = "good";
 80013e6:	4a36      	ldr	r2, [pc, #216]	; (80014c0 <main+0x198>)
 80013e8:	1d3b      	adds	r3, r7, #4
 80013ea:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013ee:	6018      	str	r0, [r3, #0]
 80013f0:	3304      	adds	r3, #4
 80013f2:	7019      	strb	r1, [r3, #0]
	      HAL_UART_Transmit(&huart1, goodMsg, strlen((char *)goodMsg), 1000);
 80013f4:	1d3b      	adds	r3, r7, #4
 80013f6:	4618      	mov	r0, r3
 80013f8:	f7fe ff14 	bl	8000224 <strlen>
 80013fc:	4603      	mov	r3, r0
 80013fe:	b29a      	uxth	r2, r3
 8001400:	1d39      	adds	r1, r7, #4
 8001402:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001406:	4825      	ldr	r0, [pc, #148]	; (800149c <main+0x174>)
 8001408:	f005 fe56 	bl	80070b8 <HAL_UART_Transmit>

	      uint8_t newline[2] = "\r\n";
 800140c:	f640 230d 	movw	r3, #2573	; 0xa0d
 8001410:	803b      	strh	r3, [r7, #0]
	      HAL_UART_Transmit(&huart1, newline, 2, 10);
 8001412:	4639      	mov	r1, r7
 8001414:	230a      	movs	r3, #10
 8001416:	2202      	movs	r2, #2
 8001418:	4820      	ldr	r0, [pc, #128]	; (800149c <main+0x174>)
 800141a:	f005 fe4d 	bl	80070b8 <HAL_UART_Transmit>
	    }
	    receivedFlag = 0;
 800141e:	4b23      	ldr	r3, [pc, #140]	; (80014ac <main+0x184>)
 8001420:	2200      	movs	r2, #0
 8001422:	701a      	strb	r2, [r3, #0]
	  }

	  char msg[20];
	  float encoderAngle = encoderCount*360.0/4096.0;
 8001424:	4b27      	ldr	r3, [pc, #156]	; (80014c4 <main+0x19c>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4618      	mov	r0, r3
 800142a:	f7ff f8ab 	bl	8000584 <__aeabi_i2d>
 800142e:	f04f 0200 	mov.w	r2, #0
 8001432:	4b25      	ldr	r3, [pc, #148]	; (80014c8 <main+0x1a0>)
 8001434:	f7ff f910 	bl	8000658 <__aeabi_dmul>
 8001438:	4602      	mov	r2, r0
 800143a:	460b      	mov	r3, r1
 800143c:	4610      	mov	r0, r2
 800143e:	4619      	mov	r1, r3
 8001440:	f04f 0200 	mov.w	r2, #0
 8001444:	4b21      	ldr	r3, [pc, #132]	; (80014cc <main+0x1a4>)
 8001446:	f7ff fa31 	bl	80008ac <__aeabi_ddiv>
 800144a:	4602      	mov	r2, r0
 800144c:	460b      	mov	r3, r1
 800144e:	4610      	mov	r0, r2
 8001450:	4619      	mov	r1, r3
 8001452:	f7ff fbf9 	bl	8000c48 <__aeabi_d2f>
 8001456:	4603      	mov	r3, r0
 8001458:	62fb      	str	r3, [r7, #44]	; 0x2c
	  sprintf(msg, "Encoder value: %f\r\n", encoderAngle);
 800145a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800145c:	f7ff f8a4 	bl	80005a8 <__aeabi_f2d>
 8001460:	4602      	mov	r2, r0
 8001462:	460b      	mov	r3, r1
 8001464:	f107 0018 	add.w	r0, r7, #24
 8001468:	4919      	ldr	r1, [pc, #100]	; (80014d0 <main+0x1a8>)
 800146a:	f008 f8bb 	bl	80095e4 <siprintf>
	  HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), 1000);
 800146e:	f107 0318 	add.w	r3, r7, #24
 8001472:	4618      	mov	r0, r3
 8001474:	f7fe fed6 	bl	8000224 <strlen>
 8001478:	4603      	mov	r3, r0
 800147a:	b29a      	uxth	r2, r3
 800147c:	f107 0118 	add.w	r1, r7, #24
 8001480:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001484:	4805      	ldr	r0, [pc, #20]	; (800149c <main+0x174>)
 8001486:	f005 fe17 	bl	80070b8 <HAL_UART_Transmit>

	  HAL_Delay(10); // 1   .
 800148a:	200a      	movs	r0, #10
 800148c:	f000 fe0c 	bl	80020a8 <HAL_Delay>
  {
 8001490:	e776      	b.n	8001380 <main+0x58>
 8001492:	bf00      	nop
 8001494:	20000320 	.word	0x20000320
 8001498:	200002d2 	.word	0x200002d2
 800149c:	200003b8 	.word	0x200003b8
 80014a0:	0800da30 	.word	0x0800da30
 80014a4:	200002d4 	.word	0x200002d4
 80014a8:	20000314 	.word	0x20000314
 80014ac:	200002d3 	.word	0x200002d3
 80014b0:	0800da44 	.word	0x0800da44
 80014b4:	20000250 	.word	0x20000250
 80014b8:	20000255 	.word	0x20000255
 80014bc:	0800da48 	.word	0x0800da48
 80014c0:	0800da68 	.word	0x0800da68
 80014c4:	20000318 	.word	0x20000318
 80014c8:	40768000 	.word	0x40768000
 80014cc:	40b00000 	.word	0x40b00000
 80014d0:	0800da54 	.word	0x0800da54

080014d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b094      	sub	sp, #80	; 0x50
 80014d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014da:	f107 0320 	add.w	r3, r7, #32
 80014de:	2230      	movs	r2, #48	; 0x30
 80014e0:	2100      	movs	r1, #0
 80014e2:	4618      	mov	r0, r3
 80014e4:	f007 f9f6 	bl	80088d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014e8:	f107 030c 	add.w	r3, r7, #12
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	605a      	str	r2, [r3, #4]
 80014f2:	609a      	str	r2, [r3, #8]
 80014f4:	60da      	str	r2, [r3, #12]
 80014f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014f8:	4b2b      	ldr	r3, [pc, #172]	; (80015a8 <SystemClock_Config+0xd4>)
 80014fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014fc:	4a2a      	ldr	r2, [pc, #168]	; (80015a8 <SystemClock_Config+0xd4>)
 80014fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001502:	6413      	str	r3, [r2, #64]	; 0x40
 8001504:	4b28      	ldr	r3, [pc, #160]	; (80015a8 <SystemClock_Config+0xd4>)
 8001506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001508:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800150c:	60bb      	str	r3, [r7, #8]
 800150e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001510:	4b26      	ldr	r3, [pc, #152]	; (80015ac <SystemClock_Config+0xd8>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a25      	ldr	r2, [pc, #148]	; (80015ac <SystemClock_Config+0xd8>)
 8001516:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800151a:	6013      	str	r3, [r2, #0]
 800151c:	4b23      	ldr	r3, [pc, #140]	; (80015ac <SystemClock_Config+0xd8>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001524:	607b      	str	r3, [r7, #4]
 8001526:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001528:	2301      	movs	r3, #1
 800152a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800152c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001530:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001532:	2302      	movs	r3, #2
 8001534:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001536:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800153a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 800153c:	2319      	movs	r3, #25
 800153e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 432;
 8001540:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 8001544:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001546:	2302      	movs	r3, #2
 8001548:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800154a:	2302      	movs	r3, #2
 800154c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800154e:	f107 0320 	add.w	r3, r7, #32
 8001552:	4618      	mov	r0, r3
 8001554:	f001 fdce 	bl	80030f4 <HAL_RCC_OscConfig>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800155e:	f000 f8af 	bl	80016c0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001562:	f001 fd77 	bl	8003054 <HAL_PWREx_EnableOverDrive>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800156c:	f000 f8a8 	bl	80016c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001570:	230f      	movs	r3, #15
 8001572:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001574:	2302      	movs	r3, #2
 8001576:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001578:	2300      	movs	r3, #0
 800157a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800157c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001580:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001582:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001586:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001588:	f107 030c 	add.w	r3, r7, #12
 800158c:	2107      	movs	r1, #7
 800158e:	4618      	mov	r0, r3
 8001590:	f002 f90a 	bl	80037a8 <HAL_RCC_ClockConfig>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800159a:	f000 f891 	bl	80016c0 <Error_Handler>
  }
}
 800159e:	bf00      	nop
 80015a0:	3750      	adds	r7, #80	; 0x50
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	40023800 	.word	0x40023800
 80015ac:	40007000 	.word	0x40007000

080015b0 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
  /* TIM7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80015b4:	2200      	movs	r2, #0
 80015b6:	2100      	movs	r1, #0
 80015b8:	2037      	movs	r0, #55	; 0x37
 80015ba:	f000 fe89 	bl	80022d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80015be:	2037      	movs	r0, #55	; 0x37
 80015c0:	f000 feb2 	bl	8002328 <HAL_NVIC_EnableIRQ>
}
 80015c4:	bf00      	nop
 80015c6:	bd80      	pop	{r7, pc}

080015c8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a15      	ldr	r2, [pc, #84]	; (800162c <HAL_UART_RxCpltCallback+0x64>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d124      	bne.n	8001624 <HAL_UART_RxCpltCallback+0x5c>
  {
    if (rxData != '\n' && rxBufferIndex < RX_BUFFER_SIZE - 1)
 80015da:	4b15      	ldr	r3, [pc, #84]	; (8001630 <HAL_UART_RxCpltCallback+0x68>)
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	2b0a      	cmp	r3, #10
 80015e0:	d00f      	beq.n	8001602 <HAL_UART_RxCpltCallback+0x3a>
 80015e2:	4b14      	ldr	r3, [pc, #80]	; (8001634 <HAL_UART_RxCpltCallback+0x6c>)
 80015e4:	881b      	ldrh	r3, [r3, #0]
 80015e6:	2b7e      	cmp	r3, #126	; 0x7e
 80015e8:	d80b      	bhi.n	8001602 <HAL_UART_RxCpltCallback+0x3a>
    {
      rxBuffer[rxBufferIndex++] = rxData;
 80015ea:	4b12      	ldr	r3, [pc, #72]	; (8001634 <HAL_UART_RxCpltCallback+0x6c>)
 80015ec:	881b      	ldrh	r3, [r3, #0]
 80015ee:	1c5a      	adds	r2, r3, #1
 80015f0:	b291      	uxth	r1, r2
 80015f2:	4a10      	ldr	r2, [pc, #64]	; (8001634 <HAL_UART_RxCpltCallback+0x6c>)
 80015f4:	8011      	strh	r1, [r2, #0]
 80015f6:	461a      	mov	r2, r3
 80015f8:	4b0d      	ldr	r3, [pc, #52]	; (8001630 <HAL_UART_RxCpltCallback+0x68>)
 80015fa:	7819      	ldrb	r1, [r3, #0]
 80015fc:	4b0e      	ldr	r3, [pc, #56]	; (8001638 <HAL_UART_RxCpltCallback+0x70>)
 80015fe:	5499      	strb	r1, [r3, r2]
 8001600:	e00b      	b.n	800161a <HAL_UART_RxCpltCallback+0x52>
    }
    else
    {
      rxBuffer[rxBufferIndex] = '\0';
 8001602:	4b0c      	ldr	r3, [pc, #48]	; (8001634 <HAL_UART_RxCpltCallback+0x6c>)
 8001604:	881b      	ldrh	r3, [r3, #0]
 8001606:	461a      	mov	r2, r3
 8001608:	4b0b      	ldr	r3, [pc, #44]	; (8001638 <HAL_UART_RxCpltCallback+0x70>)
 800160a:	2100      	movs	r1, #0
 800160c:	5499      	strb	r1, [r3, r2]
      rxBufferIndex = 0;
 800160e:	4b09      	ldr	r3, [pc, #36]	; (8001634 <HAL_UART_RxCpltCallback+0x6c>)
 8001610:	2200      	movs	r2, #0
 8001612:	801a      	strh	r2, [r3, #0]
      receivedFlag = 1; // ?? ?????? ? ???? ?????.
 8001614:	4b09      	ldr	r3, [pc, #36]	; (800163c <HAL_UART_RxCpltCallback+0x74>)
 8001616:	2201      	movs	r2, #1
 8001618:	701a      	strb	r2, [r3, #0]
    }
    HAL_UART_Receive_IT(&huart1, &rxData, 1);
 800161a:	2201      	movs	r2, #1
 800161c:	4904      	ldr	r1, [pc, #16]	; (8001630 <HAL_UART_RxCpltCallback+0x68>)
 800161e:	4808      	ldr	r0, [pc, #32]	; (8001640 <HAL_UART_RxCpltCallback+0x78>)
 8001620:	f005 fdcd 	bl	80071be <HAL_UART_Receive_IT>
  }
}
 8001624:	bf00      	nop
 8001626:	3708      	adds	r7, #8
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	40011000 	.word	0x40011000
 8001630:	200002d2 	.word	0x200002d2
 8001634:	200002d0 	.word	0x200002d0
 8001638:	20000250 	.word	0x20000250
 800163c:	200002d3 	.word	0x200002d3
 8001640:	200003b8 	.word	0x200003b8

08001644 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	4603      	mov	r3, r0
 800164c:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_8) // A  
 800164e:	88fb      	ldrh	r3, [r7, #6]
 8001650:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001654:	d113      	bne.n	800167e <HAL_GPIO_EXTI_Callback+0x3a>
  {
    if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15)) // B  
 8001656:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800165a:	4816      	ldr	r0, [pc, #88]	; (80016b4 <HAL_GPIO_EXTI_Callback+0x70>)
 800165c:	f001 fa8a 	bl	8002b74 <HAL_GPIO_ReadPin>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d005      	beq.n	8001672 <HAL_GPIO_EXTI_Callback+0x2e>
    {
      encoderCount++;
 8001666:	4b14      	ldr	r3, [pc, #80]	; (80016b8 <HAL_GPIO_EXTI_Callback+0x74>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	3301      	adds	r3, #1
 800166c:	4a12      	ldr	r2, [pc, #72]	; (80016b8 <HAL_GPIO_EXTI_Callback+0x74>)
 800166e:	6013      	str	r3, [r2, #0]
    else
    {
      encoderCount++;
    }
  }
}
 8001670:	e01c      	b.n	80016ac <HAL_GPIO_EXTI_Callback+0x68>
      encoderCount--;
 8001672:	4b11      	ldr	r3, [pc, #68]	; (80016b8 <HAL_GPIO_EXTI_Callback+0x74>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	3b01      	subs	r3, #1
 8001678:	4a0f      	ldr	r2, [pc, #60]	; (80016b8 <HAL_GPIO_EXTI_Callback+0x74>)
 800167a:	6013      	str	r3, [r2, #0]
}
 800167c:	e016      	b.n	80016ac <HAL_GPIO_EXTI_Callback+0x68>
  else if (GPIO_Pin == GPIO_PIN_15) // B  
 800167e:	88fb      	ldrh	r3, [r7, #6]
 8001680:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001684:	d112      	bne.n	80016ac <HAL_GPIO_EXTI_Callback+0x68>
    if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8)) // A  
 8001686:	f44f 7180 	mov.w	r1, #256	; 0x100
 800168a:	480c      	ldr	r0, [pc, #48]	; (80016bc <HAL_GPIO_EXTI_Callback+0x78>)
 800168c:	f001 fa72 	bl	8002b74 <HAL_GPIO_ReadPin>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d005      	beq.n	80016a2 <HAL_GPIO_EXTI_Callback+0x5e>
      encoderCount--;
 8001696:	4b08      	ldr	r3, [pc, #32]	; (80016b8 <HAL_GPIO_EXTI_Callback+0x74>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	3b01      	subs	r3, #1
 800169c:	4a06      	ldr	r2, [pc, #24]	; (80016b8 <HAL_GPIO_EXTI_Callback+0x74>)
 800169e:	6013      	str	r3, [r2, #0]
}
 80016a0:	e004      	b.n	80016ac <HAL_GPIO_EXTI_Callback+0x68>
      encoderCount++;
 80016a2:	4b05      	ldr	r3, [pc, #20]	; (80016b8 <HAL_GPIO_EXTI_Callback+0x74>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	3301      	adds	r3, #1
 80016a8:	4a03      	ldr	r2, [pc, #12]	; (80016b8 <HAL_GPIO_EXTI_Callback+0x74>)
 80016aa:	6013      	str	r3, [r2, #0]
}
 80016ac:	bf00      	nop
 80016ae:	3708      	adds	r7, #8
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	40020400 	.word	0x40020400
 80016b8:	20000318 	.word	0x20000318
 80016bc:	40020000 	.word	0x40020000

080016c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016c4:	b672      	cpsid	i
}
 80016c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016c8:	e7fe      	b.n	80016c8 <Error_Handler+0x8>

080016ca <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 80016ca:	b480      	push	{r7}
 80016cc:	b083      	sub	sp, #12
 80016ce:	af00      	add	r7, sp, #0
 80016d0:	6078      	str	r0, [r7, #4]
 80016d2:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 80016d4:	bf00      	nop
 80016d6:	370c      	adds	r7, #12
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr

080016e0 <stepRev>:
#include "gpio.h"
#include "tim.h"

#define PULSE 200

void stepRev(int ANG) {
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
	// ENA D2 PG7 GPIOG GPIO_PIN_6
	// CLK D3 PB4 GPIOB GPIO_PIN_4
	// DIR D4 PG7 GPIOG GPIO_PIN_7


  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);  // ENA
 80016e8:	2200      	movs	r2, #0
 80016ea:	2140      	movs	r1, #64	; 0x40
 80016ec:	482e      	ldr	r0, [pc, #184]	; (80017a8 <stepRev+0xc8>)
 80016ee:	f001 fa61 	bl	8002bb4 <HAL_GPIO_WritePin>

  if (ANG != 0) {
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d04d      	beq.n	8001794 <stepRev+0xb4>
    int direction = (ANG > 0) ? 1 : -1;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	dd01      	ble.n	8001702 <stepRev+0x22>
 80016fe:	2301      	movs	r3, #1
 8001700:	e001      	b.n	8001706 <stepRev+0x26>
 8001702:	f04f 33ff 	mov.w	r3, #4294967295
 8001706:	613b      	str	r3, [r7, #16]
    ANG *= direction;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	693a      	ldr	r2, [r7, #16]
 800170c:	fb02 f303 	mul.w	r3, r2, r3
 8001710:	607b      	str	r3, [r7, #4]
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, direction == 1 ? GPIO_PIN_SET : GPIO_PIN_RESET); // DIR
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	2b01      	cmp	r3, #1
 8001716:	bf0c      	ite	eq
 8001718:	2301      	moveq	r3, #1
 800171a:	2300      	movne	r3, #0
 800171c:	b2db      	uxtb	r3, r3
 800171e:	461a      	mov	r2, r3
 8001720:	2180      	movs	r1, #128	; 0x80
 8001722:	4821      	ldr	r0, [pc, #132]	; (80017a8 <stepRev+0xc8>)
 8001724:	f001 fa46 	bl	8002bb4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET); // ENA
 8001728:	2200      	movs	r2, #0
 800172a:	2140      	movs	r1, #64	; 0x40
 800172c:	481e      	ldr	r0, [pc, #120]	; (80017a8 <stepRev+0xc8>)
 800172e:	f001 fa41 	bl	8002bb4 <HAL_GPIO_WritePin>
    uint32_t steps = PULSE * ANG / 360.0;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	22c8      	movs	r2, #200	; 0xc8
 8001736:	fb02 f303 	mul.w	r3, r2, r3
 800173a:	4618      	mov	r0, r3
 800173c:	f7fe ff22 	bl	8000584 <__aeabi_i2d>
 8001740:	f04f 0200 	mov.w	r2, #0
 8001744:	4b19      	ldr	r3, [pc, #100]	; (80017ac <stepRev+0xcc>)
 8001746:	f7ff f8b1 	bl	80008ac <__aeabi_ddiv>
 800174a:	4602      	mov	r2, r0
 800174c:	460b      	mov	r3, r1
 800174e:	4610      	mov	r0, r2
 8001750:	4619      	mov	r1, r3
 8001752:	f7ff fa59 	bl	8000c08 <__aeabi_d2uiz>
 8001756:	4603      	mov	r3, r0
 8001758:	60fb      	str	r3, [r7, #12]
    uint32_t pulse_delay_ms_ = 5; // 6rpm
 800175a:	2305      	movs	r3, #5
 800175c:	60bb      	str	r3, [r7, #8]

    for (int i = 0; i < steps; i++) {
 800175e:	2300      	movs	r3, #0
 8001760:	617b      	str	r3, [r7, #20]
 8001762:	e012      	b.n	800178a <stepRev+0xaa>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET); //CLK
 8001764:	2201      	movs	r2, #1
 8001766:	2110      	movs	r1, #16
 8001768:	4811      	ldr	r0, [pc, #68]	; (80017b0 <stepRev+0xd0>)
 800176a:	f001 fa23 	bl	8002bb4 <HAL_GPIO_WritePin>
      HAL_Delay(pulse_delay_ms_);
 800176e:	68b8      	ldr	r0, [r7, #8]
 8001770:	f000 fc9a 	bl	80020a8 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET); //CLK
 8001774:	2200      	movs	r2, #0
 8001776:	2110      	movs	r1, #16
 8001778:	480d      	ldr	r0, [pc, #52]	; (80017b0 <stepRev+0xd0>)
 800177a:	f001 fa1b 	bl	8002bb4 <HAL_GPIO_WritePin>
      HAL_Delay(pulse_delay_ms_);
 800177e:	68b8      	ldr	r0, [r7, #8]
 8001780:	f000 fc92 	bl	80020a8 <HAL_Delay>
    for (int i = 0; i < steps; i++) {
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	3301      	adds	r3, #1
 8001788:	617b      	str	r3, [r7, #20]
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	68fa      	ldr	r2, [r7, #12]
 800178e:	429a      	cmp	r2, r3
 8001790:	d8e8      	bhi.n	8001764 <stepRev+0x84>
  }
  else {
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET); // ENA
  }

}
 8001792:	e004      	b.n	800179e <stepRev+0xbe>
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET); // ENA
 8001794:	2200      	movs	r2, #0
 8001796:	2140      	movs	r1, #64	; 0x40
 8001798:	4803      	ldr	r0, [pc, #12]	; (80017a8 <stepRev+0xc8>)
 800179a:	f001 fa0b 	bl	8002bb4 <HAL_GPIO_WritePin>
}
 800179e:	bf00      	nop
 80017a0:	3718      	adds	r7, #24
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	40021800 	.word	0x40021800
 80017ac:	40768000 	.word	0x40768000
 80017b0:	40020400 	.word	0x40020400

080017b4 <stepLin>:

void stepLin(int DIST) {
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b088      	sub	sp, #32
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]

	// ENA D5 PI0 GPIOI GPIO_PIN_0
	// CLK D8 PI2 GPIOI GPIO_PIN_2
	// DIR D7 PI3 GPIOI GPIO_PIN_3

	float ANG = DIST * 360.0 / 8; // 1 rev -> 8 mm
 80017bc:	6878      	ldr	r0, [r7, #4]
 80017be:	f7fe fee1 	bl	8000584 <__aeabi_i2d>
 80017c2:	f04f 0200 	mov.w	r2, #0
 80017c6:	4b44      	ldr	r3, [pc, #272]	; (80018d8 <stepLin+0x124>)
 80017c8:	f7fe ff46 	bl	8000658 <__aeabi_dmul>
 80017cc:	4602      	mov	r2, r0
 80017ce:	460b      	mov	r3, r1
 80017d0:	4610      	mov	r0, r2
 80017d2:	4619      	mov	r1, r3
 80017d4:	f04f 0200 	mov.w	r2, #0
 80017d8:	4b40      	ldr	r3, [pc, #256]	; (80018dc <stepLin+0x128>)
 80017da:	f7ff f867 	bl	80008ac <__aeabi_ddiv>
 80017de:	4602      	mov	r2, r0
 80017e0:	460b      	mov	r3, r1
 80017e2:	4610      	mov	r0, r2
 80017e4:	4619      	mov	r1, r3
 80017e6:	f7ff fa2f 	bl	8000c48 <__aeabi_d2f>
 80017ea:	4603      	mov	r3, r0
 80017ec:	61bb      	str	r3, [r7, #24]


  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_SET);  // ENA
 80017ee:	2201      	movs	r2, #1
 80017f0:	2101      	movs	r1, #1
 80017f2:	483b      	ldr	r0, [pc, #236]	; (80018e0 <stepLin+0x12c>)
 80017f4:	f001 f9de 	bl	8002bb4 <HAL_GPIO_WritePin>

  if (ANG != 0) {
 80017f8:	edd7 7a06 	vldr	s15, [r7, #24]
 80017fc:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001800:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001804:	d05a      	beq.n	80018bc <stepLin+0x108>
    int direction = (ANG > 0) ? 1 : -1;
 8001806:	edd7 7a06 	vldr	s15, [r7, #24]
 800180a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800180e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001812:	dd01      	ble.n	8001818 <stepLin+0x64>
 8001814:	2301      	movs	r3, #1
 8001816:	e001      	b.n	800181c <stepLin+0x68>
 8001818:	f04f 33ff 	mov.w	r3, #4294967295
 800181c:	617b      	str	r3, [r7, #20]
    ANG *= direction;
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	ee07 3a90 	vmov	s15, r3
 8001824:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001828:	ed97 7a06 	vldr	s14, [r7, #24]
 800182c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001830:	edc7 7a06 	vstr	s15, [r7, #24]
    HAL_GPIO_WritePin(GPIOI, GPIO_PIN_3, direction == 1 ? GPIO_PIN_SET : GPIO_PIN_RESET); // DIR
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	2b01      	cmp	r3, #1
 8001838:	bf0c      	ite	eq
 800183a:	2301      	moveq	r3, #1
 800183c:	2300      	movne	r3, #0
 800183e:	b2db      	uxtb	r3, r3
 8001840:	461a      	mov	r2, r3
 8001842:	2108      	movs	r1, #8
 8001844:	4826      	ldr	r0, [pc, #152]	; (80018e0 <stepLin+0x12c>)
 8001846:	f001 f9b5 	bl	8002bb4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_RESET);  // ENA
 800184a:	2200      	movs	r2, #0
 800184c:	2101      	movs	r1, #1
 800184e:	4824      	ldr	r0, [pc, #144]	; (80018e0 <stepLin+0x12c>)
 8001850:	f001 f9b0 	bl	8002bb4 <HAL_GPIO_WritePin>
    uint32_t steps = PULSE * ANG / 360.0;
 8001854:	edd7 7a06 	vldr	s15, [r7, #24]
 8001858:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80018e4 <stepLin+0x130>
 800185c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001860:	ee17 0a90 	vmov	r0, s15
 8001864:	f7fe fea0 	bl	80005a8 <__aeabi_f2d>
 8001868:	f04f 0200 	mov.w	r2, #0
 800186c:	4b1a      	ldr	r3, [pc, #104]	; (80018d8 <stepLin+0x124>)
 800186e:	f7ff f81d 	bl	80008ac <__aeabi_ddiv>
 8001872:	4602      	mov	r2, r0
 8001874:	460b      	mov	r3, r1
 8001876:	4610      	mov	r0, r2
 8001878:	4619      	mov	r1, r3
 800187a:	f7ff f9c5 	bl	8000c08 <__aeabi_d2uiz>
 800187e:	4603      	mov	r3, r0
 8001880:	613b      	str	r3, [r7, #16]
    uint32_t pulse_delay_ms_ = 1; // 6rpm
 8001882:	2301      	movs	r3, #1
 8001884:	60fb      	str	r3, [r7, #12]

    for (int i = 0; i < steps; i++) {
 8001886:	2300      	movs	r3, #0
 8001888:	61fb      	str	r3, [r7, #28]
 800188a:	e012      	b.n	80018b2 <stepLin+0xfe>
      HAL_GPIO_WritePin(GPIOI, GPIO_PIN_2, GPIO_PIN_SET); // CLK
 800188c:	2201      	movs	r2, #1
 800188e:	2104      	movs	r1, #4
 8001890:	4813      	ldr	r0, [pc, #76]	; (80018e0 <stepLin+0x12c>)
 8001892:	f001 f98f 	bl	8002bb4 <HAL_GPIO_WritePin>
      HAL_Delay(pulse_delay_ms_);
 8001896:	68f8      	ldr	r0, [r7, #12]
 8001898:	f000 fc06 	bl	80020a8 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOI, GPIO_PIN_2, GPIO_PIN_RESET); // CLK
 800189c:	2200      	movs	r2, #0
 800189e:	2104      	movs	r1, #4
 80018a0:	480f      	ldr	r0, [pc, #60]	; (80018e0 <stepLin+0x12c>)
 80018a2:	f001 f987 	bl	8002bb4 <HAL_GPIO_WritePin>
      HAL_Delay(pulse_delay_ms_);
 80018a6:	68f8      	ldr	r0, [r7, #12]
 80018a8:	f000 fbfe 	bl	80020a8 <HAL_Delay>
    for (int i = 0; i < steps; i++) {
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	3301      	adds	r3, #1
 80018b0:	61fb      	str	r3, [r7, #28]
 80018b2:	69fb      	ldr	r3, [r7, #28]
 80018b4:	693a      	ldr	r2, [r7, #16]
 80018b6:	429a      	cmp	r2, r3
 80018b8:	d8e8      	bhi.n	800188c <stepLin+0xd8>
 80018ba:	e004      	b.n	80018c6 <stepLin+0x112>
    }
  }
  else {
    HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_RESET);  // ENA
 80018bc:	2200      	movs	r2, #0
 80018be:	2101      	movs	r1, #1
 80018c0:	4807      	ldr	r0, [pc, #28]	; (80018e0 <stepLin+0x12c>)
 80018c2:	f001 f977 	bl	8002bb4 <HAL_GPIO_WritePin>
  }

  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_SET);  // ENA
 80018c6:	2201      	movs	r2, #1
 80018c8:	2101      	movs	r1, #1
 80018ca:	4805      	ldr	r0, [pc, #20]	; (80018e0 <stepLin+0x12c>)
 80018cc:	f001 f972 	bl	8002bb4 <HAL_GPIO_WritePin>

}
 80018d0:	bf00      	nop
 80018d2:	3720      	adds	r7, #32
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	40768000 	.word	0x40768000
 80018dc:	40200000 	.word	0x40200000
 80018e0:	40022000 	.word	0x40022000
 80018e4:	43480000 	.word	0x43480000

080018e8 <servo_angle>:

void servo_angle(TIM_HandleTypeDef *htim, uint32_t channel, uint16_t angle) {
 80018e8:	b480      	push	{r7}
 80018ea:	b087      	sub	sp, #28
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	60f8      	str	r0, [r7, #12]
 80018f0:	60b9      	str	r1, [r7, #8]
 80018f2:	4613      	mov	r3, r2
 80018f4:	80fb      	strh	r3, [r7, #6]
    if (angle > 180)
 80018f6:	88fb      	ldrh	r3, [r7, #6]
 80018f8:	2bb4      	cmp	r3, #180	; 0xb4
 80018fa:	d901      	bls.n	8001900 <servo_angle+0x18>
        angle = 180; //   
 80018fc:	23b4      	movs	r3, #180	; 0xb4
 80018fe:	80fb      	strh	r3, [r7, #6]

    uint32_t pulse_width = 3 + angle; //    (0 180)
 8001900:	88fb      	ldrh	r3, [r7, #6]
 8001902:	3303      	adds	r3, #3
 8001904:	617b      	str	r3, [r7, #20]
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); //   
 8001906:	68bb      	ldr	r3, [r7, #8]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d104      	bne.n	8001916 <servo_angle+0x2e>
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	697a      	ldr	r2, [r7, #20]
 8001912:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001914:	e023      	b.n	800195e <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); //   
 8001916:	68bb      	ldr	r3, [r7, #8]
 8001918:	2b04      	cmp	r3, #4
 800191a:	d104      	bne.n	8001926 <servo_angle+0x3e>
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001924:	e01b      	b.n	800195e <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); //   
 8001926:	68bb      	ldr	r3, [r7, #8]
 8001928:	2b08      	cmp	r3, #8
 800192a:	d104      	bne.n	8001936 <servo_angle+0x4e>
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8001934:	e013      	b.n	800195e <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); //   
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	2b0c      	cmp	r3, #12
 800193a:	d104      	bne.n	8001946 <servo_angle+0x5e>
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001944:	e00b      	b.n	800195e <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); //   
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	2b10      	cmp	r3, #16
 800194a:	d104      	bne.n	8001956 <servo_angle+0x6e>
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	6593      	str	r3, [r2, #88]	; 0x58
}
 8001954:	e003      	b.n	800195e <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); //   
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 800195e:	bf00      	nop
 8001960:	371c      	adds	r7, #28
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
	...

0800196c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800196c:	b480      	push	{r7}
 800196e:	b083      	sub	sp, #12
 8001970:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001972:	4b0f      	ldr	r3, [pc, #60]	; (80019b0 <HAL_MspInit+0x44>)
 8001974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001976:	4a0e      	ldr	r2, [pc, #56]	; (80019b0 <HAL_MspInit+0x44>)
 8001978:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800197c:	6413      	str	r3, [r2, #64]	; 0x40
 800197e:	4b0c      	ldr	r3, [pc, #48]	; (80019b0 <HAL_MspInit+0x44>)
 8001980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001982:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001986:	607b      	str	r3, [r7, #4]
 8001988:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800198a:	4b09      	ldr	r3, [pc, #36]	; (80019b0 <HAL_MspInit+0x44>)
 800198c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198e:	4a08      	ldr	r2, [pc, #32]	; (80019b0 <HAL_MspInit+0x44>)
 8001990:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001994:	6453      	str	r3, [r2, #68]	; 0x44
 8001996:	4b06      	ldr	r3, [pc, #24]	; (80019b0 <HAL_MspInit+0x44>)
 8001998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800199a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800199e:	603b      	str	r3, [r7, #0]
 80019a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019a2:	bf00      	nop
 80019a4:	370c      	adds	r7, #12
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	40023800 	.word	0x40023800

080019b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019b8:	e7fe      	b.n	80019b8 <NMI_Handler+0x4>

080019ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019ba:	b480      	push	{r7}
 80019bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019be:	e7fe      	b.n	80019be <HardFault_Handler+0x4>

080019c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019c4:	e7fe      	b.n	80019c4 <MemManage_Handler+0x4>

080019c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019c6:	b480      	push	{r7}
 80019c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019ca:	e7fe      	b.n	80019ca <BusFault_Handler+0x4>

080019cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019d0:	e7fe      	b.n	80019d0 <UsageFault_Handler+0x4>

080019d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019d2:	b480      	push	{r7}
 80019d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019d6:	bf00      	nop
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr

080019e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019e4:	bf00      	nop
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr

080019ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019ee:	b480      	push	{r7}
 80019f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019f2:	bf00      	nop
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr

080019fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a00:	f000 fb32 	bl	8002068 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a04:	bf00      	nop
 8001a06:	bd80      	pop	{r7, pc}

08001a08 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8001a0c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001a10:	f001 f8fc 	bl	8002c0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001a14:	bf00      	nop
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a1c:	4802      	ldr	r0, [pc, #8]	; (8001a28 <USART1_IRQHandler+0x10>)
 8001a1e:	f005 fc13 	bl	8007248 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001a22:	bf00      	nop
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	200003b8 	.word	0x200003b8

08001a2c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8001a30:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001a34:	f001 f8ea 	bl	8002c0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001a38:	bf00      	nop
 8001a3a:	bd80      	pop	{r7, pc}

08001a3c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001a40:	4802      	ldr	r0, [pc, #8]	; (8001a4c <TIM7_IRQHandler+0x10>)
 8001a42:	f003 fd4b 	bl	80054dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001a46:	bf00      	nop
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	2000036c 	.word	0x2000036c

08001a50 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  return 1;
 8001a54:	2301      	movs	r3, #1
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5e:	4770      	bx	lr

08001a60 <_kill>:

int _kill(int pid, int sig)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
 8001a68:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a6a:	f006 fefb 	bl	8008864 <__errno>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2216      	movs	r2, #22
 8001a72:	601a      	str	r2, [r3, #0]
  return -1;
 8001a74:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	3708      	adds	r7, #8
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}

08001a80 <_exit>:

void _exit (int status)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a88:	f04f 31ff 	mov.w	r1, #4294967295
 8001a8c:	6878      	ldr	r0, [r7, #4]
 8001a8e:	f7ff ffe7 	bl	8001a60 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a92:	e7fe      	b.n	8001a92 <_exit+0x12>

08001a94 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b086      	sub	sp, #24
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	60f8      	str	r0, [r7, #12]
 8001a9c:	60b9      	str	r1, [r7, #8]
 8001a9e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	617b      	str	r3, [r7, #20]
 8001aa4:	e00a      	b.n	8001abc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001aa6:	f3af 8000 	nop.w
 8001aaa:	4601      	mov	r1, r0
 8001aac:	68bb      	ldr	r3, [r7, #8]
 8001aae:	1c5a      	adds	r2, r3, #1
 8001ab0:	60ba      	str	r2, [r7, #8]
 8001ab2:	b2ca      	uxtb	r2, r1
 8001ab4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	3301      	adds	r3, #1
 8001aba:	617b      	str	r3, [r7, #20]
 8001abc:	697a      	ldr	r2, [r7, #20]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	dbf0      	blt.n	8001aa6 <_read+0x12>
  }

  return len;
 8001ac4:	687b      	ldr	r3, [r7, #4]
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	3718      	adds	r7, #24
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}

08001ace <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ace:	b580      	push	{r7, lr}
 8001ad0:	b086      	sub	sp, #24
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	60f8      	str	r0, [r7, #12]
 8001ad6:	60b9      	str	r1, [r7, #8]
 8001ad8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ada:	2300      	movs	r3, #0
 8001adc:	617b      	str	r3, [r7, #20]
 8001ade:	e009      	b.n	8001af4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ae0:	68bb      	ldr	r3, [r7, #8]
 8001ae2:	1c5a      	adds	r2, r3, #1
 8001ae4:	60ba      	str	r2, [r7, #8]
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	3301      	adds	r3, #1
 8001af2:	617b      	str	r3, [r7, #20]
 8001af4:	697a      	ldr	r2, [r7, #20]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	429a      	cmp	r2, r3
 8001afa:	dbf1      	blt.n	8001ae0 <_write+0x12>
  }
  return len;
 8001afc:	687b      	ldr	r3, [r7, #4]
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3718      	adds	r7, #24
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <_close>:

int _close(int file)
{
 8001b06:	b480      	push	{r7}
 8001b08:	b083      	sub	sp, #12
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b0e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	370c      	adds	r7, #12
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr

08001b1e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b1e:	b480      	push	{r7}
 8001b20:	b083      	sub	sp, #12
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	6078      	str	r0, [r7, #4]
 8001b26:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b2e:	605a      	str	r2, [r3, #4]
  return 0;
 8001b30:	2300      	movs	r3, #0
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	370c      	adds	r7, #12
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr

08001b3e <_isatty>:

int _isatty(int file)
{
 8001b3e:	b480      	push	{r7}
 8001b40:	b083      	sub	sp, #12
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b46:	2301      	movs	r3, #1
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	370c      	adds	r7, #12
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr

08001b54 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b085      	sub	sp, #20
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	60f8      	str	r0, [r7, #12]
 8001b5c:	60b9      	str	r1, [r7, #8]
 8001b5e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b60:	2300      	movs	r3, #0
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	3714      	adds	r7, #20
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
	...

08001b70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b086      	sub	sp, #24
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b78:	4a14      	ldr	r2, [pc, #80]	; (8001bcc <_sbrk+0x5c>)
 8001b7a:	4b15      	ldr	r3, [pc, #84]	; (8001bd0 <_sbrk+0x60>)
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b84:	4b13      	ldr	r3, [pc, #76]	; (8001bd4 <_sbrk+0x64>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d102      	bne.n	8001b92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b8c:	4b11      	ldr	r3, [pc, #68]	; (8001bd4 <_sbrk+0x64>)
 8001b8e:	4a12      	ldr	r2, [pc, #72]	; (8001bd8 <_sbrk+0x68>)
 8001b90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b92:	4b10      	ldr	r3, [pc, #64]	; (8001bd4 <_sbrk+0x64>)
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	4413      	add	r3, r2
 8001b9a:	693a      	ldr	r2, [r7, #16]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d207      	bcs.n	8001bb0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ba0:	f006 fe60 	bl	8008864 <__errno>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	220c      	movs	r2, #12
 8001ba8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001baa:	f04f 33ff 	mov.w	r3, #4294967295
 8001bae:	e009      	b.n	8001bc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bb0:	4b08      	ldr	r3, [pc, #32]	; (8001bd4 <_sbrk+0x64>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bb6:	4b07      	ldr	r3, [pc, #28]	; (8001bd4 <_sbrk+0x64>)
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	4413      	add	r3, r2
 8001bbe:	4a05      	ldr	r2, [pc, #20]	; (8001bd4 <_sbrk+0x64>)
 8001bc0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bc2:	68fb      	ldr	r3, [r7, #12]
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3718      	adds	r7, #24
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	20050000 	.word	0x20050000
 8001bd0:	00000400 	.word	0x00000400
 8001bd4:	2000031c 	.word	0x2000031c
 8001bd8:	20000458 	.word	0x20000458

08001bdc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001be0:	4b06      	ldr	r3, [pc, #24]	; (8001bfc <SystemInit+0x20>)
 8001be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001be6:	4a05      	ldr	r2, [pc, #20]	; (8001bfc <SystemInit+0x20>)
 8001be8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bf0:	bf00      	nop
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop
 8001bfc:	e000ed00 	.word	0xe000ed00

08001c00 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b08e      	sub	sp, #56	; 0x38
 8001c04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c06:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	601a      	str	r2, [r3, #0]
 8001c0e:	605a      	str	r2, [r3, #4]
 8001c10:	609a      	str	r2, [r3, #8]
 8001c12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c14:	f107 031c 	add.w	r3, r7, #28
 8001c18:	2200      	movs	r2, #0
 8001c1a:	601a      	str	r2, [r3, #0]
 8001c1c:	605a      	str	r2, [r3, #4]
 8001c1e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c20:	463b      	mov	r3, r7
 8001c22:	2200      	movs	r2, #0
 8001c24:	601a      	str	r2, [r3, #0]
 8001c26:	605a      	str	r2, [r3, #4]
 8001c28:	609a      	str	r2, [r3, #8]
 8001c2a:	60da      	str	r2, [r3, #12]
 8001c2c:	611a      	str	r2, [r3, #16]
 8001c2e:	615a      	str	r2, [r3, #20]
 8001c30:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c32:	4b2d      	ldr	r3, [pc, #180]	; (8001ce8 <MX_TIM2_Init+0xe8>)
 8001c34:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c38:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 10800-1;
 8001c3a:	4b2b      	ldr	r3, [pc, #172]	; (8001ce8 <MX_TIM2_Init+0xe8>)
 8001c3c:	f642 222f 	movw	r2, #10799	; 0x2a2f
 8001c40:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c42:	4b29      	ldr	r3, [pc, #164]	; (8001ce8 <MX_TIM2_Init+0xe8>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50-1;
 8001c48:	4b27      	ldr	r3, [pc, #156]	; (8001ce8 <MX_TIM2_Init+0xe8>)
 8001c4a:	2231      	movs	r2, #49	; 0x31
 8001c4c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c4e:	4b26      	ldr	r3, [pc, #152]	; (8001ce8 <MX_TIM2_Init+0xe8>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c54:	4b24      	ldr	r3, [pc, #144]	; (8001ce8 <MX_TIM2_Init+0xe8>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c5a:	4823      	ldr	r0, [pc, #140]	; (8001ce8 <MX_TIM2_Init+0xe8>)
 8001c5c:	f003 f82a 	bl	8004cb4 <HAL_TIM_Base_Init>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d001      	beq.n	8001c6a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001c66:	f7ff fd2b 	bl	80016c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c6e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c70:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c74:	4619      	mov	r1, r3
 8001c76:	481c      	ldr	r0, [pc, #112]	; (8001ce8 <MX_TIM2_Init+0xe8>)
 8001c78:	f003 ffb8 	bl	8005bec <HAL_TIM_ConfigClockSource>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d001      	beq.n	8001c86 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001c82:	f7ff fd1d 	bl	80016c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001c86:	4818      	ldr	r0, [pc, #96]	; (8001ce8 <MX_TIM2_Init+0xe8>)
 8001c88:	f003 f934 	bl	8004ef4 <HAL_TIM_PWM_Init>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001c92:	f7ff fd15 	bl	80016c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c96:	2300      	movs	r3, #0
 8001c98:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c9e:	f107 031c 	add.w	r3, r7, #28
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	4810      	ldr	r0, [pc, #64]	; (8001ce8 <MX_TIM2_Init+0xe8>)
 8001ca6:	f004 ffd1 	bl	8006c4c <HAL_TIMEx_MasterConfigSynchronization>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d001      	beq.n	8001cb4 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001cb0:	f7ff fd06 	bl	80016c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cb4:	2360      	movs	r3, #96	; 0x60
 8001cb6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cc4:	463b      	mov	r3, r7
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	4619      	mov	r1, r3
 8001cca:	4807      	ldr	r0, [pc, #28]	; (8001ce8 <MX_TIM2_Init+0xe8>)
 8001ccc:	f003 fd26 	bl	800571c <HAL_TIM_PWM_ConfigChannel>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d001      	beq.n	8001cda <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001cd6:	f7ff fcf3 	bl	80016c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001cda:	4803      	ldr	r0, [pc, #12]	; (8001ce8 <MX_TIM2_Init+0xe8>)
 8001cdc:	f000 f86e 	bl	8001dbc <HAL_TIM_MspPostInit>

}
 8001ce0:	bf00      	nop
 8001ce2:	3738      	adds	r7, #56	; 0x38
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	20000320 	.word	0x20000320

08001cec <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b084      	sub	sp, #16
 8001cf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cf2:	1d3b      	adds	r3, r7, #4
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	601a      	str	r2, [r3, #0]
 8001cf8:	605a      	str	r2, [r3, #4]
 8001cfa:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001cfc:	4b14      	ldr	r3, [pc, #80]	; (8001d50 <MX_TIM7_Init+0x64>)
 8001cfe:	4a15      	ldr	r2, [pc, #84]	; (8001d54 <MX_TIM7_Init+0x68>)
 8001d00:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 10800-1;
 8001d02:	4b13      	ldr	r3, [pc, #76]	; (8001d50 <MX_TIM7_Init+0x64>)
 8001d04:	f642 222f 	movw	r2, #10799	; 0x2a2f
 8001d08:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d0a:	4b11      	ldr	r3, [pc, #68]	; (8001d50 <MX_TIM7_Init+0x64>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 100-1;
 8001d10:	4b0f      	ldr	r3, [pc, #60]	; (8001d50 <MX_TIM7_Init+0x64>)
 8001d12:	2263      	movs	r2, #99	; 0x63
 8001d14:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d16:	4b0e      	ldr	r3, [pc, #56]	; (8001d50 <MX_TIM7_Init+0x64>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001d1c:	480c      	ldr	r0, [pc, #48]	; (8001d50 <MX_TIM7_Init+0x64>)
 8001d1e:	f002 ffc9 	bl	8004cb4 <HAL_TIM_Base_Init>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001d28:	f7ff fcca 	bl	80016c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d30:	2300      	movs	r3, #0
 8001d32:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001d34:	1d3b      	adds	r3, r7, #4
 8001d36:	4619      	mov	r1, r3
 8001d38:	4805      	ldr	r0, [pc, #20]	; (8001d50 <MX_TIM7_Init+0x64>)
 8001d3a:	f004 ff87 	bl	8006c4c <HAL_TIMEx_MasterConfigSynchronization>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001d44:	f7ff fcbc 	bl	80016c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001d48:	bf00      	nop
 8001d4a:	3710      	adds	r7, #16
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	2000036c 	.word	0x2000036c
 8001d54:	40001400 	.word	0x40001400

08001d58 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b085      	sub	sp, #20
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d68:	d10c      	bne.n	8001d84 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d6a:	4b12      	ldr	r3, [pc, #72]	; (8001db4 <HAL_TIM_Base_MspInit+0x5c>)
 8001d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d6e:	4a11      	ldr	r2, [pc, #68]	; (8001db4 <HAL_TIM_Base_MspInit+0x5c>)
 8001d70:	f043 0301 	orr.w	r3, r3, #1
 8001d74:	6413      	str	r3, [r2, #64]	; 0x40
 8001d76:	4b0f      	ldr	r3, [pc, #60]	; (8001db4 <HAL_TIM_Base_MspInit+0x5c>)
 8001d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7a:	f003 0301 	and.w	r3, r3, #1
 8001d7e:	60fb      	str	r3, [r7, #12]
 8001d80:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM7_CLK_ENABLE();
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8001d82:	e010      	b.n	8001da6 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM7)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a0b      	ldr	r2, [pc, #44]	; (8001db8 <HAL_TIM_Base_MspInit+0x60>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d10b      	bne.n	8001da6 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001d8e:	4b09      	ldr	r3, [pc, #36]	; (8001db4 <HAL_TIM_Base_MspInit+0x5c>)
 8001d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d92:	4a08      	ldr	r2, [pc, #32]	; (8001db4 <HAL_TIM_Base_MspInit+0x5c>)
 8001d94:	f043 0320 	orr.w	r3, r3, #32
 8001d98:	6413      	str	r3, [r2, #64]	; 0x40
 8001d9a:	4b06      	ldr	r3, [pc, #24]	; (8001db4 <HAL_TIM_Base_MspInit+0x5c>)
 8001d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d9e:	f003 0320 	and.w	r3, r3, #32
 8001da2:	60bb      	str	r3, [r7, #8]
 8001da4:	68bb      	ldr	r3, [r7, #8]
}
 8001da6:	bf00      	nop
 8001da8:	3714      	adds	r7, #20
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	40023800 	.word	0x40023800
 8001db8:	40001400 	.word	0x40001400

08001dbc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b088      	sub	sp, #32
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dc4:	f107 030c 	add.w	r3, r7, #12
 8001dc8:	2200      	movs	r2, #0
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	605a      	str	r2, [r3, #4]
 8001dce:	609a      	str	r2, [r3, #8]
 8001dd0:	60da      	str	r2, [r3, #12]
 8001dd2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ddc:	d11c      	bne.n	8001e18 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dde:	4b10      	ldr	r3, [pc, #64]	; (8001e20 <HAL_TIM_MspPostInit+0x64>)
 8001de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de2:	4a0f      	ldr	r2, [pc, #60]	; (8001e20 <HAL_TIM_MspPostInit+0x64>)
 8001de4:	f043 0301 	orr.w	r3, r3, #1
 8001de8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dea:	4b0d      	ldr	r3, [pc, #52]	; (8001e20 <HAL_TIM_MspPostInit+0x64>)
 8001dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dee:	f003 0301 	and.w	r3, r3, #1
 8001df2:	60bb      	str	r3, [r7, #8]
 8001df4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001df6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001dfa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dfc:	2302      	movs	r3, #2
 8001dfe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e00:	2300      	movs	r3, #0
 8001e02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e04:	2300      	movs	r3, #0
 8001e06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e0c:	f107 030c 	add.w	r3, r7, #12
 8001e10:	4619      	mov	r1, r3
 8001e12:	4804      	ldr	r0, [pc, #16]	; (8001e24 <HAL_TIM_MspPostInit+0x68>)
 8001e14:	f000 fb3e 	bl	8002494 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001e18:	bf00      	nop
 8001e1a:	3720      	adds	r7, #32
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	40023800 	.word	0x40023800
 8001e24:	40020000 	.word	0x40020000

08001e28 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001e2c:	4b14      	ldr	r3, [pc, #80]	; (8001e80 <MX_USART1_UART_Init+0x58>)
 8001e2e:	4a15      	ldr	r2, [pc, #84]	; (8001e84 <MX_USART1_UART_Init+0x5c>)
 8001e30:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001e32:	4b13      	ldr	r3, [pc, #76]	; (8001e80 <MX_USART1_UART_Init+0x58>)
 8001e34:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e38:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e3a:	4b11      	ldr	r3, [pc, #68]	; (8001e80 <MX_USART1_UART_Init+0x58>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001e40:	4b0f      	ldr	r3, [pc, #60]	; (8001e80 <MX_USART1_UART_Init+0x58>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001e46:	4b0e      	ldr	r3, [pc, #56]	; (8001e80 <MX_USART1_UART_Init+0x58>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001e4c:	4b0c      	ldr	r3, [pc, #48]	; (8001e80 <MX_USART1_UART_Init+0x58>)
 8001e4e:	220c      	movs	r2, #12
 8001e50:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e52:	4b0b      	ldr	r3, [pc, #44]	; (8001e80 <MX_USART1_UART_Init+0x58>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e58:	4b09      	ldr	r3, [pc, #36]	; (8001e80 <MX_USART1_UART_Init+0x58>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e5e:	4b08      	ldr	r3, [pc, #32]	; (8001e80 <MX_USART1_UART_Init+0x58>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e64:	4b06      	ldr	r3, [pc, #24]	; (8001e80 <MX_USART1_UART_Init+0x58>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e6a:	4805      	ldr	r0, [pc, #20]	; (8001e80 <MX_USART1_UART_Init+0x58>)
 8001e6c:	f005 f864 	bl	8006f38 <HAL_UART_Init>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001e76:	f7ff fc23 	bl	80016c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e7a:	bf00      	nop
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	200003b8 	.word	0x200003b8
 8001e84:	40011000 	.word	0x40011000

08001e88 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b0ac      	sub	sp, #176	; 0xb0
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e90:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001e94:	2200      	movs	r2, #0
 8001e96:	601a      	str	r2, [r3, #0]
 8001e98:	605a      	str	r2, [r3, #4]
 8001e9a:	609a      	str	r2, [r3, #8]
 8001e9c:	60da      	str	r2, [r3, #12]
 8001e9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ea0:	f107 0318 	add.w	r3, r7, #24
 8001ea4:	2284      	movs	r2, #132	; 0x84
 8001ea6:	2100      	movs	r1, #0
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f006 fd13 	bl	80088d4 <memset>
  if(uartHandle->Instance==USART1)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a36      	ldr	r2, [pc, #216]	; (8001f8c <HAL_UART_MspInit+0x104>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d164      	bne.n	8001f82 <HAL_UART_MspInit+0xfa>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001eb8:	2340      	movs	r3, #64	; 0x40
 8001eba:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ec0:	f107 0318 	add.w	r3, r7, #24
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f001 ff11 	bl	8003cec <HAL_RCCEx_PeriphCLKConfig>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d001      	beq.n	8001ed4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001ed0:	f7ff fbf6 	bl	80016c0 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ed4:	4b2e      	ldr	r3, [pc, #184]	; (8001f90 <HAL_UART_MspInit+0x108>)
 8001ed6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ed8:	4a2d      	ldr	r2, [pc, #180]	; (8001f90 <HAL_UART_MspInit+0x108>)
 8001eda:	f043 0310 	orr.w	r3, r3, #16
 8001ede:	6453      	str	r3, [r2, #68]	; 0x44
 8001ee0:	4b2b      	ldr	r3, [pc, #172]	; (8001f90 <HAL_UART_MspInit+0x108>)
 8001ee2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ee4:	f003 0310 	and.w	r3, r3, #16
 8001ee8:	617b      	str	r3, [r7, #20]
 8001eea:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eec:	4b28      	ldr	r3, [pc, #160]	; (8001f90 <HAL_UART_MspInit+0x108>)
 8001eee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef0:	4a27      	ldr	r2, [pc, #156]	; (8001f90 <HAL_UART_MspInit+0x108>)
 8001ef2:	f043 0302 	orr.w	r3, r3, #2
 8001ef6:	6313      	str	r3, [r2, #48]	; 0x30
 8001ef8:	4b25      	ldr	r3, [pc, #148]	; (8001f90 <HAL_UART_MspInit+0x108>)
 8001efa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efc:	f003 0302 	and.w	r3, r3, #2
 8001f00:	613b      	str	r3, [r7, #16]
 8001f02:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f04:	4b22      	ldr	r3, [pc, #136]	; (8001f90 <HAL_UART_MspInit+0x108>)
 8001f06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f08:	4a21      	ldr	r2, [pc, #132]	; (8001f90 <HAL_UART_MspInit+0x108>)
 8001f0a:	f043 0301 	orr.w	r3, r3, #1
 8001f0e:	6313      	str	r3, [r2, #48]	; 0x30
 8001f10:	4b1f      	ldr	r3, [pc, #124]	; (8001f90 <HAL_UART_MspInit+0x108>)
 8001f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f14:	f003 0301 	and.w	r3, r3, #1
 8001f18:	60fb      	str	r3, [r7, #12]
 8001f1a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001f1c:	2380      	movs	r3, #128	; 0x80
 8001f1e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f22:	2302      	movs	r3, #2
 8001f24:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f34:	2307      	movs	r3, #7
 8001f36:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f3a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001f3e:	4619      	mov	r1, r3
 8001f40:	4814      	ldr	r0, [pc, #80]	; (8001f94 <HAL_UART_MspInit+0x10c>)
 8001f42:	f000 faa7 	bl	8002494 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f46:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f4a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f4e:	2302      	movs	r3, #2
 8001f50:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f54:	2300      	movs	r3, #0
 8001f56:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f60:	2307      	movs	r3, #7
 8001f62:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f66:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	480a      	ldr	r0, [pc, #40]	; (8001f98 <HAL_UART_MspInit+0x110>)
 8001f6e:	f000 fa91 	bl	8002494 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001f72:	2200      	movs	r2, #0
 8001f74:	2100      	movs	r1, #0
 8001f76:	2025      	movs	r0, #37	; 0x25
 8001f78:	f000 f9aa 	bl	80022d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001f7c:	2025      	movs	r0, #37	; 0x25
 8001f7e:	f000 f9d3 	bl	8002328 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001f82:	bf00      	nop
 8001f84:	37b0      	adds	r7, #176	; 0xb0
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	40011000 	.word	0x40011000
 8001f90:	40023800 	.word	0x40023800
 8001f94:	40020400 	.word	0x40020400
 8001f98:	40020000 	.word	0x40020000

08001f9c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001f9c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001fd4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001fa0:	480d      	ldr	r0, [pc, #52]	; (8001fd8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001fa2:	490e      	ldr	r1, [pc, #56]	; (8001fdc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001fa4:	4a0e      	ldr	r2, [pc, #56]	; (8001fe0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001fa6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fa8:	e002      	b.n	8001fb0 <LoopCopyDataInit>

08001faa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001faa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fae:	3304      	adds	r3, #4

08001fb0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fb0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fb2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fb4:	d3f9      	bcc.n	8001faa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fb6:	4a0b      	ldr	r2, [pc, #44]	; (8001fe4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001fb8:	4c0b      	ldr	r4, [pc, #44]	; (8001fe8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001fba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fbc:	e001      	b.n	8001fc2 <LoopFillZerobss>

08001fbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fc0:	3204      	adds	r2, #4

08001fc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fc4:	d3fb      	bcc.n	8001fbe <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001fc6:	f7ff fe09 	bl	8001bdc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001fca:	f006 fc51 	bl	8008870 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fce:	f7ff f9ab 	bl	8001328 <main>
  bx  lr    
 8001fd2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001fd4:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001fd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fdc:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001fe0:	0800e16c 	.word	0x0800e16c
  ldr r2, =_sbss
 8001fe4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001fe8:	20000454 	.word	0x20000454

08001fec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fec:	e7fe      	b.n	8001fec <ADC_IRQHandler>

08001fee <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fee:	b580      	push	{r7, lr}
 8001ff0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ff2:	2003      	movs	r0, #3
 8001ff4:	f000 f94c 	bl	8002290 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ff8:	200f      	movs	r0, #15
 8001ffa:	f000 f805 	bl	8002008 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ffe:	f7ff fcb5 	bl	800196c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002002:	2300      	movs	r3, #0
}
 8002004:	4618      	mov	r0, r3
 8002006:	bd80      	pop	{r7, pc}

08002008 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002010:	4b12      	ldr	r3, [pc, #72]	; (800205c <HAL_InitTick+0x54>)
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	4b12      	ldr	r3, [pc, #72]	; (8002060 <HAL_InitTick+0x58>)
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	4619      	mov	r1, r3
 800201a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800201e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002022:	fbb2 f3f3 	udiv	r3, r2, r3
 8002026:	4618      	mov	r0, r3
 8002028:	f000 f996 	bl	8002358 <HAL_SYSTICK_Config>
 800202c:	4603      	mov	r3, r0
 800202e:	2b00      	cmp	r3, #0
 8002030:	d001      	beq.n	8002036 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002032:	2301      	movs	r3, #1
 8002034:	e00e      	b.n	8002054 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2b0f      	cmp	r3, #15
 800203a:	d80a      	bhi.n	8002052 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800203c:	2200      	movs	r2, #0
 800203e:	6879      	ldr	r1, [r7, #4]
 8002040:	f04f 30ff 	mov.w	r0, #4294967295
 8002044:	f000 f944 	bl	80022d0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002048:	4a06      	ldr	r2, [pc, #24]	; (8002064 <HAL_InitTick+0x5c>)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800204e:	2300      	movs	r3, #0
 8002050:	e000      	b.n	8002054 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
}
 8002054:	4618      	mov	r0, r3
 8002056:	3708      	adds	r7, #8
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	20000000 	.word	0x20000000
 8002060:	20000008 	.word	0x20000008
 8002064:	20000004 	.word	0x20000004

08002068 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800206c:	4b06      	ldr	r3, [pc, #24]	; (8002088 <HAL_IncTick+0x20>)
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	461a      	mov	r2, r3
 8002072:	4b06      	ldr	r3, [pc, #24]	; (800208c <HAL_IncTick+0x24>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4413      	add	r3, r2
 8002078:	4a04      	ldr	r2, [pc, #16]	; (800208c <HAL_IncTick+0x24>)
 800207a:	6013      	str	r3, [r2, #0]
}
 800207c:	bf00      	nop
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	20000008 	.word	0x20000008
 800208c:	20000440 	.word	0x20000440

08002090 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
  return uwTick;
 8002094:	4b03      	ldr	r3, [pc, #12]	; (80020a4 <HAL_GetTick+0x14>)
 8002096:	681b      	ldr	r3, [r3, #0]
}
 8002098:	4618      	mov	r0, r3
 800209a:	46bd      	mov	sp, r7
 800209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a0:	4770      	bx	lr
 80020a2:	bf00      	nop
 80020a4:	20000440 	.word	0x20000440

080020a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020b0:	f7ff ffee 	bl	8002090 <HAL_GetTick>
 80020b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020c0:	d005      	beq.n	80020ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020c2:	4b0a      	ldr	r3, [pc, #40]	; (80020ec <HAL_Delay+0x44>)
 80020c4:	781b      	ldrb	r3, [r3, #0]
 80020c6:	461a      	mov	r2, r3
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	4413      	add	r3, r2
 80020cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020ce:	bf00      	nop
 80020d0:	f7ff ffde 	bl	8002090 <HAL_GetTick>
 80020d4:	4602      	mov	r2, r0
 80020d6:	68bb      	ldr	r3, [r7, #8]
 80020d8:	1ad3      	subs	r3, r2, r3
 80020da:	68fa      	ldr	r2, [r7, #12]
 80020dc:	429a      	cmp	r2, r3
 80020de:	d8f7      	bhi.n	80020d0 <HAL_Delay+0x28>
  {
  }
}
 80020e0:	bf00      	nop
 80020e2:	bf00      	nop
 80020e4:	3710      	adds	r7, #16
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	20000008 	.word	0x20000008

080020f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b085      	sub	sp, #20
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	f003 0307 	and.w	r3, r3, #7
 80020fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002100:	4b0b      	ldr	r3, [pc, #44]	; (8002130 <__NVIC_SetPriorityGrouping+0x40>)
 8002102:	68db      	ldr	r3, [r3, #12]
 8002104:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002106:	68ba      	ldr	r2, [r7, #8]
 8002108:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800210c:	4013      	ands	r3, r2
 800210e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002118:	4b06      	ldr	r3, [pc, #24]	; (8002134 <__NVIC_SetPriorityGrouping+0x44>)
 800211a:	4313      	orrs	r3, r2
 800211c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800211e:	4a04      	ldr	r2, [pc, #16]	; (8002130 <__NVIC_SetPriorityGrouping+0x40>)
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	60d3      	str	r3, [r2, #12]
}
 8002124:	bf00      	nop
 8002126:	3714      	adds	r7, #20
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr
 8002130:	e000ed00 	.word	0xe000ed00
 8002134:	05fa0000 	.word	0x05fa0000

08002138 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800213c:	4b04      	ldr	r3, [pc, #16]	; (8002150 <__NVIC_GetPriorityGrouping+0x18>)
 800213e:	68db      	ldr	r3, [r3, #12]
 8002140:	0a1b      	lsrs	r3, r3, #8
 8002142:	f003 0307 	and.w	r3, r3, #7
}
 8002146:	4618      	mov	r0, r3
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr
 8002150:	e000ed00 	.word	0xe000ed00

08002154 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	4603      	mov	r3, r0
 800215c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800215e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002162:	2b00      	cmp	r3, #0
 8002164:	db0b      	blt.n	800217e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002166:	79fb      	ldrb	r3, [r7, #7]
 8002168:	f003 021f 	and.w	r2, r3, #31
 800216c:	4907      	ldr	r1, [pc, #28]	; (800218c <__NVIC_EnableIRQ+0x38>)
 800216e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002172:	095b      	lsrs	r3, r3, #5
 8002174:	2001      	movs	r0, #1
 8002176:	fa00 f202 	lsl.w	r2, r0, r2
 800217a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800217e:	bf00      	nop
 8002180:	370c      	adds	r7, #12
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	e000e100 	.word	0xe000e100

08002190 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002190:	b480      	push	{r7}
 8002192:	b083      	sub	sp, #12
 8002194:	af00      	add	r7, sp, #0
 8002196:	4603      	mov	r3, r0
 8002198:	6039      	str	r1, [r7, #0]
 800219a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800219c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	db0a      	blt.n	80021ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	b2da      	uxtb	r2, r3
 80021a8:	490c      	ldr	r1, [pc, #48]	; (80021dc <__NVIC_SetPriority+0x4c>)
 80021aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ae:	0112      	lsls	r2, r2, #4
 80021b0:	b2d2      	uxtb	r2, r2
 80021b2:	440b      	add	r3, r1
 80021b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021b8:	e00a      	b.n	80021d0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	b2da      	uxtb	r2, r3
 80021be:	4908      	ldr	r1, [pc, #32]	; (80021e0 <__NVIC_SetPriority+0x50>)
 80021c0:	79fb      	ldrb	r3, [r7, #7]
 80021c2:	f003 030f 	and.w	r3, r3, #15
 80021c6:	3b04      	subs	r3, #4
 80021c8:	0112      	lsls	r2, r2, #4
 80021ca:	b2d2      	uxtb	r2, r2
 80021cc:	440b      	add	r3, r1
 80021ce:	761a      	strb	r2, [r3, #24]
}
 80021d0:	bf00      	nop
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr
 80021dc:	e000e100 	.word	0xe000e100
 80021e0:	e000ed00 	.word	0xe000ed00

080021e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b089      	sub	sp, #36	; 0x24
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	60f8      	str	r0, [r7, #12]
 80021ec:	60b9      	str	r1, [r7, #8]
 80021ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	f003 0307 	and.w	r3, r3, #7
 80021f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021f8:	69fb      	ldr	r3, [r7, #28]
 80021fa:	f1c3 0307 	rsb	r3, r3, #7
 80021fe:	2b04      	cmp	r3, #4
 8002200:	bf28      	it	cs
 8002202:	2304      	movcs	r3, #4
 8002204:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	3304      	adds	r3, #4
 800220a:	2b06      	cmp	r3, #6
 800220c:	d902      	bls.n	8002214 <NVIC_EncodePriority+0x30>
 800220e:	69fb      	ldr	r3, [r7, #28]
 8002210:	3b03      	subs	r3, #3
 8002212:	e000      	b.n	8002216 <NVIC_EncodePriority+0x32>
 8002214:	2300      	movs	r3, #0
 8002216:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002218:	f04f 32ff 	mov.w	r2, #4294967295
 800221c:	69bb      	ldr	r3, [r7, #24]
 800221e:	fa02 f303 	lsl.w	r3, r2, r3
 8002222:	43da      	mvns	r2, r3
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	401a      	ands	r2, r3
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800222c:	f04f 31ff 	mov.w	r1, #4294967295
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	fa01 f303 	lsl.w	r3, r1, r3
 8002236:	43d9      	mvns	r1, r3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800223c:	4313      	orrs	r3, r2
         );
}
 800223e:	4618      	mov	r0, r3
 8002240:	3724      	adds	r7, #36	; 0x24
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr
	...

0800224c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	3b01      	subs	r3, #1
 8002258:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800225c:	d301      	bcc.n	8002262 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800225e:	2301      	movs	r3, #1
 8002260:	e00f      	b.n	8002282 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002262:	4a0a      	ldr	r2, [pc, #40]	; (800228c <SysTick_Config+0x40>)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	3b01      	subs	r3, #1
 8002268:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800226a:	210f      	movs	r1, #15
 800226c:	f04f 30ff 	mov.w	r0, #4294967295
 8002270:	f7ff ff8e 	bl	8002190 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002274:	4b05      	ldr	r3, [pc, #20]	; (800228c <SysTick_Config+0x40>)
 8002276:	2200      	movs	r2, #0
 8002278:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800227a:	4b04      	ldr	r3, [pc, #16]	; (800228c <SysTick_Config+0x40>)
 800227c:	2207      	movs	r2, #7
 800227e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002280:	2300      	movs	r3, #0
}
 8002282:	4618      	mov	r0, r3
 8002284:	3708      	adds	r7, #8
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	e000e010 	.word	0xe000e010

08002290 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b082      	sub	sp, #8
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2b07      	cmp	r3, #7
 800229c:	d00f      	beq.n	80022be <HAL_NVIC_SetPriorityGrouping+0x2e>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2b06      	cmp	r3, #6
 80022a2:	d00c      	beq.n	80022be <HAL_NVIC_SetPriorityGrouping+0x2e>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2b05      	cmp	r3, #5
 80022a8:	d009      	beq.n	80022be <HAL_NVIC_SetPriorityGrouping+0x2e>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2b04      	cmp	r3, #4
 80022ae:	d006      	beq.n	80022be <HAL_NVIC_SetPriorityGrouping+0x2e>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2b03      	cmp	r3, #3
 80022b4:	d003      	beq.n	80022be <HAL_NVIC_SetPriorityGrouping+0x2e>
 80022b6:	2191      	movs	r1, #145	; 0x91
 80022b8:	4804      	ldr	r0, [pc, #16]	; (80022cc <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80022ba:	f7ff fa06 	bl	80016ca <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f7ff ff16 	bl	80020f0 <__NVIC_SetPriorityGrouping>
}
 80022c4:	bf00      	nop
 80022c6:	3708      	adds	r7, #8
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	0800da70 	.word	0x0800da70

080022d0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b086      	sub	sp, #24
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	4603      	mov	r3, r0
 80022d8:	60b9      	str	r1, [r7, #8]
 80022da:	607a      	str	r2, [r7, #4]
 80022dc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80022de:	2300      	movs	r3, #0
 80022e0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2b0f      	cmp	r3, #15
 80022e6:	d903      	bls.n	80022f0 <HAL_NVIC_SetPriority+0x20>
 80022e8:	21a9      	movs	r1, #169	; 0xa9
 80022ea:	480e      	ldr	r0, [pc, #56]	; (8002324 <HAL_NVIC_SetPriority+0x54>)
 80022ec:	f7ff f9ed 	bl	80016ca <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	2b0f      	cmp	r3, #15
 80022f4:	d903      	bls.n	80022fe <HAL_NVIC_SetPriority+0x2e>
 80022f6:	21aa      	movs	r1, #170	; 0xaa
 80022f8:	480a      	ldr	r0, [pc, #40]	; (8002324 <HAL_NVIC_SetPriority+0x54>)
 80022fa:	f7ff f9e6 	bl	80016ca <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022fe:	f7ff ff1b 	bl	8002138 <__NVIC_GetPriorityGrouping>
 8002302:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002304:	687a      	ldr	r2, [r7, #4]
 8002306:	68b9      	ldr	r1, [r7, #8]
 8002308:	6978      	ldr	r0, [r7, #20]
 800230a:	f7ff ff6b 	bl	80021e4 <NVIC_EncodePriority>
 800230e:	4602      	mov	r2, r0
 8002310:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002314:	4611      	mov	r1, r2
 8002316:	4618      	mov	r0, r3
 8002318:	f7ff ff3a 	bl	8002190 <__NVIC_SetPriority>
}
 800231c:	bf00      	nop
 800231e:	3718      	adds	r7, #24
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}
 8002324:	0800da70 	.word	0x0800da70

08002328 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	4603      	mov	r3, r0
 8002330:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002332:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002336:	2b00      	cmp	r3, #0
 8002338:	da03      	bge.n	8002342 <HAL_NVIC_EnableIRQ+0x1a>
 800233a:	21bd      	movs	r1, #189	; 0xbd
 800233c:	4805      	ldr	r0, [pc, #20]	; (8002354 <HAL_NVIC_EnableIRQ+0x2c>)
 800233e:	f7ff f9c4 	bl	80016ca <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002342:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002346:	4618      	mov	r0, r3
 8002348:	f7ff ff04 	bl	8002154 <__NVIC_EnableIRQ>
}
 800234c:	bf00      	nop
 800234e:	3708      	adds	r7, #8
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}
 8002354:	0800da70 	.word	0x0800da70

08002358 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b082      	sub	sp, #8
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002360:	6878      	ldr	r0, [r7, #4]
 8002362:	f7ff ff73 	bl	800224c <SysTick_Config>
 8002366:	4603      	mov	r3, r0
}
 8002368:	4618      	mov	r0, r3
 800236a:	3708      	adds	r7, #8
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}

08002370 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b084      	sub	sp, #16
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800237c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800237e:	f7ff fe87 	bl	8002090 <HAL_GetTick>
 8002382:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800238a:	b2db      	uxtb	r3, r3
 800238c:	2b02      	cmp	r3, #2
 800238e:	d008      	beq.n	80023a2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2280      	movs	r2, #128	; 0x80
 8002394:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2200      	movs	r2, #0
 800239a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e052      	b.n	8002448 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f022 0216 	bic.w	r2, r2, #22
 80023b0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	695a      	ldr	r2, [r3, #20]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80023c0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d103      	bne.n	80023d2 <HAL_DMA_Abort+0x62>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d007      	beq.n	80023e2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f022 0208 	bic.w	r2, r2, #8
 80023e0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f022 0201 	bic.w	r2, r2, #1
 80023f0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023f2:	e013      	b.n	800241c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80023f4:	f7ff fe4c 	bl	8002090 <HAL_GetTick>
 80023f8:	4602      	mov	r2, r0
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	1ad3      	subs	r3, r2, r3
 80023fe:	2b05      	cmp	r3, #5
 8002400:	d90c      	bls.n	800241c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2220      	movs	r2, #32
 8002406:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2203      	movs	r2, #3
 800240c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2200      	movs	r2, #0
 8002414:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8002418:	2303      	movs	r3, #3
 800241a:	e015      	b.n	8002448 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0301 	and.w	r3, r3, #1
 8002426:	2b00      	cmp	r3, #0
 8002428:	d1e4      	bne.n	80023f4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800242e:	223f      	movs	r2, #63	; 0x3f
 8002430:	409a      	lsls	r2, r3
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2201      	movs	r2, #1
 800243a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2200      	movs	r2, #0
 8002442:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8002446:	2300      	movs	r3, #0
}
 8002448:	4618      	mov	r0, r3
 800244a:	3710      	adds	r7, #16
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}

08002450 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002450:	b480      	push	{r7}
 8002452:	b083      	sub	sp, #12
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800245e:	b2db      	uxtb	r3, r3
 8002460:	2b02      	cmp	r3, #2
 8002462:	d004      	beq.n	800246e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2280      	movs	r2, #128	; 0x80
 8002468:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e00c      	b.n	8002488 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2205      	movs	r2, #5
 8002472:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f022 0201 	bic.w	r2, r2, #1
 8002484:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002486:	2300      	movs	r3, #0
}
 8002488:	4618      	mov	r0, r3
 800248a:	370c      	adds	r7, #12
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr

08002494 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b088      	sub	sp, #32
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800249e:	2300      	movs	r3, #0
 80024a0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80024a2:	2300      	movs	r3, #0
 80024a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80024a6:	2300      	movs	r3, #0
 80024a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80024aa:	2300      	movs	r3, #0
 80024ac:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	4a3a      	ldr	r2, [pc, #232]	; (800259c <HAL_GPIO_Init+0x108>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d02b      	beq.n	800250e <HAL_GPIO_Init+0x7a>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4a39      	ldr	r2, [pc, #228]	; (80025a0 <HAL_GPIO_Init+0x10c>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d027      	beq.n	800250e <HAL_GPIO_Init+0x7a>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	4a38      	ldr	r2, [pc, #224]	; (80025a4 <HAL_GPIO_Init+0x110>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d023      	beq.n	800250e <HAL_GPIO_Init+0x7a>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	4a37      	ldr	r2, [pc, #220]	; (80025a8 <HAL_GPIO_Init+0x114>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d01f      	beq.n	800250e <HAL_GPIO_Init+0x7a>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4a36      	ldr	r2, [pc, #216]	; (80025ac <HAL_GPIO_Init+0x118>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d01b      	beq.n	800250e <HAL_GPIO_Init+0x7a>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4a35      	ldr	r2, [pc, #212]	; (80025b0 <HAL_GPIO_Init+0x11c>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d017      	beq.n	800250e <HAL_GPIO_Init+0x7a>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4a34      	ldr	r2, [pc, #208]	; (80025b4 <HAL_GPIO_Init+0x120>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d013      	beq.n	800250e <HAL_GPIO_Init+0x7a>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a33      	ldr	r2, [pc, #204]	; (80025b8 <HAL_GPIO_Init+0x124>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d00f      	beq.n	800250e <HAL_GPIO_Init+0x7a>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4a32      	ldr	r2, [pc, #200]	; (80025bc <HAL_GPIO_Init+0x128>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d00b      	beq.n	800250e <HAL_GPIO_Init+0x7a>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	4a31      	ldr	r2, [pc, #196]	; (80025c0 <HAL_GPIO_Init+0x12c>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d007      	beq.n	800250e <HAL_GPIO_Init+0x7a>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4a30      	ldr	r2, [pc, #192]	; (80025c4 <HAL_GPIO_Init+0x130>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d003      	beq.n	800250e <HAL_GPIO_Init+0x7a>
 8002506:	21aa      	movs	r1, #170	; 0xaa
 8002508:	482f      	ldr	r0, [pc, #188]	; (80025c8 <HAL_GPIO_Init+0x134>)
 800250a:	f7ff f8de 	bl	80016ca <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	b29b      	uxth	r3, r3
 8002514:	2b00      	cmp	r3, #0
 8002516:	d103      	bne.n	8002520 <HAL_GPIO_Init+0x8c>
 8002518:	21ab      	movs	r1, #171	; 0xab
 800251a:	482b      	ldr	r0, [pc, #172]	; (80025c8 <HAL_GPIO_Init+0x134>)
 800251c:	f7ff f8d5 	bl	80016ca <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d035      	beq.n	8002594 <HAL_GPIO_Init+0x100>
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	2b01      	cmp	r3, #1
 800252e:	d031      	beq.n	8002594 <HAL_GPIO_Init+0x100>
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	2b11      	cmp	r3, #17
 8002536:	d02d      	beq.n	8002594 <HAL_GPIO_Init+0x100>
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	2b02      	cmp	r3, #2
 800253e:	d029      	beq.n	8002594 <HAL_GPIO_Init+0x100>
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	2b12      	cmp	r3, #18
 8002546:	d025      	beq.n	8002594 <HAL_GPIO_Init+0x100>
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 8002550:	d020      	beq.n	8002594 <HAL_GPIO_Init+0x100>
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 800255a:	d01b      	beq.n	8002594 <HAL_GPIO_Init+0x100>
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 8002564:	d016      	beq.n	8002594 <HAL_GPIO_Init+0x100>
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 800256e:	d011      	beq.n	8002594 <HAL_GPIO_Init+0x100>
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 8002578:	d00c      	beq.n	8002594 <HAL_GPIO_Init+0x100>
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 8002582:	d007      	beq.n	8002594 <HAL_GPIO_Init+0x100>
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	2b03      	cmp	r3, #3
 800258a:	d003      	beq.n	8002594 <HAL_GPIO_Init+0x100>
 800258c:	21ac      	movs	r1, #172	; 0xac
 800258e:	480e      	ldr	r0, [pc, #56]	; (80025c8 <HAL_GPIO_Init+0x134>)
 8002590:	f7ff f89b 	bl	80016ca <assert_failed>

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002594:	2300      	movs	r3, #0
 8002596:	61fb      	str	r3, [r7, #28]
 8002598:	e2c7      	b.n	8002b2a <HAL_GPIO_Init+0x696>
 800259a:	bf00      	nop
 800259c:	40020000 	.word	0x40020000
 80025a0:	40020400 	.word	0x40020400
 80025a4:	40020800 	.word	0x40020800
 80025a8:	40020c00 	.word	0x40020c00
 80025ac:	40021000 	.word	0x40021000
 80025b0:	40021400 	.word	0x40021400
 80025b4:	40021800 	.word	0x40021800
 80025b8:	40021c00 	.word	0x40021c00
 80025bc:	40022000 	.word	0x40022000
 80025c0:	40022400 	.word	0x40022400
 80025c4:	40022800 	.word	0x40022800
 80025c8:	0800daac 	.word	0x0800daac
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80025cc:	2201      	movs	r2, #1
 80025ce:	69fb      	ldr	r3, [r7, #28]
 80025d0:	fa02 f303 	lsl.w	r3, r2, r3
 80025d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	697a      	ldr	r2, [r7, #20]
 80025dc:	4013      	ands	r3, r2
 80025de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80025e0:	693a      	ldr	r2, [r7, #16]
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	429a      	cmp	r2, r3
 80025e6:	f040 829d 	bne.w	8002b24 <HAL_GPIO_Init+0x690>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	f003 0303 	and.w	r3, r3, #3
 80025f2:	2b01      	cmp	r3, #1
 80025f4:	d005      	beq.n	8002602 <HAL_GPIO_Init+0x16e>
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	f003 0303 	and.w	r3, r3, #3
 80025fe:	2b02      	cmp	r3, #2
 8002600:	d144      	bne.n	800268c <HAL_GPIO_Init+0x1f8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	68db      	ldr	r3, [r3, #12]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d00f      	beq.n	800262a <HAL_GPIO_Init+0x196>
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	68db      	ldr	r3, [r3, #12]
 800260e:	2b01      	cmp	r3, #1
 8002610:	d00b      	beq.n	800262a <HAL_GPIO_Init+0x196>
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	68db      	ldr	r3, [r3, #12]
 8002616:	2b02      	cmp	r3, #2
 8002618:	d007      	beq.n	800262a <HAL_GPIO_Init+0x196>
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	68db      	ldr	r3, [r3, #12]
 800261e:	2b03      	cmp	r3, #3
 8002620:	d003      	beq.n	800262a <HAL_GPIO_Init+0x196>
 8002622:	21bd      	movs	r1, #189	; 0xbd
 8002624:	4831      	ldr	r0, [pc, #196]	; (80026ec <HAL_GPIO_Init+0x258>)
 8002626:	f7ff f850 	bl	80016ca <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002630:	69fb      	ldr	r3, [r7, #28]
 8002632:	005b      	lsls	r3, r3, #1
 8002634:	2203      	movs	r2, #3
 8002636:	fa02 f303 	lsl.w	r3, r2, r3
 800263a:	43db      	mvns	r3, r3
 800263c:	69ba      	ldr	r2, [r7, #24]
 800263e:	4013      	ands	r3, r2
 8002640:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	68da      	ldr	r2, [r3, #12]
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	005b      	lsls	r3, r3, #1
 800264a:	fa02 f303 	lsl.w	r3, r2, r3
 800264e:	69ba      	ldr	r2, [r7, #24]
 8002650:	4313      	orrs	r3, r2
 8002652:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	69ba      	ldr	r2, [r7, #24]
 8002658:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002660:	2201      	movs	r2, #1
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	fa02 f303 	lsl.w	r3, r2, r3
 8002668:	43db      	mvns	r3, r3
 800266a:	69ba      	ldr	r2, [r7, #24]
 800266c:	4013      	ands	r3, r2
 800266e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	091b      	lsrs	r3, r3, #4
 8002676:	f003 0201 	and.w	r2, r3, #1
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	fa02 f303 	lsl.w	r3, r2, r3
 8002680:	69ba      	ldr	r2, [r7, #24]
 8002682:	4313      	orrs	r3, r2
 8002684:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	69ba      	ldr	r2, [r7, #24]
 800268a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	f003 0303 	and.w	r3, r3, #3
 8002694:	2b03      	cmp	r3, #3
 8002696:	d02b      	beq.n	80026f0 <HAL_GPIO_Init+0x25c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	689b      	ldr	r3, [r3, #8]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d00b      	beq.n	80026b8 <HAL_GPIO_Init+0x224>
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d007      	beq.n	80026b8 <HAL_GPIO_Init+0x224>
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	2b02      	cmp	r3, #2
 80026ae:	d003      	beq.n	80026b8 <HAL_GPIO_Init+0x224>
 80026b0:	21ce      	movs	r1, #206	; 0xce
 80026b2:	480e      	ldr	r0, [pc, #56]	; (80026ec <HAL_GPIO_Init+0x258>)
 80026b4:	f7ff f809 	bl	80016ca <assert_failed>

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	68db      	ldr	r3, [r3, #12]
 80026bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	005b      	lsls	r3, r3, #1
 80026c2:	2203      	movs	r2, #3
 80026c4:	fa02 f303 	lsl.w	r3, r2, r3
 80026c8:	43db      	mvns	r3, r3
 80026ca:	69ba      	ldr	r2, [r7, #24]
 80026cc:	4013      	ands	r3, r2
 80026ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	689a      	ldr	r2, [r3, #8]
 80026d4:	69fb      	ldr	r3, [r7, #28]
 80026d6:	005b      	lsls	r3, r3, #1
 80026d8:	fa02 f303 	lsl.w	r3, r2, r3
 80026dc:	69ba      	ldr	r2, [r7, #24]
 80026de:	4313      	orrs	r3, r2
 80026e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	69ba      	ldr	r2, [r7, #24]
 80026e6:	60da      	str	r2, [r3, #12]
 80026e8:	e002      	b.n	80026f0 <HAL_GPIO_Init+0x25c>
 80026ea:	bf00      	nop
 80026ec:	0800daac 	.word	0x0800daac
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f003 0303 	and.w	r3, r3, #3
 80026f8:	2b02      	cmp	r3, #2
 80026fa:	f040 8134 	bne.w	8002966 <HAL_GPIO_Init+0x4d2>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	691b      	ldr	r3, [r3, #16]
 8002702:	2b00      	cmp	r3, #0
 8002704:	f000 810b 	beq.w	800291e <HAL_GPIO_Init+0x48a>
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	691b      	ldr	r3, [r3, #16]
 800270c:	2b01      	cmp	r3, #1
 800270e:	f000 8106 	beq.w	800291e <HAL_GPIO_Init+0x48a>
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	691b      	ldr	r3, [r3, #16]
 8002716:	2b00      	cmp	r3, #0
 8002718:	f000 8101 	beq.w	800291e <HAL_GPIO_Init+0x48a>
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	691b      	ldr	r3, [r3, #16]
 8002720:	2b00      	cmp	r3, #0
 8002722:	f000 80fc 	beq.w	800291e <HAL_GPIO_Init+0x48a>
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	691b      	ldr	r3, [r3, #16]
 800272a:	2b00      	cmp	r3, #0
 800272c:	f000 80f7 	beq.w	800291e <HAL_GPIO_Init+0x48a>
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	691b      	ldr	r3, [r3, #16]
 8002734:	2b01      	cmp	r3, #1
 8002736:	f000 80f2 	beq.w	800291e <HAL_GPIO_Init+0x48a>
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	691b      	ldr	r3, [r3, #16]
 800273e:	2b02      	cmp	r3, #2
 8002740:	f000 80ed 	beq.w	800291e <HAL_GPIO_Init+0x48a>
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	691b      	ldr	r3, [r3, #16]
 8002748:	2b02      	cmp	r3, #2
 800274a:	f000 80e8 	beq.w	800291e <HAL_GPIO_Init+0x48a>
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	691b      	ldr	r3, [r3, #16]
 8002752:	2b02      	cmp	r3, #2
 8002754:	f000 80e3 	beq.w	800291e <HAL_GPIO_Init+0x48a>
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	691b      	ldr	r3, [r3, #16]
 800275c:	2b03      	cmp	r3, #3
 800275e:	f000 80de 	beq.w	800291e <HAL_GPIO_Init+0x48a>
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	691b      	ldr	r3, [r3, #16]
 8002766:	2b03      	cmp	r3, #3
 8002768:	f000 80d9 	beq.w	800291e <HAL_GPIO_Init+0x48a>
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	691b      	ldr	r3, [r3, #16]
 8002770:	2b03      	cmp	r3, #3
 8002772:	f000 80d4 	beq.w	800291e <HAL_GPIO_Init+0x48a>
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	691b      	ldr	r3, [r3, #16]
 800277a:	2b03      	cmp	r3, #3
 800277c:	f000 80cf 	beq.w	800291e <HAL_GPIO_Init+0x48a>
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	691b      	ldr	r3, [r3, #16]
 8002784:	2b03      	cmp	r3, #3
 8002786:	f000 80ca 	beq.w	800291e <HAL_GPIO_Init+0x48a>
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	691b      	ldr	r3, [r3, #16]
 800278e:	2b03      	cmp	r3, #3
 8002790:	f000 80c5 	beq.w	800291e <HAL_GPIO_Init+0x48a>
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	691b      	ldr	r3, [r3, #16]
 8002798:	2b04      	cmp	r3, #4
 800279a:	f000 80c0 	beq.w	800291e <HAL_GPIO_Init+0x48a>
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	691b      	ldr	r3, [r3, #16]
 80027a2:	2b04      	cmp	r3, #4
 80027a4:	f000 80bb 	beq.w	800291e <HAL_GPIO_Init+0x48a>
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	691b      	ldr	r3, [r3, #16]
 80027ac:	2b04      	cmp	r3, #4
 80027ae:	f000 80b6 	beq.w	800291e <HAL_GPIO_Init+0x48a>
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	691b      	ldr	r3, [r3, #16]
 80027b6:	2b04      	cmp	r3, #4
 80027b8:	f000 80b1 	beq.w	800291e <HAL_GPIO_Init+0x48a>
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	691b      	ldr	r3, [r3, #16]
 80027c0:	2b04      	cmp	r3, #4
 80027c2:	f000 80ac 	beq.w	800291e <HAL_GPIO_Init+0x48a>
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	691b      	ldr	r3, [r3, #16]
 80027ca:	2b05      	cmp	r3, #5
 80027cc:	f000 80a7 	beq.w	800291e <HAL_GPIO_Init+0x48a>
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	691b      	ldr	r3, [r3, #16]
 80027d4:	2b05      	cmp	r3, #5
 80027d6:	f000 80a2 	beq.w	800291e <HAL_GPIO_Init+0x48a>
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	691b      	ldr	r3, [r3, #16]
 80027de:	2b05      	cmp	r3, #5
 80027e0:	f000 809d 	beq.w	800291e <HAL_GPIO_Init+0x48a>
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	691b      	ldr	r3, [r3, #16]
 80027e8:	2b05      	cmp	r3, #5
 80027ea:	f000 8098 	beq.w	800291e <HAL_GPIO_Init+0x48a>
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	691b      	ldr	r3, [r3, #16]
 80027f2:	2b05      	cmp	r3, #5
 80027f4:	f000 8093 	beq.w	800291e <HAL_GPIO_Init+0x48a>
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	691b      	ldr	r3, [r3, #16]
 80027fc:	2b05      	cmp	r3, #5
 80027fe:	f000 808e 	beq.w	800291e <HAL_GPIO_Init+0x48a>
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	691b      	ldr	r3, [r3, #16]
 8002806:	2b06      	cmp	r3, #6
 8002808:	f000 8089 	beq.w	800291e <HAL_GPIO_Init+0x48a>
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	691b      	ldr	r3, [r3, #16]
 8002810:	2b06      	cmp	r3, #6
 8002812:	f000 8084 	beq.w	800291e <HAL_GPIO_Init+0x48a>
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	691b      	ldr	r3, [r3, #16]
 800281a:	2b07      	cmp	r3, #7
 800281c:	d07f      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	691b      	ldr	r3, [r3, #16]
 8002822:	2b07      	cmp	r3, #7
 8002824:	d07b      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	691b      	ldr	r3, [r3, #16]
 800282a:	2b07      	cmp	r3, #7
 800282c:	d077      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	691b      	ldr	r3, [r3, #16]
 8002832:	2b07      	cmp	r3, #7
 8002834:	d073      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	691b      	ldr	r3, [r3, #16]
 800283a:	2b07      	cmp	r3, #7
 800283c:	d06f      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	691b      	ldr	r3, [r3, #16]
 8002842:	2b07      	cmp	r3, #7
 8002844:	d06b      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	691b      	ldr	r3, [r3, #16]
 800284a:	2b07      	cmp	r3, #7
 800284c:	d067      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	691b      	ldr	r3, [r3, #16]
 8002852:	2b08      	cmp	r3, #8
 8002854:	d063      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	691b      	ldr	r3, [r3, #16]
 800285a:	2b08      	cmp	r3, #8
 800285c:	d05f      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	691b      	ldr	r3, [r3, #16]
 8002862:	2b08      	cmp	r3, #8
 8002864:	d05b      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	691b      	ldr	r3, [r3, #16]
 800286a:	2b08      	cmp	r3, #8
 800286c:	d057      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	691b      	ldr	r3, [r3, #16]
 8002872:	2b08      	cmp	r3, #8
 8002874:	d053      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	691b      	ldr	r3, [r3, #16]
 800287a:	2b08      	cmp	r3, #8
 800287c:	d04f      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	691b      	ldr	r3, [r3, #16]
 8002882:	2b08      	cmp	r3, #8
 8002884:	d04b      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	691b      	ldr	r3, [r3, #16]
 800288a:	2b09      	cmp	r3, #9
 800288c:	d047      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	691b      	ldr	r3, [r3, #16]
 8002892:	2b09      	cmp	r3, #9
 8002894:	d043      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	691b      	ldr	r3, [r3, #16]
 800289a:	2b09      	cmp	r3, #9
 800289c:	d03f      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	691b      	ldr	r3, [r3, #16]
 80028a2:	2b09      	cmp	r3, #9
 80028a4:	d03b      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	691b      	ldr	r3, [r3, #16]
 80028aa:	2b09      	cmp	r3, #9
 80028ac:	d037      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	691b      	ldr	r3, [r3, #16]
 80028b2:	2b09      	cmp	r3, #9
 80028b4:	d033      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	691b      	ldr	r3, [r3, #16]
 80028ba:	2b09      	cmp	r3, #9
 80028bc:	d02f      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	691b      	ldr	r3, [r3, #16]
 80028c2:	2b0a      	cmp	r3, #10
 80028c4:	d02b      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	691b      	ldr	r3, [r3, #16]
 80028ca:	2b0a      	cmp	r3, #10
 80028cc:	d027      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	691b      	ldr	r3, [r3, #16]
 80028d2:	2b0a      	cmp	r3, #10
 80028d4:	d023      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	691b      	ldr	r3, [r3, #16]
 80028da:	2b0a      	cmp	r3, #10
 80028dc:	d01f      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	691b      	ldr	r3, [r3, #16]
 80028e2:	2b0b      	cmp	r3, #11
 80028e4:	d01b      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	691b      	ldr	r3, [r3, #16]
 80028ea:	2b0c      	cmp	r3, #12
 80028ec:	d017      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	691b      	ldr	r3, [r3, #16]
 80028f2:	2b0c      	cmp	r3, #12
 80028f4:	d013      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	691b      	ldr	r3, [r3, #16]
 80028fa:	2b0c      	cmp	r3, #12
 80028fc:	d00f      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	691b      	ldr	r3, [r3, #16]
 8002902:	2b0f      	cmp	r3, #15
 8002904:	d00b      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	691b      	ldr	r3, [r3, #16]
 800290a:	2b0d      	cmp	r3, #13
 800290c:	d007      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	691b      	ldr	r3, [r3, #16]
 8002912:	2b0e      	cmp	r3, #14
 8002914:	d003      	beq.n	800291e <HAL_GPIO_Init+0x48a>
 8002916:	21db      	movs	r1, #219	; 0xdb
 8002918:	4888      	ldr	r0, [pc, #544]	; (8002b3c <HAL_GPIO_Init+0x6a8>)
 800291a:	f7fe fed6 	bl	80016ca <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	08da      	lsrs	r2, r3, #3
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	3208      	adds	r2, #8
 8002926:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800292a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800292c:	69fb      	ldr	r3, [r7, #28]
 800292e:	f003 0307 	and.w	r3, r3, #7
 8002932:	009b      	lsls	r3, r3, #2
 8002934:	220f      	movs	r2, #15
 8002936:	fa02 f303 	lsl.w	r3, r2, r3
 800293a:	43db      	mvns	r3, r3
 800293c:	69ba      	ldr	r2, [r7, #24]
 800293e:	4013      	ands	r3, r2
 8002940:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	691a      	ldr	r2, [r3, #16]
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	f003 0307 	and.w	r3, r3, #7
 800294c:	009b      	lsls	r3, r3, #2
 800294e:	fa02 f303 	lsl.w	r3, r2, r3
 8002952:	69ba      	ldr	r2, [r7, #24]
 8002954:	4313      	orrs	r3, r2
 8002956:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002958:	69fb      	ldr	r3, [r7, #28]
 800295a:	08da      	lsrs	r2, r3, #3
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	3208      	adds	r2, #8
 8002960:	69b9      	ldr	r1, [r7, #24]
 8002962:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800296c:	69fb      	ldr	r3, [r7, #28]
 800296e:	005b      	lsls	r3, r3, #1
 8002970:	2203      	movs	r2, #3
 8002972:	fa02 f303 	lsl.w	r3, r2, r3
 8002976:	43db      	mvns	r3, r3
 8002978:	69ba      	ldr	r2, [r7, #24]
 800297a:	4013      	ands	r3, r2
 800297c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	f003 0203 	and.w	r2, r3, #3
 8002986:	69fb      	ldr	r3, [r7, #28]
 8002988:	005b      	lsls	r3, r3, #1
 800298a:	fa02 f303 	lsl.w	r3, r2, r3
 800298e:	69ba      	ldr	r2, [r7, #24]
 8002990:	4313      	orrs	r3, r2
 8002992:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	69ba      	ldr	r2, [r7, #24]
 8002998:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	f000 80be 	beq.w	8002b24 <HAL_GPIO_Init+0x690>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029a8:	4b65      	ldr	r3, [pc, #404]	; (8002b40 <HAL_GPIO_Init+0x6ac>)
 80029aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ac:	4a64      	ldr	r2, [pc, #400]	; (8002b40 <HAL_GPIO_Init+0x6ac>)
 80029ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029b2:	6453      	str	r3, [r2, #68]	; 0x44
 80029b4:	4b62      	ldr	r3, [pc, #392]	; (8002b40 <HAL_GPIO_Init+0x6ac>)
 80029b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029bc:	60fb      	str	r3, [r7, #12]
 80029be:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80029c0:	4a60      	ldr	r2, [pc, #384]	; (8002b44 <HAL_GPIO_Init+0x6b0>)
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	089b      	lsrs	r3, r3, #2
 80029c6:	3302      	adds	r3, #2
 80029c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80029ce:	69fb      	ldr	r3, [r7, #28]
 80029d0:	f003 0303 	and.w	r3, r3, #3
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	220f      	movs	r2, #15
 80029d8:	fa02 f303 	lsl.w	r3, r2, r3
 80029dc:	43db      	mvns	r3, r3
 80029de:	69ba      	ldr	r2, [r7, #24]
 80029e0:	4013      	ands	r3, r2
 80029e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	4a58      	ldr	r2, [pc, #352]	; (8002b48 <HAL_GPIO_Init+0x6b4>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d037      	beq.n	8002a5c <HAL_GPIO_Init+0x5c8>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	4a57      	ldr	r2, [pc, #348]	; (8002b4c <HAL_GPIO_Init+0x6b8>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d031      	beq.n	8002a58 <HAL_GPIO_Init+0x5c4>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	4a56      	ldr	r2, [pc, #344]	; (8002b50 <HAL_GPIO_Init+0x6bc>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d02b      	beq.n	8002a54 <HAL_GPIO_Init+0x5c0>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	4a55      	ldr	r2, [pc, #340]	; (8002b54 <HAL_GPIO_Init+0x6c0>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d025      	beq.n	8002a50 <HAL_GPIO_Init+0x5bc>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	4a54      	ldr	r2, [pc, #336]	; (8002b58 <HAL_GPIO_Init+0x6c4>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d01f      	beq.n	8002a4c <HAL_GPIO_Init+0x5b8>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	4a53      	ldr	r2, [pc, #332]	; (8002b5c <HAL_GPIO_Init+0x6c8>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d019      	beq.n	8002a48 <HAL_GPIO_Init+0x5b4>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	4a52      	ldr	r2, [pc, #328]	; (8002b60 <HAL_GPIO_Init+0x6cc>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d013      	beq.n	8002a44 <HAL_GPIO_Init+0x5b0>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	4a51      	ldr	r2, [pc, #324]	; (8002b64 <HAL_GPIO_Init+0x6d0>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d00d      	beq.n	8002a40 <HAL_GPIO_Init+0x5ac>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	4a50      	ldr	r2, [pc, #320]	; (8002b68 <HAL_GPIO_Init+0x6d4>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d007      	beq.n	8002a3c <HAL_GPIO_Init+0x5a8>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	4a4f      	ldr	r2, [pc, #316]	; (8002b6c <HAL_GPIO_Init+0x6d8>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d101      	bne.n	8002a38 <HAL_GPIO_Init+0x5a4>
 8002a34:	2309      	movs	r3, #9
 8002a36:	e012      	b.n	8002a5e <HAL_GPIO_Init+0x5ca>
 8002a38:	230a      	movs	r3, #10
 8002a3a:	e010      	b.n	8002a5e <HAL_GPIO_Init+0x5ca>
 8002a3c:	2308      	movs	r3, #8
 8002a3e:	e00e      	b.n	8002a5e <HAL_GPIO_Init+0x5ca>
 8002a40:	2307      	movs	r3, #7
 8002a42:	e00c      	b.n	8002a5e <HAL_GPIO_Init+0x5ca>
 8002a44:	2306      	movs	r3, #6
 8002a46:	e00a      	b.n	8002a5e <HAL_GPIO_Init+0x5ca>
 8002a48:	2305      	movs	r3, #5
 8002a4a:	e008      	b.n	8002a5e <HAL_GPIO_Init+0x5ca>
 8002a4c:	2304      	movs	r3, #4
 8002a4e:	e006      	b.n	8002a5e <HAL_GPIO_Init+0x5ca>
 8002a50:	2303      	movs	r3, #3
 8002a52:	e004      	b.n	8002a5e <HAL_GPIO_Init+0x5ca>
 8002a54:	2302      	movs	r3, #2
 8002a56:	e002      	b.n	8002a5e <HAL_GPIO_Init+0x5ca>
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e000      	b.n	8002a5e <HAL_GPIO_Init+0x5ca>
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	69fa      	ldr	r2, [r7, #28]
 8002a60:	f002 0203 	and.w	r2, r2, #3
 8002a64:	0092      	lsls	r2, r2, #2
 8002a66:	4093      	lsls	r3, r2
 8002a68:	69ba      	ldr	r2, [r7, #24]
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002a6e:	4935      	ldr	r1, [pc, #212]	; (8002b44 <HAL_GPIO_Init+0x6b0>)
 8002a70:	69fb      	ldr	r3, [r7, #28]
 8002a72:	089b      	lsrs	r3, r3, #2
 8002a74:	3302      	adds	r3, #2
 8002a76:	69ba      	ldr	r2, [r7, #24]
 8002a78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a7c:	4b3c      	ldr	r3, [pc, #240]	; (8002b70 <HAL_GPIO_Init+0x6dc>)
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	43db      	mvns	r3, r3
 8002a86:	69ba      	ldr	r2, [r7, #24]
 8002a88:	4013      	ands	r3, r2
 8002a8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d003      	beq.n	8002aa0 <HAL_GPIO_Init+0x60c>
        {
          temp |= iocurrent;
 8002a98:	69ba      	ldr	r2, [r7, #24]
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002aa0:	4a33      	ldr	r2, [pc, #204]	; (8002b70 <HAL_GPIO_Init+0x6dc>)
 8002aa2:	69bb      	ldr	r3, [r7, #24]
 8002aa4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002aa6:	4b32      	ldr	r3, [pc, #200]	; (8002b70 <HAL_GPIO_Init+0x6dc>)
 8002aa8:	68db      	ldr	r3, [r3, #12]
 8002aaa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aac:	693b      	ldr	r3, [r7, #16]
 8002aae:	43db      	mvns	r3, r3
 8002ab0:	69ba      	ldr	r2, [r7, #24]
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d003      	beq.n	8002aca <HAL_GPIO_Init+0x636>
        {
          temp |= iocurrent;
 8002ac2:	69ba      	ldr	r2, [r7, #24]
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002aca:	4a29      	ldr	r2, [pc, #164]	; (8002b70 <HAL_GPIO_Init+0x6dc>)
 8002acc:	69bb      	ldr	r3, [r7, #24]
 8002ace:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ad0:	4b27      	ldr	r3, [pc, #156]	; (8002b70 <HAL_GPIO_Init+0x6dc>)
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	43db      	mvns	r3, r3
 8002ada:	69ba      	ldr	r2, [r7, #24]
 8002adc:	4013      	ands	r3, r2
 8002ade:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d003      	beq.n	8002af4 <HAL_GPIO_Init+0x660>
        {
          temp |= iocurrent;
 8002aec:	69ba      	ldr	r2, [r7, #24]
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	4313      	orrs	r3, r2
 8002af2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002af4:	4a1e      	ldr	r2, [pc, #120]	; (8002b70 <HAL_GPIO_Init+0x6dc>)
 8002af6:	69bb      	ldr	r3, [r7, #24]
 8002af8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002afa:	4b1d      	ldr	r3, [pc, #116]	; (8002b70 <HAL_GPIO_Init+0x6dc>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	43db      	mvns	r3, r3
 8002b04:	69ba      	ldr	r2, [r7, #24]
 8002b06:	4013      	ands	r3, r2
 8002b08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d003      	beq.n	8002b1e <HAL_GPIO_Init+0x68a>
        {
          temp |= iocurrent;
 8002b16:	69ba      	ldr	r2, [r7, #24]
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b1e:	4a14      	ldr	r2, [pc, #80]	; (8002b70 <HAL_GPIO_Init+0x6dc>)
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002b24:	69fb      	ldr	r3, [r7, #28]
 8002b26:	3301      	adds	r3, #1
 8002b28:	61fb      	str	r3, [r7, #28]
 8002b2a:	69fb      	ldr	r3, [r7, #28]
 8002b2c:	2b0f      	cmp	r3, #15
 8002b2e:	f67f ad4d 	bls.w	80025cc <HAL_GPIO_Init+0x138>
      }
    }
  }
}
 8002b32:	bf00      	nop
 8002b34:	bf00      	nop
 8002b36:	3720      	adds	r7, #32
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}
 8002b3c:	0800daac 	.word	0x0800daac
 8002b40:	40023800 	.word	0x40023800
 8002b44:	40013800 	.word	0x40013800
 8002b48:	40020000 	.word	0x40020000
 8002b4c:	40020400 	.word	0x40020400
 8002b50:	40020800 	.word	0x40020800
 8002b54:	40020c00 	.word	0x40020c00
 8002b58:	40021000 	.word	0x40021000
 8002b5c:	40021400 	.word	0x40021400
 8002b60:	40021800 	.word	0x40021800
 8002b64:	40021c00 	.word	0x40021c00
 8002b68:	40022000 	.word	0x40022000
 8002b6c:	40022400 	.word	0x40022400
 8002b70:	40013c00 	.word	0x40013c00

08002b74 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
 8002b7c:	460b      	mov	r3, r1
 8002b7e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002b80:	887b      	ldrh	r3, [r7, #2]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d104      	bne.n	8002b90 <HAL_GPIO_ReadPin+0x1c>
 8002b86:	f240 1177 	movw	r1, #375	; 0x177
 8002b8a:	4809      	ldr	r0, [pc, #36]	; (8002bb0 <HAL_GPIO_ReadPin+0x3c>)
 8002b8c:	f7fe fd9d 	bl	80016ca <assert_failed>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	691a      	ldr	r2, [r3, #16]
 8002b94:	887b      	ldrh	r3, [r7, #2]
 8002b96:	4013      	ands	r3, r2
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d002      	beq.n	8002ba2 <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	73fb      	strb	r3, [r7, #15]
 8002ba0:	e001      	b.n	8002ba6 <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002ba6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	3710      	adds	r7, #16
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}
 8002bb0:	0800daac 	.word	0x0800daac

08002bb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b082      	sub	sp, #8
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
 8002bbc:	460b      	mov	r3, r1
 8002bbe:	807b      	strh	r3, [r7, #2]
 8002bc0:	4613      	mov	r3, r2
 8002bc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002bc4:	887b      	ldrh	r3, [r7, #2]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d104      	bne.n	8002bd4 <HAL_GPIO_WritePin+0x20>
 8002bca:	f240 1197 	movw	r1, #407	; 0x197
 8002bce:	480e      	ldr	r0, [pc, #56]	; (8002c08 <HAL_GPIO_WritePin+0x54>)
 8002bd0:	f7fe fd7b 	bl	80016ca <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8002bd4:	787b      	ldrb	r3, [r7, #1]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d007      	beq.n	8002bea <HAL_GPIO_WritePin+0x36>
 8002bda:	787b      	ldrb	r3, [r7, #1]
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d004      	beq.n	8002bea <HAL_GPIO_WritePin+0x36>
 8002be0:	f44f 71cc 	mov.w	r1, #408	; 0x198
 8002be4:	4808      	ldr	r0, [pc, #32]	; (8002c08 <HAL_GPIO_WritePin+0x54>)
 8002be6:	f7fe fd70 	bl	80016ca <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8002bea:	787b      	ldrb	r3, [r7, #1]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d003      	beq.n	8002bf8 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bf0:	887a      	ldrh	r2, [r7, #2]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002bf6:	e003      	b.n	8002c00 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002bf8:	887b      	ldrh	r3, [r7, #2]
 8002bfa:	041a      	lsls	r2, r3, #16
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	619a      	str	r2, [r3, #24]
}
 8002c00:	bf00      	nop
 8002c02:	3708      	adds	r7, #8
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}
 8002c08:	0800daac 	.word	0x0800daac

08002c0c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b082      	sub	sp, #8
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	4603      	mov	r3, r0
 8002c14:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002c16:	4b08      	ldr	r3, [pc, #32]	; (8002c38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c18:	695a      	ldr	r2, [r3, #20]
 8002c1a:	88fb      	ldrh	r3, [r7, #6]
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d006      	beq.n	8002c30 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c22:	4a05      	ldr	r2, [pc, #20]	; (8002c38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c24:	88fb      	ldrh	r3, [r7, #6]
 8002c26:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002c28:	88fb      	ldrh	r3, [r7, #6]
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f7fe fd0a 	bl	8001644 <HAL_GPIO_EXTI_Callback>
  }
}
 8002c30:	bf00      	nop
 8002c32:	3708      	adds	r7, #8
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	40013c00 	.word	0x40013c00

08002c3c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b082      	sub	sp, #8
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d101      	bne.n	8002c4e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e107      	b.n	8002e5e <HAL_I2C_Init+0x222>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a85      	ldr	r2, [pc, #532]	; (8002e68 <HAL_I2C_Init+0x22c>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d013      	beq.n	8002c80 <HAL_I2C_Init+0x44>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a83      	ldr	r2, [pc, #524]	; (8002e6c <HAL_I2C_Init+0x230>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d00e      	beq.n	8002c80 <HAL_I2C_Init+0x44>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a82      	ldr	r2, [pc, #520]	; (8002e70 <HAL_I2C_Init+0x234>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d009      	beq.n	8002c80 <HAL_I2C_Init+0x44>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a80      	ldr	r2, [pc, #512]	; (8002e74 <HAL_I2C_Init+0x238>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d004      	beq.n	8002c80 <HAL_I2C_Init+0x44>
 8002c76:	f240 2119 	movw	r1, #537	; 0x219
 8002c7a:	487f      	ldr	r0, [pc, #508]	; (8002e78 <HAL_I2C_Init+0x23c>)
 8002c7c:	f7fe fd25 	bl	80016ca <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c88:	d304      	bcc.n	8002c94 <HAL_I2C_Init+0x58>
 8002c8a:	f240 211a 	movw	r1, #538	; 0x21a
 8002c8e:	487a      	ldr	r0, [pc, #488]	; (8002e78 <HAL_I2C_Init+0x23c>)
 8002c90:	f7fe fd1b 	bl	80016ca <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d008      	beq.n	8002cae <HAL_I2C_Init+0x72>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	2b02      	cmp	r3, #2
 8002ca2:	d004      	beq.n	8002cae <HAL_I2C_Init+0x72>
 8002ca4:	f240 211b 	movw	r1, #539	; 0x21b
 8002ca8:	4873      	ldr	r0, [pc, #460]	; (8002e78 <HAL_I2C_Init+0x23c>)
 8002caa:	f7fe fd0e 	bl	80016ca <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	691b      	ldr	r3, [r3, #16]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d009      	beq.n	8002cca <HAL_I2C_Init+0x8e>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	691b      	ldr	r3, [r3, #16]
 8002cba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002cbe:	d004      	beq.n	8002cca <HAL_I2C_Init+0x8e>
 8002cc0:	f44f 7107 	mov.w	r1, #540	; 0x21c
 8002cc4:	486c      	ldr	r0, [pc, #432]	; (8002e78 <HAL_I2C_Init+0x23c>)
 8002cc6:	f7fe fd00 	bl	80016ca <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	695b      	ldr	r3, [r3, #20]
 8002cce:	2bff      	cmp	r3, #255	; 0xff
 8002cd0:	d904      	bls.n	8002cdc <HAL_I2C_Init+0xa0>
 8002cd2:	f240 211d 	movw	r1, #541	; 0x21d
 8002cd6:	4868      	ldr	r0, [pc, #416]	; (8002e78 <HAL_I2C_Init+0x23c>)
 8002cd8:	f7fe fcf7 	bl	80016ca <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	699b      	ldr	r3, [r3, #24]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d020      	beq.n	8002d26 <HAL_I2C_Init+0xea>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	699b      	ldr	r3, [r3, #24]
 8002ce8:	2b01      	cmp	r3, #1
 8002cea:	d01c      	beq.n	8002d26 <HAL_I2C_Init+0xea>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	699b      	ldr	r3, [r3, #24]
 8002cf0:	2b02      	cmp	r3, #2
 8002cf2:	d018      	beq.n	8002d26 <HAL_I2C_Init+0xea>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	699b      	ldr	r3, [r3, #24]
 8002cf8:	2b03      	cmp	r3, #3
 8002cfa:	d014      	beq.n	8002d26 <HAL_I2C_Init+0xea>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	699b      	ldr	r3, [r3, #24]
 8002d00:	2b04      	cmp	r3, #4
 8002d02:	d010      	beq.n	8002d26 <HAL_I2C_Init+0xea>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	699b      	ldr	r3, [r3, #24]
 8002d08:	2b05      	cmp	r3, #5
 8002d0a:	d00c      	beq.n	8002d26 <HAL_I2C_Init+0xea>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	699b      	ldr	r3, [r3, #24]
 8002d10:	2b06      	cmp	r3, #6
 8002d12:	d008      	beq.n	8002d26 <HAL_I2C_Init+0xea>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	699b      	ldr	r3, [r3, #24]
 8002d18:	2b07      	cmp	r3, #7
 8002d1a:	d004      	beq.n	8002d26 <HAL_I2C_Init+0xea>
 8002d1c:	f240 211e 	movw	r1, #542	; 0x21e
 8002d20:	4855      	ldr	r0, [pc, #340]	; (8002e78 <HAL_I2C_Init+0x23c>)
 8002d22:	f7fe fcd2 	bl	80016ca <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	69db      	ldr	r3, [r3, #28]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d009      	beq.n	8002d42 <HAL_I2C_Init+0x106>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	69db      	ldr	r3, [r3, #28]
 8002d32:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002d36:	d004      	beq.n	8002d42 <HAL_I2C_Init+0x106>
 8002d38:	f240 211f 	movw	r1, #543	; 0x21f
 8002d3c:	484e      	ldr	r0, [pc, #312]	; (8002e78 <HAL_I2C_Init+0x23c>)
 8002d3e:	f7fe fcc4 	bl	80016ca <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6a1b      	ldr	r3, [r3, #32]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d009      	beq.n	8002d5e <HAL_I2C_Init+0x122>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6a1b      	ldr	r3, [r3, #32]
 8002d4e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002d52:	d004      	beq.n	8002d5e <HAL_I2C_Init+0x122>
 8002d54:	f44f 7108 	mov.w	r1, #544	; 0x220
 8002d58:	4847      	ldr	r0, [pc, #284]	; (8002e78 <HAL_I2C_Init+0x23c>)
 8002d5a:	f7fe fcb6 	bl	80016ca <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d64:	b2db      	uxtb	r3, r3
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d106      	bne.n	8002d78 <HAL_I2C_Init+0x13c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f7fe fa78 	bl	8001268 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2224      	movs	r2, #36	; 0x24
 8002d7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f022 0201 	bic.w	r2, r2, #1
 8002d8e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	685a      	ldr	r2, [r3, #4]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002d9c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	689a      	ldr	r2, [r3, #8]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002dac:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	68db      	ldr	r3, [r3, #12]
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d107      	bne.n	8002dc6 <HAL_I2C_Init+0x18a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	689a      	ldr	r2, [r3, #8]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002dc2:	609a      	str	r2, [r3, #8]
 8002dc4:	e006      	b.n	8002dd4 <HAL_I2C_Init+0x198>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	689a      	ldr	r2, [r3, #8]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002dd2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	68db      	ldr	r3, [r3, #12]
 8002dd8:	2b02      	cmp	r3, #2
 8002dda:	d104      	bne.n	8002de6 <HAL_I2C_Init+0x1aa>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002de4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	6859      	ldr	r1, [r3, #4]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	4b22      	ldr	r3, [pc, #136]	; (8002e7c <HAL_I2C_Init+0x240>)
 8002df2:	430b      	orrs	r3, r1
 8002df4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	68da      	ldr	r2, [r3, #12]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e04:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	691a      	ldr	r2, [r3, #16]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	695b      	ldr	r3, [r3, #20]
 8002e0e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	699b      	ldr	r3, [r3, #24]
 8002e16:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	430a      	orrs	r2, r1
 8002e1e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	69d9      	ldr	r1, [r3, #28]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6a1a      	ldr	r2, [r3, #32]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	430a      	orrs	r2, r1
 8002e2e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f042 0201 	orr.w	r2, r2, #1
 8002e3e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2200      	movs	r2, #0
 8002e44:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2220      	movs	r2, #32
 8002e4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2200      	movs	r2, #0
 8002e52:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2200      	movs	r2, #0
 8002e58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002e5c:	2300      	movs	r3, #0
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3708      	adds	r7, #8
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	40005400 	.word	0x40005400
 8002e6c:	40005800 	.word	0x40005800
 8002e70:	40005c00 	.word	0x40005c00
 8002e74:	40006000 	.word	0x40006000
 8002e78:	0800dae8 	.word	0x0800dae8
 8002e7c:	02008000 	.word	0x02008000

08002e80 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b082      	sub	sp, #8
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
 8002e88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a32      	ldr	r2, [pc, #200]	; (8002f58 <HAL_I2CEx_ConfigAnalogFilter+0xd8>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d012      	beq.n	8002eba <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a30      	ldr	r2, [pc, #192]	; (8002f5c <HAL_I2CEx_ConfigAnalogFilter+0xdc>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d00d      	beq.n	8002eba <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a2f      	ldr	r2, [pc, #188]	; (8002f60 <HAL_I2CEx_ConfigAnalogFilter+0xe0>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d008      	beq.n	8002eba <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a2d      	ldr	r2, [pc, #180]	; (8002f64 <HAL_I2CEx_ConfigAnalogFilter+0xe4>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d003      	beq.n	8002eba <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 8002eb2:	215e      	movs	r1, #94	; 0x5e
 8002eb4:	482c      	ldr	r0, [pc, #176]	; (8002f68 <HAL_I2CEx_ConfigAnalogFilter+0xe8>)
 8002eb6:	f7fe fc08 	bl	80016ca <assert_failed>
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d007      	beq.n	8002ed0 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ec6:	d003      	beq.n	8002ed0 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 8002ec8:	215f      	movs	r1, #95	; 0x5f
 8002eca:	4827      	ldr	r0, [pc, #156]	; (8002f68 <HAL_I2CEx_ConfigAnalogFilter+0xe8>)
 8002ecc:	f7fe fbfd 	bl	80016ca <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ed6:	b2db      	uxtb	r3, r3
 8002ed8:	2b20      	cmp	r3, #32
 8002eda:	d138      	bne.n	8002f4e <HAL_I2CEx_ConfigAnalogFilter+0xce>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	d101      	bne.n	8002eea <HAL_I2CEx_ConfigAnalogFilter+0x6a>
 8002ee6:	2302      	movs	r3, #2
 8002ee8:	e032      	b.n	8002f50 <HAL_I2CEx_ConfigAnalogFilter+0xd0>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2201      	movs	r2, #1
 8002eee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2224      	movs	r2, #36	; 0x24
 8002ef6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f022 0201 	bic.w	r2, r2, #1
 8002f08:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002f18:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	6819      	ldr	r1, [r3, #0]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	683a      	ldr	r2, [r7, #0]
 8002f26:	430a      	orrs	r2, r1
 8002f28:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f042 0201 	orr.w	r2, r2, #1
 8002f38:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2220      	movs	r2, #32
 8002f3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2200      	movs	r2, #0
 8002f46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	e000      	b.n	8002f50 <HAL_I2CEx_ConfigAnalogFilter+0xd0>
  }
  else
  {
    return HAL_BUSY;
 8002f4e:	2302      	movs	r3, #2
  }
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	3708      	adds	r7, #8
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	40005400 	.word	0x40005400
 8002f5c:	40005800 	.word	0x40005800
 8002f60:	40005c00 	.word	0x40005c00
 8002f64:	40006000 	.word	0x40006000
 8002f68:	0800db20 	.word	0x0800db20

08002f6c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b084      	sub	sp, #16
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
 8002f74:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg;

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a31      	ldr	r2, [pc, #196]	; (8003040 <HAL_I2CEx_ConfigDigitalFilter+0xd4>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d012      	beq.n	8002fa6 <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a2f      	ldr	r2, [pc, #188]	; (8003044 <HAL_I2CEx_ConfigDigitalFilter+0xd8>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d00d      	beq.n	8002fa6 <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a2e      	ldr	r2, [pc, #184]	; (8003048 <HAL_I2CEx_ConfigDigitalFilter+0xdc>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d008      	beq.n	8002fa6 <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a2c      	ldr	r2, [pc, #176]	; (800304c <HAL_I2CEx_ConfigDigitalFilter+0xe0>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d003      	beq.n	8002fa6 <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 8002f9e:	218c      	movs	r1, #140	; 0x8c
 8002fa0:	482b      	ldr	r0, [pc, #172]	; (8003050 <HAL_I2CEx_ConfigDigitalFilter+0xe4>)
 8002fa2:	f7fe fb92 	bl	80016ca <assert_failed>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	2b0f      	cmp	r3, #15
 8002faa:	d903      	bls.n	8002fb4 <HAL_I2CEx_ConfigDigitalFilter+0x48>
 8002fac:	218d      	movs	r1, #141	; 0x8d
 8002fae:	4828      	ldr	r0, [pc, #160]	; (8003050 <HAL_I2CEx_ConfigDigitalFilter+0xe4>)
 8002fb0:	f7fe fb8b 	bl	80016ca <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	2b20      	cmp	r3, #32
 8002fbe:	d139      	bne.n	8003034 <HAL_I2CEx_ConfigDigitalFilter+0xc8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d101      	bne.n	8002fce <HAL_I2CEx_ConfigDigitalFilter+0x62>
 8002fca:	2302      	movs	r3, #2
 8002fcc:	e033      	b.n	8003036 <HAL_I2CEx_ConfigDigitalFilter+0xca>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2224      	movs	r2, #36	; 0x24
 8002fda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f022 0201 	bic.w	r2, r2, #1
 8002fec:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002ffc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	021b      	lsls	r3, r3, #8
 8003002:	68fa      	ldr	r2, [r7, #12]
 8003004:	4313      	orrs	r3, r2
 8003006:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	68fa      	ldr	r2, [r7, #12]
 800300e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f042 0201 	orr.w	r2, r2, #1
 800301e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2220      	movs	r2, #32
 8003024:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003030:	2300      	movs	r3, #0
 8003032:	e000      	b.n	8003036 <HAL_I2CEx_ConfigDigitalFilter+0xca>
  }
  else
  {
    return HAL_BUSY;
 8003034:	2302      	movs	r3, #2
  }
}
 8003036:	4618      	mov	r0, r3
 8003038:	3710      	adds	r7, #16
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	40005400 	.word	0x40005400
 8003044:	40005800 	.word	0x40005800
 8003048:	40005c00 	.word	0x40005c00
 800304c:	40006000 	.word	0x40006000
 8003050:	0800db20 	.word	0x0800db20

08003054 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b082      	sub	sp, #8
 8003058:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800305a:	2300      	movs	r3, #0
 800305c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800305e:	4b23      	ldr	r3, [pc, #140]	; (80030ec <HAL_PWREx_EnableOverDrive+0x98>)
 8003060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003062:	4a22      	ldr	r2, [pc, #136]	; (80030ec <HAL_PWREx_EnableOverDrive+0x98>)
 8003064:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003068:	6413      	str	r3, [r2, #64]	; 0x40
 800306a:	4b20      	ldr	r3, [pc, #128]	; (80030ec <HAL_PWREx_EnableOverDrive+0x98>)
 800306c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800306e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003072:	603b      	str	r3, [r7, #0]
 8003074:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003076:	4b1e      	ldr	r3, [pc, #120]	; (80030f0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a1d      	ldr	r2, [pc, #116]	; (80030f0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800307c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003080:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003082:	f7ff f805 	bl	8002090 <HAL_GetTick>
 8003086:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003088:	e009      	b.n	800309e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800308a:	f7ff f801 	bl	8002090 <HAL_GetTick>
 800308e:	4602      	mov	r2, r0
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	1ad3      	subs	r3, r2, r3
 8003094:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003098:	d901      	bls.n	800309e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800309a:	2303      	movs	r3, #3
 800309c:	e022      	b.n	80030e4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800309e:	4b14      	ldr	r3, [pc, #80]	; (80030f0 <HAL_PWREx_EnableOverDrive+0x9c>)
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030aa:	d1ee      	bne.n	800308a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80030ac:	4b10      	ldr	r3, [pc, #64]	; (80030f0 <HAL_PWREx_EnableOverDrive+0x9c>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a0f      	ldr	r2, [pc, #60]	; (80030f0 <HAL_PWREx_EnableOverDrive+0x9c>)
 80030b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030b6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80030b8:	f7fe ffea 	bl	8002090 <HAL_GetTick>
 80030bc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80030be:	e009      	b.n	80030d4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80030c0:	f7fe ffe6 	bl	8002090 <HAL_GetTick>
 80030c4:	4602      	mov	r2, r0
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80030ce:	d901      	bls.n	80030d4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80030d0:	2303      	movs	r3, #3
 80030d2:	e007      	b.n	80030e4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80030d4:	4b06      	ldr	r3, [pc, #24]	; (80030f0 <HAL_PWREx_EnableOverDrive+0x9c>)
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030dc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80030e0:	d1ee      	bne.n	80030c0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80030e2:	2300      	movs	r3, #0
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	3708      	adds	r7, #8
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	40023800 	.word	0x40023800
 80030f0:	40007000 	.word	0x40007000

080030f4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b086      	sub	sp, #24
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80030fc:	2300      	movs	r3, #0
 80030fe:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d101      	bne.n	800310a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	e345      	b.n	8003796 <HAL_RCC_OscConfig+0x6a2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	2b0f      	cmp	r3, #15
 8003110:	d904      	bls.n	800311c <HAL_RCC_OscConfig+0x28>
 8003112:	f240 1163 	movw	r1, #355	; 0x163
 8003116:	4892      	ldr	r0, [pc, #584]	; (8003360 <HAL_RCC_OscConfig+0x26c>)
 8003118:	f7fe fad7 	bl	80016ca <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 0301 	and.w	r3, r3, #1
 8003124:	2b00      	cmp	r3, #0
 8003126:	f000 809a 	beq.w	800325e <HAL_RCC_OscConfig+0x16a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d00e      	beq.n	8003150 <HAL_RCC_OscConfig+0x5c>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800313a:	d009      	beq.n	8003150 <HAL_RCC_OscConfig+0x5c>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003144:	d004      	beq.n	8003150 <HAL_RCC_OscConfig+0x5c>
 8003146:	f240 1169 	movw	r1, #361	; 0x169
 800314a:	4885      	ldr	r0, [pc, #532]	; (8003360 <HAL_RCC_OscConfig+0x26c>)
 800314c:	f7fe fabd 	bl	80016ca <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003150:	4b84      	ldr	r3, [pc, #528]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	f003 030c 	and.w	r3, r3, #12
 8003158:	2b04      	cmp	r3, #4
 800315a:	d00c      	beq.n	8003176 <HAL_RCC_OscConfig+0x82>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800315c:	4b81      	ldr	r3, [pc, #516]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	f003 030c 	and.w	r3, r3, #12
 8003164:	2b08      	cmp	r3, #8
 8003166:	d112      	bne.n	800318e <HAL_RCC_OscConfig+0x9a>
 8003168:	4b7e      	ldr	r3, [pc, #504]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003170:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003174:	d10b      	bne.n	800318e <HAL_RCC_OscConfig+0x9a>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003176:	4b7b      	ldr	r3, [pc, #492]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800317e:	2b00      	cmp	r3, #0
 8003180:	d06c      	beq.n	800325c <HAL_RCC_OscConfig+0x168>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d168      	bne.n	800325c <HAL_RCC_OscConfig+0x168>
      {
        return HAL_ERROR;
 800318a:	2301      	movs	r3, #1
 800318c:	e303      	b.n	8003796 <HAL_RCC_OscConfig+0x6a2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003196:	d106      	bne.n	80031a6 <HAL_RCC_OscConfig+0xb2>
 8003198:	4b72      	ldr	r3, [pc, #456]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a71      	ldr	r2, [pc, #452]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 800319e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031a2:	6013      	str	r3, [r2, #0]
 80031a4:	e02e      	b.n	8003204 <HAL_RCC_OscConfig+0x110>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d10c      	bne.n	80031c8 <HAL_RCC_OscConfig+0xd4>
 80031ae:	4b6d      	ldr	r3, [pc, #436]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a6c      	ldr	r2, [pc, #432]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 80031b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031b8:	6013      	str	r3, [r2, #0]
 80031ba:	4b6a      	ldr	r3, [pc, #424]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a69      	ldr	r2, [pc, #420]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 80031c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031c4:	6013      	str	r3, [r2, #0]
 80031c6:	e01d      	b.n	8003204 <HAL_RCC_OscConfig+0x110>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031d0:	d10c      	bne.n	80031ec <HAL_RCC_OscConfig+0xf8>
 80031d2:	4b64      	ldr	r3, [pc, #400]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a63      	ldr	r2, [pc, #396]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 80031d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031dc:	6013      	str	r3, [r2, #0]
 80031de:	4b61      	ldr	r3, [pc, #388]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a60      	ldr	r2, [pc, #384]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 80031e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031e8:	6013      	str	r3, [r2, #0]
 80031ea:	e00b      	b.n	8003204 <HAL_RCC_OscConfig+0x110>
 80031ec:	4b5d      	ldr	r3, [pc, #372]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a5c      	ldr	r2, [pc, #368]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 80031f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031f6:	6013      	str	r3, [r2, #0]
 80031f8:	4b5a      	ldr	r3, [pc, #360]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a59      	ldr	r2, [pc, #356]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 80031fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003202:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d013      	beq.n	8003234 <HAL_RCC_OscConfig+0x140>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800320c:	f7fe ff40 	bl	8002090 <HAL_GetTick>
 8003210:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003212:	e008      	b.n	8003226 <HAL_RCC_OscConfig+0x132>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003214:	f7fe ff3c 	bl	8002090 <HAL_GetTick>
 8003218:	4602      	mov	r2, r0
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	1ad3      	subs	r3, r2, r3
 800321e:	2b64      	cmp	r3, #100	; 0x64
 8003220:	d901      	bls.n	8003226 <HAL_RCC_OscConfig+0x132>
          {
            return HAL_TIMEOUT;
 8003222:	2303      	movs	r3, #3
 8003224:	e2b7      	b.n	8003796 <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003226:	4b4f      	ldr	r3, [pc, #316]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d0f0      	beq.n	8003214 <HAL_RCC_OscConfig+0x120>
 8003232:	e014      	b.n	800325e <HAL_RCC_OscConfig+0x16a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003234:	f7fe ff2c 	bl	8002090 <HAL_GetTick>
 8003238:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800323a:	e008      	b.n	800324e <HAL_RCC_OscConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800323c:	f7fe ff28 	bl	8002090 <HAL_GetTick>
 8003240:	4602      	mov	r2, r0
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	2b64      	cmp	r3, #100	; 0x64
 8003248:	d901      	bls.n	800324e <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800324a:	2303      	movs	r3, #3
 800324c:	e2a3      	b.n	8003796 <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800324e:	4b45      	ldr	r3, [pc, #276]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003256:	2b00      	cmp	r3, #0
 8003258:	d1f0      	bne.n	800323c <HAL_RCC_OscConfig+0x148>
 800325a:	e000      	b.n	800325e <HAL_RCC_OscConfig+0x16a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800325c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f003 0302 	and.w	r3, r3, #2
 8003266:	2b00      	cmp	r3, #0
 8003268:	f000 8084 	beq.w	8003374 <HAL_RCC_OscConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	68db      	ldr	r3, [r3, #12]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d008      	beq.n	8003286 <HAL_RCC_OscConfig+0x192>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	68db      	ldr	r3, [r3, #12]
 8003278:	2b01      	cmp	r3, #1
 800327a:	d004      	beq.n	8003286 <HAL_RCC_OscConfig+0x192>
 800327c:	f240 119b 	movw	r1, #411	; 0x19b
 8003280:	4837      	ldr	r0, [pc, #220]	; (8003360 <HAL_RCC_OscConfig+0x26c>)
 8003282:	f7fe fa22 	bl	80016ca <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	691b      	ldr	r3, [r3, #16]
 800328a:	2b1f      	cmp	r3, #31
 800328c:	d904      	bls.n	8003298 <HAL_RCC_OscConfig+0x1a4>
 800328e:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 8003292:	4833      	ldr	r0, [pc, #204]	; (8003360 <HAL_RCC_OscConfig+0x26c>)
 8003294:	f7fe fa19 	bl	80016ca <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003298:	4b32      	ldr	r3, [pc, #200]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	f003 030c 	and.w	r3, r3, #12
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d00b      	beq.n	80032bc <HAL_RCC_OscConfig+0x1c8>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032a4:	4b2f      	ldr	r3, [pc, #188]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	f003 030c 	and.w	r3, r3, #12
 80032ac:	2b08      	cmp	r3, #8
 80032ae:	d11c      	bne.n	80032ea <HAL_RCC_OscConfig+0x1f6>
 80032b0:	4b2c      	ldr	r3, [pc, #176]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d116      	bne.n	80032ea <HAL_RCC_OscConfig+0x1f6>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032bc:	4b29      	ldr	r3, [pc, #164]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f003 0302 	and.w	r3, r3, #2
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d005      	beq.n	80032d4 <HAL_RCC_OscConfig+0x1e0>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d001      	beq.n	80032d4 <HAL_RCC_OscConfig+0x1e0>
      {
        return HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	e260      	b.n	8003796 <HAL_RCC_OscConfig+0x6a2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032d4:	4b23      	ldr	r3, [pc, #140]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	691b      	ldr	r3, [r3, #16]
 80032e0:	00db      	lsls	r3, r3, #3
 80032e2:	4920      	ldr	r1, [pc, #128]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 80032e4:	4313      	orrs	r3, r2
 80032e6:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032e8:	e044      	b.n	8003374 <HAL_RCC_OscConfig+0x280>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	68db      	ldr	r3, [r3, #12]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d023      	beq.n	800333a <HAL_RCC_OscConfig+0x246>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032f2:	4b1c      	ldr	r3, [pc, #112]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a1b      	ldr	r2, [pc, #108]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 80032f8:	f043 0301 	orr.w	r3, r3, #1
 80032fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032fe:	f7fe fec7 	bl	8002090 <HAL_GetTick>
 8003302:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003304:	e008      	b.n	8003318 <HAL_RCC_OscConfig+0x224>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003306:	f7fe fec3 	bl	8002090 <HAL_GetTick>
 800330a:	4602      	mov	r2, r0
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	1ad3      	subs	r3, r2, r3
 8003310:	2b02      	cmp	r3, #2
 8003312:	d901      	bls.n	8003318 <HAL_RCC_OscConfig+0x224>
          {
            return HAL_TIMEOUT;
 8003314:	2303      	movs	r3, #3
 8003316:	e23e      	b.n	8003796 <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003318:	4b12      	ldr	r3, [pc, #72]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f003 0302 	and.w	r3, r3, #2
 8003320:	2b00      	cmp	r3, #0
 8003322:	d0f0      	beq.n	8003306 <HAL_RCC_OscConfig+0x212>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003324:	4b0f      	ldr	r3, [pc, #60]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	691b      	ldr	r3, [r3, #16]
 8003330:	00db      	lsls	r3, r3, #3
 8003332:	490c      	ldr	r1, [pc, #48]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 8003334:	4313      	orrs	r3, r2
 8003336:	600b      	str	r3, [r1, #0]
 8003338:	e01c      	b.n	8003374 <HAL_RCC_OscConfig+0x280>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800333a:	4b0a      	ldr	r3, [pc, #40]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a09      	ldr	r2, [pc, #36]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 8003340:	f023 0301 	bic.w	r3, r3, #1
 8003344:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003346:	f7fe fea3 	bl	8002090 <HAL_GetTick>
 800334a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800334c:	e00c      	b.n	8003368 <HAL_RCC_OscConfig+0x274>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800334e:	f7fe fe9f 	bl	8002090 <HAL_GetTick>
 8003352:	4602      	mov	r2, r0
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	2b02      	cmp	r3, #2
 800335a:	d905      	bls.n	8003368 <HAL_RCC_OscConfig+0x274>
          {
            return HAL_TIMEOUT;
 800335c:	2303      	movs	r3, #3
 800335e:	e21a      	b.n	8003796 <HAL_RCC_OscConfig+0x6a2>
 8003360:	0800db5c 	.word	0x0800db5c
 8003364:	40023800 	.word	0x40023800
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003368:	4b7e      	ldr	r3, [pc, #504]	; (8003564 <HAL_RCC_OscConfig+0x470>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 0302 	and.w	r3, r3, #2
 8003370:	2b00      	cmp	r3, #0
 8003372:	d1ec      	bne.n	800334e <HAL_RCC_OscConfig+0x25a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 0308 	and.w	r3, r3, #8
 800337c:	2b00      	cmp	r3, #0
 800337e:	d043      	beq.n	8003408 <HAL_RCC_OscConfig+0x314>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	695b      	ldr	r3, [r3, #20]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d008      	beq.n	800339a <HAL_RCC_OscConfig+0x2a6>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	695b      	ldr	r3, [r3, #20]
 800338c:	2b01      	cmp	r3, #1
 800338e:	d004      	beq.n	800339a <HAL_RCC_OscConfig+0x2a6>
 8003390:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 8003394:	4874      	ldr	r0, [pc, #464]	; (8003568 <HAL_RCC_OscConfig+0x474>)
 8003396:	f7fe f998 	bl	80016ca <assert_failed>

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	695b      	ldr	r3, [r3, #20]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d019      	beq.n	80033d6 <HAL_RCC_OscConfig+0x2e2>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033a2:	4b70      	ldr	r3, [pc, #448]	; (8003564 <HAL_RCC_OscConfig+0x470>)
 80033a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033a6:	4a6f      	ldr	r2, [pc, #444]	; (8003564 <HAL_RCC_OscConfig+0x470>)
 80033a8:	f043 0301 	orr.w	r3, r3, #1
 80033ac:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033ae:	f7fe fe6f 	bl	8002090 <HAL_GetTick>
 80033b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033b4:	e008      	b.n	80033c8 <HAL_RCC_OscConfig+0x2d4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033b6:	f7fe fe6b 	bl	8002090 <HAL_GetTick>
 80033ba:	4602      	mov	r2, r0
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	2b02      	cmp	r3, #2
 80033c2:	d901      	bls.n	80033c8 <HAL_RCC_OscConfig+0x2d4>
        {
          return HAL_TIMEOUT;
 80033c4:	2303      	movs	r3, #3
 80033c6:	e1e6      	b.n	8003796 <HAL_RCC_OscConfig+0x6a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033c8:	4b66      	ldr	r3, [pc, #408]	; (8003564 <HAL_RCC_OscConfig+0x470>)
 80033ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033cc:	f003 0302 	and.w	r3, r3, #2
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d0f0      	beq.n	80033b6 <HAL_RCC_OscConfig+0x2c2>
 80033d4:	e018      	b.n	8003408 <HAL_RCC_OscConfig+0x314>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033d6:	4b63      	ldr	r3, [pc, #396]	; (8003564 <HAL_RCC_OscConfig+0x470>)
 80033d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033da:	4a62      	ldr	r2, [pc, #392]	; (8003564 <HAL_RCC_OscConfig+0x470>)
 80033dc:	f023 0301 	bic.w	r3, r3, #1
 80033e0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033e2:	f7fe fe55 	bl	8002090 <HAL_GetTick>
 80033e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033e8:	e008      	b.n	80033fc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033ea:	f7fe fe51 	bl	8002090 <HAL_GetTick>
 80033ee:	4602      	mov	r2, r0
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	2b02      	cmp	r3, #2
 80033f6:	d901      	bls.n	80033fc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80033f8:	2303      	movs	r3, #3
 80033fa:	e1cc      	b.n	8003796 <HAL_RCC_OscConfig+0x6a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033fc:	4b59      	ldr	r3, [pc, #356]	; (8003564 <HAL_RCC_OscConfig+0x470>)
 80033fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003400:	f003 0302 	and.w	r3, r3, #2
 8003404:	2b00      	cmp	r3, #0
 8003406:	d1f0      	bne.n	80033ea <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 0304 	and.w	r3, r3, #4
 8003410:	2b00      	cmp	r3, #0
 8003412:	f000 80bc 	beq.w	800358e <HAL_RCC_OscConfig+0x49a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	689b      	ldr	r3, [r3, #8]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d00c      	beq.n	8003438 <HAL_RCC_OscConfig+0x344>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	2b01      	cmp	r3, #1
 8003424:	d008      	beq.n	8003438 <HAL_RCC_OscConfig+0x344>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	2b05      	cmp	r3, #5
 800342c:	d004      	beq.n	8003438 <HAL_RCC_OscConfig+0x344>
 800342e:	f240 2106 	movw	r1, #518	; 0x206
 8003432:	484d      	ldr	r0, [pc, #308]	; (8003568 <HAL_RCC_OscConfig+0x474>)
 8003434:	f7fe f949 	bl	80016ca <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003438:	4b4a      	ldr	r3, [pc, #296]	; (8003564 <HAL_RCC_OscConfig+0x470>)
 800343a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003440:	2b00      	cmp	r3, #0
 8003442:	d10d      	bne.n	8003460 <HAL_RCC_OscConfig+0x36c>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003444:	4b47      	ldr	r3, [pc, #284]	; (8003564 <HAL_RCC_OscConfig+0x470>)
 8003446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003448:	4a46      	ldr	r2, [pc, #280]	; (8003564 <HAL_RCC_OscConfig+0x470>)
 800344a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800344e:	6413      	str	r3, [r2, #64]	; 0x40
 8003450:	4b44      	ldr	r3, [pc, #272]	; (8003564 <HAL_RCC_OscConfig+0x470>)
 8003452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003454:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003458:	60bb      	str	r3, [r7, #8]
 800345a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800345c:	2301      	movs	r3, #1
 800345e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003460:	4b42      	ldr	r3, [pc, #264]	; (800356c <HAL_RCC_OscConfig+0x478>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003468:	2b00      	cmp	r3, #0
 800346a:	d118      	bne.n	800349e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800346c:	4b3f      	ldr	r3, [pc, #252]	; (800356c <HAL_RCC_OscConfig+0x478>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a3e      	ldr	r2, [pc, #248]	; (800356c <HAL_RCC_OscConfig+0x478>)
 8003472:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003476:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003478:	f7fe fe0a 	bl	8002090 <HAL_GetTick>
 800347c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800347e:	e008      	b.n	8003492 <HAL_RCC_OscConfig+0x39e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003480:	f7fe fe06 	bl	8002090 <HAL_GetTick>
 8003484:	4602      	mov	r2, r0
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	1ad3      	subs	r3, r2, r3
 800348a:	2b64      	cmp	r3, #100	; 0x64
 800348c:	d901      	bls.n	8003492 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800348e:	2303      	movs	r3, #3
 8003490:	e181      	b.n	8003796 <HAL_RCC_OscConfig+0x6a2>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003492:	4b36      	ldr	r3, [pc, #216]	; (800356c <HAL_RCC_OscConfig+0x478>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800349a:	2b00      	cmp	r3, #0
 800349c:	d0f0      	beq.n	8003480 <HAL_RCC_OscConfig+0x38c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	d106      	bne.n	80034b4 <HAL_RCC_OscConfig+0x3c0>
 80034a6:	4b2f      	ldr	r3, [pc, #188]	; (8003564 <HAL_RCC_OscConfig+0x470>)
 80034a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034aa:	4a2e      	ldr	r2, [pc, #184]	; (8003564 <HAL_RCC_OscConfig+0x470>)
 80034ac:	f043 0301 	orr.w	r3, r3, #1
 80034b0:	6713      	str	r3, [r2, #112]	; 0x70
 80034b2:	e02d      	b.n	8003510 <HAL_RCC_OscConfig+0x41c>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d10c      	bne.n	80034d6 <HAL_RCC_OscConfig+0x3e2>
 80034bc:	4b29      	ldr	r3, [pc, #164]	; (8003564 <HAL_RCC_OscConfig+0x470>)
 80034be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034c0:	4a28      	ldr	r2, [pc, #160]	; (8003564 <HAL_RCC_OscConfig+0x470>)
 80034c2:	f023 0301 	bic.w	r3, r3, #1
 80034c6:	6713      	str	r3, [r2, #112]	; 0x70
 80034c8:	4b26      	ldr	r3, [pc, #152]	; (8003564 <HAL_RCC_OscConfig+0x470>)
 80034ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034cc:	4a25      	ldr	r2, [pc, #148]	; (8003564 <HAL_RCC_OscConfig+0x470>)
 80034ce:	f023 0304 	bic.w	r3, r3, #4
 80034d2:	6713      	str	r3, [r2, #112]	; 0x70
 80034d4:	e01c      	b.n	8003510 <HAL_RCC_OscConfig+0x41c>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	2b05      	cmp	r3, #5
 80034dc:	d10c      	bne.n	80034f8 <HAL_RCC_OscConfig+0x404>
 80034de:	4b21      	ldr	r3, [pc, #132]	; (8003564 <HAL_RCC_OscConfig+0x470>)
 80034e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034e2:	4a20      	ldr	r2, [pc, #128]	; (8003564 <HAL_RCC_OscConfig+0x470>)
 80034e4:	f043 0304 	orr.w	r3, r3, #4
 80034e8:	6713      	str	r3, [r2, #112]	; 0x70
 80034ea:	4b1e      	ldr	r3, [pc, #120]	; (8003564 <HAL_RCC_OscConfig+0x470>)
 80034ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ee:	4a1d      	ldr	r2, [pc, #116]	; (8003564 <HAL_RCC_OscConfig+0x470>)
 80034f0:	f043 0301 	orr.w	r3, r3, #1
 80034f4:	6713      	str	r3, [r2, #112]	; 0x70
 80034f6:	e00b      	b.n	8003510 <HAL_RCC_OscConfig+0x41c>
 80034f8:	4b1a      	ldr	r3, [pc, #104]	; (8003564 <HAL_RCC_OscConfig+0x470>)
 80034fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034fc:	4a19      	ldr	r2, [pc, #100]	; (8003564 <HAL_RCC_OscConfig+0x470>)
 80034fe:	f023 0301 	bic.w	r3, r3, #1
 8003502:	6713      	str	r3, [r2, #112]	; 0x70
 8003504:	4b17      	ldr	r3, [pc, #92]	; (8003564 <HAL_RCC_OscConfig+0x470>)
 8003506:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003508:	4a16      	ldr	r2, [pc, #88]	; (8003564 <HAL_RCC_OscConfig+0x470>)
 800350a:	f023 0304 	bic.w	r3, r3, #4
 800350e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d015      	beq.n	8003544 <HAL_RCC_OscConfig+0x450>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003518:	f7fe fdba 	bl	8002090 <HAL_GetTick>
 800351c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800351e:	e00a      	b.n	8003536 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003520:	f7fe fdb6 	bl	8002090 <HAL_GetTick>
 8003524:	4602      	mov	r2, r0
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	1ad3      	subs	r3, r2, r3
 800352a:	f241 3288 	movw	r2, #5000	; 0x1388
 800352e:	4293      	cmp	r3, r2
 8003530:	d901      	bls.n	8003536 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8003532:	2303      	movs	r3, #3
 8003534:	e12f      	b.n	8003796 <HAL_RCC_OscConfig+0x6a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003536:	4b0b      	ldr	r3, [pc, #44]	; (8003564 <HAL_RCC_OscConfig+0x470>)
 8003538:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800353a:	f003 0302 	and.w	r3, r3, #2
 800353e:	2b00      	cmp	r3, #0
 8003540:	d0ee      	beq.n	8003520 <HAL_RCC_OscConfig+0x42c>
 8003542:	e01b      	b.n	800357c <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003544:	f7fe fda4 	bl	8002090 <HAL_GetTick>
 8003548:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800354a:	e011      	b.n	8003570 <HAL_RCC_OscConfig+0x47c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800354c:	f7fe fda0 	bl	8002090 <HAL_GetTick>
 8003550:	4602      	mov	r2, r0
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	1ad3      	subs	r3, r2, r3
 8003556:	f241 3288 	movw	r2, #5000	; 0x1388
 800355a:	4293      	cmp	r3, r2
 800355c:	d908      	bls.n	8003570 <HAL_RCC_OscConfig+0x47c>
        {
          return HAL_TIMEOUT;
 800355e:	2303      	movs	r3, #3
 8003560:	e119      	b.n	8003796 <HAL_RCC_OscConfig+0x6a2>
 8003562:	bf00      	nop
 8003564:	40023800 	.word	0x40023800
 8003568:	0800db5c 	.word	0x0800db5c
 800356c:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003570:	4b8b      	ldr	r3, [pc, #556]	; (80037a0 <HAL_RCC_OscConfig+0x6ac>)
 8003572:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003574:	f003 0302 	and.w	r3, r3, #2
 8003578:	2b00      	cmp	r3, #0
 800357a:	d1e7      	bne.n	800354c <HAL_RCC_OscConfig+0x458>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800357c:	7dfb      	ldrb	r3, [r7, #23]
 800357e:	2b01      	cmp	r3, #1
 8003580:	d105      	bne.n	800358e <HAL_RCC_OscConfig+0x49a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003582:	4b87      	ldr	r3, [pc, #540]	; (80037a0 <HAL_RCC_OscConfig+0x6ac>)
 8003584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003586:	4a86      	ldr	r2, [pc, #536]	; (80037a0 <HAL_RCC_OscConfig+0x6ac>)
 8003588:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800358c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	699b      	ldr	r3, [r3, #24]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d00c      	beq.n	80035b0 <HAL_RCC_OscConfig+0x4bc>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	699b      	ldr	r3, [r3, #24]
 800359a:	2b01      	cmp	r3, #1
 800359c:	d008      	beq.n	80035b0 <HAL_RCC_OscConfig+0x4bc>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	699b      	ldr	r3, [r3, #24]
 80035a2:	2b02      	cmp	r3, #2
 80035a4:	d004      	beq.n	80035b0 <HAL_RCC_OscConfig+0x4bc>
 80035a6:	f240 214a 	movw	r1, #586	; 0x24a
 80035aa:	487e      	ldr	r0, [pc, #504]	; (80037a4 <HAL_RCC_OscConfig+0x6b0>)
 80035ac:	f7fe f88d 	bl	80016ca <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	699b      	ldr	r3, [r3, #24]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	f000 80ed 	beq.w	8003794 <HAL_RCC_OscConfig+0x6a0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80035ba:	4b79      	ldr	r3, [pc, #484]	; (80037a0 <HAL_RCC_OscConfig+0x6ac>)
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	f003 030c 	and.w	r3, r3, #12
 80035c2:	2b08      	cmp	r3, #8
 80035c4:	f000 80b4 	beq.w	8003730 <HAL_RCC_OscConfig+0x63c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	699b      	ldr	r3, [r3, #24]
 80035cc:	2b02      	cmp	r3, #2
 80035ce:	f040 8095 	bne.w	80036fc <HAL_RCC_OscConfig+0x608>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	69db      	ldr	r3, [r3, #28]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d009      	beq.n	80035ee <HAL_RCC_OscConfig+0x4fa>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	69db      	ldr	r3, [r3, #28]
 80035de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80035e2:	d004      	beq.n	80035ee <HAL_RCC_OscConfig+0x4fa>
 80035e4:	f240 2153 	movw	r1, #595	; 0x253
 80035e8:	486e      	ldr	r0, [pc, #440]	; (80037a4 <HAL_RCC_OscConfig+0x6b0>)
 80035ea:	f7fe f86e 	bl	80016ca <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a1b      	ldr	r3, [r3, #32]
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d903      	bls.n	80035fe <HAL_RCC_OscConfig+0x50a>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6a1b      	ldr	r3, [r3, #32]
 80035fa:	2b3f      	cmp	r3, #63	; 0x3f
 80035fc:	d904      	bls.n	8003608 <HAL_RCC_OscConfig+0x514>
 80035fe:	f44f 7115 	mov.w	r1, #596	; 0x254
 8003602:	4868      	ldr	r0, [pc, #416]	; (80037a4 <HAL_RCC_OscConfig+0x6b0>)
 8003604:	f7fe f861 	bl	80016ca <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800360c:	2b31      	cmp	r3, #49	; 0x31
 800360e:	d904      	bls.n	800361a <HAL_RCC_OscConfig+0x526>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003614:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8003618:	d904      	bls.n	8003624 <HAL_RCC_OscConfig+0x530>
 800361a:	f240 2155 	movw	r1, #597	; 0x255
 800361e:	4861      	ldr	r0, [pc, #388]	; (80037a4 <HAL_RCC_OscConfig+0x6b0>)
 8003620:	f7fe f853 	bl	80016ca <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003628:	2b02      	cmp	r3, #2
 800362a:	d010      	beq.n	800364e <HAL_RCC_OscConfig+0x55a>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003630:	2b04      	cmp	r3, #4
 8003632:	d00c      	beq.n	800364e <HAL_RCC_OscConfig+0x55a>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003638:	2b06      	cmp	r3, #6
 800363a:	d008      	beq.n	800364e <HAL_RCC_OscConfig+0x55a>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003640:	2b08      	cmp	r3, #8
 8003642:	d004      	beq.n	800364e <HAL_RCC_OscConfig+0x55a>
 8003644:	f240 2156 	movw	r1, #598	; 0x256
 8003648:	4856      	ldr	r0, [pc, #344]	; (80037a4 <HAL_RCC_OscConfig+0x6b0>)
 800364a:	f7fe f83e 	bl	80016ca <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003652:	2b01      	cmp	r3, #1
 8003654:	d903      	bls.n	800365e <HAL_RCC_OscConfig+0x56a>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800365a:	2b0f      	cmp	r3, #15
 800365c:	d904      	bls.n	8003668 <HAL_RCC_OscConfig+0x574>
 800365e:	f240 2157 	movw	r1, #599	; 0x257
 8003662:	4850      	ldr	r0, [pc, #320]	; (80037a4 <HAL_RCC_OscConfig+0x6b0>)
 8003664:	f7fe f831 	bl	80016ca <assert_failed>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003668:	4b4d      	ldr	r3, [pc, #308]	; (80037a0 <HAL_RCC_OscConfig+0x6ac>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a4c      	ldr	r2, [pc, #304]	; (80037a0 <HAL_RCC_OscConfig+0x6ac>)
 800366e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003672:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003674:	f7fe fd0c 	bl	8002090 <HAL_GetTick>
 8003678:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800367a:	e008      	b.n	800368e <HAL_RCC_OscConfig+0x59a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800367c:	f7fe fd08 	bl	8002090 <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	2b02      	cmp	r3, #2
 8003688:	d901      	bls.n	800368e <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e083      	b.n	8003796 <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800368e:	4b44      	ldr	r3, [pc, #272]	; (80037a0 <HAL_RCC_OscConfig+0x6ac>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003696:	2b00      	cmp	r3, #0
 8003698:	d1f0      	bne.n	800367c <HAL_RCC_OscConfig+0x588>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	69da      	ldr	r2, [r3, #28]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6a1b      	ldr	r3, [r3, #32]
 80036a2:	431a      	orrs	r2, r3
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a8:	019b      	lsls	r3, r3, #6
 80036aa:	431a      	orrs	r2, r3
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036b0:	085b      	lsrs	r3, r3, #1
 80036b2:	3b01      	subs	r3, #1
 80036b4:	041b      	lsls	r3, r3, #16
 80036b6:	431a      	orrs	r2, r3
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036bc:	061b      	lsls	r3, r3, #24
 80036be:	4313      	orrs	r3, r2
 80036c0:	4a37      	ldr	r2, [pc, #220]	; (80037a0 <HAL_RCC_OscConfig+0x6ac>)
 80036c2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80036c6:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80036c8:	4b35      	ldr	r3, [pc, #212]	; (80037a0 <HAL_RCC_OscConfig+0x6ac>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a34      	ldr	r2, [pc, #208]	; (80037a0 <HAL_RCC_OscConfig+0x6ac>)
 80036ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80036d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036d4:	f7fe fcdc 	bl	8002090 <HAL_GetTick>
 80036d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036da:	e008      	b.n	80036ee <HAL_RCC_OscConfig+0x5fa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036dc:	f7fe fcd8 	bl	8002090 <HAL_GetTick>
 80036e0:	4602      	mov	r2, r0
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	1ad3      	subs	r3, r2, r3
 80036e6:	2b02      	cmp	r3, #2
 80036e8:	d901      	bls.n	80036ee <HAL_RCC_OscConfig+0x5fa>
          {
            return HAL_TIMEOUT;
 80036ea:	2303      	movs	r3, #3
 80036ec:	e053      	b.n	8003796 <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036ee:	4b2c      	ldr	r3, [pc, #176]	; (80037a0 <HAL_RCC_OscConfig+0x6ac>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d0f0      	beq.n	80036dc <HAL_RCC_OscConfig+0x5e8>
 80036fa:	e04b      	b.n	8003794 <HAL_RCC_OscConfig+0x6a0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036fc:	4b28      	ldr	r3, [pc, #160]	; (80037a0 <HAL_RCC_OscConfig+0x6ac>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a27      	ldr	r2, [pc, #156]	; (80037a0 <HAL_RCC_OscConfig+0x6ac>)
 8003702:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003706:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003708:	f7fe fcc2 	bl	8002090 <HAL_GetTick>
 800370c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800370e:	e008      	b.n	8003722 <HAL_RCC_OscConfig+0x62e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003710:	f7fe fcbe 	bl	8002090 <HAL_GetTick>
 8003714:	4602      	mov	r2, r0
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	2b02      	cmp	r3, #2
 800371c:	d901      	bls.n	8003722 <HAL_RCC_OscConfig+0x62e>
          {
            return HAL_TIMEOUT;
 800371e:	2303      	movs	r3, #3
 8003720:	e039      	b.n	8003796 <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003722:	4b1f      	ldr	r3, [pc, #124]	; (80037a0 <HAL_RCC_OscConfig+0x6ac>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800372a:	2b00      	cmp	r3, #0
 800372c:	d1f0      	bne.n	8003710 <HAL_RCC_OscConfig+0x61c>
 800372e:	e031      	b.n	8003794 <HAL_RCC_OscConfig+0x6a0>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003730:	4b1b      	ldr	r3, [pc, #108]	; (80037a0 <HAL_RCC_OscConfig+0x6ac>)
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	699b      	ldr	r3, [r3, #24]
 800373a:	2b01      	cmp	r3, #1
 800373c:	d028      	beq.n	8003790 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003748:	429a      	cmp	r2, r3
 800374a:	d121      	bne.n	8003790 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003756:	429a      	cmp	r2, r3
 8003758:	d11a      	bne.n	8003790 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800375a:	68fa      	ldr	r2, [r7, #12]
 800375c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003760:	4013      	ands	r3, r2
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003766:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003768:	4293      	cmp	r3, r2
 800376a:	d111      	bne.n	8003790 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003776:	085b      	lsrs	r3, r3, #1
 8003778:	3b01      	subs	r3, #1
 800377a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800377c:	429a      	cmp	r2, r3
 800377e:	d107      	bne.n	8003790 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800378a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800378c:	429a      	cmp	r2, r3
 800378e:	d001      	beq.n	8003794 <HAL_RCC_OscConfig+0x6a0>
#endif
      {
        return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e000      	b.n	8003796 <HAL_RCC_OscConfig+0x6a2>
      }
    }
  }
  return HAL_OK;
 8003794:	2300      	movs	r3, #0
}
 8003796:	4618      	mov	r0, r3
 8003798:	3718      	adds	r7, #24
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}
 800379e:	bf00      	nop
 80037a0:	40023800 	.word	0x40023800
 80037a4:	0800db5c 	.word	0x0800db5c

080037a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
 80037b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80037b2:	2300      	movs	r3, #0
 80037b4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d101      	bne.n	80037c0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	e18c      	b.n	8003ada <HAL_RCC_ClockConfig+0x332>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d003      	beq.n	80037d0 <HAL_RCC_ClockConfig+0x28>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2b0f      	cmp	r3, #15
 80037ce:	d904      	bls.n	80037da <HAL_RCC_ClockConfig+0x32>
 80037d0:	f240 21dd 	movw	r1, #733	; 0x2dd
 80037d4:	4887      	ldr	r0, [pc, #540]	; (80039f4 <HAL_RCC_ClockConfig+0x24c>)
 80037d6:	f7fd ff78 	bl	80016ca <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d031      	beq.n	8003844 <HAL_RCC_ClockConfig+0x9c>
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d02e      	beq.n	8003844 <HAL_RCC_ClockConfig+0x9c>
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	2b02      	cmp	r3, #2
 80037ea:	d02b      	beq.n	8003844 <HAL_RCC_ClockConfig+0x9c>
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	2b03      	cmp	r3, #3
 80037f0:	d028      	beq.n	8003844 <HAL_RCC_ClockConfig+0x9c>
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	2b04      	cmp	r3, #4
 80037f6:	d025      	beq.n	8003844 <HAL_RCC_ClockConfig+0x9c>
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	2b05      	cmp	r3, #5
 80037fc:	d022      	beq.n	8003844 <HAL_RCC_ClockConfig+0x9c>
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	2b06      	cmp	r3, #6
 8003802:	d01f      	beq.n	8003844 <HAL_RCC_ClockConfig+0x9c>
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	2b07      	cmp	r3, #7
 8003808:	d01c      	beq.n	8003844 <HAL_RCC_ClockConfig+0x9c>
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	2b08      	cmp	r3, #8
 800380e:	d019      	beq.n	8003844 <HAL_RCC_ClockConfig+0x9c>
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	2b09      	cmp	r3, #9
 8003814:	d016      	beq.n	8003844 <HAL_RCC_ClockConfig+0x9c>
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	2b0a      	cmp	r3, #10
 800381a:	d013      	beq.n	8003844 <HAL_RCC_ClockConfig+0x9c>
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	2b0b      	cmp	r3, #11
 8003820:	d010      	beq.n	8003844 <HAL_RCC_ClockConfig+0x9c>
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	2b0c      	cmp	r3, #12
 8003826:	d00d      	beq.n	8003844 <HAL_RCC_ClockConfig+0x9c>
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	2b0d      	cmp	r3, #13
 800382c:	d00a      	beq.n	8003844 <HAL_RCC_ClockConfig+0x9c>
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	2b0e      	cmp	r3, #14
 8003832:	d007      	beq.n	8003844 <HAL_RCC_ClockConfig+0x9c>
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	2b0f      	cmp	r3, #15
 8003838:	d004      	beq.n	8003844 <HAL_RCC_ClockConfig+0x9c>
 800383a:	f240 21de 	movw	r1, #734	; 0x2de
 800383e:	486d      	ldr	r0, [pc, #436]	; (80039f4 <HAL_RCC_ClockConfig+0x24c>)
 8003840:	f7fd ff43 	bl	80016ca <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003844:	4b6c      	ldr	r3, [pc, #432]	; (80039f8 <HAL_RCC_ClockConfig+0x250>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f003 030f 	and.w	r3, r3, #15
 800384c:	683a      	ldr	r2, [r7, #0]
 800384e:	429a      	cmp	r2, r3
 8003850:	d910      	bls.n	8003874 <HAL_RCC_ClockConfig+0xcc>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003852:	4b69      	ldr	r3, [pc, #420]	; (80039f8 <HAL_RCC_ClockConfig+0x250>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f023 020f 	bic.w	r2, r3, #15
 800385a:	4967      	ldr	r1, [pc, #412]	; (80039f8 <HAL_RCC_ClockConfig+0x250>)
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	4313      	orrs	r3, r2
 8003860:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003862:	4b65      	ldr	r3, [pc, #404]	; (80039f8 <HAL_RCC_ClockConfig+0x250>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 030f 	and.w	r3, r3, #15
 800386a:	683a      	ldr	r2, [r7, #0]
 800386c:	429a      	cmp	r2, r3
 800386e:	d001      	beq.n	8003874 <HAL_RCC_ClockConfig+0xcc>
    {
      return HAL_ERROR;
 8003870:	2301      	movs	r3, #1
 8003872:	e132      	b.n	8003ada <HAL_RCC_ClockConfig+0x332>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f003 0302 	and.w	r3, r3, #2
 800387c:	2b00      	cmp	r3, #0
 800387e:	d049      	beq.n	8003914 <HAL_RCC_ClockConfig+0x16c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f003 0304 	and.w	r3, r3, #4
 8003888:	2b00      	cmp	r3, #0
 800388a:	d005      	beq.n	8003898 <HAL_RCC_ClockConfig+0xf0>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800388c:	4b5b      	ldr	r3, [pc, #364]	; (80039fc <HAL_RCC_ClockConfig+0x254>)
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	4a5a      	ldr	r2, [pc, #360]	; (80039fc <HAL_RCC_ClockConfig+0x254>)
 8003892:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003896:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 0308 	and.w	r3, r3, #8
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d005      	beq.n	80038b0 <HAL_RCC_ClockConfig+0x108>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80038a4:	4b55      	ldr	r3, [pc, #340]	; (80039fc <HAL_RCC_ClockConfig+0x254>)
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	4a54      	ldr	r2, [pc, #336]	; (80039fc <HAL_RCC_ClockConfig+0x254>)
 80038aa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80038ae:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d024      	beq.n	8003902 <HAL_RCC_ClockConfig+0x15a>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	689b      	ldr	r3, [r3, #8]
 80038bc:	2b80      	cmp	r3, #128	; 0x80
 80038be:	d020      	beq.n	8003902 <HAL_RCC_ClockConfig+0x15a>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	2b90      	cmp	r3, #144	; 0x90
 80038c6:	d01c      	beq.n	8003902 <HAL_RCC_ClockConfig+0x15a>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	2ba0      	cmp	r3, #160	; 0xa0
 80038ce:	d018      	beq.n	8003902 <HAL_RCC_ClockConfig+0x15a>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	2bb0      	cmp	r3, #176	; 0xb0
 80038d6:	d014      	beq.n	8003902 <HAL_RCC_ClockConfig+0x15a>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	2bc0      	cmp	r3, #192	; 0xc0
 80038de:	d010      	beq.n	8003902 <HAL_RCC_ClockConfig+0x15a>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	2bd0      	cmp	r3, #208	; 0xd0
 80038e6:	d00c      	beq.n	8003902 <HAL_RCC_ClockConfig+0x15a>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	2be0      	cmp	r3, #224	; 0xe0
 80038ee:	d008      	beq.n	8003902 <HAL_RCC_ClockConfig+0x15a>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	2bf0      	cmp	r3, #240	; 0xf0
 80038f6:	d004      	beq.n	8003902 <HAL_RCC_ClockConfig+0x15a>
 80038f8:	f240 3102 	movw	r1, #770	; 0x302
 80038fc:	483d      	ldr	r0, [pc, #244]	; (80039f4 <HAL_RCC_ClockConfig+0x24c>)
 80038fe:	f7fd fee4 	bl	80016ca <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003902:	4b3e      	ldr	r3, [pc, #248]	; (80039fc <HAL_RCC_ClockConfig+0x254>)
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	493b      	ldr	r1, [pc, #236]	; (80039fc <HAL_RCC_ClockConfig+0x254>)
 8003910:	4313      	orrs	r3, r2
 8003912:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 0301 	and.w	r3, r3, #1
 800391c:	2b00      	cmp	r3, #0
 800391e:	d051      	beq.n	80039c4 <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d00c      	beq.n	8003942 <HAL_RCC_ClockConfig+0x19a>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	2b01      	cmp	r3, #1
 800392e:	d008      	beq.n	8003942 <HAL_RCC_ClockConfig+0x19a>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	2b02      	cmp	r3, #2
 8003936:	d004      	beq.n	8003942 <HAL_RCC_ClockConfig+0x19a>
 8003938:	f240 3109 	movw	r1, #777	; 0x309
 800393c:	482d      	ldr	r0, [pc, #180]	; (80039f4 <HAL_RCC_ClockConfig+0x24c>)
 800393e:	f7fd fec4 	bl	80016ca <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	2b01      	cmp	r3, #1
 8003948:	d107      	bne.n	800395a <HAL_RCC_ClockConfig+0x1b2>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800394a:	4b2c      	ldr	r3, [pc, #176]	; (80039fc <HAL_RCC_ClockConfig+0x254>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d115      	bne.n	8003982 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e0bf      	b.n	8003ada <HAL_RCC_ClockConfig+0x332>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	2b02      	cmp	r3, #2
 8003960:	d107      	bne.n	8003972 <HAL_RCC_ClockConfig+0x1ca>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003962:	4b26      	ldr	r3, [pc, #152]	; (80039fc <HAL_RCC_ClockConfig+0x254>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800396a:	2b00      	cmp	r3, #0
 800396c:	d109      	bne.n	8003982 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e0b3      	b.n	8003ada <HAL_RCC_ClockConfig+0x332>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003972:	4b22      	ldr	r3, [pc, #136]	; (80039fc <HAL_RCC_ClockConfig+0x254>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 0302 	and.w	r3, r3, #2
 800397a:	2b00      	cmp	r3, #0
 800397c:	d101      	bne.n	8003982 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e0ab      	b.n	8003ada <HAL_RCC_ClockConfig+0x332>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003982:	4b1e      	ldr	r3, [pc, #120]	; (80039fc <HAL_RCC_ClockConfig+0x254>)
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	f023 0203 	bic.w	r2, r3, #3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	491b      	ldr	r1, [pc, #108]	; (80039fc <HAL_RCC_ClockConfig+0x254>)
 8003990:	4313      	orrs	r3, r2
 8003992:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003994:	f7fe fb7c 	bl	8002090 <HAL_GetTick>
 8003998:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800399a:	e00a      	b.n	80039b2 <HAL_RCC_ClockConfig+0x20a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800399c:	f7fe fb78 	bl	8002090 <HAL_GetTick>
 80039a0:	4602      	mov	r2, r0
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	1ad3      	subs	r3, r2, r3
 80039a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d901      	bls.n	80039b2 <HAL_RCC_ClockConfig+0x20a>
      {
        return HAL_TIMEOUT;
 80039ae:	2303      	movs	r3, #3
 80039b0:	e093      	b.n	8003ada <HAL_RCC_ClockConfig+0x332>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039b2:	4b12      	ldr	r3, [pc, #72]	; (80039fc <HAL_RCC_ClockConfig+0x254>)
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	f003 020c 	and.w	r2, r3, #12
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	009b      	lsls	r3, r3, #2
 80039c0:	429a      	cmp	r2, r3
 80039c2:	d1eb      	bne.n	800399c <HAL_RCC_ClockConfig+0x1f4>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039c4:	4b0c      	ldr	r3, [pc, #48]	; (80039f8 <HAL_RCC_ClockConfig+0x250>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 030f 	and.w	r3, r3, #15
 80039cc:	683a      	ldr	r2, [r7, #0]
 80039ce:	429a      	cmp	r2, r3
 80039d0:	d216      	bcs.n	8003a00 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039d2:	4b09      	ldr	r3, [pc, #36]	; (80039f8 <HAL_RCC_ClockConfig+0x250>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f023 020f 	bic.w	r2, r3, #15
 80039da:	4907      	ldr	r1, [pc, #28]	; (80039f8 <HAL_RCC_ClockConfig+0x250>)
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	4313      	orrs	r3, r2
 80039e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039e2:	4b05      	ldr	r3, [pc, #20]	; (80039f8 <HAL_RCC_ClockConfig+0x250>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f003 030f 	and.w	r3, r3, #15
 80039ea:	683a      	ldr	r2, [r7, #0]
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d007      	beq.n	8003a00 <HAL_RCC_ClockConfig+0x258>
    {
      return HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	e072      	b.n	8003ada <HAL_RCC_ClockConfig+0x332>
 80039f4:	0800db5c 	.word	0x0800db5c
 80039f8:	40023c00 	.word	0x40023c00
 80039fc:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 0304 	and.w	r3, r3, #4
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d025      	beq.n	8003a58 <HAL_RCC_ClockConfig+0x2b0>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	68db      	ldr	r3, [r3, #12]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d018      	beq.n	8003a46 <HAL_RCC_ClockConfig+0x29e>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	68db      	ldr	r3, [r3, #12]
 8003a18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a1c:	d013      	beq.n	8003a46 <HAL_RCC_ClockConfig+0x29e>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	68db      	ldr	r3, [r3, #12]
 8003a22:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003a26:	d00e      	beq.n	8003a46 <HAL_RCC_ClockConfig+0x29e>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	68db      	ldr	r3, [r3, #12]
 8003a2c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8003a30:	d009      	beq.n	8003a46 <HAL_RCC_ClockConfig+0x29e>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8003a3a:	d004      	beq.n	8003a46 <HAL_RCC_ClockConfig+0x29e>
 8003a3c:	f240 3146 	movw	r1, #838	; 0x346
 8003a40:	4828      	ldr	r0, [pc, #160]	; (8003ae4 <HAL_RCC_ClockConfig+0x33c>)
 8003a42:	f7fd fe42 	bl	80016ca <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a46:	4b28      	ldr	r3, [pc, #160]	; (8003ae8 <HAL_RCC_ClockConfig+0x340>)
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	68db      	ldr	r3, [r3, #12]
 8003a52:	4925      	ldr	r1, [pc, #148]	; (8003ae8 <HAL_RCC_ClockConfig+0x340>)
 8003a54:	4313      	orrs	r3, r2
 8003a56:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f003 0308 	and.w	r3, r3, #8
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d026      	beq.n	8003ab2 <HAL_RCC_ClockConfig+0x30a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	691b      	ldr	r3, [r3, #16]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d018      	beq.n	8003a9e <HAL_RCC_ClockConfig+0x2f6>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	691b      	ldr	r3, [r3, #16]
 8003a70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a74:	d013      	beq.n	8003a9e <HAL_RCC_ClockConfig+0x2f6>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	691b      	ldr	r3, [r3, #16]
 8003a7a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003a7e:	d00e      	beq.n	8003a9e <HAL_RCC_ClockConfig+0x2f6>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	691b      	ldr	r3, [r3, #16]
 8003a84:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8003a88:	d009      	beq.n	8003a9e <HAL_RCC_ClockConfig+0x2f6>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	691b      	ldr	r3, [r3, #16]
 8003a8e:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8003a92:	d004      	beq.n	8003a9e <HAL_RCC_ClockConfig+0x2f6>
 8003a94:	f240 314d 	movw	r1, #845	; 0x34d
 8003a98:	4812      	ldr	r0, [pc, #72]	; (8003ae4 <HAL_RCC_ClockConfig+0x33c>)
 8003a9a:	f7fd fe16 	bl	80016ca <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a9e:	4b12      	ldr	r3, [pc, #72]	; (8003ae8 <HAL_RCC_ClockConfig+0x340>)
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	691b      	ldr	r3, [r3, #16]
 8003aaa:	00db      	lsls	r3, r3, #3
 8003aac:	490e      	ldr	r1, [pc, #56]	; (8003ae8 <HAL_RCC_ClockConfig+0x340>)
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ab2:	f000 f821 	bl	8003af8 <HAL_RCC_GetSysClockFreq>
 8003ab6:	4602      	mov	r2, r0
 8003ab8:	4b0b      	ldr	r3, [pc, #44]	; (8003ae8 <HAL_RCC_ClockConfig+0x340>)
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	091b      	lsrs	r3, r3, #4
 8003abe:	f003 030f 	and.w	r3, r3, #15
 8003ac2:	490a      	ldr	r1, [pc, #40]	; (8003aec <HAL_RCC_ClockConfig+0x344>)
 8003ac4:	5ccb      	ldrb	r3, [r1, r3]
 8003ac6:	fa22 f303 	lsr.w	r3, r2, r3
 8003aca:	4a09      	ldr	r2, [pc, #36]	; (8003af0 <HAL_RCC_ClockConfig+0x348>)
 8003acc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003ace:	4b09      	ldr	r3, [pc, #36]	; (8003af4 <HAL_RCC_ClockConfig+0x34c>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f7fe fa98 	bl	8002008 <HAL_InitTick>

  return HAL_OK;
 8003ad8:	2300      	movs	r3, #0
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3710      	adds	r7, #16
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}
 8003ae2:	bf00      	nop
 8003ae4:	0800db5c 	.word	0x0800db5c
 8003ae8:	40023800 	.word	0x40023800
 8003aec:	0800dc8c 	.word	0x0800dc8c
 8003af0:	20000000 	.word	0x20000000
 8003af4:	20000004 	.word	0x20000004

08003af8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003af8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003afc:	b090      	sub	sp, #64	; 0x40
 8003afe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003b00:	2300      	movs	r3, #0
 8003b02:	637b      	str	r3, [r7, #52]	; 0x34
 8003b04:	2300      	movs	r3, #0
 8003b06:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003b08:	2300      	movs	r3, #0
 8003b0a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b10:	4b59      	ldr	r3, [pc, #356]	; (8003c78 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	f003 030c 	and.w	r3, r3, #12
 8003b18:	2b08      	cmp	r3, #8
 8003b1a:	d00d      	beq.n	8003b38 <HAL_RCC_GetSysClockFreq+0x40>
 8003b1c:	2b08      	cmp	r3, #8
 8003b1e:	f200 80a1 	bhi.w	8003c64 <HAL_RCC_GetSysClockFreq+0x16c>
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d002      	beq.n	8003b2c <HAL_RCC_GetSysClockFreq+0x34>
 8003b26:	2b04      	cmp	r3, #4
 8003b28:	d003      	beq.n	8003b32 <HAL_RCC_GetSysClockFreq+0x3a>
 8003b2a:	e09b      	b.n	8003c64 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b2c:	4b53      	ldr	r3, [pc, #332]	; (8003c7c <HAL_RCC_GetSysClockFreq+0x184>)
 8003b2e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003b30:	e09b      	b.n	8003c6a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003b32:	4b53      	ldr	r3, [pc, #332]	; (8003c80 <HAL_RCC_GetSysClockFreq+0x188>)
 8003b34:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003b36:	e098      	b.n	8003c6a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b38:	4b4f      	ldr	r3, [pc, #316]	; (8003c78 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b40:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003b42:	4b4d      	ldr	r3, [pc, #308]	; (8003c78 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d028      	beq.n	8003ba0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b4e:	4b4a      	ldr	r3, [pc, #296]	; (8003c78 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	099b      	lsrs	r3, r3, #6
 8003b54:	2200      	movs	r2, #0
 8003b56:	623b      	str	r3, [r7, #32]
 8003b58:	627a      	str	r2, [r7, #36]	; 0x24
 8003b5a:	6a3b      	ldr	r3, [r7, #32]
 8003b5c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003b60:	2100      	movs	r1, #0
 8003b62:	4b47      	ldr	r3, [pc, #284]	; (8003c80 <HAL_RCC_GetSysClockFreq+0x188>)
 8003b64:	fb03 f201 	mul.w	r2, r3, r1
 8003b68:	2300      	movs	r3, #0
 8003b6a:	fb00 f303 	mul.w	r3, r0, r3
 8003b6e:	4413      	add	r3, r2
 8003b70:	4a43      	ldr	r2, [pc, #268]	; (8003c80 <HAL_RCC_GetSysClockFreq+0x188>)
 8003b72:	fba0 1202 	umull	r1, r2, r0, r2
 8003b76:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003b78:	460a      	mov	r2, r1
 8003b7a:	62ba      	str	r2, [r7, #40]	; 0x28
 8003b7c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b7e:	4413      	add	r3, r2
 8003b80:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003b82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b84:	2200      	movs	r2, #0
 8003b86:	61bb      	str	r3, [r7, #24]
 8003b88:	61fa      	str	r2, [r7, #28]
 8003b8a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b8e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003b92:	f7fd f8a9 	bl	8000ce8 <__aeabi_uldivmod>
 8003b96:	4602      	mov	r2, r0
 8003b98:	460b      	mov	r3, r1
 8003b9a:	4613      	mov	r3, r2
 8003b9c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003b9e:	e053      	b.n	8003c48 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ba0:	4b35      	ldr	r3, [pc, #212]	; (8003c78 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	099b      	lsrs	r3, r3, #6
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	613b      	str	r3, [r7, #16]
 8003baa:	617a      	str	r2, [r7, #20]
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003bb2:	f04f 0b00 	mov.w	fp, #0
 8003bb6:	4652      	mov	r2, sl
 8003bb8:	465b      	mov	r3, fp
 8003bba:	f04f 0000 	mov.w	r0, #0
 8003bbe:	f04f 0100 	mov.w	r1, #0
 8003bc2:	0159      	lsls	r1, r3, #5
 8003bc4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003bc8:	0150      	lsls	r0, r2, #5
 8003bca:	4602      	mov	r2, r0
 8003bcc:	460b      	mov	r3, r1
 8003bce:	ebb2 080a 	subs.w	r8, r2, sl
 8003bd2:	eb63 090b 	sbc.w	r9, r3, fp
 8003bd6:	f04f 0200 	mov.w	r2, #0
 8003bda:	f04f 0300 	mov.w	r3, #0
 8003bde:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003be2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003be6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003bea:	ebb2 0408 	subs.w	r4, r2, r8
 8003bee:	eb63 0509 	sbc.w	r5, r3, r9
 8003bf2:	f04f 0200 	mov.w	r2, #0
 8003bf6:	f04f 0300 	mov.w	r3, #0
 8003bfa:	00eb      	lsls	r3, r5, #3
 8003bfc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c00:	00e2      	lsls	r2, r4, #3
 8003c02:	4614      	mov	r4, r2
 8003c04:	461d      	mov	r5, r3
 8003c06:	eb14 030a 	adds.w	r3, r4, sl
 8003c0a:	603b      	str	r3, [r7, #0]
 8003c0c:	eb45 030b 	adc.w	r3, r5, fp
 8003c10:	607b      	str	r3, [r7, #4]
 8003c12:	f04f 0200 	mov.w	r2, #0
 8003c16:	f04f 0300 	mov.w	r3, #0
 8003c1a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003c1e:	4629      	mov	r1, r5
 8003c20:	028b      	lsls	r3, r1, #10
 8003c22:	4621      	mov	r1, r4
 8003c24:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c28:	4621      	mov	r1, r4
 8003c2a:	028a      	lsls	r2, r1, #10
 8003c2c:	4610      	mov	r0, r2
 8003c2e:	4619      	mov	r1, r3
 8003c30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c32:	2200      	movs	r2, #0
 8003c34:	60bb      	str	r3, [r7, #8]
 8003c36:	60fa      	str	r2, [r7, #12]
 8003c38:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003c3c:	f7fd f854 	bl	8000ce8 <__aeabi_uldivmod>
 8003c40:	4602      	mov	r2, r0
 8003c42:	460b      	mov	r3, r1
 8003c44:	4613      	mov	r3, r2
 8003c46:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003c48:	4b0b      	ldr	r3, [pc, #44]	; (8003c78 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	0c1b      	lsrs	r3, r3, #16
 8003c4e:	f003 0303 	and.w	r3, r3, #3
 8003c52:	3301      	adds	r3, #1
 8003c54:	005b      	lsls	r3, r3, #1
 8003c56:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8003c58:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003c5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c60:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003c62:	e002      	b.n	8003c6a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c64:	4b05      	ldr	r3, [pc, #20]	; (8003c7c <HAL_RCC_GetSysClockFreq+0x184>)
 8003c66:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003c68:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	3740      	adds	r7, #64	; 0x40
 8003c70:	46bd      	mov	sp, r7
 8003c72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c76:	bf00      	nop
 8003c78:	40023800 	.word	0x40023800
 8003c7c:	00f42400 	.word	0x00f42400
 8003c80:	017d7840 	.word	0x017d7840

08003c84 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c84:	b480      	push	{r7}
 8003c86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c88:	4b03      	ldr	r3, [pc, #12]	; (8003c98 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c94:	4770      	bx	lr
 8003c96:	bf00      	nop
 8003c98:	20000000 	.word	0x20000000

08003c9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ca0:	f7ff fff0 	bl	8003c84 <HAL_RCC_GetHCLKFreq>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	4b05      	ldr	r3, [pc, #20]	; (8003cbc <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	0a9b      	lsrs	r3, r3, #10
 8003cac:	f003 0307 	and.w	r3, r3, #7
 8003cb0:	4903      	ldr	r1, [pc, #12]	; (8003cc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003cb2:	5ccb      	ldrb	r3, [r1, r3]
 8003cb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	bd80      	pop	{r7, pc}
 8003cbc:	40023800 	.word	0x40023800
 8003cc0:	0800dc9c 	.word	0x0800dc9c

08003cc4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003cc8:	f7ff ffdc 	bl	8003c84 <HAL_RCC_GetHCLKFreq>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	4b05      	ldr	r3, [pc, #20]	; (8003ce4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	0b5b      	lsrs	r3, r3, #13
 8003cd4:	f003 0307 	and.w	r3, r3, #7
 8003cd8:	4903      	ldr	r1, [pc, #12]	; (8003ce8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003cda:	5ccb      	ldrb	r3, [r1, r3]
 8003cdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	bd80      	pop	{r7, pc}
 8003ce4:	40023800 	.word	0x40023800
 8003ce8:	0800dc9c 	.word	0x0800dc9c

08003cec <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b088      	sub	sp, #32
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003d00:	2300      	movs	r3, #0
 8003d02:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003d04:	2300      	movs	r3, #0
 8003d06:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 0301 	and.w	r3, r3, #1
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	f040 8089 	bne.w	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 0308 	and.w	r3, r3, #8
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	f040 8082 	bne.w	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 0310 	and.w	r3, r3, #16
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d17b      	bne.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d175      	bne.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d16f      	bne.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d169      	bne.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d163      	bne.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d15d      	bne.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d157      	bne.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d151      	bne.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d14b      	bne.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d145      	bne.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d13f      	bne.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d139      	bne.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d133      	bne.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d12d      	bne.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d127      	bne.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d121      	bne.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d11b      	bne.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d115      	bne.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d10f      	bne.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d109      	bne.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 0320 	and.w	r3, r3, #32
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d103      	bne.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003e20:	2172      	movs	r1, #114	; 0x72
 8003e22:	4895      	ldr	r0, [pc, #596]	; (8004078 <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 8003e24:	f7fd fc51 	bl	80016ca <assert_failed>

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f003 0301 	and.w	r3, r3, #1
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d01f      	beq.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d008      	beq.n	8003e4e <HAL_RCCEx_PeriphCLKConfig+0x162>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e40:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003e44:	d003      	beq.n	8003e4e <HAL_RCCEx_PeriphCLKConfig+0x162>
 8003e46:	2178      	movs	r1, #120	; 0x78
 8003e48:	488b      	ldr	r0, [pc, #556]	; (8004078 <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 8003e4a:	f7fd fc3e 	bl	80016ca <assert_failed>

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003e4e:	4b8b      	ldr	r3, [pc, #556]	; (800407c <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	4a8a      	ldr	r2, [pc, #552]	; (800407c <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003e54:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003e58:	6093      	str	r3, [r2, #8]
 8003e5a:	4b88      	ldr	r3, [pc, #544]	; (800407c <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003e5c:	689a      	ldr	r2, [r3, #8]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e62:	4986      	ldr	r1, [pc, #536]	; (800407c <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003e64:	4313      	orrs	r3, r2
 8003e66:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d101      	bne.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x188>
    {
      plli2sused = 1;
 8003e70:	2301      	movs	r3, #1
 8003e72:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d029      	beq.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d00d      	beq.n	8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e8c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e90:	d008      	beq.n	8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e96:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003e9a:	d003      	beq.n	8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8003e9c:	2188      	movs	r1, #136	; 0x88
 8003e9e:	4876      	ldr	r0, [pc, #472]	; (8004078 <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 8003ea0:	f7fd fc13 	bl	80016ca <assert_failed>

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003ea4:	4b75      	ldr	r3, [pc, #468]	; (800407c <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003ea6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003eaa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003eb2:	4972      	ldr	r1, [pc, #456]	; (800407c <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ebe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ec2:	d101      	bne.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      plli2sused = 1;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d101      	bne.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
    {
      pllsaiused = 1;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d029      	beq.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d00d      	beq.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ef0:	d008      	beq.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003efa:	d003      	beq.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8003efc:	219c      	movs	r1, #156	; 0x9c
 8003efe:	485e      	ldr	r0, [pc, #376]	; (8004078 <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 8003f00:	f7fd fbe3 	bl	80016ca <assert_failed>

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003f04:	4b5d      	ldr	r3, [pc, #372]	; (800407c <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003f06:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f0a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f12:	495a      	ldr	r1, [pc, #360]	; (800407c <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003f14:	4313      	orrs	r3, r2
 8003f16:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f1e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f22:	d101      	bne.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      plli2sused = 1;
 8003f24:	2301      	movs	r3, #1
 8003f26:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d101      	bne.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      pllsaiused = 1;
 8003f30:	2301      	movs	r3, #1
 8003f32:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d001      	beq.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
      plli2sused = 1;
 8003f40:	2301      	movs	r3, #1
 8003f42:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 0320 	and.w	r3, r3, #32
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	f000 8186 	beq.w	800425e <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f56:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f5a:	f000 80e4 	beq.w	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f66:	f000 80de 	beq.w	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f6e:	4a44      	ldr	r2, [pc, #272]	; (8004080 <HAL_RCCEx_PeriphCLKConfig+0x394>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	f000 80d8 	beq.w	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f7a:	4a42      	ldr	r2, [pc, #264]	; (8004084 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	f000 80d2 	beq.w	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f86:	4a40      	ldr	r2, [pc, #256]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	f000 80cc 	beq.w	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f92:	4a3e      	ldr	r2, [pc, #248]	; (800408c <HAL_RCCEx_PeriphCLKConfig+0x3a0>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	f000 80c6 	beq.w	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f9e:	4a3c      	ldr	r2, [pc, #240]	; (8004090 <HAL_RCCEx_PeriphCLKConfig+0x3a4>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	f000 80c0 	beq.w	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003faa:	4a3a      	ldr	r2, [pc, #232]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x3a8>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	f000 80ba 	beq.w	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fb6:	4a38      	ldr	r2, [pc, #224]	; (8004098 <HAL_RCCEx_PeriphCLKConfig+0x3ac>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	f000 80b4 	beq.w	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fc2:	4a36      	ldr	r2, [pc, #216]	; (800409c <HAL_RCCEx_PeriphCLKConfig+0x3b0>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	f000 80ae 	beq.w	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fce:	4a34      	ldr	r2, [pc, #208]	; (80040a0 <HAL_RCCEx_PeriphCLKConfig+0x3b4>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	f000 80a8 	beq.w	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fda:	4a32      	ldr	r2, [pc, #200]	; (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	f000 80a2 	beq.w	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fe6:	4a30      	ldr	r2, [pc, #192]	; (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x3bc>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	f000 809c 	beq.w	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ff2:	4a2e      	ldr	r2, [pc, #184]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x3c0>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	f000 8096 	beq.w	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ffe:	4a2c      	ldr	r2, [pc, #176]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 8004000:	4293      	cmp	r3, r2
 8004002:	f000 8090 	beq.w	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800400a:	4a2a      	ldr	r2, [pc, #168]	; (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 800400c:	4293      	cmp	r3, r2
 800400e:	f000 808a 	beq.w	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004016:	4a28      	ldr	r2, [pc, #160]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8004018:	4293      	cmp	r3, r2
 800401a:	f000 8084 	beq.w	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004022:	4a26      	ldr	r2, [pc, #152]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d07e      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800402c:	4a24      	ldr	r2, [pc, #144]	; (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d079      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004036:	4a23      	ldr	r2, [pc, #140]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3d8>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d074      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004040:	4a21      	ldr	r2, [pc, #132]	; (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d06f      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800404a:	4a20      	ldr	r2, [pc, #128]	; (80040cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d06a      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004054:	4a1e      	ldr	r2, [pc, #120]	; (80040d0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d065      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800405e:	4a1d      	ldr	r2, [pc, #116]	; (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d060      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004068:	4a1b      	ldr	r2, [pc, #108]	; (80040d8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d05b      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004072:	4a1a      	ldr	r2, [pc, #104]	; (80040dc <HAL_RCCEx_PeriphCLKConfig+0x3f0>)
 8004074:	4293      	cmp	r3, r2
 8004076:	e033      	b.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 8004078:	0800db94 	.word	0x0800db94
 800407c:	40023800 	.word	0x40023800
 8004080:	00020300 	.word	0x00020300
 8004084:	00030300 	.word	0x00030300
 8004088:	00040300 	.word	0x00040300
 800408c:	00050300 	.word	0x00050300
 8004090:	00060300 	.word	0x00060300
 8004094:	00070300 	.word	0x00070300
 8004098:	00080300 	.word	0x00080300
 800409c:	00090300 	.word	0x00090300
 80040a0:	000a0300 	.word	0x000a0300
 80040a4:	000b0300 	.word	0x000b0300
 80040a8:	000c0300 	.word	0x000c0300
 80040ac:	000d0300 	.word	0x000d0300
 80040b0:	000e0300 	.word	0x000e0300
 80040b4:	000f0300 	.word	0x000f0300
 80040b8:	00100300 	.word	0x00100300
 80040bc:	00110300 	.word	0x00110300
 80040c0:	00120300 	.word	0x00120300
 80040c4:	00130300 	.word	0x00130300
 80040c8:	00140300 	.word	0x00140300
 80040cc:	00150300 	.word	0x00150300
 80040d0:	00160300 	.word	0x00160300
 80040d4:	00170300 	.word	0x00170300
 80040d8:	00180300 	.word	0x00180300
 80040dc:	00190300 	.word	0x00190300
 80040e0:	d021      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040e6:	4a4c      	ldr	r2, [pc, #304]	; (8004218 <HAL_RCCEx_PeriphCLKConfig+0x52c>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d01c      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040f0:	4a4a      	ldr	r2, [pc, #296]	; (800421c <HAL_RCCEx_PeriphCLKConfig+0x530>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d017      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040fa:	4a49      	ldr	r2, [pc, #292]	; (8004220 <HAL_RCCEx_PeriphCLKConfig+0x534>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d012      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004104:	4a47      	ldr	r2, [pc, #284]	; (8004224 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d00d      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800410e:	4a46      	ldr	r2, [pc, #280]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d008      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004118:	4a44      	ldr	r2, [pc, #272]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x540>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d003      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800411e:	21b7      	movs	r1, #183	; 0xb7
 8004120:	4843      	ldr	r0, [pc, #268]	; (8004230 <HAL_RCCEx_PeriphCLKConfig+0x544>)
 8004122:	f7fd fad2 	bl	80016ca <assert_failed>

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004126:	4b43      	ldr	r3, [pc, #268]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412a:	4a42      	ldr	r2, [pc, #264]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800412c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004130:	6413      	str	r3, [r2, #64]	; 0x40
 8004132:	4b40      	ldr	r3, [pc, #256]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004136:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800413a:	60bb      	str	r3, [r7, #8]
 800413c:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800413e:	4b3e      	ldr	r3, [pc, #248]	; (8004238 <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a3d      	ldr	r2, [pc, #244]	; (8004238 <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 8004144:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004148:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800414a:	f7fd ffa1 	bl	8002090 <HAL_GetTick>
 800414e:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004150:	e009      	b.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0x47a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004152:	f7fd ff9d 	bl	8002090 <HAL_GetTick>
 8004156:	4602      	mov	r2, r0
 8004158:	697b      	ldr	r3, [r7, #20]
 800415a:	1ad3      	subs	r3, r2, r3
 800415c:	2b64      	cmp	r3, #100	; 0x64
 800415e:	d902      	bls.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0x47a>
      {
        return HAL_TIMEOUT;
 8004160:	2303      	movs	r3, #3
 8004162:	f000 bd9f 	b.w	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004166:	4b34      	ldr	r3, [pc, #208]	; (8004238 <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800416e:	2b00      	cmp	r3, #0
 8004170:	d0ef      	beq.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x466>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004172:	4b30      	ldr	r3, [pc, #192]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004174:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004176:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800417a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d036      	beq.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004186:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800418a:	693a      	ldr	r2, [r7, #16]
 800418c:	429a      	cmp	r2, r3
 800418e:	d02f      	beq.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004190:	4b28      	ldr	r3, [pc, #160]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004192:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004194:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004198:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800419a:	4b26      	ldr	r3, [pc, #152]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800419c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800419e:	4a25      	ldr	r2, [pc, #148]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80041a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041a4:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80041a6:	4b23      	ldr	r3, [pc, #140]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80041a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041aa:	4a22      	ldr	r2, [pc, #136]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80041ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041b0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80041b2:	4a20      	ldr	r2, [pc, #128]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80041b8:	4b1e      	ldr	r3, [pc, #120]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80041ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041bc:	f003 0301 	and.w	r3, r3, #1
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d115      	bne.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x504>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041c4:	f7fd ff64 	bl	8002090 <HAL_GetTick>
 80041c8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041ca:	e00b      	b.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041cc:	f7fd ff60 	bl	8002090 <HAL_GetTick>
 80041d0:	4602      	mov	r2, r0
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80041da:	4293      	cmp	r3, r2
 80041dc:	d902      	bls.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 80041de:	2303      	movs	r3, #3
 80041e0:	f000 bd60 	b.w	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041e4:	4b13      	ldr	r3, [pc, #76]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80041e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041e8:	f003 0302 	and.w	r3, r3, #2
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d0ed      	beq.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041f8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80041fc:	d120      	bne.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x554>
 80041fe:	4b0d      	ldr	r3, [pc, #52]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800420a:	4b0c      	ldr	r3, [pc, #48]	; (800423c <HAL_RCCEx_PeriphCLKConfig+0x550>)
 800420c:	400b      	ands	r3, r1
 800420e:	4909      	ldr	r1, [pc, #36]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004210:	4313      	orrs	r3, r2
 8004212:	608b      	str	r3, [r1, #8]
 8004214:	e01a      	b.n	800424c <HAL_RCCEx_PeriphCLKConfig+0x560>
 8004216:	bf00      	nop
 8004218:	001a0300 	.word	0x001a0300
 800421c:	001b0300 	.word	0x001b0300
 8004220:	001c0300 	.word	0x001c0300
 8004224:	001d0300 	.word	0x001d0300
 8004228:	001e0300 	.word	0x001e0300
 800422c:	001f0300 	.word	0x001f0300
 8004230:	0800db94 	.word	0x0800db94
 8004234:	40023800 	.word	0x40023800
 8004238:	40007000 	.word	0x40007000
 800423c:	0ffffcff 	.word	0x0ffffcff
 8004240:	4b9a      	ldr	r3, [pc, #616]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	4a99      	ldr	r2, [pc, #612]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004246:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800424a:	6093      	str	r3, [r2, #8]
 800424c:	4b97      	ldr	r3, [pc, #604]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800424e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004254:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004258:	4994      	ldr	r1, [pc, #592]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800425a:	4313      	orrs	r3, r2
 800425c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 0310 	and.w	r3, r3, #16
 8004266:	2b00      	cmp	r3, #0
 8004268:	d01d      	beq.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800426e:	2b00      	cmp	r3, #0
 8004270:	d008      	beq.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004276:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800427a:	d003      	beq.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x598>
 800427c:	21f1      	movs	r1, #241	; 0xf1
 800427e:	488c      	ldr	r0, [pc, #560]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8004280:	f7fd fa23 	bl	80016ca <assert_failed>

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004284:	4b89      	ldr	r3, [pc, #548]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004286:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800428a:	4a88      	ldr	r2, [pc, #544]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800428c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004290:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004294:	4b85      	ldr	r3, [pc, #532]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004296:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800429e:	4983      	ldr	r1, [pc, #524]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80042a0:	4313      	orrs	r3, r2
 80042a2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d01c      	beq.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x600>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d00d      	beq.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x5ea>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80042be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042c2:	d008      	beq.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x5ea>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80042c8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80042cc:	d003      	beq.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x5ea>
 80042ce:	21fb      	movs	r1, #251	; 0xfb
 80042d0:	4877      	ldr	r0, [pc, #476]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 80042d2:	f7fd f9fa 	bl	80016ca <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80042d6:	4b75      	ldr	r3, [pc, #468]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80042d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042dc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80042e4:	4971      	ldr	r1, [pc, #452]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80042e6:	4313      	orrs	r3, r2
 80042e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d01d      	beq.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0x648>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d00e      	beq.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x632>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004304:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004308:	d009      	beq.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x632>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800430e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004312:	d004      	beq.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x632>
 8004314:	f240 1105 	movw	r1, #261	; 0x105
 8004318:	4865      	ldr	r0, [pc, #404]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 800431a:	f7fd f9d6 	bl	80016ca <assert_failed>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800431e:	4b63      	ldr	r3, [pc, #396]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004320:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004324:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800432c:	495f      	ldr	r1, [pc, #380]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800432e:	4313      	orrs	r3, r2
 8004330:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800433c:	2b00      	cmp	r3, #0
 800433e:	d01d      	beq.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x690>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004344:	2b00      	cmp	r3, #0
 8004346:	d00e      	beq.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0x67a>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800434c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004350:	d009      	beq.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0x67a>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004356:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800435a:	d004      	beq.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0x67a>
 800435c:	f240 110f 	movw	r1, #271	; 0x10f
 8004360:	4853      	ldr	r0, [pc, #332]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8004362:	f7fd f9b2 	bl	80016ca <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004366:	4b51      	ldr	r3, [pc, #324]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004368:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800436c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004374:	494d      	ldr	r1, [pc, #308]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004376:	4313      	orrs	r3, r2
 8004378:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004384:	2b00      	cmp	r3, #0
 8004386:	d01d      	beq.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800438c:	2b00      	cmp	r3, #0
 800438e:	d00e      	beq.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0x6c2>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004394:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004398:	d009      	beq.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0x6c2>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800439e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80043a2:	d004      	beq.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0x6c2>
 80043a4:	f240 1119 	movw	r1, #281	; 0x119
 80043a8:	4841      	ldr	r0, [pc, #260]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 80043aa:	f7fd f98e 	bl	80016ca <assert_failed>

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80043ae:	4b3f      	ldr	r3, [pc, #252]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80043b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043b4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043bc:	493b      	ldr	r1, [pc, #236]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80043be:	4313      	orrs	r3, r2
 80043c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d01f      	beq.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0x724>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d010      	beq.n	80043fa <HAL_RCCEx_PeriphCLKConfig+0x70e>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d00c      	beq.n	80043fa <HAL_RCCEx_PeriphCLKConfig+0x70e>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043e4:	2b03      	cmp	r3, #3
 80043e6:	d008      	beq.n	80043fa <HAL_RCCEx_PeriphCLKConfig+0x70e>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ec:	2b02      	cmp	r3, #2
 80043ee:	d004      	beq.n	80043fa <HAL_RCCEx_PeriphCLKConfig+0x70e>
 80043f0:	f240 1123 	movw	r1, #291	; 0x123
 80043f4:	482e      	ldr	r0, [pc, #184]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 80043f6:	f7fd f968 	bl	80016ca <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80043fa:	4b2c      	ldr	r3, [pc, #176]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80043fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004400:	f023 0203 	bic.w	r2, r3, #3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004408:	4928      	ldr	r1, [pc, #160]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800440a:	4313      	orrs	r3, r2
 800440c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004418:	2b00      	cmp	r3, #0
 800441a:	d01f      	beq.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x770>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004420:	2b00      	cmp	r3, #0
 8004422:	d010      	beq.n	8004446 <HAL_RCCEx_PeriphCLKConfig+0x75a>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004428:	2b04      	cmp	r3, #4
 800442a:	d00c      	beq.n	8004446 <HAL_RCCEx_PeriphCLKConfig+0x75a>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004430:	2b0c      	cmp	r3, #12
 8004432:	d008      	beq.n	8004446 <HAL_RCCEx_PeriphCLKConfig+0x75a>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004438:	2b08      	cmp	r3, #8
 800443a:	d004      	beq.n	8004446 <HAL_RCCEx_PeriphCLKConfig+0x75a>
 800443c:	f240 112d 	movw	r1, #301	; 0x12d
 8004440:	481b      	ldr	r0, [pc, #108]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8004442:	f7fd f942 	bl	80016ca <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004446:	4b19      	ldr	r3, [pc, #100]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004448:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800444c:	f023 020c 	bic.w	r2, r3, #12
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004454:	4915      	ldr	r1, [pc, #84]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004456:	4313      	orrs	r3, r2
 8004458:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004464:	2b00      	cmp	r3, #0
 8004466:	d025      	beq.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800446c:	2b00      	cmp	r3, #0
 800446e:	d010      	beq.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004474:	2b10      	cmp	r3, #16
 8004476:	d00c      	beq.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800447c:	2b30      	cmp	r3, #48	; 0x30
 800447e:	d008      	beq.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004484:	2b20      	cmp	r3, #32
 8004486:	d004      	beq.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 8004488:	f240 1137 	movw	r1, #311	; 0x137
 800448c:	4808      	ldr	r0, [pc, #32]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 800448e:	f7fd f91c 	bl	80016ca <assert_failed>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004492:	4b06      	ldr	r3, [pc, #24]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004494:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004498:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044a0:	4902      	ldr	r1, [pc, #8]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80044a2:	4313      	orrs	r3, r2
 80044a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80044a8:	e004      	b.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
 80044aa:	bf00      	nop
 80044ac:	40023800 	.word	0x40023800
 80044b0:	0800db94 	.word	0x0800db94
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d01f      	beq.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x814>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d010      	beq.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044cc:	2b40      	cmp	r3, #64	; 0x40
 80044ce:	d00c      	beq.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044d4:	2bc0      	cmp	r3, #192	; 0xc0
 80044d6:	d008      	beq.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044dc:	2b80      	cmp	r3, #128	; 0x80
 80044de:	d004      	beq.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 80044e0:	f240 1141 	movw	r1, #321	; 0x141
 80044e4:	48a0      	ldr	r0, [pc, #640]	; (8004768 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 80044e6:	f7fd f8f0 	bl	80016ca <assert_failed>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80044ea:	4ba0      	ldr	r3, [pc, #640]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80044ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044f0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044f8:	499c      	ldr	r1, [pc, #624]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80044fa:	4313      	orrs	r3, r2
 80044fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004508:	2b00      	cmp	r3, #0
 800450a:	d022      	beq.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x866>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004510:	2b00      	cmp	r3, #0
 8004512:	d013      	beq.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x850>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004518:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800451c:	d00e      	beq.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x850>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004522:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004526:	d009      	beq.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x850>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800452c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004530:	d004      	beq.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x850>
 8004532:	f240 114b 	movw	r1, #331	; 0x14b
 8004536:	488c      	ldr	r0, [pc, #560]	; (8004768 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8004538:	f7fd f8c7 	bl	80016ca <assert_failed>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800453c:	4b8b      	ldr	r3, [pc, #556]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 800453e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004542:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800454a:	4988      	ldr	r1, [pc, #544]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 800454c:	4313      	orrs	r3, r2
 800454e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800455a:	2b00      	cmp	r3, #0
 800455c:	d022      	beq.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004562:	2b00      	cmp	r3, #0
 8004564:	d013      	beq.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800456a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800456e:	d00e      	beq.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004574:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004578:	d009      	beq.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800457e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004582:	d004      	beq.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8004584:	f240 1155 	movw	r1, #341	; 0x155
 8004588:	4877      	ldr	r0, [pc, #476]	; (8004768 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 800458a:	f7fd f89e 	bl	80016ca <assert_failed>

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800458e:	4b77      	ldr	r3, [pc, #476]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8004590:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004594:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800459c:	4973      	ldr	r1, [pc, #460]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 800459e:	4313      	orrs	r3, r2
 80045a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d022      	beq.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x90a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d013      	beq.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045c0:	d00e      	beq.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045c6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80045ca:	d009      	beq.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045d4:	d004      	beq.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 80045d6:	f240 115f 	movw	r1, #351	; 0x15f
 80045da:	4863      	ldr	r0, [pc, #396]	; (8004768 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 80045dc:	f7fd f875 	bl	80016ca <assert_failed>

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80045e0:	4b62      	ldr	r3, [pc, #392]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80045e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045e6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045ee:	495f      	ldr	r1, [pc, #380]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80045f0:	4313      	orrs	r3, r2
 80045f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d022      	beq.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004606:	2b00      	cmp	r3, #0
 8004608:	d013      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x946>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800460e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004612:	d00e      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x946>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004618:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800461c:	d009      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x946>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004622:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004626:	d004      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x946>
 8004628:	f240 1169 	movw	r1, #361	; 0x169
 800462c:	484e      	ldr	r0, [pc, #312]	; (8004768 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 800462e:	f7fd f84c 	bl	80016ca <assert_failed>

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004632:	4b4e      	ldr	r3, [pc, #312]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8004634:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004638:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004640:	494a      	ldr	r1, [pc, #296]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8004642:	4313      	orrs	r3, r2
 8004644:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004650:	2b00      	cmp	r3, #0
 8004652:	d018      	beq.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x99a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004658:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800465c:	d008      	beq.n	8004670 <HAL_RCCEx_PeriphCLKConfig+0x984>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004662:	2b00      	cmp	r3, #0
 8004664:	d004      	beq.n	8004670 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8004666:	f240 1173 	movw	r1, #371	; 0x173
 800466a:	483f      	ldr	r0, [pc, #252]	; (8004768 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 800466c:	f7fd f82d 	bl	80016ca <assert_failed>

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004670:	4b3e      	ldr	r3, [pc, #248]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8004672:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004676:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800467e:	493b      	ldr	r1, [pc, #236]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8004680:	4313      	orrs	r3, r2
 8004682:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800468e:	2b00      	cmp	r3, #0
 8004690:	d01f      	beq.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004696:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800469a:	d008      	beq.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x9c2>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d004      	beq.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x9c2>
 80046a4:	f240 117d 	movw	r1, #381	; 0x17d
 80046a8:	482f      	ldr	r0, [pc, #188]	; (8004768 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 80046aa:	f7fd f80e 	bl	80016ca <assert_failed>

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80046ae:	4b2f      	ldr	r3, [pc, #188]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80046b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046b4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80046bc:	492b      	ldr	r1, [pc, #172]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80046be:	4313      	orrs	r3, r2
 80046c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80046c8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80046cc:	d101      	bne.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    {
      pllsaiused = 1;
 80046ce:	2301      	movs	r3, #1
 80046d0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 0308 	and.w	r3, r3, #8
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d001      	beq.n	80046e2 <HAL_RCCEx_PeriphCLKConfig+0x9f6>
  {
    pllsaiused = 1;
 80046de:	2301      	movs	r3, #1
 80046e0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d022      	beq.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0xa48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d013      	beq.n	800471e <HAL_RCCEx_PeriphCLKConfig+0xa32>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046fa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80046fe:	d00e      	beq.n	800471e <HAL_RCCEx_PeriphCLKConfig+0xa32>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004704:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004708:	d009      	beq.n	800471e <HAL_RCCEx_PeriphCLKConfig+0xa32>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800470e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004712:	d004      	beq.n	800471e <HAL_RCCEx_PeriphCLKConfig+0xa32>
 8004714:	f240 1195 	movw	r1, #405	; 0x195
 8004718:	4813      	ldr	r0, [pc, #76]	; (8004768 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 800471a:	f7fc ffd6 	bl	80016ca <assert_failed>

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800471e:	4b13      	ldr	r3, [pc, #76]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8004720:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004724:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800472c:	490f      	ldr	r1, [pc, #60]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 800472e:	4313      	orrs	r3, r2
 8004730:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800473c:	2b00      	cmp	r3, #0
 800473e:	d020      	beq.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0xa96>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004746:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800474a:	d009      	beq.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004752:	2b00      	cmp	r3, #0
 8004754:	d004      	beq.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8004756:	f240 119f 	movw	r1, #415	; 0x19f
 800475a:	4803      	ldr	r0, [pc, #12]	; (8004768 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 800475c:	f7fc ffb5 	bl	80016ca <assert_failed>

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004760:	4b02      	ldr	r3, [pc, #8]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8004762:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004766:	e003      	b.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0xa84>
 8004768:	0800db94 	.word	0x0800db94
 800476c:	40023800 	.word	0x40023800
 8004770:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800477a:	4910      	ldr	r1, [pc, #64]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0xad0>)
 800477c:	4313      	orrs	r3, r2
 800477e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004782:	69fb      	ldr	r3, [r7, #28]
 8004784:	2b01      	cmp	r3, #1
 8004786:	d006      	beq.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0xaaa>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004790:	2b00      	cmp	r3, #0
 8004792:	f000 8155 	beq.w	8004a40 <HAL_RCCEx_PeriphCLKConfig+0xd54>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004796:	4b09      	ldr	r3, [pc, #36]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0xad0>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a08      	ldr	r2, [pc, #32]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0xad0>)
 800479c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80047a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047a2:	f7fd fc75 	bl	8002090 <HAL_GetTick>
 80047a6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80047a8:	e00a      	b.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0xad4>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80047aa:	f7fd fc71 	bl	8002090 <HAL_GetTick>
 80047ae:	4602      	mov	r2, r0
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	1ad3      	subs	r3, r2, r3
 80047b4:	2b64      	cmp	r3, #100	; 0x64
 80047b6:	d903      	bls.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0xad4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80047b8:	2303      	movs	r3, #3
 80047ba:	e273      	b.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
 80047bc:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80047c0:	4b9a      	ldr	r3, [pc, #616]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d1ee      	bne.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0xabe>
      }
    }

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	2b31      	cmp	r3, #49	; 0x31
 80047d2:	d904      	bls.n	80047de <HAL_RCCEx_PeriphCLKConfig+0xaf2>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 80047dc:	d904      	bls.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
 80047de:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 80047e2:	4893      	ldr	r0, [pc, #588]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 80047e4:	f7fc ff71 	bl	80016ca <assert_failed>

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f003 0301 	and.w	r3, r3, #1
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d02e      	beq.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0xb66>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d12a      	bne.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0xb66>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	2b01      	cmp	r3, #1
 8004802:	d903      	bls.n	800480c <HAL_RCCEx_PeriphCLKConfig+0xb20>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	2b07      	cmp	r3, #7
 800480a:	d904      	bls.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 800480c:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8004810:	4887      	ldr	r0, [pc, #540]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8004812:	f7fc ff5a 	bl	80016ca <assert_failed>

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004816:	4b85      	ldr	r3, [pc, #532]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8004818:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800481c:	0c1b      	lsrs	r3, r3, #16
 800481e:	f003 0303 	and.w	r3, r3, #3
 8004822:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004824:	4b81      	ldr	r3, [pc, #516]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8004826:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800482a:	0e1b      	lsrs	r3, r3, #24
 800482c:	f003 030f 	and.w	r3, r3, #15
 8004830:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	019a      	lsls	r2, r3, #6
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	041b      	lsls	r3, r3, #16
 800483c:	431a      	orrs	r2, r3
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	061b      	lsls	r3, r3, #24
 8004842:	431a      	orrs	r2, r3
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	071b      	lsls	r3, r3, #28
 800484a:	4978      	ldr	r1, [pc, #480]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 800484c:	4313      	orrs	r3, r2
 800484e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800485a:	2b00      	cmp	r3, #0
 800485c:	d004      	beq.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004862:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004866:	d00a      	beq.n	800487e <HAL_RCCEx_PeriphCLKConfig+0xb92>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004870:	2b00      	cmp	r3, #0
 8004872:	d048      	beq.n	8004906 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004878:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800487c:	d143      	bne.n	8004906 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {
      /* Check for PLLI2S Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	68db      	ldr	r3, [r3, #12]
 8004882:	2b01      	cmp	r3, #1
 8004884:	d903      	bls.n	800488e <HAL_RCCEx_PeriphCLKConfig+0xba2>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	2b0f      	cmp	r3, #15
 800488c:	d904      	bls.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800488e:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
 8004892:	4867      	ldr	r0, [pc, #412]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8004894:	f7fc ff19 	bl	80016ca <assert_failed>
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800489c:	2b00      	cmp	r3, #0
 800489e:	d003      	beq.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0xbbc>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048a4:	2b20      	cmp	r3, #32
 80048a6:	d904      	bls.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0xbc6>
 80048a8:	f44f 71f9 	mov.w	r1, #498	; 0x1f2
 80048ac:	4860      	ldr	r0, [pc, #384]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 80048ae:	f7fc ff0c 	bl	80016ca <assert_failed>

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80048b2:	4b5e      	ldr	r3, [pc, #376]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80048b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80048b8:	0c1b      	lsrs	r3, r3, #16
 80048ba:	f003 0303 	and.w	r3, r3, #3
 80048be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80048c0:	4b5a      	ldr	r3, [pc, #360]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80048c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80048c6:	0f1b      	lsrs	r3, r3, #28
 80048c8:	f003 0307 	and.w	r3, r3, #7
 80048cc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	019a      	lsls	r2, r3, #6
 80048d4:	693b      	ldr	r3, [r7, #16]
 80048d6:	041b      	lsls	r3, r3, #16
 80048d8:	431a      	orrs	r2, r3
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	68db      	ldr	r3, [r3, #12]
 80048de:	061b      	lsls	r3, r3, #24
 80048e0:	431a      	orrs	r2, r3
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	071b      	lsls	r3, r3, #28
 80048e6:	4951      	ldr	r1, [pc, #324]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80048e8:	4313      	orrs	r3, r2
 80048ea:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80048ee:	4b4f      	ldr	r3, [pc, #316]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80048f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80048f4:	f023 021f 	bic.w	r2, r3, #31
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048fc:	3b01      	subs	r3, #1
 80048fe:	494b      	ldr	r1, [pc, #300]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8004900:	4313      	orrs	r3, r2
 8004902:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800490e:	2b00      	cmp	r3, #0
 8004910:	d032      	beq.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0xc8c>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	691b      	ldr	r3, [r3, #16]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d010      	beq.n	800493c <HAL_RCCEx_PeriphCLKConfig+0xc50>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	691b      	ldr	r3, [r3, #16]
 800491e:	2b01      	cmp	r3, #1
 8004920:	d00c      	beq.n	800493c <HAL_RCCEx_PeriphCLKConfig+0xc50>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	691b      	ldr	r3, [r3, #16]
 8004926:	2b02      	cmp	r3, #2
 8004928:	d008      	beq.n	800493c <HAL_RCCEx_PeriphCLKConfig+0xc50>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	691b      	ldr	r3, [r3, #16]
 800492e:	2b03      	cmp	r3, #3
 8004930:	d004      	beq.n	800493c <HAL_RCCEx_PeriphCLKConfig+0xc50>
 8004932:	f240 2105 	movw	r1, #517	; 0x205
 8004936:	483e      	ldr	r0, [pc, #248]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8004938:	f7fc fec7 	bl	80016ca <assert_failed>

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800493c:	4b3b      	ldr	r3, [pc, #236]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 800493e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004942:	0e1b      	lsrs	r3, r3, #24
 8004944:	f003 030f 	and.w	r3, r3, #15
 8004948:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800494a:	4b38      	ldr	r3, [pc, #224]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 800494c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004950:	0f1b      	lsrs	r3, r3, #28
 8004952:	f003 0307 	and.w	r3, r3, #7
 8004956:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	019a      	lsls	r2, r3, #6
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	691b      	ldr	r3, [r3, #16]
 8004962:	041b      	lsls	r3, r3, #16
 8004964:	431a      	orrs	r2, r3
 8004966:	693b      	ldr	r3, [r7, #16]
 8004968:	061b      	lsls	r3, r3, #24
 800496a:	431a      	orrs	r2, r3
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	071b      	lsls	r3, r3, #28
 8004970:	492e      	ldr	r1, [pc, #184]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8004972:	4313      	orrs	r3, r2
 8004974:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004980:	2b00      	cmp	r3, #0
 8004982:	d040      	beq.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	691b      	ldr	r3, [r3, #16]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d010      	beq.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	691b      	ldr	r3, [r3, #16]
 8004990:	2b01      	cmp	r3, #1
 8004992:	d00c      	beq.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	691b      	ldr	r3, [r3, #16]
 8004998:	2b02      	cmp	r3, #2
 800499a:	d008      	beq.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	691b      	ldr	r3, [r3, #16]
 80049a0:	2b03      	cmp	r3, #3
 80049a2:	d004      	beq.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 80049a4:	f44f 7105 	mov.w	r1, #532	; 0x214
 80049a8:	4821      	ldr	r0, [pc, #132]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 80049aa:	f7fc fe8e 	bl	80016ca <assert_failed>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	689b      	ldr	r3, [r3, #8]
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	d903      	bls.n	80049be <HAL_RCCEx_PeriphCLKConfig+0xcd2>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	2b07      	cmp	r3, #7
 80049bc:	d904      	bls.n	80049c8 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 80049be:	f240 2115 	movw	r1, #533	; 0x215
 80049c2:	481b      	ldr	r0, [pc, #108]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 80049c4:	f7fc fe81 	bl	80016ca <assert_failed>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	68db      	ldr	r3, [r3, #12]
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	d903      	bls.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0xcec>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	68db      	ldr	r3, [r3, #12]
 80049d4:	2b0f      	cmp	r3, #15
 80049d6:	d904      	bls.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
 80049d8:	f240 2116 	movw	r1, #534	; 0x216
 80049dc:	4814      	ldr	r0, [pc, #80]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 80049de:	f7fc fe74 	bl	80016ca <assert_failed>

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	019a      	lsls	r2, r3, #6
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	691b      	ldr	r3, [r3, #16]
 80049ec:	041b      	lsls	r3, r3, #16
 80049ee:	431a      	orrs	r2, r3
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	061b      	lsls	r3, r3, #24
 80049f6:	431a      	orrs	r2, r3
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	689b      	ldr	r3, [r3, #8]
 80049fc:	071b      	lsls	r3, r3, #28
 80049fe:	490b      	ldr	r1, [pc, #44]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8004a00:	4313      	orrs	r3, r2
 8004a02:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004a06:	4b09      	ldr	r3, [pc, #36]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a08      	ldr	r2, [pc, #32]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8004a0c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004a10:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a12:	f7fd fb3d 	bl	8002090 <HAL_GetTick>
 8004a16:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004a18:	e00c      	b.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0xd48>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004a1a:	f7fd fb39 	bl	8002090 <HAL_GetTick>
 8004a1e:	4602      	mov	r2, r0
 8004a20:	697b      	ldr	r3, [r7, #20]
 8004a22:	1ad3      	subs	r3, r2, r3
 8004a24:	2b64      	cmp	r3, #100	; 0x64
 8004a26:	d905      	bls.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0xd48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004a28:	2303      	movs	r3, #3
 8004a2a:	e13b      	b.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
 8004a2c:	40023800 	.word	0x40023800
 8004a30:	0800db94 	.word	0x0800db94
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004a34:	4b9d      	ldr	r3, [pc, #628]	; (8004cac <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d0ec      	beq.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0xd2e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004a40:	69bb      	ldr	r3, [r7, #24]
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	f040 812d 	bne.w	8004ca2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004a48:	4b98      	ldr	r3, [pc, #608]	; (8004cac <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a97      	ldr	r2, [pc, #604]	; (8004cac <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004a4e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a52:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a54:	f7fd fb1c 	bl	8002090 <HAL_GetTick>
 8004a58:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004a5a:	e008      	b.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0xd82>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004a5c:	f7fd fb18 	bl	8002090 <HAL_GetTick>
 8004a60:	4602      	mov	r2, r0
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	1ad3      	subs	r3, r2, r3
 8004a66:	2b64      	cmp	r3, #100	; 0x64
 8004a68:	d901      	bls.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0xd82>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004a6a:	2303      	movs	r3, #3
 8004a6c:	e11a      	b.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004a6e:	4b8f      	ldr	r3, [pc, #572]	; (8004cac <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004a76:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004a7a:	d0ef      	beq.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0xd70>
      }
    }

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	695b      	ldr	r3, [r3, #20]
 8004a80:	2b31      	cmp	r3, #49	; 0x31
 8004a82:	d904      	bls.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0xda2>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	695b      	ldr	r3, [r3, #20]
 8004a88:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8004a8c:	d904      	bls.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0xdac>
 8004a8e:	f44f 7111 	mov.w	r1, #580	; 0x244
 8004a92:	4887      	ldr	r0, [pc, #540]	; (8004cb0 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8004a94:	f7fc fe19 	bl	80016ca <assert_failed>

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d003      	beq.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0xdc0>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d009      	beq.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0xdd4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d048      	beq.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0xe5e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d144      	bne.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0xe5e>
    {
      /* check for PLLSAIQ Parameter */
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	699b      	ldr	r3, [r3, #24]
 8004ac4:	2b01      	cmp	r3, #1
 8004ac6:	d903      	bls.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0xde4>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	699b      	ldr	r3, [r3, #24]
 8004acc:	2b0f      	cmp	r3, #15
 8004ace:	d904      	bls.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0xdee>
 8004ad0:	f240 214b 	movw	r1, #587	; 0x24b
 8004ad4:	4876      	ldr	r0, [pc, #472]	; (8004cb0 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8004ad6:	f7fc fdf8 	bl	80016ca <assert_failed>
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d003      	beq.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0xdfe>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ae6:	2b20      	cmp	r3, #32
 8004ae8:	d904      	bls.n	8004af4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
 8004aea:	f240 214d 	movw	r1, #589	; 0x24d
 8004aee:	4870      	ldr	r0, [pc, #448]	; (8004cb0 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8004af0:	f7fc fdeb 	bl	80016ca <assert_failed>

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004af4:	4b6d      	ldr	r3, [pc, #436]	; (8004cac <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004afa:	0c1b      	lsrs	r3, r3, #16
 8004afc:	f003 0303 	and.w	r3, r3, #3
 8004b00:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004b02:	4b6a      	ldr	r3, [pc, #424]	; (8004cac <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004b04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b08:	0f1b      	lsrs	r3, r3, #28
 8004b0a:	f003 0307 	and.w	r3, r3, #7
 8004b0e:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	695b      	ldr	r3, [r3, #20]
 8004b14:	019a      	lsls	r2, r3, #6
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	041b      	lsls	r3, r3, #16
 8004b1a:	431a      	orrs	r2, r3
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	699b      	ldr	r3, [r3, #24]
 8004b20:	061b      	lsls	r3, r3, #24
 8004b22:	431a      	orrs	r2, r3
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	071b      	lsls	r3, r3, #28
 8004b28:	4960      	ldr	r1, [pc, #384]	; (8004cac <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004b30:	4b5e      	ldr	r3, [pc, #376]	; (8004cac <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004b32:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b36:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b3e:	3b01      	subs	r3, #1
 8004b40:	021b      	lsls	r3, r3, #8
 8004b42:	495a      	ldr	r1, [pc, #360]	; (8004cac <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004b44:	4313      	orrs	r3, r2
 8004b46:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d037      	beq.n	8004bc6 <HAL_RCCEx_PeriphCLKConfig+0xeda>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004b5a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004b5e:	d132      	bne.n	8004bc6 <HAL_RCCEx_PeriphCLKConfig+0xeda>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6a1b      	ldr	r3, [r3, #32]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d010      	beq.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6a1b      	ldr	r3, [r3, #32]
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d00c      	beq.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6a1b      	ldr	r3, [r3, #32]
 8004b74:	2b02      	cmp	r3, #2
 8004b76:	d008      	beq.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6a1b      	ldr	r3, [r3, #32]
 8004b7c:	2b03      	cmp	r3, #3
 8004b7e:	d004      	beq.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 8004b80:	f44f 7118 	mov.w	r1, #608	; 0x260
 8004b84:	484a      	ldr	r0, [pc, #296]	; (8004cb0 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8004b86:	f7fc fda0 	bl	80016ca <assert_failed>
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004b8a:	4b48      	ldr	r3, [pc, #288]	; (8004cac <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004b8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b90:	0e1b      	lsrs	r3, r3, #24
 8004b92:	f003 030f 	and.w	r3, r3, #15
 8004b96:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004b98:	4b44      	ldr	r3, [pc, #272]	; (8004cac <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b9e:	0f1b      	lsrs	r3, r3, #28
 8004ba0:	f003 0307 	and.w	r3, r3, #7
 8004ba4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	695b      	ldr	r3, [r3, #20]
 8004baa:	019a      	lsls	r2, r3, #6
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6a1b      	ldr	r3, [r3, #32]
 8004bb0:	041b      	lsls	r3, r3, #16
 8004bb2:	431a      	orrs	r2, r3
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	061b      	lsls	r3, r3, #24
 8004bb8:	431a      	orrs	r2, r3
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	071b      	lsls	r3, r3, #28
 8004bbe:	493b      	ldr	r1, [pc, #236]	; (8004cac <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f003 0308 	and.w	r3, r3, #8
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d04d      	beq.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0xf82>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	69db      	ldr	r3, [r3, #28]
 8004bd6:	2b01      	cmp	r3, #1
 8004bd8:	d903      	bls.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0xef6>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	69db      	ldr	r3, [r3, #28]
 8004bde:	2b07      	cmp	r3, #7
 8004be0:	d904      	bls.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0xf00>
 8004be2:	f240 216f 	movw	r1, #623	; 0x26f
 8004be6:	4832      	ldr	r0, [pc, #200]	; (8004cb0 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8004be8:	f7fc fd6f 	bl	80016ca <assert_failed>
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d013      	beq.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0xf30>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bf8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bfc:	d00e      	beq.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0xf30>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c02:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004c06:	d009      	beq.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0xf30>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c0c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004c10:	d004      	beq.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0xf30>
 8004c12:	f44f 711c 	mov.w	r1, #624	; 0x270
 8004c16:	4826      	ldr	r0, [pc, #152]	; (8004cb0 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8004c18:	f7fc fd57 	bl	80016ca <assert_failed>

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004c1c:	4b23      	ldr	r3, [pc, #140]	; (8004cac <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c22:	0e1b      	lsrs	r3, r3, #24
 8004c24:	f003 030f 	and.w	r3, r3, #15
 8004c28:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004c2a:	4b20      	ldr	r3, [pc, #128]	; (8004cac <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004c2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c30:	0c1b      	lsrs	r3, r3, #16
 8004c32:	f003 0303 	and.w	r3, r3, #3
 8004c36:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	695b      	ldr	r3, [r3, #20]
 8004c3c:	019a      	lsls	r2, r3, #6
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	041b      	lsls	r3, r3, #16
 8004c42:	431a      	orrs	r2, r3
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	061b      	lsls	r3, r3, #24
 8004c48:	431a      	orrs	r2, r3
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	69db      	ldr	r3, [r3, #28]
 8004c4e:	071b      	lsls	r3, r3, #28
 8004c50:	4916      	ldr	r1, [pc, #88]	; (8004cac <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004c52:	4313      	orrs	r3, r2
 8004c54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004c58:	4b14      	ldr	r3, [pc, #80]	; (8004cac <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004c5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c5e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c66:	4911      	ldr	r1, [pc, #68]	; (8004cac <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004c6e:	4b0f      	ldr	r3, [pc, #60]	; (8004cac <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a0e      	ldr	r2, [pc, #56]	; (8004cac <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004c74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c78:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c7a:	f7fd fa09 	bl	8002090 <HAL_GetTick>
 8004c7e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004c80:	e008      	b.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004c82:	f7fd fa05 	bl	8002090 <HAL_GetTick>
 8004c86:	4602      	mov	r2, r0
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	1ad3      	subs	r3, r2, r3
 8004c8c:	2b64      	cmp	r3, #100	; 0x64
 8004c8e:	d901      	bls.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004c90:	2303      	movs	r3, #3
 8004c92:	e007      	b.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004c94:	4b05      	ldr	r3, [pc, #20]	; (8004cac <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004c9c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004ca0:	d1ef      	bne.n	8004c82 <HAL_RCCEx_PeriphCLKConfig+0xf96>
      }
    }
  }
  return HAL_OK;
 8004ca2:	2300      	movs	r3, #0
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	3720      	adds	r7, #32
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bd80      	pop	{r7, pc}
 8004cac:	40023800 	.word	0x40023800
 8004cb0:	0800db94 	.word	0x0800db94

08004cb4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b082      	sub	sp, #8
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d101      	bne.n	8004cc6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e0f5      	b.n	8004eb2 <HAL_TIM_Base_Init+0x1fe>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4a7c      	ldr	r2, [pc, #496]	; (8004ebc <HAL_TIM_Base_Init+0x208>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d045      	beq.n	8004d5c <HAL_TIM_Base_Init+0xa8>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cd8:	d040      	beq.n	8004d5c <HAL_TIM_Base_Init+0xa8>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4a78      	ldr	r2, [pc, #480]	; (8004ec0 <HAL_TIM_Base_Init+0x20c>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d03b      	beq.n	8004d5c <HAL_TIM_Base_Init+0xa8>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4a76      	ldr	r2, [pc, #472]	; (8004ec4 <HAL_TIM_Base_Init+0x210>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d036      	beq.n	8004d5c <HAL_TIM_Base_Init+0xa8>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a75      	ldr	r2, [pc, #468]	; (8004ec8 <HAL_TIM_Base_Init+0x214>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d031      	beq.n	8004d5c <HAL_TIM_Base_Init+0xa8>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a73      	ldr	r2, [pc, #460]	; (8004ecc <HAL_TIM_Base_Init+0x218>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d02c      	beq.n	8004d5c <HAL_TIM_Base_Init+0xa8>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a72      	ldr	r2, [pc, #456]	; (8004ed0 <HAL_TIM_Base_Init+0x21c>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d027      	beq.n	8004d5c <HAL_TIM_Base_Init+0xa8>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a70      	ldr	r2, [pc, #448]	; (8004ed4 <HAL_TIM_Base_Init+0x220>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d022      	beq.n	8004d5c <HAL_TIM_Base_Init+0xa8>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a6f      	ldr	r2, [pc, #444]	; (8004ed8 <HAL_TIM_Base_Init+0x224>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d01d      	beq.n	8004d5c <HAL_TIM_Base_Init+0xa8>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a6d      	ldr	r2, [pc, #436]	; (8004edc <HAL_TIM_Base_Init+0x228>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d018      	beq.n	8004d5c <HAL_TIM_Base_Init+0xa8>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4a6c      	ldr	r2, [pc, #432]	; (8004ee0 <HAL_TIM_Base_Init+0x22c>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d013      	beq.n	8004d5c <HAL_TIM_Base_Init+0xa8>
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a6a      	ldr	r2, [pc, #424]	; (8004ee4 <HAL_TIM_Base_Init+0x230>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d00e      	beq.n	8004d5c <HAL_TIM_Base_Init+0xa8>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a69      	ldr	r2, [pc, #420]	; (8004ee8 <HAL_TIM_Base_Init+0x234>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d009      	beq.n	8004d5c <HAL_TIM_Base_Init+0xa8>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a67      	ldr	r2, [pc, #412]	; (8004eec <HAL_TIM_Base_Init+0x238>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d004      	beq.n	8004d5c <HAL_TIM_Base_Init+0xa8>
 8004d52:	f44f 718b 	mov.w	r1, #278	; 0x116
 8004d56:	4866      	ldr	r0, [pc, #408]	; (8004ef0 <HAL_TIM_Base_Init+0x23c>)
 8004d58:	f7fc fcb7 	bl	80016ca <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d014      	beq.n	8004d8e <HAL_TIM_Base_Init+0xda>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	2b10      	cmp	r3, #16
 8004d6a:	d010      	beq.n	8004d8e <HAL_TIM_Base_Init+0xda>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	2b20      	cmp	r3, #32
 8004d72:	d00c      	beq.n	8004d8e <HAL_TIM_Base_Init+0xda>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	2b40      	cmp	r3, #64	; 0x40
 8004d7a:	d008      	beq.n	8004d8e <HAL_TIM_Base_Init+0xda>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	2b60      	cmp	r3, #96	; 0x60
 8004d82:	d004      	beq.n	8004d8e <HAL_TIM_Base_Init+0xda>
 8004d84:	f240 1117 	movw	r1, #279	; 0x117
 8004d88:	4859      	ldr	r0, [pc, #356]	; (8004ef0 <HAL_TIM_Base_Init+0x23c>)
 8004d8a:	f7fc fc9e 	bl	80016ca <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	691b      	ldr	r3, [r3, #16]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d00e      	beq.n	8004db4 <HAL_TIM_Base_Init+0x100>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	691b      	ldr	r3, [r3, #16]
 8004d9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d9e:	d009      	beq.n	8004db4 <HAL_TIM_Base_Init+0x100>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	691b      	ldr	r3, [r3, #16]
 8004da4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004da8:	d004      	beq.n	8004db4 <HAL_TIM_Base_Init+0x100>
 8004daa:	f44f 718c 	mov.w	r1, #280	; 0x118
 8004dae:	4850      	ldr	r0, [pc, #320]	; (8004ef0 <HAL_TIM_Base_Init+0x23c>)
 8004db0:	f7fc fc8b 	bl	80016ca <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dbc:	d004      	beq.n	8004dc8 <HAL_TIM_Base_Init+0x114>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4a41      	ldr	r2, [pc, #260]	; (8004ec8 <HAL_TIM_Base_Init+0x214>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d107      	bne.n	8004dd8 <HAL_TIM_Base_Init+0x124>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	68db      	ldr	r3, [r3, #12]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	bf14      	ite	ne
 8004dd0:	2301      	movne	r3, #1
 8004dd2:	2300      	moveq	r3, #0
 8004dd4:	b2db      	uxtb	r3, r3
 8004dd6:	e00e      	b.n	8004df6 <HAL_TIM_Base_Init+0x142>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	68db      	ldr	r3, [r3, #12]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d006      	beq.n	8004dee <HAL_TIM_Base_Init+0x13a>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	68db      	ldr	r3, [r3, #12]
 8004de4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004de8:	d201      	bcs.n	8004dee <HAL_TIM_Base_Init+0x13a>
 8004dea:	2301      	movs	r3, #1
 8004dec:	e000      	b.n	8004df0 <HAL_TIM_Base_Init+0x13c>
 8004dee:	2300      	movs	r3, #0
 8004df0:	f003 0301 	and.w	r3, r3, #1
 8004df4:	b2db      	uxtb	r3, r3
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d104      	bne.n	8004e04 <HAL_TIM_Base_Init+0x150>
 8004dfa:	f240 1119 	movw	r1, #281	; 0x119
 8004dfe:	483c      	ldr	r0, [pc, #240]	; (8004ef0 <HAL_TIM_Base_Init+0x23c>)
 8004e00:	f7fc fc63 	bl	80016ca <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	699b      	ldr	r3, [r3, #24]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d008      	beq.n	8004e1e <HAL_TIM_Base_Init+0x16a>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	699b      	ldr	r3, [r3, #24]
 8004e10:	2b80      	cmp	r3, #128	; 0x80
 8004e12:	d004      	beq.n	8004e1e <HAL_TIM_Base_Init+0x16a>
 8004e14:	f44f 718d 	mov.w	r1, #282	; 0x11a
 8004e18:	4835      	ldr	r0, [pc, #212]	; (8004ef0 <HAL_TIM_Base_Init+0x23c>)
 8004e1a:	f7fc fc56 	bl	80016ca <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e24:	b2db      	uxtb	r3, r3
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d106      	bne.n	8004e38 <HAL_TIM_Base_Init+0x184>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e32:	6878      	ldr	r0, [r7, #4]
 8004e34:	f7fc ff90 	bl	8001d58 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2202      	movs	r2, #2
 8004e3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	3304      	adds	r3, #4
 8004e48:	4619      	mov	r1, r3
 8004e4a:	4610      	mov	r0, r2
 8004e4c:	f001 fa52 	bl	80062f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2201      	movs	r2, #1
 8004e54:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2201      	movs	r2, #1
 8004e64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2201      	movs	r2, #1
 8004e74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2201      	movs	r2, #1
 8004e84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2201      	movs	r2, #1
 8004e94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2201      	movs	r2, #1
 8004eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004eb0:	2300      	movs	r3, #0
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	3708      	adds	r7, #8
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}
 8004eba:	bf00      	nop
 8004ebc:	40010000 	.word	0x40010000
 8004ec0:	40000400 	.word	0x40000400
 8004ec4:	40000800 	.word	0x40000800
 8004ec8:	40000c00 	.word	0x40000c00
 8004ecc:	40001000 	.word	0x40001000
 8004ed0:	40001400 	.word	0x40001400
 8004ed4:	40010400 	.word	0x40010400
 8004ed8:	40014000 	.word	0x40014000
 8004edc:	40014400 	.word	0x40014400
 8004ee0:	40014800 	.word	0x40014800
 8004ee4:	40001800 	.word	0x40001800
 8004ee8:	40001c00 	.word	0x40001c00
 8004eec:	40002000 	.word	0x40002000
 8004ef0:	0800dbd0 	.word	0x0800dbd0

08004ef4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b082      	sub	sp, #8
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d101      	bne.n	8004f06 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e0f5      	b.n	80050f2 <HAL_TIM_PWM_Init+0x1fe>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a7c      	ldr	r2, [pc, #496]	; (80050fc <HAL_TIM_PWM_Init+0x208>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d045      	beq.n	8004f9c <HAL_TIM_PWM_Init+0xa8>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f18:	d040      	beq.n	8004f9c <HAL_TIM_PWM_Init+0xa8>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a78      	ldr	r2, [pc, #480]	; (8005100 <HAL_TIM_PWM_Init+0x20c>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d03b      	beq.n	8004f9c <HAL_TIM_PWM_Init+0xa8>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a76      	ldr	r2, [pc, #472]	; (8005104 <HAL_TIM_PWM_Init+0x210>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d036      	beq.n	8004f9c <HAL_TIM_PWM_Init+0xa8>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a75      	ldr	r2, [pc, #468]	; (8005108 <HAL_TIM_PWM_Init+0x214>)
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d031      	beq.n	8004f9c <HAL_TIM_PWM_Init+0xa8>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a73      	ldr	r2, [pc, #460]	; (800510c <HAL_TIM_PWM_Init+0x218>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d02c      	beq.n	8004f9c <HAL_TIM_PWM_Init+0xa8>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a72      	ldr	r2, [pc, #456]	; (8005110 <HAL_TIM_PWM_Init+0x21c>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d027      	beq.n	8004f9c <HAL_TIM_PWM_Init+0xa8>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a70      	ldr	r2, [pc, #448]	; (8005114 <HAL_TIM_PWM_Init+0x220>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d022      	beq.n	8004f9c <HAL_TIM_PWM_Init+0xa8>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a6f      	ldr	r2, [pc, #444]	; (8005118 <HAL_TIM_PWM_Init+0x224>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d01d      	beq.n	8004f9c <HAL_TIM_PWM_Init+0xa8>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a6d      	ldr	r2, [pc, #436]	; (800511c <HAL_TIM_PWM_Init+0x228>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d018      	beq.n	8004f9c <HAL_TIM_PWM_Init+0xa8>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a6c      	ldr	r2, [pc, #432]	; (8005120 <HAL_TIM_PWM_Init+0x22c>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d013      	beq.n	8004f9c <HAL_TIM_PWM_Init+0xa8>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a6a      	ldr	r2, [pc, #424]	; (8005124 <HAL_TIM_PWM_Init+0x230>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d00e      	beq.n	8004f9c <HAL_TIM_PWM_Init+0xa8>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a69      	ldr	r2, [pc, #420]	; (8005128 <HAL_TIM_PWM_Init+0x234>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d009      	beq.n	8004f9c <HAL_TIM_PWM_Init+0xa8>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a67      	ldr	r2, [pc, #412]	; (800512c <HAL_TIM_PWM_Init+0x238>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d004      	beq.n	8004f9c <HAL_TIM_PWM_Init+0xa8>
 8004f92:	f240 5133 	movw	r1, #1331	; 0x533
 8004f96:	4866      	ldr	r0, [pc, #408]	; (8005130 <HAL_TIM_PWM_Init+0x23c>)
 8004f98:	f7fc fb97 	bl	80016ca <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d014      	beq.n	8004fce <HAL_TIM_PWM_Init+0xda>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	2b10      	cmp	r3, #16
 8004faa:	d010      	beq.n	8004fce <HAL_TIM_PWM_Init+0xda>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	2b20      	cmp	r3, #32
 8004fb2:	d00c      	beq.n	8004fce <HAL_TIM_PWM_Init+0xda>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	2b40      	cmp	r3, #64	; 0x40
 8004fba:	d008      	beq.n	8004fce <HAL_TIM_PWM_Init+0xda>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	689b      	ldr	r3, [r3, #8]
 8004fc0:	2b60      	cmp	r3, #96	; 0x60
 8004fc2:	d004      	beq.n	8004fce <HAL_TIM_PWM_Init+0xda>
 8004fc4:	f240 5134 	movw	r1, #1332	; 0x534
 8004fc8:	4859      	ldr	r0, [pc, #356]	; (8005130 <HAL_TIM_PWM_Init+0x23c>)
 8004fca:	f7fc fb7e 	bl	80016ca <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	691b      	ldr	r3, [r3, #16]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d00e      	beq.n	8004ff4 <HAL_TIM_PWM_Init+0x100>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	691b      	ldr	r3, [r3, #16]
 8004fda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004fde:	d009      	beq.n	8004ff4 <HAL_TIM_PWM_Init+0x100>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	691b      	ldr	r3, [r3, #16]
 8004fe4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004fe8:	d004      	beq.n	8004ff4 <HAL_TIM_PWM_Init+0x100>
 8004fea:	f240 5135 	movw	r1, #1333	; 0x535
 8004fee:	4850      	ldr	r0, [pc, #320]	; (8005130 <HAL_TIM_PWM_Init+0x23c>)
 8004ff0:	f7fc fb6b 	bl	80016ca <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ffc:	d004      	beq.n	8005008 <HAL_TIM_PWM_Init+0x114>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	4a41      	ldr	r2, [pc, #260]	; (8005108 <HAL_TIM_PWM_Init+0x214>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d107      	bne.n	8005018 <HAL_TIM_PWM_Init+0x124>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	2b00      	cmp	r3, #0
 800500e:	bf14      	ite	ne
 8005010:	2301      	movne	r3, #1
 8005012:	2300      	moveq	r3, #0
 8005014:	b2db      	uxtb	r3, r3
 8005016:	e00e      	b.n	8005036 <HAL_TIM_PWM_Init+0x142>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	68db      	ldr	r3, [r3, #12]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d006      	beq.n	800502e <HAL_TIM_PWM_Init+0x13a>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	68db      	ldr	r3, [r3, #12]
 8005024:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005028:	d201      	bcs.n	800502e <HAL_TIM_PWM_Init+0x13a>
 800502a:	2301      	movs	r3, #1
 800502c:	e000      	b.n	8005030 <HAL_TIM_PWM_Init+0x13c>
 800502e:	2300      	movs	r3, #0
 8005030:	f003 0301 	and.w	r3, r3, #1
 8005034:	b2db      	uxtb	r3, r3
 8005036:	2b00      	cmp	r3, #0
 8005038:	d104      	bne.n	8005044 <HAL_TIM_PWM_Init+0x150>
 800503a:	f240 5136 	movw	r1, #1334	; 0x536
 800503e:	483c      	ldr	r0, [pc, #240]	; (8005130 <HAL_TIM_PWM_Init+0x23c>)
 8005040:	f7fc fb43 	bl	80016ca <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	699b      	ldr	r3, [r3, #24]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d008      	beq.n	800505e <HAL_TIM_PWM_Init+0x16a>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	699b      	ldr	r3, [r3, #24]
 8005050:	2b80      	cmp	r3, #128	; 0x80
 8005052:	d004      	beq.n	800505e <HAL_TIM_PWM_Init+0x16a>
 8005054:	f240 5137 	movw	r1, #1335	; 0x537
 8005058:	4835      	ldr	r0, [pc, #212]	; (8005130 <HAL_TIM_PWM_Init+0x23c>)
 800505a:	f7fc fb36 	bl	80016ca <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005064:	b2db      	uxtb	r3, r3
 8005066:	2b00      	cmp	r3, #0
 8005068:	d106      	bne.n	8005078 <HAL_TIM_PWM_Init+0x184>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	f000 f85e 	bl	8005134 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2202      	movs	r2, #2
 800507c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681a      	ldr	r2, [r3, #0]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	3304      	adds	r3, #4
 8005088:	4619      	mov	r1, r3
 800508a:	4610      	mov	r0, r2
 800508c:	f001 f932 	bl	80062f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2201      	movs	r2, #1
 8005094:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2201      	movs	r2, #1
 800509c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2201      	movs	r2, #1
 80050a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2201      	movs	r2, #1
 80050ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2201      	movs	r2, #1
 80050bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2201      	movs	r2, #1
 80050c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2201      	movs	r2, #1
 80050cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2201      	movs	r2, #1
 80050d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2201      	movs	r2, #1
 80050ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80050f0:	2300      	movs	r3, #0
}
 80050f2:	4618      	mov	r0, r3
 80050f4:	3708      	adds	r7, #8
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bd80      	pop	{r7, pc}
 80050fa:	bf00      	nop
 80050fc:	40010000 	.word	0x40010000
 8005100:	40000400 	.word	0x40000400
 8005104:	40000800 	.word	0x40000800
 8005108:	40000c00 	.word	0x40000c00
 800510c:	40001000 	.word	0x40001000
 8005110:	40001400 	.word	0x40001400
 8005114:	40010400 	.word	0x40010400
 8005118:	40014000 	.word	0x40014000
 800511c:	40014400 	.word	0x40014400
 8005120:	40014800 	.word	0x40014800
 8005124:	40001800 	.word	0x40001800
 8005128:	40001c00 	.word	0x40001c00
 800512c:	40002000 	.word	0x40002000
 8005130:	0800dbd0 	.word	0x0800dbd0

08005134 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005134:	b480      	push	{r7}
 8005136:	b083      	sub	sp, #12
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800513c:	bf00      	nop
 800513e:	370c      	adds	r7, #12
 8005140:	46bd      	mov	sp, r7
 8005142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005146:	4770      	bx	lr

08005148 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b084      	sub	sp, #16
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
 8005150:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4a89      	ldr	r2, [pc, #548]	; (800537c <HAL_TIM_PWM_Start+0x234>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d117      	bne.n	800518c <HAL_TIM_PWM_Start+0x44>
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	2b00      	cmp	r3, #0
 8005160:	f000 80ae 	beq.w	80052c0 <HAL_TIM_PWM_Start+0x178>
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	2b04      	cmp	r3, #4
 8005168:	f000 80aa 	beq.w	80052c0 <HAL_TIM_PWM_Start+0x178>
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	2b08      	cmp	r3, #8
 8005170:	f000 80a6 	beq.w	80052c0 <HAL_TIM_PWM_Start+0x178>
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	2b0c      	cmp	r3, #12
 8005178:	f000 80a2 	beq.w	80052c0 <HAL_TIM_PWM_Start+0x178>
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	2b10      	cmp	r3, #16
 8005180:	f000 809e 	beq.w	80052c0 <HAL_TIM_PWM_Start+0x178>
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	2b14      	cmp	r3, #20
 8005188:	f000 809a 	beq.w	80052c0 <HAL_TIM_PWM_Start+0x178>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005194:	d10f      	bne.n	80051b6 <HAL_TIM_PWM_Start+0x6e>
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	2b00      	cmp	r3, #0
 800519a:	f000 8091 	beq.w	80052c0 <HAL_TIM_PWM_Start+0x178>
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	2b04      	cmp	r3, #4
 80051a2:	f000 808d 	beq.w	80052c0 <HAL_TIM_PWM_Start+0x178>
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	2b08      	cmp	r3, #8
 80051aa:	f000 8089 	beq.w	80052c0 <HAL_TIM_PWM_Start+0x178>
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	2b0c      	cmp	r3, #12
 80051b2:	f000 8085 	beq.w	80052c0 <HAL_TIM_PWM_Start+0x178>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a71      	ldr	r2, [pc, #452]	; (8005380 <HAL_TIM_PWM_Start+0x238>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d10b      	bne.n	80051d8 <HAL_TIM_PWM_Start+0x90>
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d07c      	beq.n	80052c0 <HAL_TIM_PWM_Start+0x178>
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	2b04      	cmp	r3, #4
 80051ca:	d079      	beq.n	80052c0 <HAL_TIM_PWM_Start+0x178>
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	2b08      	cmp	r3, #8
 80051d0:	d076      	beq.n	80052c0 <HAL_TIM_PWM_Start+0x178>
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	2b0c      	cmp	r3, #12
 80051d6:	d073      	beq.n	80052c0 <HAL_TIM_PWM_Start+0x178>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a69      	ldr	r2, [pc, #420]	; (8005384 <HAL_TIM_PWM_Start+0x23c>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d10b      	bne.n	80051fa <HAL_TIM_PWM_Start+0xb2>
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d06b      	beq.n	80052c0 <HAL_TIM_PWM_Start+0x178>
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	2b04      	cmp	r3, #4
 80051ec:	d068      	beq.n	80052c0 <HAL_TIM_PWM_Start+0x178>
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	2b08      	cmp	r3, #8
 80051f2:	d065      	beq.n	80052c0 <HAL_TIM_PWM_Start+0x178>
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	2b0c      	cmp	r3, #12
 80051f8:	d062      	beq.n	80052c0 <HAL_TIM_PWM_Start+0x178>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a62      	ldr	r2, [pc, #392]	; (8005388 <HAL_TIM_PWM_Start+0x240>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d10b      	bne.n	800521c <HAL_TIM_PWM_Start+0xd4>
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d05a      	beq.n	80052c0 <HAL_TIM_PWM_Start+0x178>
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	2b04      	cmp	r3, #4
 800520e:	d057      	beq.n	80052c0 <HAL_TIM_PWM_Start+0x178>
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	2b08      	cmp	r3, #8
 8005214:	d054      	beq.n	80052c0 <HAL_TIM_PWM_Start+0x178>
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	2b0c      	cmp	r3, #12
 800521a:	d051      	beq.n	80052c0 <HAL_TIM_PWM_Start+0x178>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a5a      	ldr	r2, [pc, #360]	; (800538c <HAL_TIM_PWM_Start+0x244>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d111      	bne.n	800524a <HAL_TIM_PWM_Start+0x102>
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d049      	beq.n	80052c0 <HAL_TIM_PWM_Start+0x178>
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	2b04      	cmp	r3, #4
 8005230:	d046      	beq.n	80052c0 <HAL_TIM_PWM_Start+0x178>
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	2b08      	cmp	r3, #8
 8005236:	d043      	beq.n	80052c0 <HAL_TIM_PWM_Start+0x178>
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	2b0c      	cmp	r3, #12
 800523c:	d040      	beq.n	80052c0 <HAL_TIM_PWM_Start+0x178>
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	2b10      	cmp	r3, #16
 8005242:	d03d      	beq.n	80052c0 <HAL_TIM_PWM_Start+0x178>
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	2b14      	cmp	r3, #20
 8005248:	d03a      	beq.n	80052c0 <HAL_TIM_PWM_Start+0x178>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a50      	ldr	r2, [pc, #320]	; (8005390 <HAL_TIM_PWM_Start+0x248>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d105      	bne.n	8005260 <HAL_TIM_PWM_Start+0x118>
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d032      	beq.n	80052c0 <HAL_TIM_PWM_Start+0x178>
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	2b04      	cmp	r3, #4
 800525e:	d02f      	beq.n	80052c0 <HAL_TIM_PWM_Start+0x178>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a4b      	ldr	r2, [pc, #300]	; (8005394 <HAL_TIM_PWM_Start+0x24c>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d102      	bne.n	8005270 <HAL_TIM_PWM_Start+0x128>
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d027      	beq.n	80052c0 <HAL_TIM_PWM_Start+0x178>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a48      	ldr	r2, [pc, #288]	; (8005398 <HAL_TIM_PWM_Start+0x250>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d102      	bne.n	8005280 <HAL_TIM_PWM_Start+0x138>
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d01f      	beq.n	80052c0 <HAL_TIM_PWM_Start+0x178>
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a45      	ldr	r2, [pc, #276]	; (800539c <HAL_TIM_PWM_Start+0x254>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d105      	bne.n	8005296 <HAL_TIM_PWM_Start+0x14e>
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d017      	beq.n	80052c0 <HAL_TIM_PWM_Start+0x178>
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	2b04      	cmp	r3, #4
 8005294:	d014      	beq.n	80052c0 <HAL_TIM_PWM_Start+0x178>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a41      	ldr	r2, [pc, #260]	; (80053a0 <HAL_TIM_PWM_Start+0x258>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d102      	bne.n	80052a6 <HAL_TIM_PWM_Start+0x15e>
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d00c      	beq.n	80052c0 <HAL_TIM_PWM_Start+0x178>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a3e      	ldr	r2, [pc, #248]	; (80053a4 <HAL_TIM_PWM_Start+0x25c>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d102      	bne.n	80052b6 <HAL_TIM_PWM_Start+0x16e>
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d004      	beq.n	80052c0 <HAL_TIM_PWM_Start+0x178>
 80052b6:	f240 51bc 	movw	r1, #1468	; 0x5bc
 80052ba:	483b      	ldr	r0, [pc, #236]	; (80053a8 <HAL_TIM_PWM_Start+0x260>)
 80052bc:	f7fc fa05 	bl	80016ca <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d109      	bne.n	80052da <HAL_TIM_PWM_Start+0x192>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80052cc:	b2db      	uxtb	r3, r3
 80052ce:	2b01      	cmp	r3, #1
 80052d0:	bf14      	ite	ne
 80052d2:	2301      	movne	r3, #1
 80052d4:	2300      	moveq	r3, #0
 80052d6:	b2db      	uxtb	r3, r3
 80052d8:	e03c      	b.n	8005354 <HAL_TIM_PWM_Start+0x20c>
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	2b04      	cmp	r3, #4
 80052de:	d109      	bne.n	80052f4 <HAL_TIM_PWM_Start+0x1ac>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80052e6:	b2db      	uxtb	r3, r3
 80052e8:	2b01      	cmp	r3, #1
 80052ea:	bf14      	ite	ne
 80052ec:	2301      	movne	r3, #1
 80052ee:	2300      	moveq	r3, #0
 80052f0:	b2db      	uxtb	r3, r3
 80052f2:	e02f      	b.n	8005354 <HAL_TIM_PWM_Start+0x20c>
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	2b08      	cmp	r3, #8
 80052f8:	d109      	bne.n	800530e <HAL_TIM_PWM_Start+0x1c6>
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005300:	b2db      	uxtb	r3, r3
 8005302:	2b01      	cmp	r3, #1
 8005304:	bf14      	ite	ne
 8005306:	2301      	movne	r3, #1
 8005308:	2300      	moveq	r3, #0
 800530a:	b2db      	uxtb	r3, r3
 800530c:	e022      	b.n	8005354 <HAL_TIM_PWM_Start+0x20c>
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	2b0c      	cmp	r3, #12
 8005312:	d109      	bne.n	8005328 <HAL_TIM_PWM_Start+0x1e0>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800531a:	b2db      	uxtb	r3, r3
 800531c:	2b01      	cmp	r3, #1
 800531e:	bf14      	ite	ne
 8005320:	2301      	movne	r3, #1
 8005322:	2300      	moveq	r3, #0
 8005324:	b2db      	uxtb	r3, r3
 8005326:	e015      	b.n	8005354 <HAL_TIM_PWM_Start+0x20c>
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	2b10      	cmp	r3, #16
 800532c:	d109      	bne.n	8005342 <HAL_TIM_PWM_Start+0x1fa>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005334:	b2db      	uxtb	r3, r3
 8005336:	2b01      	cmp	r3, #1
 8005338:	bf14      	ite	ne
 800533a:	2301      	movne	r3, #1
 800533c:	2300      	moveq	r3, #0
 800533e:	b2db      	uxtb	r3, r3
 8005340:	e008      	b.n	8005354 <HAL_TIM_PWM_Start+0x20c>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005348:	b2db      	uxtb	r3, r3
 800534a:	2b01      	cmp	r3, #1
 800534c:	bf14      	ite	ne
 800534e:	2301      	movne	r3, #1
 8005350:	2300      	moveq	r3, #0
 8005352:	b2db      	uxtb	r3, r3
 8005354:	2b00      	cmp	r3, #0
 8005356:	d001      	beq.n	800535c <HAL_TIM_PWM_Start+0x214>
  {
    return HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	e0aa      	b.n	80054b2 <HAL_TIM_PWM_Start+0x36a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d104      	bne.n	800536c <HAL_TIM_PWM_Start+0x224>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2202      	movs	r2, #2
 8005366:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800536a:	e03b      	b.n	80053e4 <HAL_TIM_PWM_Start+0x29c>
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	2b04      	cmp	r3, #4
 8005370:	d11c      	bne.n	80053ac <HAL_TIM_PWM_Start+0x264>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2202      	movs	r2, #2
 8005376:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800537a:	e033      	b.n	80053e4 <HAL_TIM_PWM_Start+0x29c>
 800537c:	40010000 	.word	0x40010000
 8005380:	40000400 	.word	0x40000400
 8005384:	40000800 	.word	0x40000800
 8005388:	40000c00 	.word	0x40000c00
 800538c:	40010400 	.word	0x40010400
 8005390:	40014000 	.word	0x40014000
 8005394:	40014400 	.word	0x40014400
 8005398:	40014800 	.word	0x40014800
 800539c:	40001800 	.word	0x40001800
 80053a0:	40001c00 	.word	0x40001c00
 80053a4:	40002000 	.word	0x40002000
 80053a8:	0800dbd0 	.word	0x0800dbd0
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	2b08      	cmp	r3, #8
 80053b0:	d104      	bne.n	80053bc <HAL_TIM_PWM_Start+0x274>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2202      	movs	r2, #2
 80053b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80053ba:	e013      	b.n	80053e4 <HAL_TIM_PWM_Start+0x29c>
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	2b0c      	cmp	r3, #12
 80053c0:	d104      	bne.n	80053cc <HAL_TIM_PWM_Start+0x284>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2202      	movs	r2, #2
 80053c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80053ca:	e00b      	b.n	80053e4 <HAL_TIM_PWM_Start+0x29c>
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	2b10      	cmp	r3, #16
 80053d0:	d104      	bne.n	80053dc <HAL_TIM_PWM_Start+0x294>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2202      	movs	r2, #2
 80053d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80053da:	e003      	b.n	80053e4 <HAL_TIM_PWM_Start+0x29c>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2202      	movs	r2, #2
 80053e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	2201      	movs	r2, #1
 80053ea:	6839      	ldr	r1, [r7, #0]
 80053ec:	4618      	mov	r0, r3
 80053ee:	f001 fba3 	bl	8006b38 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4a31      	ldr	r2, [pc, #196]	; (80054bc <HAL_TIM_PWM_Start+0x374>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d004      	beq.n	8005406 <HAL_TIM_PWM_Start+0x2be>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4a2f      	ldr	r2, [pc, #188]	; (80054c0 <HAL_TIM_PWM_Start+0x378>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d101      	bne.n	800540a <HAL_TIM_PWM_Start+0x2c2>
 8005406:	2301      	movs	r3, #1
 8005408:	e000      	b.n	800540c <HAL_TIM_PWM_Start+0x2c4>
 800540a:	2300      	movs	r3, #0
 800540c:	2b00      	cmp	r3, #0
 800540e:	d007      	beq.n	8005420 <HAL_TIM_PWM_Start+0x2d8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800541e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4a25      	ldr	r2, [pc, #148]	; (80054bc <HAL_TIM_PWM_Start+0x374>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d022      	beq.n	8005470 <HAL_TIM_PWM_Start+0x328>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005432:	d01d      	beq.n	8005470 <HAL_TIM_PWM_Start+0x328>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a22      	ldr	r2, [pc, #136]	; (80054c4 <HAL_TIM_PWM_Start+0x37c>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d018      	beq.n	8005470 <HAL_TIM_PWM_Start+0x328>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a21      	ldr	r2, [pc, #132]	; (80054c8 <HAL_TIM_PWM_Start+0x380>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d013      	beq.n	8005470 <HAL_TIM_PWM_Start+0x328>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a1f      	ldr	r2, [pc, #124]	; (80054cc <HAL_TIM_PWM_Start+0x384>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d00e      	beq.n	8005470 <HAL_TIM_PWM_Start+0x328>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a1a      	ldr	r2, [pc, #104]	; (80054c0 <HAL_TIM_PWM_Start+0x378>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d009      	beq.n	8005470 <HAL_TIM_PWM_Start+0x328>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4a1b      	ldr	r2, [pc, #108]	; (80054d0 <HAL_TIM_PWM_Start+0x388>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d004      	beq.n	8005470 <HAL_TIM_PWM_Start+0x328>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4a1a      	ldr	r2, [pc, #104]	; (80054d4 <HAL_TIM_PWM_Start+0x38c>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d115      	bne.n	800549c <HAL_TIM_PWM_Start+0x354>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	689a      	ldr	r2, [r3, #8]
 8005476:	4b18      	ldr	r3, [pc, #96]	; (80054d8 <HAL_TIM_PWM_Start+0x390>)
 8005478:	4013      	ands	r3, r2
 800547a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2b06      	cmp	r3, #6
 8005480:	d015      	beq.n	80054ae <HAL_TIM_PWM_Start+0x366>
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005488:	d011      	beq.n	80054ae <HAL_TIM_PWM_Start+0x366>
    {
      __HAL_TIM_ENABLE(htim);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f042 0201 	orr.w	r2, r2, #1
 8005498:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800549a:	e008      	b.n	80054ae <HAL_TIM_PWM_Start+0x366>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f042 0201 	orr.w	r2, r2, #1
 80054aa:	601a      	str	r2, [r3, #0]
 80054ac:	e000      	b.n	80054b0 <HAL_TIM_PWM_Start+0x368>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054ae:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80054b0:	2300      	movs	r3, #0
}
 80054b2:	4618      	mov	r0, r3
 80054b4:	3710      	adds	r7, #16
 80054b6:	46bd      	mov	sp, r7
 80054b8:	bd80      	pop	{r7, pc}
 80054ba:	bf00      	nop
 80054bc:	40010000 	.word	0x40010000
 80054c0:	40010400 	.word	0x40010400
 80054c4:	40000400 	.word	0x40000400
 80054c8:	40000800 	.word	0x40000800
 80054cc:	40000c00 	.word	0x40000c00
 80054d0:	40014000 	.word	0x40014000
 80054d4:	40001800 	.word	0x40001800
 80054d8:	00010007 	.word	0x00010007

080054dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b082      	sub	sp, #8
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	691b      	ldr	r3, [r3, #16]
 80054ea:	f003 0302 	and.w	r3, r3, #2
 80054ee:	2b02      	cmp	r3, #2
 80054f0:	d122      	bne.n	8005538 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	68db      	ldr	r3, [r3, #12]
 80054f8:	f003 0302 	and.w	r3, r3, #2
 80054fc:	2b02      	cmp	r3, #2
 80054fe:	d11b      	bne.n	8005538 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f06f 0202 	mvn.w	r2, #2
 8005508:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2201      	movs	r2, #1
 800550e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	699b      	ldr	r3, [r3, #24]
 8005516:	f003 0303 	and.w	r3, r3, #3
 800551a:	2b00      	cmp	r3, #0
 800551c:	d003      	beq.n	8005526 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f000 feca 	bl	80062b8 <HAL_TIM_IC_CaptureCallback>
 8005524:	e005      	b.n	8005532 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	f000 febc 	bl	80062a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800552c:	6878      	ldr	r0, [r7, #4]
 800552e:	f000 fecd 	bl	80062cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2200      	movs	r2, #0
 8005536:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	691b      	ldr	r3, [r3, #16]
 800553e:	f003 0304 	and.w	r3, r3, #4
 8005542:	2b04      	cmp	r3, #4
 8005544:	d122      	bne.n	800558c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	68db      	ldr	r3, [r3, #12]
 800554c:	f003 0304 	and.w	r3, r3, #4
 8005550:	2b04      	cmp	r3, #4
 8005552:	d11b      	bne.n	800558c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f06f 0204 	mvn.w	r2, #4
 800555c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2202      	movs	r2, #2
 8005562:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	699b      	ldr	r3, [r3, #24]
 800556a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800556e:	2b00      	cmp	r3, #0
 8005570:	d003      	beq.n	800557a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f000 fea0 	bl	80062b8 <HAL_TIM_IC_CaptureCallback>
 8005578:	e005      	b.n	8005586 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	f000 fe92 	bl	80062a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005580:	6878      	ldr	r0, [r7, #4]
 8005582:	f000 fea3 	bl	80062cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2200      	movs	r2, #0
 800558a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	691b      	ldr	r3, [r3, #16]
 8005592:	f003 0308 	and.w	r3, r3, #8
 8005596:	2b08      	cmp	r3, #8
 8005598:	d122      	bne.n	80055e0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	68db      	ldr	r3, [r3, #12]
 80055a0:	f003 0308 	and.w	r3, r3, #8
 80055a4:	2b08      	cmp	r3, #8
 80055a6:	d11b      	bne.n	80055e0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f06f 0208 	mvn.w	r2, #8
 80055b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2204      	movs	r2, #4
 80055b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	69db      	ldr	r3, [r3, #28]
 80055be:	f003 0303 	and.w	r3, r3, #3
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d003      	beq.n	80055ce <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055c6:	6878      	ldr	r0, [r7, #4]
 80055c8:	f000 fe76 	bl	80062b8 <HAL_TIM_IC_CaptureCallback>
 80055cc:	e005      	b.n	80055da <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f000 fe68 	bl	80062a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055d4:	6878      	ldr	r0, [r7, #4]
 80055d6:	f000 fe79 	bl	80062cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2200      	movs	r2, #0
 80055de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	691b      	ldr	r3, [r3, #16]
 80055e6:	f003 0310 	and.w	r3, r3, #16
 80055ea:	2b10      	cmp	r3, #16
 80055ec:	d122      	bne.n	8005634 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	68db      	ldr	r3, [r3, #12]
 80055f4:	f003 0310 	and.w	r3, r3, #16
 80055f8:	2b10      	cmp	r3, #16
 80055fa:	d11b      	bne.n	8005634 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f06f 0210 	mvn.w	r2, #16
 8005604:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2208      	movs	r2, #8
 800560a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	69db      	ldr	r3, [r3, #28]
 8005612:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005616:	2b00      	cmp	r3, #0
 8005618:	d003      	beq.n	8005622 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800561a:	6878      	ldr	r0, [r7, #4]
 800561c:	f000 fe4c 	bl	80062b8 <HAL_TIM_IC_CaptureCallback>
 8005620:	e005      	b.n	800562e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f000 fe3e 	bl	80062a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005628:	6878      	ldr	r0, [r7, #4]
 800562a:	f000 fe4f 	bl	80062cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2200      	movs	r2, #0
 8005632:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	691b      	ldr	r3, [r3, #16]
 800563a:	f003 0301 	and.w	r3, r3, #1
 800563e:	2b01      	cmp	r3, #1
 8005640:	d10e      	bne.n	8005660 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	68db      	ldr	r3, [r3, #12]
 8005648:	f003 0301 	and.w	r3, r3, #1
 800564c:	2b01      	cmp	r3, #1
 800564e:	d107      	bne.n	8005660 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f06f 0201 	mvn.w	r2, #1
 8005658:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800565a:	6878      	ldr	r0, [r7, #4]
 800565c:	f000 fe18 	bl	8006290 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	691b      	ldr	r3, [r3, #16]
 8005666:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800566a:	2b80      	cmp	r3, #128	; 0x80
 800566c:	d10e      	bne.n	800568c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	68db      	ldr	r3, [r3, #12]
 8005674:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005678:	2b80      	cmp	r3, #128	; 0x80
 800567a:	d107      	bne.n	800568c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005684:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	f001 fc42 	bl	8006f10 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	691b      	ldr	r3, [r3, #16]
 8005692:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005696:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800569a:	d10e      	bne.n	80056ba <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	68db      	ldr	r3, [r3, #12]
 80056a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056a6:	2b80      	cmp	r3, #128	; 0x80
 80056a8:	d107      	bne.n	80056ba <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80056b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80056b4:	6878      	ldr	r0, [r7, #4]
 80056b6:	f001 fc35 	bl	8006f24 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	691b      	ldr	r3, [r3, #16]
 80056c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056c4:	2b40      	cmp	r3, #64	; 0x40
 80056c6:	d10e      	bne.n	80056e6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	68db      	ldr	r3, [r3, #12]
 80056ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056d2:	2b40      	cmp	r3, #64	; 0x40
 80056d4:	d107      	bne.n	80056e6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80056de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	f000 fdfd 	bl	80062e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	691b      	ldr	r3, [r3, #16]
 80056ec:	f003 0320 	and.w	r3, r3, #32
 80056f0:	2b20      	cmp	r3, #32
 80056f2:	d10e      	bne.n	8005712 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	68db      	ldr	r3, [r3, #12]
 80056fa:	f003 0320 	and.w	r3, r3, #32
 80056fe:	2b20      	cmp	r3, #32
 8005700:	d107      	bne.n	8005712 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f06f 0220 	mvn.w	r2, #32
 800570a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	f001 fbf5 	bl	8006efc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005712:	bf00      	nop
 8005714:	3708      	adds	r7, #8
 8005716:	46bd      	mov	sp, r7
 8005718:	bd80      	pop	{r7, pc}
	...

0800571c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b086      	sub	sp, #24
 8005720:	af00      	add	r7, sp, #0
 8005722:	60f8      	str	r0, [r7, #12]
 8005724:	60b9      	str	r1, [r7, #8]
 8005726:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005728:	2300      	movs	r3, #0
 800572a:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d016      	beq.n	8005760 <HAL_TIM_PWM_ConfigChannel+0x44>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2b04      	cmp	r3, #4
 8005736:	d013      	beq.n	8005760 <HAL_TIM_PWM_ConfigChannel+0x44>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2b08      	cmp	r3, #8
 800573c:	d010      	beq.n	8005760 <HAL_TIM_PWM_ConfigChannel+0x44>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2b0c      	cmp	r3, #12
 8005742:	d00d      	beq.n	8005760 <HAL_TIM_PWM_ConfigChannel+0x44>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2b10      	cmp	r3, #16
 8005748:	d00a      	beq.n	8005760 <HAL_TIM_PWM_ConfigChannel+0x44>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2b14      	cmp	r3, #20
 800574e:	d007      	beq.n	8005760 <HAL_TIM_PWM_ConfigChannel+0x44>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2b3c      	cmp	r3, #60	; 0x3c
 8005754:	d004      	beq.n	8005760 <HAL_TIM_PWM_ConfigChannel+0x44>
 8005756:	f241 01af 	movw	r1, #4271	; 0x10af
 800575a:	4895      	ldr	r0, [pc, #596]	; (80059b0 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800575c:	f7fb ffb5 	bl	80016ca <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	2b60      	cmp	r3, #96	; 0x60
 8005766:	d01c      	beq.n	80057a2 <HAL_TIM_PWM_ConfigChannel+0x86>
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	2b70      	cmp	r3, #112	; 0x70
 800576e:	d018      	beq.n	80057a2 <HAL_TIM_PWM_ConfigChannel+0x86>
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a8f      	ldr	r2, [pc, #572]	; (80059b4 <HAL_TIM_PWM_ConfigChannel+0x298>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d013      	beq.n	80057a2 <HAL_TIM_PWM_ConfigChannel+0x86>
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4a8e      	ldr	r2, [pc, #568]	; (80059b8 <HAL_TIM_PWM_ConfigChannel+0x29c>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d00e      	beq.n	80057a2 <HAL_TIM_PWM_ConfigChannel+0x86>
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a8c      	ldr	r2, [pc, #560]	; (80059bc <HAL_TIM_PWM_ConfigChannel+0x2a0>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d009      	beq.n	80057a2 <HAL_TIM_PWM_ConfigChannel+0x86>
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a8b      	ldr	r2, [pc, #556]	; (80059c0 <HAL_TIM_PWM_ConfigChannel+0x2a4>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d004      	beq.n	80057a2 <HAL_TIM_PWM_ConfigChannel+0x86>
 8005798:	f241 01b0 	movw	r1, #4272	; 0x10b0
 800579c:	4884      	ldr	r0, [pc, #528]	; (80059b0 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800579e:	f7fb ff94 	bl	80016ca <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d008      	beq.n	80057bc <HAL_TIM_PWM_ConfigChannel+0xa0>
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	689b      	ldr	r3, [r3, #8]
 80057ae:	2b02      	cmp	r3, #2
 80057b0:	d004      	beq.n	80057bc <HAL_TIM_PWM_ConfigChannel+0xa0>
 80057b2:	f241 01b1 	movw	r1, #4273	; 0x10b1
 80057b6:	487e      	ldr	r0, [pc, #504]	; (80059b0 <HAL_TIM_PWM_ConfigChannel+0x294>)
 80057b8:	f7fb ff87 	bl	80016ca <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	691b      	ldr	r3, [r3, #16]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d008      	beq.n	80057d6 <HAL_TIM_PWM_ConfigChannel+0xba>
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	691b      	ldr	r3, [r3, #16]
 80057c8:	2b04      	cmp	r3, #4
 80057ca:	d004      	beq.n	80057d6 <HAL_TIM_PWM_ConfigChannel+0xba>
 80057cc:	f241 01b2 	movw	r1, #4274	; 0x10b2
 80057d0:	4877      	ldr	r0, [pc, #476]	; (80059b0 <HAL_TIM_PWM_ConfigChannel+0x294>)
 80057d2:	f7fb ff7a 	bl	80016ca <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057dc:	2b01      	cmp	r3, #1
 80057de:	d101      	bne.n	80057e4 <HAL_TIM_PWM_ConfigChannel+0xc8>
 80057e0:	2302      	movs	r3, #2
 80057e2:	e1f3      	b.n	8005bcc <HAL_TIM_PWM_ConfigChannel+0x4b0>
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	2201      	movs	r2, #1
 80057e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2b14      	cmp	r3, #20
 80057f0:	f200 81e4 	bhi.w	8005bbc <HAL_TIM_PWM_ConfigChannel+0x4a0>
 80057f4:	a201      	add	r2, pc, #4	; (adr r2, 80057fc <HAL_TIM_PWM_ConfigChannel+0xe0>)
 80057f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057fa:	bf00      	nop
 80057fc:	08005851 	.word	0x08005851
 8005800:	08005bbd 	.word	0x08005bbd
 8005804:	08005bbd 	.word	0x08005bbd
 8005808:	08005bbd 	.word	0x08005bbd
 800580c:	08005913 	.word	0x08005913
 8005810:	08005bbd 	.word	0x08005bbd
 8005814:	08005bbd 	.word	0x08005bbd
 8005818:	08005bbd 	.word	0x08005bbd
 800581c:	080059f1 	.word	0x080059f1
 8005820:	08005bbd 	.word	0x08005bbd
 8005824:	08005bbd 	.word	0x08005bbd
 8005828:	08005bbd 	.word	0x08005bbd
 800582c:	08005a77 	.word	0x08005a77
 8005830:	08005bbd 	.word	0x08005bbd
 8005834:	08005bbd 	.word	0x08005bbd
 8005838:	08005bbd 	.word	0x08005bbd
 800583c:	08005aff 	.word	0x08005aff
 8005840:	08005bbd 	.word	0x08005bbd
 8005844:	08005bbd 	.word	0x08005bbd
 8005848:	08005bbd 	.word	0x08005bbd
 800584c:	08005b5d 	.word	0x08005b5d
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a5b      	ldr	r2, [pc, #364]	; (80059c4 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d03b      	beq.n	80058d2 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005862:	d036      	beq.n	80058d2 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a57      	ldr	r2, [pc, #348]	; (80059c8 <HAL_TIM_PWM_ConfigChannel+0x2ac>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d031      	beq.n	80058d2 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	4a56      	ldr	r2, [pc, #344]	; (80059cc <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d02c      	beq.n	80058d2 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4a54      	ldr	r2, [pc, #336]	; (80059d0 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d027      	beq.n	80058d2 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a53      	ldr	r2, [pc, #332]	; (80059d4 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d022      	beq.n	80058d2 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a51      	ldr	r2, [pc, #324]	; (80059d8 <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d01d      	beq.n	80058d2 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a50      	ldr	r2, [pc, #320]	; (80059dc <HAL_TIM_PWM_ConfigChannel+0x2c0>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d018      	beq.n	80058d2 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a4e      	ldr	r2, [pc, #312]	; (80059e0 <HAL_TIM_PWM_ConfigChannel+0x2c4>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d013      	beq.n	80058d2 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a4d      	ldr	r2, [pc, #308]	; (80059e4 <HAL_TIM_PWM_ConfigChannel+0x2c8>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d00e      	beq.n	80058d2 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a4b      	ldr	r2, [pc, #300]	; (80059e8 <HAL_TIM_PWM_ConfigChannel+0x2cc>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d009      	beq.n	80058d2 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a4a      	ldr	r2, [pc, #296]	; (80059ec <HAL_TIM_PWM_ConfigChannel+0x2d0>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d004      	beq.n	80058d2 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 80058c8:	f241 01bc 	movw	r1, #4284	; 0x10bc
 80058cc:	4838      	ldr	r0, [pc, #224]	; (80059b0 <HAL_TIM_PWM_ConfigChannel+0x294>)
 80058ce:	f7fb fefc 	bl	80016ca <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	68b9      	ldr	r1, [r7, #8]
 80058d8:	4618      	mov	r0, r3
 80058da:	f000 fdab 	bl	8006434 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	699a      	ldr	r2, [r3, #24]
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f042 0208 	orr.w	r2, r2, #8
 80058ec:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	699a      	ldr	r2, [r3, #24]
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f022 0204 	bic.w	r2, r2, #4
 80058fc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	6999      	ldr	r1, [r3, #24]
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	691a      	ldr	r2, [r3, #16]
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	430a      	orrs	r2, r1
 800590e:	619a      	str	r2, [r3, #24]
      break;
 8005910:	e157      	b.n	8005bc2 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	4a2b      	ldr	r2, [pc, #172]	; (80059c4 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d027      	beq.n	800596c <HAL_TIM_PWM_ConfigChannel+0x250>
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005924:	d022      	beq.n	800596c <HAL_TIM_PWM_ConfigChannel+0x250>
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4a27      	ldr	r2, [pc, #156]	; (80059c8 <HAL_TIM_PWM_ConfigChannel+0x2ac>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d01d      	beq.n	800596c <HAL_TIM_PWM_ConfigChannel+0x250>
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a25      	ldr	r2, [pc, #148]	; (80059cc <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d018      	beq.n	800596c <HAL_TIM_PWM_ConfigChannel+0x250>
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a24      	ldr	r2, [pc, #144]	; (80059d0 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d013      	beq.n	800596c <HAL_TIM_PWM_ConfigChannel+0x250>
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4a22      	ldr	r2, [pc, #136]	; (80059d4 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d00e      	beq.n	800596c <HAL_TIM_PWM_ConfigChannel+0x250>
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4a21      	ldr	r2, [pc, #132]	; (80059d8 <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d009      	beq.n	800596c <HAL_TIM_PWM_ConfigChannel+0x250>
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a21      	ldr	r2, [pc, #132]	; (80059e4 <HAL_TIM_PWM_ConfigChannel+0x2c8>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d004      	beq.n	800596c <HAL_TIM_PWM_ConfigChannel+0x250>
 8005962:	f241 01cd 	movw	r1, #4301	; 0x10cd
 8005966:	4812      	ldr	r0, [pc, #72]	; (80059b0 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8005968:	f7fb feaf 	bl	80016ca <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	68b9      	ldr	r1, [r7, #8]
 8005972:	4618      	mov	r0, r3
 8005974:	f000 fdfa 	bl	800656c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	699a      	ldr	r2, [r3, #24]
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005986:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	699a      	ldr	r2, [r3, #24]
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005996:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	6999      	ldr	r1, [r3, #24]
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	691b      	ldr	r3, [r3, #16]
 80059a2:	021a      	lsls	r2, r3, #8
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	430a      	orrs	r2, r1
 80059aa:	619a      	str	r2, [r3, #24]
      break;
 80059ac:	e109      	b.n	8005bc2 <HAL_TIM_PWM_ConfigChannel+0x4a6>
 80059ae:	bf00      	nop
 80059b0:	0800dbd0 	.word	0x0800dbd0
 80059b4:	00010040 	.word	0x00010040
 80059b8:	00010050 	.word	0x00010050
 80059bc:	00010060 	.word	0x00010060
 80059c0:	00010070 	.word	0x00010070
 80059c4:	40010000 	.word	0x40010000
 80059c8:	40000400 	.word	0x40000400
 80059cc:	40000800 	.word	0x40000800
 80059d0:	40000c00 	.word	0x40000c00
 80059d4:	40010400 	.word	0x40010400
 80059d8:	40014000 	.word	0x40014000
 80059dc:	40014400 	.word	0x40014400
 80059e0:	40014800 	.word	0x40014800
 80059e4:	40001800 	.word	0x40001800
 80059e8:	40001c00 	.word	0x40001c00
 80059ec:	40002000 	.word	0x40002000
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4a77      	ldr	r2, [pc, #476]	; (8005bd4 <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d01d      	beq.n	8005a36 <HAL_TIM_PWM_ConfigChannel+0x31a>
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a02:	d018      	beq.n	8005a36 <HAL_TIM_PWM_ConfigChannel+0x31a>
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a73      	ldr	r2, [pc, #460]	; (8005bd8 <HAL_TIM_PWM_ConfigChannel+0x4bc>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d013      	beq.n	8005a36 <HAL_TIM_PWM_ConfigChannel+0x31a>
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4a72      	ldr	r2, [pc, #456]	; (8005bdc <HAL_TIM_PWM_ConfigChannel+0x4c0>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d00e      	beq.n	8005a36 <HAL_TIM_PWM_ConfigChannel+0x31a>
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4a70      	ldr	r2, [pc, #448]	; (8005be0 <HAL_TIM_PWM_ConfigChannel+0x4c4>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d009      	beq.n	8005a36 <HAL_TIM_PWM_ConfigChannel+0x31a>
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a6f      	ldr	r2, [pc, #444]	; (8005be4 <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d004      	beq.n	8005a36 <HAL_TIM_PWM_ConfigChannel+0x31a>
 8005a2c:	f241 01de 	movw	r1, #4318	; 0x10de
 8005a30:	486d      	ldr	r0, [pc, #436]	; (8005be8 <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 8005a32:	f7fb fe4a 	bl	80016ca <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	68b9      	ldr	r1, [r7, #8]
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	f000 fe35 	bl	80066ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	69da      	ldr	r2, [r3, #28]
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f042 0208 	orr.w	r2, r2, #8
 8005a50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	69da      	ldr	r2, [r3, #28]
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f022 0204 	bic.w	r2, r2, #4
 8005a60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	69d9      	ldr	r1, [r3, #28]
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	691a      	ldr	r2, [r3, #16]
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	430a      	orrs	r2, r1
 8005a72:	61da      	str	r2, [r3, #28]
      break;
 8005a74:	e0a5      	b.n	8005bc2 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a56      	ldr	r2, [pc, #344]	; (8005bd4 <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d01d      	beq.n	8005abc <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a88:	d018      	beq.n	8005abc <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4a52      	ldr	r2, [pc, #328]	; (8005bd8 <HAL_TIM_PWM_ConfigChannel+0x4bc>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d013      	beq.n	8005abc <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a50      	ldr	r2, [pc, #320]	; (8005bdc <HAL_TIM_PWM_ConfigChannel+0x4c0>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d00e      	beq.n	8005abc <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4a4f      	ldr	r2, [pc, #316]	; (8005be0 <HAL_TIM_PWM_ConfigChannel+0x4c4>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d009      	beq.n	8005abc <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4a4d      	ldr	r2, [pc, #308]	; (8005be4 <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d004      	beq.n	8005abc <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8005ab2:	f241 01ef 	movw	r1, #4335	; 0x10ef
 8005ab6:	484c      	ldr	r0, [pc, #304]	; (8005be8 <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 8005ab8:	f7fb fe07 	bl	80016ca <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	68b9      	ldr	r1, [r7, #8]
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f000 fe92 	bl	80067ec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	69da      	ldr	r2, [r3, #28]
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ad6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	69da      	ldr	r2, [r3, #28]
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ae6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	69d9      	ldr	r1, [r3, #28]
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	691b      	ldr	r3, [r3, #16]
 8005af2:	021a      	lsls	r2, r3, #8
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	430a      	orrs	r2, r1
 8005afa:	61da      	str	r2, [r3, #28]
      break;
 8005afc:	e061      	b.n	8005bc2 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a34      	ldr	r2, [pc, #208]	; (8005bd4 <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d009      	beq.n	8005b1c <HAL_TIM_PWM_ConfigChannel+0x400>
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a35      	ldr	r2, [pc, #212]	; (8005be4 <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d004      	beq.n	8005b1c <HAL_TIM_PWM_ConfigChannel+0x400>
 8005b12:	f44f 5188 	mov.w	r1, #4352	; 0x1100
 8005b16:	4834      	ldr	r0, [pc, #208]	; (8005be8 <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 8005b18:	f7fb fdd7 	bl	80016ca <assert_failed>

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	68b9      	ldr	r1, [r7, #8]
 8005b22:	4618      	mov	r0, r3
 8005b24:	f000 fec8 	bl	80068b8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f042 0208 	orr.w	r2, r2, #8
 8005b36:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f022 0204 	bic.w	r2, r2, #4
 8005b46:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	691a      	ldr	r2, [r3, #16]
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	430a      	orrs	r2, r1
 8005b58:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005b5a:	e032      	b.n	8005bc2 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_6:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a1c      	ldr	r2, [pc, #112]	; (8005bd4 <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d009      	beq.n	8005b7a <HAL_TIM_PWM_ConfigChannel+0x45e>
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a1e      	ldr	r2, [pc, #120]	; (8005be4 <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d004      	beq.n	8005b7a <HAL_TIM_PWM_ConfigChannel+0x45e>
 8005b70:	f241 1111 	movw	r1, #4369	; 0x1111
 8005b74:	481c      	ldr	r0, [pc, #112]	; (8005be8 <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 8005b76:	f7fb fda8 	bl	80016ca <assert_failed>

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	68b9      	ldr	r1, [r7, #8]
 8005b80:	4618      	mov	r0, r3
 8005b82:	f000 feeb 	bl	800695c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b94:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ba4:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	691b      	ldr	r3, [r3, #16]
 8005bb0:	021a      	lsls	r2, r3, #8
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	430a      	orrs	r2, r1
 8005bb8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005bba:	e002      	b.n	8005bc2 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    default:
      status = HAL_ERROR;
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	75fb      	strb	r3, [r7, #23]
      break;
 8005bc0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005bca:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	3718      	adds	r7, #24
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd80      	pop	{r7, pc}
 8005bd4:	40010000 	.word	0x40010000
 8005bd8:	40000400 	.word	0x40000400
 8005bdc:	40000800 	.word	0x40000800
 8005be0:	40000c00 	.word	0x40000c00
 8005be4:	40010400 	.word	0x40010400
 8005be8:	0800dbd0 	.word	0x0800dbd0

08005bec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b084      	sub	sp, #16
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
 8005bf4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c00:	2b01      	cmp	r3, #1
 8005c02:	d101      	bne.n	8005c08 <HAL_TIM_ConfigClockSource+0x1c>
 8005c04:	2302      	movs	r3, #2
 8005c06:	e332      	b.n	800626e <HAL_TIM_ConfigClockSource+0x682>
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2202      	movs	r2, #2
 8005c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c20:	d029      	beq.n	8005c76 <HAL_TIM_ConfigClockSource+0x8a>
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	2b70      	cmp	r3, #112	; 0x70
 8005c28:	d025      	beq.n	8005c76 <HAL_TIM_ConfigClockSource+0x8a>
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c32:	d020      	beq.n	8005c76 <HAL_TIM_ConfigClockSource+0x8a>
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	2b40      	cmp	r3, #64	; 0x40
 8005c3a:	d01c      	beq.n	8005c76 <HAL_TIM_ConfigClockSource+0x8a>
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	2b50      	cmp	r3, #80	; 0x50
 8005c42:	d018      	beq.n	8005c76 <HAL_TIM_ConfigClockSource+0x8a>
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	2b60      	cmp	r3, #96	; 0x60
 8005c4a:	d014      	beq.n	8005c76 <HAL_TIM_ConfigClockSource+0x8a>
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d010      	beq.n	8005c76 <HAL_TIM_ConfigClockSource+0x8a>
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	2b10      	cmp	r3, #16
 8005c5a:	d00c      	beq.n	8005c76 <HAL_TIM_ConfigClockSource+0x8a>
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	2b20      	cmp	r3, #32
 8005c62:	d008      	beq.n	8005c76 <HAL_TIM_ConfigClockSource+0x8a>
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	2b30      	cmp	r3, #48	; 0x30
 8005c6a:	d004      	beq.n	8005c76 <HAL_TIM_ConfigClockSource+0x8a>
 8005c6c:	f241 514c 	movw	r1, #5452	; 0x154c
 8005c70:	4893      	ldr	r0, [pc, #588]	; (8005ec0 <HAL_TIM_ConfigClockSource+0x2d4>)
 8005c72:	f7fb fd2a 	bl	80016ca <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	689b      	ldr	r3, [r3, #8]
 8005c7c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005c7e:	68ba      	ldr	r2, [r7, #8]
 8005c80:	4b90      	ldr	r3, [pc, #576]	; (8005ec4 <HAL_TIM_ConfigClockSource+0x2d8>)
 8005c82:	4013      	ands	r3, r2
 8005c84:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005c8c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	68ba      	ldr	r2, [r7, #8]
 8005c94:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c9e:	f000 812d 	beq.w	8005efc <HAL_TIM_ConfigClockSource+0x310>
 8005ca2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ca6:	f200 82d5 	bhi.w	8006254 <HAL_TIM_ConfigClockSource+0x668>
 8005caa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cae:	d02e      	beq.n	8005d0e <HAL_TIM_ConfigClockSource+0x122>
 8005cb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cb4:	f200 82ce 	bhi.w	8006254 <HAL_TIM_ConfigClockSource+0x668>
 8005cb8:	2b70      	cmp	r3, #112	; 0x70
 8005cba:	f000 8082 	beq.w	8005dc2 <HAL_TIM_ConfigClockSource+0x1d6>
 8005cbe:	2b70      	cmp	r3, #112	; 0x70
 8005cc0:	f200 82c8 	bhi.w	8006254 <HAL_TIM_ConfigClockSource+0x668>
 8005cc4:	2b60      	cmp	r3, #96	; 0x60
 8005cc6:	f000 81e0 	beq.w	800608a <HAL_TIM_ConfigClockSource+0x49e>
 8005cca:	2b60      	cmp	r3, #96	; 0x60
 8005ccc:	f200 82c2 	bhi.w	8006254 <HAL_TIM_ConfigClockSource+0x668>
 8005cd0:	2b50      	cmp	r3, #80	; 0x50
 8005cd2:	f000 8184 	beq.w	8005fde <HAL_TIM_ConfigClockSource+0x3f2>
 8005cd6:	2b50      	cmp	r3, #80	; 0x50
 8005cd8:	f200 82bc 	bhi.w	8006254 <HAL_TIM_ConfigClockSource+0x668>
 8005cdc:	2b40      	cmp	r3, #64	; 0x40
 8005cde:	f000 8237 	beq.w	8006150 <HAL_TIM_ConfigClockSource+0x564>
 8005ce2:	2b40      	cmp	r3, #64	; 0x40
 8005ce4:	f200 82b6 	bhi.w	8006254 <HAL_TIM_ConfigClockSource+0x668>
 8005ce8:	2b30      	cmp	r3, #48	; 0x30
 8005cea:	f000 8287 	beq.w	80061fc <HAL_TIM_ConfigClockSource+0x610>
 8005cee:	2b30      	cmp	r3, #48	; 0x30
 8005cf0:	f200 82b0 	bhi.w	8006254 <HAL_TIM_ConfigClockSource+0x668>
 8005cf4:	2b20      	cmp	r3, #32
 8005cf6:	f000 8281 	beq.w	80061fc <HAL_TIM_ConfigClockSource+0x610>
 8005cfa:	2b20      	cmp	r3, #32
 8005cfc:	f200 82aa 	bhi.w	8006254 <HAL_TIM_ConfigClockSource+0x668>
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	f000 827b 	beq.w	80061fc <HAL_TIM_ConfigClockSource+0x610>
 8005d06:	2b10      	cmp	r3, #16
 8005d08:	f000 8278 	beq.w	80061fc <HAL_TIM_ConfigClockSource+0x610>
 8005d0c:	e2a2      	b.n	8006254 <HAL_TIM_ConfigClockSource+0x668>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a6d      	ldr	r2, [pc, #436]	; (8005ec8 <HAL_TIM_ConfigClockSource+0x2dc>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	f000 82a0 	beq.w	800625a <HAL_TIM_ConfigClockSource+0x66e>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d22:	f000 829a 	beq.w	800625a <HAL_TIM_ConfigClockSource+0x66e>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a68      	ldr	r2, [pc, #416]	; (8005ecc <HAL_TIM_ConfigClockSource+0x2e0>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	f000 8294 	beq.w	800625a <HAL_TIM_ConfigClockSource+0x66e>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4a66      	ldr	r2, [pc, #408]	; (8005ed0 <HAL_TIM_ConfigClockSource+0x2e4>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	f000 828e 	beq.w	800625a <HAL_TIM_ConfigClockSource+0x66e>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a64      	ldr	r2, [pc, #400]	; (8005ed4 <HAL_TIM_ConfigClockSource+0x2e8>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	f000 8288 	beq.w	800625a <HAL_TIM_ConfigClockSource+0x66e>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a62      	ldr	r2, [pc, #392]	; (8005ed8 <HAL_TIM_ConfigClockSource+0x2ec>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	f000 8282 	beq.w	800625a <HAL_TIM_ConfigClockSource+0x66e>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4a60      	ldr	r2, [pc, #384]	; (8005edc <HAL_TIM_ConfigClockSource+0x2f0>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	f000 827c 	beq.w	800625a <HAL_TIM_ConfigClockSource+0x66e>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a5e      	ldr	r2, [pc, #376]	; (8005ee0 <HAL_TIM_ConfigClockSource+0x2f4>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	f000 8276 	beq.w	800625a <HAL_TIM_ConfigClockSource+0x66e>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	4a5c      	ldr	r2, [pc, #368]	; (8005ee4 <HAL_TIM_ConfigClockSource+0x2f8>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	f000 8270 	beq.w	800625a <HAL_TIM_ConfigClockSource+0x66e>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a5a      	ldr	r2, [pc, #360]	; (8005ee8 <HAL_TIM_ConfigClockSource+0x2fc>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	f000 826a 	beq.w	800625a <HAL_TIM_ConfigClockSource+0x66e>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4a58      	ldr	r2, [pc, #352]	; (8005eec <HAL_TIM_ConfigClockSource+0x300>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	f000 8264 	beq.w	800625a <HAL_TIM_ConfigClockSource+0x66e>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a56      	ldr	r2, [pc, #344]	; (8005ef0 <HAL_TIM_ConfigClockSource+0x304>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	f000 825e 	beq.w	800625a <HAL_TIM_ConfigClockSource+0x66e>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4a54      	ldr	r2, [pc, #336]	; (8005ef4 <HAL_TIM_ConfigClockSource+0x308>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	f000 8258 	beq.w	800625a <HAL_TIM_ConfigClockSource+0x66e>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4a52      	ldr	r2, [pc, #328]	; (8005ef8 <HAL_TIM_ConfigClockSource+0x30c>)
 8005db0:	4293      	cmp	r3, r2
 8005db2:	f000 8252 	beq.w	800625a <HAL_TIM_ConfigClockSource+0x66e>
 8005db6:	f241 5158 	movw	r1, #5464	; 0x1558
 8005dba:	4841      	ldr	r0, [pc, #260]	; (8005ec0 <HAL_TIM_ConfigClockSource+0x2d4>)
 8005dbc:	f7fb fc85 	bl	80016ca <assert_failed>
      break;
 8005dc0:	e24b      	b.n	800625a <HAL_TIM_ConfigClockSource+0x66e>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	4a40      	ldr	r2, [pc, #256]	; (8005ec8 <HAL_TIM_ConfigClockSource+0x2dc>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d027      	beq.n	8005e1c <HAL_TIM_ConfigClockSource+0x230>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dd4:	d022      	beq.n	8005e1c <HAL_TIM_ConfigClockSource+0x230>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	4a3c      	ldr	r2, [pc, #240]	; (8005ecc <HAL_TIM_ConfigClockSource+0x2e0>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d01d      	beq.n	8005e1c <HAL_TIM_ConfigClockSource+0x230>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	4a3a      	ldr	r2, [pc, #232]	; (8005ed0 <HAL_TIM_ConfigClockSource+0x2e4>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d018      	beq.n	8005e1c <HAL_TIM_ConfigClockSource+0x230>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4a39      	ldr	r2, [pc, #228]	; (8005ed4 <HAL_TIM_ConfigClockSource+0x2e8>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d013      	beq.n	8005e1c <HAL_TIM_ConfigClockSource+0x230>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	4a39      	ldr	r2, [pc, #228]	; (8005ee0 <HAL_TIM_ConfigClockSource+0x2f4>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d00e      	beq.n	8005e1c <HAL_TIM_ConfigClockSource+0x230>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	4a38      	ldr	r2, [pc, #224]	; (8005ee4 <HAL_TIM_ConfigClockSource+0x2f8>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d009      	beq.n	8005e1c <HAL_TIM_ConfigClockSource+0x230>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	4a38      	ldr	r2, [pc, #224]	; (8005ef0 <HAL_TIM_ConfigClockSource+0x304>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d004      	beq.n	8005e1c <HAL_TIM_ConfigClockSource+0x230>
 8005e12:	f241 515f 	movw	r1, #5471	; 0x155f
 8005e16:	482a      	ldr	r0, [pc, #168]	; (8005ec0 <HAL_TIM_ConfigClockSource+0x2d4>)
 8005e18:	f7fb fc57 	bl	80016ca <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	689b      	ldr	r3, [r3, #8]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d013      	beq.n	8005e4c <HAL_TIM_ConfigClockSource+0x260>
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	689b      	ldr	r3, [r3, #8]
 8005e28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e2c:	d00e      	beq.n	8005e4c <HAL_TIM_ConfigClockSource+0x260>
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e36:	d009      	beq.n	8005e4c <HAL_TIM_ConfigClockSource+0x260>
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005e40:	d004      	beq.n	8005e4c <HAL_TIM_ConfigClockSource+0x260>
 8005e42:	f241 5162 	movw	r1, #5474	; 0x1562
 8005e46:	481e      	ldr	r0, [pc, #120]	; (8005ec0 <HAL_TIM_ConfigClockSource+0x2d4>)
 8005e48:	f7fb fc3f 	bl	80016ca <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e54:	d014      	beq.n	8005e80 <HAL_TIM_ConfigClockSource+0x294>
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d010      	beq.n	8005e80 <HAL_TIM_ConfigClockSource+0x294>
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	685b      	ldr	r3, [r3, #4]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d00c      	beq.n	8005e80 <HAL_TIM_ConfigClockSource+0x294>
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	2b02      	cmp	r3, #2
 8005e6c:	d008      	beq.n	8005e80 <HAL_TIM_ConfigClockSource+0x294>
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	2b0a      	cmp	r3, #10
 8005e74:	d004      	beq.n	8005e80 <HAL_TIM_ConfigClockSource+0x294>
 8005e76:	f241 5163 	movw	r1, #5475	; 0x1563
 8005e7a:	4811      	ldr	r0, [pc, #68]	; (8005ec0 <HAL_TIM_ConfigClockSource+0x2d4>)
 8005e7c:	f7fb fc25 	bl	80016ca <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	68db      	ldr	r3, [r3, #12]
 8005e84:	2b0f      	cmp	r3, #15
 8005e86:	d904      	bls.n	8005e92 <HAL_TIM_ConfigClockSource+0x2a6>
 8005e88:	f241 5164 	movw	r1, #5476	; 0x1564
 8005e8c:	480c      	ldr	r0, [pc, #48]	; (8005ec0 <HAL_TIM_ConfigClockSource+0x2d4>)
 8005e8e:	f7fb fc1c 	bl	80016ca <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6818      	ldr	r0, [r3, #0]
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	6899      	ldr	r1, [r3, #8]
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	685a      	ldr	r2, [r3, #4]
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	68db      	ldr	r3, [r3, #12]
 8005ea2:	f000 fe29 	bl	8006af8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	689b      	ldr	r3, [r3, #8]
 8005eac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005eb4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	68ba      	ldr	r2, [r7, #8]
 8005ebc:	609a      	str	r2, [r3, #8]
      break;
 8005ebe:	e1cd      	b.n	800625c <HAL_TIM_ConfigClockSource+0x670>
 8005ec0:	0800dbd0 	.word	0x0800dbd0
 8005ec4:	fffeff88 	.word	0xfffeff88
 8005ec8:	40010000 	.word	0x40010000
 8005ecc:	40000400 	.word	0x40000400
 8005ed0:	40000800 	.word	0x40000800
 8005ed4:	40000c00 	.word	0x40000c00
 8005ed8:	40001000 	.word	0x40001000
 8005edc:	40001400 	.word	0x40001400
 8005ee0:	40010400 	.word	0x40010400
 8005ee4:	40014000 	.word	0x40014000
 8005ee8:	40014400 	.word	0x40014400
 8005eec:	40014800 	.word	0x40014800
 8005ef0:	40001800 	.word	0x40001800
 8005ef4:	40001c00 	.word	0x40001c00
 8005ef8:	40002000 	.word	0x40002000
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4a8d      	ldr	r2, [pc, #564]	; (8006138 <HAL_TIM_ConfigClockSource+0x54c>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d01d      	beq.n	8005f42 <HAL_TIM_ConfigClockSource+0x356>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f0e:	d018      	beq.n	8005f42 <HAL_TIM_ConfigClockSource+0x356>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a89      	ldr	r2, [pc, #548]	; (800613c <HAL_TIM_ConfigClockSource+0x550>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d013      	beq.n	8005f42 <HAL_TIM_ConfigClockSource+0x356>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a88      	ldr	r2, [pc, #544]	; (8006140 <HAL_TIM_ConfigClockSource+0x554>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d00e      	beq.n	8005f42 <HAL_TIM_ConfigClockSource+0x356>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a86      	ldr	r2, [pc, #536]	; (8006144 <HAL_TIM_ConfigClockSource+0x558>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d009      	beq.n	8005f42 <HAL_TIM_ConfigClockSource+0x356>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a85      	ldr	r2, [pc, #532]	; (8006148 <HAL_TIM_ConfigClockSource+0x55c>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d004      	beq.n	8005f42 <HAL_TIM_ConfigClockSource+0x356>
 8005f38:	f241 5177 	movw	r1, #5495	; 0x1577
 8005f3c:	4883      	ldr	r0, [pc, #524]	; (800614c <HAL_TIM_ConfigClockSource+0x560>)
 8005f3e:	f7fb fbc4 	bl	80016ca <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	689b      	ldr	r3, [r3, #8]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d013      	beq.n	8005f72 <HAL_TIM_ConfigClockSource+0x386>
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	689b      	ldr	r3, [r3, #8]
 8005f4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f52:	d00e      	beq.n	8005f72 <HAL_TIM_ConfigClockSource+0x386>
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	689b      	ldr	r3, [r3, #8]
 8005f58:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f5c:	d009      	beq.n	8005f72 <HAL_TIM_ConfigClockSource+0x386>
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	689b      	ldr	r3, [r3, #8]
 8005f62:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005f66:	d004      	beq.n	8005f72 <HAL_TIM_ConfigClockSource+0x386>
 8005f68:	f241 517a 	movw	r1, #5498	; 0x157a
 8005f6c:	4877      	ldr	r0, [pc, #476]	; (800614c <HAL_TIM_ConfigClockSource+0x560>)
 8005f6e:	f7fb fbac 	bl	80016ca <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f7a:	d014      	beq.n	8005fa6 <HAL_TIM_ConfigClockSource+0x3ba>
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	685b      	ldr	r3, [r3, #4]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d010      	beq.n	8005fa6 <HAL_TIM_ConfigClockSource+0x3ba>
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	685b      	ldr	r3, [r3, #4]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d00c      	beq.n	8005fa6 <HAL_TIM_ConfigClockSource+0x3ba>
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	2b02      	cmp	r3, #2
 8005f92:	d008      	beq.n	8005fa6 <HAL_TIM_ConfigClockSource+0x3ba>
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	2b0a      	cmp	r3, #10
 8005f9a:	d004      	beq.n	8005fa6 <HAL_TIM_ConfigClockSource+0x3ba>
 8005f9c:	f241 517b 	movw	r1, #5499	; 0x157b
 8005fa0:	486a      	ldr	r0, [pc, #424]	; (800614c <HAL_TIM_ConfigClockSource+0x560>)
 8005fa2:	f7fb fb92 	bl	80016ca <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	68db      	ldr	r3, [r3, #12]
 8005faa:	2b0f      	cmp	r3, #15
 8005fac:	d904      	bls.n	8005fb8 <HAL_TIM_ConfigClockSource+0x3cc>
 8005fae:	f241 517c 	movw	r1, #5500	; 0x157c
 8005fb2:	4866      	ldr	r0, [pc, #408]	; (800614c <HAL_TIM_ConfigClockSource+0x560>)
 8005fb4:	f7fb fb89 	bl	80016ca <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6818      	ldr	r0, [r3, #0]
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	6899      	ldr	r1, [r3, #8]
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	685a      	ldr	r2, [r3, #4]
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	68db      	ldr	r3, [r3, #12]
 8005fc8:	f000 fd96 	bl	8006af8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	689a      	ldr	r2, [r3, #8]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005fda:	609a      	str	r2, [r3, #8]
      break;
 8005fdc:	e13e      	b.n	800625c <HAL_TIM_ConfigClockSource+0x670>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4a55      	ldr	r2, [pc, #340]	; (8006138 <HAL_TIM_ConfigClockSource+0x54c>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d01d      	beq.n	8006024 <HAL_TIM_ConfigClockSource+0x438>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ff0:	d018      	beq.n	8006024 <HAL_TIM_ConfigClockSource+0x438>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a51      	ldr	r2, [pc, #324]	; (800613c <HAL_TIM_ConfigClockSource+0x550>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d013      	beq.n	8006024 <HAL_TIM_ConfigClockSource+0x438>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4a4f      	ldr	r2, [pc, #316]	; (8006140 <HAL_TIM_ConfigClockSource+0x554>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d00e      	beq.n	8006024 <HAL_TIM_ConfigClockSource+0x438>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a4e      	ldr	r2, [pc, #312]	; (8006144 <HAL_TIM_ConfigClockSource+0x558>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d009      	beq.n	8006024 <HAL_TIM_ConfigClockSource+0x438>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a4c      	ldr	r2, [pc, #304]	; (8006148 <HAL_TIM_ConfigClockSource+0x55c>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d004      	beq.n	8006024 <HAL_TIM_ConfigClockSource+0x438>
 800601a:	f241 518b 	movw	r1, #5515	; 0x158b
 800601e:	484b      	ldr	r0, [pc, #300]	; (800614c <HAL_TIM_ConfigClockSource+0x560>)
 8006020:	f7fb fb53 	bl	80016ca <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800602c:	d014      	beq.n	8006058 <HAL_TIM_ConfigClockSource+0x46c>
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d010      	beq.n	8006058 <HAL_TIM_ConfigClockSource+0x46c>
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d00c      	beq.n	8006058 <HAL_TIM_ConfigClockSource+0x46c>
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	2b02      	cmp	r3, #2
 8006044:	d008      	beq.n	8006058 <HAL_TIM_ConfigClockSource+0x46c>
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	685b      	ldr	r3, [r3, #4]
 800604a:	2b0a      	cmp	r3, #10
 800604c:	d004      	beq.n	8006058 <HAL_TIM_ConfigClockSource+0x46c>
 800604e:	f241 518e 	movw	r1, #5518	; 0x158e
 8006052:	483e      	ldr	r0, [pc, #248]	; (800614c <HAL_TIM_ConfigClockSource+0x560>)
 8006054:	f7fb fb39 	bl	80016ca <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	68db      	ldr	r3, [r3, #12]
 800605c:	2b0f      	cmp	r3, #15
 800605e:	d904      	bls.n	800606a <HAL_TIM_ConfigClockSource+0x47e>
 8006060:	f241 518f 	movw	r1, #5519	; 0x158f
 8006064:	4839      	ldr	r0, [pc, #228]	; (800614c <HAL_TIM_ConfigClockSource+0x560>)
 8006066:	f7fb fb30 	bl	80016ca <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6818      	ldr	r0, [r3, #0]
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	6859      	ldr	r1, [r3, #4]
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	68db      	ldr	r3, [r3, #12]
 8006076:	461a      	mov	r2, r3
 8006078:	f000 fcc4 	bl	8006a04 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	2150      	movs	r1, #80	; 0x50
 8006082:	4618      	mov	r0, r3
 8006084:	f000 fd1d 	bl	8006ac2 <TIM_ITRx_SetConfig>
      break;
 8006088:	e0e8      	b.n	800625c <HAL_TIM_ConfigClockSource+0x670>
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4a2a      	ldr	r2, [pc, #168]	; (8006138 <HAL_TIM_ConfigClockSource+0x54c>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d01d      	beq.n	80060d0 <HAL_TIM_ConfigClockSource+0x4e4>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800609c:	d018      	beq.n	80060d0 <HAL_TIM_ConfigClockSource+0x4e4>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4a26      	ldr	r2, [pc, #152]	; (800613c <HAL_TIM_ConfigClockSource+0x550>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d013      	beq.n	80060d0 <HAL_TIM_ConfigClockSource+0x4e4>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a24      	ldr	r2, [pc, #144]	; (8006140 <HAL_TIM_ConfigClockSource+0x554>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d00e      	beq.n	80060d0 <HAL_TIM_ConfigClockSource+0x4e4>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4a23      	ldr	r2, [pc, #140]	; (8006144 <HAL_TIM_ConfigClockSource+0x558>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d009      	beq.n	80060d0 <HAL_TIM_ConfigClockSource+0x4e4>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a21      	ldr	r2, [pc, #132]	; (8006148 <HAL_TIM_ConfigClockSource+0x55c>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d004      	beq.n	80060d0 <HAL_TIM_ConfigClockSource+0x4e4>
 80060c6:	f241 519b 	movw	r1, #5531	; 0x159b
 80060ca:	4820      	ldr	r0, [pc, #128]	; (800614c <HAL_TIM_ConfigClockSource+0x560>)
 80060cc:	f7fb fafd 	bl	80016ca <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060d8:	d014      	beq.n	8006104 <HAL_TIM_ConfigClockSource+0x518>
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d010      	beq.n	8006104 <HAL_TIM_ConfigClockSource+0x518>
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	685b      	ldr	r3, [r3, #4]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d00c      	beq.n	8006104 <HAL_TIM_ConfigClockSource+0x518>
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	685b      	ldr	r3, [r3, #4]
 80060ee:	2b02      	cmp	r3, #2
 80060f0:	d008      	beq.n	8006104 <HAL_TIM_ConfigClockSource+0x518>
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	2b0a      	cmp	r3, #10
 80060f8:	d004      	beq.n	8006104 <HAL_TIM_ConfigClockSource+0x518>
 80060fa:	f241 519e 	movw	r1, #5534	; 0x159e
 80060fe:	4813      	ldr	r0, [pc, #76]	; (800614c <HAL_TIM_ConfigClockSource+0x560>)
 8006100:	f7fb fae3 	bl	80016ca <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	68db      	ldr	r3, [r3, #12]
 8006108:	2b0f      	cmp	r3, #15
 800610a:	d904      	bls.n	8006116 <HAL_TIM_ConfigClockSource+0x52a>
 800610c:	f241 519f 	movw	r1, #5535	; 0x159f
 8006110:	480e      	ldr	r0, [pc, #56]	; (800614c <HAL_TIM_ConfigClockSource+0x560>)
 8006112:	f7fb fada 	bl	80016ca <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6818      	ldr	r0, [r3, #0]
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	6859      	ldr	r1, [r3, #4]
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	68db      	ldr	r3, [r3, #12]
 8006122:	461a      	mov	r2, r3
 8006124:	f000 fc9d 	bl	8006a62 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	2160      	movs	r1, #96	; 0x60
 800612e:	4618      	mov	r0, r3
 8006130:	f000 fcc7 	bl	8006ac2 <TIM_ITRx_SetConfig>
      break;
 8006134:	e092      	b.n	800625c <HAL_TIM_ConfigClockSource+0x670>
 8006136:	bf00      	nop
 8006138:	40010000 	.word	0x40010000
 800613c:	40000400 	.word	0x40000400
 8006140:	40000800 	.word	0x40000800
 8006144:	40000c00 	.word	0x40000c00
 8006148:	40010400 	.word	0x40010400
 800614c:	0800dbd0 	.word	0x0800dbd0
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4a48      	ldr	r2, [pc, #288]	; (8006278 <HAL_TIM_ConfigClockSource+0x68c>)
 8006156:	4293      	cmp	r3, r2
 8006158:	d01d      	beq.n	8006196 <HAL_TIM_ConfigClockSource+0x5aa>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006162:	d018      	beq.n	8006196 <HAL_TIM_ConfigClockSource+0x5aa>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	4a44      	ldr	r2, [pc, #272]	; (800627c <HAL_TIM_ConfigClockSource+0x690>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d013      	beq.n	8006196 <HAL_TIM_ConfigClockSource+0x5aa>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	4a43      	ldr	r2, [pc, #268]	; (8006280 <HAL_TIM_ConfigClockSource+0x694>)
 8006174:	4293      	cmp	r3, r2
 8006176:	d00e      	beq.n	8006196 <HAL_TIM_ConfigClockSource+0x5aa>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	4a41      	ldr	r2, [pc, #260]	; (8006284 <HAL_TIM_ConfigClockSource+0x698>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d009      	beq.n	8006196 <HAL_TIM_ConfigClockSource+0x5aa>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	4a40      	ldr	r2, [pc, #256]	; (8006288 <HAL_TIM_ConfigClockSource+0x69c>)
 8006188:	4293      	cmp	r3, r2
 800618a:	d004      	beq.n	8006196 <HAL_TIM_ConfigClockSource+0x5aa>
 800618c:	f241 51ab 	movw	r1, #5547	; 0x15ab
 8006190:	483e      	ldr	r0, [pc, #248]	; (800628c <HAL_TIM_ConfigClockSource+0x6a0>)
 8006192:	f7fb fa9a 	bl	80016ca <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800619e:	d014      	beq.n	80061ca <HAL_TIM_ConfigClockSource+0x5de>
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d010      	beq.n	80061ca <HAL_TIM_ConfigClockSource+0x5de>
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	685b      	ldr	r3, [r3, #4]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d00c      	beq.n	80061ca <HAL_TIM_ConfigClockSource+0x5de>
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	685b      	ldr	r3, [r3, #4]
 80061b4:	2b02      	cmp	r3, #2
 80061b6:	d008      	beq.n	80061ca <HAL_TIM_ConfigClockSource+0x5de>
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	2b0a      	cmp	r3, #10
 80061be:	d004      	beq.n	80061ca <HAL_TIM_ConfigClockSource+0x5de>
 80061c0:	f241 51ae 	movw	r1, #5550	; 0x15ae
 80061c4:	4831      	ldr	r0, [pc, #196]	; (800628c <HAL_TIM_ConfigClockSource+0x6a0>)
 80061c6:	f7fb fa80 	bl	80016ca <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	68db      	ldr	r3, [r3, #12]
 80061ce:	2b0f      	cmp	r3, #15
 80061d0:	d904      	bls.n	80061dc <HAL_TIM_ConfigClockSource+0x5f0>
 80061d2:	f241 51af 	movw	r1, #5551	; 0x15af
 80061d6:	482d      	ldr	r0, [pc, #180]	; (800628c <HAL_TIM_ConfigClockSource+0x6a0>)
 80061d8:	f7fb fa77 	bl	80016ca <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6818      	ldr	r0, [r3, #0]
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	6859      	ldr	r1, [r3, #4]
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	68db      	ldr	r3, [r3, #12]
 80061e8:	461a      	mov	r2, r3
 80061ea:	f000 fc0b 	bl	8006a04 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	2140      	movs	r1, #64	; 0x40
 80061f4:	4618      	mov	r0, r3
 80061f6:	f000 fc64 	bl	8006ac2 <TIM_ITRx_SetConfig>
      break;
 80061fa:	e02f      	b.n	800625c <HAL_TIM_ConfigClockSource+0x670>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a1d      	ldr	r2, [pc, #116]	; (8006278 <HAL_TIM_ConfigClockSource+0x68c>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d01d      	beq.n	8006242 <HAL_TIM_ConfigClockSource+0x656>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800620e:	d018      	beq.n	8006242 <HAL_TIM_ConfigClockSource+0x656>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a19      	ldr	r2, [pc, #100]	; (800627c <HAL_TIM_ConfigClockSource+0x690>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d013      	beq.n	8006242 <HAL_TIM_ConfigClockSource+0x656>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4a18      	ldr	r2, [pc, #96]	; (8006280 <HAL_TIM_ConfigClockSource+0x694>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d00e      	beq.n	8006242 <HAL_TIM_ConfigClockSource+0x656>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a16      	ldr	r2, [pc, #88]	; (8006284 <HAL_TIM_ConfigClockSource+0x698>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d009      	beq.n	8006242 <HAL_TIM_ConfigClockSource+0x656>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4a15      	ldr	r2, [pc, #84]	; (8006288 <HAL_TIM_ConfigClockSource+0x69c>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d004      	beq.n	8006242 <HAL_TIM_ConfigClockSource+0x656>
 8006238:	f241 51be 	movw	r1, #5566	; 0x15be
 800623c:	4813      	ldr	r0, [pc, #76]	; (800628c <HAL_TIM_ConfigClockSource+0x6a0>)
 800623e:	f7fb fa44 	bl	80016ca <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681a      	ldr	r2, [r3, #0]
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4619      	mov	r1, r3
 800624c:	4610      	mov	r0, r2
 800624e:	f000 fc38 	bl	8006ac2 <TIM_ITRx_SetConfig>
      break;
 8006252:	e003      	b.n	800625c <HAL_TIM_ConfigClockSource+0x670>
    }

    default:
      status = HAL_ERROR;
 8006254:	2301      	movs	r3, #1
 8006256:	73fb      	strb	r3, [r7, #15]
      break;
 8006258:	e000      	b.n	800625c <HAL_TIM_ConfigClockSource+0x670>
      break;
 800625a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2201      	movs	r2, #1
 8006260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2200      	movs	r2, #0
 8006268:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800626c:	7bfb      	ldrb	r3, [r7, #15]
}
 800626e:	4618      	mov	r0, r3
 8006270:	3710      	adds	r7, #16
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}
 8006276:	bf00      	nop
 8006278:	40010000 	.word	0x40010000
 800627c:	40000400 	.word	0x40000400
 8006280:	40000800 	.word	0x40000800
 8006284:	40000c00 	.word	0x40000c00
 8006288:	40010400 	.word	0x40010400
 800628c:	0800dbd0 	.word	0x0800dbd0

08006290 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006290:	b480      	push	{r7}
 8006292:	b083      	sub	sp, #12
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006298:	bf00      	nop
 800629a:	370c      	adds	r7, #12
 800629c:	46bd      	mov	sp, r7
 800629e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a2:	4770      	bx	lr

080062a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b083      	sub	sp, #12
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80062ac:	bf00      	nop
 80062ae:	370c      	adds	r7, #12
 80062b0:	46bd      	mov	sp, r7
 80062b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b6:	4770      	bx	lr

080062b8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b083      	sub	sp, #12
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80062c0:	bf00      	nop
 80062c2:	370c      	adds	r7, #12
 80062c4:	46bd      	mov	sp, r7
 80062c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ca:	4770      	bx	lr

080062cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b083      	sub	sp, #12
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80062d4:	bf00      	nop
 80062d6:	370c      	adds	r7, #12
 80062d8:	46bd      	mov	sp, r7
 80062da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062de:	4770      	bx	lr

080062e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80062e0:	b480      	push	{r7}
 80062e2:	b083      	sub	sp, #12
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80062e8:	bf00      	nop
 80062ea:	370c      	adds	r7, #12
 80062ec:	46bd      	mov	sp, r7
 80062ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f2:	4770      	bx	lr

080062f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80062f4:	b480      	push	{r7}
 80062f6:	b085      	sub	sp, #20
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
 80062fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	4a40      	ldr	r2, [pc, #256]	; (8006408 <TIM_Base_SetConfig+0x114>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d013      	beq.n	8006334 <TIM_Base_SetConfig+0x40>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006312:	d00f      	beq.n	8006334 <TIM_Base_SetConfig+0x40>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	4a3d      	ldr	r2, [pc, #244]	; (800640c <TIM_Base_SetConfig+0x118>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d00b      	beq.n	8006334 <TIM_Base_SetConfig+0x40>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	4a3c      	ldr	r2, [pc, #240]	; (8006410 <TIM_Base_SetConfig+0x11c>)
 8006320:	4293      	cmp	r3, r2
 8006322:	d007      	beq.n	8006334 <TIM_Base_SetConfig+0x40>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	4a3b      	ldr	r2, [pc, #236]	; (8006414 <TIM_Base_SetConfig+0x120>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d003      	beq.n	8006334 <TIM_Base_SetConfig+0x40>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	4a3a      	ldr	r2, [pc, #232]	; (8006418 <TIM_Base_SetConfig+0x124>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d108      	bne.n	8006346 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800633a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	685b      	ldr	r3, [r3, #4]
 8006340:	68fa      	ldr	r2, [r7, #12]
 8006342:	4313      	orrs	r3, r2
 8006344:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	4a2f      	ldr	r2, [pc, #188]	; (8006408 <TIM_Base_SetConfig+0x114>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d02b      	beq.n	80063a6 <TIM_Base_SetConfig+0xb2>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006354:	d027      	beq.n	80063a6 <TIM_Base_SetConfig+0xb2>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	4a2c      	ldr	r2, [pc, #176]	; (800640c <TIM_Base_SetConfig+0x118>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d023      	beq.n	80063a6 <TIM_Base_SetConfig+0xb2>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	4a2b      	ldr	r2, [pc, #172]	; (8006410 <TIM_Base_SetConfig+0x11c>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d01f      	beq.n	80063a6 <TIM_Base_SetConfig+0xb2>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	4a2a      	ldr	r2, [pc, #168]	; (8006414 <TIM_Base_SetConfig+0x120>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d01b      	beq.n	80063a6 <TIM_Base_SetConfig+0xb2>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	4a29      	ldr	r2, [pc, #164]	; (8006418 <TIM_Base_SetConfig+0x124>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d017      	beq.n	80063a6 <TIM_Base_SetConfig+0xb2>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	4a28      	ldr	r2, [pc, #160]	; (800641c <TIM_Base_SetConfig+0x128>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d013      	beq.n	80063a6 <TIM_Base_SetConfig+0xb2>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	4a27      	ldr	r2, [pc, #156]	; (8006420 <TIM_Base_SetConfig+0x12c>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d00f      	beq.n	80063a6 <TIM_Base_SetConfig+0xb2>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	4a26      	ldr	r2, [pc, #152]	; (8006424 <TIM_Base_SetConfig+0x130>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d00b      	beq.n	80063a6 <TIM_Base_SetConfig+0xb2>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	4a25      	ldr	r2, [pc, #148]	; (8006428 <TIM_Base_SetConfig+0x134>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d007      	beq.n	80063a6 <TIM_Base_SetConfig+0xb2>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	4a24      	ldr	r2, [pc, #144]	; (800642c <TIM_Base_SetConfig+0x138>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d003      	beq.n	80063a6 <TIM_Base_SetConfig+0xb2>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	4a23      	ldr	r2, [pc, #140]	; (8006430 <TIM_Base_SetConfig+0x13c>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d108      	bne.n	80063b8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80063ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	68db      	ldr	r3, [r3, #12]
 80063b2:	68fa      	ldr	r2, [r7, #12]
 80063b4:	4313      	orrs	r3, r2
 80063b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	695b      	ldr	r3, [r3, #20]
 80063c2:	4313      	orrs	r3, r2
 80063c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	68fa      	ldr	r2, [r7, #12]
 80063ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	689a      	ldr	r2, [r3, #8]
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	4a0a      	ldr	r2, [pc, #40]	; (8006408 <TIM_Base_SetConfig+0x114>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d003      	beq.n	80063ec <TIM_Base_SetConfig+0xf8>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	4a0c      	ldr	r2, [pc, #48]	; (8006418 <TIM_Base_SetConfig+0x124>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d103      	bne.n	80063f4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	691a      	ldr	r2, [r3, #16]
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2201      	movs	r2, #1
 80063f8:	615a      	str	r2, [r3, #20]
}
 80063fa:	bf00      	nop
 80063fc:	3714      	adds	r7, #20
 80063fe:	46bd      	mov	sp, r7
 8006400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006404:	4770      	bx	lr
 8006406:	bf00      	nop
 8006408:	40010000 	.word	0x40010000
 800640c:	40000400 	.word	0x40000400
 8006410:	40000800 	.word	0x40000800
 8006414:	40000c00 	.word	0x40000c00
 8006418:	40010400 	.word	0x40010400
 800641c:	40014000 	.word	0x40014000
 8006420:	40014400 	.word	0x40014400
 8006424:	40014800 	.word	0x40014800
 8006428:	40001800 	.word	0x40001800
 800642c:	40001c00 	.word	0x40001c00
 8006430:	40002000 	.word	0x40002000

08006434 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b086      	sub	sp, #24
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
 800643c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6a1b      	ldr	r3, [r3, #32]
 8006442:	f023 0201 	bic.w	r2, r3, #1
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6a1b      	ldr	r3, [r3, #32]
 800644e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	685b      	ldr	r3, [r3, #4]
 8006454:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	699b      	ldr	r3, [r3, #24]
 800645a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800645c:	68fa      	ldr	r2, [r7, #12]
 800645e:	4b3f      	ldr	r3, [pc, #252]	; (800655c <TIM_OC1_SetConfig+0x128>)
 8006460:	4013      	ands	r3, r2
 8006462:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f023 0303 	bic.w	r3, r3, #3
 800646a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	68fa      	ldr	r2, [r7, #12]
 8006472:	4313      	orrs	r3, r2
 8006474:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006476:	697b      	ldr	r3, [r7, #20]
 8006478:	f023 0302 	bic.w	r3, r3, #2
 800647c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	689b      	ldr	r3, [r3, #8]
 8006482:	697a      	ldr	r2, [r7, #20]
 8006484:	4313      	orrs	r3, r2
 8006486:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	4a35      	ldr	r2, [pc, #212]	; (8006560 <TIM_OC1_SetConfig+0x12c>)
 800648c:	4293      	cmp	r3, r2
 800648e:	d003      	beq.n	8006498 <TIM_OC1_SetConfig+0x64>
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	4a34      	ldr	r2, [pc, #208]	; (8006564 <TIM_OC1_SetConfig+0x130>)
 8006494:	4293      	cmp	r3, r2
 8006496:	d119      	bne.n	80064cc <TIM_OC1_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	68db      	ldr	r3, [r3, #12]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d008      	beq.n	80064b2 <TIM_OC1_SetConfig+0x7e>
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	68db      	ldr	r3, [r3, #12]
 80064a4:	2b08      	cmp	r3, #8
 80064a6:	d004      	beq.n	80064b2 <TIM_OC1_SetConfig+0x7e>
 80064a8:	f641 3167 	movw	r1, #7015	; 0x1b67
 80064ac:	482e      	ldr	r0, [pc, #184]	; (8006568 <TIM_OC1_SetConfig+0x134>)
 80064ae:	f7fb f90c 	bl	80016ca <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	f023 0308 	bic.w	r3, r3, #8
 80064b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	68db      	ldr	r3, [r3, #12]
 80064be:	697a      	ldr	r2, [r7, #20]
 80064c0:	4313      	orrs	r3, r2
 80064c2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	f023 0304 	bic.w	r3, r3, #4
 80064ca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	4a24      	ldr	r2, [pc, #144]	; (8006560 <TIM_OC1_SetConfig+0x12c>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d003      	beq.n	80064dc <TIM_OC1_SetConfig+0xa8>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	4a23      	ldr	r2, [pc, #140]	; (8006564 <TIM_OC1_SetConfig+0x130>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d12d      	bne.n	8006538 <TIM_OC1_SetConfig+0x104>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	699b      	ldr	r3, [r3, #24]
 80064e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80064e4:	d008      	beq.n	80064f8 <TIM_OC1_SetConfig+0xc4>
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	699b      	ldr	r3, [r3, #24]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d004      	beq.n	80064f8 <TIM_OC1_SetConfig+0xc4>
 80064ee:	f641 3174 	movw	r1, #7028	; 0x1b74
 80064f2:	481d      	ldr	r0, [pc, #116]	; (8006568 <TIM_OC1_SetConfig+0x134>)
 80064f4:	f7fb f8e9 	bl	80016ca <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	695b      	ldr	r3, [r3, #20]
 80064fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006500:	d008      	beq.n	8006514 <TIM_OC1_SetConfig+0xe0>
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	695b      	ldr	r3, [r3, #20]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d004      	beq.n	8006514 <TIM_OC1_SetConfig+0xe0>
 800650a:	f641 3175 	movw	r1, #7029	; 0x1b75
 800650e:	4816      	ldr	r0, [pc, #88]	; (8006568 <TIM_OC1_SetConfig+0x134>)
 8006510:	f7fb f8db 	bl	80016ca <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006514:	693b      	ldr	r3, [r7, #16]
 8006516:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800651a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800651c:	693b      	ldr	r3, [r7, #16]
 800651e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006522:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	695b      	ldr	r3, [r3, #20]
 8006528:	693a      	ldr	r2, [r7, #16]
 800652a:	4313      	orrs	r3, r2
 800652c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	699b      	ldr	r3, [r3, #24]
 8006532:	693a      	ldr	r2, [r7, #16]
 8006534:	4313      	orrs	r3, r2
 8006536:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	693a      	ldr	r2, [r7, #16]
 800653c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	68fa      	ldr	r2, [r7, #12]
 8006542:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	685a      	ldr	r2, [r3, #4]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	697a      	ldr	r2, [r7, #20]
 8006550:	621a      	str	r2, [r3, #32]
}
 8006552:	bf00      	nop
 8006554:	3718      	adds	r7, #24
 8006556:	46bd      	mov	sp, r7
 8006558:	bd80      	pop	{r7, pc}
 800655a:	bf00      	nop
 800655c:	fffeff8f 	.word	0xfffeff8f
 8006560:	40010000 	.word	0x40010000
 8006564:	40010400 	.word	0x40010400
 8006568:	0800dbd0 	.word	0x0800dbd0

0800656c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800656c:	b580      	push	{r7, lr}
 800656e:	b086      	sub	sp, #24
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
 8006574:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6a1b      	ldr	r3, [r3, #32]
 800657a:	f023 0210 	bic.w	r2, r3, #16
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6a1b      	ldr	r3, [r3, #32]
 8006586:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	685b      	ldr	r3, [r3, #4]
 800658c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	699b      	ldr	r3, [r3, #24]
 8006592:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006594:	68fa      	ldr	r2, [r7, #12]
 8006596:	4b41      	ldr	r3, [pc, #260]	; (800669c <TIM_OC2_SetConfig+0x130>)
 8006598:	4013      	ands	r3, r2
 800659a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	021b      	lsls	r3, r3, #8
 80065aa:	68fa      	ldr	r2, [r7, #12]
 80065ac:	4313      	orrs	r3, r2
 80065ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	f023 0320 	bic.w	r3, r3, #32
 80065b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	689b      	ldr	r3, [r3, #8]
 80065bc:	011b      	lsls	r3, r3, #4
 80065be:	697a      	ldr	r2, [r7, #20]
 80065c0:	4313      	orrs	r3, r2
 80065c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	4a36      	ldr	r2, [pc, #216]	; (80066a0 <TIM_OC2_SetConfig+0x134>)
 80065c8:	4293      	cmp	r3, r2
 80065ca:	d003      	beq.n	80065d4 <TIM_OC2_SetConfig+0x68>
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	4a35      	ldr	r2, [pc, #212]	; (80066a4 <TIM_OC2_SetConfig+0x138>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d11a      	bne.n	800660a <TIM_OC2_SetConfig+0x9e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	68db      	ldr	r3, [r3, #12]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d008      	beq.n	80065ee <TIM_OC2_SetConfig+0x82>
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	68db      	ldr	r3, [r3, #12]
 80065e0:	2b08      	cmp	r3, #8
 80065e2:	d004      	beq.n	80065ee <TIM_OC2_SetConfig+0x82>
 80065e4:	f641 31b2 	movw	r1, #7090	; 0x1bb2
 80065e8:	482f      	ldr	r0, [pc, #188]	; (80066a8 <TIM_OC2_SetConfig+0x13c>)
 80065ea:	f7fb f86e 	bl	80016ca <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80065f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	68db      	ldr	r3, [r3, #12]
 80065fa:	011b      	lsls	r3, r3, #4
 80065fc:	697a      	ldr	r2, [r7, #20]
 80065fe:	4313      	orrs	r3, r2
 8006600:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006602:	697b      	ldr	r3, [r7, #20]
 8006604:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006608:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	4a24      	ldr	r2, [pc, #144]	; (80066a0 <TIM_OC2_SetConfig+0x134>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d003      	beq.n	800661a <TIM_OC2_SetConfig+0xae>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	4a23      	ldr	r2, [pc, #140]	; (80066a4 <TIM_OC2_SetConfig+0x138>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d12f      	bne.n	800667a <TIM_OC2_SetConfig+0x10e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	699b      	ldr	r3, [r3, #24]
 800661e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006622:	d008      	beq.n	8006636 <TIM_OC2_SetConfig+0xca>
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	699b      	ldr	r3, [r3, #24]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d004      	beq.n	8006636 <TIM_OC2_SetConfig+0xca>
 800662c:	f44f 51de 	mov.w	r1, #7104	; 0x1bc0
 8006630:	481d      	ldr	r0, [pc, #116]	; (80066a8 <TIM_OC2_SetConfig+0x13c>)
 8006632:	f7fb f84a 	bl	80016ca <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	695b      	ldr	r3, [r3, #20]
 800663a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800663e:	d008      	beq.n	8006652 <TIM_OC2_SetConfig+0xe6>
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	695b      	ldr	r3, [r3, #20]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d004      	beq.n	8006652 <TIM_OC2_SetConfig+0xe6>
 8006648:	f641 31c1 	movw	r1, #7105	; 0x1bc1
 800664c:	4816      	ldr	r0, [pc, #88]	; (80066a8 <TIM_OC2_SetConfig+0x13c>)
 800664e:	f7fb f83c 	bl	80016ca <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006652:	693b      	ldr	r3, [r7, #16]
 8006654:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006658:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800665a:	693b      	ldr	r3, [r7, #16]
 800665c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006660:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	695b      	ldr	r3, [r3, #20]
 8006666:	009b      	lsls	r3, r3, #2
 8006668:	693a      	ldr	r2, [r7, #16]
 800666a:	4313      	orrs	r3, r2
 800666c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	699b      	ldr	r3, [r3, #24]
 8006672:	009b      	lsls	r3, r3, #2
 8006674:	693a      	ldr	r2, [r7, #16]
 8006676:	4313      	orrs	r3, r2
 8006678:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	693a      	ldr	r2, [r7, #16]
 800667e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	68fa      	ldr	r2, [r7, #12]
 8006684:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	685a      	ldr	r2, [r3, #4]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	697a      	ldr	r2, [r7, #20]
 8006692:	621a      	str	r2, [r3, #32]
}
 8006694:	bf00      	nop
 8006696:	3718      	adds	r7, #24
 8006698:	46bd      	mov	sp, r7
 800669a:	bd80      	pop	{r7, pc}
 800669c:	feff8fff 	.word	0xfeff8fff
 80066a0:	40010000 	.word	0x40010000
 80066a4:	40010400 	.word	0x40010400
 80066a8:	0800dbd0 	.word	0x0800dbd0

080066ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b086      	sub	sp, #24
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
 80066b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6a1b      	ldr	r3, [r3, #32]
 80066ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6a1b      	ldr	r3, [r3, #32]
 80066c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	685b      	ldr	r3, [r3, #4]
 80066cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	69db      	ldr	r3, [r3, #28]
 80066d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80066d4:	68fa      	ldr	r2, [r7, #12]
 80066d6:	4b41      	ldr	r3, [pc, #260]	; (80067dc <TIM_OC3_SetConfig+0x130>)
 80066d8:	4013      	ands	r3, r2
 80066da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	f023 0303 	bic.w	r3, r3, #3
 80066e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	68fa      	ldr	r2, [r7, #12]
 80066ea:	4313      	orrs	r3, r2
 80066ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80066ee:	697b      	ldr	r3, [r7, #20]
 80066f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80066f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	689b      	ldr	r3, [r3, #8]
 80066fa:	021b      	lsls	r3, r3, #8
 80066fc:	697a      	ldr	r2, [r7, #20]
 80066fe:	4313      	orrs	r3, r2
 8006700:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	4a36      	ldr	r2, [pc, #216]	; (80067e0 <TIM_OC3_SetConfig+0x134>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d003      	beq.n	8006712 <TIM_OC3_SetConfig+0x66>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	4a35      	ldr	r2, [pc, #212]	; (80067e4 <TIM_OC3_SetConfig+0x138>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d11a      	bne.n	8006748 <TIM_OC3_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	68db      	ldr	r3, [r3, #12]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d008      	beq.n	800672c <TIM_OC3_SetConfig+0x80>
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	68db      	ldr	r3, [r3, #12]
 800671e:	2b08      	cmp	r3, #8
 8006720:	d004      	beq.n	800672c <TIM_OC3_SetConfig+0x80>
 8006722:	f641 31fd 	movw	r1, #7165	; 0x1bfd
 8006726:	4830      	ldr	r0, [pc, #192]	; (80067e8 <TIM_OC3_SetConfig+0x13c>)
 8006728:	f7fa ffcf 	bl	80016ca <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800672c:	697b      	ldr	r3, [r7, #20]
 800672e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006732:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	68db      	ldr	r3, [r3, #12]
 8006738:	021b      	lsls	r3, r3, #8
 800673a:	697a      	ldr	r2, [r7, #20]
 800673c:	4313      	orrs	r3, r2
 800673e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006746:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	4a25      	ldr	r2, [pc, #148]	; (80067e0 <TIM_OC3_SetConfig+0x134>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d003      	beq.n	8006758 <TIM_OC3_SetConfig+0xac>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	4a24      	ldr	r2, [pc, #144]	; (80067e4 <TIM_OC3_SetConfig+0x138>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d12f      	bne.n	80067b8 <TIM_OC3_SetConfig+0x10c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	699b      	ldr	r3, [r3, #24]
 800675c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006760:	d008      	beq.n	8006774 <TIM_OC3_SetConfig+0xc8>
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	699b      	ldr	r3, [r3, #24]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d004      	beq.n	8006774 <TIM_OC3_SetConfig+0xc8>
 800676a:	f641 410a 	movw	r1, #7178	; 0x1c0a
 800676e:	481e      	ldr	r0, [pc, #120]	; (80067e8 <TIM_OC3_SetConfig+0x13c>)
 8006770:	f7fa ffab 	bl	80016ca <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	695b      	ldr	r3, [r3, #20]
 8006778:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800677c:	d008      	beq.n	8006790 <TIM_OC3_SetConfig+0xe4>
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	695b      	ldr	r3, [r3, #20]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d004      	beq.n	8006790 <TIM_OC3_SetConfig+0xe4>
 8006786:	f641 410b 	movw	r1, #7179	; 0x1c0b
 800678a:	4817      	ldr	r0, [pc, #92]	; (80067e8 <TIM_OC3_SetConfig+0x13c>)
 800678c:	f7fa ff9d 	bl	80016ca <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006790:	693b      	ldr	r3, [r7, #16]
 8006792:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006796:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006798:	693b      	ldr	r3, [r7, #16]
 800679a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800679e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	695b      	ldr	r3, [r3, #20]
 80067a4:	011b      	lsls	r3, r3, #4
 80067a6:	693a      	ldr	r2, [r7, #16]
 80067a8:	4313      	orrs	r3, r2
 80067aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	699b      	ldr	r3, [r3, #24]
 80067b0:	011b      	lsls	r3, r3, #4
 80067b2:	693a      	ldr	r2, [r7, #16]
 80067b4:	4313      	orrs	r3, r2
 80067b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	693a      	ldr	r2, [r7, #16]
 80067bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	68fa      	ldr	r2, [r7, #12]
 80067c2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	685a      	ldr	r2, [r3, #4]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	697a      	ldr	r2, [r7, #20]
 80067d0:	621a      	str	r2, [r3, #32]
}
 80067d2:	bf00      	nop
 80067d4:	3718      	adds	r7, #24
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}
 80067da:	bf00      	nop
 80067dc:	fffeff8f 	.word	0xfffeff8f
 80067e0:	40010000 	.word	0x40010000
 80067e4:	40010400 	.word	0x40010400
 80067e8:	0800dbd0 	.word	0x0800dbd0

080067ec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b086      	sub	sp, #24
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
 80067f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6a1b      	ldr	r3, [r3, #32]
 80067fa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6a1b      	ldr	r3, [r3, #32]
 8006806:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	685b      	ldr	r3, [r3, #4]
 800680c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	69db      	ldr	r3, [r3, #28]
 8006812:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006814:	68fa      	ldr	r2, [r7, #12]
 8006816:	4b24      	ldr	r3, [pc, #144]	; (80068a8 <TIM_OC4_SetConfig+0xbc>)
 8006818:	4013      	ands	r3, r2
 800681a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006822:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	021b      	lsls	r3, r3, #8
 800682a:	68fa      	ldr	r2, [r7, #12]
 800682c:	4313      	orrs	r3, r2
 800682e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006830:	693b      	ldr	r3, [r7, #16]
 8006832:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006836:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	689b      	ldr	r3, [r3, #8]
 800683c:	031b      	lsls	r3, r3, #12
 800683e:	693a      	ldr	r2, [r7, #16]
 8006840:	4313      	orrs	r3, r2
 8006842:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	4a19      	ldr	r2, [pc, #100]	; (80068ac <TIM_OC4_SetConfig+0xc0>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d003      	beq.n	8006854 <TIM_OC4_SetConfig+0x68>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	4a18      	ldr	r2, [pc, #96]	; (80068b0 <TIM_OC4_SetConfig+0xc4>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d117      	bne.n	8006884 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	695b      	ldr	r3, [r3, #20]
 8006858:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800685c:	d008      	beq.n	8006870 <TIM_OC4_SetConfig+0x84>
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	695b      	ldr	r3, [r3, #20]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d004      	beq.n	8006870 <TIM_OC4_SetConfig+0x84>
 8006866:	f641 4149 	movw	r1, #7241	; 0x1c49
 800686a:	4812      	ldr	r0, [pc, #72]	; (80068b4 <TIM_OC4_SetConfig+0xc8>)
 800686c:	f7fa ff2d 	bl	80016ca <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006870:	697b      	ldr	r3, [r7, #20]
 8006872:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006876:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	695b      	ldr	r3, [r3, #20]
 800687c:	019b      	lsls	r3, r3, #6
 800687e:	697a      	ldr	r2, [r7, #20]
 8006880:	4313      	orrs	r3, r2
 8006882:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	697a      	ldr	r2, [r7, #20]
 8006888:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	68fa      	ldr	r2, [r7, #12]
 800688e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	685a      	ldr	r2, [r3, #4]
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	693a      	ldr	r2, [r7, #16]
 800689c:	621a      	str	r2, [r3, #32]
}
 800689e:	bf00      	nop
 80068a0:	3718      	adds	r7, #24
 80068a2:	46bd      	mov	sp, r7
 80068a4:	bd80      	pop	{r7, pc}
 80068a6:	bf00      	nop
 80068a8:	feff8fff 	.word	0xfeff8fff
 80068ac:	40010000 	.word	0x40010000
 80068b0:	40010400 	.word	0x40010400
 80068b4:	0800dbd0 	.word	0x0800dbd0

080068b8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80068b8:	b480      	push	{r7}
 80068ba:	b087      	sub	sp, #28
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
 80068c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6a1b      	ldr	r3, [r3, #32]
 80068c6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6a1b      	ldr	r3, [r3, #32]
 80068d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	685b      	ldr	r3, [r3, #4]
 80068d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80068e0:	68fa      	ldr	r2, [r7, #12]
 80068e2:	4b1b      	ldr	r3, [pc, #108]	; (8006950 <TIM_OC5_SetConfig+0x98>)
 80068e4:	4013      	ands	r3, r2
 80068e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	68fa      	ldr	r2, [r7, #12]
 80068ee:	4313      	orrs	r3, r2
 80068f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80068f8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	689b      	ldr	r3, [r3, #8]
 80068fe:	041b      	lsls	r3, r3, #16
 8006900:	693a      	ldr	r2, [r7, #16]
 8006902:	4313      	orrs	r3, r2
 8006904:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	4a12      	ldr	r2, [pc, #72]	; (8006954 <TIM_OC5_SetConfig+0x9c>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d003      	beq.n	8006916 <TIM_OC5_SetConfig+0x5e>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	4a11      	ldr	r2, [pc, #68]	; (8006958 <TIM_OC5_SetConfig+0xa0>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d109      	bne.n	800692a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006916:	697b      	ldr	r3, [r7, #20]
 8006918:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800691c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	695b      	ldr	r3, [r3, #20]
 8006922:	021b      	lsls	r3, r3, #8
 8006924:	697a      	ldr	r2, [r7, #20]
 8006926:	4313      	orrs	r3, r2
 8006928:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	697a      	ldr	r2, [r7, #20]
 800692e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	68fa      	ldr	r2, [r7, #12]
 8006934:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	685a      	ldr	r2, [r3, #4]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	693a      	ldr	r2, [r7, #16]
 8006942:	621a      	str	r2, [r3, #32]
}
 8006944:	bf00      	nop
 8006946:	371c      	adds	r7, #28
 8006948:	46bd      	mov	sp, r7
 800694a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694e:	4770      	bx	lr
 8006950:	fffeff8f 	.word	0xfffeff8f
 8006954:	40010000 	.word	0x40010000
 8006958:	40010400 	.word	0x40010400

0800695c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800695c:	b480      	push	{r7}
 800695e:	b087      	sub	sp, #28
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
 8006964:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6a1b      	ldr	r3, [r3, #32]
 800696a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6a1b      	ldr	r3, [r3, #32]
 8006976:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	685b      	ldr	r3, [r3, #4]
 800697c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006982:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006984:	68fa      	ldr	r2, [r7, #12]
 8006986:	4b1c      	ldr	r3, [pc, #112]	; (80069f8 <TIM_OC6_SetConfig+0x9c>)
 8006988:	4013      	ands	r3, r2
 800698a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	021b      	lsls	r3, r3, #8
 8006992:	68fa      	ldr	r2, [r7, #12]
 8006994:	4313      	orrs	r3, r2
 8006996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006998:	693b      	ldr	r3, [r7, #16]
 800699a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800699e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	689b      	ldr	r3, [r3, #8]
 80069a4:	051b      	lsls	r3, r3, #20
 80069a6:	693a      	ldr	r2, [r7, #16]
 80069a8:	4313      	orrs	r3, r2
 80069aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	4a13      	ldr	r2, [pc, #76]	; (80069fc <TIM_OC6_SetConfig+0xa0>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d003      	beq.n	80069bc <TIM_OC6_SetConfig+0x60>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	4a12      	ldr	r2, [pc, #72]	; (8006a00 <TIM_OC6_SetConfig+0xa4>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d109      	bne.n	80069d0 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80069c2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	695b      	ldr	r3, [r3, #20]
 80069c8:	029b      	lsls	r3, r3, #10
 80069ca:	697a      	ldr	r2, [r7, #20]
 80069cc:	4313      	orrs	r3, r2
 80069ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	697a      	ldr	r2, [r7, #20]
 80069d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	68fa      	ldr	r2, [r7, #12]
 80069da:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	685a      	ldr	r2, [r3, #4]
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	693a      	ldr	r2, [r7, #16]
 80069e8:	621a      	str	r2, [r3, #32]
}
 80069ea:	bf00      	nop
 80069ec:	371c      	adds	r7, #28
 80069ee:	46bd      	mov	sp, r7
 80069f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f4:	4770      	bx	lr
 80069f6:	bf00      	nop
 80069f8:	feff8fff 	.word	0xfeff8fff
 80069fc:	40010000 	.word	0x40010000
 8006a00:	40010400 	.word	0x40010400

08006a04 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a04:	b480      	push	{r7}
 8006a06:	b087      	sub	sp, #28
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	60f8      	str	r0, [r7, #12]
 8006a0c:	60b9      	str	r1, [r7, #8]
 8006a0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	6a1b      	ldr	r3, [r3, #32]
 8006a14:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	6a1b      	ldr	r3, [r3, #32]
 8006a1a:	f023 0201 	bic.w	r2, r3, #1
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	699b      	ldr	r3, [r3, #24]
 8006a26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006a28:	693b      	ldr	r3, [r7, #16]
 8006a2a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006a2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	011b      	lsls	r3, r3, #4
 8006a34:	693a      	ldr	r2, [r7, #16]
 8006a36:	4313      	orrs	r3, r2
 8006a38:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a3a:	697b      	ldr	r3, [r7, #20]
 8006a3c:	f023 030a 	bic.w	r3, r3, #10
 8006a40:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006a42:	697a      	ldr	r2, [r7, #20]
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	4313      	orrs	r3, r2
 8006a48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	693a      	ldr	r2, [r7, #16]
 8006a4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	697a      	ldr	r2, [r7, #20]
 8006a54:	621a      	str	r2, [r3, #32]
}
 8006a56:	bf00      	nop
 8006a58:	371c      	adds	r7, #28
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a60:	4770      	bx	lr

08006a62 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a62:	b480      	push	{r7}
 8006a64:	b087      	sub	sp, #28
 8006a66:	af00      	add	r7, sp, #0
 8006a68:	60f8      	str	r0, [r7, #12]
 8006a6a:	60b9      	str	r1, [r7, #8]
 8006a6c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	6a1b      	ldr	r3, [r3, #32]
 8006a72:	f023 0210 	bic.w	r2, r3, #16
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	699b      	ldr	r3, [r3, #24]
 8006a7e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	6a1b      	ldr	r3, [r3, #32]
 8006a84:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006a86:	697b      	ldr	r3, [r7, #20]
 8006a88:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006a8c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	031b      	lsls	r3, r3, #12
 8006a92:	697a      	ldr	r2, [r7, #20]
 8006a94:	4313      	orrs	r3, r2
 8006a96:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a98:	693b      	ldr	r3, [r7, #16]
 8006a9a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006a9e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	011b      	lsls	r3, r3, #4
 8006aa4:	693a      	ldr	r2, [r7, #16]
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	697a      	ldr	r2, [r7, #20]
 8006aae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	693a      	ldr	r2, [r7, #16]
 8006ab4:	621a      	str	r2, [r3, #32]
}
 8006ab6:	bf00      	nop
 8006ab8:	371c      	adds	r7, #28
 8006aba:	46bd      	mov	sp, r7
 8006abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac0:	4770      	bx	lr

08006ac2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006ac2:	b480      	push	{r7}
 8006ac4:	b085      	sub	sp, #20
 8006ac6:	af00      	add	r7, sp, #0
 8006ac8:	6078      	str	r0, [r7, #4]
 8006aca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	689b      	ldr	r3, [r3, #8]
 8006ad0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ad8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006ada:	683a      	ldr	r2, [r7, #0]
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	f043 0307 	orr.w	r3, r3, #7
 8006ae4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	68fa      	ldr	r2, [r7, #12]
 8006aea:	609a      	str	r2, [r3, #8]
}
 8006aec:	bf00      	nop
 8006aee:	3714      	adds	r7, #20
 8006af0:	46bd      	mov	sp, r7
 8006af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af6:	4770      	bx	lr

08006af8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006af8:	b480      	push	{r7}
 8006afa:	b087      	sub	sp, #28
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	60f8      	str	r0, [r7, #12]
 8006b00:	60b9      	str	r1, [r7, #8]
 8006b02:	607a      	str	r2, [r7, #4]
 8006b04:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	689b      	ldr	r3, [r3, #8]
 8006b0a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b0c:	697b      	ldr	r3, [r7, #20]
 8006b0e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006b12:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	021a      	lsls	r2, r3, #8
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	431a      	orrs	r2, r3
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	697a      	ldr	r2, [r7, #20]
 8006b22:	4313      	orrs	r3, r2
 8006b24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	697a      	ldr	r2, [r7, #20]
 8006b2a:	609a      	str	r2, [r3, #8]
}
 8006b2c:	bf00      	nop
 8006b2e:	371c      	adds	r7, #28
 8006b30:	46bd      	mov	sp, r7
 8006b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b36:	4770      	bx	lr

08006b38 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b086      	sub	sp, #24
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	60f8      	str	r0, [r7, #12]
 8006b40:	60b9      	str	r1, [r7, #8]
 8006b42:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	4a35      	ldr	r2, [pc, #212]	; (8006c1c <TIM_CCxChannelCmd+0xe4>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d030      	beq.n	8006bae <TIM_CCxChannelCmd+0x76>
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b52:	d02c      	beq.n	8006bae <TIM_CCxChannelCmd+0x76>
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	4a32      	ldr	r2, [pc, #200]	; (8006c20 <TIM_CCxChannelCmd+0xe8>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d028      	beq.n	8006bae <TIM_CCxChannelCmd+0x76>
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	4a31      	ldr	r2, [pc, #196]	; (8006c24 <TIM_CCxChannelCmd+0xec>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d024      	beq.n	8006bae <TIM_CCxChannelCmd+0x76>
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	4a30      	ldr	r2, [pc, #192]	; (8006c28 <TIM_CCxChannelCmd+0xf0>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d020      	beq.n	8006bae <TIM_CCxChannelCmd+0x76>
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	4a2f      	ldr	r2, [pc, #188]	; (8006c2c <TIM_CCxChannelCmd+0xf4>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d01c      	beq.n	8006bae <TIM_CCxChannelCmd+0x76>
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	4a2e      	ldr	r2, [pc, #184]	; (8006c30 <TIM_CCxChannelCmd+0xf8>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d018      	beq.n	8006bae <TIM_CCxChannelCmd+0x76>
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	4a2d      	ldr	r2, [pc, #180]	; (8006c34 <TIM_CCxChannelCmd+0xfc>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d014      	beq.n	8006bae <TIM_CCxChannelCmd+0x76>
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	4a2c      	ldr	r2, [pc, #176]	; (8006c38 <TIM_CCxChannelCmd+0x100>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d010      	beq.n	8006bae <TIM_CCxChannelCmd+0x76>
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	4a2b      	ldr	r2, [pc, #172]	; (8006c3c <TIM_CCxChannelCmd+0x104>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d00c      	beq.n	8006bae <TIM_CCxChannelCmd+0x76>
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	4a2a      	ldr	r2, [pc, #168]	; (8006c40 <TIM_CCxChannelCmd+0x108>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d008      	beq.n	8006bae <TIM_CCxChannelCmd+0x76>
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	4a29      	ldr	r2, [pc, #164]	; (8006c44 <TIM_CCxChannelCmd+0x10c>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d004      	beq.n	8006bae <TIM_CCxChannelCmd+0x76>
 8006ba4:	f641 61a1 	movw	r1, #7841	; 0x1ea1
 8006ba8:	4827      	ldr	r0, [pc, #156]	; (8006c48 <TIM_CCxChannelCmd+0x110>)
 8006baa:	f7fa fd8e 	bl	80016ca <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d016      	beq.n	8006be2 <TIM_CCxChannelCmd+0xaa>
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	2b04      	cmp	r3, #4
 8006bb8:	d013      	beq.n	8006be2 <TIM_CCxChannelCmd+0xaa>
 8006bba:	68bb      	ldr	r3, [r7, #8]
 8006bbc:	2b08      	cmp	r3, #8
 8006bbe:	d010      	beq.n	8006be2 <TIM_CCxChannelCmd+0xaa>
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	2b0c      	cmp	r3, #12
 8006bc4:	d00d      	beq.n	8006be2 <TIM_CCxChannelCmd+0xaa>
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	2b10      	cmp	r3, #16
 8006bca:	d00a      	beq.n	8006be2 <TIM_CCxChannelCmd+0xaa>
 8006bcc:	68bb      	ldr	r3, [r7, #8]
 8006bce:	2b14      	cmp	r3, #20
 8006bd0:	d007      	beq.n	8006be2 <TIM_CCxChannelCmd+0xaa>
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	2b3c      	cmp	r3, #60	; 0x3c
 8006bd6:	d004      	beq.n	8006be2 <TIM_CCxChannelCmd+0xaa>
 8006bd8:	f641 61a2 	movw	r1, #7842	; 0x1ea2
 8006bdc:	481a      	ldr	r0, [pc, #104]	; (8006c48 <TIM_CCxChannelCmd+0x110>)
 8006bde:	f7fa fd74 	bl	80016ca <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	f003 031f 	and.w	r3, r3, #31
 8006be8:	2201      	movs	r2, #1
 8006bea:	fa02 f303 	lsl.w	r3, r2, r3
 8006bee:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	6a1a      	ldr	r2, [r3, #32]
 8006bf4:	697b      	ldr	r3, [r7, #20]
 8006bf6:	43db      	mvns	r3, r3
 8006bf8:	401a      	ands	r2, r3
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	6a1a      	ldr	r2, [r3, #32]
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	f003 031f 	and.w	r3, r3, #31
 8006c08:	6879      	ldr	r1, [r7, #4]
 8006c0a:	fa01 f303 	lsl.w	r3, r1, r3
 8006c0e:	431a      	orrs	r2, r3
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	621a      	str	r2, [r3, #32]
}
 8006c14:	bf00      	nop
 8006c16:	3718      	adds	r7, #24
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	bd80      	pop	{r7, pc}
 8006c1c:	40010000 	.word	0x40010000
 8006c20:	40000400 	.word	0x40000400
 8006c24:	40000800 	.word	0x40000800
 8006c28:	40000c00 	.word	0x40000c00
 8006c2c:	40010400 	.word	0x40010400
 8006c30:	40014000 	.word	0x40014000
 8006c34:	40014400 	.word	0x40014400
 8006c38:	40014800 	.word	0x40014800
 8006c3c:	40001800 	.word	0x40001800
 8006c40:	40001c00 	.word	0x40001c00
 8006c44:	40002000 	.word	0x40002000
 8006c48:	0800dbd0 	.word	0x0800dbd0

08006c4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b084      	sub	sp, #16
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
 8006c54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	4a32      	ldr	r2, [pc, #200]	; (8006d24 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d027      	beq.n	8006cb0 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c68:	d022      	beq.n	8006cb0 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	4a2e      	ldr	r2, [pc, #184]	; (8006d28 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d01d      	beq.n	8006cb0 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	4a2c      	ldr	r2, [pc, #176]	; (8006d2c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d018      	beq.n	8006cb0 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	4a2b      	ldr	r2, [pc, #172]	; (8006d30 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d013      	beq.n	8006cb0 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a29      	ldr	r2, [pc, #164]	; (8006d34 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d00e      	beq.n	8006cb0 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4a28      	ldr	r2, [pc, #160]	; (8006d38 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d009      	beq.n	8006cb0 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a26      	ldr	r2, [pc, #152]	; (8006d3c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d004      	beq.n	8006cb0 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8006ca6:	f240 71b6 	movw	r1, #1974	; 0x7b6
 8006caa:	4825      	ldr	r0, [pc, #148]	; (8006d40 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006cac:	f7fa fd0d 	bl	80016ca <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d020      	beq.n	8006cfa <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	2b10      	cmp	r3, #16
 8006cbe:	d01c      	beq.n	8006cfa <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	2b20      	cmp	r3, #32
 8006cc6:	d018      	beq.n	8006cfa <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	2b30      	cmp	r3, #48	; 0x30
 8006cce:	d014      	beq.n	8006cfa <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	2b40      	cmp	r3, #64	; 0x40
 8006cd6:	d010      	beq.n	8006cfa <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	2b50      	cmp	r3, #80	; 0x50
 8006cde:	d00c      	beq.n	8006cfa <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	2b60      	cmp	r3, #96	; 0x60
 8006ce6:	d008      	beq.n	8006cfa <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	2b70      	cmp	r3, #112	; 0x70
 8006cee:	d004      	beq.n	8006cfa <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8006cf0:	f240 71b7 	movw	r1, #1975	; 0x7b7
 8006cf4:	4812      	ldr	r0, [pc, #72]	; (8006d40 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006cf6:	f7fa fce8 	bl	80016ca <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	689b      	ldr	r3, [r3, #8]
 8006cfe:	2b80      	cmp	r3, #128	; 0x80
 8006d00:	d008      	beq.n	8006d14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	689b      	ldr	r3, [r3, #8]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d004      	beq.n	8006d14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006d0a:	f44f 61f7 	mov.w	r1, #1976	; 0x7b8
 8006d0e:	480c      	ldr	r0, [pc, #48]	; (8006d40 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006d10:	f7fa fcdb 	bl	80016ca <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d1a:	2b01      	cmp	r3, #1
 8006d1c:	d112      	bne.n	8006d44 <HAL_TIMEx_MasterConfigSynchronization+0xf8>
 8006d1e:	2302      	movs	r3, #2
 8006d20:	e0d7      	b.n	8006ed2 <HAL_TIMEx_MasterConfigSynchronization+0x286>
 8006d22:	bf00      	nop
 8006d24:	40010000 	.word	0x40010000
 8006d28:	40000400 	.word	0x40000400
 8006d2c:	40000800 	.word	0x40000800
 8006d30:	40000c00 	.word	0x40000c00
 8006d34:	40001000 	.word	0x40001000
 8006d38:	40001400 	.word	0x40001400
 8006d3c:	40010400 	.word	0x40010400
 8006d40:	0800dc08 	.word	0x0800dc08
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2201      	movs	r2, #1
 8006d48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2202      	movs	r2, #2
 8006d50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	685b      	ldr	r3, [r3, #4]
 8006d5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	689b      	ldr	r3, [r3, #8]
 8006d62:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	4a5c      	ldr	r2, [pc, #368]	; (8006edc <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d004      	beq.n	8006d78 <HAL_TIMEx_MasterConfigSynchronization+0x12c>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	4a5b      	ldr	r2, [pc, #364]	; (8006ee0 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d161      	bne.n	8006e3c <HAL_TIMEx_MasterConfigSynchronization+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	685b      	ldr	r3, [r3, #4]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d054      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	685b      	ldr	r3, [r3, #4]
 8006d84:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006d88:	d04f      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	685b      	ldr	r3, [r3, #4]
 8006d8e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006d92:	d04a      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	685b      	ldr	r3, [r3, #4]
 8006d98:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006d9c:	d045      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	685b      	ldr	r3, [r3, #4]
 8006da2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006da6:	d040      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	685b      	ldr	r3, [r3, #4]
 8006dac:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
 8006db0:	d03b      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006dba:	d036      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006dc4:	d031      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	685b      	ldr	r3, [r3, #4]
 8006dca:	f5b3 0fe0 	cmp.w	r3, #7340032	; 0x700000
 8006dce:	d02c      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006dd8:	d027      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	f5b3 0f10 	cmp.w	r3, #9437184	; 0x900000
 8006de2:	d022      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	685b      	ldr	r3, [r3, #4]
 8006de8:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8006dec:	d01d      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	685b      	ldr	r3, [r3, #4]
 8006df2:	f5b3 0f30 	cmp.w	r3, #11534336	; 0xb00000
 8006df6:	d018      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	685b      	ldr	r3, [r3, #4]
 8006dfc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006e00:	d013      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	685b      	ldr	r3, [r3, #4]
 8006e06:	f5b3 0f50 	cmp.w	r3, #13631488	; 0xd00000
 8006e0a:	d00e      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	685b      	ldr	r3, [r3, #4]
 8006e10:	f5b3 0f60 	cmp.w	r3, #14680064	; 0xe00000
 8006e14:	d009      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	685b      	ldr	r3, [r3, #4]
 8006e1a:	f5b3 0f70 	cmp.w	r3, #15728640	; 0xf00000
 8006e1e:	d004      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006e20:	f240 71ca 	movw	r1, #1994	; 0x7ca
 8006e24:	482f      	ldr	r0, [pc, #188]	; (8006ee4 <HAL_TIMEx_MasterConfigSynchronization+0x298>)
 8006e26:	f7fa fc50 	bl	80016ca <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006e30:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	685b      	ldr	r3, [r3, #4]
 8006e36:	68fa      	ldr	r2, [r7, #12]
 8006e38:	4313      	orrs	r3, r2
 8006e3a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	68fa      	ldr	r2, [r7, #12]
 8006e4a:	4313      	orrs	r3, r2
 8006e4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	68fa      	ldr	r2, [r7, #12]
 8006e54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	4a20      	ldr	r2, [pc, #128]	; (8006edc <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d022      	beq.n	8006ea6 <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e68:	d01d      	beq.n	8006ea6 <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	4a1e      	ldr	r2, [pc, #120]	; (8006ee8 <HAL_TIMEx_MasterConfigSynchronization+0x29c>)
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d018      	beq.n	8006ea6 <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	4a1c      	ldr	r2, [pc, #112]	; (8006eec <HAL_TIMEx_MasterConfigSynchronization+0x2a0>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d013      	beq.n	8006ea6 <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4a1b      	ldr	r2, [pc, #108]	; (8006ef0 <HAL_TIMEx_MasterConfigSynchronization+0x2a4>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d00e      	beq.n	8006ea6 <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	4a14      	ldr	r2, [pc, #80]	; (8006ee0 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d009      	beq.n	8006ea6 <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	4a17      	ldr	r2, [pc, #92]	; (8006ef4 <HAL_TIMEx_MasterConfigSynchronization+0x2a8>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d004      	beq.n	8006ea6 <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4a15      	ldr	r2, [pc, #84]	; (8006ef8 <HAL_TIMEx_MasterConfigSynchronization+0x2ac>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d10c      	bne.n	8006ec0 <HAL_TIMEx_MasterConfigSynchronization+0x274>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006eac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	689b      	ldr	r3, [r3, #8]
 8006eb2:	68ba      	ldr	r2, [r7, #8]
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	68ba      	ldr	r2, [r7, #8]
 8006ebe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2201      	movs	r2, #1
 8006ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2200      	movs	r2, #0
 8006ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006ed0:	2300      	movs	r3, #0
}
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	3710      	adds	r7, #16
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bd80      	pop	{r7, pc}
 8006eda:	bf00      	nop
 8006edc:	40010000 	.word	0x40010000
 8006ee0:	40010400 	.word	0x40010400
 8006ee4:	0800dc08 	.word	0x0800dc08
 8006ee8:	40000400 	.word	0x40000400
 8006eec:	40000800 	.word	0x40000800
 8006ef0:	40000c00 	.word	0x40000c00
 8006ef4:	40014000 	.word	0x40014000
 8006ef8:	40001800 	.word	0x40001800

08006efc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006efc:	b480      	push	{r7}
 8006efe:	b083      	sub	sp, #12
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006f04:	bf00      	nop
 8006f06:	370c      	adds	r7, #12
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0e:	4770      	bx	lr

08006f10 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006f10:	b480      	push	{r7}
 8006f12:	b083      	sub	sp, #12
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006f18:	bf00      	nop
 8006f1a:	370c      	adds	r7, #12
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f22:	4770      	bx	lr

08006f24 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006f24:	b480      	push	{r7}
 8006f26:	b083      	sub	sp, #12
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006f2c:	bf00      	nop
 8006f2e:	370c      	adds	r7, #12
 8006f30:	46bd      	mov	sp, r7
 8006f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f36:	4770      	bx	lr

08006f38 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b082      	sub	sp, #8
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d101      	bne.n	8006f4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006f46:	2301      	movs	r3, #1
 8006f48:	e09f      	b.n	800708a <HAL_UART_Init+0x152>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	699b      	ldr	r3, [r3, #24]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d02d      	beq.n	8006fae <HAL_UART_Init+0x76>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4a4f      	ldr	r2, [pc, #316]	; (8007094 <HAL_UART_Init+0x15c>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d055      	beq.n	8007008 <HAL_UART_Init+0xd0>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4a4d      	ldr	r2, [pc, #308]	; (8007098 <HAL_UART_Init+0x160>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d050      	beq.n	8007008 <HAL_UART_Init+0xd0>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4a4c      	ldr	r2, [pc, #304]	; (800709c <HAL_UART_Init+0x164>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d04b      	beq.n	8007008 <HAL_UART_Init+0xd0>
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	4a4a      	ldr	r2, [pc, #296]	; (80070a0 <HAL_UART_Init+0x168>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d046      	beq.n	8007008 <HAL_UART_Init+0xd0>
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	4a49      	ldr	r2, [pc, #292]	; (80070a4 <HAL_UART_Init+0x16c>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d041      	beq.n	8007008 <HAL_UART_Init+0xd0>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	4a47      	ldr	r2, [pc, #284]	; (80070a8 <HAL_UART_Init+0x170>)
 8006f8a:	4293      	cmp	r3, r2
 8006f8c:	d03c      	beq.n	8007008 <HAL_UART_Init+0xd0>
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	4a46      	ldr	r2, [pc, #280]	; (80070ac <HAL_UART_Init+0x174>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d037      	beq.n	8007008 <HAL_UART_Init+0xd0>
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	4a44      	ldr	r2, [pc, #272]	; (80070b0 <HAL_UART_Init+0x178>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d032      	beq.n	8007008 <HAL_UART_Init+0xd0>
 8006fa2:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8006fa6:	4843      	ldr	r0, [pc, #268]	; (80070b4 <HAL_UART_Init+0x17c>)
 8006fa8:	f7fa fb8f 	bl	80016ca <assert_failed>
 8006fac:	e02c      	b.n	8007008 <HAL_UART_Init+0xd0>
  }
  else
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	4a38      	ldr	r2, [pc, #224]	; (8007094 <HAL_UART_Init+0x15c>)
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d027      	beq.n	8007008 <HAL_UART_Init+0xd0>
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	4a36      	ldr	r2, [pc, #216]	; (8007098 <HAL_UART_Init+0x160>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d022      	beq.n	8007008 <HAL_UART_Init+0xd0>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4a35      	ldr	r2, [pc, #212]	; (800709c <HAL_UART_Init+0x164>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d01d      	beq.n	8007008 <HAL_UART_Init+0xd0>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a33      	ldr	r2, [pc, #204]	; (80070a0 <HAL_UART_Init+0x168>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d018      	beq.n	8007008 <HAL_UART_Init+0xd0>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4a32      	ldr	r2, [pc, #200]	; (80070a4 <HAL_UART_Init+0x16c>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d013      	beq.n	8007008 <HAL_UART_Init+0xd0>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a30      	ldr	r2, [pc, #192]	; (80070a8 <HAL_UART_Init+0x170>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d00e      	beq.n	8007008 <HAL_UART_Init+0xd0>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4a2f      	ldr	r2, [pc, #188]	; (80070ac <HAL_UART_Init+0x174>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d009      	beq.n	8007008 <HAL_UART_Init+0xd0>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4a2d      	ldr	r2, [pc, #180]	; (80070b0 <HAL_UART_Init+0x178>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d004      	beq.n	8007008 <HAL_UART_Init+0xd0>
 8006ffe:	f240 1131 	movw	r1, #305	; 0x131
 8007002:	482c      	ldr	r0, [pc, #176]	; (80070b4 <HAL_UART_Init+0x17c>)
 8007004:	f7fa fb61 	bl	80016ca <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800700c:	2b00      	cmp	r3, #0
 800700e:	d106      	bne.n	800701e <HAL_UART_Init+0xe6>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2200      	movs	r2, #0
 8007014:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007018:	6878      	ldr	r0, [r7, #4]
 800701a:	f7fa ff35 	bl	8001e88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2224      	movs	r2, #36	; 0x24
 8007022:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	681a      	ldr	r2, [r3, #0]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f022 0201 	bic.w	r2, r2, #1
 8007032:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007034:	6878      	ldr	r0, [r7, #4]
 8007036:	f000 fbf9 	bl	800782c <UART_SetConfig>
 800703a:	4603      	mov	r3, r0
 800703c:	2b01      	cmp	r3, #1
 800703e:	d101      	bne.n	8007044 <HAL_UART_Init+0x10c>
  {
    return HAL_ERROR;
 8007040:	2301      	movs	r3, #1
 8007042:	e022      	b.n	800708a <HAL_UART_Init+0x152>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007048:	2b00      	cmp	r3, #0
 800704a:	d002      	beq.n	8007052 <HAL_UART_Init+0x11a>
  {
    UART_AdvFeatureConfig(huart);
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f000 fee3 	bl	8007e18 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	685a      	ldr	r2, [r3, #4]
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007060:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	689a      	ldr	r2, [r3, #8]
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007070:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	681a      	ldr	r2, [r3, #0]
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f042 0201 	orr.w	r2, r2, #1
 8007080:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007082:	6878      	ldr	r0, [r7, #4]
 8007084:	f001 f820 	bl	80080c8 <UART_CheckIdleState>
 8007088:	4603      	mov	r3, r0
}
 800708a:	4618      	mov	r0, r3
 800708c:	3708      	adds	r7, #8
 800708e:	46bd      	mov	sp, r7
 8007090:	bd80      	pop	{r7, pc}
 8007092:	bf00      	nop
 8007094:	40011000 	.word	0x40011000
 8007098:	40004400 	.word	0x40004400
 800709c:	40004800 	.word	0x40004800
 80070a0:	40004c00 	.word	0x40004c00
 80070a4:	40005000 	.word	0x40005000
 80070a8:	40011400 	.word	0x40011400
 80070ac:	40007800 	.word	0x40007800
 80070b0:	40007c00 	.word	0x40007c00
 80070b4:	0800dc44 	.word	0x0800dc44

080070b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b08a      	sub	sp, #40	; 0x28
 80070bc:	af02      	add	r7, sp, #8
 80070be:	60f8      	str	r0, [r7, #12]
 80070c0:	60b9      	str	r1, [r7, #8]
 80070c2:	603b      	str	r3, [r7, #0]
 80070c4:	4613      	mov	r3, r2
 80070c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80070cc:	2b20      	cmp	r3, #32
 80070ce:	d171      	bne.n	80071b4 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80070d0:	68bb      	ldr	r3, [r7, #8]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d002      	beq.n	80070dc <HAL_UART_Transmit+0x24>
 80070d6:	88fb      	ldrh	r3, [r7, #6]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d101      	bne.n	80070e0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80070dc:	2301      	movs	r3, #1
 80070de:	e06a      	b.n	80071b6 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	2200      	movs	r2, #0
 80070e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	2221      	movs	r2, #33	; 0x21
 80070ec:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80070ee:	f7fa ffcf 	bl	8002090 <HAL_GetTick>
 80070f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	88fa      	ldrh	r2, [r7, #6]
 80070f8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	88fa      	ldrh	r2, [r7, #6]
 8007100:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	689b      	ldr	r3, [r3, #8]
 8007108:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800710c:	d108      	bne.n	8007120 <HAL_UART_Transmit+0x68>
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	691b      	ldr	r3, [r3, #16]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d104      	bne.n	8007120 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8007116:	2300      	movs	r3, #0
 8007118:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	61bb      	str	r3, [r7, #24]
 800711e:	e003      	b.n	8007128 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007124:	2300      	movs	r3, #0
 8007126:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007128:	e02c      	b.n	8007184 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	9300      	str	r3, [sp, #0]
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	2200      	movs	r2, #0
 8007132:	2180      	movs	r1, #128	; 0x80
 8007134:	68f8      	ldr	r0, [r7, #12]
 8007136:	f000 fffe 	bl	8008136 <UART_WaitOnFlagUntilTimeout>
 800713a:	4603      	mov	r3, r0
 800713c:	2b00      	cmp	r3, #0
 800713e:	d001      	beq.n	8007144 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8007140:	2303      	movs	r3, #3
 8007142:	e038      	b.n	80071b6 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8007144:	69fb      	ldr	r3, [r7, #28]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d10b      	bne.n	8007162 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800714a:	69bb      	ldr	r3, [r7, #24]
 800714c:	881b      	ldrh	r3, [r3, #0]
 800714e:	461a      	mov	r2, r3
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007158:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800715a:	69bb      	ldr	r3, [r7, #24]
 800715c:	3302      	adds	r3, #2
 800715e:	61bb      	str	r3, [r7, #24]
 8007160:	e007      	b.n	8007172 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007162:	69fb      	ldr	r3, [r7, #28]
 8007164:	781a      	ldrb	r2, [r3, #0]
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800716c:	69fb      	ldr	r3, [r7, #28]
 800716e:	3301      	adds	r3, #1
 8007170:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007178:	b29b      	uxth	r3, r3
 800717a:	3b01      	subs	r3, #1
 800717c:	b29a      	uxth	r2, r3
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800718a:	b29b      	uxth	r3, r3
 800718c:	2b00      	cmp	r3, #0
 800718e:	d1cc      	bne.n	800712a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	9300      	str	r3, [sp, #0]
 8007194:	697b      	ldr	r3, [r7, #20]
 8007196:	2200      	movs	r2, #0
 8007198:	2140      	movs	r1, #64	; 0x40
 800719a:	68f8      	ldr	r0, [r7, #12]
 800719c:	f000 ffcb 	bl	8008136 <UART_WaitOnFlagUntilTimeout>
 80071a0:	4603      	mov	r3, r0
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d001      	beq.n	80071aa <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 80071a6:	2303      	movs	r3, #3
 80071a8:	e005      	b.n	80071b6 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	2220      	movs	r2, #32
 80071ae:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80071b0:	2300      	movs	r3, #0
 80071b2:	e000      	b.n	80071b6 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80071b4:	2302      	movs	r3, #2
  }
}
 80071b6:	4618      	mov	r0, r3
 80071b8:	3720      	adds	r7, #32
 80071ba:	46bd      	mov	sp, r7
 80071bc:	bd80      	pop	{r7, pc}

080071be <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80071be:	b580      	push	{r7, lr}
 80071c0:	b08a      	sub	sp, #40	; 0x28
 80071c2:	af00      	add	r7, sp, #0
 80071c4:	60f8      	str	r0, [r7, #12]
 80071c6:	60b9      	str	r1, [r7, #8]
 80071c8:	4613      	mov	r3, r2
 80071ca:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80071d2:	2b20      	cmp	r3, #32
 80071d4:	d132      	bne.n	800723c <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80071d6:	68bb      	ldr	r3, [r7, #8]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d002      	beq.n	80071e2 <HAL_UART_Receive_IT+0x24>
 80071dc:	88fb      	ldrh	r3, [r7, #6]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d101      	bne.n	80071e6 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80071e2:	2301      	movs	r3, #1
 80071e4:	e02b      	b.n	800723e <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	2200      	movs	r2, #0
 80071ea:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	685b      	ldr	r3, [r3, #4]
 80071f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d018      	beq.n	800722c <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007200:	697b      	ldr	r3, [r7, #20]
 8007202:	e853 3f00 	ldrex	r3, [r3]
 8007206:	613b      	str	r3, [r7, #16]
   return(result);
 8007208:	693b      	ldr	r3, [r7, #16]
 800720a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800720e:	627b      	str	r3, [r7, #36]	; 0x24
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	461a      	mov	r2, r3
 8007216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007218:	623b      	str	r3, [r7, #32]
 800721a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800721c:	69f9      	ldr	r1, [r7, #28]
 800721e:	6a3a      	ldr	r2, [r7, #32]
 8007220:	e841 2300 	strex	r3, r2, [r1]
 8007224:	61bb      	str	r3, [r7, #24]
   return(result);
 8007226:	69bb      	ldr	r3, [r7, #24]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d1e6      	bne.n	80071fa <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800722c:	88fb      	ldrh	r3, [r7, #6]
 800722e:	461a      	mov	r2, r3
 8007230:	68b9      	ldr	r1, [r7, #8]
 8007232:	68f8      	ldr	r0, [r7, #12]
 8007234:	f001 f846 	bl	80082c4 <UART_Start_Receive_IT>
 8007238:	4603      	mov	r3, r0
 800723a:	e000      	b.n	800723e <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800723c:	2302      	movs	r3, #2
  }
}
 800723e:	4618      	mov	r0, r3
 8007240:	3728      	adds	r7, #40	; 0x28
 8007242:	46bd      	mov	sp, r7
 8007244:	bd80      	pop	{r7, pc}
	...

08007248 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b0ba      	sub	sp, #232	; 0xe8
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	69db      	ldr	r3, [r3, #28]
 8007256:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	689b      	ldr	r3, [r3, #8]
 800726a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800726e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007272:	f640 030f 	movw	r3, #2063	; 0x80f
 8007276:	4013      	ands	r3, r2
 8007278:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800727c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007280:	2b00      	cmp	r3, #0
 8007282:	d115      	bne.n	80072b0 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007284:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007288:	f003 0320 	and.w	r3, r3, #32
 800728c:	2b00      	cmp	r3, #0
 800728e:	d00f      	beq.n	80072b0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007290:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007294:	f003 0320 	and.w	r3, r3, #32
 8007298:	2b00      	cmp	r3, #0
 800729a:	d009      	beq.n	80072b0 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	f000 8297 	beq.w	80077d4 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80072aa:	6878      	ldr	r0, [r7, #4]
 80072ac:	4798      	blx	r3
      }
      return;
 80072ae:	e291      	b.n	80077d4 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80072b0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	f000 8117 	beq.w	80074e8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80072ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80072be:	f003 0301 	and.w	r3, r3, #1
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d106      	bne.n	80072d4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80072c6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80072ca:	4b85      	ldr	r3, [pc, #532]	; (80074e0 <HAL_UART_IRQHandler+0x298>)
 80072cc:	4013      	ands	r3, r2
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	f000 810a 	beq.w	80074e8 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80072d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072d8:	f003 0301 	and.w	r3, r3, #1
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d011      	beq.n	8007304 <HAL_UART_IRQHandler+0xbc>
 80072e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d00b      	beq.n	8007304 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	2201      	movs	r2, #1
 80072f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80072fa:	f043 0201 	orr.w	r2, r3, #1
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007304:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007308:	f003 0302 	and.w	r3, r3, #2
 800730c:	2b00      	cmp	r3, #0
 800730e:	d011      	beq.n	8007334 <HAL_UART_IRQHandler+0xec>
 8007310:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007314:	f003 0301 	and.w	r3, r3, #1
 8007318:	2b00      	cmp	r3, #0
 800731a:	d00b      	beq.n	8007334 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	2202      	movs	r2, #2
 8007322:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800732a:	f043 0204 	orr.w	r2, r3, #4
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007334:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007338:	f003 0304 	and.w	r3, r3, #4
 800733c:	2b00      	cmp	r3, #0
 800733e:	d011      	beq.n	8007364 <HAL_UART_IRQHandler+0x11c>
 8007340:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007344:	f003 0301 	and.w	r3, r3, #1
 8007348:	2b00      	cmp	r3, #0
 800734a:	d00b      	beq.n	8007364 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	2204      	movs	r2, #4
 8007352:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800735a:	f043 0202 	orr.w	r2, r3, #2
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007364:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007368:	f003 0308 	and.w	r3, r3, #8
 800736c:	2b00      	cmp	r3, #0
 800736e:	d017      	beq.n	80073a0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007370:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007374:	f003 0320 	and.w	r3, r3, #32
 8007378:	2b00      	cmp	r3, #0
 800737a:	d105      	bne.n	8007388 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800737c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007380:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007384:	2b00      	cmp	r3, #0
 8007386:	d00b      	beq.n	80073a0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	2208      	movs	r2, #8
 800738e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007396:	f043 0208 	orr.w	r2, r3, #8
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80073a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d012      	beq.n	80073d2 <HAL_UART_IRQHandler+0x18a>
 80073ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80073b0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d00c      	beq.n	80073d2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80073c0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80073c8:	f043 0220 	orr.w	r2, r3, #32
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80073d8:	2b00      	cmp	r3, #0
 80073da:	f000 81fd 	beq.w	80077d8 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80073de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073e2:	f003 0320 	and.w	r3, r3, #32
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d00d      	beq.n	8007406 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80073ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80073ee:	f003 0320 	and.w	r3, r3, #32
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d007      	beq.n	8007406 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d003      	beq.n	8007406 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800740c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	689b      	ldr	r3, [r3, #8]
 8007416:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800741a:	2b40      	cmp	r3, #64	; 0x40
 800741c:	d005      	beq.n	800742a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800741e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007422:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007426:	2b00      	cmp	r3, #0
 8007428:	d04f      	beq.n	80074ca <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800742a:	6878      	ldr	r0, [r7, #4]
 800742c:	f001 f810 	bl	8008450 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	689b      	ldr	r3, [r3, #8]
 8007436:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800743a:	2b40      	cmp	r3, #64	; 0x40
 800743c:	d141      	bne.n	80074c2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	3308      	adds	r3, #8
 8007444:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007448:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800744c:	e853 3f00 	ldrex	r3, [r3]
 8007450:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007454:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007458:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800745c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	3308      	adds	r3, #8
 8007466:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800746a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800746e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007472:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007476:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800747a:	e841 2300 	strex	r3, r2, [r1]
 800747e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007482:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007486:	2b00      	cmp	r3, #0
 8007488:	d1d9      	bne.n	800743e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800748e:	2b00      	cmp	r3, #0
 8007490:	d013      	beq.n	80074ba <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007496:	4a13      	ldr	r2, [pc, #76]	; (80074e4 <HAL_UART_IRQHandler+0x29c>)
 8007498:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800749e:	4618      	mov	r0, r3
 80074a0:	f7fa ffd6 	bl	8002450 <HAL_DMA_Abort_IT>
 80074a4:	4603      	mov	r3, r0
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d017      	beq.n	80074da <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074b0:	687a      	ldr	r2, [r7, #4]
 80074b2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80074b4:	4610      	mov	r0, r2
 80074b6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074b8:	e00f      	b.n	80074da <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80074ba:	6878      	ldr	r0, [r7, #4]
 80074bc:	f000 f9a0 	bl	8007800 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074c0:	e00b      	b.n	80074da <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f000 f99c 	bl	8007800 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074c8:	e007      	b.n	80074da <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80074ca:	6878      	ldr	r0, [r7, #4]
 80074cc:	f000 f998 	bl	8007800 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2200      	movs	r2, #0
 80074d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80074d8:	e17e      	b.n	80077d8 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074da:	bf00      	nop
    return;
 80074dc:	e17c      	b.n	80077d8 <HAL_UART_IRQHandler+0x590>
 80074de:	bf00      	nop
 80074e0:	04000120 	.word	0x04000120
 80074e4:	08008519 	.word	0x08008519

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074ec:	2b01      	cmp	r3, #1
 80074ee:	f040 814c 	bne.w	800778a <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80074f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074f6:	f003 0310 	and.w	r3, r3, #16
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	f000 8145 	beq.w	800778a <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007500:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007504:	f003 0310 	and.w	r3, r3, #16
 8007508:	2b00      	cmp	r3, #0
 800750a:	f000 813e 	beq.w	800778a <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	2210      	movs	r2, #16
 8007514:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	689b      	ldr	r3, [r3, #8]
 800751c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007520:	2b40      	cmp	r3, #64	; 0x40
 8007522:	f040 80b6 	bne.w	8007692 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	685b      	ldr	r3, [r3, #4]
 800752e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007532:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007536:	2b00      	cmp	r3, #0
 8007538:	f000 8150 	beq.w	80077dc <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007542:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007546:	429a      	cmp	r2, r3
 8007548:	f080 8148 	bcs.w	80077dc <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007552:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800755a:	69db      	ldr	r3, [r3, #28]
 800755c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007560:	f000 8086 	beq.w	8007670 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800756c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007570:	e853 3f00 	ldrex	r3, [r3]
 8007574:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007578:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800757c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007580:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	461a      	mov	r2, r3
 800758a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800758e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007592:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007596:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800759a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800759e:	e841 2300 	strex	r3, r2, [r1]
 80075a2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80075a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d1da      	bne.n	8007564 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	3308      	adds	r3, #8
 80075b4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80075b8:	e853 3f00 	ldrex	r3, [r3]
 80075bc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80075be:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80075c0:	f023 0301 	bic.w	r3, r3, #1
 80075c4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	3308      	adds	r3, #8
 80075ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80075d2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80075d6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075d8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80075da:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80075de:	e841 2300 	strex	r3, r2, [r1]
 80075e2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80075e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d1e1      	bne.n	80075ae <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	3308      	adds	r3, #8
 80075f0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075f2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80075f4:	e853 3f00 	ldrex	r3, [r3]
 80075f8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80075fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80075fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007600:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	3308      	adds	r3, #8
 800760a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800760e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007610:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007612:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007614:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007616:	e841 2300 	strex	r3, r2, [r1]
 800761a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800761c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800761e:	2b00      	cmp	r3, #0
 8007620:	d1e3      	bne.n	80075ea <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2220      	movs	r2, #32
 8007626:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2200      	movs	r2, #0
 800762e:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007636:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007638:	e853 3f00 	ldrex	r3, [r3]
 800763c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800763e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007640:	f023 0310 	bic.w	r3, r3, #16
 8007644:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	461a      	mov	r2, r3
 800764e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007652:	65bb      	str	r3, [r7, #88]	; 0x58
 8007654:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007656:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007658:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800765a:	e841 2300 	strex	r3, r2, [r1]
 800765e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007660:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007662:	2b00      	cmp	r3, #0
 8007664:	d1e4      	bne.n	8007630 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800766a:	4618      	mov	r0, r3
 800766c:	f7fa fe80 	bl	8002370 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2202      	movs	r2, #2
 8007674:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007682:	b29b      	uxth	r3, r3
 8007684:	1ad3      	subs	r3, r2, r3
 8007686:	b29b      	uxth	r3, r3
 8007688:	4619      	mov	r1, r3
 800768a:	6878      	ldr	r0, [r7, #4]
 800768c:	f000 f8c2 	bl	8007814 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007690:	e0a4      	b.n	80077dc <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800769e:	b29b      	uxth	r3, r3
 80076a0:	1ad3      	subs	r3, r2, r3
 80076a2:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80076ac:	b29b      	uxth	r3, r3
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	f000 8096 	beq.w	80077e0 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 80076b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	f000 8091 	beq.w	80077e0 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076c6:	e853 3f00 	ldrex	r3, [r3]
 80076ca:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80076cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076ce:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80076d2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	461a      	mov	r2, r3
 80076dc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80076e0:	647b      	str	r3, [r7, #68]	; 0x44
 80076e2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076e4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80076e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80076e8:	e841 2300 	strex	r3, r2, [r1]
 80076ec:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80076ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d1e4      	bne.n	80076be <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	3308      	adds	r3, #8
 80076fa:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076fe:	e853 3f00 	ldrex	r3, [r3]
 8007702:	623b      	str	r3, [r7, #32]
   return(result);
 8007704:	6a3b      	ldr	r3, [r7, #32]
 8007706:	f023 0301 	bic.w	r3, r3, #1
 800770a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	3308      	adds	r3, #8
 8007714:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007718:	633a      	str	r2, [r7, #48]	; 0x30
 800771a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800771c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800771e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007720:	e841 2300 	strex	r3, r2, [r1]
 8007724:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007728:	2b00      	cmp	r3, #0
 800772a:	d1e3      	bne.n	80076f4 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2220      	movs	r2, #32
 8007730:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2200      	movs	r2, #0
 8007738:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2200      	movs	r2, #0
 800773e:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007746:	693b      	ldr	r3, [r7, #16]
 8007748:	e853 3f00 	ldrex	r3, [r3]
 800774c:	60fb      	str	r3, [r7, #12]
   return(result);
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	f023 0310 	bic.w	r3, r3, #16
 8007754:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	461a      	mov	r2, r3
 800775e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007762:	61fb      	str	r3, [r7, #28]
 8007764:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007766:	69b9      	ldr	r1, [r7, #24]
 8007768:	69fa      	ldr	r2, [r7, #28]
 800776a:	e841 2300 	strex	r3, r2, [r1]
 800776e:	617b      	str	r3, [r7, #20]
   return(result);
 8007770:	697b      	ldr	r3, [r7, #20]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d1e4      	bne.n	8007740 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2202      	movs	r2, #2
 800777a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800777c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007780:	4619      	mov	r1, r3
 8007782:	6878      	ldr	r0, [r7, #4]
 8007784:	f000 f846 	bl	8007814 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007788:	e02a      	b.n	80077e0 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800778a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800778e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007792:	2b00      	cmp	r3, #0
 8007794:	d00e      	beq.n	80077b4 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007796:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800779a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d008      	beq.n	80077b4 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d01c      	beq.n	80077e4 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80077ae:	6878      	ldr	r0, [r7, #4]
 80077b0:	4798      	blx	r3
    }
    return;
 80077b2:	e017      	b.n	80077e4 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80077b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d012      	beq.n	80077e6 <HAL_UART_IRQHandler+0x59e>
 80077c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80077c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d00c      	beq.n	80077e6 <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f000 feb9 	bl	8008544 <UART_EndTransmit_IT>
    return;
 80077d2:	e008      	b.n	80077e6 <HAL_UART_IRQHandler+0x59e>
      return;
 80077d4:	bf00      	nop
 80077d6:	e006      	b.n	80077e6 <HAL_UART_IRQHandler+0x59e>
    return;
 80077d8:	bf00      	nop
 80077da:	e004      	b.n	80077e6 <HAL_UART_IRQHandler+0x59e>
      return;
 80077dc:	bf00      	nop
 80077de:	e002      	b.n	80077e6 <HAL_UART_IRQHandler+0x59e>
      return;
 80077e0:	bf00      	nop
 80077e2:	e000      	b.n	80077e6 <HAL_UART_IRQHandler+0x59e>
    return;
 80077e4:	bf00      	nop
  }

}
 80077e6:	37e8      	adds	r7, #232	; 0xe8
 80077e8:	46bd      	mov	sp, r7
 80077ea:	bd80      	pop	{r7, pc}

080077ec <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80077ec:	b480      	push	{r7}
 80077ee:	b083      	sub	sp, #12
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80077f4:	bf00      	nop
 80077f6:	370c      	adds	r7, #12
 80077f8:	46bd      	mov	sp, r7
 80077fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fe:	4770      	bx	lr

08007800 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007800:	b480      	push	{r7}
 8007802:	b083      	sub	sp, #12
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007808:	bf00      	nop
 800780a:	370c      	adds	r7, #12
 800780c:	46bd      	mov	sp, r7
 800780e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007812:	4770      	bx	lr

08007814 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007814:	b480      	push	{r7}
 8007816:	b083      	sub	sp, #12
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
 800781c:	460b      	mov	r3, r1
 800781e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007820:	bf00      	nop
 8007822:	370c      	adds	r7, #12
 8007824:	46bd      	mov	sp, r7
 8007826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782a:	4770      	bx	lr

0800782c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800782c:	b580      	push	{r7, lr}
 800782e:	b088      	sub	sp, #32
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007834:	2300      	movs	r3, #0
 8007836:	77bb      	strb	r3, [r7, #30]
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	685b      	ldr	r3, [r3, #4]
 800783c:	4aa0      	ldr	r2, [pc, #640]	; (8007ac0 <UART_SetConfig+0x294>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d904      	bls.n	800784c <UART_SetConfig+0x20>
 8007842:	f640 315d 	movw	r1, #2909	; 0xb5d
 8007846:	489f      	ldr	r0, [pc, #636]	; (8007ac4 <UART_SetConfig+0x298>)
 8007848:	f7f9 ff3f 	bl	80016ca <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	689b      	ldr	r3, [r3, #8]
 8007850:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007854:	d00d      	beq.n	8007872 <UART_SetConfig+0x46>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	689b      	ldr	r3, [r3, #8]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d009      	beq.n	8007872 <UART_SetConfig+0x46>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	689b      	ldr	r3, [r3, #8]
 8007862:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007866:	d004      	beq.n	8007872 <UART_SetConfig+0x46>
 8007868:	f640 315e 	movw	r1, #2910	; 0xb5e
 800786c:	4895      	ldr	r0, [pc, #596]	; (8007ac4 <UART_SetConfig+0x298>)
 800786e:	f7f9 ff2c 	bl	80016ca <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	68db      	ldr	r3, [r3, #12]
 8007876:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800787a:	d012      	beq.n	80078a2 <UART_SetConfig+0x76>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	68db      	ldr	r3, [r3, #12]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d00e      	beq.n	80078a2 <UART_SetConfig+0x76>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	68db      	ldr	r3, [r3, #12]
 8007888:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800788c:	d009      	beq.n	80078a2 <UART_SetConfig+0x76>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	68db      	ldr	r3, [r3, #12]
 8007892:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007896:	d004      	beq.n	80078a2 <UART_SetConfig+0x76>
 8007898:	f640 315f 	movw	r1, #2911	; 0xb5f
 800789c:	4889      	ldr	r0, [pc, #548]	; (8007ac4 <UART_SetConfig+0x298>)
 800789e:	f7f9 ff14 	bl	80016ca <assert_failed>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6a1b      	ldr	r3, [r3, #32]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d009      	beq.n	80078be <UART_SetConfig+0x92>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6a1b      	ldr	r3, [r3, #32]
 80078ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80078b2:	d004      	beq.n	80078be <UART_SetConfig+0x92>
 80078b4:	f44f 6136 	mov.w	r1, #2912	; 0xb60
 80078b8:	4882      	ldr	r0, [pc, #520]	; (8007ac4 <UART_SetConfig+0x298>)
 80078ba:	f7f9 ff06 	bl	80016ca <assert_failed>

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	691b      	ldr	r3, [r3, #16]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d00e      	beq.n	80078e4 <UART_SetConfig+0xb8>
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	691b      	ldr	r3, [r3, #16]
 80078ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078ce:	d009      	beq.n	80078e4 <UART_SetConfig+0xb8>
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	691b      	ldr	r3, [r3, #16]
 80078d4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80078d8:	d004      	beq.n	80078e4 <UART_SetConfig+0xb8>
 80078da:	f640 3162 	movw	r1, #2914	; 0xb62
 80078de:	4879      	ldr	r0, [pc, #484]	; (8007ac4 <UART_SetConfig+0x298>)
 80078e0:	f7f9 fef3 	bl	80016ca <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	695b      	ldr	r3, [r3, #20]
 80078e8:	f023 030c 	bic.w	r3, r3, #12
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d103      	bne.n	80078f8 <UART_SetConfig+0xcc>
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	695b      	ldr	r3, [r3, #20]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d104      	bne.n	8007902 <UART_SetConfig+0xd6>
 80078f8:	f640 3163 	movw	r1, #2915	; 0xb63
 80078fc:	4871      	ldr	r0, [pc, #452]	; (8007ac4 <UART_SetConfig+0x298>)
 80078fe:	f7f9 fee4 	bl	80016ca <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	699b      	ldr	r3, [r3, #24]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d013      	beq.n	8007932 <UART_SetConfig+0x106>
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	699b      	ldr	r3, [r3, #24]
 800790e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007912:	d00e      	beq.n	8007932 <UART_SetConfig+0x106>
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	699b      	ldr	r3, [r3, #24]
 8007918:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800791c:	d009      	beq.n	8007932 <UART_SetConfig+0x106>
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	699b      	ldr	r3, [r3, #24]
 8007922:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007926:	d004      	beq.n	8007932 <UART_SetConfig+0x106>
 8007928:	f640 3164 	movw	r1, #2916	; 0xb64
 800792c:	4865      	ldr	r0, [pc, #404]	; (8007ac4 <UART_SetConfig+0x298>)
 800792e:	f7f9 fecc 	bl	80016ca <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	69db      	ldr	r3, [r3, #28]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d009      	beq.n	800794e <UART_SetConfig+0x122>
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	69db      	ldr	r3, [r3, #28]
 800793e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007942:	d004      	beq.n	800794e <UART_SetConfig+0x122>
 8007944:	f640 3165 	movw	r1, #2917	; 0xb65
 8007948:	485e      	ldr	r0, [pc, #376]	; (8007ac4 <UART_SetConfig+0x298>)
 800794a:	f7f9 febe 	bl	80016ca <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	689a      	ldr	r2, [r3, #8]
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	691b      	ldr	r3, [r3, #16]
 8007956:	431a      	orrs	r2, r3
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	695b      	ldr	r3, [r3, #20]
 800795c:	431a      	orrs	r2, r3
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	69db      	ldr	r3, [r3, #28]
 8007962:	4313      	orrs	r3, r2
 8007964:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	681a      	ldr	r2, [r3, #0]
 800796c:	4b56      	ldr	r3, [pc, #344]	; (8007ac8 <UART_SetConfig+0x29c>)
 800796e:	4013      	ands	r3, r2
 8007970:	687a      	ldr	r2, [r7, #4]
 8007972:	6812      	ldr	r2, [r2, #0]
 8007974:	6979      	ldr	r1, [r7, #20]
 8007976:	430b      	orrs	r3, r1
 8007978:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	685b      	ldr	r3, [r3, #4]
 8007980:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	68da      	ldr	r2, [r3, #12]
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	430a      	orrs	r2, r1
 800798e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	699b      	ldr	r3, [r3, #24]
 8007994:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6a1b      	ldr	r3, [r3, #32]
 800799a:	697a      	ldr	r2, [r7, #20]
 800799c:	4313      	orrs	r3, r2
 800799e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	689b      	ldr	r3, [r3, #8]
 80079a6:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	697a      	ldr	r2, [r7, #20]
 80079b0:	430a      	orrs	r2, r1
 80079b2:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	4a44      	ldr	r2, [pc, #272]	; (8007acc <UART_SetConfig+0x2a0>)
 80079ba:	4293      	cmp	r3, r2
 80079bc:	d121      	bne.n	8007a02 <UART_SetConfig+0x1d6>
 80079be:	4b44      	ldr	r3, [pc, #272]	; (8007ad0 <UART_SetConfig+0x2a4>)
 80079c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079c4:	f003 0303 	and.w	r3, r3, #3
 80079c8:	2b03      	cmp	r3, #3
 80079ca:	d817      	bhi.n	80079fc <UART_SetConfig+0x1d0>
 80079cc:	a201      	add	r2, pc, #4	; (adr r2, 80079d4 <UART_SetConfig+0x1a8>)
 80079ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079d2:	bf00      	nop
 80079d4:	080079e5 	.word	0x080079e5
 80079d8:	080079f1 	.word	0x080079f1
 80079dc:	080079eb 	.word	0x080079eb
 80079e0:	080079f7 	.word	0x080079f7
 80079e4:	2301      	movs	r3, #1
 80079e6:	77fb      	strb	r3, [r7, #31]
 80079e8:	e14c      	b.n	8007c84 <UART_SetConfig+0x458>
 80079ea:	2302      	movs	r3, #2
 80079ec:	77fb      	strb	r3, [r7, #31]
 80079ee:	e149      	b.n	8007c84 <UART_SetConfig+0x458>
 80079f0:	2304      	movs	r3, #4
 80079f2:	77fb      	strb	r3, [r7, #31]
 80079f4:	e146      	b.n	8007c84 <UART_SetConfig+0x458>
 80079f6:	2308      	movs	r3, #8
 80079f8:	77fb      	strb	r3, [r7, #31]
 80079fa:	e143      	b.n	8007c84 <UART_SetConfig+0x458>
 80079fc:	2310      	movs	r3, #16
 80079fe:	77fb      	strb	r3, [r7, #31]
 8007a00:	e140      	b.n	8007c84 <UART_SetConfig+0x458>
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	4a33      	ldr	r2, [pc, #204]	; (8007ad4 <UART_SetConfig+0x2a8>)
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	d132      	bne.n	8007a72 <UART_SetConfig+0x246>
 8007a0c:	4b30      	ldr	r3, [pc, #192]	; (8007ad0 <UART_SetConfig+0x2a4>)
 8007a0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a12:	f003 030c 	and.w	r3, r3, #12
 8007a16:	2b0c      	cmp	r3, #12
 8007a18:	d828      	bhi.n	8007a6c <UART_SetConfig+0x240>
 8007a1a:	a201      	add	r2, pc, #4	; (adr r2, 8007a20 <UART_SetConfig+0x1f4>)
 8007a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a20:	08007a55 	.word	0x08007a55
 8007a24:	08007a6d 	.word	0x08007a6d
 8007a28:	08007a6d 	.word	0x08007a6d
 8007a2c:	08007a6d 	.word	0x08007a6d
 8007a30:	08007a61 	.word	0x08007a61
 8007a34:	08007a6d 	.word	0x08007a6d
 8007a38:	08007a6d 	.word	0x08007a6d
 8007a3c:	08007a6d 	.word	0x08007a6d
 8007a40:	08007a5b 	.word	0x08007a5b
 8007a44:	08007a6d 	.word	0x08007a6d
 8007a48:	08007a6d 	.word	0x08007a6d
 8007a4c:	08007a6d 	.word	0x08007a6d
 8007a50:	08007a67 	.word	0x08007a67
 8007a54:	2300      	movs	r3, #0
 8007a56:	77fb      	strb	r3, [r7, #31]
 8007a58:	e114      	b.n	8007c84 <UART_SetConfig+0x458>
 8007a5a:	2302      	movs	r3, #2
 8007a5c:	77fb      	strb	r3, [r7, #31]
 8007a5e:	e111      	b.n	8007c84 <UART_SetConfig+0x458>
 8007a60:	2304      	movs	r3, #4
 8007a62:	77fb      	strb	r3, [r7, #31]
 8007a64:	e10e      	b.n	8007c84 <UART_SetConfig+0x458>
 8007a66:	2308      	movs	r3, #8
 8007a68:	77fb      	strb	r3, [r7, #31]
 8007a6a:	e10b      	b.n	8007c84 <UART_SetConfig+0x458>
 8007a6c:	2310      	movs	r3, #16
 8007a6e:	77fb      	strb	r3, [r7, #31]
 8007a70:	e108      	b.n	8007c84 <UART_SetConfig+0x458>
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	4a18      	ldr	r2, [pc, #96]	; (8007ad8 <UART_SetConfig+0x2ac>)
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d12f      	bne.n	8007adc <UART_SetConfig+0x2b0>
 8007a7c:	4b14      	ldr	r3, [pc, #80]	; (8007ad0 <UART_SetConfig+0x2a4>)
 8007a7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a82:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007a86:	2b30      	cmp	r3, #48	; 0x30
 8007a88:	d013      	beq.n	8007ab2 <UART_SetConfig+0x286>
 8007a8a:	2b30      	cmp	r3, #48	; 0x30
 8007a8c:	d814      	bhi.n	8007ab8 <UART_SetConfig+0x28c>
 8007a8e:	2b20      	cmp	r3, #32
 8007a90:	d009      	beq.n	8007aa6 <UART_SetConfig+0x27a>
 8007a92:	2b20      	cmp	r3, #32
 8007a94:	d810      	bhi.n	8007ab8 <UART_SetConfig+0x28c>
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d002      	beq.n	8007aa0 <UART_SetConfig+0x274>
 8007a9a:	2b10      	cmp	r3, #16
 8007a9c:	d006      	beq.n	8007aac <UART_SetConfig+0x280>
 8007a9e:	e00b      	b.n	8007ab8 <UART_SetConfig+0x28c>
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	77fb      	strb	r3, [r7, #31]
 8007aa4:	e0ee      	b.n	8007c84 <UART_SetConfig+0x458>
 8007aa6:	2302      	movs	r3, #2
 8007aa8:	77fb      	strb	r3, [r7, #31]
 8007aaa:	e0eb      	b.n	8007c84 <UART_SetConfig+0x458>
 8007aac:	2304      	movs	r3, #4
 8007aae:	77fb      	strb	r3, [r7, #31]
 8007ab0:	e0e8      	b.n	8007c84 <UART_SetConfig+0x458>
 8007ab2:	2308      	movs	r3, #8
 8007ab4:	77fb      	strb	r3, [r7, #31]
 8007ab6:	e0e5      	b.n	8007c84 <UART_SetConfig+0x458>
 8007ab8:	2310      	movs	r3, #16
 8007aba:	77fb      	strb	r3, [r7, #31]
 8007abc:	e0e2      	b.n	8007c84 <UART_SetConfig+0x458>
 8007abe:	bf00      	nop
 8007ac0:	019bfcc0 	.word	0x019bfcc0
 8007ac4:	0800dc44 	.word	0x0800dc44
 8007ac8:	efff69f3 	.word	0xefff69f3
 8007acc:	40011000 	.word	0x40011000
 8007ad0:	40023800 	.word	0x40023800
 8007ad4:	40004400 	.word	0x40004400
 8007ad8:	40004800 	.word	0x40004800
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4aa5      	ldr	r2, [pc, #660]	; (8007d78 <UART_SetConfig+0x54c>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d120      	bne.n	8007b28 <UART_SetConfig+0x2fc>
 8007ae6:	4ba5      	ldr	r3, [pc, #660]	; (8007d7c <UART_SetConfig+0x550>)
 8007ae8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007aec:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007af0:	2bc0      	cmp	r3, #192	; 0xc0
 8007af2:	d013      	beq.n	8007b1c <UART_SetConfig+0x2f0>
 8007af4:	2bc0      	cmp	r3, #192	; 0xc0
 8007af6:	d814      	bhi.n	8007b22 <UART_SetConfig+0x2f6>
 8007af8:	2b80      	cmp	r3, #128	; 0x80
 8007afa:	d009      	beq.n	8007b10 <UART_SetConfig+0x2e4>
 8007afc:	2b80      	cmp	r3, #128	; 0x80
 8007afe:	d810      	bhi.n	8007b22 <UART_SetConfig+0x2f6>
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d002      	beq.n	8007b0a <UART_SetConfig+0x2de>
 8007b04:	2b40      	cmp	r3, #64	; 0x40
 8007b06:	d006      	beq.n	8007b16 <UART_SetConfig+0x2ea>
 8007b08:	e00b      	b.n	8007b22 <UART_SetConfig+0x2f6>
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	77fb      	strb	r3, [r7, #31]
 8007b0e:	e0b9      	b.n	8007c84 <UART_SetConfig+0x458>
 8007b10:	2302      	movs	r3, #2
 8007b12:	77fb      	strb	r3, [r7, #31]
 8007b14:	e0b6      	b.n	8007c84 <UART_SetConfig+0x458>
 8007b16:	2304      	movs	r3, #4
 8007b18:	77fb      	strb	r3, [r7, #31]
 8007b1a:	e0b3      	b.n	8007c84 <UART_SetConfig+0x458>
 8007b1c:	2308      	movs	r3, #8
 8007b1e:	77fb      	strb	r3, [r7, #31]
 8007b20:	e0b0      	b.n	8007c84 <UART_SetConfig+0x458>
 8007b22:	2310      	movs	r3, #16
 8007b24:	77fb      	strb	r3, [r7, #31]
 8007b26:	e0ad      	b.n	8007c84 <UART_SetConfig+0x458>
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	4a94      	ldr	r2, [pc, #592]	; (8007d80 <UART_SetConfig+0x554>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d125      	bne.n	8007b7e <UART_SetConfig+0x352>
 8007b32:	4b92      	ldr	r3, [pc, #584]	; (8007d7c <UART_SetConfig+0x550>)
 8007b34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b3c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007b40:	d017      	beq.n	8007b72 <UART_SetConfig+0x346>
 8007b42:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007b46:	d817      	bhi.n	8007b78 <UART_SetConfig+0x34c>
 8007b48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b4c:	d00b      	beq.n	8007b66 <UART_SetConfig+0x33a>
 8007b4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b52:	d811      	bhi.n	8007b78 <UART_SetConfig+0x34c>
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d003      	beq.n	8007b60 <UART_SetConfig+0x334>
 8007b58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007b5c:	d006      	beq.n	8007b6c <UART_SetConfig+0x340>
 8007b5e:	e00b      	b.n	8007b78 <UART_SetConfig+0x34c>
 8007b60:	2300      	movs	r3, #0
 8007b62:	77fb      	strb	r3, [r7, #31]
 8007b64:	e08e      	b.n	8007c84 <UART_SetConfig+0x458>
 8007b66:	2302      	movs	r3, #2
 8007b68:	77fb      	strb	r3, [r7, #31]
 8007b6a:	e08b      	b.n	8007c84 <UART_SetConfig+0x458>
 8007b6c:	2304      	movs	r3, #4
 8007b6e:	77fb      	strb	r3, [r7, #31]
 8007b70:	e088      	b.n	8007c84 <UART_SetConfig+0x458>
 8007b72:	2308      	movs	r3, #8
 8007b74:	77fb      	strb	r3, [r7, #31]
 8007b76:	e085      	b.n	8007c84 <UART_SetConfig+0x458>
 8007b78:	2310      	movs	r3, #16
 8007b7a:	77fb      	strb	r3, [r7, #31]
 8007b7c:	e082      	b.n	8007c84 <UART_SetConfig+0x458>
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	4a80      	ldr	r2, [pc, #512]	; (8007d84 <UART_SetConfig+0x558>)
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d125      	bne.n	8007bd4 <UART_SetConfig+0x3a8>
 8007b88:	4b7c      	ldr	r3, [pc, #496]	; (8007d7c <UART_SetConfig+0x550>)
 8007b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b8e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007b92:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007b96:	d017      	beq.n	8007bc8 <UART_SetConfig+0x39c>
 8007b98:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007b9c:	d817      	bhi.n	8007bce <UART_SetConfig+0x3a2>
 8007b9e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ba2:	d00b      	beq.n	8007bbc <UART_SetConfig+0x390>
 8007ba4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ba8:	d811      	bhi.n	8007bce <UART_SetConfig+0x3a2>
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d003      	beq.n	8007bb6 <UART_SetConfig+0x38a>
 8007bae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007bb2:	d006      	beq.n	8007bc2 <UART_SetConfig+0x396>
 8007bb4:	e00b      	b.n	8007bce <UART_SetConfig+0x3a2>
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	77fb      	strb	r3, [r7, #31]
 8007bba:	e063      	b.n	8007c84 <UART_SetConfig+0x458>
 8007bbc:	2302      	movs	r3, #2
 8007bbe:	77fb      	strb	r3, [r7, #31]
 8007bc0:	e060      	b.n	8007c84 <UART_SetConfig+0x458>
 8007bc2:	2304      	movs	r3, #4
 8007bc4:	77fb      	strb	r3, [r7, #31]
 8007bc6:	e05d      	b.n	8007c84 <UART_SetConfig+0x458>
 8007bc8:	2308      	movs	r3, #8
 8007bca:	77fb      	strb	r3, [r7, #31]
 8007bcc:	e05a      	b.n	8007c84 <UART_SetConfig+0x458>
 8007bce:	2310      	movs	r3, #16
 8007bd0:	77fb      	strb	r3, [r7, #31]
 8007bd2:	e057      	b.n	8007c84 <UART_SetConfig+0x458>
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	4a6b      	ldr	r2, [pc, #428]	; (8007d88 <UART_SetConfig+0x55c>)
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d125      	bne.n	8007c2a <UART_SetConfig+0x3fe>
 8007bde:	4b67      	ldr	r3, [pc, #412]	; (8007d7c <UART_SetConfig+0x550>)
 8007be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007be4:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007be8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007bec:	d017      	beq.n	8007c1e <UART_SetConfig+0x3f2>
 8007bee:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007bf2:	d817      	bhi.n	8007c24 <UART_SetConfig+0x3f8>
 8007bf4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007bf8:	d00b      	beq.n	8007c12 <UART_SetConfig+0x3e6>
 8007bfa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007bfe:	d811      	bhi.n	8007c24 <UART_SetConfig+0x3f8>
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d003      	beq.n	8007c0c <UART_SetConfig+0x3e0>
 8007c04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c08:	d006      	beq.n	8007c18 <UART_SetConfig+0x3ec>
 8007c0a:	e00b      	b.n	8007c24 <UART_SetConfig+0x3f8>
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	77fb      	strb	r3, [r7, #31]
 8007c10:	e038      	b.n	8007c84 <UART_SetConfig+0x458>
 8007c12:	2302      	movs	r3, #2
 8007c14:	77fb      	strb	r3, [r7, #31]
 8007c16:	e035      	b.n	8007c84 <UART_SetConfig+0x458>
 8007c18:	2304      	movs	r3, #4
 8007c1a:	77fb      	strb	r3, [r7, #31]
 8007c1c:	e032      	b.n	8007c84 <UART_SetConfig+0x458>
 8007c1e:	2308      	movs	r3, #8
 8007c20:	77fb      	strb	r3, [r7, #31]
 8007c22:	e02f      	b.n	8007c84 <UART_SetConfig+0x458>
 8007c24:	2310      	movs	r3, #16
 8007c26:	77fb      	strb	r3, [r7, #31]
 8007c28:	e02c      	b.n	8007c84 <UART_SetConfig+0x458>
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	4a57      	ldr	r2, [pc, #348]	; (8007d8c <UART_SetConfig+0x560>)
 8007c30:	4293      	cmp	r3, r2
 8007c32:	d125      	bne.n	8007c80 <UART_SetConfig+0x454>
 8007c34:	4b51      	ldr	r3, [pc, #324]	; (8007d7c <UART_SetConfig+0x550>)
 8007c36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c3a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007c3e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007c42:	d017      	beq.n	8007c74 <UART_SetConfig+0x448>
 8007c44:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007c48:	d817      	bhi.n	8007c7a <UART_SetConfig+0x44e>
 8007c4a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c4e:	d00b      	beq.n	8007c68 <UART_SetConfig+0x43c>
 8007c50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c54:	d811      	bhi.n	8007c7a <UART_SetConfig+0x44e>
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d003      	beq.n	8007c62 <UART_SetConfig+0x436>
 8007c5a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007c5e:	d006      	beq.n	8007c6e <UART_SetConfig+0x442>
 8007c60:	e00b      	b.n	8007c7a <UART_SetConfig+0x44e>
 8007c62:	2300      	movs	r3, #0
 8007c64:	77fb      	strb	r3, [r7, #31]
 8007c66:	e00d      	b.n	8007c84 <UART_SetConfig+0x458>
 8007c68:	2302      	movs	r3, #2
 8007c6a:	77fb      	strb	r3, [r7, #31]
 8007c6c:	e00a      	b.n	8007c84 <UART_SetConfig+0x458>
 8007c6e:	2304      	movs	r3, #4
 8007c70:	77fb      	strb	r3, [r7, #31]
 8007c72:	e007      	b.n	8007c84 <UART_SetConfig+0x458>
 8007c74:	2308      	movs	r3, #8
 8007c76:	77fb      	strb	r3, [r7, #31]
 8007c78:	e004      	b.n	8007c84 <UART_SetConfig+0x458>
 8007c7a:	2310      	movs	r3, #16
 8007c7c:	77fb      	strb	r3, [r7, #31]
 8007c7e:	e001      	b.n	8007c84 <UART_SetConfig+0x458>
 8007c80:	2310      	movs	r3, #16
 8007c82:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	69db      	ldr	r3, [r3, #28]
 8007c88:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c8c:	d15c      	bne.n	8007d48 <UART_SetConfig+0x51c>
  {
    switch (clocksource)
 8007c8e:	7ffb      	ldrb	r3, [r7, #31]
 8007c90:	2b08      	cmp	r3, #8
 8007c92:	d828      	bhi.n	8007ce6 <UART_SetConfig+0x4ba>
 8007c94:	a201      	add	r2, pc, #4	; (adr r2, 8007c9c <UART_SetConfig+0x470>)
 8007c96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c9a:	bf00      	nop
 8007c9c:	08007cc1 	.word	0x08007cc1
 8007ca0:	08007cc9 	.word	0x08007cc9
 8007ca4:	08007cd1 	.word	0x08007cd1
 8007ca8:	08007ce7 	.word	0x08007ce7
 8007cac:	08007cd7 	.word	0x08007cd7
 8007cb0:	08007ce7 	.word	0x08007ce7
 8007cb4:	08007ce7 	.word	0x08007ce7
 8007cb8:	08007ce7 	.word	0x08007ce7
 8007cbc:	08007cdf 	.word	0x08007cdf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007cc0:	f7fb ffec 	bl	8003c9c <HAL_RCC_GetPCLK1Freq>
 8007cc4:	61b8      	str	r0, [r7, #24]
        break;
 8007cc6:	e013      	b.n	8007cf0 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007cc8:	f7fb fffc 	bl	8003cc4 <HAL_RCC_GetPCLK2Freq>
 8007ccc:	61b8      	str	r0, [r7, #24]
        break;
 8007cce:	e00f      	b.n	8007cf0 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007cd0:	4b2f      	ldr	r3, [pc, #188]	; (8007d90 <UART_SetConfig+0x564>)
 8007cd2:	61bb      	str	r3, [r7, #24]
        break;
 8007cd4:	e00c      	b.n	8007cf0 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007cd6:	f7fb ff0f 	bl	8003af8 <HAL_RCC_GetSysClockFreq>
 8007cda:	61b8      	str	r0, [r7, #24]
        break;
 8007cdc:	e008      	b.n	8007cf0 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007cde:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007ce2:	61bb      	str	r3, [r7, #24]
        break;
 8007ce4:	e004      	b.n	8007cf0 <UART_SetConfig+0x4c4>
      default:
        pclk = 0U;
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007cea:	2301      	movs	r3, #1
 8007cec:	77bb      	strb	r3, [r7, #30]
        break;
 8007cee:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007cf0:	69bb      	ldr	r3, [r7, #24]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	f000 8082 	beq.w	8007dfc <UART_SetConfig+0x5d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007cf8:	69bb      	ldr	r3, [r7, #24]
 8007cfa:	005a      	lsls	r2, r3, #1
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	685b      	ldr	r3, [r3, #4]
 8007d00:	085b      	lsrs	r3, r3, #1
 8007d02:	441a      	add	r2, r3
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	685b      	ldr	r3, [r3, #4]
 8007d08:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d0c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d0e:	693b      	ldr	r3, [r7, #16]
 8007d10:	2b0f      	cmp	r3, #15
 8007d12:	d916      	bls.n	8007d42 <UART_SetConfig+0x516>
 8007d14:	693b      	ldr	r3, [r7, #16]
 8007d16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d1a:	d212      	bcs.n	8007d42 <UART_SetConfig+0x516>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007d1c:	693b      	ldr	r3, [r7, #16]
 8007d1e:	b29b      	uxth	r3, r3
 8007d20:	f023 030f 	bic.w	r3, r3, #15
 8007d24:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007d26:	693b      	ldr	r3, [r7, #16]
 8007d28:	085b      	lsrs	r3, r3, #1
 8007d2a:	b29b      	uxth	r3, r3
 8007d2c:	f003 0307 	and.w	r3, r3, #7
 8007d30:	b29a      	uxth	r2, r3
 8007d32:	89fb      	ldrh	r3, [r7, #14]
 8007d34:	4313      	orrs	r3, r2
 8007d36:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	89fa      	ldrh	r2, [r7, #14]
 8007d3e:	60da      	str	r2, [r3, #12]
 8007d40:	e05c      	b.n	8007dfc <UART_SetConfig+0x5d0>
      }
      else
      {
        ret = HAL_ERROR;
 8007d42:	2301      	movs	r3, #1
 8007d44:	77bb      	strb	r3, [r7, #30]
 8007d46:	e059      	b.n	8007dfc <UART_SetConfig+0x5d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007d48:	7ffb      	ldrb	r3, [r7, #31]
 8007d4a:	2b08      	cmp	r3, #8
 8007d4c:	d835      	bhi.n	8007dba <UART_SetConfig+0x58e>
 8007d4e:	a201      	add	r2, pc, #4	; (adr r2, 8007d54 <UART_SetConfig+0x528>)
 8007d50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d54:	08007d95 	.word	0x08007d95
 8007d58:	08007d9d 	.word	0x08007d9d
 8007d5c:	08007da5 	.word	0x08007da5
 8007d60:	08007dbb 	.word	0x08007dbb
 8007d64:	08007dab 	.word	0x08007dab
 8007d68:	08007dbb 	.word	0x08007dbb
 8007d6c:	08007dbb 	.word	0x08007dbb
 8007d70:	08007dbb 	.word	0x08007dbb
 8007d74:	08007db3 	.word	0x08007db3
 8007d78:	40004c00 	.word	0x40004c00
 8007d7c:	40023800 	.word	0x40023800
 8007d80:	40005000 	.word	0x40005000
 8007d84:	40011400 	.word	0x40011400
 8007d88:	40007800 	.word	0x40007800
 8007d8c:	40007c00 	.word	0x40007c00
 8007d90:	00f42400 	.word	0x00f42400
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d94:	f7fb ff82 	bl	8003c9c <HAL_RCC_GetPCLK1Freq>
 8007d98:	61b8      	str	r0, [r7, #24]
        break;
 8007d9a:	e013      	b.n	8007dc4 <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007d9c:	f7fb ff92 	bl	8003cc4 <HAL_RCC_GetPCLK2Freq>
 8007da0:	61b8      	str	r0, [r7, #24]
        break;
 8007da2:	e00f      	b.n	8007dc4 <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007da4:	4b1b      	ldr	r3, [pc, #108]	; (8007e14 <UART_SetConfig+0x5e8>)
 8007da6:	61bb      	str	r3, [r7, #24]
        break;
 8007da8:	e00c      	b.n	8007dc4 <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007daa:	f7fb fea5 	bl	8003af8 <HAL_RCC_GetSysClockFreq>
 8007dae:	61b8      	str	r0, [r7, #24]
        break;
 8007db0:	e008      	b.n	8007dc4 <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007db2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007db6:	61bb      	str	r3, [r7, #24]
        break;
 8007db8:	e004      	b.n	8007dc4 <UART_SetConfig+0x598>
      default:
        pclk = 0U;
 8007dba:	2300      	movs	r3, #0
 8007dbc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	77bb      	strb	r3, [r7, #30]
        break;
 8007dc2:	bf00      	nop
    }

    if (pclk != 0U)
 8007dc4:	69bb      	ldr	r3, [r7, #24]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d018      	beq.n	8007dfc <UART_SetConfig+0x5d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	685b      	ldr	r3, [r3, #4]
 8007dce:	085a      	lsrs	r2, r3, #1
 8007dd0:	69bb      	ldr	r3, [r7, #24]
 8007dd2:	441a      	add	r2, r3
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	685b      	ldr	r3, [r3, #4]
 8007dd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ddc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	2b0f      	cmp	r3, #15
 8007de2:	d909      	bls.n	8007df8 <UART_SetConfig+0x5cc>
 8007de4:	693b      	ldr	r3, [r7, #16]
 8007de6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007dea:	d205      	bcs.n	8007df8 <UART_SetConfig+0x5cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007dec:	693b      	ldr	r3, [r7, #16]
 8007dee:	b29a      	uxth	r2, r3
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	60da      	str	r2, [r3, #12]
 8007df6:	e001      	b.n	8007dfc <UART_SetConfig+0x5d0>
      }
      else
      {
        ret = HAL_ERROR;
 8007df8:	2301      	movs	r3, #1
 8007dfa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2200      	movs	r2, #0
 8007e00:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2200      	movs	r2, #0
 8007e06:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007e08:	7fbb      	ldrb	r3, [r7, #30]
}
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	3720      	adds	r7, #32
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	bd80      	pop	{r7, pc}
 8007e12:	bf00      	nop
 8007e14:	00f42400 	.word	0x00f42400

08007e18 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b082      	sub	sp, #8
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e24:	2bff      	cmp	r3, #255	; 0xff
 8007e26:	d904      	bls.n	8007e32 <UART_AdvFeatureConfig+0x1a>
 8007e28:	f640 31e6 	movw	r1, #3046	; 0xbe6
 8007e2c:	488e      	ldr	r0, [pc, #568]	; (8008068 <UART_AdvFeatureConfig+0x250>)
 8007e2e:	f7f9 fc4c 	bl	80016ca <assert_failed>

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e36:	f003 0301 	and.w	r3, r3, #1
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d018      	beq.n	8007e70 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d009      	beq.n	8007e5a <UART_AdvFeatureConfig+0x42>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e4a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007e4e:	d004      	beq.n	8007e5a <UART_AdvFeatureConfig+0x42>
 8007e50:	f640 31eb 	movw	r1, #3051	; 0xbeb
 8007e54:	4884      	ldr	r0, [pc, #528]	; (8008068 <UART_AdvFeatureConfig+0x250>)
 8007e56:	f7f9 fc38 	bl	80016ca <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	685b      	ldr	r3, [r3, #4]
 8007e60:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	430a      	orrs	r2, r1
 8007e6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e74:	f003 0302 	and.w	r3, r3, #2
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d018      	beq.n	8007eae <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d009      	beq.n	8007e98 <UART_AdvFeatureConfig+0x80>
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e8c:	d004      	beq.n	8007e98 <UART_AdvFeatureConfig+0x80>
 8007e8e:	f640 31f2 	movw	r1, #3058	; 0xbf2
 8007e92:	4875      	ldr	r0, [pc, #468]	; (8008068 <UART_AdvFeatureConfig+0x250>)
 8007e94:	f7f9 fc19 	bl	80016ca <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	685b      	ldr	r3, [r3, #4]
 8007e9e:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	430a      	orrs	r2, r1
 8007eac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eb2:	f003 0304 	and.w	r3, r3, #4
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d018      	beq.n	8007eec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d009      	beq.n	8007ed6 <UART_AdvFeatureConfig+0xbe>
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ec6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007eca:	d004      	beq.n	8007ed6 <UART_AdvFeatureConfig+0xbe>
 8007ecc:	f640 31f9 	movw	r1, #3065	; 0xbf9
 8007ed0:	4865      	ldr	r0, [pc, #404]	; (8008068 <UART_AdvFeatureConfig+0x250>)
 8007ed2:	f7f9 fbfa 	bl	80016ca <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	430a      	orrs	r2, r1
 8007eea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ef0:	f003 0308 	and.w	r3, r3, #8
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d018      	beq.n	8007f2a <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d009      	beq.n	8007f14 <UART_AdvFeatureConfig+0xfc>
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f08:	d004      	beq.n	8007f14 <UART_AdvFeatureConfig+0xfc>
 8007f0a:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8007f0e:	4856      	ldr	r0, [pc, #344]	; (8008068 <UART_AdvFeatureConfig+0x250>)
 8007f10:	f7f9 fbdb 	bl	80016ca <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	685b      	ldr	r3, [r3, #4]
 8007f1a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	430a      	orrs	r2, r1
 8007f28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f2e:	f003 0310 	and.w	r3, r3, #16
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d018      	beq.n	8007f68 <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d009      	beq.n	8007f52 <UART_AdvFeatureConfig+0x13a>
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f46:	d004      	beq.n	8007f52 <UART_AdvFeatureConfig+0x13a>
 8007f48:	f640 4107 	movw	r1, #3079	; 0xc07
 8007f4c:	4846      	ldr	r0, [pc, #280]	; (8008068 <UART_AdvFeatureConfig+0x250>)
 8007f4e:	f7f9 fbbc 	bl	80016ca <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	689b      	ldr	r3, [r3, #8]
 8007f58:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	430a      	orrs	r2, r1
 8007f66:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f6c:	f003 0320 	and.w	r3, r3, #32
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d018      	beq.n	8007fa6 <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d009      	beq.n	8007f90 <UART_AdvFeatureConfig+0x178>
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f80:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f84:	d004      	beq.n	8007f90 <UART_AdvFeatureConfig+0x178>
 8007f86:	f640 410e 	movw	r1, #3086	; 0xc0e
 8007f8a:	4837      	ldr	r0, [pc, #220]	; (8008068 <UART_AdvFeatureConfig+0x250>)
 8007f8c:	f7f9 fb9d 	bl	80016ca <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	689b      	ldr	r3, [r3, #8]
 8007f96:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	430a      	orrs	r2, r1
 8007fa4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007faa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d064      	beq.n	800807c <UART_AdvFeatureConfig+0x264>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	4a2d      	ldr	r2, [pc, #180]	; (800806c <UART_AdvFeatureConfig+0x254>)
 8007fb8:	4293      	cmp	r3, r2
 8007fba:	d013      	beq.n	8007fe4 <UART_AdvFeatureConfig+0x1cc>
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	4a2b      	ldr	r2, [pc, #172]	; (8008070 <UART_AdvFeatureConfig+0x258>)
 8007fc2:	4293      	cmp	r3, r2
 8007fc4:	d00e      	beq.n	8007fe4 <UART_AdvFeatureConfig+0x1cc>
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	4a2a      	ldr	r2, [pc, #168]	; (8008074 <UART_AdvFeatureConfig+0x25c>)
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d009      	beq.n	8007fe4 <UART_AdvFeatureConfig+0x1cc>
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	4a28      	ldr	r2, [pc, #160]	; (8008078 <UART_AdvFeatureConfig+0x260>)
 8007fd6:	4293      	cmp	r3, r2
 8007fd8:	d004      	beq.n	8007fe4 <UART_AdvFeatureConfig+0x1cc>
 8007fda:	f640 4115 	movw	r1, #3093	; 0xc15
 8007fde:	4822      	ldr	r0, [pc, #136]	; (8008068 <UART_AdvFeatureConfig+0x250>)
 8007fe0:	f7f9 fb73 	bl	80016ca <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d009      	beq.n	8008000 <UART_AdvFeatureConfig+0x1e8>
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ff0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007ff4:	d004      	beq.n	8008000 <UART_AdvFeatureConfig+0x1e8>
 8007ff6:	f640 4116 	movw	r1, #3094	; 0xc16
 8007ffa:	481b      	ldr	r0, [pc, #108]	; (8008068 <UART_AdvFeatureConfig+0x250>)
 8007ffc:	f7f9 fb65 	bl	80016ca <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	685b      	ldr	r3, [r3, #4]
 8008006:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	430a      	orrs	r2, r1
 8008014:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800801a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800801e:	d12d      	bne.n	800807c <UART_AdvFeatureConfig+0x264>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008024:	2b00      	cmp	r3, #0
 8008026:	d013      	beq.n	8008050 <UART_AdvFeatureConfig+0x238>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800802c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008030:	d00e      	beq.n	8008050 <UART_AdvFeatureConfig+0x238>
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008036:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800803a:	d009      	beq.n	8008050 <UART_AdvFeatureConfig+0x238>
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008040:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8008044:	d004      	beq.n	8008050 <UART_AdvFeatureConfig+0x238>
 8008046:	f640 411b 	movw	r1, #3099	; 0xc1b
 800804a:	4807      	ldr	r0, [pc, #28]	; (8008068 <UART_AdvFeatureConfig+0x250>)
 800804c:	f7f9 fb3d 	bl	80016ca <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	685b      	ldr	r3, [r3, #4]
 8008056:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	430a      	orrs	r2, r1
 8008064:	605a      	str	r2, [r3, #4]
 8008066:	e009      	b.n	800807c <UART_AdvFeatureConfig+0x264>
 8008068:	0800dc44 	.word	0x0800dc44
 800806c:	40011000 	.word	0x40011000
 8008070:	40004400 	.word	0x40004400
 8008074:	40004800 	.word	0x40004800
 8008078:	40011400 	.word	0x40011400
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008080:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008084:	2b00      	cmp	r3, #0
 8008086:	d018      	beq.n	80080ba <UART_AdvFeatureConfig+0x2a2>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800808c:	2b00      	cmp	r3, #0
 800808e:	d009      	beq.n	80080a4 <UART_AdvFeatureConfig+0x28c>
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008094:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008098:	d004      	beq.n	80080a4 <UART_AdvFeatureConfig+0x28c>
 800809a:	f640 4123 	movw	r1, #3107	; 0xc23
 800809e:	4809      	ldr	r0, [pc, #36]	; (80080c4 <UART_AdvFeatureConfig+0x2ac>)
 80080a0:	f7f9 fb13 	bl	80016ca <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	685b      	ldr	r3, [r3, #4]
 80080aa:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	430a      	orrs	r2, r1
 80080b8:	605a      	str	r2, [r3, #4]
  }
}
 80080ba:	bf00      	nop
 80080bc:	3708      	adds	r7, #8
 80080be:	46bd      	mov	sp, r7
 80080c0:	bd80      	pop	{r7, pc}
 80080c2:	bf00      	nop
 80080c4:	0800dc44 	.word	0x0800dc44

080080c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b086      	sub	sp, #24
 80080cc:	af02      	add	r7, sp, #8
 80080ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2200      	movs	r2, #0
 80080d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80080d8:	f7f9 ffda 	bl	8002090 <HAL_GetTick>
 80080dc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	f003 0308 	and.w	r3, r3, #8
 80080e8:	2b08      	cmp	r3, #8
 80080ea:	d10e      	bne.n	800810a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80080ec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80080f0:	9300      	str	r3, [sp, #0]
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	2200      	movs	r2, #0
 80080f6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80080fa:	6878      	ldr	r0, [r7, #4]
 80080fc:	f000 f81b 	bl	8008136 <UART_WaitOnFlagUntilTimeout>
 8008100:	4603      	mov	r3, r0
 8008102:	2b00      	cmp	r3, #0
 8008104:	d001      	beq.n	800810a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008106:	2303      	movs	r3, #3
 8008108:	e011      	b.n	800812e <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	2220      	movs	r2, #32
 800810e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2220      	movs	r2, #32
 8008114:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	2200      	movs	r2, #0
 800811c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2200      	movs	r2, #0
 8008122:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2200      	movs	r2, #0
 8008128:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800812c:	2300      	movs	r3, #0
}
 800812e:	4618      	mov	r0, r3
 8008130:	3710      	adds	r7, #16
 8008132:	46bd      	mov	sp, r7
 8008134:	bd80      	pop	{r7, pc}

08008136 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008136:	b580      	push	{r7, lr}
 8008138:	b09c      	sub	sp, #112	; 0x70
 800813a:	af00      	add	r7, sp, #0
 800813c:	60f8      	str	r0, [r7, #12]
 800813e:	60b9      	str	r1, [r7, #8]
 8008140:	603b      	str	r3, [r7, #0]
 8008142:	4613      	mov	r3, r2
 8008144:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008146:	e0a7      	b.n	8008298 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008148:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800814a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800814e:	f000 80a3 	beq.w	8008298 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008152:	f7f9 ff9d 	bl	8002090 <HAL_GetTick>
 8008156:	4602      	mov	r2, r0
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	1ad3      	subs	r3, r2, r3
 800815c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800815e:	429a      	cmp	r2, r3
 8008160:	d302      	bcc.n	8008168 <UART_WaitOnFlagUntilTimeout+0x32>
 8008162:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008164:	2b00      	cmp	r3, #0
 8008166:	d13f      	bne.n	80081e8 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800816e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008170:	e853 3f00 	ldrex	r3, [r3]
 8008174:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008176:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008178:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800817c:	667b      	str	r3, [r7, #100]	; 0x64
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	461a      	mov	r2, r3
 8008184:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008186:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008188:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800818a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800818c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800818e:	e841 2300 	strex	r3, r2, [r1]
 8008192:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008194:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008196:	2b00      	cmp	r3, #0
 8008198:	d1e6      	bne.n	8008168 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	3308      	adds	r3, #8
 80081a0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081a4:	e853 3f00 	ldrex	r3, [r3]
 80081a8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80081aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081ac:	f023 0301 	bic.w	r3, r3, #1
 80081b0:	663b      	str	r3, [r7, #96]	; 0x60
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	3308      	adds	r3, #8
 80081b8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80081ba:	64ba      	str	r2, [r7, #72]	; 0x48
 80081bc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081be:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80081c0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80081c2:	e841 2300 	strex	r3, r2, [r1]
 80081c6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80081c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d1e5      	bne.n	800819a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	2220      	movs	r2, #32
 80081d2:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	2220      	movs	r2, #32
 80081d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	2200      	movs	r2, #0
 80081e0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 80081e4:	2303      	movs	r3, #3
 80081e6:	e068      	b.n	80082ba <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	f003 0304 	and.w	r3, r3, #4
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d050      	beq.n	8008298 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	69db      	ldr	r3, [r3, #28]
 80081fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008200:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008204:	d148      	bne.n	8008298 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800820e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008218:	e853 3f00 	ldrex	r3, [r3]
 800821c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800821e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008220:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008224:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	461a      	mov	r2, r3
 800822c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800822e:	637b      	str	r3, [r7, #52]	; 0x34
 8008230:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008232:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008234:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008236:	e841 2300 	strex	r3, r2, [r1]
 800823a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800823c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800823e:	2b00      	cmp	r3, #0
 8008240:	d1e6      	bne.n	8008210 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	3308      	adds	r3, #8
 8008248:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800824a:	697b      	ldr	r3, [r7, #20]
 800824c:	e853 3f00 	ldrex	r3, [r3]
 8008250:	613b      	str	r3, [r7, #16]
   return(result);
 8008252:	693b      	ldr	r3, [r7, #16]
 8008254:	f023 0301 	bic.w	r3, r3, #1
 8008258:	66bb      	str	r3, [r7, #104]	; 0x68
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	3308      	adds	r3, #8
 8008260:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008262:	623a      	str	r2, [r7, #32]
 8008264:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008266:	69f9      	ldr	r1, [r7, #28]
 8008268:	6a3a      	ldr	r2, [r7, #32]
 800826a:	e841 2300 	strex	r3, r2, [r1]
 800826e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008270:	69bb      	ldr	r3, [r7, #24]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d1e5      	bne.n	8008242 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	2220      	movs	r2, #32
 800827a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	2220      	movs	r2, #32
 8008280:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	2220      	movs	r2, #32
 8008288:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	2200      	movs	r2, #0
 8008290:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8008294:	2303      	movs	r3, #3
 8008296:	e010      	b.n	80082ba <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	69da      	ldr	r2, [r3, #28]
 800829e:	68bb      	ldr	r3, [r7, #8]
 80082a0:	4013      	ands	r3, r2
 80082a2:	68ba      	ldr	r2, [r7, #8]
 80082a4:	429a      	cmp	r2, r3
 80082a6:	bf0c      	ite	eq
 80082a8:	2301      	moveq	r3, #1
 80082aa:	2300      	movne	r3, #0
 80082ac:	b2db      	uxtb	r3, r3
 80082ae:	461a      	mov	r2, r3
 80082b0:	79fb      	ldrb	r3, [r7, #7]
 80082b2:	429a      	cmp	r2, r3
 80082b4:	f43f af48 	beq.w	8008148 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80082b8:	2300      	movs	r3, #0
}
 80082ba:	4618      	mov	r0, r3
 80082bc:	3770      	adds	r7, #112	; 0x70
 80082be:	46bd      	mov	sp, r7
 80082c0:	bd80      	pop	{r7, pc}
	...

080082c4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80082c4:	b480      	push	{r7}
 80082c6:	b097      	sub	sp, #92	; 0x5c
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	60f8      	str	r0, [r7, #12]
 80082cc:	60b9      	str	r1, [r7, #8]
 80082ce:	4613      	mov	r3, r2
 80082d0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	68ba      	ldr	r2, [r7, #8]
 80082d6:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	88fa      	ldrh	r2, [r7, #6]
 80082dc:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	88fa      	ldrh	r2, [r7, #6]
 80082e4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	2200      	movs	r2, #0
 80082ec:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	689b      	ldr	r3, [r3, #8]
 80082f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80082f6:	d10e      	bne.n	8008316 <UART_Start_Receive_IT+0x52>
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	691b      	ldr	r3, [r3, #16]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d105      	bne.n	800830c <UART_Start_Receive_IT+0x48>
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008306:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800830a:	e02d      	b.n	8008368 <UART_Start_Receive_IT+0xa4>
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	22ff      	movs	r2, #255	; 0xff
 8008310:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008314:	e028      	b.n	8008368 <UART_Start_Receive_IT+0xa4>
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	689b      	ldr	r3, [r3, #8]
 800831a:	2b00      	cmp	r3, #0
 800831c:	d10d      	bne.n	800833a <UART_Start_Receive_IT+0x76>
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	691b      	ldr	r3, [r3, #16]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d104      	bne.n	8008330 <UART_Start_Receive_IT+0x6c>
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	22ff      	movs	r2, #255	; 0xff
 800832a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800832e:	e01b      	b.n	8008368 <UART_Start_Receive_IT+0xa4>
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	227f      	movs	r2, #127	; 0x7f
 8008334:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008338:	e016      	b.n	8008368 <UART_Start_Receive_IT+0xa4>
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	689b      	ldr	r3, [r3, #8]
 800833e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008342:	d10d      	bne.n	8008360 <UART_Start_Receive_IT+0x9c>
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	691b      	ldr	r3, [r3, #16]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d104      	bne.n	8008356 <UART_Start_Receive_IT+0x92>
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	227f      	movs	r2, #127	; 0x7f
 8008350:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008354:	e008      	b.n	8008368 <UART_Start_Receive_IT+0xa4>
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	223f      	movs	r2, #63	; 0x3f
 800835a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800835e:	e003      	b.n	8008368 <UART_Start_Receive_IT+0xa4>
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	2200      	movs	r2, #0
 8008364:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	2200      	movs	r2, #0
 800836c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	2222      	movs	r2, #34	; 0x22
 8008374:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	3308      	adds	r3, #8
 800837e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008380:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008382:	e853 3f00 	ldrex	r3, [r3]
 8008386:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008388:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800838a:	f043 0301 	orr.w	r3, r3, #1
 800838e:	657b      	str	r3, [r7, #84]	; 0x54
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	3308      	adds	r3, #8
 8008396:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008398:	64ba      	str	r2, [r7, #72]	; 0x48
 800839a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800839c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800839e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80083a0:	e841 2300 	strex	r3, r2, [r1]
 80083a4:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80083a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d1e5      	bne.n	8008378 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	689b      	ldr	r3, [r3, #8]
 80083b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083b4:	d107      	bne.n	80083c6 <UART_Start_Receive_IT+0x102>
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	691b      	ldr	r3, [r3, #16]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d103      	bne.n	80083c6 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	4a21      	ldr	r2, [pc, #132]	; (8008448 <UART_Start_Receive_IT+0x184>)
 80083c2:	669a      	str	r2, [r3, #104]	; 0x68
 80083c4:	e002      	b.n	80083cc <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	4a20      	ldr	r2, [pc, #128]	; (800844c <UART_Start_Receive_IT+0x188>)
 80083ca:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	691b      	ldr	r3, [r3, #16]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d019      	beq.n	8008408 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083dc:	e853 3f00 	ldrex	r3, [r3]
 80083e0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80083e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083e4:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80083e8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	461a      	mov	r2, r3
 80083f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80083f2:	637b      	str	r3, [r7, #52]	; 0x34
 80083f4:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083f6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80083f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80083fa:	e841 2300 	strex	r3, r2, [r1]
 80083fe:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008400:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008402:	2b00      	cmp	r3, #0
 8008404:	d1e6      	bne.n	80083d4 <UART_Start_Receive_IT+0x110>
 8008406:	e018      	b.n	800843a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800840e:	697b      	ldr	r3, [r7, #20]
 8008410:	e853 3f00 	ldrex	r3, [r3]
 8008414:	613b      	str	r3, [r7, #16]
   return(result);
 8008416:	693b      	ldr	r3, [r7, #16]
 8008418:	f043 0320 	orr.w	r3, r3, #32
 800841c:	653b      	str	r3, [r7, #80]	; 0x50
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	461a      	mov	r2, r3
 8008424:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008426:	623b      	str	r3, [r7, #32]
 8008428:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800842a:	69f9      	ldr	r1, [r7, #28]
 800842c:	6a3a      	ldr	r2, [r7, #32]
 800842e:	e841 2300 	strex	r3, r2, [r1]
 8008432:	61bb      	str	r3, [r7, #24]
   return(result);
 8008434:	69bb      	ldr	r3, [r7, #24]
 8008436:	2b00      	cmp	r3, #0
 8008438:	d1e6      	bne.n	8008408 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 800843a:	2300      	movs	r3, #0
}
 800843c:	4618      	mov	r0, r3
 800843e:	375c      	adds	r7, #92	; 0x5c
 8008440:	46bd      	mov	sp, r7
 8008442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008446:	4770      	bx	lr
 8008448:	080086ff 	.word	0x080086ff
 800844c:	08008599 	.word	0x08008599

08008450 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008450:	b480      	push	{r7}
 8008452:	b095      	sub	sp, #84	; 0x54
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800845e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008460:	e853 3f00 	ldrex	r3, [r3]
 8008464:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008468:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800846c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	461a      	mov	r2, r3
 8008474:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008476:	643b      	str	r3, [r7, #64]	; 0x40
 8008478:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800847a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800847c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800847e:	e841 2300 	strex	r3, r2, [r1]
 8008482:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008484:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008486:	2b00      	cmp	r3, #0
 8008488:	d1e6      	bne.n	8008458 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	3308      	adds	r3, #8
 8008490:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008492:	6a3b      	ldr	r3, [r7, #32]
 8008494:	e853 3f00 	ldrex	r3, [r3]
 8008498:	61fb      	str	r3, [r7, #28]
   return(result);
 800849a:	69fb      	ldr	r3, [r7, #28]
 800849c:	f023 0301 	bic.w	r3, r3, #1
 80084a0:	64bb      	str	r3, [r7, #72]	; 0x48
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	3308      	adds	r3, #8
 80084a8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80084aa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80084ac:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80084b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80084b2:	e841 2300 	strex	r3, r2, [r1]
 80084b6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80084b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d1e5      	bne.n	800848a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80084c2:	2b01      	cmp	r3, #1
 80084c4:	d118      	bne.n	80084f8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	e853 3f00 	ldrex	r3, [r3]
 80084d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	f023 0310 	bic.w	r3, r3, #16
 80084da:	647b      	str	r3, [r7, #68]	; 0x44
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	461a      	mov	r2, r3
 80084e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80084e4:	61bb      	str	r3, [r7, #24]
 80084e6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084e8:	6979      	ldr	r1, [r7, #20]
 80084ea:	69ba      	ldr	r2, [r7, #24]
 80084ec:	e841 2300 	strex	r3, r2, [r1]
 80084f0:	613b      	str	r3, [r7, #16]
   return(result);
 80084f2:	693b      	ldr	r3, [r7, #16]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d1e6      	bne.n	80084c6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	2220      	movs	r2, #32
 80084fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2200      	movs	r2, #0
 8008504:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2200      	movs	r2, #0
 800850a:	669a      	str	r2, [r3, #104]	; 0x68
}
 800850c:	bf00      	nop
 800850e:	3754      	adds	r7, #84	; 0x54
 8008510:	46bd      	mov	sp, r7
 8008512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008516:	4770      	bx	lr

08008518 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b084      	sub	sp, #16
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008524:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	2200      	movs	r2, #0
 800852a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	2200      	movs	r2, #0
 8008532:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008536:	68f8      	ldr	r0, [r7, #12]
 8008538:	f7ff f962 	bl	8007800 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800853c:	bf00      	nop
 800853e:	3710      	adds	r7, #16
 8008540:	46bd      	mov	sp, r7
 8008542:	bd80      	pop	{r7, pc}

08008544 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b088      	sub	sp, #32
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	e853 3f00 	ldrex	r3, [r3]
 8008558:	60bb      	str	r3, [r7, #8]
   return(result);
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008560:	61fb      	str	r3, [r7, #28]
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	461a      	mov	r2, r3
 8008568:	69fb      	ldr	r3, [r7, #28]
 800856a:	61bb      	str	r3, [r7, #24]
 800856c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800856e:	6979      	ldr	r1, [r7, #20]
 8008570:	69ba      	ldr	r2, [r7, #24]
 8008572:	e841 2300 	strex	r3, r2, [r1]
 8008576:	613b      	str	r3, [r7, #16]
   return(result);
 8008578:	693b      	ldr	r3, [r7, #16]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d1e6      	bne.n	800854c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	2220      	movs	r2, #32
 8008582:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2200      	movs	r2, #0
 8008588:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800858a:	6878      	ldr	r0, [r7, #4]
 800858c:	f7ff f92e 	bl	80077ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008590:	bf00      	nop
 8008592:	3720      	adds	r7, #32
 8008594:	46bd      	mov	sp, r7
 8008596:	bd80      	pop	{r7, pc}

08008598 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b096      	sub	sp, #88	; 0x58
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80085a6:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80085b0:	2b22      	cmp	r3, #34	; 0x22
 80085b2:	f040 8098 	bne.w	80086e6 <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085bc:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80085c0:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80085c4:	b2d9      	uxtb	r1, r3
 80085c6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80085ca:	b2da      	uxtb	r2, r3
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085d0:	400a      	ands	r2, r1
 80085d2:	b2d2      	uxtb	r2, r2
 80085d4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085da:	1c5a      	adds	r2, r3, #1
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80085e6:	b29b      	uxth	r3, r3
 80085e8:	3b01      	subs	r3, #1
 80085ea:	b29a      	uxth	r2, r3
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80085f8:	b29b      	uxth	r3, r3
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d17b      	bne.n	80086f6 <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008604:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008606:	e853 3f00 	ldrex	r3, [r3]
 800860a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800860c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800860e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008612:	653b      	str	r3, [r7, #80]	; 0x50
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	461a      	mov	r2, r3
 800861a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800861c:	647b      	str	r3, [r7, #68]	; 0x44
 800861e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008620:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008622:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008624:	e841 2300 	strex	r3, r2, [r1]
 8008628:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800862a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800862c:	2b00      	cmp	r3, #0
 800862e:	d1e6      	bne.n	80085fe <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	3308      	adds	r3, #8
 8008636:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800863a:	e853 3f00 	ldrex	r3, [r3]
 800863e:	623b      	str	r3, [r7, #32]
   return(result);
 8008640:	6a3b      	ldr	r3, [r7, #32]
 8008642:	f023 0301 	bic.w	r3, r3, #1
 8008646:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	3308      	adds	r3, #8
 800864e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008650:	633a      	str	r2, [r7, #48]	; 0x30
 8008652:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008654:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008656:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008658:	e841 2300 	strex	r3, r2, [r1]
 800865c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800865e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008660:	2b00      	cmp	r3, #0
 8008662:	d1e5      	bne.n	8008630 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	2220      	movs	r2, #32
 8008668:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2200      	movs	r2, #0
 8008670:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2200      	movs	r2, #0
 8008676:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800867c:	2b01      	cmp	r3, #1
 800867e:	d12e      	bne.n	80086de <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2200      	movs	r2, #0
 8008684:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800868c:	693b      	ldr	r3, [r7, #16]
 800868e:	e853 3f00 	ldrex	r3, [r3]
 8008692:	60fb      	str	r3, [r7, #12]
   return(result);
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	f023 0310 	bic.w	r3, r3, #16
 800869a:	64bb      	str	r3, [r7, #72]	; 0x48
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	461a      	mov	r2, r3
 80086a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80086a4:	61fb      	str	r3, [r7, #28]
 80086a6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086a8:	69b9      	ldr	r1, [r7, #24]
 80086aa:	69fa      	ldr	r2, [r7, #28]
 80086ac:	e841 2300 	strex	r3, r2, [r1]
 80086b0:	617b      	str	r3, [r7, #20]
   return(result);
 80086b2:	697b      	ldr	r3, [r7, #20]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d1e6      	bne.n	8008686 <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	69db      	ldr	r3, [r3, #28]
 80086be:	f003 0310 	and.w	r3, r3, #16
 80086c2:	2b10      	cmp	r3, #16
 80086c4:	d103      	bne.n	80086ce <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	2210      	movs	r2, #16
 80086cc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80086d4:	4619      	mov	r1, r3
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	f7ff f89c 	bl	8007814 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80086dc:	e00b      	b.n	80086f6 <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 80086de:	6878      	ldr	r0, [r7, #4]
 80086e0:	f7f8 ff72 	bl	80015c8 <HAL_UART_RxCpltCallback>
}
 80086e4:	e007      	b.n	80086f6 <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	699a      	ldr	r2, [r3, #24]
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	f042 0208 	orr.w	r2, r2, #8
 80086f4:	619a      	str	r2, [r3, #24]
}
 80086f6:	bf00      	nop
 80086f8:	3758      	adds	r7, #88	; 0x58
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bd80      	pop	{r7, pc}

080086fe <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80086fe:	b580      	push	{r7, lr}
 8008700:	b096      	sub	sp, #88	; 0x58
 8008702:	af00      	add	r7, sp, #0
 8008704:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800870c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008716:	2b22      	cmp	r3, #34	; 0x22
 8008718:	f040 8098 	bne.w	800884c <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008722:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800872a:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800872c:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8008730:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8008734:	4013      	ands	r3, r2
 8008736:	b29a      	uxth	r2, r3
 8008738:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800873a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008740:	1c9a      	adds	r2, r3, #2
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800874c:	b29b      	uxth	r3, r3
 800874e:	3b01      	subs	r3, #1
 8008750:	b29a      	uxth	r2, r3
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800875e:	b29b      	uxth	r3, r3
 8008760:	2b00      	cmp	r3, #0
 8008762:	d17b      	bne.n	800885c <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800876a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800876c:	e853 3f00 	ldrex	r3, [r3]
 8008770:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008774:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008778:	64fb      	str	r3, [r7, #76]	; 0x4c
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	461a      	mov	r2, r3
 8008780:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008782:	643b      	str	r3, [r7, #64]	; 0x40
 8008784:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008786:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008788:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800878a:	e841 2300 	strex	r3, r2, [r1]
 800878e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008790:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008792:	2b00      	cmp	r3, #0
 8008794:	d1e6      	bne.n	8008764 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	3308      	adds	r3, #8
 800879c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800879e:	6a3b      	ldr	r3, [r7, #32]
 80087a0:	e853 3f00 	ldrex	r3, [r3]
 80087a4:	61fb      	str	r3, [r7, #28]
   return(result);
 80087a6:	69fb      	ldr	r3, [r7, #28]
 80087a8:	f023 0301 	bic.w	r3, r3, #1
 80087ac:	64bb      	str	r3, [r7, #72]	; 0x48
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	3308      	adds	r3, #8
 80087b4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80087b6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80087b8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80087bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80087be:	e841 2300 	strex	r3, r2, [r1]
 80087c2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80087c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d1e5      	bne.n	8008796 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2220      	movs	r2, #32
 80087ce:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	2200      	movs	r2, #0
 80087d6:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2200      	movs	r2, #0
 80087dc:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80087e2:	2b01      	cmp	r3, #1
 80087e4:	d12e      	bne.n	8008844 <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2200      	movs	r2, #0
 80087ea:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	e853 3f00 	ldrex	r3, [r3]
 80087f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80087fa:	68bb      	ldr	r3, [r7, #8]
 80087fc:	f023 0310 	bic.w	r3, r3, #16
 8008800:	647b      	str	r3, [r7, #68]	; 0x44
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	461a      	mov	r2, r3
 8008808:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800880a:	61bb      	str	r3, [r7, #24]
 800880c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800880e:	6979      	ldr	r1, [r7, #20]
 8008810:	69ba      	ldr	r2, [r7, #24]
 8008812:	e841 2300 	strex	r3, r2, [r1]
 8008816:	613b      	str	r3, [r7, #16]
   return(result);
 8008818:	693b      	ldr	r3, [r7, #16]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d1e6      	bne.n	80087ec <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	69db      	ldr	r3, [r3, #28]
 8008824:	f003 0310 	and.w	r3, r3, #16
 8008828:	2b10      	cmp	r3, #16
 800882a:	d103      	bne.n	8008834 <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	2210      	movs	r2, #16
 8008832:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800883a:	4619      	mov	r1, r3
 800883c:	6878      	ldr	r0, [r7, #4]
 800883e:	f7fe ffe9 	bl	8007814 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008842:	e00b      	b.n	800885c <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8008844:	6878      	ldr	r0, [r7, #4]
 8008846:	f7f8 febf 	bl	80015c8 <HAL_UART_RxCpltCallback>
}
 800884a:	e007      	b.n	800885c <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	699a      	ldr	r2, [r3, #24]
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	f042 0208 	orr.w	r2, r2, #8
 800885a:	619a      	str	r2, [r3, #24]
}
 800885c:	bf00      	nop
 800885e:	3758      	adds	r7, #88	; 0x58
 8008860:	46bd      	mov	sp, r7
 8008862:	bd80      	pop	{r7, pc}

08008864 <__errno>:
 8008864:	4b01      	ldr	r3, [pc, #4]	; (800886c <__errno+0x8>)
 8008866:	6818      	ldr	r0, [r3, #0]
 8008868:	4770      	bx	lr
 800886a:	bf00      	nop
 800886c:	2000000c 	.word	0x2000000c

08008870 <__libc_init_array>:
 8008870:	b570      	push	{r4, r5, r6, lr}
 8008872:	4d0d      	ldr	r5, [pc, #52]	; (80088a8 <__libc_init_array+0x38>)
 8008874:	4c0d      	ldr	r4, [pc, #52]	; (80088ac <__libc_init_array+0x3c>)
 8008876:	1b64      	subs	r4, r4, r5
 8008878:	10a4      	asrs	r4, r4, #2
 800887a:	2600      	movs	r6, #0
 800887c:	42a6      	cmp	r6, r4
 800887e:	d109      	bne.n	8008894 <__libc_init_array+0x24>
 8008880:	4d0b      	ldr	r5, [pc, #44]	; (80088b0 <__libc_init_array+0x40>)
 8008882:	4c0c      	ldr	r4, [pc, #48]	; (80088b4 <__libc_init_array+0x44>)
 8008884:	f005 f8c6 	bl	800da14 <_init>
 8008888:	1b64      	subs	r4, r4, r5
 800888a:	10a4      	asrs	r4, r4, #2
 800888c:	2600      	movs	r6, #0
 800888e:	42a6      	cmp	r6, r4
 8008890:	d105      	bne.n	800889e <__libc_init_array+0x2e>
 8008892:	bd70      	pop	{r4, r5, r6, pc}
 8008894:	f855 3b04 	ldr.w	r3, [r5], #4
 8008898:	4798      	blx	r3
 800889a:	3601      	adds	r6, #1
 800889c:	e7ee      	b.n	800887c <__libc_init_array+0xc>
 800889e:	f855 3b04 	ldr.w	r3, [r5], #4
 80088a2:	4798      	blx	r3
 80088a4:	3601      	adds	r6, #1
 80088a6:	e7f2      	b.n	800888e <__libc_init_array+0x1e>
 80088a8:	0800e164 	.word	0x0800e164
 80088ac:	0800e164 	.word	0x0800e164
 80088b0:	0800e164 	.word	0x0800e164
 80088b4:	0800e168 	.word	0x0800e168

080088b8 <memcpy>:
 80088b8:	440a      	add	r2, r1
 80088ba:	4291      	cmp	r1, r2
 80088bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80088c0:	d100      	bne.n	80088c4 <memcpy+0xc>
 80088c2:	4770      	bx	lr
 80088c4:	b510      	push	{r4, lr}
 80088c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80088ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80088ce:	4291      	cmp	r1, r2
 80088d0:	d1f9      	bne.n	80088c6 <memcpy+0xe>
 80088d2:	bd10      	pop	{r4, pc}

080088d4 <memset>:
 80088d4:	4402      	add	r2, r0
 80088d6:	4603      	mov	r3, r0
 80088d8:	4293      	cmp	r3, r2
 80088da:	d100      	bne.n	80088de <memset+0xa>
 80088dc:	4770      	bx	lr
 80088de:	f803 1b01 	strb.w	r1, [r3], #1
 80088e2:	e7f9      	b.n	80088d8 <memset+0x4>

080088e4 <__cvt>:
 80088e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80088e8:	ec55 4b10 	vmov	r4, r5, d0
 80088ec:	2d00      	cmp	r5, #0
 80088ee:	460e      	mov	r6, r1
 80088f0:	4619      	mov	r1, r3
 80088f2:	462b      	mov	r3, r5
 80088f4:	bfbb      	ittet	lt
 80088f6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80088fa:	461d      	movlt	r5, r3
 80088fc:	2300      	movge	r3, #0
 80088fe:	232d      	movlt	r3, #45	; 0x2d
 8008900:	700b      	strb	r3, [r1, #0]
 8008902:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008904:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008908:	4691      	mov	r9, r2
 800890a:	f023 0820 	bic.w	r8, r3, #32
 800890e:	bfbc      	itt	lt
 8008910:	4622      	movlt	r2, r4
 8008912:	4614      	movlt	r4, r2
 8008914:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008918:	d005      	beq.n	8008926 <__cvt+0x42>
 800891a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800891e:	d100      	bne.n	8008922 <__cvt+0x3e>
 8008920:	3601      	adds	r6, #1
 8008922:	2102      	movs	r1, #2
 8008924:	e000      	b.n	8008928 <__cvt+0x44>
 8008926:	2103      	movs	r1, #3
 8008928:	ab03      	add	r3, sp, #12
 800892a:	9301      	str	r3, [sp, #4]
 800892c:	ab02      	add	r3, sp, #8
 800892e:	9300      	str	r3, [sp, #0]
 8008930:	ec45 4b10 	vmov	d0, r4, r5
 8008934:	4653      	mov	r3, sl
 8008936:	4632      	mov	r2, r6
 8008938:	f001 fe42 	bl	800a5c0 <_dtoa_r>
 800893c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008940:	4607      	mov	r7, r0
 8008942:	d102      	bne.n	800894a <__cvt+0x66>
 8008944:	f019 0f01 	tst.w	r9, #1
 8008948:	d022      	beq.n	8008990 <__cvt+0xac>
 800894a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800894e:	eb07 0906 	add.w	r9, r7, r6
 8008952:	d110      	bne.n	8008976 <__cvt+0x92>
 8008954:	783b      	ldrb	r3, [r7, #0]
 8008956:	2b30      	cmp	r3, #48	; 0x30
 8008958:	d10a      	bne.n	8008970 <__cvt+0x8c>
 800895a:	2200      	movs	r2, #0
 800895c:	2300      	movs	r3, #0
 800895e:	4620      	mov	r0, r4
 8008960:	4629      	mov	r1, r5
 8008962:	f7f8 f8e1 	bl	8000b28 <__aeabi_dcmpeq>
 8008966:	b918      	cbnz	r0, 8008970 <__cvt+0x8c>
 8008968:	f1c6 0601 	rsb	r6, r6, #1
 800896c:	f8ca 6000 	str.w	r6, [sl]
 8008970:	f8da 3000 	ldr.w	r3, [sl]
 8008974:	4499      	add	r9, r3
 8008976:	2200      	movs	r2, #0
 8008978:	2300      	movs	r3, #0
 800897a:	4620      	mov	r0, r4
 800897c:	4629      	mov	r1, r5
 800897e:	f7f8 f8d3 	bl	8000b28 <__aeabi_dcmpeq>
 8008982:	b108      	cbz	r0, 8008988 <__cvt+0xa4>
 8008984:	f8cd 900c 	str.w	r9, [sp, #12]
 8008988:	2230      	movs	r2, #48	; 0x30
 800898a:	9b03      	ldr	r3, [sp, #12]
 800898c:	454b      	cmp	r3, r9
 800898e:	d307      	bcc.n	80089a0 <__cvt+0xbc>
 8008990:	9b03      	ldr	r3, [sp, #12]
 8008992:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008994:	1bdb      	subs	r3, r3, r7
 8008996:	4638      	mov	r0, r7
 8008998:	6013      	str	r3, [r2, #0]
 800899a:	b004      	add	sp, #16
 800899c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089a0:	1c59      	adds	r1, r3, #1
 80089a2:	9103      	str	r1, [sp, #12]
 80089a4:	701a      	strb	r2, [r3, #0]
 80089a6:	e7f0      	b.n	800898a <__cvt+0xa6>

080089a8 <__exponent>:
 80089a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80089aa:	4603      	mov	r3, r0
 80089ac:	2900      	cmp	r1, #0
 80089ae:	bfb8      	it	lt
 80089b0:	4249      	neglt	r1, r1
 80089b2:	f803 2b02 	strb.w	r2, [r3], #2
 80089b6:	bfb4      	ite	lt
 80089b8:	222d      	movlt	r2, #45	; 0x2d
 80089ba:	222b      	movge	r2, #43	; 0x2b
 80089bc:	2909      	cmp	r1, #9
 80089be:	7042      	strb	r2, [r0, #1]
 80089c0:	dd2a      	ble.n	8008a18 <__exponent+0x70>
 80089c2:	f10d 0407 	add.w	r4, sp, #7
 80089c6:	46a4      	mov	ip, r4
 80089c8:	270a      	movs	r7, #10
 80089ca:	46a6      	mov	lr, r4
 80089cc:	460a      	mov	r2, r1
 80089ce:	fb91 f6f7 	sdiv	r6, r1, r7
 80089d2:	fb07 1516 	mls	r5, r7, r6, r1
 80089d6:	3530      	adds	r5, #48	; 0x30
 80089d8:	2a63      	cmp	r2, #99	; 0x63
 80089da:	f104 34ff 	add.w	r4, r4, #4294967295
 80089de:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80089e2:	4631      	mov	r1, r6
 80089e4:	dcf1      	bgt.n	80089ca <__exponent+0x22>
 80089e6:	3130      	adds	r1, #48	; 0x30
 80089e8:	f1ae 0502 	sub.w	r5, lr, #2
 80089ec:	f804 1c01 	strb.w	r1, [r4, #-1]
 80089f0:	1c44      	adds	r4, r0, #1
 80089f2:	4629      	mov	r1, r5
 80089f4:	4561      	cmp	r1, ip
 80089f6:	d30a      	bcc.n	8008a0e <__exponent+0x66>
 80089f8:	f10d 0209 	add.w	r2, sp, #9
 80089fc:	eba2 020e 	sub.w	r2, r2, lr
 8008a00:	4565      	cmp	r5, ip
 8008a02:	bf88      	it	hi
 8008a04:	2200      	movhi	r2, #0
 8008a06:	4413      	add	r3, r2
 8008a08:	1a18      	subs	r0, r3, r0
 8008a0a:	b003      	add	sp, #12
 8008a0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a0e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008a12:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008a16:	e7ed      	b.n	80089f4 <__exponent+0x4c>
 8008a18:	2330      	movs	r3, #48	; 0x30
 8008a1a:	3130      	adds	r1, #48	; 0x30
 8008a1c:	7083      	strb	r3, [r0, #2]
 8008a1e:	70c1      	strb	r1, [r0, #3]
 8008a20:	1d03      	adds	r3, r0, #4
 8008a22:	e7f1      	b.n	8008a08 <__exponent+0x60>

08008a24 <_printf_float>:
 8008a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a28:	ed2d 8b02 	vpush	{d8}
 8008a2c:	b08d      	sub	sp, #52	; 0x34
 8008a2e:	460c      	mov	r4, r1
 8008a30:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008a34:	4616      	mov	r6, r2
 8008a36:	461f      	mov	r7, r3
 8008a38:	4605      	mov	r5, r0
 8008a3a:	f002 ff1f 	bl	800b87c <_localeconv_r>
 8008a3e:	f8d0 a000 	ldr.w	sl, [r0]
 8008a42:	4650      	mov	r0, sl
 8008a44:	f7f7 fbee 	bl	8000224 <strlen>
 8008a48:	2300      	movs	r3, #0
 8008a4a:	930a      	str	r3, [sp, #40]	; 0x28
 8008a4c:	6823      	ldr	r3, [r4, #0]
 8008a4e:	9305      	str	r3, [sp, #20]
 8008a50:	f8d8 3000 	ldr.w	r3, [r8]
 8008a54:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008a58:	3307      	adds	r3, #7
 8008a5a:	f023 0307 	bic.w	r3, r3, #7
 8008a5e:	f103 0208 	add.w	r2, r3, #8
 8008a62:	f8c8 2000 	str.w	r2, [r8]
 8008a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a6a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008a6e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008a72:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008a76:	9307      	str	r3, [sp, #28]
 8008a78:	f8cd 8018 	str.w	r8, [sp, #24]
 8008a7c:	ee08 0a10 	vmov	s16, r0
 8008a80:	4b9f      	ldr	r3, [pc, #636]	; (8008d00 <_printf_float+0x2dc>)
 8008a82:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008a86:	f04f 32ff 	mov.w	r2, #4294967295
 8008a8a:	f7f8 f87f 	bl	8000b8c <__aeabi_dcmpun>
 8008a8e:	bb88      	cbnz	r0, 8008af4 <_printf_float+0xd0>
 8008a90:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008a94:	4b9a      	ldr	r3, [pc, #616]	; (8008d00 <_printf_float+0x2dc>)
 8008a96:	f04f 32ff 	mov.w	r2, #4294967295
 8008a9a:	f7f8 f859 	bl	8000b50 <__aeabi_dcmple>
 8008a9e:	bb48      	cbnz	r0, 8008af4 <_printf_float+0xd0>
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	4640      	mov	r0, r8
 8008aa6:	4649      	mov	r1, r9
 8008aa8:	f7f8 f848 	bl	8000b3c <__aeabi_dcmplt>
 8008aac:	b110      	cbz	r0, 8008ab4 <_printf_float+0x90>
 8008aae:	232d      	movs	r3, #45	; 0x2d
 8008ab0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ab4:	4b93      	ldr	r3, [pc, #588]	; (8008d04 <_printf_float+0x2e0>)
 8008ab6:	4894      	ldr	r0, [pc, #592]	; (8008d08 <_printf_float+0x2e4>)
 8008ab8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008abc:	bf94      	ite	ls
 8008abe:	4698      	movls	r8, r3
 8008ac0:	4680      	movhi	r8, r0
 8008ac2:	2303      	movs	r3, #3
 8008ac4:	6123      	str	r3, [r4, #16]
 8008ac6:	9b05      	ldr	r3, [sp, #20]
 8008ac8:	f023 0204 	bic.w	r2, r3, #4
 8008acc:	6022      	str	r2, [r4, #0]
 8008ace:	f04f 0900 	mov.w	r9, #0
 8008ad2:	9700      	str	r7, [sp, #0]
 8008ad4:	4633      	mov	r3, r6
 8008ad6:	aa0b      	add	r2, sp, #44	; 0x2c
 8008ad8:	4621      	mov	r1, r4
 8008ada:	4628      	mov	r0, r5
 8008adc:	f000 f9d8 	bl	8008e90 <_printf_common>
 8008ae0:	3001      	adds	r0, #1
 8008ae2:	f040 8090 	bne.w	8008c06 <_printf_float+0x1e2>
 8008ae6:	f04f 30ff 	mov.w	r0, #4294967295
 8008aea:	b00d      	add	sp, #52	; 0x34
 8008aec:	ecbd 8b02 	vpop	{d8}
 8008af0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008af4:	4642      	mov	r2, r8
 8008af6:	464b      	mov	r3, r9
 8008af8:	4640      	mov	r0, r8
 8008afa:	4649      	mov	r1, r9
 8008afc:	f7f8 f846 	bl	8000b8c <__aeabi_dcmpun>
 8008b00:	b140      	cbz	r0, 8008b14 <_printf_float+0xf0>
 8008b02:	464b      	mov	r3, r9
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	bfbc      	itt	lt
 8008b08:	232d      	movlt	r3, #45	; 0x2d
 8008b0a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008b0e:	487f      	ldr	r0, [pc, #508]	; (8008d0c <_printf_float+0x2e8>)
 8008b10:	4b7f      	ldr	r3, [pc, #508]	; (8008d10 <_printf_float+0x2ec>)
 8008b12:	e7d1      	b.n	8008ab8 <_printf_float+0x94>
 8008b14:	6863      	ldr	r3, [r4, #4]
 8008b16:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008b1a:	9206      	str	r2, [sp, #24]
 8008b1c:	1c5a      	adds	r2, r3, #1
 8008b1e:	d13f      	bne.n	8008ba0 <_printf_float+0x17c>
 8008b20:	2306      	movs	r3, #6
 8008b22:	6063      	str	r3, [r4, #4]
 8008b24:	9b05      	ldr	r3, [sp, #20]
 8008b26:	6861      	ldr	r1, [r4, #4]
 8008b28:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	9303      	str	r3, [sp, #12]
 8008b30:	ab0a      	add	r3, sp, #40	; 0x28
 8008b32:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008b36:	ab09      	add	r3, sp, #36	; 0x24
 8008b38:	ec49 8b10 	vmov	d0, r8, r9
 8008b3c:	9300      	str	r3, [sp, #0]
 8008b3e:	6022      	str	r2, [r4, #0]
 8008b40:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008b44:	4628      	mov	r0, r5
 8008b46:	f7ff fecd 	bl	80088e4 <__cvt>
 8008b4a:	9b06      	ldr	r3, [sp, #24]
 8008b4c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008b4e:	2b47      	cmp	r3, #71	; 0x47
 8008b50:	4680      	mov	r8, r0
 8008b52:	d108      	bne.n	8008b66 <_printf_float+0x142>
 8008b54:	1cc8      	adds	r0, r1, #3
 8008b56:	db02      	blt.n	8008b5e <_printf_float+0x13a>
 8008b58:	6863      	ldr	r3, [r4, #4]
 8008b5a:	4299      	cmp	r1, r3
 8008b5c:	dd41      	ble.n	8008be2 <_printf_float+0x1be>
 8008b5e:	f1ab 0b02 	sub.w	fp, fp, #2
 8008b62:	fa5f fb8b 	uxtb.w	fp, fp
 8008b66:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008b6a:	d820      	bhi.n	8008bae <_printf_float+0x18a>
 8008b6c:	3901      	subs	r1, #1
 8008b6e:	465a      	mov	r2, fp
 8008b70:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008b74:	9109      	str	r1, [sp, #36]	; 0x24
 8008b76:	f7ff ff17 	bl	80089a8 <__exponent>
 8008b7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008b7c:	1813      	adds	r3, r2, r0
 8008b7e:	2a01      	cmp	r2, #1
 8008b80:	4681      	mov	r9, r0
 8008b82:	6123      	str	r3, [r4, #16]
 8008b84:	dc02      	bgt.n	8008b8c <_printf_float+0x168>
 8008b86:	6822      	ldr	r2, [r4, #0]
 8008b88:	07d2      	lsls	r2, r2, #31
 8008b8a:	d501      	bpl.n	8008b90 <_printf_float+0x16c>
 8008b8c:	3301      	adds	r3, #1
 8008b8e:	6123      	str	r3, [r4, #16]
 8008b90:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d09c      	beq.n	8008ad2 <_printf_float+0xae>
 8008b98:	232d      	movs	r3, #45	; 0x2d
 8008b9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b9e:	e798      	b.n	8008ad2 <_printf_float+0xae>
 8008ba0:	9a06      	ldr	r2, [sp, #24]
 8008ba2:	2a47      	cmp	r2, #71	; 0x47
 8008ba4:	d1be      	bne.n	8008b24 <_printf_float+0x100>
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d1bc      	bne.n	8008b24 <_printf_float+0x100>
 8008baa:	2301      	movs	r3, #1
 8008bac:	e7b9      	b.n	8008b22 <_printf_float+0xfe>
 8008bae:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008bb2:	d118      	bne.n	8008be6 <_printf_float+0x1c2>
 8008bb4:	2900      	cmp	r1, #0
 8008bb6:	6863      	ldr	r3, [r4, #4]
 8008bb8:	dd0b      	ble.n	8008bd2 <_printf_float+0x1ae>
 8008bba:	6121      	str	r1, [r4, #16]
 8008bbc:	b913      	cbnz	r3, 8008bc4 <_printf_float+0x1a0>
 8008bbe:	6822      	ldr	r2, [r4, #0]
 8008bc0:	07d0      	lsls	r0, r2, #31
 8008bc2:	d502      	bpl.n	8008bca <_printf_float+0x1a6>
 8008bc4:	3301      	adds	r3, #1
 8008bc6:	440b      	add	r3, r1
 8008bc8:	6123      	str	r3, [r4, #16]
 8008bca:	65a1      	str	r1, [r4, #88]	; 0x58
 8008bcc:	f04f 0900 	mov.w	r9, #0
 8008bd0:	e7de      	b.n	8008b90 <_printf_float+0x16c>
 8008bd2:	b913      	cbnz	r3, 8008bda <_printf_float+0x1b6>
 8008bd4:	6822      	ldr	r2, [r4, #0]
 8008bd6:	07d2      	lsls	r2, r2, #31
 8008bd8:	d501      	bpl.n	8008bde <_printf_float+0x1ba>
 8008bda:	3302      	adds	r3, #2
 8008bdc:	e7f4      	b.n	8008bc8 <_printf_float+0x1a4>
 8008bde:	2301      	movs	r3, #1
 8008be0:	e7f2      	b.n	8008bc8 <_printf_float+0x1a4>
 8008be2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008be6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008be8:	4299      	cmp	r1, r3
 8008bea:	db05      	blt.n	8008bf8 <_printf_float+0x1d4>
 8008bec:	6823      	ldr	r3, [r4, #0]
 8008bee:	6121      	str	r1, [r4, #16]
 8008bf0:	07d8      	lsls	r0, r3, #31
 8008bf2:	d5ea      	bpl.n	8008bca <_printf_float+0x1a6>
 8008bf4:	1c4b      	adds	r3, r1, #1
 8008bf6:	e7e7      	b.n	8008bc8 <_printf_float+0x1a4>
 8008bf8:	2900      	cmp	r1, #0
 8008bfa:	bfd4      	ite	le
 8008bfc:	f1c1 0202 	rsble	r2, r1, #2
 8008c00:	2201      	movgt	r2, #1
 8008c02:	4413      	add	r3, r2
 8008c04:	e7e0      	b.n	8008bc8 <_printf_float+0x1a4>
 8008c06:	6823      	ldr	r3, [r4, #0]
 8008c08:	055a      	lsls	r2, r3, #21
 8008c0a:	d407      	bmi.n	8008c1c <_printf_float+0x1f8>
 8008c0c:	6923      	ldr	r3, [r4, #16]
 8008c0e:	4642      	mov	r2, r8
 8008c10:	4631      	mov	r1, r6
 8008c12:	4628      	mov	r0, r5
 8008c14:	47b8      	blx	r7
 8008c16:	3001      	adds	r0, #1
 8008c18:	d12c      	bne.n	8008c74 <_printf_float+0x250>
 8008c1a:	e764      	b.n	8008ae6 <_printf_float+0xc2>
 8008c1c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008c20:	f240 80e0 	bls.w	8008de4 <_printf_float+0x3c0>
 8008c24:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008c28:	2200      	movs	r2, #0
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	f7f7 ff7c 	bl	8000b28 <__aeabi_dcmpeq>
 8008c30:	2800      	cmp	r0, #0
 8008c32:	d034      	beq.n	8008c9e <_printf_float+0x27a>
 8008c34:	4a37      	ldr	r2, [pc, #220]	; (8008d14 <_printf_float+0x2f0>)
 8008c36:	2301      	movs	r3, #1
 8008c38:	4631      	mov	r1, r6
 8008c3a:	4628      	mov	r0, r5
 8008c3c:	47b8      	blx	r7
 8008c3e:	3001      	adds	r0, #1
 8008c40:	f43f af51 	beq.w	8008ae6 <_printf_float+0xc2>
 8008c44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008c48:	429a      	cmp	r2, r3
 8008c4a:	db02      	blt.n	8008c52 <_printf_float+0x22e>
 8008c4c:	6823      	ldr	r3, [r4, #0]
 8008c4e:	07d8      	lsls	r0, r3, #31
 8008c50:	d510      	bpl.n	8008c74 <_printf_float+0x250>
 8008c52:	ee18 3a10 	vmov	r3, s16
 8008c56:	4652      	mov	r2, sl
 8008c58:	4631      	mov	r1, r6
 8008c5a:	4628      	mov	r0, r5
 8008c5c:	47b8      	blx	r7
 8008c5e:	3001      	adds	r0, #1
 8008c60:	f43f af41 	beq.w	8008ae6 <_printf_float+0xc2>
 8008c64:	f04f 0800 	mov.w	r8, #0
 8008c68:	f104 091a 	add.w	r9, r4, #26
 8008c6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c6e:	3b01      	subs	r3, #1
 8008c70:	4543      	cmp	r3, r8
 8008c72:	dc09      	bgt.n	8008c88 <_printf_float+0x264>
 8008c74:	6823      	ldr	r3, [r4, #0]
 8008c76:	079b      	lsls	r3, r3, #30
 8008c78:	f100 8105 	bmi.w	8008e86 <_printf_float+0x462>
 8008c7c:	68e0      	ldr	r0, [r4, #12]
 8008c7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c80:	4298      	cmp	r0, r3
 8008c82:	bfb8      	it	lt
 8008c84:	4618      	movlt	r0, r3
 8008c86:	e730      	b.n	8008aea <_printf_float+0xc6>
 8008c88:	2301      	movs	r3, #1
 8008c8a:	464a      	mov	r2, r9
 8008c8c:	4631      	mov	r1, r6
 8008c8e:	4628      	mov	r0, r5
 8008c90:	47b8      	blx	r7
 8008c92:	3001      	adds	r0, #1
 8008c94:	f43f af27 	beq.w	8008ae6 <_printf_float+0xc2>
 8008c98:	f108 0801 	add.w	r8, r8, #1
 8008c9c:	e7e6      	b.n	8008c6c <_printf_float+0x248>
 8008c9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	dc39      	bgt.n	8008d18 <_printf_float+0x2f4>
 8008ca4:	4a1b      	ldr	r2, [pc, #108]	; (8008d14 <_printf_float+0x2f0>)
 8008ca6:	2301      	movs	r3, #1
 8008ca8:	4631      	mov	r1, r6
 8008caa:	4628      	mov	r0, r5
 8008cac:	47b8      	blx	r7
 8008cae:	3001      	adds	r0, #1
 8008cb0:	f43f af19 	beq.w	8008ae6 <_printf_float+0xc2>
 8008cb4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008cb8:	4313      	orrs	r3, r2
 8008cba:	d102      	bne.n	8008cc2 <_printf_float+0x29e>
 8008cbc:	6823      	ldr	r3, [r4, #0]
 8008cbe:	07d9      	lsls	r1, r3, #31
 8008cc0:	d5d8      	bpl.n	8008c74 <_printf_float+0x250>
 8008cc2:	ee18 3a10 	vmov	r3, s16
 8008cc6:	4652      	mov	r2, sl
 8008cc8:	4631      	mov	r1, r6
 8008cca:	4628      	mov	r0, r5
 8008ccc:	47b8      	blx	r7
 8008cce:	3001      	adds	r0, #1
 8008cd0:	f43f af09 	beq.w	8008ae6 <_printf_float+0xc2>
 8008cd4:	f04f 0900 	mov.w	r9, #0
 8008cd8:	f104 0a1a 	add.w	sl, r4, #26
 8008cdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cde:	425b      	negs	r3, r3
 8008ce0:	454b      	cmp	r3, r9
 8008ce2:	dc01      	bgt.n	8008ce8 <_printf_float+0x2c4>
 8008ce4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ce6:	e792      	b.n	8008c0e <_printf_float+0x1ea>
 8008ce8:	2301      	movs	r3, #1
 8008cea:	4652      	mov	r2, sl
 8008cec:	4631      	mov	r1, r6
 8008cee:	4628      	mov	r0, r5
 8008cf0:	47b8      	blx	r7
 8008cf2:	3001      	adds	r0, #1
 8008cf4:	f43f aef7 	beq.w	8008ae6 <_printf_float+0xc2>
 8008cf8:	f109 0901 	add.w	r9, r9, #1
 8008cfc:	e7ee      	b.n	8008cdc <_printf_float+0x2b8>
 8008cfe:	bf00      	nop
 8008d00:	7fefffff 	.word	0x7fefffff
 8008d04:	0800dca8 	.word	0x0800dca8
 8008d08:	0800dcac 	.word	0x0800dcac
 8008d0c:	0800dcb4 	.word	0x0800dcb4
 8008d10:	0800dcb0 	.word	0x0800dcb0
 8008d14:	0800e0a9 	.word	0x0800e0a9
 8008d18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d1a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008d1c:	429a      	cmp	r2, r3
 8008d1e:	bfa8      	it	ge
 8008d20:	461a      	movge	r2, r3
 8008d22:	2a00      	cmp	r2, #0
 8008d24:	4691      	mov	r9, r2
 8008d26:	dc37      	bgt.n	8008d98 <_printf_float+0x374>
 8008d28:	f04f 0b00 	mov.w	fp, #0
 8008d2c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008d30:	f104 021a 	add.w	r2, r4, #26
 8008d34:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008d36:	9305      	str	r3, [sp, #20]
 8008d38:	eba3 0309 	sub.w	r3, r3, r9
 8008d3c:	455b      	cmp	r3, fp
 8008d3e:	dc33      	bgt.n	8008da8 <_printf_float+0x384>
 8008d40:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008d44:	429a      	cmp	r2, r3
 8008d46:	db3b      	blt.n	8008dc0 <_printf_float+0x39c>
 8008d48:	6823      	ldr	r3, [r4, #0]
 8008d4a:	07da      	lsls	r2, r3, #31
 8008d4c:	d438      	bmi.n	8008dc0 <_printf_float+0x39c>
 8008d4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d50:	9a05      	ldr	r2, [sp, #20]
 8008d52:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008d54:	1a9a      	subs	r2, r3, r2
 8008d56:	eba3 0901 	sub.w	r9, r3, r1
 8008d5a:	4591      	cmp	r9, r2
 8008d5c:	bfa8      	it	ge
 8008d5e:	4691      	movge	r9, r2
 8008d60:	f1b9 0f00 	cmp.w	r9, #0
 8008d64:	dc35      	bgt.n	8008dd2 <_printf_float+0x3ae>
 8008d66:	f04f 0800 	mov.w	r8, #0
 8008d6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008d6e:	f104 0a1a 	add.w	sl, r4, #26
 8008d72:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008d76:	1a9b      	subs	r3, r3, r2
 8008d78:	eba3 0309 	sub.w	r3, r3, r9
 8008d7c:	4543      	cmp	r3, r8
 8008d7e:	f77f af79 	ble.w	8008c74 <_printf_float+0x250>
 8008d82:	2301      	movs	r3, #1
 8008d84:	4652      	mov	r2, sl
 8008d86:	4631      	mov	r1, r6
 8008d88:	4628      	mov	r0, r5
 8008d8a:	47b8      	blx	r7
 8008d8c:	3001      	adds	r0, #1
 8008d8e:	f43f aeaa 	beq.w	8008ae6 <_printf_float+0xc2>
 8008d92:	f108 0801 	add.w	r8, r8, #1
 8008d96:	e7ec      	b.n	8008d72 <_printf_float+0x34e>
 8008d98:	4613      	mov	r3, r2
 8008d9a:	4631      	mov	r1, r6
 8008d9c:	4642      	mov	r2, r8
 8008d9e:	4628      	mov	r0, r5
 8008da0:	47b8      	blx	r7
 8008da2:	3001      	adds	r0, #1
 8008da4:	d1c0      	bne.n	8008d28 <_printf_float+0x304>
 8008da6:	e69e      	b.n	8008ae6 <_printf_float+0xc2>
 8008da8:	2301      	movs	r3, #1
 8008daa:	4631      	mov	r1, r6
 8008dac:	4628      	mov	r0, r5
 8008dae:	9205      	str	r2, [sp, #20]
 8008db0:	47b8      	blx	r7
 8008db2:	3001      	adds	r0, #1
 8008db4:	f43f ae97 	beq.w	8008ae6 <_printf_float+0xc2>
 8008db8:	9a05      	ldr	r2, [sp, #20]
 8008dba:	f10b 0b01 	add.w	fp, fp, #1
 8008dbe:	e7b9      	b.n	8008d34 <_printf_float+0x310>
 8008dc0:	ee18 3a10 	vmov	r3, s16
 8008dc4:	4652      	mov	r2, sl
 8008dc6:	4631      	mov	r1, r6
 8008dc8:	4628      	mov	r0, r5
 8008dca:	47b8      	blx	r7
 8008dcc:	3001      	adds	r0, #1
 8008dce:	d1be      	bne.n	8008d4e <_printf_float+0x32a>
 8008dd0:	e689      	b.n	8008ae6 <_printf_float+0xc2>
 8008dd2:	9a05      	ldr	r2, [sp, #20]
 8008dd4:	464b      	mov	r3, r9
 8008dd6:	4442      	add	r2, r8
 8008dd8:	4631      	mov	r1, r6
 8008dda:	4628      	mov	r0, r5
 8008ddc:	47b8      	blx	r7
 8008dde:	3001      	adds	r0, #1
 8008de0:	d1c1      	bne.n	8008d66 <_printf_float+0x342>
 8008de2:	e680      	b.n	8008ae6 <_printf_float+0xc2>
 8008de4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008de6:	2a01      	cmp	r2, #1
 8008de8:	dc01      	bgt.n	8008dee <_printf_float+0x3ca>
 8008dea:	07db      	lsls	r3, r3, #31
 8008dec:	d538      	bpl.n	8008e60 <_printf_float+0x43c>
 8008dee:	2301      	movs	r3, #1
 8008df0:	4642      	mov	r2, r8
 8008df2:	4631      	mov	r1, r6
 8008df4:	4628      	mov	r0, r5
 8008df6:	47b8      	blx	r7
 8008df8:	3001      	adds	r0, #1
 8008dfa:	f43f ae74 	beq.w	8008ae6 <_printf_float+0xc2>
 8008dfe:	ee18 3a10 	vmov	r3, s16
 8008e02:	4652      	mov	r2, sl
 8008e04:	4631      	mov	r1, r6
 8008e06:	4628      	mov	r0, r5
 8008e08:	47b8      	blx	r7
 8008e0a:	3001      	adds	r0, #1
 8008e0c:	f43f ae6b 	beq.w	8008ae6 <_printf_float+0xc2>
 8008e10:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008e14:	2200      	movs	r2, #0
 8008e16:	2300      	movs	r3, #0
 8008e18:	f7f7 fe86 	bl	8000b28 <__aeabi_dcmpeq>
 8008e1c:	b9d8      	cbnz	r0, 8008e56 <_printf_float+0x432>
 8008e1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e20:	f108 0201 	add.w	r2, r8, #1
 8008e24:	3b01      	subs	r3, #1
 8008e26:	4631      	mov	r1, r6
 8008e28:	4628      	mov	r0, r5
 8008e2a:	47b8      	blx	r7
 8008e2c:	3001      	adds	r0, #1
 8008e2e:	d10e      	bne.n	8008e4e <_printf_float+0x42a>
 8008e30:	e659      	b.n	8008ae6 <_printf_float+0xc2>
 8008e32:	2301      	movs	r3, #1
 8008e34:	4652      	mov	r2, sl
 8008e36:	4631      	mov	r1, r6
 8008e38:	4628      	mov	r0, r5
 8008e3a:	47b8      	blx	r7
 8008e3c:	3001      	adds	r0, #1
 8008e3e:	f43f ae52 	beq.w	8008ae6 <_printf_float+0xc2>
 8008e42:	f108 0801 	add.w	r8, r8, #1
 8008e46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e48:	3b01      	subs	r3, #1
 8008e4a:	4543      	cmp	r3, r8
 8008e4c:	dcf1      	bgt.n	8008e32 <_printf_float+0x40e>
 8008e4e:	464b      	mov	r3, r9
 8008e50:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008e54:	e6dc      	b.n	8008c10 <_printf_float+0x1ec>
 8008e56:	f04f 0800 	mov.w	r8, #0
 8008e5a:	f104 0a1a 	add.w	sl, r4, #26
 8008e5e:	e7f2      	b.n	8008e46 <_printf_float+0x422>
 8008e60:	2301      	movs	r3, #1
 8008e62:	4642      	mov	r2, r8
 8008e64:	e7df      	b.n	8008e26 <_printf_float+0x402>
 8008e66:	2301      	movs	r3, #1
 8008e68:	464a      	mov	r2, r9
 8008e6a:	4631      	mov	r1, r6
 8008e6c:	4628      	mov	r0, r5
 8008e6e:	47b8      	blx	r7
 8008e70:	3001      	adds	r0, #1
 8008e72:	f43f ae38 	beq.w	8008ae6 <_printf_float+0xc2>
 8008e76:	f108 0801 	add.w	r8, r8, #1
 8008e7a:	68e3      	ldr	r3, [r4, #12]
 8008e7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008e7e:	1a5b      	subs	r3, r3, r1
 8008e80:	4543      	cmp	r3, r8
 8008e82:	dcf0      	bgt.n	8008e66 <_printf_float+0x442>
 8008e84:	e6fa      	b.n	8008c7c <_printf_float+0x258>
 8008e86:	f04f 0800 	mov.w	r8, #0
 8008e8a:	f104 0919 	add.w	r9, r4, #25
 8008e8e:	e7f4      	b.n	8008e7a <_printf_float+0x456>

08008e90 <_printf_common>:
 8008e90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e94:	4616      	mov	r6, r2
 8008e96:	4699      	mov	r9, r3
 8008e98:	688a      	ldr	r2, [r1, #8]
 8008e9a:	690b      	ldr	r3, [r1, #16]
 8008e9c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008ea0:	4293      	cmp	r3, r2
 8008ea2:	bfb8      	it	lt
 8008ea4:	4613      	movlt	r3, r2
 8008ea6:	6033      	str	r3, [r6, #0]
 8008ea8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008eac:	4607      	mov	r7, r0
 8008eae:	460c      	mov	r4, r1
 8008eb0:	b10a      	cbz	r2, 8008eb6 <_printf_common+0x26>
 8008eb2:	3301      	adds	r3, #1
 8008eb4:	6033      	str	r3, [r6, #0]
 8008eb6:	6823      	ldr	r3, [r4, #0]
 8008eb8:	0699      	lsls	r1, r3, #26
 8008eba:	bf42      	ittt	mi
 8008ebc:	6833      	ldrmi	r3, [r6, #0]
 8008ebe:	3302      	addmi	r3, #2
 8008ec0:	6033      	strmi	r3, [r6, #0]
 8008ec2:	6825      	ldr	r5, [r4, #0]
 8008ec4:	f015 0506 	ands.w	r5, r5, #6
 8008ec8:	d106      	bne.n	8008ed8 <_printf_common+0x48>
 8008eca:	f104 0a19 	add.w	sl, r4, #25
 8008ece:	68e3      	ldr	r3, [r4, #12]
 8008ed0:	6832      	ldr	r2, [r6, #0]
 8008ed2:	1a9b      	subs	r3, r3, r2
 8008ed4:	42ab      	cmp	r3, r5
 8008ed6:	dc26      	bgt.n	8008f26 <_printf_common+0x96>
 8008ed8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008edc:	1e13      	subs	r3, r2, #0
 8008ede:	6822      	ldr	r2, [r4, #0]
 8008ee0:	bf18      	it	ne
 8008ee2:	2301      	movne	r3, #1
 8008ee4:	0692      	lsls	r2, r2, #26
 8008ee6:	d42b      	bmi.n	8008f40 <_printf_common+0xb0>
 8008ee8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008eec:	4649      	mov	r1, r9
 8008eee:	4638      	mov	r0, r7
 8008ef0:	47c0      	blx	r8
 8008ef2:	3001      	adds	r0, #1
 8008ef4:	d01e      	beq.n	8008f34 <_printf_common+0xa4>
 8008ef6:	6823      	ldr	r3, [r4, #0]
 8008ef8:	68e5      	ldr	r5, [r4, #12]
 8008efa:	6832      	ldr	r2, [r6, #0]
 8008efc:	f003 0306 	and.w	r3, r3, #6
 8008f00:	2b04      	cmp	r3, #4
 8008f02:	bf08      	it	eq
 8008f04:	1aad      	subeq	r5, r5, r2
 8008f06:	68a3      	ldr	r3, [r4, #8]
 8008f08:	6922      	ldr	r2, [r4, #16]
 8008f0a:	bf0c      	ite	eq
 8008f0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008f10:	2500      	movne	r5, #0
 8008f12:	4293      	cmp	r3, r2
 8008f14:	bfc4      	itt	gt
 8008f16:	1a9b      	subgt	r3, r3, r2
 8008f18:	18ed      	addgt	r5, r5, r3
 8008f1a:	2600      	movs	r6, #0
 8008f1c:	341a      	adds	r4, #26
 8008f1e:	42b5      	cmp	r5, r6
 8008f20:	d11a      	bne.n	8008f58 <_printf_common+0xc8>
 8008f22:	2000      	movs	r0, #0
 8008f24:	e008      	b.n	8008f38 <_printf_common+0xa8>
 8008f26:	2301      	movs	r3, #1
 8008f28:	4652      	mov	r2, sl
 8008f2a:	4649      	mov	r1, r9
 8008f2c:	4638      	mov	r0, r7
 8008f2e:	47c0      	blx	r8
 8008f30:	3001      	adds	r0, #1
 8008f32:	d103      	bne.n	8008f3c <_printf_common+0xac>
 8008f34:	f04f 30ff 	mov.w	r0, #4294967295
 8008f38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f3c:	3501      	adds	r5, #1
 8008f3e:	e7c6      	b.n	8008ece <_printf_common+0x3e>
 8008f40:	18e1      	adds	r1, r4, r3
 8008f42:	1c5a      	adds	r2, r3, #1
 8008f44:	2030      	movs	r0, #48	; 0x30
 8008f46:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008f4a:	4422      	add	r2, r4
 8008f4c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008f50:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008f54:	3302      	adds	r3, #2
 8008f56:	e7c7      	b.n	8008ee8 <_printf_common+0x58>
 8008f58:	2301      	movs	r3, #1
 8008f5a:	4622      	mov	r2, r4
 8008f5c:	4649      	mov	r1, r9
 8008f5e:	4638      	mov	r0, r7
 8008f60:	47c0      	blx	r8
 8008f62:	3001      	adds	r0, #1
 8008f64:	d0e6      	beq.n	8008f34 <_printf_common+0xa4>
 8008f66:	3601      	adds	r6, #1
 8008f68:	e7d9      	b.n	8008f1e <_printf_common+0x8e>
	...

08008f6c <_printf_i>:
 8008f6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008f70:	7e0f      	ldrb	r7, [r1, #24]
 8008f72:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008f74:	2f78      	cmp	r7, #120	; 0x78
 8008f76:	4691      	mov	r9, r2
 8008f78:	4680      	mov	r8, r0
 8008f7a:	460c      	mov	r4, r1
 8008f7c:	469a      	mov	sl, r3
 8008f7e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008f82:	d807      	bhi.n	8008f94 <_printf_i+0x28>
 8008f84:	2f62      	cmp	r7, #98	; 0x62
 8008f86:	d80a      	bhi.n	8008f9e <_printf_i+0x32>
 8008f88:	2f00      	cmp	r7, #0
 8008f8a:	f000 80d8 	beq.w	800913e <_printf_i+0x1d2>
 8008f8e:	2f58      	cmp	r7, #88	; 0x58
 8008f90:	f000 80a3 	beq.w	80090da <_printf_i+0x16e>
 8008f94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008f98:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008f9c:	e03a      	b.n	8009014 <_printf_i+0xa8>
 8008f9e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008fa2:	2b15      	cmp	r3, #21
 8008fa4:	d8f6      	bhi.n	8008f94 <_printf_i+0x28>
 8008fa6:	a101      	add	r1, pc, #4	; (adr r1, 8008fac <_printf_i+0x40>)
 8008fa8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008fac:	08009005 	.word	0x08009005
 8008fb0:	08009019 	.word	0x08009019
 8008fb4:	08008f95 	.word	0x08008f95
 8008fb8:	08008f95 	.word	0x08008f95
 8008fbc:	08008f95 	.word	0x08008f95
 8008fc0:	08008f95 	.word	0x08008f95
 8008fc4:	08009019 	.word	0x08009019
 8008fc8:	08008f95 	.word	0x08008f95
 8008fcc:	08008f95 	.word	0x08008f95
 8008fd0:	08008f95 	.word	0x08008f95
 8008fd4:	08008f95 	.word	0x08008f95
 8008fd8:	08009125 	.word	0x08009125
 8008fdc:	08009049 	.word	0x08009049
 8008fe0:	08009107 	.word	0x08009107
 8008fe4:	08008f95 	.word	0x08008f95
 8008fe8:	08008f95 	.word	0x08008f95
 8008fec:	08009147 	.word	0x08009147
 8008ff0:	08008f95 	.word	0x08008f95
 8008ff4:	08009049 	.word	0x08009049
 8008ff8:	08008f95 	.word	0x08008f95
 8008ffc:	08008f95 	.word	0x08008f95
 8009000:	0800910f 	.word	0x0800910f
 8009004:	682b      	ldr	r3, [r5, #0]
 8009006:	1d1a      	adds	r2, r3, #4
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	602a      	str	r2, [r5, #0]
 800900c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009010:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009014:	2301      	movs	r3, #1
 8009016:	e0a3      	b.n	8009160 <_printf_i+0x1f4>
 8009018:	6820      	ldr	r0, [r4, #0]
 800901a:	6829      	ldr	r1, [r5, #0]
 800901c:	0606      	lsls	r6, r0, #24
 800901e:	f101 0304 	add.w	r3, r1, #4
 8009022:	d50a      	bpl.n	800903a <_printf_i+0xce>
 8009024:	680e      	ldr	r6, [r1, #0]
 8009026:	602b      	str	r3, [r5, #0]
 8009028:	2e00      	cmp	r6, #0
 800902a:	da03      	bge.n	8009034 <_printf_i+0xc8>
 800902c:	232d      	movs	r3, #45	; 0x2d
 800902e:	4276      	negs	r6, r6
 8009030:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009034:	485e      	ldr	r0, [pc, #376]	; (80091b0 <_printf_i+0x244>)
 8009036:	230a      	movs	r3, #10
 8009038:	e019      	b.n	800906e <_printf_i+0x102>
 800903a:	680e      	ldr	r6, [r1, #0]
 800903c:	602b      	str	r3, [r5, #0]
 800903e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009042:	bf18      	it	ne
 8009044:	b236      	sxthne	r6, r6
 8009046:	e7ef      	b.n	8009028 <_printf_i+0xbc>
 8009048:	682b      	ldr	r3, [r5, #0]
 800904a:	6820      	ldr	r0, [r4, #0]
 800904c:	1d19      	adds	r1, r3, #4
 800904e:	6029      	str	r1, [r5, #0]
 8009050:	0601      	lsls	r1, r0, #24
 8009052:	d501      	bpl.n	8009058 <_printf_i+0xec>
 8009054:	681e      	ldr	r6, [r3, #0]
 8009056:	e002      	b.n	800905e <_printf_i+0xf2>
 8009058:	0646      	lsls	r6, r0, #25
 800905a:	d5fb      	bpl.n	8009054 <_printf_i+0xe8>
 800905c:	881e      	ldrh	r6, [r3, #0]
 800905e:	4854      	ldr	r0, [pc, #336]	; (80091b0 <_printf_i+0x244>)
 8009060:	2f6f      	cmp	r7, #111	; 0x6f
 8009062:	bf0c      	ite	eq
 8009064:	2308      	moveq	r3, #8
 8009066:	230a      	movne	r3, #10
 8009068:	2100      	movs	r1, #0
 800906a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800906e:	6865      	ldr	r5, [r4, #4]
 8009070:	60a5      	str	r5, [r4, #8]
 8009072:	2d00      	cmp	r5, #0
 8009074:	bfa2      	ittt	ge
 8009076:	6821      	ldrge	r1, [r4, #0]
 8009078:	f021 0104 	bicge.w	r1, r1, #4
 800907c:	6021      	strge	r1, [r4, #0]
 800907e:	b90e      	cbnz	r6, 8009084 <_printf_i+0x118>
 8009080:	2d00      	cmp	r5, #0
 8009082:	d04d      	beq.n	8009120 <_printf_i+0x1b4>
 8009084:	4615      	mov	r5, r2
 8009086:	fbb6 f1f3 	udiv	r1, r6, r3
 800908a:	fb03 6711 	mls	r7, r3, r1, r6
 800908e:	5dc7      	ldrb	r7, [r0, r7]
 8009090:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009094:	4637      	mov	r7, r6
 8009096:	42bb      	cmp	r3, r7
 8009098:	460e      	mov	r6, r1
 800909a:	d9f4      	bls.n	8009086 <_printf_i+0x11a>
 800909c:	2b08      	cmp	r3, #8
 800909e:	d10b      	bne.n	80090b8 <_printf_i+0x14c>
 80090a0:	6823      	ldr	r3, [r4, #0]
 80090a2:	07de      	lsls	r6, r3, #31
 80090a4:	d508      	bpl.n	80090b8 <_printf_i+0x14c>
 80090a6:	6923      	ldr	r3, [r4, #16]
 80090a8:	6861      	ldr	r1, [r4, #4]
 80090aa:	4299      	cmp	r1, r3
 80090ac:	bfde      	ittt	le
 80090ae:	2330      	movle	r3, #48	; 0x30
 80090b0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80090b4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80090b8:	1b52      	subs	r2, r2, r5
 80090ba:	6122      	str	r2, [r4, #16]
 80090bc:	f8cd a000 	str.w	sl, [sp]
 80090c0:	464b      	mov	r3, r9
 80090c2:	aa03      	add	r2, sp, #12
 80090c4:	4621      	mov	r1, r4
 80090c6:	4640      	mov	r0, r8
 80090c8:	f7ff fee2 	bl	8008e90 <_printf_common>
 80090cc:	3001      	adds	r0, #1
 80090ce:	d14c      	bne.n	800916a <_printf_i+0x1fe>
 80090d0:	f04f 30ff 	mov.w	r0, #4294967295
 80090d4:	b004      	add	sp, #16
 80090d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090da:	4835      	ldr	r0, [pc, #212]	; (80091b0 <_printf_i+0x244>)
 80090dc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80090e0:	6829      	ldr	r1, [r5, #0]
 80090e2:	6823      	ldr	r3, [r4, #0]
 80090e4:	f851 6b04 	ldr.w	r6, [r1], #4
 80090e8:	6029      	str	r1, [r5, #0]
 80090ea:	061d      	lsls	r5, r3, #24
 80090ec:	d514      	bpl.n	8009118 <_printf_i+0x1ac>
 80090ee:	07df      	lsls	r7, r3, #31
 80090f0:	bf44      	itt	mi
 80090f2:	f043 0320 	orrmi.w	r3, r3, #32
 80090f6:	6023      	strmi	r3, [r4, #0]
 80090f8:	b91e      	cbnz	r6, 8009102 <_printf_i+0x196>
 80090fa:	6823      	ldr	r3, [r4, #0]
 80090fc:	f023 0320 	bic.w	r3, r3, #32
 8009100:	6023      	str	r3, [r4, #0]
 8009102:	2310      	movs	r3, #16
 8009104:	e7b0      	b.n	8009068 <_printf_i+0xfc>
 8009106:	6823      	ldr	r3, [r4, #0]
 8009108:	f043 0320 	orr.w	r3, r3, #32
 800910c:	6023      	str	r3, [r4, #0]
 800910e:	2378      	movs	r3, #120	; 0x78
 8009110:	4828      	ldr	r0, [pc, #160]	; (80091b4 <_printf_i+0x248>)
 8009112:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009116:	e7e3      	b.n	80090e0 <_printf_i+0x174>
 8009118:	0659      	lsls	r1, r3, #25
 800911a:	bf48      	it	mi
 800911c:	b2b6      	uxthmi	r6, r6
 800911e:	e7e6      	b.n	80090ee <_printf_i+0x182>
 8009120:	4615      	mov	r5, r2
 8009122:	e7bb      	b.n	800909c <_printf_i+0x130>
 8009124:	682b      	ldr	r3, [r5, #0]
 8009126:	6826      	ldr	r6, [r4, #0]
 8009128:	6961      	ldr	r1, [r4, #20]
 800912a:	1d18      	adds	r0, r3, #4
 800912c:	6028      	str	r0, [r5, #0]
 800912e:	0635      	lsls	r5, r6, #24
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	d501      	bpl.n	8009138 <_printf_i+0x1cc>
 8009134:	6019      	str	r1, [r3, #0]
 8009136:	e002      	b.n	800913e <_printf_i+0x1d2>
 8009138:	0670      	lsls	r0, r6, #25
 800913a:	d5fb      	bpl.n	8009134 <_printf_i+0x1c8>
 800913c:	8019      	strh	r1, [r3, #0]
 800913e:	2300      	movs	r3, #0
 8009140:	6123      	str	r3, [r4, #16]
 8009142:	4615      	mov	r5, r2
 8009144:	e7ba      	b.n	80090bc <_printf_i+0x150>
 8009146:	682b      	ldr	r3, [r5, #0]
 8009148:	1d1a      	adds	r2, r3, #4
 800914a:	602a      	str	r2, [r5, #0]
 800914c:	681d      	ldr	r5, [r3, #0]
 800914e:	6862      	ldr	r2, [r4, #4]
 8009150:	2100      	movs	r1, #0
 8009152:	4628      	mov	r0, r5
 8009154:	f7f7 f874 	bl	8000240 <memchr>
 8009158:	b108      	cbz	r0, 800915e <_printf_i+0x1f2>
 800915a:	1b40      	subs	r0, r0, r5
 800915c:	6060      	str	r0, [r4, #4]
 800915e:	6863      	ldr	r3, [r4, #4]
 8009160:	6123      	str	r3, [r4, #16]
 8009162:	2300      	movs	r3, #0
 8009164:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009168:	e7a8      	b.n	80090bc <_printf_i+0x150>
 800916a:	6923      	ldr	r3, [r4, #16]
 800916c:	462a      	mov	r2, r5
 800916e:	4649      	mov	r1, r9
 8009170:	4640      	mov	r0, r8
 8009172:	47d0      	blx	sl
 8009174:	3001      	adds	r0, #1
 8009176:	d0ab      	beq.n	80090d0 <_printf_i+0x164>
 8009178:	6823      	ldr	r3, [r4, #0]
 800917a:	079b      	lsls	r3, r3, #30
 800917c:	d413      	bmi.n	80091a6 <_printf_i+0x23a>
 800917e:	68e0      	ldr	r0, [r4, #12]
 8009180:	9b03      	ldr	r3, [sp, #12]
 8009182:	4298      	cmp	r0, r3
 8009184:	bfb8      	it	lt
 8009186:	4618      	movlt	r0, r3
 8009188:	e7a4      	b.n	80090d4 <_printf_i+0x168>
 800918a:	2301      	movs	r3, #1
 800918c:	4632      	mov	r2, r6
 800918e:	4649      	mov	r1, r9
 8009190:	4640      	mov	r0, r8
 8009192:	47d0      	blx	sl
 8009194:	3001      	adds	r0, #1
 8009196:	d09b      	beq.n	80090d0 <_printf_i+0x164>
 8009198:	3501      	adds	r5, #1
 800919a:	68e3      	ldr	r3, [r4, #12]
 800919c:	9903      	ldr	r1, [sp, #12]
 800919e:	1a5b      	subs	r3, r3, r1
 80091a0:	42ab      	cmp	r3, r5
 80091a2:	dcf2      	bgt.n	800918a <_printf_i+0x21e>
 80091a4:	e7eb      	b.n	800917e <_printf_i+0x212>
 80091a6:	2500      	movs	r5, #0
 80091a8:	f104 0619 	add.w	r6, r4, #25
 80091ac:	e7f5      	b.n	800919a <_printf_i+0x22e>
 80091ae:	bf00      	nop
 80091b0:	0800dcb8 	.word	0x0800dcb8
 80091b4:	0800dcc9 	.word	0x0800dcc9

080091b8 <_scanf_float>:
 80091b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091bc:	b087      	sub	sp, #28
 80091be:	4617      	mov	r7, r2
 80091c0:	9303      	str	r3, [sp, #12]
 80091c2:	688b      	ldr	r3, [r1, #8]
 80091c4:	1e5a      	subs	r2, r3, #1
 80091c6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80091ca:	bf83      	ittte	hi
 80091cc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80091d0:	195b      	addhi	r3, r3, r5
 80091d2:	9302      	strhi	r3, [sp, #8]
 80091d4:	2300      	movls	r3, #0
 80091d6:	bf86      	itte	hi
 80091d8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80091dc:	608b      	strhi	r3, [r1, #8]
 80091de:	9302      	strls	r3, [sp, #8]
 80091e0:	680b      	ldr	r3, [r1, #0]
 80091e2:	468b      	mov	fp, r1
 80091e4:	2500      	movs	r5, #0
 80091e6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80091ea:	f84b 3b1c 	str.w	r3, [fp], #28
 80091ee:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80091f2:	4680      	mov	r8, r0
 80091f4:	460c      	mov	r4, r1
 80091f6:	465e      	mov	r6, fp
 80091f8:	46aa      	mov	sl, r5
 80091fa:	46a9      	mov	r9, r5
 80091fc:	9501      	str	r5, [sp, #4]
 80091fe:	68a2      	ldr	r2, [r4, #8]
 8009200:	b152      	cbz	r2, 8009218 <_scanf_float+0x60>
 8009202:	683b      	ldr	r3, [r7, #0]
 8009204:	781b      	ldrb	r3, [r3, #0]
 8009206:	2b4e      	cmp	r3, #78	; 0x4e
 8009208:	d864      	bhi.n	80092d4 <_scanf_float+0x11c>
 800920a:	2b40      	cmp	r3, #64	; 0x40
 800920c:	d83c      	bhi.n	8009288 <_scanf_float+0xd0>
 800920e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8009212:	b2c8      	uxtb	r0, r1
 8009214:	280e      	cmp	r0, #14
 8009216:	d93a      	bls.n	800928e <_scanf_float+0xd6>
 8009218:	f1b9 0f00 	cmp.w	r9, #0
 800921c:	d003      	beq.n	8009226 <_scanf_float+0x6e>
 800921e:	6823      	ldr	r3, [r4, #0]
 8009220:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009224:	6023      	str	r3, [r4, #0]
 8009226:	f10a 3aff 	add.w	sl, sl, #4294967295
 800922a:	f1ba 0f01 	cmp.w	sl, #1
 800922e:	f200 8113 	bhi.w	8009458 <_scanf_float+0x2a0>
 8009232:	455e      	cmp	r6, fp
 8009234:	f200 8105 	bhi.w	8009442 <_scanf_float+0x28a>
 8009238:	2501      	movs	r5, #1
 800923a:	4628      	mov	r0, r5
 800923c:	b007      	add	sp, #28
 800923e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009242:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8009246:	2a0d      	cmp	r2, #13
 8009248:	d8e6      	bhi.n	8009218 <_scanf_float+0x60>
 800924a:	a101      	add	r1, pc, #4	; (adr r1, 8009250 <_scanf_float+0x98>)
 800924c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009250:	0800938f 	.word	0x0800938f
 8009254:	08009219 	.word	0x08009219
 8009258:	08009219 	.word	0x08009219
 800925c:	08009219 	.word	0x08009219
 8009260:	080093ef 	.word	0x080093ef
 8009264:	080093c7 	.word	0x080093c7
 8009268:	08009219 	.word	0x08009219
 800926c:	08009219 	.word	0x08009219
 8009270:	0800939d 	.word	0x0800939d
 8009274:	08009219 	.word	0x08009219
 8009278:	08009219 	.word	0x08009219
 800927c:	08009219 	.word	0x08009219
 8009280:	08009219 	.word	0x08009219
 8009284:	08009355 	.word	0x08009355
 8009288:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800928c:	e7db      	b.n	8009246 <_scanf_float+0x8e>
 800928e:	290e      	cmp	r1, #14
 8009290:	d8c2      	bhi.n	8009218 <_scanf_float+0x60>
 8009292:	a001      	add	r0, pc, #4	; (adr r0, 8009298 <_scanf_float+0xe0>)
 8009294:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009298:	08009347 	.word	0x08009347
 800929c:	08009219 	.word	0x08009219
 80092a0:	08009347 	.word	0x08009347
 80092a4:	080093db 	.word	0x080093db
 80092a8:	08009219 	.word	0x08009219
 80092ac:	080092f5 	.word	0x080092f5
 80092b0:	08009331 	.word	0x08009331
 80092b4:	08009331 	.word	0x08009331
 80092b8:	08009331 	.word	0x08009331
 80092bc:	08009331 	.word	0x08009331
 80092c0:	08009331 	.word	0x08009331
 80092c4:	08009331 	.word	0x08009331
 80092c8:	08009331 	.word	0x08009331
 80092cc:	08009331 	.word	0x08009331
 80092d0:	08009331 	.word	0x08009331
 80092d4:	2b6e      	cmp	r3, #110	; 0x6e
 80092d6:	d809      	bhi.n	80092ec <_scanf_float+0x134>
 80092d8:	2b60      	cmp	r3, #96	; 0x60
 80092da:	d8b2      	bhi.n	8009242 <_scanf_float+0x8a>
 80092dc:	2b54      	cmp	r3, #84	; 0x54
 80092de:	d077      	beq.n	80093d0 <_scanf_float+0x218>
 80092e0:	2b59      	cmp	r3, #89	; 0x59
 80092e2:	d199      	bne.n	8009218 <_scanf_float+0x60>
 80092e4:	2d07      	cmp	r5, #7
 80092e6:	d197      	bne.n	8009218 <_scanf_float+0x60>
 80092e8:	2508      	movs	r5, #8
 80092ea:	e029      	b.n	8009340 <_scanf_float+0x188>
 80092ec:	2b74      	cmp	r3, #116	; 0x74
 80092ee:	d06f      	beq.n	80093d0 <_scanf_float+0x218>
 80092f0:	2b79      	cmp	r3, #121	; 0x79
 80092f2:	e7f6      	b.n	80092e2 <_scanf_float+0x12a>
 80092f4:	6821      	ldr	r1, [r4, #0]
 80092f6:	05c8      	lsls	r0, r1, #23
 80092f8:	d51a      	bpl.n	8009330 <_scanf_float+0x178>
 80092fa:	9b02      	ldr	r3, [sp, #8]
 80092fc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009300:	6021      	str	r1, [r4, #0]
 8009302:	f109 0901 	add.w	r9, r9, #1
 8009306:	b11b      	cbz	r3, 8009310 <_scanf_float+0x158>
 8009308:	3b01      	subs	r3, #1
 800930a:	3201      	adds	r2, #1
 800930c:	9302      	str	r3, [sp, #8]
 800930e:	60a2      	str	r2, [r4, #8]
 8009310:	68a3      	ldr	r3, [r4, #8]
 8009312:	3b01      	subs	r3, #1
 8009314:	60a3      	str	r3, [r4, #8]
 8009316:	6923      	ldr	r3, [r4, #16]
 8009318:	3301      	adds	r3, #1
 800931a:	6123      	str	r3, [r4, #16]
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	3b01      	subs	r3, #1
 8009320:	2b00      	cmp	r3, #0
 8009322:	607b      	str	r3, [r7, #4]
 8009324:	f340 8084 	ble.w	8009430 <_scanf_float+0x278>
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	3301      	adds	r3, #1
 800932c:	603b      	str	r3, [r7, #0]
 800932e:	e766      	b.n	80091fe <_scanf_float+0x46>
 8009330:	eb1a 0f05 	cmn.w	sl, r5
 8009334:	f47f af70 	bne.w	8009218 <_scanf_float+0x60>
 8009338:	6822      	ldr	r2, [r4, #0]
 800933a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800933e:	6022      	str	r2, [r4, #0]
 8009340:	f806 3b01 	strb.w	r3, [r6], #1
 8009344:	e7e4      	b.n	8009310 <_scanf_float+0x158>
 8009346:	6822      	ldr	r2, [r4, #0]
 8009348:	0610      	lsls	r0, r2, #24
 800934a:	f57f af65 	bpl.w	8009218 <_scanf_float+0x60>
 800934e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009352:	e7f4      	b.n	800933e <_scanf_float+0x186>
 8009354:	f1ba 0f00 	cmp.w	sl, #0
 8009358:	d10e      	bne.n	8009378 <_scanf_float+0x1c0>
 800935a:	f1b9 0f00 	cmp.w	r9, #0
 800935e:	d10e      	bne.n	800937e <_scanf_float+0x1c6>
 8009360:	6822      	ldr	r2, [r4, #0]
 8009362:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009366:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800936a:	d108      	bne.n	800937e <_scanf_float+0x1c6>
 800936c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009370:	6022      	str	r2, [r4, #0]
 8009372:	f04f 0a01 	mov.w	sl, #1
 8009376:	e7e3      	b.n	8009340 <_scanf_float+0x188>
 8009378:	f1ba 0f02 	cmp.w	sl, #2
 800937c:	d055      	beq.n	800942a <_scanf_float+0x272>
 800937e:	2d01      	cmp	r5, #1
 8009380:	d002      	beq.n	8009388 <_scanf_float+0x1d0>
 8009382:	2d04      	cmp	r5, #4
 8009384:	f47f af48 	bne.w	8009218 <_scanf_float+0x60>
 8009388:	3501      	adds	r5, #1
 800938a:	b2ed      	uxtb	r5, r5
 800938c:	e7d8      	b.n	8009340 <_scanf_float+0x188>
 800938e:	f1ba 0f01 	cmp.w	sl, #1
 8009392:	f47f af41 	bne.w	8009218 <_scanf_float+0x60>
 8009396:	f04f 0a02 	mov.w	sl, #2
 800939a:	e7d1      	b.n	8009340 <_scanf_float+0x188>
 800939c:	b97d      	cbnz	r5, 80093be <_scanf_float+0x206>
 800939e:	f1b9 0f00 	cmp.w	r9, #0
 80093a2:	f47f af3c 	bne.w	800921e <_scanf_float+0x66>
 80093a6:	6822      	ldr	r2, [r4, #0]
 80093a8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80093ac:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80093b0:	f47f af39 	bne.w	8009226 <_scanf_float+0x6e>
 80093b4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80093b8:	6022      	str	r2, [r4, #0]
 80093ba:	2501      	movs	r5, #1
 80093bc:	e7c0      	b.n	8009340 <_scanf_float+0x188>
 80093be:	2d03      	cmp	r5, #3
 80093c0:	d0e2      	beq.n	8009388 <_scanf_float+0x1d0>
 80093c2:	2d05      	cmp	r5, #5
 80093c4:	e7de      	b.n	8009384 <_scanf_float+0x1cc>
 80093c6:	2d02      	cmp	r5, #2
 80093c8:	f47f af26 	bne.w	8009218 <_scanf_float+0x60>
 80093cc:	2503      	movs	r5, #3
 80093ce:	e7b7      	b.n	8009340 <_scanf_float+0x188>
 80093d0:	2d06      	cmp	r5, #6
 80093d2:	f47f af21 	bne.w	8009218 <_scanf_float+0x60>
 80093d6:	2507      	movs	r5, #7
 80093d8:	e7b2      	b.n	8009340 <_scanf_float+0x188>
 80093da:	6822      	ldr	r2, [r4, #0]
 80093dc:	0591      	lsls	r1, r2, #22
 80093de:	f57f af1b 	bpl.w	8009218 <_scanf_float+0x60>
 80093e2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80093e6:	6022      	str	r2, [r4, #0]
 80093e8:	f8cd 9004 	str.w	r9, [sp, #4]
 80093ec:	e7a8      	b.n	8009340 <_scanf_float+0x188>
 80093ee:	6822      	ldr	r2, [r4, #0]
 80093f0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80093f4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80093f8:	d006      	beq.n	8009408 <_scanf_float+0x250>
 80093fa:	0550      	lsls	r0, r2, #21
 80093fc:	f57f af0c 	bpl.w	8009218 <_scanf_float+0x60>
 8009400:	f1b9 0f00 	cmp.w	r9, #0
 8009404:	f43f af0f 	beq.w	8009226 <_scanf_float+0x6e>
 8009408:	0591      	lsls	r1, r2, #22
 800940a:	bf58      	it	pl
 800940c:	9901      	ldrpl	r1, [sp, #4]
 800940e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009412:	bf58      	it	pl
 8009414:	eba9 0101 	subpl.w	r1, r9, r1
 8009418:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800941c:	bf58      	it	pl
 800941e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009422:	6022      	str	r2, [r4, #0]
 8009424:	f04f 0900 	mov.w	r9, #0
 8009428:	e78a      	b.n	8009340 <_scanf_float+0x188>
 800942a:	f04f 0a03 	mov.w	sl, #3
 800942e:	e787      	b.n	8009340 <_scanf_float+0x188>
 8009430:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009434:	4639      	mov	r1, r7
 8009436:	4640      	mov	r0, r8
 8009438:	4798      	blx	r3
 800943a:	2800      	cmp	r0, #0
 800943c:	f43f aedf 	beq.w	80091fe <_scanf_float+0x46>
 8009440:	e6ea      	b.n	8009218 <_scanf_float+0x60>
 8009442:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009446:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800944a:	463a      	mov	r2, r7
 800944c:	4640      	mov	r0, r8
 800944e:	4798      	blx	r3
 8009450:	6923      	ldr	r3, [r4, #16]
 8009452:	3b01      	subs	r3, #1
 8009454:	6123      	str	r3, [r4, #16]
 8009456:	e6ec      	b.n	8009232 <_scanf_float+0x7a>
 8009458:	1e6b      	subs	r3, r5, #1
 800945a:	2b06      	cmp	r3, #6
 800945c:	d825      	bhi.n	80094aa <_scanf_float+0x2f2>
 800945e:	2d02      	cmp	r5, #2
 8009460:	d836      	bhi.n	80094d0 <_scanf_float+0x318>
 8009462:	455e      	cmp	r6, fp
 8009464:	f67f aee8 	bls.w	8009238 <_scanf_float+0x80>
 8009468:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800946c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009470:	463a      	mov	r2, r7
 8009472:	4640      	mov	r0, r8
 8009474:	4798      	blx	r3
 8009476:	6923      	ldr	r3, [r4, #16]
 8009478:	3b01      	subs	r3, #1
 800947a:	6123      	str	r3, [r4, #16]
 800947c:	e7f1      	b.n	8009462 <_scanf_float+0x2aa>
 800947e:	9802      	ldr	r0, [sp, #8]
 8009480:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009484:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009488:	9002      	str	r0, [sp, #8]
 800948a:	463a      	mov	r2, r7
 800948c:	4640      	mov	r0, r8
 800948e:	4798      	blx	r3
 8009490:	6923      	ldr	r3, [r4, #16]
 8009492:	3b01      	subs	r3, #1
 8009494:	6123      	str	r3, [r4, #16]
 8009496:	f10a 3aff 	add.w	sl, sl, #4294967295
 800949a:	fa5f fa8a 	uxtb.w	sl, sl
 800949e:	f1ba 0f02 	cmp.w	sl, #2
 80094a2:	d1ec      	bne.n	800947e <_scanf_float+0x2c6>
 80094a4:	3d03      	subs	r5, #3
 80094a6:	b2ed      	uxtb	r5, r5
 80094a8:	1b76      	subs	r6, r6, r5
 80094aa:	6823      	ldr	r3, [r4, #0]
 80094ac:	05da      	lsls	r2, r3, #23
 80094ae:	d52f      	bpl.n	8009510 <_scanf_float+0x358>
 80094b0:	055b      	lsls	r3, r3, #21
 80094b2:	d510      	bpl.n	80094d6 <_scanf_float+0x31e>
 80094b4:	455e      	cmp	r6, fp
 80094b6:	f67f aebf 	bls.w	8009238 <_scanf_float+0x80>
 80094ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80094be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80094c2:	463a      	mov	r2, r7
 80094c4:	4640      	mov	r0, r8
 80094c6:	4798      	blx	r3
 80094c8:	6923      	ldr	r3, [r4, #16]
 80094ca:	3b01      	subs	r3, #1
 80094cc:	6123      	str	r3, [r4, #16]
 80094ce:	e7f1      	b.n	80094b4 <_scanf_float+0x2fc>
 80094d0:	46aa      	mov	sl, r5
 80094d2:	9602      	str	r6, [sp, #8]
 80094d4:	e7df      	b.n	8009496 <_scanf_float+0x2de>
 80094d6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80094da:	6923      	ldr	r3, [r4, #16]
 80094dc:	2965      	cmp	r1, #101	; 0x65
 80094de:	f103 33ff 	add.w	r3, r3, #4294967295
 80094e2:	f106 35ff 	add.w	r5, r6, #4294967295
 80094e6:	6123      	str	r3, [r4, #16]
 80094e8:	d00c      	beq.n	8009504 <_scanf_float+0x34c>
 80094ea:	2945      	cmp	r1, #69	; 0x45
 80094ec:	d00a      	beq.n	8009504 <_scanf_float+0x34c>
 80094ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80094f2:	463a      	mov	r2, r7
 80094f4:	4640      	mov	r0, r8
 80094f6:	4798      	blx	r3
 80094f8:	6923      	ldr	r3, [r4, #16]
 80094fa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80094fe:	3b01      	subs	r3, #1
 8009500:	1eb5      	subs	r5, r6, #2
 8009502:	6123      	str	r3, [r4, #16]
 8009504:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009508:	463a      	mov	r2, r7
 800950a:	4640      	mov	r0, r8
 800950c:	4798      	blx	r3
 800950e:	462e      	mov	r6, r5
 8009510:	6825      	ldr	r5, [r4, #0]
 8009512:	f015 0510 	ands.w	r5, r5, #16
 8009516:	d159      	bne.n	80095cc <_scanf_float+0x414>
 8009518:	7035      	strb	r5, [r6, #0]
 800951a:	6823      	ldr	r3, [r4, #0]
 800951c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009520:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009524:	d11b      	bne.n	800955e <_scanf_float+0x3a6>
 8009526:	9b01      	ldr	r3, [sp, #4]
 8009528:	454b      	cmp	r3, r9
 800952a:	eba3 0209 	sub.w	r2, r3, r9
 800952e:	d123      	bne.n	8009578 <_scanf_float+0x3c0>
 8009530:	2200      	movs	r2, #0
 8009532:	4659      	mov	r1, fp
 8009534:	4640      	mov	r0, r8
 8009536:	f000 ff09 	bl	800a34c <_strtod_r>
 800953a:	6822      	ldr	r2, [r4, #0]
 800953c:	9b03      	ldr	r3, [sp, #12]
 800953e:	f012 0f02 	tst.w	r2, #2
 8009542:	ec57 6b10 	vmov	r6, r7, d0
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	d021      	beq.n	800958e <_scanf_float+0x3d6>
 800954a:	9903      	ldr	r1, [sp, #12]
 800954c:	1d1a      	adds	r2, r3, #4
 800954e:	600a      	str	r2, [r1, #0]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	e9c3 6700 	strd	r6, r7, [r3]
 8009556:	68e3      	ldr	r3, [r4, #12]
 8009558:	3301      	adds	r3, #1
 800955a:	60e3      	str	r3, [r4, #12]
 800955c:	e66d      	b.n	800923a <_scanf_float+0x82>
 800955e:	9b04      	ldr	r3, [sp, #16]
 8009560:	2b00      	cmp	r3, #0
 8009562:	d0e5      	beq.n	8009530 <_scanf_float+0x378>
 8009564:	9905      	ldr	r1, [sp, #20]
 8009566:	230a      	movs	r3, #10
 8009568:	462a      	mov	r2, r5
 800956a:	3101      	adds	r1, #1
 800956c:	4640      	mov	r0, r8
 800956e:	f000 ff75 	bl	800a45c <_strtol_r>
 8009572:	9b04      	ldr	r3, [sp, #16]
 8009574:	9e05      	ldr	r6, [sp, #20]
 8009576:	1ac2      	subs	r2, r0, r3
 8009578:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800957c:	429e      	cmp	r6, r3
 800957e:	bf28      	it	cs
 8009580:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8009584:	4912      	ldr	r1, [pc, #72]	; (80095d0 <_scanf_float+0x418>)
 8009586:	4630      	mov	r0, r6
 8009588:	f000 f82c 	bl	80095e4 <siprintf>
 800958c:	e7d0      	b.n	8009530 <_scanf_float+0x378>
 800958e:	9903      	ldr	r1, [sp, #12]
 8009590:	f012 0f04 	tst.w	r2, #4
 8009594:	f103 0204 	add.w	r2, r3, #4
 8009598:	600a      	str	r2, [r1, #0]
 800959a:	d1d9      	bne.n	8009550 <_scanf_float+0x398>
 800959c:	f8d3 8000 	ldr.w	r8, [r3]
 80095a0:	ee10 2a10 	vmov	r2, s0
 80095a4:	ee10 0a10 	vmov	r0, s0
 80095a8:	463b      	mov	r3, r7
 80095aa:	4639      	mov	r1, r7
 80095ac:	f7f7 faee 	bl	8000b8c <__aeabi_dcmpun>
 80095b0:	b128      	cbz	r0, 80095be <_scanf_float+0x406>
 80095b2:	4808      	ldr	r0, [pc, #32]	; (80095d4 <_scanf_float+0x41c>)
 80095b4:	f000 f810 	bl	80095d8 <nanf>
 80095b8:	ed88 0a00 	vstr	s0, [r8]
 80095bc:	e7cb      	b.n	8009556 <_scanf_float+0x39e>
 80095be:	4630      	mov	r0, r6
 80095c0:	4639      	mov	r1, r7
 80095c2:	f7f7 fb41 	bl	8000c48 <__aeabi_d2f>
 80095c6:	f8c8 0000 	str.w	r0, [r8]
 80095ca:	e7c4      	b.n	8009556 <_scanf_float+0x39e>
 80095cc:	2500      	movs	r5, #0
 80095ce:	e634      	b.n	800923a <_scanf_float+0x82>
 80095d0:	0800dcda 	.word	0x0800dcda
 80095d4:	0800e0fb 	.word	0x0800e0fb

080095d8 <nanf>:
 80095d8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80095e0 <nanf+0x8>
 80095dc:	4770      	bx	lr
 80095de:	bf00      	nop
 80095e0:	7fc00000 	.word	0x7fc00000

080095e4 <siprintf>:
 80095e4:	b40e      	push	{r1, r2, r3}
 80095e6:	b500      	push	{lr}
 80095e8:	b09c      	sub	sp, #112	; 0x70
 80095ea:	ab1d      	add	r3, sp, #116	; 0x74
 80095ec:	9002      	str	r0, [sp, #8]
 80095ee:	9006      	str	r0, [sp, #24]
 80095f0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80095f4:	4809      	ldr	r0, [pc, #36]	; (800961c <siprintf+0x38>)
 80095f6:	9107      	str	r1, [sp, #28]
 80095f8:	9104      	str	r1, [sp, #16]
 80095fa:	4909      	ldr	r1, [pc, #36]	; (8009620 <siprintf+0x3c>)
 80095fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8009600:	9105      	str	r1, [sp, #20]
 8009602:	6800      	ldr	r0, [r0, #0]
 8009604:	9301      	str	r3, [sp, #4]
 8009606:	a902      	add	r1, sp, #8
 8009608:	f002 ff7c 	bl	800c504 <_svfiprintf_r>
 800960c:	9b02      	ldr	r3, [sp, #8]
 800960e:	2200      	movs	r2, #0
 8009610:	701a      	strb	r2, [r3, #0]
 8009612:	b01c      	add	sp, #112	; 0x70
 8009614:	f85d eb04 	ldr.w	lr, [sp], #4
 8009618:	b003      	add	sp, #12
 800961a:	4770      	bx	lr
 800961c:	2000000c 	.word	0x2000000c
 8009620:	ffff0208 	.word	0xffff0208

08009624 <siscanf>:
 8009624:	b40e      	push	{r1, r2, r3}
 8009626:	b510      	push	{r4, lr}
 8009628:	b09f      	sub	sp, #124	; 0x7c
 800962a:	ac21      	add	r4, sp, #132	; 0x84
 800962c:	f44f 7101 	mov.w	r1, #516	; 0x204
 8009630:	f854 2b04 	ldr.w	r2, [r4], #4
 8009634:	9201      	str	r2, [sp, #4]
 8009636:	f8ad 101c 	strh.w	r1, [sp, #28]
 800963a:	9004      	str	r0, [sp, #16]
 800963c:	9008      	str	r0, [sp, #32]
 800963e:	f7f6 fdf1 	bl	8000224 <strlen>
 8009642:	4b0c      	ldr	r3, [pc, #48]	; (8009674 <siscanf+0x50>)
 8009644:	9005      	str	r0, [sp, #20]
 8009646:	9009      	str	r0, [sp, #36]	; 0x24
 8009648:	930d      	str	r3, [sp, #52]	; 0x34
 800964a:	480b      	ldr	r0, [pc, #44]	; (8009678 <siscanf+0x54>)
 800964c:	9a01      	ldr	r2, [sp, #4]
 800964e:	6800      	ldr	r0, [r0, #0]
 8009650:	9403      	str	r4, [sp, #12]
 8009652:	2300      	movs	r3, #0
 8009654:	9311      	str	r3, [sp, #68]	; 0x44
 8009656:	9316      	str	r3, [sp, #88]	; 0x58
 8009658:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800965c:	f8ad 301e 	strh.w	r3, [sp, #30]
 8009660:	a904      	add	r1, sp, #16
 8009662:	4623      	mov	r3, r4
 8009664:	f003 f8a8 	bl	800c7b8 <__ssvfiscanf_r>
 8009668:	b01f      	add	sp, #124	; 0x7c
 800966a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800966e:	b003      	add	sp, #12
 8009670:	4770      	bx	lr
 8009672:	bf00      	nop
 8009674:	0800969f 	.word	0x0800969f
 8009678:	2000000c 	.word	0x2000000c

0800967c <__sread>:
 800967c:	b510      	push	{r4, lr}
 800967e:	460c      	mov	r4, r1
 8009680:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009684:	f003 fb62 	bl	800cd4c <_read_r>
 8009688:	2800      	cmp	r0, #0
 800968a:	bfab      	itete	ge
 800968c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800968e:	89a3      	ldrhlt	r3, [r4, #12]
 8009690:	181b      	addge	r3, r3, r0
 8009692:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009696:	bfac      	ite	ge
 8009698:	6563      	strge	r3, [r4, #84]	; 0x54
 800969a:	81a3      	strhlt	r3, [r4, #12]
 800969c:	bd10      	pop	{r4, pc}

0800969e <__seofread>:
 800969e:	2000      	movs	r0, #0
 80096a0:	4770      	bx	lr

080096a2 <__swrite>:
 80096a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096a6:	461f      	mov	r7, r3
 80096a8:	898b      	ldrh	r3, [r1, #12]
 80096aa:	05db      	lsls	r3, r3, #23
 80096ac:	4605      	mov	r5, r0
 80096ae:	460c      	mov	r4, r1
 80096b0:	4616      	mov	r6, r2
 80096b2:	d505      	bpl.n	80096c0 <__swrite+0x1e>
 80096b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096b8:	2302      	movs	r3, #2
 80096ba:	2200      	movs	r2, #0
 80096bc:	f002 f8e2 	bl	800b884 <_lseek_r>
 80096c0:	89a3      	ldrh	r3, [r4, #12]
 80096c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80096c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80096ca:	81a3      	strh	r3, [r4, #12]
 80096cc:	4632      	mov	r2, r6
 80096ce:	463b      	mov	r3, r7
 80096d0:	4628      	mov	r0, r5
 80096d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80096d6:	f000 bec3 	b.w	800a460 <_write_r>

080096da <__sseek>:
 80096da:	b510      	push	{r4, lr}
 80096dc:	460c      	mov	r4, r1
 80096de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096e2:	f002 f8cf 	bl	800b884 <_lseek_r>
 80096e6:	1c43      	adds	r3, r0, #1
 80096e8:	89a3      	ldrh	r3, [r4, #12]
 80096ea:	bf15      	itete	ne
 80096ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80096ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80096f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80096f6:	81a3      	strheq	r3, [r4, #12]
 80096f8:	bf18      	it	ne
 80096fa:	81a3      	strhne	r3, [r4, #12]
 80096fc:	bd10      	pop	{r4, pc}

080096fe <__sclose>:
 80096fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009702:	f000 bebf 	b.w	800a484 <_close_r>

08009706 <sulp>:
 8009706:	b570      	push	{r4, r5, r6, lr}
 8009708:	4604      	mov	r4, r0
 800970a:	460d      	mov	r5, r1
 800970c:	ec45 4b10 	vmov	d0, r4, r5
 8009710:	4616      	mov	r6, r2
 8009712:	f002 fc55 	bl	800bfc0 <__ulp>
 8009716:	ec51 0b10 	vmov	r0, r1, d0
 800971a:	b17e      	cbz	r6, 800973c <sulp+0x36>
 800971c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009720:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009724:	2b00      	cmp	r3, #0
 8009726:	dd09      	ble.n	800973c <sulp+0x36>
 8009728:	051b      	lsls	r3, r3, #20
 800972a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800972e:	2400      	movs	r4, #0
 8009730:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8009734:	4622      	mov	r2, r4
 8009736:	462b      	mov	r3, r5
 8009738:	f7f6 ff8e 	bl	8000658 <__aeabi_dmul>
 800973c:	bd70      	pop	{r4, r5, r6, pc}
	...

08009740 <_strtod_l>:
 8009740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009744:	ed2d 8b02 	vpush	{d8}
 8009748:	b09d      	sub	sp, #116	; 0x74
 800974a:	461f      	mov	r7, r3
 800974c:	2300      	movs	r3, #0
 800974e:	9318      	str	r3, [sp, #96]	; 0x60
 8009750:	4ba2      	ldr	r3, [pc, #648]	; (80099dc <_strtod_l+0x29c>)
 8009752:	9213      	str	r2, [sp, #76]	; 0x4c
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	9305      	str	r3, [sp, #20]
 8009758:	4604      	mov	r4, r0
 800975a:	4618      	mov	r0, r3
 800975c:	4688      	mov	r8, r1
 800975e:	f7f6 fd61 	bl	8000224 <strlen>
 8009762:	f04f 0a00 	mov.w	sl, #0
 8009766:	4605      	mov	r5, r0
 8009768:	f04f 0b00 	mov.w	fp, #0
 800976c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009770:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009772:	781a      	ldrb	r2, [r3, #0]
 8009774:	2a2b      	cmp	r2, #43	; 0x2b
 8009776:	d04e      	beq.n	8009816 <_strtod_l+0xd6>
 8009778:	d83b      	bhi.n	80097f2 <_strtod_l+0xb2>
 800977a:	2a0d      	cmp	r2, #13
 800977c:	d834      	bhi.n	80097e8 <_strtod_l+0xa8>
 800977e:	2a08      	cmp	r2, #8
 8009780:	d834      	bhi.n	80097ec <_strtod_l+0xac>
 8009782:	2a00      	cmp	r2, #0
 8009784:	d03e      	beq.n	8009804 <_strtod_l+0xc4>
 8009786:	2300      	movs	r3, #0
 8009788:	930a      	str	r3, [sp, #40]	; 0x28
 800978a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800978c:	7833      	ldrb	r3, [r6, #0]
 800978e:	2b30      	cmp	r3, #48	; 0x30
 8009790:	f040 80b0 	bne.w	80098f4 <_strtod_l+0x1b4>
 8009794:	7873      	ldrb	r3, [r6, #1]
 8009796:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800979a:	2b58      	cmp	r3, #88	; 0x58
 800979c:	d168      	bne.n	8009870 <_strtod_l+0x130>
 800979e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097a0:	9301      	str	r3, [sp, #4]
 80097a2:	ab18      	add	r3, sp, #96	; 0x60
 80097a4:	9702      	str	r7, [sp, #8]
 80097a6:	9300      	str	r3, [sp, #0]
 80097a8:	4a8d      	ldr	r2, [pc, #564]	; (80099e0 <_strtod_l+0x2a0>)
 80097aa:	ab19      	add	r3, sp, #100	; 0x64
 80097ac:	a917      	add	r1, sp, #92	; 0x5c
 80097ae:	4620      	mov	r0, r4
 80097b0:	f001 fd5c 	bl	800b26c <__gethex>
 80097b4:	f010 0707 	ands.w	r7, r0, #7
 80097b8:	4605      	mov	r5, r0
 80097ba:	d005      	beq.n	80097c8 <_strtod_l+0x88>
 80097bc:	2f06      	cmp	r7, #6
 80097be:	d12c      	bne.n	800981a <_strtod_l+0xda>
 80097c0:	3601      	adds	r6, #1
 80097c2:	2300      	movs	r3, #0
 80097c4:	9617      	str	r6, [sp, #92]	; 0x5c
 80097c6:	930a      	str	r3, [sp, #40]	; 0x28
 80097c8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	f040 8590 	bne.w	800a2f0 <_strtod_l+0xbb0>
 80097d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097d2:	b1eb      	cbz	r3, 8009810 <_strtod_l+0xd0>
 80097d4:	4652      	mov	r2, sl
 80097d6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80097da:	ec43 2b10 	vmov	d0, r2, r3
 80097de:	b01d      	add	sp, #116	; 0x74
 80097e0:	ecbd 8b02 	vpop	{d8}
 80097e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097e8:	2a20      	cmp	r2, #32
 80097ea:	d1cc      	bne.n	8009786 <_strtod_l+0x46>
 80097ec:	3301      	adds	r3, #1
 80097ee:	9317      	str	r3, [sp, #92]	; 0x5c
 80097f0:	e7be      	b.n	8009770 <_strtod_l+0x30>
 80097f2:	2a2d      	cmp	r2, #45	; 0x2d
 80097f4:	d1c7      	bne.n	8009786 <_strtod_l+0x46>
 80097f6:	2201      	movs	r2, #1
 80097f8:	920a      	str	r2, [sp, #40]	; 0x28
 80097fa:	1c5a      	adds	r2, r3, #1
 80097fc:	9217      	str	r2, [sp, #92]	; 0x5c
 80097fe:	785b      	ldrb	r3, [r3, #1]
 8009800:	2b00      	cmp	r3, #0
 8009802:	d1c2      	bne.n	800978a <_strtod_l+0x4a>
 8009804:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009806:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800980a:	2b00      	cmp	r3, #0
 800980c:	f040 856e 	bne.w	800a2ec <_strtod_l+0xbac>
 8009810:	4652      	mov	r2, sl
 8009812:	465b      	mov	r3, fp
 8009814:	e7e1      	b.n	80097da <_strtod_l+0x9a>
 8009816:	2200      	movs	r2, #0
 8009818:	e7ee      	b.n	80097f8 <_strtod_l+0xb8>
 800981a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800981c:	b13a      	cbz	r2, 800982e <_strtod_l+0xee>
 800981e:	2135      	movs	r1, #53	; 0x35
 8009820:	a81a      	add	r0, sp, #104	; 0x68
 8009822:	f002 fcd8 	bl	800c1d6 <__copybits>
 8009826:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009828:	4620      	mov	r0, r4
 800982a:	f002 f897 	bl	800b95c <_Bfree>
 800982e:	3f01      	subs	r7, #1
 8009830:	2f04      	cmp	r7, #4
 8009832:	d806      	bhi.n	8009842 <_strtod_l+0x102>
 8009834:	e8df f007 	tbb	[pc, r7]
 8009838:	1714030a 	.word	0x1714030a
 800983c:	0a          	.byte	0x0a
 800983d:	00          	.byte	0x00
 800983e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8009842:	0728      	lsls	r0, r5, #28
 8009844:	d5c0      	bpl.n	80097c8 <_strtod_l+0x88>
 8009846:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800984a:	e7bd      	b.n	80097c8 <_strtod_l+0x88>
 800984c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8009850:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009852:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009856:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800985a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800985e:	e7f0      	b.n	8009842 <_strtod_l+0x102>
 8009860:	f8df b180 	ldr.w	fp, [pc, #384]	; 80099e4 <_strtod_l+0x2a4>
 8009864:	e7ed      	b.n	8009842 <_strtod_l+0x102>
 8009866:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800986a:	f04f 3aff 	mov.w	sl, #4294967295
 800986e:	e7e8      	b.n	8009842 <_strtod_l+0x102>
 8009870:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009872:	1c5a      	adds	r2, r3, #1
 8009874:	9217      	str	r2, [sp, #92]	; 0x5c
 8009876:	785b      	ldrb	r3, [r3, #1]
 8009878:	2b30      	cmp	r3, #48	; 0x30
 800987a:	d0f9      	beq.n	8009870 <_strtod_l+0x130>
 800987c:	2b00      	cmp	r3, #0
 800987e:	d0a3      	beq.n	80097c8 <_strtod_l+0x88>
 8009880:	2301      	movs	r3, #1
 8009882:	f04f 0900 	mov.w	r9, #0
 8009886:	9304      	str	r3, [sp, #16]
 8009888:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800988a:	9308      	str	r3, [sp, #32]
 800988c:	f8cd 901c 	str.w	r9, [sp, #28]
 8009890:	464f      	mov	r7, r9
 8009892:	220a      	movs	r2, #10
 8009894:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009896:	7806      	ldrb	r6, [r0, #0]
 8009898:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800989c:	b2d9      	uxtb	r1, r3
 800989e:	2909      	cmp	r1, #9
 80098a0:	d92a      	bls.n	80098f8 <_strtod_l+0x1b8>
 80098a2:	9905      	ldr	r1, [sp, #20]
 80098a4:	462a      	mov	r2, r5
 80098a6:	f003 fab3 	bl	800ce10 <strncmp>
 80098aa:	b398      	cbz	r0, 8009914 <_strtod_l+0x1d4>
 80098ac:	2000      	movs	r0, #0
 80098ae:	4632      	mov	r2, r6
 80098b0:	463d      	mov	r5, r7
 80098b2:	9005      	str	r0, [sp, #20]
 80098b4:	4603      	mov	r3, r0
 80098b6:	2a65      	cmp	r2, #101	; 0x65
 80098b8:	d001      	beq.n	80098be <_strtod_l+0x17e>
 80098ba:	2a45      	cmp	r2, #69	; 0x45
 80098bc:	d118      	bne.n	80098f0 <_strtod_l+0x1b0>
 80098be:	b91d      	cbnz	r5, 80098c8 <_strtod_l+0x188>
 80098c0:	9a04      	ldr	r2, [sp, #16]
 80098c2:	4302      	orrs	r2, r0
 80098c4:	d09e      	beq.n	8009804 <_strtod_l+0xc4>
 80098c6:	2500      	movs	r5, #0
 80098c8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 80098cc:	f108 0201 	add.w	r2, r8, #1
 80098d0:	9217      	str	r2, [sp, #92]	; 0x5c
 80098d2:	f898 2001 	ldrb.w	r2, [r8, #1]
 80098d6:	2a2b      	cmp	r2, #43	; 0x2b
 80098d8:	d075      	beq.n	80099c6 <_strtod_l+0x286>
 80098da:	2a2d      	cmp	r2, #45	; 0x2d
 80098dc:	d07b      	beq.n	80099d6 <_strtod_l+0x296>
 80098de:	f04f 0c00 	mov.w	ip, #0
 80098e2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80098e6:	2909      	cmp	r1, #9
 80098e8:	f240 8082 	bls.w	80099f0 <_strtod_l+0x2b0>
 80098ec:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80098f0:	2600      	movs	r6, #0
 80098f2:	e09d      	b.n	8009a30 <_strtod_l+0x2f0>
 80098f4:	2300      	movs	r3, #0
 80098f6:	e7c4      	b.n	8009882 <_strtod_l+0x142>
 80098f8:	2f08      	cmp	r7, #8
 80098fa:	bfd8      	it	le
 80098fc:	9907      	ldrle	r1, [sp, #28]
 80098fe:	f100 0001 	add.w	r0, r0, #1
 8009902:	bfda      	itte	le
 8009904:	fb02 3301 	mlale	r3, r2, r1, r3
 8009908:	9307      	strle	r3, [sp, #28]
 800990a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800990e:	3701      	adds	r7, #1
 8009910:	9017      	str	r0, [sp, #92]	; 0x5c
 8009912:	e7bf      	b.n	8009894 <_strtod_l+0x154>
 8009914:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009916:	195a      	adds	r2, r3, r5
 8009918:	9217      	str	r2, [sp, #92]	; 0x5c
 800991a:	5d5a      	ldrb	r2, [r3, r5]
 800991c:	2f00      	cmp	r7, #0
 800991e:	d037      	beq.n	8009990 <_strtod_l+0x250>
 8009920:	9005      	str	r0, [sp, #20]
 8009922:	463d      	mov	r5, r7
 8009924:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8009928:	2b09      	cmp	r3, #9
 800992a:	d912      	bls.n	8009952 <_strtod_l+0x212>
 800992c:	2301      	movs	r3, #1
 800992e:	e7c2      	b.n	80098b6 <_strtod_l+0x176>
 8009930:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009932:	1c5a      	adds	r2, r3, #1
 8009934:	9217      	str	r2, [sp, #92]	; 0x5c
 8009936:	785a      	ldrb	r2, [r3, #1]
 8009938:	3001      	adds	r0, #1
 800993a:	2a30      	cmp	r2, #48	; 0x30
 800993c:	d0f8      	beq.n	8009930 <_strtod_l+0x1f0>
 800993e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8009942:	2b08      	cmp	r3, #8
 8009944:	f200 84d9 	bhi.w	800a2fa <_strtod_l+0xbba>
 8009948:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800994a:	9005      	str	r0, [sp, #20]
 800994c:	2000      	movs	r0, #0
 800994e:	9308      	str	r3, [sp, #32]
 8009950:	4605      	mov	r5, r0
 8009952:	3a30      	subs	r2, #48	; 0x30
 8009954:	f100 0301 	add.w	r3, r0, #1
 8009958:	d014      	beq.n	8009984 <_strtod_l+0x244>
 800995a:	9905      	ldr	r1, [sp, #20]
 800995c:	4419      	add	r1, r3
 800995e:	9105      	str	r1, [sp, #20]
 8009960:	462b      	mov	r3, r5
 8009962:	eb00 0e05 	add.w	lr, r0, r5
 8009966:	210a      	movs	r1, #10
 8009968:	4573      	cmp	r3, lr
 800996a:	d113      	bne.n	8009994 <_strtod_l+0x254>
 800996c:	182b      	adds	r3, r5, r0
 800996e:	2b08      	cmp	r3, #8
 8009970:	f105 0501 	add.w	r5, r5, #1
 8009974:	4405      	add	r5, r0
 8009976:	dc1c      	bgt.n	80099b2 <_strtod_l+0x272>
 8009978:	9907      	ldr	r1, [sp, #28]
 800997a:	230a      	movs	r3, #10
 800997c:	fb03 2301 	mla	r3, r3, r1, r2
 8009980:	9307      	str	r3, [sp, #28]
 8009982:	2300      	movs	r3, #0
 8009984:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009986:	1c51      	adds	r1, r2, #1
 8009988:	9117      	str	r1, [sp, #92]	; 0x5c
 800998a:	7852      	ldrb	r2, [r2, #1]
 800998c:	4618      	mov	r0, r3
 800998e:	e7c9      	b.n	8009924 <_strtod_l+0x1e4>
 8009990:	4638      	mov	r0, r7
 8009992:	e7d2      	b.n	800993a <_strtod_l+0x1fa>
 8009994:	2b08      	cmp	r3, #8
 8009996:	dc04      	bgt.n	80099a2 <_strtod_l+0x262>
 8009998:	9e07      	ldr	r6, [sp, #28]
 800999a:	434e      	muls	r6, r1
 800999c:	9607      	str	r6, [sp, #28]
 800999e:	3301      	adds	r3, #1
 80099a0:	e7e2      	b.n	8009968 <_strtod_l+0x228>
 80099a2:	f103 0c01 	add.w	ip, r3, #1
 80099a6:	f1bc 0f10 	cmp.w	ip, #16
 80099aa:	bfd8      	it	le
 80099ac:	fb01 f909 	mulle.w	r9, r1, r9
 80099b0:	e7f5      	b.n	800999e <_strtod_l+0x25e>
 80099b2:	2d10      	cmp	r5, #16
 80099b4:	bfdc      	itt	le
 80099b6:	230a      	movle	r3, #10
 80099b8:	fb03 2909 	mlale	r9, r3, r9, r2
 80099bc:	e7e1      	b.n	8009982 <_strtod_l+0x242>
 80099be:	2300      	movs	r3, #0
 80099c0:	9305      	str	r3, [sp, #20]
 80099c2:	2301      	movs	r3, #1
 80099c4:	e77c      	b.n	80098c0 <_strtod_l+0x180>
 80099c6:	f04f 0c00 	mov.w	ip, #0
 80099ca:	f108 0202 	add.w	r2, r8, #2
 80099ce:	9217      	str	r2, [sp, #92]	; 0x5c
 80099d0:	f898 2002 	ldrb.w	r2, [r8, #2]
 80099d4:	e785      	b.n	80098e2 <_strtod_l+0x1a2>
 80099d6:	f04f 0c01 	mov.w	ip, #1
 80099da:	e7f6      	b.n	80099ca <_strtod_l+0x28a>
 80099dc:	0800df28 	.word	0x0800df28
 80099e0:	0800dce0 	.word	0x0800dce0
 80099e4:	7ff00000 	.word	0x7ff00000
 80099e8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80099ea:	1c51      	adds	r1, r2, #1
 80099ec:	9117      	str	r1, [sp, #92]	; 0x5c
 80099ee:	7852      	ldrb	r2, [r2, #1]
 80099f0:	2a30      	cmp	r2, #48	; 0x30
 80099f2:	d0f9      	beq.n	80099e8 <_strtod_l+0x2a8>
 80099f4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80099f8:	2908      	cmp	r1, #8
 80099fa:	f63f af79 	bhi.w	80098f0 <_strtod_l+0x1b0>
 80099fe:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8009a02:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009a04:	9206      	str	r2, [sp, #24]
 8009a06:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009a08:	1c51      	adds	r1, r2, #1
 8009a0a:	9117      	str	r1, [sp, #92]	; 0x5c
 8009a0c:	7852      	ldrb	r2, [r2, #1]
 8009a0e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8009a12:	2e09      	cmp	r6, #9
 8009a14:	d937      	bls.n	8009a86 <_strtod_l+0x346>
 8009a16:	9e06      	ldr	r6, [sp, #24]
 8009a18:	1b89      	subs	r1, r1, r6
 8009a1a:	2908      	cmp	r1, #8
 8009a1c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8009a20:	dc02      	bgt.n	8009a28 <_strtod_l+0x2e8>
 8009a22:	4576      	cmp	r6, lr
 8009a24:	bfa8      	it	ge
 8009a26:	4676      	movge	r6, lr
 8009a28:	f1bc 0f00 	cmp.w	ip, #0
 8009a2c:	d000      	beq.n	8009a30 <_strtod_l+0x2f0>
 8009a2e:	4276      	negs	r6, r6
 8009a30:	2d00      	cmp	r5, #0
 8009a32:	d14d      	bne.n	8009ad0 <_strtod_l+0x390>
 8009a34:	9904      	ldr	r1, [sp, #16]
 8009a36:	4301      	orrs	r1, r0
 8009a38:	f47f aec6 	bne.w	80097c8 <_strtod_l+0x88>
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	f47f aee1 	bne.w	8009804 <_strtod_l+0xc4>
 8009a42:	2a69      	cmp	r2, #105	; 0x69
 8009a44:	d027      	beq.n	8009a96 <_strtod_l+0x356>
 8009a46:	dc24      	bgt.n	8009a92 <_strtod_l+0x352>
 8009a48:	2a49      	cmp	r2, #73	; 0x49
 8009a4a:	d024      	beq.n	8009a96 <_strtod_l+0x356>
 8009a4c:	2a4e      	cmp	r2, #78	; 0x4e
 8009a4e:	f47f aed9 	bne.w	8009804 <_strtod_l+0xc4>
 8009a52:	499f      	ldr	r1, [pc, #636]	; (8009cd0 <_strtod_l+0x590>)
 8009a54:	a817      	add	r0, sp, #92	; 0x5c
 8009a56:	f001 fe61 	bl	800b71c <__match>
 8009a5a:	2800      	cmp	r0, #0
 8009a5c:	f43f aed2 	beq.w	8009804 <_strtod_l+0xc4>
 8009a60:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009a62:	781b      	ldrb	r3, [r3, #0]
 8009a64:	2b28      	cmp	r3, #40	; 0x28
 8009a66:	d12d      	bne.n	8009ac4 <_strtod_l+0x384>
 8009a68:	499a      	ldr	r1, [pc, #616]	; (8009cd4 <_strtod_l+0x594>)
 8009a6a:	aa1a      	add	r2, sp, #104	; 0x68
 8009a6c:	a817      	add	r0, sp, #92	; 0x5c
 8009a6e:	f001 fe69 	bl	800b744 <__hexnan>
 8009a72:	2805      	cmp	r0, #5
 8009a74:	d126      	bne.n	8009ac4 <_strtod_l+0x384>
 8009a76:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009a78:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8009a7c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8009a80:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8009a84:	e6a0      	b.n	80097c8 <_strtod_l+0x88>
 8009a86:	210a      	movs	r1, #10
 8009a88:	fb01 2e0e 	mla	lr, r1, lr, r2
 8009a8c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8009a90:	e7b9      	b.n	8009a06 <_strtod_l+0x2c6>
 8009a92:	2a6e      	cmp	r2, #110	; 0x6e
 8009a94:	e7db      	b.n	8009a4e <_strtod_l+0x30e>
 8009a96:	4990      	ldr	r1, [pc, #576]	; (8009cd8 <_strtod_l+0x598>)
 8009a98:	a817      	add	r0, sp, #92	; 0x5c
 8009a9a:	f001 fe3f 	bl	800b71c <__match>
 8009a9e:	2800      	cmp	r0, #0
 8009aa0:	f43f aeb0 	beq.w	8009804 <_strtod_l+0xc4>
 8009aa4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009aa6:	498d      	ldr	r1, [pc, #564]	; (8009cdc <_strtod_l+0x59c>)
 8009aa8:	3b01      	subs	r3, #1
 8009aaa:	a817      	add	r0, sp, #92	; 0x5c
 8009aac:	9317      	str	r3, [sp, #92]	; 0x5c
 8009aae:	f001 fe35 	bl	800b71c <__match>
 8009ab2:	b910      	cbnz	r0, 8009aba <_strtod_l+0x37a>
 8009ab4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009ab6:	3301      	adds	r3, #1
 8009ab8:	9317      	str	r3, [sp, #92]	; 0x5c
 8009aba:	f8df b230 	ldr.w	fp, [pc, #560]	; 8009cec <_strtod_l+0x5ac>
 8009abe:	f04f 0a00 	mov.w	sl, #0
 8009ac2:	e681      	b.n	80097c8 <_strtod_l+0x88>
 8009ac4:	4886      	ldr	r0, [pc, #536]	; (8009ce0 <_strtod_l+0x5a0>)
 8009ac6:	f003 f953 	bl	800cd70 <nan>
 8009aca:	ec5b ab10 	vmov	sl, fp, d0
 8009ace:	e67b      	b.n	80097c8 <_strtod_l+0x88>
 8009ad0:	9b05      	ldr	r3, [sp, #20]
 8009ad2:	9807      	ldr	r0, [sp, #28]
 8009ad4:	1af3      	subs	r3, r6, r3
 8009ad6:	2f00      	cmp	r7, #0
 8009ad8:	bf08      	it	eq
 8009ada:	462f      	moveq	r7, r5
 8009adc:	2d10      	cmp	r5, #16
 8009ade:	9306      	str	r3, [sp, #24]
 8009ae0:	46a8      	mov	r8, r5
 8009ae2:	bfa8      	it	ge
 8009ae4:	f04f 0810 	movge.w	r8, #16
 8009ae8:	f7f6 fd3c 	bl	8000564 <__aeabi_ui2d>
 8009aec:	2d09      	cmp	r5, #9
 8009aee:	4682      	mov	sl, r0
 8009af0:	468b      	mov	fp, r1
 8009af2:	dd13      	ble.n	8009b1c <_strtod_l+0x3dc>
 8009af4:	4b7b      	ldr	r3, [pc, #492]	; (8009ce4 <_strtod_l+0x5a4>)
 8009af6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009afa:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8009afe:	f7f6 fdab 	bl	8000658 <__aeabi_dmul>
 8009b02:	4682      	mov	sl, r0
 8009b04:	4648      	mov	r0, r9
 8009b06:	468b      	mov	fp, r1
 8009b08:	f7f6 fd2c 	bl	8000564 <__aeabi_ui2d>
 8009b0c:	4602      	mov	r2, r0
 8009b0e:	460b      	mov	r3, r1
 8009b10:	4650      	mov	r0, sl
 8009b12:	4659      	mov	r1, fp
 8009b14:	f7f6 fbea 	bl	80002ec <__adddf3>
 8009b18:	4682      	mov	sl, r0
 8009b1a:	468b      	mov	fp, r1
 8009b1c:	2d0f      	cmp	r5, #15
 8009b1e:	dc38      	bgt.n	8009b92 <_strtod_l+0x452>
 8009b20:	9b06      	ldr	r3, [sp, #24]
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	f43f ae50 	beq.w	80097c8 <_strtod_l+0x88>
 8009b28:	dd24      	ble.n	8009b74 <_strtod_l+0x434>
 8009b2a:	2b16      	cmp	r3, #22
 8009b2c:	dc0b      	bgt.n	8009b46 <_strtod_l+0x406>
 8009b2e:	496d      	ldr	r1, [pc, #436]	; (8009ce4 <_strtod_l+0x5a4>)
 8009b30:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009b34:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b38:	4652      	mov	r2, sl
 8009b3a:	465b      	mov	r3, fp
 8009b3c:	f7f6 fd8c 	bl	8000658 <__aeabi_dmul>
 8009b40:	4682      	mov	sl, r0
 8009b42:	468b      	mov	fp, r1
 8009b44:	e640      	b.n	80097c8 <_strtod_l+0x88>
 8009b46:	9a06      	ldr	r2, [sp, #24]
 8009b48:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8009b4c:	4293      	cmp	r3, r2
 8009b4e:	db20      	blt.n	8009b92 <_strtod_l+0x452>
 8009b50:	4c64      	ldr	r4, [pc, #400]	; (8009ce4 <_strtod_l+0x5a4>)
 8009b52:	f1c5 050f 	rsb	r5, r5, #15
 8009b56:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009b5a:	4652      	mov	r2, sl
 8009b5c:	465b      	mov	r3, fp
 8009b5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b62:	f7f6 fd79 	bl	8000658 <__aeabi_dmul>
 8009b66:	9b06      	ldr	r3, [sp, #24]
 8009b68:	1b5d      	subs	r5, r3, r5
 8009b6a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009b6e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009b72:	e7e3      	b.n	8009b3c <_strtod_l+0x3fc>
 8009b74:	9b06      	ldr	r3, [sp, #24]
 8009b76:	3316      	adds	r3, #22
 8009b78:	db0b      	blt.n	8009b92 <_strtod_l+0x452>
 8009b7a:	9b05      	ldr	r3, [sp, #20]
 8009b7c:	1b9e      	subs	r6, r3, r6
 8009b7e:	4b59      	ldr	r3, [pc, #356]	; (8009ce4 <_strtod_l+0x5a4>)
 8009b80:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8009b84:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009b88:	4650      	mov	r0, sl
 8009b8a:	4659      	mov	r1, fp
 8009b8c:	f7f6 fe8e 	bl	80008ac <__aeabi_ddiv>
 8009b90:	e7d6      	b.n	8009b40 <_strtod_l+0x400>
 8009b92:	9b06      	ldr	r3, [sp, #24]
 8009b94:	eba5 0808 	sub.w	r8, r5, r8
 8009b98:	4498      	add	r8, r3
 8009b9a:	f1b8 0f00 	cmp.w	r8, #0
 8009b9e:	dd74      	ble.n	8009c8a <_strtod_l+0x54a>
 8009ba0:	f018 030f 	ands.w	r3, r8, #15
 8009ba4:	d00a      	beq.n	8009bbc <_strtod_l+0x47c>
 8009ba6:	494f      	ldr	r1, [pc, #316]	; (8009ce4 <_strtod_l+0x5a4>)
 8009ba8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009bac:	4652      	mov	r2, sl
 8009bae:	465b      	mov	r3, fp
 8009bb0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009bb4:	f7f6 fd50 	bl	8000658 <__aeabi_dmul>
 8009bb8:	4682      	mov	sl, r0
 8009bba:	468b      	mov	fp, r1
 8009bbc:	f038 080f 	bics.w	r8, r8, #15
 8009bc0:	d04f      	beq.n	8009c62 <_strtod_l+0x522>
 8009bc2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8009bc6:	dd22      	ble.n	8009c0e <_strtod_l+0x4ce>
 8009bc8:	2500      	movs	r5, #0
 8009bca:	462e      	mov	r6, r5
 8009bcc:	9507      	str	r5, [sp, #28]
 8009bce:	9505      	str	r5, [sp, #20]
 8009bd0:	2322      	movs	r3, #34	; 0x22
 8009bd2:	f8df b118 	ldr.w	fp, [pc, #280]	; 8009cec <_strtod_l+0x5ac>
 8009bd6:	6023      	str	r3, [r4, #0]
 8009bd8:	f04f 0a00 	mov.w	sl, #0
 8009bdc:	9b07      	ldr	r3, [sp, #28]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	f43f adf2 	beq.w	80097c8 <_strtod_l+0x88>
 8009be4:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009be6:	4620      	mov	r0, r4
 8009be8:	f001 feb8 	bl	800b95c <_Bfree>
 8009bec:	9905      	ldr	r1, [sp, #20]
 8009bee:	4620      	mov	r0, r4
 8009bf0:	f001 feb4 	bl	800b95c <_Bfree>
 8009bf4:	4631      	mov	r1, r6
 8009bf6:	4620      	mov	r0, r4
 8009bf8:	f001 feb0 	bl	800b95c <_Bfree>
 8009bfc:	9907      	ldr	r1, [sp, #28]
 8009bfe:	4620      	mov	r0, r4
 8009c00:	f001 feac 	bl	800b95c <_Bfree>
 8009c04:	4629      	mov	r1, r5
 8009c06:	4620      	mov	r0, r4
 8009c08:	f001 fea8 	bl	800b95c <_Bfree>
 8009c0c:	e5dc      	b.n	80097c8 <_strtod_l+0x88>
 8009c0e:	4b36      	ldr	r3, [pc, #216]	; (8009ce8 <_strtod_l+0x5a8>)
 8009c10:	9304      	str	r3, [sp, #16]
 8009c12:	2300      	movs	r3, #0
 8009c14:	ea4f 1828 	mov.w	r8, r8, asr #4
 8009c18:	4650      	mov	r0, sl
 8009c1a:	4659      	mov	r1, fp
 8009c1c:	4699      	mov	r9, r3
 8009c1e:	f1b8 0f01 	cmp.w	r8, #1
 8009c22:	dc21      	bgt.n	8009c68 <_strtod_l+0x528>
 8009c24:	b10b      	cbz	r3, 8009c2a <_strtod_l+0x4ea>
 8009c26:	4682      	mov	sl, r0
 8009c28:	468b      	mov	fp, r1
 8009c2a:	4b2f      	ldr	r3, [pc, #188]	; (8009ce8 <_strtod_l+0x5a8>)
 8009c2c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8009c30:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8009c34:	4652      	mov	r2, sl
 8009c36:	465b      	mov	r3, fp
 8009c38:	e9d9 0100 	ldrd	r0, r1, [r9]
 8009c3c:	f7f6 fd0c 	bl	8000658 <__aeabi_dmul>
 8009c40:	4b2a      	ldr	r3, [pc, #168]	; (8009cec <_strtod_l+0x5ac>)
 8009c42:	460a      	mov	r2, r1
 8009c44:	400b      	ands	r3, r1
 8009c46:	492a      	ldr	r1, [pc, #168]	; (8009cf0 <_strtod_l+0x5b0>)
 8009c48:	428b      	cmp	r3, r1
 8009c4a:	4682      	mov	sl, r0
 8009c4c:	d8bc      	bhi.n	8009bc8 <_strtod_l+0x488>
 8009c4e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009c52:	428b      	cmp	r3, r1
 8009c54:	bf86      	itte	hi
 8009c56:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8009cf4 <_strtod_l+0x5b4>
 8009c5a:	f04f 3aff 	movhi.w	sl, #4294967295
 8009c5e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8009c62:	2300      	movs	r3, #0
 8009c64:	9304      	str	r3, [sp, #16]
 8009c66:	e084      	b.n	8009d72 <_strtod_l+0x632>
 8009c68:	f018 0f01 	tst.w	r8, #1
 8009c6c:	d005      	beq.n	8009c7a <_strtod_l+0x53a>
 8009c6e:	9b04      	ldr	r3, [sp, #16]
 8009c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c74:	f7f6 fcf0 	bl	8000658 <__aeabi_dmul>
 8009c78:	2301      	movs	r3, #1
 8009c7a:	9a04      	ldr	r2, [sp, #16]
 8009c7c:	3208      	adds	r2, #8
 8009c7e:	f109 0901 	add.w	r9, r9, #1
 8009c82:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009c86:	9204      	str	r2, [sp, #16]
 8009c88:	e7c9      	b.n	8009c1e <_strtod_l+0x4de>
 8009c8a:	d0ea      	beq.n	8009c62 <_strtod_l+0x522>
 8009c8c:	f1c8 0800 	rsb	r8, r8, #0
 8009c90:	f018 020f 	ands.w	r2, r8, #15
 8009c94:	d00a      	beq.n	8009cac <_strtod_l+0x56c>
 8009c96:	4b13      	ldr	r3, [pc, #76]	; (8009ce4 <_strtod_l+0x5a4>)
 8009c98:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009c9c:	4650      	mov	r0, sl
 8009c9e:	4659      	mov	r1, fp
 8009ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ca4:	f7f6 fe02 	bl	80008ac <__aeabi_ddiv>
 8009ca8:	4682      	mov	sl, r0
 8009caa:	468b      	mov	fp, r1
 8009cac:	ea5f 1828 	movs.w	r8, r8, asr #4
 8009cb0:	d0d7      	beq.n	8009c62 <_strtod_l+0x522>
 8009cb2:	f1b8 0f1f 	cmp.w	r8, #31
 8009cb6:	dd1f      	ble.n	8009cf8 <_strtod_l+0x5b8>
 8009cb8:	2500      	movs	r5, #0
 8009cba:	462e      	mov	r6, r5
 8009cbc:	9507      	str	r5, [sp, #28]
 8009cbe:	9505      	str	r5, [sp, #20]
 8009cc0:	2322      	movs	r3, #34	; 0x22
 8009cc2:	f04f 0a00 	mov.w	sl, #0
 8009cc6:	f04f 0b00 	mov.w	fp, #0
 8009cca:	6023      	str	r3, [r4, #0]
 8009ccc:	e786      	b.n	8009bdc <_strtod_l+0x49c>
 8009cce:	bf00      	nop
 8009cd0:	0800dcb5 	.word	0x0800dcb5
 8009cd4:	0800dcf4 	.word	0x0800dcf4
 8009cd8:	0800dcad 	.word	0x0800dcad
 8009cdc:	0800de34 	.word	0x0800de34
 8009ce0:	0800e0fb 	.word	0x0800e0fb
 8009ce4:	0800dfc0 	.word	0x0800dfc0
 8009ce8:	0800df98 	.word	0x0800df98
 8009cec:	7ff00000 	.word	0x7ff00000
 8009cf0:	7ca00000 	.word	0x7ca00000
 8009cf4:	7fefffff 	.word	0x7fefffff
 8009cf8:	f018 0310 	ands.w	r3, r8, #16
 8009cfc:	bf18      	it	ne
 8009cfe:	236a      	movne	r3, #106	; 0x6a
 8009d00:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800a0b0 <_strtod_l+0x970>
 8009d04:	9304      	str	r3, [sp, #16]
 8009d06:	4650      	mov	r0, sl
 8009d08:	4659      	mov	r1, fp
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	f018 0f01 	tst.w	r8, #1
 8009d10:	d004      	beq.n	8009d1c <_strtod_l+0x5dc>
 8009d12:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009d16:	f7f6 fc9f 	bl	8000658 <__aeabi_dmul>
 8009d1a:	2301      	movs	r3, #1
 8009d1c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8009d20:	f109 0908 	add.w	r9, r9, #8
 8009d24:	d1f2      	bne.n	8009d0c <_strtod_l+0x5cc>
 8009d26:	b10b      	cbz	r3, 8009d2c <_strtod_l+0x5ec>
 8009d28:	4682      	mov	sl, r0
 8009d2a:	468b      	mov	fp, r1
 8009d2c:	9b04      	ldr	r3, [sp, #16]
 8009d2e:	b1c3      	cbz	r3, 8009d62 <_strtod_l+0x622>
 8009d30:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009d34:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	4659      	mov	r1, fp
 8009d3c:	dd11      	ble.n	8009d62 <_strtod_l+0x622>
 8009d3e:	2b1f      	cmp	r3, #31
 8009d40:	f340 8124 	ble.w	8009f8c <_strtod_l+0x84c>
 8009d44:	2b34      	cmp	r3, #52	; 0x34
 8009d46:	bfde      	ittt	le
 8009d48:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8009d4c:	f04f 33ff 	movle.w	r3, #4294967295
 8009d50:	fa03 f202 	lslle.w	r2, r3, r2
 8009d54:	f04f 0a00 	mov.w	sl, #0
 8009d58:	bfcc      	ite	gt
 8009d5a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8009d5e:	ea02 0b01 	andle.w	fp, r2, r1
 8009d62:	2200      	movs	r2, #0
 8009d64:	2300      	movs	r3, #0
 8009d66:	4650      	mov	r0, sl
 8009d68:	4659      	mov	r1, fp
 8009d6a:	f7f6 fedd 	bl	8000b28 <__aeabi_dcmpeq>
 8009d6e:	2800      	cmp	r0, #0
 8009d70:	d1a2      	bne.n	8009cb8 <_strtod_l+0x578>
 8009d72:	9b07      	ldr	r3, [sp, #28]
 8009d74:	9300      	str	r3, [sp, #0]
 8009d76:	9908      	ldr	r1, [sp, #32]
 8009d78:	462b      	mov	r3, r5
 8009d7a:	463a      	mov	r2, r7
 8009d7c:	4620      	mov	r0, r4
 8009d7e:	f001 fe55 	bl	800ba2c <__s2b>
 8009d82:	9007      	str	r0, [sp, #28]
 8009d84:	2800      	cmp	r0, #0
 8009d86:	f43f af1f 	beq.w	8009bc8 <_strtod_l+0x488>
 8009d8a:	9b05      	ldr	r3, [sp, #20]
 8009d8c:	1b9e      	subs	r6, r3, r6
 8009d8e:	9b06      	ldr	r3, [sp, #24]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	bfb4      	ite	lt
 8009d94:	4633      	movlt	r3, r6
 8009d96:	2300      	movge	r3, #0
 8009d98:	930c      	str	r3, [sp, #48]	; 0x30
 8009d9a:	9b06      	ldr	r3, [sp, #24]
 8009d9c:	2500      	movs	r5, #0
 8009d9e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009da2:	9312      	str	r3, [sp, #72]	; 0x48
 8009da4:	462e      	mov	r6, r5
 8009da6:	9b07      	ldr	r3, [sp, #28]
 8009da8:	4620      	mov	r0, r4
 8009daa:	6859      	ldr	r1, [r3, #4]
 8009dac:	f001 fd96 	bl	800b8dc <_Balloc>
 8009db0:	9005      	str	r0, [sp, #20]
 8009db2:	2800      	cmp	r0, #0
 8009db4:	f43f af0c 	beq.w	8009bd0 <_strtod_l+0x490>
 8009db8:	9b07      	ldr	r3, [sp, #28]
 8009dba:	691a      	ldr	r2, [r3, #16]
 8009dbc:	3202      	adds	r2, #2
 8009dbe:	f103 010c 	add.w	r1, r3, #12
 8009dc2:	0092      	lsls	r2, r2, #2
 8009dc4:	300c      	adds	r0, #12
 8009dc6:	f7fe fd77 	bl	80088b8 <memcpy>
 8009dca:	ec4b ab10 	vmov	d0, sl, fp
 8009dce:	aa1a      	add	r2, sp, #104	; 0x68
 8009dd0:	a919      	add	r1, sp, #100	; 0x64
 8009dd2:	4620      	mov	r0, r4
 8009dd4:	f002 f970 	bl	800c0b8 <__d2b>
 8009dd8:	ec4b ab18 	vmov	d8, sl, fp
 8009ddc:	9018      	str	r0, [sp, #96]	; 0x60
 8009dde:	2800      	cmp	r0, #0
 8009de0:	f43f aef6 	beq.w	8009bd0 <_strtod_l+0x490>
 8009de4:	2101      	movs	r1, #1
 8009de6:	4620      	mov	r0, r4
 8009de8:	f001 feba 	bl	800bb60 <__i2b>
 8009dec:	4606      	mov	r6, r0
 8009dee:	2800      	cmp	r0, #0
 8009df0:	f43f aeee 	beq.w	8009bd0 <_strtod_l+0x490>
 8009df4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009df6:	9904      	ldr	r1, [sp, #16]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	bfab      	itete	ge
 8009dfc:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8009dfe:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8009e00:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8009e02:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8009e06:	bfac      	ite	ge
 8009e08:	eb03 0902 	addge.w	r9, r3, r2
 8009e0c:	1ad7      	sublt	r7, r2, r3
 8009e0e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009e10:	eba3 0801 	sub.w	r8, r3, r1
 8009e14:	4490      	add	r8, r2
 8009e16:	4ba1      	ldr	r3, [pc, #644]	; (800a09c <_strtod_l+0x95c>)
 8009e18:	f108 38ff 	add.w	r8, r8, #4294967295
 8009e1c:	4598      	cmp	r8, r3
 8009e1e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009e22:	f280 80c7 	bge.w	8009fb4 <_strtod_l+0x874>
 8009e26:	eba3 0308 	sub.w	r3, r3, r8
 8009e2a:	2b1f      	cmp	r3, #31
 8009e2c:	eba2 0203 	sub.w	r2, r2, r3
 8009e30:	f04f 0101 	mov.w	r1, #1
 8009e34:	f300 80b1 	bgt.w	8009f9a <_strtod_l+0x85a>
 8009e38:	fa01 f303 	lsl.w	r3, r1, r3
 8009e3c:	930d      	str	r3, [sp, #52]	; 0x34
 8009e3e:	2300      	movs	r3, #0
 8009e40:	9308      	str	r3, [sp, #32]
 8009e42:	eb09 0802 	add.w	r8, r9, r2
 8009e46:	9b04      	ldr	r3, [sp, #16]
 8009e48:	45c1      	cmp	r9, r8
 8009e4a:	4417      	add	r7, r2
 8009e4c:	441f      	add	r7, r3
 8009e4e:	464b      	mov	r3, r9
 8009e50:	bfa8      	it	ge
 8009e52:	4643      	movge	r3, r8
 8009e54:	42bb      	cmp	r3, r7
 8009e56:	bfa8      	it	ge
 8009e58:	463b      	movge	r3, r7
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	bfc2      	ittt	gt
 8009e5e:	eba8 0803 	subgt.w	r8, r8, r3
 8009e62:	1aff      	subgt	r7, r7, r3
 8009e64:	eba9 0903 	subgt.w	r9, r9, r3
 8009e68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	dd17      	ble.n	8009e9e <_strtod_l+0x75e>
 8009e6e:	4631      	mov	r1, r6
 8009e70:	461a      	mov	r2, r3
 8009e72:	4620      	mov	r0, r4
 8009e74:	f001 ff34 	bl	800bce0 <__pow5mult>
 8009e78:	4606      	mov	r6, r0
 8009e7a:	2800      	cmp	r0, #0
 8009e7c:	f43f aea8 	beq.w	8009bd0 <_strtod_l+0x490>
 8009e80:	4601      	mov	r1, r0
 8009e82:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009e84:	4620      	mov	r0, r4
 8009e86:	f001 fe81 	bl	800bb8c <__multiply>
 8009e8a:	900b      	str	r0, [sp, #44]	; 0x2c
 8009e8c:	2800      	cmp	r0, #0
 8009e8e:	f43f ae9f 	beq.w	8009bd0 <_strtod_l+0x490>
 8009e92:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009e94:	4620      	mov	r0, r4
 8009e96:	f001 fd61 	bl	800b95c <_Bfree>
 8009e9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009e9c:	9318      	str	r3, [sp, #96]	; 0x60
 8009e9e:	f1b8 0f00 	cmp.w	r8, #0
 8009ea2:	f300 808c 	bgt.w	8009fbe <_strtod_l+0x87e>
 8009ea6:	9b06      	ldr	r3, [sp, #24]
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	dd08      	ble.n	8009ebe <_strtod_l+0x77e>
 8009eac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009eae:	9905      	ldr	r1, [sp, #20]
 8009eb0:	4620      	mov	r0, r4
 8009eb2:	f001 ff15 	bl	800bce0 <__pow5mult>
 8009eb6:	9005      	str	r0, [sp, #20]
 8009eb8:	2800      	cmp	r0, #0
 8009eba:	f43f ae89 	beq.w	8009bd0 <_strtod_l+0x490>
 8009ebe:	2f00      	cmp	r7, #0
 8009ec0:	dd08      	ble.n	8009ed4 <_strtod_l+0x794>
 8009ec2:	9905      	ldr	r1, [sp, #20]
 8009ec4:	463a      	mov	r2, r7
 8009ec6:	4620      	mov	r0, r4
 8009ec8:	f001 ff64 	bl	800bd94 <__lshift>
 8009ecc:	9005      	str	r0, [sp, #20]
 8009ece:	2800      	cmp	r0, #0
 8009ed0:	f43f ae7e 	beq.w	8009bd0 <_strtod_l+0x490>
 8009ed4:	f1b9 0f00 	cmp.w	r9, #0
 8009ed8:	dd08      	ble.n	8009eec <_strtod_l+0x7ac>
 8009eda:	4631      	mov	r1, r6
 8009edc:	464a      	mov	r2, r9
 8009ede:	4620      	mov	r0, r4
 8009ee0:	f001 ff58 	bl	800bd94 <__lshift>
 8009ee4:	4606      	mov	r6, r0
 8009ee6:	2800      	cmp	r0, #0
 8009ee8:	f43f ae72 	beq.w	8009bd0 <_strtod_l+0x490>
 8009eec:	9a05      	ldr	r2, [sp, #20]
 8009eee:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009ef0:	4620      	mov	r0, r4
 8009ef2:	f001 ffdb 	bl	800beac <__mdiff>
 8009ef6:	4605      	mov	r5, r0
 8009ef8:	2800      	cmp	r0, #0
 8009efa:	f43f ae69 	beq.w	8009bd0 <_strtod_l+0x490>
 8009efe:	68c3      	ldr	r3, [r0, #12]
 8009f00:	930b      	str	r3, [sp, #44]	; 0x2c
 8009f02:	2300      	movs	r3, #0
 8009f04:	60c3      	str	r3, [r0, #12]
 8009f06:	4631      	mov	r1, r6
 8009f08:	f001 ffb4 	bl	800be74 <__mcmp>
 8009f0c:	2800      	cmp	r0, #0
 8009f0e:	da60      	bge.n	8009fd2 <_strtod_l+0x892>
 8009f10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f12:	ea53 030a 	orrs.w	r3, r3, sl
 8009f16:	f040 8082 	bne.w	800a01e <_strtod_l+0x8de>
 8009f1a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d17d      	bne.n	800a01e <_strtod_l+0x8de>
 8009f22:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009f26:	0d1b      	lsrs	r3, r3, #20
 8009f28:	051b      	lsls	r3, r3, #20
 8009f2a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009f2e:	d976      	bls.n	800a01e <_strtod_l+0x8de>
 8009f30:	696b      	ldr	r3, [r5, #20]
 8009f32:	b913      	cbnz	r3, 8009f3a <_strtod_l+0x7fa>
 8009f34:	692b      	ldr	r3, [r5, #16]
 8009f36:	2b01      	cmp	r3, #1
 8009f38:	dd71      	ble.n	800a01e <_strtod_l+0x8de>
 8009f3a:	4629      	mov	r1, r5
 8009f3c:	2201      	movs	r2, #1
 8009f3e:	4620      	mov	r0, r4
 8009f40:	f001 ff28 	bl	800bd94 <__lshift>
 8009f44:	4631      	mov	r1, r6
 8009f46:	4605      	mov	r5, r0
 8009f48:	f001 ff94 	bl	800be74 <__mcmp>
 8009f4c:	2800      	cmp	r0, #0
 8009f4e:	dd66      	ble.n	800a01e <_strtod_l+0x8de>
 8009f50:	9904      	ldr	r1, [sp, #16]
 8009f52:	4a53      	ldr	r2, [pc, #332]	; (800a0a0 <_strtod_l+0x960>)
 8009f54:	465b      	mov	r3, fp
 8009f56:	2900      	cmp	r1, #0
 8009f58:	f000 8081 	beq.w	800a05e <_strtod_l+0x91e>
 8009f5c:	ea02 010b 	and.w	r1, r2, fp
 8009f60:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009f64:	dc7b      	bgt.n	800a05e <_strtod_l+0x91e>
 8009f66:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009f6a:	f77f aea9 	ble.w	8009cc0 <_strtod_l+0x580>
 8009f6e:	4b4d      	ldr	r3, [pc, #308]	; (800a0a4 <_strtod_l+0x964>)
 8009f70:	4650      	mov	r0, sl
 8009f72:	4659      	mov	r1, fp
 8009f74:	2200      	movs	r2, #0
 8009f76:	f7f6 fb6f 	bl	8000658 <__aeabi_dmul>
 8009f7a:	460b      	mov	r3, r1
 8009f7c:	4303      	orrs	r3, r0
 8009f7e:	bf08      	it	eq
 8009f80:	2322      	moveq	r3, #34	; 0x22
 8009f82:	4682      	mov	sl, r0
 8009f84:	468b      	mov	fp, r1
 8009f86:	bf08      	it	eq
 8009f88:	6023      	streq	r3, [r4, #0]
 8009f8a:	e62b      	b.n	8009be4 <_strtod_l+0x4a4>
 8009f8c:	f04f 32ff 	mov.w	r2, #4294967295
 8009f90:	fa02 f303 	lsl.w	r3, r2, r3
 8009f94:	ea03 0a0a 	and.w	sl, r3, sl
 8009f98:	e6e3      	b.n	8009d62 <_strtod_l+0x622>
 8009f9a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8009f9e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8009fa2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8009fa6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8009faa:	fa01 f308 	lsl.w	r3, r1, r8
 8009fae:	9308      	str	r3, [sp, #32]
 8009fb0:	910d      	str	r1, [sp, #52]	; 0x34
 8009fb2:	e746      	b.n	8009e42 <_strtod_l+0x702>
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	9308      	str	r3, [sp, #32]
 8009fb8:	2301      	movs	r3, #1
 8009fba:	930d      	str	r3, [sp, #52]	; 0x34
 8009fbc:	e741      	b.n	8009e42 <_strtod_l+0x702>
 8009fbe:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009fc0:	4642      	mov	r2, r8
 8009fc2:	4620      	mov	r0, r4
 8009fc4:	f001 fee6 	bl	800bd94 <__lshift>
 8009fc8:	9018      	str	r0, [sp, #96]	; 0x60
 8009fca:	2800      	cmp	r0, #0
 8009fcc:	f47f af6b 	bne.w	8009ea6 <_strtod_l+0x766>
 8009fd0:	e5fe      	b.n	8009bd0 <_strtod_l+0x490>
 8009fd2:	465f      	mov	r7, fp
 8009fd4:	d16e      	bne.n	800a0b4 <_strtod_l+0x974>
 8009fd6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009fd8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009fdc:	b342      	cbz	r2, 800a030 <_strtod_l+0x8f0>
 8009fde:	4a32      	ldr	r2, [pc, #200]	; (800a0a8 <_strtod_l+0x968>)
 8009fe0:	4293      	cmp	r3, r2
 8009fe2:	d128      	bne.n	800a036 <_strtod_l+0x8f6>
 8009fe4:	9b04      	ldr	r3, [sp, #16]
 8009fe6:	4651      	mov	r1, sl
 8009fe8:	b1eb      	cbz	r3, 800a026 <_strtod_l+0x8e6>
 8009fea:	4b2d      	ldr	r3, [pc, #180]	; (800a0a0 <_strtod_l+0x960>)
 8009fec:	403b      	ands	r3, r7
 8009fee:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009ff2:	f04f 32ff 	mov.w	r2, #4294967295
 8009ff6:	d819      	bhi.n	800a02c <_strtod_l+0x8ec>
 8009ff8:	0d1b      	lsrs	r3, r3, #20
 8009ffa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009ffe:	fa02 f303 	lsl.w	r3, r2, r3
 800a002:	4299      	cmp	r1, r3
 800a004:	d117      	bne.n	800a036 <_strtod_l+0x8f6>
 800a006:	4b29      	ldr	r3, [pc, #164]	; (800a0ac <_strtod_l+0x96c>)
 800a008:	429f      	cmp	r7, r3
 800a00a:	d102      	bne.n	800a012 <_strtod_l+0x8d2>
 800a00c:	3101      	adds	r1, #1
 800a00e:	f43f addf 	beq.w	8009bd0 <_strtod_l+0x490>
 800a012:	4b23      	ldr	r3, [pc, #140]	; (800a0a0 <_strtod_l+0x960>)
 800a014:	403b      	ands	r3, r7
 800a016:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800a01a:	f04f 0a00 	mov.w	sl, #0
 800a01e:	9b04      	ldr	r3, [sp, #16]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d1a4      	bne.n	8009f6e <_strtod_l+0x82e>
 800a024:	e5de      	b.n	8009be4 <_strtod_l+0x4a4>
 800a026:	f04f 33ff 	mov.w	r3, #4294967295
 800a02a:	e7ea      	b.n	800a002 <_strtod_l+0x8c2>
 800a02c:	4613      	mov	r3, r2
 800a02e:	e7e8      	b.n	800a002 <_strtod_l+0x8c2>
 800a030:	ea53 030a 	orrs.w	r3, r3, sl
 800a034:	d08c      	beq.n	8009f50 <_strtod_l+0x810>
 800a036:	9b08      	ldr	r3, [sp, #32]
 800a038:	b1db      	cbz	r3, 800a072 <_strtod_l+0x932>
 800a03a:	423b      	tst	r3, r7
 800a03c:	d0ef      	beq.n	800a01e <_strtod_l+0x8de>
 800a03e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a040:	9a04      	ldr	r2, [sp, #16]
 800a042:	4650      	mov	r0, sl
 800a044:	4659      	mov	r1, fp
 800a046:	b1c3      	cbz	r3, 800a07a <_strtod_l+0x93a>
 800a048:	f7ff fb5d 	bl	8009706 <sulp>
 800a04c:	4602      	mov	r2, r0
 800a04e:	460b      	mov	r3, r1
 800a050:	ec51 0b18 	vmov	r0, r1, d8
 800a054:	f7f6 f94a 	bl	80002ec <__adddf3>
 800a058:	4682      	mov	sl, r0
 800a05a:	468b      	mov	fp, r1
 800a05c:	e7df      	b.n	800a01e <_strtod_l+0x8de>
 800a05e:	4013      	ands	r3, r2
 800a060:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a064:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a068:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a06c:	f04f 3aff 	mov.w	sl, #4294967295
 800a070:	e7d5      	b.n	800a01e <_strtod_l+0x8de>
 800a072:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a074:	ea13 0f0a 	tst.w	r3, sl
 800a078:	e7e0      	b.n	800a03c <_strtod_l+0x8fc>
 800a07a:	f7ff fb44 	bl	8009706 <sulp>
 800a07e:	4602      	mov	r2, r0
 800a080:	460b      	mov	r3, r1
 800a082:	ec51 0b18 	vmov	r0, r1, d8
 800a086:	f7f6 f92f 	bl	80002e8 <__aeabi_dsub>
 800a08a:	2200      	movs	r2, #0
 800a08c:	2300      	movs	r3, #0
 800a08e:	4682      	mov	sl, r0
 800a090:	468b      	mov	fp, r1
 800a092:	f7f6 fd49 	bl	8000b28 <__aeabi_dcmpeq>
 800a096:	2800      	cmp	r0, #0
 800a098:	d0c1      	beq.n	800a01e <_strtod_l+0x8de>
 800a09a:	e611      	b.n	8009cc0 <_strtod_l+0x580>
 800a09c:	fffffc02 	.word	0xfffffc02
 800a0a0:	7ff00000 	.word	0x7ff00000
 800a0a4:	39500000 	.word	0x39500000
 800a0a8:	000fffff 	.word	0x000fffff
 800a0ac:	7fefffff 	.word	0x7fefffff
 800a0b0:	0800dd08 	.word	0x0800dd08
 800a0b4:	4631      	mov	r1, r6
 800a0b6:	4628      	mov	r0, r5
 800a0b8:	f002 f85a 	bl	800c170 <__ratio>
 800a0bc:	ec59 8b10 	vmov	r8, r9, d0
 800a0c0:	ee10 0a10 	vmov	r0, s0
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a0ca:	4649      	mov	r1, r9
 800a0cc:	f7f6 fd40 	bl	8000b50 <__aeabi_dcmple>
 800a0d0:	2800      	cmp	r0, #0
 800a0d2:	d07a      	beq.n	800a1ca <_strtod_l+0xa8a>
 800a0d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d04a      	beq.n	800a170 <_strtod_l+0xa30>
 800a0da:	4b95      	ldr	r3, [pc, #596]	; (800a330 <_strtod_l+0xbf0>)
 800a0dc:	2200      	movs	r2, #0
 800a0de:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a0e2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800a330 <_strtod_l+0xbf0>
 800a0e6:	f04f 0800 	mov.w	r8, #0
 800a0ea:	4b92      	ldr	r3, [pc, #584]	; (800a334 <_strtod_l+0xbf4>)
 800a0ec:	403b      	ands	r3, r7
 800a0ee:	930d      	str	r3, [sp, #52]	; 0x34
 800a0f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a0f2:	4b91      	ldr	r3, [pc, #580]	; (800a338 <_strtod_l+0xbf8>)
 800a0f4:	429a      	cmp	r2, r3
 800a0f6:	f040 80b0 	bne.w	800a25a <_strtod_l+0xb1a>
 800a0fa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a0fe:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800a102:	ec4b ab10 	vmov	d0, sl, fp
 800a106:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a10a:	f001 ff59 	bl	800bfc0 <__ulp>
 800a10e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a112:	ec53 2b10 	vmov	r2, r3, d0
 800a116:	f7f6 fa9f 	bl	8000658 <__aeabi_dmul>
 800a11a:	4652      	mov	r2, sl
 800a11c:	465b      	mov	r3, fp
 800a11e:	f7f6 f8e5 	bl	80002ec <__adddf3>
 800a122:	460b      	mov	r3, r1
 800a124:	4983      	ldr	r1, [pc, #524]	; (800a334 <_strtod_l+0xbf4>)
 800a126:	4a85      	ldr	r2, [pc, #532]	; (800a33c <_strtod_l+0xbfc>)
 800a128:	4019      	ands	r1, r3
 800a12a:	4291      	cmp	r1, r2
 800a12c:	4682      	mov	sl, r0
 800a12e:	d960      	bls.n	800a1f2 <_strtod_l+0xab2>
 800a130:	ee18 3a90 	vmov	r3, s17
 800a134:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800a138:	4293      	cmp	r3, r2
 800a13a:	d104      	bne.n	800a146 <_strtod_l+0xa06>
 800a13c:	ee18 3a10 	vmov	r3, s16
 800a140:	3301      	adds	r3, #1
 800a142:	f43f ad45 	beq.w	8009bd0 <_strtod_l+0x490>
 800a146:	f8df b200 	ldr.w	fp, [pc, #512]	; 800a348 <_strtod_l+0xc08>
 800a14a:	f04f 3aff 	mov.w	sl, #4294967295
 800a14e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a150:	4620      	mov	r0, r4
 800a152:	f001 fc03 	bl	800b95c <_Bfree>
 800a156:	9905      	ldr	r1, [sp, #20]
 800a158:	4620      	mov	r0, r4
 800a15a:	f001 fbff 	bl	800b95c <_Bfree>
 800a15e:	4631      	mov	r1, r6
 800a160:	4620      	mov	r0, r4
 800a162:	f001 fbfb 	bl	800b95c <_Bfree>
 800a166:	4629      	mov	r1, r5
 800a168:	4620      	mov	r0, r4
 800a16a:	f001 fbf7 	bl	800b95c <_Bfree>
 800a16e:	e61a      	b.n	8009da6 <_strtod_l+0x666>
 800a170:	f1ba 0f00 	cmp.w	sl, #0
 800a174:	d11b      	bne.n	800a1ae <_strtod_l+0xa6e>
 800a176:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a17a:	b9f3      	cbnz	r3, 800a1ba <_strtod_l+0xa7a>
 800a17c:	4b6c      	ldr	r3, [pc, #432]	; (800a330 <_strtod_l+0xbf0>)
 800a17e:	2200      	movs	r2, #0
 800a180:	4640      	mov	r0, r8
 800a182:	4649      	mov	r1, r9
 800a184:	f7f6 fcda 	bl	8000b3c <__aeabi_dcmplt>
 800a188:	b9d0      	cbnz	r0, 800a1c0 <_strtod_l+0xa80>
 800a18a:	4640      	mov	r0, r8
 800a18c:	4649      	mov	r1, r9
 800a18e:	4b6c      	ldr	r3, [pc, #432]	; (800a340 <_strtod_l+0xc00>)
 800a190:	2200      	movs	r2, #0
 800a192:	f7f6 fa61 	bl	8000658 <__aeabi_dmul>
 800a196:	4680      	mov	r8, r0
 800a198:	4689      	mov	r9, r1
 800a19a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a19e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800a1a2:	9315      	str	r3, [sp, #84]	; 0x54
 800a1a4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800a1a8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a1ac:	e79d      	b.n	800a0ea <_strtod_l+0x9aa>
 800a1ae:	f1ba 0f01 	cmp.w	sl, #1
 800a1b2:	d102      	bne.n	800a1ba <_strtod_l+0xa7a>
 800a1b4:	2f00      	cmp	r7, #0
 800a1b6:	f43f ad83 	beq.w	8009cc0 <_strtod_l+0x580>
 800a1ba:	4b62      	ldr	r3, [pc, #392]	; (800a344 <_strtod_l+0xc04>)
 800a1bc:	2200      	movs	r2, #0
 800a1be:	e78e      	b.n	800a0de <_strtod_l+0x99e>
 800a1c0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800a340 <_strtod_l+0xc00>
 800a1c4:	f04f 0800 	mov.w	r8, #0
 800a1c8:	e7e7      	b.n	800a19a <_strtod_l+0xa5a>
 800a1ca:	4b5d      	ldr	r3, [pc, #372]	; (800a340 <_strtod_l+0xc00>)
 800a1cc:	4640      	mov	r0, r8
 800a1ce:	4649      	mov	r1, r9
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	f7f6 fa41 	bl	8000658 <__aeabi_dmul>
 800a1d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a1d8:	4680      	mov	r8, r0
 800a1da:	4689      	mov	r9, r1
 800a1dc:	b933      	cbnz	r3, 800a1ec <_strtod_l+0xaac>
 800a1de:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a1e2:	900e      	str	r0, [sp, #56]	; 0x38
 800a1e4:	930f      	str	r3, [sp, #60]	; 0x3c
 800a1e6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800a1ea:	e7dd      	b.n	800a1a8 <_strtod_l+0xa68>
 800a1ec:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800a1f0:	e7f9      	b.n	800a1e6 <_strtod_l+0xaa6>
 800a1f2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800a1f6:	9b04      	ldr	r3, [sp, #16]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d1a8      	bne.n	800a14e <_strtod_l+0xa0e>
 800a1fc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a200:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a202:	0d1b      	lsrs	r3, r3, #20
 800a204:	051b      	lsls	r3, r3, #20
 800a206:	429a      	cmp	r2, r3
 800a208:	d1a1      	bne.n	800a14e <_strtod_l+0xa0e>
 800a20a:	4640      	mov	r0, r8
 800a20c:	4649      	mov	r1, r9
 800a20e:	f7f6 fd83 	bl	8000d18 <__aeabi_d2lz>
 800a212:	f7f6 f9f3 	bl	80005fc <__aeabi_l2d>
 800a216:	4602      	mov	r2, r0
 800a218:	460b      	mov	r3, r1
 800a21a:	4640      	mov	r0, r8
 800a21c:	4649      	mov	r1, r9
 800a21e:	f7f6 f863 	bl	80002e8 <__aeabi_dsub>
 800a222:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a224:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a228:	ea43 030a 	orr.w	r3, r3, sl
 800a22c:	4313      	orrs	r3, r2
 800a22e:	4680      	mov	r8, r0
 800a230:	4689      	mov	r9, r1
 800a232:	d055      	beq.n	800a2e0 <_strtod_l+0xba0>
 800a234:	a336      	add	r3, pc, #216	; (adr r3, 800a310 <_strtod_l+0xbd0>)
 800a236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a23a:	f7f6 fc7f 	bl	8000b3c <__aeabi_dcmplt>
 800a23e:	2800      	cmp	r0, #0
 800a240:	f47f acd0 	bne.w	8009be4 <_strtod_l+0x4a4>
 800a244:	a334      	add	r3, pc, #208	; (adr r3, 800a318 <_strtod_l+0xbd8>)
 800a246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a24a:	4640      	mov	r0, r8
 800a24c:	4649      	mov	r1, r9
 800a24e:	f7f6 fc93 	bl	8000b78 <__aeabi_dcmpgt>
 800a252:	2800      	cmp	r0, #0
 800a254:	f43f af7b 	beq.w	800a14e <_strtod_l+0xa0e>
 800a258:	e4c4      	b.n	8009be4 <_strtod_l+0x4a4>
 800a25a:	9b04      	ldr	r3, [sp, #16]
 800a25c:	b333      	cbz	r3, 800a2ac <_strtod_l+0xb6c>
 800a25e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a260:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a264:	d822      	bhi.n	800a2ac <_strtod_l+0xb6c>
 800a266:	a32e      	add	r3, pc, #184	; (adr r3, 800a320 <_strtod_l+0xbe0>)
 800a268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a26c:	4640      	mov	r0, r8
 800a26e:	4649      	mov	r1, r9
 800a270:	f7f6 fc6e 	bl	8000b50 <__aeabi_dcmple>
 800a274:	b1a0      	cbz	r0, 800a2a0 <_strtod_l+0xb60>
 800a276:	4649      	mov	r1, r9
 800a278:	4640      	mov	r0, r8
 800a27a:	f7f6 fcc5 	bl	8000c08 <__aeabi_d2uiz>
 800a27e:	2801      	cmp	r0, #1
 800a280:	bf38      	it	cc
 800a282:	2001      	movcc	r0, #1
 800a284:	f7f6 f96e 	bl	8000564 <__aeabi_ui2d>
 800a288:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a28a:	4680      	mov	r8, r0
 800a28c:	4689      	mov	r9, r1
 800a28e:	bb23      	cbnz	r3, 800a2da <_strtod_l+0xb9a>
 800a290:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a294:	9010      	str	r0, [sp, #64]	; 0x40
 800a296:	9311      	str	r3, [sp, #68]	; 0x44
 800a298:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a29c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a2a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2a2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a2a4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800a2a8:	1a9b      	subs	r3, r3, r2
 800a2aa:	9309      	str	r3, [sp, #36]	; 0x24
 800a2ac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a2b0:	eeb0 0a48 	vmov.f32	s0, s16
 800a2b4:	eef0 0a68 	vmov.f32	s1, s17
 800a2b8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a2bc:	f001 fe80 	bl	800bfc0 <__ulp>
 800a2c0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a2c4:	ec53 2b10 	vmov	r2, r3, d0
 800a2c8:	f7f6 f9c6 	bl	8000658 <__aeabi_dmul>
 800a2cc:	ec53 2b18 	vmov	r2, r3, d8
 800a2d0:	f7f6 f80c 	bl	80002ec <__adddf3>
 800a2d4:	4682      	mov	sl, r0
 800a2d6:	468b      	mov	fp, r1
 800a2d8:	e78d      	b.n	800a1f6 <_strtod_l+0xab6>
 800a2da:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800a2de:	e7db      	b.n	800a298 <_strtod_l+0xb58>
 800a2e0:	a311      	add	r3, pc, #68	; (adr r3, 800a328 <_strtod_l+0xbe8>)
 800a2e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2e6:	f7f6 fc29 	bl	8000b3c <__aeabi_dcmplt>
 800a2ea:	e7b2      	b.n	800a252 <_strtod_l+0xb12>
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	930a      	str	r3, [sp, #40]	; 0x28
 800a2f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a2f2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a2f4:	6013      	str	r3, [r2, #0]
 800a2f6:	f7ff ba6b 	b.w	80097d0 <_strtod_l+0x90>
 800a2fa:	2a65      	cmp	r2, #101	; 0x65
 800a2fc:	f43f ab5f 	beq.w	80099be <_strtod_l+0x27e>
 800a300:	2a45      	cmp	r2, #69	; 0x45
 800a302:	f43f ab5c 	beq.w	80099be <_strtod_l+0x27e>
 800a306:	2301      	movs	r3, #1
 800a308:	f7ff bb94 	b.w	8009a34 <_strtod_l+0x2f4>
 800a30c:	f3af 8000 	nop.w
 800a310:	94a03595 	.word	0x94a03595
 800a314:	3fdfffff 	.word	0x3fdfffff
 800a318:	35afe535 	.word	0x35afe535
 800a31c:	3fe00000 	.word	0x3fe00000
 800a320:	ffc00000 	.word	0xffc00000
 800a324:	41dfffff 	.word	0x41dfffff
 800a328:	94a03595 	.word	0x94a03595
 800a32c:	3fcfffff 	.word	0x3fcfffff
 800a330:	3ff00000 	.word	0x3ff00000
 800a334:	7ff00000 	.word	0x7ff00000
 800a338:	7fe00000 	.word	0x7fe00000
 800a33c:	7c9fffff 	.word	0x7c9fffff
 800a340:	3fe00000 	.word	0x3fe00000
 800a344:	bff00000 	.word	0xbff00000
 800a348:	7fefffff 	.word	0x7fefffff

0800a34c <_strtod_r>:
 800a34c:	4b01      	ldr	r3, [pc, #4]	; (800a354 <_strtod_r+0x8>)
 800a34e:	f7ff b9f7 	b.w	8009740 <_strtod_l>
 800a352:	bf00      	nop
 800a354:	20000074 	.word	0x20000074

0800a358 <_strtol_l.constprop.0>:
 800a358:	2b01      	cmp	r3, #1
 800a35a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a35e:	d001      	beq.n	800a364 <_strtol_l.constprop.0+0xc>
 800a360:	2b24      	cmp	r3, #36	; 0x24
 800a362:	d906      	bls.n	800a372 <_strtol_l.constprop.0+0x1a>
 800a364:	f7fe fa7e 	bl	8008864 <__errno>
 800a368:	2316      	movs	r3, #22
 800a36a:	6003      	str	r3, [r0, #0]
 800a36c:	2000      	movs	r0, #0
 800a36e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a372:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800a458 <_strtol_l.constprop.0+0x100>
 800a376:	460d      	mov	r5, r1
 800a378:	462e      	mov	r6, r5
 800a37a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a37e:	f814 700c 	ldrb.w	r7, [r4, ip]
 800a382:	f017 0708 	ands.w	r7, r7, #8
 800a386:	d1f7      	bne.n	800a378 <_strtol_l.constprop.0+0x20>
 800a388:	2c2d      	cmp	r4, #45	; 0x2d
 800a38a:	d132      	bne.n	800a3f2 <_strtol_l.constprop.0+0x9a>
 800a38c:	782c      	ldrb	r4, [r5, #0]
 800a38e:	2701      	movs	r7, #1
 800a390:	1cb5      	adds	r5, r6, #2
 800a392:	2b00      	cmp	r3, #0
 800a394:	d05b      	beq.n	800a44e <_strtol_l.constprop.0+0xf6>
 800a396:	2b10      	cmp	r3, #16
 800a398:	d109      	bne.n	800a3ae <_strtol_l.constprop.0+0x56>
 800a39a:	2c30      	cmp	r4, #48	; 0x30
 800a39c:	d107      	bne.n	800a3ae <_strtol_l.constprop.0+0x56>
 800a39e:	782c      	ldrb	r4, [r5, #0]
 800a3a0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a3a4:	2c58      	cmp	r4, #88	; 0x58
 800a3a6:	d14d      	bne.n	800a444 <_strtol_l.constprop.0+0xec>
 800a3a8:	786c      	ldrb	r4, [r5, #1]
 800a3aa:	2310      	movs	r3, #16
 800a3ac:	3502      	adds	r5, #2
 800a3ae:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800a3b2:	f108 38ff 	add.w	r8, r8, #4294967295
 800a3b6:	f04f 0c00 	mov.w	ip, #0
 800a3ba:	fbb8 f9f3 	udiv	r9, r8, r3
 800a3be:	4666      	mov	r6, ip
 800a3c0:	fb03 8a19 	mls	sl, r3, r9, r8
 800a3c4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800a3c8:	f1be 0f09 	cmp.w	lr, #9
 800a3cc:	d816      	bhi.n	800a3fc <_strtol_l.constprop.0+0xa4>
 800a3ce:	4674      	mov	r4, lr
 800a3d0:	42a3      	cmp	r3, r4
 800a3d2:	dd24      	ble.n	800a41e <_strtol_l.constprop.0+0xc6>
 800a3d4:	f1bc 0f00 	cmp.w	ip, #0
 800a3d8:	db1e      	blt.n	800a418 <_strtol_l.constprop.0+0xc0>
 800a3da:	45b1      	cmp	r9, r6
 800a3dc:	d31c      	bcc.n	800a418 <_strtol_l.constprop.0+0xc0>
 800a3de:	d101      	bne.n	800a3e4 <_strtol_l.constprop.0+0x8c>
 800a3e0:	45a2      	cmp	sl, r4
 800a3e2:	db19      	blt.n	800a418 <_strtol_l.constprop.0+0xc0>
 800a3e4:	fb06 4603 	mla	r6, r6, r3, r4
 800a3e8:	f04f 0c01 	mov.w	ip, #1
 800a3ec:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a3f0:	e7e8      	b.n	800a3c4 <_strtol_l.constprop.0+0x6c>
 800a3f2:	2c2b      	cmp	r4, #43	; 0x2b
 800a3f4:	bf04      	itt	eq
 800a3f6:	782c      	ldrbeq	r4, [r5, #0]
 800a3f8:	1cb5      	addeq	r5, r6, #2
 800a3fa:	e7ca      	b.n	800a392 <_strtol_l.constprop.0+0x3a>
 800a3fc:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800a400:	f1be 0f19 	cmp.w	lr, #25
 800a404:	d801      	bhi.n	800a40a <_strtol_l.constprop.0+0xb2>
 800a406:	3c37      	subs	r4, #55	; 0x37
 800a408:	e7e2      	b.n	800a3d0 <_strtol_l.constprop.0+0x78>
 800a40a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800a40e:	f1be 0f19 	cmp.w	lr, #25
 800a412:	d804      	bhi.n	800a41e <_strtol_l.constprop.0+0xc6>
 800a414:	3c57      	subs	r4, #87	; 0x57
 800a416:	e7db      	b.n	800a3d0 <_strtol_l.constprop.0+0x78>
 800a418:	f04f 3cff 	mov.w	ip, #4294967295
 800a41c:	e7e6      	b.n	800a3ec <_strtol_l.constprop.0+0x94>
 800a41e:	f1bc 0f00 	cmp.w	ip, #0
 800a422:	da05      	bge.n	800a430 <_strtol_l.constprop.0+0xd8>
 800a424:	2322      	movs	r3, #34	; 0x22
 800a426:	6003      	str	r3, [r0, #0]
 800a428:	4646      	mov	r6, r8
 800a42a:	b942      	cbnz	r2, 800a43e <_strtol_l.constprop.0+0xe6>
 800a42c:	4630      	mov	r0, r6
 800a42e:	e79e      	b.n	800a36e <_strtol_l.constprop.0+0x16>
 800a430:	b107      	cbz	r7, 800a434 <_strtol_l.constprop.0+0xdc>
 800a432:	4276      	negs	r6, r6
 800a434:	2a00      	cmp	r2, #0
 800a436:	d0f9      	beq.n	800a42c <_strtol_l.constprop.0+0xd4>
 800a438:	f1bc 0f00 	cmp.w	ip, #0
 800a43c:	d000      	beq.n	800a440 <_strtol_l.constprop.0+0xe8>
 800a43e:	1e69      	subs	r1, r5, #1
 800a440:	6011      	str	r1, [r2, #0]
 800a442:	e7f3      	b.n	800a42c <_strtol_l.constprop.0+0xd4>
 800a444:	2430      	movs	r4, #48	; 0x30
 800a446:	2b00      	cmp	r3, #0
 800a448:	d1b1      	bne.n	800a3ae <_strtol_l.constprop.0+0x56>
 800a44a:	2308      	movs	r3, #8
 800a44c:	e7af      	b.n	800a3ae <_strtol_l.constprop.0+0x56>
 800a44e:	2c30      	cmp	r4, #48	; 0x30
 800a450:	d0a5      	beq.n	800a39e <_strtol_l.constprop.0+0x46>
 800a452:	230a      	movs	r3, #10
 800a454:	e7ab      	b.n	800a3ae <_strtol_l.constprop.0+0x56>
 800a456:	bf00      	nop
 800a458:	0800dd31 	.word	0x0800dd31

0800a45c <_strtol_r>:
 800a45c:	f7ff bf7c 	b.w	800a358 <_strtol_l.constprop.0>

0800a460 <_write_r>:
 800a460:	b538      	push	{r3, r4, r5, lr}
 800a462:	4d07      	ldr	r5, [pc, #28]	; (800a480 <_write_r+0x20>)
 800a464:	4604      	mov	r4, r0
 800a466:	4608      	mov	r0, r1
 800a468:	4611      	mov	r1, r2
 800a46a:	2200      	movs	r2, #0
 800a46c:	602a      	str	r2, [r5, #0]
 800a46e:	461a      	mov	r2, r3
 800a470:	f7f7 fb2d 	bl	8001ace <_write>
 800a474:	1c43      	adds	r3, r0, #1
 800a476:	d102      	bne.n	800a47e <_write_r+0x1e>
 800a478:	682b      	ldr	r3, [r5, #0]
 800a47a:	b103      	cbz	r3, 800a47e <_write_r+0x1e>
 800a47c:	6023      	str	r3, [r4, #0]
 800a47e:	bd38      	pop	{r3, r4, r5, pc}
 800a480:	2000044c 	.word	0x2000044c

0800a484 <_close_r>:
 800a484:	b538      	push	{r3, r4, r5, lr}
 800a486:	4d06      	ldr	r5, [pc, #24]	; (800a4a0 <_close_r+0x1c>)
 800a488:	2300      	movs	r3, #0
 800a48a:	4604      	mov	r4, r0
 800a48c:	4608      	mov	r0, r1
 800a48e:	602b      	str	r3, [r5, #0]
 800a490:	f7f7 fb39 	bl	8001b06 <_close>
 800a494:	1c43      	adds	r3, r0, #1
 800a496:	d102      	bne.n	800a49e <_close_r+0x1a>
 800a498:	682b      	ldr	r3, [r5, #0]
 800a49a:	b103      	cbz	r3, 800a49e <_close_r+0x1a>
 800a49c:	6023      	str	r3, [r4, #0]
 800a49e:	bd38      	pop	{r3, r4, r5, pc}
 800a4a0:	2000044c 	.word	0x2000044c

0800a4a4 <quorem>:
 800a4a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4a8:	6903      	ldr	r3, [r0, #16]
 800a4aa:	690c      	ldr	r4, [r1, #16]
 800a4ac:	42a3      	cmp	r3, r4
 800a4ae:	4607      	mov	r7, r0
 800a4b0:	f2c0 8081 	blt.w	800a5b6 <quorem+0x112>
 800a4b4:	3c01      	subs	r4, #1
 800a4b6:	f101 0814 	add.w	r8, r1, #20
 800a4ba:	f100 0514 	add.w	r5, r0, #20
 800a4be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a4c2:	9301      	str	r3, [sp, #4]
 800a4c4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a4c8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a4cc:	3301      	adds	r3, #1
 800a4ce:	429a      	cmp	r2, r3
 800a4d0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a4d4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a4d8:	fbb2 f6f3 	udiv	r6, r2, r3
 800a4dc:	d331      	bcc.n	800a542 <quorem+0x9e>
 800a4de:	f04f 0e00 	mov.w	lr, #0
 800a4e2:	4640      	mov	r0, r8
 800a4e4:	46ac      	mov	ip, r5
 800a4e6:	46f2      	mov	sl, lr
 800a4e8:	f850 2b04 	ldr.w	r2, [r0], #4
 800a4ec:	b293      	uxth	r3, r2
 800a4ee:	fb06 e303 	mla	r3, r6, r3, lr
 800a4f2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a4f6:	b29b      	uxth	r3, r3
 800a4f8:	ebaa 0303 	sub.w	r3, sl, r3
 800a4fc:	f8dc a000 	ldr.w	sl, [ip]
 800a500:	0c12      	lsrs	r2, r2, #16
 800a502:	fa13 f38a 	uxtah	r3, r3, sl
 800a506:	fb06 e202 	mla	r2, r6, r2, lr
 800a50a:	9300      	str	r3, [sp, #0]
 800a50c:	9b00      	ldr	r3, [sp, #0]
 800a50e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a512:	b292      	uxth	r2, r2
 800a514:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a518:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a51c:	f8bd 3000 	ldrh.w	r3, [sp]
 800a520:	4581      	cmp	r9, r0
 800a522:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a526:	f84c 3b04 	str.w	r3, [ip], #4
 800a52a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a52e:	d2db      	bcs.n	800a4e8 <quorem+0x44>
 800a530:	f855 300b 	ldr.w	r3, [r5, fp]
 800a534:	b92b      	cbnz	r3, 800a542 <quorem+0x9e>
 800a536:	9b01      	ldr	r3, [sp, #4]
 800a538:	3b04      	subs	r3, #4
 800a53a:	429d      	cmp	r5, r3
 800a53c:	461a      	mov	r2, r3
 800a53e:	d32e      	bcc.n	800a59e <quorem+0xfa>
 800a540:	613c      	str	r4, [r7, #16]
 800a542:	4638      	mov	r0, r7
 800a544:	f001 fc96 	bl	800be74 <__mcmp>
 800a548:	2800      	cmp	r0, #0
 800a54a:	db24      	blt.n	800a596 <quorem+0xf2>
 800a54c:	3601      	adds	r6, #1
 800a54e:	4628      	mov	r0, r5
 800a550:	f04f 0c00 	mov.w	ip, #0
 800a554:	f858 2b04 	ldr.w	r2, [r8], #4
 800a558:	f8d0 e000 	ldr.w	lr, [r0]
 800a55c:	b293      	uxth	r3, r2
 800a55e:	ebac 0303 	sub.w	r3, ip, r3
 800a562:	0c12      	lsrs	r2, r2, #16
 800a564:	fa13 f38e 	uxtah	r3, r3, lr
 800a568:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a56c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a570:	b29b      	uxth	r3, r3
 800a572:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a576:	45c1      	cmp	r9, r8
 800a578:	f840 3b04 	str.w	r3, [r0], #4
 800a57c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a580:	d2e8      	bcs.n	800a554 <quorem+0xb0>
 800a582:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a586:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a58a:	b922      	cbnz	r2, 800a596 <quorem+0xf2>
 800a58c:	3b04      	subs	r3, #4
 800a58e:	429d      	cmp	r5, r3
 800a590:	461a      	mov	r2, r3
 800a592:	d30a      	bcc.n	800a5aa <quorem+0x106>
 800a594:	613c      	str	r4, [r7, #16]
 800a596:	4630      	mov	r0, r6
 800a598:	b003      	add	sp, #12
 800a59a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a59e:	6812      	ldr	r2, [r2, #0]
 800a5a0:	3b04      	subs	r3, #4
 800a5a2:	2a00      	cmp	r2, #0
 800a5a4:	d1cc      	bne.n	800a540 <quorem+0x9c>
 800a5a6:	3c01      	subs	r4, #1
 800a5a8:	e7c7      	b.n	800a53a <quorem+0x96>
 800a5aa:	6812      	ldr	r2, [r2, #0]
 800a5ac:	3b04      	subs	r3, #4
 800a5ae:	2a00      	cmp	r2, #0
 800a5b0:	d1f0      	bne.n	800a594 <quorem+0xf0>
 800a5b2:	3c01      	subs	r4, #1
 800a5b4:	e7eb      	b.n	800a58e <quorem+0xea>
 800a5b6:	2000      	movs	r0, #0
 800a5b8:	e7ee      	b.n	800a598 <quorem+0xf4>
 800a5ba:	0000      	movs	r0, r0
 800a5bc:	0000      	movs	r0, r0
	...

0800a5c0 <_dtoa_r>:
 800a5c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5c4:	ed2d 8b04 	vpush	{d8-d9}
 800a5c8:	ec57 6b10 	vmov	r6, r7, d0
 800a5cc:	b093      	sub	sp, #76	; 0x4c
 800a5ce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a5d0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a5d4:	9106      	str	r1, [sp, #24]
 800a5d6:	ee10 aa10 	vmov	sl, s0
 800a5da:	4604      	mov	r4, r0
 800a5dc:	9209      	str	r2, [sp, #36]	; 0x24
 800a5de:	930c      	str	r3, [sp, #48]	; 0x30
 800a5e0:	46bb      	mov	fp, r7
 800a5e2:	b975      	cbnz	r5, 800a602 <_dtoa_r+0x42>
 800a5e4:	2010      	movs	r0, #16
 800a5e6:	f001 f95f 	bl	800b8a8 <malloc>
 800a5ea:	4602      	mov	r2, r0
 800a5ec:	6260      	str	r0, [r4, #36]	; 0x24
 800a5ee:	b920      	cbnz	r0, 800a5fa <_dtoa_r+0x3a>
 800a5f0:	4ba7      	ldr	r3, [pc, #668]	; (800a890 <_dtoa_r+0x2d0>)
 800a5f2:	21ea      	movs	r1, #234	; 0xea
 800a5f4:	48a7      	ldr	r0, [pc, #668]	; (800a894 <_dtoa_r+0x2d4>)
 800a5f6:	f002 fcdb 	bl	800cfb0 <__assert_func>
 800a5fa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a5fe:	6005      	str	r5, [r0, #0]
 800a600:	60c5      	str	r5, [r0, #12]
 800a602:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a604:	6819      	ldr	r1, [r3, #0]
 800a606:	b151      	cbz	r1, 800a61e <_dtoa_r+0x5e>
 800a608:	685a      	ldr	r2, [r3, #4]
 800a60a:	604a      	str	r2, [r1, #4]
 800a60c:	2301      	movs	r3, #1
 800a60e:	4093      	lsls	r3, r2
 800a610:	608b      	str	r3, [r1, #8]
 800a612:	4620      	mov	r0, r4
 800a614:	f001 f9a2 	bl	800b95c <_Bfree>
 800a618:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a61a:	2200      	movs	r2, #0
 800a61c:	601a      	str	r2, [r3, #0]
 800a61e:	1e3b      	subs	r3, r7, #0
 800a620:	bfaa      	itet	ge
 800a622:	2300      	movge	r3, #0
 800a624:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a628:	f8c8 3000 	strge.w	r3, [r8]
 800a62c:	4b9a      	ldr	r3, [pc, #616]	; (800a898 <_dtoa_r+0x2d8>)
 800a62e:	bfbc      	itt	lt
 800a630:	2201      	movlt	r2, #1
 800a632:	f8c8 2000 	strlt.w	r2, [r8]
 800a636:	ea33 030b 	bics.w	r3, r3, fp
 800a63a:	d11b      	bne.n	800a674 <_dtoa_r+0xb4>
 800a63c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a63e:	f242 730f 	movw	r3, #9999	; 0x270f
 800a642:	6013      	str	r3, [r2, #0]
 800a644:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a648:	4333      	orrs	r3, r6
 800a64a:	f000 8592 	beq.w	800b172 <_dtoa_r+0xbb2>
 800a64e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a650:	b963      	cbnz	r3, 800a66c <_dtoa_r+0xac>
 800a652:	4b92      	ldr	r3, [pc, #584]	; (800a89c <_dtoa_r+0x2dc>)
 800a654:	e022      	b.n	800a69c <_dtoa_r+0xdc>
 800a656:	4b92      	ldr	r3, [pc, #584]	; (800a8a0 <_dtoa_r+0x2e0>)
 800a658:	9301      	str	r3, [sp, #4]
 800a65a:	3308      	adds	r3, #8
 800a65c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a65e:	6013      	str	r3, [r2, #0]
 800a660:	9801      	ldr	r0, [sp, #4]
 800a662:	b013      	add	sp, #76	; 0x4c
 800a664:	ecbd 8b04 	vpop	{d8-d9}
 800a668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a66c:	4b8b      	ldr	r3, [pc, #556]	; (800a89c <_dtoa_r+0x2dc>)
 800a66e:	9301      	str	r3, [sp, #4]
 800a670:	3303      	adds	r3, #3
 800a672:	e7f3      	b.n	800a65c <_dtoa_r+0x9c>
 800a674:	2200      	movs	r2, #0
 800a676:	2300      	movs	r3, #0
 800a678:	4650      	mov	r0, sl
 800a67a:	4659      	mov	r1, fp
 800a67c:	f7f6 fa54 	bl	8000b28 <__aeabi_dcmpeq>
 800a680:	ec4b ab19 	vmov	d9, sl, fp
 800a684:	4680      	mov	r8, r0
 800a686:	b158      	cbz	r0, 800a6a0 <_dtoa_r+0xe0>
 800a688:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a68a:	2301      	movs	r3, #1
 800a68c:	6013      	str	r3, [r2, #0]
 800a68e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a690:	2b00      	cmp	r3, #0
 800a692:	f000 856b 	beq.w	800b16c <_dtoa_r+0xbac>
 800a696:	4883      	ldr	r0, [pc, #524]	; (800a8a4 <_dtoa_r+0x2e4>)
 800a698:	6018      	str	r0, [r3, #0]
 800a69a:	1e43      	subs	r3, r0, #1
 800a69c:	9301      	str	r3, [sp, #4]
 800a69e:	e7df      	b.n	800a660 <_dtoa_r+0xa0>
 800a6a0:	ec4b ab10 	vmov	d0, sl, fp
 800a6a4:	aa10      	add	r2, sp, #64	; 0x40
 800a6a6:	a911      	add	r1, sp, #68	; 0x44
 800a6a8:	4620      	mov	r0, r4
 800a6aa:	f001 fd05 	bl	800c0b8 <__d2b>
 800a6ae:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a6b2:	ee08 0a10 	vmov	s16, r0
 800a6b6:	2d00      	cmp	r5, #0
 800a6b8:	f000 8084 	beq.w	800a7c4 <_dtoa_r+0x204>
 800a6bc:	ee19 3a90 	vmov	r3, s19
 800a6c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a6c4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a6c8:	4656      	mov	r6, sl
 800a6ca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a6ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a6d2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a6d6:	4b74      	ldr	r3, [pc, #464]	; (800a8a8 <_dtoa_r+0x2e8>)
 800a6d8:	2200      	movs	r2, #0
 800a6da:	4630      	mov	r0, r6
 800a6dc:	4639      	mov	r1, r7
 800a6de:	f7f5 fe03 	bl	80002e8 <__aeabi_dsub>
 800a6e2:	a365      	add	r3, pc, #404	; (adr r3, 800a878 <_dtoa_r+0x2b8>)
 800a6e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6e8:	f7f5 ffb6 	bl	8000658 <__aeabi_dmul>
 800a6ec:	a364      	add	r3, pc, #400	; (adr r3, 800a880 <_dtoa_r+0x2c0>)
 800a6ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6f2:	f7f5 fdfb 	bl	80002ec <__adddf3>
 800a6f6:	4606      	mov	r6, r0
 800a6f8:	4628      	mov	r0, r5
 800a6fa:	460f      	mov	r7, r1
 800a6fc:	f7f5 ff42 	bl	8000584 <__aeabi_i2d>
 800a700:	a361      	add	r3, pc, #388	; (adr r3, 800a888 <_dtoa_r+0x2c8>)
 800a702:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a706:	f7f5 ffa7 	bl	8000658 <__aeabi_dmul>
 800a70a:	4602      	mov	r2, r0
 800a70c:	460b      	mov	r3, r1
 800a70e:	4630      	mov	r0, r6
 800a710:	4639      	mov	r1, r7
 800a712:	f7f5 fdeb 	bl	80002ec <__adddf3>
 800a716:	4606      	mov	r6, r0
 800a718:	460f      	mov	r7, r1
 800a71a:	f7f6 fa4d 	bl	8000bb8 <__aeabi_d2iz>
 800a71e:	2200      	movs	r2, #0
 800a720:	9000      	str	r0, [sp, #0]
 800a722:	2300      	movs	r3, #0
 800a724:	4630      	mov	r0, r6
 800a726:	4639      	mov	r1, r7
 800a728:	f7f6 fa08 	bl	8000b3c <__aeabi_dcmplt>
 800a72c:	b150      	cbz	r0, 800a744 <_dtoa_r+0x184>
 800a72e:	9800      	ldr	r0, [sp, #0]
 800a730:	f7f5 ff28 	bl	8000584 <__aeabi_i2d>
 800a734:	4632      	mov	r2, r6
 800a736:	463b      	mov	r3, r7
 800a738:	f7f6 f9f6 	bl	8000b28 <__aeabi_dcmpeq>
 800a73c:	b910      	cbnz	r0, 800a744 <_dtoa_r+0x184>
 800a73e:	9b00      	ldr	r3, [sp, #0]
 800a740:	3b01      	subs	r3, #1
 800a742:	9300      	str	r3, [sp, #0]
 800a744:	9b00      	ldr	r3, [sp, #0]
 800a746:	2b16      	cmp	r3, #22
 800a748:	d85a      	bhi.n	800a800 <_dtoa_r+0x240>
 800a74a:	9a00      	ldr	r2, [sp, #0]
 800a74c:	4b57      	ldr	r3, [pc, #348]	; (800a8ac <_dtoa_r+0x2ec>)
 800a74e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a752:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a756:	ec51 0b19 	vmov	r0, r1, d9
 800a75a:	f7f6 f9ef 	bl	8000b3c <__aeabi_dcmplt>
 800a75e:	2800      	cmp	r0, #0
 800a760:	d050      	beq.n	800a804 <_dtoa_r+0x244>
 800a762:	9b00      	ldr	r3, [sp, #0]
 800a764:	3b01      	subs	r3, #1
 800a766:	9300      	str	r3, [sp, #0]
 800a768:	2300      	movs	r3, #0
 800a76a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a76c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a76e:	1b5d      	subs	r5, r3, r5
 800a770:	1e6b      	subs	r3, r5, #1
 800a772:	9305      	str	r3, [sp, #20]
 800a774:	bf45      	ittet	mi
 800a776:	f1c5 0301 	rsbmi	r3, r5, #1
 800a77a:	9304      	strmi	r3, [sp, #16]
 800a77c:	2300      	movpl	r3, #0
 800a77e:	2300      	movmi	r3, #0
 800a780:	bf4c      	ite	mi
 800a782:	9305      	strmi	r3, [sp, #20]
 800a784:	9304      	strpl	r3, [sp, #16]
 800a786:	9b00      	ldr	r3, [sp, #0]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	db3d      	blt.n	800a808 <_dtoa_r+0x248>
 800a78c:	9b05      	ldr	r3, [sp, #20]
 800a78e:	9a00      	ldr	r2, [sp, #0]
 800a790:	920a      	str	r2, [sp, #40]	; 0x28
 800a792:	4413      	add	r3, r2
 800a794:	9305      	str	r3, [sp, #20]
 800a796:	2300      	movs	r3, #0
 800a798:	9307      	str	r3, [sp, #28]
 800a79a:	9b06      	ldr	r3, [sp, #24]
 800a79c:	2b09      	cmp	r3, #9
 800a79e:	f200 8089 	bhi.w	800a8b4 <_dtoa_r+0x2f4>
 800a7a2:	2b05      	cmp	r3, #5
 800a7a4:	bfc4      	itt	gt
 800a7a6:	3b04      	subgt	r3, #4
 800a7a8:	9306      	strgt	r3, [sp, #24]
 800a7aa:	9b06      	ldr	r3, [sp, #24]
 800a7ac:	f1a3 0302 	sub.w	r3, r3, #2
 800a7b0:	bfcc      	ite	gt
 800a7b2:	2500      	movgt	r5, #0
 800a7b4:	2501      	movle	r5, #1
 800a7b6:	2b03      	cmp	r3, #3
 800a7b8:	f200 8087 	bhi.w	800a8ca <_dtoa_r+0x30a>
 800a7bc:	e8df f003 	tbb	[pc, r3]
 800a7c0:	59383a2d 	.word	0x59383a2d
 800a7c4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a7c8:	441d      	add	r5, r3
 800a7ca:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a7ce:	2b20      	cmp	r3, #32
 800a7d0:	bfc1      	itttt	gt
 800a7d2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a7d6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a7da:	fa0b f303 	lslgt.w	r3, fp, r3
 800a7de:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a7e2:	bfda      	itte	le
 800a7e4:	f1c3 0320 	rsble	r3, r3, #32
 800a7e8:	fa06 f003 	lslle.w	r0, r6, r3
 800a7ec:	4318      	orrgt	r0, r3
 800a7ee:	f7f5 feb9 	bl	8000564 <__aeabi_ui2d>
 800a7f2:	2301      	movs	r3, #1
 800a7f4:	4606      	mov	r6, r0
 800a7f6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a7fa:	3d01      	subs	r5, #1
 800a7fc:	930e      	str	r3, [sp, #56]	; 0x38
 800a7fe:	e76a      	b.n	800a6d6 <_dtoa_r+0x116>
 800a800:	2301      	movs	r3, #1
 800a802:	e7b2      	b.n	800a76a <_dtoa_r+0x1aa>
 800a804:	900b      	str	r0, [sp, #44]	; 0x2c
 800a806:	e7b1      	b.n	800a76c <_dtoa_r+0x1ac>
 800a808:	9b04      	ldr	r3, [sp, #16]
 800a80a:	9a00      	ldr	r2, [sp, #0]
 800a80c:	1a9b      	subs	r3, r3, r2
 800a80e:	9304      	str	r3, [sp, #16]
 800a810:	4253      	negs	r3, r2
 800a812:	9307      	str	r3, [sp, #28]
 800a814:	2300      	movs	r3, #0
 800a816:	930a      	str	r3, [sp, #40]	; 0x28
 800a818:	e7bf      	b.n	800a79a <_dtoa_r+0x1da>
 800a81a:	2300      	movs	r3, #0
 800a81c:	9308      	str	r3, [sp, #32]
 800a81e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a820:	2b00      	cmp	r3, #0
 800a822:	dc55      	bgt.n	800a8d0 <_dtoa_r+0x310>
 800a824:	2301      	movs	r3, #1
 800a826:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a82a:	461a      	mov	r2, r3
 800a82c:	9209      	str	r2, [sp, #36]	; 0x24
 800a82e:	e00c      	b.n	800a84a <_dtoa_r+0x28a>
 800a830:	2301      	movs	r3, #1
 800a832:	e7f3      	b.n	800a81c <_dtoa_r+0x25c>
 800a834:	2300      	movs	r3, #0
 800a836:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a838:	9308      	str	r3, [sp, #32]
 800a83a:	9b00      	ldr	r3, [sp, #0]
 800a83c:	4413      	add	r3, r2
 800a83e:	9302      	str	r3, [sp, #8]
 800a840:	3301      	adds	r3, #1
 800a842:	2b01      	cmp	r3, #1
 800a844:	9303      	str	r3, [sp, #12]
 800a846:	bfb8      	it	lt
 800a848:	2301      	movlt	r3, #1
 800a84a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a84c:	2200      	movs	r2, #0
 800a84e:	6042      	str	r2, [r0, #4]
 800a850:	2204      	movs	r2, #4
 800a852:	f102 0614 	add.w	r6, r2, #20
 800a856:	429e      	cmp	r6, r3
 800a858:	6841      	ldr	r1, [r0, #4]
 800a85a:	d93d      	bls.n	800a8d8 <_dtoa_r+0x318>
 800a85c:	4620      	mov	r0, r4
 800a85e:	f001 f83d 	bl	800b8dc <_Balloc>
 800a862:	9001      	str	r0, [sp, #4]
 800a864:	2800      	cmp	r0, #0
 800a866:	d13b      	bne.n	800a8e0 <_dtoa_r+0x320>
 800a868:	4b11      	ldr	r3, [pc, #68]	; (800a8b0 <_dtoa_r+0x2f0>)
 800a86a:	4602      	mov	r2, r0
 800a86c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a870:	e6c0      	b.n	800a5f4 <_dtoa_r+0x34>
 800a872:	2301      	movs	r3, #1
 800a874:	e7df      	b.n	800a836 <_dtoa_r+0x276>
 800a876:	bf00      	nop
 800a878:	636f4361 	.word	0x636f4361
 800a87c:	3fd287a7 	.word	0x3fd287a7
 800a880:	8b60c8b3 	.word	0x8b60c8b3
 800a884:	3fc68a28 	.word	0x3fc68a28
 800a888:	509f79fb 	.word	0x509f79fb
 800a88c:	3fd34413 	.word	0x3fd34413
 800a890:	0800de3e 	.word	0x0800de3e
 800a894:	0800de55 	.word	0x0800de55
 800a898:	7ff00000 	.word	0x7ff00000
 800a89c:	0800de3a 	.word	0x0800de3a
 800a8a0:	0800de31 	.word	0x0800de31
 800a8a4:	0800e0aa 	.word	0x0800e0aa
 800a8a8:	3ff80000 	.word	0x3ff80000
 800a8ac:	0800dfc0 	.word	0x0800dfc0
 800a8b0:	0800deb0 	.word	0x0800deb0
 800a8b4:	2501      	movs	r5, #1
 800a8b6:	2300      	movs	r3, #0
 800a8b8:	9306      	str	r3, [sp, #24]
 800a8ba:	9508      	str	r5, [sp, #32]
 800a8bc:	f04f 33ff 	mov.w	r3, #4294967295
 800a8c0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a8c4:	2200      	movs	r2, #0
 800a8c6:	2312      	movs	r3, #18
 800a8c8:	e7b0      	b.n	800a82c <_dtoa_r+0x26c>
 800a8ca:	2301      	movs	r3, #1
 800a8cc:	9308      	str	r3, [sp, #32]
 800a8ce:	e7f5      	b.n	800a8bc <_dtoa_r+0x2fc>
 800a8d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8d2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a8d6:	e7b8      	b.n	800a84a <_dtoa_r+0x28a>
 800a8d8:	3101      	adds	r1, #1
 800a8da:	6041      	str	r1, [r0, #4]
 800a8dc:	0052      	lsls	r2, r2, #1
 800a8de:	e7b8      	b.n	800a852 <_dtoa_r+0x292>
 800a8e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a8e2:	9a01      	ldr	r2, [sp, #4]
 800a8e4:	601a      	str	r2, [r3, #0]
 800a8e6:	9b03      	ldr	r3, [sp, #12]
 800a8e8:	2b0e      	cmp	r3, #14
 800a8ea:	f200 809d 	bhi.w	800aa28 <_dtoa_r+0x468>
 800a8ee:	2d00      	cmp	r5, #0
 800a8f0:	f000 809a 	beq.w	800aa28 <_dtoa_r+0x468>
 800a8f4:	9b00      	ldr	r3, [sp, #0]
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	dd32      	ble.n	800a960 <_dtoa_r+0x3a0>
 800a8fa:	4ab7      	ldr	r2, [pc, #732]	; (800abd8 <_dtoa_r+0x618>)
 800a8fc:	f003 030f 	and.w	r3, r3, #15
 800a900:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a904:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a908:	9b00      	ldr	r3, [sp, #0]
 800a90a:	05d8      	lsls	r0, r3, #23
 800a90c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a910:	d516      	bpl.n	800a940 <_dtoa_r+0x380>
 800a912:	4bb2      	ldr	r3, [pc, #712]	; (800abdc <_dtoa_r+0x61c>)
 800a914:	ec51 0b19 	vmov	r0, r1, d9
 800a918:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a91c:	f7f5 ffc6 	bl	80008ac <__aeabi_ddiv>
 800a920:	f007 070f 	and.w	r7, r7, #15
 800a924:	4682      	mov	sl, r0
 800a926:	468b      	mov	fp, r1
 800a928:	2503      	movs	r5, #3
 800a92a:	4eac      	ldr	r6, [pc, #688]	; (800abdc <_dtoa_r+0x61c>)
 800a92c:	b957      	cbnz	r7, 800a944 <_dtoa_r+0x384>
 800a92e:	4642      	mov	r2, r8
 800a930:	464b      	mov	r3, r9
 800a932:	4650      	mov	r0, sl
 800a934:	4659      	mov	r1, fp
 800a936:	f7f5 ffb9 	bl	80008ac <__aeabi_ddiv>
 800a93a:	4682      	mov	sl, r0
 800a93c:	468b      	mov	fp, r1
 800a93e:	e028      	b.n	800a992 <_dtoa_r+0x3d2>
 800a940:	2502      	movs	r5, #2
 800a942:	e7f2      	b.n	800a92a <_dtoa_r+0x36a>
 800a944:	07f9      	lsls	r1, r7, #31
 800a946:	d508      	bpl.n	800a95a <_dtoa_r+0x39a>
 800a948:	4640      	mov	r0, r8
 800a94a:	4649      	mov	r1, r9
 800a94c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a950:	f7f5 fe82 	bl	8000658 <__aeabi_dmul>
 800a954:	3501      	adds	r5, #1
 800a956:	4680      	mov	r8, r0
 800a958:	4689      	mov	r9, r1
 800a95a:	107f      	asrs	r7, r7, #1
 800a95c:	3608      	adds	r6, #8
 800a95e:	e7e5      	b.n	800a92c <_dtoa_r+0x36c>
 800a960:	f000 809b 	beq.w	800aa9a <_dtoa_r+0x4da>
 800a964:	9b00      	ldr	r3, [sp, #0]
 800a966:	4f9d      	ldr	r7, [pc, #628]	; (800abdc <_dtoa_r+0x61c>)
 800a968:	425e      	negs	r6, r3
 800a96a:	4b9b      	ldr	r3, [pc, #620]	; (800abd8 <_dtoa_r+0x618>)
 800a96c:	f006 020f 	and.w	r2, r6, #15
 800a970:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a974:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a978:	ec51 0b19 	vmov	r0, r1, d9
 800a97c:	f7f5 fe6c 	bl	8000658 <__aeabi_dmul>
 800a980:	1136      	asrs	r6, r6, #4
 800a982:	4682      	mov	sl, r0
 800a984:	468b      	mov	fp, r1
 800a986:	2300      	movs	r3, #0
 800a988:	2502      	movs	r5, #2
 800a98a:	2e00      	cmp	r6, #0
 800a98c:	d17a      	bne.n	800aa84 <_dtoa_r+0x4c4>
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d1d3      	bne.n	800a93a <_dtoa_r+0x37a>
 800a992:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a994:	2b00      	cmp	r3, #0
 800a996:	f000 8082 	beq.w	800aa9e <_dtoa_r+0x4de>
 800a99a:	4b91      	ldr	r3, [pc, #580]	; (800abe0 <_dtoa_r+0x620>)
 800a99c:	2200      	movs	r2, #0
 800a99e:	4650      	mov	r0, sl
 800a9a0:	4659      	mov	r1, fp
 800a9a2:	f7f6 f8cb 	bl	8000b3c <__aeabi_dcmplt>
 800a9a6:	2800      	cmp	r0, #0
 800a9a8:	d079      	beq.n	800aa9e <_dtoa_r+0x4de>
 800a9aa:	9b03      	ldr	r3, [sp, #12]
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d076      	beq.n	800aa9e <_dtoa_r+0x4de>
 800a9b0:	9b02      	ldr	r3, [sp, #8]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	dd36      	ble.n	800aa24 <_dtoa_r+0x464>
 800a9b6:	9b00      	ldr	r3, [sp, #0]
 800a9b8:	4650      	mov	r0, sl
 800a9ba:	4659      	mov	r1, fp
 800a9bc:	1e5f      	subs	r7, r3, #1
 800a9be:	2200      	movs	r2, #0
 800a9c0:	4b88      	ldr	r3, [pc, #544]	; (800abe4 <_dtoa_r+0x624>)
 800a9c2:	f7f5 fe49 	bl	8000658 <__aeabi_dmul>
 800a9c6:	9e02      	ldr	r6, [sp, #8]
 800a9c8:	4682      	mov	sl, r0
 800a9ca:	468b      	mov	fp, r1
 800a9cc:	3501      	adds	r5, #1
 800a9ce:	4628      	mov	r0, r5
 800a9d0:	f7f5 fdd8 	bl	8000584 <__aeabi_i2d>
 800a9d4:	4652      	mov	r2, sl
 800a9d6:	465b      	mov	r3, fp
 800a9d8:	f7f5 fe3e 	bl	8000658 <__aeabi_dmul>
 800a9dc:	4b82      	ldr	r3, [pc, #520]	; (800abe8 <_dtoa_r+0x628>)
 800a9de:	2200      	movs	r2, #0
 800a9e0:	f7f5 fc84 	bl	80002ec <__adddf3>
 800a9e4:	46d0      	mov	r8, sl
 800a9e6:	46d9      	mov	r9, fp
 800a9e8:	4682      	mov	sl, r0
 800a9ea:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a9ee:	2e00      	cmp	r6, #0
 800a9f0:	d158      	bne.n	800aaa4 <_dtoa_r+0x4e4>
 800a9f2:	4b7e      	ldr	r3, [pc, #504]	; (800abec <_dtoa_r+0x62c>)
 800a9f4:	2200      	movs	r2, #0
 800a9f6:	4640      	mov	r0, r8
 800a9f8:	4649      	mov	r1, r9
 800a9fa:	f7f5 fc75 	bl	80002e8 <__aeabi_dsub>
 800a9fe:	4652      	mov	r2, sl
 800aa00:	465b      	mov	r3, fp
 800aa02:	4680      	mov	r8, r0
 800aa04:	4689      	mov	r9, r1
 800aa06:	f7f6 f8b7 	bl	8000b78 <__aeabi_dcmpgt>
 800aa0a:	2800      	cmp	r0, #0
 800aa0c:	f040 8295 	bne.w	800af3a <_dtoa_r+0x97a>
 800aa10:	4652      	mov	r2, sl
 800aa12:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800aa16:	4640      	mov	r0, r8
 800aa18:	4649      	mov	r1, r9
 800aa1a:	f7f6 f88f 	bl	8000b3c <__aeabi_dcmplt>
 800aa1e:	2800      	cmp	r0, #0
 800aa20:	f040 8289 	bne.w	800af36 <_dtoa_r+0x976>
 800aa24:	ec5b ab19 	vmov	sl, fp, d9
 800aa28:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	f2c0 8148 	blt.w	800acc0 <_dtoa_r+0x700>
 800aa30:	9a00      	ldr	r2, [sp, #0]
 800aa32:	2a0e      	cmp	r2, #14
 800aa34:	f300 8144 	bgt.w	800acc0 <_dtoa_r+0x700>
 800aa38:	4b67      	ldr	r3, [pc, #412]	; (800abd8 <_dtoa_r+0x618>)
 800aa3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa3e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800aa42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	f280 80d5 	bge.w	800abf4 <_dtoa_r+0x634>
 800aa4a:	9b03      	ldr	r3, [sp, #12]
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	f300 80d1 	bgt.w	800abf4 <_dtoa_r+0x634>
 800aa52:	f040 826f 	bne.w	800af34 <_dtoa_r+0x974>
 800aa56:	4b65      	ldr	r3, [pc, #404]	; (800abec <_dtoa_r+0x62c>)
 800aa58:	2200      	movs	r2, #0
 800aa5a:	4640      	mov	r0, r8
 800aa5c:	4649      	mov	r1, r9
 800aa5e:	f7f5 fdfb 	bl	8000658 <__aeabi_dmul>
 800aa62:	4652      	mov	r2, sl
 800aa64:	465b      	mov	r3, fp
 800aa66:	f7f6 f87d 	bl	8000b64 <__aeabi_dcmpge>
 800aa6a:	9e03      	ldr	r6, [sp, #12]
 800aa6c:	4637      	mov	r7, r6
 800aa6e:	2800      	cmp	r0, #0
 800aa70:	f040 8245 	bne.w	800aefe <_dtoa_r+0x93e>
 800aa74:	9d01      	ldr	r5, [sp, #4]
 800aa76:	2331      	movs	r3, #49	; 0x31
 800aa78:	f805 3b01 	strb.w	r3, [r5], #1
 800aa7c:	9b00      	ldr	r3, [sp, #0]
 800aa7e:	3301      	adds	r3, #1
 800aa80:	9300      	str	r3, [sp, #0]
 800aa82:	e240      	b.n	800af06 <_dtoa_r+0x946>
 800aa84:	07f2      	lsls	r2, r6, #31
 800aa86:	d505      	bpl.n	800aa94 <_dtoa_r+0x4d4>
 800aa88:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aa8c:	f7f5 fde4 	bl	8000658 <__aeabi_dmul>
 800aa90:	3501      	adds	r5, #1
 800aa92:	2301      	movs	r3, #1
 800aa94:	1076      	asrs	r6, r6, #1
 800aa96:	3708      	adds	r7, #8
 800aa98:	e777      	b.n	800a98a <_dtoa_r+0x3ca>
 800aa9a:	2502      	movs	r5, #2
 800aa9c:	e779      	b.n	800a992 <_dtoa_r+0x3d2>
 800aa9e:	9f00      	ldr	r7, [sp, #0]
 800aaa0:	9e03      	ldr	r6, [sp, #12]
 800aaa2:	e794      	b.n	800a9ce <_dtoa_r+0x40e>
 800aaa4:	9901      	ldr	r1, [sp, #4]
 800aaa6:	4b4c      	ldr	r3, [pc, #304]	; (800abd8 <_dtoa_r+0x618>)
 800aaa8:	4431      	add	r1, r6
 800aaaa:	910d      	str	r1, [sp, #52]	; 0x34
 800aaac:	9908      	ldr	r1, [sp, #32]
 800aaae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800aab2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800aab6:	2900      	cmp	r1, #0
 800aab8:	d043      	beq.n	800ab42 <_dtoa_r+0x582>
 800aaba:	494d      	ldr	r1, [pc, #308]	; (800abf0 <_dtoa_r+0x630>)
 800aabc:	2000      	movs	r0, #0
 800aabe:	f7f5 fef5 	bl	80008ac <__aeabi_ddiv>
 800aac2:	4652      	mov	r2, sl
 800aac4:	465b      	mov	r3, fp
 800aac6:	f7f5 fc0f 	bl	80002e8 <__aeabi_dsub>
 800aaca:	9d01      	ldr	r5, [sp, #4]
 800aacc:	4682      	mov	sl, r0
 800aace:	468b      	mov	fp, r1
 800aad0:	4649      	mov	r1, r9
 800aad2:	4640      	mov	r0, r8
 800aad4:	f7f6 f870 	bl	8000bb8 <__aeabi_d2iz>
 800aad8:	4606      	mov	r6, r0
 800aada:	f7f5 fd53 	bl	8000584 <__aeabi_i2d>
 800aade:	4602      	mov	r2, r0
 800aae0:	460b      	mov	r3, r1
 800aae2:	4640      	mov	r0, r8
 800aae4:	4649      	mov	r1, r9
 800aae6:	f7f5 fbff 	bl	80002e8 <__aeabi_dsub>
 800aaea:	3630      	adds	r6, #48	; 0x30
 800aaec:	f805 6b01 	strb.w	r6, [r5], #1
 800aaf0:	4652      	mov	r2, sl
 800aaf2:	465b      	mov	r3, fp
 800aaf4:	4680      	mov	r8, r0
 800aaf6:	4689      	mov	r9, r1
 800aaf8:	f7f6 f820 	bl	8000b3c <__aeabi_dcmplt>
 800aafc:	2800      	cmp	r0, #0
 800aafe:	d163      	bne.n	800abc8 <_dtoa_r+0x608>
 800ab00:	4642      	mov	r2, r8
 800ab02:	464b      	mov	r3, r9
 800ab04:	4936      	ldr	r1, [pc, #216]	; (800abe0 <_dtoa_r+0x620>)
 800ab06:	2000      	movs	r0, #0
 800ab08:	f7f5 fbee 	bl	80002e8 <__aeabi_dsub>
 800ab0c:	4652      	mov	r2, sl
 800ab0e:	465b      	mov	r3, fp
 800ab10:	f7f6 f814 	bl	8000b3c <__aeabi_dcmplt>
 800ab14:	2800      	cmp	r0, #0
 800ab16:	f040 80b5 	bne.w	800ac84 <_dtoa_r+0x6c4>
 800ab1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ab1c:	429d      	cmp	r5, r3
 800ab1e:	d081      	beq.n	800aa24 <_dtoa_r+0x464>
 800ab20:	4b30      	ldr	r3, [pc, #192]	; (800abe4 <_dtoa_r+0x624>)
 800ab22:	2200      	movs	r2, #0
 800ab24:	4650      	mov	r0, sl
 800ab26:	4659      	mov	r1, fp
 800ab28:	f7f5 fd96 	bl	8000658 <__aeabi_dmul>
 800ab2c:	4b2d      	ldr	r3, [pc, #180]	; (800abe4 <_dtoa_r+0x624>)
 800ab2e:	4682      	mov	sl, r0
 800ab30:	468b      	mov	fp, r1
 800ab32:	4640      	mov	r0, r8
 800ab34:	4649      	mov	r1, r9
 800ab36:	2200      	movs	r2, #0
 800ab38:	f7f5 fd8e 	bl	8000658 <__aeabi_dmul>
 800ab3c:	4680      	mov	r8, r0
 800ab3e:	4689      	mov	r9, r1
 800ab40:	e7c6      	b.n	800aad0 <_dtoa_r+0x510>
 800ab42:	4650      	mov	r0, sl
 800ab44:	4659      	mov	r1, fp
 800ab46:	f7f5 fd87 	bl	8000658 <__aeabi_dmul>
 800ab4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ab4c:	9d01      	ldr	r5, [sp, #4]
 800ab4e:	930f      	str	r3, [sp, #60]	; 0x3c
 800ab50:	4682      	mov	sl, r0
 800ab52:	468b      	mov	fp, r1
 800ab54:	4649      	mov	r1, r9
 800ab56:	4640      	mov	r0, r8
 800ab58:	f7f6 f82e 	bl	8000bb8 <__aeabi_d2iz>
 800ab5c:	4606      	mov	r6, r0
 800ab5e:	f7f5 fd11 	bl	8000584 <__aeabi_i2d>
 800ab62:	3630      	adds	r6, #48	; 0x30
 800ab64:	4602      	mov	r2, r0
 800ab66:	460b      	mov	r3, r1
 800ab68:	4640      	mov	r0, r8
 800ab6a:	4649      	mov	r1, r9
 800ab6c:	f7f5 fbbc 	bl	80002e8 <__aeabi_dsub>
 800ab70:	f805 6b01 	strb.w	r6, [r5], #1
 800ab74:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ab76:	429d      	cmp	r5, r3
 800ab78:	4680      	mov	r8, r0
 800ab7a:	4689      	mov	r9, r1
 800ab7c:	f04f 0200 	mov.w	r2, #0
 800ab80:	d124      	bne.n	800abcc <_dtoa_r+0x60c>
 800ab82:	4b1b      	ldr	r3, [pc, #108]	; (800abf0 <_dtoa_r+0x630>)
 800ab84:	4650      	mov	r0, sl
 800ab86:	4659      	mov	r1, fp
 800ab88:	f7f5 fbb0 	bl	80002ec <__adddf3>
 800ab8c:	4602      	mov	r2, r0
 800ab8e:	460b      	mov	r3, r1
 800ab90:	4640      	mov	r0, r8
 800ab92:	4649      	mov	r1, r9
 800ab94:	f7f5 fff0 	bl	8000b78 <__aeabi_dcmpgt>
 800ab98:	2800      	cmp	r0, #0
 800ab9a:	d173      	bne.n	800ac84 <_dtoa_r+0x6c4>
 800ab9c:	4652      	mov	r2, sl
 800ab9e:	465b      	mov	r3, fp
 800aba0:	4913      	ldr	r1, [pc, #76]	; (800abf0 <_dtoa_r+0x630>)
 800aba2:	2000      	movs	r0, #0
 800aba4:	f7f5 fba0 	bl	80002e8 <__aeabi_dsub>
 800aba8:	4602      	mov	r2, r0
 800abaa:	460b      	mov	r3, r1
 800abac:	4640      	mov	r0, r8
 800abae:	4649      	mov	r1, r9
 800abb0:	f7f5 ffc4 	bl	8000b3c <__aeabi_dcmplt>
 800abb4:	2800      	cmp	r0, #0
 800abb6:	f43f af35 	beq.w	800aa24 <_dtoa_r+0x464>
 800abba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800abbc:	1e6b      	subs	r3, r5, #1
 800abbe:	930f      	str	r3, [sp, #60]	; 0x3c
 800abc0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800abc4:	2b30      	cmp	r3, #48	; 0x30
 800abc6:	d0f8      	beq.n	800abba <_dtoa_r+0x5fa>
 800abc8:	9700      	str	r7, [sp, #0]
 800abca:	e049      	b.n	800ac60 <_dtoa_r+0x6a0>
 800abcc:	4b05      	ldr	r3, [pc, #20]	; (800abe4 <_dtoa_r+0x624>)
 800abce:	f7f5 fd43 	bl	8000658 <__aeabi_dmul>
 800abd2:	4680      	mov	r8, r0
 800abd4:	4689      	mov	r9, r1
 800abd6:	e7bd      	b.n	800ab54 <_dtoa_r+0x594>
 800abd8:	0800dfc0 	.word	0x0800dfc0
 800abdc:	0800df98 	.word	0x0800df98
 800abe0:	3ff00000 	.word	0x3ff00000
 800abe4:	40240000 	.word	0x40240000
 800abe8:	401c0000 	.word	0x401c0000
 800abec:	40140000 	.word	0x40140000
 800abf0:	3fe00000 	.word	0x3fe00000
 800abf4:	9d01      	ldr	r5, [sp, #4]
 800abf6:	4656      	mov	r6, sl
 800abf8:	465f      	mov	r7, fp
 800abfa:	4642      	mov	r2, r8
 800abfc:	464b      	mov	r3, r9
 800abfe:	4630      	mov	r0, r6
 800ac00:	4639      	mov	r1, r7
 800ac02:	f7f5 fe53 	bl	80008ac <__aeabi_ddiv>
 800ac06:	f7f5 ffd7 	bl	8000bb8 <__aeabi_d2iz>
 800ac0a:	4682      	mov	sl, r0
 800ac0c:	f7f5 fcba 	bl	8000584 <__aeabi_i2d>
 800ac10:	4642      	mov	r2, r8
 800ac12:	464b      	mov	r3, r9
 800ac14:	f7f5 fd20 	bl	8000658 <__aeabi_dmul>
 800ac18:	4602      	mov	r2, r0
 800ac1a:	460b      	mov	r3, r1
 800ac1c:	4630      	mov	r0, r6
 800ac1e:	4639      	mov	r1, r7
 800ac20:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800ac24:	f7f5 fb60 	bl	80002e8 <__aeabi_dsub>
 800ac28:	f805 6b01 	strb.w	r6, [r5], #1
 800ac2c:	9e01      	ldr	r6, [sp, #4]
 800ac2e:	9f03      	ldr	r7, [sp, #12]
 800ac30:	1bae      	subs	r6, r5, r6
 800ac32:	42b7      	cmp	r7, r6
 800ac34:	4602      	mov	r2, r0
 800ac36:	460b      	mov	r3, r1
 800ac38:	d135      	bne.n	800aca6 <_dtoa_r+0x6e6>
 800ac3a:	f7f5 fb57 	bl	80002ec <__adddf3>
 800ac3e:	4642      	mov	r2, r8
 800ac40:	464b      	mov	r3, r9
 800ac42:	4606      	mov	r6, r0
 800ac44:	460f      	mov	r7, r1
 800ac46:	f7f5 ff97 	bl	8000b78 <__aeabi_dcmpgt>
 800ac4a:	b9d0      	cbnz	r0, 800ac82 <_dtoa_r+0x6c2>
 800ac4c:	4642      	mov	r2, r8
 800ac4e:	464b      	mov	r3, r9
 800ac50:	4630      	mov	r0, r6
 800ac52:	4639      	mov	r1, r7
 800ac54:	f7f5 ff68 	bl	8000b28 <__aeabi_dcmpeq>
 800ac58:	b110      	cbz	r0, 800ac60 <_dtoa_r+0x6a0>
 800ac5a:	f01a 0f01 	tst.w	sl, #1
 800ac5e:	d110      	bne.n	800ac82 <_dtoa_r+0x6c2>
 800ac60:	4620      	mov	r0, r4
 800ac62:	ee18 1a10 	vmov	r1, s16
 800ac66:	f000 fe79 	bl	800b95c <_Bfree>
 800ac6a:	2300      	movs	r3, #0
 800ac6c:	9800      	ldr	r0, [sp, #0]
 800ac6e:	702b      	strb	r3, [r5, #0]
 800ac70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ac72:	3001      	adds	r0, #1
 800ac74:	6018      	str	r0, [r3, #0]
 800ac76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	f43f acf1 	beq.w	800a660 <_dtoa_r+0xa0>
 800ac7e:	601d      	str	r5, [r3, #0]
 800ac80:	e4ee      	b.n	800a660 <_dtoa_r+0xa0>
 800ac82:	9f00      	ldr	r7, [sp, #0]
 800ac84:	462b      	mov	r3, r5
 800ac86:	461d      	mov	r5, r3
 800ac88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ac8c:	2a39      	cmp	r2, #57	; 0x39
 800ac8e:	d106      	bne.n	800ac9e <_dtoa_r+0x6de>
 800ac90:	9a01      	ldr	r2, [sp, #4]
 800ac92:	429a      	cmp	r2, r3
 800ac94:	d1f7      	bne.n	800ac86 <_dtoa_r+0x6c6>
 800ac96:	9901      	ldr	r1, [sp, #4]
 800ac98:	2230      	movs	r2, #48	; 0x30
 800ac9a:	3701      	adds	r7, #1
 800ac9c:	700a      	strb	r2, [r1, #0]
 800ac9e:	781a      	ldrb	r2, [r3, #0]
 800aca0:	3201      	adds	r2, #1
 800aca2:	701a      	strb	r2, [r3, #0]
 800aca4:	e790      	b.n	800abc8 <_dtoa_r+0x608>
 800aca6:	4ba6      	ldr	r3, [pc, #664]	; (800af40 <_dtoa_r+0x980>)
 800aca8:	2200      	movs	r2, #0
 800acaa:	f7f5 fcd5 	bl	8000658 <__aeabi_dmul>
 800acae:	2200      	movs	r2, #0
 800acb0:	2300      	movs	r3, #0
 800acb2:	4606      	mov	r6, r0
 800acb4:	460f      	mov	r7, r1
 800acb6:	f7f5 ff37 	bl	8000b28 <__aeabi_dcmpeq>
 800acba:	2800      	cmp	r0, #0
 800acbc:	d09d      	beq.n	800abfa <_dtoa_r+0x63a>
 800acbe:	e7cf      	b.n	800ac60 <_dtoa_r+0x6a0>
 800acc0:	9a08      	ldr	r2, [sp, #32]
 800acc2:	2a00      	cmp	r2, #0
 800acc4:	f000 80d7 	beq.w	800ae76 <_dtoa_r+0x8b6>
 800acc8:	9a06      	ldr	r2, [sp, #24]
 800acca:	2a01      	cmp	r2, #1
 800accc:	f300 80ba 	bgt.w	800ae44 <_dtoa_r+0x884>
 800acd0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800acd2:	2a00      	cmp	r2, #0
 800acd4:	f000 80b2 	beq.w	800ae3c <_dtoa_r+0x87c>
 800acd8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800acdc:	9e07      	ldr	r6, [sp, #28]
 800acde:	9d04      	ldr	r5, [sp, #16]
 800ace0:	9a04      	ldr	r2, [sp, #16]
 800ace2:	441a      	add	r2, r3
 800ace4:	9204      	str	r2, [sp, #16]
 800ace6:	9a05      	ldr	r2, [sp, #20]
 800ace8:	2101      	movs	r1, #1
 800acea:	441a      	add	r2, r3
 800acec:	4620      	mov	r0, r4
 800acee:	9205      	str	r2, [sp, #20]
 800acf0:	f000 ff36 	bl	800bb60 <__i2b>
 800acf4:	4607      	mov	r7, r0
 800acf6:	2d00      	cmp	r5, #0
 800acf8:	dd0c      	ble.n	800ad14 <_dtoa_r+0x754>
 800acfa:	9b05      	ldr	r3, [sp, #20]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	dd09      	ble.n	800ad14 <_dtoa_r+0x754>
 800ad00:	42ab      	cmp	r3, r5
 800ad02:	9a04      	ldr	r2, [sp, #16]
 800ad04:	bfa8      	it	ge
 800ad06:	462b      	movge	r3, r5
 800ad08:	1ad2      	subs	r2, r2, r3
 800ad0a:	9204      	str	r2, [sp, #16]
 800ad0c:	9a05      	ldr	r2, [sp, #20]
 800ad0e:	1aed      	subs	r5, r5, r3
 800ad10:	1ad3      	subs	r3, r2, r3
 800ad12:	9305      	str	r3, [sp, #20]
 800ad14:	9b07      	ldr	r3, [sp, #28]
 800ad16:	b31b      	cbz	r3, 800ad60 <_dtoa_r+0x7a0>
 800ad18:	9b08      	ldr	r3, [sp, #32]
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	f000 80af 	beq.w	800ae7e <_dtoa_r+0x8be>
 800ad20:	2e00      	cmp	r6, #0
 800ad22:	dd13      	ble.n	800ad4c <_dtoa_r+0x78c>
 800ad24:	4639      	mov	r1, r7
 800ad26:	4632      	mov	r2, r6
 800ad28:	4620      	mov	r0, r4
 800ad2a:	f000 ffd9 	bl	800bce0 <__pow5mult>
 800ad2e:	ee18 2a10 	vmov	r2, s16
 800ad32:	4601      	mov	r1, r0
 800ad34:	4607      	mov	r7, r0
 800ad36:	4620      	mov	r0, r4
 800ad38:	f000 ff28 	bl	800bb8c <__multiply>
 800ad3c:	ee18 1a10 	vmov	r1, s16
 800ad40:	4680      	mov	r8, r0
 800ad42:	4620      	mov	r0, r4
 800ad44:	f000 fe0a 	bl	800b95c <_Bfree>
 800ad48:	ee08 8a10 	vmov	s16, r8
 800ad4c:	9b07      	ldr	r3, [sp, #28]
 800ad4e:	1b9a      	subs	r2, r3, r6
 800ad50:	d006      	beq.n	800ad60 <_dtoa_r+0x7a0>
 800ad52:	ee18 1a10 	vmov	r1, s16
 800ad56:	4620      	mov	r0, r4
 800ad58:	f000 ffc2 	bl	800bce0 <__pow5mult>
 800ad5c:	ee08 0a10 	vmov	s16, r0
 800ad60:	2101      	movs	r1, #1
 800ad62:	4620      	mov	r0, r4
 800ad64:	f000 fefc 	bl	800bb60 <__i2b>
 800ad68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	4606      	mov	r6, r0
 800ad6e:	f340 8088 	ble.w	800ae82 <_dtoa_r+0x8c2>
 800ad72:	461a      	mov	r2, r3
 800ad74:	4601      	mov	r1, r0
 800ad76:	4620      	mov	r0, r4
 800ad78:	f000 ffb2 	bl	800bce0 <__pow5mult>
 800ad7c:	9b06      	ldr	r3, [sp, #24]
 800ad7e:	2b01      	cmp	r3, #1
 800ad80:	4606      	mov	r6, r0
 800ad82:	f340 8081 	ble.w	800ae88 <_dtoa_r+0x8c8>
 800ad86:	f04f 0800 	mov.w	r8, #0
 800ad8a:	6933      	ldr	r3, [r6, #16]
 800ad8c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ad90:	6918      	ldr	r0, [r3, #16]
 800ad92:	f000 fe95 	bl	800bac0 <__hi0bits>
 800ad96:	f1c0 0020 	rsb	r0, r0, #32
 800ad9a:	9b05      	ldr	r3, [sp, #20]
 800ad9c:	4418      	add	r0, r3
 800ad9e:	f010 001f 	ands.w	r0, r0, #31
 800ada2:	f000 8092 	beq.w	800aeca <_dtoa_r+0x90a>
 800ada6:	f1c0 0320 	rsb	r3, r0, #32
 800adaa:	2b04      	cmp	r3, #4
 800adac:	f340 808a 	ble.w	800aec4 <_dtoa_r+0x904>
 800adb0:	f1c0 001c 	rsb	r0, r0, #28
 800adb4:	9b04      	ldr	r3, [sp, #16]
 800adb6:	4403      	add	r3, r0
 800adb8:	9304      	str	r3, [sp, #16]
 800adba:	9b05      	ldr	r3, [sp, #20]
 800adbc:	4403      	add	r3, r0
 800adbe:	4405      	add	r5, r0
 800adc0:	9305      	str	r3, [sp, #20]
 800adc2:	9b04      	ldr	r3, [sp, #16]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	dd07      	ble.n	800add8 <_dtoa_r+0x818>
 800adc8:	ee18 1a10 	vmov	r1, s16
 800adcc:	461a      	mov	r2, r3
 800adce:	4620      	mov	r0, r4
 800add0:	f000 ffe0 	bl	800bd94 <__lshift>
 800add4:	ee08 0a10 	vmov	s16, r0
 800add8:	9b05      	ldr	r3, [sp, #20]
 800adda:	2b00      	cmp	r3, #0
 800addc:	dd05      	ble.n	800adea <_dtoa_r+0x82a>
 800adde:	4631      	mov	r1, r6
 800ade0:	461a      	mov	r2, r3
 800ade2:	4620      	mov	r0, r4
 800ade4:	f000 ffd6 	bl	800bd94 <__lshift>
 800ade8:	4606      	mov	r6, r0
 800adea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800adec:	2b00      	cmp	r3, #0
 800adee:	d06e      	beq.n	800aece <_dtoa_r+0x90e>
 800adf0:	ee18 0a10 	vmov	r0, s16
 800adf4:	4631      	mov	r1, r6
 800adf6:	f001 f83d 	bl	800be74 <__mcmp>
 800adfa:	2800      	cmp	r0, #0
 800adfc:	da67      	bge.n	800aece <_dtoa_r+0x90e>
 800adfe:	9b00      	ldr	r3, [sp, #0]
 800ae00:	3b01      	subs	r3, #1
 800ae02:	ee18 1a10 	vmov	r1, s16
 800ae06:	9300      	str	r3, [sp, #0]
 800ae08:	220a      	movs	r2, #10
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	4620      	mov	r0, r4
 800ae0e:	f000 fdc7 	bl	800b9a0 <__multadd>
 800ae12:	9b08      	ldr	r3, [sp, #32]
 800ae14:	ee08 0a10 	vmov	s16, r0
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	f000 81b1 	beq.w	800b180 <_dtoa_r+0xbc0>
 800ae1e:	2300      	movs	r3, #0
 800ae20:	4639      	mov	r1, r7
 800ae22:	220a      	movs	r2, #10
 800ae24:	4620      	mov	r0, r4
 800ae26:	f000 fdbb 	bl	800b9a0 <__multadd>
 800ae2a:	9b02      	ldr	r3, [sp, #8]
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	4607      	mov	r7, r0
 800ae30:	f300 808e 	bgt.w	800af50 <_dtoa_r+0x990>
 800ae34:	9b06      	ldr	r3, [sp, #24]
 800ae36:	2b02      	cmp	r3, #2
 800ae38:	dc51      	bgt.n	800aede <_dtoa_r+0x91e>
 800ae3a:	e089      	b.n	800af50 <_dtoa_r+0x990>
 800ae3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ae3e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ae42:	e74b      	b.n	800acdc <_dtoa_r+0x71c>
 800ae44:	9b03      	ldr	r3, [sp, #12]
 800ae46:	1e5e      	subs	r6, r3, #1
 800ae48:	9b07      	ldr	r3, [sp, #28]
 800ae4a:	42b3      	cmp	r3, r6
 800ae4c:	bfbf      	itttt	lt
 800ae4e:	9b07      	ldrlt	r3, [sp, #28]
 800ae50:	9607      	strlt	r6, [sp, #28]
 800ae52:	1af2      	sublt	r2, r6, r3
 800ae54:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800ae56:	bfb6      	itet	lt
 800ae58:	189b      	addlt	r3, r3, r2
 800ae5a:	1b9e      	subge	r6, r3, r6
 800ae5c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800ae5e:	9b03      	ldr	r3, [sp, #12]
 800ae60:	bfb8      	it	lt
 800ae62:	2600      	movlt	r6, #0
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	bfb7      	itett	lt
 800ae68:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800ae6c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800ae70:	1a9d      	sublt	r5, r3, r2
 800ae72:	2300      	movlt	r3, #0
 800ae74:	e734      	b.n	800ace0 <_dtoa_r+0x720>
 800ae76:	9e07      	ldr	r6, [sp, #28]
 800ae78:	9d04      	ldr	r5, [sp, #16]
 800ae7a:	9f08      	ldr	r7, [sp, #32]
 800ae7c:	e73b      	b.n	800acf6 <_dtoa_r+0x736>
 800ae7e:	9a07      	ldr	r2, [sp, #28]
 800ae80:	e767      	b.n	800ad52 <_dtoa_r+0x792>
 800ae82:	9b06      	ldr	r3, [sp, #24]
 800ae84:	2b01      	cmp	r3, #1
 800ae86:	dc18      	bgt.n	800aeba <_dtoa_r+0x8fa>
 800ae88:	f1ba 0f00 	cmp.w	sl, #0
 800ae8c:	d115      	bne.n	800aeba <_dtoa_r+0x8fa>
 800ae8e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ae92:	b993      	cbnz	r3, 800aeba <_dtoa_r+0x8fa>
 800ae94:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ae98:	0d1b      	lsrs	r3, r3, #20
 800ae9a:	051b      	lsls	r3, r3, #20
 800ae9c:	b183      	cbz	r3, 800aec0 <_dtoa_r+0x900>
 800ae9e:	9b04      	ldr	r3, [sp, #16]
 800aea0:	3301      	adds	r3, #1
 800aea2:	9304      	str	r3, [sp, #16]
 800aea4:	9b05      	ldr	r3, [sp, #20]
 800aea6:	3301      	adds	r3, #1
 800aea8:	9305      	str	r3, [sp, #20]
 800aeaa:	f04f 0801 	mov.w	r8, #1
 800aeae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	f47f af6a 	bne.w	800ad8a <_dtoa_r+0x7ca>
 800aeb6:	2001      	movs	r0, #1
 800aeb8:	e76f      	b.n	800ad9a <_dtoa_r+0x7da>
 800aeba:	f04f 0800 	mov.w	r8, #0
 800aebe:	e7f6      	b.n	800aeae <_dtoa_r+0x8ee>
 800aec0:	4698      	mov	r8, r3
 800aec2:	e7f4      	b.n	800aeae <_dtoa_r+0x8ee>
 800aec4:	f43f af7d 	beq.w	800adc2 <_dtoa_r+0x802>
 800aec8:	4618      	mov	r0, r3
 800aeca:	301c      	adds	r0, #28
 800aecc:	e772      	b.n	800adb4 <_dtoa_r+0x7f4>
 800aece:	9b03      	ldr	r3, [sp, #12]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	dc37      	bgt.n	800af44 <_dtoa_r+0x984>
 800aed4:	9b06      	ldr	r3, [sp, #24]
 800aed6:	2b02      	cmp	r3, #2
 800aed8:	dd34      	ble.n	800af44 <_dtoa_r+0x984>
 800aeda:	9b03      	ldr	r3, [sp, #12]
 800aedc:	9302      	str	r3, [sp, #8]
 800aede:	9b02      	ldr	r3, [sp, #8]
 800aee0:	b96b      	cbnz	r3, 800aefe <_dtoa_r+0x93e>
 800aee2:	4631      	mov	r1, r6
 800aee4:	2205      	movs	r2, #5
 800aee6:	4620      	mov	r0, r4
 800aee8:	f000 fd5a 	bl	800b9a0 <__multadd>
 800aeec:	4601      	mov	r1, r0
 800aeee:	4606      	mov	r6, r0
 800aef0:	ee18 0a10 	vmov	r0, s16
 800aef4:	f000 ffbe 	bl	800be74 <__mcmp>
 800aef8:	2800      	cmp	r0, #0
 800aefa:	f73f adbb 	bgt.w	800aa74 <_dtoa_r+0x4b4>
 800aefe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af00:	9d01      	ldr	r5, [sp, #4]
 800af02:	43db      	mvns	r3, r3
 800af04:	9300      	str	r3, [sp, #0]
 800af06:	f04f 0800 	mov.w	r8, #0
 800af0a:	4631      	mov	r1, r6
 800af0c:	4620      	mov	r0, r4
 800af0e:	f000 fd25 	bl	800b95c <_Bfree>
 800af12:	2f00      	cmp	r7, #0
 800af14:	f43f aea4 	beq.w	800ac60 <_dtoa_r+0x6a0>
 800af18:	f1b8 0f00 	cmp.w	r8, #0
 800af1c:	d005      	beq.n	800af2a <_dtoa_r+0x96a>
 800af1e:	45b8      	cmp	r8, r7
 800af20:	d003      	beq.n	800af2a <_dtoa_r+0x96a>
 800af22:	4641      	mov	r1, r8
 800af24:	4620      	mov	r0, r4
 800af26:	f000 fd19 	bl	800b95c <_Bfree>
 800af2a:	4639      	mov	r1, r7
 800af2c:	4620      	mov	r0, r4
 800af2e:	f000 fd15 	bl	800b95c <_Bfree>
 800af32:	e695      	b.n	800ac60 <_dtoa_r+0x6a0>
 800af34:	2600      	movs	r6, #0
 800af36:	4637      	mov	r7, r6
 800af38:	e7e1      	b.n	800aefe <_dtoa_r+0x93e>
 800af3a:	9700      	str	r7, [sp, #0]
 800af3c:	4637      	mov	r7, r6
 800af3e:	e599      	b.n	800aa74 <_dtoa_r+0x4b4>
 800af40:	40240000 	.word	0x40240000
 800af44:	9b08      	ldr	r3, [sp, #32]
 800af46:	2b00      	cmp	r3, #0
 800af48:	f000 80ca 	beq.w	800b0e0 <_dtoa_r+0xb20>
 800af4c:	9b03      	ldr	r3, [sp, #12]
 800af4e:	9302      	str	r3, [sp, #8]
 800af50:	2d00      	cmp	r5, #0
 800af52:	dd05      	ble.n	800af60 <_dtoa_r+0x9a0>
 800af54:	4639      	mov	r1, r7
 800af56:	462a      	mov	r2, r5
 800af58:	4620      	mov	r0, r4
 800af5a:	f000 ff1b 	bl	800bd94 <__lshift>
 800af5e:	4607      	mov	r7, r0
 800af60:	f1b8 0f00 	cmp.w	r8, #0
 800af64:	d05b      	beq.n	800b01e <_dtoa_r+0xa5e>
 800af66:	6879      	ldr	r1, [r7, #4]
 800af68:	4620      	mov	r0, r4
 800af6a:	f000 fcb7 	bl	800b8dc <_Balloc>
 800af6e:	4605      	mov	r5, r0
 800af70:	b928      	cbnz	r0, 800af7e <_dtoa_r+0x9be>
 800af72:	4b87      	ldr	r3, [pc, #540]	; (800b190 <_dtoa_r+0xbd0>)
 800af74:	4602      	mov	r2, r0
 800af76:	f240 21ea 	movw	r1, #746	; 0x2ea
 800af7a:	f7ff bb3b 	b.w	800a5f4 <_dtoa_r+0x34>
 800af7e:	693a      	ldr	r2, [r7, #16]
 800af80:	3202      	adds	r2, #2
 800af82:	0092      	lsls	r2, r2, #2
 800af84:	f107 010c 	add.w	r1, r7, #12
 800af88:	300c      	adds	r0, #12
 800af8a:	f7fd fc95 	bl	80088b8 <memcpy>
 800af8e:	2201      	movs	r2, #1
 800af90:	4629      	mov	r1, r5
 800af92:	4620      	mov	r0, r4
 800af94:	f000 fefe 	bl	800bd94 <__lshift>
 800af98:	9b01      	ldr	r3, [sp, #4]
 800af9a:	f103 0901 	add.w	r9, r3, #1
 800af9e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800afa2:	4413      	add	r3, r2
 800afa4:	9305      	str	r3, [sp, #20]
 800afa6:	f00a 0301 	and.w	r3, sl, #1
 800afaa:	46b8      	mov	r8, r7
 800afac:	9304      	str	r3, [sp, #16]
 800afae:	4607      	mov	r7, r0
 800afb0:	4631      	mov	r1, r6
 800afb2:	ee18 0a10 	vmov	r0, s16
 800afb6:	f7ff fa75 	bl	800a4a4 <quorem>
 800afba:	4641      	mov	r1, r8
 800afbc:	9002      	str	r0, [sp, #8]
 800afbe:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800afc2:	ee18 0a10 	vmov	r0, s16
 800afc6:	f000 ff55 	bl	800be74 <__mcmp>
 800afca:	463a      	mov	r2, r7
 800afcc:	9003      	str	r0, [sp, #12]
 800afce:	4631      	mov	r1, r6
 800afd0:	4620      	mov	r0, r4
 800afd2:	f000 ff6b 	bl	800beac <__mdiff>
 800afd6:	68c2      	ldr	r2, [r0, #12]
 800afd8:	f109 3bff 	add.w	fp, r9, #4294967295
 800afdc:	4605      	mov	r5, r0
 800afde:	bb02      	cbnz	r2, 800b022 <_dtoa_r+0xa62>
 800afe0:	4601      	mov	r1, r0
 800afe2:	ee18 0a10 	vmov	r0, s16
 800afe6:	f000 ff45 	bl	800be74 <__mcmp>
 800afea:	4602      	mov	r2, r0
 800afec:	4629      	mov	r1, r5
 800afee:	4620      	mov	r0, r4
 800aff0:	9207      	str	r2, [sp, #28]
 800aff2:	f000 fcb3 	bl	800b95c <_Bfree>
 800aff6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800affa:	ea43 0102 	orr.w	r1, r3, r2
 800affe:	9b04      	ldr	r3, [sp, #16]
 800b000:	430b      	orrs	r3, r1
 800b002:	464d      	mov	r5, r9
 800b004:	d10f      	bne.n	800b026 <_dtoa_r+0xa66>
 800b006:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b00a:	d02a      	beq.n	800b062 <_dtoa_r+0xaa2>
 800b00c:	9b03      	ldr	r3, [sp, #12]
 800b00e:	2b00      	cmp	r3, #0
 800b010:	dd02      	ble.n	800b018 <_dtoa_r+0xa58>
 800b012:	9b02      	ldr	r3, [sp, #8]
 800b014:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800b018:	f88b a000 	strb.w	sl, [fp]
 800b01c:	e775      	b.n	800af0a <_dtoa_r+0x94a>
 800b01e:	4638      	mov	r0, r7
 800b020:	e7ba      	b.n	800af98 <_dtoa_r+0x9d8>
 800b022:	2201      	movs	r2, #1
 800b024:	e7e2      	b.n	800afec <_dtoa_r+0xa2c>
 800b026:	9b03      	ldr	r3, [sp, #12]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	db04      	blt.n	800b036 <_dtoa_r+0xa76>
 800b02c:	9906      	ldr	r1, [sp, #24]
 800b02e:	430b      	orrs	r3, r1
 800b030:	9904      	ldr	r1, [sp, #16]
 800b032:	430b      	orrs	r3, r1
 800b034:	d122      	bne.n	800b07c <_dtoa_r+0xabc>
 800b036:	2a00      	cmp	r2, #0
 800b038:	ddee      	ble.n	800b018 <_dtoa_r+0xa58>
 800b03a:	ee18 1a10 	vmov	r1, s16
 800b03e:	2201      	movs	r2, #1
 800b040:	4620      	mov	r0, r4
 800b042:	f000 fea7 	bl	800bd94 <__lshift>
 800b046:	4631      	mov	r1, r6
 800b048:	ee08 0a10 	vmov	s16, r0
 800b04c:	f000 ff12 	bl	800be74 <__mcmp>
 800b050:	2800      	cmp	r0, #0
 800b052:	dc03      	bgt.n	800b05c <_dtoa_r+0xa9c>
 800b054:	d1e0      	bne.n	800b018 <_dtoa_r+0xa58>
 800b056:	f01a 0f01 	tst.w	sl, #1
 800b05a:	d0dd      	beq.n	800b018 <_dtoa_r+0xa58>
 800b05c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b060:	d1d7      	bne.n	800b012 <_dtoa_r+0xa52>
 800b062:	2339      	movs	r3, #57	; 0x39
 800b064:	f88b 3000 	strb.w	r3, [fp]
 800b068:	462b      	mov	r3, r5
 800b06a:	461d      	mov	r5, r3
 800b06c:	3b01      	subs	r3, #1
 800b06e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b072:	2a39      	cmp	r2, #57	; 0x39
 800b074:	d071      	beq.n	800b15a <_dtoa_r+0xb9a>
 800b076:	3201      	adds	r2, #1
 800b078:	701a      	strb	r2, [r3, #0]
 800b07a:	e746      	b.n	800af0a <_dtoa_r+0x94a>
 800b07c:	2a00      	cmp	r2, #0
 800b07e:	dd07      	ble.n	800b090 <_dtoa_r+0xad0>
 800b080:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b084:	d0ed      	beq.n	800b062 <_dtoa_r+0xaa2>
 800b086:	f10a 0301 	add.w	r3, sl, #1
 800b08a:	f88b 3000 	strb.w	r3, [fp]
 800b08e:	e73c      	b.n	800af0a <_dtoa_r+0x94a>
 800b090:	9b05      	ldr	r3, [sp, #20]
 800b092:	f809 ac01 	strb.w	sl, [r9, #-1]
 800b096:	4599      	cmp	r9, r3
 800b098:	d047      	beq.n	800b12a <_dtoa_r+0xb6a>
 800b09a:	ee18 1a10 	vmov	r1, s16
 800b09e:	2300      	movs	r3, #0
 800b0a0:	220a      	movs	r2, #10
 800b0a2:	4620      	mov	r0, r4
 800b0a4:	f000 fc7c 	bl	800b9a0 <__multadd>
 800b0a8:	45b8      	cmp	r8, r7
 800b0aa:	ee08 0a10 	vmov	s16, r0
 800b0ae:	f04f 0300 	mov.w	r3, #0
 800b0b2:	f04f 020a 	mov.w	r2, #10
 800b0b6:	4641      	mov	r1, r8
 800b0b8:	4620      	mov	r0, r4
 800b0ba:	d106      	bne.n	800b0ca <_dtoa_r+0xb0a>
 800b0bc:	f000 fc70 	bl	800b9a0 <__multadd>
 800b0c0:	4680      	mov	r8, r0
 800b0c2:	4607      	mov	r7, r0
 800b0c4:	f109 0901 	add.w	r9, r9, #1
 800b0c8:	e772      	b.n	800afb0 <_dtoa_r+0x9f0>
 800b0ca:	f000 fc69 	bl	800b9a0 <__multadd>
 800b0ce:	4639      	mov	r1, r7
 800b0d0:	4680      	mov	r8, r0
 800b0d2:	2300      	movs	r3, #0
 800b0d4:	220a      	movs	r2, #10
 800b0d6:	4620      	mov	r0, r4
 800b0d8:	f000 fc62 	bl	800b9a0 <__multadd>
 800b0dc:	4607      	mov	r7, r0
 800b0de:	e7f1      	b.n	800b0c4 <_dtoa_r+0xb04>
 800b0e0:	9b03      	ldr	r3, [sp, #12]
 800b0e2:	9302      	str	r3, [sp, #8]
 800b0e4:	9d01      	ldr	r5, [sp, #4]
 800b0e6:	ee18 0a10 	vmov	r0, s16
 800b0ea:	4631      	mov	r1, r6
 800b0ec:	f7ff f9da 	bl	800a4a4 <quorem>
 800b0f0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b0f4:	9b01      	ldr	r3, [sp, #4]
 800b0f6:	f805 ab01 	strb.w	sl, [r5], #1
 800b0fa:	1aea      	subs	r2, r5, r3
 800b0fc:	9b02      	ldr	r3, [sp, #8]
 800b0fe:	4293      	cmp	r3, r2
 800b100:	dd09      	ble.n	800b116 <_dtoa_r+0xb56>
 800b102:	ee18 1a10 	vmov	r1, s16
 800b106:	2300      	movs	r3, #0
 800b108:	220a      	movs	r2, #10
 800b10a:	4620      	mov	r0, r4
 800b10c:	f000 fc48 	bl	800b9a0 <__multadd>
 800b110:	ee08 0a10 	vmov	s16, r0
 800b114:	e7e7      	b.n	800b0e6 <_dtoa_r+0xb26>
 800b116:	9b02      	ldr	r3, [sp, #8]
 800b118:	2b00      	cmp	r3, #0
 800b11a:	bfc8      	it	gt
 800b11c:	461d      	movgt	r5, r3
 800b11e:	9b01      	ldr	r3, [sp, #4]
 800b120:	bfd8      	it	le
 800b122:	2501      	movle	r5, #1
 800b124:	441d      	add	r5, r3
 800b126:	f04f 0800 	mov.w	r8, #0
 800b12a:	ee18 1a10 	vmov	r1, s16
 800b12e:	2201      	movs	r2, #1
 800b130:	4620      	mov	r0, r4
 800b132:	f000 fe2f 	bl	800bd94 <__lshift>
 800b136:	4631      	mov	r1, r6
 800b138:	ee08 0a10 	vmov	s16, r0
 800b13c:	f000 fe9a 	bl	800be74 <__mcmp>
 800b140:	2800      	cmp	r0, #0
 800b142:	dc91      	bgt.n	800b068 <_dtoa_r+0xaa8>
 800b144:	d102      	bne.n	800b14c <_dtoa_r+0xb8c>
 800b146:	f01a 0f01 	tst.w	sl, #1
 800b14a:	d18d      	bne.n	800b068 <_dtoa_r+0xaa8>
 800b14c:	462b      	mov	r3, r5
 800b14e:	461d      	mov	r5, r3
 800b150:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b154:	2a30      	cmp	r2, #48	; 0x30
 800b156:	d0fa      	beq.n	800b14e <_dtoa_r+0xb8e>
 800b158:	e6d7      	b.n	800af0a <_dtoa_r+0x94a>
 800b15a:	9a01      	ldr	r2, [sp, #4]
 800b15c:	429a      	cmp	r2, r3
 800b15e:	d184      	bne.n	800b06a <_dtoa_r+0xaaa>
 800b160:	9b00      	ldr	r3, [sp, #0]
 800b162:	3301      	adds	r3, #1
 800b164:	9300      	str	r3, [sp, #0]
 800b166:	2331      	movs	r3, #49	; 0x31
 800b168:	7013      	strb	r3, [r2, #0]
 800b16a:	e6ce      	b.n	800af0a <_dtoa_r+0x94a>
 800b16c:	4b09      	ldr	r3, [pc, #36]	; (800b194 <_dtoa_r+0xbd4>)
 800b16e:	f7ff ba95 	b.w	800a69c <_dtoa_r+0xdc>
 800b172:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b174:	2b00      	cmp	r3, #0
 800b176:	f47f aa6e 	bne.w	800a656 <_dtoa_r+0x96>
 800b17a:	4b07      	ldr	r3, [pc, #28]	; (800b198 <_dtoa_r+0xbd8>)
 800b17c:	f7ff ba8e 	b.w	800a69c <_dtoa_r+0xdc>
 800b180:	9b02      	ldr	r3, [sp, #8]
 800b182:	2b00      	cmp	r3, #0
 800b184:	dcae      	bgt.n	800b0e4 <_dtoa_r+0xb24>
 800b186:	9b06      	ldr	r3, [sp, #24]
 800b188:	2b02      	cmp	r3, #2
 800b18a:	f73f aea8 	bgt.w	800aede <_dtoa_r+0x91e>
 800b18e:	e7a9      	b.n	800b0e4 <_dtoa_r+0xb24>
 800b190:	0800deb0 	.word	0x0800deb0
 800b194:	0800e0a9 	.word	0x0800e0a9
 800b198:	0800de31 	.word	0x0800de31

0800b19c <rshift>:
 800b19c:	6903      	ldr	r3, [r0, #16]
 800b19e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b1a2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b1a6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b1aa:	f100 0414 	add.w	r4, r0, #20
 800b1ae:	dd45      	ble.n	800b23c <rshift+0xa0>
 800b1b0:	f011 011f 	ands.w	r1, r1, #31
 800b1b4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b1b8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b1bc:	d10c      	bne.n	800b1d8 <rshift+0x3c>
 800b1be:	f100 0710 	add.w	r7, r0, #16
 800b1c2:	4629      	mov	r1, r5
 800b1c4:	42b1      	cmp	r1, r6
 800b1c6:	d334      	bcc.n	800b232 <rshift+0x96>
 800b1c8:	1a9b      	subs	r3, r3, r2
 800b1ca:	009b      	lsls	r3, r3, #2
 800b1cc:	1eea      	subs	r2, r5, #3
 800b1ce:	4296      	cmp	r6, r2
 800b1d0:	bf38      	it	cc
 800b1d2:	2300      	movcc	r3, #0
 800b1d4:	4423      	add	r3, r4
 800b1d6:	e015      	b.n	800b204 <rshift+0x68>
 800b1d8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b1dc:	f1c1 0820 	rsb	r8, r1, #32
 800b1e0:	40cf      	lsrs	r7, r1
 800b1e2:	f105 0e04 	add.w	lr, r5, #4
 800b1e6:	46a1      	mov	r9, r4
 800b1e8:	4576      	cmp	r6, lr
 800b1ea:	46f4      	mov	ip, lr
 800b1ec:	d815      	bhi.n	800b21a <rshift+0x7e>
 800b1ee:	1a9a      	subs	r2, r3, r2
 800b1f0:	0092      	lsls	r2, r2, #2
 800b1f2:	3a04      	subs	r2, #4
 800b1f4:	3501      	adds	r5, #1
 800b1f6:	42ae      	cmp	r6, r5
 800b1f8:	bf38      	it	cc
 800b1fa:	2200      	movcc	r2, #0
 800b1fc:	18a3      	adds	r3, r4, r2
 800b1fe:	50a7      	str	r7, [r4, r2]
 800b200:	b107      	cbz	r7, 800b204 <rshift+0x68>
 800b202:	3304      	adds	r3, #4
 800b204:	1b1a      	subs	r2, r3, r4
 800b206:	42a3      	cmp	r3, r4
 800b208:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b20c:	bf08      	it	eq
 800b20e:	2300      	moveq	r3, #0
 800b210:	6102      	str	r2, [r0, #16]
 800b212:	bf08      	it	eq
 800b214:	6143      	streq	r3, [r0, #20]
 800b216:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b21a:	f8dc c000 	ldr.w	ip, [ip]
 800b21e:	fa0c fc08 	lsl.w	ip, ip, r8
 800b222:	ea4c 0707 	orr.w	r7, ip, r7
 800b226:	f849 7b04 	str.w	r7, [r9], #4
 800b22a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b22e:	40cf      	lsrs	r7, r1
 800b230:	e7da      	b.n	800b1e8 <rshift+0x4c>
 800b232:	f851 cb04 	ldr.w	ip, [r1], #4
 800b236:	f847 cf04 	str.w	ip, [r7, #4]!
 800b23a:	e7c3      	b.n	800b1c4 <rshift+0x28>
 800b23c:	4623      	mov	r3, r4
 800b23e:	e7e1      	b.n	800b204 <rshift+0x68>

0800b240 <__hexdig_fun>:
 800b240:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b244:	2b09      	cmp	r3, #9
 800b246:	d802      	bhi.n	800b24e <__hexdig_fun+0xe>
 800b248:	3820      	subs	r0, #32
 800b24a:	b2c0      	uxtb	r0, r0
 800b24c:	4770      	bx	lr
 800b24e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b252:	2b05      	cmp	r3, #5
 800b254:	d801      	bhi.n	800b25a <__hexdig_fun+0x1a>
 800b256:	3847      	subs	r0, #71	; 0x47
 800b258:	e7f7      	b.n	800b24a <__hexdig_fun+0xa>
 800b25a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b25e:	2b05      	cmp	r3, #5
 800b260:	d801      	bhi.n	800b266 <__hexdig_fun+0x26>
 800b262:	3827      	subs	r0, #39	; 0x27
 800b264:	e7f1      	b.n	800b24a <__hexdig_fun+0xa>
 800b266:	2000      	movs	r0, #0
 800b268:	4770      	bx	lr
	...

0800b26c <__gethex>:
 800b26c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b270:	ed2d 8b02 	vpush	{d8}
 800b274:	b089      	sub	sp, #36	; 0x24
 800b276:	ee08 0a10 	vmov	s16, r0
 800b27a:	9304      	str	r3, [sp, #16]
 800b27c:	4bb4      	ldr	r3, [pc, #720]	; (800b550 <__gethex+0x2e4>)
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	9301      	str	r3, [sp, #4]
 800b282:	4618      	mov	r0, r3
 800b284:	468b      	mov	fp, r1
 800b286:	4690      	mov	r8, r2
 800b288:	f7f4 ffcc 	bl	8000224 <strlen>
 800b28c:	9b01      	ldr	r3, [sp, #4]
 800b28e:	f8db 2000 	ldr.w	r2, [fp]
 800b292:	4403      	add	r3, r0
 800b294:	4682      	mov	sl, r0
 800b296:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800b29a:	9305      	str	r3, [sp, #20]
 800b29c:	1c93      	adds	r3, r2, #2
 800b29e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b2a2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b2a6:	32fe      	adds	r2, #254	; 0xfe
 800b2a8:	18d1      	adds	r1, r2, r3
 800b2aa:	461f      	mov	r7, r3
 800b2ac:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b2b0:	9100      	str	r1, [sp, #0]
 800b2b2:	2830      	cmp	r0, #48	; 0x30
 800b2b4:	d0f8      	beq.n	800b2a8 <__gethex+0x3c>
 800b2b6:	f7ff ffc3 	bl	800b240 <__hexdig_fun>
 800b2ba:	4604      	mov	r4, r0
 800b2bc:	2800      	cmp	r0, #0
 800b2be:	d13a      	bne.n	800b336 <__gethex+0xca>
 800b2c0:	9901      	ldr	r1, [sp, #4]
 800b2c2:	4652      	mov	r2, sl
 800b2c4:	4638      	mov	r0, r7
 800b2c6:	f001 fda3 	bl	800ce10 <strncmp>
 800b2ca:	4605      	mov	r5, r0
 800b2cc:	2800      	cmp	r0, #0
 800b2ce:	d168      	bne.n	800b3a2 <__gethex+0x136>
 800b2d0:	f817 000a 	ldrb.w	r0, [r7, sl]
 800b2d4:	eb07 060a 	add.w	r6, r7, sl
 800b2d8:	f7ff ffb2 	bl	800b240 <__hexdig_fun>
 800b2dc:	2800      	cmp	r0, #0
 800b2de:	d062      	beq.n	800b3a6 <__gethex+0x13a>
 800b2e0:	4633      	mov	r3, r6
 800b2e2:	7818      	ldrb	r0, [r3, #0]
 800b2e4:	2830      	cmp	r0, #48	; 0x30
 800b2e6:	461f      	mov	r7, r3
 800b2e8:	f103 0301 	add.w	r3, r3, #1
 800b2ec:	d0f9      	beq.n	800b2e2 <__gethex+0x76>
 800b2ee:	f7ff ffa7 	bl	800b240 <__hexdig_fun>
 800b2f2:	2301      	movs	r3, #1
 800b2f4:	fab0 f480 	clz	r4, r0
 800b2f8:	0964      	lsrs	r4, r4, #5
 800b2fa:	4635      	mov	r5, r6
 800b2fc:	9300      	str	r3, [sp, #0]
 800b2fe:	463a      	mov	r2, r7
 800b300:	4616      	mov	r6, r2
 800b302:	3201      	adds	r2, #1
 800b304:	7830      	ldrb	r0, [r6, #0]
 800b306:	f7ff ff9b 	bl	800b240 <__hexdig_fun>
 800b30a:	2800      	cmp	r0, #0
 800b30c:	d1f8      	bne.n	800b300 <__gethex+0x94>
 800b30e:	9901      	ldr	r1, [sp, #4]
 800b310:	4652      	mov	r2, sl
 800b312:	4630      	mov	r0, r6
 800b314:	f001 fd7c 	bl	800ce10 <strncmp>
 800b318:	b980      	cbnz	r0, 800b33c <__gethex+0xd0>
 800b31a:	b94d      	cbnz	r5, 800b330 <__gethex+0xc4>
 800b31c:	eb06 050a 	add.w	r5, r6, sl
 800b320:	462a      	mov	r2, r5
 800b322:	4616      	mov	r6, r2
 800b324:	3201      	adds	r2, #1
 800b326:	7830      	ldrb	r0, [r6, #0]
 800b328:	f7ff ff8a 	bl	800b240 <__hexdig_fun>
 800b32c:	2800      	cmp	r0, #0
 800b32e:	d1f8      	bne.n	800b322 <__gethex+0xb6>
 800b330:	1bad      	subs	r5, r5, r6
 800b332:	00ad      	lsls	r5, r5, #2
 800b334:	e004      	b.n	800b340 <__gethex+0xd4>
 800b336:	2400      	movs	r4, #0
 800b338:	4625      	mov	r5, r4
 800b33a:	e7e0      	b.n	800b2fe <__gethex+0x92>
 800b33c:	2d00      	cmp	r5, #0
 800b33e:	d1f7      	bne.n	800b330 <__gethex+0xc4>
 800b340:	7833      	ldrb	r3, [r6, #0]
 800b342:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b346:	2b50      	cmp	r3, #80	; 0x50
 800b348:	d13b      	bne.n	800b3c2 <__gethex+0x156>
 800b34a:	7873      	ldrb	r3, [r6, #1]
 800b34c:	2b2b      	cmp	r3, #43	; 0x2b
 800b34e:	d02c      	beq.n	800b3aa <__gethex+0x13e>
 800b350:	2b2d      	cmp	r3, #45	; 0x2d
 800b352:	d02e      	beq.n	800b3b2 <__gethex+0x146>
 800b354:	1c71      	adds	r1, r6, #1
 800b356:	f04f 0900 	mov.w	r9, #0
 800b35a:	7808      	ldrb	r0, [r1, #0]
 800b35c:	f7ff ff70 	bl	800b240 <__hexdig_fun>
 800b360:	1e43      	subs	r3, r0, #1
 800b362:	b2db      	uxtb	r3, r3
 800b364:	2b18      	cmp	r3, #24
 800b366:	d82c      	bhi.n	800b3c2 <__gethex+0x156>
 800b368:	f1a0 0210 	sub.w	r2, r0, #16
 800b36c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b370:	f7ff ff66 	bl	800b240 <__hexdig_fun>
 800b374:	1e43      	subs	r3, r0, #1
 800b376:	b2db      	uxtb	r3, r3
 800b378:	2b18      	cmp	r3, #24
 800b37a:	d91d      	bls.n	800b3b8 <__gethex+0x14c>
 800b37c:	f1b9 0f00 	cmp.w	r9, #0
 800b380:	d000      	beq.n	800b384 <__gethex+0x118>
 800b382:	4252      	negs	r2, r2
 800b384:	4415      	add	r5, r2
 800b386:	f8cb 1000 	str.w	r1, [fp]
 800b38a:	b1e4      	cbz	r4, 800b3c6 <__gethex+0x15a>
 800b38c:	9b00      	ldr	r3, [sp, #0]
 800b38e:	2b00      	cmp	r3, #0
 800b390:	bf14      	ite	ne
 800b392:	2700      	movne	r7, #0
 800b394:	2706      	moveq	r7, #6
 800b396:	4638      	mov	r0, r7
 800b398:	b009      	add	sp, #36	; 0x24
 800b39a:	ecbd 8b02 	vpop	{d8}
 800b39e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3a2:	463e      	mov	r6, r7
 800b3a4:	4625      	mov	r5, r4
 800b3a6:	2401      	movs	r4, #1
 800b3a8:	e7ca      	b.n	800b340 <__gethex+0xd4>
 800b3aa:	f04f 0900 	mov.w	r9, #0
 800b3ae:	1cb1      	adds	r1, r6, #2
 800b3b0:	e7d3      	b.n	800b35a <__gethex+0xee>
 800b3b2:	f04f 0901 	mov.w	r9, #1
 800b3b6:	e7fa      	b.n	800b3ae <__gethex+0x142>
 800b3b8:	230a      	movs	r3, #10
 800b3ba:	fb03 0202 	mla	r2, r3, r2, r0
 800b3be:	3a10      	subs	r2, #16
 800b3c0:	e7d4      	b.n	800b36c <__gethex+0x100>
 800b3c2:	4631      	mov	r1, r6
 800b3c4:	e7df      	b.n	800b386 <__gethex+0x11a>
 800b3c6:	1bf3      	subs	r3, r6, r7
 800b3c8:	3b01      	subs	r3, #1
 800b3ca:	4621      	mov	r1, r4
 800b3cc:	2b07      	cmp	r3, #7
 800b3ce:	dc0b      	bgt.n	800b3e8 <__gethex+0x17c>
 800b3d0:	ee18 0a10 	vmov	r0, s16
 800b3d4:	f000 fa82 	bl	800b8dc <_Balloc>
 800b3d8:	4604      	mov	r4, r0
 800b3da:	b940      	cbnz	r0, 800b3ee <__gethex+0x182>
 800b3dc:	4b5d      	ldr	r3, [pc, #372]	; (800b554 <__gethex+0x2e8>)
 800b3de:	4602      	mov	r2, r0
 800b3e0:	21de      	movs	r1, #222	; 0xde
 800b3e2:	485d      	ldr	r0, [pc, #372]	; (800b558 <__gethex+0x2ec>)
 800b3e4:	f001 fde4 	bl	800cfb0 <__assert_func>
 800b3e8:	3101      	adds	r1, #1
 800b3ea:	105b      	asrs	r3, r3, #1
 800b3ec:	e7ee      	b.n	800b3cc <__gethex+0x160>
 800b3ee:	f100 0914 	add.w	r9, r0, #20
 800b3f2:	f04f 0b00 	mov.w	fp, #0
 800b3f6:	f1ca 0301 	rsb	r3, sl, #1
 800b3fa:	f8cd 9008 	str.w	r9, [sp, #8]
 800b3fe:	f8cd b000 	str.w	fp, [sp]
 800b402:	9306      	str	r3, [sp, #24]
 800b404:	42b7      	cmp	r7, r6
 800b406:	d340      	bcc.n	800b48a <__gethex+0x21e>
 800b408:	9802      	ldr	r0, [sp, #8]
 800b40a:	9b00      	ldr	r3, [sp, #0]
 800b40c:	f840 3b04 	str.w	r3, [r0], #4
 800b410:	eba0 0009 	sub.w	r0, r0, r9
 800b414:	1080      	asrs	r0, r0, #2
 800b416:	0146      	lsls	r6, r0, #5
 800b418:	6120      	str	r0, [r4, #16]
 800b41a:	4618      	mov	r0, r3
 800b41c:	f000 fb50 	bl	800bac0 <__hi0bits>
 800b420:	1a30      	subs	r0, r6, r0
 800b422:	f8d8 6000 	ldr.w	r6, [r8]
 800b426:	42b0      	cmp	r0, r6
 800b428:	dd63      	ble.n	800b4f2 <__gethex+0x286>
 800b42a:	1b87      	subs	r7, r0, r6
 800b42c:	4639      	mov	r1, r7
 800b42e:	4620      	mov	r0, r4
 800b430:	f000 fef4 	bl	800c21c <__any_on>
 800b434:	4682      	mov	sl, r0
 800b436:	b1a8      	cbz	r0, 800b464 <__gethex+0x1f8>
 800b438:	1e7b      	subs	r3, r7, #1
 800b43a:	1159      	asrs	r1, r3, #5
 800b43c:	f003 021f 	and.w	r2, r3, #31
 800b440:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b444:	f04f 0a01 	mov.w	sl, #1
 800b448:	fa0a f202 	lsl.w	r2, sl, r2
 800b44c:	420a      	tst	r2, r1
 800b44e:	d009      	beq.n	800b464 <__gethex+0x1f8>
 800b450:	4553      	cmp	r3, sl
 800b452:	dd05      	ble.n	800b460 <__gethex+0x1f4>
 800b454:	1eb9      	subs	r1, r7, #2
 800b456:	4620      	mov	r0, r4
 800b458:	f000 fee0 	bl	800c21c <__any_on>
 800b45c:	2800      	cmp	r0, #0
 800b45e:	d145      	bne.n	800b4ec <__gethex+0x280>
 800b460:	f04f 0a02 	mov.w	sl, #2
 800b464:	4639      	mov	r1, r7
 800b466:	4620      	mov	r0, r4
 800b468:	f7ff fe98 	bl	800b19c <rshift>
 800b46c:	443d      	add	r5, r7
 800b46e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b472:	42ab      	cmp	r3, r5
 800b474:	da4c      	bge.n	800b510 <__gethex+0x2a4>
 800b476:	ee18 0a10 	vmov	r0, s16
 800b47a:	4621      	mov	r1, r4
 800b47c:	f000 fa6e 	bl	800b95c <_Bfree>
 800b480:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b482:	2300      	movs	r3, #0
 800b484:	6013      	str	r3, [r2, #0]
 800b486:	27a3      	movs	r7, #163	; 0xa3
 800b488:	e785      	b.n	800b396 <__gethex+0x12a>
 800b48a:	1e73      	subs	r3, r6, #1
 800b48c:	9a05      	ldr	r2, [sp, #20]
 800b48e:	9303      	str	r3, [sp, #12]
 800b490:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b494:	4293      	cmp	r3, r2
 800b496:	d019      	beq.n	800b4cc <__gethex+0x260>
 800b498:	f1bb 0f20 	cmp.w	fp, #32
 800b49c:	d107      	bne.n	800b4ae <__gethex+0x242>
 800b49e:	9b02      	ldr	r3, [sp, #8]
 800b4a0:	9a00      	ldr	r2, [sp, #0]
 800b4a2:	f843 2b04 	str.w	r2, [r3], #4
 800b4a6:	9302      	str	r3, [sp, #8]
 800b4a8:	2300      	movs	r3, #0
 800b4aa:	9300      	str	r3, [sp, #0]
 800b4ac:	469b      	mov	fp, r3
 800b4ae:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800b4b2:	f7ff fec5 	bl	800b240 <__hexdig_fun>
 800b4b6:	9b00      	ldr	r3, [sp, #0]
 800b4b8:	f000 000f 	and.w	r0, r0, #15
 800b4bc:	fa00 f00b 	lsl.w	r0, r0, fp
 800b4c0:	4303      	orrs	r3, r0
 800b4c2:	9300      	str	r3, [sp, #0]
 800b4c4:	f10b 0b04 	add.w	fp, fp, #4
 800b4c8:	9b03      	ldr	r3, [sp, #12]
 800b4ca:	e00d      	b.n	800b4e8 <__gethex+0x27c>
 800b4cc:	9b03      	ldr	r3, [sp, #12]
 800b4ce:	9a06      	ldr	r2, [sp, #24]
 800b4d0:	4413      	add	r3, r2
 800b4d2:	42bb      	cmp	r3, r7
 800b4d4:	d3e0      	bcc.n	800b498 <__gethex+0x22c>
 800b4d6:	4618      	mov	r0, r3
 800b4d8:	9901      	ldr	r1, [sp, #4]
 800b4da:	9307      	str	r3, [sp, #28]
 800b4dc:	4652      	mov	r2, sl
 800b4de:	f001 fc97 	bl	800ce10 <strncmp>
 800b4e2:	9b07      	ldr	r3, [sp, #28]
 800b4e4:	2800      	cmp	r0, #0
 800b4e6:	d1d7      	bne.n	800b498 <__gethex+0x22c>
 800b4e8:	461e      	mov	r6, r3
 800b4ea:	e78b      	b.n	800b404 <__gethex+0x198>
 800b4ec:	f04f 0a03 	mov.w	sl, #3
 800b4f0:	e7b8      	b.n	800b464 <__gethex+0x1f8>
 800b4f2:	da0a      	bge.n	800b50a <__gethex+0x29e>
 800b4f4:	1a37      	subs	r7, r6, r0
 800b4f6:	4621      	mov	r1, r4
 800b4f8:	ee18 0a10 	vmov	r0, s16
 800b4fc:	463a      	mov	r2, r7
 800b4fe:	f000 fc49 	bl	800bd94 <__lshift>
 800b502:	1bed      	subs	r5, r5, r7
 800b504:	4604      	mov	r4, r0
 800b506:	f100 0914 	add.w	r9, r0, #20
 800b50a:	f04f 0a00 	mov.w	sl, #0
 800b50e:	e7ae      	b.n	800b46e <__gethex+0x202>
 800b510:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800b514:	42a8      	cmp	r0, r5
 800b516:	dd72      	ble.n	800b5fe <__gethex+0x392>
 800b518:	1b45      	subs	r5, r0, r5
 800b51a:	42ae      	cmp	r6, r5
 800b51c:	dc36      	bgt.n	800b58c <__gethex+0x320>
 800b51e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b522:	2b02      	cmp	r3, #2
 800b524:	d02a      	beq.n	800b57c <__gethex+0x310>
 800b526:	2b03      	cmp	r3, #3
 800b528:	d02c      	beq.n	800b584 <__gethex+0x318>
 800b52a:	2b01      	cmp	r3, #1
 800b52c:	d11c      	bne.n	800b568 <__gethex+0x2fc>
 800b52e:	42ae      	cmp	r6, r5
 800b530:	d11a      	bne.n	800b568 <__gethex+0x2fc>
 800b532:	2e01      	cmp	r6, #1
 800b534:	d112      	bne.n	800b55c <__gethex+0x2f0>
 800b536:	9a04      	ldr	r2, [sp, #16]
 800b538:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b53c:	6013      	str	r3, [r2, #0]
 800b53e:	2301      	movs	r3, #1
 800b540:	6123      	str	r3, [r4, #16]
 800b542:	f8c9 3000 	str.w	r3, [r9]
 800b546:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b548:	2762      	movs	r7, #98	; 0x62
 800b54a:	601c      	str	r4, [r3, #0]
 800b54c:	e723      	b.n	800b396 <__gethex+0x12a>
 800b54e:	bf00      	nop
 800b550:	0800df28 	.word	0x0800df28
 800b554:	0800deb0 	.word	0x0800deb0
 800b558:	0800dec1 	.word	0x0800dec1
 800b55c:	1e71      	subs	r1, r6, #1
 800b55e:	4620      	mov	r0, r4
 800b560:	f000 fe5c 	bl	800c21c <__any_on>
 800b564:	2800      	cmp	r0, #0
 800b566:	d1e6      	bne.n	800b536 <__gethex+0x2ca>
 800b568:	ee18 0a10 	vmov	r0, s16
 800b56c:	4621      	mov	r1, r4
 800b56e:	f000 f9f5 	bl	800b95c <_Bfree>
 800b572:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b574:	2300      	movs	r3, #0
 800b576:	6013      	str	r3, [r2, #0]
 800b578:	2750      	movs	r7, #80	; 0x50
 800b57a:	e70c      	b.n	800b396 <__gethex+0x12a>
 800b57c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d1f2      	bne.n	800b568 <__gethex+0x2fc>
 800b582:	e7d8      	b.n	800b536 <__gethex+0x2ca>
 800b584:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b586:	2b00      	cmp	r3, #0
 800b588:	d1d5      	bne.n	800b536 <__gethex+0x2ca>
 800b58a:	e7ed      	b.n	800b568 <__gethex+0x2fc>
 800b58c:	1e6f      	subs	r7, r5, #1
 800b58e:	f1ba 0f00 	cmp.w	sl, #0
 800b592:	d131      	bne.n	800b5f8 <__gethex+0x38c>
 800b594:	b127      	cbz	r7, 800b5a0 <__gethex+0x334>
 800b596:	4639      	mov	r1, r7
 800b598:	4620      	mov	r0, r4
 800b59a:	f000 fe3f 	bl	800c21c <__any_on>
 800b59e:	4682      	mov	sl, r0
 800b5a0:	117b      	asrs	r3, r7, #5
 800b5a2:	2101      	movs	r1, #1
 800b5a4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800b5a8:	f007 071f 	and.w	r7, r7, #31
 800b5ac:	fa01 f707 	lsl.w	r7, r1, r7
 800b5b0:	421f      	tst	r7, r3
 800b5b2:	4629      	mov	r1, r5
 800b5b4:	4620      	mov	r0, r4
 800b5b6:	bf18      	it	ne
 800b5b8:	f04a 0a02 	orrne.w	sl, sl, #2
 800b5bc:	1b76      	subs	r6, r6, r5
 800b5be:	f7ff fded 	bl	800b19c <rshift>
 800b5c2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b5c6:	2702      	movs	r7, #2
 800b5c8:	f1ba 0f00 	cmp.w	sl, #0
 800b5cc:	d048      	beq.n	800b660 <__gethex+0x3f4>
 800b5ce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b5d2:	2b02      	cmp	r3, #2
 800b5d4:	d015      	beq.n	800b602 <__gethex+0x396>
 800b5d6:	2b03      	cmp	r3, #3
 800b5d8:	d017      	beq.n	800b60a <__gethex+0x39e>
 800b5da:	2b01      	cmp	r3, #1
 800b5dc:	d109      	bne.n	800b5f2 <__gethex+0x386>
 800b5de:	f01a 0f02 	tst.w	sl, #2
 800b5e2:	d006      	beq.n	800b5f2 <__gethex+0x386>
 800b5e4:	f8d9 0000 	ldr.w	r0, [r9]
 800b5e8:	ea4a 0a00 	orr.w	sl, sl, r0
 800b5ec:	f01a 0f01 	tst.w	sl, #1
 800b5f0:	d10e      	bne.n	800b610 <__gethex+0x3a4>
 800b5f2:	f047 0710 	orr.w	r7, r7, #16
 800b5f6:	e033      	b.n	800b660 <__gethex+0x3f4>
 800b5f8:	f04f 0a01 	mov.w	sl, #1
 800b5fc:	e7d0      	b.n	800b5a0 <__gethex+0x334>
 800b5fe:	2701      	movs	r7, #1
 800b600:	e7e2      	b.n	800b5c8 <__gethex+0x35c>
 800b602:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b604:	f1c3 0301 	rsb	r3, r3, #1
 800b608:	9315      	str	r3, [sp, #84]	; 0x54
 800b60a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d0f0      	beq.n	800b5f2 <__gethex+0x386>
 800b610:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b614:	f104 0314 	add.w	r3, r4, #20
 800b618:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b61c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b620:	f04f 0c00 	mov.w	ip, #0
 800b624:	4618      	mov	r0, r3
 800b626:	f853 2b04 	ldr.w	r2, [r3], #4
 800b62a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b62e:	d01c      	beq.n	800b66a <__gethex+0x3fe>
 800b630:	3201      	adds	r2, #1
 800b632:	6002      	str	r2, [r0, #0]
 800b634:	2f02      	cmp	r7, #2
 800b636:	f104 0314 	add.w	r3, r4, #20
 800b63a:	d13f      	bne.n	800b6bc <__gethex+0x450>
 800b63c:	f8d8 2000 	ldr.w	r2, [r8]
 800b640:	3a01      	subs	r2, #1
 800b642:	42b2      	cmp	r2, r6
 800b644:	d10a      	bne.n	800b65c <__gethex+0x3f0>
 800b646:	1171      	asrs	r1, r6, #5
 800b648:	2201      	movs	r2, #1
 800b64a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b64e:	f006 061f 	and.w	r6, r6, #31
 800b652:	fa02 f606 	lsl.w	r6, r2, r6
 800b656:	421e      	tst	r6, r3
 800b658:	bf18      	it	ne
 800b65a:	4617      	movne	r7, r2
 800b65c:	f047 0720 	orr.w	r7, r7, #32
 800b660:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b662:	601c      	str	r4, [r3, #0]
 800b664:	9b04      	ldr	r3, [sp, #16]
 800b666:	601d      	str	r5, [r3, #0]
 800b668:	e695      	b.n	800b396 <__gethex+0x12a>
 800b66a:	4299      	cmp	r1, r3
 800b66c:	f843 cc04 	str.w	ip, [r3, #-4]
 800b670:	d8d8      	bhi.n	800b624 <__gethex+0x3b8>
 800b672:	68a3      	ldr	r3, [r4, #8]
 800b674:	459b      	cmp	fp, r3
 800b676:	db19      	blt.n	800b6ac <__gethex+0x440>
 800b678:	6861      	ldr	r1, [r4, #4]
 800b67a:	ee18 0a10 	vmov	r0, s16
 800b67e:	3101      	adds	r1, #1
 800b680:	f000 f92c 	bl	800b8dc <_Balloc>
 800b684:	4681      	mov	r9, r0
 800b686:	b918      	cbnz	r0, 800b690 <__gethex+0x424>
 800b688:	4b1a      	ldr	r3, [pc, #104]	; (800b6f4 <__gethex+0x488>)
 800b68a:	4602      	mov	r2, r0
 800b68c:	2184      	movs	r1, #132	; 0x84
 800b68e:	e6a8      	b.n	800b3e2 <__gethex+0x176>
 800b690:	6922      	ldr	r2, [r4, #16]
 800b692:	3202      	adds	r2, #2
 800b694:	f104 010c 	add.w	r1, r4, #12
 800b698:	0092      	lsls	r2, r2, #2
 800b69a:	300c      	adds	r0, #12
 800b69c:	f7fd f90c 	bl	80088b8 <memcpy>
 800b6a0:	4621      	mov	r1, r4
 800b6a2:	ee18 0a10 	vmov	r0, s16
 800b6a6:	f000 f959 	bl	800b95c <_Bfree>
 800b6aa:	464c      	mov	r4, r9
 800b6ac:	6923      	ldr	r3, [r4, #16]
 800b6ae:	1c5a      	adds	r2, r3, #1
 800b6b0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b6b4:	6122      	str	r2, [r4, #16]
 800b6b6:	2201      	movs	r2, #1
 800b6b8:	615a      	str	r2, [r3, #20]
 800b6ba:	e7bb      	b.n	800b634 <__gethex+0x3c8>
 800b6bc:	6922      	ldr	r2, [r4, #16]
 800b6be:	455a      	cmp	r2, fp
 800b6c0:	dd0b      	ble.n	800b6da <__gethex+0x46e>
 800b6c2:	2101      	movs	r1, #1
 800b6c4:	4620      	mov	r0, r4
 800b6c6:	f7ff fd69 	bl	800b19c <rshift>
 800b6ca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b6ce:	3501      	adds	r5, #1
 800b6d0:	42ab      	cmp	r3, r5
 800b6d2:	f6ff aed0 	blt.w	800b476 <__gethex+0x20a>
 800b6d6:	2701      	movs	r7, #1
 800b6d8:	e7c0      	b.n	800b65c <__gethex+0x3f0>
 800b6da:	f016 061f 	ands.w	r6, r6, #31
 800b6de:	d0fa      	beq.n	800b6d6 <__gethex+0x46a>
 800b6e0:	4453      	add	r3, sl
 800b6e2:	f1c6 0620 	rsb	r6, r6, #32
 800b6e6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b6ea:	f000 f9e9 	bl	800bac0 <__hi0bits>
 800b6ee:	42b0      	cmp	r0, r6
 800b6f0:	dbe7      	blt.n	800b6c2 <__gethex+0x456>
 800b6f2:	e7f0      	b.n	800b6d6 <__gethex+0x46a>
 800b6f4:	0800deb0 	.word	0x0800deb0

0800b6f8 <L_shift>:
 800b6f8:	f1c2 0208 	rsb	r2, r2, #8
 800b6fc:	0092      	lsls	r2, r2, #2
 800b6fe:	b570      	push	{r4, r5, r6, lr}
 800b700:	f1c2 0620 	rsb	r6, r2, #32
 800b704:	6843      	ldr	r3, [r0, #4]
 800b706:	6804      	ldr	r4, [r0, #0]
 800b708:	fa03 f506 	lsl.w	r5, r3, r6
 800b70c:	432c      	orrs	r4, r5
 800b70e:	40d3      	lsrs	r3, r2
 800b710:	6004      	str	r4, [r0, #0]
 800b712:	f840 3f04 	str.w	r3, [r0, #4]!
 800b716:	4288      	cmp	r0, r1
 800b718:	d3f4      	bcc.n	800b704 <L_shift+0xc>
 800b71a:	bd70      	pop	{r4, r5, r6, pc}

0800b71c <__match>:
 800b71c:	b530      	push	{r4, r5, lr}
 800b71e:	6803      	ldr	r3, [r0, #0]
 800b720:	3301      	adds	r3, #1
 800b722:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b726:	b914      	cbnz	r4, 800b72e <__match+0x12>
 800b728:	6003      	str	r3, [r0, #0]
 800b72a:	2001      	movs	r0, #1
 800b72c:	bd30      	pop	{r4, r5, pc}
 800b72e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b732:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b736:	2d19      	cmp	r5, #25
 800b738:	bf98      	it	ls
 800b73a:	3220      	addls	r2, #32
 800b73c:	42a2      	cmp	r2, r4
 800b73e:	d0f0      	beq.n	800b722 <__match+0x6>
 800b740:	2000      	movs	r0, #0
 800b742:	e7f3      	b.n	800b72c <__match+0x10>

0800b744 <__hexnan>:
 800b744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b748:	680b      	ldr	r3, [r1, #0]
 800b74a:	115e      	asrs	r6, r3, #5
 800b74c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b750:	f013 031f 	ands.w	r3, r3, #31
 800b754:	b087      	sub	sp, #28
 800b756:	bf18      	it	ne
 800b758:	3604      	addne	r6, #4
 800b75a:	2500      	movs	r5, #0
 800b75c:	1f37      	subs	r7, r6, #4
 800b75e:	4690      	mov	r8, r2
 800b760:	6802      	ldr	r2, [r0, #0]
 800b762:	9301      	str	r3, [sp, #4]
 800b764:	4682      	mov	sl, r0
 800b766:	f846 5c04 	str.w	r5, [r6, #-4]
 800b76a:	46b9      	mov	r9, r7
 800b76c:	463c      	mov	r4, r7
 800b76e:	9502      	str	r5, [sp, #8]
 800b770:	46ab      	mov	fp, r5
 800b772:	7851      	ldrb	r1, [r2, #1]
 800b774:	1c53      	adds	r3, r2, #1
 800b776:	9303      	str	r3, [sp, #12]
 800b778:	b341      	cbz	r1, 800b7cc <__hexnan+0x88>
 800b77a:	4608      	mov	r0, r1
 800b77c:	9205      	str	r2, [sp, #20]
 800b77e:	9104      	str	r1, [sp, #16]
 800b780:	f7ff fd5e 	bl	800b240 <__hexdig_fun>
 800b784:	2800      	cmp	r0, #0
 800b786:	d14f      	bne.n	800b828 <__hexnan+0xe4>
 800b788:	9904      	ldr	r1, [sp, #16]
 800b78a:	9a05      	ldr	r2, [sp, #20]
 800b78c:	2920      	cmp	r1, #32
 800b78e:	d818      	bhi.n	800b7c2 <__hexnan+0x7e>
 800b790:	9b02      	ldr	r3, [sp, #8]
 800b792:	459b      	cmp	fp, r3
 800b794:	dd13      	ble.n	800b7be <__hexnan+0x7a>
 800b796:	454c      	cmp	r4, r9
 800b798:	d206      	bcs.n	800b7a8 <__hexnan+0x64>
 800b79a:	2d07      	cmp	r5, #7
 800b79c:	dc04      	bgt.n	800b7a8 <__hexnan+0x64>
 800b79e:	462a      	mov	r2, r5
 800b7a0:	4649      	mov	r1, r9
 800b7a2:	4620      	mov	r0, r4
 800b7a4:	f7ff ffa8 	bl	800b6f8 <L_shift>
 800b7a8:	4544      	cmp	r4, r8
 800b7aa:	d950      	bls.n	800b84e <__hexnan+0x10a>
 800b7ac:	2300      	movs	r3, #0
 800b7ae:	f1a4 0904 	sub.w	r9, r4, #4
 800b7b2:	f844 3c04 	str.w	r3, [r4, #-4]
 800b7b6:	f8cd b008 	str.w	fp, [sp, #8]
 800b7ba:	464c      	mov	r4, r9
 800b7bc:	461d      	mov	r5, r3
 800b7be:	9a03      	ldr	r2, [sp, #12]
 800b7c0:	e7d7      	b.n	800b772 <__hexnan+0x2e>
 800b7c2:	2929      	cmp	r1, #41	; 0x29
 800b7c4:	d156      	bne.n	800b874 <__hexnan+0x130>
 800b7c6:	3202      	adds	r2, #2
 800b7c8:	f8ca 2000 	str.w	r2, [sl]
 800b7cc:	f1bb 0f00 	cmp.w	fp, #0
 800b7d0:	d050      	beq.n	800b874 <__hexnan+0x130>
 800b7d2:	454c      	cmp	r4, r9
 800b7d4:	d206      	bcs.n	800b7e4 <__hexnan+0xa0>
 800b7d6:	2d07      	cmp	r5, #7
 800b7d8:	dc04      	bgt.n	800b7e4 <__hexnan+0xa0>
 800b7da:	462a      	mov	r2, r5
 800b7dc:	4649      	mov	r1, r9
 800b7de:	4620      	mov	r0, r4
 800b7e0:	f7ff ff8a 	bl	800b6f8 <L_shift>
 800b7e4:	4544      	cmp	r4, r8
 800b7e6:	d934      	bls.n	800b852 <__hexnan+0x10e>
 800b7e8:	f1a8 0204 	sub.w	r2, r8, #4
 800b7ec:	4623      	mov	r3, r4
 800b7ee:	f853 1b04 	ldr.w	r1, [r3], #4
 800b7f2:	f842 1f04 	str.w	r1, [r2, #4]!
 800b7f6:	429f      	cmp	r7, r3
 800b7f8:	d2f9      	bcs.n	800b7ee <__hexnan+0xaa>
 800b7fa:	1b3b      	subs	r3, r7, r4
 800b7fc:	f023 0303 	bic.w	r3, r3, #3
 800b800:	3304      	adds	r3, #4
 800b802:	3401      	adds	r4, #1
 800b804:	3e03      	subs	r6, #3
 800b806:	42b4      	cmp	r4, r6
 800b808:	bf88      	it	hi
 800b80a:	2304      	movhi	r3, #4
 800b80c:	4443      	add	r3, r8
 800b80e:	2200      	movs	r2, #0
 800b810:	f843 2b04 	str.w	r2, [r3], #4
 800b814:	429f      	cmp	r7, r3
 800b816:	d2fb      	bcs.n	800b810 <__hexnan+0xcc>
 800b818:	683b      	ldr	r3, [r7, #0]
 800b81a:	b91b      	cbnz	r3, 800b824 <__hexnan+0xe0>
 800b81c:	4547      	cmp	r7, r8
 800b81e:	d127      	bne.n	800b870 <__hexnan+0x12c>
 800b820:	2301      	movs	r3, #1
 800b822:	603b      	str	r3, [r7, #0]
 800b824:	2005      	movs	r0, #5
 800b826:	e026      	b.n	800b876 <__hexnan+0x132>
 800b828:	3501      	adds	r5, #1
 800b82a:	2d08      	cmp	r5, #8
 800b82c:	f10b 0b01 	add.w	fp, fp, #1
 800b830:	dd06      	ble.n	800b840 <__hexnan+0xfc>
 800b832:	4544      	cmp	r4, r8
 800b834:	d9c3      	bls.n	800b7be <__hexnan+0x7a>
 800b836:	2300      	movs	r3, #0
 800b838:	f844 3c04 	str.w	r3, [r4, #-4]
 800b83c:	2501      	movs	r5, #1
 800b83e:	3c04      	subs	r4, #4
 800b840:	6822      	ldr	r2, [r4, #0]
 800b842:	f000 000f 	and.w	r0, r0, #15
 800b846:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800b84a:	6022      	str	r2, [r4, #0]
 800b84c:	e7b7      	b.n	800b7be <__hexnan+0x7a>
 800b84e:	2508      	movs	r5, #8
 800b850:	e7b5      	b.n	800b7be <__hexnan+0x7a>
 800b852:	9b01      	ldr	r3, [sp, #4]
 800b854:	2b00      	cmp	r3, #0
 800b856:	d0df      	beq.n	800b818 <__hexnan+0xd4>
 800b858:	f04f 32ff 	mov.w	r2, #4294967295
 800b85c:	f1c3 0320 	rsb	r3, r3, #32
 800b860:	fa22 f303 	lsr.w	r3, r2, r3
 800b864:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b868:	401a      	ands	r2, r3
 800b86a:	f846 2c04 	str.w	r2, [r6, #-4]
 800b86e:	e7d3      	b.n	800b818 <__hexnan+0xd4>
 800b870:	3f04      	subs	r7, #4
 800b872:	e7d1      	b.n	800b818 <__hexnan+0xd4>
 800b874:	2004      	movs	r0, #4
 800b876:	b007      	add	sp, #28
 800b878:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b87c <_localeconv_r>:
 800b87c:	4800      	ldr	r0, [pc, #0]	; (800b880 <_localeconv_r+0x4>)
 800b87e:	4770      	bx	lr
 800b880:	20000164 	.word	0x20000164

0800b884 <_lseek_r>:
 800b884:	b538      	push	{r3, r4, r5, lr}
 800b886:	4d07      	ldr	r5, [pc, #28]	; (800b8a4 <_lseek_r+0x20>)
 800b888:	4604      	mov	r4, r0
 800b88a:	4608      	mov	r0, r1
 800b88c:	4611      	mov	r1, r2
 800b88e:	2200      	movs	r2, #0
 800b890:	602a      	str	r2, [r5, #0]
 800b892:	461a      	mov	r2, r3
 800b894:	f7f6 f95e 	bl	8001b54 <_lseek>
 800b898:	1c43      	adds	r3, r0, #1
 800b89a:	d102      	bne.n	800b8a2 <_lseek_r+0x1e>
 800b89c:	682b      	ldr	r3, [r5, #0]
 800b89e:	b103      	cbz	r3, 800b8a2 <_lseek_r+0x1e>
 800b8a0:	6023      	str	r3, [r4, #0]
 800b8a2:	bd38      	pop	{r3, r4, r5, pc}
 800b8a4:	2000044c 	.word	0x2000044c

0800b8a8 <malloc>:
 800b8a8:	4b02      	ldr	r3, [pc, #8]	; (800b8b4 <malloc+0xc>)
 800b8aa:	4601      	mov	r1, r0
 800b8ac:	6818      	ldr	r0, [r3, #0]
 800b8ae:	f000 bd59 	b.w	800c364 <_malloc_r>
 800b8b2:	bf00      	nop
 800b8b4:	2000000c 	.word	0x2000000c

0800b8b8 <__ascii_mbtowc>:
 800b8b8:	b082      	sub	sp, #8
 800b8ba:	b901      	cbnz	r1, 800b8be <__ascii_mbtowc+0x6>
 800b8bc:	a901      	add	r1, sp, #4
 800b8be:	b142      	cbz	r2, 800b8d2 <__ascii_mbtowc+0x1a>
 800b8c0:	b14b      	cbz	r3, 800b8d6 <__ascii_mbtowc+0x1e>
 800b8c2:	7813      	ldrb	r3, [r2, #0]
 800b8c4:	600b      	str	r3, [r1, #0]
 800b8c6:	7812      	ldrb	r2, [r2, #0]
 800b8c8:	1e10      	subs	r0, r2, #0
 800b8ca:	bf18      	it	ne
 800b8cc:	2001      	movne	r0, #1
 800b8ce:	b002      	add	sp, #8
 800b8d0:	4770      	bx	lr
 800b8d2:	4610      	mov	r0, r2
 800b8d4:	e7fb      	b.n	800b8ce <__ascii_mbtowc+0x16>
 800b8d6:	f06f 0001 	mvn.w	r0, #1
 800b8da:	e7f8      	b.n	800b8ce <__ascii_mbtowc+0x16>

0800b8dc <_Balloc>:
 800b8dc:	b570      	push	{r4, r5, r6, lr}
 800b8de:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b8e0:	4604      	mov	r4, r0
 800b8e2:	460d      	mov	r5, r1
 800b8e4:	b976      	cbnz	r6, 800b904 <_Balloc+0x28>
 800b8e6:	2010      	movs	r0, #16
 800b8e8:	f7ff ffde 	bl	800b8a8 <malloc>
 800b8ec:	4602      	mov	r2, r0
 800b8ee:	6260      	str	r0, [r4, #36]	; 0x24
 800b8f0:	b920      	cbnz	r0, 800b8fc <_Balloc+0x20>
 800b8f2:	4b18      	ldr	r3, [pc, #96]	; (800b954 <_Balloc+0x78>)
 800b8f4:	4818      	ldr	r0, [pc, #96]	; (800b958 <_Balloc+0x7c>)
 800b8f6:	2166      	movs	r1, #102	; 0x66
 800b8f8:	f001 fb5a 	bl	800cfb0 <__assert_func>
 800b8fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b900:	6006      	str	r6, [r0, #0]
 800b902:	60c6      	str	r6, [r0, #12]
 800b904:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b906:	68f3      	ldr	r3, [r6, #12]
 800b908:	b183      	cbz	r3, 800b92c <_Balloc+0x50>
 800b90a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b90c:	68db      	ldr	r3, [r3, #12]
 800b90e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b912:	b9b8      	cbnz	r0, 800b944 <_Balloc+0x68>
 800b914:	2101      	movs	r1, #1
 800b916:	fa01 f605 	lsl.w	r6, r1, r5
 800b91a:	1d72      	adds	r2, r6, #5
 800b91c:	0092      	lsls	r2, r2, #2
 800b91e:	4620      	mov	r0, r4
 800b920:	f000 fc9d 	bl	800c25e <_calloc_r>
 800b924:	b160      	cbz	r0, 800b940 <_Balloc+0x64>
 800b926:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b92a:	e00e      	b.n	800b94a <_Balloc+0x6e>
 800b92c:	2221      	movs	r2, #33	; 0x21
 800b92e:	2104      	movs	r1, #4
 800b930:	4620      	mov	r0, r4
 800b932:	f000 fc94 	bl	800c25e <_calloc_r>
 800b936:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b938:	60f0      	str	r0, [r6, #12]
 800b93a:	68db      	ldr	r3, [r3, #12]
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d1e4      	bne.n	800b90a <_Balloc+0x2e>
 800b940:	2000      	movs	r0, #0
 800b942:	bd70      	pop	{r4, r5, r6, pc}
 800b944:	6802      	ldr	r2, [r0, #0]
 800b946:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b94a:	2300      	movs	r3, #0
 800b94c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b950:	e7f7      	b.n	800b942 <_Balloc+0x66>
 800b952:	bf00      	nop
 800b954:	0800de3e 	.word	0x0800de3e
 800b958:	0800df3c 	.word	0x0800df3c

0800b95c <_Bfree>:
 800b95c:	b570      	push	{r4, r5, r6, lr}
 800b95e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b960:	4605      	mov	r5, r0
 800b962:	460c      	mov	r4, r1
 800b964:	b976      	cbnz	r6, 800b984 <_Bfree+0x28>
 800b966:	2010      	movs	r0, #16
 800b968:	f7ff ff9e 	bl	800b8a8 <malloc>
 800b96c:	4602      	mov	r2, r0
 800b96e:	6268      	str	r0, [r5, #36]	; 0x24
 800b970:	b920      	cbnz	r0, 800b97c <_Bfree+0x20>
 800b972:	4b09      	ldr	r3, [pc, #36]	; (800b998 <_Bfree+0x3c>)
 800b974:	4809      	ldr	r0, [pc, #36]	; (800b99c <_Bfree+0x40>)
 800b976:	218a      	movs	r1, #138	; 0x8a
 800b978:	f001 fb1a 	bl	800cfb0 <__assert_func>
 800b97c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b980:	6006      	str	r6, [r0, #0]
 800b982:	60c6      	str	r6, [r0, #12]
 800b984:	b13c      	cbz	r4, 800b996 <_Bfree+0x3a>
 800b986:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b988:	6862      	ldr	r2, [r4, #4]
 800b98a:	68db      	ldr	r3, [r3, #12]
 800b98c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b990:	6021      	str	r1, [r4, #0]
 800b992:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b996:	bd70      	pop	{r4, r5, r6, pc}
 800b998:	0800de3e 	.word	0x0800de3e
 800b99c:	0800df3c 	.word	0x0800df3c

0800b9a0 <__multadd>:
 800b9a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9a4:	690d      	ldr	r5, [r1, #16]
 800b9a6:	4607      	mov	r7, r0
 800b9a8:	460c      	mov	r4, r1
 800b9aa:	461e      	mov	r6, r3
 800b9ac:	f101 0c14 	add.w	ip, r1, #20
 800b9b0:	2000      	movs	r0, #0
 800b9b2:	f8dc 3000 	ldr.w	r3, [ip]
 800b9b6:	b299      	uxth	r1, r3
 800b9b8:	fb02 6101 	mla	r1, r2, r1, r6
 800b9bc:	0c1e      	lsrs	r6, r3, #16
 800b9be:	0c0b      	lsrs	r3, r1, #16
 800b9c0:	fb02 3306 	mla	r3, r2, r6, r3
 800b9c4:	b289      	uxth	r1, r1
 800b9c6:	3001      	adds	r0, #1
 800b9c8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b9cc:	4285      	cmp	r5, r0
 800b9ce:	f84c 1b04 	str.w	r1, [ip], #4
 800b9d2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b9d6:	dcec      	bgt.n	800b9b2 <__multadd+0x12>
 800b9d8:	b30e      	cbz	r6, 800ba1e <__multadd+0x7e>
 800b9da:	68a3      	ldr	r3, [r4, #8]
 800b9dc:	42ab      	cmp	r3, r5
 800b9de:	dc19      	bgt.n	800ba14 <__multadd+0x74>
 800b9e0:	6861      	ldr	r1, [r4, #4]
 800b9e2:	4638      	mov	r0, r7
 800b9e4:	3101      	adds	r1, #1
 800b9e6:	f7ff ff79 	bl	800b8dc <_Balloc>
 800b9ea:	4680      	mov	r8, r0
 800b9ec:	b928      	cbnz	r0, 800b9fa <__multadd+0x5a>
 800b9ee:	4602      	mov	r2, r0
 800b9f0:	4b0c      	ldr	r3, [pc, #48]	; (800ba24 <__multadd+0x84>)
 800b9f2:	480d      	ldr	r0, [pc, #52]	; (800ba28 <__multadd+0x88>)
 800b9f4:	21b5      	movs	r1, #181	; 0xb5
 800b9f6:	f001 fadb 	bl	800cfb0 <__assert_func>
 800b9fa:	6922      	ldr	r2, [r4, #16]
 800b9fc:	3202      	adds	r2, #2
 800b9fe:	f104 010c 	add.w	r1, r4, #12
 800ba02:	0092      	lsls	r2, r2, #2
 800ba04:	300c      	adds	r0, #12
 800ba06:	f7fc ff57 	bl	80088b8 <memcpy>
 800ba0a:	4621      	mov	r1, r4
 800ba0c:	4638      	mov	r0, r7
 800ba0e:	f7ff ffa5 	bl	800b95c <_Bfree>
 800ba12:	4644      	mov	r4, r8
 800ba14:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ba18:	3501      	adds	r5, #1
 800ba1a:	615e      	str	r6, [r3, #20]
 800ba1c:	6125      	str	r5, [r4, #16]
 800ba1e:	4620      	mov	r0, r4
 800ba20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba24:	0800deb0 	.word	0x0800deb0
 800ba28:	0800df3c 	.word	0x0800df3c

0800ba2c <__s2b>:
 800ba2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba30:	460c      	mov	r4, r1
 800ba32:	4615      	mov	r5, r2
 800ba34:	461f      	mov	r7, r3
 800ba36:	2209      	movs	r2, #9
 800ba38:	3308      	adds	r3, #8
 800ba3a:	4606      	mov	r6, r0
 800ba3c:	fb93 f3f2 	sdiv	r3, r3, r2
 800ba40:	2100      	movs	r1, #0
 800ba42:	2201      	movs	r2, #1
 800ba44:	429a      	cmp	r2, r3
 800ba46:	db09      	blt.n	800ba5c <__s2b+0x30>
 800ba48:	4630      	mov	r0, r6
 800ba4a:	f7ff ff47 	bl	800b8dc <_Balloc>
 800ba4e:	b940      	cbnz	r0, 800ba62 <__s2b+0x36>
 800ba50:	4602      	mov	r2, r0
 800ba52:	4b19      	ldr	r3, [pc, #100]	; (800bab8 <__s2b+0x8c>)
 800ba54:	4819      	ldr	r0, [pc, #100]	; (800babc <__s2b+0x90>)
 800ba56:	21ce      	movs	r1, #206	; 0xce
 800ba58:	f001 faaa 	bl	800cfb0 <__assert_func>
 800ba5c:	0052      	lsls	r2, r2, #1
 800ba5e:	3101      	adds	r1, #1
 800ba60:	e7f0      	b.n	800ba44 <__s2b+0x18>
 800ba62:	9b08      	ldr	r3, [sp, #32]
 800ba64:	6143      	str	r3, [r0, #20]
 800ba66:	2d09      	cmp	r5, #9
 800ba68:	f04f 0301 	mov.w	r3, #1
 800ba6c:	6103      	str	r3, [r0, #16]
 800ba6e:	dd16      	ble.n	800ba9e <__s2b+0x72>
 800ba70:	f104 0909 	add.w	r9, r4, #9
 800ba74:	46c8      	mov	r8, r9
 800ba76:	442c      	add	r4, r5
 800ba78:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ba7c:	4601      	mov	r1, r0
 800ba7e:	3b30      	subs	r3, #48	; 0x30
 800ba80:	220a      	movs	r2, #10
 800ba82:	4630      	mov	r0, r6
 800ba84:	f7ff ff8c 	bl	800b9a0 <__multadd>
 800ba88:	45a0      	cmp	r8, r4
 800ba8a:	d1f5      	bne.n	800ba78 <__s2b+0x4c>
 800ba8c:	f1a5 0408 	sub.w	r4, r5, #8
 800ba90:	444c      	add	r4, r9
 800ba92:	1b2d      	subs	r5, r5, r4
 800ba94:	1963      	adds	r3, r4, r5
 800ba96:	42bb      	cmp	r3, r7
 800ba98:	db04      	blt.n	800baa4 <__s2b+0x78>
 800ba9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba9e:	340a      	adds	r4, #10
 800baa0:	2509      	movs	r5, #9
 800baa2:	e7f6      	b.n	800ba92 <__s2b+0x66>
 800baa4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800baa8:	4601      	mov	r1, r0
 800baaa:	3b30      	subs	r3, #48	; 0x30
 800baac:	220a      	movs	r2, #10
 800baae:	4630      	mov	r0, r6
 800bab0:	f7ff ff76 	bl	800b9a0 <__multadd>
 800bab4:	e7ee      	b.n	800ba94 <__s2b+0x68>
 800bab6:	bf00      	nop
 800bab8:	0800deb0 	.word	0x0800deb0
 800babc:	0800df3c 	.word	0x0800df3c

0800bac0 <__hi0bits>:
 800bac0:	0c03      	lsrs	r3, r0, #16
 800bac2:	041b      	lsls	r3, r3, #16
 800bac4:	b9d3      	cbnz	r3, 800bafc <__hi0bits+0x3c>
 800bac6:	0400      	lsls	r0, r0, #16
 800bac8:	2310      	movs	r3, #16
 800baca:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800bace:	bf04      	itt	eq
 800bad0:	0200      	lsleq	r0, r0, #8
 800bad2:	3308      	addeq	r3, #8
 800bad4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800bad8:	bf04      	itt	eq
 800bada:	0100      	lsleq	r0, r0, #4
 800badc:	3304      	addeq	r3, #4
 800bade:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800bae2:	bf04      	itt	eq
 800bae4:	0080      	lsleq	r0, r0, #2
 800bae6:	3302      	addeq	r3, #2
 800bae8:	2800      	cmp	r0, #0
 800baea:	db05      	blt.n	800baf8 <__hi0bits+0x38>
 800baec:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800baf0:	f103 0301 	add.w	r3, r3, #1
 800baf4:	bf08      	it	eq
 800baf6:	2320      	moveq	r3, #32
 800baf8:	4618      	mov	r0, r3
 800bafa:	4770      	bx	lr
 800bafc:	2300      	movs	r3, #0
 800bafe:	e7e4      	b.n	800baca <__hi0bits+0xa>

0800bb00 <__lo0bits>:
 800bb00:	6803      	ldr	r3, [r0, #0]
 800bb02:	f013 0207 	ands.w	r2, r3, #7
 800bb06:	4601      	mov	r1, r0
 800bb08:	d00b      	beq.n	800bb22 <__lo0bits+0x22>
 800bb0a:	07da      	lsls	r2, r3, #31
 800bb0c:	d423      	bmi.n	800bb56 <__lo0bits+0x56>
 800bb0e:	0798      	lsls	r0, r3, #30
 800bb10:	bf49      	itett	mi
 800bb12:	085b      	lsrmi	r3, r3, #1
 800bb14:	089b      	lsrpl	r3, r3, #2
 800bb16:	2001      	movmi	r0, #1
 800bb18:	600b      	strmi	r3, [r1, #0]
 800bb1a:	bf5c      	itt	pl
 800bb1c:	600b      	strpl	r3, [r1, #0]
 800bb1e:	2002      	movpl	r0, #2
 800bb20:	4770      	bx	lr
 800bb22:	b298      	uxth	r0, r3
 800bb24:	b9a8      	cbnz	r0, 800bb52 <__lo0bits+0x52>
 800bb26:	0c1b      	lsrs	r3, r3, #16
 800bb28:	2010      	movs	r0, #16
 800bb2a:	b2da      	uxtb	r2, r3
 800bb2c:	b90a      	cbnz	r2, 800bb32 <__lo0bits+0x32>
 800bb2e:	3008      	adds	r0, #8
 800bb30:	0a1b      	lsrs	r3, r3, #8
 800bb32:	071a      	lsls	r2, r3, #28
 800bb34:	bf04      	itt	eq
 800bb36:	091b      	lsreq	r3, r3, #4
 800bb38:	3004      	addeq	r0, #4
 800bb3a:	079a      	lsls	r2, r3, #30
 800bb3c:	bf04      	itt	eq
 800bb3e:	089b      	lsreq	r3, r3, #2
 800bb40:	3002      	addeq	r0, #2
 800bb42:	07da      	lsls	r2, r3, #31
 800bb44:	d403      	bmi.n	800bb4e <__lo0bits+0x4e>
 800bb46:	085b      	lsrs	r3, r3, #1
 800bb48:	f100 0001 	add.w	r0, r0, #1
 800bb4c:	d005      	beq.n	800bb5a <__lo0bits+0x5a>
 800bb4e:	600b      	str	r3, [r1, #0]
 800bb50:	4770      	bx	lr
 800bb52:	4610      	mov	r0, r2
 800bb54:	e7e9      	b.n	800bb2a <__lo0bits+0x2a>
 800bb56:	2000      	movs	r0, #0
 800bb58:	4770      	bx	lr
 800bb5a:	2020      	movs	r0, #32
 800bb5c:	4770      	bx	lr
	...

0800bb60 <__i2b>:
 800bb60:	b510      	push	{r4, lr}
 800bb62:	460c      	mov	r4, r1
 800bb64:	2101      	movs	r1, #1
 800bb66:	f7ff feb9 	bl	800b8dc <_Balloc>
 800bb6a:	4602      	mov	r2, r0
 800bb6c:	b928      	cbnz	r0, 800bb7a <__i2b+0x1a>
 800bb6e:	4b05      	ldr	r3, [pc, #20]	; (800bb84 <__i2b+0x24>)
 800bb70:	4805      	ldr	r0, [pc, #20]	; (800bb88 <__i2b+0x28>)
 800bb72:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800bb76:	f001 fa1b 	bl	800cfb0 <__assert_func>
 800bb7a:	2301      	movs	r3, #1
 800bb7c:	6144      	str	r4, [r0, #20]
 800bb7e:	6103      	str	r3, [r0, #16]
 800bb80:	bd10      	pop	{r4, pc}
 800bb82:	bf00      	nop
 800bb84:	0800deb0 	.word	0x0800deb0
 800bb88:	0800df3c 	.word	0x0800df3c

0800bb8c <__multiply>:
 800bb8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb90:	4691      	mov	r9, r2
 800bb92:	690a      	ldr	r2, [r1, #16]
 800bb94:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800bb98:	429a      	cmp	r2, r3
 800bb9a:	bfb8      	it	lt
 800bb9c:	460b      	movlt	r3, r1
 800bb9e:	460c      	mov	r4, r1
 800bba0:	bfbc      	itt	lt
 800bba2:	464c      	movlt	r4, r9
 800bba4:	4699      	movlt	r9, r3
 800bba6:	6927      	ldr	r7, [r4, #16]
 800bba8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bbac:	68a3      	ldr	r3, [r4, #8]
 800bbae:	6861      	ldr	r1, [r4, #4]
 800bbb0:	eb07 060a 	add.w	r6, r7, sl
 800bbb4:	42b3      	cmp	r3, r6
 800bbb6:	b085      	sub	sp, #20
 800bbb8:	bfb8      	it	lt
 800bbba:	3101      	addlt	r1, #1
 800bbbc:	f7ff fe8e 	bl	800b8dc <_Balloc>
 800bbc0:	b930      	cbnz	r0, 800bbd0 <__multiply+0x44>
 800bbc2:	4602      	mov	r2, r0
 800bbc4:	4b44      	ldr	r3, [pc, #272]	; (800bcd8 <__multiply+0x14c>)
 800bbc6:	4845      	ldr	r0, [pc, #276]	; (800bcdc <__multiply+0x150>)
 800bbc8:	f240 115d 	movw	r1, #349	; 0x15d
 800bbcc:	f001 f9f0 	bl	800cfb0 <__assert_func>
 800bbd0:	f100 0514 	add.w	r5, r0, #20
 800bbd4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800bbd8:	462b      	mov	r3, r5
 800bbda:	2200      	movs	r2, #0
 800bbdc:	4543      	cmp	r3, r8
 800bbde:	d321      	bcc.n	800bc24 <__multiply+0x98>
 800bbe0:	f104 0314 	add.w	r3, r4, #20
 800bbe4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800bbe8:	f109 0314 	add.w	r3, r9, #20
 800bbec:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800bbf0:	9202      	str	r2, [sp, #8]
 800bbf2:	1b3a      	subs	r2, r7, r4
 800bbf4:	3a15      	subs	r2, #21
 800bbf6:	f022 0203 	bic.w	r2, r2, #3
 800bbfa:	3204      	adds	r2, #4
 800bbfc:	f104 0115 	add.w	r1, r4, #21
 800bc00:	428f      	cmp	r7, r1
 800bc02:	bf38      	it	cc
 800bc04:	2204      	movcc	r2, #4
 800bc06:	9201      	str	r2, [sp, #4]
 800bc08:	9a02      	ldr	r2, [sp, #8]
 800bc0a:	9303      	str	r3, [sp, #12]
 800bc0c:	429a      	cmp	r2, r3
 800bc0e:	d80c      	bhi.n	800bc2a <__multiply+0x9e>
 800bc10:	2e00      	cmp	r6, #0
 800bc12:	dd03      	ble.n	800bc1c <__multiply+0x90>
 800bc14:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d05a      	beq.n	800bcd2 <__multiply+0x146>
 800bc1c:	6106      	str	r6, [r0, #16]
 800bc1e:	b005      	add	sp, #20
 800bc20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc24:	f843 2b04 	str.w	r2, [r3], #4
 800bc28:	e7d8      	b.n	800bbdc <__multiply+0x50>
 800bc2a:	f8b3 a000 	ldrh.w	sl, [r3]
 800bc2e:	f1ba 0f00 	cmp.w	sl, #0
 800bc32:	d024      	beq.n	800bc7e <__multiply+0xf2>
 800bc34:	f104 0e14 	add.w	lr, r4, #20
 800bc38:	46a9      	mov	r9, r5
 800bc3a:	f04f 0c00 	mov.w	ip, #0
 800bc3e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800bc42:	f8d9 1000 	ldr.w	r1, [r9]
 800bc46:	fa1f fb82 	uxth.w	fp, r2
 800bc4a:	b289      	uxth	r1, r1
 800bc4c:	fb0a 110b 	mla	r1, sl, fp, r1
 800bc50:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800bc54:	f8d9 2000 	ldr.w	r2, [r9]
 800bc58:	4461      	add	r1, ip
 800bc5a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800bc5e:	fb0a c20b 	mla	r2, sl, fp, ip
 800bc62:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800bc66:	b289      	uxth	r1, r1
 800bc68:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800bc6c:	4577      	cmp	r7, lr
 800bc6e:	f849 1b04 	str.w	r1, [r9], #4
 800bc72:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800bc76:	d8e2      	bhi.n	800bc3e <__multiply+0xb2>
 800bc78:	9a01      	ldr	r2, [sp, #4]
 800bc7a:	f845 c002 	str.w	ip, [r5, r2]
 800bc7e:	9a03      	ldr	r2, [sp, #12]
 800bc80:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800bc84:	3304      	adds	r3, #4
 800bc86:	f1b9 0f00 	cmp.w	r9, #0
 800bc8a:	d020      	beq.n	800bcce <__multiply+0x142>
 800bc8c:	6829      	ldr	r1, [r5, #0]
 800bc8e:	f104 0c14 	add.w	ip, r4, #20
 800bc92:	46ae      	mov	lr, r5
 800bc94:	f04f 0a00 	mov.w	sl, #0
 800bc98:	f8bc b000 	ldrh.w	fp, [ip]
 800bc9c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800bca0:	fb09 220b 	mla	r2, r9, fp, r2
 800bca4:	4492      	add	sl, r2
 800bca6:	b289      	uxth	r1, r1
 800bca8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800bcac:	f84e 1b04 	str.w	r1, [lr], #4
 800bcb0:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bcb4:	f8be 1000 	ldrh.w	r1, [lr]
 800bcb8:	0c12      	lsrs	r2, r2, #16
 800bcba:	fb09 1102 	mla	r1, r9, r2, r1
 800bcbe:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800bcc2:	4567      	cmp	r7, ip
 800bcc4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800bcc8:	d8e6      	bhi.n	800bc98 <__multiply+0x10c>
 800bcca:	9a01      	ldr	r2, [sp, #4]
 800bccc:	50a9      	str	r1, [r5, r2]
 800bcce:	3504      	adds	r5, #4
 800bcd0:	e79a      	b.n	800bc08 <__multiply+0x7c>
 800bcd2:	3e01      	subs	r6, #1
 800bcd4:	e79c      	b.n	800bc10 <__multiply+0x84>
 800bcd6:	bf00      	nop
 800bcd8:	0800deb0 	.word	0x0800deb0
 800bcdc:	0800df3c 	.word	0x0800df3c

0800bce0 <__pow5mult>:
 800bce0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bce4:	4615      	mov	r5, r2
 800bce6:	f012 0203 	ands.w	r2, r2, #3
 800bcea:	4606      	mov	r6, r0
 800bcec:	460f      	mov	r7, r1
 800bcee:	d007      	beq.n	800bd00 <__pow5mult+0x20>
 800bcf0:	4c25      	ldr	r4, [pc, #148]	; (800bd88 <__pow5mult+0xa8>)
 800bcf2:	3a01      	subs	r2, #1
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bcfa:	f7ff fe51 	bl	800b9a0 <__multadd>
 800bcfe:	4607      	mov	r7, r0
 800bd00:	10ad      	asrs	r5, r5, #2
 800bd02:	d03d      	beq.n	800bd80 <__pow5mult+0xa0>
 800bd04:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800bd06:	b97c      	cbnz	r4, 800bd28 <__pow5mult+0x48>
 800bd08:	2010      	movs	r0, #16
 800bd0a:	f7ff fdcd 	bl	800b8a8 <malloc>
 800bd0e:	4602      	mov	r2, r0
 800bd10:	6270      	str	r0, [r6, #36]	; 0x24
 800bd12:	b928      	cbnz	r0, 800bd20 <__pow5mult+0x40>
 800bd14:	4b1d      	ldr	r3, [pc, #116]	; (800bd8c <__pow5mult+0xac>)
 800bd16:	481e      	ldr	r0, [pc, #120]	; (800bd90 <__pow5mult+0xb0>)
 800bd18:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800bd1c:	f001 f948 	bl	800cfb0 <__assert_func>
 800bd20:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bd24:	6004      	str	r4, [r0, #0]
 800bd26:	60c4      	str	r4, [r0, #12]
 800bd28:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800bd2c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bd30:	b94c      	cbnz	r4, 800bd46 <__pow5mult+0x66>
 800bd32:	f240 2171 	movw	r1, #625	; 0x271
 800bd36:	4630      	mov	r0, r6
 800bd38:	f7ff ff12 	bl	800bb60 <__i2b>
 800bd3c:	2300      	movs	r3, #0
 800bd3e:	f8c8 0008 	str.w	r0, [r8, #8]
 800bd42:	4604      	mov	r4, r0
 800bd44:	6003      	str	r3, [r0, #0]
 800bd46:	f04f 0900 	mov.w	r9, #0
 800bd4a:	07eb      	lsls	r3, r5, #31
 800bd4c:	d50a      	bpl.n	800bd64 <__pow5mult+0x84>
 800bd4e:	4639      	mov	r1, r7
 800bd50:	4622      	mov	r2, r4
 800bd52:	4630      	mov	r0, r6
 800bd54:	f7ff ff1a 	bl	800bb8c <__multiply>
 800bd58:	4639      	mov	r1, r7
 800bd5a:	4680      	mov	r8, r0
 800bd5c:	4630      	mov	r0, r6
 800bd5e:	f7ff fdfd 	bl	800b95c <_Bfree>
 800bd62:	4647      	mov	r7, r8
 800bd64:	106d      	asrs	r5, r5, #1
 800bd66:	d00b      	beq.n	800bd80 <__pow5mult+0xa0>
 800bd68:	6820      	ldr	r0, [r4, #0]
 800bd6a:	b938      	cbnz	r0, 800bd7c <__pow5mult+0x9c>
 800bd6c:	4622      	mov	r2, r4
 800bd6e:	4621      	mov	r1, r4
 800bd70:	4630      	mov	r0, r6
 800bd72:	f7ff ff0b 	bl	800bb8c <__multiply>
 800bd76:	6020      	str	r0, [r4, #0]
 800bd78:	f8c0 9000 	str.w	r9, [r0]
 800bd7c:	4604      	mov	r4, r0
 800bd7e:	e7e4      	b.n	800bd4a <__pow5mult+0x6a>
 800bd80:	4638      	mov	r0, r7
 800bd82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd86:	bf00      	nop
 800bd88:	0800e088 	.word	0x0800e088
 800bd8c:	0800de3e 	.word	0x0800de3e
 800bd90:	0800df3c 	.word	0x0800df3c

0800bd94 <__lshift>:
 800bd94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd98:	460c      	mov	r4, r1
 800bd9a:	6849      	ldr	r1, [r1, #4]
 800bd9c:	6923      	ldr	r3, [r4, #16]
 800bd9e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bda2:	68a3      	ldr	r3, [r4, #8]
 800bda4:	4607      	mov	r7, r0
 800bda6:	4691      	mov	r9, r2
 800bda8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bdac:	f108 0601 	add.w	r6, r8, #1
 800bdb0:	42b3      	cmp	r3, r6
 800bdb2:	db0b      	blt.n	800bdcc <__lshift+0x38>
 800bdb4:	4638      	mov	r0, r7
 800bdb6:	f7ff fd91 	bl	800b8dc <_Balloc>
 800bdba:	4605      	mov	r5, r0
 800bdbc:	b948      	cbnz	r0, 800bdd2 <__lshift+0x3e>
 800bdbe:	4602      	mov	r2, r0
 800bdc0:	4b2a      	ldr	r3, [pc, #168]	; (800be6c <__lshift+0xd8>)
 800bdc2:	482b      	ldr	r0, [pc, #172]	; (800be70 <__lshift+0xdc>)
 800bdc4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800bdc8:	f001 f8f2 	bl	800cfb0 <__assert_func>
 800bdcc:	3101      	adds	r1, #1
 800bdce:	005b      	lsls	r3, r3, #1
 800bdd0:	e7ee      	b.n	800bdb0 <__lshift+0x1c>
 800bdd2:	2300      	movs	r3, #0
 800bdd4:	f100 0114 	add.w	r1, r0, #20
 800bdd8:	f100 0210 	add.w	r2, r0, #16
 800bddc:	4618      	mov	r0, r3
 800bdde:	4553      	cmp	r3, sl
 800bde0:	db37      	blt.n	800be52 <__lshift+0xbe>
 800bde2:	6920      	ldr	r0, [r4, #16]
 800bde4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bde8:	f104 0314 	add.w	r3, r4, #20
 800bdec:	f019 091f 	ands.w	r9, r9, #31
 800bdf0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bdf4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800bdf8:	d02f      	beq.n	800be5a <__lshift+0xc6>
 800bdfa:	f1c9 0e20 	rsb	lr, r9, #32
 800bdfe:	468a      	mov	sl, r1
 800be00:	f04f 0c00 	mov.w	ip, #0
 800be04:	681a      	ldr	r2, [r3, #0]
 800be06:	fa02 f209 	lsl.w	r2, r2, r9
 800be0a:	ea42 020c 	orr.w	r2, r2, ip
 800be0e:	f84a 2b04 	str.w	r2, [sl], #4
 800be12:	f853 2b04 	ldr.w	r2, [r3], #4
 800be16:	4298      	cmp	r0, r3
 800be18:	fa22 fc0e 	lsr.w	ip, r2, lr
 800be1c:	d8f2      	bhi.n	800be04 <__lshift+0x70>
 800be1e:	1b03      	subs	r3, r0, r4
 800be20:	3b15      	subs	r3, #21
 800be22:	f023 0303 	bic.w	r3, r3, #3
 800be26:	3304      	adds	r3, #4
 800be28:	f104 0215 	add.w	r2, r4, #21
 800be2c:	4290      	cmp	r0, r2
 800be2e:	bf38      	it	cc
 800be30:	2304      	movcc	r3, #4
 800be32:	f841 c003 	str.w	ip, [r1, r3]
 800be36:	f1bc 0f00 	cmp.w	ip, #0
 800be3a:	d001      	beq.n	800be40 <__lshift+0xac>
 800be3c:	f108 0602 	add.w	r6, r8, #2
 800be40:	3e01      	subs	r6, #1
 800be42:	4638      	mov	r0, r7
 800be44:	612e      	str	r6, [r5, #16]
 800be46:	4621      	mov	r1, r4
 800be48:	f7ff fd88 	bl	800b95c <_Bfree>
 800be4c:	4628      	mov	r0, r5
 800be4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be52:	f842 0f04 	str.w	r0, [r2, #4]!
 800be56:	3301      	adds	r3, #1
 800be58:	e7c1      	b.n	800bdde <__lshift+0x4a>
 800be5a:	3904      	subs	r1, #4
 800be5c:	f853 2b04 	ldr.w	r2, [r3], #4
 800be60:	f841 2f04 	str.w	r2, [r1, #4]!
 800be64:	4298      	cmp	r0, r3
 800be66:	d8f9      	bhi.n	800be5c <__lshift+0xc8>
 800be68:	e7ea      	b.n	800be40 <__lshift+0xac>
 800be6a:	bf00      	nop
 800be6c:	0800deb0 	.word	0x0800deb0
 800be70:	0800df3c 	.word	0x0800df3c

0800be74 <__mcmp>:
 800be74:	b530      	push	{r4, r5, lr}
 800be76:	6902      	ldr	r2, [r0, #16]
 800be78:	690c      	ldr	r4, [r1, #16]
 800be7a:	1b12      	subs	r2, r2, r4
 800be7c:	d10e      	bne.n	800be9c <__mcmp+0x28>
 800be7e:	f100 0314 	add.w	r3, r0, #20
 800be82:	3114      	adds	r1, #20
 800be84:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800be88:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800be8c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800be90:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800be94:	42a5      	cmp	r5, r4
 800be96:	d003      	beq.n	800bea0 <__mcmp+0x2c>
 800be98:	d305      	bcc.n	800bea6 <__mcmp+0x32>
 800be9a:	2201      	movs	r2, #1
 800be9c:	4610      	mov	r0, r2
 800be9e:	bd30      	pop	{r4, r5, pc}
 800bea0:	4283      	cmp	r3, r0
 800bea2:	d3f3      	bcc.n	800be8c <__mcmp+0x18>
 800bea4:	e7fa      	b.n	800be9c <__mcmp+0x28>
 800bea6:	f04f 32ff 	mov.w	r2, #4294967295
 800beaa:	e7f7      	b.n	800be9c <__mcmp+0x28>

0800beac <__mdiff>:
 800beac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800beb0:	460c      	mov	r4, r1
 800beb2:	4606      	mov	r6, r0
 800beb4:	4611      	mov	r1, r2
 800beb6:	4620      	mov	r0, r4
 800beb8:	4690      	mov	r8, r2
 800beba:	f7ff ffdb 	bl	800be74 <__mcmp>
 800bebe:	1e05      	subs	r5, r0, #0
 800bec0:	d110      	bne.n	800bee4 <__mdiff+0x38>
 800bec2:	4629      	mov	r1, r5
 800bec4:	4630      	mov	r0, r6
 800bec6:	f7ff fd09 	bl	800b8dc <_Balloc>
 800beca:	b930      	cbnz	r0, 800beda <__mdiff+0x2e>
 800becc:	4b3a      	ldr	r3, [pc, #232]	; (800bfb8 <__mdiff+0x10c>)
 800bece:	4602      	mov	r2, r0
 800bed0:	f240 2132 	movw	r1, #562	; 0x232
 800bed4:	4839      	ldr	r0, [pc, #228]	; (800bfbc <__mdiff+0x110>)
 800bed6:	f001 f86b 	bl	800cfb0 <__assert_func>
 800beda:	2301      	movs	r3, #1
 800bedc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bee0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bee4:	bfa4      	itt	ge
 800bee6:	4643      	movge	r3, r8
 800bee8:	46a0      	movge	r8, r4
 800beea:	4630      	mov	r0, r6
 800beec:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bef0:	bfa6      	itte	ge
 800bef2:	461c      	movge	r4, r3
 800bef4:	2500      	movge	r5, #0
 800bef6:	2501      	movlt	r5, #1
 800bef8:	f7ff fcf0 	bl	800b8dc <_Balloc>
 800befc:	b920      	cbnz	r0, 800bf08 <__mdiff+0x5c>
 800befe:	4b2e      	ldr	r3, [pc, #184]	; (800bfb8 <__mdiff+0x10c>)
 800bf00:	4602      	mov	r2, r0
 800bf02:	f44f 7110 	mov.w	r1, #576	; 0x240
 800bf06:	e7e5      	b.n	800bed4 <__mdiff+0x28>
 800bf08:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bf0c:	6926      	ldr	r6, [r4, #16]
 800bf0e:	60c5      	str	r5, [r0, #12]
 800bf10:	f104 0914 	add.w	r9, r4, #20
 800bf14:	f108 0514 	add.w	r5, r8, #20
 800bf18:	f100 0e14 	add.w	lr, r0, #20
 800bf1c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800bf20:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bf24:	f108 0210 	add.w	r2, r8, #16
 800bf28:	46f2      	mov	sl, lr
 800bf2a:	2100      	movs	r1, #0
 800bf2c:	f859 3b04 	ldr.w	r3, [r9], #4
 800bf30:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800bf34:	fa1f f883 	uxth.w	r8, r3
 800bf38:	fa11 f18b 	uxtah	r1, r1, fp
 800bf3c:	0c1b      	lsrs	r3, r3, #16
 800bf3e:	eba1 0808 	sub.w	r8, r1, r8
 800bf42:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bf46:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800bf4a:	fa1f f888 	uxth.w	r8, r8
 800bf4e:	1419      	asrs	r1, r3, #16
 800bf50:	454e      	cmp	r6, r9
 800bf52:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800bf56:	f84a 3b04 	str.w	r3, [sl], #4
 800bf5a:	d8e7      	bhi.n	800bf2c <__mdiff+0x80>
 800bf5c:	1b33      	subs	r3, r6, r4
 800bf5e:	3b15      	subs	r3, #21
 800bf60:	f023 0303 	bic.w	r3, r3, #3
 800bf64:	3304      	adds	r3, #4
 800bf66:	3415      	adds	r4, #21
 800bf68:	42a6      	cmp	r6, r4
 800bf6a:	bf38      	it	cc
 800bf6c:	2304      	movcc	r3, #4
 800bf6e:	441d      	add	r5, r3
 800bf70:	4473      	add	r3, lr
 800bf72:	469e      	mov	lr, r3
 800bf74:	462e      	mov	r6, r5
 800bf76:	4566      	cmp	r6, ip
 800bf78:	d30e      	bcc.n	800bf98 <__mdiff+0xec>
 800bf7a:	f10c 0203 	add.w	r2, ip, #3
 800bf7e:	1b52      	subs	r2, r2, r5
 800bf80:	f022 0203 	bic.w	r2, r2, #3
 800bf84:	3d03      	subs	r5, #3
 800bf86:	45ac      	cmp	ip, r5
 800bf88:	bf38      	it	cc
 800bf8a:	2200      	movcc	r2, #0
 800bf8c:	441a      	add	r2, r3
 800bf8e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800bf92:	b17b      	cbz	r3, 800bfb4 <__mdiff+0x108>
 800bf94:	6107      	str	r7, [r0, #16]
 800bf96:	e7a3      	b.n	800bee0 <__mdiff+0x34>
 800bf98:	f856 8b04 	ldr.w	r8, [r6], #4
 800bf9c:	fa11 f288 	uxtah	r2, r1, r8
 800bfa0:	1414      	asrs	r4, r2, #16
 800bfa2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800bfa6:	b292      	uxth	r2, r2
 800bfa8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800bfac:	f84e 2b04 	str.w	r2, [lr], #4
 800bfb0:	1421      	asrs	r1, r4, #16
 800bfb2:	e7e0      	b.n	800bf76 <__mdiff+0xca>
 800bfb4:	3f01      	subs	r7, #1
 800bfb6:	e7ea      	b.n	800bf8e <__mdiff+0xe2>
 800bfb8:	0800deb0 	.word	0x0800deb0
 800bfbc:	0800df3c 	.word	0x0800df3c

0800bfc0 <__ulp>:
 800bfc0:	b082      	sub	sp, #8
 800bfc2:	ed8d 0b00 	vstr	d0, [sp]
 800bfc6:	9b01      	ldr	r3, [sp, #4]
 800bfc8:	4912      	ldr	r1, [pc, #72]	; (800c014 <__ulp+0x54>)
 800bfca:	4019      	ands	r1, r3
 800bfcc:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800bfd0:	2900      	cmp	r1, #0
 800bfd2:	dd05      	ble.n	800bfe0 <__ulp+0x20>
 800bfd4:	2200      	movs	r2, #0
 800bfd6:	460b      	mov	r3, r1
 800bfd8:	ec43 2b10 	vmov	d0, r2, r3
 800bfdc:	b002      	add	sp, #8
 800bfde:	4770      	bx	lr
 800bfe0:	4249      	negs	r1, r1
 800bfe2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800bfe6:	ea4f 5021 	mov.w	r0, r1, asr #20
 800bfea:	f04f 0200 	mov.w	r2, #0
 800bfee:	f04f 0300 	mov.w	r3, #0
 800bff2:	da04      	bge.n	800bffe <__ulp+0x3e>
 800bff4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800bff8:	fa41 f300 	asr.w	r3, r1, r0
 800bffc:	e7ec      	b.n	800bfd8 <__ulp+0x18>
 800bffe:	f1a0 0114 	sub.w	r1, r0, #20
 800c002:	291e      	cmp	r1, #30
 800c004:	bfda      	itte	le
 800c006:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800c00a:	fa20 f101 	lsrle.w	r1, r0, r1
 800c00e:	2101      	movgt	r1, #1
 800c010:	460a      	mov	r2, r1
 800c012:	e7e1      	b.n	800bfd8 <__ulp+0x18>
 800c014:	7ff00000 	.word	0x7ff00000

0800c018 <__b2d>:
 800c018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c01a:	6905      	ldr	r5, [r0, #16]
 800c01c:	f100 0714 	add.w	r7, r0, #20
 800c020:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800c024:	1f2e      	subs	r6, r5, #4
 800c026:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800c02a:	4620      	mov	r0, r4
 800c02c:	f7ff fd48 	bl	800bac0 <__hi0bits>
 800c030:	f1c0 0320 	rsb	r3, r0, #32
 800c034:	280a      	cmp	r0, #10
 800c036:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800c0b4 <__b2d+0x9c>
 800c03a:	600b      	str	r3, [r1, #0]
 800c03c:	dc14      	bgt.n	800c068 <__b2d+0x50>
 800c03e:	f1c0 0e0b 	rsb	lr, r0, #11
 800c042:	fa24 f10e 	lsr.w	r1, r4, lr
 800c046:	42b7      	cmp	r7, r6
 800c048:	ea41 030c 	orr.w	r3, r1, ip
 800c04c:	bf34      	ite	cc
 800c04e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c052:	2100      	movcs	r1, #0
 800c054:	3015      	adds	r0, #21
 800c056:	fa04 f000 	lsl.w	r0, r4, r0
 800c05a:	fa21 f10e 	lsr.w	r1, r1, lr
 800c05e:	ea40 0201 	orr.w	r2, r0, r1
 800c062:	ec43 2b10 	vmov	d0, r2, r3
 800c066:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c068:	42b7      	cmp	r7, r6
 800c06a:	bf3a      	itte	cc
 800c06c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c070:	f1a5 0608 	subcc.w	r6, r5, #8
 800c074:	2100      	movcs	r1, #0
 800c076:	380b      	subs	r0, #11
 800c078:	d017      	beq.n	800c0aa <__b2d+0x92>
 800c07a:	f1c0 0c20 	rsb	ip, r0, #32
 800c07e:	fa04 f500 	lsl.w	r5, r4, r0
 800c082:	42be      	cmp	r6, r7
 800c084:	fa21 f40c 	lsr.w	r4, r1, ip
 800c088:	ea45 0504 	orr.w	r5, r5, r4
 800c08c:	bf8c      	ite	hi
 800c08e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800c092:	2400      	movls	r4, #0
 800c094:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800c098:	fa01 f000 	lsl.w	r0, r1, r0
 800c09c:	fa24 f40c 	lsr.w	r4, r4, ip
 800c0a0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c0a4:	ea40 0204 	orr.w	r2, r0, r4
 800c0a8:	e7db      	b.n	800c062 <__b2d+0x4a>
 800c0aa:	ea44 030c 	orr.w	r3, r4, ip
 800c0ae:	460a      	mov	r2, r1
 800c0b0:	e7d7      	b.n	800c062 <__b2d+0x4a>
 800c0b2:	bf00      	nop
 800c0b4:	3ff00000 	.word	0x3ff00000

0800c0b8 <__d2b>:
 800c0b8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c0bc:	4689      	mov	r9, r1
 800c0be:	2101      	movs	r1, #1
 800c0c0:	ec57 6b10 	vmov	r6, r7, d0
 800c0c4:	4690      	mov	r8, r2
 800c0c6:	f7ff fc09 	bl	800b8dc <_Balloc>
 800c0ca:	4604      	mov	r4, r0
 800c0cc:	b930      	cbnz	r0, 800c0dc <__d2b+0x24>
 800c0ce:	4602      	mov	r2, r0
 800c0d0:	4b25      	ldr	r3, [pc, #148]	; (800c168 <__d2b+0xb0>)
 800c0d2:	4826      	ldr	r0, [pc, #152]	; (800c16c <__d2b+0xb4>)
 800c0d4:	f240 310a 	movw	r1, #778	; 0x30a
 800c0d8:	f000 ff6a 	bl	800cfb0 <__assert_func>
 800c0dc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c0e0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c0e4:	bb35      	cbnz	r5, 800c134 <__d2b+0x7c>
 800c0e6:	2e00      	cmp	r6, #0
 800c0e8:	9301      	str	r3, [sp, #4]
 800c0ea:	d028      	beq.n	800c13e <__d2b+0x86>
 800c0ec:	4668      	mov	r0, sp
 800c0ee:	9600      	str	r6, [sp, #0]
 800c0f0:	f7ff fd06 	bl	800bb00 <__lo0bits>
 800c0f4:	9900      	ldr	r1, [sp, #0]
 800c0f6:	b300      	cbz	r0, 800c13a <__d2b+0x82>
 800c0f8:	9a01      	ldr	r2, [sp, #4]
 800c0fa:	f1c0 0320 	rsb	r3, r0, #32
 800c0fe:	fa02 f303 	lsl.w	r3, r2, r3
 800c102:	430b      	orrs	r3, r1
 800c104:	40c2      	lsrs	r2, r0
 800c106:	6163      	str	r3, [r4, #20]
 800c108:	9201      	str	r2, [sp, #4]
 800c10a:	9b01      	ldr	r3, [sp, #4]
 800c10c:	61a3      	str	r3, [r4, #24]
 800c10e:	2b00      	cmp	r3, #0
 800c110:	bf14      	ite	ne
 800c112:	2202      	movne	r2, #2
 800c114:	2201      	moveq	r2, #1
 800c116:	6122      	str	r2, [r4, #16]
 800c118:	b1d5      	cbz	r5, 800c150 <__d2b+0x98>
 800c11a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c11e:	4405      	add	r5, r0
 800c120:	f8c9 5000 	str.w	r5, [r9]
 800c124:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c128:	f8c8 0000 	str.w	r0, [r8]
 800c12c:	4620      	mov	r0, r4
 800c12e:	b003      	add	sp, #12
 800c130:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c134:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c138:	e7d5      	b.n	800c0e6 <__d2b+0x2e>
 800c13a:	6161      	str	r1, [r4, #20]
 800c13c:	e7e5      	b.n	800c10a <__d2b+0x52>
 800c13e:	a801      	add	r0, sp, #4
 800c140:	f7ff fcde 	bl	800bb00 <__lo0bits>
 800c144:	9b01      	ldr	r3, [sp, #4]
 800c146:	6163      	str	r3, [r4, #20]
 800c148:	2201      	movs	r2, #1
 800c14a:	6122      	str	r2, [r4, #16]
 800c14c:	3020      	adds	r0, #32
 800c14e:	e7e3      	b.n	800c118 <__d2b+0x60>
 800c150:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c154:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c158:	f8c9 0000 	str.w	r0, [r9]
 800c15c:	6918      	ldr	r0, [r3, #16]
 800c15e:	f7ff fcaf 	bl	800bac0 <__hi0bits>
 800c162:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c166:	e7df      	b.n	800c128 <__d2b+0x70>
 800c168:	0800deb0 	.word	0x0800deb0
 800c16c:	0800df3c 	.word	0x0800df3c

0800c170 <__ratio>:
 800c170:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c174:	4688      	mov	r8, r1
 800c176:	4669      	mov	r1, sp
 800c178:	4681      	mov	r9, r0
 800c17a:	f7ff ff4d 	bl	800c018 <__b2d>
 800c17e:	a901      	add	r1, sp, #4
 800c180:	4640      	mov	r0, r8
 800c182:	ec55 4b10 	vmov	r4, r5, d0
 800c186:	f7ff ff47 	bl	800c018 <__b2d>
 800c18a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c18e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c192:	eba3 0c02 	sub.w	ip, r3, r2
 800c196:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c19a:	1a9b      	subs	r3, r3, r2
 800c19c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c1a0:	ec51 0b10 	vmov	r0, r1, d0
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	bfd6      	itet	le
 800c1a8:	460a      	movle	r2, r1
 800c1aa:	462a      	movgt	r2, r5
 800c1ac:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c1b0:	468b      	mov	fp, r1
 800c1b2:	462f      	mov	r7, r5
 800c1b4:	bfd4      	ite	le
 800c1b6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800c1ba:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c1be:	4620      	mov	r0, r4
 800c1c0:	ee10 2a10 	vmov	r2, s0
 800c1c4:	465b      	mov	r3, fp
 800c1c6:	4639      	mov	r1, r7
 800c1c8:	f7f4 fb70 	bl	80008ac <__aeabi_ddiv>
 800c1cc:	ec41 0b10 	vmov	d0, r0, r1
 800c1d0:	b003      	add	sp, #12
 800c1d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c1d6 <__copybits>:
 800c1d6:	3901      	subs	r1, #1
 800c1d8:	b570      	push	{r4, r5, r6, lr}
 800c1da:	1149      	asrs	r1, r1, #5
 800c1dc:	6914      	ldr	r4, [r2, #16]
 800c1de:	3101      	adds	r1, #1
 800c1e0:	f102 0314 	add.w	r3, r2, #20
 800c1e4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c1e8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c1ec:	1f05      	subs	r5, r0, #4
 800c1ee:	42a3      	cmp	r3, r4
 800c1f0:	d30c      	bcc.n	800c20c <__copybits+0x36>
 800c1f2:	1aa3      	subs	r3, r4, r2
 800c1f4:	3b11      	subs	r3, #17
 800c1f6:	f023 0303 	bic.w	r3, r3, #3
 800c1fa:	3211      	adds	r2, #17
 800c1fc:	42a2      	cmp	r2, r4
 800c1fe:	bf88      	it	hi
 800c200:	2300      	movhi	r3, #0
 800c202:	4418      	add	r0, r3
 800c204:	2300      	movs	r3, #0
 800c206:	4288      	cmp	r0, r1
 800c208:	d305      	bcc.n	800c216 <__copybits+0x40>
 800c20a:	bd70      	pop	{r4, r5, r6, pc}
 800c20c:	f853 6b04 	ldr.w	r6, [r3], #4
 800c210:	f845 6f04 	str.w	r6, [r5, #4]!
 800c214:	e7eb      	b.n	800c1ee <__copybits+0x18>
 800c216:	f840 3b04 	str.w	r3, [r0], #4
 800c21a:	e7f4      	b.n	800c206 <__copybits+0x30>

0800c21c <__any_on>:
 800c21c:	f100 0214 	add.w	r2, r0, #20
 800c220:	6900      	ldr	r0, [r0, #16]
 800c222:	114b      	asrs	r3, r1, #5
 800c224:	4298      	cmp	r0, r3
 800c226:	b510      	push	{r4, lr}
 800c228:	db11      	blt.n	800c24e <__any_on+0x32>
 800c22a:	dd0a      	ble.n	800c242 <__any_on+0x26>
 800c22c:	f011 011f 	ands.w	r1, r1, #31
 800c230:	d007      	beq.n	800c242 <__any_on+0x26>
 800c232:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c236:	fa24 f001 	lsr.w	r0, r4, r1
 800c23a:	fa00 f101 	lsl.w	r1, r0, r1
 800c23e:	428c      	cmp	r4, r1
 800c240:	d10b      	bne.n	800c25a <__any_on+0x3e>
 800c242:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c246:	4293      	cmp	r3, r2
 800c248:	d803      	bhi.n	800c252 <__any_on+0x36>
 800c24a:	2000      	movs	r0, #0
 800c24c:	bd10      	pop	{r4, pc}
 800c24e:	4603      	mov	r3, r0
 800c250:	e7f7      	b.n	800c242 <__any_on+0x26>
 800c252:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c256:	2900      	cmp	r1, #0
 800c258:	d0f5      	beq.n	800c246 <__any_on+0x2a>
 800c25a:	2001      	movs	r0, #1
 800c25c:	e7f6      	b.n	800c24c <__any_on+0x30>

0800c25e <_calloc_r>:
 800c25e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c260:	fba1 2402 	umull	r2, r4, r1, r2
 800c264:	b94c      	cbnz	r4, 800c27a <_calloc_r+0x1c>
 800c266:	4611      	mov	r1, r2
 800c268:	9201      	str	r2, [sp, #4]
 800c26a:	f000 f87b 	bl	800c364 <_malloc_r>
 800c26e:	9a01      	ldr	r2, [sp, #4]
 800c270:	4605      	mov	r5, r0
 800c272:	b930      	cbnz	r0, 800c282 <_calloc_r+0x24>
 800c274:	4628      	mov	r0, r5
 800c276:	b003      	add	sp, #12
 800c278:	bd30      	pop	{r4, r5, pc}
 800c27a:	220c      	movs	r2, #12
 800c27c:	6002      	str	r2, [r0, #0]
 800c27e:	2500      	movs	r5, #0
 800c280:	e7f8      	b.n	800c274 <_calloc_r+0x16>
 800c282:	4621      	mov	r1, r4
 800c284:	f7fc fb26 	bl	80088d4 <memset>
 800c288:	e7f4      	b.n	800c274 <_calloc_r+0x16>
	...

0800c28c <_free_r>:
 800c28c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c28e:	2900      	cmp	r1, #0
 800c290:	d044      	beq.n	800c31c <_free_r+0x90>
 800c292:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c296:	9001      	str	r0, [sp, #4]
 800c298:	2b00      	cmp	r3, #0
 800c29a:	f1a1 0404 	sub.w	r4, r1, #4
 800c29e:	bfb8      	it	lt
 800c2a0:	18e4      	addlt	r4, r4, r3
 800c2a2:	f001 f889 	bl	800d3b8 <__malloc_lock>
 800c2a6:	4a1e      	ldr	r2, [pc, #120]	; (800c320 <_free_r+0x94>)
 800c2a8:	9801      	ldr	r0, [sp, #4]
 800c2aa:	6813      	ldr	r3, [r2, #0]
 800c2ac:	b933      	cbnz	r3, 800c2bc <_free_r+0x30>
 800c2ae:	6063      	str	r3, [r4, #4]
 800c2b0:	6014      	str	r4, [r2, #0]
 800c2b2:	b003      	add	sp, #12
 800c2b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c2b8:	f001 b884 	b.w	800d3c4 <__malloc_unlock>
 800c2bc:	42a3      	cmp	r3, r4
 800c2be:	d908      	bls.n	800c2d2 <_free_r+0x46>
 800c2c0:	6825      	ldr	r5, [r4, #0]
 800c2c2:	1961      	adds	r1, r4, r5
 800c2c4:	428b      	cmp	r3, r1
 800c2c6:	bf01      	itttt	eq
 800c2c8:	6819      	ldreq	r1, [r3, #0]
 800c2ca:	685b      	ldreq	r3, [r3, #4]
 800c2cc:	1949      	addeq	r1, r1, r5
 800c2ce:	6021      	streq	r1, [r4, #0]
 800c2d0:	e7ed      	b.n	800c2ae <_free_r+0x22>
 800c2d2:	461a      	mov	r2, r3
 800c2d4:	685b      	ldr	r3, [r3, #4]
 800c2d6:	b10b      	cbz	r3, 800c2dc <_free_r+0x50>
 800c2d8:	42a3      	cmp	r3, r4
 800c2da:	d9fa      	bls.n	800c2d2 <_free_r+0x46>
 800c2dc:	6811      	ldr	r1, [r2, #0]
 800c2de:	1855      	adds	r5, r2, r1
 800c2e0:	42a5      	cmp	r5, r4
 800c2e2:	d10b      	bne.n	800c2fc <_free_r+0x70>
 800c2e4:	6824      	ldr	r4, [r4, #0]
 800c2e6:	4421      	add	r1, r4
 800c2e8:	1854      	adds	r4, r2, r1
 800c2ea:	42a3      	cmp	r3, r4
 800c2ec:	6011      	str	r1, [r2, #0]
 800c2ee:	d1e0      	bne.n	800c2b2 <_free_r+0x26>
 800c2f0:	681c      	ldr	r4, [r3, #0]
 800c2f2:	685b      	ldr	r3, [r3, #4]
 800c2f4:	6053      	str	r3, [r2, #4]
 800c2f6:	4421      	add	r1, r4
 800c2f8:	6011      	str	r1, [r2, #0]
 800c2fa:	e7da      	b.n	800c2b2 <_free_r+0x26>
 800c2fc:	d902      	bls.n	800c304 <_free_r+0x78>
 800c2fe:	230c      	movs	r3, #12
 800c300:	6003      	str	r3, [r0, #0]
 800c302:	e7d6      	b.n	800c2b2 <_free_r+0x26>
 800c304:	6825      	ldr	r5, [r4, #0]
 800c306:	1961      	adds	r1, r4, r5
 800c308:	428b      	cmp	r3, r1
 800c30a:	bf04      	itt	eq
 800c30c:	6819      	ldreq	r1, [r3, #0]
 800c30e:	685b      	ldreq	r3, [r3, #4]
 800c310:	6063      	str	r3, [r4, #4]
 800c312:	bf04      	itt	eq
 800c314:	1949      	addeq	r1, r1, r5
 800c316:	6021      	streq	r1, [r4, #0]
 800c318:	6054      	str	r4, [r2, #4]
 800c31a:	e7ca      	b.n	800c2b2 <_free_r+0x26>
 800c31c:	b003      	add	sp, #12
 800c31e:	bd30      	pop	{r4, r5, pc}
 800c320:	20000444 	.word	0x20000444

0800c324 <sbrk_aligned>:
 800c324:	b570      	push	{r4, r5, r6, lr}
 800c326:	4e0e      	ldr	r6, [pc, #56]	; (800c360 <sbrk_aligned+0x3c>)
 800c328:	460c      	mov	r4, r1
 800c32a:	6831      	ldr	r1, [r6, #0]
 800c32c:	4605      	mov	r5, r0
 800c32e:	b911      	cbnz	r1, 800c336 <sbrk_aligned+0x12>
 800c330:	f000 fd26 	bl	800cd80 <_sbrk_r>
 800c334:	6030      	str	r0, [r6, #0]
 800c336:	4621      	mov	r1, r4
 800c338:	4628      	mov	r0, r5
 800c33a:	f000 fd21 	bl	800cd80 <_sbrk_r>
 800c33e:	1c43      	adds	r3, r0, #1
 800c340:	d00a      	beq.n	800c358 <sbrk_aligned+0x34>
 800c342:	1cc4      	adds	r4, r0, #3
 800c344:	f024 0403 	bic.w	r4, r4, #3
 800c348:	42a0      	cmp	r0, r4
 800c34a:	d007      	beq.n	800c35c <sbrk_aligned+0x38>
 800c34c:	1a21      	subs	r1, r4, r0
 800c34e:	4628      	mov	r0, r5
 800c350:	f000 fd16 	bl	800cd80 <_sbrk_r>
 800c354:	3001      	adds	r0, #1
 800c356:	d101      	bne.n	800c35c <sbrk_aligned+0x38>
 800c358:	f04f 34ff 	mov.w	r4, #4294967295
 800c35c:	4620      	mov	r0, r4
 800c35e:	bd70      	pop	{r4, r5, r6, pc}
 800c360:	20000448 	.word	0x20000448

0800c364 <_malloc_r>:
 800c364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c368:	1ccd      	adds	r5, r1, #3
 800c36a:	f025 0503 	bic.w	r5, r5, #3
 800c36e:	3508      	adds	r5, #8
 800c370:	2d0c      	cmp	r5, #12
 800c372:	bf38      	it	cc
 800c374:	250c      	movcc	r5, #12
 800c376:	2d00      	cmp	r5, #0
 800c378:	4607      	mov	r7, r0
 800c37a:	db01      	blt.n	800c380 <_malloc_r+0x1c>
 800c37c:	42a9      	cmp	r1, r5
 800c37e:	d905      	bls.n	800c38c <_malloc_r+0x28>
 800c380:	230c      	movs	r3, #12
 800c382:	603b      	str	r3, [r7, #0]
 800c384:	2600      	movs	r6, #0
 800c386:	4630      	mov	r0, r6
 800c388:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c38c:	4e2e      	ldr	r6, [pc, #184]	; (800c448 <_malloc_r+0xe4>)
 800c38e:	f001 f813 	bl	800d3b8 <__malloc_lock>
 800c392:	6833      	ldr	r3, [r6, #0]
 800c394:	461c      	mov	r4, r3
 800c396:	bb34      	cbnz	r4, 800c3e6 <_malloc_r+0x82>
 800c398:	4629      	mov	r1, r5
 800c39a:	4638      	mov	r0, r7
 800c39c:	f7ff ffc2 	bl	800c324 <sbrk_aligned>
 800c3a0:	1c43      	adds	r3, r0, #1
 800c3a2:	4604      	mov	r4, r0
 800c3a4:	d14d      	bne.n	800c442 <_malloc_r+0xde>
 800c3a6:	6834      	ldr	r4, [r6, #0]
 800c3a8:	4626      	mov	r6, r4
 800c3aa:	2e00      	cmp	r6, #0
 800c3ac:	d140      	bne.n	800c430 <_malloc_r+0xcc>
 800c3ae:	6823      	ldr	r3, [r4, #0]
 800c3b0:	4631      	mov	r1, r6
 800c3b2:	4638      	mov	r0, r7
 800c3b4:	eb04 0803 	add.w	r8, r4, r3
 800c3b8:	f000 fce2 	bl	800cd80 <_sbrk_r>
 800c3bc:	4580      	cmp	r8, r0
 800c3be:	d13a      	bne.n	800c436 <_malloc_r+0xd2>
 800c3c0:	6821      	ldr	r1, [r4, #0]
 800c3c2:	3503      	adds	r5, #3
 800c3c4:	1a6d      	subs	r5, r5, r1
 800c3c6:	f025 0503 	bic.w	r5, r5, #3
 800c3ca:	3508      	adds	r5, #8
 800c3cc:	2d0c      	cmp	r5, #12
 800c3ce:	bf38      	it	cc
 800c3d0:	250c      	movcc	r5, #12
 800c3d2:	4629      	mov	r1, r5
 800c3d4:	4638      	mov	r0, r7
 800c3d6:	f7ff ffa5 	bl	800c324 <sbrk_aligned>
 800c3da:	3001      	adds	r0, #1
 800c3dc:	d02b      	beq.n	800c436 <_malloc_r+0xd2>
 800c3de:	6823      	ldr	r3, [r4, #0]
 800c3e0:	442b      	add	r3, r5
 800c3e2:	6023      	str	r3, [r4, #0]
 800c3e4:	e00e      	b.n	800c404 <_malloc_r+0xa0>
 800c3e6:	6822      	ldr	r2, [r4, #0]
 800c3e8:	1b52      	subs	r2, r2, r5
 800c3ea:	d41e      	bmi.n	800c42a <_malloc_r+0xc6>
 800c3ec:	2a0b      	cmp	r2, #11
 800c3ee:	d916      	bls.n	800c41e <_malloc_r+0xba>
 800c3f0:	1961      	adds	r1, r4, r5
 800c3f2:	42a3      	cmp	r3, r4
 800c3f4:	6025      	str	r5, [r4, #0]
 800c3f6:	bf18      	it	ne
 800c3f8:	6059      	strne	r1, [r3, #4]
 800c3fa:	6863      	ldr	r3, [r4, #4]
 800c3fc:	bf08      	it	eq
 800c3fe:	6031      	streq	r1, [r6, #0]
 800c400:	5162      	str	r2, [r4, r5]
 800c402:	604b      	str	r3, [r1, #4]
 800c404:	4638      	mov	r0, r7
 800c406:	f104 060b 	add.w	r6, r4, #11
 800c40a:	f000 ffdb 	bl	800d3c4 <__malloc_unlock>
 800c40e:	f026 0607 	bic.w	r6, r6, #7
 800c412:	1d23      	adds	r3, r4, #4
 800c414:	1af2      	subs	r2, r6, r3
 800c416:	d0b6      	beq.n	800c386 <_malloc_r+0x22>
 800c418:	1b9b      	subs	r3, r3, r6
 800c41a:	50a3      	str	r3, [r4, r2]
 800c41c:	e7b3      	b.n	800c386 <_malloc_r+0x22>
 800c41e:	6862      	ldr	r2, [r4, #4]
 800c420:	42a3      	cmp	r3, r4
 800c422:	bf0c      	ite	eq
 800c424:	6032      	streq	r2, [r6, #0]
 800c426:	605a      	strne	r2, [r3, #4]
 800c428:	e7ec      	b.n	800c404 <_malloc_r+0xa0>
 800c42a:	4623      	mov	r3, r4
 800c42c:	6864      	ldr	r4, [r4, #4]
 800c42e:	e7b2      	b.n	800c396 <_malloc_r+0x32>
 800c430:	4634      	mov	r4, r6
 800c432:	6876      	ldr	r6, [r6, #4]
 800c434:	e7b9      	b.n	800c3aa <_malloc_r+0x46>
 800c436:	230c      	movs	r3, #12
 800c438:	603b      	str	r3, [r7, #0]
 800c43a:	4638      	mov	r0, r7
 800c43c:	f000 ffc2 	bl	800d3c4 <__malloc_unlock>
 800c440:	e7a1      	b.n	800c386 <_malloc_r+0x22>
 800c442:	6025      	str	r5, [r4, #0]
 800c444:	e7de      	b.n	800c404 <_malloc_r+0xa0>
 800c446:	bf00      	nop
 800c448:	20000444 	.word	0x20000444

0800c44c <__ssputs_r>:
 800c44c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c450:	688e      	ldr	r6, [r1, #8]
 800c452:	429e      	cmp	r6, r3
 800c454:	4682      	mov	sl, r0
 800c456:	460c      	mov	r4, r1
 800c458:	4690      	mov	r8, r2
 800c45a:	461f      	mov	r7, r3
 800c45c:	d838      	bhi.n	800c4d0 <__ssputs_r+0x84>
 800c45e:	898a      	ldrh	r2, [r1, #12]
 800c460:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c464:	d032      	beq.n	800c4cc <__ssputs_r+0x80>
 800c466:	6825      	ldr	r5, [r4, #0]
 800c468:	6909      	ldr	r1, [r1, #16]
 800c46a:	eba5 0901 	sub.w	r9, r5, r1
 800c46e:	6965      	ldr	r5, [r4, #20]
 800c470:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c474:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c478:	3301      	adds	r3, #1
 800c47a:	444b      	add	r3, r9
 800c47c:	106d      	asrs	r5, r5, #1
 800c47e:	429d      	cmp	r5, r3
 800c480:	bf38      	it	cc
 800c482:	461d      	movcc	r5, r3
 800c484:	0553      	lsls	r3, r2, #21
 800c486:	d531      	bpl.n	800c4ec <__ssputs_r+0xa0>
 800c488:	4629      	mov	r1, r5
 800c48a:	f7ff ff6b 	bl	800c364 <_malloc_r>
 800c48e:	4606      	mov	r6, r0
 800c490:	b950      	cbnz	r0, 800c4a8 <__ssputs_r+0x5c>
 800c492:	230c      	movs	r3, #12
 800c494:	f8ca 3000 	str.w	r3, [sl]
 800c498:	89a3      	ldrh	r3, [r4, #12]
 800c49a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c49e:	81a3      	strh	r3, [r4, #12]
 800c4a0:	f04f 30ff 	mov.w	r0, #4294967295
 800c4a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4a8:	6921      	ldr	r1, [r4, #16]
 800c4aa:	464a      	mov	r2, r9
 800c4ac:	f7fc fa04 	bl	80088b8 <memcpy>
 800c4b0:	89a3      	ldrh	r3, [r4, #12]
 800c4b2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c4b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c4ba:	81a3      	strh	r3, [r4, #12]
 800c4bc:	6126      	str	r6, [r4, #16]
 800c4be:	6165      	str	r5, [r4, #20]
 800c4c0:	444e      	add	r6, r9
 800c4c2:	eba5 0509 	sub.w	r5, r5, r9
 800c4c6:	6026      	str	r6, [r4, #0]
 800c4c8:	60a5      	str	r5, [r4, #8]
 800c4ca:	463e      	mov	r6, r7
 800c4cc:	42be      	cmp	r6, r7
 800c4ce:	d900      	bls.n	800c4d2 <__ssputs_r+0x86>
 800c4d0:	463e      	mov	r6, r7
 800c4d2:	6820      	ldr	r0, [r4, #0]
 800c4d4:	4632      	mov	r2, r6
 800c4d6:	4641      	mov	r1, r8
 800c4d8:	f000 ff54 	bl	800d384 <memmove>
 800c4dc:	68a3      	ldr	r3, [r4, #8]
 800c4de:	1b9b      	subs	r3, r3, r6
 800c4e0:	60a3      	str	r3, [r4, #8]
 800c4e2:	6823      	ldr	r3, [r4, #0]
 800c4e4:	4433      	add	r3, r6
 800c4e6:	6023      	str	r3, [r4, #0]
 800c4e8:	2000      	movs	r0, #0
 800c4ea:	e7db      	b.n	800c4a4 <__ssputs_r+0x58>
 800c4ec:	462a      	mov	r2, r5
 800c4ee:	f000 ff6f 	bl	800d3d0 <_realloc_r>
 800c4f2:	4606      	mov	r6, r0
 800c4f4:	2800      	cmp	r0, #0
 800c4f6:	d1e1      	bne.n	800c4bc <__ssputs_r+0x70>
 800c4f8:	6921      	ldr	r1, [r4, #16]
 800c4fa:	4650      	mov	r0, sl
 800c4fc:	f7ff fec6 	bl	800c28c <_free_r>
 800c500:	e7c7      	b.n	800c492 <__ssputs_r+0x46>
	...

0800c504 <_svfiprintf_r>:
 800c504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c508:	4698      	mov	r8, r3
 800c50a:	898b      	ldrh	r3, [r1, #12]
 800c50c:	061b      	lsls	r3, r3, #24
 800c50e:	b09d      	sub	sp, #116	; 0x74
 800c510:	4607      	mov	r7, r0
 800c512:	460d      	mov	r5, r1
 800c514:	4614      	mov	r4, r2
 800c516:	d50e      	bpl.n	800c536 <_svfiprintf_r+0x32>
 800c518:	690b      	ldr	r3, [r1, #16]
 800c51a:	b963      	cbnz	r3, 800c536 <_svfiprintf_r+0x32>
 800c51c:	2140      	movs	r1, #64	; 0x40
 800c51e:	f7ff ff21 	bl	800c364 <_malloc_r>
 800c522:	6028      	str	r0, [r5, #0]
 800c524:	6128      	str	r0, [r5, #16]
 800c526:	b920      	cbnz	r0, 800c532 <_svfiprintf_r+0x2e>
 800c528:	230c      	movs	r3, #12
 800c52a:	603b      	str	r3, [r7, #0]
 800c52c:	f04f 30ff 	mov.w	r0, #4294967295
 800c530:	e0d1      	b.n	800c6d6 <_svfiprintf_r+0x1d2>
 800c532:	2340      	movs	r3, #64	; 0x40
 800c534:	616b      	str	r3, [r5, #20]
 800c536:	2300      	movs	r3, #0
 800c538:	9309      	str	r3, [sp, #36]	; 0x24
 800c53a:	2320      	movs	r3, #32
 800c53c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c540:	f8cd 800c 	str.w	r8, [sp, #12]
 800c544:	2330      	movs	r3, #48	; 0x30
 800c546:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c6f0 <_svfiprintf_r+0x1ec>
 800c54a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c54e:	f04f 0901 	mov.w	r9, #1
 800c552:	4623      	mov	r3, r4
 800c554:	469a      	mov	sl, r3
 800c556:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c55a:	b10a      	cbz	r2, 800c560 <_svfiprintf_r+0x5c>
 800c55c:	2a25      	cmp	r2, #37	; 0x25
 800c55e:	d1f9      	bne.n	800c554 <_svfiprintf_r+0x50>
 800c560:	ebba 0b04 	subs.w	fp, sl, r4
 800c564:	d00b      	beq.n	800c57e <_svfiprintf_r+0x7a>
 800c566:	465b      	mov	r3, fp
 800c568:	4622      	mov	r2, r4
 800c56a:	4629      	mov	r1, r5
 800c56c:	4638      	mov	r0, r7
 800c56e:	f7ff ff6d 	bl	800c44c <__ssputs_r>
 800c572:	3001      	adds	r0, #1
 800c574:	f000 80aa 	beq.w	800c6cc <_svfiprintf_r+0x1c8>
 800c578:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c57a:	445a      	add	r2, fp
 800c57c:	9209      	str	r2, [sp, #36]	; 0x24
 800c57e:	f89a 3000 	ldrb.w	r3, [sl]
 800c582:	2b00      	cmp	r3, #0
 800c584:	f000 80a2 	beq.w	800c6cc <_svfiprintf_r+0x1c8>
 800c588:	2300      	movs	r3, #0
 800c58a:	f04f 32ff 	mov.w	r2, #4294967295
 800c58e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c592:	f10a 0a01 	add.w	sl, sl, #1
 800c596:	9304      	str	r3, [sp, #16]
 800c598:	9307      	str	r3, [sp, #28]
 800c59a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c59e:	931a      	str	r3, [sp, #104]	; 0x68
 800c5a0:	4654      	mov	r4, sl
 800c5a2:	2205      	movs	r2, #5
 800c5a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c5a8:	4851      	ldr	r0, [pc, #324]	; (800c6f0 <_svfiprintf_r+0x1ec>)
 800c5aa:	f7f3 fe49 	bl	8000240 <memchr>
 800c5ae:	9a04      	ldr	r2, [sp, #16]
 800c5b0:	b9d8      	cbnz	r0, 800c5ea <_svfiprintf_r+0xe6>
 800c5b2:	06d0      	lsls	r0, r2, #27
 800c5b4:	bf44      	itt	mi
 800c5b6:	2320      	movmi	r3, #32
 800c5b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c5bc:	0711      	lsls	r1, r2, #28
 800c5be:	bf44      	itt	mi
 800c5c0:	232b      	movmi	r3, #43	; 0x2b
 800c5c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c5c6:	f89a 3000 	ldrb.w	r3, [sl]
 800c5ca:	2b2a      	cmp	r3, #42	; 0x2a
 800c5cc:	d015      	beq.n	800c5fa <_svfiprintf_r+0xf6>
 800c5ce:	9a07      	ldr	r2, [sp, #28]
 800c5d0:	4654      	mov	r4, sl
 800c5d2:	2000      	movs	r0, #0
 800c5d4:	f04f 0c0a 	mov.w	ip, #10
 800c5d8:	4621      	mov	r1, r4
 800c5da:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c5de:	3b30      	subs	r3, #48	; 0x30
 800c5e0:	2b09      	cmp	r3, #9
 800c5e2:	d94e      	bls.n	800c682 <_svfiprintf_r+0x17e>
 800c5e4:	b1b0      	cbz	r0, 800c614 <_svfiprintf_r+0x110>
 800c5e6:	9207      	str	r2, [sp, #28]
 800c5e8:	e014      	b.n	800c614 <_svfiprintf_r+0x110>
 800c5ea:	eba0 0308 	sub.w	r3, r0, r8
 800c5ee:	fa09 f303 	lsl.w	r3, r9, r3
 800c5f2:	4313      	orrs	r3, r2
 800c5f4:	9304      	str	r3, [sp, #16]
 800c5f6:	46a2      	mov	sl, r4
 800c5f8:	e7d2      	b.n	800c5a0 <_svfiprintf_r+0x9c>
 800c5fa:	9b03      	ldr	r3, [sp, #12]
 800c5fc:	1d19      	adds	r1, r3, #4
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	9103      	str	r1, [sp, #12]
 800c602:	2b00      	cmp	r3, #0
 800c604:	bfbb      	ittet	lt
 800c606:	425b      	neglt	r3, r3
 800c608:	f042 0202 	orrlt.w	r2, r2, #2
 800c60c:	9307      	strge	r3, [sp, #28]
 800c60e:	9307      	strlt	r3, [sp, #28]
 800c610:	bfb8      	it	lt
 800c612:	9204      	strlt	r2, [sp, #16]
 800c614:	7823      	ldrb	r3, [r4, #0]
 800c616:	2b2e      	cmp	r3, #46	; 0x2e
 800c618:	d10c      	bne.n	800c634 <_svfiprintf_r+0x130>
 800c61a:	7863      	ldrb	r3, [r4, #1]
 800c61c:	2b2a      	cmp	r3, #42	; 0x2a
 800c61e:	d135      	bne.n	800c68c <_svfiprintf_r+0x188>
 800c620:	9b03      	ldr	r3, [sp, #12]
 800c622:	1d1a      	adds	r2, r3, #4
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	9203      	str	r2, [sp, #12]
 800c628:	2b00      	cmp	r3, #0
 800c62a:	bfb8      	it	lt
 800c62c:	f04f 33ff 	movlt.w	r3, #4294967295
 800c630:	3402      	adds	r4, #2
 800c632:	9305      	str	r3, [sp, #20]
 800c634:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c700 <_svfiprintf_r+0x1fc>
 800c638:	7821      	ldrb	r1, [r4, #0]
 800c63a:	2203      	movs	r2, #3
 800c63c:	4650      	mov	r0, sl
 800c63e:	f7f3 fdff 	bl	8000240 <memchr>
 800c642:	b140      	cbz	r0, 800c656 <_svfiprintf_r+0x152>
 800c644:	2340      	movs	r3, #64	; 0x40
 800c646:	eba0 000a 	sub.w	r0, r0, sl
 800c64a:	fa03 f000 	lsl.w	r0, r3, r0
 800c64e:	9b04      	ldr	r3, [sp, #16]
 800c650:	4303      	orrs	r3, r0
 800c652:	3401      	adds	r4, #1
 800c654:	9304      	str	r3, [sp, #16]
 800c656:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c65a:	4826      	ldr	r0, [pc, #152]	; (800c6f4 <_svfiprintf_r+0x1f0>)
 800c65c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c660:	2206      	movs	r2, #6
 800c662:	f7f3 fded 	bl	8000240 <memchr>
 800c666:	2800      	cmp	r0, #0
 800c668:	d038      	beq.n	800c6dc <_svfiprintf_r+0x1d8>
 800c66a:	4b23      	ldr	r3, [pc, #140]	; (800c6f8 <_svfiprintf_r+0x1f4>)
 800c66c:	bb1b      	cbnz	r3, 800c6b6 <_svfiprintf_r+0x1b2>
 800c66e:	9b03      	ldr	r3, [sp, #12]
 800c670:	3307      	adds	r3, #7
 800c672:	f023 0307 	bic.w	r3, r3, #7
 800c676:	3308      	adds	r3, #8
 800c678:	9303      	str	r3, [sp, #12]
 800c67a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c67c:	4433      	add	r3, r6
 800c67e:	9309      	str	r3, [sp, #36]	; 0x24
 800c680:	e767      	b.n	800c552 <_svfiprintf_r+0x4e>
 800c682:	fb0c 3202 	mla	r2, ip, r2, r3
 800c686:	460c      	mov	r4, r1
 800c688:	2001      	movs	r0, #1
 800c68a:	e7a5      	b.n	800c5d8 <_svfiprintf_r+0xd4>
 800c68c:	2300      	movs	r3, #0
 800c68e:	3401      	adds	r4, #1
 800c690:	9305      	str	r3, [sp, #20]
 800c692:	4619      	mov	r1, r3
 800c694:	f04f 0c0a 	mov.w	ip, #10
 800c698:	4620      	mov	r0, r4
 800c69a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c69e:	3a30      	subs	r2, #48	; 0x30
 800c6a0:	2a09      	cmp	r2, #9
 800c6a2:	d903      	bls.n	800c6ac <_svfiprintf_r+0x1a8>
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d0c5      	beq.n	800c634 <_svfiprintf_r+0x130>
 800c6a8:	9105      	str	r1, [sp, #20]
 800c6aa:	e7c3      	b.n	800c634 <_svfiprintf_r+0x130>
 800c6ac:	fb0c 2101 	mla	r1, ip, r1, r2
 800c6b0:	4604      	mov	r4, r0
 800c6b2:	2301      	movs	r3, #1
 800c6b4:	e7f0      	b.n	800c698 <_svfiprintf_r+0x194>
 800c6b6:	ab03      	add	r3, sp, #12
 800c6b8:	9300      	str	r3, [sp, #0]
 800c6ba:	462a      	mov	r2, r5
 800c6bc:	4b0f      	ldr	r3, [pc, #60]	; (800c6fc <_svfiprintf_r+0x1f8>)
 800c6be:	a904      	add	r1, sp, #16
 800c6c0:	4638      	mov	r0, r7
 800c6c2:	f7fc f9af 	bl	8008a24 <_printf_float>
 800c6c6:	1c42      	adds	r2, r0, #1
 800c6c8:	4606      	mov	r6, r0
 800c6ca:	d1d6      	bne.n	800c67a <_svfiprintf_r+0x176>
 800c6cc:	89ab      	ldrh	r3, [r5, #12]
 800c6ce:	065b      	lsls	r3, r3, #25
 800c6d0:	f53f af2c 	bmi.w	800c52c <_svfiprintf_r+0x28>
 800c6d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c6d6:	b01d      	add	sp, #116	; 0x74
 800c6d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6dc:	ab03      	add	r3, sp, #12
 800c6de:	9300      	str	r3, [sp, #0]
 800c6e0:	462a      	mov	r2, r5
 800c6e2:	4b06      	ldr	r3, [pc, #24]	; (800c6fc <_svfiprintf_r+0x1f8>)
 800c6e4:	a904      	add	r1, sp, #16
 800c6e6:	4638      	mov	r0, r7
 800c6e8:	f7fc fc40 	bl	8008f6c <_printf_i>
 800c6ec:	e7eb      	b.n	800c6c6 <_svfiprintf_r+0x1c2>
 800c6ee:	bf00      	nop
 800c6f0:	0800e094 	.word	0x0800e094
 800c6f4:	0800e09e 	.word	0x0800e09e
 800c6f8:	08008a25 	.word	0x08008a25
 800c6fc:	0800c44d 	.word	0x0800c44d
 800c700:	0800e09a 	.word	0x0800e09a

0800c704 <_sungetc_r>:
 800c704:	b538      	push	{r3, r4, r5, lr}
 800c706:	1c4b      	adds	r3, r1, #1
 800c708:	4614      	mov	r4, r2
 800c70a:	d103      	bne.n	800c714 <_sungetc_r+0x10>
 800c70c:	f04f 35ff 	mov.w	r5, #4294967295
 800c710:	4628      	mov	r0, r5
 800c712:	bd38      	pop	{r3, r4, r5, pc}
 800c714:	8993      	ldrh	r3, [r2, #12]
 800c716:	f023 0320 	bic.w	r3, r3, #32
 800c71a:	8193      	strh	r3, [r2, #12]
 800c71c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c71e:	6852      	ldr	r2, [r2, #4]
 800c720:	b2cd      	uxtb	r5, r1
 800c722:	b18b      	cbz	r3, 800c748 <_sungetc_r+0x44>
 800c724:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c726:	4293      	cmp	r3, r2
 800c728:	dd08      	ble.n	800c73c <_sungetc_r+0x38>
 800c72a:	6823      	ldr	r3, [r4, #0]
 800c72c:	1e5a      	subs	r2, r3, #1
 800c72e:	6022      	str	r2, [r4, #0]
 800c730:	f803 5c01 	strb.w	r5, [r3, #-1]
 800c734:	6863      	ldr	r3, [r4, #4]
 800c736:	3301      	adds	r3, #1
 800c738:	6063      	str	r3, [r4, #4]
 800c73a:	e7e9      	b.n	800c710 <_sungetc_r+0xc>
 800c73c:	4621      	mov	r1, r4
 800c73e:	f000 fbef 	bl	800cf20 <__submore>
 800c742:	2800      	cmp	r0, #0
 800c744:	d0f1      	beq.n	800c72a <_sungetc_r+0x26>
 800c746:	e7e1      	b.n	800c70c <_sungetc_r+0x8>
 800c748:	6921      	ldr	r1, [r4, #16]
 800c74a:	6823      	ldr	r3, [r4, #0]
 800c74c:	b151      	cbz	r1, 800c764 <_sungetc_r+0x60>
 800c74e:	4299      	cmp	r1, r3
 800c750:	d208      	bcs.n	800c764 <_sungetc_r+0x60>
 800c752:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800c756:	42a9      	cmp	r1, r5
 800c758:	d104      	bne.n	800c764 <_sungetc_r+0x60>
 800c75a:	3b01      	subs	r3, #1
 800c75c:	3201      	adds	r2, #1
 800c75e:	6023      	str	r3, [r4, #0]
 800c760:	6062      	str	r2, [r4, #4]
 800c762:	e7d5      	b.n	800c710 <_sungetc_r+0xc>
 800c764:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800c768:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c76c:	6363      	str	r3, [r4, #52]	; 0x34
 800c76e:	2303      	movs	r3, #3
 800c770:	63a3      	str	r3, [r4, #56]	; 0x38
 800c772:	4623      	mov	r3, r4
 800c774:	f803 5f46 	strb.w	r5, [r3, #70]!
 800c778:	6023      	str	r3, [r4, #0]
 800c77a:	2301      	movs	r3, #1
 800c77c:	e7dc      	b.n	800c738 <_sungetc_r+0x34>

0800c77e <__ssrefill_r>:
 800c77e:	b510      	push	{r4, lr}
 800c780:	460c      	mov	r4, r1
 800c782:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800c784:	b169      	cbz	r1, 800c7a2 <__ssrefill_r+0x24>
 800c786:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c78a:	4299      	cmp	r1, r3
 800c78c:	d001      	beq.n	800c792 <__ssrefill_r+0x14>
 800c78e:	f7ff fd7d 	bl	800c28c <_free_r>
 800c792:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c794:	6063      	str	r3, [r4, #4]
 800c796:	2000      	movs	r0, #0
 800c798:	6360      	str	r0, [r4, #52]	; 0x34
 800c79a:	b113      	cbz	r3, 800c7a2 <__ssrefill_r+0x24>
 800c79c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c79e:	6023      	str	r3, [r4, #0]
 800c7a0:	bd10      	pop	{r4, pc}
 800c7a2:	6923      	ldr	r3, [r4, #16]
 800c7a4:	6023      	str	r3, [r4, #0]
 800c7a6:	2300      	movs	r3, #0
 800c7a8:	6063      	str	r3, [r4, #4]
 800c7aa:	89a3      	ldrh	r3, [r4, #12]
 800c7ac:	f043 0320 	orr.w	r3, r3, #32
 800c7b0:	81a3      	strh	r3, [r4, #12]
 800c7b2:	f04f 30ff 	mov.w	r0, #4294967295
 800c7b6:	e7f3      	b.n	800c7a0 <__ssrefill_r+0x22>

0800c7b8 <__ssvfiscanf_r>:
 800c7b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c7bc:	460c      	mov	r4, r1
 800c7be:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800c7c2:	2100      	movs	r1, #0
 800c7c4:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800c7c8:	49a6      	ldr	r1, [pc, #664]	; (800ca64 <__ssvfiscanf_r+0x2ac>)
 800c7ca:	91a0      	str	r1, [sp, #640]	; 0x280
 800c7cc:	f10d 0804 	add.w	r8, sp, #4
 800c7d0:	49a5      	ldr	r1, [pc, #660]	; (800ca68 <__ssvfiscanf_r+0x2b0>)
 800c7d2:	4fa6      	ldr	r7, [pc, #664]	; (800ca6c <__ssvfiscanf_r+0x2b4>)
 800c7d4:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800ca70 <__ssvfiscanf_r+0x2b8>
 800c7d8:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800c7dc:	4606      	mov	r6, r0
 800c7de:	91a1      	str	r1, [sp, #644]	; 0x284
 800c7e0:	9300      	str	r3, [sp, #0]
 800c7e2:	7813      	ldrb	r3, [r2, #0]
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	f000 815a 	beq.w	800ca9e <__ssvfiscanf_r+0x2e6>
 800c7ea:	5dd9      	ldrb	r1, [r3, r7]
 800c7ec:	f011 0108 	ands.w	r1, r1, #8
 800c7f0:	f102 0501 	add.w	r5, r2, #1
 800c7f4:	d019      	beq.n	800c82a <__ssvfiscanf_r+0x72>
 800c7f6:	6863      	ldr	r3, [r4, #4]
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	dd0f      	ble.n	800c81c <__ssvfiscanf_r+0x64>
 800c7fc:	6823      	ldr	r3, [r4, #0]
 800c7fe:	781a      	ldrb	r2, [r3, #0]
 800c800:	5cba      	ldrb	r2, [r7, r2]
 800c802:	0712      	lsls	r2, r2, #28
 800c804:	d401      	bmi.n	800c80a <__ssvfiscanf_r+0x52>
 800c806:	462a      	mov	r2, r5
 800c808:	e7eb      	b.n	800c7e2 <__ssvfiscanf_r+0x2a>
 800c80a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c80c:	3201      	adds	r2, #1
 800c80e:	9245      	str	r2, [sp, #276]	; 0x114
 800c810:	6862      	ldr	r2, [r4, #4]
 800c812:	3301      	adds	r3, #1
 800c814:	3a01      	subs	r2, #1
 800c816:	6062      	str	r2, [r4, #4]
 800c818:	6023      	str	r3, [r4, #0]
 800c81a:	e7ec      	b.n	800c7f6 <__ssvfiscanf_r+0x3e>
 800c81c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c81e:	4621      	mov	r1, r4
 800c820:	4630      	mov	r0, r6
 800c822:	4798      	blx	r3
 800c824:	2800      	cmp	r0, #0
 800c826:	d0e9      	beq.n	800c7fc <__ssvfiscanf_r+0x44>
 800c828:	e7ed      	b.n	800c806 <__ssvfiscanf_r+0x4e>
 800c82a:	2b25      	cmp	r3, #37	; 0x25
 800c82c:	d012      	beq.n	800c854 <__ssvfiscanf_r+0x9c>
 800c82e:	469a      	mov	sl, r3
 800c830:	6863      	ldr	r3, [r4, #4]
 800c832:	2b00      	cmp	r3, #0
 800c834:	f340 8091 	ble.w	800c95a <__ssvfiscanf_r+0x1a2>
 800c838:	6822      	ldr	r2, [r4, #0]
 800c83a:	7813      	ldrb	r3, [r2, #0]
 800c83c:	4553      	cmp	r3, sl
 800c83e:	f040 812e 	bne.w	800ca9e <__ssvfiscanf_r+0x2e6>
 800c842:	6863      	ldr	r3, [r4, #4]
 800c844:	3b01      	subs	r3, #1
 800c846:	6063      	str	r3, [r4, #4]
 800c848:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800c84a:	3201      	adds	r2, #1
 800c84c:	3301      	adds	r3, #1
 800c84e:	6022      	str	r2, [r4, #0]
 800c850:	9345      	str	r3, [sp, #276]	; 0x114
 800c852:	e7d8      	b.n	800c806 <__ssvfiscanf_r+0x4e>
 800c854:	9141      	str	r1, [sp, #260]	; 0x104
 800c856:	9143      	str	r1, [sp, #268]	; 0x10c
 800c858:	7853      	ldrb	r3, [r2, #1]
 800c85a:	2b2a      	cmp	r3, #42	; 0x2a
 800c85c:	bf02      	ittt	eq
 800c85e:	2310      	moveq	r3, #16
 800c860:	1c95      	addeq	r5, r2, #2
 800c862:	9341      	streq	r3, [sp, #260]	; 0x104
 800c864:	220a      	movs	r2, #10
 800c866:	46aa      	mov	sl, r5
 800c868:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800c86c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800c870:	2b09      	cmp	r3, #9
 800c872:	d91d      	bls.n	800c8b0 <__ssvfiscanf_r+0xf8>
 800c874:	487e      	ldr	r0, [pc, #504]	; (800ca70 <__ssvfiscanf_r+0x2b8>)
 800c876:	2203      	movs	r2, #3
 800c878:	f7f3 fce2 	bl	8000240 <memchr>
 800c87c:	b140      	cbz	r0, 800c890 <__ssvfiscanf_r+0xd8>
 800c87e:	2301      	movs	r3, #1
 800c880:	eba0 0009 	sub.w	r0, r0, r9
 800c884:	fa03 f000 	lsl.w	r0, r3, r0
 800c888:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c88a:	4318      	orrs	r0, r3
 800c88c:	9041      	str	r0, [sp, #260]	; 0x104
 800c88e:	4655      	mov	r5, sl
 800c890:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c894:	2b78      	cmp	r3, #120	; 0x78
 800c896:	d806      	bhi.n	800c8a6 <__ssvfiscanf_r+0xee>
 800c898:	2b57      	cmp	r3, #87	; 0x57
 800c89a:	d810      	bhi.n	800c8be <__ssvfiscanf_r+0x106>
 800c89c:	2b25      	cmp	r3, #37	; 0x25
 800c89e:	d0c6      	beq.n	800c82e <__ssvfiscanf_r+0x76>
 800c8a0:	d856      	bhi.n	800c950 <__ssvfiscanf_r+0x198>
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d064      	beq.n	800c970 <__ssvfiscanf_r+0x1b8>
 800c8a6:	2303      	movs	r3, #3
 800c8a8:	9347      	str	r3, [sp, #284]	; 0x11c
 800c8aa:	230a      	movs	r3, #10
 800c8ac:	9342      	str	r3, [sp, #264]	; 0x108
 800c8ae:	e071      	b.n	800c994 <__ssvfiscanf_r+0x1dc>
 800c8b0:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800c8b2:	fb02 1103 	mla	r1, r2, r3, r1
 800c8b6:	3930      	subs	r1, #48	; 0x30
 800c8b8:	9143      	str	r1, [sp, #268]	; 0x10c
 800c8ba:	4655      	mov	r5, sl
 800c8bc:	e7d3      	b.n	800c866 <__ssvfiscanf_r+0xae>
 800c8be:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800c8c2:	2a20      	cmp	r2, #32
 800c8c4:	d8ef      	bhi.n	800c8a6 <__ssvfiscanf_r+0xee>
 800c8c6:	a101      	add	r1, pc, #4	; (adr r1, 800c8cc <__ssvfiscanf_r+0x114>)
 800c8c8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c8cc:	0800c97f 	.word	0x0800c97f
 800c8d0:	0800c8a7 	.word	0x0800c8a7
 800c8d4:	0800c8a7 	.word	0x0800c8a7
 800c8d8:	0800c9dd 	.word	0x0800c9dd
 800c8dc:	0800c8a7 	.word	0x0800c8a7
 800c8e0:	0800c8a7 	.word	0x0800c8a7
 800c8e4:	0800c8a7 	.word	0x0800c8a7
 800c8e8:	0800c8a7 	.word	0x0800c8a7
 800c8ec:	0800c8a7 	.word	0x0800c8a7
 800c8f0:	0800c8a7 	.word	0x0800c8a7
 800c8f4:	0800c8a7 	.word	0x0800c8a7
 800c8f8:	0800c9f3 	.word	0x0800c9f3
 800c8fc:	0800c9c9 	.word	0x0800c9c9
 800c900:	0800c957 	.word	0x0800c957
 800c904:	0800c957 	.word	0x0800c957
 800c908:	0800c957 	.word	0x0800c957
 800c90c:	0800c8a7 	.word	0x0800c8a7
 800c910:	0800c9cd 	.word	0x0800c9cd
 800c914:	0800c8a7 	.word	0x0800c8a7
 800c918:	0800c8a7 	.word	0x0800c8a7
 800c91c:	0800c8a7 	.word	0x0800c8a7
 800c920:	0800c8a7 	.word	0x0800c8a7
 800c924:	0800ca03 	.word	0x0800ca03
 800c928:	0800c9d5 	.word	0x0800c9d5
 800c92c:	0800c977 	.word	0x0800c977
 800c930:	0800c8a7 	.word	0x0800c8a7
 800c934:	0800c8a7 	.word	0x0800c8a7
 800c938:	0800c9ff 	.word	0x0800c9ff
 800c93c:	0800c8a7 	.word	0x0800c8a7
 800c940:	0800c9c9 	.word	0x0800c9c9
 800c944:	0800c8a7 	.word	0x0800c8a7
 800c948:	0800c8a7 	.word	0x0800c8a7
 800c94c:	0800c97f 	.word	0x0800c97f
 800c950:	3b45      	subs	r3, #69	; 0x45
 800c952:	2b02      	cmp	r3, #2
 800c954:	d8a7      	bhi.n	800c8a6 <__ssvfiscanf_r+0xee>
 800c956:	2305      	movs	r3, #5
 800c958:	e01b      	b.n	800c992 <__ssvfiscanf_r+0x1da>
 800c95a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c95c:	4621      	mov	r1, r4
 800c95e:	4630      	mov	r0, r6
 800c960:	4798      	blx	r3
 800c962:	2800      	cmp	r0, #0
 800c964:	f43f af68 	beq.w	800c838 <__ssvfiscanf_r+0x80>
 800c968:	9844      	ldr	r0, [sp, #272]	; 0x110
 800c96a:	2800      	cmp	r0, #0
 800c96c:	f040 808d 	bne.w	800ca8a <__ssvfiscanf_r+0x2d2>
 800c970:	f04f 30ff 	mov.w	r0, #4294967295
 800c974:	e08f      	b.n	800ca96 <__ssvfiscanf_r+0x2de>
 800c976:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800c978:	f042 0220 	orr.w	r2, r2, #32
 800c97c:	9241      	str	r2, [sp, #260]	; 0x104
 800c97e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800c980:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c984:	9241      	str	r2, [sp, #260]	; 0x104
 800c986:	2210      	movs	r2, #16
 800c988:	2b6f      	cmp	r3, #111	; 0x6f
 800c98a:	9242      	str	r2, [sp, #264]	; 0x108
 800c98c:	bf34      	ite	cc
 800c98e:	2303      	movcc	r3, #3
 800c990:	2304      	movcs	r3, #4
 800c992:	9347      	str	r3, [sp, #284]	; 0x11c
 800c994:	6863      	ldr	r3, [r4, #4]
 800c996:	2b00      	cmp	r3, #0
 800c998:	dd42      	ble.n	800ca20 <__ssvfiscanf_r+0x268>
 800c99a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c99c:	0659      	lsls	r1, r3, #25
 800c99e:	d404      	bmi.n	800c9aa <__ssvfiscanf_r+0x1f2>
 800c9a0:	6823      	ldr	r3, [r4, #0]
 800c9a2:	781a      	ldrb	r2, [r3, #0]
 800c9a4:	5cba      	ldrb	r2, [r7, r2]
 800c9a6:	0712      	lsls	r2, r2, #28
 800c9a8:	d441      	bmi.n	800ca2e <__ssvfiscanf_r+0x276>
 800c9aa:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800c9ac:	2b02      	cmp	r3, #2
 800c9ae:	dc50      	bgt.n	800ca52 <__ssvfiscanf_r+0x29a>
 800c9b0:	466b      	mov	r3, sp
 800c9b2:	4622      	mov	r2, r4
 800c9b4:	a941      	add	r1, sp, #260	; 0x104
 800c9b6:	4630      	mov	r0, r6
 800c9b8:	f000 f876 	bl	800caa8 <_scanf_chars>
 800c9bc:	2801      	cmp	r0, #1
 800c9be:	d06e      	beq.n	800ca9e <__ssvfiscanf_r+0x2e6>
 800c9c0:	2802      	cmp	r0, #2
 800c9c2:	f47f af20 	bne.w	800c806 <__ssvfiscanf_r+0x4e>
 800c9c6:	e7cf      	b.n	800c968 <__ssvfiscanf_r+0x1b0>
 800c9c8:	220a      	movs	r2, #10
 800c9ca:	e7dd      	b.n	800c988 <__ssvfiscanf_r+0x1d0>
 800c9cc:	2300      	movs	r3, #0
 800c9ce:	9342      	str	r3, [sp, #264]	; 0x108
 800c9d0:	2303      	movs	r3, #3
 800c9d2:	e7de      	b.n	800c992 <__ssvfiscanf_r+0x1da>
 800c9d4:	2308      	movs	r3, #8
 800c9d6:	9342      	str	r3, [sp, #264]	; 0x108
 800c9d8:	2304      	movs	r3, #4
 800c9da:	e7da      	b.n	800c992 <__ssvfiscanf_r+0x1da>
 800c9dc:	4629      	mov	r1, r5
 800c9de:	4640      	mov	r0, r8
 800c9e0:	f000 f9de 	bl	800cda0 <__sccl>
 800c9e4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c9e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c9ea:	9341      	str	r3, [sp, #260]	; 0x104
 800c9ec:	4605      	mov	r5, r0
 800c9ee:	2301      	movs	r3, #1
 800c9f0:	e7cf      	b.n	800c992 <__ssvfiscanf_r+0x1da>
 800c9f2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c9f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c9f8:	9341      	str	r3, [sp, #260]	; 0x104
 800c9fa:	2300      	movs	r3, #0
 800c9fc:	e7c9      	b.n	800c992 <__ssvfiscanf_r+0x1da>
 800c9fe:	2302      	movs	r3, #2
 800ca00:	e7c7      	b.n	800c992 <__ssvfiscanf_r+0x1da>
 800ca02:	9841      	ldr	r0, [sp, #260]	; 0x104
 800ca04:	06c3      	lsls	r3, r0, #27
 800ca06:	f53f aefe 	bmi.w	800c806 <__ssvfiscanf_r+0x4e>
 800ca0a:	9b00      	ldr	r3, [sp, #0]
 800ca0c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800ca0e:	1d19      	adds	r1, r3, #4
 800ca10:	9100      	str	r1, [sp, #0]
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	f010 0f01 	tst.w	r0, #1
 800ca18:	bf14      	ite	ne
 800ca1a:	801a      	strhne	r2, [r3, #0]
 800ca1c:	601a      	streq	r2, [r3, #0]
 800ca1e:	e6f2      	b.n	800c806 <__ssvfiscanf_r+0x4e>
 800ca20:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800ca22:	4621      	mov	r1, r4
 800ca24:	4630      	mov	r0, r6
 800ca26:	4798      	blx	r3
 800ca28:	2800      	cmp	r0, #0
 800ca2a:	d0b6      	beq.n	800c99a <__ssvfiscanf_r+0x1e2>
 800ca2c:	e79c      	b.n	800c968 <__ssvfiscanf_r+0x1b0>
 800ca2e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800ca30:	3201      	adds	r2, #1
 800ca32:	9245      	str	r2, [sp, #276]	; 0x114
 800ca34:	6862      	ldr	r2, [r4, #4]
 800ca36:	3a01      	subs	r2, #1
 800ca38:	2a00      	cmp	r2, #0
 800ca3a:	6062      	str	r2, [r4, #4]
 800ca3c:	dd02      	ble.n	800ca44 <__ssvfiscanf_r+0x28c>
 800ca3e:	3301      	adds	r3, #1
 800ca40:	6023      	str	r3, [r4, #0]
 800ca42:	e7ad      	b.n	800c9a0 <__ssvfiscanf_r+0x1e8>
 800ca44:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800ca46:	4621      	mov	r1, r4
 800ca48:	4630      	mov	r0, r6
 800ca4a:	4798      	blx	r3
 800ca4c:	2800      	cmp	r0, #0
 800ca4e:	d0a7      	beq.n	800c9a0 <__ssvfiscanf_r+0x1e8>
 800ca50:	e78a      	b.n	800c968 <__ssvfiscanf_r+0x1b0>
 800ca52:	2b04      	cmp	r3, #4
 800ca54:	dc0e      	bgt.n	800ca74 <__ssvfiscanf_r+0x2bc>
 800ca56:	466b      	mov	r3, sp
 800ca58:	4622      	mov	r2, r4
 800ca5a:	a941      	add	r1, sp, #260	; 0x104
 800ca5c:	4630      	mov	r0, r6
 800ca5e:	f000 f87d 	bl	800cb5c <_scanf_i>
 800ca62:	e7ab      	b.n	800c9bc <__ssvfiscanf_r+0x204>
 800ca64:	0800c705 	.word	0x0800c705
 800ca68:	0800c77f 	.word	0x0800c77f
 800ca6c:	0800dd31 	.word	0x0800dd31
 800ca70:	0800e09a 	.word	0x0800e09a
 800ca74:	4b0b      	ldr	r3, [pc, #44]	; (800caa4 <__ssvfiscanf_r+0x2ec>)
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	f43f aec5 	beq.w	800c806 <__ssvfiscanf_r+0x4e>
 800ca7c:	466b      	mov	r3, sp
 800ca7e:	4622      	mov	r2, r4
 800ca80:	a941      	add	r1, sp, #260	; 0x104
 800ca82:	4630      	mov	r0, r6
 800ca84:	f7fc fb98 	bl	80091b8 <_scanf_float>
 800ca88:	e798      	b.n	800c9bc <__ssvfiscanf_r+0x204>
 800ca8a:	89a3      	ldrh	r3, [r4, #12]
 800ca8c:	f013 0f40 	tst.w	r3, #64	; 0x40
 800ca90:	bf18      	it	ne
 800ca92:	f04f 30ff 	movne.w	r0, #4294967295
 800ca96:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800ca9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca9e:	9844      	ldr	r0, [sp, #272]	; 0x110
 800caa0:	e7f9      	b.n	800ca96 <__ssvfiscanf_r+0x2de>
 800caa2:	bf00      	nop
 800caa4:	080091b9 	.word	0x080091b9

0800caa8 <_scanf_chars>:
 800caa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800caac:	4615      	mov	r5, r2
 800caae:	688a      	ldr	r2, [r1, #8]
 800cab0:	4680      	mov	r8, r0
 800cab2:	460c      	mov	r4, r1
 800cab4:	b932      	cbnz	r2, 800cac4 <_scanf_chars+0x1c>
 800cab6:	698a      	ldr	r2, [r1, #24]
 800cab8:	2a00      	cmp	r2, #0
 800caba:	bf0c      	ite	eq
 800cabc:	2201      	moveq	r2, #1
 800cabe:	f04f 32ff 	movne.w	r2, #4294967295
 800cac2:	608a      	str	r2, [r1, #8]
 800cac4:	6822      	ldr	r2, [r4, #0]
 800cac6:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800cb58 <_scanf_chars+0xb0>
 800caca:	06d1      	lsls	r1, r2, #27
 800cacc:	bf5f      	itttt	pl
 800cace:	681a      	ldrpl	r2, [r3, #0]
 800cad0:	1d11      	addpl	r1, r2, #4
 800cad2:	6019      	strpl	r1, [r3, #0]
 800cad4:	6816      	ldrpl	r6, [r2, #0]
 800cad6:	2700      	movs	r7, #0
 800cad8:	69a0      	ldr	r0, [r4, #24]
 800cada:	b188      	cbz	r0, 800cb00 <_scanf_chars+0x58>
 800cadc:	2801      	cmp	r0, #1
 800cade:	d107      	bne.n	800caf0 <_scanf_chars+0x48>
 800cae0:	682a      	ldr	r2, [r5, #0]
 800cae2:	7811      	ldrb	r1, [r2, #0]
 800cae4:	6962      	ldr	r2, [r4, #20]
 800cae6:	5c52      	ldrb	r2, [r2, r1]
 800cae8:	b952      	cbnz	r2, 800cb00 <_scanf_chars+0x58>
 800caea:	2f00      	cmp	r7, #0
 800caec:	d031      	beq.n	800cb52 <_scanf_chars+0xaa>
 800caee:	e022      	b.n	800cb36 <_scanf_chars+0x8e>
 800caf0:	2802      	cmp	r0, #2
 800caf2:	d120      	bne.n	800cb36 <_scanf_chars+0x8e>
 800caf4:	682b      	ldr	r3, [r5, #0]
 800caf6:	781b      	ldrb	r3, [r3, #0]
 800caf8:	f813 3009 	ldrb.w	r3, [r3, r9]
 800cafc:	071b      	lsls	r3, r3, #28
 800cafe:	d41a      	bmi.n	800cb36 <_scanf_chars+0x8e>
 800cb00:	6823      	ldr	r3, [r4, #0]
 800cb02:	06da      	lsls	r2, r3, #27
 800cb04:	bf5e      	ittt	pl
 800cb06:	682b      	ldrpl	r3, [r5, #0]
 800cb08:	781b      	ldrbpl	r3, [r3, #0]
 800cb0a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800cb0e:	682a      	ldr	r2, [r5, #0]
 800cb10:	686b      	ldr	r3, [r5, #4]
 800cb12:	3201      	adds	r2, #1
 800cb14:	602a      	str	r2, [r5, #0]
 800cb16:	68a2      	ldr	r2, [r4, #8]
 800cb18:	3b01      	subs	r3, #1
 800cb1a:	3a01      	subs	r2, #1
 800cb1c:	606b      	str	r3, [r5, #4]
 800cb1e:	3701      	adds	r7, #1
 800cb20:	60a2      	str	r2, [r4, #8]
 800cb22:	b142      	cbz	r2, 800cb36 <_scanf_chars+0x8e>
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	dcd7      	bgt.n	800cad8 <_scanf_chars+0x30>
 800cb28:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800cb2c:	4629      	mov	r1, r5
 800cb2e:	4640      	mov	r0, r8
 800cb30:	4798      	blx	r3
 800cb32:	2800      	cmp	r0, #0
 800cb34:	d0d0      	beq.n	800cad8 <_scanf_chars+0x30>
 800cb36:	6823      	ldr	r3, [r4, #0]
 800cb38:	f013 0310 	ands.w	r3, r3, #16
 800cb3c:	d105      	bne.n	800cb4a <_scanf_chars+0xa2>
 800cb3e:	68e2      	ldr	r2, [r4, #12]
 800cb40:	3201      	adds	r2, #1
 800cb42:	60e2      	str	r2, [r4, #12]
 800cb44:	69a2      	ldr	r2, [r4, #24]
 800cb46:	b102      	cbz	r2, 800cb4a <_scanf_chars+0xa2>
 800cb48:	7033      	strb	r3, [r6, #0]
 800cb4a:	6923      	ldr	r3, [r4, #16]
 800cb4c:	443b      	add	r3, r7
 800cb4e:	6123      	str	r3, [r4, #16]
 800cb50:	2000      	movs	r0, #0
 800cb52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb56:	bf00      	nop
 800cb58:	0800dd31 	.word	0x0800dd31

0800cb5c <_scanf_i>:
 800cb5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb60:	4698      	mov	r8, r3
 800cb62:	4b76      	ldr	r3, [pc, #472]	; (800cd3c <_scanf_i+0x1e0>)
 800cb64:	460c      	mov	r4, r1
 800cb66:	4682      	mov	sl, r0
 800cb68:	4616      	mov	r6, r2
 800cb6a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cb6e:	b087      	sub	sp, #28
 800cb70:	ab03      	add	r3, sp, #12
 800cb72:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800cb76:	4b72      	ldr	r3, [pc, #456]	; (800cd40 <_scanf_i+0x1e4>)
 800cb78:	69a1      	ldr	r1, [r4, #24]
 800cb7a:	4a72      	ldr	r2, [pc, #456]	; (800cd44 <_scanf_i+0x1e8>)
 800cb7c:	2903      	cmp	r1, #3
 800cb7e:	bf18      	it	ne
 800cb80:	461a      	movne	r2, r3
 800cb82:	68a3      	ldr	r3, [r4, #8]
 800cb84:	9201      	str	r2, [sp, #4]
 800cb86:	1e5a      	subs	r2, r3, #1
 800cb88:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800cb8c:	bf88      	it	hi
 800cb8e:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800cb92:	4627      	mov	r7, r4
 800cb94:	bf82      	ittt	hi
 800cb96:	eb03 0905 	addhi.w	r9, r3, r5
 800cb9a:	f240 135d 	movwhi	r3, #349	; 0x15d
 800cb9e:	60a3      	strhi	r3, [r4, #8]
 800cba0:	f857 3b1c 	ldr.w	r3, [r7], #28
 800cba4:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800cba8:	bf98      	it	ls
 800cbaa:	f04f 0900 	movls.w	r9, #0
 800cbae:	6023      	str	r3, [r4, #0]
 800cbb0:	463d      	mov	r5, r7
 800cbb2:	f04f 0b00 	mov.w	fp, #0
 800cbb6:	6831      	ldr	r1, [r6, #0]
 800cbb8:	ab03      	add	r3, sp, #12
 800cbba:	7809      	ldrb	r1, [r1, #0]
 800cbbc:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800cbc0:	2202      	movs	r2, #2
 800cbc2:	f7f3 fb3d 	bl	8000240 <memchr>
 800cbc6:	b328      	cbz	r0, 800cc14 <_scanf_i+0xb8>
 800cbc8:	f1bb 0f01 	cmp.w	fp, #1
 800cbcc:	d159      	bne.n	800cc82 <_scanf_i+0x126>
 800cbce:	6862      	ldr	r2, [r4, #4]
 800cbd0:	b92a      	cbnz	r2, 800cbde <_scanf_i+0x82>
 800cbd2:	6822      	ldr	r2, [r4, #0]
 800cbd4:	2308      	movs	r3, #8
 800cbd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cbda:	6063      	str	r3, [r4, #4]
 800cbdc:	6022      	str	r2, [r4, #0]
 800cbde:	6822      	ldr	r2, [r4, #0]
 800cbe0:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800cbe4:	6022      	str	r2, [r4, #0]
 800cbe6:	68a2      	ldr	r2, [r4, #8]
 800cbe8:	1e51      	subs	r1, r2, #1
 800cbea:	60a1      	str	r1, [r4, #8]
 800cbec:	b192      	cbz	r2, 800cc14 <_scanf_i+0xb8>
 800cbee:	6832      	ldr	r2, [r6, #0]
 800cbf0:	1c51      	adds	r1, r2, #1
 800cbf2:	6031      	str	r1, [r6, #0]
 800cbf4:	7812      	ldrb	r2, [r2, #0]
 800cbf6:	f805 2b01 	strb.w	r2, [r5], #1
 800cbfa:	6872      	ldr	r2, [r6, #4]
 800cbfc:	3a01      	subs	r2, #1
 800cbfe:	2a00      	cmp	r2, #0
 800cc00:	6072      	str	r2, [r6, #4]
 800cc02:	dc07      	bgt.n	800cc14 <_scanf_i+0xb8>
 800cc04:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800cc08:	4631      	mov	r1, r6
 800cc0a:	4650      	mov	r0, sl
 800cc0c:	4790      	blx	r2
 800cc0e:	2800      	cmp	r0, #0
 800cc10:	f040 8085 	bne.w	800cd1e <_scanf_i+0x1c2>
 800cc14:	f10b 0b01 	add.w	fp, fp, #1
 800cc18:	f1bb 0f03 	cmp.w	fp, #3
 800cc1c:	d1cb      	bne.n	800cbb6 <_scanf_i+0x5a>
 800cc1e:	6863      	ldr	r3, [r4, #4]
 800cc20:	b90b      	cbnz	r3, 800cc26 <_scanf_i+0xca>
 800cc22:	230a      	movs	r3, #10
 800cc24:	6063      	str	r3, [r4, #4]
 800cc26:	6863      	ldr	r3, [r4, #4]
 800cc28:	4947      	ldr	r1, [pc, #284]	; (800cd48 <_scanf_i+0x1ec>)
 800cc2a:	6960      	ldr	r0, [r4, #20]
 800cc2c:	1ac9      	subs	r1, r1, r3
 800cc2e:	f000 f8b7 	bl	800cda0 <__sccl>
 800cc32:	f04f 0b00 	mov.w	fp, #0
 800cc36:	68a3      	ldr	r3, [r4, #8]
 800cc38:	6822      	ldr	r2, [r4, #0]
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d03d      	beq.n	800ccba <_scanf_i+0x15e>
 800cc3e:	6831      	ldr	r1, [r6, #0]
 800cc40:	6960      	ldr	r0, [r4, #20]
 800cc42:	f891 c000 	ldrb.w	ip, [r1]
 800cc46:	f810 000c 	ldrb.w	r0, [r0, ip]
 800cc4a:	2800      	cmp	r0, #0
 800cc4c:	d035      	beq.n	800ccba <_scanf_i+0x15e>
 800cc4e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800cc52:	d124      	bne.n	800cc9e <_scanf_i+0x142>
 800cc54:	0510      	lsls	r0, r2, #20
 800cc56:	d522      	bpl.n	800cc9e <_scanf_i+0x142>
 800cc58:	f10b 0b01 	add.w	fp, fp, #1
 800cc5c:	f1b9 0f00 	cmp.w	r9, #0
 800cc60:	d003      	beq.n	800cc6a <_scanf_i+0x10e>
 800cc62:	3301      	adds	r3, #1
 800cc64:	f109 39ff 	add.w	r9, r9, #4294967295
 800cc68:	60a3      	str	r3, [r4, #8]
 800cc6a:	6873      	ldr	r3, [r6, #4]
 800cc6c:	3b01      	subs	r3, #1
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	6073      	str	r3, [r6, #4]
 800cc72:	dd1b      	ble.n	800ccac <_scanf_i+0x150>
 800cc74:	6833      	ldr	r3, [r6, #0]
 800cc76:	3301      	adds	r3, #1
 800cc78:	6033      	str	r3, [r6, #0]
 800cc7a:	68a3      	ldr	r3, [r4, #8]
 800cc7c:	3b01      	subs	r3, #1
 800cc7e:	60a3      	str	r3, [r4, #8]
 800cc80:	e7d9      	b.n	800cc36 <_scanf_i+0xda>
 800cc82:	f1bb 0f02 	cmp.w	fp, #2
 800cc86:	d1ae      	bne.n	800cbe6 <_scanf_i+0x8a>
 800cc88:	6822      	ldr	r2, [r4, #0]
 800cc8a:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800cc8e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800cc92:	d1bf      	bne.n	800cc14 <_scanf_i+0xb8>
 800cc94:	2310      	movs	r3, #16
 800cc96:	6063      	str	r3, [r4, #4]
 800cc98:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800cc9c:	e7a2      	b.n	800cbe4 <_scanf_i+0x88>
 800cc9e:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800cca2:	6022      	str	r2, [r4, #0]
 800cca4:	780b      	ldrb	r3, [r1, #0]
 800cca6:	f805 3b01 	strb.w	r3, [r5], #1
 800ccaa:	e7de      	b.n	800cc6a <_scanf_i+0x10e>
 800ccac:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ccb0:	4631      	mov	r1, r6
 800ccb2:	4650      	mov	r0, sl
 800ccb4:	4798      	blx	r3
 800ccb6:	2800      	cmp	r0, #0
 800ccb8:	d0df      	beq.n	800cc7a <_scanf_i+0x11e>
 800ccba:	6823      	ldr	r3, [r4, #0]
 800ccbc:	05db      	lsls	r3, r3, #23
 800ccbe:	d50d      	bpl.n	800ccdc <_scanf_i+0x180>
 800ccc0:	42bd      	cmp	r5, r7
 800ccc2:	d909      	bls.n	800ccd8 <_scanf_i+0x17c>
 800ccc4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ccc8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800cccc:	4632      	mov	r2, r6
 800ccce:	4650      	mov	r0, sl
 800ccd0:	4798      	blx	r3
 800ccd2:	f105 39ff 	add.w	r9, r5, #4294967295
 800ccd6:	464d      	mov	r5, r9
 800ccd8:	42bd      	cmp	r5, r7
 800ccda:	d02d      	beq.n	800cd38 <_scanf_i+0x1dc>
 800ccdc:	6822      	ldr	r2, [r4, #0]
 800ccde:	f012 0210 	ands.w	r2, r2, #16
 800cce2:	d113      	bne.n	800cd0c <_scanf_i+0x1b0>
 800cce4:	702a      	strb	r2, [r5, #0]
 800cce6:	6863      	ldr	r3, [r4, #4]
 800cce8:	9e01      	ldr	r6, [sp, #4]
 800ccea:	4639      	mov	r1, r7
 800ccec:	4650      	mov	r0, sl
 800ccee:	47b0      	blx	r6
 800ccf0:	6821      	ldr	r1, [r4, #0]
 800ccf2:	f8d8 3000 	ldr.w	r3, [r8]
 800ccf6:	f011 0f20 	tst.w	r1, #32
 800ccfa:	d013      	beq.n	800cd24 <_scanf_i+0x1c8>
 800ccfc:	1d1a      	adds	r2, r3, #4
 800ccfe:	f8c8 2000 	str.w	r2, [r8]
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	6018      	str	r0, [r3, #0]
 800cd06:	68e3      	ldr	r3, [r4, #12]
 800cd08:	3301      	adds	r3, #1
 800cd0a:	60e3      	str	r3, [r4, #12]
 800cd0c:	1bed      	subs	r5, r5, r7
 800cd0e:	44ab      	add	fp, r5
 800cd10:	6925      	ldr	r5, [r4, #16]
 800cd12:	445d      	add	r5, fp
 800cd14:	6125      	str	r5, [r4, #16]
 800cd16:	2000      	movs	r0, #0
 800cd18:	b007      	add	sp, #28
 800cd1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd1e:	f04f 0b00 	mov.w	fp, #0
 800cd22:	e7ca      	b.n	800ccba <_scanf_i+0x15e>
 800cd24:	1d1a      	adds	r2, r3, #4
 800cd26:	f8c8 2000 	str.w	r2, [r8]
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	f011 0f01 	tst.w	r1, #1
 800cd30:	bf14      	ite	ne
 800cd32:	8018      	strhne	r0, [r3, #0]
 800cd34:	6018      	streq	r0, [r3, #0]
 800cd36:	e7e6      	b.n	800cd06 <_scanf_i+0x1aa>
 800cd38:	2001      	movs	r0, #1
 800cd3a:	e7ed      	b.n	800cd18 <_scanf_i+0x1bc>
 800cd3c:	0800dc80 	.word	0x0800dc80
 800cd40:	0800cf1d 	.word	0x0800cf1d
 800cd44:	0800a45d 	.word	0x0800a45d
 800cd48:	0800e0be 	.word	0x0800e0be

0800cd4c <_read_r>:
 800cd4c:	b538      	push	{r3, r4, r5, lr}
 800cd4e:	4d07      	ldr	r5, [pc, #28]	; (800cd6c <_read_r+0x20>)
 800cd50:	4604      	mov	r4, r0
 800cd52:	4608      	mov	r0, r1
 800cd54:	4611      	mov	r1, r2
 800cd56:	2200      	movs	r2, #0
 800cd58:	602a      	str	r2, [r5, #0]
 800cd5a:	461a      	mov	r2, r3
 800cd5c:	f7f4 fe9a 	bl	8001a94 <_read>
 800cd60:	1c43      	adds	r3, r0, #1
 800cd62:	d102      	bne.n	800cd6a <_read_r+0x1e>
 800cd64:	682b      	ldr	r3, [r5, #0]
 800cd66:	b103      	cbz	r3, 800cd6a <_read_r+0x1e>
 800cd68:	6023      	str	r3, [r4, #0]
 800cd6a:	bd38      	pop	{r3, r4, r5, pc}
 800cd6c:	2000044c 	.word	0x2000044c

0800cd70 <nan>:
 800cd70:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800cd78 <nan+0x8>
 800cd74:	4770      	bx	lr
 800cd76:	bf00      	nop
 800cd78:	00000000 	.word	0x00000000
 800cd7c:	7ff80000 	.word	0x7ff80000

0800cd80 <_sbrk_r>:
 800cd80:	b538      	push	{r3, r4, r5, lr}
 800cd82:	4d06      	ldr	r5, [pc, #24]	; (800cd9c <_sbrk_r+0x1c>)
 800cd84:	2300      	movs	r3, #0
 800cd86:	4604      	mov	r4, r0
 800cd88:	4608      	mov	r0, r1
 800cd8a:	602b      	str	r3, [r5, #0]
 800cd8c:	f7f4 fef0 	bl	8001b70 <_sbrk>
 800cd90:	1c43      	adds	r3, r0, #1
 800cd92:	d102      	bne.n	800cd9a <_sbrk_r+0x1a>
 800cd94:	682b      	ldr	r3, [r5, #0]
 800cd96:	b103      	cbz	r3, 800cd9a <_sbrk_r+0x1a>
 800cd98:	6023      	str	r3, [r4, #0]
 800cd9a:	bd38      	pop	{r3, r4, r5, pc}
 800cd9c:	2000044c 	.word	0x2000044c

0800cda0 <__sccl>:
 800cda0:	b570      	push	{r4, r5, r6, lr}
 800cda2:	780b      	ldrb	r3, [r1, #0]
 800cda4:	4604      	mov	r4, r0
 800cda6:	2b5e      	cmp	r3, #94	; 0x5e
 800cda8:	bf0b      	itete	eq
 800cdaa:	784b      	ldrbeq	r3, [r1, #1]
 800cdac:	1c48      	addne	r0, r1, #1
 800cdae:	1c88      	addeq	r0, r1, #2
 800cdb0:	2200      	movne	r2, #0
 800cdb2:	bf08      	it	eq
 800cdb4:	2201      	moveq	r2, #1
 800cdb6:	1e61      	subs	r1, r4, #1
 800cdb8:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800cdbc:	f801 2f01 	strb.w	r2, [r1, #1]!
 800cdc0:	42a9      	cmp	r1, r5
 800cdc2:	d1fb      	bne.n	800cdbc <__sccl+0x1c>
 800cdc4:	b90b      	cbnz	r3, 800cdca <__sccl+0x2a>
 800cdc6:	3801      	subs	r0, #1
 800cdc8:	bd70      	pop	{r4, r5, r6, pc}
 800cdca:	f082 0201 	eor.w	r2, r2, #1
 800cdce:	54e2      	strb	r2, [r4, r3]
 800cdd0:	4605      	mov	r5, r0
 800cdd2:	4628      	mov	r0, r5
 800cdd4:	f810 1b01 	ldrb.w	r1, [r0], #1
 800cdd8:	292d      	cmp	r1, #45	; 0x2d
 800cdda:	d006      	beq.n	800cdea <__sccl+0x4a>
 800cddc:	295d      	cmp	r1, #93	; 0x5d
 800cdde:	d0f3      	beq.n	800cdc8 <__sccl+0x28>
 800cde0:	b909      	cbnz	r1, 800cde6 <__sccl+0x46>
 800cde2:	4628      	mov	r0, r5
 800cde4:	e7f0      	b.n	800cdc8 <__sccl+0x28>
 800cde6:	460b      	mov	r3, r1
 800cde8:	e7f1      	b.n	800cdce <__sccl+0x2e>
 800cdea:	786e      	ldrb	r6, [r5, #1]
 800cdec:	2e5d      	cmp	r6, #93	; 0x5d
 800cdee:	d0fa      	beq.n	800cde6 <__sccl+0x46>
 800cdf0:	42b3      	cmp	r3, r6
 800cdf2:	dcf8      	bgt.n	800cde6 <__sccl+0x46>
 800cdf4:	3502      	adds	r5, #2
 800cdf6:	4619      	mov	r1, r3
 800cdf8:	3101      	adds	r1, #1
 800cdfa:	428e      	cmp	r6, r1
 800cdfc:	5462      	strb	r2, [r4, r1]
 800cdfe:	dcfb      	bgt.n	800cdf8 <__sccl+0x58>
 800ce00:	1af1      	subs	r1, r6, r3
 800ce02:	3901      	subs	r1, #1
 800ce04:	1c58      	adds	r0, r3, #1
 800ce06:	42b3      	cmp	r3, r6
 800ce08:	bfa8      	it	ge
 800ce0a:	2100      	movge	r1, #0
 800ce0c:	1843      	adds	r3, r0, r1
 800ce0e:	e7e0      	b.n	800cdd2 <__sccl+0x32>

0800ce10 <strncmp>:
 800ce10:	b510      	push	{r4, lr}
 800ce12:	b17a      	cbz	r2, 800ce34 <strncmp+0x24>
 800ce14:	4603      	mov	r3, r0
 800ce16:	3901      	subs	r1, #1
 800ce18:	1884      	adds	r4, r0, r2
 800ce1a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ce1e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ce22:	4290      	cmp	r0, r2
 800ce24:	d101      	bne.n	800ce2a <strncmp+0x1a>
 800ce26:	42a3      	cmp	r3, r4
 800ce28:	d101      	bne.n	800ce2e <strncmp+0x1e>
 800ce2a:	1a80      	subs	r0, r0, r2
 800ce2c:	bd10      	pop	{r4, pc}
 800ce2e:	2800      	cmp	r0, #0
 800ce30:	d1f3      	bne.n	800ce1a <strncmp+0xa>
 800ce32:	e7fa      	b.n	800ce2a <strncmp+0x1a>
 800ce34:	4610      	mov	r0, r2
 800ce36:	e7f9      	b.n	800ce2c <strncmp+0x1c>

0800ce38 <_strtoul_l.constprop.0>:
 800ce38:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ce3c:	4f36      	ldr	r7, [pc, #216]	; (800cf18 <_strtoul_l.constprop.0+0xe0>)
 800ce3e:	4686      	mov	lr, r0
 800ce40:	460d      	mov	r5, r1
 800ce42:	4628      	mov	r0, r5
 800ce44:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ce48:	5de6      	ldrb	r6, [r4, r7]
 800ce4a:	f016 0608 	ands.w	r6, r6, #8
 800ce4e:	d1f8      	bne.n	800ce42 <_strtoul_l.constprop.0+0xa>
 800ce50:	2c2d      	cmp	r4, #45	; 0x2d
 800ce52:	d12f      	bne.n	800ceb4 <_strtoul_l.constprop.0+0x7c>
 800ce54:	782c      	ldrb	r4, [r5, #0]
 800ce56:	2601      	movs	r6, #1
 800ce58:	1c85      	adds	r5, r0, #2
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d057      	beq.n	800cf0e <_strtoul_l.constprop.0+0xd6>
 800ce5e:	2b10      	cmp	r3, #16
 800ce60:	d109      	bne.n	800ce76 <_strtoul_l.constprop.0+0x3e>
 800ce62:	2c30      	cmp	r4, #48	; 0x30
 800ce64:	d107      	bne.n	800ce76 <_strtoul_l.constprop.0+0x3e>
 800ce66:	7828      	ldrb	r0, [r5, #0]
 800ce68:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800ce6c:	2858      	cmp	r0, #88	; 0x58
 800ce6e:	d149      	bne.n	800cf04 <_strtoul_l.constprop.0+0xcc>
 800ce70:	786c      	ldrb	r4, [r5, #1]
 800ce72:	2310      	movs	r3, #16
 800ce74:	3502      	adds	r5, #2
 800ce76:	f04f 38ff 	mov.w	r8, #4294967295
 800ce7a:	2700      	movs	r7, #0
 800ce7c:	fbb8 f8f3 	udiv	r8, r8, r3
 800ce80:	fb03 f908 	mul.w	r9, r3, r8
 800ce84:	ea6f 0909 	mvn.w	r9, r9
 800ce88:	4638      	mov	r0, r7
 800ce8a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800ce8e:	f1bc 0f09 	cmp.w	ip, #9
 800ce92:	d814      	bhi.n	800cebe <_strtoul_l.constprop.0+0x86>
 800ce94:	4664      	mov	r4, ip
 800ce96:	42a3      	cmp	r3, r4
 800ce98:	dd22      	ble.n	800cee0 <_strtoul_l.constprop.0+0xa8>
 800ce9a:	2f00      	cmp	r7, #0
 800ce9c:	db1d      	blt.n	800ceda <_strtoul_l.constprop.0+0xa2>
 800ce9e:	4580      	cmp	r8, r0
 800cea0:	d31b      	bcc.n	800ceda <_strtoul_l.constprop.0+0xa2>
 800cea2:	d101      	bne.n	800cea8 <_strtoul_l.constprop.0+0x70>
 800cea4:	45a1      	cmp	r9, r4
 800cea6:	db18      	blt.n	800ceda <_strtoul_l.constprop.0+0xa2>
 800cea8:	fb00 4003 	mla	r0, r0, r3, r4
 800ceac:	2701      	movs	r7, #1
 800ceae:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ceb2:	e7ea      	b.n	800ce8a <_strtoul_l.constprop.0+0x52>
 800ceb4:	2c2b      	cmp	r4, #43	; 0x2b
 800ceb6:	bf04      	itt	eq
 800ceb8:	782c      	ldrbeq	r4, [r5, #0]
 800ceba:	1c85      	addeq	r5, r0, #2
 800cebc:	e7cd      	b.n	800ce5a <_strtoul_l.constprop.0+0x22>
 800cebe:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800cec2:	f1bc 0f19 	cmp.w	ip, #25
 800cec6:	d801      	bhi.n	800cecc <_strtoul_l.constprop.0+0x94>
 800cec8:	3c37      	subs	r4, #55	; 0x37
 800ceca:	e7e4      	b.n	800ce96 <_strtoul_l.constprop.0+0x5e>
 800cecc:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800ced0:	f1bc 0f19 	cmp.w	ip, #25
 800ced4:	d804      	bhi.n	800cee0 <_strtoul_l.constprop.0+0xa8>
 800ced6:	3c57      	subs	r4, #87	; 0x57
 800ced8:	e7dd      	b.n	800ce96 <_strtoul_l.constprop.0+0x5e>
 800ceda:	f04f 37ff 	mov.w	r7, #4294967295
 800cede:	e7e6      	b.n	800ceae <_strtoul_l.constprop.0+0x76>
 800cee0:	2f00      	cmp	r7, #0
 800cee2:	da07      	bge.n	800cef4 <_strtoul_l.constprop.0+0xbc>
 800cee4:	2322      	movs	r3, #34	; 0x22
 800cee6:	f8ce 3000 	str.w	r3, [lr]
 800ceea:	f04f 30ff 	mov.w	r0, #4294967295
 800ceee:	b932      	cbnz	r2, 800cefe <_strtoul_l.constprop.0+0xc6>
 800cef0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cef4:	b106      	cbz	r6, 800cef8 <_strtoul_l.constprop.0+0xc0>
 800cef6:	4240      	negs	r0, r0
 800cef8:	2a00      	cmp	r2, #0
 800cefa:	d0f9      	beq.n	800cef0 <_strtoul_l.constprop.0+0xb8>
 800cefc:	b107      	cbz	r7, 800cf00 <_strtoul_l.constprop.0+0xc8>
 800cefe:	1e69      	subs	r1, r5, #1
 800cf00:	6011      	str	r1, [r2, #0]
 800cf02:	e7f5      	b.n	800cef0 <_strtoul_l.constprop.0+0xb8>
 800cf04:	2430      	movs	r4, #48	; 0x30
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	d1b5      	bne.n	800ce76 <_strtoul_l.constprop.0+0x3e>
 800cf0a:	2308      	movs	r3, #8
 800cf0c:	e7b3      	b.n	800ce76 <_strtoul_l.constprop.0+0x3e>
 800cf0e:	2c30      	cmp	r4, #48	; 0x30
 800cf10:	d0a9      	beq.n	800ce66 <_strtoul_l.constprop.0+0x2e>
 800cf12:	230a      	movs	r3, #10
 800cf14:	e7af      	b.n	800ce76 <_strtoul_l.constprop.0+0x3e>
 800cf16:	bf00      	nop
 800cf18:	0800dd31 	.word	0x0800dd31

0800cf1c <_strtoul_r>:
 800cf1c:	f7ff bf8c 	b.w	800ce38 <_strtoul_l.constprop.0>

0800cf20 <__submore>:
 800cf20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf24:	460c      	mov	r4, r1
 800cf26:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800cf28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cf2c:	4299      	cmp	r1, r3
 800cf2e:	d11d      	bne.n	800cf6c <__submore+0x4c>
 800cf30:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800cf34:	f7ff fa16 	bl	800c364 <_malloc_r>
 800cf38:	b918      	cbnz	r0, 800cf42 <__submore+0x22>
 800cf3a:	f04f 30ff 	mov.w	r0, #4294967295
 800cf3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cf46:	63a3      	str	r3, [r4, #56]	; 0x38
 800cf48:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800cf4c:	6360      	str	r0, [r4, #52]	; 0x34
 800cf4e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800cf52:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800cf56:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800cf5a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800cf5e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800cf62:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800cf66:	6020      	str	r0, [r4, #0]
 800cf68:	2000      	movs	r0, #0
 800cf6a:	e7e8      	b.n	800cf3e <__submore+0x1e>
 800cf6c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800cf6e:	0077      	lsls	r7, r6, #1
 800cf70:	463a      	mov	r2, r7
 800cf72:	f000 fa2d 	bl	800d3d0 <_realloc_r>
 800cf76:	4605      	mov	r5, r0
 800cf78:	2800      	cmp	r0, #0
 800cf7a:	d0de      	beq.n	800cf3a <__submore+0x1a>
 800cf7c:	eb00 0806 	add.w	r8, r0, r6
 800cf80:	4601      	mov	r1, r0
 800cf82:	4632      	mov	r2, r6
 800cf84:	4640      	mov	r0, r8
 800cf86:	f7fb fc97 	bl	80088b8 <memcpy>
 800cf8a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800cf8e:	f8c4 8000 	str.w	r8, [r4]
 800cf92:	e7e9      	b.n	800cf68 <__submore+0x48>

0800cf94 <__ascii_wctomb>:
 800cf94:	b149      	cbz	r1, 800cfaa <__ascii_wctomb+0x16>
 800cf96:	2aff      	cmp	r2, #255	; 0xff
 800cf98:	bf85      	ittet	hi
 800cf9a:	238a      	movhi	r3, #138	; 0x8a
 800cf9c:	6003      	strhi	r3, [r0, #0]
 800cf9e:	700a      	strbls	r2, [r1, #0]
 800cfa0:	f04f 30ff 	movhi.w	r0, #4294967295
 800cfa4:	bf98      	it	ls
 800cfa6:	2001      	movls	r0, #1
 800cfa8:	4770      	bx	lr
 800cfaa:	4608      	mov	r0, r1
 800cfac:	4770      	bx	lr
	...

0800cfb0 <__assert_func>:
 800cfb0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cfb2:	4614      	mov	r4, r2
 800cfb4:	461a      	mov	r2, r3
 800cfb6:	4b09      	ldr	r3, [pc, #36]	; (800cfdc <__assert_func+0x2c>)
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	4605      	mov	r5, r0
 800cfbc:	68d8      	ldr	r0, [r3, #12]
 800cfbe:	b14c      	cbz	r4, 800cfd4 <__assert_func+0x24>
 800cfc0:	4b07      	ldr	r3, [pc, #28]	; (800cfe0 <__assert_func+0x30>)
 800cfc2:	9100      	str	r1, [sp, #0]
 800cfc4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cfc8:	4906      	ldr	r1, [pc, #24]	; (800cfe4 <__assert_func+0x34>)
 800cfca:	462b      	mov	r3, r5
 800cfcc:	f000 f9a6 	bl	800d31c <fiprintf>
 800cfd0:	f000 fc46 	bl	800d860 <abort>
 800cfd4:	4b04      	ldr	r3, [pc, #16]	; (800cfe8 <__assert_func+0x38>)
 800cfd6:	461c      	mov	r4, r3
 800cfd8:	e7f3      	b.n	800cfc2 <__assert_func+0x12>
 800cfda:	bf00      	nop
 800cfdc:	2000000c 	.word	0x2000000c
 800cfe0:	0800e0c0 	.word	0x0800e0c0
 800cfe4:	0800e0cd 	.word	0x0800e0cd
 800cfe8:	0800e0fb 	.word	0x0800e0fb

0800cfec <__sflush_r>:
 800cfec:	898a      	ldrh	r2, [r1, #12]
 800cfee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cff2:	4605      	mov	r5, r0
 800cff4:	0710      	lsls	r0, r2, #28
 800cff6:	460c      	mov	r4, r1
 800cff8:	d458      	bmi.n	800d0ac <__sflush_r+0xc0>
 800cffa:	684b      	ldr	r3, [r1, #4]
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	dc05      	bgt.n	800d00c <__sflush_r+0x20>
 800d000:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d002:	2b00      	cmp	r3, #0
 800d004:	dc02      	bgt.n	800d00c <__sflush_r+0x20>
 800d006:	2000      	movs	r0, #0
 800d008:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d00c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d00e:	2e00      	cmp	r6, #0
 800d010:	d0f9      	beq.n	800d006 <__sflush_r+0x1a>
 800d012:	2300      	movs	r3, #0
 800d014:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d018:	682f      	ldr	r7, [r5, #0]
 800d01a:	602b      	str	r3, [r5, #0]
 800d01c:	d032      	beq.n	800d084 <__sflush_r+0x98>
 800d01e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d020:	89a3      	ldrh	r3, [r4, #12]
 800d022:	075a      	lsls	r2, r3, #29
 800d024:	d505      	bpl.n	800d032 <__sflush_r+0x46>
 800d026:	6863      	ldr	r3, [r4, #4]
 800d028:	1ac0      	subs	r0, r0, r3
 800d02a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d02c:	b10b      	cbz	r3, 800d032 <__sflush_r+0x46>
 800d02e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d030:	1ac0      	subs	r0, r0, r3
 800d032:	2300      	movs	r3, #0
 800d034:	4602      	mov	r2, r0
 800d036:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d038:	6a21      	ldr	r1, [r4, #32]
 800d03a:	4628      	mov	r0, r5
 800d03c:	47b0      	blx	r6
 800d03e:	1c43      	adds	r3, r0, #1
 800d040:	89a3      	ldrh	r3, [r4, #12]
 800d042:	d106      	bne.n	800d052 <__sflush_r+0x66>
 800d044:	6829      	ldr	r1, [r5, #0]
 800d046:	291d      	cmp	r1, #29
 800d048:	d82c      	bhi.n	800d0a4 <__sflush_r+0xb8>
 800d04a:	4a2a      	ldr	r2, [pc, #168]	; (800d0f4 <__sflush_r+0x108>)
 800d04c:	40ca      	lsrs	r2, r1
 800d04e:	07d6      	lsls	r6, r2, #31
 800d050:	d528      	bpl.n	800d0a4 <__sflush_r+0xb8>
 800d052:	2200      	movs	r2, #0
 800d054:	6062      	str	r2, [r4, #4]
 800d056:	04d9      	lsls	r1, r3, #19
 800d058:	6922      	ldr	r2, [r4, #16]
 800d05a:	6022      	str	r2, [r4, #0]
 800d05c:	d504      	bpl.n	800d068 <__sflush_r+0x7c>
 800d05e:	1c42      	adds	r2, r0, #1
 800d060:	d101      	bne.n	800d066 <__sflush_r+0x7a>
 800d062:	682b      	ldr	r3, [r5, #0]
 800d064:	b903      	cbnz	r3, 800d068 <__sflush_r+0x7c>
 800d066:	6560      	str	r0, [r4, #84]	; 0x54
 800d068:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d06a:	602f      	str	r7, [r5, #0]
 800d06c:	2900      	cmp	r1, #0
 800d06e:	d0ca      	beq.n	800d006 <__sflush_r+0x1a>
 800d070:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d074:	4299      	cmp	r1, r3
 800d076:	d002      	beq.n	800d07e <__sflush_r+0x92>
 800d078:	4628      	mov	r0, r5
 800d07a:	f7ff f907 	bl	800c28c <_free_r>
 800d07e:	2000      	movs	r0, #0
 800d080:	6360      	str	r0, [r4, #52]	; 0x34
 800d082:	e7c1      	b.n	800d008 <__sflush_r+0x1c>
 800d084:	6a21      	ldr	r1, [r4, #32]
 800d086:	2301      	movs	r3, #1
 800d088:	4628      	mov	r0, r5
 800d08a:	47b0      	blx	r6
 800d08c:	1c41      	adds	r1, r0, #1
 800d08e:	d1c7      	bne.n	800d020 <__sflush_r+0x34>
 800d090:	682b      	ldr	r3, [r5, #0]
 800d092:	2b00      	cmp	r3, #0
 800d094:	d0c4      	beq.n	800d020 <__sflush_r+0x34>
 800d096:	2b1d      	cmp	r3, #29
 800d098:	d001      	beq.n	800d09e <__sflush_r+0xb2>
 800d09a:	2b16      	cmp	r3, #22
 800d09c:	d101      	bne.n	800d0a2 <__sflush_r+0xb6>
 800d09e:	602f      	str	r7, [r5, #0]
 800d0a0:	e7b1      	b.n	800d006 <__sflush_r+0x1a>
 800d0a2:	89a3      	ldrh	r3, [r4, #12]
 800d0a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d0a8:	81a3      	strh	r3, [r4, #12]
 800d0aa:	e7ad      	b.n	800d008 <__sflush_r+0x1c>
 800d0ac:	690f      	ldr	r7, [r1, #16]
 800d0ae:	2f00      	cmp	r7, #0
 800d0b0:	d0a9      	beq.n	800d006 <__sflush_r+0x1a>
 800d0b2:	0793      	lsls	r3, r2, #30
 800d0b4:	680e      	ldr	r6, [r1, #0]
 800d0b6:	bf08      	it	eq
 800d0b8:	694b      	ldreq	r3, [r1, #20]
 800d0ba:	600f      	str	r7, [r1, #0]
 800d0bc:	bf18      	it	ne
 800d0be:	2300      	movne	r3, #0
 800d0c0:	eba6 0807 	sub.w	r8, r6, r7
 800d0c4:	608b      	str	r3, [r1, #8]
 800d0c6:	f1b8 0f00 	cmp.w	r8, #0
 800d0ca:	dd9c      	ble.n	800d006 <__sflush_r+0x1a>
 800d0cc:	6a21      	ldr	r1, [r4, #32]
 800d0ce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d0d0:	4643      	mov	r3, r8
 800d0d2:	463a      	mov	r2, r7
 800d0d4:	4628      	mov	r0, r5
 800d0d6:	47b0      	blx	r6
 800d0d8:	2800      	cmp	r0, #0
 800d0da:	dc06      	bgt.n	800d0ea <__sflush_r+0xfe>
 800d0dc:	89a3      	ldrh	r3, [r4, #12]
 800d0de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d0e2:	81a3      	strh	r3, [r4, #12]
 800d0e4:	f04f 30ff 	mov.w	r0, #4294967295
 800d0e8:	e78e      	b.n	800d008 <__sflush_r+0x1c>
 800d0ea:	4407      	add	r7, r0
 800d0ec:	eba8 0800 	sub.w	r8, r8, r0
 800d0f0:	e7e9      	b.n	800d0c6 <__sflush_r+0xda>
 800d0f2:	bf00      	nop
 800d0f4:	20400001 	.word	0x20400001

0800d0f8 <_fflush_r>:
 800d0f8:	b538      	push	{r3, r4, r5, lr}
 800d0fa:	690b      	ldr	r3, [r1, #16]
 800d0fc:	4605      	mov	r5, r0
 800d0fe:	460c      	mov	r4, r1
 800d100:	b913      	cbnz	r3, 800d108 <_fflush_r+0x10>
 800d102:	2500      	movs	r5, #0
 800d104:	4628      	mov	r0, r5
 800d106:	bd38      	pop	{r3, r4, r5, pc}
 800d108:	b118      	cbz	r0, 800d112 <_fflush_r+0x1a>
 800d10a:	6983      	ldr	r3, [r0, #24]
 800d10c:	b90b      	cbnz	r3, 800d112 <_fflush_r+0x1a>
 800d10e:	f000 f887 	bl	800d220 <__sinit>
 800d112:	4b14      	ldr	r3, [pc, #80]	; (800d164 <_fflush_r+0x6c>)
 800d114:	429c      	cmp	r4, r3
 800d116:	d11b      	bne.n	800d150 <_fflush_r+0x58>
 800d118:	686c      	ldr	r4, [r5, #4]
 800d11a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d0ef      	beq.n	800d102 <_fflush_r+0xa>
 800d122:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d124:	07d0      	lsls	r0, r2, #31
 800d126:	d404      	bmi.n	800d132 <_fflush_r+0x3a>
 800d128:	0599      	lsls	r1, r3, #22
 800d12a:	d402      	bmi.n	800d132 <_fflush_r+0x3a>
 800d12c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d12e:	f000 f927 	bl	800d380 <__retarget_lock_acquire_recursive>
 800d132:	4628      	mov	r0, r5
 800d134:	4621      	mov	r1, r4
 800d136:	f7ff ff59 	bl	800cfec <__sflush_r>
 800d13a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d13c:	07da      	lsls	r2, r3, #31
 800d13e:	4605      	mov	r5, r0
 800d140:	d4e0      	bmi.n	800d104 <_fflush_r+0xc>
 800d142:	89a3      	ldrh	r3, [r4, #12]
 800d144:	059b      	lsls	r3, r3, #22
 800d146:	d4dd      	bmi.n	800d104 <_fflush_r+0xc>
 800d148:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d14a:	f000 f91a 	bl	800d382 <__retarget_lock_release_recursive>
 800d14e:	e7d9      	b.n	800d104 <_fflush_r+0xc>
 800d150:	4b05      	ldr	r3, [pc, #20]	; (800d168 <_fflush_r+0x70>)
 800d152:	429c      	cmp	r4, r3
 800d154:	d101      	bne.n	800d15a <_fflush_r+0x62>
 800d156:	68ac      	ldr	r4, [r5, #8]
 800d158:	e7df      	b.n	800d11a <_fflush_r+0x22>
 800d15a:	4b04      	ldr	r3, [pc, #16]	; (800d16c <_fflush_r+0x74>)
 800d15c:	429c      	cmp	r4, r3
 800d15e:	bf08      	it	eq
 800d160:	68ec      	ldreq	r4, [r5, #12]
 800d162:	e7da      	b.n	800d11a <_fflush_r+0x22>
 800d164:	0800e11c 	.word	0x0800e11c
 800d168:	0800e13c 	.word	0x0800e13c
 800d16c:	0800e0fc 	.word	0x0800e0fc

0800d170 <std>:
 800d170:	2300      	movs	r3, #0
 800d172:	b510      	push	{r4, lr}
 800d174:	4604      	mov	r4, r0
 800d176:	e9c0 3300 	strd	r3, r3, [r0]
 800d17a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d17e:	6083      	str	r3, [r0, #8]
 800d180:	8181      	strh	r1, [r0, #12]
 800d182:	6643      	str	r3, [r0, #100]	; 0x64
 800d184:	81c2      	strh	r2, [r0, #14]
 800d186:	6183      	str	r3, [r0, #24]
 800d188:	4619      	mov	r1, r3
 800d18a:	2208      	movs	r2, #8
 800d18c:	305c      	adds	r0, #92	; 0x5c
 800d18e:	f7fb fba1 	bl	80088d4 <memset>
 800d192:	4b05      	ldr	r3, [pc, #20]	; (800d1a8 <std+0x38>)
 800d194:	6263      	str	r3, [r4, #36]	; 0x24
 800d196:	4b05      	ldr	r3, [pc, #20]	; (800d1ac <std+0x3c>)
 800d198:	62a3      	str	r3, [r4, #40]	; 0x28
 800d19a:	4b05      	ldr	r3, [pc, #20]	; (800d1b0 <std+0x40>)
 800d19c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d19e:	4b05      	ldr	r3, [pc, #20]	; (800d1b4 <std+0x44>)
 800d1a0:	6224      	str	r4, [r4, #32]
 800d1a2:	6323      	str	r3, [r4, #48]	; 0x30
 800d1a4:	bd10      	pop	{r4, pc}
 800d1a6:	bf00      	nop
 800d1a8:	0800967d 	.word	0x0800967d
 800d1ac:	080096a3 	.word	0x080096a3
 800d1b0:	080096db 	.word	0x080096db
 800d1b4:	080096ff 	.word	0x080096ff

0800d1b8 <_cleanup_r>:
 800d1b8:	4901      	ldr	r1, [pc, #4]	; (800d1c0 <_cleanup_r+0x8>)
 800d1ba:	f000 b8c1 	b.w	800d340 <_fwalk_reent>
 800d1be:	bf00      	nop
 800d1c0:	0800d0f9 	.word	0x0800d0f9

0800d1c4 <__sfmoreglue>:
 800d1c4:	b570      	push	{r4, r5, r6, lr}
 800d1c6:	2268      	movs	r2, #104	; 0x68
 800d1c8:	1e4d      	subs	r5, r1, #1
 800d1ca:	4355      	muls	r5, r2
 800d1cc:	460e      	mov	r6, r1
 800d1ce:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d1d2:	f7ff f8c7 	bl	800c364 <_malloc_r>
 800d1d6:	4604      	mov	r4, r0
 800d1d8:	b140      	cbz	r0, 800d1ec <__sfmoreglue+0x28>
 800d1da:	2100      	movs	r1, #0
 800d1dc:	e9c0 1600 	strd	r1, r6, [r0]
 800d1e0:	300c      	adds	r0, #12
 800d1e2:	60a0      	str	r0, [r4, #8]
 800d1e4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d1e8:	f7fb fb74 	bl	80088d4 <memset>
 800d1ec:	4620      	mov	r0, r4
 800d1ee:	bd70      	pop	{r4, r5, r6, pc}

0800d1f0 <__sfp_lock_acquire>:
 800d1f0:	4801      	ldr	r0, [pc, #4]	; (800d1f8 <__sfp_lock_acquire+0x8>)
 800d1f2:	f000 b8c5 	b.w	800d380 <__retarget_lock_acquire_recursive>
 800d1f6:	bf00      	nop
 800d1f8:	20000451 	.word	0x20000451

0800d1fc <__sfp_lock_release>:
 800d1fc:	4801      	ldr	r0, [pc, #4]	; (800d204 <__sfp_lock_release+0x8>)
 800d1fe:	f000 b8c0 	b.w	800d382 <__retarget_lock_release_recursive>
 800d202:	bf00      	nop
 800d204:	20000451 	.word	0x20000451

0800d208 <__sinit_lock_acquire>:
 800d208:	4801      	ldr	r0, [pc, #4]	; (800d210 <__sinit_lock_acquire+0x8>)
 800d20a:	f000 b8b9 	b.w	800d380 <__retarget_lock_acquire_recursive>
 800d20e:	bf00      	nop
 800d210:	20000452 	.word	0x20000452

0800d214 <__sinit_lock_release>:
 800d214:	4801      	ldr	r0, [pc, #4]	; (800d21c <__sinit_lock_release+0x8>)
 800d216:	f000 b8b4 	b.w	800d382 <__retarget_lock_release_recursive>
 800d21a:	bf00      	nop
 800d21c:	20000452 	.word	0x20000452

0800d220 <__sinit>:
 800d220:	b510      	push	{r4, lr}
 800d222:	4604      	mov	r4, r0
 800d224:	f7ff fff0 	bl	800d208 <__sinit_lock_acquire>
 800d228:	69a3      	ldr	r3, [r4, #24]
 800d22a:	b11b      	cbz	r3, 800d234 <__sinit+0x14>
 800d22c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d230:	f7ff bff0 	b.w	800d214 <__sinit_lock_release>
 800d234:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d238:	6523      	str	r3, [r4, #80]	; 0x50
 800d23a:	4b13      	ldr	r3, [pc, #76]	; (800d288 <__sinit+0x68>)
 800d23c:	4a13      	ldr	r2, [pc, #76]	; (800d28c <__sinit+0x6c>)
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	62a2      	str	r2, [r4, #40]	; 0x28
 800d242:	42a3      	cmp	r3, r4
 800d244:	bf04      	itt	eq
 800d246:	2301      	moveq	r3, #1
 800d248:	61a3      	streq	r3, [r4, #24]
 800d24a:	4620      	mov	r0, r4
 800d24c:	f000 f820 	bl	800d290 <__sfp>
 800d250:	6060      	str	r0, [r4, #4]
 800d252:	4620      	mov	r0, r4
 800d254:	f000 f81c 	bl	800d290 <__sfp>
 800d258:	60a0      	str	r0, [r4, #8]
 800d25a:	4620      	mov	r0, r4
 800d25c:	f000 f818 	bl	800d290 <__sfp>
 800d260:	2200      	movs	r2, #0
 800d262:	60e0      	str	r0, [r4, #12]
 800d264:	2104      	movs	r1, #4
 800d266:	6860      	ldr	r0, [r4, #4]
 800d268:	f7ff ff82 	bl	800d170 <std>
 800d26c:	68a0      	ldr	r0, [r4, #8]
 800d26e:	2201      	movs	r2, #1
 800d270:	2109      	movs	r1, #9
 800d272:	f7ff ff7d 	bl	800d170 <std>
 800d276:	68e0      	ldr	r0, [r4, #12]
 800d278:	2202      	movs	r2, #2
 800d27a:	2112      	movs	r1, #18
 800d27c:	f7ff ff78 	bl	800d170 <std>
 800d280:	2301      	movs	r3, #1
 800d282:	61a3      	str	r3, [r4, #24]
 800d284:	e7d2      	b.n	800d22c <__sinit+0xc>
 800d286:	bf00      	nop
 800d288:	0800dca4 	.word	0x0800dca4
 800d28c:	0800d1b9 	.word	0x0800d1b9

0800d290 <__sfp>:
 800d290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d292:	4607      	mov	r7, r0
 800d294:	f7ff ffac 	bl	800d1f0 <__sfp_lock_acquire>
 800d298:	4b1e      	ldr	r3, [pc, #120]	; (800d314 <__sfp+0x84>)
 800d29a:	681e      	ldr	r6, [r3, #0]
 800d29c:	69b3      	ldr	r3, [r6, #24]
 800d29e:	b913      	cbnz	r3, 800d2a6 <__sfp+0x16>
 800d2a0:	4630      	mov	r0, r6
 800d2a2:	f7ff ffbd 	bl	800d220 <__sinit>
 800d2a6:	3648      	adds	r6, #72	; 0x48
 800d2a8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d2ac:	3b01      	subs	r3, #1
 800d2ae:	d503      	bpl.n	800d2b8 <__sfp+0x28>
 800d2b0:	6833      	ldr	r3, [r6, #0]
 800d2b2:	b30b      	cbz	r3, 800d2f8 <__sfp+0x68>
 800d2b4:	6836      	ldr	r6, [r6, #0]
 800d2b6:	e7f7      	b.n	800d2a8 <__sfp+0x18>
 800d2b8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d2bc:	b9d5      	cbnz	r5, 800d2f4 <__sfp+0x64>
 800d2be:	4b16      	ldr	r3, [pc, #88]	; (800d318 <__sfp+0x88>)
 800d2c0:	60e3      	str	r3, [r4, #12]
 800d2c2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d2c6:	6665      	str	r5, [r4, #100]	; 0x64
 800d2c8:	f000 f859 	bl	800d37e <__retarget_lock_init_recursive>
 800d2cc:	f7ff ff96 	bl	800d1fc <__sfp_lock_release>
 800d2d0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d2d4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d2d8:	6025      	str	r5, [r4, #0]
 800d2da:	61a5      	str	r5, [r4, #24]
 800d2dc:	2208      	movs	r2, #8
 800d2de:	4629      	mov	r1, r5
 800d2e0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d2e4:	f7fb faf6 	bl	80088d4 <memset>
 800d2e8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d2ec:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d2f0:	4620      	mov	r0, r4
 800d2f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d2f4:	3468      	adds	r4, #104	; 0x68
 800d2f6:	e7d9      	b.n	800d2ac <__sfp+0x1c>
 800d2f8:	2104      	movs	r1, #4
 800d2fa:	4638      	mov	r0, r7
 800d2fc:	f7ff ff62 	bl	800d1c4 <__sfmoreglue>
 800d300:	4604      	mov	r4, r0
 800d302:	6030      	str	r0, [r6, #0]
 800d304:	2800      	cmp	r0, #0
 800d306:	d1d5      	bne.n	800d2b4 <__sfp+0x24>
 800d308:	f7ff ff78 	bl	800d1fc <__sfp_lock_release>
 800d30c:	230c      	movs	r3, #12
 800d30e:	603b      	str	r3, [r7, #0]
 800d310:	e7ee      	b.n	800d2f0 <__sfp+0x60>
 800d312:	bf00      	nop
 800d314:	0800dca4 	.word	0x0800dca4
 800d318:	ffff0001 	.word	0xffff0001

0800d31c <fiprintf>:
 800d31c:	b40e      	push	{r1, r2, r3}
 800d31e:	b503      	push	{r0, r1, lr}
 800d320:	4601      	mov	r1, r0
 800d322:	ab03      	add	r3, sp, #12
 800d324:	4805      	ldr	r0, [pc, #20]	; (800d33c <fiprintf+0x20>)
 800d326:	f853 2b04 	ldr.w	r2, [r3], #4
 800d32a:	6800      	ldr	r0, [r0, #0]
 800d32c:	9301      	str	r3, [sp, #4]
 800d32e:	f000 f8a7 	bl	800d480 <_vfiprintf_r>
 800d332:	b002      	add	sp, #8
 800d334:	f85d eb04 	ldr.w	lr, [sp], #4
 800d338:	b003      	add	sp, #12
 800d33a:	4770      	bx	lr
 800d33c:	2000000c 	.word	0x2000000c

0800d340 <_fwalk_reent>:
 800d340:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d344:	4606      	mov	r6, r0
 800d346:	4688      	mov	r8, r1
 800d348:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d34c:	2700      	movs	r7, #0
 800d34e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d352:	f1b9 0901 	subs.w	r9, r9, #1
 800d356:	d505      	bpl.n	800d364 <_fwalk_reent+0x24>
 800d358:	6824      	ldr	r4, [r4, #0]
 800d35a:	2c00      	cmp	r4, #0
 800d35c:	d1f7      	bne.n	800d34e <_fwalk_reent+0xe>
 800d35e:	4638      	mov	r0, r7
 800d360:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d364:	89ab      	ldrh	r3, [r5, #12]
 800d366:	2b01      	cmp	r3, #1
 800d368:	d907      	bls.n	800d37a <_fwalk_reent+0x3a>
 800d36a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d36e:	3301      	adds	r3, #1
 800d370:	d003      	beq.n	800d37a <_fwalk_reent+0x3a>
 800d372:	4629      	mov	r1, r5
 800d374:	4630      	mov	r0, r6
 800d376:	47c0      	blx	r8
 800d378:	4307      	orrs	r7, r0
 800d37a:	3568      	adds	r5, #104	; 0x68
 800d37c:	e7e9      	b.n	800d352 <_fwalk_reent+0x12>

0800d37e <__retarget_lock_init_recursive>:
 800d37e:	4770      	bx	lr

0800d380 <__retarget_lock_acquire_recursive>:
 800d380:	4770      	bx	lr

0800d382 <__retarget_lock_release_recursive>:
 800d382:	4770      	bx	lr

0800d384 <memmove>:
 800d384:	4288      	cmp	r0, r1
 800d386:	b510      	push	{r4, lr}
 800d388:	eb01 0402 	add.w	r4, r1, r2
 800d38c:	d902      	bls.n	800d394 <memmove+0x10>
 800d38e:	4284      	cmp	r4, r0
 800d390:	4623      	mov	r3, r4
 800d392:	d807      	bhi.n	800d3a4 <memmove+0x20>
 800d394:	1e43      	subs	r3, r0, #1
 800d396:	42a1      	cmp	r1, r4
 800d398:	d008      	beq.n	800d3ac <memmove+0x28>
 800d39a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d39e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d3a2:	e7f8      	b.n	800d396 <memmove+0x12>
 800d3a4:	4402      	add	r2, r0
 800d3a6:	4601      	mov	r1, r0
 800d3a8:	428a      	cmp	r2, r1
 800d3aa:	d100      	bne.n	800d3ae <memmove+0x2a>
 800d3ac:	bd10      	pop	{r4, pc}
 800d3ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d3b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d3b6:	e7f7      	b.n	800d3a8 <memmove+0x24>

0800d3b8 <__malloc_lock>:
 800d3b8:	4801      	ldr	r0, [pc, #4]	; (800d3c0 <__malloc_lock+0x8>)
 800d3ba:	f7ff bfe1 	b.w	800d380 <__retarget_lock_acquire_recursive>
 800d3be:	bf00      	nop
 800d3c0:	20000450 	.word	0x20000450

0800d3c4 <__malloc_unlock>:
 800d3c4:	4801      	ldr	r0, [pc, #4]	; (800d3cc <__malloc_unlock+0x8>)
 800d3c6:	f7ff bfdc 	b.w	800d382 <__retarget_lock_release_recursive>
 800d3ca:	bf00      	nop
 800d3cc:	20000450 	.word	0x20000450

0800d3d0 <_realloc_r>:
 800d3d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d3d4:	4680      	mov	r8, r0
 800d3d6:	4614      	mov	r4, r2
 800d3d8:	460e      	mov	r6, r1
 800d3da:	b921      	cbnz	r1, 800d3e6 <_realloc_r+0x16>
 800d3dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d3e0:	4611      	mov	r1, r2
 800d3e2:	f7fe bfbf 	b.w	800c364 <_malloc_r>
 800d3e6:	b92a      	cbnz	r2, 800d3f4 <_realloc_r+0x24>
 800d3e8:	f7fe ff50 	bl	800c28c <_free_r>
 800d3ec:	4625      	mov	r5, r4
 800d3ee:	4628      	mov	r0, r5
 800d3f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d3f4:	f000 faa0 	bl	800d938 <_malloc_usable_size_r>
 800d3f8:	4284      	cmp	r4, r0
 800d3fa:	4607      	mov	r7, r0
 800d3fc:	d802      	bhi.n	800d404 <_realloc_r+0x34>
 800d3fe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d402:	d812      	bhi.n	800d42a <_realloc_r+0x5a>
 800d404:	4621      	mov	r1, r4
 800d406:	4640      	mov	r0, r8
 800d408:	f7fe ffac 	bl	800c364 <_malloc_r>
 800d40c:	4605      	mov	r5, r0
 800d40e:	2800      	cmp	r0, #0
 800d410:	d0ed      	beq.n	800d3ee <_realloc_r+0x1e>
 800d412:	42bc      	cmp	r4, r7
 800d414:	4622      	mov	r2, r4
 800d416:	4631      	mov	r1, r6
 800d418:	bf28      	it	cs
 800d41a:	463a      	movcs	r2, r7
 800d41c:	f7fb fa4c 	bl	80088b8 <memcpy>
 800d420:	4631      	mov	r1, r6
 800d422:	4640      	mov	r0, r8
 800d424:	f7fe ff32 	bl	800c28c <_free_r>
 800d428:	e7e1      	b.n	800d3ee <_realloc_r+0x1e>
 800d42a:	4635      	mov	r5, r6
 800d42c:	e7df      	b.n	800d3ee <_realloc_r+0x1e>

0800d42e <__sfputc_r>:
 800d42e:	6893      	ldr	r3, [r2, #8]
 800d430:	3b01      	subs	r3, #1
 800d432:	2b00      	cmp	r3, #0
 800d434:	b410      	push	{r4}
 800d436:	6093      	str	r3, [r2, #8]
 800d438:	da08      	bge.n	800d44c <__sfputc_r+0x1e>
 800d43a:	6994      	ldr	r4, [r2, #24]
 800d43c:	42a3      	cmp	r3, r4
 800d43e:	db01      	blt.n	800d444 <__sfputc_r+0x16>
 800d440:	290a      	cmp	r1, #10
 800d442:	d103      	bne.n	800d44c <__sfputc_r+0x1e>
 800d444:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d448:	f000 b94a 	b.w	800d6e0 <__swbuf_r>
 800d44c:	6813      	ldr	r3, [r2, #0]
 800d44e:	1c58      	adds	r0, r3, #1
 800d450:	6010      	str	r0, [r2, #0]
 800d452:	7019      	strb	r1, [r3, #0]
 800d454:	4608      	mov	r0, r1
 800d456:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d45a:	4770      	bx	lr

0800d45c <__sfputs_r>:
 800d45c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d45e:	4606      	mov	r6, r0
 800d460:	460f      	mov	r7, r1
 800d462:	4614      	mov	r4, r2
 800d464:	18d5      	adds	r5, r2, r3
 800d466:	42ac      	cmp	r4, r5
 800d468:	d101      	bne.n	800d46e <__sfputs_r+0x12>
 800d46a:	2000      	movs	r0, #0
 800d46c:	e007      	b.n	800d47e <__sfputs_r+0x22>
 800d46e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d472:	463a      	mov	r2, r7
 800d474:	4630      	mov	r0, r6
 800d476:	f7ff ffda 	bl	800d42e <__sfputc_r>
 800d47a:	1c43      	adds	r3, r0, #1
 800d47c:	d1f3      	bne.n	800d466 <__sfputs_r+0xa>
 800d47e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d480 <_vfiprintf_r>:
 800d480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d484:	460d      	mov	r5, r1
 800d486:	b09d      	sub	sp, #116	; 0x74
 800d488:	4614      	mov	r4, r2
 800d48a:	4698      	mov	r8, r3
 800d48c:	4606      	mov	r6, r0
 800d48e:	b118      	cbz	r0, 800d498 <_vfiprintf_r+0x18>
 800d490:	6983      	ldr	r3, [r0, #24]
 800d492:	b90b      	cbnz	r3, 800d498 <_vfiprintf_r+0x18>
 800d494:	f7ff fec4 	bl	800d220 <__sinit>
 800d498:	4b89      	ldr	r3, [pc, #548]	; (800d6c0 <_vfiprintf_r+0x240>)
 800d49a:	429d      	cmp	r5, r3
 800d49c:	d11b      	bne.n	800d4d6 <_vfiprintf_r+0x56>
 800d49e:	6875      	ldr	r5, [r6, #4]
 800d4a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d4a2:	07d9      	lsls	r1, r3, #31
 800d4a4:	d405      	bmi.n	800d4b2 <_vfiprintf_r+0x32>
 800d4a6:	89ab      	ldrh	r3, [r5, #12]
 800d4a8:	059a      	lsls	r2, r3, #22
 800d4aa:	d402      	bmi.n	800d4b2 <_vfiprintf_r+0x32>
 800d4ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d4ae:	f7ff ff67 	bl	800d380 <__retarget_lock_acquire_recursive>
 800d4b2:	89ab      	ldrh	r3, [r5, #12]
 800d4b4:	071b      	lsls	r3, r3, #28
 800d4b6:	d501      	bpl.n	800d4bc <_vfiprintf_r+0x3c>
 800d4b8:	692b      	ldr	r3, [r5, #16]
 800d4ba:	b9eb      	cbnz	r3, 800d4f8 <_vfiprintf_r+0x78>
 800d4bc:	4629      	mov	r1, r5
 800d4be:	4630      	mov	r0, r6
 800d4c0:	f000 f960 	bl	800d784 <__swsetup_r>
 800d4c4:	b1c0      	cbz	r0, 800d4f8 <_vfiprintf_r+0x78>
 800d4c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d4c8:	07dc      	lsls	r4, r3, #31
 800d4ca:	d50e      	bpl.n	800d4ea <_vfiprintf_r+0x6a>
 800d4cc:	f04f 30ff 	mov.w	r0, #4294967295
 800d4d0:	b01d      	add	sp, #116	; 0x74
 800d4d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4d6:	4b7b      	ldr	r3, [pc, #492]	; (800d6c4 <_vfiprintf_r+0x244>)
 800d4d8:	429d      	cmp	r5, r3
 800d4da:	d101      	bne.n	800d4e0 <_vfiprintf_r+0x60>
 800d4dc:	68b5      	ldr	r5, [r6, #8]
 800d4de:	e7df      	b.n	800d4a0 <_vfiprintf_r+0x20>
 800d4e0:	4b79      	ldr	r3, [pc, #484]	; (800d6c8 <_vfiprintf_r+0x248>)
 800d4e2:	429d      	cmp	r5, r3
 800d4e4:	bf08      	it	eq
 800d4e6:	68f5      	ldreq	r5, [r6, #12]
 800d4e8:	e7da      	b.n	800d4a0 <_vfiprintf_r+0x20>
 800d4ea:	89ab      	ldrh	r3, [r5, #12]
 800d4ec:	0598      	lsls	r0, r3, #22
 800d4ee:	d4ed      	bmi.n	800d4cc <_vfiprintf_r+0x4c>
 800d4f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d4f2:	f7ff ff46 	bl	800d382 <__retarget_lock_release_recursive>
 800d4f6:	e7e9      	b.n	800d4cc <_vfiprintf_r+0x4c>
 800d4f8:	2300      	movs	r3, #0
 800d4fa:	9309      	str	r3, [sp, #36]	; 0x24
 800d4fc:	2320      	movs	r3, #32
 800d4fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d502:	f8cd 800c 	str.w	r8, [sp, #12]
 800d506:	2330      	movs	r3, #48	; 0x30
 800d508:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d6cc <_vfiprintf_r+0x24c>
 800d50c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d510:	f04f 0901 	mov.w	r9, #1
 800d514:	4623      	mov	r3, r4
 800d516:	469a      	mov	sl, r3
 800d518:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d51c:	b10a      	cbz	r2, 800d522 <_vfiprintf_r+0xa2>
 800d51e:	2a25      	cmp	r2, #37	; 0x25
 800d520:	d1f9      	bne.n	800d516 <_vfiprintf_r+0x96>
 800d522:	ebba 0b04 	subs.w	fp, sl, r4
 800d526:	d00b      	beq.n	800d540 <_vfiprintf_r+0xc0>
 800d528:	465b      	mov	r3, fp
 800d52a:	4622      	mov	r2, r4
 800d52c:	4629      	mov	r1, r5
 800d52e:	4630      	mov	r0, r6
 800d530:	f7ff ff94 	bl	800d45c <__sfputs_r>
 800d534:	3001      	adds	r0, #1
 800d536:	f000 80aa 	beq.w	800d68e <_vfiprintf_r+0x20e>
 800d53a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d53c:	445a      	add	r2, fp
 800d53e:	9209      	str	r2, [sp, #36]	; 0x24
 800d540:	f89a 3000 	ldrb.w	r3, [sl]
 800d544:	2b00      	cmp	r3, #0
 800d546:	f000 80a2 	beq.w	800d68e <_vfiprintf_r+0x20e>
 800d54a:	2300      	movs	r3, #0
 800d54c:	f04f 32ff 	mov.w	r2, #4294967295
 800d550:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d554:	f10a 0a01 	add.w	sl, sl, #1
 800d558:	9304      	str	r3, [sp, #16]
 800d55a:	9307      	str	r3, [sp, #28]
 800d55c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d560:	931a      	str	r3, [sp, #104]	; 0x68
 800d562:	4654      	mov	r4, sl
 800d564:	2205      	movs	r2, #5
 800d566:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d56a:	4858      	ldr	r0, [pc, #352]	; (800d6cc <_vfiprintf_r+0x24c>)
 800d56c:	f7f2 fe68 	bl	8000240 <memchr>
 800d570:	9a04      	ldr	r2, [sp, #16]
 800d572:	b9d8      	cbnz	r0, 800d5ac <_vfiprintf_r+0x12c>
 800d574:	06d1      	lsls	r1, r2, #27
 800d576:	bf44      	itt	mi
 800d578:	2320      	movmi	r3, #32
 800d57a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d57e:	0713      	lsls	r3, r2, #28
 800d580:	bf44      	itt	mi
 800d582:	232b      	movmi	r3, #43	; 0x2b
 800d584:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d588:	f89a 3000 	ldrb.w	r3, [sl]
 800d58c:	2b2a      	cmp	r3, #42	; 0x2a
 800d58e:	d015      	beq.n	800d5bc <_vfiprintf_r+0x13c>
 800d590:	9a07      	ldr	r2, [sp, #28]
 800d592:	4654      	mov	r4, sl
 800d594:	2000      	movs	r0, #0
 800d596:	f04f 0c0a 	mov.w	ip, #10
 800d59a:	4621      	mov	r1, r4
 800d59c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d5a0:	3b30      	subs	r3, #48	; 0x30
 800d5a2:	2b09      	cmp	r3, #9
 800d5a4:	d94e      	bls.n	800d644 <_vfiprintf_r+0x1c4>
 800d5a6:	b1b0      	cbz	r0, 800d5d6 <_vfiprintf_r+0x156>
 800d5a8:	9207      	str	r2, [sp, #28]
 800d5aa:	e014      	b.n	800d5d6 <_vfiprintf_r+0x156>
 800d5ac:	eba0 0308 	sub.w	r3, r0, r8
 800d5b0:	fa09 f303 	lsl.w	r3, r9, r3
 800d5b4:	4313      	orrs	r3, r2
 800d5b6:	9304      	str	r3, [sp, #16]
 800d5b8:	46a2      	mov	sl, r4
 800d5ba:	e7d2      	b.n	800d562 <_vfiprintf_r+0xe2>
 800d5bc:	9b03      	ldr	r3, [sp, #12]
 800d5be:	1d19      	adds	r1, r3, #4
 800d5c0:	681b      	ldr	r3, [r3, #0]
 800d5c2:	9103      	str	r1, [sp, #12]
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	bfbb      	ittet	lt
 800d5c8:	425b      	neglt	r3, r3
 800d5ca:	f042 0202 	orrlt.w	r2, r2, #2
 800d5ce:	9307      	strge	r3, [sp, #28]
 800d5d0:	9307      	strlt	r3, [sp, #28]
 800d5d2:	bfb8      	it	lt
 800d5d4:	9204      	strlt	r2, [sp, #16]
 800d5d6:	7823      	ldrb	r3, [r4, #0]
 800d5d8:	2b2e      	cmp	r3, #46	; 0x2e
 800d5da:	d10c      	bne.n	800d5f6 <_vfiprintf_r+0x176>
 800d5dc:	7863      	ldrb	r3, [r4, #1]
 800d5de:	2b2a      	cmp	r3, #42	; 0x2a
 800d5e0:	d135      	bne.n	800d64e <_vfiprintf_r+0x1ce>
 800d5e2:	9b03      	ldr	r3, [sp, #12]
 800d5e4:	1d1a      	adds	r2, r3, #4
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	9203      	str	r2, [sp, #12]
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	bfb8      	it	lt
 800d5ee:	f04f 33ff 	movlt.w	r3, #4294967295
 800d5f2:	3402      	adds	r4, #2
 800d5f4:	9305      	str	r3, [sp, #20]
 800d5f6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d6dc <_vfiprintf_r+0x25c>
 800d5fa:	7821      	ldrb	r1, [r4, #0]
 800d5fc:	2203      	movs	r2, #3
 800d5fe:	4650      	mov	r0, sl
 800d600:	f7f2 fe1e 	bl	8000240 <memchr>
 800d604:	b140      	cbz	r0, 800d618 <_vfiprintf_r+0x198>
 800d606:	2340      	movs	r3, #64	; 0x40
 800d608:	eba0 000a 	sub.w	r0, r0, sl
 800d60c:	fa03 f000 	lsl.w	r0, r3, r0
 800d610:	9b04      	ldr	r3, [sp, #16]
 800d612:	4303      	orrs	r3, r0
 800d614:	3401      	adds	r4, #1
 800d616:	9304      	str	r3, [sp, #16]
 800d618:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d61c:	482c      	ldr	r0, [pc, #176]	; (800d6d0 <_vfiprintf_r+0x250>)
 800d61e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d622:	2206      	movs	r2, #6
 800d624:	f7f2 fe0c 	bl	8000240 <memchr>
 800d628:	2800      	cmp	r0, #0
 800d62a:	d03f      	beq.n	800d6ac <_vfiprintf_r+0x22c>
 800d62c:	4b29      	ldr	r3, [pc, #164]	; (800d6d4 <_vfiprintf_r+0x254>)
 800d62e:	bb1b      	cbnz	r3, 800d678 <_vfiprintf_r+0x1f8>
 800d630:	9b03      	ldr	r3, [sp, #12]
 800d632:	3307      	adds	r3, #7
 800d634:	f023 0307 	bic.w	r3, r3, #7
 800d638:	3308      	adds	r3, #8
 800d63a:	9303      	str	r3, [sp, #12]
 800d63c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d63e:	443b      	add	r3, r7
 800d640:	9309      	str	r3, [sp, #36]	; 0x24
 800d642:	e767      	b.n	800d514 <_vfiprintf_r+0x94>
 800d644:	fb0c 3202 	mla	r2, ip, r2, r3
 800d648:	460c      	mov	r4, r1
 800d64a:	2001      	movs	r0, #1
 800d64c:	e7a5      	b.n	800d59a <_vfiprintf_r+0x11a>
 800d64e:	2300      	movs	r3, #0
 800d650:	3401      	adds	r4, #1
 800d652:	9305      	str	r3, [sp, #20]
 800d654:	4619      	mov	r1, r3
 800d656:	f04f 0c0a 	mov.w	ip, #10
 800d65a:	4620      	mov	r0, r4
 800d65c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d660:	3a30      	subs	r2, #48	; 0x30
 800d662:	2a09      	cmp	r2, #9
 800d664:	d903      	bls.n	800d66e <_vfiprintf_r+0x1ee>
 800d666:	2b00      	cmp	r3, #0
 800d668:	d0c5      	beq.n	800d5f6 <_vfiprintf_r+0x176>
 800d66a:	9105      	str	r1, [sp, #20]
 800d66c:	e7c3      	b.n	800d5f6 <_vfiprintf_r+0x176>
 800d66e:	fb0c 2101 	mla	r1, ip, r1, r2
 800d672:	4604      	mov	r4, r0
 800d674:	2301      	movs	r3, #1
 800d676:	e7f0      	b.n	800d65a <_vfiprintf_r+0x1da>
 800d678:	ab03      	add	r3, sp, #12
 800d67a:	9300      	str	r3, [sp, #0]
 800d67c:	462a      	mov	r2, r5
 800d67e:	4b16      	ldr	r3, [pc, #88]	; (800d6d8 <_vfiprintf_r+0x258>)
 800d680:	a904      	add	r1, sp, #16
 800d682:	4630      	mov	r0, r6
 800d684:	f7fb f9ce 	bl	8008a24 <_printf_float>
 800d688:	4607      	mov	r7, r0
 800d68a:	1c78      	adds	r0, r7, #1
 800d68c:	d1d6      	bne.n	800d63c <_vfiprintf_r+0x1bc>
 800d68e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d690:	07d9      	lsls	r1, r3, #31
 800d692:	d405      	bmi.n	800d6a0 <_vfiprintf_r+0x220>
 800d694:	89ab      	ldrh	r3, [r5, #12]
 800d696:	059a      	lsls	r2, r3, #22
 800d698:	d402      	bmi.n	800d6a0 <_vfiprintf_r+0x220>
 800d69a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d69c:	f7ff fe71 	bl	800d382 <__retarget_lock_release_recursive>
 800d6a0:	89ab      	ldrh	r3, [r5, #12]
 800d6a2:	065b      	lsls	r3, r3, #25
 800d6a4:	f53f af12 	bmi.w	800d4cc <_vfiprintf_r+0x4c>
 800d6a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d6aa:	e711      	b.n	800d4d0 <_vfiprintf_r+0x50>
 800d6ac:	ab03      	add	r3, sp, #12
 800d6ae:	9300      	str	r3, [sp, #0]
 800d6b0:	462a      	mov	r2, r5
 800d6b2:	4b09      	ldr	r3, [pc, #36]	; (800d6d8 <_vfiprintf_r+0x258>)
 800d6b4:	a904      	add	r1, sp, #16
 800d6b6:	4630      	mov	r0, r6
 800d6b8:	f7fb fc58 	bl	8008f6c <_printf_i>
 800d6bc:	e7e4      	b.n	800d688 <_vfiprintf_r+0x208>
 800d6be:	bf00      	nop
 800d6c0:	0800e11c 	.word	0x0800e11c
 800d6c4:	0800e13c 	.word	0x0800e13c
 800d6c8:	0800e0fc 	.word	0x0800e0fc
 800d6cc:	0800e094 	.word	0x0800e094
 800d6d0:	0800e09e 	.word	0x0800e09e
 800d6d4:	08008a25 	.word	0x08008a25
 800d6d8:	0800d45d 	.word	0x0800d45d
 800d6dc:	0800e09a 	.word	0x0800e09a

0800d6e0 <__swbuf_r>:
 800d6e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6e2:	460e      	mov	r6, r1
 800d6e4:	4614      	mov	r4, r2
 800d6e6:	4605      	mov	r5, r0
 800d6e8:	b118      	cbz	r0, 800d6f2 <__swbuf_r+0x12>
 800d6ea:	6983      	ldr	r3, [r0, #24]
 800d6ec:	b90b      	cbnz	r3, 800d6f2 <__swbuf_r+0x12>
 800d6ee:	f7ff fd97 	bl	800d220 <__sinit>
 800d6f2:	4b21      	ldr	r3, [pc, #132]	; (800d778 <__swbuf_r+0x98>)
 800d6f4:	429c      	cmp	r4, r3
 800d6f6:	d12b      	bne.n	800d750 <__swbuf_r+0x70>
 800d6f8:	686c      	ldr	r4, [r5, #4]
 800d6fa:	69a3      	ldr	r3, [r4, #24]
 800d6fc:	60a3      	str	r3, [r4, #8]
 800d6fe:	89a3      	ldrh	r3, [r4, #12]
 800d700:	071a      	lsls	r2, r3, #28
 800d702:	d52f      	bpl.n	800d764 <__swbuf_r+0x84>
 800d704:	6923      	ldr	r3, [r4, #16]
 800d706:	b36b      	cbz	r3, 800d764 <__swbuf_r+0x84>
 800d708:	6923      	ldr	r3, [r4, #16]
 800d70a:	6820      	ldr	r0, [r4, #0]
 800d70c:	1ac0      	subs	r0, r0, r3
 800d70e:	6963      	ldr	r3, [r4, #20]
 800d710:	b2f6      	uxtb	r6, r6
 800d712:	4283      	cmp	r3, r0
 800d714:	4637      	mov	r7, r6
 800d716:	dc04      	bgt.n	800d722 <__swbuf_r+0x42>
 800d718:	4621      	mov	r1, r4
 800d71a:	4628      	mov	r0, r5
 800d71c:	f7ff fcec 	bl	800d0f8 <_fflush_r>
 800d720:	bb30      	cbnz	r0, 800d770 <__swbuf_r+0x90>
 800d722:	68a3      	ldr	r3, [r4, #8]
 800d724:	3b01      	subs	r3, #1
 800d726:	60a3      	str	r3, [r4, #8]
 800d728:	6823      	ldr	r3, [r4, #0]
 800d72a:	1c5a      	adds	r2, r3, #1
 800d72c:	6022      	str	r2, [r4, #0]
 800d72e:	701e      	strb	r6, [r3, #0]
 800d730:	6963      	ldr	r3, [r4, #20]
 800d732:	3001      	adds	r0, #1
 800d734:	4283      	cmp	r3, r0
 800d736:	d004      	beq.n	800d742 <__swbuf_r+0x62>
 800d738:	89a3      	ldrh	r3, [r4, #12]
 800d73a:	07db      	lsls	r3, r3, #31
 800d73c:	d506      	bpl.n	800d74c <__swbuf_r+0x6c>
 800d73e:	2e0a      	cmp	r6, #10
 800d740:	d104      	bne.n	800d74c <__swbuf_r+0x6c>
 800d742:	4621      	mov	r1, r4
 800d744:	4628      	mov	r0, r5
 800d746:	f7ff fcd7 	bl	800d0f8 <_fflush_r>
 800d74a:	b988      	cbnz	r0, 800d770 <__swbuf_r+0x90>
 800d74c:	4638      	mov	r0, r7
 800d74e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d750:	4b0a      	ldr	r3, [pc, #40]	; (800d77c <__swbuf_r+0x9c>)
 800d752:	429c      	cmp	r4, r3
 800d754:	d101      	bne.n	800d75a <__swbuf_r+0x7a>
 800d756:	68ac      	ldr	r4, [r5, #8]
 800d758:	e7cf      	b.n	800d6fa <__swbuf_r+0x1a>
 800d75a:	4b09      	ldr	r3, [pc, #36]	; (800d780 <__swbuf_r+0xa0>)
 800d75c:	429c      	cmp	r4, r3
 800d75e:	bf08      	it	eq
 800d760:	68ec      	ldreq	r4, [r5, #12]
 800d762:	e7ca      	b.n	800d6fa <__swbuf_r+0x1a>
 800d764:	4621      	mov	r1, r4
 800d766:	4628      	mov	r0, r5
 800d768:	f000 f80c 	bl	800d784 <__swsetup_r>
 800d76c:	2800      	cmp	r0, #0
 800d76e:	d0cb      	beq.n	800d708 <__swbuf_r+0x28>
 800d770:	f04f 37ff 	mov.w	r7, #4294967295
 800d774:	e7ea      	b.n	800d74c <__swbuf_r+0x6c>
 800d776:	bf00      	nop
 800d778:	0800e11c 	.word	0x0800e11c
 800d77c:	0800e13c 	.word	0x0800e13c
 800d780:	0800e0fc 	.word	0x0800e0fc

0800d784 <__swsetup_r>:
 800d784:	4b32      	ldr	r3, [pc, #200]	; (800d850 <__swsetup_r+0xcc>)
 800d786:	b570      	push	{r4, r5, r6, lr}
 800d788:	681d      	ldr	r5, [r3, #0]
 800d78a:	4606      	mov	r6, r0
 800d78c:	460c      	mov	r4, r1
 800d78e:	b125      	cbz	r5, 800d79a <__swsetup_r+0x16>
 800d790:	69ab      	ldr	r3, [r5, #24]
 800d792:	b913      	cbnz	r3, 800d79a <__swsetup_r+0x16>
 800d794:	4628      	mov	r0, r5
 800d796:	f7ff fd43 	bl	800d220 <__sinit>
 800d79a:	4b2e      	ldr	r3, [pc, #184]	; (800d854 <__swsetup_r+0xd0>)
 800d79c:	429c      	cmp	r4, r3
 800d79e:	d10f      	bne.n	800d7c0 <__swsetup_r+0x3c>
 800d7a0:	686c      	ldr	r4, [r5, #4]
 800d7a2:	89a3      	ldrh	r3, [r4, #12]
 800d7a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d7a8:	0719      	lsls	r1, r3, #28
 800d7aa:	d42c      	bmi.n	800d806 <__swsetup_r+0x82>
 800d7ac:	06dd      	lsls	r5, r3, #27
 800d7ae:	d411      	bmi.n	800d7d4 <__swsetup_r+0x50>
 800d7b0:	2309      	movs	r3, #9
 800d7b2:	6033      	str	r3, [r6, #0]
 800d7b4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d7b8:	81a3      	strh	r3, [r4, #12]
 800d7ba:	f04f 30ff 	mov.w	r0, #4294967295
 800d7be:	e03e      	b.n	800d83e <__swsetup_r+0xba>
 800d7c0:	4b25      	ldr	r3, [pc, #148]	; (800d858 <__swsetup_r+0xd4>)
 800d7c2:	429c      	cmp	r4, r3
 800d7c4:	d101      	bne.n	800d7ca <__swsetup_r+0x46>
 800d7c6:	68ac      	ldr	r4, [r5, #8]
 800d7c8:	e7eb      	b.n	800d7a2 <__swsetup_r+0x1e>
 800d7ca:	4b24      	ldr	r3, [pc, #144]	; (800d85c <__swsetup_r+0xd8>)
 800d7cc:	429c      	cmp	r4, r3
 800d7ce:	bf08      	it	eq
 800d7d0:	68ec      	ldreq	r4, [r5, #12]
 800d7d2:	e7e6      	b.n	800d7a2 <__swsetup_r+0x1e>
 800d7d4:	0758      	lsls	r0, r3, #29
 800d7d6:	d512      	bpl.n	800d7fe <__swsetup_r+0x7a>
 800d7d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d7da:	b141      	cbz	r1, 800d7ee <__swsetup_r+0x6a>
 800d7dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d7e0:	4299      	cmp	r1, r3
 800d7e2:	d002      	beq.n	800d7ea <__swsetup_r+0x66>
 800d7e4:	4630      	mov	r0, r6
 800d7e6:	f7fe fd51 	bl	800c28c <_free_r>
 800d7ea:	2300      	movs	r3, #0
 800d7ec:	6363      	str	r3, [r4, #52]	; 0x34
 800d7ee:	89a3      	ldrh	r3, [r4, #12]
 800d7f0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d7f4:	81a3      	strh	r3, [r4, #12]
 800d7f6:	2300      	movs	r3, #0
 800d7f8:	6063      	str	r3, [r4, #4]
 800d7fa:	6923      	ldr	r3, [r4, #16]
 800d7fc:	6023      	str	r3, [r4, #0]
 800d7fe:	89a3      	ldrh	r3, [r4, #12]
 800d800:	f043 0308 	orr.w	r3, r3, #8
 800d804:	81a3      	strh	r3, [r4, #12]
 800d806:	6923      	ldr	r3, [r4, #16]
 800d808:	b94b      	cbnz	r3, 800d81e <__swsetup_r+0x9a>
 800d80a:	89a3      	ldrh	r3, [r4, #12]
 800d80c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d810:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d814:	d003      	beq.n	800d81e <__swsetup_r+0x9a>
 800d816:	4621      	mov	r1, r4
 800d818:	4630      	mov	r0, r6
 800d81a:	f000 f84d 	bl	800d8b8 <__smakebuf_r>
 800d81e:	89a0      	ldrh	r0, [r4, #12]
 800d820:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d824:	f010 0301 	ands.w	r3, r0, #1
 800d828:	d00a      	beq.n	800d840 <__swsetup_r+0xbc>
 800d82a:	2300      	movs	r3, #0
 800d82c:	60a3      	str	r3, [r4, #8]
 800d82e:	6963      	ldr	r3, [r4, #20]
 800d830:	425b      	negs	r3, r3
 800d832:	61a3      	str	r3, [r4, #24]
 800d834:	6923      	ldr	r3, [r4, #16]
 800d836:	b943      	cbnz	r3, 800d84a <__swsetup_r+0xc6>
 800d838:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d83c:	d1ba      	bne.n	800d7b4 <__swsetup_r+0x30>
 800d83e:	bd70      	pop	{r4, r5, r6, pc}
 800d840:	0781      	lsls	r1, r0, #30
 800d842:	bf58      	it	pl
 800d844:	6963      	ldrpl	r3, [r4, #20]
 800d846:	60a3      	str	r3, [r4, #8]
 800d848:	e7f4      	b.n	800d834 <__swsetup_r+0xb0>
 800d84a:	2000      	movs	r0, #0
 800d84c:	e7f7      	b.n	800d83e <__swsetup_r+0xba>
 800d84e:	bf00      	nop
 800d850:	2000000c 	.word	0x2000000c
 800d854:	0800e11c 	.word	0x0800e11c
 800d858:	0800e13c 	.word	0x0800e13c
 800d85c:	0800e0fc 	.word	0x0800e0fc

0800d860 <abort>:
 800d860:	b508      	push	{r3, lr}
 800d862:	2006      	movs	r0, #6
 800d864:	f000 f898 	bl	800d998 <raise>
 800d868:	2001      	movs	r0, #1
 800d86a:	f7f4 f909 	bl	8001a80 <_exit>

0800d86e <__swhatbuf_r>:
 800d86e:	b570      	push	{r4, r5, r6, lr}
 800d870:	460e      	mov	r6, r1
 800d872:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d876:	2900      	cmp	r1, #0
 800d878:	b096      	sub	sp, #88	; 0x58
 800d87a:	4614      	mov	r4, r2
 800d87c:	461d      	mov	r5, r3
 800d87e:	da08      	bge.n	800d892 <__swhatbuf_r+0x24>
 800d880:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800d884:	2200      	movs	r2, #0
 800d886:	602a      	str	r2, [r5, #0]
 800d888:	061a      	lsls	r2, r3, #24
 800d88a:	d410      	bmi.n	800d8ae <__swhatbuf_r+0x40>
 800d88c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d890:	e00e      	b.n	800d8b0 <__swhatbuf_r+0x42>
 800d892:	466a      	mov	r2, sp
 800d894:	f000 f89c 	bl	800d9d0 <_fstat_r>
 800d898:	2800      	cmp	r0, #0
 800d89a:	dbf1      	blt.n	800d880 <__swhatbuf_r+0x12>
 800d89c:	9a01      	ldr	r2, [sp, #4]
 800d89e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d8a2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d8a6:	425a      	negs	r2, r3
 800d8a8:	415a      	adcs	r2, r3
 800d8aa:	602a      	str	r2, [r5, #0]
 800d8ac:	e7ee      	b.n	800d88c <__swhatbuf_r+0x1e>
 800d8ae:	2340      	movs	r3, #64	; 0x40
 800d8b0:	2000      	movs	r0, #0
 800d8b2:	6023      	str	r3, [r4, #0]
 800d8b4:	b016      	add	sp, #88	; 0x58
 800d8b6:	bd70      	pop	{r4, r5, r6, pc}

0800d8b8 <__smakebuf_r>:
 800d8b8:	898b      	ldrh	r3, [r1, #12]
 800d8ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d8bc:	079d      	lsls	r5, r3, #30
 800d8be:	4606      	mov	r6, r0
 800d8c0:	460c      	mov	r4, r1
 800d8c2:	d507      	bpl.n	800d8d4 <__smakebuf_r+0x1c>
 800d8c4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d8c8:	6023      	str	r3, [r4, #0]
 800d8ca:	6123      	str	r3, [r4, #16]
 800d8cc:	2301      	movs	r3, #1
 800d8ce:	6163      	str	r3, [r4, #20]
 800d8d0:	b002      	add	sp, #8
 800d8d2:	bd70      	pop	{r4, r5, r6, pc}
 800d8d4:	ab01      	add	r3, sp, #4
 800d8d6:	466a      	mov	r2, sp
 800d8d8:	f7ff ffc9 	bl	800d86e <__swhatbuf_r>
 800d8dc:	9900      	ldr	r1, [sp, #0]
 800d8de:	4605      	mov	r5, r0
 800d8e0:	4630      	mov	r0, r6
 800d8e2:	f7fe fd3f 	bl	800c364 <_malloc_r>
 800d8e6:	b948      	cbnz	r0, 800d8fc <__smakebuf_r+0x44>
 800d8e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8ec:	059a      	lsls	r2, r3, #22
 800d8ee:	d4ef      	bmi.n	800d8d0 <__smakebuf_r+0x18>
 800d8f0:	f023 0303 	bic.w	r3, r3, #3
 800d8f4:	f043 0302 	orr.w	r3, r3, #2
 800d8f8:	81a3      	strh	r3, [r4, #12]
 800d8fa:	e7e3      	b.n	800d8c4 <__smakebuf_r+0xc>
 800d8fc:	4b0d      	ldr	r3, [pc, #52]	; (800d934 <__smakebuf_r+0x7c>)
 800d8fe:	62b3      	str	r3, [r6, #40]	; 0x28
 800d900:	89a3      	ldrh	r3, [r4, #12]
 800d902:	6020      	str	r0, [r4, #0]
 800d904:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d908:	81a3      	strh	r3, [r4, #12]
 800d90a:	9b00      	ldr	r3, [sp, #0]
 800d90c:	6163      	str	r3, [r4, #20]
 800d90e:	9b01      	ldr	r3, [sp, #4]
 800d910:	6120      	str	r0, [r4, #16]
 800d912:	b15b      	cbz	r3, 800d92c <__smakebuf_r+0x74>
 800d914:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d918:	4630      	mov	r0, r6
 800d91a:	f000 f86b 	bl	800d9f4 <_isatty_r>
 800d91e:	b128      	cbz	r0, 800d92c <__smakebuf_r+0x74>
 800d920:	89a3      	ldrh	r3, [r4, #12]
 800d922:	f023 0303 	bic.w	r3, r3, #3
 800d926:	f043 0301 	orr.w	r3, r3, #1
 800d92a:	81a3      	strh	r3, [r4, #12]
 800d92c:	89a0      	ldrh	r0, [r4, #12]
 800d92e:	4305      	orrs	r5, r0
 800d930:	81a5      	strh	r5, [r4, #12]
 800d932:	e7cd      	b.n	800d8d0 <__smakebuf_r+0x18>
 800d934:	0800d1b9 	.word	0x0800d1b9

0800d938 <_malloc_usable_size_r>:
 800d938:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d93c:	1f18      	subs	r0, r3, #4
 800d93e:	2b00      	cmp	r3, #0
 800d940:	bfbc      	itt	lt
 800d942:	580b      	ldrlt	r3, [r1, r0]
 800d944:	18c0      	addlt	r0, r0, r3
 800d946:	4770      	bx	lr

0800d948 <_raise_r>:
 800d948:	291f      	cmp	r1, #31
 800d94a:	b538      	push	{r3, r4, r5, lr}
 800d94c:	4604      	mov	r4, r0
 800d94e:	460d      	mov	r5, r1
 800d950:	d904      	bls.n	800d95c <_raise_r+0x14>
 800d952:	2316      	movs	r3, #22
 800d954:	6003      	str	r3, [r0, #0]
 800d956:	f04f 30ff 	mov.w	r0, #4294967295
 800d95a:	bd38      	pop	{r3, r4, r5, pc}
 800d95c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d95e:	b112      	cbz	r2, 800d966 <_raise_r+0x1e>
 800d960:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d964:	b94b      	cbnz	r3, 800d97a <_raise_r+0x32>
 800d966:	4620      	mov	r0, r4
 800d968:	f000 f830 	bl	800d9cc <_getpid_r>
 800d96c:	462a      	mov	r2, r5
 800d96e:	4601      	mov	r1, r0
 800d970:	4620      	mov	r0, r4
 800d972:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d976:	f000 b817 	b.w	800d9a8 <_kill_r>
 800d97a:	2b01      	cmp	r3, #1
 800d97c:	d00a      	beq.n	800d994 <_raise_r+0x4c>
 800d97e:	1c59      	adds	r1, r3, #1
 800d980:	d103      	bne.n	800d98a <_raise_r+0x42>
 800d982:	2316      	movs	r3, #22
 800d984:	6003      	str	r3, [r0, #0]
 800d986:	2001      	movs	r0, #1
 800d988:	e7e7      	b.n	800d95a <_raise_r+0x12>
 800d98a:	2400      	movs	r4, #0
 800d98c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d990:	4628      	mov	r0, r5
 800d992:	4798      	blx	r3
 800d994:	2000      	movs	r0, #0
 800d996:	e7e0      	b.n	800d95a <_raise_r+0x12>

0800d998 <raise>:
 800d998:	4b02      	ldr	r3, [pc, #8]	; (800d9a4 <raise+0xc>)
 800d99a:	4601      	mov	r1, r0
 800d99c:	6818      	ldr	r0, [r3, #0]
 800d99e:	f7ff bfd3 	b.w	800d948 <_raise_r>
 800d9a2:	bf00      	nop
 800d9a4:	2000000c 	.word	0x2000000c

0800d9a8 <_kill_r>:
 800d9a8:	b538      	push	{r3, r4, r5, lr}
 800d9aa:	4d07      	ldr	r5, [pc, #28]	; (800d9c8 <_kill_r+0x20>)
 800d9ac:	2300      	movs	r3, #0
 800d9ae:	4604      	mov	r4, r0
 800d9b0:	4608      	mov	r0, r1
 800d9b2:	4611      	mov	r1, r2
 800d9b4:	602b      	str	r3, [r5, #0]
 800d9b6:	f7f4 f853 	bl	8001a60 <_kill>
 800d9ba:	1c43      	adds	r3, r0, #1
 800d9bc:	d102      	bne.n	800d9c4 <_kill_r+0x1c>
 800d9be:	682b      	ldr	r3, [r5, #0]
 800d9c0:	b103      	cbz	r3, 800d9c4 <_kill_r+0x1c>
 800d9c2:	6023      	str	r3, [r4, #0]
 800d9c4:	bd38      	pop	{r3, r4, r5, pc}
 800d9c6:	bf00      	nop
 800d9c8:	2000044c 	.word	0x2000044c

0800d9cc <_getpid_r>:
 800d9cc:	f7f4 b840 	b.w	8001a50 <_getpid>

0800d9d0 <_fstat_r>:
 800d9d0:	b538      	push	{r3, r4, r5, lr}
 800d9d2:	4d07      	ldr	r5, [pc, #28]	; (800d9f0 <_fstat_r+0x20>)
 800d9d4:	2300      	movs	r3, #0
 800d9d6:	4604      	mov	r4, r0
 800d9d8:	4608      	mov	r0, r1
 800d9da:	4611      	mov	r1, r2
 800d9dc:	602b      	str	r3, [r5, #0]
 800d9de:	f7f4 f89e 	bl	8001b1e <_fstat>
 800d9e2:	1c43      	adds	r3, r0, #1
 800d9e4:	d102      	bne.n	800d9ec <_fstat_r+0x1c>
 800d9e6:	682b      	ldr	r3, [r5, #0]
 800d9e8:	b103      	cbz	r3, 800d9ec <_fstat_r+0x1c>
 800d9ea:	6023      	str	r3, [r4, #0]
 800d9ec:	bd38      	pop	{r3, r4, r5, pc}
 800d9ee:	bf00      	nop
 800d9f0:	2000044c 	.word	0x2000044c

0800d9f4 <_isatty_r>:
 800d9f4:	b538      	push	{r3, r4, r5, lr}
 800d9f6:	4d06      	ldr	r5, [pc, #24]	; (800da10 <_isatty_r+0x1c>)
 800d9f8:	2300      	movs	r3, #0
 800d9fa:	4604      	mov	r4, r0
 800d9fc:	4608      	mov	r0, r1
 800d9fe:	602b      	str	r3, [r5, #0]
 800da00:	f7f4 f89d 	bl	8001b3e <_isatty>
 800da04:	1c43      	adds	r3, r0, #1
 800da06:	d102      	bne.n	800da0e <_isatty_r+0x1a>
 800da08:	682b      	ldr	r3, [r5, #0]
 800da0a:	b103      	cbz	r3, 800da0e <_isatty_r+0x1a>
 800da0c:	6023      	str	r3, [r4, #0]
 800da0e:	bd38      	pop	{r3, r4, r5, pc}
 800da10:	2000044c 	.word	0x2000044c

0800da14 <_init>:
 800da14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da16:	bf00      	nop
 800da18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da1a:	bc08      	pop	{r3}
 800da1c:	469e      	mov	lr, r3
 800da1e:	4770      	bx	lr

0800da20 <_fini>:
 800da20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da22:	bf00      	nop
 800da24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da26:	bc08      	pop	{r3}
 800da28:	469e      	mov	lr, r3
 800da2a:	4770      	bx	lr
