# ğŸŒŸ RISC-V SoC Tapeout â€“ Week-7: BabySoC Physical Design, Post-Route SPEF Generation and A Complete RTL-to-GDSII Physical Design with OpenROAD

ğŸ’ This week represents the culmination of your RISC-V SoC journey - where all theory meets practice in a complete, automated physical design flow. Let's transform VSDBabySoC from RTL to silicon! 

---

## ğŸŒŸ Program Overview

### ğŸ“š Course Context

ğŸ”„ **Transition:** Manual stage-wise physical design â†’ Full automation with OpenROAD-Flow-Scripts

ğŸ¯ **Design Target:** VSDBabySoC - Complete 8-bit RISC-V SoC with analog peripherals

ğŸ’¾ **Technology:** Sky130 HD PDK (130nm High Density Process Design Kit)

### ğŸ¨ What Makes This Week Special

ğŸ“¦ **Integration Week** - Bringing together all previous stages into unified automation

ğŸ¤– **Full Automation** - Leveraging ORFS to streamline entire physical design process

ğŸ”¬ **Real-World Experience** - Understanding production SoC design flow from RTL to silicon

ğŸ’¡ **End-to-End Flow** - Complete journey from Verilog source to manufacturable GDSII layout

ğŸ—ï¸ **Open-Source Tools** - Demonstrating powerful capabilities of open-source ASIC design

---

## ğŸ¯ Learning Objectives

### Primary Goals

âœ… **Execute Complete RTL-to-GDSII Flow** - Run the full physical design sequence on BabySoC

ğŸ“Š **Analyze Physical Design Metrics** - Understand placement density and routing topology impact on timing

âš¡ **Master Parasitic Extraction** - Learn SPEF generation for accurate timing verification

ğŸ”§ **Environment Setup** - Install and configure OpenROAD-Flow-Scripts infrastructure

ğŸ—ï¸ **Design Integration** - Incorporate VSDBabySoC RTL and analog macros into the flow

ğŸ“ **Configuration Management** - Create comprehensive config.mk for ORFS automation

âœ“ **Output Verification** - Validate results through GUI inspection, logs, and reports

### Skills You'll Develop

ğŸ§© **Macro Integration** - Understanding how macros, power rings, and standard cells coexist physically

ğŸš¦ **Congestion Management** - Insight into routing congestion and Design Rule Check (DRC) handling

ğŸ”— **Timing Closure** - Practical knowledge of post-layout parasitic extraction bridging geometry to timing

---

## ğŸ› ï¸ OpenROAD-Flow-Scripts Automation Pipeline

### Stage-by-Stage Automation

ğŸ”¹ **Logic Synthesis** - Yosys transforms RTL to gate-level netlist

ğŸ”¹ **Floorplanning** - TritonTools establishes die area, macro placement, and power grid

ğŸ”¹ **Placement** - Global and detailed placement optimize cell locations

ğŸ”¹ **Clock Tree Synthesis (CTS)** - Builds balanced clock distribution network

ğŸ”¹ **Routing** - Global and detailed routing connect all nets

ğŸ”¹ **DRC/LVS Checks** - Design Rule Check and Layout vs Schematic verification

ğŸ”¹ **GDSII Generation** - Final silicon-ready layout database creation

---

## ğŸ’¡ Why This Task Is Critical

### Understanding the Complete Flow

ğŸ”„ **Unified Experience** - Synthesis, floorplanning, and CTS explored separately now work together

ğŸ¨ **Physical Layout Insights** - See how logical descriptions transform into geometric shapes

âš™ï¸ **Tool Interaction** - Learn how different EDA tools communicate through standardized formats

ğŸ“ˆ **Performance Analysis** - Observe how physical design choices affect electrical characteristics

---

## ğŸ—ï¸ OpenROAD Flow Setup

### ğŸ“¥ Step 1: Clone the Repository

```bash
git clone --recursive https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts
cd OpenROAD-flow-scripts/
```
<div align="center">

<img width="1024" height="1024" alt="cloning" src="https://github.com/user-attachments/assets/f33c01a7-7405-41e1-a985-c181c75f03ad" />

</div>

> ğŸ“Œ **Note:** The `--recursive` flag ensures all submodules are initialized properly.

<div align="center">

<img width="1024" height="1024" alt="listing" src="https://github.com/user-attachments/assets/8dc70097-a763-4303-ab40-a38e2afba3df" />

</div>

---

### ğŸ”§ Step 2: Install Dependencies

```bash
sudo ./setup.sh
```
<div align="center">

<img width="1024" height="1024" alt="setup1" src="https://github.com/user-attachments/assets/d82ac23d-541d-4546-a54c-69d1ff72cb4e" />

</div>

<div align="center">

<img width="1024" height="1024" alt="setup2" src="https://github.com/user-attachments/assets/3f2c2d9e-9d91-40b1-8c1e-b3d60adc35ee" />

</div>

<div align="center">

<img width="1024" height="1024" alt="setup3" src="https://github.com/user-attachments/assets/03c55815-090d-492a-9241-3cd58988e236" />

</div>

<div align="center">

<img width="1024" height="1024" alt="setup4" src="https://github.com/user-attachments/assets/48570f17-78d8-47b4-b14b-fd5628b9c27f" />

</div>

This installs all necessary dependencies and prepares the environment for compilation, including:

âœ… `build-essential`, `cmake`, `tcl`  
âœ… `libx11-dev`, `libxrender1`, `libxext6`  
âœ… `yosys`, `magic`, `netgen`, and other EDA tools  

> âš ï¸ **Important:** Verify gcc, g++, and make versions for build compatibility.

---

### ğŸ—ï¸ Step 3: Build OpenROAD

```bash
./build_openroad.sh --local
```
<div align="center">

<img width="1024" height="1024" alt="build1" src="https://github.com/user-attachments/assets/44c64db2-32d2-4a31-b856-e1404044ab4c" />

</div>

This command compiles OpenROAD from source and installs the required flow binaries locally.

#### ğŸ“Š Expected Output:
The build process will compile various modules and may take 15-30 minutes depending on your system.

---

## ğŸ› Troubleshooting Build Issues

### âš ï¸ Common Error: Build Halts at ~67%

During the build process, the compilation may stop around **67%** due to conflicting CMake test targets or GPU definitions.

#### ğŸ”§ Solution: Modify CMakeLists.txt

**1ï¸âƒ£ Navigate to the OpenROAD source directory:**

```bash
cd ~/OpenROAD-flow-scripts/tools/OpenROAD
```

**2ï¸âƒ£ Open and edit CMakeLists.txt:**

```bash
nano CMakeLists.txt
```

**3ï¸âƒ£ Replace the file contents with this patched version:**

```cmake
# SPDX-License-Identifier: BSD-3-Clause
# Copyright (c) 2019-2025, The OpenROAD Authors

cmake_minimum_required (VERSION 3.16)

# Use standard target names
cmake_policy(SET CMP0078 NEW)
cmake_policy(SET CMP0086 NEW)
cmake_policy(SET CMP0074 NEW)
cmake_policy(SET CMP0071 NEW)
cmake_policy(SET CMP0077 NEW)

# Interfers with Qt so off by default.
option(LINK_TIME_OPTIMIZATION "Flag to control link time optimization: off by default" OFF)
if (LINK_TIME_OPTIMIZATION)
  set(CMAKE_INTERPROCEDURAL_OPTIMIZATION TRUE)
endif()

# Allow to use external shared boost libraries
option(USE_SYSTEM_BOOST "Use system shared Boost libraries" OFF)

# Allow to use external shared opensta libraries
option(USE_SYSTEM_OPENSTA "Use system shared OpenSTA library" OFF)

# Allow to use external shared abc libraries
option(USE_SYSTEM_ABC "Use system shared ABC library" OFF)

# Disable tests completely
set(ENABLE_TESTS OFF)

# Sanitizer options (disabled by default)
option(ASAN "Enable Address Sanitizer" OFF)
option(TSAN "Enable Thread Sanitizer" OFF)
option(UBSAN "Enable Undefined Behavior Sanitizer" OFF)

project(OpenROAD VERSION 1 LANGUAGES CXX)

set(OPENROAD_HOME ${PROJECT_SOURCE_DIR})
set(OPENROAD_SHARE ${CMAKE_INSTALL_PREFIX}/share/openroad)

set(CMAKE_CXX_STANDARD 17 CACHE STRING "the C++ standard to use for this project")
set(CMAKE_CXX_STANDARD_REQUIRED ON)
set(CMAKE_CXX_EXTENSIONS OFF)

list(APPEND CMAKE_MODULE_PATH "${CMAKE_CURRENT_SOURCE_DIR}/cmake")

# Get version string in OPENROAD_VERSION
if(NOT OPENROAD_VERSION)
  include(GetGitRevisionDescription)
  git_describe(OPENROAD_VERSION)
  string(FIND ${OPENROAD_VERSION} "NOTFOUND" GIT_DESCRIBE_NOTFOUND)
  if(${GIT_DESCRIBE_NOTFOUND} GREATER -1)
    message(WARNING "OpenROAD git describe failed, using sha1 instead")
    get_git_head_revision(GIT_REFSPEC OPENROAD_VERSION)
  endif()
endif()

message(STATUS "OpenROAD version: ${OPENROAD_VERSION}")

# Default to building optimized/release executable
if(NOT CMAKE_BUILD_TYPE)
  set(CMAKE_BUILD_TYPE RELEASE)
endif()

if(CMAKE_CXX_COMPILER_ID STREQUAL "GNU")
  if(CMAKE_CXX_COMPILER_VERSION VERSION_LESS "8.3.0")
    message(FATAL_ERROR "Insufficient gcc version. Found ${CMAKE_CXX_COMPILER_VERSION}, but require >= 8.3.0.")
  endif()
elseif(CMAKE_CXX_COMPILER_ID STREQUAL "Clang")
  if(CMAKE_CXX_COMPILER_VERSION VERSION_LESS "7.0.0")
    message(FATAL_ERROR "Insufficient Clang version. Found ${CMAKE_CXX_COMPILER_VERSION}, but require >= 7.0.0.")
  endif()
elseif(CMAKE_CXX_COMPILER_ID STREQUAL "AppleClang")
  if(CMAKE_CXX_COMPILER_VERSION VERSION_LESS "12.0.0")
    message(FATAL_ERROR "Insufficient AppleClang version. Found ${CMAKE_CXX_COMPILER_VERSION}, but require >= 12.0.0.")
  endif()
else()
  message(WARNING "Compiler ${CMAKE_CXX_COMPILER_ID} is not officially supported.")
endif()

message(STATUS "System name: ${CMAKE_SYSTEM_NAME}")
message(STATUS "Compiler: ${CMAKE_CXX_COMPILER_ID} ${CMAKE_CXX_COMPILER_VERSION}")
message(STATUS "Build type: ${CMAKE_BUILD_TYPE}")
message(STATUS "Install prefix: ${CMAKE_INSTALL_PREFIX}")
message(STATUS "C++ Standard: ${CMAKE_CXX_STANDARD}")
message(STATUS "C++ Standard Required: ${CMAKE_CXX_STANDARD_REQUIRED}")
message(STATUS "C++ Extensions: ${CMAKE_CXX_EXTENSIONS}")

# Configure version header
configure_file(
  ${OPENROAD_HOME}/include/ord/Version.hh.cmake
  ${OPENROAD_HOME}/include/ord/Version.hh
)

################################################################
if (CMAKE_CXX_COMPILER_ID STREQUAL "GNU" AND CMAKE_CXX_COMPILER_VERSION VERSION_LESS "9.1")
  MESSAGE(STATUS "Older version of GCC detected. Linking against stdc++fs")
  link_libraries(stdc++fs)
endif()

set(CMAKE_EXPORT_COMPILE_COMMANDS 1)

add_subdirectory(third-party)

# Disable tests entirely
# (removed add_custom_target(build_and_test) and GoogleTest include)

add_subdirectory(src)

# add_subdirectory(test)

target_compile_definitions(openroad PRIVATE GPU)

if(BUILD_PYTHON)
  target_compile_definitions(openroad PRIVATE BUILD_PYTHON=1)
else()
  target_compile_definitions(openroad PRIVATE BUILD_PYTHON=0)
endif()

if(BUILD_GUI)
  target_compile_definitions(openroad PRIVATE BUILD_GUI=1)
else()
  target_compile_definitions(openroad PRIVATE BUILD_GUI=0)
endif()

####################################################################
# Build man pages (Optional)
option(BUILD_MAN "Enable building man pages" OFF)
if(BUILD_MAN)
  message(STATUS "man is enabled")
  include(ProcessorCount)
  ProcessorCount(PROCESSOR_COUNT)
  message(STATUS "Number of processor cores: ${PROCESSOR_COUNT}")
  add_custom_target(
    man_page ALL
    COMMAND make clean && make preprocess && make all -j${PROCESSOR_COUNT}
    WORKING_DIRECTORY ${OPENROAD_HOME}/docs
  )
  install(DIRECTORY ${OPENROAD_HOME}/docs/cat DESTINATION ${OPENROAD_SHARE}/man)
  install(DIRECTORY ${OPENROAD_HOME}/docs/html DESTINATION ${OPENROAD_SHARE}/man)
endif()

####################################################################

set(CMAKE_CXX_FLAGS_RELEASEWITHASSERTS "${CMAKE_CXX_FLAGS_RELEASE} -UNDEBUG" CACHE STRING "" FORCE)
set(CMAKE_C_FLAGS_RELEASEWITHASSERTS "${CMAKE_C_FLAGS_RELEASE} -UNDEBUG" CACHE STRING "" FORCE)
```

**4ï¸âƒ£ Save and exit:**
- Press `Ctrl + O`, then `Enter` to save
- Press `Ctrl + X` to exit

**5ï¸âƒ£ Return to main directory and rebuild:**

```bash
cd ~/OpenROAD-flow-scripts
./build_openroad.sh --local
```
<div align="center">

<img width="1024" height="1024" alt="build2" src="https://github.com/user-attachments/assets/3ae99b68-c161-43c7-9f98-85d48b0f04f7" />

</div>

### âœ… What This Fix Achieves:

- âœ”ï¸ Proper handling of GCC/Clang versions
- âœ”ï¸ Disables test builds that cause conflicts
- âœ”ï¸ Avoidance of Qt and test-related build issues
- âœ”ï¸ Ensures GPU flags are properly handled
- âœ”ï¸ Links `stdc++fs` for older GCC versions (< 9.1)
- âœ”ï¸ Successful local build of OpenROAD binaries

### ğŸ› Additional Common Errors:

**âŒ Missing `spdlog` dependency:**
```bash
sudo apt-get install libspdlog-dev
```

**âŒ Missing `gtest` (Google Test):**
```bash
sudo apt-get install libgtest-dev
```

**âŒ Missing build.log file:**
- Ensure you're in the correct directory
- Check write permissions

---

## âœ… Verification Steps

### ğŸ” Step 4: Verify Installation

```bash
source ./env.sh
yosys -help
openroad -help
```
<div align="center">

<img width="1024" height="1024" alt="env_help" src="https://github.com/user-attachments/assets/c9802d4e-da6e-4553-8f4d-259a74fcd6a3" />

</div>

<div align="center">

<img width="1024" height="1024" alt="openroad" src="https://github.com/user-attachments/assets/59c9b13f-8fa2-476a-96da-6c053d0a5925" />

</div>

**Expected Output:**  
Both `yosys` and `openroad` should respond successfully with their help documentation â€” this confirms a valid installation.

You can also check the version:

```bash
./build/src/openroad --version
```

---

## ğŸš€ Running the Flow

### ğŸ“ Step 5: Execute Floorplan and Placement

```bash
cd flow/
make
```
<div align="center">

<img width="1024" height="1024" alt="make1" src="https://github.com/user-attachments/assets/bdaa7b70-e659-4cca-9726-14917fce8bc7" />

</div>

<div align="center">

<img width="1024" height="1024" alt="make2" src="https://github.com/user-attachments/assets/8a5e89af-f815-48de-85b4-098388ce17dc" />

</div>

This runs the flow using built-in example designs (such as `gcd` with the Nangate45 PDK).

**ğŸ“Š What This Does:**
- Executes synthesis using Yosys
- Performs floorplanning
- Runs placement optimization
- Generates timing reports

---

### ğŸ–¼ï¸ Step 6: Visualize the Layout

```bash
make gui_final
```
<div align="center">

<img width="1024" height="1024" alt="gui_final" src="https://github.com/user-attachments/assets/172100b3-464a-4871-be90-5ce3fd2b0237" />

</div>

<div align="center">

<img width="1024" height="1024" alt="gui_setup" src="https://github.com/user-attachments/assets/d722272d-edf6-4817-a664-59c111453d29" />

</div>

<div align="center">

<img width="1024" height="1024" alt="gui_hold" src="https://github.com/user-attachments/assets/4a5ee16d-6711-4056-9757-267c2583a220" />

</div>

<div align="center">

<img width="1024" height="1024" alt="gui_chart" src="https://github.com/user-attachments/assets/32b06059-7a1c-4695-a7ff-bac167e993e8" />

</div>

This opens the **OpenROAD GUI** showing the final placement and floorplan visualization.

**âœ… You should now see:**
- The core area and standard cell placement
- Die boundaries and core regions
- Timing and slack charts within the OpenROAD GUI
- Visual representation of how cells are arranged

---

## ğŸ“‚ Directory Structure

### ğŸ—‚ï¸ Main Repository Structure

```
OpenROAD-flow-scripts/
â”œâ”€â”€ ğŸ“ bazel/                    â†’ Bazel build configuration files
â”œâ”€â”€ ğŸ”§ build_openroad.sh         â†’ Script to locally build the OpenROAD toolchain
â”œâ”€â”€ ğŸ“„ build_openroad.log        â†’ Build log file for OpenROAD compilation
â”œâ”€â”€ ğŸ“ dependencies/             â†’ Installed libraries and dependencies
â”‚   â”œâ”€â”€ ğŸ“ bin/                  â†’ Dependency executables
â”‚   â”œâ”€â”€ ğŸ“ include/              â†’ Header files for dependencies
â”‚   â”œâ”€â”€ ğŸ“ lib/                  â†’ Shared/static libraries
â”‚   â”œâ”€â”€ ğŸ“ share/                â†’ Shared dependency resources
â”‚   â””â”€â”€ ğŸ“„ README.md             â†’ Notes about dependency setup
â”œâ”€â”€ ğŸ”§ dev_env.sh                â†’ Developer environment setup script
â”œâ”€â”€ ğŸ“ docker/                   â†’ Docker build definitions
â”‚   â”œâ”€â”€ ğŸ³ Dockerfile.builder    â†’ Builder image configuration
â”‚   â””â”€â”€ ğŸ³ Dockerfile.dev        â†’ Development image configuration
â”œâ”€â”€ ğŸ“ docs/                     â†’ Documentation, Sphinx configs, and tutorials
â”‚   â”œâ”€â”€ ğŸ“ images/               â†’ Reference images for documentation
â”‚   â”œâ”€â”€ ğŸ“ tutorials/            â†’ User and contributor tutorials
â”‚   â”œâ”€â”€ âš™ï¸ conf.py               â†’ Sphinx documentation configuration
â”‚   â””â”€â”€ ğŸ“„ README.md             â†’ Documentation overview
â”œâ”€â”€ ğŸ“ etc/                      â†’ Helper shell scripts for dependencies and Docker
â”‚   â”œâ”€â”€ ğŸ”§ DependencyInstaller.sh
â”‚   â”œâ”€â”€ ğŸ”§ DockerHelper.sh
â”‚   â””â”€â”€ ğŸ”§ DockerTag.sh
â”œâ”€â”€ ğŸ“ flow/                     â†’ â­ Core RTL-to-GDSII flow environment
â”‚   â”œâ”€â”€ ğŸ“ designs/              â†’ Example RTL designs (e.g., gcd)
â”‚   â”œâ”€â”€ ğŸ“ platforms/            â†’ Technology libraries and PDK files (Nangate45, Sky130)
â”‚   â”œâ”€â”€ ğŸ“ scripts/              â†’ Flow automation Tcl scripts
â”‚   â”œâ”€â”€ ğŸ“ reports/              â†’ Generated timing/area reports
â”‚   â”œâ”€â”€ ğŸ“ results/              â†’ Flow outputs (ODB, DEF, GDS, logs, etc.)
â”‚   â”œâ”€â”€ ğŸ“ logs/                 â†’ Stepwise tool logs (synthesis, placement, etc.)
â”‚   â”œâ”€â”€ âš™ï¸ Makefile              â†’ Defines and controls the end-to-end flow
â”‚   â””â”€â”€ ğŸ“ tutorials/            â†’ Example runs for new users
â”œâ”€â”€ ğŸ“ jenkins/                  â†’ Regression and CI test configurations
â”œâ”€â”€ ğŸ“ tools/                    â†’ â­ Installed EDA tools and utilities
â”‚   â”œâ”€â”€ ğŸ“ OpenROAD/             â†’ Compiled OpenROAD binaries
â”‚   â”‚   â”œâ”€â”€ âš™ï¸ CMakeLists.txt    â†’ âœ… Edit this file to fix build issues
â”‚   â”‚   â”œâ”€â”€ ğŸ“ src/              â†’ OpenROAD source code (C++ modules)
â”‚   â”‚   â”œâ”€â”€ ğŸ“ third-party/      â†’ Third-party libraries (OpenSTA, Boost)
â”‚   â”‚   â”œâ”€â”€ ğŸ“ include/          â†’ Header files
â”‚   â”‚   â”œâ”€â”€ ğŸ“ cmake/            â†’ CMake helper scripts
â”‚   â”‚   â”œâ”€â”€ ğŸ“ docs/             â†’ Documentation
â”‚   â”‚   â”œâ”€â”€ ğŸ“ test/             â†’ (Disabled) Test modules
â”‚   â”‚   â””â”€â”€ âš™ï¸ WORKSPACE         â†’ Bazel workspace file
â”‚   â”œâ”€â”€ ğŸ“ yosys/                â†’ Yosys logic synthesis tool
â”‚   â”œâ”€â”€ ğŸ“ yosys-slang/          â†’ Yosys slang front-end
â”‚   â”œâ”€â”€ ğŸ“ yosys_util/           â†’ Utility scripts for Yosys
â”‚   â”œâ”€â”€ ğŸ“ AutoTuner/            â†’ Optimization modules
â”‚   â””â”€â”€ ğŸ“ codespace/            â†’ Developer support scripts
â”œâ”€â”€ ğŸ”§ env.sh                    â†’ Environment setup script (source before running flow)
â”œâ”€â”€ ğŸ”§ setup.sh                  â†’ System dependency installation script
â”œâ”€â”€ ğŸ“„ LICENSE_BUILD_RUN_SCRIPTS â†’ License file for the build/run scripts
â”œâ”€â”€ ğŸ“„ README.md                 â†’ Main repository overview
â””â”€â”€ âš™ï¸ WORKSPACE.bazel           â†’ Bazel workspace descriptor
```

### ğŸ—‚ï¸ Flow Directory Details

```
flow/
â”œâ”€â”€ ğŸ“ designs/                  â†’ User design setup
â”‚   â”œâ”€â”€ ğŸ“ nangate45/            â†’ Nangate45 PDK designs
â”‚   â”œâ”€â”€ ğŸ“ sky130hd/             â†’ Sky130 PDK designs
â”‚   â””â”€â”€ ğŸ“ asap7/                â†’ ASAP7 PDK designs
â”œâ”€â”€ ğŸ“ platforms/                â†’ Technology libraries
â”‚   â”œâ”€â”€ ğŸ“„ *.lef                 â†’ Library Exchange Format files
â”‚   â”œâ”€â”€ ğŸ“„ *.lib                 â†’ Liberty timing files
â”‚   â””â”€â”€ ğŸ“„ *.gds                 â†’ GDSII layout files
â”œâ”€â”€ ğŸ“ scripts/                  â†’ Stage-specific Tcl scripts
â”‚   â”œâ”€â”€ ğŸ“„ synth.tcl             â†’ Synthesis script
â”‚   â”œâ”€â”€ ğŸ“„ floorplan.tcl         â†’ Floorplan script
â”‚   â”œâ”€â”€ ğŸ“„ place.tcl             â†’ Placement script
â”‚   â””â”€â”€ ğŸ“„ route.tcl             â†’ Routing script
â”œâ”€â”€ ğŸ“ results/                  â†’ Final outputs
â”‚   â”œâ”€â”€ ğŸ“„ *.def                 â†’ Design Exchange Format
â”‚   â”œâ”€â”€ ğŸ“„ *.odb                 â†’ OpenROAD database
â”‚   â””â”€â”€ ğŸ“„ *.gds                 â†’ Final GDSII layout
â”œâ”€â”€ ğŸ“ logs/                     â†’ Step-by-step execution logs
â””â”€â”€ ğŸ“ reports/                  â†’ Timing, area, power reports
```

---

## ğŸ§© Design Integration - VSDBABYSOC

### ğŸ“ Directory Structure Setup

#### ğŸ—‚ï¸ Step 1: Create Design Directories

```bash
ğŸ“‚ Create design hierarchy
mkdir -p flow/designs/sky130hd/vsdbabysoc
mkdir -p flow/designs/src/vsdbabysoc
```

#### ğŸ“‹ Step 2: File Organization

**ğŸ¯ Into `designs/sky130hd/vsdbabysoc/`:**

ğŸ“ **Layout Files:**
- ğŸŸ¦ `gds/` â†’ avsddac.gds, avsdpll.gds (GDSII macro layouts)
- ğŸŸ¨ `lef/` â†’ avsddac.lef, avsdpll.lef (Library Exchange Format abstracts)

ğŸ“š **Library Files:**
- ğŸ“– `lib/` â†’ avsddac.lib, avsdpll.lib (Timing and power characterization)

ğŸ“„ **Configuration Files:**
- ğŸ“œ `include/` â†’ all `.vh` Verilog header files
- â±ï¸ `vsdbabysoc_synthesis.sdc` â†’ Timing constraints file
- ğŸ¯ `macro.cfg` â†’ Macro placement configuration
- ğŸ“Œ `pin_order.cfg` â†’ Pin ordering specification

**ğŸ¯ Into `designs/src/vsdbabysoc/`:**

ğŸ’» **RTL Source Files:**
- ğŸ”µ `vsdbabysoc.v` â†’ Top-level SoC module
- ğŸŸ¢ `rvmyth.v` â†’ RISC-V processor core (MYTHcore)
- ğŸŸ¡ `clk_gate.v` â†’ Clock gating logic

### ğŸ“Š Design Components

ğŸ”· **Digital Core:** RISC-V MYTHcore processor (8-bit architecture)

ğŸ”¶ **Analog Macros:**
- ğŸµ AVSD DAC (Digital-to-Analog Converter)
- â° AVSD PLL (Phase-Locked Loop for clock generation)

ğŸ”¸ **Clock Management:** Clock gating cells for power optimization

ğŸ”¹ **Technology:** Sky130 HD standard cell library

---

## âš™ï¸ Configuration Setup

### ğŸ“ Complete `config.mk` Configuration

```makefile
# ğŸ¯ Design Identification
export DESIGN_NICKNAME = vsdbabysoc
export DESIGN_NAME = vsdbabysoc
export PLATFORM    = sky130hd

# ğŸ“‚ RTL Source Files
# export VERILOG_FILES_BLACKBOX = $(DESIGN_HOME)/src/$(DESIGN_NICKNAME)/IPs/*.v
# export VERILOG_FILES = $(sort $(wildcard $(DESIGN_HOME)/src/$(DESIGN_NICKNAME)/*.v))
# Explicitly list the Verilog files for synthesis
export VERILOG_FILES = $(DESIGN_HOME)/src/$(DESIGN_NICKNAME)/vsdbabysoc.v \
                       $(DESIGN_HOME)/src/$(DESIGN_NICKNAME)/rvmyth.v \
                       $(DESIGN_HOME)/src/$(DESIGN_NICKNAME)/clk_gate.v

# â±ï¸ Timing Constraints
export SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/vsdbabysoc_synthesis.sdc

# ğŸ“ Design Directory Path
export vsdbabysoc_DIR = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)

# ğŸ“š Additional Design Files
export VERILOG_INCLUDE_DIRS = $(wildcard $(vsdbabysoc_DIR)/include/)
# export SDC_FILE      = $(wildcard $(vsdbabysoc_DIR)/sdc/*.sdc)
export ADDITIONAL_GDS  = $(wildcard $(vsdbabysoc_DIR)/gds/*.gds.gz)
export ADDITIONAL_LEFS = $(wildcard $(vsdbabysoc_DIR)/lef/*.lef)
export ADDITIONAL_LIBS = $(wildcard $(vsdbabysoc_DIR)/lib/*.lib)
# export PDN_TCL = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/pdn.tcl

# â° Clock Configuration (vsdbabysoc specific)
# export CLOCK_PERIOD = 20.0
export CLOCK_PORT = CLK
export CLOCK_NET = $(CLOCK_PORT)

# ğŸ“ Floorplanning Configuration (vsdbabysoc specific)
export FP_PIN_ORDER_CFG = $(wildcard $(DESIGN_DIR)/pin_order.cfg)
# export FP_SIZING = absolute
export DIE_AREA  = 0 0 1600 1600
export CORE_AREA = 20 20 1590 1590

# ğŸ“Œ Placement Configuration (vsdbabysoc specific)
export FP_PIN_ORDER_CFG = $(wildcard $(DESIGN_DIR)/pin_order.cfg)
export MACRO_PLACEMENT_CFG = $(wildcard $(DESIGN_DIR)/macro.cfg)
export PLACE_PINS_ARGS = -exclude left:0-600 -exclude left:1000-1600: -exclude right:* -exclude top:* -exclude bottom:*
# export MACRO_PLACEMENT = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/macro_placement.cfg


# ğŸ¯ Synthesis Optimization
export TNS_END_PERCENT = 100
export REMOVE_ABC_BUFFERS = 1

# ğŸ”§ Magic Tool Configuration
export MAGIC_ZEROIZE_ORIGIN = 0
export MAGIC_EXT_USE_GDS = 1

# â° CTS Tuning Parameters
export CTS_BUF_DISTANCE = 600
export SKIP_GATE_CLONING = 1
# export CORE_UTILIZATION=0.1  # Reduce this value to allow more whitespace for routing.
```

### ğŸ“‹ Configuration Parameters Explained

ğŸ¯ **DESIGN_NICKNAME:** Short name for design identification

ğŸ–¥ï¸ **PLATFORM:** Technology node (sky130hd = SkyWater 130nm High Density)

ğŸ“„ **VERILOG_FILES:** List of all RTL source files for synthesis

â±ï¸ **SDC_FILE:** Synopsys Design Constraints for timing specifications

â° **CLOCK_PORT/NET:** Primary clock signal identification

ğŸ“ **DIE_AREA:** Total chip dimensions (1600Î¼m Ã— 1600Î¼m)

ğŸ“¦ **CORE_AREA:** Usable area for standard cells (20Î¼m margin)

ğŸ¯ **MACRO_PLACEMENT_CFG:** Pre-defined macro locations

ğŸ“Œ **FP_PIN_ORDER_CFG:** I/O pin placement rules

ğŸ”§ **PLACE_PINS_ARGS:** Pin exclusion zones for routing

âš¡ **TNS_END_PERCENT:** Timing optimization target (100% = complete)

ğŸ”„ **REMOVE_ABC_BUFFERS:** Synthesis buffer optimization

ğŸ¨ **MAGIC_ZEROIZE_ORIGIN:** Layout coordinate system reference

ğŸ” **MAGIC_EXT_USE_GDS:** Parasitic extraction from GDSII

â° **CTS_BUF_DISTANCE:** Maximum buffer spacing in clock tree (600Î¼m)

ğŸš« **SKIP_GATE_CLONING:** Disable gate cloning for CTS

---

## ğŸš€ Flow Execution

### ğŸ”§ Environment Preparation

```bash
# ğŸ“‚ Navigate to ORFS directory
cd OpenROAD-flow-scripts

# ğŸ“ Enter flow directory
cd flow

# ğŸŒ Source environment variables
source ../env.sh
```

---

## 1ï¸âƒ£ Synthesis Stage

### ğŸ”¨ Execute Synthesis

```bash
# âš™ï¸ Run logic synthesis with Yosys
make DESIGN_CONFIG=./designs/sky130hd/vsdbabysoc/config.mk synth
```

### ğŸ“Š Synthesis Outputs

âœ… **Gate-Level Netlist:** `1_synth.v` - RTL converted to standard cells

ğŸ“ˆ **Timing Reports:** Setup/hold time analysis, WNS, TNS

ğŸ“Š **Area Report:** Cell count, total area, utilization statistics

ğŸ” **Check Report:** `synth_check.txt` - Design rule violations

ğŸ“‰ **Statistics:** `synth_stat.txt` - Cell type distribution

### ğŸ¯ Key Metrics to Verify

âœ“ **Total Cells:** Approximately 30,000 standard cells

âœ“ **Sequential Elements:** Flip-flops, latches count

âœ“ **Combinational Logic:** Gate count by type

âœ“ **Macro Instances:** DAC and PLL integration verified

âœ“ **Timing Estimate:** Initial WNS/TNS before physical design

---

## 2ï¸âƒ£ Floorplan Stage

### ğŸ“ Execute Floorplanning

```bash
# ğŸ—ºï¸ Run floorplan generation
make DESIGN_CONFIG=./designs/sky130hd/vsdbabysoc/config.mk floorplan
```

### ğŸ¨ Floorplan Achievements

ğŸ“ **Die Sizing:** 1600Î¼m Ã— 1600Î¼m total die area established

ğŸ“¦ **Core Area:** 1570Î¼m Ã— 1570Î¼m usable placement region

ğŸ¯ **Macro Placement:** DAC and PLL positioned per macro.cfg

ğŸ“Œ **Pin Assignment:** I/O pins placed according to pin_order.cfg

âš¡ **Power Grid:** Power rings and straps generated

ğŸ”Œ **VDD/VSS Network:** Complete power distribution structure

```bash
# ğŸ–¼ï¸ Open GUI to visualize floorplan
make DESIGN_CONFIG=./designs/sky130hd/vsdbabysoc/config.mk gui_floorplan
```

### ğŸ–¼ï¸ Visual Verification

ğŸŸ¦ **Die Boundary:** Outer rectangle defining chip edges

ğŸŸ¨ **Core Area:** Inner placement region for standard cells

ğŸŸ¥ **Macro Blocks:** Rectangular analog IP placements

ğŸŸ© **Power Rings:** Metal straps forming power distribution

ğŸŸª **I/O Pins:** Metal rectangles at die periphery

---

## 3ï¸âƒ£ Placement Stage

### ğŸ¯ Execute Placement

```bash
# ğŸ“ Run global and detailed placement
make DESIGN_CONFIG=./designs/sky130hd/vsdbabysoc/config.mk place
```

### ğŸ—ï¸ Placement Process

ğŸŒ **Global Placement:** Initial cell positioning optimizing wirelength

ğŸ¯ **Detailed Placement:** Legalization ensuring design rule compliance

ğŸ“Š **Density Optimization:** Balancing cell distribution for routability

ğŸ” **Congestion Analysis:** Identifying potential routing bottlenecks

```bash
# ğŸ–¼ï¸ Open GUI to visualize placement
make DESIGN_CONFIG=./designs/sky130hd/vsdbabysoc/config.mk gui_place
```

### ğŸ“Š Analysis Heatmaps

#### ğŸ“Œ Routing Congestion Map
ğŸŸ¥ **Hot Spots:** Areas with high net density (potential routing issues)
ğŸŸ¨ **Medium Density:** Moderate routing complexity
ğŸŸ© **Low Density:** Easy routing regions

#### ğŸ“Œ Estimated Congestion (RUDY)
ğŸ“ **RUDY Metric:** Rectangular Uniform wire Density
ğŸ¯ **Purpose:** Predicting routing difficulty before actual routing

#### ğŸ“Œ IR Drop Analysis
âš¡ **Voltage Drop:** Power supply degradation across chip
ğŸ”´ **Critical Areas:** Regions with significant IR drop (>10% VDD)
ğŸŸ¢ **Safe Regions:** Adequate power delivery (<5% drop)

#### ğŸ“Œ Pin Density Distribution
ğŸ“ **High Density:** Areas with many cell pins
ğŸ¯ **Routing Impact:** Pin clusters require more routing resources

#### ğŸ“Œ Placement Density Map
ğŸ“¦ **Utilization:** Percentage of area occupied by cells
ğŸ¯ **Target:** 55-65% for VSDBabySoC (allows routing flexibility)

#### ğŸ“Œ Power Density Visualization
âš¡ **Power Hotspots:** Areas with high switching activity
ğŸŒ¡ï¸ **Thermal Concerns:** Regions requiring cooling consideration

### ğŸ”¬ Cell-Level Inspection

ğŸ” **Zoom View:** Individual standard cells visible in layout

ğŸ“ **Row Structure:** Cells aligned in horizontal placement rows

ğŸ”Œ **Well Taps:** Power/ground connections at regular intervals

ğŸ¨ **Macro Boundaries:** Clear separation between analog and digital

---

## 4ï¸âƒ£ Clock Tree Synthesis

### â° Execute CTS

```bash
# ğŸŒ³ Build clock distribution tree
make DESIGN_CONFIG=./designs/sky130hd/vsdbabysoc/config.mk cts
```

### ğŸŒ³ CTS Deliverables

âš–ï¸ **Balanced Clock Tree:** Equal path lengths to all sequential elements

ğŸ”„ **Buffer Insertion:** Clock buffers added for signal integrity

ğŸ“Š **Skew Optimization:** Minimizing clock arrival time differences

âš¡ **Slew Control:** Managing clock edge transition times

```bash
# ğŸ–¼ï¸ Open GUI to visualize clock tree
make DESIGN_CONFIG=./designs/sky130hd/vsdbabysoc/config.mk gui_cts
```

### ğŸ¯ CTS Verification Metrics

âœ“ **Clock Skew:** < 1 ns (target achieved)

âœ“ **WNS (Worst Negative Slack):** â‰ˆ 0 ns (timing met)

âœ“ **TNS (Total Negative Slack):** â‰ˆ 0 ns (no timing violations)

âœ“ **Clock Latency:** Insertion delay from source to sinks

âœ“ **Buffer Count:** Number of buffers/inverters in clock path

### ğŸ” Clock Tree Structure

ğŸŒ² **Tree Topology:** H-tree or fishbone structure for balance

ğŸ”µ **Root:** Clock source (PLL output or primary input)

ğŸŸ¢ **Branches:** Hierarchical distribution levels

ğŸŸ¡ **Leaves:** Clock pins of flip-flops/registers

ğŸ”´ **Buffers:** Intermediate drivers maintaining signal strength

---

## 5ï¸âƒ£ Routing Stage

### ğŸ›£ï¸ Execute Routing

```bash
# ğŸ—ºï¸ Run global and detailed routing
make DESIGN_CONFIG=./designs/sky130hd/vsdbabysoc/config.mk route
```

### ğŸ¯ Routing Process

ğŸŒ **Global Routing:** High-level path planning for all nets

ğŸ” **Track Assignment:** Allocating routing resources per net

ğŸ¨ **Detailed Routing:** TritonRoute performs precise metal routing

ğŸ“ **DRC Fixing:** Iterative correction of design rule violations

âœ“ **Verification:** Final DRC check ensuring manufacturability

### ğŸ“Š Routing Outputs

âœ… **Routed DEF:** Complete design with all metal connections

ğŸ”Œ **Power Grid:** VDD/VSS mesh completed with droplet connections

ğŸŒ **Signal Nets:** All logical connections physically implemented

ğŸ“ **Via Insertion:** Vertical connections between metal layers

ğŸš« **DRC Status:** 0 violations (clean layout)

```bash
# ğŸ–¼ï¸ Open GUI to visualize routing
make DESIGN_CONFIG=./designs/sky130hd/vsdbabysoc/config.mk gui_route
```

### ğŸ¨ Routing Visualization

ğŸŸ¦ **Metal Layers:** Different colors for M1, M2, M3, M4, M5

ğŸ”µ **Horizontal Routing:** Even metal layers (M2, M4)

ğŸŸ£ **Vertical Routing:** Odd metal layers (M1, M3, M5)

ğŸŸ¡ **Vias:** Small squares connecting different metal layers

ğŸŸ¢ **Power Straps:** Thick metal lines for power distribution

---

## 6ï¸âƒ£ Parasitic Extraction

### âš¡ Generate SPEF File

```bash
# ğŸ”¬ Extract post-route parasitics
make DESIGN_CONFIG=./designs/sky130hd/vsdbabysoc/config.mk parasitics
```

### ğŸ“Š SPEF Output Location

ğŸ“‚ **File Path:** `results/sky130hd/vsdbabysoc/parasitics/vsdbabysoc.spef`

### ğŸ§  Understanding SPEF

ğŸ“– **Format:** Standard Parasitic Exchange Format (IEEE 1481)

ğŸ”Œ **Contents:** Net-by-net resistance and capacitance values

âš¡ **RC Network:** Distributed RC model of each interconnect

ğŸ¯ **Purpose:** Accurate delay calculation for timing signoff

### ğŸ’¡ SPEF Components

**ğŸ“ Resistance Effects:**
- ğŸ”´ Wire resistance (Î© per unit length)
- ğŸ”µ Via resistance at layer transitions
- ğŸŸ¢ Impact: Voltage drop and delay increase

**âš¡ Capacitance Effects:**
- ğŸŸ¡ Wire-to-ground capacitance
- ğŸŸ£ Coupling capacitance between adjacent nets
- ğŸŸ  Impact: Increased delay and potential crosstalk

### ğŸ“ˆ Example Parasitic Impact

ğŸ’¡ **1mm wire on Sky130:**
- ğŸ“ Adds â‰ˆ 100 fF capacitance
- ğŸ”´ Adds â‰ˆ 10 Î© resistance
- â±ï¸ Results in > 1 ns additional delay

### ğŸ¯ SPEF Usage in STA

ğŸ“Š **Back-Annotation:** SPEF loaded into OpenSTA timing engine

âš¡ **Accurate Delays:** Real parasitic delays replace wire load models

âœ“ **Signoff Analysis:** Final timing verification with actual layout

ğŸ¯ **Timing Closure:** Iterative optimization until timing met

---

## ğŸ§¾ Final Verification Summary

### ğŸ“Š Design Metrics

| Parameter              | Result / Observation                             |
| :--------------------- | :----------------------------------------------- |
| ğŸ¯ **Design**          | VSDBabySoC â€“ 8-bit RISC-V SoC Core + Peripherals|
| ğŸ’¾ **Technology**      | Sky130 HD PDK (130nm High Density)              |
| ğŸ“¦ **Core Utilization**| â‰ˆ 55 â€“ 65 % (optimal for routing)               |
| ğŸ”¢ **Total Instances** | â‰ˆ 30,000 standard cells                         |
| â° **Clock Skew**      | < 1 ns (well-balanced tree)                     |
| ğŸŒ **Routed Nets**     | All nets successfully connected                  |
| ğŸš« **DRC Violations**  | 0 (clean, manufacturable layout)                |
| âš¡ **SPEF File**        | Generated successfully for post-route STA        |
| ğŸ“ **Die Area**        | 1600 Î¼m Ã— 1600 Î¼m                               |
| ğŸ“¦ **Core Area**       | 1570 Î¼m Ã— 1570 Î¼m                               |
| ğŸ”Œ **Macro Count**     | 2 (AVSD DAC + AVSD PLL)                         |

---

## ğŸ“’ Key Learnings â€” Week 7

### ğŸ› ï¸ Tools and Frameworks Mastered

âœ” **OpenROAD** - Complete physical design automation platform

âœ” **Yosys** - Open-source RTL synthesis engine

âœ” **OpenSTA** - Static timing analysis for signoff

âœ” **TritonTools** - Suite for floorplan, placement, CTS, routing

âœ” **Sky130 PDK** - Technology libraries for ASIC implementation

âœ” **ORFS Environment** - Standardized scripts for repeatable flows

âœ” **Magic** - Layout viewer and parasitic extraction

âœ” **KLayout** - GDSII visualization and verification

### ğŸ”¹ Workflow Achievements

#### 1ï¸âƒ£ Environment Setup & Verification
- ğŸ”§ ORFS installation and dependency resolution
- ğŸ—ï¸ Built OpenROAD locally from source
- âœ… Verified Yosys, OpenROAD, TritonTools binaries

#### 2ï¸âƒ£ Design Integration
- ğŸ“ Added VSDBabySoC RTL files to ORFS structure
- ğŸ¯ Integrated analog macros (DAC, PLL) with LEF/GDS/LIB
- âš™ï¸ Configured floorplan, timing, and placement parameters

#### 3ï¸âƒ£ Full Flow Execution
- ğŸ”¨ **Synthesis:** Gate-level netlist, timing, area reports
- ğŸ“ **Floorplan:** Die/core dimensions, pin/macro placement
- ğŸ¯ **Placement:** Global and detailed cell positioning
- â° **CTS:** Balanced clock tree with skew optimization
- ğŸ›£ï¸ **Routing:** DRC-clean metal connections
- ğŸ“Š **SPEF:** Parasitic extraction for accurate timing

#### 4ï¸âƒ£ Analysis and Optimization
- ğŸ“Š Congestion heatmap analysis
- âš¡ IR drop identification and mitigation
- ğŸ“ Density distribution optimization
- ğŸ” Timing path analysis and fixing

### ğŸ’¡ Technical Insights Gained

ğŸ¯ **Floorplan Impact:** Macro placement critically affects routing congestion

âš¡ **Timing Closure:** CTS and routing can significantly alter timing results

ğŸ”Œ **Power Planning:** Adequate power grid prevents IR drop issues

ğŸ“Š **Utilization Trade-off:** Higher density saves area but complicates routing

ğŸ¨ **Visualization:** Heatmaps essential for identifying design bottlenecks

ğŸ” **Iteration:** Physical design is iterative, not one-shot process

---

## ğŸ§¾ Command Reference Summary

| Stage                     | Command                                          |
| :------------------------ | :----------------------------------------------- |
| ğŸ”¨ **Synthesis**          | `make DESIGN_CONFIG=...config.mk synth`          |
| ğŸ“ **Floorplan**          | `make DESIGN_CONFIG=...config.mk floorplan`      |
| ğŸ¯ **Placement**          | `make DESIGN_CONFIG=...config.mk place`          |
| â° **CTS**                | `make DESIGN_CONFIG=...config.mk cts`            |
| ğŸ›£ï¸ **Routing**           | `make DESIGN_CONFIG=...config.mk route`          |
| âš¡ **Parasitic Extract**  | `make DESIGN_CONFIG=...config.mk parasitics`     |
| ğŸ–¼ï¸ **GUI Floorplan**      | `make DESIGN_CONFIG=...config.mk gui_floorplan`  |
| ğŸ–¼ï¸ **GUI Placement**      | `make DESIGN_CONFIG=...config.mk gui_place`      |
| ğŸ–¼ï¸ **GUI CTS**            | `make DESIGN_CONFIG=...config.mk gui_cts`        |
| ğŸ–¼ï¸ **GUI Routing**        | `make DESIGN_CONFIG=...config.mk gui_route`      |
| ğŸ” **Full Flow**          | `make DESIGN_CONFIG=...config.mk`                |

---

