{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 21:51:24 2019 " "Info: Processing started: Wed May 15 21:51:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PC -c PC --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PC -c PC --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 168 -96 72 184 "CLK" "" } { 128 688 712 144 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register inst11\[7\]~DUPLICATE register inst11\[26\] 251.95 MHz 3.969 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 251.95 MHz between source register \"inst11\[7\]~DUPLICATE\" and destination register \"inst11\[26\]\" (period= 3.969 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.795 ns + Longest register register " "Info: + Longest register to register delay is 3.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst11\[7\]~DUPLICATE 1 REG LCFF_X29_Y9_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y9_N23; Fanout = 3; REG Node = 'inst11\[7\]~DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11[7]~DUPLICATE } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 104 712 776 184 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.272 ns) 0.852 ns adder_32_bit:inst6\|adder_8_bit:inst\|full_adder:inst15\|half_adder:inst1\|inst1 2 COMB LCCOMB_X26_Y9_N8 6 " "Info: 2: + IC(0.580 ns) + CELL(0.272 ns) = 0.852 ns; Loc. = LCCOMB_X26_Y9_N8; Fanout = 6; COMB Node = 'adder_32_bit:inst6\|adder_8_bit:inst\|full_adder:inst15\|half_adder:inst1\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { inst11[7]~DUPLICATE adder_32_bit:inst6|adder_8_bit:inst|full_adder:inst15|half_adder:inst1|inst1 } "NODE_NAME" } } { "../../HW3/Designs/q1/half_adder.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/half_adder.bdf" { { 224 200 264 272 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.053 ns) 1.241 ns adder_32_bit:inst6\|adder_8_bit:inst9\|full_adder:inst13\|half_adder:inst1\|inst 3 COMB LCCOMB_X25_Y9_N8 1 " "Info: 3: + IC(0.336 ns) + CELL(0.053 ns) = 1.241 ns; Loc. = LCCOMB_X25_Y9_N8; Fanout = 1; COMB Node = 'adder_32_bit:inst6\|adder_8_bit:inst9\|full_adder:inst13\|half_adder:inst1\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { adder_32_bit:inst6|adder_8_bit:inst|full_adder:inst15|half_adder:inst1|inst1 adder_32_bit:inst6|adder_8_bit:inst9|full_adder:inst13|half_adder:inst1|inst } "NODE_NAME" } } { "../../HW3/Designs/q1/half_adder.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/half_adder.bdf" { { 112 232 296 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.346 ns) 2.203 ns adder_32_bit:inst12\|adder_8_bit:inst10\|full_adder:inst12\|half_adder:inst1\|inst1~0 4 COMB LCCOMB_X26_Y8_N26 2 " "Info: 4: + IC(0.616 ns) + CELL(0.346 ns) = 2.203 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 2; COMB Node = 'adder_32_bit:inst12\|adder_8_bit:inst10\|full_adder:inst12\|half_adder:inst1\|inst1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { adder_32_bit:inst6|adder_8_bit:inst9|full_adder:inst13|half_adder:inst1|inst adder_32_bit:inst12|adder_8_bit:inst10|full_adder:inst12|half_adder:inst1|inst1~0 } "NODE_NAME" } } { "../../HW3/Designs/q1/half_adder.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/half_adder.bdf" { { 224 200 264 272 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.272 ns) 2.715 ns adder_32_bit:inst12\|adder_8_bit:inst10\|full_adder:inst12\|half_adder:inst1\|inst1 5 COMB LCCOMB_X26_Y8_N16 4 " "Info: 5: + IC(0.240 ns) + CELL(0.272 ns) = 2.715 ns; Loc. = LCCOMB_X26_Y8_N16; Fanout = 4; COMB Node = 'adder_32_bit:inst12\|adder_8_bit:inst10\|full_adder:inst12\|half_adder:inst1\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { adder_32_bit:inst12|adder_8_bit:inst10|full_adder:inst12|half_adder:inst1|inst1~0 adder_32_bit:inst12|adder_8_bit:inst10|full_adder:inst12|half_adder:inst1|inst1 } "NODE_NAME" } } { "../../HW3/Designs/q1/half_adder.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/half_adder.bdf" { { 224 200 264 272 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.053 ns) 3.007 ns adder_32_bit:inst12\|adder_8_bit:inst11\|full_adder:inst9\|half_adder:inst1\|inst1~DUPLICATE 6 COMB LCCOMB_X26_Y8_N22 2 " "Info: 6: + IC(0.239 ns) + CELL(0.053 ns) = 3.007 ns; Loc. = LCCOMB_X26_Y8_N22; Fanout = 2; COMB Node = 'adder_32_bit:inst12\|adder_8_bit:inst11\|full_adder:inst9\|half_adder:inst1\|inst1~DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.292 ns" { adder_32_bit:inst12|adder_8_bit:inst10|full_adder:inst12|half_adder:inst1|inst1 adder_32_bit:inst12|adder_8_bit:inst11|full_adder:inst9|half_adder:inst1|inst1~DUPLICATE } "NODE_NAME" } } { "../../HW3/Designs/q1/half_adder.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/half_adder.bdf" { { 224 200 264 272 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.053 ns) 3.640 ns busmux:inst\|lpm_mux:\$00000\|mux_bpc:auto_generated\|l1_w26_n0_mux_dataout~0 7 COMB LCCOMB_X26_Y9_N4 1 " "Info: 7: + IC(0.580 ns) + CELL(0.053 ns) = 3.640 ns; Loc. = LCCOMB_X26_Y9_N4; Fanout = 1; COMB Node = 'busmux:inst\|lpm_mux:\$00000\|mux_bpc:auto_generated\|l1_w26_n0_mux_dataout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { adder_32_bit:inst12|adder_8_bit:inst11|full_adder:inst9|half_adder:inst1|inst1~DUPLICATE busmux:inst|lpm_mux:$00000|mux_bpc:auto_generated|l1_w26_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_bpc.tdf" "" { Text "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/db/mux_bpc.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.795 ns inst11\[26\] 8 REG LCFF_X26_Y9_N5 3 " "Info: 8: + IC(0.000 ns) + CELL(0.155 ns) = 3.795 ns; Loc. = LCFF_X26_Y9_N5; Fanout = 3; REG Node = 'inst11\[26\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { busmux:inst|lpm_mux:$00000|mux_bpc:auto_generated|l1_w26_n0_mux_dataout~0 inst11[26] } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 104 712 776 184 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.204 ns ( 31.73 % ) " "Info: Total cell delay = 1.204 ns ( 31.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.591 ns ( 68.27 % ) " "Info: Total interconnect delay = 2.591 ns ( 68.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.795 ns" { inst11[7]~DUPLICATE adder_32_bit:inst6|adder_8_bit:inst|full_adder:inst15|half_adder:inst1|inst1 adder_32_bit:inst6|adder_8_bit:inst9|full_adder:inst13|half_adder:inst1|inst adder_32_bit:inst12|adder_8_bit:inst10|full_adder:inst12|half_adder:inst1|inst1~0 adder_32_bit:inst12|adder_8_bit:inst10|full_adder:inst12|half_adder:inst1|inst1 adder_32_bit:inst12|adder_8_bit:inst11|full_adder:inst9|half_adder:inst1|inst1~DUPLICATE busmux:inst|lpm_mux:$00000|mux_bpc:auto_generated|l1_w26_n0_mux_dataout~0 inst11[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.795 ns" { inst11[7]~DUPLICATE {} adder_32_bit:inst6|adder_8_bit:inst|full_adder:inst15|half_adder:inst1|inst1 {} adder_32_bit:inst6|adder_8_bit:inst9|full_adder:inst13|half_adder:inst1|inst {} adder_32_bit:inst12|adder_8_bit:inst10|full_adder:inst12|half_adder:inst1|inst1~0 {} adder_32_bit:inst12|adder_8_bit:inst10|full_adder:inst12|half_adder:inst1|inst1 {} adder_32_bit:inst12|adder_8_bit:inst11|full_adder:inst9|half_adder:inst1|inst1~DUPLICATE {} busmux:inst|lpm_mux:$00000|mux_bpc:auto_generated|l1_w26_n0_mux_dataout~0 {} inst11[26] {} } { 0.000ns 0.580ns 0.336ns 0.616ns 0.240ns 0.239ns 0.580ns 0.000ns } { 0.000ns 0.272ns 0.053ns 0.346ns 0.272ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.010 ns - Smallest " "Info: - Smallest clock skew is 0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.482 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 168 -96 72 184 "CLK" "" } { 128 688 712 144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 43 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 168 -96 72 184 "CLK" "" } { 128 688 712 144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns inst11\[26\] 3 REG LCFF_X26_Y9_N5 3 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X26_Y9_N5; Fanout = 3; REG Node = 'inst11\[26\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { CLK~clkctrl inst11[26] } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 104 712 776 184 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl inst11[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst11[26] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.472 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 168 -96 72 184 "CLK" "" } { 128 688 712 144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 43 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 168 -96 72 184 "CLK" "" } { 128 688 712 144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns inst11\[7\]~DUPLICATE 3 REG LCFF_X29_Y9_N23 3 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X29_Y9_N23; Fanout = 3; REG Node = 'inst11\[7\]~DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { CLK~clkctrl inst11[7]~DUPLICATE } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 104 712 776 184 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLK CLK~clkctrl inst11[7]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst11[7]~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl inst11[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst11[26] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLK CLK~clkctrl inst11[7]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst11[7]~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 104 712 776 184 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 104 712 776 184 "inst11" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.795 ns" { inst11[7]~DUPLICATE adder_32_bit:inst6|adder_8_bit:inst|full_adder:inst15|half_adder:inst1|inst1 adder_32_bit:inst6|adder_8_bit:inst9|full_adder:inst13|half_adder:inst1|inst adder_32_bit:inst12|adder_8_bit:inst10|full_adder:inst12|half_adder:inst1|inst1~0 adder_32_bit:inst12|adder_8_bit:inst10|full_adder:inst12|half_adder:inst1|inst1 adder_32_bit:inst12|adder_8_bit:inst11|full_adder:inst9|half_adder:inst1|inst1~DUPLICATE busmux:inst|lpm_mux:$00000|mux_bpc:auto_generated|l1_w26_n0_mux_dataout~0 inst11[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.795 ns" { inst11[7]~DUPLICATE {} adder_32_bit:inst6|adder_8_bit:inst|full_adder:inst15|half_adder:inst1|inst1 {} adder_32_bit:inst6|adder_8_bit:inst9|full_adder:inst13|half_adder:inst1|inst {} adder_32_bit:inst12|adder_8_bit:inst10|full_adder:inst12|half_adder:inst1|inst1~0 {} adder_32_bit:inst12|adder_8_bit:inst10|full_adder:inst12|half_adder:inst1|inst1 {} adder_32_bit:inst12|adder_8_bit:inst11|full_adder:inst9|half_adder:inst1|inst1~DUPLICATE {} busmux:inst|lpm_mux:$00000|mux_bpc:auto_generated|l1_w26_n0_mux_dataout~0 {} inst11[26] {} } { 0.000ns 0.580ns 0.336ns 0.616ns 0.240ns 0.239ns 0.580ns 0.000ns } { 0.000ns 0.272ns 0.053ns 0.346ns 0.272ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl inst11[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst11[26] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLK CLK~clkctrl inst11[7]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst11[7]~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst11\[10\] Jump CLK 5.314 ns register " "Info: tsu for register \"inst11\[10\]\" (data pin = \"Jump\", clock pin = \"CLK\") is 5.314 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.705 ns + Longest pin register " "Info: + Longest pin to register delay is 7.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns Jump 1 PIN PIN_R9 33 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R9; Fanout = 33; PIN Node = 'Jump'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Jump } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 144 -96 72 160 "Jump" "" } { 393 440 456 432 "Jump" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.955 ns) + CELL(0.053 ns) 5.815 ns busmux:inst14\|lpm_mux:\$00000\|mux_bpc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X25_Y10_N24 16 " "Info: 2: + IC(4.955 ns) + CELL(0.053 ns) = 5.815 ns; Loc. = LCCOMB_X25_Y10_N24; Fanout = 16; COMB Node = 'busmux:inst14\|lpm_mux:\$00000\|mux_bpc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.008 ns" { Jump busmux:inst14|lpm_mux:$00000|mux_bpc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_bpc.tdf" "" { Text "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/db/mux_bpc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.366 ns) 7.035 ns busmux:inst\|lpm_mux:\$00000\|mux_bpc:auto_generated\|l1_w10_n0_mux_dataout~0 3 COMB LCCOMB_X27_Y9_N10 1 " "Info: 3: + IC(0.854 ns) + CELL(0.366 ns) = 7.035 ns; Loc. = LCCOMB_X27_Y9_N10; Fanout = 1; COMB Node = 'busmux:inst\|lpm_mux:\$00000\|mux_bpc:auto_generated\|l1_w10_n0_mux_dataout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { busmux:inst14|lpm_mux:$00000|mux_bpc:auto_generated|l1_w0_n0_mux_dataout~0 busmux:inst|lpm_mux:$00000|mux_bpc:auto_generated|l1_w10_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_bpc.tdf" "" { Text "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/db/mux_bpc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.053 ns) 7.550 ns busmux:inst\|lpm_mux:\$00000\|mux_bpc:auto_generated\|l1_w10_n0_mux_dataout~1 4 COMB LCCOMB_X25_Y9_N4 1 " "Info: 4: + IC(0.462 ns) + CELL(0.053 ns) = 7.550 ns; Loc. = LCCOMB_X25_Y9_N4; Fanout = 1; COMB Node = 'busmux:inst\|lpm_mux:\$00000\|mux_bpc:auto_generated\|l1_w10_n0_mux_dataout~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.515 ns" { busmux:inst|lpm_mux:$00000|mux_bpc:auto_generated|l1_w10_n0_mux_dataout~0 busmux:inst|lpm_mux:$00000|mux_bpc:auto_generated|l1_w10_n0_mux_dataout~1 } "NODE_NAME" } } { "db/mux_bpc.tdf" "" { Text "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/db/mux_bpc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 7.705 ns inst11\[10\] 5 REG LCFF_X25_Y9_N5 11 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 7.705 ns; Loc. = LCFF_X25_Y9_N5; Fanout = 11; REG Node = 'inst11\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { busmux:inst|lpm_mux:$00000|mux_bpc:auto_generated|l1_w10_n0_mux_dataout~1 inst11[10] } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 104 712 776 184 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.434 ns ( 18.61 % ) " "Info: Total cell delay = 1.434 ns ( 18.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.271 ns ( 81.39 % ) " "Info: Total interconnect delay = 6.271 ns ( 81.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.705 ns" { Jump busmux:inst14|lpm_mux:$00000|mux_bpc:auto_generated|l1_w0_n0_mux_dataout~0 busmux:inst|lpm_mux:$00000|mux_bpc:auto_generated|l1_w10_n0_mux_dataout~0 busmux:inst|lpm_mux:$00000|mux_bpc:auto_generated|l1_w10_n0_mux_dataout~1 inst11[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.705 ns" { Jump {} Jump~combout {} busmux:inst14|lpm_mux:$00000|mux_bpc:auto_generated|l1_w0_n0_mux_dataout~0 {} busmux:inst|lpm_mux:$00000|mux_bpc:auto_generated|l1_w10_n0_mux_dataout~0 {} busmux:inst|lpm_mux:$00000|mux_bpc:auto_generated|l1_w10_n0_mux_dataout~1 {} inst11[10] {} } { 0.000ns 0.000ns 4.955ns 0.854ns 0.462ns 0.000ns } { 0.000ns 0.807ns 0.053ns 0.366ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 104 712 776 184 "inst11" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.481 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 168 -96 72 184 "CLK" "" } { 128 688 712 144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 43 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 168 -96 72 184 "CLK" "" } { 128 688 712 144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns inst11\[10\] 3 REG LCFF_X25_Y9_N5 11 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X25_Y9_N5; Fanout = 11; REG Node = 'inst11\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { CLK~clkctrl inst11[10] } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 104 712 776 184 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLK CLK~clkctrl inst11[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst11[10] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.705 ns" { Jump busmux:inst14|lpm_mux:$00000|mux_bpc:auto_generated|l1_w0_n0_mux_dataout~0 busmux:inst|lpm_mux:$00000|mux_bpc:auto_generated|l1_w10_n0_mux_dataout~0 busmux:inst|lpm_mux:$00000|mux_bpc:auto_generated|l1_w10_n0_mux_dataout~1 inst11[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.705 ns" { Jump {} Jump~combout {} busmux:inst14|lpm_mux:$00000|mux_bpc:auto_generated|l1_w0_n0_mux_dataout~0 {} busmux:inst|lpm_mux:$00000|mux_bpc:auto_generated|l1_w10_n0_mux_dataout~0 {} busmux:inst|lpm_mux:$00000|mux_bpc:auto_generated|l1_w10_n0_mux_dataout~1 {} inst11[10] {} } { 0.000ns 0.000ns 4.955ns 0.854ns 0.462ns 0.000ns } { 0.000ns 0.807ns 0.053ns 0.366ns 0.053ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLK CLK~clkctrl inst11[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst11[10] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK PC\[11\] inst11\[11\] 6.951 ns register " "Info: tco from clock \"CLK\" to destination pin \"PC\[11\]\" through register \"inst11\[11\]\" is 6.951 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.481 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 168 -96 72 184 "CLK" "" } { 128 688 712 144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 43 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 168 -96 72 184 "CLK" "" } { 128 688 712 144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns inst11\[11\] 3 REG LCFF_X25_Y9_N1 9 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X25_Y9_N1; Fanout = 9; REG Node = 'inst11\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { CLK~clkctrl inst11[11] } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 104 712 776 184 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLK CLK~clkctrl inst11[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst11[11] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 104 712 776 184 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.376 ns + Longest register pin " "Info: + Longest register to pin delay is 4.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst11\[11\] 1 REG LCFF_X25_Y9_N1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y9_N1; Fanout = 9; REG Node = 'inst11\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11[11] } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 104 712 776 184 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.330 ns) + CELL(2.046 ns) 4.376 ns PC\[11\] 2 PIN PIN_B9 0 " "Info: 2: + IC(2.330 ns) + CELL(2.046 ns) = 4.376 ns; Loc. = PIN_B9; Fanout = 0; PIN Node = 'PC\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.376 ns" { inst11[11] PC[11] } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 120 848 1024 136 "PC\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.046 ns ( 46.76 % ) " "Info: Total cell delay = 2.046 ns ( 46.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.330 ns ( 53.24 % ) " "Info: Total interconnect delay = 2.330 ns ( 53.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.376 ns" { inst11[11] PC[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.376 ns" { inst11[11] {} PC[11] {} } { 0.000ns 2.330ns } { 0.000ns 2.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLK CLK~clkctrl inst11[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst11[11] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.376 ns" { inst11[11] PC[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.376 ns" { inst11[11] {} PC[11] {} } { 0.000ns 2.330ns } { 0.000ns 2.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst11\[2\] JumpAddress\[0\] CLK -2.388 ns register " "Info: th for register \"inst11\[2\]\" (data pin = \"JumpAddress\[0\]\", clock pin = \"CLK\") is -2.388 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.472 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 168 -96 72 184 "CLK" "" } { 128 688 712 144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 43 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 168 -96 72 184 "CLK" "" } { 128 688 712 144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns inst11\[2\] 3 REG LCFF_X29_Y9_N17 11 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X29_Y9_N17; Fanout = 11; REG Node = 'inst11\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { CLK~clkctrl inst11[2] } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 104 712 776 184 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLK CLK~clkctrl inst11[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst11[2] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 104 712 776 184 "inst11" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.009 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns JumpAddress\[0\] 1 PIN PIN_R2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R2; Fanout = 1; PIN Node = 'JumpAddress\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JumpAddress[0] } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 72 -112 72 88 "JumpAddress\[25..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.971 ns) + CELL(0.053 ns) 4.854 ns busmux:inst\|lpm_mux:\$00000\|mux_bpc:auto_generated\|l1_w2_n0_mux_dataout~1 2 COMB LCCOMB_X29_Y9_N16 1 " "Info: 2: + IC(3.971 ns) + CELL(0.053 ns) = 4.854 ns; Loc. = LCCOMB_X29_Y9_N16; Fanout = 1; COMB Node = 'busmux:inst\|lpm_mux:\$00000\|mux_bpc:auto_generated\|l1_w2_n0_mux_dataout~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.024 ns" { JumpAddress[0] busmux:inst|lpm_mux:$00000|mux_bpc:auto_generated|l1_w2_n0_mux_dataout~1 } "NODE_NAME" } } { "db/mux_bpc.tdf" "" { Text "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/db/mux_bpc.tdf" 51 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.009 ns inst11\[2\] 3 REG LCFF_X29_Y9_N17 11 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.009 ns; Loc. = LCFF_X29_Y9_N17; Fanout = 11; REG Node = 'inst11\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { busmux:inst|lpm_mux:$00000|mux_bpc:auto_generated|l1_w2_n0_mux_dataout~1 inst11[2] } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 104 712 776 184 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.038 ns ( 20.72 % ) " "Info: Total cell delay = 1.038 ns ( 20.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.971 ns ( 79.28 % ) " "Info: Total interconnect delay = 3.971 ns ( 79.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.009 ns" { JumpAddress[0] busmux:inst|lpm_mux:$00000|mux_bpc:auto_generated|l1_w2_n0_mux_dataout~1 inst11[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.009 ns" { JumpAddress[0] {} JumpAddress[0]~combout {} busmux:inst|lpm_mux:$00000|mux_bpc:auto_generated|l1_w2_n0_mux_dataout~1 {} inst11[2] {} } { 0.000ns 0.000ns 3.971ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLK CLK~clkctrl inst11[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst11[2] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.009 ns" { JumpAddress[0] busmux:inst|lpm_mux:$00000|mux_bpc:auto_generated|l1_w2_n0_mux_dataout~1 inst11[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.009 ns" { JumpAddress[0] {} JumpAddress[0]~combout {} busmux:inst|lpm_mux:$00000|mux_bpc:auto_generated|l1_w2_n0_mux_dataout~1 {} inst11[2] {} } { 0.000ns 0.000ns 3.971ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 21:51:25 2019 " "Info: Processing ended: Wed May 15 21:51:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
