$date
	Thu Feb 22 23:20:35 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module processor_tb $end
$scope module uut $end
$scope module cpu_registers_i1 $end
$var reg 32 ! \RFILE[0] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module processor_tb $end
$scope module uut $end
$scope module cpu_registers_i1 $end
$var reg 32 " \RFILE[1] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module processor_tb $end
$scope module uut $end
$scope module cpu_registers_i1 $end
$var reg 32 # \RFILE[2] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module processor_tb $end
$scope module uut $end
$scope module cpu_registers_i1 $end
$var reg 32 $ \RFILE[3] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module processor_tb $end
$scope module uut $end
$scope module cpu_registers_i1 $end
$var reg 32 % \RFILE[4] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module processor_tb $end
$scope module uut $end
$scope module cpu_registers_i1 $end
$var reg 32 & \RFILE[5] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module processor_tb $end
$scope module uut $end
$scope module cpu_registers_i1 $end
$var reg 32 ' \RFILE[6] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module processor_tb $end
$scope module uut $end
$scope module cpu_registers_i1 $end
$var reg 32 ( \RFILE[7] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module processor_tb $end
$scope module uut $end
$scope module cpu_registers_i1 $end
$var reg 32 ) \RFILE[8] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module processor_tb $end
$var wire 32 * write_reg_data [31:0] $end
$var wire 5 + write_reg_addr [4:0] $end
$var wire 32 , reg2_data [31:0] $end
$var wire 5 - reg2_addr [4:0] $end
$var wire 32 . reg1_data [31:0] $end
$var wire 5 / reg1_addr [4:0] $end
$var wire 32 0 prog_count [31:0] $end
$var wire 6 1 instr_opcode [5:0] $end
$var reg 1 2 clk $end
$var reg 1 3 rst $end
$var integer 32 4 idx [31:0] $end
$var integer 32 5 passedTests [31:0] $end
$var integer 32 6 ticks [31:0] $end
$var integer 32 7 totalTests [31:0] $end
$scope module uut $end
$var wire 32 8 PC [31:0] $end
$var wire 1 9 PCSrc $end
$var wire 1 2 clk $end
$var wire 5 : dst_addr [4:0] $end
$var wire 32 ; dst_data [31:0] $end
$var wire 6 < opcode [5:0] $end
$var wire 1 3 rst $end
$var wire 32 = src1_out [31:0] $end
$var wire 32 > src2_out [31:0] $end
$var wire 32 ? src2_out_temp [31:0] $end
$var wire 5 @ src2_addr [4:0] $end
$var wire 32 A src2 [31:0] $end
$var wire 5 B src1_addr [4:0] $end
$var wire 5 C s9 [4:0] $end
$var wire 1 D s8 $end
$var wire 2 E s7 [1:0] $end
$var wire 1 F s6 $end
$var wire 1 G s5 $end
$var wire 2 H s45 [1:0] $end
$var wire 5 I s44 [4:0] $end
$var wire 3 J s43 [2:0] $end
$var wire 2 K s42 [1:0] $end
$var wire 4 L s41 [3:0] $end
$var wire 3 M s40 [2:0] $end
$var wire 1 N s4 $end
$var wire 2 O s39 [1:0] $end
$var wire 4 P s38 [3:0] $end
$var wire 3 Q s37 [2:0] $end
$var wire 2 R s36 [1:0] $end
$var wire 32 S s35 [31:0] $end
$var wire 32 T s34 [31:0] $end
$var wire 8 U s33 [7:0] $end
$var wire 8 V s32 [7:0] $end
$var wire 1 W s31 $end
$var wire 32 X s30 [31:0] $end
$var wire 1 Y s3 $end
$var wire 32 Z s29 [31:0] $end
$var wire 32 [ s28 [31:0] $end
$var wire 32 \ s27 [31:0] $end
$var wire 32 ] s26 [31:0] $end
$var wire 1 ^ s25 $end
$var wire 32 _ s24 [31:0] $end
$var wire 32 ` s23 [31:0] $end
$var wire 1 a s22 $end
$var wire 32 b s21 [31:0] $end
$var wire 32 c s20 [31:0] $end
$var wire 1 d s2 $end
$var wire 32 e s19 [31:0] $end
$var wire 4 f s18 [3:0] $end
$var wire 6 g s17 [5:0] $end
$var wire 5 h s16 [4:0] $end
$var wire 5 i s15 [4:0] $end
$var wire 5 j s14 [4:0] $end
$var wire 32 k s13 [31:0] $end
$var wire 16 l s12 [15:0] $end
$var wire 5 m s11 [4:0] $end
$var wire 5 n s10 [4:0] $end
$var wire 1 o s1 $end
$var wire 32 p s0 [31:0] $end
$var wire 1 q reg_write $end
$var wire 1 r reg_dst $end
$var wire 6 s opcode_temp [5:0] $end
$var wire 1 t mem_write $end
$var wire 1 u mem_read $end
$var wire 32 v mem_data [31:0] $end
$var wire 32 w mem_addr [31:0] $end
$var wire 32 x instr [31:0] $end
$var wire 32 y incrPC [31:0] $end
$var wire 32 z dst_data_temp [31:0] $end
$var wire 5 { dst_addr_temp [4:0] $end
$var wire 32 | data_val [31:0] $end
$var wire 32 } branchAddr [31:0] $end
$var wire 1 ~ alu_src $end
$var wire 2 !" alu_op [1:0] $end
$var wire 32 "" PC_temp [31:0] $end
$scope module DIG_BitExtender_i8 $end
$var wire 16 #" in [15:0] $end
$var wire 32 $" out [31:0] $end
$upscope $end
$scope module DIG_RAMDualAccess_i4 $end
$var wire 8 %" \1A [7:0] $end
$var wire 8 &" \2A [7:0] $end
$var wire 32 '" \2D [31:0] $end
$var wire 1 2 C $end
$var wire 1 u ld $end
$var wire 1 t str $end
$var wire 32 (" \1Din [31:0] $end
$var wire 32 )" \1D [31:0] $end
$upscope $end
$scope module Mux_2x1_NBits_i11 $end
$var wire 1 ~ sel $end
$var wire 32 *" in_1 [31:0] $end
$var wire 32 +" in_0 [31:0] $end
$var reg 32 ," out [31:0] $end
$upscope $end
$scope module Mux_2x1_NBits_i16 $end
$var wire 1 ^ sel $end
$var wire 32 -" in_1 [31:0] $end
$var wire 32 ." in_0 [31:0] $end
$var reg 32 /" out [31:0] $end
$upscope $end
$scope module Mux_2x1_NBits_i3 $end
$var wire 1 9 sel $end
$var wire 32 0" in_1 [31:0] $end
$var wire 32 1" in_0 [31:0] $end
$var reg 32 2" out [31:0] $end
$upscope $end
$scope module Mux_2x1_NBits_i9 $end
$var wire 1 r sel $end
$var wire 5 3" in_1 [4:0] $end
$var wire 5 4" in_0 [4:0] $end
$var reg 5 5" out [4:0] $end
$upscope $end
$scope module alu_control_i10 $end
$var wire 2 6" alu_op [1:0] $end
$var wire 6 7" funct [5:0] $end
$var reg 4 8" alu_control [3:0] $end
$upscope $end
$scope module alu_i12 $end
$var wire 32 9" B [31:0] $end
$var wire 4 :" alu_control [3:0] $end
$var wire 32 ;" A [31:0] $end
$var reg 32 <" result [31:0] $end
$var reg 32 =" temp [31:0] $end
$var reg 1 >" zero $end
$upscope $end
$scope module alu_i13 $end
$var wire 32 ?" B [31:0] $end
$var wire 4 @" alu_control [3:0] $end
$var wire 32 A" A [31:0] $end
$var reg 32 B" result [31:0] $end
$var reg 32 C" temp [31:0] $end
$var reg 1 a zero $end
$upscope $end
$scope module alu_i2 $end
$var wire 32 D" B [31:0] $end
$var wire 4 E" alu_control [3:0] $end
$var wire 32 F" A [31:0] $end
$var reg 32 G" result [31:0] $end
$var reg 32 H" temp [31:0] $end
$var reg 1 I" zero $end
$upscope $end
$scope module control_unit_i7 $end
$var wire 6 J" instr_op [5:0] $end
$var reg 2 K" alu_op [1:0] $end
$var reg 1 D alu_src $end
$var reg 1 Y branch $end
$var reg 1 N mem_read $end
$var reg 1 d mem_to_reg $end
$var reg 1 G mem_write $end
$var reg 1 F reg_dst $end
$var reg 1 o reg_write $end
$upscope $end
$scope module cpu_registers_i1 $end
$var wire 1 2 clk $end
$var wire 32 L" data_in [31:0] $end
$var wire 1 3 rst $end
$var wire 5 M" src1_addr [4:0] $end
$var wire 32 N" src1_out [31:0] $end
$var wire 5 O" src2_addr [4:0] $end
$var wire 32 P" src2_out [31:0] $end
$var wire 1 q write_en $end
$var wire 5 Q" dst_addr [4:0] $end
$var integer 32 R" i [31:0] $end
$upscope $end
$scope module ex_mem_i14 $end
$var wire 32 S" ar_in [31:0] $end
$var wire 32 T" ba_in [31:0] $end
$var wire 1 2 clk $end
$var wire 5 U" dr_in [4:0] $end
$var wire 1 2 en $end
$var wire 1 a z_in $end
$var wire 1 W z_out $end
$var wire 32 V" rd2_out [31:0] $end
$var wire 32 W" rd2_in [31:0] $end
$var wire 5 X" dr_out [4:0] $end
$var wire 32 Y" ba_out [31:0] $end
$var wire 32 Z" ar_out [31:0] $end
$var wire 2 [" WB_out [1:0] $end
$var wire 2 \" WB [1:0] $end
$var wire 3 ]" M_out [2:0] $end
$var wire 3 ^" M [2:0] $end
$scope module DIG_Register_BUS_i0 $end
$var wire 1 2 C $end
$var wire 2 _" Q [1:0] $end
$var wire 1 2 en $end
$var wire 2 `" D [1:0] $end
$var reg 2 a" state [1:0] $end
$upscope $end
$scope module DIG_Register_BUS_i1 $end
$var wire 1 2 C $end
$var wire 1 2 en $end
$var wire 3 b" Q [2:0] $end
$var wire 3 c" D [2:0] $end
$var reg 3 d" state [2:0] $end
$upscope $end
$scope module DIG_Register_BUS_i2 $end
$var wire 1 2 C $end
$var wire 32 e" D [31:0] $end
$var wire 32 f" Q [31:0] $end
$var wire 1 2 en $end
$var reg 32 g" state [31:0] $end
$upscope $end
$scope module DIG_Register_BUS_i4 $end
$var wire 1 2 C $end
$var wire 32 h" D [31:0] $end
$var wire 1 2 en $end
$var wire 32 i" Q [31:0] $end
$var reg 32 j" state [31:0] $end
$upscope $end
$scope module DIG_Register_BUS_i5 $end
$var wire 1 2 C $end
$var wire 32 k" Q [31:0] $end
$var wire 1 2 en $end
$var wire 32 l" D [31:0] $end
$var reg 32 m" state [31:0] $end
$upscope $end
$scope module DIG_Register_BUS_i6 $end
$var wire 1 2 C $end
$var wire 5 n" D [4:0] $end
$var wire 5 o" Q [4:0] $end
$var wire 1 2 en $end
$var reg 5 p" state [4:0] $end
$upscope $end
$scope module DIG_Register_i3 $end
$var wire 1 2 C $end
$var wire 1 a D $end
$var wire 1 2 en $end
$var wire 1 W Q $end
$var reg 1 W state $end
$upscope $end
$upscope $end
$scope module gen_register_i0 $end
$var wire 1 2 clk $end
$var wire 32 q" data_in [31:0] $end
$var wire 1 3 rst $end
$var wire 1 2 write_en $end
$var reg 32 r" data_out [31:0] $end
$upscope $end
$scope module id_ex_i6 $end
$var wire 4 s" EX [3:0] $end
$var wire 3 t" M [2:0] $end
$var wire 2 u" WB [1:0] $end
$var wire 1 2 clk $end
$var wire 5 v" dr1_in [4:0] $end
$var wire 5 w" dr2_in [4:0] $end
$var wire 1 2 en $end
$var wire 32 x" iv_in [31:0] $end
$var wire 32 y" rd1_in [31:0] $end
$var wire 32 z" rd2_in [31:0] $end
$var wire 32 {" rd2_out [31:0] $end
$var wire 32 |" rd1_out [31:0] $end
$var wire 32 }" iv_out [31:0] $end
$var wire 32 ~" ip_out [31:0] $end
$var wire 32 !# ip_in [31:0] $end
$var wire 5 "# dr2_out [4:0] $end
$var wire 5 ## dr1_out [4:0] $end
$var wire 2 $# WB_out [1:0] $end
$var wire 3 %# M_out [2:0] $end
$var wire 4 &# EX_out [3:0] $end
$scope module DIG_Register_BUS_i0 $end
$var wire 1 2 C $end
$var wire 2 '# D [1:0] $end
$var wire 2 (# Q [1:0] $end
$var wire 1 2 en $end
$var reg 2 )# state [1:0] $end
$upscope $end
$scope module DIG_Register_BUS_i1 $end
$var wire 1 2 C $end
$var wire 3 *# D [2:0] $end
$var wire 3 +# Q [2:0] $end
$var wire 1 2 en $end
$var reg 3 ,# state [2:0] $end
$upscope $end
$scope module DIG_Register_BUS_i2 $end
$var wire 1 2 C $end
$var wire 4 -# D [3:0] $end
$var wire 1 2 en $end
$var wire 4 .# Q [3:0] $end
$var reg 4 /# state [3:0] $end
$upscope $end
$scope module DIG_Register_BUS_i3 $end
$var wire 1 2 C $end
$var wire 32 0# Q [31:0] $end
$var wire 1 2 en $end
$var wire 32 1# D [31:0] $end
$var reg 32 2# state [31:0] $end
$upscope $end
$scope module DIG_Register_BUS_i4 $end
$var wire 1 2 C $end
$var wire 32 3# D [31:0] $end
$var wire 32 4# Q [31:0] $end
$var wire 1 2 en $end
$var reg 32 5# state [31:0] $end
$upscope $end
$scope module DIG_Register_BUS_i5 $end
$var wire 1 2 C $end
$var wire 32 6# D [31:0] $end
$var wire 32 7# Q [31:0] $end
$var wire 1 2 en $end
$var reg 32 8# state [31:0] $end
$upscope $end
$scope module DIG_Register_BUS_i6 $end
$var wire 1 2 C $end
$var wire 32 9# D [31:0] $end
$var wire 1 2 en $end
$var wire 32 :# Q [31:0] $end
$var reg 32 ;# state [31:0] $end
$upscope $end
$scope module DIG_Register_BUS_i7 $end
$var wire 1 2 C $end
$var wire 5 <# D [4:0] $end
$var wire 5 =# Q [4:0] $end
$var wire 1 2 en $end
$var reg 5 ># state [4:0] $end
$upscope $end
$scope module DIG_Register_BUS_i8 $end
$var wire 1 2 C $end
$var wire 5 ?# D [4:0] $end
$var wire 5 @# Q [4:0] $end
$var wire 1 2 en $end
$var reg 5 A# state [4:0] $end
$upscope $end
$upscope $end
$scope module if_id_i5 $end
$var wire 1 2 clk $end
$var wire 1 2 en $end
$var wire 32 B# in_in [31:0] $end
$var wire 32 C# ip_in [31:0] $end
$var wire 32 D# ip_out [31:0] $end
$var wire 32 E# in_out [31:0] $end
$scope module DIG_Register_BUS_i0 $end
$var wire 1 2 C $end
$var wire 32 F# D [31:0] $end
$var wire 32 G# Q [31:0] $end
$var wire 1 2 en $end
$var reg 32 H# state [31:0] $end
$upscope $end
$scope module DIG_Register_BUS_i1 $end
$var wire 1 2 C $end
$var wire 32 I# D [31:0] $end
$var wire 1 2 en $end
$var wire 32 J# Q [31:0] $end
$var reg 32 K# state [31:0] $end
$upscope $end
$upscope $end
$scope module mem_wb_i15 $end
$var wire 2 L# WB [1:0] $end
$var wire 32 M# ar_in [31:0] $end
$var wire 1 2 clk $end
$var wire 5 N# dr_in [4:0] $end
$var wire 1 2 en $end
$var wire 32 O# rd_in [31:0] $end
$var wire 32 P# rd_out [31:0] $end
$var wire 5 Q# dr_out [4:0] $end
$var wire 32 R# ar_out [31:0] $end
$var wire 2 S# WB_out [1:0] $end
$scope module DIG_Register_BUS_i0 $end
$var wire 1 2 C $end
$var wire 2 T# D [1:0] $end
$var wire 1 2 en $end
$var wire 2 U# Q [1:0] $end
$var reg 2 V# state [1:0] $end
$upscope $end
$scope module DIG_Register_BUS_i1 $end
$var wire 1 2 C $end
$var wire 32 W# D [31:0] $end
$var wire 32 X# Q [31:0] $end
$var wire 1 2 en $end
$var reg 32 Y# state [31:0] $end
$upscope $end
$scope module DIG_Register_BUS_i2 $end
$var wire 1 2 C $end
$var wire 32 Z# D [31:0] $end
$var wire 32 [# Q [31:0] $end
$var wire 1 2 en $end
$var reg 32 \# state [31:0] $end
$upscope $end
$scope module DIG_Register_BUS_i3 $end
$var wire 1 2 C $end
$var wire 5 ]# D [4:0] $end
$var wire 1 2 en $end
$var wire 5 ^# Q [4:0] $end
$var reg 5 _# state [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 _#
b0 ^#
b0 ]#
b0 \#
b0 [#
b0 Z#
b0 Y#
b0 X#
bz W#
b0 V#
b0 U#
b0 T#
b0 S#
b0 R#
b0 Q#
b0 P#
bz O#
b0 N#
b0 M#
b0 L#
b0 K#
b0 J#
b10001100000000100000000000011111 I#
b0 H#
b0 G#
b100 F#
b0 E#
b0 D#
b100 C#
b10001100000000100000000000011111 B#
b0 A#
b0 @#
b0 ?#
b0 >#
b0 =#
b0 <#
b0 ;#
b0 :#
b0 9#
b0 8#
b0 7#
bx 6#
b0 5#
b0 4#
bx 3#
b0 2#
b0 1#
b0 0#
b0 /#
b0 .#
b101 -#
b0 ,#
b0 +#
b0 *#
b0 )#
b0 (#
b1 '#
b0 &#
b0 %#
b0 $#
b0 ##
b0 "#
b0 !#
b0 ~"
b0 }"
b0 |"
b0 {"
bx z"
bx y"
b0 x"
b0 w"
b0 v"
b1 u"
b0 t"
b101 s"
b0 r"
b100 q"
b0 p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
b0 j"
b0 i"
b0 h"
b0 g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
bx R"
b0 Q"
bx P"
b0 O"
bx N"
b0 M"
b0 L"
b10 K"
b0 J"
0I"
bx H"
b100 G"
b0 F"
b10 E"
b100 D"
b0 C"
b0 B"
b0 A"
b10 @"
b0 ?"
1>"
bx ="
b0 <"
b0 ;"
b10 :"
b0 9"
b10 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b100 2"
b100 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
bz )"
b0 ("
b10001100000000100000000000011111 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
0~
b0 }
bz |
b0 {
b0 z
b100 y
b0 x
b0 w
b0 v
0u
0t
b0 s
0r
0q
b100 p
1o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b10 f
b0 e
0d
b0 c
b0 b
1a
b0 `
b0 _
0^
b0 ]
b0 \
b0 [
b0 Z
0Y
b0 X
0W
b0 V
b0 U
b10001100000000100000000000011111 T
b0 S
b1 R
b0 Q
b101 P
b0 O
0N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
0G
1F
b10 E
0D
b0 C
b0 B
bx A
b0 @
bx ?
bx >
bx =
b0 <
b0 ;
b0 :
09
b0 8
b0 7
b0 6
b0 5
b1001 4
13
02
b0 1
b0 0
b0 /
bx .
b0 -
bx ,
b0 +
b0 *
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#50000
b10 Q
b10 t"
b10 *#
1N
1d
1D
b11 R
b11 u"
b11 '#
1o
b0 E
b0 K"
b1000 P
b1000 s"
b1000 -#
0F
b10 -
b10 @
b11111 k
b11111 $"
b11111 x"
b11111 9#
b11111 l
b11111 #"
b10 n
b10 O"
b10 v"
b10 <#
b100011 1
b100011 <
b100011 s
b100011 J"
b10 !"
b10 6"
1r
xa
bx `
bx B"
bx S"
bx h"
bx b
bx ,"
bx ?"
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
b0 ,
b0 >
b0 .
b0 =
b0 ?
b0 N"
b0 y"
b0 3#
b0 A
b0 P"
b0 z"
b0 6#
b100 S
b100 !#
b100 1#
b100 D#
b100 G#
b100 H#
b10001100000000100000000000011111 x
b10001100000000100000000000011111 E#
b10001100000000100000000000011111 J#
b10001100000000100000000000011111 K#
b1 O
b1 \"
b1 `"
b1 $#
b1 (#
b1 )#
b101 L
b101 &#
b101 .#
b101 /#
bx c
bx A"
bx |"
bx 4#
bx 5#
bx _
bx +"
bx W"
bx l"
bx {"
bx 7#
bx 8#
1W
bz \
bz -"
bz P#
bz X#
bz Y#
b100000 R"
12
#95000
03
#100000
02
#150000
0a
b11111 `
b11111 B"
b11111 S"
b11111 h"
b1000 p
b1000 2"
b1000 q"
bx V
bx %"
b10 h
b10 5"
b10 U"
b10 n"
b11111 g
b11111 7"
b11100 Z
b11100 9"
b11111 b
b11111 ,"
b11111 ?"
0>"
b100000 X
b100000 <"
b100000 T"
b100000 e"
1~
b0 !"
b0 6"
0r
b10000100001100000100000 T
b10000100001100000100000 '"
b10000100001100000100000 B#
b10000100001100000100000 I#
b1 U
b1 &"
b1000 y
b1000 1"
b1000 G"
b1000 C#
b1000 F#
bx v
bx ("
bx V"
bx k"
bx m"
bx w
bx Z"
bx i"
bx j"
bx M#
bx Z#
xW
b1 K
b1 ["
b1 _"
b1 L#
b1 T#
b1 a"
b10 j
b10 4"
b10 ##
b10 =#
b10 >#
b11111 e
b11111 *"
b11111 }"
b11111 :#
b11111 ;#
b0 _
b0 +"
b0 W"
b0 l"
b0 {"
b0 7#
b0 8#
b0 c
b0 A"
b0 |"
b0 4#
b0 5#
b100 [
b100 ;"
b100 ~"
b100 0#
b100 2#
b1000 L
b1000 &#
b1000 .#
b1000 /#
b10 M
b10 ^"
b10 c"
b10 %#
b10 +#
b10 ,#
b11 O
b11 \"
b11 `"
b11 $#
b11 (#
b11 )#
b100 0
b100 8
b100 ""
b100 F"
b100 r"
12
#200000
02
#250000
b10 E
b10 K"
1F
1o
b101 P
b101 s"
b101 -#
0D
b1 R
b1 u"
b1 '#
0d
b0 Q
b0 t"
b0 *#
0N
b1010110 |
b1010110 )"
b1010110 O#
b1010110 W#
b10 /
b10 B
b1100000100000 k
b1100000100000 $"
b1100000100000 x"
b1100000100000 9#
b1100000100000 l
b1100000100000 #"
b11 m
b11 w"
b11 ?#
b10 C
b10 M"
b0 1
b0 <
b0 s
b0 J"
1u
b1100 p
b1100 2"
b1100 q"
b11111 V
b11111 %"
1q
bx *
bx ;
bx z
bx /"
bx L"
b10101100000000110000000010000100 T
b10101100000000110000000010000100 '"
b10101100000000110000000010000100 B#
b10101100000000110000000010000100 I#
b10 U
b10 &"
b1100 y
b1100 1"
b1100 G"
b1100 C#
b1100 F#
b1000 S
b1000 !#
b1000 1#
b1000 D#
b1000 G#
b1000 H#
b10000100001100000100000 x
b10000100001100000100000 E#
b10000100001100000100000 J#
b10000100001100000100000 K#
b11 K
b11 ["
b11 _"
b11 L#
b11 T#
b11 a"
b10 J
b10 ]"
b10 b"
b10 d"
b100000 }
b100000 0"
b100000 Y"
b100000 f"
b100000 g"
0W
b11111 w
b11111 Z"
b11111 i"
b11111 j"
b11111 M#
b11111 Z#
b0 v
b0 ("
b0 V"
b0 k"
b0 m"
b10 I
b10 X"
b10 o"
b10 N#
b10 ]#
b10 p"
b1 H
b1 S#
b1 U#
b1 V#
bx ]
bx ."
bx R#
bx [#
bx \#
b1000 0
b1000 8
b1000 ""
b1000 F"
b1000 r"
b1 6
12
#300000
02
#350000
1a
b0 `
b0 B"
b0 S"
b0 h"
b100 Q
b100 t"
b100 *#
1G
1D
b0 R
b0 u"
b0 '#
0o
b0 E
b0 K"
b1000 P
b1000 s"
b1000 -#
0F
b10000 p
b10000 2"
b10000 q"
b1010110 *
b1010110 ;
b1010110 z
b1010110 /"
b1010110 L"
1^
b11 h
b11 5"
b11 U"
b11 n"
b100000 g
b100000 7"
b1100000100000 Z
b1100000100000 9"
b0 b
b0 ,"
b0 ?"
b1100000101000 X
b1100000101000 <"
b1100000101000 T"
b1100000101000 e"
0~
b10 !"
b10 6"
1r
b11 -
b11 @
b0 /
b0 B
b10000100 k
b10000100 $"
b10000100 x"
b10000100 9#
b10000100 l
b10000100 #"
b0 m
b0 w"
b0 ?#
b11 n
b11 O"
b11 v"
b11 <#
b0 C
b0 M"
b101011 1
b101011 <
b101011 s
b101011 J"
b11000100010000000100010 T
b11000100010000000100010 '"
b11000100010000000100010 B#
b11000100010000000100010 I#
b11 U
b11 &"
b10000 y
b10000 1"
b10000 G"
b10000 C#
b10000 F#
b10 +
b10 :
b10 {
b10 Q"
b10 Q#
b10 ^#
b10 _#
b11111 ]
b11111 ."
b11111 R#
b11111 [#
b11111 \#
b1010110 \
b1010110 -"
b1010110 P#
b1010110 X#
b1010110 Y#
b11 H
b11 S#
b11 U#
b11 V#
b11 i
b11 3"
b11 "#
b11 @#
b11 A#
b1100000100000 e
b1100000100000 *"
b1100000100000 }"
b1100000100000 :#
b1100000100000 ;#
b1000 [
b1000 ;"
b1000 ~"
b1000 0#
b1000 2#
b101 L
b101 &#
b101 .#
b101 /#
b0 M
b0 ^"
b0 c"
b0 %#
b0 +#
b0 ,#
b1 O
b1 \"
b1 `"
b1 $#
b1 (#
b1 )#
b10101100000000110000000010000100 x
b10101100000000110000000010000100 E#
b10101100000000110000000010000100 J#
b10101100000000110000000010000100 K#
b1100 S
b1100 !#
b1100 1#
b1100 D#
b1100 G#
b1100 H#
b1100 0
b1100 8
b1100 ""
b1100 F"
b1100 r"
b10 6
12
#400000
02
#450000
0a
b10000100 `
b10000100 B"
b10000100 S"
b10000100 h"
b10 E
b10 K"
b1 R
b1 u"
b1 '#
1o
1F
b101 P
b101 s"
b101 -#
0D
b0 Q
b0 t"
b0 *#
0G
b10000100 b
b10000100 ,"
b10000100 ?"
bz |
bz )"
bz O#
bz W#
b10 -
b10 @
b11 /
b11 B
b10000000100010 k
b10000000100010 $"
b10000000100010 x"
b10000000100010 9#
b10000000100010 l
b10000000100010 #"
b100 m
b100 w"
b100 ?#
b1010110 A
b1010110 P"
b1010110 z"
b1010110 6#
b10 n
b10 O"
b10 v"
b10 <#
b11 C
b11 M"
b0 1
b0 <
b0 s
b0 J"
1~
b0 !"
b0 6"
0r
b10010000 X
b10010000 <"
b10010000 T"
b10010000 e"
b100 g
b100 7"
b10000100 Z
b10000100 9"
b11 h
b11 5"
b11 U"
b11 n"
0u
b10100 p
b10100 2"
b10100 q"
b0 V
b0 %"
b100000011001010000000000001100 T
b100000011001010000000000001100 '"
b100000011001010000000000001100 B#
b100000011001010000000000001100 I#
b100 U
b100 &"
b10100 y
b10100 1"
b10100 G"
b10100 C#
b10100 F#
b1010110 #
b10000 S
b10000 !#
b10000 1#
b10000 D#
b10000 G#
b10000 H#
b11000100010000000100010 x
b11000100010000000100010 E#
b11000100010000000100010 J#
b11000100010000000100010 K#
b0 O
b0 \"
b0 `"
b0 $#
b0 (#
b0 )#
b100 M
b100 ^"
b100 c"
b100 %#
b100 +#
b100 ,#
b1000 L
b1000 &#
b1000 .#
b1000 /#
b1100 [
b1100 ;"
b1100 ~"
b1100 0#
b1100 2#
b10000100 e
b10000100 *"
b10000100 }"
b10000100 :#
b10000100 ;#
b11 j
b11 4"
b11 ##
b11 =#
b11 >#
b0 i
b0 3"
b0 "#
b0 @#
b0 A#
b1 K
b1 ["
b1 _"
b1 L#
b1 T#
b1 a"
b0 J
b0 ]"
b0 b"
b0 d"
b1100000101000 }
b1100000101000 0"
b1100000101000 Y"
b1100000101000 f"
b1100000101000 g"
1W
b0 w
b0 Z"
b0 i"
b0 j"
b0 M#
b0 Z#
b11 I
b11 X"
b11 o"
b11 N#
b11 ]#
b11 p"
b10000 0
b10000 8
b10000 ""
b10000 F"
b10000 r"
b11 6
12
#500000
02
#550000
b11111111111111111111111110101010 `
b11111111111111111111111110101010 B"
b11111111111111111111111110101010 S"
b11111111111111111111111110101010 h"
b110 f
b110 8"
b110 @"
1D
b1 R
b1 u"
b1 '#
1o
b0 E
b0 K"
b1000 P
b1000 s"
b1000 -#
0F
b0 *
b0 ;
b0 z
b0 /"
b0 L"
0^
b10000100 V
b10000100 %"
b11000 p
b11000 2"
b11000 q"
1t
b100 h
b100 5"
b100 U"
b100 n"
b100010 g
b100010 7"
b10000000100000 Z
b10000000100000 9"
b1010110 b
b1010110 ,"
b1010110 ?"
b10000000110000 X
b10000000110000 <"
b10000000110000 T"
b10000000110000 e"
0~
b10 !"
b10 6"
1r
b101 -
b101 @
b1100 k
b1100 $"
b1100 x"
b1100 9#
b1100 l
b1100 #"
b0 m
b0 w"
b0 ?#
b0 A
b0 P"
b0 z"
b0 6#
b101 n
b101 O"
b101 v"
b101 <#
b1000 1
b1000 <
b1000 s
b1000 J"
b101000110011000000100100 T
b101000110011000000100100 '"
b101000110011000000100100 B#
b101000110011000000100100 I#
b101 U
b101 &"
b11000 y
b11000 1"
b11000 G"
b11000 C#
b11000 F#
b11 +
b11 :
b11 {
b11 Q"
b11 Q#
b11 ^#
b11 _#
b0 ]
b0 ."
b0 R#
b0 [#
b0 \#
bz \
bz -"
bz P#
bz X#
bz Y#
b1 H
b1 S#
b1 U#
b1 V#
b10000100 w
b10000100 Z"
b10000100 i"
b10000100 j"
b10000100 M#
b10000100 Z#
0W
b10010000 }
b10010000 0"
b10010000 Y"
b10010000 f"
b10010000 g"
b100 J
b100 ]"
b100 b"
b100 d"
b0 K
b0 ["
b0 _"
b0 L#
b0 T#
b0 a"
b100 i
b100 3"
b100 "#
b100 @#
b100 A#
b10 j
b10 4"
b10 ##
b10 =#
b10 >#
b10000000100010 e
b10000000100010 *"
b10000000100010 }"
b10000000100010 :#
b10000000100010 ;#
b1010110 _
b1010110 +"
b1010110 W"
b1010110 l"
b1010110 {"
b1010110 7#
b1010110 8#
b10000 [
b10000 ;"
b10000 ~"
b10000 0#
b10000 2#
b101 L
b101 &#
b101 .#
b101 /#
b0 M
b0 ^"
b0 c"
b0 %#
b0 +#
b0 ,#
b1 O
b1 \"
b1 `"
b1 $#
b1 (#
b1 )#
b100000011001010000000000001100 x
b100000011001010000000000001100 E#
b100000011001010000000000001100 J#
b100000011001010000000000001100 K#
b10100 S
b10100 !#
b10100 1#
b10100 D#
b10100 G#
b10100 H#
b1010110 #
b10100 0
b10100 8
b10100 ""
b10100 F"
b10100 r"
b100 6
12
#600000
02
#650000
b10 E
b10 K"
1F
b1 R
b1 u"
b1 '#
1o
b101 P
b101 s"
b101 -#
0D
b10 f
b10 8"
b10 @"
0a
b1100 `
b1100 B"
b1100 S"
b1100 h"
b11 -
b11 @
b101 /
b101 B
b11000000100100 k
b11000000100100 $"
b11000000100100 x"
b11000000100100 9#
b11000000100100 l
b11000000100100 #"
b110 m
b110 w"
b110 ?#
b11 n
b11 O"
b11 v"
b11 <#
b101 C
b101 M"
b0 1
b0 <
b0 s
b0 J"
1~
b0 !"
b0 6"
0r
b100000 X
b100000 <"
b100000 T"
b100000 e"
b1100 g
b1100 7"
b1100 Z
b1100 9"
b1100 b
b1100 ,"
b1100 ?"
b101 h
b101 5"
b101 U"
b101 n"
0t
b11100 p
b11100 2"
b11100 q"
b10101010 V
b10101010 %"
0q
b10000100 *
b10000100 ;
b10000100 z
b10000100 /"
b10000100 L"
b110000100011100000100101 T
b110000100011100000100101 '"
b110000100011100000100101 B#
b110000100011100000100101 I#
b110 U
b110 &"
b11100 y
b11100 1"
b11100 G"
b11100 C#
b11100 F#
b0 $
b11000 S
b11000 !#
b11000 1#
b11000 D#
b11000 G#
b11000 H#
b101000110011000000100100 x
b101000110011000000100100 E#
b101000110011000000100100 J#
b101000110011000000100100 K#
b1000 L
b1000 &#
b1000 .#
b1000 /#
b10100 [
b10100 ;"
b10100 ~"
b10100 0#
b10100 2#
b0 _
b0 +"
b0 W"
b0 l"
b0 {"
b0 7#
b0 8#
b1100 e
b1100 *"
b1100 }"
b1100 :#
b1100 ;#
b101 j
b101 4"
b101 ##
b101 =#
b101 >#
b0 i
b0 3"
b0 "#
b0 @#
b0 A#
b1 K
b1 ["
b1 _"
b1 L#
b1 T#
b1 a"
b0 J
b0 ]"
b0 b"
b0 d"
b10000000110000 }
b10000000110000 0"
b10000000110000 Y"
b10000000110000 f"
b10000000110000 g"
b11111111111111111111111110101010 w
b11111111111111111111111110101010 Z"
b11111111111111111111111110101010 i"
b11111111111111111111111110101010 j"
b11111111111111111111111110101010 M#
b11111111111111111111111110101010 Z#
b1010110 v
b1010110 ("
b1010110 V"
b1010110 k"
b1010110 m"
b100 I
b100 X"
b100 o"
b100 N#
b100 ]#
b100 p"
b0 H
b0 S#
b0 U#
b0 V#
b10000100 ]
b10000100 ."
b10000100 R#
b10000100 [#
b10000100 \#
b11000 0
b11000 8
b11000 ""
b11000 F"
b11000 r"
b101 6
12
#700000
02
#750000
1a
b0 `
b0 B"
b0 S"
b0 h"
b0 f
b0 8"
b0 @"
b11111111111111111111111110101010 *
b11111111111111111111111110101010 ;
b11111111111111111111111110101010 z
b11111111111111111111111110101010 /"
b11111111111111111111111110101010 L"
1q
b1100 V
b1100 %"
b100000 p
b100000 2"
b100000 q"
b110 h
b110 5"
b110 U"
b110 n"
b100100 g
b100100 7"
b11000000100100 Z
b11000000100100 9"
b0 b
b0 ,"
b0 ?"
b11000000111100 X
b11000000111100 <"
b11000000111100 T"
b11000000111100 e"
0~
b10 !"
b10 6"
1r
b10 -
b10 @
b110 /
b110 B
b11100000100101 k
b11100000100101 $"
b11100000100101 x"
b11100000100101 9#
b11100000100101 l
b11100000100101 #"
b111 m
b111 w"
b111 ?#
b1010110 A
b1010110 P"
b1010110 z"
b1010110 6#
b10 n
b10 O"
b10 v"
b10 <#
b110 C
b110 M"
b110000100100000000100111 T
b110000100100000000100111 '"
b110000100100000000100111 B#
b110000100100000000100111 I#
b111 U
b111 &"
b100000 y
b100000 1"
b100000 G"
b100000 C#
b100000 F#
b100 +
b100 :
b100 {
b100 Q"
b100 Q#
b100 ^#
b100 _#
b11111111111111111111111110101010 ]
b11111111111111111111111110101010 ."
b11111111111111111111111110101010 R#
b11111111111111111111111110101010 [#
b11111111111111111111111110101010 \#
b1 H
b1 S#
b1 U#
b1 V#
b101 I
b101 X"
b101 o"
b101 N#
b101 ]#
b101 p"
b0 v
b0 ("
b0 V"
b0 k"
b0 m"
b1100 w
b1100 Z"
b1100 i"
b1100 j"
b1100 M#
b1100 Z#
b100000 }
b100000 0"
b100000 Y"
b100000 f"
b100000 g"
b110 i
b110 3"
b110 "#
b110 @#
b110 A#
b11 j
b11 4"
b11 ##
b11 =#
b11 >#
b11000000100100 e
b11000000100100 *"
b11000000100100 }"
b11000000100100 :#
b11000000100100 ;#
b11000 [
b11000 ;"
b11000 ~"
b11000 0#
b11000 2#
b101 L
b101 &#
b101 .#
b101 /#
b110000100011100000100101 x
b110000100011100000100101 E#
b110000100011100000100101 J#
b110000100011100000100101 K#
b11100 S
b11100 !#
b11100 1#
b11100 D#
b11100 G#
b11100 H#
b11100 0
b11100 8
b11100 ""
b11100 F"
b11100 r"
b110 6
12
#800000
02
#850000
0a
b1010110 `
b1010110 B"
b1010110 S"
b1010110 h"
b1 f
b1 8"
b1 @"
b100000000100111 k
b100000000100111 $"
b100000000100111 x"
b100000000100111 9#
b100000000100111 l
b100000000100111 #"
b1000 m
b1000 w"
b1000 ?#
b11100001000000 X
b11100001000000 <"
b11100001000000 T"
b11100001000000 e"
b100101 g
b100101 7"
b11100000100100 Z
b11100000100100 9"
b1010110 b
b1010110 ,"
b1010110 ?"
b111 h
b111 5"
b111 U"
b111 n"
b100100 p
b100100 2"
b100100 q"
b0 V
b0 %"
b1100 *
b1100 ;
b1100 z
b1100 /"
b1100 L"
b101001000011000000101010 T
b101001000011000000101010 '"
b101001000011000000101010 B#
b101001000011000000101010 I#
b1000 U
b1000 &"
b100100 y
b100100 1"
b100100 G"
b100100 C#
b100100 F#
b11111111111111111111111110101010 %
b100000 S
b100000 !#
b100000 1#
b100000 D#
b100000 G#
b100000 H#
b110000100100000000100111 x
b110000100100000000100111 E#
b110000100100000000100111 J#
b110000100100000000100111 K#
b11100 [
b11100 ;"
b11100 ~"
b11100 0#
b11100 2#
b1010110 _
b1010110 +"
b1010110 W"
b1010110 l"
b1010110 {"
b1010110 7#
b1010110 8#
b11100000100101 e
b11100000100101 *"
b11100000100101 }"
b11100000100101 :#
b11100000100101 ;#
b10 j
b10 4"
b10 ##
b10 =#
b10 >#
b111 i
b111 3"
b111 "#
b111 @#
b111 A#
b11000000111100 }
b11000000111100 0"
b11000000111100 Y"
b11000000111100 f"
b11000000111100 g"
1W
b0 w
b0 Z"
b0 i"
b0 j"
b0 M#
b0 Z#
b110 I
b110 X"
b110 o"
b110 N#
b110 ]#
b110 p"
b1100 ]
b1100 ."
b1100 R#
b1100 [#
b1100 \#
b101 +
b101 :
b101 {
b101 Q"
b101 Q#
b101 ^#
b101 _#
b100000 0
b100000 8
b100000 ""
b100000 F"
b100000 r"
b111 6
12
#900000
02
#950000
b11111111111111111111111110101001 `
b11111111111111111111111110101001 B"
b11111111111111111111111110101001 S"
b11111111111111111111111110101001 h"
b1100 f
b1100 8"
b1100 @"
b0 *
b0 ;
b0 z
b0 /"
b0 L"
b1010110 V
b1010110 %"
b101000 p
b101000 2"
b101000 q"
b1000 h
b1000 5"
b1000 U"
b1000 n"
b100111 g
b100111 7"
b100000000100100 Z
b100000000100100 9"
b100000001000100 X
b100000001000100 <"
b100000001000100 T"
b100000001000100 e"
b100 -
b100 @
b101 /
b101 B
b11000000101010 k
b11000000101010 $"
b11000000101010 x"
b11000000101010 9#
b11000000101010 l
b11000000101010 #"
b110 m
b110 w"
b110 ?#
b11111111111111111111111110101010 A
b11111111111111111111111110101010 P"
b11111111111111111111111110101010 z"
b11111111111111111111111110101010 6#
b100 n
b100 O"
b100 v"
b100 <#
b1100 ,
b1100 >
b1100 .
b1100 =
b1100 ?
b1100 N"
b1100 y"
b1100 3#
b101 C
b101 M"
b10000101000001111111111111000 T
b10000101000001111111111111000 '"
b10000101000001111111111111000 B#
b10000101000001111111111111000 I#
b1001 U
b1001 &"
b101000 y
b101000 1"
b101000 G"
b101000 C#
b101000 F#
b110 +
b110 :
b110 {
b110 Q"
b110 Q#
b110 ^#
b110 _#
b0 ]
b0 ."
b0 R#
b0 [#
b0 \#
b111 I
b111 X"
b111 o"
b111 N#
b111 ]#
b111 p"
b1010110 v
b1010110 ("
b1010110 V"
b1010110 k"
b1010110 m"
b1010110 w
b1010110 Z"
b1010110 i"
b1010110 j"
b1010110 M#
b1010110 Z#
0W
b11100001000000 }
b11100001000000 0"
b11100001000000 Y"
b11100001000000 f"
b11100001000000 g"
b1000 i
b1000 3"
b1000 "#
b1000 @#
b1000 A#
b100000000100111 e
b100000000100111 *"
b100000000100111 }"
b100000000100111 :#
b100000000100111 ;#
b100000 [
b100000 ;"
b100000 ~"
b100000 0#
b100000 2#
b101001000011000000101010 x
b101001000011000000101010 E#
b101001000011000000101010 J#
b101001000011000000101010 K#
b100100 S
b100100 !#
b100100 1#
b100100 D#
b100100 G#
b100100 H#
b1100 &
b100100 0
b100100 8
b100100 ""
b100100 F"
b100100 r"
b1000 6
12
#1000000
02
#1050000
1a
b1 Q
b1 t"
b1 *#
1Y
b0 R
b0 u"
b0 '#
0o
b1 E
b1 K"
b11 P
b11 s"
b11 -#
1F
b111 f
b111 8"
b111 @"
b0 -
b0 @
b11111111111111111111111111111000 k
b11111111111111111111111111111000 $"
b11111111111111111111111111111000 x"
b11111111111111111111111111111000 9#
b1111111111111000 l
b1111111111111000 #"
b11111 m
b11111 w"
b11111 ?#
b0 A
b0 P"
b0 z"
b0 6#
b0 n
b0 O"
b0 v"
b0 <#
b100 1
b100 <
b100 s
b100 J"
b11000001001100 X
b11000001001100 <"
b11000001001100 T"
b11000001001100 e"
b0 `
b0 B"
b0 S"
b0 h"
b101010 g
b101010 7"
b11000000101000 Z
b11000000101000 9"
b11111111111111111111111110101010 b
b11111111111111111111111110101010 ,"
b11111111111111111111111110101010 ?"
b110 h
b110 5"
b110 U"
b110 n"
b101100 p
b101100 2"
b101100 q"
b10101001 V
b10101001 %"
b1010110 *
b1010110 ;
b1010110 z
b1010110 /"
b1010110 L"
b10001100000010000000000010000100 T
b10001100000010000000000010000100 '"
b10001100000010000000000010000100 B#
b10001100000010000000000010000100 I#
b1010 U
b1010 &"
b101100 y
b101100 1"
b101100 G"
b101100 C#
b101100 F#
b0 '
b101000 S
b101000 !#
b101000 1#
b101000 D#
b101000 G#
b101000 H#
b10000101000001111111111111000 x
b10000101000001111111111111000 E#
b10000101000001111111111111000 J#
b10000101000001111111111111000 K#
b100100 [
b100100 ;"
b100100 ~"
b100100 0#
b100100 2#
b1100 c
b1100 A"
b1100 |"
b1100 4#
b1100 5#
b11111111111111111111111110101010 _
b11111111111111111111111110101010 +"
b11111111111111111111111110101010 W"
b11111111111111111111111110101010 l"
b11111111111111111111111110101010 {"
b11111111111111111111111110101010 7#
b11111111111111111111111110101010 8#
b11000000101010 e
b11000000101010 *"
b11000000101010 }"
b11000000101010 :#
b11000000101010 ;#
b100 j
b100 4"
b100 ##
b100 =#
b100 >#
b110 i
b110 3"
b110 "#
b110 @#
b110 A#
b100000001000100 }
b100000001000100 0"
b100000001000100 Y"
b100000001000100 f"
b100000001000100 g"
b11111111111111111111111110101001 w
b11111111111111111111111110101001 Z"
b11111111111111111111111110101001 i"
b11111111111111111111111110101001 j"
b11111111111111111111111110101001 M#
b11111111111111111111111110101001 Z#
b1000 I
b1000 X"
b1000 o"
b1000 N#
b1000 ]#
b1000 p"
b1010110 ]
b1010110 ."
b1010110 R#
b1010110 [#
b1010110 \#
b111 +
b111 :
b111 {
b111 Q"
b111 Q#
b111 ^#
b111 _#
b101000 0
b101000 8
b101000 ""
b101000 F"
b101000 r"
b1001 6
12
#1100000
02
#1150000
0a
b1100 `
b1100 B"
b1100 S"
b1100 h"
b110 f
b110 8"
b110 @"
1N
1o
b11 R
b11 u"
b11 '#
1d
1D
b0 E
b0 K"
b10 Q
b10 t"
b10 *#
0Y
b1000 P
b1000 s"
b1000 -#
0F
b11111111111111111111111110101001 *
b11111111111111111111111110101001 ;
b11111111111111111111111110101001 z
b11111111111111111111111110101001 /"
b11111111111111111111111110101001 L"
b0 V
b0 %"
b110000 p
b110000 2"
b110000 q"
b11111 h
b11111 5"
b11111 U"
b11111 n"
b111000 g
b111000 7"
b11111111111111111111111111111000 Z
b11111111111111111111111111111000 9"
b0 b
b0 ,"
b0 ?"
b100000 X
b100000 <"
b100000 T"
b100000 e"
b1 !"
b1 6"
b1000 -
b1000 @
b0 /
b0 B
b10000100 k
b10000100 $"
b10000100 x"
b10000100 9#
b10000100 l
b10000100 #"
b0 m
b0 w"
b0 ?#
b1000 n
b1000 O"
b1000 v"
b1000 <#
b0 ,
b0 >
b0 .
b0 =
b0 ?
b0 N"
b0 y"
b0 3#
b0 C
b0 M"
b100011 1
b100011 <
b100011 s
b100011 J"
b0 T
b0 '"
b0 B#
b0 I#
b1011 U
b1011 &"
b110000 y
b110000 1"
b110000 G"
b110000 C#
b110000 F#
b1000 +
b1000 :
b1000 {
b1000 Q"
b1000 Q#
b1000 ^#
b1000 _#
b11111111111111111111111110101001 ]
b11111111111111111111111110101001 ."
b11111111111111111111111110101001 R#
b11111111111111111111111110101001 [#
b11111111111111111111111110101001 \#
b110 I
b110 X"
b110 o"
b110 N#
b110 ]#
b110 p"
b11111111111111111111111110101010 v
b11111111111111111111111110101010 ("
b11111111111111111111111110101010 V"
b11111111111111111111111110101010 k"
b11111111111111111111111110101010 m"
b0 w
b0 Z"
b0 i"
b0 j"
b0 M#
b0 Z#
1W
b11000001001100 }
b11000001001100 0"
b11000001001100 Y"
b11000001001100 f"
b11000001001100 g"
b11111 i
b11111 3"
b11111 "#
b11111 @#
b11111 A#
b0 j
b0 4"
b0 ##
b0 =#
b0 >#
b11111111111111111111111111111000 e
b11111111111111111111111111111000 *"
b11111111111111111111111111111000 }"
b11111111111111111111111111111000 :#
b11111111111111111111111111111000 ;#
b0 _
b0 +"
b0 W"
b0 l"
b0 {"
b0 7#
b0 8#
b101000 [
b101000 ;"
b101000 ~"
b101000 0#
b101000 2#
b11 L
b11 &#
b11 .#
b11 /#
b1 M
b1 ^"
b1 c"
b1 %#
b1 +#
b1 ,#
b0 O
b0 \"
b0 `"
b0 $#
b0 (#
b0 )#
b10001100000010000000000010000100 x
b10001100000010000000000010000100 E#
b10001100000010000000000010000100 J#
b10001100000010000000000010000100 K#
b101100 S
b101100 !#
b101100 1#
b101100 D#
b101100 G#
b101100 H#
b1010110 (
b101100 0
b101100 8
b101100 ""
b101100 F"
b101100 r"
b1010 6
12
#1200000
02
#1250000
b10 E
b10 K"
1F
1o
b101 P
b101 s"
b101 -#
0D
b1 R
b1 u"
b1 '#
0d
b0 Q
b0 t"
b0 *#
0N
b10000100 b
b10000100 ,"
b10000100 ?"
b10 f
b10 8"
b10 @"
b0 -
b0 @
b0 k
b0 $"
b0 x"
b0 9#
b0 l
b0 #"
b0 n
b0 O"
b0 v"
b0 <#
b0 1
b0 <
b0 s
b0 J"
1~
b0 !"
b0 6"
0r
b10110000 X
b10110000 <"
b10110000 T"
b10110000 e"
0a
b10000100 `
b10000100 B"
b10000100 S"
b10000100 h"
b100 g
b100 7"
b10000100 Z
b10000100 9"
b1000 h
b1000 5"
b1000 U"
b1000 n"
b110100 p
b110100 2"
b110100 q"
b1100 V
b1100 %"
b0 *
b0 ;
b0 z
b0 /"
b0 L"
b1100 U
b1100 &"
b110100 y
b110100 1"
b110100 G"
b110100 C#
b110100 F#
b11111111111111111111111110101001 )
b0 A
b0 P"
b0 z"
b0 6#
b110000 S
b110000 !#
b110000 1#
b110000 D#
b110000 G#
b110000 H#
b0 x
b0 E#
b0 J#
b0 K#
b11 O
b11 \"
b11 `"
b11 $#
b11 (#
b11 )#
b10 M
b10 ^"
b10 c"
b10 %#
b10 +#
b10 ,#
b1000 L
b1000 &#
b1000 .#
b1000 /#
b101100 [
b101100 ;"
b101100 ~"
b101100 0#
b101100 2#
b0 c
b0 A"
b0 |"
b0 4#
b0 5#
b10000100 e
b10000100 *"
b10000100 }"
b10000100 :#
b10000100 ;#
b1000 j
b1000 4"
b1000 ##
b1000 =#
b1000 >#
b0 i
b0 3"
b0 "#
b0 @#
b0 A#
b0 K
b0 ["
b0 _"
b0 L#
b0 T#
b0 a"
b1 J
b1 ]"
b1 b"
b1 d"
b100000 }
b100000 0"
b100000 Y"
b100000 f"
b100000 g"
0W
b1100 w
b1100 Z"
b1100 i"
b1100 j"
b1100 M#
b1100 Z#
b0 v
b0 ("
b0 V"
b0 k"
b0 m"
b11111 I
b11111 X"
b11111 o"
b11111 N#
b11111 ]#
b11111 p"
b0 ]
b0 ."
b0 R#
b0 [#
b0 \#
b110 +
b110 :
b110 {
b110 Q"
b110 Q#
b110 ^#
b110 _#
b110000 0
b110000 8
b110000 ""
b110000 F"
b110000 r"
b1011 6
12
#1300000
02
#1350000
b0 |
b0 )"
b0 O#
b0 W#
1a
b0 `
b0 B"
b0 S"
b0 h"
b1100 *
b1100 ;
b1100 z
b1100 /"
b1100 L"
0q
b10000100 V
b10000100 %"
b111000 p
b111000 2"
b111000 q"
1u
b0 h
b0 5"
b0 U"
b0 n"
b0 g
b0 7"
b0 Z
b0 9"
b0 b
b0 ,"
b0 ?"
b110000 X
b110000 <"
b110000 T"
b110000 e"
0~
b10 !"
b10 6"
1r
b1101 U
b1101 &"
b111000 y
b111000 1"
b111000 G"
b111000 C#
b111000 F#
b11111 +
b11111 :
b11111 {
b11111 Q"
b11111 Q#
b11111 ^#
b11111 _#
b1100 ]
b1100 ."
b1100 R#
b1100 [#
b1100 \#
b0 H
b0 S#
b0 U#
b0 V#
b1000 I
b1000 X"
b1000 o"
b1000 N#
b1000 ]#
b1000 p"
b10000100 w
b10000100 Z"
b10000100 i"
b10000100 j"
b10000100 M#
b10000100 Z#
b10110000 }
b10110000 0"
b10110000 Y"
b10110000 f"
b10110000 g"
b10 J
b10 ]"
b10 b"
b10 d"
b11 K
b11 ["
b11 _"
b11 L#
b11 T#
b11 a"
b0 j
b0 4"
b0 ##
b0 =#
b0 >#
b0 e
b0 *"
b0 }"
b0 :#
b0 ;#
b110000 [
b110000 ;"
b110000 ~"
b110000 0#
b110000 2#
b101 L
b101 &#
b101 .#
b101 /#
b0 M
b0 ^"
b0 c"
b0 %#
b0 +#
b0 ,#
b1 O
b1 \"
b1 `"
b1 $#
b1 (#
b1 )#
b110100 S
b110100 !#
b110100 1#
b110100 D#
b110100 G#
b110100 H#
b0 '
b110100 0
b110100 8
b110100 ""
b110100 F"
b110100 r"
b1100 6
12
#1400000
02
#1450000
bz |
bz )"
bz O#
bz W#
b110100 X
b110100 <"
b110100 T"
b110100 e"
0u
b111100 p
b111100 2"
b111100 q"
b0 V
b0 %"
1^
1q
b0 *
b0 ;
b0 z
b0 /"
b0 L"
b1110 U
b1110 &"
b111100 y
b111100 1"
b111100 G"
b111100 C#
b111100 F#
b111000 S
b111000 !#
b111000 1#
b111000 D#
b111000 G#
b111000 H#
b110100 [
b110100 ;"
b110100 ~"
b110100 0#
b110100 2#
b1 K
b1 ["
b1 _"
b1 L#
b1 T#
b1 a"
b0 J
b0 ]"
b0 b"
b0 d"
b110000 }
b110000 0"
b110000 Y"
b110000 f"
b110000 g"
1W
b0 w
b0 Z"
b0 i"
b0 j"
b0 M#
b0 Z#
b0 I
b0 X"
b0 o"
b0 N#
b0 ]#
b0 p"
b11 H
b11 S#
b11 U#
b11 V#
b0 \
b0 -"
b0 P#
b0 X#
b0 Y#
b10000100 ]
b10000100 ."
b10000100 R#
b10000100 [#
b10000100 \#
b1000 +
b1000 :
b1000 {
b1000 Q"
b1000 Q#
b1000 ^#
b1000 _#
b111000 0
b111000 8
b111000 ""
b111000 F"
b111000 r"
b1101 6
12
#1500000
02
#1550000
0^
b1000000 p
b1000000 2"
b1000000 q"
b111000 X
b111000 <"
b111000 T"
b111000 e"
b1111 U
b1111 &"
b1000000 y
b1000000 1"
b1000000 G"
b1000000 C#
b1000000 F#
b0 +
b0 :
b0 {
b0 Q"
b0 Q#
b0 ^#
b0 _#
b0 ]
b0 ."
b0 R#
b0 [#
b0 \#
bz \
bz -"
bz P#
bz X#
bz Y#
b1 H
b1 S#
b1 U#
b1 V#
b110100 }
b110100 0"
b110100 Y"
b110100 f"
b110100 g"
b111000 [
b111000 ;"
b111000 ~"
b111000 0#
b111000 2#
b111100 S
b111100 !#
b111100 1#
b111100 D#
b111100 G#
b111100 H#
b0 )
b111100 0
b111100 8
b111100 ""
b111100 F"
b111100 r"
b1110 6
12
