Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue May  7 00:23:41 2019
| Host         : DESKTOP-O3U78N9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            1 |
|     12 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              60 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              98 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------------+-----------------------------------+------------------+----------------+
|    Clock Signal    |          Enable Signal         |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+--------------------+--------------------------------+-----------------------------------+------------------+----------------+
|  CLK/inst/main_clk |                                | sys_rst                           |                2 |              4 |
|  CLK/inst/main_clk | VGA/V_Counter/count[8]_i_1_n_0 | sys_rst                           |                2 |              8 |
|  CLK/inst/main_clk | VGA/H_Counter/vert_en          | VGA/V_Counter/count[9]_i_1_n_0    |                3 |             12 |
|  CLK/inst/main_clk | VGA/H_Counter/count[8]_i_2_n_0 | VGA/H_Counter/count[8]_i_1_n_0    |                3 |             16 |
|  CLK/inst/main_clk | VGA/o_red[3]_i_2_n_0           | VGA/V_Counter/o_grn_reg[0]        |                4 |             24 |
|  CLK/inst/main_clk | VGA/V_Counter/in_active_frame  | VGA/V_Counter/buffer_addr_reg[18] |                5 |             38 |
|  CLK/inst/main_clk |                                |                                   |               19 |             60 |
+--------------------+--------------------------------+-----------------------------------+------------------+----------------+


