<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1735514271">
  <File Type="PA-TCL" Name="t02_Word_top.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="t02_Word_top_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="t02_Word_top_reports.tcl"/>
  <File Type="RDS-RDS" Name="t02_Word_top.vds"/>
  <File Type="RDS-UTIL" Name="t02_Word_top_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="t02_Word_top_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="t02_Word_top.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="t02_Word_top_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="t02_Word_top_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/sources_1/imports/new/package_top.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sources_1/imports/sources_1/imports/new/package_top.vhd"/>
        <Attr Name="ImportTime" Val="1735393245"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/sources_1/new/t02_Word_ALU.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sources_1/imports/sources_1/new/t02_Word_ALU.vhd"/>
        <Attr Name="ImportTime" Val="1735460935"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/t02_Word_ALUbrnch.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sources_1/new/t02_Word_ALUbrnch.vhd"/>
        <Attr Name="ImportTime" Val="1735415337"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/sources_1/imports/new/t02_Word_DM.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sources_1/imports/sources_1/imports/new/t02_Word_DM.vhd"/>
        <Attr Name="ImportTime" Val="1735375415"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/sources_1/imports/new/t02_Word_IM.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sources_1/imports/sources_1/imports/new/t02_Word_IM.vhd"/>
        <Attr Name="ImportTime" Val="1735461287"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/sources_1/imports/new/t02_Word_PC.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sources_1/imports/sources_1/imports/new/t02_Word_PC.vhd"/>
        <Attr Name="ImportTime" Val="1734296493"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/sources_1/imports/new/t02_Word_Reg.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sources_1/imports/sources_1/imports/new/t02_Word_Reg.vhd"/>
        <Attr Name="ImportTime" Val="1735461841"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/sources_1/imports/new/t02_Word_cntrl.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sources_1/imports/sources_1/imports/new/t02_Word_cntrl.vhd"/>
        <Attr Name="ImportTime" Val="1735420372"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/sources_1/imports/new/t02_Word_immGen.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sources_1/imports/sources_1/imports/new/t02_Word_immGen.vhd"/>
        <Attr Name="ImportTime" Val="1735461503"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/sources_1/imports/new/t02_Word_mux2.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sources_1/imports/sources_1/imports/new/t02_Word_mux2.vhd"/>
        <Attr Name="ImportTime" Val="1734296833"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/sources_1/new/t02_Word_top.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sources_1/imports/sources_1/new/t02_Word_top.vhd"/>
        <Attr Name="ImportTime" Val="1735417443"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="t02_Word_top"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/WorkSpace/constr.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/constrs_1/imports/WorkSpace/constr.xdc"/>
        <Attr Name="ImportTime" Val="1735126595"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
