#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jun 20 14:05:49 2025
# Process ID: 650763
# Current directory: /home/le123456/Desktop/Project/Marble-MMC
# Command line: vivado
# Log file: /home/le123456/Desktop/Project/Marble-MMC/vivado.log
# Journal file: /home/le123456/Desktop/Project/Marble-MMC/vivado.jou
#-----------------------------------------------------------
start_gui
create_project marble_v1_4_2 /home/le123456/Desktop/Project/Marble-MMC/build/marble_v1_4_2/marble_v1_4_2 -part xc7k160tffg676-2
add_files -fileset constrs_1 -norecurse /home/le123456/Desktop/Project/bedrock/board_support/marble/Marble.xdc
add_files -norecurse /home/le123456/Desktop/Project/bedrock/projects/test_marble_family/marble_mid.vh
add_files -norecurse {/home/le123456/Desktop/Project/bedrock/projects/test_marble_family/marble_top.v /home/le123456/Desktop/Project/bedrock/projects/test_marble_family/xadc_tempmon.v /home/le123456/Desktop/Project/bedrock/projects/test_marble_family/gps_test.v /home/le123456/Desktop/Project/bedrock/projects/test_marble_family/tmds_test.v /home/le123456/Desktop/Project/bedrock/projects/test_marble_family/marble_base_shell.v /home/le123456/Desktop/Project/bedrock/projects/test_marble_family/lb_marble_slave.v /home/le123456/Desktop/Project/bedrock/projects/test_marble_family/ltm_sync.v /home/le123456/Desktop/Project/bedrock/projects/test_marble_family/mmc_mailbox.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {/home/le123456/Desktop/Project/bedrock/projects/test_marble_family/mmc_mailbox_tb.v /home/le123456/Desktop/Project/bedrock/projects/test_marble_family/lb_marble_slave_tb.v /home/le123456/Desktop/Project/bedrock/projects/test_marble_family/dna_tb.v /home/le123456/Desktop/Project/bedrock/projects/test_marble_family/tmds_test_tb.v /home/le123456/Desktop/Project/bedrock/projects/test_marble_family/ltm_sync_tb.v /home/le123456/Desktop/Project/bedrock/projects/test_marble_family/gps_test_tb.v}
update_compile_order -fileset sim_1
add_files -norecurse /home/le123456/Desktop/Project/bedrock/serial_io/endpoint.vh
add_files -norecurse {/home/le123456/Desktop/Project/bedrock/serial_io/dec_8b10b.v /home/le123456/Desktop/Project/bedrock/fpga_family/ddr_cells.v /home/le123456/Desktop/Project/bedrock/serial_io/enc_8b10b.v /home/le123456/Desktop/Project/bedrock/serial_io/gtx_noise.v /home/le123456/Desktop/Project/bedrock/serial_io/crc16.v /home/le123456/Desktop/Project/bedrock/serial_io/negotiate.v /home/le123456/Desktop/Project/bedrock/serial_io/patt_gen.v /home/le123456/Desktop/Project/bedrock/serial_io/ep_tx_pcs.v /home/le123456/Desktop/Project/bedrock/serial_io/gmii_gtp.v /home/le123456/Desktop/Project/bedrock/serial_io/oversampling_rx_8b9b.v /home/le123456/Desktop/Project/bedrock/serial_io/gmii_link.v /home/le123456/Desktop/Project/bedrock/fpga_family/xilinx/xilinx7_clocks.v /home/le123456/Desktop/Project/bedrock/serial_io/eth_gtx_bridge.v /home/le123456/Desktop/Project/bedrock/serial_io/ep_rx_pcs.v /home/le123456/Desktop/Project/bedrock/serial_io/eth_gtx_hook.v /home/le123456/Desktop/Project/bedrock/fpga_family/ds_clk_buf.v /home/le123456/Desktop/Project/bedrock/serial_io/gmii_to_rgmii.v /home/le123456/Desktop/Project/bedrock/serial_io/ep_sync_detect.v /home/le123456/Desktop/Project/bedrock/serial_io/tx_8b9b.v /home/le123456/Desktop/Project/bedrock/board_support/marblemini/marble_base.v /home/le123456/Desktop/Project/bedrock/fpga_family/pll.v /home/le123456/Desktop/Project/bedrock/serial_io/oversampled_rx_8b9b.v /home/le123456/Desktop/Project/bedrock/serial_io/simpleuart.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse /home/le123456/Desktop/Project/bedrock/projects/test_marble_family/marble_mid.vh
set_property verilog_define {MARBLE_V2 USE_SI570 USE_IDELAYCTRL} [get_filesets sim_1]
set_property include_dirs /home/le123456/Desktop/Project/bedrock/projects [get_filesets sim_1]
set_property verilog_define {MARBLE_V2 USE_SI570 USE_IDELAYCTRL C_SYSCLK_SRC=\"sys_clk\"} [get_filesets sim_1]
