/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [21:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [22:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [18:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [15:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [10:0] celloutsig_0_39z;
  reg [12:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire [8:0] celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [21:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [7:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [14:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [5:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[173] ? in_data[182] : in_data[183];
  assign celloutsig_1_2z = celloutsig_1_0z ? celloutsig_1_0z : in_data[155];
  assign celloutsig_0_42z = ~(celloutsig_0_33z & celloutsig_0_16z[17]);
  assign celloutsig_1_7z = ~(celloutsig_1_0z & celloutsig_1_5z);
  assign celloutsig_0_13z = ~(celloutsig_0_5z & celloutsig_0_8z);
  assign celloutsig_1_4z = !(in_data[155] ? celloutsig_1_2z : in_data[97]);
  assign celloutsig_0_15z = ~(celloutsig_0_10z[15] | celloutsig_0_6z);
  assign celloutsig_1_5z = ~((celloutsig_1_4z | celloutsig_1_4z) & celloutsig_1_1z[7]);
  assign celloutsig_0_17z = ~((celloutsig_0_6z | celloutsig_0_2z) & celloutsig_0_13z);
  assign celloutsig_0_20z = ~((celloutsig_0_1z | celloutsig_0_17z) & celloutsig_0_16z[0]);
  assign celloutsig_0_38z = ~((celloutsig_0_2z | celloutsig_0_6z) & (celloutsig_0_2z | in_data[68]));
  assign celloutsig_1_16z = ~((celloutsig_1_9z[1] | celloutsig_1_0z) & (celloutsig_1_2z | celloutsig_1_7z));
  assign celloutsig_0_2z = ~((celloutsig_0_1z | in_data[24]) & (celloutsig_0_0z | celloutsig_0_0z));
  assign celloutsig_0_29z = in_data[61] | celloutsig_0_13z;
  assign celloutsig_1_18z = { celloutsig_1_13z[4:1], celloutsig_1_16z, celloutsig_1_2z } + in_data[134:129];
  assign celloutsig_1_19z = { celloutsig_1_6z[7:0], celloutsig_1_12z } + { celloutsig_1_13z[14:7], celloutsig_1_7z };
  assign celloutsig_0_6z = { celloutsig_0_3z[5:2], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z } == { in_data[72:67], celloutsig_0_0z };
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z } === in_data[50:36];
  assign celloutsig_0_0z = in_data[66:45] >= in_data[64:43];
  assign celloutsig_0_44z = { celloutsig_0_24z[7:4], celloutsig_0_43z, celloutsig_0_17z } >= celloutsig_0_16z[8:3];
  assign celloutsig_0_5z = { celloutsig_0_3z[9:4], celloutsig_0_2z } >= in_data[49:43];
  assign celloutsig_1_8z = { celloutsig_1_1z[8:6], celloutsig_1_3z } >= in_data[133:130];
  assign celloutsig_0_19z = celloutsig_0_16z[16:0] >= { celloutsig_0_7z[13:0], celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_1_10z = { celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_4z } > { celloutsig_1_1z[11:10], celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_8z = ! celloutsig_0_3z[9:3];
  assign celloutsig_0_31z = ! { celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_23z };
  assign celloutsig_1_3z = { celloutsig_1_1z[12:0], celloutsig_1_2z, celloutsig_1_2z } < celloutsig_1_1z;
  assign celloutsig_0_18z = celloutsig_0_7z[11:7] != { celloutsig_0_15z, celloutsig_0_12z[2:1], celloutsig_0_12z[1], celloutsig_0_15z };
  assign celloutsig_0_33z = { celloutsig_0_12z[2:1], celloutsig_0_12z[1] } != { celloutsig_0_21z[18:17], celloutsig_0_25z };
  assign celloutsig_0_7z = - { celloutsig_0_3z[10:3], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_39z = ~ { celloutsig_0_21z[6:0], celloutsig_0_37z, celloutsig_0_8z };
  assign celloutsig_1_12z = | { celloutsig_1_1z[10:1], celloutsig_1_8z, celloutsig_1_11z };
  assign celloutsig_0_23z = | { celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_12z[2:1], celloutsig_0_12z[1] };
  assign celloutsig_0_26z = | { celloutsig_0_7z[13:3], celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_25z };
  assign celloutsig_0_43z = | { celloutsig_0_42z, celloutsig_0_38z, celloutsig_0_29z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_55z = | celloutsig_0_3z[7:3];
  assign celloutsig_0_1z = | in_data[80:72];
  assign celloutsig_0_28z = | { celloutsig_0_24z[5:2], celloutsig_0_23z };
  assign celloutsig_0_30z = | { celloutsig_0_24z[5:2], celloutsig_0_23z, celloutsig_0_10z[12:8], celloutsig_0_6z };
  assign celloutsig_0_9z = ~^ { in_data[10:8], celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_25z = ~^ { celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_20z };
  assign celloutsig_0_32z = ^ { celloutsig_0_10z[6:2], celloutsig_0_31z, celloutsig_0_18z, celloutsig_0_28z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_1_6z = { in_data[114:100], celloutsig_1_5z, celloutsig_1_4z } >> { celloutsig_1_1z[13:7], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_9z = { in_data[114], celloutsig_1_8z, celloutsig_1_4z } >> { in_data[110:109], celloutsig_1_2z };
  assign celloutsig_0_37z = celloutsig_0_11z[5:3] <<< { celloutsig_0_14z[3:2], celloutsig_0_32z };
  assign celloutsig_1_1z = { in_data[179:167], celloutsig_1_0z, celloutsig_1_0z } <<< { in_data[189:178], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_9z } <<< { celloutsig_1_1z[14:5], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_10z = { celloutsig_0_7z[20:1], celloutsig_0_1z, celloutsig_0_6z } <<< { celloutsig_0_7z[21:1], celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_10z[5:0], celloutsig_0_0z, celloutsig_0_5z } <<< celloutsig_0_10z[18:11];
  assign celloutsig_0_14z = { celloutsig_0_3z[11:9], celloutsig_0_13z, celloutsig_0_1z } <<< { celloutsig_0_10z[21:19], celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_21z = { celloutsig_0_7z[20:3], celloutsig_0_5z } <<< celloutsig_0_7z[18:0];
  assign celloutsig_0_56z = { celloutsig_0_39z[5:1], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_30z, celloutsig_0_26z } ~^ { celloutsig_0_11z[5:0], celloutsig_0_28z, celloutsig_0_6z, celloutsig_0_44z };
  assign celloutsig_0_24z = { celloutsig_0_21z[14:1], celloutsig_0_0z, celloutsig_0_6z } ~^ { celloutsig_0_10z[20:6], celloutsig_0_15z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_3z = 13'h0000;
    else if (!clkin_data[32]) celloutsig_0_3z = { in_data[20:12], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  always_latch
    if (clkin_data[96]) celloutsig_1_11z = 8'h00;
    else if (clkin_data[64]) celloutsig_1_11z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_8z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_16z = 23'h000000;
    else if (!clkin_data[0]) celloutsig_0_16z = { celloutsig_0_7z[11:4], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_6z };
  assign { celloutsig_0_12z[1], celloutsig_0_12z[2] } = ~ { celloutsig_0_9z, celloutsig_0_7z[17] };
  assign celloutsig_0_12z[0] = celloutsig_0_12z[1];
  assign { out_data[133:128], out_data[104:96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
