# Digital-Systems-Design
VHDL implementations of basic digital components.

## Contents
- **Adders**
  - Half Adder (`half_adder.vhd`)
  - Full Adder (`full_adder.vhd`)
- **Flip-Flops**
  - D Flip-Flop (`d_flip_flop.vhd`)
- **Multiplexers**
  - 4-to-1 MUX (`mux_4to1.vhd`)
- **Registers**
  - 4-bit Register (`register_4bit.vhd`)
- **State Machines**
  - Moore Sequence Detector (`sequence_detector_moore.vhd`)
  - Mealy Sequence Detector (`sequence_detector_mealy.vhd`)
- **Testbenches** in `sim/`
