INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/LAB0/Logic/Ext_imm16/Ext_imm16.srcs/sim_1/new/Ext_imm16_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext_imm16_tb
