
ubuntu-preinstalled/fdtoverlay:     file format elf32-littlearm


Disassembly of section .init:

00000964 <.init>:
 964:	push	{r3, lr}
 968:	bl	102c <__assert_fail@plt+0x518>
 96c:	pop	{r3, pc}

Disassembly of section .plt:

00000970 <calloc@plt-0x14>:
 970:	push	{lr}		; (str lr, [sp, #-4]!)
 974:	ldr	lr, [pc, #4]	; 980 <calloc@plt-0x4>
 978:	add	lr, pc, lr
 97c:	ldr	pc, [lr, #8]!
 980:			; <UNDEFINED> instruction: 0x000125b8

00000984 <calloc@plt>:
 984:	add	ip, pc, #0, 12
 988:	add	ip, ip, #73728	; 0x12000
 98c:	ldr	pc, [ip, #1464]!	; 0x5b8

00000990 <__cxa_finalize@plt>:
 990:	add	ip, pc, #0, 12
 994:	add	ip, ip, #73728	; 0x12000
 998:	ldr	pc, [ip, #1456]!	; 0x5b0

0000099c <strtol@plt>:
 99c:	add	ip, pc, #0, 12
 9a0:	add	ip, ip, #73728	; 0x12000
 9a4:	ldr	pc, [ip, #1448]!	; 0x5a8

000009a8 <read@plt>:
 9a8:	add	ip, pc, #0, 12
 9ac:	add	ip, ip, #73728	; 0x12000
 9b0:	ldr	pc, [ip, #1440]!	; 0x5a0

000009b4 <free@plt>:
 9b4:	add	ip, pc, #0, 12
 9b8:	add	ip, ip, #73728	; 0x12000
 9bc:	ldr	pc, [ip, #1432]!	; 0x598

000009c0 <__vsnprintf_chk@plt>:
 9c0:	add	ip, pc, #0, 12
 9c4:	add	ip, ip, #73728	; 0x12000
 9c8:	ldr	pc, [ip, #1424]!	; 0x590

000009cc <memcpy@plt>:
 9cc:	add	ip, pc, #0, 12
 9d0:	add	ip, ip, #73728	; 0x12000
 9d4:	ldr	pc, [ip, #1416]!	; 0x588

000009d8 <fdt_strerror@plt>:
 9d8:	add	ip, pc, #0, 12
 9dc:	add	ip, ip, #73728	; 0x12000
 9e0:	ldr	pc, [ip, #1408]!	; 0x580

000009e4 <__stack_chk_fail@plt>:
 9e4:	add	ip, pc, #0, 12
 9e8:	add	ip, ip, #73728	; 0x12000
 9ec:	ldr	pc, [ip, #1400]!	; 0x578

000009f0 <realloc@plt>:
 9f0:	add	ip, pc, #0, 12
 9f4:	add	ip, ip, #73728	; 0x12000
 9f8:	ldr	pc, [ip, #1392]!	; 0x570

000009fc <fwrite@plt>:
 9fc:	add	ip, pc, #0, 12
 a00:	add	ip, ip, #73728	; 0x12000
 a04:	ldr	pc, [ip, #1384]!	; 0x568

00000a08 <malloc@plt>:
 a08:	add	ip, pc, #0, 12
 a0c:	add	ip, ip, #73728	; 0x12000
 a10:	ldr	pc, [ip, #1376]!	; 0x560

00000a14 <__libc_start_main@plt>:
 a14:	add	ip, pc, #0, 12
 a18:	add	ip, ip, #73728	; 0x12000
 a1c:	ldr	pc, [ip, #1368]!	; 0x558

00000a20 <strerror@plt>:
 a20:	add	ip, pc, #0, 12
 a24:	add	ip, ip, #73728	; 0x12000
 a28:	ldr	pc, [ip, #1360]!	; 0x550

00000a2c <__vfprintf_chk@plt>:
 a2c:	add	ip, pc, #0, 12
 a30:	add	ip, ip, #73728	; 0x12000
 a34:	ldr	pc, [ip, #1352]!	; 0x548

00000a38 <__gmon_start__@plt>:
 a38:	add	ip, pc, #0, 12
 a3c:	add	ip, ip, #73728	; 0x12000
 a40:	ldr	pc, [ip, #1344]!	; 0x540

00000a44 <open@plt>:
 a44:	add	ip, pc, #0, 12
 a48:	add	ip, ip, #73728	; 0x12000
 a4c:	ldr	pc, [ip, #1336]!	; 0x538

00000a50 <getopt_long@plt>:
 a50:	add	ip, pc, #0, 12
 a54:	add	ip, ip, #73728	; 0x12000
 a58:	ldr	pc, [ip, #1328]!	; 0x530

00000a5c <__ctype_b_loc@plt>:
 a5c:	add	ip, pc, #0, 12
 a60:	add	ip, ip, #73728	; 0x12000
 a64:	ldr	pc, [ip, #1320]!	; 0x528

00000a68 <exit@plt>:
 a68:	add	ip, pc, #0, 12
 a6c:	add	ip, ip, #73728	; 0x12000
 a70:	ldr	pc, [ip, #1312]!	; 0x520

00000a74 <strlen@plt>:
 a74:	add	ip, pc, #0, 12
 a78:	add	ip, ip, #73728	; 0x12000
 a7c:	ldr	pc, [ip, #1304]!	; 0x518

00000a80 <fdt_open_into@plt>:
 a80:	add	ip, pc, #0, 12
 a84:	add	ip, ip, #73728	; 0x12000
 a88:	ldr	pc, [ip, #1296]!	; 0x510

00000a8c <strchr@plt>:
 a8c:	add	ip, pc, #0, 12
 a90:	add	ip, ip, #73728	; 0x12000
 a94:	ldr	pc, [ip, #1288]!	; 0x508

00000a98 <fdt_pack@plt>:
 a98:	add	ip, pc, #0, 12
 a9c:	add	ip, ip, #73728	; 0x12000
 aa0:	ldr	pc, [ip, #1280]!	; 0x500

00000aa4 <__errno_location@plt>:
 aa4:	add	ip, pc, #0, 12
 aa8:	add	ip, ip, #73728	; 0x12000
 aac:	ldr	pc, [ip, #1272]!	; 0x4f8

00000ab0 <fdt_overlay_apply@plt>:
 ab0:	add	ip, pc, #0, 12
 ab4:	add	ip, ip, #73728	; 0x12000
 ab8:	ldr	pc, [ip, #1264]!	; 0x4f0

00000abc <putchar@plt>:
 abc:			; <UNDEFINED> instruction: 0xe7fd4778
 ac0:	add	ip, pc, #0, 12
 ac4:	add	ip, ip, #73728	; 0x12000
 ac8:	ldr	pc, [ip, #1252]!	; 0x4e4

00000acc <strncpy@plt>:
 acc:	add	ip, pc, #0, 12
 ad0:	add	ip, ip, #73728	; 0x12000
 ad4:	ldr	pc, [ip, #1244]!	; 0x4dc

00000ad8 <__printf_chk@plt>:
 ad8:	add	ip, pc, #0, 12
 adc:	add	ip, ip, #73728	; 0x12000
 ae0:	ldr	pc, [ip, #1236]!	; 0x4d4

00000ae4 <write@plt>:
 ae4:	add	ip, pc, #0, 12
 ae8:	add	ip, ip, #73728	; 0x12000
 aec:	ldr	pc, [ip, #1228]!	; 0x4cc

00000af0 <__fprintf_chk@plt>:
 af0:	add	ip, pc, #0, 12
 af4:	add	ip, ip, #73728	; 0x12000
 af8:	ldr	pc, [ip, #1220]!	; 0x4c4

00000afc <abort@plt>:
 afc:	add	ip, pc, #0, 12
 b00:	add	ip, ip, #73728	; 0x12000
 b04:	ldr	pc, [ip, #1212]!	; 0x4bc

00000b08 <close@plt>:
 b08:	add	ip, pc, #0, 12
 b0c:	add	ip, ip, #73728	; 0x12000
 b10:	ldr	pc, [ip, #1204]!	; 0x4b4

00000b14 <__assert_fail@plt>:
 b14:	add	ip, pc, #0, 12
 b18:	add	ip, ip, #73728	; 0x12000
 b1c:	ldr	pc, [ip, #1196]!	; 0x4ac

Disassembly of section .text:

00000b20 <.text>:
     b20:	svcmi	0x00f0e92d
     b24:	beq	3cc68 <verbose@@Base+0x29c5c>
     b28:	blhi	bbfe4 <verbose@@Base+0xa8fd8>
     b2c:			; <UNDEFINED> instruction: 0xf8df4606
     b30:	strmi	r2, [sp], -r4, asr #8
     b34:	strbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     b38:	ldrbtmi	r4, [sl], #-1623	; 0xfffff9a9
     b3c:	ldrtmi	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     b40:	ldrtls	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     b44:	ldmpl	r3, {r0, r2, r3, r7, ip, sp, pc}^
     b48:			; <UNDEFINED> instruction: 0xf8df447c
     b4c:	ldrbtmi	r8, [r9], #1080	; 0x438
     b50:	movwls	r6, #47131	; 0xb81b
     b54:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     b58:	ldrbtmi	r4, [r8], #1747	; 0x6d3
     b5c:	strtmi	r4, [r3], -r9, lsr #12
     b60:	ldrtmi	r4, [r0], -sl, asr #12
     b64:	andlt	pc, r0, sp, asr #17
     b68:	svc	0x0072f7ff
     b6c:	rsble	r1, r0, r1, asr #24
     b70:			; <UNDEFINED> instruction: 0xf000283f
     b74:	ldmdacc	r6, {r0, r2, r3, r5, r7, r8, pc}^
     b78:	stmiale	pc!, {r5, fp, sp}^	; <UNPREDICTABLE>
     b7c:	stmiale	sp!, {r5, fp, sp}^
     b80:			; <UNDEFINED> instruction: 0xf853a302
     b84:	ldrmi	r2, [r3], #-32	; 0xffffffe0
     b88:	svclt	0x00004718
     b8c:	andeq	r0, r0, r1, asr #6
     b90:			; <UNDEFINED> instruction: 0xffffffd1
     b94:			; <UNDEFINED> instruction: 0xffffffd1
     b98:			; <UNDEFINED> instruction: 0xffffffd1
     b9c:			; <UNDEFINED> instruction: 0xffffffd1
     ba0:			; <UNDEFINED> instruction: 0xffffffd1
     ba4:			; <UNDEFINED> instruction: 0xffffffd1
     ba8:			; <UNDEFINED> instruction: 0xffffffd1
     bac:			; <UNDEFINED> instruction: 0xffffffd1
     bb0:			; <UNDEFINED> instruction: 0xffffffd1
     bb4:			; <UNDEFINED> instruction: 0xffffffd1
     bb8:			; <UNDEFINED> instruction: 0xffffffd1
     bbc:			; <UNDEFINED> instruction: 0xffffffd1
     bc0:			; <UNDEFINED> instruction: 0xffffffd1
     bc4:			; <UNDEFINED> instruction: 0xffffffd1
     bc8:			; <UNDEFINED> instruction: 0xffffffd1
     bcc:			; <UNDEFINED> instruction: 0xffffffd1
     bd0:			; <UNDEFINED> instruction: 0xffffffd1
     bd4:	andeq	r0, r0, r9, lsr #6
     bd8:	muleq	r0, sp, r0
     bdc:			; <UNDEFINED> instruction: 0xffffffd1
     be0:			; <UNDEFINED> instruction: 0xffffffd1
     be4:			; <UNDEFINED> instruction: 0xffffffd1
     be8:			; <UNDEFINED> instruction: 0xffffffd1
     bec:			; <UNDEFINED> instruction: 0xffffffd1
     bf0:	muleq	r0, r1, r0
     bf4:			; <UNDEFINED> instruction: 0xffffffd1
     bf8:			; <UNDEFINED> instruction: 0xffffffd1
     bfc:			; <UNDEFINED> instruction: 0xffffffd1
     c00:			; <UNDEFINED> instruction: 0xffffffd1
     c04:			; <UNDEFINED> instruction: 0xffffffd1
     c08:			; <UNDEFINED> instruction: 0xffffffd1
     c0c:	andeq	r0, r0, r5, lsl #1
     c10:	andcs	r4, r1, #226304	; 0x37400
     c14:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
     c18:			; <UNDEFINED> instruction: 0xe79f601a
     c1c:			; <UNDEFINED> instruction: 0xf8584bdb
     c20:			; <UNDEFINED> instruction: 0xf8d33003
     c24:	ldr	sl, [r9, r0]
     c28:			; <UNDEFINED> instruction: 0xf8584bd8
     c2c:	ldmdavs	pc, {r0, r1, ip, sp}	; <UNPREDICTABLE>
     c30:	svccs	0x0000e794
     c34:	orrhi	pc, r2, r0
     c38:	svceq	0x0000f1ba
     c3c:	cmnhi	r3, r0	; <UNPREDICTABLE>
     c40:			; <UNDEFINED> instruction: 0xf8584bd3
     c44:	ldmdavs	r9, {r0, r1, ip, sp}
     c48:			; <UNDEFINED> instruction: 0x2e001a76
     c4c:	orreq	lr, r1, #5120	; 0x1400
     c50:	vcgt.u8	d25, d0, d2
     c54:	blmi	ff321254 <verbose@@Base+0xff30e248>
     c58:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
     c5c:	blcs	1acd0 <verbose@@Base+0x7cc4>
     c60:	sbcshi	pc, r1, r0, asr #32
     c64:	ldrtmi	sl, [r8], -r9, lsl #18
     c68:	ldc2	0, cr15, [r6]
     c6c:	stmdacs	r0, {r2, r9, sl, lr}
     c70:	mrshi	pc, (UNDEF: 77)	; <UNPREDICTABLE>
     c74:	blls	25ad7c <verbose@@Base+0x247d70>
     c78:	addsmi	fp, r8, #0, 20
     c7c:	teqhi	r8, r0, lsl #4	; <UNPREDICTABLE>
     c80:	strhcs	r0, [r1, -r3]
     c84:	ldrmi	r9, [r8], -r6, lsl #6
     c88:	mrc	7, 3, APSR_nzcv, cr12, cr15, {7}
     c8c:	stmdacs	r0, {r0, r1, ip, pc}
     c90:	msrhi	SPSR_fx, r0
     c94:	stmdbge	sl, {r0, r1, r8, r9, fp, ip, pc}
     c98:	cdp	15, 0, cr9, cr8, cr2, {0}
     c9c:	blcc	1134e4 <verbose@@Base+0x1004d8>
     ca0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     ca4:	movwls	r4, #17933	; 0x460d
     ca8:	ldmdavs	r8!, {r0, r1, r3, r4, r7, r9, sl, lr}
     cac:			; <UNDEFINED> instruction: 0xf0004629
     cb0:			; <UNDEFINED> instruction: 0x463cfc93
     cb4:			; <UNDEFINED> instruction: 0xf84b3704
     cb8:	stmdacs	r0, {r2, r8, r9, sl, fp}
     cbc:	sbchi	pc, r1, r0
     cc0:	stmdals	sl, {r1, r6, fp, sp, lr}
     cc4:	addmi	fp, r2, #73728	; 0x12000
     cc8:	sbchi	pc, sl, r0, lsl #4
     ccc:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
     cd0:	mvnle	r4, lr, asr #10
     cd4:	bmi	43c53c <verbose@@Base+0x429530>
     cd8:	bleq	3ce1c <verbose@@Base+0x29e10>
     cdc:			; <UNDEFINED> instruction: 0xf8cd9a02
     ce0:	bcc	128d58 <verbose@@Base+0x115d4c>
     ce4:	andshi	pc, r4, sp, asr #17
     ce8:	bls	43c550 <verbose@@Base+0x429544>
     cec:			; <UNDEFINED> instruction: 0xf8dd46b0
     cf0:			; <UNDEFINED> instruction: 0x4616a010
     cf4:	blt	6dae88 <verbose@@Base+0x6c7e7c>
     cf8:	and	r9, sp, r9, lsl #6
     cfc:	cmnle	r1, r0, lsl #16
     d00:			; <UNDEFINED> instruction: 0xf10b4648
     d04:			; <UNDEFINED> instruction: 0xf7ff0b01
     d08:			; <UNDEFINED> instruction: 0x4628ee56
     d0c:	mrc	7, 2, APSR_nzcv, cr2, cr15, {7}
     d10:			; <UNDEFINED> instruction: 0xf00045d8
     d14:			; <UNDEFINED> instruction: 0x46a180b5
     d18:	svcvc	0x0004f85a
     d1c:	svccc	0x0004f856
     d20:	movwls	r6, #18552	; 0x4878
     d24:			; <UNDEFINED> instruction: 0xf7ffba00
     d28:			; <UNDEFINED> instruction: 0x4605ee70
     d2c:			; <UNDEFINED> instruction: 0xf0002800
     d30:	bls	2611a4 <verbose@@Base+0x24e198>
     d34:	strtmi	r2, [r0], -r0, lsl #8
     d38:	andls	r4, r2, #17825792	; 0x1100000
     d3c:	mrc	7, 2, APSR_nzcv, cr8, cr15, {7}
     d40:	strmi	r9, [r4], -r2, lsl #20
     d44:			; <UNDEFINED> instruction: 0xf0002800
     d48:	strmi	r8, [r1], -lr, asr #1
     d4c:			; <UNDEFINED> instruction: 0xf7ff4648
     d50:	stmiblt	r0, {r3, r4, r7, r9, sl, fp, sp, lr, pc}
     d54:			; <UNDEFINED> instruction: 0x4639687a
     d58:	blt	492600 <verbose@@Base+0x47f5f4>
     d5c:	mrc	7, 1, APSR_nzcv, cr6, cr15, {7}
     d60:	strtmi	r4, [r0], -r9, lsr #12
     d64:	mcr	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     d68:	bicle	r1, r7, r2, asr #25
     d6c:			; <UNDEFINED> instruction: 0xf5029a09
     d70:	andls	r3, r9, #128, 4
     d74:			; <UNDEFINED> instruction: 0xf8dde7df
     d78:	blmi	fe1a0dd0 <verbose@@Base+0xfe18ddc4>
     d7c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
     d80:			; <UNDEFINED> instruction: 0xf7ff681e
     d84:	bmi	fe13c634 <verbose@@Base+0xfe129628>
     d88:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
     d8c:	ldrtmi	r4, [r0], -r3, lsl #12
     d90:	mcr	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     d94:			; <UNDEFINED> instruction: 0xf7ff4628
     d98:	strtmi	lr, [r0], -lr, lsl #28
     d9c:	mcr	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     da0:	strtmi	r2, [r6], -r0, lsl #8
     da4:	vstrls	d9, [r3, #-24]	; 0xffffffe8
     da8:	strtmi	r4, [pc], #-1567	; db0 <__assert_fail@plt+0x29c>
     dac:	bleq	13ef08 <verbose@@Base+0x12befc>
     db0:			; <UNDEFINED> instruction: 0xf7ffb108
     db4:	adcsmi	lr, sp, #0, 28
     db8:	stmdals	r3, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
     dbc:	ldcl	7, cr15, [sl, #1020]!	; 0x3fc
     dc0:			; <UNDEFINED> instruction: 0xf7ff4620
     dc4:	bmi	1d7c5ac <verbose@@Base+0x1d695a0>
     dc8:	ldrbtmi	r4, [sl], #-2923	; 0xfffff495
     dcc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     dd0:	subsmi	r9, sl, fp, lsl #22
     dd4:	sbchi	pc, ip, r0, asr #32
     dd8:	andlt	r4, sp, r0, lsr r6
     ddc:	blhi	bc0d8 <verbose@@Base+0xa90cc>
     de0:	svchi	0x00f0e8bd
     de4:			; <UNDEFINED> instruction: 0x8014f8dd
     de8:			; <UNDEFINED> instruction: 0xf8584b6a
     dec:	ldmdavs	lr, {r0, r1, ip, sp}
     df0:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
     df4:	tstcs	r1, sl, ror #20
     df8:	ldrbtmi	r9, [sl], #-2820	; 0xfffff4fc
     dfc:	ldrtmi	r9, [r0], -r0
     e00:	mrc	7, 3, APSR_nzcv, cr6, cr15, {7}
     e04:	stmdbmi	r7!, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}^
     e08:	andcs	r4, r1, sl, lsr r6
     e0c:			; <UNDEFINED> instruction: 0xb198f8df
     e10:	strcs	r4, [r0], #-1145	; 0xfffffb87
     e14:	mcr	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     e18:	ldrbmi	r4, [r2], -r4, ror #18
     e1c:	ldrbtmi	r2, [r9], #-1
     e20:			; <UNDEFINED> instruction: 0xf7ff44fb
     e24:	blls	bc794 <verbose@@Base+0xa9788>
     e28:	stmdbeq	r4, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
     e2c:			; <UNDEFINED> instruction: 0xf8594622
     e30:	strcc	r3, [r1], #-3844	; 0xfffff0fc
     e34:	andcs	r4, r1, r9, asr r6
     e38:	mcr	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     e3c:	mvnsle	r4, r6, lsr #5
     e40:	ldmdami	r4, {r4, r8, r9, sl, sp, lr, pc}^
     e44:	bmi	16926e0 <verbose@@Base+0x167f6d4>
     e48:	stmdavs	fp!, {r0, r8, sp}
     e4c:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
     e50:	mrc	4, 0, r4, cr8, cr10, {3}
     e54:	stmdavs	r0, {r4, r9, fp, lr}
     e58:	mcr	7, 2, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     e5c:	str	r2, [r1, r0, lsl #12]!
     e60:	strtmi	r4, [r5], -ip, asr #28
     e64:	tstcs	r1, fp, lsr #16
     e68:	bmi	43c6d0 <verbose@@Base+0x4296c4>
     e6c:	andpl	pc, r6, r8, asr r8	; <UNPREDICTABLE>
     e70:	andeq	lr, r0, #3358720	; 0x334000
     e74:	stmdavs	r8!, {r0, r1, r2, r3, r6, r9, fp, lr}
     e78:			; <UNDEFINED> instruction: 0xf7ff447a
     e7c:			; <UNDEFINED> instruction: 0xe7edee3a
     e80:			; <UNDEFINED> instruction: 0xa01cf8dd
     e84:			; <UNDEFINED> instruction: 0xf8dd4620
     e88:			; <UNDEFINED> instruction: 0xf7ff8014
     e8c:	strtmi	lr, [r1], -r6, lsl #28
     e90:			; <UNDEFINED> instruction: 0xf0004650
     e94:	strmi	pc, [r6], -r5, lsr #24
     e98:	addle	r2, r3, r0, lsl #16
     e9c:	tstcs	r1, sp, lsr r8
     ea0:	ldrbmi	r4, [r3], -r5, asr #20
     ea4:			; <UNDEFINED> instruction: 0xf858460e
     ea8:	ldrbtmi	r0, [sl], #-0
     eac:			; <UNDEFINED> instruction: 0xf7ff6800
     eb0:	ldrb	lr, [r7, -r0, lsr #28]!
     eb4:	andcs	r4, r0, r1, asr #22
     eb8:	ldrbtmi	r4, [fp], #-2625	; 0xfffff5bf
     ebc:			; <UNDEFINED> instruction: 0xf103447a
     ec0:	tstls	r0, r0, ror #2
     ec4:	tsteq	r8, r2, lsl #2	; <UNPREDICTABLE>
     ec8:	stc2	0, cr15, [lr, #-0]
     ecc:	ldc2	0, cr15, [ip, #-0]
     ed0:			; <UNDEFINED> instruction: 0xf104483c
     ed4:			; <UNDEFINED> instruction: 0xf1090260
     ed8:	andls	r0, r0, #8, 2
     edc:			; <UNDEFINED> instruction: 0x46234478
     ee0:			; <UNDEFINED> instruction: 0xf000464a
     ee4:	ldmdami	r8!, {r0, r5, r8, sl, fp, ip, sp, lr, pc}
     ee8:	ldrbtmi	r4, [r8], #-1553	; 0xfffff9ef
     eec:			; <UNDEFINED> instruction: 0xf902f000
     ef0:	tstcs	r1, r8, lsr #26
     ef4:			; <UNDEFINED> instruction: 0x460e4a35
     ef8:	andpl	pc, r5, r8, asr r8	; <UNPREDICTABLE>
     efc:	andls	r4, r0, sl, ror r4
     f00:			; <UNDEFINED> instruction: 0xf7ff6828
     f04:			; <UNDEFINED> instruction: 0x4620edf6
     f08:	ldcl	7, cr15, [r4, #-1020]	; 0xfffffc04
     f0c:	stmdami	r1!, {r0, r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}
     f10:	bmi	bc931c <verbose@@Base+0xbb6310>
     f14:			; <UNDEFINED> instruction: 0x460e463b
     f18:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
     f1c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
     f20:	stcl	7, cr15, [r6, #1020]!	; 0x3fc
     f24:	stmdami	fp!, {r0, r1, r2, r3, r6, r8, r9, sl, sp, lr, pc}
     f28:	rsbeq	pc, r0, #4, 2
     f2c:	tsteq	r8, r9, lsl #2	; <UNPREDICTABLE>
     f30:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
     f34:	strbmi	r4, [sl], -r3, lsr #12
     f38:	ldc2l	0, cr15, [r6]
     f3c:			; <UNDEFINED> instruction: 0xf1044826
     f40:			; <UNDEFINED> instruction: 0xf1090260
     f44:	andls	r0, r0, #8, 2
     f48:			; <UNDEFINED> instruction: 0x46234478
     f4c:			; <UNDEFINED> instruction: 0xf000464a
     f50:	stmdami	r2!, {r0, r1, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
     f54:	rsbeq	pc, r0, #4, 2
     f58:	tsteq	r8, r9, lsl #2	; <UNPREDICTABLE>
     f5c:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
     f60:	strbmi	r4, [sl], -r3, lsr #12
     f64:	stc2l	0, cr15, [r0]
     f68:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
     f6c:			; <UNDEFINED> instruction: 0xf8c2f000
     f70:	ldc	7, cr15, [r8, #-1020]!	; 0xfffffc04
     f74:	strdeq	r2, [r1], -sl
     f78:	andeq	r0, r0, r0, lsr #1
     f7c:	andeq	r2, r1, ip, ror #4
     f80:	andeq	r1, r0, sl, lsl r2
     f84:	ldrdeq	r2, [r1], -sl
     f88:	strheq	r0, [r0], -ip
     f8c:	andeq	r0, r0, r4, asr #1
     f90:	andeq	r0, r0, r4, lsr #1
     f94:	andeq	r0, r0, r8, lsr #1
     f98:	strdeq	r0, [r0], -r2
     f9c:	andeq	r2, r1, sl, ror #2
     fa0:	andeq	r0, r0, r6, lsr #29
     fa4:	andeq	r0, r0, ip, lsl #27
     fa8:	muleq	r0, ip, sp
     fac:	andeq	r0, r0, lr, lsl #27
     fb0:	andeq	r0, r0, r0, lsl #27
     fb4:			; <UNDEFINED> instruction: 0x00000db4
     fb8:	andeq	r0, r0, r2, lsl lr
     fbc:	strdeq	r1, [r1], -sl
     fc0:	andeq	r0, r0, ip, lsr #29
     fc4:	andeq	r0, r0, r0, ror ip
     fc8:	andeq	r0, r0, r6, ror sp
     fcc:	andeq	r0, r0, ip, ror #25
     fd0:			; <UNDEFINED> instruction: 0x00000cb4
     fd4:	andeq	r0, r0, lr, lsr ip
     fd8:	andeq	r0, r0, r4, lsl ip
     fdc:	andeq	r0, r0, r6, lsr #24
     fe0:	andeq	r0, r0, lr, lsr #25
     fe4:	bleq	3d128 <verbose@@Base+0x2a11c>
     fe8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     fec:	strbtmi	fp, [sl], -r2, lsl #24
     ff0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     ff4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     ff8:	ldrmi	sl, [sl], #776	; 0x308
     ffc:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1000:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1004:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1008:			; <UNDEFINED> instruction: 0xf85a4b06
    100c:	stmdami	r6, {r0, r1, ip, sp}
    1010:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1014:	ldcl	7, cr15, [lr], #1020	; 0x3fc
    1018:	ldcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
    101c:	andeq	r1, r1, ip, lsl pc
    1020:	muleq	r0, r4, r0
    1024:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1028:	strheq	r0, [r0], -r8
    102c:	ldr	r3, [pc, #20]	; 1048 <__assert_fail@plt+0x534>
    1030:	ldr	r2, [pc, #20]	; 104c <__assert_fail@plt+0x538>
    1034:	add	r3, pc, r3
    1038:	ldr	r2, [r3, r2]
    103c:	cmp	r2, #0
    1040:	bxeq	lr
    1044:	b	a38 <__gmon_start__@plt>
    1048:	strdeq	r1, [r1], -ip
    104c:	andeq	r0, r0, ip, lsr #1
    1050:	blmi	1d3070 <verbose@@Base+0x1c0064>
    1054:	bmi	1d223c <verbose@@Base+0x1bf230>
    1058:	addmi	r4, r3, #2063597568	; 0x7b000000
    105c:	andle	r4, r3, sl, ror r4
    1060:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1064:	ldrmi	fp, [r8, -r3, lsl #2]
    1068:	svclt	0x00004770
    106c:			; <UNDEFINED> instruction: 0x00011fb0
    1070:	andeq	r1, r1, ip, lsr #31
    1074:	ldrdeq	r1, [r1], -r8
    1078:	muleq	r0, ip, r0
    107c:	stmdbmi	r9, {r3, fp, lr}
    1080:	bmi	252268 <verbose@@Base+0x23f25c>
    1084:	bne	252270 <verbose@@Base+0x23f264>
    1088:	svceq	0x00cb447a
    108c:			; <UNDEFINED> instruction: 0x01a1eb03
    1090:	andle	r1, r3, r9, asr #32
    1094:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1098:	ldrmi	fp, [r8, -r3, lsl #2]
    109c:	svclt	0x00004770
    10a0:	andeq	r1, r1, r4, lsl #31
    10a4:	andeq	r1, r1, r0, lsl #31
    10a8:	andeq	r1, r1, ip, lsr #29
    10ac:	andeq	r0, r0, r0, asr #1
    10b0:	blmi	2ae4d8 <verbose@@Base+0x29b4cc>
    10b4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    10b8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    10bc:	blmi	26f670 <verbose@@Base+0x25c664>
    10c0:	ldrdlt	r5, [r3, -r3]!
    10c4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    10c8:			; <UNDEFINED> instruction: 0xf7ff6818
    10cc:			; <UNDEFINED> instruction: 0xf7ffec62
    10d0:	blmi	1c0fd4 <verbose@@Base+0x1adfc8>
    10d4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    10d8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    10dc:	andeq	r1, r1, lr, asr #30
    10e0:	andeq	r1, r1, ip, ror lr
    10e4:	muleq	r0, r8, r0
    10e8:	andeq	r1, r1, sl, lsr pc
    10ec:	andeq	r1, r1, lr, lsr #30
    10f0:	svclt	0x0000e7c4
    10f4:	ldmdbmi	r1, {r0, r1, r2, r3, sl, ip, sp, pc}
    10f8:	strlt	r4, [r0, #-2577]	; 0xfffff5ef
    10fc:	addlt	r4, r3, r9, ror r4
    1100:	vstrge	d4, [r4, #-64]	; 0xffffffc0
    1104:	ldcmi	8, cr5, [r0], {138}	; 0x8a
    1108:			; <UNDEFINED> instruction: 0xf855447b
    110c:	ldmdavs	r2, {r2, r8, r9, fp, sp, lr}
    1110:			; <UNDEFINED> instruction: 0xf04f9201
    1114:	stmdami	sp, {r9}
    1118:	tstcs	r1, sp, lsl #4
    111c:	ldrbtmi	r9, [r8], #-1280	; 0xfffffb00
    1120:	stmdavs	r3!, {r2, r3, r4, r8, fp, ip, lr}
    1124:	stcl	7, cr15, [sl], #-1020	; 0xfffffc04
    1128:	blls	1b1b0 <verbose@@Base+0x81a4>
    112c:	tstcs	r1, r2, lsr r6
    1130:	ldcl	7, cr15, [ip], #-1020	; 0xfffffc04
    1134:			; <UNDEFINED> instruction: 0xf7ff2001
    1138:	svclt	0x0000ec98
    113c:	andeq	r1, r1, r8, lsr lr
    1140:	andeq	r0, r0, r0, lsr #1
    1144:	andeq	r1, r1, ip, lsr #28
    1148:	andeq	r0, r0, r8, lsr #1
    114c:	andeq	r0, r0, lr, lsl sl
    1150:	ldmdbmi	r1, {r0, r1, r2, r3, sl, ip, sp, pc}
    1154:	strlt	r4, [r0, #-2577]	; 0xfffff5ef
    1158:	addlt	r4, r3, r9, ror r4
    115c:	vstrge	d4, [r4, #-64]	; 0xffffffc0
    1160:	ldcmi	8, cr5, [r0], {138}	; 0x8a
    1164:			; <UNDEFINED> instruction: 0xf855447b
    1168:	ldmdavs	r2, {r2, r8, r9, fp, sp, lr}
    116c:			; <UNDEFINED> instruction: 0xf04f9201
    1170:	stmdami	sp, {r9}
    1174:	tstcs	r1, sp, lsl #4
    1178:	ldrbtmi	r9, [r8], #-1280	; 0xfffffb00
    117c:	stmdavs	r3!, {r2, r3, r4, r8, fp, ip, lr}
    1180:	ldc	7, cr15, [ip], #-1020	; 0xfffffc04
    1184:	blls	1b20c <verbose@@Base+0x8200>
    1188:	tstcs	r1, r2, lsr r6
    118c:	mcrr	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    1190:			; <UNDEFINED> instruction: 0xf7ff2001
    1194:	svclt	0x0000ec6a
    1198:	ldrdeq	r1, [r1], -ip
    119c:	andeq	r0, r0, r0, lsr #1
    11a0:	ldrdeq	r1, [r1], -r0
    11a4:	andeq	r0, r0, r8, lsr #1
    11a8:	andeq	r0, r0, r2, asr #19
    11ac:	addlt	fp, r3, r0, lsr r5
    11b0:			; <UNDEFINED> instruction: 0xf7ff4605
    11b4:	mcrrne	12, 6, lr, r2, cr0
    11b8:	ldrmi	r9, [r0], -r1, lsl #4
    11bc:	stc	7, cr15, [r4], #-1020	; 0xfffffc04
    11c0:	andls	r9, r0, r1, lsl #20
    11c4:			; <UNDEFINED> instruction: 0x4629b130
    11c8:			; <UNDEFINED> instruction: 0xf7ff4604
    11cc:	strtmi	lr, [r0], -r0, lsl #24
    11d0:	ldclt	0, cr11, [r0, #-12]!
    11d4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    11d8:			; <UNDEFINED> instruction: 0xffbaf7ff
    11dc:	andeq	r0, r0, r2, asr #20
    11e0:	ldrbmi	lr, [r0, sp, lsr #18]!
    11e4:	bmi	892a40 <verbose@@Base+0x87fa34>
    11e8:	blmi	8ad400 <verbose@@Base+0x89a3f4>
    11ec:	ldrbtmi	r4, [sl], #-1542	; 0xfffff9fa
    11f0:	strmi	r6, [pc], -r4, lsl #16
    11f4:	ssatmi	r5, #2, r3, asr #17
    11f8:	movwls	r6, #14363	; 0x381b
    11fc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1200:			; <UNDEFINED> instruction: 0x4620b11c
    1204:	ldc	7, cr15, [r6], #-1020	; 0xfffffc04
    1208:	smlabbcs	r0, r1, r6, r4
    120c:	mvnscc	pc, #79	; 0x4f
    1210:	andcs	r4, r1, #8, 12	; 0x800000
    1214:	strvc	lr, [r0, #-2509]	; 0xfffff633
    1218:			; <UNDEFINED> instruction: 0xf7ff9502
    121c:			; <UNDEFINED> instruction: 0xf100ebd2
    1220:	strtmi	r0, [r0], -r1, lsl #16
    1224:	beq	23be50 <verbose@@Base+0x228e44>
    1228:			; <UNDEFINED> instruction: 0xf7ff4651
    122c:	strmi	lr, [r4], -r2, ror #23
    1230:			; <UNDEFINED> instruction: 0xf04fb1b8
    1234:	andcs	r3, r1, #-67108861	; 0xfc000003
    1238:	strbmi	r4, [r8], #-1601	; 0xfffff9bf
    123c:	strls	r9, [r0, -r1, lsl #10]
    1240:	bl	fefbf244 <verbose@@Base+0xfefac238>
    1244:	eorsvs	r4, r4, r0, lsr #12
    1248:	ldc	7, cr15, [r4], {255}	; 0xff
    124c:	blmi	253a7c <verbose@@Base+0x240a70>
    1250:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1254:	blls	db2c4 <verbose@@Base+0xc82b8>
    1258:	qaddle	r4, sl, r7
    125c:	pop	{r2, ip, sp, pc}
    1260:	stmdami	r6, {r4, r5, r6, r7, r8, r9, sl, pc}
    1264:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    1268:			; <UNDEFINED> instruction: 0xff72f7ff
    126c:	bl	feebf270 <verbose@@Base+0xfeeac264>
    1270:	andeq	r1, r1, r6, asr #26
    1274:	andeq	r0, r0, r0, lsr #1
    1278:	andeq	r1, r1, r4, ror #25
    127c:	strdeq	r0, [r0], -sl
    1280:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    1284:	addlt	fp, r2, r0, lsl #10
    1288:	bge	d3ec8 <verbose@@Base+0xc0ebc>
    128c:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    1290:	blne	13f3e0 <verbose@@Base+0x12c3d4>
    1294:	movwls	r6, #6171	; 0x181b
    1298:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    129c:			; <UNDEFINED> instruction: 0xf7ff9200
    12a0:	bmi	281124 <verbose@@Base+0x26e118>
    12a4:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    12a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    12ac:	subsmi	r9, sl, r1, lsl #22
    12b0:	andlt	sp, r2, r4, lsl #2
    12b4:	bl	13f430 <verbose@@Base+0x12c424>
    12b8:	ldrbmi	fp, [r0, -r3]!
    12bc:	bl	fe4bf2c0 <verbose@@Base+0xfe4ac2b4>
    12c0:	andeq	r1, r1, r8, lsr #25
    12c4:	andeq	r0, r0, r0, lsr #1
    12c8:	andeq	r1, r1, lr, lsl #25
    12cc:	ldrdgt	pc, [r4], #-143	; 0xffffff71
    12d0:	ldrbtmi	fp, [ip], #1038	; 0x40e
    12d4:	addlt	fp, r3, r0, lsl r5
    12d8:	bge	15431c <verbose@@Base+0x141310>
    12dc:	blne	13f42c <verbose@@Base+0x12c420>
    12e0:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
    12e4:	strls	r6, [r1], #-2084	; 0xfffff7dc
    12e8:	streq	pc, [r0], #-79	; 0xffffffb1
    12ec:	andvs	r2, r4, r0, lsl #8
    12f0:			; <UNDEFINED> instruction: 0xf7ff9200
    12f4:	bmi	2810d0 <verbose@@Base+0x26e0c4>
    12f8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    12fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1300:	subsmi	r9, sl, r1, lsl #22
    1304:	andlt	sp, r3, r4, lsl #2
    1308:			; <UNDEFINED> instruction: 0x4010e8bd
    130c:	ldrbmi	fp, [r0, -r3]!
    1310:	bl	1a3f314 <verbose@@Base+0x1a2c308>
    1314:	andeq	r1, r1, r2, ror #24
    1318:	andeq	r0, r0, r0, lsr #1
    131c:	andeq	r1, r1, sl, lsr ip
    1320:	mvnsmi	lr, sp, lsr #18
    1324:	strmi	r4, [r0], lr, lsl #12
    1328:	bl	fe93f32c <verbose@@Base+0xfe92c320>
    132c:	ldrtmi	r4, [r0], -r4, lsl #12
    1330:	bl	fe83f334 <verbose@@Base+0xfe82c328>
    1334:	strmi	r1, [r7], -r3, lsr #16
    1338:			; <UNDEFINED> instruction: 0xb12c1c98
    133c:	andeq	lr, r4, #8, 22	; 0x2000
    1340:	stccs	8, cr15, [r1], {18}
    1344:	andsle	r2, r6, pc, lsr #20
    1348:	bl	17bf34c <verbose@@Base+0x17ac340>
    134c:	cmnlt	r0, r5, lsl #12
    1350:	strbmi	r4, [r1], -r2, lsr #12
    1354:	bl	ebf358 <verbose@@Base+0xeac34c>
    1358:	strpl	r2, [fp, #-815]!	; 0xfffffcd1
    135c:	cfldrdne	mvd3, [sl], #-4
    1360:	ldrtmi	r1, [r1], -r8, lsr #18
    1364:	bl	cbf368 <verbose@@Base+0xcac35c>
    1368:	pop	{r3, r5, r9, sl, lr}
    136c:	stmdami	r7, {r4, r5, r6, r7, r8, pc}
    1370:			; <UNDEFINED> instruction: 0xf7ff4478
    1374:	mrrcne	14, 14, pc, r8, cr13	; <UNPREDICTABLE>
    1378:	bl	11bf37c <verbose@@Base+0x11ac370>
    137c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1380:			; <UNDEFINED> instruction: 0x4641d0f5
    1384:			; <UNDEFINED> instruction: 0xf7ff4622
    1388:	strb	lr, [r8, r2, lsr #22]!
    138c:	andeq	r0, r0, r8, lsr #17
    1390:	push	{r0, r5, r6, r8, r9, ip, sp, pc}
    1394:	bl	11b5c <_IO_stdin_used@@Base+0x10020>
    1398:	strmi	r0, [r6], -r1, lsl #16
    139c:	stccc	8, cr15, [r1], {24}
    13a0:	strbmi	fp, [r0, #-2827]	; 0xfffff4f5
    13a4:			; <UNDEFINED> instruction: 0x4634d21c
    13a8:			; <UNDEFINED> instruction: 0xf8144627
    13ac:	cmplt	sp, r1, lsl #22
    13b0:	bl	153f3b4 <verbose@@Base+0x152c3a8>
    13b4:			; <UNDEFINED> instruction: 0xf8336803
    13b8:			; <UNDEFINED> instruction: 0xf4133015
    13bc:	andsle	r4, r2, r0, lsl #7
    13c0:	ldmle	r1!, {r5, r7, r8, sl, lr}^
    13c4:			; <UNDEFINED> instruction: 0x4627787d
    13c8:	blx	fed882c8 <verbose@@Base+0xfed752bc>
    13cc:	ldmdbeq	r6!, {r1, r2, r7, r9, sl, ip, sp, lr, pc}^
    13d0:	svclt	0x000c2d00
    13d4:	strcs	r4, [r1, #-1589]	; 0xfffff9cb
    13d8:			; <UNDEFINED> instruction: 0x1c7eb92d
    13dc:	stmiale	r2!, {r4, r5, r7, r8, sl, lr}^
    13e0:	pop	{r0, sp}
    13e4:	strdcs	r8, [r0], -r0
    13e8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    13ec:	ldrbmi	r4, [r0, -r8, lsl #12]!
    13f0:	blmi	1193d0c <verbose@@Base+0x1180d00>
    13f4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    13f8:	stmdavs	sp, {r0, r2, r7, ip, sp, pc}
    13fc:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    1400:			; <UNDEFINED> instruction: 0x1c6e1941
    1404:	movwls	r6, #14363	; 0x381b
    1408:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    140c:			; <UNDEFINED> instruction: 0xf1a35d43
    1410:	bcs	1201cd8 <verbose@@Base+0x11eeccc>
    1414:	ldm	pc, {r0, r1, r2, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    1418:	eorscc	pc, r2, #2
    141c:	eorscc	r3, r2, #536870915	; 0x20000003
    1420:			; <UNDEFINED> instruction: 0x26263232
    1424:	strtcs	r2, [r6], -r6, lsr #12
    1428:	strtcs	r2, [r6], -r6, lsr #12
    142c:	strtcs	r2, [r6], -r6, lsr #12
    1430:	strtcs	r2, [r6], -r6, lsr #12
    1434:	strtcs	r2, [r6], -r6, lsr #12
    1438:	strtcs	r2, [r6], -r6, lsr #12
    143c:	strtcs	r2, [r6], -r6, lsr #12
    1440:	strtcs	r2, [r6], -r6, lsr #12
    1444:	strtcs	r2, [r6], -r6, lsr #12
    1448:	strcs	r2, [r6, #-1574]!	; 0xfffff9da
    144c:			; <UNDEFINED> instruction: 0x26262672
    1450:	strtcs	r2, [r6], -pc, asr #12
    1454:	strtcs	r2, [r6], -r6, lsr #12
    1458:			; <UNDEFINED> instruction: 0x26262651
    145c:			; <UNDEFINED> instruction: 0x26552653
    1460:	subseq	r2, r9, r7, asr r6
    1464:	stmdbmi	sl!, {r0, r1, r2, r8, r9, sp}
    1468:	ldrbtmi	r4, [r9], #-2600	; 0xfffff5d8
    146c:	stmpl	sl, {r1, r2, r5, sp, lr}
    1470:	bls	db4bc <verbose@@Base+0xc84b0>
    1474:	qdaddle	r4, r1, r4
    1478:	andlt	r4, r5, r8, lsl r6
    147c:	svcge	0x0002bdf0
    1480:	movwcs	r2, #515	; 0x203
    1484:	andcc	pc, fp, sp, lsl #17
    1488:			; <UNDEFINED> instruction: 0xf7ff4638
    148c:	stmdbge	r1, {r5, r8, r9, fp, sp, lr, pc}
    1490:	andcs	r4, r8, #56, 12	; 0x3800000
    1494:	b	fe0bf498 <verbose@@Base+0xfe0ac48c>
    1498:	adcsmi	r9, lr, #1, 28
    149c:	blne	ffdb12ac <verbose@@Base+0xffd9e2a0>
    14a0:	sbclt	r1, r3, #1933312	; 0x1d8000
    14a4:	blmi	6f7828 <verbose@@Base+0x6e481c>
    14a8:	ldmdbmi	fp, {r1, r3, r4, r7, r9, sp}
    14ac:	ldrbtmi	r4, [fp], #-2075	; 0xfffff7e5
    14b0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    14b4:	bl	bbf4b8 <verbose@@Base+0xbac4ac>
    14b8:	ldrb	r2, [r4, ip, lsl #6]
    14bc:	ldrb	r2, [r2, sl, lsl #6]
    14c0:	ldrb	r2, [r0, sp, lsl #6]
    14c4:	strb	r2, [lr, r9, lsl #6]
    14c8:	strb	r2, [ip, fp, lsl #6]
    14cc:	stmibne	r1, {r1, r8, sl, fp, sp, pc}
    14d0:	movwcs	r2, #514	; 0x202
    14d4:			; <UNDEFINED> instruction: 0xf88d4628
    14d8:			; <UNDEFINED> instruction: 0xf7ff300a
    14dc:	andscs	lr, r0, #248, 20	; 0xf8000
    14e0:	strtmi	sl, [r8], -r1, lsl #18
    14e4:	b	16bf4e8 <verbose@@Base+0x16ac4dc>
    14e8:	adcmi	r9, sl, #4096	; 0x1000
    14ec:	blne	14b12fc <verbose@@Base+0x149e2f0>
    14f0:	sbclt	r1, r3, #11927552	; 0xb60000
    14f4:	stmdami	sl, {r0, r1, r2, r4, r5, r7, fp, ip, lr, pc}
    14f8:			; <UNDEFINED> instruction: 0xf7ff4478
    14fc:	movwcs	pc, #36393	; 0x8e29	; <UNPREDICTABLE>
    1500:			; <UNDEFINED> instruction: 0xf7ffe7b1
    1504:	svclt	0x0000ea70
    1508:	andeq	r1, r1, r0, asr #22
    150c:	andeq	r0, r0, r0, lsr #1
    1510:	andeq	r1, r1, sl, asr #21
    1514:	andeq	r0, r0, sl, ror #21
    1518:	muleq	r0, r8, r9
    151c:	muleq	r0, lr, r9
    1520:	andeq	r0, r0, r4, ror #18
    1524:	mvnsmi	lr, #737280	; 0xb4000
    1528:	andvs	r2, fp, r0, lsl #6
    152c:	stmdavc	r3, {r3, r7, r9, sl, lr}
    1530:	blcs	b52f7c <verbose@@Base+0xb3ff70>
    1534:	stmdavc	r7, {r0, r1, r5, r8, ip, lr, pc}^
    1538:			; <UNDEFINED> instruction: 0xf44fbb0f
    153c:	strcs	r6, [r0], #-128	; 0xffffff80
    1540:	b	18bf544 <verbose@@Base+0x18ac538>
    1544:	strvs	pc, [r0, #1103]	; 0x44f
    1548:	stmdacs	r0, {r1, r2, r9, sl, lr}
    154c:	blne	ab5640 <verbose@@Base+0xaa2634>
    1550:			; <UNDEFINED> instruction: 0x46381931
    1554:	b	a3f558 <verbose@@Base+0xa2c54c>
    1558:	blle	6c8d6c <verbose@@Base+0x6b5d60>
    155c:	eorle	r4, fp, ip, lsl r4
    1560:	mvnsle	r4, r5, lsr #5
    1564:	ldrtmi	r0, [r0], -sp, rrx
    1568:			; <UNDEFINED> instruction: 0xf7ff4629
    156c:	strmi	lr, [r6], -r2, asr #20
    1570:	mvnle	r2, r0, lsl #16
    1574:			; <UNDEFINED> instruction: 0x46294816
    1578:			; <UNDEFINED> instruction: 0xf7ff4478
    157c:	smlattcs	r0, r9, sp, pc	; <UNPREDICTABLE>
    1580:	b	183f584 <verbose@@Base+0x182c578>
    1584:	ble	ff608da8 <verbose@@Base+0xff5f5d9c>
    1588:	b	fe33f58c <verbose@@Base+0xfe32c580>
    158c:	strtmi	r6, [r0], -r4, lsl #16
    1590:	mvnshi	lr, #12386304	; 0xbd0000
    1594:	b	fe1bf598 <verbose@@Base+0xfe1ac58c>
    1598:	ldrtmi	r6, [r8], -r4, lsl #16
    159c:	b	fed3f5a0 <verbose@@Base+0xfed2c594>
    15a0:	ldrtmi	fp, [r0], -ip, ror #2
    15a4:	b	1bf5a8 <verbose@@Base+0x1ac59c>
    15a8:	svceq	0x0000f1b9
    15ac:			; <UNDEFINED> instruction: 0xf8c9d001
    15b0:	strtmi	r5, [r0], -r0
    15b4:	mvnshi	lr, #12386304	; 0xbd0000
    15b8:			; <UNDEFINED> instruction: 0xf7ff4638
    15bc:	strcs	lr, [r0], #-2726	; 0xfffff55a
    15c0:	andvs	pc, r0, r8, asr #17
    15c4:	stmdami	r3, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    15c8:			; <UNDEFINED> instruction: 0xf7ff4478
    15cc:	svclt	0x0000fdc1
    15d0:	andeq	r0, r0, r8, ror #13
    15d4:	andeq	r0, r0, r0, asr r6
    15d8:	addlt	fp, r5, r0, lsr r5
    15dc:			; <UNDEFINED> instruction: 0x460a4c15
    15e0:	stmdbge	r2, {r0, r2, r4, r8, r9, fp, lr}
    15e4:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    15e8:	ldmdavs	fp, {r2, r9, sl, lr}
    15ec:			; <UNDEFINED> instruction: 0xf04f9303
    15f0:			; <UNDEFINED> instruction: 0xf7ff0300
    15f4:	blmi	481458 <verbose@@Base+0x46e44c>
    15f8:	ldmdblt	r0, {r0, r1, r3, r4, r5, r6, sl, lr}^
    15fc:	bmi	42760c <verbose@@Base+0x414600>
    1600:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    1604:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1608:	subsmi	r9, sl, r3, lsl #22
    160c:	andlt	sp, r5, r0, lsl r1
    1610:	bmi	330ad8 <verbose@@Base+0x31dacc>
    1614:	ldmdavs	sp, {r0, r1, r3, r4, r7, fp, ip, lr}
    1618:	b	bf61c <verbose@@Base+0xac610>
    161c:	strtmi	r4, [r3], -sl, lsl #20
    1620:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1624:	strtmi	r9, [r8], -r0
    1628:	b	18bf62c <verbose@@Base+0x18ac620>
    162c:	strb	r2, [r6, r0]!
    1630:	ldmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1634:	andeq	r1, r1, r0, asr r9
    1638:	andeq	r0, r0, r0, lsr #1
    163c:	andeq	r1, r1, ip, lsr r9
    1640:	andeq	r1, r1, r2, lsr r9
    1644:	andeq	r0, r0, r8, lsr #1
    1648:	andeq	r0, r0, r2, ror #16
    164c:	mvnsmi	lr, sp, lsr #18
    1650:	stmdavc	r3, {r0, r1, r2, r3, r9, sl, lr}
    1654:	andsle	r2, r4, sp, lsr #22
    1658:	sbcsvc	pc, fp, #1325400064	; 0x4f000000
    165c:	cmpcs	r1, r0, asr #4	; <UNPREDICTABLE>
    1660:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1664:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    1668:	ldmdavs	lr!, {r1, r2, r4, r5, r8, r9, fp, ip, lr, pc}^
    166c:			; <UNDEFINED> instruction: 0x2e00ba36
    1670:			; <UNDEFINED> instruction: 0xf1b8dc11
    1674:	andle	r0, r1, r1, lsl #30
    1678:	b	11bf67c <verbose@@Base+0x11ac670>
    167c:	ldmfd	sp!, {sp}
    1680:	stmdavc	r3, {r4, r5, r6, r7, r8, pc}^
    1684:	mvnle	r2, r0, lsl #22
    1688:	blt	d9b7c8 <verbose@@Base+0xd887bc>
    168c:	svclt	0x00c82e00
    1690:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1694:	strcs	sp, [r0, #-3570]	; 0xfffff20e
    1698:	adcsmi	lr, r5, #1
    169c:	blne	1cb7f04 <verbose@@Base+0x1ca4ef8>
    16a0:			; <UNDEFINED> instruction: 0x46401979
    16a4:	b	7bf6a8 <verbose@@Base+0x7ac69c>
    16a8:	strtmi	r1, [r5], #-3588	; 0xfffff1fc
    16ac:			; <UNDEFINED> instruction: 0xf7ffdaf5
    16b0:			; <UNDEFINED> instruction: 0xf1b8e9fa
    16b4:	stmdavs	r4, {r0, r8, r9, sl, fp}
    16b8:	streq	pc, [r0], #-452	; 0xfffffe3c
    16bc:	strbmi	sp, [r0], -r2
    16c0:	b	8bf6c4 <verbose@@Base+0x8ac6b8>
    16c4:	svclt	0x00b82c00
    16c8:	ble	ff5d2050 <verbose@@Base+0xff5bf044>
    16cc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    16d0:	svceq	0x0001f1b8
    16d4:	ubfx	sp, r2, #1, #19
    16d8:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16dc:	strb	r6, [lr, r0, lsl #16]
    16e0:	addlt	fp, r3, r0, lsr r5
    16e4:			; <UNDEFINED> instruction: 0xf7ff4604
    16e8:	stcmi	15, cr15, [ip, #-708]	; 0xfffffd3c
    16ec:			; <UNDEFINED> instruction: 0x4603447d
    16f0:			; <UNDEFINED> instruction: 0x4618b910
    16f4:	ldclt	0, cr11, [r0, #-12]!
    16f8:	stmiapl	fp!, {r0, r3, r8, r9, fp, lr}^
    16fc:			; <UNDEFINED> instruction: 0xf7ff681d
    1700:	bmi	23bd48 <verbose@@Base+0x228d3c>
    1704:	tstcs	r1, r3, lsr #12
    1708:	andls	r4, r0, sl, ror r4
    170c:			; <UNDEFINED> instruction: 0xf7ff4628
    1710:			; <UNDEFINED> instruction: 0xf04fe9f0
    1714:			; <UNDEFINED> instruction: 0x461833ff
    1718:	ldclt	0, cr11, [r0, #-12]!
    171c:	andeq	r1, r1, r8, asr #16
    1720:	andeq	r0, r0, r8, lsr #1
    1724:	andeq	r0, r0, r0, lsr #15
    1728:	blcs	1f73c <verbose@@Base+0xc730>
    172c:	push	{r0, r2, r6, ip, lr, pc}
    1730:			; <UNDEFINED> instruction: 0xf04f41f0
    1734:			; <UNDEFINED> instruction: 0x601333ff
    1738:	stmdavc	r4, {r0, r2, r9, sl, lr}
    173c:	stmdami	r0!, {r0, r1, r2, r3, r9, sl, lr}
    1740:	ldrbtmi	r4, [r8], #-1558	; 0xfffff9ea
    1744:	strtmi	r4, [r0], r1, lsr #12
    1748:	stmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    174c:	stmdavc	fp!, {r7, r8, r9, ip, sp, pc}^
    1750:	mlale	r4, ip, r2, r4
    1754:	ldrmi	r3, [ip], -r1, lsl #10
    1758:	ldmdami	sl, {r2, r5, r6, r8, r9, ip, sp, pc}
    175c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    1760:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1764:	ldclcs	3, cr11, [r3], #-192	; 0xffffff40
    1768:			; <UNDEFINED> instruction: 0xf1b8d011
    176c:	svclt	0x00080f62
    1770:	andle	r2, sl, r1, lsl #6
    1774:	svceq	0x0068f1b8
    1778:	movwcs	fp, #12040	; 0x2f08
    177c:			; <UNDEFINED> instruction: 0xf1b8d005
    1780:	svclt	0x000c0f6c
    1784:			; <UNDEFINED> instruction: 0xf04f2304
    1788:	ldrshtvs	r3, [r3], -pc
    178c:	eorsvs	r7, ip, ip, lsr #16
    1790:	stmdacc	r0, {r3, r5, r6, fp, ip, sp, lr}
    1794:	andcs	fp, r1, r8, lsl pc
    1798:	pop	{r6, r9, lr}
    179c:	stfned	f0, [fp], #960	; 0x3c0
    17a0:	svceq	0x0068f1b8
    17a4:	svclt	0x000878ac
    17a8:	stmdaeq	r2!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    17ac:	bfi	r4, sp, #12, #8
    17b0:	ldrb	r4, [r1, r0, lsl #13]
    17b4:	rscscc	pc, pc, pc, asr #32
    17b8:			; <UNDEFINED> instruction: 0xf04fe7ef
    17bc:			; <UNDEFINED> instruction: 0x477030ff
    17c0:	andeq	r0, r0, sl, lsl #15
    17c4:	andeq	r0, r0, r6, ror r7
    17c8:	ldrbmi	fp, [r0, -r1, lsl #18]!
    17cc:	ldrbmi	lr, [r0, sp, lsr #18]!
    17d0:	strmi	r4, [pc], -r4, lsl #12
    17d4:	ldc2l	7, cr15, [ip, #1020]	; 0x3fc
    17d8:	cmnle	r2, r0, lsl #16
    17dc:	streq	pc, [r3, #-23]	; 0xffffffe9
    17e0:	ldmdbmi	lr!, {r3, r4, r5, r8, ip, lr, pc}
    17e4:	strdcs	r1, [r1], -lr
    17e8:			; <UNDEFINED> instruction: 0x0627ea16
    17ec:	shasxmi	fp, lr, r8
    17f0:			; <UNDEFINED> instruction: 0xf7ff4479
    17f4:	svccs	0x0003e972
    17f8:	strteq	lr, [r6], pc, asr #20
    17fc:			; <UNDEFINED> instruction: 0xf8dfdd25
    1800:	stccc	0, cr8, [r4], {224}	; 0xe0
    1804:	ldrsbls	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    1808:			; <UNDEFINED> instruction: 0xf8df1e77
    180c:	ldrbtmi	sl, [r8], #220	; 0xdc
    1810:	ldrbtmi	r4, [sl], #1273	; 0x4f9
    1814:	svcne	0x0004f854
    1818:			; <UNDEFINED> instruction: 0xf10542bd
    181c:	vabal.u8	q8, d1, d1
    1820:	vaddl.u8	q9, d1, d7
    1824:	b	13d4848 <verbose@@Base+0x13c183c>
    1828:	svclt	0x00b86211
    182c:	b	1093140 <verbose@@Base+0x1080134>
    1830:	svclt	0x00a86201
    1834:	b	1093168 <verbose@@Base+0x108015c>
    1838:	ldrbmi	r4, [r1], -r0, lsl #4
    183c:	andcs	lr, ip, #270336	; 0x42000
    1840:			; <UNDEFINED> instruction: 0xf7ff2001
    1844:	adcmi	lr, lr, #1212416	; 0x128000
    1848:	pop	{r2, r5, r6, r7, sl, fp, ip, lr, pc}
    184c:	ldrshtcs	r4, [lr], -r0
    1850:	ldmdblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1854:	andcs	r4, r1, r5, lsr #18
    1858:			; <UNDEFINED> instruction: 0xf7ff4479
    185c:	svccs	0x0000e93e
    1860:			; <UNDEFINED> instruction: 0xf8dfdd1a
    1864:	cdpne	0, 7, cr8, cr14, cr12, {4}
    1868:	strtmi	r4, [r7], #-3362	; 0xfffff2de
    186c:	ldrdge	pc, [r8], pc	; <UNPREDICTABLE>
    1870:	ldrbtmi	r4, [sp], #-1272	; 0xfffffb08
    1874:	ldrbtmi	r4, [sl], #1697	; 0x6a1
    1878:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    187c:	andcs	r4, r1, r1, asr r6
    1880:			; <UNDEFINED> instruction: 0xf813464b
    1884:	blne	6ccc90 <verbose@@Base+0x6b9c84>
    1888:	svclt	0x00ac42b3
    188c:	strtmi	r4, [fp], -r3, asr #12
    1890:	stmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1894:	strhle	r4, [pc, #89]	; 18f5 <__assert_fail@plt+0xde1>
    1898:			; <UNDEFINED> instruction: 0x47f0e8bd
    189c:			; <UNDEFINED> instruction: 0xf7ff205d
    18a0:	ldmdbmi	r6, {r0, r2, r3, r8, fp, ip, sp, pc}
    18a4:	ldcmi	0, cr2, [r6, #-4]
    18a8:	ldrbtmi	r4, [r9], #-1063	; 0xfffffbd9
    18ac:			; <UNDEFINED> instruction: 0xf7ff4e15
    18b0:	ldrbtmi	lr, [sp], #-2324	; 0xfffff6ec
    18b4:			; <UNDEFINED> instruction: 0x4622447e
    18b8:	andcs	r4, r1, r9, lsr #12
    18bc:	stmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    18c0:			; <UNDEFINED> instruction: 0xf7ff4620
    18c4:	ldrdcc	lr, [r1], -r8
    18c8:	adcsmi	r4, ip, #4, 8	; 0x4000000
    18cc:	pop	{r0, r8, r9, ip, lr, pc}
    18d0:			; <UNDEFINED> instruction: 0x463187f0
    18d4:			; <UNDEFINED> instruction: 0xf7ff2001
    18d8:	strb	lr, [ip, r0, lsl #18]!
    18dc:	strdeq	r0, [r0], -ip
    18e0:	andeq	r0, r0, sl, lsr r3
    18e4:	andeq	r0, r0, r8, lsl r4
    18e8:	andeq	r0, r0, r2, ror #13
    18ec:	andeq	r0, r0, r8, lsr #13
    18f0:			; <UNDEFINED> instruction: 0x000003b8
    18f4:	ldrdeq	r0, [r0], -r6
    18f8:	muleq	r0, r2, r6
    18fc:	andeq	r0, r0, r2, lsr r6
    1900:	andeq	r0, r0, lr, lsr #12
    1904:	andeq	r0, r0, r4, lsr r6
    1908:	andcs	r4, r1, r5, lsl #20
    190c:	ldrbtmi	r4, [sl], #-2309	; 0xfffff6fb
    1910:	strlt	r4, [r8, #-1145]	; 0xfffffb87
    1914:	stmia	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1918:			; <UNDEFINED> instruction: 0xf7ff2000
    191c:	svclt	0x0000e8a6
    1920:	andeq	r0, r0, r2, lsl #12
    1924:	andeq	r0, r0, ip, lsl #12
    1928:	stmmi	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    192c:	bmi	1753190 <verbose@@Base+0x1740184>
    1930:	blmi	17531a8 <verbose@@Base+0x174019c>
    1934:	ldrbtmi	fp, [sl], #-139	; 0xffffff75
    1938:	ldmdbmi	ip, {r0, r3, r7, r9, sl, lr}^
    193c:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    1940:	ldmdavs	fp, {r1, r2, r3, r8, sl, fp, ip, pc}
    1944:			; <UNDEFINED> instruction: 0xf04f9309
    1948:	andls	r0, r5, r0, lsl #6
    194c:			; <UNDEFINED> instruction: 0xf0002800
    1950:	bmi	15e1b90 <verbose@@Base+0x15ceb84>
    1954:	ldrbtmi	r4, [sl], #-2903	; 0xfffff4a9
    1958:	ldm	r2, {r0, r1, r3, r6, r7, fp, ip, lr}
    195c:	ldmdavs	lr, {r0, r1}
    1960:	stmdage	r7, {r0, r1, r2, ip, pc}
    1964:	eorne	pc, r0, sp, lsr #17
    1968:	stm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    196c:	tstcs	r1, r2, asr sl
    1970:	strls	r4, [r0, -fp, asr #12]
    1974:	sxtab16mi	r4, r0, sl, ror #8
    1978:	strmi	r4, [r8], #1584	; 0x630
    197c:	ldm	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1980:	stmdacs	r0, {r5, fp, sp, lr}
    1984:	strtmi	sp, [r1], r9, rrx
    1988:			; <UNDEFINED> instruction: 0xf7ff2700
    198c:			; <UNDEFINED> instruction: 0xf8d9e874
    1990:	bcs	499a8 <verbose@@Base+0x3699c>
    1994:	movweq	pc, #4352	; 0x1100	; <UNPREDICTABLE>
    1998:	svceq	0x0010f859
    199c:	strbmi	fp, [r3], #-3848	; 0xfffff0f8
    19a0:	svclt	0x00b8429f
    19a4:	stmdacs	r0, {r0, r1, r2, r3, r4, r9, sl, lr}
    19a8:			; <UNDEFINED> instruction: 0xf8dfd1ef
    19ac:	ldrcc	fp, [r0], #-272	; 0xfffffef0
    19b0:	ldrdge	pc, [ip, -pc]
    19b4:			; <UNDEFINED> instruction: 0xf8df3d04
    19b8:	ldrbtmi	r9, [fp], #268	; 0x10c
    19bc:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    19c0:			; <UNDEFINED> instruction: 0x4633e01a
    19c4:	tstcs	r1, r6, lsl #4
    19c8:			; <UNDEFINED> instruction: 0xf7ff4650
    19cc:	ldmdb	r4, {r3, r4, fp, sp, lr, pc}^
    19d0:	bllt	28e1e8 <verbose@@Base+0x27b1dc>
    19d4:	tstcs	r1, ip, lsr sl
    19d8:	ldrtmi	r9, [r0], -r0, lsl #6
    19dc:			; <UNDEFINED> instruction: 0x463b447a
    19e0:	stm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19e4:	tstcs	r1, r9, lsr sl
    19e8:	ldrtmi	r6, [r0], -fp, lsr #16
    19ec:			; <UNDEFINED> instruction: 0xf7ff447a
    19f0:			; <UNDEFINED> instruction: 0xf854e880
    19f4:	cmnlt	r3, #16, 22	; 0x4000
    19f8:	svccc	0x0004f855
    19fc:			; <UNDEFINED> instruction: 0xf854b303
    1a00:	blcs	1f90a18 <verbose@@Base+0x1f7da0c>
    1a04:			; <UNDEFINED> instruction: 0x465adcdd
    1a08:	ldrtmi	r2, [r0], -r1, lsl #2
    1a0c:	ldmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a10:	andcc	lr, r4, #84, 18	; 0x150000
    1a14:	sbcsle	r2, sp, r0, lsl #20
    1a18:	movwls	r4, #17944	; 0x4618
    1a1c:	stmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a20:	bl	fe9d3ed4 <verbose@@Base+0xfe9c0ec8>
    1a24:	blls	10224c <verbose@@Base+0xef240>
    1a28:	bne	492c14 <verbose@@Base+0x47fc08>
    1a2c:	stmib	sp, {r4, r5, r9, sl, lr}^
    1a30:	stmdbge	r7, {r0, r8, sp}
    1a34:	tstls	r0, sl, asr #12
    1a38:			; <UNDEFINED> instruction: 0xf7ff2101
    1a3c:			; <UNDEFINED> instruction: 0xe7d1e85a
    1a40:	vqdmulh.s<illegal width 8>	d20, d0, d20
    1a44:	stmdbmi	r4!, {r0, r1, r3, r4, r5, r7, r9, ip}
    1a48:	ldrbtmi	r4, [fp], #-2084	; 0xfffff7dc
    1a4c:	tstcc	r0, #2030043136	; 0x79000000
    1a50:			; <UNDEFINED> instruction: 0xf7ff4478
    1a54:	blls	17bbdc <verbose@@Base+0x168bd0>
    1a58:	bmi	86e68c <verbose@@Base+0x85b680>
    1a5c:	blls	153324 <verbose@@Base+0x140318>
    1a60:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1a64:	stmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a68:			; <UNDEFINED> instruction: 0xf7fe2001
    1a6c:	mrcmi	15, 0, lr, cr13, cr14, {7}
    1a70:	ldmdami	sp, {r0, r1, r3, r6, r9, sl, lr}
    1a74:	stmdaeq	r6, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1a78:	stmibpl	lr, {r2, r3, r4, r9, fp, lr}
    1a7c:	smlsdxls	r0, r8, r4, r4
    1a80:	ldmib	r0, {r1, r3, r4, r5, r6, sl, lr}^
    1a84:	ldmdavs	r6!, {r8}
    1a88:			; <UNDEFINED> instruction: 0xf8ad9007
    1a8c:	ldrtmi	r1, [r0], -r0, lsr #32
    1a90:			; <UNDEFINED> instruction: 0xf7ff2101
    1a94:	stmdavs	r0!, {r1, r2, r3, r5, fp, sp, lr, pc}
    1a98:			; <UNDEFINED> instruction: 0xf47f2800
    1a9c:	andcs	sl, r0, r4, ror pc
    1aa0:	svc	0x00e2f7fe
    1aa4:	strdeq	r1, [r1], -lr
    1aa8:	andeq	r0, r0, r0, lsr #1
    1aac:	strdeq	r1, [r1], -r6
    1ab0:	andeq	r0, r0, sl, lsr r6
    1ab4:	andeq	r0, r0, r8, lsr #1
    1ab8:			; <UNDEFINED> instruction: 0x000005b8
    1abc:	andeq	r0, r0, lr, lsr #11
    1ac0:	andeq	r0, r0, r4, lsr #11
    1ac4:			; <UNDEFINED> instruction: 0x000005ba
    1ac8:	muleq	r0, r4, r5
    1acc:	andeq	r0, r0, r0, lsr #11
    1ad0:	andeq	r0, r0, r0, lsl #4
    1ad4:	andeq	r0, r0, lr, asr #10
    1ad8:	strdeq	r0, [r0], -ip
    1adc:	strdeq	r0, [r0], -r8
    1ae0:	andeq	r0, r0, r2, lsr #10
    1ae4:	strheq	r0, [r0], -r4
    1ae8:	andeq	r0, r0, r4, lsl r5
    1aec:	andeq	r0, r0, ip, lsr #9
    1af0:	mvnsmi	lr, #737280	; 0xb4000
    1af4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1af8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1afc:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1b00:	svc	0x0030f7fe
    1b04:	blne	1d92d00 <verbose@@Base+0x1d7fcf4>
    1b08:	strhle	r1, [sl], -r6
    1b0c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1b10:	svccc	0x0004f855
    1b14:	strbmi	r3, [sl], -r1, lsl #8
    1b18:	ldrtmi	r4, [r8], -r1, asr #12
    1b1c:	adcmi	r4, r6, #152, 14	; 0x2600000
    1b20:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1b24:	svclt	0x000083f8
    1b28:			; <UNDEFINED> instruction: 0x000112b2
    1b2c:	andeq	r1, r1, r8, lsr #5
    1b30:	svclt	0x00004770

Disassembly of section .fini:

00001b34 <.fini>:
    1b34:	push	{r3, lr}
    1b38:	pop	{r3, pc}
