library ieee;

use ieee.std_logic_1164.all;

use ieee.numeric_std.all;

entity ram1_1 is

port(

clk  : in  std_logic;

we   : in  std_logic;

addr : in  unsigned(8 downto 0);

di   : in  unsigned(71 downto 0);

do   : out unsigned(71 downto 0)

);

end ram1_1;

architecture syn of ram1_1 is

type ram_type is array (511 downto 0) of unsigned(71 downto 0);

signal RAM : ram_type := ("000001001010011110000010110110110101000000100110011100000001001101001001",
"000011001001101000000001101111100110000010110101110110000011000110010100",
"000000101011101100111111110010000100000000000001101011000000000111010000",
"000001011110010010111111100011101000111110001010110101000001101000110101",
"111111100111110001000010010110111101000000000101010101000000010111010110",
"000010101001001111000011110111010000000000010010011000111110111111000100",
"000001111110000011000010110000011100000001010110100001000001111000011101",
"111111100111001111111111001111100011111111100000000110111111000100010000",
"000000101011000110000011010000010110000011001001000000000001101100110111",
"000001001011000010111111101000010001111100110001010010111101000000101100",
"111111111000100110111111001101100001000000001010111010000001111111011111",
"111111011100010010111110011010000111000000111010010000000000000100110010",
"000000011100011100000001000001101110000001101101111110111111100100101001",
"111110000111110001111111111011011101000001011010010101000000001110101100",
"111100110111101101111101001010111111111110110100100010111110101101000001",
"111110000110001110000001001100101001000010011001110010000000001111001010",
"111110110010110111000000110001000111000001101110101011111101110001011011",
"111101000101011101111111010101100111000000110111000001111110111000001000",
"111111110010100011000001110000101100000010100101010011000001001101011001",
"000001100011011000000010000111000100000010000100011111000001011101001101",
"111011101000110001111110101000100011000000000000110011000001001101011010",
"000000110110010011000010010110110100000000111110101100000010101101110111",
"111110100101001111111101010111010110111111001110110010111100001011111100",
"111111110110100100111110010101011101111111011001110101111111111101011110",
"000010100001110111000011010010010111111111100100000010111100101110010011",
"111110001111010100000001000100101100111111011111001010111111000111011011",
"000000001110111110111101101011100111111100101110001011111110111101000000",
"000000000111011100111111101111100100111110111111101010000000011111000000",
"111111001010011111111101100000110001111111111100110111000000010111100000",
"111111010100101000111110011010100101111110101011111111111111100110011000",
"111111111110010110111110011001010011111101010100101110111111000100011111",
"000001000011111001000000100100010101111110000010001101111100000100101110",others => (others=> '0'));


begin

process(clk)

begin

if rising_edge(clk) then

if we = '1' then

RAM(to_integer(unsigned(addr))) <= di;

end if;

do <= RAM(to_integer(unsigned(addr)));

end if;

end process;

end syn; 