
---------- Begin Simulation Statistics ----------
host_inst_rate                                 219006                       # Simulator instruction rate (inst/s)
host_mem_usage                                 323148                       # Number of bytes of host memory used
host_seconds                                    91.32                       # Real time elapsed on the host
host_tick_rate                              371949031                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.033967                       # Number of seconds simulated
sim_ticks                                 33967114500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5540751                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 35480.414193                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30350.243615                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5093182                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    15879933500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.080778                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               447569                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            123082                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9848259500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.058564                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          324487                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 64307.822791                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 62713.221103                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1254934                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   14101676613                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.148746                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              219284                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            78775                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8811771984                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.095311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         140509                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs         5500                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 51633.390508                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.783379                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           15718                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         5500                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    811573632                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7014969                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 44959.848892                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 40129.445165                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6348116                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     29981610113                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.095061                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                666853                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             201857                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  18660031484                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.066286                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           464996                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996655                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.001857                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.575202                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -1.901638                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7014969                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 44959.848892                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 40129.445165                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6348116                       # number of overall hits
system.cpu.dcache.overall_miss_latency    29981610113                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.095061                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               666853                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            201857                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  18660031484                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.066286                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          464996                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384506                       # number of replacements
system.cpu.dcache.sampled_refs                 385530                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.624392                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6470496                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501855125000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145166                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13308425                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14371.271813                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11417.118889                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13267051                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      594597000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003109                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41374                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1201                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    458648500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40172                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 330.247953                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13308425                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14371.271813                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11417.118889                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13267051                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       594597000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003109                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41374                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1201                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    458648500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40172                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435764                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.111252                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13308425                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14371.271813                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11417.118889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13267051                       # number of overall hits
system.cpu.icache.overall_miss_latency      594597000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003109                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41374                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1201                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    458648500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40172                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  39942                       # number of replacements
system.cpu.icache.sampled_refs                  40173                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.111252                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13267051                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 46009.464785                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      3956169839                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 85986                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    63991                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     61871.405861                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 46359.430543                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         6119                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3580622000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.904377                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      57872                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     203                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      2673502000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.901205                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 57669                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     361712                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       61301.643431                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  45679.840202                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         243362                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7255049500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.327194                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       118350                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       575                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5379897500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.325602                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  117774                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   81557                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    62727.233714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 47110.536189                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          5115845000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     81557                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     3842194000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                81557                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145166                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145166                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.675392                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      425703                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        61488.755660                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   45903.224979                       # average overall mshr miss latency
system.l2.demand_hits                          249481                       # number of demand (read+write) hits
system.l2.demand_miss_latency             10835671500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.413955                       # miss rate for demand accesses
system.l2.demand_misses                        176222                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        778                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         8053399500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.412125                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   175443                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.455518                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.242215                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   7463.200666                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3968.458400                       # Average occupied blocks per context
system.l2.overall_accesses                     425703                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       61488.755660                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  45938.168065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         249481                       # number of overall hits
system.l2.overall_miss_latency            10835671500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.413955                       # miss rate for overall accesses
system.l2.overall_misses                       176222                       # number of overall misses
system.l2.overall_mshr_hits                       778                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       12009569339                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.614111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  261429                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.310585                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         26706                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         9637                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        97867                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            86768                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         1462                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         205207                       # number of replacements
system.l2.sampled_refs                         216834                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11431.659067                       # Cycle average of tags in use
system.l2.total_refs                           363282                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            69910                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 44533885                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2491564                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3277123                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           16                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       299458                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3273830                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3865175                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         171519                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305010                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       342466                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17218797                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.617987                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.528622                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     13020470     75.62%     75.62% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2059811     11.96%     87.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       786350      4.57%     92.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       382182      2.22%     94.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       288281      1.67%     96.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       142826      0.83%     96.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       119929      0.70%     97.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        76482      0.44%     98.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       342466      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17218797                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640987                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       299257                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640987                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13311473                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.340034                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.340034                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4570417                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          206                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       408852                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28383230                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7286449                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5264343                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2044347                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          625                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        97587                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4755692                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4595842                       # DTB hits
system.switch_cpus_1.dtb.data_misses           159850                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3843042                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3687740                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           155302                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        912650                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            908102                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4548                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3865175                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3255821                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8841787                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        81446                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29709653                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        557453                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.165176                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3255821                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2663083                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.269625                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19263144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.542306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.745604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13677242     71.00%     71.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         482516      2.50%     73.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         321830      1.67%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         478982      2.49%     77.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1383639      7.18%     84.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         262568      1.36%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         259990      1.35%     87.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         431821      2.24%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1964556     10.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19263144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               4137200                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2087190                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1552044                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.663922                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4756682                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           912650                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        13074824                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14907507                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.733764                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9593840                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.637064                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15130788                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       350587                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2771344                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5769565                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       417289                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1872094                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24720704                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3844032                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       433720                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15536013                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       119806                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         5390                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2044347                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       153562                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       250921                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       111023                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          202                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        21173                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3410328                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1110760                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        21173                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        65536                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       285051                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.427344                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.427344                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10476137     65.60%     65.60% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        46539      0.29%     65.89% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.89% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       231232      1.45%     67.34% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7161      0.04%     67.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       204500      1.28%     68.66% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19620      0.12%     68.79% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64853      0.41%     69.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3982777     24.94%     94.13% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       936915      5.87%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15969734                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       148099                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009274                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        23443     15.83%     15.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     15.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     15.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%     15.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     15.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt           36      0.02%     15.85% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%     15.85% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        74357     50.21%     66.06% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     66.06% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        46969     31.71%     97.78% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         3294      2.22%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19263144                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.829031                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.366338                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12070449     62.66%     62.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      3070480     15.94%     78.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1612452      8.37%     86.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1129659      5.86%     92.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       850879      4.42%     97.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       325770      1.69%     98.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       177097      0.92%     99.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        20439      0.11%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         5919      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19263144                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.682457                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23168660                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15969734                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     12888644                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        29463                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11203904                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3255885                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3255821                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2426780                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       793793                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5769565                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1872094                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23400344                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3819382                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004544                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       295553                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7607110                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       423822                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        16973                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35176443                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27361295                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20261662                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      5035823                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2044347                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       756481                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12257055                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1911491                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 89937                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
