# vsim -c sim_risc16p -l sim_risc16p.log -wlf sim_risc16p.wlf -do "add wave -r /sim_risc16p/risc16p_inst/* /sim_risc16p/mem; run -all" 
# Start time: 04:41:53 on Jan 13,2021
# Loading sv_std.std
# Loading work.sim_risc16p
# Loading work.risc16p
# Loading work.reg_file
# Loading work.alu16
# add wave -r /sim_risc16p/risc16p_inst/* /sim_risc16p/mem
# (vsim-4077) Logging very large object: /sim_risc16p/mem
#  run -all
# ==== clock: 0 ====
#  if_pc:0000 if_ir:0000000000000000
#  rf_pc:0000 rf_ir:0000000000000000 rf_treg1:0000 rf_treg2:0000 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0000
#  daddr:0000 ddin:xxxx ddout:0000 doe:0 dwe:0
#  iaddr:0000 idin:3602 ioe:1
#  alu_ain:0000 alu_bin:0000 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0000 0000
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 1 ====
#  if_pc:0002 if_ir:0011011000000010
#  rf_pc:0000 rf_ir:0000000000000000 rf_treg1:0000 rf_treg2:0000 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0000
#  daddr:0000 ddin:xxxx ddout:0000 doe:0 dwe:0
#  iaddr:0002 idin:3701 ioe:1
#  alu_ain:0000 alu_bin:0000 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0000 0000
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 2 ====
#  if_pc:0004 if_ir:0011011100000001
#  rf_pc:0002 rf_ir:0011011000000010 rf_treg1:0000 rf_treg2:0000 rf_immediate:0002
#  ex_ir:0000000000000000 ex_result:0000
#  daddr:0000 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0004 idin:0000 ioe:1
#  alu_ain:0000 alu_bin:0002 alu_op:0110 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0000 0000
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 3 ====
#  if_pc:0006 if_ir:0000000000000000
#  rf_pc:0004 rf_ir:0011011100000001 rf_treg1:0000 rf_treg2:0000 rf_immediate:0001
#  ex_ir:0011011000000010 ex_result:0200
#  daddr:0000 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0006 idin:0000 ioe:1
#  alu_ain:0000 alu_bin:0001 alu_op:0110 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0000 0000
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 4 ====
#  if_pc:0008 if_ir:0000000000000000
#  rf_pc:0006 rf_ir:0000000000000000 rf_treg1:0000 rf_treg2:0000 rf_immediate:0000
#  ex_ir:0011011100000001 ex_result:0100
#  daddr:0000 ddin:xxxx ddout:0000 doe:0 dwe:0
#  iaddr:0008 idin:5f10 ioe:1
#  alu_ain:0000 alu_bin:0000 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0200 0000
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 5 ====
#  if_pc:000a if_ir:0101111100010000
#  rf_pc:0008 rf_ir:0000000000000000 rf_treg1:0000 rf_treg2:0000 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0000
#  daddr:0000 ddin:xxxx ddout:0000 doe:0 dwe:0
#  iaddr:000a idin:3501 ioe:1
#  alu_ain:0000 alu_bin:0000 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0200 0100
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 6 ====
#  if_pc:000c if_ir:0011010100000001
#  rf_pc:000a rf_ir:0101111100010000 rf_treg1:0100 rf_treg2:0000 rf_immediate:0010
#  ex_ir:0000000000000000 ex_result:0000
#  daddr:0000 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:000c idin:0000 ioe:1
#  alu_ain:0100 alu_bin:0010 alu_op:1011 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0200 0100
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 7 ====
#  if_pc:000e if_ir:0000000000000000
#  rf_pc:000c rf_ir:0011010100000001 rf_treg1:0000 rf_treg2:0000 rf_immediate:0001
#  ex_ir:0101111100010000 ex_result:0110
#  daddr:0000 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:000e idin:0000 ioe:1
#  alu_ain:0000 alu_bin:0001 alu_op:0110 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0200 0100
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 8 ====
#  if_pc:0010 if_ir:0000000000000000
#  rf_pc:000e rf_ir:0000000000000000 rf_treg1:0000 rf_treg2:0000 rf_immediate:0000
#  ex_ir:0011010100000001 ex_result:0100
#  daddr:0000 ddin:xxxx ddout:0000 doe:0 dwe:0
#  iaddr:0010 idin:00b1 ioe:1
#  alu_ain:0000 alu_bin:0000 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 9 ====
#  if_pc:0012 if_ir:0000000010110001
#  rf_pc:0010 rf_ir:0000000000000000 rf_treg1:0000 rf_treg2:0000 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0000
#  daddr:0000 ddin:xxxx ddout:0000 doe:0 dwe:0
#  iaddr:0012 idin:2502 ioe:1
#  alu_ain:0000 alu_bin:0000 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0000 0000 0000 0000 0000 0100 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 10 ====
#  if_pc:0014 if_ir:0010010100000010
#  rf_pc:0012 rf_ir:0000000010110001 rf_treg1:0000 rf_treg2:0100 rf_immediate:00b1
#  ex_ir:0000000000000000 ex_result:0000
#  daddr:0100 ddin:00ab ddout:0000 doe:1 dwe:0
#  iaddr:0014 idin:04e1 ioe:1
#  alu_ain:0000 alu_bin:0100 alu_op:0001 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0000 0000 0000 0000 0000 0100 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 11 ====
#  if_pc:0016 if_ir:0000010011100001
#  rf_pc:0014 rf_ir:0010010100000010 rf_treg1:0100 rf_treg2:0000 rf_immediate:0002
#  ex_ir:0000000010110001 ex_result:00ab
#  daddr:0000 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0016 idin:0000 ioe:1
#  alu_ain:0100 alu_bin:0002 alu_op:0100 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0000 0000 0000 0000 0000 0100 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 12 ====
#  if_pc:0018 if_ir:0000000000000000
#  rf_pc:0016 rf_ir:0000010011100001 rf_treg1:0000 rf_treg2:0110 rf_immediate:00e1
#  ex_ir:0010010100000010 ex_result:0102
#  daddr:0110 ddin:xxxx ddout:0000 doe:0 dwe:0
#  iaddr:0018 idin:0000 ioe:1
#  alu_ain:0000 alu_bin:0110 alu_op:0001 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 00ab 0000 0000 0000 0000 0100 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 13 ====
#  if_pc:001a if_ir:0000000000000000
#  rf_pc:0018 rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000010011100001 ex_result:0110
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:001a idin:04a5 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 00ab 0000 0000 0000 0000 0102 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 14 ====
#  if_pc:001c if_ir:0000010010100101
#  rf_pc:001a rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:001c idin:0000 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0000 0000 0000 0110 0102 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 15 ====
#  if_pc:001e if_ir:0000000000000000
#  rf_pc:001c rf_ir:0000010010100101 rf_treg1:0110 rf_treg2:0102 rf_immediate:00a5
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:0102 ddin:xxxx ddout:0110 doe:0 dwe:0
#  iaddr:001e idin:0000 ioe:1
#  alu_ain:0110 alu_bin:0102 alu_op:0101 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0000 0000 0000 0110 0102 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 16 ====
#  if_pc:0020 if_ir:0000000000000000
#  rf_pc:001e rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000010010100101 ex_result:000e
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:0020 idin:8c2a ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 00ab 0000 0000 0000 0110 0102 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 17 ====
#  if_pc:0022 if_ir:1000110000101010
#  rf_pc:0020 rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:0022 idin:0000 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0000 0000 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 18 ====
#  if_pc:0024 if_ir:0000000000000000
#  rf_pc:0022 rf_ir:1000110000101010 rf_treg1:000e rf_treg2:0000 rf_immediate:002a
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:0000 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0024 idin:0000 ioe:1
#  alu_ain:0022 alu_bin:002a alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0000 0000 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 19 ====
#  if_pc:0026 if_ir:0000000000000000
#  rf_pc:0024 rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:1000110000101010 ex_result:004c
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:0026 idin:0000 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0000 0000 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 20 ====
#  if_pc:0028 if_ir:0000000000000000
#  rf_pc:0026 rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:0028 idin:02b1 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0000 0000 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 21 ====
#  if_pc:002a if_ir:0000001010110001
#  rf_pc:0028 rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:002a idin:0000 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0000 0000 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 22 ====
#  if_pc:002c if_ir:0000000000000000
#  rf_pc:002a rf_ir:0000001010110001 rf_treg1:0000 rf_treg2:0102 rf_immediate:00b1
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:0102 ddin:00ff ddout:0000 doe:1 dwe:0
#  iaddr:002c idin:0000 ioe:1
#  alu_ain:0000 alu_bin:0102 alu_op:0001 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0000 0000 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 23 ====
#  if_pc:002e if_ir:0000000000000000
#  rf_pc:002c rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000001010110001 ex_result:00ff
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:002e idin:0141 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 00ab 0000 0000 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 24 ====
#  if_pc:0030 if_ir:0000000101000001
#  rf_pc:002e rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:0030 idin:0000 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0000 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 25 ====
#  if_pc:0032 if_ir:0000000000000000
#  rf_pc:0030 rf_ir:0000000101000001 rf_treg1:0000 rf_treg2:00ff rf_immediate:0041
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:00ff ddin:xxxx ddout:0000 doe:0 dwe:0
#  iaddr:0032 idin:0000 ioe:1
#  alu_ain:0000 alu_bin:00ff alu_op:0001 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0000 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 26 ====
#  if_pc:0034 if_ir:0000000000000000
#  rf_pc:0032 rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000000101000001 ex_result:00ff
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:0034 idin:0105 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 00ab 0000 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 27 ====
#  if_pc:0036 if_ir:0000000100000101
#  rf_pc:0034 rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:0036 idin:0000 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 00ff 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 28 ====
#  if_pc:0038 if_ir:0000000000000000
#  rf_pc:0036 rf_ir:0000000100000101 rf_treg1:00ff rf_treg2:00ab rf_immediate:0005
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:00ab ddin:xxxx ddout:00ff doe:0 dwe:0
#  iaddr:0038 idin:0000 ioe:1
#  alu_ain:00ff alu_bin:00ab alu_op:0101 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 00ff 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 29 ====
#  if_pc:003a if_ir:0000000000000000
#  rf_pc:0038 rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000000100000101 ex_result:0054
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:003a idin:9908 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 00ab 00ff 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 30 ====
#  if_pc:003c if_ir:1001100100001000
#  rf_pc:003a rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:003c idin:0000 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 31 ====
#  if_pc:003e if_ir:0000000000000000
#  rf_pc:003c rf_ir:1001100100001000 rf_treg1:0054 rf_treg2:00ab rf_immediate:0008
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:00ab ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:003e idin:0000 ioe:1
#  alu_ain:003c alu_bin:0008 alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 32 ====
#  if_pc:0040 if_ir:0000000000000000
#  rf_pc:003e rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:1001100100001000 ex_result:0044
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:0040 idin:0000 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:0 if_pc_we:1 led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 33 ====
#  if_pc:0044 if_ir:0000000000000000
#  rf_pc:0040 rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:0044 idin:c7cc ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 34 ====
#  if_pc:0046 if_ir:1100011111001100
#  rf_pc:0044 rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:0046 idin:0000 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 35 ====
#  if_pc:0048 if_ir:0000000000000000
#  rf_pc:0046 rf_ir:1100011111001100 rf_treg1:0110 rf_treg2:0200 rf_immediate:ffcc
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:0200 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0048 idin:0000 ioe:1
#  alu_ain:0046 alu_bin:ffcc alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 36 ====
#  if_pc:004a if_ir:0000000000000000
#  rf_pc:0048 rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:1100011111001100 ex_result:0012
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:004a idin:0000 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:0 if_pc_we:1 led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 37 ====
#  if_pc:0012 if_ir:0000000000000000
#  rf_pc:004a rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:0012 idin:2502 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 38 ====
#  if_pc:0014 if_ir:0010010100000010
#  rf_pc:0012 rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:0014 idin:04e1 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 39 ====
#  if_pc:0016 if_ir:0000010011100001
#  rf_pc:0014 rf_ir:0010010100000010 rf_treg1:0102 rf_treg2:00ab rf_immediate:0002
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:00ab ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0016 idin:0000 ioe:1
#  alu_ain:0102 alu_bin:0002 alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 40 ====
#  if_pc:0018 if_ir:0000000000000000
#  rf_pc:0016 rf_ir:0000010011100001 rf_treg1:000e rf_treg2:0110 rf_immediate:00e1
#  ex_ir:0010010100000010 ex_result:0104
#  daddr:0110 ddin:xxxx ddout:000e doe:0 dwe:0
#  iaddr:0018 idin:0000 ioe:1
#  alu_ain:000e alu_bin:0110 alu_op:0001 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 41 ====
#  if_pc:001a if_ir:0000000000000000
#  rf_pc:0018 rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000010011100001 ex_result:0110
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:001a idin:04a5 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 00ab 0054 00ff 0000 000e 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 42 ====
#  if_pc:001c if_ir:0000010010100101
#  rf_pc:001a rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:001c idin:0000 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0054 00ff 0000 0110 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 43 ====
#  if_pc:001e if_ir:0000000000000000
#  rf_pc:001c rf_ir:0000010010100101 rf_treg1:0110 rf_treg2:0104 rf_immediate:00a5
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:0104 ddin:xxxx ddout:0110 doe:0 dwe:0
#  iaddr:001e idin:0000 ioe:1
#  alu_ain:0110 alu_bin:0104 alu_op:0101 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0054 00ff 0000 0110 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 44 ====
#  if_pc:0020 if_ir:0000000000000000
#  rf_pc:001e rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000010010100101 ex_result:000c
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:0020 idin:8c2a ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 00ab 0054 00ff 0000 0110 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 45 ====
#  if_pc:0022 if_ir:1000110000101010
#  rf_pc:0020 rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:0022 idin:0000 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0054 00ff 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 46 ====
#  if_pc:0024 if_ir:0000000000000000
#  rf_pc:0022 rf_ir:1000110000101010 rf_treg1:000c rf_treg2:0054 rf_immediate:002a
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:0054 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0024 idin:0000 ioe:1
#  alu_ain:0022 alu_bin:002a alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0054 00ff 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 47 ====
#  if_pc:0026 if_ir:0000000000000000
#  rf_pc:0024 rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:1000110000101010 ex_result:004c
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:0026 idin:0000 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0054 00ff 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 48 ====
#  if_pc:0028 if_ir:0000000000000000
#  rf_pc:0026 rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:0028 idin:02b1 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0054 00ff 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 49 ====
#  if_pc:002a if_ir:0000001010110001
#  rf_pc:0028 rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:002a idin:0000 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0054 00ff 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 50 ====
#  if_pc:002c if_ir:0000000000000000
#  rf_pc:002a rf_ir:0000001010110001 rf_treg1:00ff rf_treg2:0104 rf_immediate:00b1
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:0104 ddin:0014 ddout:00ff doe:1 dwe:0
#  iaddr:002c idin:0000 ioe:1
#  alu_ain:00ff alu_bin:0104 alu_op:0001 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0054 00ff 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 51 ====
#  if_pc:002e if_ir:0000000000000000
#  rf_pc:002c rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000001010110001 ex_result:0014
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:002e idin:0141 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 00ab 0054 00ff 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 52 ====
#  if_pc:0030 if_ir:0000000101000001
#  rf_pc:002e rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:0030 idin:0000 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0054 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 53 ====
#  if_pc:0032 if_ir:0000000000000000
#  rf_pc:0030 rf_ir:0000000101000001 rf_treg1:0054 rf_treg2:0014 rf_immediate:0041
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:0014 ddin:xxxx ddout:0054 doe:0 dwe:0
#  iaddr:0032 idin:0000 ioe:1
#  alu_ain:0054 alu_bin:0014 alu_op:0001 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0054 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 54 ====
#  if_pc:0034 if_ir:0000000000000000
#  rf_pc:0032 rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000000101000001 ex_result:0014
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:0034 idin:0105 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 00ab 0054 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 55 ====
#  if_pc:0036 if_ir:0000000100000101
#  rf_pc:0034 rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:0036 idin:0000 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0014 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 56 ====
#  if_pc:0038 if_ir:0000000000000000
#  rf_pc:0036 rf_ir:0000000100000101 rf_treg1:0014 rf_treg2:00ab rf_immediate:0005
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:00ab ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:0038 idin:0000 ioe:1
#  alu_ain:0014 alu_bin:00ab alu_op:0101 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab 0014 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 57 ====
#  if_pc:003a if_ir:0000000000000000
#  rf_pc:0038 rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000000100000101 ex_result:ff69
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:003a idin:9908 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 00ab 0014 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 58 ====
#  if_pc:003c if_ir:1001100100001000
#  rf_pc:003a rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:003c idin:0000 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 59 ====
#  if_pc:003e if_ir:0000000000000000
#  rf_pc:003c rf_ir:1001100100001000 rf_treg1:ff69 rf_treg2:00ab rf_immediate:0008
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:00ab ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:003e idin:0000 ioe:1
#  alu_ain:003c alu_bin:0008 alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 60 ====
#  if_pc:0040 if_ir:0000000000000000
#  rf_pc:003e rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:1001100100001000 ex_result:0044
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:0040 idin:0000 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 61 ====
#  if_pc:0042 if_ir:0000000000000000
#  rf_pc:0040 rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:0042 idin:0041 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 62 ====
#  if_pc:0044 if_ir:0000000001000001
#  rf_pc:0042 rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:0044 idin:c7cc ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 63 ====
#  if_pc:0046 if_ir:1100011111001100
#  rf_pc:0044 rf_ir:0000000001000001 rf_treg1:00ab rf_treg2:0014 rf_immediate:0041
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:0014 ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:0046 idin:0000 ioe:1
#  alu_ain:00ab alu_bin:0014 alu_op:0001 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 00ab ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 64 ====
#  if_pc:0048 if_ir:0000000000000000
#  rf_pc:0046 rf_ir:1100011111001100 rf_treg1:0110 rf_treg2:0200 rf_immediate:ffcc
#  ex_ir:0000000001000001 ex_result:0014
#  daddr:0200 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0048 idin:0000 ioe:1
#  alu_ain:0046 alu_bin:ffcc alu_op:0100 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 00ab ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 65 ====
#  if_pc:004a if_ir:0000000000000000
#  rf_pc:0048 rf_ir:0000000000000000 rf_treg1:00ab rf_treg2:00ab rf_immediate:0000
#  ex_ir:1100011111001100 ex_result:0012
#  daddr:00ab ddin:xxxx ddout:00ab doe:0 dwe:0
#  iaddr:004a idin:0000 ioe:1
#  alu_ain:00ab alu_bin:00ab alu_op:0000 reg_file_we:0 if_pc_we:1 led:000000
#  regs: 0014 ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 66 ====
#  if_pc:0012 if_ir:0000000000000000
#  rf_pc:004a rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:00ab
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:0012 idin:2502 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 67 ====
#  if_pc:0014 if_ir:0010010100000010
#  rf_pc:0012 rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:0014 idin:04e1 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 68 ====
#  if_pc:0016 if_ir:0000010011100001
#  rf_pc:0014 rf_ir:0010010100000010 rf_treg1:0104 rf_treg2:0014 rf_immediate:0002
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0014 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0016 idin:0000 ioe:1
#  alu_ain:0104 alu_bin:0002 alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 69 ====
#  if_pc:0018 if_ir:0000000000000000
#  rf_pc:0016 rf_ir:0000010011100001 rf_treg1:000c rf_treg2:0110 rf_immediate:00e1
#  ex_ir:0010010100000010 ex_result:0106
#  daddr:0110 ddin:xxxx ddout:000c doe:0 dwe:0
#  iaddr:0018 idin:0000 ioe:1
#  alu_ain:000c alu_bin:0110 alu_op:0001 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0014 ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 70 ====
#  if_pc:001a if_ir:0000000000000000
#  rf_pc:0018 rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000010011100001 ex_result:0110
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:001a idin:04a5 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0014 ff69 0014 0000 000c 0106 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 71 ====
#  if_pc:001c if_ir:0000010010100101
#  rf_pc:001a rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:001c idin:0000 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 ff69 0014 0000 0110 0106 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 72 ====
#  if_pc:001e if_ir:0000000000000000
#  rf_pc:001c rf_ir:0000010010100101 rf_treg1:0110 rf_treg2:0106 rf_immediate:00a5
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0106 ddin:xxxx ddout:0110 doe:0 dwe:0
#  iaddr:001e idin:0000 ioe:1
#  alu_ain:0110 alu_bin:0106 alu_op:0101 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 ff69 0014 0000 0110 0106 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 73 ====
#  if_pc:0020 if_ir:0000000000000000
#  rf_pc:001e rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000010010100101 ex_result:000a
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:0020 idin:8c2a ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0014 ff69 0014 0000 0110 0106 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 74 ====
#  if_pc:0022 if_ir:1000110000101010
#  rf_pc:0020 rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:0022 idin:0000 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 ff69 0014 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 75 ====
#  if_pc:0024 if_ir:0000000000000000
#  rf_pc:0022 rf_ir:1000110000101010 rf_treg1:000a rf_treg2:ff69 rf_immediate:002a
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:ff69 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0024 idin:0000 ioe:1
#  alu_ain:0022 alu_bin:002a alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 ff69 0014 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 76 ====
#  if_pc:0026 if_ir:0000000000000000
#  rf_pc:0024 rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:1000110000101010 ex_result:004c
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:0026 idin:0000 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 ff69 0014 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 77 ====
#  if_pc:0028 if_ir:0000000000000000
#  rf_pc:0026 rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:0028 idin:02b1 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 ff69 0014 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 78 ====
#  if_pc:002a if_ir:0000001010110001
#  rf_pc:0028 rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:002a idin:0000 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 ff69 0014 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 79 ====
#  if_pc:002c if_ir:0000000000000000
#  rf_pc:002a rf_ir:0000001010110001 rf_treg1:0014 rf_treg2:0106 rf_immediate:00b1
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0106 ddin:05ff ddout:0014 doe:1 dwe:0
#  iaddr:002c idin:0000 ioe:1
#  alu_ain:0014 alu_bin:0106 alu_op:0001 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 ff69 0014 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 80 ====
#  if_pc:002e if_ir:0000000000000000
#  rf_pc:002c rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000001010110001 ex_result:05ff
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:002e idin:0141 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0014 ff69 0014 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 81 ====
#  if_pc:0030 if_ir:0000000101000001
#  rf_pc:002e rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:0030 idin:0000 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 ff69 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 82 ====
#  if_pc:0032 if_ir:0000000000000000
#  rf_pc:0030 rf_ir:0000000101000001 rf_treg1:ff69 rf_treg2:05ff rf_immediate:0041
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:05ff ddin:xxxx ddout:ff69 doe:0 dwe:0
#  iaddr:0032 idin:0000 ioe:1
#  alu_ain:ff69 alu_bin:05ff alu_op:0001 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 ff69 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 83 ====
#  if_pc:0034 if_ir:0000000000000000
#  rf_pc:0032 rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000000101000001 ex_result:05ff
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:0034 idin:0105 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0014 ff69 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 84 ====
#  if_pc:0036 if_ir:0000000100000101
#  rf_pc:0034 rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:0036 idin:0000 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 05ff 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 85 ====
#  if_pc:0038 if_ir:0000000000000000
#  rf_pc:0036 rf_ir:0000000100000101 rf_treg1:05ff rf_treg2:0014 rf_immediate:0005
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0014 ddin:xxxx ddout:05ff doe:0 dwe:0
#  iaddr:0038 idin:0000 ioe:1
#  alu_ain:05ff alu_bin:0014 alu_op:0101 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 05ff 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 86 ====
#  if_pc:003a if_ir:0000000000000000
#  rf_pc:0038 rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000000100000101 ex_result:05eb
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:003a idin:9908 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0014 05ff 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 87 ====
#  if_pc:003c if_ir:1001100100001000
#  rf_pc:003a rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:003c idin:0000 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 88 ====
#  if_pc:003e if_ir:0000000000000000
#  rf_pc:003c rf_ir:1001100100001000 rf_treg1:05eb rf_treg2:0014 rf_immediate:0008
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0014 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:003e idin:0000 ioe:1
#  alu_ain:003c alu_bin:0008 alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 89 ====
#  if_pc:0040 if_ir:0000000000000000
#  rf_pc:003e rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:1001100100001000 ex_result:0044
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:0040 idin:0000 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:0 if_pc_we:1 led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 90 ====
#  if_pc:0044 if_ir:0000000000000000
#  rf_pc:0040 rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:0044 idin:c7cc ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 91 ====
#  if_pc:0046 if_ir:1100011111001100
#  rf_pc:0044 rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:0046 idin:0000 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 92 ====
#  if_pc:0048 if_ir:0000000000000000
#  rf_pc:0046 rf_ir:1100011111001100 rf_treg1:0110 rf_treg2:0200 rf_immediate:ffcc
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0200 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0048 idin:0000 ioe:1
#  alu_ain:0046 alu_bin:ffcc alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 93 ====
#  if_pc:004a if_ir:0000000000000000
#  rf_pc:0048 rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:1100011111001100 ex_result:0012
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:004a idin:0000 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:0 if_pc_we:1 led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 94 ====
#  if_pc:0012 if_ir:0000000000000000
#  rf_pc:004a rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:0012 idin:2502 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 95 ====
#  if_pc:0014 if_ir:0010010100000010
#  rf_pc:0012 rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:0014 idin:04e1 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 96 ====
#  if_pc:0016 if_ir:0000010011100001
#  rf_pc:0014 rf_ir:0010010100000010 rf_treg1:0106 rf_treg2:0014 rf_immediate:0002
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0014 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0016 idin:0000 ioe:1
#  alu_ain:0106 alu_bin:0002 alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 97 ====
#  if_pc:0018 if_ir:0000000000000000
#  rf_pc:0016 rf_ir:0000010011100001 rf_treg1:000a rf_treg2:0110 rf_immediate:00e1
#  ex_ir:0010010100000010 ex_result:0108
#  daddr:0110 ddin:xxxx ddout:000a doe:0 dwe:0
#  iaddr:0018 idin:0000 ioe:1
#  alu_ain:000a alu_bin:0110 alu_op:0001 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 98 ====
#  if_pc:001a if_ir:0000000000000000
#  rf_pc:0018 rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000010011100001 ex_result:0110
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:001a idin:04a5 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0014 05eb 05ff 0000 000a 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 99 ====
#  if_pc:001c if_ir:0000010010100101
#  rf_pc:001a rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:001c idin:0000 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 05eb 05ff 0000 0110 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 100 ====
#  if_pc:001e if_ir:0000000000000000
#  rf_pc:001c rf_ir:0000010010100101 rf_treg1:0110 rf_treg2:0108 rf_immediate:00a5
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0108 ddin:xxxx ddout:0110 doe:0 dwe:0
#  iaddr:001e idin:0000 ioe:1
#  alu_ain:0110 alu_bin:0108 alu_op:0101 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 05eb 05ff 0000 0110 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 101 ====
#  if_pc:0020 if_ir:0000000000000000
#  rf_pc:001e rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000010010100101 ex_result:0008
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:0020 idin:8c2a ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0014 05eb 05ff 0000 0110 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 102 ====
#  if_pc:0022 if_ir:1000110000101010
#  rf_pc:0020 rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:0022 idin:0000 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 05eb 05ff 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 103 ====
#  if_pc:0024 if_ir:0000000000000000
#  rf_pc:0022 rf_ir:1000110000101010 rf_treg1:0008 rf_treg2:05eb rf_immediate:002a
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:05eb ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0024 idin:0000 ioe:1
#  alu_ain:0022 alu_bin:002a alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 05eb 05ff 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 104 ====
#  if_pc:0026 if_ir:0000000000000000
#  rf_pc:0024 rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:1000110000101010 ex_result:004c
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:0026 idin:0000 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 05eb 05ff 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 105 ====
#  if_pc:0028 if_ir:0000000000000000
#  rf_pc:0026 rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:0028 idin:02b1 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 05eb 05ff 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 106 ====
#  if_pc:002a if_ir:0000001010110001
#  rf_pc:0028 rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:002a idin:0000 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 05eb 05ff 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 107 ====
#  if_pc:002c if_ir:0000000000000000
#  rf_pc:002a rf_ir:0000001010110001 rf_treg1:05ff rf_treg2:0108 rf_immediate:00b1
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0108 ddin:0012 ddout:05ff doe:1 dwe:0
#  iaddr:002c idin:0000 ioe:1
#  alu_ain:05ff alu_bin:0108 alu_op:0001 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 05eb 05ff 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 108 ====
#  if_pc:002e if_ir:0000000000000000
#  rf_pc:002c rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000001010110001 ex_result:0012
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:002e idin:0141 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0014 05eb 05ff 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 109 ====
#  if_pc:0030 if_ir:0000000101000001
#  rf_pc:002e rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:0030 idin:0000 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 05eb 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 110 ====
#  if_pc:0032 if_ir:0000000000000000
#  rf_pc:0030 rf_ir:0000000101000001 rf_treg1:05eb rf_treg2:0012 rf_immediate:0041
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0012 ddin:xxxx ddout:05eb doe:0 dwe:0
#  iaddr:0032 idin:0000 ioe:1
#  alu_ain:05eb alu_bin:0012 alu_op:0001 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 05eb 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 111 ====
#  if_pc:0034 if_ir:0000000000000000
#  rf_pc:0032 rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000000101000001 ex_result:0012
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:0034 idin:0105 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0014 05eb 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 112 ====
#  if_pc:0036 if_ir:0000000100000101
#  rf_pc:0034 rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:0036 idin:0000 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 0012 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 113 ====
#  if_pc:0038 if_ir:0000000000000000
#  rf_pc:0036 rf_ir:0000000100000101 rf_treg1:0012 rf_treg2:0014 rf_immediate:0005
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0014 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0038 idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0014 alu_op:0101 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 0012 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 114 ====
#  if_pc:003a if_ir:0000000000000000
#  rf_pc:0038 rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000000100000101 ex_result:fffe
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:003a idin:9908 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0014 0012 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 115 ====
#  if_pc:003c if_ir:1001100100001000
#  rf_pc:003a rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:003c idin:0000 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 116 ====
#  if_pc:003e if_ir:0000000000000000
#  rf_pc:003c rf_ir:1001100100001000 rf_treg1:fffe rf_treg2:0014 rf_immediate:0008
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0014 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:003e idin:0000 ioe:1
#  alu_ain:003c alu_bin:0008 alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 117 ====
#  if_pc:0040 if_ir:0000000000000000
#  rf_pc:003e rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:1001100100001000 ex_result:0044
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:0040 idin:0000 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 118 ====
#  if_pc:0042 if_ir:0000000000000000
#  rf_pc:0040 rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:0042 idin:0041 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 119 ====
#  if_pc:0044 if_ir:0000000001000001
#  rf_pc:0042 rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:0044 idin:c7cc ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 120 ====
#  if_pc:0046 if_ir:1100011111001100
#  rf_pc:0044 rf_ir:0000000001000001 rf_treg1:0014 rf_treg2:0012 rf_immediate:0041
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0012 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:0046 idin:0000 ioe:1
#  alu_ain:0014 alu_bin:0012 alu_op:0001 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0014 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 121 ====
#  if_pc:0048 if_ir:0000000000000000
#  rf_pc:0046 rf_ir:1100011111001100 rf_treg1:0110 rf_treg2:0200 rf_immediate:ffcc
#  ex_ir:0000000001000001 ex_result:0012
#  daddr:0200 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0048 idin:0000 ioe:1
#  alu_ain:0046 alu_bin:ffcc alu_op:0100 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0014 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 122 ====
#  if_pc:004a if_ir:0000000000000000
#  rf_pc:0048 rf_ir:0000000000000000 rf_treg1:0014 rf_treg2:0014 rf_immediate:0000
#  ex_ir:1100011111001100 ex_result:0012
#  daddr:0014 ddin:xxxx ddout:0014 doe:0 dwe:0
#  iaddr:004a idin:0000 ioe:1
#  alu_ain:0014 alu_bin:0014 alu_op:0000 reg_file_we:0 if_pc_we:1 led:000000
#  regs: 0012 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 123 ====
#  if_pc:0012 if_ir:0000000000000000
#  rf_pc:004a rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0014
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0012 idin:2502 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 124 ====
#  if_pc:0014 if_ir:0010010100000010
#  rf_pc:0012 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0014 idin:04e1 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 125 ====
#  if_pc:0016 if_ir:0000010011100001
#  rf_pc:0014 rf_ir:0010010100000010 rf_treg1:0108 rf_treg2:0012 rf_immediate:0002
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0016 idin:0000 ioe:1
#  alu_ain:0108 alu_bin:0002 alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 126 ====
#  if_pc:0018 if_ir:0000000000000000
#  rf_pc:0016 rf_ir:0000010011100001 rf_treg1:0008 rf_treg2:0110 rf_immediate:00e1
#  ex_ir:0010010100000010 ex_result:010a
#  daddr:0110 ddin:xxxx ddout:0008 doe:0 dwe:0
#  iaddr:0018 idin:0000 ioe:1
#  alu_ain:0008 alu_bin:0110 alu_op:0001 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0012 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 127 ====
#  if_pc:001a if_ir:0000000000000000
#  rf_pc:0018 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000010011100001 ex_result:0110
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:001a idin:04a5 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0012 fffe 0012 0000 0008 010a 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 128 ====
#  if_pc:001c if_ir:0000010010100101
#  rf_pc:001a rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:001c idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 fffe 0012 0000 0110 010a 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 129 ====
#  if_pc:001e if_ir:0000000000000000
#  rf_pc:001c rf_ir:0000010010100101 rf_treg1:0110 rf_treg2:010a rf_immediate:00a5
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:010a ddin:xxxx ddout:0110 doe:0 dwe:0
#  iaddr:001e idin:0000 ioe:1
#  alu_ain:0110 alu_bin:010a alu_op:0101 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 fffe 0012 0000 0110 010a 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 130 ====
#  if_pc:0020 if_ir:0000000000000000
#  rf_pc:001e rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000010010100101 ex_result:0006
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0020 idin:8c2a ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0012 fffe 0012 0000 0110 010a 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 131 ====
#  if_pc:0022 if_ir:1000110000101010
#  rf_pc:0020 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0022 idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 fffe 0012 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 132 ====
#  if_pc:0024 if_ir:0000000000000000
#  rf_pc:0022 rf_ir:1000110000101010 rf_treg1:0006 rf_treg2:fffe rf_immediate:002a
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:fffe ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0024 idin:0000 ioe:1
#  alu_ain:0022 alu_bin:002a alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 fffe 0012 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 133 ====
#  if_pc:0026 if_ir:0000000000000000
#  rf_pc:0024 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:1000110000101010 ex_result:004c
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0026 idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 fffe 0012 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 134 ====
#  if_pc:0028 if_ir:0000000000000000
#  rf_pc:0026 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0028 idin:02b1 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 fffe 0012 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 135 ====
#  if_pc:002a if_ir:0000001010110001
#  rf_pc:0028 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:002a idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 fffe 0012 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 136 ====
#  if_pc:002c if_ir:0000000000000000
#  rf_pc:002a rf_ir:0000001010110001 rf_treg1:0012 rf_treg2:010a rf_immediate:00b1
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:010a ddin:0111 ddout:0012 doe:1 dwe:0
#  iaddr:002c idin:0000 ioe:1
#  alu_ain:0012 alu_bin:010a alu_op:0001 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 fffe 0012 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 137 ====
#  if_pc:002e if_ir:0000000000000000
#  rf_pc:002c rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000001010110001 ex_result:0111
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:002e idin:0141 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0012 fffe 0012 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 138 ====
#  if_pc:0030 if_ir:0000000101000001
#  rf_pc:002e rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0030 idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 fffe 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 139 ====
#  if_pc:0032 if_ir:0000000000000000
#  rf_pc:0030 rf_ir:0000000101000001 rf_treg1:fffe rf_treg2:0111 rf_immediate:0041
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0111 ddin:xxxx ddout:fffe doe:0 dwe:0
#  iaddr:0032 idin:0000 ioe:1
#  alu_ain:fffe alu_bin:0111 alu_op:0001 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 fffe 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 140 ====
#  if_pc:0034 if_ir:0000000000000000
#  rf_pc:0032 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000101000001 ex_result:0111
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0034 idin:0105 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0012 fffe 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 141 ====
#  if_pc:0036 if_ir:0000000100000101
#  rf_pc:0034 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0036 idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 0111 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 142 ====
#  if_pc:0038 if_ir:0000000000000000
#  rf_pc:0036 rf_ir:0000000100000101 rf_treg1:0111 rf_treg2:0012 rf_immediate:0005
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0111 doe:0 dwe:0
#  iaddr:0038 idin:0000 ioe:1
#  alu_ain:0111 alu_bin:0012 alu_op:0101 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 0111 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 143 ====
#  if_pc:003a if_ir:0000000000000000
#  rf_pc:0038 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000100000101 ex_result:00ff
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:003a idin:9908 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0012 0111 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 144 ====
#  if_pc:003c if_ir:1001100100001000
#  rf_pc:003a rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:003c idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 145 ====
#  if_pc:003e if_ir:0000000000000000
#  rf_pc:003c rf_ir:1001100100001000 rf_treg1:00ff rf_treg2:0012 rf_immediate:0008
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:003e idin:0000 ioe:1
#  alu_ain:003c alu_bin:0008 alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 146 ====
#  if_pc:0040 if_ir:0000000000000000
#  rf_pc:003e rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:1001100100001000 ex_result:0044
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0040 idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:1 led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 147 ====
#  if_pc:0044 if_ir:0000000000000000
#  rf_pc:0040 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0044 idin:c7cc ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 148 ====
#  if_pc:0046 if_ir:1100011111001100
#  rf_pc:0044 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0046 idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 149 ====
#  if_pc:0048 if_ir:0000000000000000
#  rf_pc:0046 rf_ir:1100011111001100 rf_treg1:0110 rf_treg2:0200 rf_immediate:ffcc
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0200 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0048 idin:0000 ioe:1
#  alu_ain:0046 alu_bin:ffcc alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 150 ====
#  if_pc:004a if_ir:0000000000000000
#  rf_pc:0048 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:1100011111001100 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:004a idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:1 led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 151 ====
#  if_pc:0012 if_ir:0000000000000000
#  rf_pc:004a rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0012 idin:2502 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 152 ====
#  if_pc:0014 if_ir:0010010100000010
#  rf_pc:0012 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0014 idin:04e1 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 153 ====
#  if_pc:0016 if_ir:0000010011100001
#  rf_pc:0014 rf_ir:0010010100000010 rf_treg1:010a rf_treg2:0012 rf_immediate:0002
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0016 idin:0000 ioe:1
#  alu_ain:010a alu_bin:0002 alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 154 ====
#  if_pc:0018 if_ir:0000000000000000
#  rf_pc:0016 rf_ir:0000010011100001 rf_treg1:0006 rf_treg2:0110 rf_immediate:00e1
#  ex_ir:0010010100000010 ex_result:010c
#  daddr:0110 ddin:xxxx ddout:0006 doe:0 dwe:0
#  iaddr:0018 idin:0000 ioe:1
#  alu_ain:0006 alu_bin:0110 alu_op:0001 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 155 ====
#  if_pc:001a if_ir:0000000000000000
#  rf_pc:0018 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000010011100001 ex_result:0110
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:001a idin:04a5 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0012 00ff 0111 0000 0006 010c 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 156 ====
#  if_pc:001c if_ir:0000010010100101
#  rf_pc:001a rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:001c idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 00ff 0111 0000 0110 010c 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 157 ====
#  if_pc:001e if_ir:0000000000000000
#  rf_pc:001c rf_ir:0000010010100101 rf_treg1:0110 rf_treg2:010c rf_immediate:00a5
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:010c ddin:xxxx ddout:0110 doe:0 dwe:0
#  iaddr:001e idin:0000 ioe:1
#  alu_ain:0110 alu_bin:010c alu_op:0101 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 00ff 0111 0000 0110 010c 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 158 ====
#  if_pc:0020 if_ir:0000000000000000
#  rf_pc:001e rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000010010100101 ex_result:0004
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0020 idin:8c2a ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0012 00ff 0111 0000 0110 010c 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 159 ====
#  if_pc:0022 if_ir:1000110000101010
#  rf_pc:0020 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0022 idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 00ff 0111 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 160 ====
#  if_pc:0024 if_ir:0000000000000000
#  rf_pc:0022 rf_ir:1000110000101010 rf_treg1:0004 rf_treg2:00ff rf_immediate:002a
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:00ff ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0024 idin:0000 ioe:1
#  alu_ain:0022 alu_bin:002a alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 00ff 0111 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 161 ====
#  if_pc:0026 if_ir:0000000000000000
#  rf_pc:0024 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:1000110000101010 ex_result:004c
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0026 idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 00ff 0111 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 162 ====
#  if_pc:0028 if_ir:0000000000000000
#  rf_pc:0026 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0028 idin:02b1 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 00ff 0111 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 163 ====
#  if_pc:002a if_ir:0000001010110001
#  rf_pc:0028 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:002a idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 00ff 0111 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 164 ====
#  if_pc:002c if_ir:0000000000000000
#  rf_pc:002a rf_ir:0000001010110001 rf_treg1:0111 rf_treg2:010c rf_immediate:00b1
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:010c ddin:0123 ddout:0111 doe:1 dwe:0
#  iaddr:002c idin:0000 ioe:1
#  alu_ain:0111 alu_bin:010c alu_op:0001 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 00ff 0111 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 165 ====
#  if_pc:002e if_ir:0000000000000000
#  rf_pc:002c rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000001010110001 ex_result:0123
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:002e idin:0141 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0012 00ff 0111 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 166 ====
#  if_pc:0030 if_ir:0000000101000001
#  rf_pc:002e rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0030 idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 00ff 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 167 ====
#  if_pc:0032 if_ir:0000000000000000
#  rf_pc:0030 rf_ir:0000000101000001 rf_treg1:00ff rf_treg2:0123 rf_immediate:0041
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0123 ddin:xxxx ddout:00ff doe:0 dwe:0
#  iaddr:0032 idin:0000 ioe:1
#  alu_ain:00ff alu_bin:0123 alu_op:0001 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 00ff 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 168 ====
#  if_pc:0034 if_ir:0000000000000000
#  rf_pc:0032 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000101000001 ex_result:0123
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0034 idin:0105 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0012 00ff 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 169 ====
#  if_pc:0036 if_ir:0000000100000101
#  rf_pc:0034 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0036 idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 0123 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 170 ====
#  if_pc:0038 if_ir:0000000000000000
#  rf_pc:0036 rf_ir:0000000100000101 rf_treg1:0123 rf_treg2:0012 rf_immediate:0005
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0123 doe:0 dwe:0
#  iaddr:0038 idin:0000 ioe:1
#  alu_ain:0123 alu_bin:0012 alu_op:0101 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 0123 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 171 ====
#  if_pc:003a if_ir:0000000000000000
#  rf_pc:0038 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000100000101 ex_result:0111
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:003a idin:9908 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0012 0123 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 172 ====
#  if_pc:003c if_ir:1001100100001000
#  rf_pc:003a rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:003c idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 173 ====
#  if_pc:003e if_ir:0000000000000000
#  rf_pc:003c rf_ir:1001100100001000 rf_treg1:0111 rf_treg2:0012 rf_immediate:0008
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:003e idin:0000 ioe:1
#  alu_ain:003c alu_bin:0008 alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 174 ====
#  if_pc:0040 if_ir:0000000000000000
#  rf_pc:003e rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:1001100100001000 ex_result:0044
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0040 idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:1 led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 175 ====
#  if_pc:0044 if_ir:0000000000000000
#  rf_pc:0040 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0044 idin:c7cc ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 176 ====
#  if_pc:0046 if_ir:1100011111001100
#  rf_pc:0044 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0046 idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 177 ====
#  if_pc:0048 if_ir:0000000000000000
#  rf_pc:0046 rf_ir:1100011111001100 rf_treg1:0110 rf_treg2:0200 rf_immediate:ffcc
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0200 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0048 idin:0000 ioe:1
#  alu_ain:0046 alu_bin:ffcc alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 178 ====
#  if_pc:004a if_ir:0000000000000000
#  rf_pc:0048 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:1100011111001100 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:004a idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:1 led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 179 ====
#  if_pc:0012 if_ir:0000000000000000
#  rf_pc:004a rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0012 idin:2502 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 180 ====
#  if_pc:0014 if_ir:0010010100000010
#  rf_pc:0012 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0014 idin:04e1 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 181 ====
#  if_pc:0016 if_ir:0000010011100001
#  rf_pc:0014 rf_ir:0010010100000010 rf_treg1:010c rf_treg2:0012 rf_immediate:0002
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0016 idin:0000 ioe:1
#  alu_ain:010c alu_bin:0002 alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 182 ====
#  if_pc:0018 if_ir:0000000000000000
#  rf_pc:0016 rf_ir:0000010011100001 rf_treg1:0004 rf_treg2:0110 rf_immediate:00e1
#  ex_ir:0010010100000010 ex_result:010e
#  daddr:0110 ddin:xxxx ddout:0004 doe:0 dwe:0
#  iaddr:0018 idin:0000 ioe:1
#  alu_ain:0004 alu_bin:0110 alu_op:0001 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 183 ====
#  if_pc:001a if_ir:0000000000000000
#  rf_pc:0018 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000010011100001 ex_result:0110
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:001a idin:04a5 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0012 0111 0123 0000 0004 010e 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 184 ====
#  if_pc:001c if_ir:0000010010100101
#  rf_pc:001a rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:001c idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 0111 0123 0000 0110 010e 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 185 ====
#  if_pc:001e if_ir:0000000000000000
#  rf_pc:001c rf_ir:0000010010100101 rf_treg1:0110 rf_treg2:010e rf_immediate:00a5
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:010e ddin:xxxx ddout:0110 doe:0 dwe:0
#  iaddr:001e idin:0000 ioe:1
#  alu_ain:0110 alu_bin:010e alu_op:0101 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 0111 0123 0000 0110 010e 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 186 ====
#  if_pc:0020 if_ir:0000000000000000
#  rf_pc:001e rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000010010100101 ex_result:0002
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0020 idin:8c2a ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0012 0111 0123 0000 0110 010e 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 187 ====
#  if_pc:0022 if_ir:1000110000101010
#  rf_pc:0020 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0022 idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 0111 0123 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 188 ====
#  if_pc:0024 if_ir:0000000000000000
#  rf_pc:0022 rf_ir:1000110000101010 rf_treg1:0002 rf_treg2:0111 rf_immediate:002a
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0111 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0024 idin:0000 ioe:1
#  alu_ain:0022 alu_bin:002a alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 0111 0123 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 189 ====
#  if_pc:0026 if_ir:0000000000000000
#  rf_pc:0024 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:1000110000101010 ex_result:004c
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0026 idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 0111 0123 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 190 ====
#  if_pc:0028 if_ir:0000000000000000
#  rf_pc:0026 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0028 idin:02b1 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 0111 0123 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 191 ====
#  if_pc:002a if_ir:0000001010110001
#  rf_pc:0028 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:002a idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 0111 0123 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 192 ====
#  if_pc:002c if_ir:0000000000000000
#  rf_pc:002a rf_ir:0000001010110001 rf_treg1:0123 rf_treg2:010e rf_immediate:00b1
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:010e ddin:1041 ddout:0123 doe:1 dwe:0
#  iaddr:002c idin:0000 ioe:1
#  alu_ain:0123 alu_bin:010e alu_op:0001 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 0111 0123 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 193 ====
#  if_pc:002e if_ir:0000000000000000
#  rf_pc:002c rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000001010110001 ex_result:1041
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:002e idin:0141 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0012 0111 0123 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 194 ====
#  if_pc:0030 if_ir:0000000101000001
#  rf_pc:002e rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0030 idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 0111 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 195 ====
#  if_pc:0032 if_ir:0000000000000000
#  rf_pc:0030 rf_ir:0000000101000001 rf_treg1:0111 rf_treg2:1041 rf_immediate:0041
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:1041 ddin:xxxx ddout:0111 doe:0 dwe:0
#  iaddr:0032 idin:0000 ioe:1
#  alu_ain:0111 alu_bin:1041 alu_op:0001 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 0111 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 196 ====
#  if_pc:0034 if_ir:0000000000000000
#  rf_pc:0032 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000101000001 ex_result:1041
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0034 idin:0105 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0012 0111 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 197 ====
#  if_pc:0036 if_ir:0000000100000101
#  rf_pc:0034 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0036 idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 1041 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 198 ====
#  if_pc:0038 if_ir:0000000000000000
#  rf_pc:0036 rf_ir:0000000100000101 rf_treg1:1041 rf_treg2:0012 rf_immediate:0005
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:1041 doe:0 dwe:0
#  iaddr:0038 idin:0000 ioe:1
#  alu_ain:1041 alu_bin:0012 alu_op:0101 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 1041 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 199 ====
#  if_pc:003a if_ir:0000000000000000
#  rf_pc:0038 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000100000101 ex_result:102f
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:003a idin:9908 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0012 1041 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 200 ====
#  if_pc:003c if_ir:1001100100001000
#  rf_pc:003a rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:003c idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 201 ====
#  if_pc:003e if_ir:0000000000000000
#  rf_pc:003c rf_ir:1001100100001000 rf_treg1:102f rf_treg2:0012 rf_immediate:0008
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:003e idin:0000 ioe:1
#  alu_ain:003c alu_bin:0008 alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 202 ====
#  if_pc:0040 if_ir:0000000000000000
#  rf_pc:003e rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:1001100100001000 ex_result:0044
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0040 idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:1 led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 203 ====
#  if_pc:0044 if_ir:0000000000000000
#  rf_pc:0040 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0044 idin:c7cc ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 204 ====
#  if_pc:0046 if_ir:1100011111001100
#  rf_pc:0044 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0046 idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 205 ====
#  if_pc:0048 if_ir:0000000000000000
#  rf_pc:0046 rf_ir:1100011111001100 rf_treg1:0110 rf_treg2:0200 rf_immediate:ffcc
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0200 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0048 idin:0000 ioe:1
#  alu_ain:0046 alu_bin:ffcc alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 206 ====
#  if_pc:004a if_ir:0000000000000000
#  rf_pc:0048 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:1100011111001100 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:004a idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:1 led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 207 ====
#  if_pc:0012 if_ir:0000000000000000
#  rf_pc:004a rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0012 idin:2502 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 208 ====
#  if_pc:0014 if_ir:0010010100000010
#  rf_pc:0012 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0014 idin:04e1 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 209 ====
#  if_pc:0016 if_ir:0000010011100001
#  rf_pc:0014 rf_ir:0010010100000010 rf_treg1:010e rf_treg2:0012 rf_immediate:0002
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0016 idin:0000 ioe:1
#  alu_ain:010e alu_bin:0002 alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 210 ====
#  if_pc:0018 if_ir:0000000000000000
#  rf_pc:0016 rf_ir:0000010011100001 rf_treg1:0002 rf_treg2:0110 rf_immediate:00e1
#  ex_ir:0010010100000010 ex_result:0110
#  daddr:0110 ddin:xxxx ddout:0002 doe:0 dwe:0
#  iaddr:0018 idin:0000 ioe:1
#  alu_ain:0002 alu_bin:0110 alu_op:0001 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 211 ====
#  if_pc:001a if_ir:0000000000000000
#  rf_pc:0018 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000010011100001 ex_result:0110
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:001a idin:04a5 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0012 102f 1041 0000 0002 0110 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 212 ====
#  if_pc:001c if_ir:0000010010100101
#  rf_pc:001a rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:001c idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 102f 1041 0000 0110 0110 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 213 ====
#  if_pc:001e if_ir:0000000000000000
#  rf_pc:001c rf_ir:0000010010100101 rf_treg1:0110 rf_treg2:0110 rf_immediate:00a5
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0110 ddin:xxxx ddout:0110 doe:0 dwe:0
#  iaddr:001e idin:0000 ioe:1
#  alu_ain:0110 alu_bin:0110 alu_op:0101 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 102f 1041 0000 0110 0110 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 214 ====
#  if_pc:0020 if_ir:0000000000000000
#  rf_pc:001e rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000010010100101 ex_result:0000
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0020 idin:8c2a ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0012 102f 1041 0000 0110 0110 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 215 ====
#  if_pc:0022 if_ir:1000110000101010
#  rf_pc:0020 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0022 idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 216 ====
#  if_pc:0024 if_ir:0000000000000000
#  rf_pc:0022 rf_ir:1000110000101010 rf_treg1:0000 rf_treg2:102f rf_immediate:002a
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:102f ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0024 idin:0000 ioe:1
#  alu_ain:0022 alu_bin:002a alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 217 ====
#  if_pc:0026 if_ir:0000000000000000
#  rf_pc:0024 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:1000110000101010 ex_result:004c
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0026 idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:1 led:000000
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 218 ====
#  if_pc:004c if_ir:0000000000000000
#  rf_pc:0026 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:004c idin:00d0 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 219 ====
#  if_pc:004e if_ir:0000000011010000
#  rf_pc:004c rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:004e idin:c7fe ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 220 ====
#  if_pc:0050 if_ir:1100011111111110
#  rf_pc:004e rf_ir:0000000011010000 rf_treg1:0012 rf_treg2:0200 rf_immediate:00d0
#  ex_ir:0000000000000000 ex_result:0012
#  daddr:0200 ddin:xxxx ddout:0012 doe:0 dwe:1
#  iaddr:0050 idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0200 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 221 ====
#  if_pc:0052 if_ir:0000000000000000
#  rf_pc:0050 rf_ir:1100011111111110 rf_treg1:0110 rf_treg2:0110 rf_immediate:fffe
#  ex_ir:0000000011010000 ex_result:0012
#  daddr:0110 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0052 idin:0000 ioe:1
#  alu_ain:0050 alu_bin:fffe alu_op:0100 reg_file_we:0 if_pc_we:0 led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ==== clock: 222 ====
#  if_pc:0054 if_ir:0000000000000000
#  rf_pc:0052 rf_ir:0000000000000000 rf_treg1:0012 rf_treg2:0012 rf_immediate:0000
#  ex_ir:1100011111111110 ex_result:004e
#  daddr:0012 ddin:xxxx ddout:0012 doe:0 dwe:0
#  iaddr:0054 idin:0000 ioe:1
#  alu_ain:0012 alu_bin:0012 alu_op:0000 reg_file_we:0 if_pc_we:1 led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 00 00 00 00
#  mem[08-0f]: 5f 10 35 01 00 00 00 00
#  mem[10-17]: 00 b1 25 02 04 e1 00 00
#  mem[18-1f]: 00 00 04 a5 00 00 00 00
#  mem[20-27]: 8c 2a 00 00 00 00 00 00
#  mem[28-2f]: 02 b1 00 00 00 00 01 41
#  mem[30-37]: 00 00 00 00 01 05 00 00
# 
# ** Note: $finish    : sim_risc16p.sv(65)
#    Time: 8920 ns  Iteration: 0  Instance: /sim_risc16p
# End time: 04:41:53 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
