
<html>
  <head><title>Tabular Format</title></head>
  <link rel="stylesheet" type="text/css" href="df_style.css"/>
  <body>
    <table border="1" class="dataframe tbl_main_style">
  <thead>
    <tr style="text-align: center;">
      <th>csr</th>
      <th>description</th>
      <th>address</th>
      <th>privilege_mode</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>CSR_DCSR</td>
      <td>Debug control and status register</td>
      <td>0x7b0</td>
      <td>D</td>
    </tr>
    <tr>
      <td>CSR_DPC</td>
      <td>Debug PC</td>
      <td>0x7b1</td>
      <td>D</td>
    </tr>
    <tr>
      <td>CSR_DSCRATCH0</td>
      <td>Optional scratch register</td>
      <td>0x7b2</td>
      <td>D</td>
    </tr>
    <tr>
      <td>CSR_DSCRATCH1</td>
      <td>Debug scratch register 1</td>
      <td>0x7b3</td>
      <td>D</td>
    </tr>
    <tr>
      <td>CSR_SSTATUS</td>
      <td>Supervisor status register</td>
      <td>0x100</td>
      <td>S</td>
    </tr>
    <tr>
      <td>CSR_SIE</td>
      <td>Supervisor Interrupt enable register</td>
      <td>0x104</td>
      <td>S</td>
    </tr>
    <tr>
      <td>CSR_SIP</td>
      <td>Supervisor interrupt pending</td>
      <td>0x144</td>
      <td>S</td>
    </tr>
    <tr>
      <td>CSR_STVEC</td>
      <td>Supervisor trap handler base address</td>
      <td>0x105</td>
      <td>S</td>
    </tr>
    <tr>
      <td>CSR_SCOUNTEREN</td>
      <td>Supervisor counter enable</td>
      <td>0x106</td>
      <td>S</td>
    </tr>
    <tr>
      <td>CSR_SSCRATCH</td>
      <td>Scartch Register for supervisor trap handlers</td>
      <td>0x140</td>
      <td>S</td>
    </tr>
    <tr>
      <td>CSR_SEPC</td>
      <td>Supervisor exception program counter</td>
      <td>0x141</td>
      <td>S</td>
    </tr>
    <tr>
      <td>CSR_SCAUSE</td>
      <td>Supervisor trap cause</td>
      <td>0x142</td>
      <td>S</td>
    </tr>
    <tr>
      <td>CSR_STVAL</td>
      <td>Supervisor bad address or instruction</td>
      <td>0x143</td>
      <td>S</td>
    </tr>
    <tr>
      <td>CSR_SATP</td>
      <td>Supervisor address translation and protection</td>
      <td>0x180</td>
      <td>S</td>
    </tr>
    <tr>
      <td>CSR_MSTATUS</td>
      <td>Machine Status Register</td>
      <td>0x300</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_MISA</td>
      <td>ISA and extensions</td>
      <td>0x301</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_MEDELEG</td>
      <td>Machine exception delegation register</td>
      <td>0x302</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_MIDELEG</td>
      <td>Machine interrupt delegation register</td>
      <td>0x303</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_MIE</td>
      <td>Machine Interrupt enable register</td>
      <td>0x304</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_MTVEC</td>
      <td>Machine trap-handler base address</td>
      <td>0x305</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_MCOUNTEREN</td>
      <td>Machine counter enable</td>
      <td>0x306</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_MSCRATCH</td>
      <td>Scratch register for machine trap handlers</td>
      <td>0x340</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_MEPC</td>
      <td>Machine exception program counter</td>
      <td>0x341</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_MCAUSE</td>
      <td>Machine Trap cause</td>
      <td>0x342</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_MTVAL</td>
      <td>Machine bad address or Instruction</td>
      <td>0x343</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_MIP</td>
      <td>Machine Interrupt Pending</td>
      <td>0x344</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_MVENDORID</td>
      <td>Vendor ID</td>
      <td>0xf11</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_MARCHID</td>
      <td>Architecture ID</td>
      <td>0xf12</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_MIMPID</td>
      <td>Implementation ID</td>
      <td>0xf13</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_MHARTID</td>
      <td>Hardware Thread ID</td>
      <td>0xf14</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_MCYCLE</td>
      <td>Machine Cycle counter</td>
      <td>0xb00</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_MCYCLE_H</td>
      <td>Upper 32 bits of mcycle,RV32I only</td>
      <td>0xb80</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_MINSTRET</td>
      <td>Machine Instruction retired counter</td>
      <td>0xb02</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_MINSTRET_H</td>
      <td>Upper 32 bits of minstret,RV32I only</td>
      <td>0xb82</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_GPC1</td>
      <td>GPC1-Lower 32 bits</td>
      <td>0xb03</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_GPC1H</td>
      <td>GPC1-Upper 32 bits</td>
      <td>0xb83</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_GPC2</td>
      <td>GPC2-Lower 32 bits</td>
      <td>0xb04</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_GPC2H</td>
      <td>GPC2-Upper 32 bits</td>
      <td>0xb84</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_GPC3</td>
      <td>GPC3-Lower 32 bits</td>
      <td>0xb05</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_GPC3H</td>
      <td>GPC3-Upper 32 bits</td>
      <td>0xb85</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_GPC4</td>
      <td>GPC4-Lower 32 bits</td>
      <td>0xb06</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_GPC4H</td>
      <td>GPC4-Upper 32 bits</td>
      <td>0xb86</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_GPC5</td>
      <td>GPC5-Lower 32 bits</td>
      <td>0xb07</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_GPC5H</td>
      <td>GPC5-Upper 32 bits</td>
      <td>0xb87</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_GPC6</td>
      <td>GPC6-Lower 32 bits</td>
      <td>0xb08</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_GPC6H</td>
      <td>GPC6-Upper 32 bits</td>
      <td>0xb88</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_GPC1_PMES</td>
      <td>Machine performance-monitoring event selector</td>
      <td>0x323</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_GPC2_PMES</td>
      <td>Machine performance-monitoring event selector</td>
      <td>0x324</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_GPC3_PMES</td>
      <td>Machine performance-monitoring event selector</td>
      <td>0x325</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_GPC4_PMES</td>
      <td>Machine performance-monitoring event selector</td>
      <td>0x326</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_GPC5_PMES</td>
      <td>Machine performance-monitoring event selector</td>
      <td>0x327</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_GPC6_PMES</td>
      <td>Machine performance-monitoring event selector</td>
      <td>0x328</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_ICACHE</td>
      <td>Custom Register to enable/disable for Icache [bit 0]</td>
      <td>0x7c0</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_DCACHE</td>
      <td>Custom Register to enable/disable for Dcache [bit 0]</td>
      <td>0x7c1</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_PMPCFG0</td>
      <td>Physical Memory Protection CSRs</td>
      <td>0x3a0</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_PMPCFG1</td>
      <td>Physical Memory Protection CSRs</td>
      <td>0x3a1</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_PMPCFG2</td>
      <td>Physical Memory Protection CSRs</td>
      <td>0x3a2</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_PMPCFG3</td>
      <td>Physical Memory Protection CSRs</td>
      <td>0x3a3</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_PMPADDR0</td>
      <td>PMP address registers</td>
      <td>0x3b0</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_PMPADDR1</td>
      <td>PMP address registers</td>
      <td>0x3b1</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_PMPADDR2</td>
      <td>PMP address registers</td>
      <td>0x3b2</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_PMPADDR3</td>
      <td>PMP address registers</td>
      <td>0x3b3</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_PMPADDR4</td>
      <td>PMP address registers</td>
      <td>0x3b4</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_PMPADDR5</td>
      <td>PMP address registers</td>
      <td>0x3b5</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_PMPADDR6</td>
      <td>PMP address registers</td>
      <td>0x3b6</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_PMPADDR7</td>
      <td>PMP address registers</td>
      <td>0x3b7</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_PMPADDR8</td>
      <td>PMP address registers</td>
      <td>0x3b8</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_PMPADDR9</td>
      <td>PMP address registers</td>
      <td>0x3b9</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_PMPADDR10</td>
      <td>PMP address registers</td>
      <td>0x3ba</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_PMPADDR11</td>
      <td>PMP address registers</td>
      <td>0x3bb</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_PMPADDR12</td>
      <td>PMP address registers</td>
      <td>0x3bc</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_PMPADDR13</td>
      <td>PMP address registers</td>
      <td>0x3bd</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_PMPADDR14</td>
      <td>PMP address registers</td>
      <td>0x3be</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_PMPADDR15</td>
      <td>PMP address registers</td>
      <td>0x3bf</td>
      <td>M</td>
    </tr>
    <tr>
      <td>CSR_FFLAGS</td>
      <td>Floating point Accrued Exceptions</td>
      <td>0x1</td>
      <td>U</td>
    </tr>
    <tr>
      <td>CSR_FRM</td>
      <td>Floating point dynamic rounding mode</td>
      <td>0x2</td>
      <td>U</td>
    </tr>
    <tr>
      <td>CSR_FCSR</td>
      <td>Floating point Control and Status Register</td>
      <td>0x3</td>
      <td>U</td>
    </tr>
    <tr>
      <td>CSR_FTRAN</td>
      <td>Floating Point Custom CSR</td>
      <td>0x800</td>
      <td>U</td>
    </tr>
    <tr>
      <td>CSR_CYCLE</td>
      <td>Cycle counter for RDCYCLE instruction</td>
      <td>0xc00</td>
      <td>U</td>
    </tr>
    <tr>
      <td>CSR_CYCLE_H</td>
      <td>Upper 32 bits RDCYCLE</td>
      <td>0xc80</td>
      <td>U</td>
    </tr>
    <tr>
      <td>CSR_INSTRET</td>
      <td>Instructions-retired counter for RDINSTRET instruction</td>
      <td>0xc02</td>
      <td>U</td>
    </tr>
    <tr>
      <td>CSR_INSTRET_H</td>
      <td>Upper 32 bits RDINSTRET</td>
      <td>0xc82</td>
      <td>U</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_DCSR
<br>
CSR Address : 0x7b0
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:28</td>
      <td>R</td>
      <td>0(No debug support), 4(Debug support exists), 15(there is debug support, but it doesnt conform to any available version)</td>
    </tr>
    <tr>
      <td>15:15</td>
      <td>RW</td>
      <td>0: ebreak instructions in M-mode behave as described in the Privileged Spec.1: ebreak instructions in M-mode enter Debug Mode.</td>
    </tr>
    <tr>
      <td>13:13</td>
      <td>RW</td>
      <td>0: ebreak instructions in S-mode behave as described in the Privileged Spec.1: ebreak instructions in S-mode enter Debug Mode.</td>
    </tr>
    <tr>
      <td>12:12</td>
      <td>RW</td>
      <td>0: ebreak instructions in U-mode behave as described in the Privileged Spec. 1: ebreak instructions in U-mode enter Debug</td>
    </tr>
    <tr>
      <td>11:11</td>
      <td>WARL</td>
      <td>(0) Interrupts (including NMI) are disabled during single stepping. (1) Interrupts (including NMI) are enabled during single stepping.</td>
    </tr>
    <tr>
      <td>10:10</td>
      <td>WARL</td>
      <td>(0) Increment counters as usual. (1) increment any hart-local counters while in Debug Mode or on ebreak instructions that cause entry into Debug Mode.</td>
    </tr>
    <tr>
      <td>9:9</td>
      <td>WARL</td>
      <td>(0) Increment timers as usual. (1) increment any hart-local timers while in Debug Mode.</td>
    </tr>
    <tr>
      <td>8:6</td>
      <td>RW</td>
      <td>Explains why Debug Mode was entered</td>
    </tr>
    <tr>
      <td>4:4</td>
      <td>WARL</td>
      <td>(0) MPRV in mstatus is ignored in Debug Mode.(1) MPRV in mstatus takes effect in Debug Mode.</td>
    </tr>
    <tr>
      <td>3:3</td>
      <td>R</td>
      <td>When set, there is a Non-Maskable-Interrupt (NMI) pending for the hart.</td>
    </tr>
    <tr>
      <td>2:2</td>
      <td>RW</td>
      <td>When set and not in Debug Mode, the hart will only execute a single instruction and then enter Debug Mode.</td>
    </tr>
    <tr>
      <td>1:1</td>
      <td>RW</td>
      <td>When set and not in Debug Mode, the hart will only execute a single instruction and then enter Debug Mode.</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_DPC
<br>
CSR Address : 0x7b1
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>update with the virtual address of the next instruction to be executed</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_DSCRATCH0
<br>
CSR Address : 0x7b2
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>Lower 32-bits of 64-bit machine cycle counter</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_DSCRATCH1
<br>
CSR Address : 0x7b3
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>Optional scratch register</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_SSTATUS
<br>
CSR Address : 0x100
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:31</td>
      <td>RW</td>
      <td>SD</td>
    </tr>
    <tr>
      <td>30:20</td>
      <td>WPRI</td>
      <td>reserved for future use</td>
    </tr>
    <tr>
      <td>19:19</td>
      <td>RW</td>
      <td>The MXR bit modifies the privilege with which loads access virtual memory</td>
    </tr>
    <tr>
      <td>18:18</td>
      <td>RW</td>
      <td>The SUM bit modifies the privilege with which S-mode loads and stores access virtual memory.</td>
    </tr>
    <tr>
      <td>17:17</td>
      <td>WPRI</td>
      <td>reserved for future use</td>
    </tr>
    <tr>
      <td>16:15</td>
      <td>RW</td>
      <td></td>
    </tr>
    <tr>
      <td>14:13</td>
      <td>RW</td>
      <td></td>
    </tr>
    <tr>
      <td>12:9</td>
      <td>WPRI</td>
      <td>reserved for future use</td>
    </tr>
    <tr>
      <td>8:8</td>
      <td>RW</td>
      <td>SPP bit indicates the privilege level at which a hart was executing before entering supervisor mode.</td>
    </tr>
    <tr>
      <td>7:6</td>
      <td>WPRI</td>
      <td>reserved for future use</td>
    </tr>
    <tr>
      <td>5:5</td>
      <td>RW</td>
      <td>The SPIE bit indicates whether supervisor interrupts were enabled prior to trappin into supervisor mode.</td>
    </tr>
    <tr>
      <td>4:4</td>
      <td>RW</td>
      <td>When a URET instruction is executed, UIE is set to UPIE, and UPIE is set to 1.</td>
    </tr>
    <tr>
      <td>3:2</td>
      <td>WPRI</td>
      <td>reserved for future use</td>
    </tr>
    <tr>
      <td>1:1</td>
      <td>RW</td>
      <td>The SIE bit enables or disables all interrupts in supervisor mode.</td>
    </tr>
    <tr>
      <td>0:0</td>
      <td>RW</td>
      <td>The UIE bit enables or disables user-mode interrupts.</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_SIE
<br>
CSR Address : 0x104
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:10</td>
      <td>RW</td>
      <td>reserved for future use</td>
    </tr>
    <tr>
      <td>9:9</td>
      <td>RW</td>
      <td>Supervisorlevel external interrupts are disabled when the SEIE bit</td>
    </tr>
    <tr>
      <td>8:8</td>
      <td>RW</td>
      <td>User-level external interrupts are disabled when the UEIE bit in the sie register is clear.</td>
    </tr>
    <tr>
      <td>7:6</td>
      <td>RW</td>
      <td>reserved for future use</td>
    </tr>
    <tr>
      <td>5:5</td>
      <td>RW</td>
      <td>Supervisorlevel timer interrupts are disabled when the STIE bit in the sie register is clear.</td>
    </tr>
    <tr>
      <td>4:4</td>
      <td>RW</td>
      <td>User-level timer interrupts are disabled when the UTIE bit in the sie register is clear.</td>
    </tr>
    <tr>
      <td>3:2</td>
      <td>RW</td>
      <td>reserved for future use</td>
    </tr>
    <tr>
      <td>1:1</td>
      <td>RW</td>
      <td>Supervisor-level software interrupts are disabled when the SSIE bit in the sie register is clear.</td>
    </tr>
    <tr>
      <td>0:0</td>
      <td>RW</td>
      <td>User-level software interrupts are disabled when the USIE bit in the sie register is clear</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_SIP
<br>
CSR Address : 0x144
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:10</td>
      <td>RW</td>
      <td>reserved for future use</td>
    </tr>
    <tr>
      <td>9:9</td>
      <td>RW</td>
      <td>A supervisor-level external interrupt is pending if the SEIP bit in the sip register is set.</td>
    </tr>
    <tr>
      <td>8:8</td>
      <td>RW</td>
      <td>UEIP may be written by S-mode software to indicate to U-mode that an external interrupt is pending.</td>
    </tr>
    <tr>
      <td>7:6</td>
      <td>RW</td>
      <td>reserved for future use</td>
    </tr>
    <tr>
      <td>5:5</td>
      <td>RW</td>
      <td>A supervisor-level timer interrupt is pending if the STIP bit in the sip register is set</td>
    </tr>
    <tr>
      <td>4:4</td>
      <td>RW</td>
      <td>A user-level timer interrupt is pending if the UTIP bit in the sip register is set</td>
    </tr>
    <tr>
      <td>3:2</td>
      <td>RW</td>
      <td>reserved for future use</td>
    </tr>
    <tr>
      <td>1:1</td>
      <td>RW</td>
      <td>A supervisor-level software interrupt is triggered on the current hart by writing 1 to its supervisor software interrupt-pending (SSIP) bit</td>
    </tr>
    <tr>
      <td>0:0</td>
      <td>RW</td>
      <td>A user-level software interrupt is triggered on the current hart by  riting 1 to its user software interrupt-pending (USIP) bit</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_STVEC
<br>
CSR Address : 0x105
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:2</td>
      <td>WARL</td>
      <td>The BASE field in stvec is a WARL field that can hold any valid virtual or physical address, subject to alignment constraints</td>
    </tr>
    <tr>
      <td>1:0</td>
      <td>WARL</td>
      <td>When MODE=Direct, all traps into supervisor mode cause the pc to be set to the address in the BASE field. When MODE=Vectored, all synchronous exceptions into supervisor mode cause the pc to be set to the address in the BASE field, whereas interrupts cause the pc to be set to the address in the BASE field plus four times the interrupt cause number.</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_SCOUNTEREN
<br>
CSR Address : 0x106
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:3</td>
      <td>RW</td>
      <td>When its is clear, attempts to read the cycle,time, instret, or hpmcountern register while executing in U-mode will cause an illegal instruction exception. When one of these bits is set, access to the corresponding register is permitted.</td>
    </tr>
    <tr>
      <td>2:2</td>
      <td>RW</td>
      <td>When its is clear, attempts to read the cycle,time, instret, or hpmcountern register while executing in U-mode will cause an illegal instruction exception. When one of these bits is set, access to the corresponding register is permitted</td>
    </tr>
    <tr>
      <td>1:1</td>
      <td>RW</td>
      <td>When its is clear, attempts to read the cycle,time, instret, or hpmcountern register while executing in U-mode will cause an illegal instruction exception. When one of these bits is set, access to the corresponding register is permitted</td>
    </tr>
    <tr>
      <td>0:0</td>
      <td>RW</td>
      <td>When its is clear, attempts to read the cycle,time, instret, or hpmcountern register while executing in U-mode will cause an illegal instruction exception. When one of these bits is set, access to the corresponding register is permitted</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_SSCRATCH
<br>
CSR Address : 0x140
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>it is used to hold a pointer to the hart-local supervisor context while the hart is executing user code.</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_SEPC
<br>
CSR Address : 0x141
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>On implementations that support only IALIGN=32, the two low bits (sepc[1:0]) are always zero</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_SCAUSE
<br>
CSR Address : 0x142
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:31</td>
      <td>RW</td>
      <td>The Interrupt bit in the scause register is set if the trap was caused by an interrupt.</td>
    </tr>
    <tr>
      <td>30:0</td>
      <td>WLRL</td>
      <td>The Exception Code field contains a code identifying the last exception</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_STVAL
<br>
CSR Address : 0x143
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>when a trap is taken into S-mode, stval is written with exception-specific information to assist software in handling the trap.</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_SATP
<br>
CSR Address : 0x180
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:31</td>
      <td>WARL</td>
      <td>this selects the current address-translation scheme.</td>
    </tr>
    <tr>
      <td>30:22</td>
      <td>WARL</td>
      <td>address space identifier, which facilitates address-translation fences on a per-address-space basis</td>
    </tr>
    <tr>
      <td>21:0</td>
      <td>WARL</td>
      <td>physical page number (PPN), this holds the root page table</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_MSTATUS
<br>
CSR Address : 0x300
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:31</td>
      <td>RW</td>
      <td>SD</td>
    </tr>
    <tr>
      <td>30:23</td>
      <td>WPRI</td>
      <td>reserved for future use</td>
    </tr>
    <tr>
      <td>22:22</td>
      <td>RW</td>
      <td>Trap SRET: supports intercepting the supervisor exception return instruction</td>
    </tr>
    <tr>
      <td>21:21</td>
      <td>RW</td>
      <td>Timeout Wait: supports intercepting the WFI instruction</td>
    </tr>
    <tr>
      <td>20:20</td>
      <td>RW</td>
      <td>Trap Virtual Memory,supports intercepting supervisor virtual-memory management operations.</td>
    </tr>
    <tr>
      <td>19:19</td>
      <td>RW</td>
      <td>Make eXecutable Readable: modifies the privilege with which loads access virtual memory.</td>
    </tr>
    <tr>
      <td>18:18</td>
      <td>RW</td>
      <td>permit Supervisor User Memory access</td>
    </tr>
    <tr>
      <td>17:17</td>
      <td>RW</td>
      <td>Modify PRiVilege</td>
    </tr>
    <tr>
      <td>16:15</td>
      <td>RW</td>
      <td>use to reduce the cost of context save and restore by setting and tracking the current state</td>
    </tr>
    <tr>
      <td>14:13</td>
      <td>RW</td>
      <td>use to reduce the cost of context save and restore by setting and tracking the current state</td>
    </tr>
    <tr>
      <td>12:11</td>
      <td>RW</td>
      <td>xPP fields can only hold privilege modes up to x, so MPP is two bits wide, SPP is one bit wide, and UPP is implicitly zero</td>
    </tr>
    <tr>
      <td>10:9</td>
      <td>WPRI</td>
      <td>reserved for future use</td>
    </tr>
    <tr>
      <td>8:8</td>
      <td>RW</td>
      <td>xPP fields can only hold privilege modes up to x, so MPP is two bits wide, SPP is one bit wide, and UPP is implicitly zero</td>
    </tr>
    <tr>
      <td>7:7</td>
      <td>RW</td>
      <td>MPIE</td>
    </tr>
    <tr>
      <td>6:6</td>
      <td>WPRI</td>
      <td>reserved for future use</td>
    </tr>
    <tr>
      <td>5:5</td>
      <td>RW</td>
      <td>indicates whether supervisor interrupts were enabled prior to trapping into supervisor mode</td>
    </tr>
    <tr>
      <td>4:4</td>
      <td>RW</td>
      <td>indicates whether user-level interrupts were enabled prior to taking a user-level trap</td>
    </tr>
    <tr>
      <td>3:3</td>
      <td>RW</td>
      <td>Global interrupt-enable bits</td>
    </tr>
    <tr>
      <td>2:2</td>
      <td>WPRI</td>
      <td>reserved for future use</td>
    </tr>
    <tr>
      <td>1:1</td>
      <td>RW</td>
      <td>Global interrupt-enable bits</td>
    </tr>
    <tr>
      <td>0:0</td>
      <td>RW</td>
      <td>Global interrupt-enable bits</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_MISA
<br>
CSR Address : 0x301
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:30</td>
      <td>WARL</td>
      <td>Machine XLEN, field encodes the native base integer ISA width</td>
    </tr>
    <tr>
      <td>25:0</td>
      <td>WARL</td>
      <td>this encodes the presence of the standard extensions, with a single bit per letter of the alphabet</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_MEDELEG
<br>
CSR Address : 0x302
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>WARL</td>
      <td>It has a bit position allocated for every synchronous exception`</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_MIDELEG
<br>
CSR Address : 0x303
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>WARL</td>
      <td>holds trap delegation bits for individual interrupts</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_MIE
<br>
CSR Address : 0x304
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>11:11</td>
      <td>WARL</td>
      <td>enables machine external interrupts when set</td>
    </tr>
    <tr>
      <td>9:9</td>
      <td>WARL</td>
      <td>enable S-mode external interrupts,</td>
    </tr>
    <tr>
      <td>8:8</td>
      <td>WARL</td>
      <td>enables U-mode external interrupts</td>
    </tr>
    <tr>
      <td>7:7</td>
      <td>WARL</td>
      <td>timer interrupt-enable bit for M-mode</td>
    </tr>
    <tr>
      <td>5:5</td>
      <td>WARL</td>
      <td>timer interrupt-enable bit for S-mode</td>
    </tr>
    <tr>
      <td>4:4</td>
      <td>WARL</td>
      <td>timer interrupt-enable bit for U-mode</td>
    </tr>
    <tr>
      <td>3:3</td>
      <td>RW</td>
      <td>enable M-mode Software interrupts</td>
    </tr>
    <tr>
      <td>1:1</td>
      <td>WARL</td>
      <td>enable S-mode software interrupts</td>
    </tr>
    <tr>
      <td>0:0</td>
      <td>WARL</td>
      <td>enable U-mode software interrrupts</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_MTVEC
<br>
CSR Address : 0x305
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:2</td>
      <td>WARL</td>
      <td>holds trap vector configuration,</td>
    </tr>
    <tr>
      <td>1:0</td>
      <td>WARL</td>
      <td>impose additional alignment constraints on the value in the BASE field</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_MCOUNTEREN
<br>
CSR Address : 0x306
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:3</td>
      <td>WARL</td>
      <td>When its is clear, attempts to read the cycle,time, instret, or hpmcountern register while executing in U-mode will cause an illegal instruction exception. When one of these bits is set, access to the corresponding register is permitted.</td>
    </tr>
    <tr>
      <td>2:2</td>
      <td>WARL</td>
      <td>When its is clear, attempts to read the cycle,time, instret, or hpmcountern register while executing in U-mode will cause an illegal instruction exception. When one of these bits is set, access to the corresponding register is permitted</td>
    </tr>
    <tr>
      <td>1:1</td>
      <td>WARL</td>
      <td>When its is clear, attempts to read the cycle,time, instret, or hpmcountern register while executing in U-mode will cause an illegal instruction exception. When one of these bits is set, access to the corresponding register is permitted</td>
    </tr>
    <tr>
      <td>0:0</td>
      <td>WARL</td>
      <td>When its is clear, attempts to read the cycle,time, instret, or hpmcountern register while executing in U-mode will cause an illegal instruction exception. When one of these bits is set, access to the corresponding register is permitted</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_MSCRATCH
<br>
CSR Address : 0x340
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>hold a pointer to a machine-mode hart-local context space and swapped with a user register upon entry to an M-mode trap handler</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_MEPC
<br>
CSR Address : 0x341
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>WARL</td>
      <td>holds all valid physical and virtual addresses</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_MCAUSE
<br>
CSR Address : 0x342
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:31</td>
      <td>RW</td>
      <td>its set if the trap was caused by an interrupt</td>
    </tr>
    <tr>
      <td>30:0</td>
      <td>WLRL</td>
      <td>hold supported exception codes</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_MTVAL
<br>
CSR Address : 0x343
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>When a trap is taken into M-mode, mtval is either set to zero or written with exception-specific information to assist software in handling the trap.</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_MIP
<br>
CSR Address : 0x344
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>11:11</td>
      <td>R</td>
      <td>indicate external interrupts pending</td>
    </tr>
    <tr>
      <td>9:9</td>
      <td>RW</td>
      <td>SEIP may be written by M-mode software to indicate to S-mode that an external interrupt is pending</td>
    </tr>
    <tr>
      <td>8:8</td>
      <td>RW</td>
      <td>enables external interrupts</td>
    </tr>
    <tr>
      <td>7:7</td>
      <td>R</td>
      <td>Correspond to timer interrupt-pending bits for machine interrupt</td>
    </tr>
    <tr>
      <td>5:5</td>
      <td>RW</td>
      <td>Correspond to timer interrupt-pending bits for Supervisor interrupt</td>
    </tr>
    <tr>
      <td>4:4</td>
      <td>RW</td>
      <td>Correspond to timer interrupt-pending bits for user interrupt</td>
    </tr>
    <tr>
      <td>3:3</td>
      <td>R</td>
      <td>use for remote harts to provide machine-mode interprocessor interrupts</td>
    </tr>
    <tr>
      <td>1:1</td>
      <td>RW</td>
      <td>A hart to directly write its own SSIP bits when running in the appropriate mode</td>
    </tr>
    <tr>
      <td>0:0</td>
      <td>RW</td>
      <td>A hart to directly write its own USIP bits when running in the appropriate mode</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_MVENDORID
<br>
CSR Address : 0xf11
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:7</td>
      <td>R</td>
      <td>Contain encoding for number of one-byte continuation codes discarding the parity bit</td>
    </tr>
    <tr>
      <td>6:0</td>
      <td>R</td>
      <td>Contain encording for the final byte discarding the parity bit</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_MARCHID
<br>
CSR Address : 0xf12
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>R</td>
      <td>Provide Encoding the base microarchitecture of the hart</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_MIMPID
<br>
CSR Address : 0xf13
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>R</td>
      <td>Provides unique encoding of the version of the processor implementation</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_MHARTID
<br>
CSR Address : 0xf14
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>R</td>
      <td>contains the integer ID of the hardware thread running the code</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_MCYCLE
<br>
CSR Address : 0xb00
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>lower 32-bits of 64-bit machine cycle counter</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_MCYCLE_H
<br>
CSR Address : 0xb80
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>upper 32-bits of 64-bit machine cycle counter</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_MINSTRET
<br>
CSR Address : 0xb02
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>Lower count of the number of instructions the hart has retired</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_MINSTRET_H
<br>
CSR Address : 0xb82
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>upper counts of the number of instructions the hart has retired</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_GPC1
<br>
CSR Address : 0xb03
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>Lower 32-bits of GPC1</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_GPC1H
<br>
CSR Address : 0xb83
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>Higher 32-bits of GPC1</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_GPC2
<br>
CSR Address : 0xb04
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>Lower 32-bits of GPC2</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_GPC2H
<br>
CSR Address : 0xb84
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>Higher 32-bits of GPC2</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_GPC3
<br>
CSR Address : 0xb05
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>Lower 32-bits of GPC3</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_GPC3H
<br>
CSR Address : 0xb85
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>Lower 32-bits of GPC3</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_GPC4
<br>
CSR Address : 0xb06
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>Lower 32-bits of GPC4</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_GPC4H
<br>
CSR Address : 0xb86
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>Higher 32-bits of GPC4</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_GPC5
<br>
CSR Address : 0xb07
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>Lower 32-bits of GPC5</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_GPC5H
<br>
CSR Address : 0xb87
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>Higher 32-bits of GPC5</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_GPC6
<br>
CSR Address : 0xb08
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>Lower 32-bits of GPC6</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_GPC6H
<br>
CSR Address : 0xb88
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>Higher 32-bits of GPC6</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_GPC1_PMES
<br>
CSR Address : 0x323
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>4:0</td>
      <td>RW</td>
      <td>event selector CSRs</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_GPC2_PMES
<br>
CSR Address : 0x324
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>4:0</td>
      <td>RW</td>
      <td>event selector CSRs</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_GPC3_PMES
<br>
CSR Address : 0x325
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>4:0</td>
      <td>RW</td>
      <td>event selector CSRs</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_GPC4_PMES
<br>
CSR Address : 0x326
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>4:0</td>
      <td>RW</td>
      <td>event selector CSRs</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_GPC5_PMES
<br>
CSR Address : 0x327
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>4:0</td>
      <td>RW</td>
      <td>event selector CSRs</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_GPC6_PMES
<br>
CSR Address : 0x328
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>4:0</td>
      <td>RW</td>
      <td>event selector CSRs</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_ICACHE
<br>
CSR Address : 0x7c0
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>0:0</td>
      <td>RW</td>
      <td>Custom Register</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_DCACHE
<br>
CSR Address : 0x7c1
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>0:0</td>
      <td>RW</td>
      <td>Custom Register</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_PMPCFG0
<br>
CSR Address : 0x3a0
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:24</td>
      <td>RW</td>
      <td>hold the configurations</td>
    </tr>
    <tr>
      <td>23:16</td>
      <td>RW</td>
      <td>hold the configurations</td>
    </tr>
    <tr>
      <td>15:8</td>
      <td>RW</td>
      <td>hold the configurations</td>
    </tr>
    <tr>
      <td>7:0</td>
      <td>RW</td>
      <td>hold the configurations</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_PMPCFG1
<br>
CSR Address : 0x3a1
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:24</td>
      <td>RW</td>
      <td>hold the configurations</td>
    </tr>
    <tr>
      <td>23:16</td>
      <td>RW</td>
      <td>hold the configurations</td>
    </tr>
    <tr>
      <td>15:8</td>
      <td>RW</td>
      <td>hold the configurations</td>
    </tr>
    <tr>
      <td>7:0</td>
      <td>RW</td>
      <td>hold the configurations</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_PMPCFG2
<br>
CSR Address : 0x3a2
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:24</td>
      <td>RW</td>
      <td>hold the configurations</td>
    </tr>
    <tr>
      <td>23:16</td>
      <td>RW</td>
      <td>hold the configurations</td>
    </tr>
    <tr>
      <td>15:8</td>
      <td>RW</td>
      <td>hold the configurations</td>
    </tr>
    <tr>
      <td>7:0</td>
      <td>RW</td>
      <td>hold the configurations</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_PMPCFG3
<br>
CSR Address : 0x3a3
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:24</td>
      <td>RW</td>
      <td>hold the configurations</td>
    </tr>
    <tr>
      <td>23:16</td>
      <td>RW</td>
      <td>hold the configurations</td>
    </tr>
    <tr>
      <td>15:8</td>
      <td>RW</td>
      <td>hold the configurations</td>
    </tr>
    <tr>
      <td>7:0</td>
      <td>RW</td>
      <td>hold the configurations</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_PMPADDR0
<br>
CSR Address : 0x3b0
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>encodes bits 33-2 of a 34-bit physical address</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_PMPADDR1
<br>
CSR Address : 0x3b1
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>encodes bits 33-2 of a 34-bit physical address</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_PMPADDR2
<br>
CSR Address : 0x3b2
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>encodes bits 33-2 of a 34-bit physical address</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_PMPADDR3
<br>
CSR Address : 0x3b3
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>encodes bits 33-2 of a 34-bit physical address</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_PMPADDR4
<br>
CSR Address : 0x3b4
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>encodes bits 33-2 of a 34-bit physical address</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_PMPADDR5
<br>
CSR Address : 0x3b5
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>encodes bits 33-2 of a 34-bit physical address</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_PMPADDR6
<br>
CSR Address : 0x3b6
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>encodes bits 33-2 of a 34-bit physical address</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_PMPADDR7
<br>
CSR Address : 0x3b7
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>encodes bits 33-2 of a 34-bit physical address</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_PMPADDR8
<br>
CSR Address : 0x3b8
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>encodes bits 33-2 of a 34-bit physical address</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_PMPADDR9
<br>
CSR Address : 0x3b9
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>encodes bits 33-2 of a 34-bit physical address</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_PMPADDR10
<br>
CSR Address : 0x3ba
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>encodes bits 33-2 of a 34-bit physical address</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_PMPADDR11
<br>
CSR Address : 0x3bb
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>encodes bits 33-2 of a 34-bit physical address</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_PMPADDR12
<br>
CSR Address : 0x3bc
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>encodes bits 33-2 of a 34-bit physical address</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_PMPADDR13
<br>
CSR Address : 0x3bd
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>encodes bits 33-2 of a 34-bit physical address</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_PMPADDR14
<br>
CSR Address : 0x3be
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>encodes bits 33-2 of a 34-bit physical address</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_PMPADDR15
<br>
CSR Address : 0x3bf
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>RW</td>
      <td>encodes bits 33-2 of a 34-bit physical address</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_FFLAGS
<br>
CSR Address : 0x1
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>4:0</td>
      <td>RW</td>
      <td>Floating point Accrued Exceptions</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_FRM
<br>
CSR Address : 0x2
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>2:0</td>
      <td>RW</td>
      <td>Floating point dynamic rounding mod</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_FCSR
<br>
CSR Address : 0x3
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>7:0</td>
      <td>RW</td>
      <td>Floating-Point Control and Status Register</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_FTRAN
<br>
CSR Address : 0x800
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>6:0</td>
      <td>RW</td>
      <td>Floating Point Custom CSR</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_CYCLE
<br>
CSR Address : 0xc00
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>R</td>
      <td>Upper 32 bits of cycle,</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_CYCLE_H
<br>
CSR Address : 0xc80
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>R</td>
      <td>Upper 32 bits of cycle</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_INSTRET
<br>
CSR Address : 0xc02
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>R</td>
      <td>Lower 32 bits of instret</td>
    </tr>
  </tbody>
</table>
<br>

<br>
CSR : CSR_INSTRET_H
<br>
CSR Address : 0xc82
<br>
Reset Value :         
<br>
<table border="1" class="dataframe mystyle">
  <thead>
    <tr style="text-align: center;">
      <th>Bit#</th>
      <th>Mode</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>31:0</td>
      <td>R</td>
      <td>Upper 32 bits of instret</td>
    </tr>
  </tbody>
</table>
  </body>
</html>.
