// Seed: 3897458537
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_14 = -1;
  wire  id_15;
  logic id_16;
  wire  id_17;
  wire id_18, id_19, id_20, id_21;
  assign id_7 = id_10;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    output logic id_2,
    output wand id_3
);
  wire \id_5 ;
  always @((id_1 || -1 == 1)) begin : LABEL_0
    id_2 = \id_5 ;
  end
  module_0 modCall_1 (
      \id_5 ,
      \id_5 ,
      \id_5 ,
      \id_5 ,
      \id_5 ,
      \id_5 ,
      \id_5 ,
      \id_5 ,
      \id_5 ,
      \id_5 ,
      \id_5 ,
      \id_5 ,
      \id_5
  );
endmodule
