#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Sep 10 11:51:20 2024
# Process ID: 21920
# Current directory: C:/Repos/ug3-seeg/ug3-seeg.runs/impl_1
# Command line: vivado.exe -log jtag_axi_test_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source jtag_axi_test_wrapper.tcl -notrace
# Log file: C:/Repos/ug3-seeg/ug3-seeg.runs/impl_1/jtag_axi_test_wrapper.vdi
# Journal file: C:/Repos/ug3-seeg/ug3-seeg.runs/impl_1\vivado.jou
# Running On: GramForGram, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 12, Host memory: 16847 MB
#-----------------------------------------------------------
source jtag_axi_test_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 455.113 ; gain = 157.742
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 536.770 ; gain = 76.809
Command: link_design -top jtag_axi_test_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint 'c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_clk_wiz_0_0/jtag_axi_test_clk_wiz_0_0.dcp' for cell 'jtag_axi_test_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_ila_0_0/jtag_axi_test_ila_0_0.dcp' for cell 'jtag_axi_test_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_jtag_axi_0_0/jtag_axi_test_jtag_axi_0_0.dcp' for cell 'jtag_axi_test_i/jtag_axi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_proc_sys_reset_0_0/jtag_axi_test_proc_sys_reset_0_0.dcp' for cell 'jtag_axi_test_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_seeg_top_0_0/jtag_axi_test_seeg_top_0_0.dcp' for cell 'jtag_axi_test_i/seeg_top_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_zynq_ultra_ps_e_0_0/jtag_axi_test_zynq_ultra_ps_e_0_0.dcp' for cell 'jtag_axi_test_i/zynq_ultra_ps_e_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 1545.535 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 207 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. jtag_axi_test_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'jtag_axi_test_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: jtag_axi_test_i/ila_0 UUID: a3b150e7-645d-5c6b-a5bd-db103ccb98dc 
INFO: [Chipscope 16-324] Core: jtag_axi_test_i/jtag_axi_0 UUID: 00099def-2e04-5f6d-bdb8-de1bf772ded0 
Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_zynq_ultra_ps_e_0_0/jtag_axi_test_zynq_ultra_ps_e_0_0.xdc] for cell 'jtag_axi_test_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_zynq_ultra_ps_e_0_0/jtag_axi_test_zynq_ultra_ps_e_0_0.xdc] for cell 'jtag_axi_test_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'jtag_axi_test_i/jtag_axi_0/inst'
Finished Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'jtag_axi_test_i/jtag_axi_0/inst'
Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_proc_sys_reset_0_0/jtag_axi_test_proc_sys_reset_0_0_board.xdc] for cell 'jtag_axi_test_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_proc_sys_reset_0_0/jtag_axi_test_proc_sys_reset_0_0_board.xdc] for cell 'jtag_axi_test_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_proc_sys_reset_0_0/jtag_axi_test_proc_sys_reset_0_0.xdc] for cell 'jtag_axi_test_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_proc_sys_reset_0_0/jtag_axi_test_proc_sys_reset_0_0.xdc] for cell 'jtag_axi_test_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_clk_wiz_0_0/jtag_axi_test_clk_wiz_0_0_board.xdc] for cell 'jtag_axi_test_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_clk_wiz_0_0/jtag_axi_test_clk_wiz_0_0_board.xdc] for cell 'jtag_axi_test_i/clk_wiz_0/inst'
Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_clk_wiz_0_0/jtag_axi_test_clk_wiz_0_0.xdc] for cell 'jtag_axi_test_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_clk_wiz_0_0/jtag_axi_test_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_clk_wiz_0_0/jtag_axi_test_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2511.156 ; gain = 350.051
Finished Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_clk_wiz_0_0/jtag_axi_test_clk_wiz_0_0.xdc] for cell 'jtag_axi_test_i/clk_wiz_0/inst'
Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'jtag_axi_test_i/ila_0/inst'
Finished Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'jtag_axi_test_i/ila_0/inst'
Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'jtag_axi_test_i/ila_0/inst'
Finished Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'jtag_axi_test_i/ila_0/inst'
Parsing XDC File [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'CS'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MOSI'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SCLK'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MISO'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CS'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MISO'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MOSI'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SCLK'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CS_RHD'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SCLK_RHD'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MOSI_RHD'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MISO_RHD'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CS_RHS'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MISO_RHS'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MOSI_RHS'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SCLK_RHS'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CS_RHD'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CS_RHS'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MISO_RHD'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MISO_RHS'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MOSI_RHS'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MOSI_RHD'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SCLK_RHD'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SCLK_RHS'. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-1714] 8 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2511.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 44 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 20 instances

21 Infos, 26 Warnings, 24 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:40 . Memory (MB): peak = 2511.156 ; gain = 1974.387
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2511.156 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16e64f4e8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.442 . Memory (MB): peak = 2511.156 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 2863.910 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1504c2409

Time (s): cpu = 00:00:03 ; elapsed = 00:02:35 . Memory (MB): peak = 2863.910 ; gain = 20.832

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 7 inverter(s) to 1294 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell jtag_axi_test_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell jtag_axi_test_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: a218996e

Time (s): cpu = 00:00:03 ; elapsed = 00:02:37 . Memory (MB): peak = 2863.910 ; gain = 20.832
INFO: [Opt 31-389] Phase Retarget created 133 cells and removed 416 cells
INFO: [Opt 31-1021] In phase Retarget, 68 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: c0827212

Time (s): cpu = 00:00:03 ; elapsed = 00:02:37 . Memory (MB): peak = 2863.910 ; gain = 20.832
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 31 cells
INFO: [Opt 31-1021] In phase Constant propagation, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 7bb9d0e9

Time (s): cpu = 00:00:04 ; elapsed = 00:02:39 . Memory (MB): peak = 2863.910 ; gain = 20.832
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 408 cells
INFO: [Opt 31-1021] In phase Sweep, 1303 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: 7bb9d0e9

Time (s): cpu = 00:00:04 ; elapsed = 00:02:39 . Memory (MB): peak = 2863.910 ; gain = 20.832
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: c0ed4b4f

Time (s): cpu = 00:00:04 ; elapsed = 00:02:39 . Memory (MB): peak = 2863.910 ; gain = 20.832
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: c0ed4b4f

Time (s): cpu = 00:00:04 ; elapsed = 00:02:39 . Memory (MB): peak = 2863.910 ; gain = 20.832
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 75 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             133  |             416  |                                             68  |
|  Constant propagation         |               2  |              31  |                                             57  |
|  Sweep                        |               0  |             408  |                                           1303  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             75  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2863.910 ; gain = 0.000
Ending Logic Optimization Task | Checksum: c0ed4b4f

Time (s): cpu = 00:00:04 ; elapsed = 00:02:39 . Memory (MB): peak = 2863.910 ; gain = 20.832

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 7d0cbf19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 3025.629 ; gain = 0.000
Ending Power Optimization Task | Checksum: 7d0cbf19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3025.629 ; gain = 161.719

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 7d0cbf19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3025.629 ; gain = 0.000
Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_jtag_axi_0_0/constraints/jtag_axi_test_jtag_axi_0_0_impl.xdc] from IP C:/Repos/ug3-seeg/ug3-seeg.srcs/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_jtag_axi_0_0/jtag_axi_test_jtag_axi_0_0.xci
Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_jtag_axi_0_0/constraints/jtag_axi_test_jtag_axi_0_0_impl.xdc] for cell 'jtag_axi_test_i/jtag_axi_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_jtag_axi_0_0/constraints/jtag_axi_test_jtag_axi_0_0_impl.xdc:69]
Finished Parsing XDC File [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_jtag_axi_0_0/constraints/jtag_axi_test_jtag_axi_0_0_impl.xdc] for cell 'jtag_axi_test_i/jtag_axi_0/inst'

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3025.629 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: f0a770a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3025.629 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 26 Warnings, 24 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:02:52 . Memory (MB): peak = 3025.629 ; gain = 514.473
INFO: [runtcl-4] Executing : report_drc -file jtag_axi_test_wrapper_drc_opted.rpt -pb jtag_axi_test_wrapper_drc_opted.pb -rpx jtag_axi_test_wrapper_drc_opted.rpx
Command: report_drc -file jtag_axi_test_wrapper_drc_opted.rpt -pb jtag_axi_test_wrapper_drc_opted.pb -rpx jtag_axi_test_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Repos/ug3-seeg/ug3-seeg.runs/impl_1/jtag_axi_test_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 4019.066 ; gain = 993.438
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Repos/ug3-seeg/ug3-seeg.runs/impl_1/jtag_axi_test_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 4019.066 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 67bc4879

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 4019.066 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17dff7a8d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2110a6843

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2110a6843

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4019.066 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2110a6843

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1f8bd5ac1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1fece9b0f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1fece9b0f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1b3d55e0b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1b3d55e0b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 4019.066 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 1b3d55e0b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 4019.066 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 2739cd656

Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2739cd656

Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2739cd656

Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2135fd310

Time (s): cpu = 00:00:30 ; elapsed = 00:00:49 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 296 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 130 nets or LUTs. Breaked 0 LUT, combined 130 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 2 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 4019.066 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            130  |                   130  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            130  |                   130  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1db25a767

Time (s): cpu = 00:00:30 ; elapsed = 00:00:50 . Memory (MB): peak = 4019.066 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1bb533752

Time (s): cpu = 00:00:35 ; elapsed = 00:00:59 . Memory (MB): peak = 4019.066 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1bb533752

Time (s): cpu = 00:00:35 ; elapsed = 00:00:59 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 185c0afc5

Time (s): cpu = 00:00:42 ; elapsed = 00:01:09 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e87c591a

Time (s): cpu = 00:00:43 ; elapsed = 00:01:10 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 12a582411

Time (s): cpu = 00:00:51 ; elapsed = 00:01:25 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: e6d9c62e

Time (s): cpu = 00:00:54 ; elapsed = 00:01:33 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: d26d7a81

Time (s): cpu = 00:00:54 ; elapsed = 00:01:33 . Memory (MB): peak = 4019.066 ; gain = 0.000
Phase 3.3.3 Slice Area Swap | Checksum: d26d7a81

Time (s): cpu = 00:00:54 ; elapsed = 00:01:34 . Memory (MB): peak = 4019.066 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: 1cfaf9db1

Time (s): cpu = 00:01:01 ; elapsed = 00:01:48 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 144784a6f

Time (s): cpu = 00:01:01 ; elapsed = 00:01:49 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 172170604

Time (s): cpu = 00:01:01 ; elapsed = 00:01:49 . Memory (MB): peak = 4019.066 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 172170604

Time (s): cpu = 00:01:01 ; elapsed = 00:01:49 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ca665bd2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=13.967 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 19827afc5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 4019.066 ; gain = 0.000
INFO: [Place 46-35] Processed net jtag_axi_test_i/proc_sys_reset_0/U0/peripheral_aresetn[0], inserted BUFG to drive 1140 loads.
INFO: [Place 46-45] Replicated bufg driver jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 156505073

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.586 . Memory (MB): peak = 4019.066 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: f06e0f75

Time (s): cpu = 00:01:08 ; elapsed = 00:02:00 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.967. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 15bff685d

Time (s): cpu = 00:01:08 ; elapsed = 00:02:00 . Memory (MB): peak = 4019.066 ; gain = 0.000

Time (s): cpu = 00:01:08 ; elapsed = 00:02:00 . Memory (MB): peak = 4019.066 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 15bff685d

Time (s): cpu = 00:01:08 ; elapsed = 00:02:00 . Memory (MB): peak = 4019.066 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 211f0a6cc

Time (s): cpu = 00:01:12 ; elapsed = 00:02:09 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 211f0a6cc

Time (s): cpu = 00:01:12 ; elapsed = 00:02:09 . Memory (MB): peak = 4019.066 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 211f0a6cc

Time (s): cpu = 00:01:12 ; elapsed = 00:02:09 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4019.066 ; gain = 0.000

Time (s): cpu = 00:01:12 ; elapsed = 00:02:09 . Memory (MB): peak = 4019.066 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 264f7f919

Time (s): cpu = 00:01:12 ; elapsed = 00:02:09 . Memory (MB): peak = 4019.066 ; gain = 0.000
Ending Placer Task | Checksum: 1c15b9837

Time (s): cpu = 00:01:12 ; elapsed = 00:02:09 . Memory (MB): peak = 4019.066 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 26 Warnings, 24 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:14 ; elapsed = 00:02:12 . Memory (MB): peak = 4019.066 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file jtag_axi_test_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 4019.066 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file jtag_axi_test_wrapper_utilization_placed.rpt -pb jtag_axi_test_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file jtag_axi_test_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 4019.066 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.826 . Memory (MB): peak = 4019.066 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Repos/ug3-seeg/ug3-seeg.runs/impl_1/jtag_axi_test_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 4019.066 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 26 Warnings, 24 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.789 . Memory (MB): peak = 4019.066 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Repos/ug3-seeg/ug3-seeg.runs/impl_1/jtag_axi_test_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3279827c ConstDB: 0 ShapeSum: d8f0d74c RouteDB: b5f13e6f
Nodegraph reading from file.  Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 4019.066 ; gain = 0.000
Post Restoration Checksum: NetGraph: 99c6d16f | NumContArr: 5942fee3 | Constraints: dc88bb61 | Timing: 0
Phase 1 Build RT Design | Checksum: 1cf928bb3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1cf928bb3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1cf928bb3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 18d5f2d86

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 284ffcb64

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 4019.066 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.116 | TNS=0.000  | WHS=-0.081 | THS=-10.337|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1dbb22f13

Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 4019.066 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.116 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 198cf0bc7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 4019.066 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00128045 %
  Global Horizontal Routing Utilization  = 0.00084957 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5846
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5170
  Number of Partially Routed Nets     = 676
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 288820e07

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 288820e07

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 4019.066 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 2b0d105fa

Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 910
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.902 | TNS=0.000  | WHS=-0.025 | THS=-0.115 |

Phase 4.1 Global Iteration 0 | Checksum: 28d4a3a47

Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 224010a49

Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 4019.066 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 224010a49

Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 238562be8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 4019.066 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.902 | TNS=0.000  | WHS=0.010  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 2c35eae5a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 4019.066 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.902 | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 2b55ad22f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2b55ad22f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 4019.066 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 2b55ad22f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2b18aba9d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 4019.066 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.902 | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 26420caea

Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 4019.066 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 26420caea

Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.323588 %
  Global Horizontal Routing Utilization  = 0.487323 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 26420caea

Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26420caea

Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 26420caea

Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 26420caea

Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 4019.066 ; gain = 0.000

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.902 | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 26420caea

Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 4019.066 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 1428e37b2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 4019.066 ; gain = 0.000

Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 4019.066 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 26 Warnings, 24 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 4019.066 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file jtag_axi_test_wrapper_drc_routed.rpt -pb jtag_axi_test_wrapper_drc_routed.pb -rpx jtag_axi_test_wrapper_drc_routed.rpx
Command: report_drc -file jtag_axi_test_wrapper_drc_routed.rpt -pb jtag_axi_test_wrapper_drc_routed.pb -rpx jtag_axi_test_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Repos/ug3-seeg/ug3-seeg.runs/impl_1/jtag_axi_test_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file jtag_axi_test_wrapper_methodology_drc_routed.rpt -pb jtag_axi_test_wrapper_methodology_drc_routed.pb -rpx jtag_axi_test_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file jtag_axi_test_wrapper_methodology_drc_routed.rpt -pb jtag_axi_test_wrapper_methodology_drc_routed.pb -rpx jtag_axi_test_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Repos/ug3-seeg/ug3-seeg.runs/impl_1/jtag_axi_test_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file jtag_axi_test_wrapper_power_routed.rpt -pb jtag_axi_test_wrapper_power_summary_routed.pb -rpx jtag_axi_test_wrapper_power_routed.rpx
Command: report_power -file jtag_axi_test_wrapper_power_routed.rpt -pb jtag_axi_test_wrapper_power_summary_routed.pb -rpx jtag_axi_test_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
137 Infos, 26 Warnings, 24 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 4019.066 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file jtag_axi_test_wrapper_route_status.rpt -pb jtag_axi_test_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file jtag_axi_test_wrapper_timing_summary_routed.rpt -pb jtag_axi_test_wrapper_timing_summary_routed.pb -rpx jtag_axi_test_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file jtag_axi_test_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file jtag_axi_test_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4019.066 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file jtag_axi_test_wrapper_bus_skew_routed.rpt -pb jtag_axi_test_wrapper_bus_skew_routed.pb -rpx jtag_axi_test_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4019.066 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Repos/ug3-seeg/ug3-seeg.runs/impl_1/jtag_axi_test_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Sep 10 11:59:05 2024...
