[Project]
Current Flow=Multivendor
VCS=0
version=4
Current Config=compile

[Configurations]
compile=TutorVHDL

[Library]
Project_PSC_V2=.\Project_PSC_V2\Project_PSC_V2.lib
TutorVHDL=.\Project_PSC_V2\TutorVHDL.LIB
TutorVHDL_post_synthesis=.\TutorVHDL_post_synthesis\TutorVHDL_post_synthesis.lib
TutorVHDL_timing=.\TutorVHDL_timing\TutorVHDL_timing.lib

[Settings]
AccessRead=0
AccessReadWrite=0
AccessACCB=0
AccessACCR=0
AccessReadWriteSLP=0
AccessReadTopLevel=1
DisableC=1
ENABLE_ADV_DATAFLOW=0
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=IMPL_WITH_SYNTH
FAMILY=Xilinx2019x ARTIX7
fileopenfolder=C:\Users\Dominik\Desktop\Studies\Elektronika - V Semestr\Projektowanie Systemów Cyfrowych\PSC_Projekt_\src
CSYNTH_STATUS=NONE
IMPL_TOOL=MV_VIVADO_IMPL_2019_1
SYNTH_TOOL=MV_VIVADO_SYNTH_2019_1
CSYNTH_TOOL=
PHYSSYNTH_TOOL=
PHYSSYNTH_STATUS=none
SYNTH_STATUS=warnings
IMPL_STATUS=none
RUN_MODE_SYNTH=0
PCBINTERFACE_STATUS=NONE
ON_SERVERFARM_SIM=0
FUNCTIONAL_SIMULATION_STATUS=
POSTSYNTHESIS_SIMULATION_STATUS=
TIMING_SIMULATION_STATUS=
ON_SERVERFARM_SYNTH=0
ON_SERVERFARM_IMPL=0
VerilogDirsChanged=0
FUNC_LIB=TutorVHDL
POST_LIB=TutorVHDL_post_synthesis
RUN_MODE_IMPL=0
TIM_LIB=TutorVHDL_timing

[LocalVerilogSets]
EnableSLP=1
EnableDebug=0

[LocalVhdlSets]
CompileWithDebug=1

[$LibMap$]
Active_lib=ARTIX7
xilinxun=ARTIX7
UnlinkedDesignLibrary=ARTIX7
DESIGNS=ARTIX7
TutorVHDL=.
project_psc_v2=.

[SpecTracer]
WindowVisible=0

[HierarchyViewer]
HierarchyInformation=top_tb|testbench_for_top|1    
ShowHide=ShowTopLevel
Selected=

[IMPLEMENTATION]
FLOW_STEPS_RESET=0
IMPL_DONT_RUN_LOGIC_OPTIMIZATION=0
IMPL_DONT_RUN_POWER_OPTIMIZATION=1
IMPL_DONT_RUN_PLACE=0
IMPL_DONT_RUN_POST_PLACE_POWER_OPTIMIZATION=0
IMPL_DONT_RUN_PLACED_NETLIST_OPTIMIZATION=1
IMPL_DONT_RUN_ROUTE=0
IMPL_DONT_RUN_ROUTED_NETLIST_OPTIMIZATION=1
IMPL_DONT_RUN_BITSTREAM=0
FAMILY=Xilinx2019x ARTIX7
DEVICE=7a100tcsg324
SPEED=-1
NETLIST=synthesis\Top.edn
CHECKPOINT_FILE=synthesis\Top_synth.dcp
IMPL_SWEEP=1
IMPL_RETARGET=1
IMPL_CONSTANT_PROPAGATION=1
IMPL_LUT_REMAPPING=0
IMPL_DIRECTIVE=Default
IMPL_BRAM_POWER_OPTIMIZATION=0
IMPL_RESYNTHESIS=0
IMPL_PLACE_CHECKPOINT=implement\Top_placed.dcp
IMPL_PLACE_DIRECTIVE=Default
IMPL_DISABLE_TIMING_DRIVEN_PLACEMENT=0
IMPL_OTHER_PLACE_COMMAND_LINE_OPTIONS=
IMPL_ROUTE_CHECKPOINT=implement\Top_routed.dcp
IMPL_ROUTE_DIRECTIVE=Default
IMPL_DISABLE_TIMING_DRIVEN_ROUTING=0
IMPL_PRESERVE=0
IMPL_UNROUTE=0
IMPL_OTHER_ROUTE_COMMAND_LINE_OPTIONS=
IMPL_WRITE_BINARY_BITFILE=1
IMPL_WRITE_RAW_BITFILE=0
IMPL_WRITE_MASK_FILE=0
IMPL_FAMILY=Xilinx2019x ARTIX7
IMPL_DEVICE=7a100tcsg324
IMPL_SPEED=-1
IMPL_RUN_MODE=0
IMPL_OVERWRITE_EXISTING_PRJ=1
IMPL_CONSTRAINT_FILE=src\Nexys4-DDR_Master.xdc
IMPL_CONSTRAINT_FILE_MODE=Custom constraint file
IMPL_SELECTED_TCL_FILE=
IMPL_NETLIST_FILE=synthesis\Top.edn
IMPL_AUTO_CLOSE=0
IMPL_ONE_FILE_MODE=0
IMPL_RUN_VIVADO_WITH=0
IMPL_SELECTED_CHECKPOINT_FILE=
IMPL_PLACED_NETLIST_DIRECTIVE=Default
IMPL_WRITE_LOGIC_LOCATION_FILE=0
IMPL_WRITE_BINARY_BIT_FILE_WITHOUT_HEADER=0
IMPL_REFERENCE_BIT_FILE=
IMPL_PLACED_NETLIST_FANOUT_OPTIMIZATION=0
IMPL_PLACED_NETLIST_CRITICAL_CELL_OPTIMIZATION=0
IMPL_PLACED_NETLIST_REWIRE=0
IMPL_PLACED_NETLIST_FIX_HOLD_TIME_VIOLATIONS=0
IMPL_PLACE_INCREMENTAL=0
IMPL_PLACE_INCREMENTAL_CHECKPOINT=
IMPL_ENABLE_DIRECTIVE=1
IMPL_PLACE_ENABLE_DIRECTIVE=1
IMPL_PLACED_NETLIST_ENABLE_DIRECTIVE=1
IMPL_PLACED_NETLIST_PLACEMENT_OPTIMIZATION=0
IMPL_PLACED_NETLIST_DSP_REGISTER_OPTIMIZATION=0
IMPL_PLACED_NETLIST_BRAM_REGISTER_OPTIMIZATION=0
IMPL_PLACED_NETLIST_ENABLE_FORCE_REPLICATION=0
IMPL_PLACED_NETLIST_FORCE_REPLICATION=
IMPL_ROUTE_ENABLE_DIRECTIVE=1
IMPL_SIMULATION_OUTPUT_FORMAT=1
IMPL_RESYNTHESIS_SEQUENTIAL=0
IMPL_UNPLACE=0
IMPL_PLACED_NETLIST_CRITICAL_PIN_OPTIMIZATION=0
IMPL_POST_PLACE_OPTIMIZATION=0
IMPL_PLACED_NETLIST_BRAM_ENABLE_OPTIMIZATION=0
IMPL_PLACED_NETLIST_SHIFT_REGISTER_OPTIMIZATION=0
IMPL_WRITE_READBACK_FILE=0
IMPL_NETLIST_CHECKPOINT=0
IMPL_NETLIST_CHECKPOINT_FILE=synthesis\Top_synth.dcp
IMPL_FIX_TNS_PATHS=0
IMPL_PLACED_NETLIST_RETIMING_OPTIMIZATION=0
IMPL_ROUTED_NETLIST_ENABLE_DIRECTIVE=1
IMPL_ROUTED_NETLIST_DIRECTIVE=Default
IMPL_ROUTED_NETLIST_RETIMING_OPTIMIZATION=0
IMPL_ROUTED_NETLIST_CRITICAL_CELL_OPTIMIZATION=0
IMPL_ROUTED_NETLIST_REWIRE=0
IMPL_ROUTED_NETLIST_PLACEMENT_OPTIMIZATION=0
IMPL_ROUTED_NETLIST_ROUTING_OPTIMIZATION=0
IMPL_ROUTED_NETLIST_CLOCK_SKEW_OPTIMIZATION=0
IMPL_WRITE_BITSTREAM_ONLY_FOR_SPECIFIC_CELL=
IMPL_DONT_WRITE_PARTIAL_BIT_FILE=0
IMPL_GLOBAL_BUFFER_OPTIMIZATION=0
IMPL_MUXF_REMAPPING=0
IMPL_CONTROL_SET_MERGING=0
IMPL_ENABLE_HIERARCHY_FANOUT_LIMIT=0
IMPL_HIERARCHY_FANOUT_LIMIT=512
IMPL_PLACED_NETLIST_ENABLE_PATH_GROUPS=0
IMPL_PLACED_NETLIST_PATH_GROUPS=
IMPL_ROUTED_NETLIST_CURRENT_ROUTING_PLACEMENT_OPTIMIZATION=0
IMPL_SHIFT_REGISTER_OPTIMIZATION=0
IMPL_CARRY_SIGNALS_REMAPPING=0
IMPL_EQUIVALENT_DRIVERS_MERGING=0
IMPL_DEBUG_INFO=0
IMPL_FANOUT_OPTIMIZATION_DURING_PLACEMENT=1
IMPL_DISABLE_GLOBAL_BUFFER_INSERTION=0
IMPL_PLACED_NETLIST_URAM_REGISTER_OPTIMIZATION=0
IMPL_ROUTED_NETLIST_SLR_CROSSING_OPTIMIZATION=0
IMPL_PLACED_NETLIST_INSERT_NEGATIVE_EDGE_TRIGGERED_FFS=0
IMPL_ROUTED_NETLIST_INSERT_NEGATIVE_EDGE_TRIGGERED_FFS=0
IMPL_DSP_REGISTER_OPTIMIZATION=0
IMPL_PLACED_NETLIST_AGGRESSIVE_HOLD_TIME_VIOLATIONS_FIX=0
IMPL_ENABLE_TURBO_MODE_ROUTING=0
IMPL_ROUTED_NETLIST_AGGRESSIVE_HOLD_TIME_VIOLATIONS_FIX=0
IMPL_AGGRESSIVE_LUT_REMAPPING=0
IMPL_PLACED_NETLIST_TNS_CLEANUP=0
IMPL_PLACED_NETLIST_SLR_CROSSING_OPTIMIZATION=0
IMPL_PLACED_NETLIST_SLL_REGISTER_HOLD_FIX=0
IMPL_ROUTED_NETLIST_TNS_CLEANUP=0
IMPL_ROUTED_NETLIST_SLL_REGISTER_HOLD_FIX=0
IMPL_PROPERTY_OPTIMIZATIONS_ONLY=0
IMPL_ENABLE_SRL_FFS_REMAPPING=0
IMPL_SRL_FFS_REMAPPING=Automatic
IMPL_TARGET_FF_UTIL=0
IMPL_TARGET_LUTRAM_UTIL=0
IMPL_MIN_DEPTH_FFS_TO_SRL=0
IMPL_MAX_DEPTH_SRL_TO_FFS=0
OLD_FAMILY=Xilinx2019x ARTIX7
LAST_RUN=1644513357
OUTPUT_NETLIST=implement\Top.v
OUTPUT_SDF=implement\Top.sdf
SYNTH_TOOL_RESET=1

[PCB_INTERFACE]
FAMILY=

[SIM.POST]
TOPLEVEL=Top

[sdf.c.testbench_for_top]
0=implement\Top.sdf| /top_tb/UUT, Average, No

[SIM.TIME]
TOPLEVEL=Top glbl
SDF_PATH=implement\Top.sdf

[Groups]
TestBench=1
post-synthesis=1
timing=1

[SYNTHESIS]
TOPLEVEL=Top
OBSOLETE_ALIASES=1
SYNTH_VIEW_MODE=RTL
VIEW_MODE=RTL
SYNTH_TOPLEVEL=Top
SYNTH_FAMILY=Xilinx2019x ARTIX7
SYNTH_DEVICE=7a100tcsg324
SYNTH_SPEED=-1
SYNTH_RUN_MODE=0
SYNTH_AUTO_CLOSE=0
SYNTH_OVERWRITE_EXISTING_PRJ=1
SYNTH_SIMULATION_OUTPUT_FORMAT=1
SYNTH_DONT_RUN_SYNTHESIS=0
SYNTH_SYNTHESIS_CHECKPOINT=synthesis\_synth.dcp
SYNTH_SYNTHESIS_CONSTRAINT_FILE=
SYNTH_FLATTEN_HIERARCHY=Rebuilt
SYNTH_GATED_CLOCK_CONVERSION=Off
SYNTH_FSM_EXTRACTION=Auto
SYNTH_DISABLE_LUT_COMBINING=0
SYNTH_NUMBER_OF_GLOBAL_CLOCK_BUFFERS=12
SYNTH_FANOUT_LIMIT=10000
SYNTH_DIRECTIVE=Default
SYNTH_ADD_SPECIAL_LIBRARY_SOURCES=0
SYNTH_ONE_FILE_MODE=0
SYNTH_RUN_VIVADO_WITH=0
SYNTH_SELECTED_TCL_FILE=
SYNTH_SELECTED_CHECKPOINT_FILE=
SYNTH_KEEP_EQUIVALENT_REGISTERS=0
SYNTH_RESOURCE_SHARING=Auto
SYNTH_CONTROL_SET_OPTIMIZATION_THRESHOLD=Auto
SYNTH_SHIFT_REGISTER_MINIMUM_SIZE=3
SYNTH_MAX_BRAM=-1
SYNTH_MAX_DSP=-1
SYNTH_CASCADE_DSP=Auto
SYNTH_MAX_URAM=-1
SYNTH_MAX_CASCADED_BRAM=-1
SYNTH_MAX_CASCADED_URAM=-1
SYNTH_RETIMING=0
SYNTH_DISABLE_SHIFT_REGISTER_EXTRACTION=0
SYNTH_ENABLE_VHDL_ASSERT_STATEMENT=0
SYNTH_DISABLE_TIMING_DRIVEN=0
SYNTH_INCREMENTAL=0
SYNTH_INCREMENTAL_CHECKPOINT=
FAMILY=Xilinx2019x ARTIX7
DEVICE=7a100tcsg324
SPEED=-1
OLD_FAMILY=Xilinx2019x ARTIX7
OUTPUT_NETLIST=synthesis\Top.edn
LAST_RUN=1644514979
OUTPUT_SIMUL_NETLIST=synthesis\Top.vhd

[PHYS_SYNTHESIS]
FAMILY=
DEVICE=
SPEED=
SCRIPTS_COPIED=0
IN_DESIGN=synthesis\Top.edn
OUT_DESIGN=
IN_CONSTRAINT=
OUT_CONSTRAINT=
REPORT=

[Files]
/Counter.vhd=-1
/Decoder.vhd=-1
/Prescaler_11.vhd=-1
/Prescaler_13.vhd=-1
/Prescaler_17.vhd=-1
/Top.bde=-1
/Counter_2.vhd=-1
/Display.vhd=-1
/Annode.vhd=-1
/Nexys4-DDR_Master.xdc=-1
/Prescaler_DISP.vhd=-1
/Decoder_1.vhd=-1
/Compare.vhd=-1
/Counter_3.vhd=-1
TestBench/top_TB.vhd=-1
TestBench/top_TB_runtest.do=-1
post-synthesis/..\..\synthesis\Top.edn=-1
post-synthesis/..\..\synthesis\Top.vhd=-1
timing/..\..\implement\Top.v=-1
timing/..\..\implement\Top.sdf=-1
timing/..\..\implement\glbl.v=-1

[Files.Data]
.\src\Counter.vhd=VHDL Source Code
.\src\Decoder.vhd=VHDL Source Code
.\src\Prescaler_11.vhd=VHDL Source Code
.\src\Prescaler_13.vhd=VHDL Source Code
.\src\Prescaler_17.vhd=VHDL Source Code
.\src\Top.bde=Block Diagram
.\src\Counter_2.vhd=VHDL Source Code
.\src\Display.vhd=VHDL Source Code
.\src\Annode.vhd=VHDL Source Code
.\src\Nexys4-DDR_Master.xdc=Text File
.\src\Prescaler_DISP.vhd=VHDL Source Code
.\src\Decoder_1.vhd=VHDL Source Code
.\src\Compare.vhd=VHDL Source Code
.\src\Counter_3.vhd=VHDL Source Code
.\src\TestBench\top_TB.vhd=VHDL Source Code
.\src\TestBench\top_TB_runtest.do=Macro
.\synthesis\Top.edn=EDIF Netlist
.\synthesis\Top.vhd=VHDL Source Code
.\implement\Top.v=VERILOG SOURCE CODE
.\implement\Top.sdf=SDF FILE
.\implement\glbl.v=VERILOG SOURCE CODE

[file_out:/Top.bde]
/..\compile\Top.vhd=-1
