// Seed: 4039175814
module module_0;
  logic [7:0] id_2;
  pmos (1'b0);
  assign id_3 = id_2;
  wire id_4, id_5;
  assign module_2.id_5 = 0;
  wire id_6;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    input logic id_3,
    input wor id_4,
    input wor id_5,
    output supply1 id_6,
    input wire id_7
);
  wire id_9;
  reg id_10, id_11;
  module_0 modCall_1 ();
  final id_11 <= id_3;
  logic id_12 = id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6 = 1'b0 ^ 1;
  always id_6 = {id_5};
  module_0 modCall_1 ();
  if (1) assign id_3 = id_2;
  else begin : LABEL_0
    assign id_4 = id_5;
  end : SymbolIdentifier
endmodule
