
H755-rebirth_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d9d4  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008ec  0800dc78  0800dc78  0000ec78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e564  0800e564  000101f4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e564  0800e564  0000f564  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e56c  0800e56c  000101f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e56c  0800e56c  0000f56c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e570  0800e570  0000f570  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f4  24000000  0800e574  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000440  240001f4  0800e768  000101f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24000634  0800e768  00010634  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000101f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a94f  00000000  00000000  00010222  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003123  00000000  00000000  0002ab71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001278  00000000  00000000  0002dc98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e54  00000000  00000000  0002ef10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003c007  00000000  00000000  0002fd64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c95b  00000000  00000000  0006bd6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00183102  00000000  00000000  000886c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0020b7c8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c54  00000000  00000000  0020b80c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  00211460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001f4 	.word	0x240001f4
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800dc5c 	.word	0x0800dc5c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001f8 	.word	0x240001f8
 80002dc:	0800dc5c 	.word	0x0800dc5c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006c0:	4b49      	ldr	r3, [pc, #292]	@ (80007e8 <SystemInit+0x12c>)
 80006c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006c6:	4a48      	ldr	r2, [pc, #288]	@ (80007e8 <SystemInit+0x12c>)
 80006c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006d0:	4b45      	ldr	r3, [pc, #276]	@ (80007e8 <SystemInit+0x12c>)
 80006d2:	691b      	ldr	r3, [r3, #16]
 80006d4:	4a44      	ldr	r2, [pc, #272]	@ (80007e8 <SystemInit+0x12c>)
 80006d6:	f043 0310 	orr.w	r3, r3, #16
 80006da:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006dc:	4b43      	ldr	r3, [pc, #268]	@ (80007ec <SystemInit+0x130>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f003 030f 	and.w	r3, r3, #15
 80006e4:	2b06      	cmp	r3, #6
 80006e6:	d807      	bhi.n	80006f8 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006e8:	4b40      	ldr	r3, [pc, #256]	@ (80007ec <SystemInit+0x130>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	f023 030f 	bic.w	r3, r3, #15
 80006f0:	4a3e      	ldr	r2, [pc, #248]	@ (80007ec <SystemInit+0x130>)
 80006f2:	f043 0307 	orr.w	r3, r3, #7
 80006f6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006f8:	4b3d      	ldr	r3, [pc, #244]	@ (80007f0 <SystemInit+0x134>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a3c      	ldr	r2, [pc, #240]	@ (80007f0 <SystemInit+0x134>)
 80006fe:	f043 0301 	orr.w	r3, r3, #1
 8000702:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000704:	4b3a      	ldr	r3, [pc, #232]	@ (80007f0 <SystemInit+0x134>)
 8000706:	2200      	movs	r2, #0
 8000708:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800070a:	4b39      	ldr	r3, [pc, #228]	@ (80007f0 <SystemInit+0x134>)
 800070c:	681a      	ldr	r2, [r3, #0]
 800070e:	4938      	ldr	r1, [pc, #224]	@ (80007f0 <SystemInit+0x134>)
 8000710:	4b38      	ldr	r3, [pc, #224]	@ (80007f4 <SystemInit+0x138>)
 8000712:	4013      	ands	r3, r2
 8000714:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000716:	4b35      	ldr	r3, [pc, #212]	@ (80007ec <SystemInit+0x130>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f003 0308 	and.w	r3, r3, #8
 800071e:	2b00      	cmp	r3, #0
 8000720:	d007      	beq.n	8000732 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000722:	4b32      	ldr	r3, [pc, #200]	@ (80007ec <SystemInit+0x130>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	f023 030f 	bic.w	r3, r3, #15
 800072a:	4a30      	ldr	r2, [pc, #192]	@ (80007ec <SystemInit+0x130>)
 800072c:	f043 0307 	orr.w	r3, r3, #7
 8000730:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000732:	4b2f      	ldr	r3, [pc, #188]	@ (80007f0 <SystemInit+0x134>)
 8000734:	2200      	movs	r2, #0
 8000736:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000738:	4b2d      	ldr	r3, [pc, #180]	@ (80007f0 <SystemInit+0x134>)
 800073a:	2200      	movs	r2, #0
 800073c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800073e:	4b2c      	ldr	r3, [pc, #176]	@ (80007f0 <SystemInit+0x134>)
 8000740:	2200      	movs	r2, #0
 8000742:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000744:	4b2a      	ldr	r3, [pc, #168]	@ (80007f0 <SystemInit+0x134>)
 8000746:	4a2c      	ldr	r2, [pc, #176]	@ (80007f8 <SystemInit+0x13c>)
 8000748:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800074a:	4b29      	ldr	r3, [pc, #164]	@ (80007f0 <SystemInit+0x134>)
 800074c:	4a2b      	ldr	r2, [pc, #172]	@ (80007fc <SystemInit+0x140>)
 800074e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000750:	4b27      	ldr	r3, [pc, #156]	@ (80007f0 <SystemInit+0x134>)
 8000752:	4a2b      	ldr	r2, [pc, #172]	@ (8000800 <SystemInit+0x144>)
 8000754:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000756:	4b26      	ldr	r3, [pc, #152]	@ (80007f0 <SystemInit+0x134>)
 8000758:	2200      	movs	r2, #0
 800075a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800075c:	4b24      	ldr	r3, [pc, #144]	@ (80007f0 <SystemInit+0x134>)
 800075e:	4a28      	ldr	r2, [pc, #160]	@ (8000800 <SystemInit+0x144>)
 8000760:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000762:	4b23      	ldr	r3, [pc, #140]	@ (80007f0 <SystemInit+0x134>)
 8000764:	2200      	movs	r2, #0
 8000766:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000768:	4b21      	ldr	r3, [pc, #132]	@ (80007f0 <SystemInit+0x134>)
 800076a:	4a25      	ldr	r2, [pc, #148]	@ (8000800 <SystemInit+0x144>)
 800076c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800076e:	4b20      	ldr	r3, [pc, #128]	@ (80007f0 <SystemInit+0x134>)
 8000770:	2200      	movs	r2, #0
 8000772:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000774:	4b1e      	ldr	r3, [pc, #120]	@ (80007f0 <SystemInit+0x134>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a1d      	ldr	r2, [pc, #116]	@ (80007f0 <SystemInit+0x134>)
 800077a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800077e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000780:	4b1b      	ldr	r3, [pc, #108]	@ (80007f0 <SystemInit+0x134>)
 8000782:	2200      	movs	r2, #0
 8000784:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000786:	4b1f      	ldr	r3, [pc, #124]	@ (8000804 <SystemInit+0x148>)
 8000788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800078a:	4a1e      	ldr	r2, [pc, #120]	@ (8000804 <SystemInit+0x148>)
 800078c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000790:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000792:	4b1d      	ldr	r3, [pc, #116]	@ (8000808 <SystemInit+0x14c>)
 8000794:	681a      	ldr	r2, [r3, #0]
 8000796:	4b1d      	ldr	r3, [pc, #116]	@ (800080c <SystemInit+0x150>)
 8000798:	4013      	ands	r3, r2
 800079a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800079e:	d202      	bcs.n	80007a6 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80007a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000810 <SystemInit+0x154>)
 80007a2:	2201      	movs	r2, #1
 80007a4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80007a6:	4b12      	ldr	r3, [pc, #72]	@ (80007f0 <SystemInit+0x134>)
 80007a8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d113      	bne.n	80007dc <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007b4:	4b0e      	ldr	r3, [pc, #56]	@ (80007f0 <SystemInit+0x134>)
 80007b6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007ba:	4a0d      	ldr	r2, [pc, #52]	@ (80007f0 <SystemInit+0x134>)
 80007bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80007c0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80007c4:	4b13      	ldr	r3, [pc, #76]	@ (8000814 <SystemInit+0x158>)
 80007c6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80007ca:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007cc:	4b08      	ldr	r3, [pc, #32]	@ (80007f0 <SystemInit+0x134>)
 80007ce:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007d2:	4a07      	ldr	r2, [pc, #28]	@ (80007f0 <SystemInit+0x134>)
 80007d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80007d8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80007dc:	bf00      	nop
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	e000ed00 	.word	0xe000ed00
 80007ec:	52002000 	.word	0x52002000
 80007f0:	58024400 	.word	0x58024400
 80007f4:	eaf6ed7f 	.word	0xeaf6ed7f
 80007f8:	02020200 	.word	0x02020200
 80007fc:	01ff0000 	.word	0x01ff0000
 8000800:	01010280 	.word	0x01010280
 8000804:	580000c0 	.word	0x580000c0
 8000808:	5c001000 	.word	0x5c001000
 800080c:	ffff0000 	.word	0xffff0000
 8000810:	51008108 	.word	0x51008108
 8000814:	52004000 	.word	0x52004000

08000818 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 800081c:	4b09      	ldr	r3, [pc, #36]	@ (8000844 <ExitRun0Mode+0x2c>)
 800081e:	68db      	ldr	r3, [r3, #12]
 8000820:	4a08      	ldr	r2, [pc, #32]	@ (8000844 <ExitRun0Mode+0x2c>)
 8000822:	f023 0302 	bic.w	r3, r3, #2
 8000826:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000828:	bf00      	nop
 800082a:	4b06      	ldr	r3, [pc, #24]	@ (8000844 <ExitRun0Mode+0x2c>)
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000832:	2b00      	cmp	r3, #0
 8000834:	d0f9      	beq.n	800082a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000836:	bf00      	nop
 8000838:	bf00      	nop
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	58024800 	.word	0x58024800

08000848 <bno055_init>:
 *
 *  Return:
 *  > `bool`: `true` if none of the init steps fail, `false` else
 * ---------------------------------------------------------------
 */
error_bno bno055_init(bno055_t* imu) {
 8000848:	b590      	push	{r4, r7, lr}
 800084a:	b0af      	sub	sp, #188	@ 0xbc
 800084c:	af2a      	add	r7, sp, #168	@ 0xa8
 800084e:	6078      	str	r0, [r7, #4]
    u8 id = 0;
 8000850:	2300      	movs	r3, #0
 8000852:	73bb      	strb	r3, [r7, #14]
    error_bno err;

    imu->addr = (imu->addr << 1);
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	799b      	ldrb	r3, [r3, #6]
 8000858:	005b      	lsls	r3, r3, #1
 800085a:	b2da      	uxtb	r2, r3
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	719a      	strb	r2, [r3, #6]
    err = bno055_read_regs(*imu, BNO_CHIP_ID, &id, 1);
 8000860:	687c      	ldr	r4, [r7, #4]
 8000862:	2301      	movs	r3, #1
 8000864:	9329      	str	r3, [sp, #164]	@ 0xa4
 8000866:	f107 030e 	add.w	r3, r7, #14
 800086a:	9328      	str	r3, [sp, #160]	@ 0xa0
 800086c:	2300      	movs	r3, #0
 800086e:	9327      	str	r3, [sp, #156]	@ 0x9c
 8000870:	4668      	mov	r0, sp
 8000872:	f104 0310 	add.w	r3, r4, #16
 8000876:	229c      	movs	r2, #156	@ 0x9c
 8000878:	4619      	mov	r1, r3
 800087a:	f00b fc4c 	bl	800c116 <memcpy>
 800087e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000882:	f001 fbd2 	bl	800202a <bno055_read_regs>
 8000886:	4603      	mov	r3, r0
 8000888:	73fb      	strb	r3, [r7, #15]
    if (err != BNO_OK) {
 800088a:	7bfb      	ldrb	r3, [r7, #15]
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <bno055_init+0x4c>
        return err;
 8000890:	7bfb      	ldrb	r3, [r7, #15]
 8000892:	e0b6      	b.n	8000a02 <bno055_init+0x1ba>
    }
    if (id != BNO_DEF_CHIP_ID) {
 8000894:	7bbb      	ldrb	r3, [r7, #14]
 8000896:	2ba0      	cmp	r3, #160	@ 0xa0
 8000898:	d001      	beq.n	800089e <bno055_init+0x56>
        return BNO_ERR_WRONG_CHIP_ID;
 800089a:	2306      	movs	r3, #6
 800089c:	e0b1      	b.n	8000a02 <bno055_init+0x1ba>
    }
    if ((err = bno055_set_opmode(imu, BNO_MODE_CONFIG)) != BNO_OK) {
 800089e:	2100      	movs	r1, #0
 80008a0:	6878      	ldr	r0, [r7, #4]
 80008a2:	f001 fa90 	bl	8001dc6 <bno055_set_opmode>
 80008a6:	4603      	mov	r3, r0
 80008a8:	73fb      	strb	r3, [r7, #15]
 80008aa:	7bfb      	ldrb	r3, [r7, #15]
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <bno055_init+0x6c>
        return err;
 80008b0:	7bfb      	ldrb	r3, [r7, #15]
 80008b2:	e0a6      	b.n	8000a02 <bno055_init+0x1ba>
    }
    HAL_Delay(2);
 80008b4:	2002      	movs	r0, #2
 80008b6:	f003 f94d 	bl	8003b54 <HAL_Delay>
    bno055_reset(imu);
 80008ba:	6878      	ldr	r0, [r7, #4]
 80008bc:	f001 fb6f 	bl	8001f9e <bno055_reset>
    HAL_Delay(5000);
 80008c0:	f241 3088 	movw	r0, #5000	@ 0x1388
 80008c4:	f003 f946 	bl	8003b54 <HAL_Delay>
    if ((err = bno055_set_pwr_mode(imu, BNO_PWR_NORMAL)) != BNO_OK) {
 80008c8:	2100      	movs	r1, #0
 80008ca:	6878      	ldr	r0, [r7, #4]
 80008cc:	f001 fb0a 	bl	8001ee4 <bno055_set_pwr_mode>
 80008d0:	4603      	mov	r3, r0
 80008d2:	73fb      	strb	r3, [r7, #15]
 80008d4:	7bfb      	ldrb	r3, [r7, #15]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <bno055_init+0x96>
        return err;
 80008da:	7bfb      	ldrb	r3, [r7, #15]
 80008dc:	e091      	b.n	8000a02 <bno055_init+0x1ba>
    }
    HAL_Delay(10);
 80008de:	200a      	movs	r0, #10
 80008e0:	f003 f938 	bl	8003b54 <HAL_Delay>
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80008e4:	2100      	movs	r1, #0
 80008e6:	6878      	ldr	r0, [r7, #4]
 80008e8:	f001 fc03 	bl	80020f2 <bno055_set_page>
 80008ec:	4603      	mov	r3, r0
 80008ee:	73fb      	strb	r3, [r7, #15]
 80008f0:	7bfb      	ldrb	r3, [r7, #15]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <bno055_init+0xb2>
        return err;
 80008f6:	7bfb      	ldrb	r3, [r7, #15]
 80008f8:	e083      	b.n	8000a02 <bno055_init+0x1ba>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 80008fa:	200c      	movs	r0, #12
 80008fc:	f003 f92a 	bl	8003b54 <HAL_Delay>
    bno055_on(imu);
 8000900:	6878      	ldr	r0, [r7, #4]
 8000902:	f001 fb6f 	bl	8001fe4 <bno055_on>
    if ((err = bno055_set_opmode(imu, imu->mode)) != BNO_OK) {
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	791b      	ldrb	r3, [r3, #4]
 800090a:	4619      	mov	r1, r3
 800090c:	6878      	ldr	r0, [r7, #4]
 800090e:	f001 fa5a 	bl	8001dc6 <bno055_set_opmode>
 8000912:	4603      	mov	r3, r0
 8000914:	73fb      	strb	r3, [r7, #15]
 8000916:	7bfb      	ldrb	r3, [r7, #15]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d001      	beq.n	8000920 <bno055_init+0xd8>
        return err;
 800091c:	7bfb      	ldrb	r3, [r7, #15]
 800091e:	e070      	b.n	8000a02 <bno055_init+0x1ba>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 8000920:	2018      	movs	r0, #24
 8000922:	f003 f917 	bl	8003b54 <HAL_Delay>

    imu->temperature = &bno055_temperature;
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	4a38      	ldr	r2, [pc, #224]	@ (8000a0c <bno055_init+0x1c4>)
 800092a:	625a      	str	r2, [r3, #36]	@ 0x24
    imu->acc_x = &bno055_acc_x;
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	4a38      	ldr	r2, [pc, #224]	@ (8000a10 <bno055_init+0x1c8>)
 8000930:	629a      	str	r2, [r3, #40]	@ 0x28
    imu->acc_y = &bno055_acc_y;
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	4a37      	ldr	r2, [pc, #220]	@ (8000a14 <bno055_init+0x1cc>)
 8000936:	62da      	str	r2, [r3, #44]	@ 0x2c
    imu->acc_z = &bno055_acc_z;
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	4a37      	ldr	r2, [pc, #220]	@ (8000a18 <bno055_init+0x1d0>)
 800093c:	631a      	str	r2, [r3, #48]	@ 0x30
    imu->acc = &bno055_acc;
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	4a36      	ldr	r2, [pc, #216]	@ (8000a1c <bno055_init+0x1d4>)
 8000942:	635a      	str	r2, [r3, #52]	@ 0x34
    imu->linear_acc_x = &bno055_linear_acc_x;
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	4a36      	ldr	r2, [pc, #216]	@ (8000a20 <bno055_init+0x1d8>)
 8000948:	639a      	str	r2, [r3, #56]	@ 0x38
    imu->linear_acc_y = &bno055_linear_acc_y;
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	4a35      	ldr	r2, [pc, #212]	@ (8000a24 <bno055_init+0x1dc>)
 800094e:	63da      	str	r2, [r3, #60]	@ 0x3c
    imu->linear_acc_z = &bno055_linear_acc_z;
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	4a35      	ldr	r2, [pc, #212]	@ (8000a28 <bno055_init+0x1e0>)
 8000954:	641a      	str	r2, [r3, #64]	@ 0x40
    imu->linear_acc = &bno055_linear_acc;
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	4a34      	ldr	r2, [pc, #208]	@ (8000a2c <bno055_init+0x1e4>)
 800095a:	645a      	str	r2, [r3, #68]	@ 0x44
    imu->gyro_x = &bno055_gyro_x;
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	4a34      	ldr	r2, [pc, #208]	@ (8000a30 <bno055_init+0x1e8>)
 8000960:	649a      	str	r2, [r3, #72]	@ 0x48
    imu->gyro_y = &bno055_gyro_y;
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	4a33      	ldr	r2, [pc, #204]	@ (8000a34 <bno055_init+0x1ec>)
 8000966:	64da      	str	r2, [r3, #76]	@ 0x4c
    imu->gyro_z = &bno055_gyro_z;
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	4a33      	ldr	r2, [pc, #204]	@ (8000a38 <bno055_init+0x1f0>)
 800096c:	651a      	str	r2, [r3, #80]	@ 0x50
    imu->gyro = &bno055_gyro;
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	4a32      	ldr	r2, [pc, #200]	@ (8000a3c <bno055_init+0x1f4>)
 8000972:	655a      	str	r2, [r3, #84]	@ 0x54
    imu->mag_x = &bno055_mag_x;
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	4a32      	ldr	r2, [pc, #200]	@ (8000a40 <bno055_init+0x1f8>)
 8000978:	659a      	str	r2, [r3, #88]	@ 0x58
    imu->mag_y = &bno055_mag_y;
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	4a31      	ldr	r2, [pc, #196]	@ (8000a44 <bno055_init+0x1fc>)
 800097e:	65da      	str	r2, [r3, #92]	@ 0x5c
    imu->mag_z = &bno055_mag_z;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	4a31      	ldr	r2, [pc, #196]	@ (8000a48 <bno055_init+0x200>)
 8000984:	661a      	str	r2, [r3, #96]	@ 0x60
    imu->mag = &bno055_mag;
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	4a30      	ldr	r2, [pc, #192]	@ (8000a4c <bno055_init+0x204>)
 800098a:	665a      	str	r2, [r3, #100]	@ 0x64
    imu->gravity_x = &bno055_gravity_x;
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	4a30      	ldr	r2, [pc, #192]	@ (8000a50 <bno055_init+0x208>)
 8000990:	669a      	str	r2, [r3, #104]	@ 0x68
    imu->gravity_y = &bno055_gravity_y;
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	4a2f      	ldr	r2, [pc, #188]	@ (8000a54 <bno055_init+0x20c>)
 8000996:	66da      	str	r2, [r3, #108]	@ 0x6c
    imu->gravity_z = &bno055_gravity_z;
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	4a2f      	ldr	r2, [pc, #188]	@ (8000a58 <bno055_init+0x210>)
 800099c:	671a      	str	r2, [r3, #112]	@ 0x70
    imu->gravity = &bno055_gravity;
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	4a2e      	ldr	r2, [pc, #184]	@ (8000a5c <bno055_init+0x214>)
 80009a2:	675a      	str	r2, [r3, #116]	@ 0x74
    imu->euler_yaw = &bno055_euler_yaw;
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	4a2e      	ldr	r2, [pc, #184]	@ (8000a60 <bno055_init+0x218>)
 80009a8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    imu->euler_roll = &bno055_euler_roll;
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	4a2d      	ldr	r2, [pc, #180]	@ (8000a64 <bno055_init+0x21c>)
 80009b0:	679a      	str	r2, [r3, #120]	@ 0x78
    imu->euler_pitch = &bno055_euler_pitch;
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	4a2c      	ldr	r2, [pc, #176]	@ (8000a68 <bno055_init+0x220>)
 80009b6:	67da      	str	r2, [r3, #124]	@ 0x7c
    imu->euler = &bno055_euler;
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	4a2c      	ldr	r2, [pc, #176]	@ (8000a6c <bno055_init+0x224>)
 80009bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    imu->quaternion_w = &bno055_quaternion_w;
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	4a2b      	ldr	r2, [pc, #172]	@ (8000a70 <bno055_init+0x228>)
 80009c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    imu->quaternion_x = &bno055_quaternion_x;
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	4a2a      	ldr	r2, [pc, #168]	@ (8000a74 <bno055_init+0x22c>)
 80009cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    imu->quaternion_y = &bno055_quaternion_y;
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	4a29      	ldr	r2, [pc, #164]	@ (8000a78 <bno055_init+0x230>)
 80009d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    imu->quaternion_z = &bno055_quaternion_z;
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	4a28      	ldr	r2, [pc, #160]	@ (8000a7c <bno055_init+0x234>)
 80009dc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    imu->quaternion = &bno055_quaternion;
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	4a27      	ldr	r2, [pc, #156]	@ (8000a80 <bno055_init+0x238>)
 80009e4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

    imu->acc_config = &bno055_acc_conf;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	4a26      	ldr	r2, [pc, #152]	@ (8000a84 <bno055_init+0x23c>)
 80009ec:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    imu->gyr_config = &bno055_gyr_conf;
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	4a25      	ldr	r2, [pc, #148]	@ (8000a88 <bno055_init+0x240>)
 80009f4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
    imu->mag_config = &bno055_mag_conf;
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	4a24      	ldr	r2, [pc, #144]	@ (8000a8c <bno055_init+0x244>)
 80009fc:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
    return BNO_OK;
 8000a00:	2300      	movs	r3, #0
}
 8000a02:	4618      	mov	r0, r3
 8000a04:	3714      	adds	r7, #20
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd90      	pop	{r4, r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	08000a91 	.word	0x08000a91
 8000a10:	08000af9 	.word	0x08000af9
 8000a14:	08000b79 	.word	0x08000b79
 8000a18:	08000bf9 	.word	0x08000bf9
 8000a1c:	08000c79 	.word	0x08000c79
 8000a20:	08000d49 	.word	0x08000d49
 8000a24:	08000dc9 	.word	0x08000dc9
 8000a28:	08000e49 	.word	0x08000e49
 8000a2c:	08000ec9 	.word	0x08000ec9
 8000a30:	08000f99 	.word	0x08000f99
 8000a34:	08001019 	.word	0x08001019
 8000a38:	08001099 	.word	0x08001099
 8000a3c:	08001119 	.word	0x08001119
 8000a40:	080011e9 	.word	0x080011e9
 8000a44:	08001257 	.word	0x08001257
 8000a48:	080012c5 	.word	0x080012c5
 8000a4c:	08001333 	.word	0x08001333
 8000a50:	080013ed 	.word	0x080013ed
 8000a54:	08001471 	.word	0x08001471
 8000a58:	080014f5 	.word	0x080014f5
 8000a5c:	08001579 	.word	0x08001579
 8000a60:	08001649 	.word	0x08001649
 8000a64:	080016cd 	.word	0x080016cd
 8000a68:	08001751 	.word	0x08001751
 8000a6c:	080017d5 	.word	0x080017d5
 8000a70:	080018a5 	.word	0x080018a5
 8000a74:	08001919 	.word	0x08001919
 8000a78:	0800198d 	.word	0x0800198d
 8000a7c:	08001a01 	.word	0x08001a01
 8000a80:	08001a75 	.word	0x08001a75
 8000a84:	08001b59 	.word	0x08001b59
 8000a88:	08001c29 	.word	0x08001c29
 8000a8c:	08001cf7 	.word	0x08001cf7

08000a90 <bno055_temperature>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, `BNO_ERR_X` else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_temperature(bno055_t* imu, s8* buf) {
 8000a90:	b590      	push	{r4, r7, lr}
 8000a92:	b0af      	sub	sp, #188	@ 0xbc
 8000a94:	af2a      	add	r7, sp, #168	@ 0xa8
 8000a96:	6078      	str	r0, [r7, #4]
 8000a98:	6039      	str	r1, [r7, #0]
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data = 0;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_read_regs(*imu, BNO_TEMP, &data, 1)) != BNO_OK) {
 8000a9e:	687c      	ldr	r4, [r7, #4]
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	9329      	str	r3, [sp, #164]	@ 0xa4
 8000aa4:	f107 030e 	add.w	r3, r7, #14
 8000aa8:	9328      	str	r3, [sp, #160]	@ 0xa0
 8000aaa:	2334      	movs	r3, #52	@ 0x34
 8000aac:	9327      	str	r3, [sp, #156]	@ 0x9c
 8000aae:	4668      	mov	r0, sp
 8000ab0:	f104 0310 	add.w	r3, r4, #16
 8000ab4:	229c      	movs	r2, #156	@ 0x9c
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	f00b fb2d 	bl	800c116 <memcpy>
 8000abc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000ac0:	f001 fab3 	bl	800202a <bno055_read_regs>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	73fb      	strb	r3, [r7, #15]
 8000ac8:	7bfb      	ldrb	r3, [r7, #15]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d001      	beq.n	8000ad2 <bno055_temperature+0x42>
        return err;
 8000ace:	7bfb      	ldrb	r3, [r7, #15]
 8000ad0:	e00d      	b.n	8000aee <bno055_temperature+0x5e>
    }
    *buf = (imu->_temp_unit) ? data * 2 : data;
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	7bdb      	ldrb	r3, [r3, #15]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d004      	beq.n	8000ae4 <bno055_temperature+0x54>
 8000ada:	7bbb      	ldrb	r3, [r7, #14]
 8000adc:	005b      	lsls	r3, r3, #1
 8000ade:	b2db      	uxtb	r3, r3
 8000ae0:	b25b      	sxtb	r3, r3
 8000ae2:	e001      	b.n	8000ae8 <bno055_temperature+0x58>
 8000ae4:	7bbb      	ldrb	r3, [r7, #14]
 8000ae6:	b25b      	sxtb	r3, r3
 8000ae8:	683a      	ldr	r2, [r7, #0]
 8000aea:	7013      	strb	r3, [r2, #0]
    return BNO_OK;
 8000aec:	2300      	movs	r3, #0
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	3714      	adds	r7, #20
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd90      	pop	{r4, r7, pc}
	...

08000af8 <bno055_acc_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_x(bno055_t* imu, f32* buf) {
 8000af8:	b590      	push	{r4, r7, lr}
 8000afa:	b0af      	sub	sp, #188	@ 0xbc
 8000afc:	af2a      	add	r7, sp, #168	@ 0xa8
 8000afe:	6078      	str	r0, [r7, #4]
 8000b00:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_X_LSB, data, 2)) != BNO_OK) {
 8000b02:	687c      	ldr	r4, [r7, #4]
 8000b04:	2302      	movs	r3, #2
 8000b06:	9329      	str	r3, [sp, #164]	@ 0xa4
 8000b08:	f107 030c 	add.w	r3, r7, #12
 8000b0c:	9328      	str	r3, [sp, #160]	@ 0xa0
 8000b0e:	2308      	movs	r3, #8
 8000b10:	9327      	str	r3, [sp, #156]	@ 0x9c
 8000b12:	4668      	mov	r0, sp
 8000b14:	f104 0310 	add.w	r3, r4, #16
 8000b18:	229c      	movs	r2, #156	@ 0x9c
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	f00b fafb 	bl	800c116 <memcpy>
 8000b20:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000b24:	f001 fa81 	bl	800202a <bno055_read_regs>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	73fb      	strb	r3, [r7, #15]
 8000b2c:	7bfb      	ldrb	r3, [r7, #15]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <bno055_acc_x+0x3e>
        return err;
 8000b32:	7bfb      	ldrb	r3, [r7, #15]
 8000b34:	e01a      	b.n	8000b6c <bno055_acc_x+0x74>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000b36:	7b7b      	ldrb	r3, [r7, #13]
 8000b38:	b21b      	sxth	r3, r3
 8000b3a:	021b      	lsls	r3, r3, #8
 8000b3c:	b21a      	sxth	r2, r3
 8000b3e:	7b3b      	ldrb	r3, [r7, #12]
 8000b40:	b21b      	sxth	r3, r3
 8000b42:	4313      	orrs	r3, r2
 8000b44:	b21b      	sxth	r3, r3
 8000b46:	ee07 3a90 	vmov	s15, r3
 8000b4a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d102      	bne.n	8000b5c <bno055_acc_x+0x64>
 8000b56:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8000b74 <bno055_acc_x+0x7c>
 8000b5a:	e001      	b.n	8000b60 <bno055_acc_x+0x68>
 8000b5c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 8000b60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000b64:	683b      	ldr	r3, [r7, #0]
 8000b66:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000b6a:	2300      	movs	r3, #0
};
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	3714      	adds	r7, #20
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd90      	pop	{r4, r7, pc}
 8000b74:	42c80000 	.word	0x42c80000

08000b78 <bno055_acc_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_y(bno055_t* imu, f32* buf) {
 8000b78:	b590      	push	{r4, r7, lr}
 8000b7a:	b0af      	sub	sp, #188	@ 0xbc
 8000b7c:	af2a      	add	r7, sp, #168	@ 0xa8
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8000b82:	687c      	ldr	r4, [r7, #4]
 8000b84:	2302      	movs	r3, #2
 8000b86:	9329      	str	r3, [sp, #164]	@ 0xa4
 8000b88:	f107 030c 	add.w	r3, r7, #12
 8000b8c:	9328      	str	r3, [sp, #160]	@ 0xa0
 8000b8e:	230a      	movs	r3, #10
 8000b90:	9327      	str	r3, [sp, #156]	@ 0x9c
 8000b92:	4668      	mov	r0, sp
 8000b94:	f104 0310 	add.w	r3, r4, #16
 8000b98:	229c      	movs	r2, #156	@ 0x9c
 8000b9a:	4619      	mov	r1, r3
 8000b9c:	f00b fabb 	bl	800c116 <memcpy>
 8000ba0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000ba4:	f001 fa41 	bl	800202a <bno055_read_regs>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	73fb      	strb	r3, [r7, #15]
 8000bac:	7bfb      	ldrb	r3, [r7, #15]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d001      	beq.n	8000bb6 <bno055_acc_y+0x3e>
        return err;
 8000bb2:	7bfb      	ldrb	r3, [r7, #15]
 8000bb4:	e01a      	b.n	8000bec <bno055_acc_y+0x74>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000bb6:	7b7b      	ldrb	r3, [r7, #13]
 8000bb8:	b21b      	sxth	r3, r3
 8000bba:	021b      	lsls	r3, r3, #8
 8000bbc:	b21a      	sxth	r2, r3
 8000bbe:	7b3b      	ldrb	r3, [r7, #12]
 8000bc0:	b21b      	sxth	r3, r3
 8000bc2:	4313      	orrs	r3, r2
 8000bc4:	b21b      	sxth	r3, r3
 8000bc6:	ee07 3a90 	vmov	s15, r3
 8000bca:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d102      	bne.n	8000bdc <bno055_acc_y+0x64>
 8000bd6:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8000bf4 <bno055_acc_y+0x7c>
 8000bda:	e001      	b.n	8000be0 <bno055_acc_y+0x68>
 8000bdc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 8000be0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000bea:	2300      	movs	r3, #0
};
 8000bec:	4618      	mov	r0, r3
 8000bee:	3714      	adds	r7, #20
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd90      	pop	{r4, r7, pc}
 8000bf4:	42c80000 	.word	0x42c80000

08000bf8 <bno055_acc_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_z(bno055_t* imu, f32* buf) {
 8000bf8:	b590      	push	{r4, r7, lr}
 8000bfa:	b0af      	sub	sp, #188	@ 0xbc
 8000bfc:	af2a      	add	r7, sp, #168	@ 0xa8
 8000bfe:	6078      	str	r0, [r7, #4]
 8000c00:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8000c02:	687c      	ldr	r4, [r7, #4]
 8000c04:	2302      	movs	r3, #2
 8000c06:	9329      	str	r3, [sp, #164]	@ 0xa4
 8000c08:	f107 030c 	add.w	r3, r7, #12
 8000c0c:	9328      	str	r3, [sp, #160]	@ 0xa0
 8000c0e:	230c      	movs	r3, #12
 8000c10:	9327      	str	r3, [sp, #156]	@ 0x9c
 8000c12:	4668      	mov	r0, sp
 8000c14:	f104 0310 	add.w	r3, r4, #16
 8000c18:	229c      	movs	r2, #156	@ 0x9c
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	f00b fa7b 	bl	800c116 <memcpy>
 8000c20:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000c24:	f001 fa01 	bl	800202a <bno055_read_regs>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	73fb      	strb	r3, [r7, #15]
 8000c2c:	7bfb      	ldrb	r3, [r7, #15]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <bno055_acc_z+0x3e>
        return err;
 8000c32:	7bfb      	ldrb	r3, [r7, #15]
 8000c34:	e01a      	b.n	8000c6c <bno055_acc_z+0x74>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000c36:	7b7b      	ldrb	r3, [r7, #13]
 8000c38:	b21b      	sxth	r3, r3
 8000c3a:	021b      	lsls	r3, r3, #8
 8000c3c:	b21a      	sxth	r2, r3
 8000c3e:	7b3b      	ldrb	r3, [r7, #12]
 8000c40:	b21b      	sxth	r3, r3
 8000c42:	4313      	orrs	r3, r2
 8000c44:	b21b      	sxth	r3, r3
 8000c46:	ee07 3a90 	vmov	s15, r3
 8000c4a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d102      	bne.n	8000c5c <bno055_acc_z+0x64>
 8000c56:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8000c74 <bno055_acc_z+0x7c>
 8000c5a:	e001      	b.n	8000c60 <bno055_acc_z+0x68>
 8000c5c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 8000c60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000c6a:	2300      	movs	r3, #0
};
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	3714      	adds	r7, #20
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd90      	pop	{r4, r7, pc}
 8000c74:	42c80000 	.word	0x42c80000

08000c78 <bno055_acc>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc(bno055_t* imu, bno055_vec3_t* xyz) {
 8000c78:	b590      	push	{r4, r7, lr}
 8000c7a:	b0b1      	sub	sp, #196	@ 0xc4
 8000c7c:	af2a      	add	r7, sp, #168	@ 0xa8
 8000c7e:	6078      	str	r0, [r7, #4]
 8000c80:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_X_LSB, data, 6)) != BNO_OK) {
 8000c82:	687c      	ldr	r4, [r7, #4]
 8000c84:	2306      	movs	r3, #6
 8000c86:	9329      	str	r3, [sp, #164]	@ 0xa4
 8000c88:	f107 0308 	add.w	r3, r7, #8
 8000c8c:	9328      	str	r3, [sp, #160]	@ 0xa0
 8000c8e:	2308      	movs	r3, #8
 8000c90:	9327      	str	r3, [sp, #156]	@ 0x9c
 8000c92:	4668      	mov	r0, sp
 8000c94:	f104 0310 	add.w	r3, r4, #16
 8000c98:	229c      	movs	r2, #156	@ 0x9c
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	f00b fa3b 	bl	800c116 <memcpy>
 8000ca0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000ca4:	f001 f9c1 	bl	800202a <bno055_read_regs>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	75fb      	strb	r3, [r7, #23]
 8000cac:	7dfb      	ldrb	r3, [r7, #23]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d001      	beq.n	8000cb6 <bno055_acc+0x3e>
        return err;
 8000cb2:	7dfb      	ldrb	r3, [r7, #23]
 8000cb4:	e042      	b.n	8000d3c <bno055_acc+0xc4>
    }
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	7b9b      	ldrb	r3, [r3, #14]
                                                           : BNO_ACC_SCALE_MG;
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d101      	bne.n	8000cc2 <bno055_acc+0x4a>
 8000cbe:	4b21      	ldr	r3, [pc, #132]	@ (8000d44 <bno055_acc+0xcc>)
 8000cc0:	e001      	b.n	8000cc6 <bno055_acc+0x4e>
 8000cc2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000cc6:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 8000cc8:	7a7b      	ldrb	r3, [r7, #9]
 8000cca:	b21b      	sxth	r3, r3
 8000ccc:	021b      	lsls	r3, r3, #8
 8000cce:	b21a      	sxth	r2, r3
 8000cd0:	7a3b      	ldrb	r3, [r7, #8]
 8000cd2:	b21b      	sxth	r3, r3
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	b21b      	sxth	r3, r3
 8000cd8:	ee07 3a90 	vmov	s15, r3
 8000cdc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000ce0:	ed97 7a04 	vldr	s14, [r7, #16]
 8000ce4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ce8:	683b      	ldr	r3, [r7, #0]
 8000cea:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 8000cee:	7afb      	ldrb	r3, [r7, #11]
 8000cf0:	b21b      	sxth	r3, r3
 8000cf2:	021b      	lsls	r3, r3, #8
 8000cf4:	b21a      	sxth	r2, r3
 8000cf6:	7abb      	ldrb	r3, [r7, #10]
 8000cf8:	b21b      	sxth	r3, r3
 8000cfa:	4313      	orrs	r3, r2
 8000cfc:	b21b      	sxth	r3, r3
 8000cfe:	ee07 3a90 	vmov	s15, r3
 8000d02:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000d06:	ed97 7a04 	vldr	s14, [r7, #16]
 8000d0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 8000d14:	7b7b      	ldrb	r3, [r7, #13]
 8000d16:	b21b      	sxth	r3, r3
 8000d18:	021b      	lsls	r3, r3, #8
 8000d1a:	b21a      	sxth	r2, r3
 8000d1c:	7b3b      	ldrb	r3, [r7, #12]
 8000d1e:	b21b      	sxth	r3, r3
 8000d20:	4313      	orrs	r3, r2
 8000d22:	b21b      	sxth	r3, r3
 8000d24:	ee07 3a90 	vmov	s15, r3
 8000d28:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000d2c:	ed97 7a04 	vldr	s14, [r7, #16]
 8000d30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 8000d3a:	2300      	movs	r3, #0
};
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	371c      	adds	r7, #28
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd90      	pop	{r4, r7, pc}
 8000d44:	42c80000 	.word	0x42c80000

08000d48 <bno055_linear_acc_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_x(bno055_t* imu, f32* buf) {
 8000d48:	b590      	push	{r4, r7, lr}
 8000d4a:	b0af      	sub	sp, #188	@ 0xbc
 8000d4c:	af2a      	add	r7, sp, #168	@ 0xa8
 8000d4e:	6078      	str	r0, [r7, #4]
 8000d50:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_X_LSB, data, 2)) != BNO_OK) {
 8000d52:	687c      	ldr	r4, [r7, #4]
 8000d54:	2302      	movs	r3, #2
 8000d56:	9329      	str	r3, [sp, #164]	@ 0xa4
 8000d58:	f107 030c 	add.w	r3, r7, #12
 8000d5c:	9328      	str	r3, [sp, #160]	@ 0xa0
 8000d5e:	2328      	movs	r3, #40	@ 0x28
 8000d60:	9327      	str	r3, [sp, #156]	@ 0x9c
 8000d62:	4668      	mov	r0, sp
 8000d64:	f104 0310 	add.w	r3, r4, #16
 8000d68:	229c      	movs	r2, #156	@ 0x9c
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	f00b f9d3 	bl	800c116 <memcpy>
 8000d70:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000d74:	f001 f959 	bl	800202a <bno055_read_regs>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	73fb      	strb	r3, [r7, #15]
 8000d7c:	7bfb      	ldrb	r3, [r7, #15]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d001      	beq.n	8000d86 <bno055_linear_acc_x+0x3e>
        return err;
 8000d82:	7bfb      	ldrb	r3, [r7, #15]
 8000d84:	e01a      	b.n	8000dbc <bno055_linear_acc_x+0x74>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000d86:	7b7b      	ldrb	r3, [r7, #13]
 8000d88:	b21b      	sxth	r3, r3
 8000d8a:	021b      	lsls	r3, r3, #8
 8000d8c:	b21a      	sxth	r2, r3
 8000d8e:	7b3b      	ldrb	r3, [r7, #12]
 8000d90:	b21b      	sxth	r3, r3
 8000d92:	4313      	orrs	r3, r2
 8000d94:	b21b      	sxth	r3, r3
 8000d96:	ee07 3a90 	vmov	s15, r3
 8000d9a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d102      	bne.n	8000dac <bno055_linear_acc_x+0x64>
 8000da6:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8000dc4 <bno055_linear_acc_x+0x7c>
 8000daa:	e001      	b.n	8000db0 <bno055_linear_acc_x+0x68>
 8000dac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 8000db0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000dba:	2300      	movs	r3, #0
};
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	3714      	adds	r7, #20
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd90      	pop	{r4, r7, pc}
 8000dc4:	42c80000 	.word	0x42c80000

08000dc8 <bno055_linear_acc_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_y(bno055_t* imu, f32* buf) {
 8000dc8:	b590      	push	{r4, r7, lr}
 8000dca:	b0af      	sub	sp, #188	@ 0xbc
 8000dcc:	af2a      	add	r7, sp, #168	@ 0xa8
 8000dce:	6078      	str	r0, [r7, #4]
 8000dd0:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8000dd2:	687c      	ldr	r4, [r7, #4]
 8000dd4:	2302      	movs	r3, #2
 8000dd6:	9329      	str	r3, [sp, #164]	@ 0xa4
 8000dd8:	f107 030c 	add.w	r3, r7, #12
 8000ddc:	9328      	str	r3, [sp, #160]	@ 0xa0
 8000dde:	232a      	movs	r3, #42	@ 0x2a
 8000de0:	9327      	str	r3, [sp, #156]	@ 0x9c
 8000de2:	4668      	mov	r0, sp
 8000de4:	f104 0310 	add.w	r3, r4, #16
 8000de8:	229c      	movs	r2, #156	@ 0x9c
 8000dea:	4619      	mov	r1, r3
 8000dec:	f00b f993 	bl	800c116 <memcpy>
 8000df0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000df4:	f001 f919 	bl	800202a <bno055_read_regs>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	73fb      	strb	r3, [r7, #15]
 8000dfc:	7bfb      	ldrb	r3, [r7, #15]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d001      	beq.n	8000e06 <bno055_linear_acc_y+0x3e>
        return err;
 8000e02:	7bfb      	ldrb	r3, [r7, #15]
 8000e04:	e01a      	b.n	8000e3c <bno055_linear_acc_y+0x74>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000e06:	7b7b      	ldrb	r3, [r7, #13]
 8000e08:	b21b      	sxth	r3, r3
 8000e0a:	021b      	lsls	r3, r3, #8
 8000e0c:	b21a      	sxth	r2, r3
 8000e0e:	7b3b      	ldrb	r3, [r7, #12]
 8000e10:	b21b      	sxth	r3, r3
 8000e12:	4313      	orrs	r3, r2
 8000e14:	b21b      	sxth	r3, r3
 8000e16:	ee07 3a90 	vmov	s15, r3
 8000e1a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d102      	bne.n	8000e2c <bno055_linear_acc_y+0x64>
 8000e26:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8000e44 <bno055_linear_acc_y+0x7c>
 8000e2a:	e001      	b.n	8000e30 <bno055_linear_acc_y+0x68>
 8000e2c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 8000e30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000e3a:	2300      	movs	r3, #0
};
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	3714      	adds	r7, #20
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd90      	pop	{r4, r7, pc}
 8000e44:	42c80000 	.word	0x42c80000

08000e48 <bno055_linear_acc_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_z(bno055_t* imu, f32* buf) {
 8000e48:	b590      	push	{r4, r7, lr}
 8000e4a:	b0af      	sub	sp, #188	@ 0xbc
 8000e4c:	af2a      	add	r7, sp, #168	@ 0xa8
 8000e4e:	6078      	str	r0, [r7, #4]
 8000e50:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8000e52:	687c      	ldr	r4, [r7, #4]
 8000e54:	2302      	movs	r3, #2
 8000e56:	9329      	str	r3, [sp, #164]	@ 0xa4
 8000e58:	f107 030c 	add.w	r3, r7, #12
 8000e5c:	9328      	str	r3, [sp, #160]	@ 0xa0
 8000e5e:	232c      	movs	r3, #44	@ 0x2c
 8000e60:	9327      	str	r3, [sp, #156]	@ 0x9c
 8000e62:	4668      	mov	r0, sp
 8000e64:	f104 0310 	add.w	r3, r4, #16
 8000e68:	229c      	movs	r2, #156	@ 0x9c
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	f00b f953 	bl	800c116 <memcpy>
 8000e70:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000e74:	f001 f8d9 	bl	800202a <bno055_read_regs>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	73fb      	strb	r3, [r7, #15]
 8000e7c:	7bfb      	ldrb	r3, [r7, #15]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <bno055_linear_acc_z+0x3e>
        return err;
 8000e82:	7bfb      	ldrb	r3, [r7, #15]
 8000e84:	e01a      	b.n	8000ebc <bno055_linear_acc_z+0x74>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000e86:	7b7b      	ldrb	r3, [r7, #13]
 8000e88:	b21b      	sxth	r3, r3
 8000e8a:	021b      	lsls	r3, r3, #8
 8000e8c:	b21a      	sxth	r2, r3
 8000e8e:	7b3b      	ldrb	r3, [r7, #12]
 8000e90:	b21b      	sxth	r3, r3
 8000e92:	4313      	orrs	r3, r2
 8000e94:	b21b      	sxth	r3, r3
 8000e96:	ee07 3a90 	vmov	s15, r3
 8000e9a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d102      	bne.n	8000eac <bno055_linear_acc_z+0x64>
 8000ea6:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8000ec4 <bno055_linear_acc_z+0x7c>
 8000eaa:	e001      	b.n	8000eb0 <bno055_linear_acc_z+0x68>
 8000eac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 8000eb0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000eba:	2300      	movs	r3, #0
};
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	3714      	adds	r7, #20
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd90      	pop	{r4, r7, pc}
 8000ec4:	42c80000 	.word	0x42c80000

08000ec8 <bno055_linear_acc>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc(bno055_t* imu, bno055_vec3_t* xyz) {
 8000ec8:	b590      	push	{r4, r7, lr}
 8000eca:	b0b1      	sub	sp, #196	@ 0xc4
 8000ecc:	af2a      	add	r7, sp, #168	@ 0xa8
 8000ece:	6078      	str	r0, [r7, #4]
 8000ed0:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_X_LSB, data, 6)) != BNO_OK) {
 8000ed2:	687c      	ldr	r4, [r7, #4]
 8000ed4:	2306      	movs	r3, #6
 8000ed6:	9329      	str	r3, [sp, #164]	@ 0xa4
 8000ed8:	f107 0308 	add.w	r3, r7, #8
 8000edc:	9328      	str	r3, [sp, #160]	@ 0xa0
 8000ede:	2328      	movs	r3, #40	@ 0x28
 8000ee0:	9327      	str	r3, [sp, #156]	@ 0x9c
 8000ee2:	4668      	mov	r0, sp
 8000ee4:	f104 0310 	add.w	r3, r4, #16
 8000ee8:	229c      	movs	r2, #156	@ 0x9c
 8000eea:	4619      	mov	r1, r3
 8000eec:	f00b f913 	bl	800c116 <memcpy>
 8000ef0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000ef4:	f001 f899 	bl	800202a <bno055_read_regs>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	75fb      	strb	r3, [r7, #23]
 8000efc:	7dfb      	ldrb	r3, [r7, #23]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d001      	beq.n	8000f06 <bno055_linear_acc+0x3e>
        return err;
 8000f02:	7dfb      	ldrb	r3, [r7, #23]
 8000f04:	e042      	b.n	8000f8c <bno055_linear_acc+0xc4>
    }
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	7b9b      	ldrb	r3, [r3, #14]
                                                           : BNO_ACC_SCALE_MG;
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d101      	bne.n	8000f12 <bno055_linear_acc+0x4a>
 8000f0e:	4b21      	ldr	r3, [pc, #132]	@ (8000f94 <bno055_linear_acc+0xcc>)
 8000f10:	e001      	b.n	8000f16 <bno055_linear_acc+0x4e>
 8000f12:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000f16:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 8000f18:	7a7b      	ldrb	r3, [r7, #9]
 8000f1a:	b21b      	sxth	r3, r3
 8000f1c:	021b      	lsls	r3, r3, #8
 8000f1e:	b21a      	sxth	r2, r3
 8000f20:	7a3b      	ldrb	r3, [r7, #8]
 8000f22:	b21b      	sxth	r3, r3
 8000f24:	4313      	orrs	r3, r2
 8000f26:	b21b      	sxth	r3, r3
 8000f28:	ee07 3a90 	vmov	s15, r3
 8000f2c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000f30:	ed97 7a04 	vldr	s14, [r7, #16]
 8000f34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 8000f3e:	7afb      	ldrb	r3, [r7, #11]
 8000f40:	b21b      	sxth	r3, r3
 8000f42:	021b      	lsls	r3, r3, #8
 8000f44:	b21a      	sxth	r2, r3
 8000f46:	7abb      	ldrb	r3, [r7, #10]
 8000f48:	b21b      	sxth	r3, r3
 8000f4a:	4313      	orrs	r3, r2
 8000f4c:	b21b      	sxth	r3, r3
 8000f4e:	ee07 3a90 	vmov	s15, r3
 8000f52:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000f56:	ed97 7a04 	vldr	s14, [r7, #16]
 8000f5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 8000f64:	7b7b      	ldrb	r3, [r7, #13]
 8000f66:	b21b      	sxth	r3, r3
 8000f68:	021b      	lsls	r3, r3, #8
 8000f6a:	b21a      	sxth	r2, r3
 8000f6c:	7b3b      	ldrb	r3, [r7, #12]
 8000f6e:	b21b      	sxth	r3, r3
 8000f70:	4313      	orrs	r3, r2
 8000f72:	b21b      	sxth	r3, r3
 8000f74:	ee07 3a90 	vmov	s15, r3
 8000f78:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000f7c:	ed97 7a04 	vldr	s14, [r7, #16]
 8000f80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 8000f8a:	2300      	movs	r3, #0
};
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	371c      	adds	r7, #28
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd90      	pop	{r4, r7, pc}
 8000f94:	42c80000 	.word	0x42c80000

08000f98 <bno055_gyro_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_x(bno055_t* imu, f32* buf) {
 8000f98:	b590      	push	{r4, r7, lr}
 8000f9a:	b0af      	sub	sp, #188	@ 0xbc
 8000f9c:	af2a      	add	r7, sp, #168	@ 0xa8
 8000f9e:	6078      	str	r0, [r7, #4]
 8000fa0:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_X_LSB, data, 2)) != BNO_OK) {
 8000fa2:	687c      	ldr	r4, [r7, #4]
 8000fa4:	2302      	movs	r3, #2
 8000fa6:	9329      	str	r3, [sp, #164]	@ 0xa4
 8000fa8:	f107 030c 	add.w	r3, r7, #12
 8000fac:	9328      	str	r3, [sp, #160]	@ 0xa0
 8000fae:	2314      	movs	r3, #20
 8000fb0:	9327      	str	r3, [sp, #156]	@ 0x9c
 8000fb2:	4668      	mov	r0, sp
 8000fb4:	f104 0310 	add.w	r3, r4, #16
 8000fb8:	229c      	movs	r2, #156	@ 0x9c
 8000fba:	4619      	mov	r1, r3
 8000fbc:	f00b f8ab 	bl	800c116 <memcpy>
 8000fc0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000fc4:	f001 f831 	bl	800202a <bno055_read_regs>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	73fb      	strb	r3, [r7, #15]
 8000fcc:	7bfb      	ldrb	r3, [r7, #15]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d001      	beq.n	8000fd6 <bno055_gyro_x+0x3e>
        return err;
 8000fd2:	7bfb      	ldrb	r3, [r7, #15]
 8000fd4:	e01a      	b.n	800100c <bno055_gyro_x+0x74>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000fd6:	7b7b      	ldrb	r3, [r7, #13]
 8000fd8:	b21b      	sxth	r3, r3
 8000fda:	021b      	lsls	r3, r3, #8
 8000fdc:	b21a      	sxth	r2, r3
 8000fde:	7b3b      	ldrb	r3, [r7, #12]
 8000fe0:	b21b      	sxth	r3, r3
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	b21b      	sxth	r3, r3
 8000fe6:	ee07 3a90 	vmov	s15, r3
 8000fea:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d102      	bne.n	8000ffc <bno055_gyro_x+0x64>
 8000ff6:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 8000ffa:	e001      	b.n	8001000 <bno055_gyro_x+0x68>
 8000ffc:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8001014 <bno055_gyro_x+0x7c>
    *buf = (s16)((data[1] << 8) | data[0]) /
 8001000:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 800100a:	2300      	movs	r3, #0
};
 800100c:	4618      	mov	r0, r3
 800100e:	3714      	adds	r7, #20
 8001010:	46bd      	mov	sp, r7
 8001012:	bd90      	pop	{r4, r7, pc}
 8001014:	44610000 	.word	0x44610000

08001018 <bno055_gyro_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_y(bno055_t* imu, f32* buf) {
 8001018:	b590      	push	{r4, r7, lr}
 800101a:	b0af      	sub	sp, #188	@ 0xbc
 800101c:	af2a      	add	r7, sp, #168	@ 0xa8
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8001022:	687c      	ldr	r4, [r7, #4]
 8001024:	2302      	movs	r3, #2
 8001026:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001028:	f107 030c 	add.w	r3, r7, #12
 800102c:	9328      	str	r3, [sp, #160]	@ 0xa0
 800102e:	2316      	movs	r3, #22
 8001030:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001032:	4668      	mov	r0, sp
 8001034:	f104 0310 	add.w	r3, r4, #16
 8001038:	229c      	movs	r2, #156	@ 0x9c
 800103a:	4619      	mov	r1, r3
 800103c:	f00b f86b 	bl	800c116 <memcpy>
 8001040:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001044:	f000 fff1 	bl	800202a <bno055_read_regs>
 8001048:	4603      	mov	r3, r0
 800104a:	73fb      	strb	r3, [r7, #15]
 800104c:	7bfb      	ldrb	r3, [r7, #15]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <bno055_gyro_y+0x3e>
        return err;
 8001052:	7bfb      	ldrb	r3, [r7, #15]
 8001054:	e01a      	b.n	800108c <bno055_gyro_y+0x74>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8001056:	7b7b      	ldrb	r3, [r7, #13]
 8001058:	b21b      	sxth	r3, r3
 800105a:	021b      	lsls	r3, r3, #8
 800105c:	b21a      	sxth	r2, r3
 800105e:	7b3b      	ldrb	r3, [r7, #12]
 8001060:	b21b      	sxth	r3, r3
 8001062:	4313      	orrs	r3, r2
 8001064:	b21b      	sxth	r3, r3
 8001066:	ee07 3a90 	vmov	s15, r3
 800106a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 8001072:	2b00      	cmp	r3, #0
 8001074:	d102      	bne.n	800107c <bno055_gyro_y+0x64>
 8001076:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 800107a:	e001      	b.n	8001080 <bno055_gyro_y+0x68>
 800107c:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8001094 <bno055_gyro_y+0x7c>
    *buf = (s16)((data[1] << 8) | data[0]) /
 8001080:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 800108a:	2300      	movs	r3, #0
};
 800108c:	4618      	mov	r0, r3
 800108e:	3714      	adds	r7, #20
 8001090:	46bd      	mov	sp, r7
 8001092:	bd90      	pop	{r4, r7, pc}
 8001094:	44610000 	.word	0x44610000

08001098 <bno055_gyro_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_z(bno055_t* imu, f32* buf) {
 8001098:	b590      	push	{r4, r7, lr}
 800109a:	b0af      	sub	sp, #188	@ 0xbc
 800109c:	af2a      	add	r7, sp, #168	@ 0xa8
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_Z_LSB, data, 2)) != BNO_OK) {
 80010a2:	687c      	ldr	r4, [r7, #4]
 80010a4:	2302      	movs	r3, #2
 80010a6:	9329      	str	r3, [sp, #164]	@ 0xa4
 80010a8:	f107 030c 	add.w	r3, r7, #12
 80010ac:	9328      	str	r3, [sp, #160]	@ 0xa0
 80010ae:	2318      	movs	r3, #24
 80010b0:	9327      	str	r3, [sp, #156]	@ 0x9c
 80010b2:	4668      	mov	r0, sp
 80010b4:	f104 0310 	add.w	r3, r4, #16
 80010b8:	229c      	movs	r2, #156	@ 0x9c
 80010ba:	4619      	mov	r1, r3
 80010bc:	f00b f82b 	bl	800c116 <memcpy>
 80010c0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80010c4:	f000 ffb1 	bl	800202a <bno055_read_regs>
 80010c8:	4603      	mov	r3, r0
 80010ca:	73fb      	strb	r3, [r7, #15]
 80010cc:	7bfb      	ldrb	r3, [r7, #15]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <bno055_gyro_z+0x3e>
        return err;
 80010d2:	7bfb      	ldrb	r3, [r7, #15]
 80010d4:	e01a      	b.n	800110c <bno055_gyro_z+0x74>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 80010d6:	7b7b      	ldrb	r3, [r7, #13]
 80010d8:	b21b      	sxth	r3, r3
 80010da:	021b      	lsls	r3, r3, #8
 80010dc:	b21a      	sxth	r2, r3
 80010de:	7b3b      	ldrb	r3, [r7, #12]
 80010e0:	b21b      	sxth	r3, r3
 80010e2:	4313      	orrs	r3, r2
 80010e4:	b21b      	sxth	r3, r3
 80010e6:	ee07 3a90 	vmov	s15, r3
 80010ea:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d102      	bne.n	80010fc <bno055_gyro_z+0x64>
 80010f6:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 80010fa:	e001      	b.n	8001100 <bno055_gyro_z+0x68>
 80010fc:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8001114 <bno055_gyro_z+0x7c>
    *buf = (s16)((data[1] << 8) | data[0]) /
 8001100:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 800110a:	2300      	movs	r3, #0
};
 800110c:	4618      	mov	r0, r3
 800110e:	3714      	adds	r7, #20
 8001110:	46bd      	mov	sp, r7
 8001112:	bd90      	pop	{r4, r7, pc}
 8001114:	44610000 	.word	0x44610000

08001118 <bno055_gyro>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro(bno055_t* imu, bno055_vec3_t* xyz) {
 8001118:	b590      	push	{r4, r7, lr}
 800111a:	b0b1      	sub	sp, #196	@ 0xc4
 800111c:	af2a      	add	r7, sp, #168	@ 0xa8
 800111e:	6078      	str	r0, [r7, #4]
 8001120:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_X_LSB, data, 6)) != BNO_OK) {
 8001122:	687c      	ldr	r4, [r7, #4]
 8001124:	2306      	movs	r3, #6
 8001126:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001128:	f107 0308 	add.w	r3, r7, #8
 800112c:	9328      	str	r3, [sp, #160]	@ 0xa0
 800112e:	2314      	movs	r3, #20
 8001130:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001132:	4668      	mov	r0, sp
 8001134:	f104 0310 	add.w	r3, r4, #16
 8001138:	229c      	movs	r2, #156	@ 0x9c
 800113a:	4619      	mov	r1, r3
 800113c:	f00a ffeb 	bl	800c116 <memcpy>
 8001140:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001144:	f000 ff71 	bl	800202a <bno055_read_regs>
 8001148:	4603      	mov	r3, r0
 800114a:	75fb      	strb	r3, [r7, #23]
 800114c:	7dfb      	ldrb	r3, [r7, #23]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d001      	beq.n	8001156 <bno055_gyro+0x3e>
        return err;
 8001152:	7dfb      	ldrb	r3, [r7, #23]
 8001154:	e042      	b.n	80011dc <bno055_gyro+0xc4>
    }

    f32 scale = (imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	7c1b      	ldrb	r3, [r3, #16]
                                                     : BNO_GYR_SCALE_RPS;
 800115a:	2b00      	cmp	r3, #0
 800115c:	d102      	bne.n	8001164 <bno055_gyro+0x4c>
 800115e:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8001162:	e000      	b.n	8001166 <bno055_gyro+0x4e>
 8001164:	4b1f      	ldr	r3, [pc, #124]	@ (80011e4 <bno055_gyro+0xcc>)
    f32 scale = (imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 8001166:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 8001168:	7a7b      	ldrb	r3, [r7, #9]
 800116a:	b21b      	sxth	r3, r3
 800116c:	021b      	lsls	r3, r3, #8
 800116e:	b21a      	sxth	r2, r3
 8001170:	7a3b      	ldrb	r3, [r7, #8]
 8001172:	b21b      	sxth	r3, r3
 8001174:	4313      	orrs	r3, r2
 8001176:	b21b      	sxth	r3, r3
 8001178:	ee07 3a90 	vmov	s15, r3
 800117c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001180:	ed97 7a04 	vldr	s14, [r7, #16]
 8001184:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 800118e:	7afb      	ldrb	r3, [r7, #11]
 8001190:	b21b      	sxth	r3, r3
 8001192:	021b      	lsls	r3, r3, #8
 8001194:	b21a      	sxth	r2, r3
 8001196:	7abb      	ldrb	r3, [r7, #10]
 8001198:	b21b      	sxth	r3, r3
 800119a:	4313      	orrs	r3, r2
 800119c:	b21b      	sxth	r3, r3
 800119e:	ee07 3a90 	vmov	s15, r3
 80011a2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80011a6:	ed97 7a04 	vldr	s14, [r7, #16]
 80011aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 80011b4:	7b7b      	ldrb	r3, [r7, #13]
 80011b6:	b21b      	sxth	r3, r3
 80011b8:	021b      	lsls	r3, r3, #8
 80011ba:	b21a      	sxth	r2, r3
 80011bc:	7b3b      	ldrb	r3, [r7, #12]
 80011be:	b21b      	sxth	r3, r3
 80011c0:	4313      	orrs	r3, r2
 80011c2:	b21b      	sxth	r3, r3
 80011c4:	ee07 3a90 	vmov	s15, r3
 80011c8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80011cc:	ed97 7a04 	vldr	s14, [r7, #16]
 80011d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 80011da:	2300      	movs	r3, #0
}
 80011dc:	4618      	mov	r0, r3
 80011de:	371c      	adds	r7, #28
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd90      	pop	{r4, r7, pc}
 80011e4:	44610000 	.word	0x44610000

080011e8 <bno055_mag_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_x(bno055_t* imu, f32* buf) {
 80011e8:	b590      	push	{r4, r7, lr}
 80011ea:	b0af      	sub	sp, #188	@ 0xbc
 80011ec:	af2a      	add	r7, sp, #168	@ 0xa8
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_X_LSB, data, 2)) != BNO_OK) {
 80011f2:	687c      	ldr	r4, [r7, #4]
 80011f4:	2302      	movs	r3, #2
 80011f6:	9329      	str	r3, [sp, #164]	@ 0xa4
 80011f8:	f107 030c 	add.w	r3, r7, #12
 80011fc:	9328      	str	r3, [sp, #160]	@ 0xa0
 80011fe:	230e      	movs	r3, #14
 8001200:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001202:	4668      	mov	r0, sp
 8001204:	f104 0310 	add.w	r3, r4, #16
 8001208:	229c      	movs	r2, #156	@ 0x9c
 800120a:	4619      	mov	r1, r3
 800120c:	f00a ff83 	bl	800c116 <memcpy>
 8001210:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001214:	f000 ff09 	bl	800202a <bno055_read_regs>
 8001218:	4603      	mov	r3, r0
 800121a:	73fb      	strb	r3, [r7, #15]
 800121c:	7bfb      	ldrb	r3, [r7, #15]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <bno055_mag_x+0x3e>
        return err;
 8001222:	7bfb      	ldrb	r3, [r7, #15]
 8001224:	e013      	b.n	800124e <bno055_mag_x+0x66>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 8001226:	7b7b      	ldrb	r3, [r7, #13]
 8001228:	b21b      	sxth	r3, r3
 800122a:	021b      	lsls	r3, r3, #8
 800122c:	b21a      	sxth	r2, r3
 800122e:	7b3b      	ldrb	r3, [r7, #12]
 8001230:	b21b      	sxth	r3, r3
 8001232:	4313      	orrs	r3, r2
 8001234:	b21b      	sxth	r3, r3
 8001236:	ee07 3a90 	vmov	s15, r3
 800123a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800123e:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001242:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 800124c:	2300      	movs	r3, #0
}
 800124e:	4618      	mov	r0, r3
 8001250:	3714      	adds	r7, #20
 8001252:	46bd      	mov	sp, r7
 8001254:	bd90      	pop	{r4, r7, pc}

08001256 <bno055_mag_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_y(bno055_t* imu, f32* buf) {
 8001256:	b590      	push	{r4, r7, lr}
 8001258:	b0af      	sub	sp, #188	@ 0xbc
 800125a:	af2a      	add	r7, sp, #168	@ 0xa8
 800125c:	6078      	str	r0, [r7, #4]
 800125e:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8001260:	687c      	ldr	r4, [r7, #4]
 8001262:	2302      	movs	r3, #2
 8001264:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001266:	f107 030c 	add.w	r3, r7, #12
 800126a:	9328      	str	r3, [sp, #160]	@ 0xa0
 800126c:	2310      	movs	r3, #16
 800126e:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001270:	4668      	mov	r0, sp
 8001272:	f104 0310 	add.w	r3, r4, #16
 8001276:	229c      	movs	r2, #156	@ 0x9c
 8001278:	4619      	mov	r1, r3
 800127a:	f00a ff4c 	bl	800c116 <memcpy>
 800127e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001282:	f000 fed2 	bl	800202a <bno055_read_regs>
 8001286:	4603      	mov	r3, r0
 8001288:	73fb      	strb	r3, [r7, #15]
 800128a:	7bfb      	ldrb	r3, [r7, #15]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <bno055_mag_y+0x3e>
        return err;
 8001290:	7bfb      	ldrb	r3, [r7, #15]
 8001292:	e013      	b.n	80012bc <bno055_mag_y+0x66>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 8001294:	7b7b      	ldrb	r3, [r7, #13]
 8001296:	b21b      	sxth	r3, r3
 8001298:	021b      	lsls	r3, r3, #8
 800129a:	b21a      	sxth	r2, r3
 800129c:	7b3b      	ldrb	r3, [r7, #12]
 800129e:	b21b      	sxth	r3, r3
 80012a0:	4313      	orrs	r3, r2
 80012a2:	b21b      	sxth	r3, r3
 80012a4:	ee07 3a90 	vmov	s15, r3
 80012a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012ac:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80012b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80012ba:	2300      	movs	r3, #0
}
 80012bc:	4618      	mov	r0, r3
 80012be:	3714      	adds	r7, #20
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd90      	pop	{r4, r7, pc}

080012c4 <bno055_mag_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_z(bno055_t* imu, f32* buf) {
 80012c4:	b590      	push	{r4, r7, lr}
 80012c6:	b0af      	sub	sp, #188	@ 0xbc
 80012c8:	af2a      	add	r7, sp, #168	@ 0xa8
 80012ca:	6078      	str	r0, [r7, #4]
 80012cc:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_Z_LSB, data, 2)) != BNO_OK) {
 80012ce:	687c      	ldr	r4, [r7, #4]
 80012d0:	2302      	movs	r3, #2
 80012d2:	9329      	str	r3, [sp, #164]	@ 0xa4
 80012d4:	f107 030c 	add.w	r3, r7, #12
 80012d8:	9328      	str	r3, [sp, #160]	@ 0xa0
 80012da:	2312      	movs	r3, #18
 80012dc:	9327      	str	r3, [sp, #156]	@ 0x9c
 80012de:	4668      	mov	r0, sp
 80012e0:	f104 0310 	add.w	r3, r4, #16
 80012e4:	229c      	movs	r2, #156	@ 0x9c
 80012e6:	4619      	mov	r1, r3
 80012e8:	f00a ff15 	bl	800c116 <memcpy>
 80012ec:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80012f0:	f000 fe9b 	bl	800202a <bno055_read_regs>
 80012f4:	4603      	mov	r3, r0
 80012f6:	73fb      	strb	r3, [r7, #15]
 80012f8:	7bfb      	ldrb	r3, [r7, #15]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <bno055_mag_z+0x3e>
        return err;
 80012fe:	7bfb      	ldrb	r3, [r7, #15]
 8001300:	e013      	b.n	800132a <bno055_mag_z+0x66>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 8001302:	7b7b      	ldrb	r3, [r7, #13]
 8001304:	b21b      	sxth	r3, r3
 8001306:	021b      	lsls	r3, r3, #8
 8001308:	b21a      	sxth	r2, r3
 800130a:	7b3b      	ldrb	r3, [r7, #12]
 800130c:	b21b      	sxth	r3, r3
 800130e:	4313      	orrs	r3, r2
 8001310:	b21b      	sxth	r3, r3
 8001312:	ee07 3a90 	vmov	s15, r3
 8001316:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800131a:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 800131e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001328:	2300      	movs	r3, #0
}
 800132a:	4618      	mov	r0, r3
 800132c:	3714      	adds	r7, #20
 800132e:	46bd      	mov	sp, r7
 8001330:	bd90      	pop	{r4, r7, pc}

08001332 <bno055_mag>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag(bno055_t* imu, bno055_vec3_t* xyz) {
 8001332:	b590      	push	{r4, r7, lr}
 8001334:	b0af      	sub	sp, #188	@ 0xbc
 8001336:	af2a      	add	r7, sp, #168	@ 0xa8
 8001338:	6078      	str	r0, [r7, #4]
 800133a:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_X_LSB, data, 6)) != BNO_OK) {
 800133c:	687c      	ldr	r4, [r7, #4]
 800133e:	2306      	movs	r3, #6
 8001340:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001342:	f107 0308 	add.w	r3, r7, #8
 8001346:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001348:	230e      	movs	r3, #14
 800134a:	9327      	str	r3, [sp, #156]	@ 0x9c
 800134c:	4668      	mov	r0, sp
 800134e:	f104 0310 	add.w	r3, r4, #16
 8001352:	229c      	movs	r2, #156	@ 0x9c
 8001354:	4619      	mov	r1, r3
 8001356:	f00a fede 	bl	800c116 <memcpy>
 800135a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800135e:	f000 fe64 	bl	800202a <bno055_read_regs>
 8001362:	4603      	mov	r3, r0
 8001364:	73fb      	strb	r3, [r7, #15]
 8001366:	7bfb      	ldrb	r3, [r7, #15]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <bno055_mag+0x3e>
        return err;
 800136c:	7bfb      	ldrb	r3, [r7, #15]
 800136e:	e039      	b.n	80013e4 <bno055_mag+0xb2>
    }

    xyz->x = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 8001370:	7a7b      	ldrb	r3, [r7, #9]
 8001372:	b21b      	sxth	r3, r3
 8001374:	021b      	lsls	r3, r3, #8
 8001376:	b21a      	sxth	r2, r3
 8001378:	7a3b      	ldrb	r3, [r7, #8]
 800137a:	b21b      	sxth	r3, r3
 800137c:	4313      	orrs	r3, r2
 800137e:	b21b      	sxth	r3, r3
 8001380:	ee07 3a90 	vmov	s15, r3
 8001384:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001388:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 800138c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / BNO_MAG_SCALE;
 8001396:	7afb      	ldrb	r3, [r7, #11]
 8001398:	b21b      	sxth	r3, r3
 800139a:	021b      	lsls	r3, r3, #8
 800139c:	b21a      	sxth	r2, r3
 800139e:	7abb      	ldrb	r3, [r7, #10]
 80013a0:	b21b      	sxth	r3, r3
 80013a2:	4313      	orrs	r3, r2
 80013a4:	b21b      	sxth	r3, r3
 80013a6:	ee07 3a90 	vmov	s15, r3
 80013aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013ae:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80013b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / BNO_MAG_SCALE;
 80013bc:	7b7b      	ldrb	r3, [r7, #13]
 80013be:	b21b      	sxth	r3, r3
 80013c0:	021b      	lsls	r3, r3, #8
 80013c2:	b21a      	sxth	r2, r3
 80013c4:	7b3b      	ldrb	r3, [r7, #12]
 80013c6:	b21b      	sxth	r3, r3
 80013c8:	4313      	orrs	r3, r2
 80013ca:	b21b      	sxth	r3, r3
 80013cc:	ee07 3a90 	vmov	s15, r3
 80013d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013d4:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80013d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 80013e2:	2300      	movs	r3, #0
};
 80013e4:	4618      	mov	r0, r3
 80013e6:	3714      	adds	r7, #20
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd90      	pop	{r4, r7, pc}

080013ec <bno055_gravity_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_x(bno055_t* imu, f32* buf) {
 80013ec:	b590      	push	{r4, r7, lr}
 80013ee:	b0b1      	sub	sp, #196	@ 0xc4
 80013f0:	af2a      	add	r7, sp, #168	@ 0xa8
 80013f2:	6078      	str	r0, [r7, #4]
 80013f4:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_X_LSB, data, 2)) != BNO_OK) {
 80013f6:	687c      	ldr	r4, [r7, #4]
 80013f8:	2302      	movs	r3, #2
 80013fa:	9329      	str	r3, [sp, #164]	@ 0xa4
 80013fc:	f107 030c 	add.w	r3, r7, #12
 8001400:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001402:	232e      	movs	r3, #46	@ 0x2e
 8001404:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001406:	4668      	mov	r0, sp
 8001408:	f104 0310 	add.w	r3, r4, #16
 800140c:	229c      	movs	r2, #156	@ 0x9c
 800140e:	4619      	mov	r1, r3
 8001410:	f00a fe81 	bl	800c116 <memcpy>
 8001414:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001418:	f000 fe07 	bl	800202a <bno055_read_regs>
 800141c:	4603      	mov	r3, r0
 800141e:	75fb      	strb	r3, [r7, #23]
 8001420:	7dfb      	ldrb	r3, [r7, #23]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <bno055_gravity_x+0x3e>
        return err;
 8001426:	7dfb      	ldrb	r3, [r7, #23]
 8001428:	e01c      	b.n	8001464 <bno055_gravity_x+0x78>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 800142e:	2b00      	cmp	r3, #0
 8001430:	d101      	bne.n	8001436 <bno055_gravity_x+0x4a>
 8001432:	4b0e      	ldr	r3, [pc, #56]	@ (800146c <bno055_gravity_x+0x80>)
 8001434:	e001      	b.n	800143a <bno055_gravity_x+0x4e>
 8001436:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 800143a:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 800143c:	7b7b      	ldrb	r3, [r7, #13]
 800143e:	b21b      	sxth	r3, r3
 8001440:	021b      	lsls	r3, r3, #8
 8001442:	b21a      	sxth	r2, r3
 8001444:	7b3b      	ldrb	r3, [r7, #12]
 8001446:	b21b      	sxth	r3, r3
 8001448:	4313      	orrs	r3, r2
 800144a:	b21b      	sxth	r3, r3
 800144c:	ee07 3a90 	vmov	s15, r3
 8001450:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001454:	ed97 7a04 	vldr	s14, [r7, #16]
 8001458:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001462:	2300      	movs	r3, #0
}
 8001464:	4618      	mov	r0, r3
 8001466:	371c      	adds	r7, #28
 8001468:	46bd      	mov	sp, r7
 800146a:	bd90      	pop	{r4, r7, pc}
 800146c:	42c80000 	.word	0x42c80000

08001470 <bno055_gravity_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_y(bno055_t* imu, f32* buf) {
 8001470:	b590      	push	{r4, r7, lr}
 8001472:	b0b1      	sub	sp, #196	@ 0xc4
 8001474:	af2a      	add	r7, sp, #168	@ 0xa8
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_Y_LSB, data, 2)) != BNO_OK) {
 800147a:	687c      	ldr	r4, [r7, #4]
 800147c:	2302      	movs	r3, #2
 800147e:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001480:	f107 030c 	add.w	r3, r7, #12
 8001484:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001486:	2330      	movs	r3, #48	@ 0x30
 8001488:	9327      	str	r3, [sp, #156]	@ 0x9c
 800148a:	4668      	mov	r0, sp
 800148c:	f104 0310 	add.w	r3, r4, #16
 8001490:	229c      	movs	r2, #156	@ 0x9c
 8001492:	4619      	mov	r1, r3
 8001494:	f00a fe3f 	bl	800c116 <memcpy>
 8001498:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800149c:	f000 fdc5 	bl	800202a <bno055_read_regs>
 80014a0:	4603      	mov	r3, r0
 80014a2:	75fb      	strb	r3, [r7, #23]
 80014a4:	7dfb      	ldrb	r3, [r7, #23]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <bno055_gravity_y+0x3e>
        return err;
 80014aa:	7dfb      	ldrb	r3, [r7, #23]
 80014ac:	e01c      	b.n	80014e8 <bno055_gravity_y+0x78>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d101      	bne.n	80014ba <bno055_gravity_y+0x4a>
 80014b6:	4b0e      	ldr	r3, [pc, #56]	@ (80014f0 <bno055_gravity_y+0x80>)
 80014b8:	e001      	b.n	80014be <bno055_gravity_y+0x4e>
 80014ba:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80014be:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 80014c0:	7b7b      	ldrb	r3, [r7, #13]
 80014c2:	b21b      	sxth	r3, r3
 80014c4:	021b      	lsls	r3, r3, #8
 80014c6:	b21a      	sxth	r2, r3
 80014c8:	7b3b      	ldrb	r3, [r7, #12]
 80014ca:	b21b      	sxth	r3, r3
 80014cc:	4313      	orrs	r3, r2
 80014ce:	b21b      	sxth	r3, r3
 80014d0:	ee07 3a90 	vmov	s15, r3
 80014d4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80014d8:	ed97 7a04 	vldr	s14, [r7, #16]
 80014dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80014e6:	2300      	movs	r3, #0
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	371c      	adds	r7, #28
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd90      	pop	{r4, r7, pc}
 80014f0:	42c80000 	.word	0x42c80000

080014f4 <bno055_gravity_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_z(bno055_t* imu, f32* buf) {
 80014f4:	b590      	push	{r4, r7, lr}
 80014f6:	b0b1      	sub	sp, #196	@ 0xc4
 80014f8:	af2a      	add	r7, sp, #168	@ 0xa8
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_Z_LSB, data, 2)) != BNO_OK) {
 80014fe:	687c      	ldr	r4, [r7, #4]
 8001500:	2302      	movs	r3, #2
 8001502:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001504:	f107 030c 	add.w	r3, r7, #12
 8001508:	9328      	str	r3, [sp, #160]	@ 0xa0
 800150a:	2332      	movs	r3, #50	@ 0x32
 800150c:	9327      	str	r3, [sp, #156]	@ 0x9c
 800150e:	4668      	mov	r0, sp
 8001510:	f104 0310 	add.w	r3, r4, #16
 8001514:	229c      	movs	r2, #156	@ 0x9c
 8001516:	4619      	mov	r1, r3
 8001518:	f00a fdfd 	bl	800c116 <memcpy>
 800151c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001520:	f000 fd83 	bl	800202a <bno055_read_regs>
 8001524:	4603      	mov	r3, r0
 8001526:	75fb      	strb	r3, [r7, #23]
 8001528:	7dfb      	ldrb	r3, [r7, #23]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <bno055_gravity_z+0x3e>
        return err;
 800152e:	7dfb      	ldrb	r3, [r7, #23]
 8001530:	e01c      	b.n	800156c <bno055_gravity_z+0x78>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 8001536:	2b00      	cmp	r3, #0
 8001538:	d101      	bne.n	800153e <bno055_gravity_z+0x4a>
 800153a:	4b0e      	ldr	r3, [pc, #56]	@ (8001574 <bno055_gravity_z+0x80>)
 800153c:	e001      	b.n	8001542 <bno055_gravity_z+0x4e>
 800153e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001542:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001544:	7b7b      	ldrb	r3, [r7, #13]
 8001546:	b21b      	sxth	r3, r3
 8001548:	021b      	lsls	r3, r3, #8
 800154a:	b21a      	sxth	r2, r3
 800154c:	7b3b      	ldrb	r3, [r7, #12]
 800154e:	b21b      	sxth	r3, r3
 8001550:	4313      	orrs	r3, r2
 8001552:	b21b      	sxth	r3, r3
 8001554:	ee07 3a90 	vmov	s15, r3
 8001558:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800155c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001560:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 800156a:	2300      	movs	r3, #0
}
 800156c:	4618      	mov	r0, r3
 800156e:	371c      	adds	r7, #28
 8001570:	46bd      	mov	sp, r7
 8001572:	bd90      	pop	{r4, r7, pc}
 8001574:	42c80000 	.word	0x42c80000

08001578 <bno055_gravity>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity(bno055_t* imu, bno055_vec3_t* buf) {
 8001578:	b590      	push	{r4, r7, lr}
 800157a:	b0b1      	sub	sp, #196	@ 0xc4
 800157c:	af2a      	add	r7, sp, #168	@ 0xa8
 800157e:	6078      	str	r0, [r7, #4]
 8001580:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_X_LSB, data, 6)) != BNO_OK) {
 8001582:	687c      	ldr	r4, [r7, #4]
 8001584:	2306      	movs	r3, #6
 8001586:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001588:	f107 0308 	add.w	r3, r7, #8
 800158c:	9328      	str	r3, [sp, #160]	@ 0xa0
 800158e:	232e      	movs	r3, #46	@ 0x2e
 8001590:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001592:	4668      	mov	r0, sp
 8001594:	f104 0310 	add.w	r3, r4, #16
 8001598:	229c      	movs	r2, #156	@ 0x9c
 800159a:	4619      	mov	r1, r3
 800159c:	f00a fdbb 	bl	800c116 <memcpy>
 80015a0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80015a4:	f000 fd41 	bl	800202a <bno055_read_regs>
 80015a8:	4603      	mov	r3, r0
 80015aa:	75fb      	strb	r3, [r7, #23]
 80015ac:	7dfb      	ldrb	r3, [r7, #23]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <bno055_gravity+0x3e>
        return err;
 80015b2:	7dfb      	ldrb	r3, [r7, #23]
 80015b4:	e042      	b.n	800163c <bno055_gravity+0xc4>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d101      	bne.n	80015c2 <bno055_gravity+0x4a>
 80015be:	4b21      	ldr	r3, [pc, #132]	@ (8001644 <bno055_gravity+0xcc>)
 80015c0:	e001      	b.n	80015c6 <bno055_gravity+0x4e>
 80015c2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80015c6:	613b      	str	r3, [r7, #16]
    buf->x = (s16)((data[1] << 8) | data[0]) / scale;
 80015c8:	7a7b      	ldrb	r3, [r7, #9]
 80015ca:	b21b      	sxth	r3, r3
 80015cc:	021b      	lsls	r3, r3, #8
 80015ce:	b21a      	sxth	r2, r3
 80015d0:	7a3b      	ldrb	r3, [r7, #8]
 80015d2:	b21b      	sxth	r3, r3
 80015d4:	4313      	orrs	r3, r2
 80015d6:	b21b      	sxth	r3, r3
 80015d8:	ee07 3a90 	vmov	s15, r3
 80015dc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80015e0:	ed97 7a04 	vldr	s14, [r7, #16]
 80015e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	edc3 7a00 	vstr	s15, [r3]
    buf->y = (s16)((data[3] << 8) | data[2]) / scale;
 80015ee:	7afb      	ldrb	r3, [r7, #11]
 80015f0:	b21b      	sxth	r3, r3
 80015f2:	021b      	lsls	r3, r3, #8
 80015f4:	b21a      	sxth	r2, r3
 80015f6:	7abb      	ldrb	r3, [r7, #10]
 80015f8:	b21b      	sxth	r3, r3
 80015fa:	4313      	orrs	r3, r2
 80015fc:	b21b      	sxth	r3, r3
 80015fe:	ee07 3a90 	vmov	s15, r3
 8001602:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001606:	ed97 7a04 	vldr	s14, [r7, #16]
 800160a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	edc3 7a01 	vstr	s15, [r3, #4]
    buf->x = (s16)((data[5] << 8) | data[4]) / scale;
 8001614:	7b7b      	ldrb	r3, [r7, #13]
 8001616:	b21b      	sxth	r3, r3
 8001618:	021b      	lsls	r3, r3, #8
 800161a:	b21a      	sxth	r2, r3
 800161c:	7b3b      	ldrb	r3, [r7, #12]
 800161e:	b21b      	sxth	r3, r3
 8001620:	4313      	orrs	r3, r2
 8001622:	b21b      	sxth	r3, r3
 8001624:	ee07 3a90 	vmov	s15, r3
 8001628:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800162c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001630:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 800163a:	2300      	movs	r3, #0
}
 800163c:	4618      	mov	r0, r3
 800163e:	371c      	adds	r7, #28
 8001640:	46bd      	mov	sp, r7
 8001642:	bd90      	pop	{r4, r7, pc}
 8001644:	42c80000 	.word	0x42c80000

08001648 <bno055_euler_yaw>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_yaw(bno055_t* imu, f32* buf) {
 8001648:	b590      	push	{r4, r7, lr}
 800164a:	b0b1      	sub	sp, #196	@ 0xc4
 800164c:	af2a      	add	r7, sp, #168	@ 0xa8
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_HEADING_LSB, data, 2)) !=
 8001652:	687c      	ldr	r4, [r7, #4]
 8001654:	2302      	movs	r3, #2
 8001656:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001658:	f107 030c 	add.w	r3, r7, #12
 800165c:	9328      	str	r3, [sp, #160]	@ 0xa0
 800165e:	231a      	movs	r3, #26
 8001660:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001662:	4668      	mov	r0, sp
 8001664:	f104 0310 	add.w	r3, r4, #16
 8001668:	229c      	movs	r2, #156	@ 0x9c
 800166a:	4619      	mov	r1, r3
 800166c:	f00a fd53 	bl	800c116 <memcpy>
 8001670:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001674:	f000 fcd9 	bl	800202a <bno055_read_regs>
 8001678:	4603      	mov	r3, r0
 800167a:	75fb      	strb	r3, [r7, #23]
 800167c:	7dfb      	ldrb	r3, [r7, #23]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <bno055_euler_yaw+0x3e>
        BNO_OK) {
        return err;
 8001682:	7dfb      	ldrb	r3, [r7, #23]
 8001684:	e01c      	b.n	80016c0 <bno055_euler_yaw+0x78>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 800168a:	2b00      	cmp	r3, #0
 800168c:	d102      	bne.n	8001694 <bno055_euler_yaw+0x4c>
 800168e:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8001692:	e000      	b.n	8001696 <bno055_euler_yaw+0x4e>
 8001694:	4b0c      	ldr	r3, [pc, #48]	@ (80016c8 <bno055_euler_yaw+0x80>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001696:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001698:	7b7b      	ldrb	r3, [r7, #13]
 800169a:	b21b      	sxth	r3, r3
 800169c:	021b      	lsls	r3, r3, #8
 800169e:	b21a      	sxth	r2, r3
 80016a0:	7b3b      	ldrb	r3, [r7, #12]
 80016a2:	b21b      	sxth	r3, r3
 80016a4:	4313      	orrs	r3, r2
 80016a6:	b21b      	sxth	r3, r3
 80016a8:	ee07 3a90 	vmov	s15, r3
 80016ac:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80016b0:	ed97 7a04 	vldr	s14, [r7, #16]
 80016b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80016be:	2300      	movs	r3, #0
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	371c      	adds	r7, #28
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd90      	pop	{r4, r7, pc}
 80016c8:	44610000 	.word	0x44610000

080016cc <bno055_euler_roll>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_roll(bno055_t* imu, f32* buf) {
 80016cc:	b590      	push	{r4, r7, lr}
 80016ce:	b0b1      	sub	sp, #196	@ 0xc4
 80016d0:	af2a      	add	r7, sp, #168	@ 0xa8
 80016d2:	6078      	str	r0, [r7, #4]
 80016d4:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_ROLL_LSB, data, 2)) != BNO_OK) {
 80016d6:	687c      	ldr	r4, [r7, #4]
 80016d8:	2302      	movs	r3, #2
 80016da:	9329      	str	r3, [sp, #164]	@ 0xa4
 80016dc:	f107 030c 	add.w	r3, r7, #12
 80016e0:	9328      	str	r3, [sp, #160]	@ 0xa0
 80016e2:	231c      	movs	r3, #28
 80016e4:	9327      	str	r3, [sp, #156]	@ 0x9c
 80016e6:	4668      	mov	r0, sp
 80016e8:	f104 0310 	add.w	r3, r4, #16
 80016ec:	229c      	movs	r2, #156	@ 0x9c
 80016ee:	4619      	mov	r1, r3
 80016f0:	f00a fd11 	bl	800c116 <memcpy>
 80016f4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80016f8:	f000 fc97 	bl	800202a <bno055_read_regs>
 80016fc:	4603      	mov	r3, r0
 80016fe:	75fb      	strb	r3, [r7, #23]
 8001700:	7dfb      	ldrb	r3, [r7, #23]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <bno055_euler_roll+0x3e>
        return err;
 8001706:	7dfb      	ldrb	r3, [r7, #23]
 8001708:	e01c      	b.n	8001744 <bno055_euler_roll+0x78>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 800170e:	2b00      	cmp	r3, #0
 8001710:	d102      	bne.n	8001718 <bno055_euler_roll+0x4c>
 8001712:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8001716:	e000      	b.n	800171a <bno055_euler_roll+0x4e>
 8001718:	4b0c      	ldr	r3, [pc, #48]	@ (800174c <bno055_euler_roll+0x80>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 800171a:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 800171c:	7b7b      	ldrb	r3, [r7, #13]
 800171e:	b21b      	sxth	r3, r3
 8001720:	021b      	lsls	r3, r3, #8
 8001722:	b21a      	sxth	r2, r3
 8001724:	7b3b      	ldrb	r3, [r7, #12]
 8001726:	b21b      	sxth	r3, r3
 8001728:	4313      	orrs	r3, r2
 800172a:	b21b      	sxth	r3, r3
 800172c:	ee07 3a90 	vmov	s15, r3
 8001730:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001734:	ed97 7a04 	vldr	s14, [r7, #16]
 8001738:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001742:	2300      	movs	r3, #0
}
 8001744:	4618      	mov	r0, r3
 8001746:	371c      	adds	r7, #28
 8001748:	46bd      	mov	sp, r7
 800174a:	bd90      	pop	{r4, r7, pc}
 800174c:	44610000 	.word	0x44610000

08001750 <bno055_euler_pitch>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_pitch(bno055_t* imu, f32* buf) {
 8001750:	b590      	push	{r4, r7, lr}
 8001752:	b0b1      	sub	sp, #196	@ 0xc4
 8001754:	af2a      	add	r7, sp, #168	@ 0xa8
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_PITCH_LSB, data, 2)) != BNO_OK) {
 800175a:	687c      	ldr	r4, [r7, #4]
 800175c:	2302      	movs	r3, #2
 800175e:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001760:	f107 030c 	add.w	r3, r7, #12
 8001764:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001766:	231e      	movs	r3, #30
 8001768:	9327      	str	r3, [sp, #156]	@ 0x9c
 800176a:	4668      	mov	r0, sp
 800176c:	f104 0310 	add.w	r3, r4, #16
 8001770:	229c      	movs	r2, #156	@ 0x9c
 8001772:	4619      	mov	r1, r3
 8001774:	f00a fccf 	bl	800c116 <memcpy>
 8001778:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800177c:	f000 fc55 	bl	800202a <bno055_read_regs>
 8001780:	4603      	mov	r3, r0
 8001782:	75fb      	strb	r3, [r7, #23]
 8001784:	7dfb      	ldrb	r3, [r7, #23]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <bno055_euler_pitch+0x3e>
        return err;
 800178a:	7dfb      	ldrb	r3, [r7, #23]
 800178c:	e01c      	b.n	80017c8 <bno055_euler_pitch+0x78>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001792:	2b00      	cmp	r3, #0
 8001794:	d102      	bne.n	800179c <bno055_euler_pitch+0x4c>
 8001796:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 800179a:	e000      	b.n	800179e <bno055_euler_pitch+0x4e>
 800179c:	4b0c      	ldr	r3, [pc, #48]	@ (80017d0 <bno055_euler_pitch+0x80>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 800179e:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 80017a0:	7b7b      	ldrb	r3, [r7, #13]
 80017a2:	b21b      	sxth	r3, r3
 80017a4:	021b      	lsls	r3, r3, #8
 80017a6:	b21a      	sxth	r2, r3
 80017a8:	7b3b      	ldrb	r3, [r7, #12]
 80017aa:	b21b      	sxth	r3, r3
 80017ac:	4313      	orrs	r3, r2
 80017ae:	b21b      	sxth	r3, r3
 80017b0:	ee07 3a90 	vmov	s15, r3
 80017b4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80017b8:	ed97 7a04 	vldr	s14, [r7, #16]
 80017bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80017c6:	2300      	movs	r3, #0
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	371c      	adds	r7, #28
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd90      	pop	{r4, r7, pc}
 80017d0:	44610000 	.word	0x44610000

080017d4 <bno055_euler>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler(bno055_t* imu, bno055_euler_t* buf) {
 80017d4:	b590      	push	{r4, r7, lr}
 80017d6:	b0b1      	sub	sp, #196	@ 0xc4
 80017d8:	af2a      	add	r7, sp, #168	@ 0xa8
 80017da:	6078      	str	r0, [r7, #4]
 80017dc:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_EUL_HEADING_LSB, data, 6)) !=
 80017de:	687c      	ldr	r4, [r7, #4]
 80017e0:	2306      	movs	r3, #6
 80017e2:	9329      	str	r3, [sp, #164]	@ 0xa4
 80017e4:	f107 0308 	add.w	r3, r7, #8
 80017e8:	9328      	str	r3, [sp, #160]	@ 0xa0
 80017ea:	231a      	movs	r3, #26
 80017ec:	9327      	str	r3, [sp, #156]	@ 0x9c
 80017ee:	4668      	mov	r0, sp
 80017f0:	f104 0310 	add.w	r3, r4, #16
 80017f4:	229c      	movs	r2, #156	@ 0x9c
 80017f6:	4619      	mov	r1, r3
 80017f8:	f00a fc8d 	bl	800c116 <memcpy>
 80017fc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001800:	f000 fc13 	bl	800202a <bno055_read_regs>
 8001804:	4603      	mov	r3, r0
 8001806:	75fb      	strb	r3, [r7, #23]
 8001808:	7dfb      	ldrb	r3, [r7, #23]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <bno055_euler+0x3e>
        BNO_OK) {
        return err;
 800180e:	7dfb      	ldrb	r3, [r7, #23]
 8001810:	e042      	b.n	8001898 <bno055_euler+0xc4>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001816:	2b00      	cmp	r3, #0
 8001818:	d102      	bne.n	8001820 <bno055_euler+0x4c>
 800181a:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 800181e:	e000      	b.n	8001822 <bno055_euler+0x4e>
 8001820:	4b1f      	ldr	r3, [pc, #124]	@ (80018a0 <bno055_euler+0xcc>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001822:	613b      	str	r3, [r7, #16]
    buf->yaw = (s16)((data[1] << 8) | data[0]) / scale;
 8001824:	7a7b      	ldrb	r3, [r7, #9]
 8001826:	b21b      	sxth	r3, r3
 8001828:	021b      	lsls	r3, r3, #8
 800182a:	b21a      	sxth	r2, r3
 800182c:	7a3b      	ldrb	r3, [r7, #8]
 800182e:	b21b      	sxth	r3, r3
 8001830:	4313      	orrs	r3, r2
 8001832:	b21b      	sxth	r3, r3
 8001834:	ee07 3a90 	vmov	s15, r3
 8001838:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800183c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001840:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	edc3 7a02 	vstr	s15, [r3, #8]
    buf->roll = (s16)((data[3] << 8) | data[2]) / scale;
 800184a:	7afb      	ldrb	r3, [r7, #11]
 800184c:	b21b      	sxth	r3, r3
 800184e:	021b      	lsls	r3, r3, #8
 8001850:	b21a      	sxth	r2, r3
 8001852:	7abb      	ldrb	r3, [r7, #10]
 8001854:	b21b      	sxth	r3, r3
 8001856:	4313      	orrs	r3, r2
 8001858:	b21b      	sxth	r3, r3
 800185a:	ee07 3a90 	vmov	s15, r3
 800185e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001862:	ed97 7a04 	vldr	s14, [r7, #16]
 8001866:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	edc3 7a00 	vstr	s15, [r3]
    buf->pitch = (s16)((data[5] << 8) | data[4]) / scale;
 8001870:	7b7b      	ldrb	r3, [r7, #13]
 8001872:	b21b      	sxth	r3, r3
 8001874:	021b      	lsls	r3, r3, #8
 8001876:	b21a      	sxth	r2, r3
 8001878:	7b3b      	ldrb	r3, [r7, #12]
 800187a:	b21b      	sxth	r3, r3
 800187c:	4313      	orrs	r3, r2
 800187e:	b21b      	sxth	r3, r3
 8001880:	ee07 3a90 	vmov	s15, r3
 8001884:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001888:	ed97 7a04 	vldr	s14, [r7, #16]
 800188c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	edc3 7a01 	vstr	s15, [r3, #4]
    return BNO_OK;
 8001896:	2300      	movs	r3, #0
}
 8001898:	4618      	mov	r0, r3
 800189a:	371c      	adds	r7, #28
 800189c:	46bd      	mov	sp, r7
 800189e:	bd90      	pop	{r4, r7, pc}
 80018a0:	44610000 	.word	0x44610000

080018a4 <bno055_quaternion_w>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_w(bno055_t* imu, f32* buf) {
 80018a4:	b590      	push	{r4, r7, lr}
 80018a6:	b0af      	sub	sp, #188	@ 0xbc
 80018a8:	af2a      	add	r7, sp, #168	@ 0xa8
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_W_LSB, data, 2)) != BNO_OK) {
 80018ae:	687c      	ldr	r4, [r7, #4]
 80018b0:	2302      	movs	r3, #2
 80018b2:	9329      	str	r3, [sp, #164]	@ 0xa4
 80018b4:	f107 030c 	add.w	r3, r7, #12
 80018b8:	9328      	str	r3, [sp, #160]	@ 0xa0
 80018ba:	2320      	movs	r3, #32
 80018bc:	9327      	str	r3, [sp, #156]	@ 0x9c
 80018be:	4668      	mov	r0, sp
 80018c0:	f104 0310 	add.w	r3, r4, #16
 80018c4:	229c      	movs	r2, #156	@ 0x9c
 80018c6:	4619      	mov	r1, r3
 80018c8:	f00a fc25 	bl	800c116 <memcpy>
 80018cc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80018d0:	f000 fbab 	bl	800202a <bno055_read_regs>
 80018d4:	4603      	mov	r3, r0
 80018d6:	73fb      	strb	r3, [r7, #15]
 80018d8:	7bfb      	ldrb	r3, [r7, #15]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <bno055_quaternion_w+0x3e>
        return err;
 80018de:	7bfb      	ldrb	r3, [r7, #15]
 80018e0:	e013      	b.n	800190a <bno055_quaternion_w+0x66>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 80018e2:	7b7b      	ldrb	r3, [r7, #13]
 80018e4:	b21b      	sxth	r3, r3
 80018e6:	021b      	lsls	r3, r3, #8
 80018e8:	b21a      	sxth	r2, r3
 80018ea:	7b3b      	ldrb	r3, [r7, #12]
 80018ec:	b21b      	sxth	r3, r3
 80018ee:	4313      	orrs	r3, r2
 80018f0:	b21b      	sxth	r3, r3
 80018f2:	ee07 3a90 	vmov	s15, r3
 80018f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018fa:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8001914 <bno055_quaternion_w+0x70>
 80018fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001908:	2300      	movs	r3, #0
}
 800190a:	4618      	mov	r0, r3
 800190c:	3714      	adds	r7, #20
 800190e:	46bd      	mov	sp, r7
 8001910:	bd90      	pop	{r4, r7, pc}
 8001912:	bf00      	nop
 8001914:	46800000 	.word	0x46800000

08001918 <bno055_quaternion_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_x(bno055_t* imu, f32* buf) {
 8001918:	b590      	push	{r4, r7, lr}
 800191a:	b0af      	sub	sp, #188	@ 0xbc
 800191c:	af2a      	add	r7, sp, #168	@ 0xa8
 800191e:	6078      	str	r0, [r7, #4]
 8001920:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_X_LSB, data, 2)) != BNO_OK) {
 8001922:	687c      	ldr	r4, [r7, #4]
 8001924:	2302      	movs	r3, #2
 8001926:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001928:	f107 030c 	add.w	r3, r7, #12
 800192c:	9328      	str	r3, [sp, #160]	@ 0xa0
 800192e:	2322      	movs	r3, #34	@ 0x22
 8001930:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001932:	4668      	mov	r0, sp
 8001934:	f104 0310 	add.w	r3, r4, #16
 8001938:	229c      	movs	r2, #156	@ 0x9c
 800193a:	4619      	mov	r1, r3
 800193c:	f00a fbeb 	bl	800c116 <memcpy>
 8001940:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001944:	f000 fb71 	bl	800202a <bno055_read_regs>
 8001948:	4603      	mov	r3, r0
 800194a:	73fb      	strb	r3, [r7, #15]
 800194c:	7bfb      	ldrb	r3, [r7, #15]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <bno055_quaternion_x+0x3e>
        return err;
 8001952:	7bfb      	ldrb	r3, [r7, #15]
 8001954:	e013      	b.n	800197e <bno055_quaternion_x+0x66>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8001956:	7b7b      	ldrb	r3, [r7, #13]
 8001958:	b21b      	sxth	r3, r3
 800195a:	021b      	lsls	r3, r3, #8
 800195c:	b21a      	sxth	r2, r3
 800195e:	7b3b      	ldrb	r3, [r7, #12]
 8001960:	b21b      	sxth	r3, r3
 8001962:	4313      	orrs	r3, r2
 8001964:	b21b      	sxth	r3, r3
 8001966:	ee07 3a90 	vmov	s15, r3
 800196a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800196e:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8001988 <bno055_quaternion_x+0x70>
 8001972:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 800197c:	2300      	movs	r3, #0
}
 800197e:	4618      	mov	r0, r3
 8001980:	3714      	adds	r7, #20
 8001982:	46bd      	mov	sp, r7
 8001984:	bd90      	pop	{r4, r7, pc}
 8001986:	bf00      	nop
 8001988:	46800000 	.word	0x46800000

0800198c <bno055_quaternion_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_y(bno055_t* imu, f32* buf) {
 800198c:	b590      	push	{r4, r7, lr}
 800198e:	b0af      	sub	sp, #188	@ 0xbc
 8001990:	af2a      	add	r7, sp, #168	@ 0xa8
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8001996:	687c      	ldr	r4, [r7, #4]
 8001998:	2302      	movs	r3, #2
 800199a:	9329      	str	r3, [sp, #164]	@ 0xa4
 800199c:	f107 030c 	add.w	r3, r7, #12
 80019a0:	9328      	str	r3, [sp, #160]	@ 0xa0
 80019a2:	2324      	movs	r3, #36	@ 0x24
 80019a4:	9327      	str	r3, [sp, #156]	@ 0x9c
 80019a6:	4668      	mov	r0, sp
 80019a8:	f104 0310 	add.w	r3, r4, #16
 80019ac:	229c      	movs	r2, #156	@ 0x9c
 80019ae:	4619      	mov	r1, r3
 80019b0:	f00a fbb1 	bl	800c116 <memcpy>
 80019b4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80019b8:	f000 fb37 	bl	800202a <bno055_read_regs>
 80019bc:	4603      	mov	r3, r0
 80019be:	73fb      	strb	r3, [r7, #15]
 80019c0:	7bfb      	ldrb	r3, [r7, #15]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <bno055_quaternion_y+0x3e>
        return err;
 80019c6:	7bfb      	ldrb	r3, [r7, #15]
 80019c8:	e013      	b.n	80019f2 <bno055_quaternion_y+0x66>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 80019ca:	7b7b      	ldrb	r3, [r7, #13]
 80019cc:	b21b      	sxth	r3, r3
 80019ce:	021b      	lsls	r3, r3, #8
 80019d0:	b21a      	sxth	r2, r3
 80019d2:	7b3b      	ldrb	r3, [r7, #12]
 80019d4:	b21b      	sxth	r3, r3
 80019d6:	4313      	orrs	r3, r2
 80019d8:	b21b      	sxth	r3, r3
 80019da:	ee07 3a90 	vmov	s15, r3
 80019de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019e2:	eddf 6a06 	vldr	s13, [pc, #24]	@ 80019fc <bno055_quaternion_y+0x70>
 80019e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80019f0:	2300      	movs	r3, #0
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3714      	adds	r7, #20
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd90      	pop	{r4, r7, pc}
 80019fa:	bf00      	nop
 80019fc:	46800000 	.word	0x46800000

08001a00 <bno055_quaternion_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_z(bno055_t* imu, f32* buf) {
 8001a00:	b590      	push	{r4, r7, lr}
 8001a02:	b0af      	sub	sp, #188	@ 0xbc
 8001a04:	af2a      	add	r7, sp, #168	@ 0xa8
 8001a06:	6078      	str	r0, [r7, #4]
 8001a08:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8001a0a:	687c      	ldr	r4, [r7, #4]
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001a10:	f107 030c 	add.w	r3, r7, #12
 8001a14:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001a16:	2326      	movs	r3, #38	@ 0x26
 8001a18:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001a1a:	4668      	mov	r0, sp
 8001a1c:	f104 0310 	add.w	r3, r4, #16
 8001a20:	229c      	movs	r2, #156	@ 0x9c
 8001a22:	4619      	mov	r1, r3
 8001a24:	f00a fb77 	bl	800c116 <memcpy>
 8001a28:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001a2c:	f000 fafd 	bl	800202a <bno055_read_regs>
 8001a30:	4603      	mov	r3, r0
 8001a32:	73fb      	strb	r3, [r7, #15]
 8001a34:	7bfb      	ldrb	r3, [r7, #15]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d001      	beq.n	8001a3e <bno055_quaternion_z+0x3e>
        return err;
 8001a3a:	7bfb      	ldrb	r3, [r7, #15]
 8001a3c:	e013      	b.n	8001a66 <bno055_quaternion_z+0x66>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8001a3e:	7b7b      	ldrb	r3, [r7, #13]
 8001a40:	b21b      	sxth	r3, r3
 8001a42:	021b      	lsls	r3, r3, #8
 8001a44:	b21a      	sxth	r2, r3
 8001a46:	7b3b      	ldrb	r3, [r7, #12]
 8001a48:	b21b      	sxth	r3, r3
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	b21b      	sxth	r3, r3
 8001a4e:	ee07 3a90 	vmov	s15, r3
 8001a52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a56:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8001a70 <bno055_quaternion_z+0x70>
 8001a5a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001a64:	2300      	movs	r3, #0
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3714      	adds	r7, #20
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd90      	pop	{r4, r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	46800000 	.word	0x46800000

08001a74 <bno055_quaternion>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion(bno055_t* imu, bno055_vec4_t* buf) {
 8001a74:	b590      	push	{r4, r7, lr}
 8001a76:	b0b1      	sub	sp, #196	@ 0xc4
 8001a78:	af2a      	add	r7, sp, #168	@ 0xa8
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[8];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_W_LSB, data, 8)) != BNO_OK) {
 8001a7e:	687c      	ldr	r4, [r7, #4]
 8001a80:	2308      	movs	r3, #8
 8001a82:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001a84:	f107 030c 	add.w	r3, r7, #12
 8001a88:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001a8a:	2320      	movs	r3, #32
 8001a8c:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001a8e:	4668      	mov	r0, sp
 8001a90:	f104 0310 	add.w	r3, r4, #16
 8001a94:	229c      	movs	r2, #156	@ 0x9c
 8001a96:	4619      	mov	r1, r3
 8001a98:	f00a fb3d 	bl	800c116 <memcpy>
 8001a9c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001aa0:	f000 fac3 	bl	800202a <bno055_read_regs>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	75fb      	strb	r3, [r7, #23]
 8001aa8:	7dfb      	ldrb	r3, [r7, #23]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d001      	beq.n	8001ab2 <bno055_quaternion+0x3e>
        return err;
 8001aae:	7dfb      	ldrb	r3, [r7, #23]
 8001ab0:	e04c      	b.n	8001b4c <bno055_quaternion+0xd8>
    }
    buf->w = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8001ab2:	7b7b      	ldrb	r3, [r7, #13]
 8001ab4:	b21b      	sxth	r3, r3
 8001ab6:	021b      	lsls	r3, r3, #8
 8001ab8:	b21a      	sxth	r2, r3
 8001aba:	7b3b      	ldrb	r3, [r7, #12]
 8001abc:	b21b      	sxth	r3, r3
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	b21b      	sxth	r3, r3
 8001ac2:	ee07 3a90 	vmov	s15, r3
 8001ac6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001aca:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8001b54 <bno055_quaternion+0xe0>
 8001ace:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	edc3 7a03 	vstr	s15, [r3, #12]
    buf->x = (s16)((data[3] << 8) | data[2]) / (f32)BNO_QUA_SCALE;
 8001ad8:	7bfb      	ldrb	r3, [r7, #15]
 8001ada:	b21b      	sxth	r3, r3
 8001adc:	021b      	lsls	r3, r3, #8
 8001ade:	b21a      	sxth	r2, r3
 8001ae0:	7bbb      	ldrb	r3, [r7, #14]
 8001ae2:	b21b      	sxth	r3, r3
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	b21b      	sxth	r3, r3
 8001ae8:	ee07 3a90 	vmov	s15, r3
 8001aec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001af0:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8001b54 <bno055_quaternion+0xe0>
 8001af4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	edc3 7a00 	vstr	s15, [r3]
    buf->y = (s16)((data[5] << 8) | data[4]) / (f32)BNO_QUA_SCALE;
 8001afe:	7c7b      	ldrb	r3, [r7, #17]
 8001b00:	b21b      	sxth	r3, r3
 8001b02:	021b      	lsls	r3, r3, #8
 8001b04:	b21a      	sxth	r2, r3
 8001b06:	7c3b      	ldrb	r3, [r7, #16]
 8001b08:	b21b      	sxth	r3, r3
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	b21b      	sxth	r3, r3
 8001b0e:	ee07 3a90 	vmov	s15, r3
 8001b12:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b16:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8001b54 <bno055_quaternion+0xe0>
 8001b1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	edc3 7a01 	vstr	s15, [r3, #4]
    buf->z = (s16)((data[7] << 8) | data[6]) / (f32)BNO_QUA_SCALE;
 8001b24:	7cfb      	ldrb	r3, [r7, #19]
 8001b26:	b21b      	sxth	r3, r3
 8001b28:	021b      	lsls	r3, r3, #8
 8001b2a:	b21a      	sxth	r2, r3
 8001b2c:	7cbb      	ldrb	r3, [r7, #18]
 8001b2e:	b21b      	sxth	r3, r3
 8001b30:	4313      	orrs	r3, r2
 8001b32:	b21b      	sxth	r3, r3
 8001b34:	ee07 3a90 	vmov	s15, r3
 8001b38:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b3c:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8001b54 <bno055_quaternion+0xe0>
 8001b40:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	edc3 7a02 	vstr	s15, [r3, #8]
    return BNO_OK;
 8001b4a:	2300      	movs	r3, #0
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	371c      	adds	r7, #28
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd90      	pop	{r4, r7, pc}
 8001b54:	46800000 	.word	0x46800000

08001b58 <bno055_acc_conf>:

error_bno bno055_acc_conf(bno055_t* bno, const bno055_acc_range_t range,
                          const bno055_acc_band_t bandwidth,
                          const bno055_acc_mode_t mode) {
 8001b58:	b590      	push	{r4, r7, lr}
 8001b5a:	b0af      	sub	sp, #188	@ 0xbc
 8001b5c:	af2a      	add	r7, sp, #168	@ 0xa8
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	4608      	mov	r0, r1
 8001b62:	4611      	mov	r1, r2
 8001b64:	461a      	mov	r2, r3
 8001b66:	4603      	mov	r3, r0
 8001b68:	70fb      	strb	r3, [r7, #3]
 8001b6a:	460b      	mov	r3, r1
 8001b6c:	70bb      	strb	r3, [r7, #2]
 8001b6e:	4613      	mov	r3, r2
 8001b70:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 8001b72:	2101      	movs	r1, #1
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	f000 fabc 	bl	80020f2 <bno055_set_page>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	73fb      	strb	r3, [r7, #15]
 8001b7e:	7bfb      	ldrb	r3, [r7, #15]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <bno055_acc_conf+0x30>
        return err;
 8001b84:	7bfb      	ldrb	r3, [r7, #15]
 8001b86:	e04b      	b.n	8001c20 <bno055_acc_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 8001b88:	2100      	movs	r1, #0
 8001b8a:	6878      	ldr	r0, [r7, #4]
 8001b8c:	f000 f91b 	bl	8001dc6 <bno055_set_opmode>
 8001b90:	4603      	mov	r3, r0
 8001b92:	73fb      	strb	r3, [r7, #15]
 8001b94:	7bfb      	ldrb	r3, [r7, #15]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <bno055_acc_conf+0x46>
        return err;
 8001b9a:	7bfb      	ldrb	r3, [r7, #15]
 8001b9c:	e040      	b.n	8001c20 <bno055_acc_conf+0xc8>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 8001b9e:	200c      	movs	r0, #12
 8001ba0:	f001 ffd8 	bl	8003b54 <HAL_Delay>
    u8 config = range | bandwidth | mode;
 8001ba4:	78fa      	ldrb	r2, [r7, #3]
 8001ba6:	78bb      	ldrb	r3, [r7, #2]
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	b2da      	uxtb	r2, r3
 8001bac:	787b      	ldrb	r3, [r7, #1]
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_ACC_CONFIG, &config, 1)) != BNO_OK) {
 8001bb4:	687c      	ldr	r4, [r7, #4]
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001bba:	f107 030e 	add.w	r3, r7, #14
 8001bbe:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001bc0:	2308      	movs	r3, #8
 8001bc2:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001bc4:	4668      	mov	r0, sp
 8001bc6:	f104 0310 	add.w	r3, r4, #16
 8001bca:	229c      	movs	r2, #156	@ 0x9c
 8001bcc:	4619      	mov	r1, r3
 8001bce:	f00a faa2 	bl	800c116 <memcpy>
 8001bd2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001bd6:	f000 fa5e 	bl	8002096 <bno055_write_regs>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	73fb      	strb	r3, [r7, #15]
 8001bde:	7bfb      	ldrb	r3, [r7, #15]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <bno055_acc_conf+0x90>
        return err;
 8001be4:	7bfb      	ldrb	r3, [r7, #15]
 8001be6:	e01b      	b.n	8001c20 <bno055_acc_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	791b      	ldrb	r3, [r3, #4]
 8001bec:	4619      	mov	r1, r3
 8001bee:	6878      	ldr	r0, [r7, #4]
 8001bf0:	f000 f8e9 	bl	8001dc6 <bno055_set_opmode>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	73fb      	strb	r3, [r7, #15]
 8001bf8:	7bfb      	ldrb	r3, [r7, #15]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <bno055_acc_conf+0xaa>
        return err;
 8001bfe:	7bfb      	ldrb	r3, [r7, #15]
 8001c00:	e00e      	b.n	8001c20 <bno055_acc_conf+0xc8>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 8001c02:	2018      	movs	r0, #24
 8001c04:	f001 ffa6 	bl	8003b54 <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 8001c08:	2100      	movs	r1, #0
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f000 fa71 	bl	80020f2 <bno055_set_page>
 8001c10:	4603      	mov	r3, r0
 8001c12:	73fb      	strb	r3, [r7, #15]
 8001c14:	7bfb      	ldrb	r3, [r7, #15]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <bno055_acc_conf+0xc6>
        return err;
 8001c1a:	7bfb      	ldrb	r3, [r7, #15]
 8001c1c:	e000      	b.n	8001c20 <bno055_acc_conf+0xc8>
    }
    return BNO_OK;
 8001c1e:	2300      	movs	r3, #0
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	3714      	adds	r7, #20
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd90      	pop	{r4, r7, pc}

08001c28 <bno055_gyr_conf>:

error_bno bno055_gyr_conf(bno055_t* bno, const bno055_gyr_range_t range,
                          const bno055_gyr_band_t bandwidth,
                          const bno055_gyr_mode_t mode) {
 8001c28:	b590      	push	{r4, r7, lr}
 8001c2a:	b0af      	sub	sp, #188	@ 0xbc
 8001c2c:	af2a      	add	r7, sp, #168	@ 0xa8
 8001c2e:	6078      	str	r0, [r7, #4]
 8001c30:	4608      	mov	r0, r1
 8001c32:	4611      	mov	r1, r2
 8001c34:	461a      	mov	r2, r3
 8001c36:	4603      	mov	r3, r0
 8001c38:	70fb      	strb	r3, [r7, #3]
 8001c3a:	460b      	mov	r3, r1
 8001c3c:	70bb      	strb	r3, [r7, #2]
 8001c3e:	4613      	mov	r3, r2
 8001c40:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 8001c42:	2101      	movs	r1, #1
 8001c44:	6878      	ldr	r0, [r7, #4]
 8001c46:	f000 fa54 	bl	80020f2 <bno055_set_page>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	73fb      	strb	r3, [r7, #15]
 8001c4e:	7bfb      	ldrb	r3, [r7, #15]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d001      	beq.n	8001c58 <bno055_gyr_conf+0x30>
        return err;
 8001c54:	7bfb      	ldrb	r3, [r7, #15]
 8001c56:	e04a      	b.n	8001cee <bno055_gyr_conf+0xc6>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 8001c58:	2100      	movs	r1, #0
 8001c5a:	6878      	ldr	r0, [r7, #4]
 8001c5c:	f000 f8b3 	bl	8001dc6 <bno055_set_opmode>
 8001c60:	4603      	mov	r3, r0
 8001c62:	73fb      	strb	r3, [r7, #15]
 8001c64:	7bfb      	ldrb	r3, [r7, #15]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d001      	beq.n	8001c6e <bno055_gyr_conf+0x46>
        return err;
 8001c6a:	7bfb      	ldrb	r3, [r7, #15]
 8001c6c:	e03f      	b.n	8001cee <bno055_gyr_conf+0xc6>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 8001c6e:	200c      	movs	r0, #12
 8001c70:	f001 ff70 	bl	8003b54 <HAL_Delay>
    u8 config[2] = {range | bandwidth, mode};
 8001c74:	78fa      	ldrb	r2, [r7, #3]
 8001c76:	78bb      	ldrb	r3, [r7, #2]
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	733b      	strb	r3, [r7, #12]
 8001c7e:	787b      	ldrb	r3, [r7, #1]
 8001c80:	737b      	strb	r3, [r7, #13]
    if ((err = bno055_write_regs(*bno, BNO_GYR_CONFIG_0, config, 2)) !=
 8001c82:	687c      	ldr	r4, [r7, #4]
 8001c84:	2302      	movs	r3, #2
 8001c86:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001c88:	f107 030c 	add.w	r3, r7, #12
 8001c8c:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001c8e:	230a      	movs	r3, #10
 8001c90:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001c92:	4668      	mov	r0, sp
 8001c94:	f104 0310 	add.w	r3, r4, #16
 8001c98:	229c      	movs	r2, #156	@ 0x9c
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	f00a fa3b 	bl	800c116 <memcpy>
 8001ca0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001ca4:	f000 f9f7 	bl	8002096 <bno055_write_regs>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	73fb      	strb	r3, [r7, #15]
 8001cac:	7bfb      	ldrb	r3, [r7, #15]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <bno055_gyr_conf+0x8e>
        BNO_OK) {
        return err;
 8001cb2:	7bfb      	ldrb	r3, [r7, #15]
 8001cb4:	e01b      	b.n	8001cee <bno055_gyr_conf+0xc6>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	791b      	ldrb	r3, [r3, #4]
 8001cba:	4619      	mov	r1, r3
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f000 f882 	bl	8001dc6 <bno055_set_opmode>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	73fb      	strb	r3, [r7, #15]
 8001cc6:	7bfb      	ldrb	r3, [r7, #15]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <bno055_gyr_conf+0xa8>
        return err;
 8001ccc:	7bfb      	ldrb	r3, [r7, #15]
 8001cce:	e00e      	b.n	8001cee <bno055_gyr_conf+0xc6>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 8001cd0:	2018      	movs	r0, #24
 8001cd2:	f001 ff3f 	bl	8003b54 <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 8001cd6:	2100      	movs	r1, #0
 8001cd8:	6878      	ldr	r0, [r7, #4]
 8001cda:	f000 fa0a 	bl	80020f2 <bno055_set_page>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	73fb      	strb	r3, [r7, #15]
 8001ce2:	7bfb      	ldrb	r3, [r7, #15]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d001      	beq.n	8001cec <bno055_gyr_conf+0xc4>
        return err;
 8001ce8:	7bfb      	ldrb	r3, [r7, #15]
 8001cea:	e000      	b.n	8001cee <bno055_gyr_conf+0xc6>
    }
    return BNO_OK;
 8001cec:	2300      	movs	r3, #0
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3714      	adds	r7, #20
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd90      	pop	{r4, r7, pc}

08001cf6 <bno055_mag_conf>:
error_bno bno055_mag_conf(bno055_t* bno, const bno055_mag_rate_t out_rate,
                          const bno055_mag_pwr_t pwr_mode,
                          const bno055_mag_mode_t mode) {
 8001cf6:	b590      	push	{r4, r7, lr}
 8001cf8:	b0af      	sub	sp, #188	@ 0xbc
 8001cfa:	af2a      	add	r7, sp, #168	@ 0xa8
 8001cfc:	6078      	str	r0, [r7, #4]
 8001cfe:	4608      	mov	r0, r1
 8001d00:	4611      	mov	r1, r2
 8001d02:	461a      	mov	r2, r3
 8001d04:	4603      	mov	r3, r0
 8001d06:	70fb      	strb	r3, [r7, #3]
 8001d08:	460b      	mov	r3, r1
 8001d0a:	70bb      	strb	r3, [r7, #2]
 8001d0c:	4613      	mov	r3, r2
 8001d0e:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 8001d10:	2101      	movs	r1, #1
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f000 f9ed 	bl	80020f2 <bno055_set_page>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	73fb      	strb	r3, [r7, #15]
 8001d1c:	7bfb      	ldrb	r3, [r7, #15]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d001      	beq.n	8001d26 <bno055_mag_conf+0x30>
        return err;
 8001d22:	7bfb      	ldrb	r3, [r7, #15]
 8001d24:	e04b      	b.n	8001dbe <bno055_mag_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 8001d26:	2100      	movs	r1, #0
 8001d28:	6878      	ldr	r0, [r7, #4]
 8001d2a:	f000 f84c 	bl	8001dc6 <bno055_set_opmode>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	73fb      	strb	r3, [r7, #15]
 8001d32:	7bfb      	ldrb	r3, [r7, #15]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d001      	beq.n	8001d3c <bno055_mag_conf+0x46>
        return err;
 8001d38:	7bfb      	ldrb	r3, [r7, #15]
 8001d3a:	e040      	b.n	8001dbe <bno055_mag_conf+0xc8>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 8001d3c:	200c      	movs	r0, #12
 8001d3e:	f001 ff09 	bl	8003b54 <HAL_Delay>
    u8 config = out_rate | pwr_mode | mode;
 8001d42:	78fa      	ldrb	r2, [r7, #3]
 8001d44:	78bb      	ldrb	r3, [r7, #2]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	b2da      	uxtb	r2, r3
 8001d4a:	787b      	ldrb	r3, [r7, #1]
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	b2db      	uxtb	r3, r3
 8001d50:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_MAG_CONFIG, &config, 1)) != BNO_OK) {
 8001d52:	687c      	ldr	r4, [r7, #4]
 8001d54:	2301      	movs	r3, #1
 8001d56:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001d58:	f107 030e 	add.w	r3, r7, #14
 8001d5c:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001d5e:	2309      	movs	r3, #9
 8001d60:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001d62:	4668      	mov	r0, sp
 8001d64:	f104 0310 	add.w	r3, r4, #16
 8001d68:	229c      	movs	r2, #156	@ 0x9c
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	f00a f9d3 	bl	800c116 <memcpy>
 8001d70:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001d74:	f000 f98f 	bl	8002096 <bno055_write_regs>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	73fb      	strb	r3, [r7, #15]
 8001d7c:	7bfb      	ldrb	r3, [r7, #15]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d001      	beq.n	8001d86 <bno055_mag_conf+0x90>
        return err;
 8001d82:	7bfb      	ldrb	r3, [r7, #15]
 8001d84:	e01b      	b.n	8001dbe <bno055_mag_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	791b      	ldrb	r3, [r3, #4]
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	6878      	ldr	r0, [r7, #4]
 8001d8e:	f000 f81a 	bl	8001dc6 <bno055_set_opmode>
 8001d92:	4603      	mov	r3, r0
 8001d94:	73fb      	strb	r3, [r7, #15]
 8001d96:	7bfb      	ldrb	r3, [r7, #15]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d001      	beq.n	8001da0 <bno055_mag_conf+0xaa>
        return err;
 8001d9c:	7bfb      	ldrb	r3, [r7, #15]
 8001d9e:	e00e      	b.n	8001dbe <bno055_mag_conf+0xc8>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 8001da0:	2018      	movs	r0, #24
 8001da2:	f001 fed7 	bl	8003b54 <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 8001da6:	2100      	movs	r1, #0
 8001da8:	6878      	ldr	r0, [r7, #4]
 8001daa:	f000 f9a2 	bl	80020f2 <bno055_set_page>
 8001dae:	4603      	mov	r3, r0
 8001db0:	73fb      	strb	r3, [r7, #15]
 8001db2:	7bfb      	ldrb	r3, [r7, #15]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d001      	beq.n	8001dbc <bno055_mag_conf+0xc6>
        return err;
 8001db8:	7bfb      	ldrb	r3, [r7, #15]
 8001dba:	e000      	b.n	8001dbe <bno055_mag_conf+0xc8>
    }
    return BNO_OK;
 8001dbc:	2300      	movs	r3, #0
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	3714      	adds	r7, #20
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd90      	pop	{r4, r7, pc}

08001dc6 <bno055_set_opmode>:

error_bno bno055_set_opmode(bno055_t* imu, const bno055_opmode_t opmode) {
 8001dc6:	b590      	push	{r4, r7, lr}
 8001dc8:	b0af      	sub	sp, #188	@ 0xbc
 8001dca:	af2a      	add	r7, sp, #168	@ 0xa8
 8001dcc:	6078      	str	r0, [r7, #4]
 8001dce:	460b      	mov	r3, r1
 8001dd0:	70fb      	strb	r3, [r7, #3]
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    if ((err = bno055_write_regs(*imu, BNO_OPR_MODE, (u8*)&opmode, 1)) !=
 8001dd2:	687c      	ldr	r4, [r7, #4]
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001dd8:	1cfb      	adds	r3, r7, #3
 8001dda:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001ddc:	233d      	movs	r3, #61	@ 0x3d
 8001dde:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001de0:	4668      	mov	r0, sp
 8001de2:	f104 0310 	add.w	r3, r4, #16
 8001de6:	229c      	movs	r2, #156	@ 0x9c
 8001de8:	4619      	mov	r1, r3
 8001dea:	f00a f994 	bl	800c116 <memcpy>
 8001dee:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001df2:	f000 f950 	bl	8002096 <bno055_write_regs>
 8001df6:	4603      	mov	r3, r0
 8001df8:	73fb      	strb	r3, [r7, #15]
 8001dfa:	7bfb      	ldrb	r3, [r7, #15]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d001      	beq.n	8001e04 <bno055_set_opmode+0x3e>
        BNO_OK) {
        return err;
 8001e00:	7bfb      	ldrb	r3, [r7, #15]
 8001e02:	e003      	b.n	8001e0c <bno055_set_opmode+0x46>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 8001e04:	2018      	movs	r0, #24
 8001e06:	f001 fea5 	bl	8003b54 <HAL_Delay>
    return BNO_OK;
 8001e0a:	2300      	movs	r3, #0
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3714      	adds	r7, #20
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd90      	pop	{r4, r7, pc}

08001e14 <bno055_set_unit>:

error_bno bno055_set_unit(bno055_t* bno, const bno055_temp_unitsel_t t_unit,
                          const bno055_gyr_unitsel_t g_unit,
                          const bno055_acc_unitsel_t a_unit,
                          const bno055_eul_unitsel_t e_unit) {
 8001e14:	b590      	push	{r4, r7, lr}
 8001e16:	b0af      	sub	sp, #188	@ 0xbc
 8001e18:	af2a      	add	r7, sp, #168	@ 0xa8
 8001e1a:	6078      	str	r0, [r7, #4]
 8001e1c:	4608      	mov	r0, r1
 8001e1e:	4611      	mov	r1, r2
 8001e20:	461a      	mov	r2, r3
 8001e22:	4603      	mov	r3, r0
 8001e24:	70fb      	strb	r3, [r7, #3]
 8001e26:	460b      	mov	r3, r1
 8001e28:	70bb      	strb	r3, [r7, #2]
 8001e2a:	4613      	mov	r3, r2
 8001e2c:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 8001e2e:	2100      	movs	r1, #0
 8001e30:	6878      	ldr	r0, [r7, #4]
 8001e32:	f7ff ffc8 	bl	8001dc6 <bno055_set_opmode>
 8001e36:	4603      	mov	r3, r0
 8001e38:	73fb      	strb	r3, [r7, #15]
 8001e3a:	7bfb      	ldrb	r3, [r7, #15]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <bno055_set_unit+0x30>
        return err;
 8001e40:	7bfb      	ldrb	r3, [r7, #15]
 8001e42:	e04b      	b.n	8001edc <bno055_set_unit+0xc8>
    }
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 8001e44:	2100      	movs	r1, #0
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f000 f953 	bl	80020f2 <bno055_set_page>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	73fb      	strb	r3, [r7, #15]
 8001e50:	7bfb      	ldrb	r3, [r7, #15]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d001      	beq.n	8001e5a <bno055_set_unit+0x46>
        return err;
 8001e56:	7bfb      	ldrb	r3, [r7, #15]
 8001e58:	e040      	b.n	8001edc <bno055_set_unit+0xc8>
    }
    uint8_t data = t_unit | g_unit | a_unit | e_unit;
 8001e5a:	78fa      	ldrb	r2, [r7, #3]
 8001e5c:	78bb      	ldrb	r3, [r7, #2]
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	b2da      	uxtb	r2, r3
 8001e62:	787b      	ldrb	r3, [r7, #1]
 8001e64:	4313      	orrs	r3, r2
 8001e66:	b2da      	uxtb	r2, r3
 8001e68:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	b2db      	uxtb	r3, r3
 8001e70:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_UNIT_SEL, &data, 1)) != BNO_OK) {
 8001e72:	687c      	ldr	r4, [r7, #4]
 8001e74:	2301      	movs	r3, #1
 8001e76:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001e78:	f107 030e 	add.w	r3, r7, #14
 8001e7c:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001e7e:	233b      	movs	r3, #59	@ 0x3b
 8001e80:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001e82:	4668      	mov	r0, sp
 8001e84:	f104 0310 	add.w	r3, r4, #16
 8001e88:	229c      	movs	r2, #156	@ 0x9c
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	f00a f943 	bl	800c116 <memcpy>
 8001e90:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001e94:	f000 f8ff 	bl	8002096 <bno055_write_regs>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	73fb      	strb	r3, [r7, #15]
 8001e9c:	7bfb      	ldrb	r3, [r7, #15]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d001      	beq.n	8001ea6 <bno055_set_unit+0x92>
        return err;
 8001ea2:	7bfb      	ldrb	r3, [r7, #15]
 8001ea4:	e01a      	b.n	8001edc <bno055_set_unit+0xc8>
    }
    bno->_gyr_unit = g_unit;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	78ba      	ldrb	r2, [r7, #2]
 8001eaa:	741a      	strb	r2, [r3, #16]
    bno->_acc_unit = a_unit;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	787a      	ldrb	r2, [r7, #1]
 8001eb0:	739a      	strb	r2, [r3, #14]
    bno->_eul_unit = e_unit;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001eb8:	745a      	strb	r2, [r3, #17]
    bno->_temp_unit = t_unit;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	78fa      	ldrb	r2, [r7, #3]
 8001ebe:	73da      	strb	r2, [r3, #15]

    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	791b      	ldrb	r3, [r3, #4]
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	f7ff ff7d 	bl	8001dc6 <bno055_set_opmode>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	73fb      	strb	r3, [r7, #15]
 8001ed0:	7bfb      	ldrb	r3, [r7, #15]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d001      	beq.n	8001eda <bno055_set_unit+0xc6>
        return err;
 8001ed6:	7bfb      	ldrb	r3, [r7, #15]
 8001ed8:	e000      	b.n	8001edc <bno055_set_unit+0xc8>
    }
    return BNO_OK;
 8001eda:	2300      	movs	r3, #0
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3714      	adds	r7, #20
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd90      	pop	{r4, r7, pc}

08001ee4 <bno055_set_pwr_mode>:

error_bno bno055_set_pwr_mode(bno055_t* imu, bno055_pwr_t pwr_mode) {
 8001ee4:	b590      	push	{r4, r7, lr}
 8001ee6:	b0af      	sub	sp, #188	@ 0xbc
 8001ee8:	af2a      	add	r7, sp, #168	@ 0xa8
 8001eea:	6078      	str	r0, [r7, #4]
 8001eec:	460b      	mov	r3, r1
 8001eee:	70fb      	strb	r3, [r7, #3]
    if (imu == NULL) {
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d101      	bne.n	8001efa <bno055_set_pwr_mode+0x16>
        return BNO_ERR_NULL_PTR;
 8001ef6:	2304      	movs	r3, #4
 8001ef8:	e04d      	b.n	8001f96 <bno055_set_pwr_mode+0xb2>
    }
    error_bno err;
    if ((err = bno055_set_opmode(imu, BNO_MODE_CONFIG)) != BNO_OK) {
 8001efa:	2100      	movs	r1, #0
 8001efc:	6878      	ldr	r0, [r7, #4]
 8001efe:	f7ff ff62 	bl	8001dc6 <bno055_set_opmode>
 8001f02:	4603      	mov	r3, r0
 8001f04:	73fb      	strb	r3, [r7, #15]
 8001f06:	7bfb      	ldrb	r3, [r7, #15]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <bno055_set_pwr_mode+0x2c>
        return err;
 8001f0c:	7bfb      	ldrb	r3, [r7, #15]
 8001f0e:	e042      	b.n	8001f96 <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001f10:	2100      	movs	r1, #0
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f000 f8ed 	bl	80020f2 <bno055_set_page>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	73fb      	strb	r3, [r7, #15]
 8001f1c:	7bfb      	ldrb	r3, [r7, #15]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d001      	beq.n	8001f26 <bno055_set_pwr_mode+0x42>
        return err;
 8001f22:	7bfb      	ldrb	r3, [r7, #15]
 8001f24:	e037      	b.n	8001f96 <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_write_regs(*imu, BNO_PWR_MODE, (u8*)&pwr_mode, 1)) !=
 8001f26:	687c      	ldr	r4, [r7, #4]
 8001f28:	2301      	movs	r3, #1
 8001f2a:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001f2c:	1cfb      	adds	r3, r7, #3
 8001f2e:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001f30:	233e      	movs	r3, #62	@ 0x3e
 8001f32:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001f34:	4668      	mov	r0, sp
 8001f36:	f104 0310 	add.w	r3, r4, #16
 8001f3a:	229c      	movs	r2, #156	@ 0x9c
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	f00a f8ea 	bl	800c116 <memcpy>
 8001f42:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001f46:	f000 f8a6 	bl	8002096 <bno055_write_regs>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	73fb      	strb	r3, [r7, #15]
 8001f4e:	7bfb      	ldrb	r3, [r7, #15]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d001      	beq.n	8001f58 <bno055_set_pwr_mode+0x74>
        BNO_OK) {
        return err;
 8001f54:	7bfb      	ldrb	r3, [r7, #15]
 8001f56:	e01e      	b.n	8001f96 <bno055_set_pwr_mode+0xb2>
    }
    imu->_pwr_mode = pwr_mode;
 8001f58:	78fa      	ldrb	r2, [r7, #3]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	731a      	strb	r2, [r3, #12]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001f5e:	2100      	movs	r1, #0
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f000 f8c6 	bl	80020f2 <bno055_set_page>
 8001f66:	4603      	mov	r3, r0
 8001f68:	73fb      	strb	r3, [r7, #15]
 8001f6a:	7bfb      	ldrb	r3, [r7, #15]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d001      	beq.n	8001f74 <bno055_set_pwr_mode+0x90>
        return err;
 8001f70:	7bfb      	ldrb	r3, [r7, #15]
 8001f72:	e010      	b.n	8001f96 <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_set_opmode(imu, imu->mode)) != BNO_OK) {
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	791b      	ldrb	r3, [r3, #4]
 8001f78:	4619      	mov	r1, r3
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f7ff ff23 	bl	8001dc6 <bno055_set_opmode>
 8001f80:	4603      	mov	r3, r0
 8001f82:	73fb      	strb	r3, [r7, #15]
 8001f84:	7bfb      	ldrb	r3, [r7, #15]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <bno055_set_pwr_mode+0xaa>
        return err;
 8001f8a:	7bfb      	ldrb	r3, [r7, #15]
 8001f8c:	e003      	b.n	8001f96 <bno055_set_pwr_mode+0xb2>
    }
    HAL_Delay(2);
 8001f8e:	2002      	movs	r0, #2
 8001f90:	f001 fde0 	bl	8003b54 <HAL_Delay>
    return BNO_OK;
 8001f94:	2300      	movs	r3, #0
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3714      	adds	r7, #20
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd90      	pop	{r4, r7, pc}

08001f9e <bno055_reset>:

error_bno bno055_reset(bno055_t* imu) {
 8001f9e:	b590      	push	{r4, r7, lr}
 8001fa0:	b0af      	sub	sp, #188	@ 0xbc
 8001fa2:	af2a      	add	r7, sp, #168	@ 0xa8
 8001fa4:	6078      	str	r0, [r7, #4]
    u8 data = 0x20U;
 8001fa6:	2320      	movs	r3, #32
 8001fa8:	73fb      	strb	r3, [r7, #15]
    if (bno055_write_regs(*imu, BNO_SYS_TRIGGER, &data, 1) != BNO_OK) {
 8001faa:	687c      	ldr	r4, [r7, #4]
 8001fac:	2301      	movs	r3, #1
 8001fae:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001fb0:	f107 030f 	add.w	r3, r7, #15
 8001fb4:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001fb6:	233f      	movs	r3, #63	@ 0x3f
 8001fb8:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001fba:	4668      	mov	r0, sp
 8001fbc:	f104 0310 	add.w	r3, r4, #16
 8001fc0:	229c      	movs	r2, #156	@ 0x9c
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	f00a f8a7 	bl	800c116 <memcpy>
 8001fc8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001fcc:	f000 f863 	bl	8002096 <bno055_write_regs>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d001      	beq.n	8001fda <bno055_reset+0x3c>
        return BNO_ERR_I2C;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e000      	b.n	8001fdc <bno055_reset+0x3e>
    }
    return BNO_OK;
 8001fda:	2300      	movs	r3, #0
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3714      	adds	r7, #20
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd90      	pop	{r4, r7, pc}

08001fe4 <bno055_on>:

error_bno bno055_on(bno055_t* imu) {
 8001fe4:	b590      	push	{r4, r7, lr}
 8001fe6:	b0af      	sub	sp, #188	@ 0xbc
 8001fe8:	af2a      	add	r7, sp, #168	@ 0xa8
 8001fea:	6078      	str	r0, [r7, #4]
    u8 data = 0x00U;
 8001fec:	2300      	movs	r3, #0
 8001fee:	73fb      	strb	r3, [r7, #15]
    if (bno055_write_regs(*imu, BNO_SYS_TRIGGER, &data, 1) != BNO_OK) {
 8001ff0:	687c      	ldr	r4, [r7, #4]
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001ff6:	f107 030f 	add.w	r3, r7, #15
 8001ffa:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001ffc:	233f      	movs	r3, #63	@ 0x3f
 8001ffe:	9327      	str	r3, [sp, #156]	@ 0x9c
 8002000:	4668      	mov	r0, sp
 8002002:	f104 0310 	add.w	r3, r4, #16
 8002006:	229c      	movs	r2, #156	@ 0x9c
 8002008:	4619      	mov	r1, r3
 800200a:	f00a f884 	bl	800c116 <memcpy>
 800200e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002012:	f000 f840 	bl	8002096 <bno055_write_regs>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	d001      	beq.n	8002020 <bno055_on+0x3c>
        return BNO_ERR_I2C;
 800201c:	2301      	movs	r3, #1
 800201e:	e000      	b.n	8002022 <bno055_on+0x3e>
    }
    return BNO_OK;
 8002020:	2300      	movs	r3, #0
}
 8002022:	4618      	mov	r0, r3
 8002024:	3714      	adds	r7, #20
 8002026:	46bd      	mov	sp, r7
 8002028:	bd90      	pop	{r4, r7, pc}

0800202a <bno055_read_regs>:

error_bno bno055_read_regs(bno055_t imu, u8 addr, uint8_t* buf,
                           uint32_t buf_size) {
 800202a:	b084      	sub	sp, #16
 800202c:	b580      	push	{r7, lr}
 800202e:	b084      	sub	sp, #16
 8002030:	af02      	add	r7, sp, #8
 8002032:	f107 0c10 	add.w	ip, r7, #16
 8002036:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    HAL_StatusTypeDef err;
    // err = HAL_I2C_Mem_Read(imu.i2c, imu.addr, addr, I2C_MEMADD_SIZE_8BIT,
    // buf,
    //                        buf_size, HAL_MAX_DELAY);
    err = HAL_I2C_Master_Transmit(imu.i2c, imu.addr, &addr, 1, HAL_MAX_DELAY);
 800203a:	6938      	ldr	r0, [r7, #16]
 800203c:	7dbb      	ldrb	r3, [r7, #22]
 800203e:	4619      	mov	r1, r3
 8002040:	f107 02bc 	add.w	r2, r7, #188	@ 0xbc
 8002044:	f04f 33ff 	mov.w	r3, #4294967295
 8002048:	9300      	str	r3, [sp, #0]
 800204a:	2301      	movs	r3, #1
 800204c:	f004 fa3c 	bl	80064c8 <HAL_I2C_Master_Transmit>
 8002050:	4603      	mov	r3, r0
 8002052:	71fb      	strb	r3, [r7, #7]
    if (err != HAL_OK) {
 8002054:	79fb      	ldrb	r3, [r7, #7]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d001      	beq.n	800205e <bno055_read_regs+0x34>
        return BNO_ERR_I2C;
 800205a:	2301      	movs	r3, #1
 800205c:	e014      	b.n	8002088 <bno055_read_regs+0x5e>
    }
    err =
        HAL_I2C_Master_Receive(imu.i2c, imu.addr, buf, buf_size, HAL_MAX_DELAY);
 800205e:	6938      	ldr	r0, [r7, #16]
 8002060:	7dbb      	ldrb	r3, [r7, #22]
 8002062:	4619      	mov	r1, r3
 8002064:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002068:	b29b      	uxth	r3, r3
 800206a:	f04f 32ff 	mov.w	r2, #4294967295
 800206e:	9200      	str	r2, [sp, #0]
 8002070:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002074:	f004 fb40 	bl	80066f8 <HAL_I2C_Master_Receive>
 8002078:	4603      	mov	r3, r0
 800207a:	71fb      	strb	r3, [r7, #7]
    if (err != HAL_OK) {
 800207c:	79fb      	ldrb	r3, [r7, #7]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <bno055_read_regs+0x5c>
        return BNO_ERR_I2C;
 8002082:	2301      	movs	r3, #1
 8002084:	e000      	b.n	8002088 <bno055_read_regs+0x5e>
    }
    return BNO_OK;
 8002086:	2300      	movs	r3, #0
}
 8002088:	4618      	mov	r0, r3
 800208a:	3708      	adds	r7, #8
 800208c:	46bd      	mov	sp, r7
 800208e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002092:	b004      	add	sp, #16
 8002094:	4770      	bx	lr

08002096 <bno055_write_regs>:

    return BNO_OK;
}

error_bno bno055_write_regs(bno055_t imu, uint32_t addr, uint8_t* buf,
                            uint32_t buf_size) {
 8002096:	b084      	sub	sp, #16
 8002098:	b5b0      	push	{r4, r5, r7, lr}
 800209a:	b086      	sub	sp, #24
 800209c:	af04      	add	r7, sp, #16
 800209e:	f107 0418 	add.w	r4, r7, #24
 80020a2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    HAL_StatusTypeDef err;
    err = HAL_I2C_Mem_Write(imu.i2c, imu.addr, addr, buf_size, buf, buf_size,
 80020a6:	69b8      	ldr	r0, [r7, #24]
 80020a8:	7fbb      	ldrb	r3, [r7, #30]
 80020aa:	461d      	mov	r5, r3
 80020ac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80020b0:	b29a      	uxth	r2, r3
 80020b2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80020b6:	b299      	uxth	r1, r3
 80020b8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80020bc:	b29b      	uxth	r3, r3
 80020be:	f04f 34ff 	mov.w	r4, #4294967295
 80020c2:	9402      	str	r4, [sp, #8]
 80020c4:	9301      	str	r3, [sp, #4]
 80020c6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80020ca:	9300      	str	r3, [sp, #0]
 80020cc:	460b      	mov	r3, r1
 80020ce:	4629      	mov	r1, r5
 80020d0:	f004 fc08 	bl	80068e4 <HAL_I2C_Mem_Write>
 80020d4:	4603      	mov	r3, r0
 80020d6:	71fb      	strb	r3, [r7, #7]
                            HAL_MAX_DELAY);
    if (err != HAL_OK) {
 80020d8:	79fb      	ldrb	r3, [r7, #7]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d001      	beq.n	80020e2 <bno055_write_regs+0x4c>
        return BNO_ERR_I2C;
 80020de:	2301      	movs	r3, #1
 80020e0:	e000      	b.n	80020e4 <bno055_write_regs+0x4e>
    }
    return BNO_OK;
 80020e2:	2300      	movs	r3, #0
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	3708      	adds	r7, #8
 80020e8:	46bd      	mov	sp, r7
 80020ea:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80020ee:	b004      	add	sp, #16
 80020f0:	4770      	bx	lr

080020f2 <bno055_set_page>:

error_bno bno055_set_page(bno055_t* imu, const bno055_page_t page) {
 80020f2:	b590      	push	{r4, r7, lr}
 80020f4:	b0af      	sub	sp, #188	@ 0xbc
 80020f6:	af2a      	add	r7, sp, #168	@ 0xa8
 80020f8:	6078      	str	r0, [r7, #4]
 80020fa:	460b      	mov	r3, r1
 80020fc:	70fb      	strb	r3, [r7, #3]
    if (imu->_page != page) {
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	7b5a      	ldrb	r2, [r3, #13]
 8002102:	78fb      	ldrb	r3, [r7, #3]
 8002104:	429a      	cmp	r2, r3
 8002106:	d001      	beq.n	800210c <bno055_set_page+0x1a>
        return BNO_OK;
 8002108:	2300      	movs	r3, #0
 800210a:	e024      	b.n	8002156 <bno055_set_page+0x64>
    }
    if (page > 0x01) {
 800210c:	78fb      	ldrb	r3, [r7, #3]
 800210e:	2b01      	cmp	r3, #1
 8002110:	d901      	bls.n	8002116 <bno055_set_page+0x24>
        return BNO_ERR_PAGE_TOO_HIGH;
 8002112:	2302      	movs	r3, #2
 8002114:	e01f      	b.n	8002156 <bno055_set_page+0x64>
    }
    error_bno err;
    err = bno055_write_regs(*imu, BNO_PAGE_ID, (u8*)&page, 1);
 8002116:	687c      	ldr	r4, [r7, #4]
 8002118:	2301      	movs	r3, #1
 800211a:	9329      	str	r3, [sp, #164]	@ 0xa4
 800211c:	1cfb      	adds	r3, r7, #3
 800211e:	9328      	str	r3, [sp, #160]	@ 0xa0
 8002120:	2307      	movs	r3, #7
 8002122:	9327      	str	r3, [sp, #156]	@ 0x9c
 8002124:	4668      	mov	r0, sp
 8002126:	f104 0310 	add.w	r3, r4, #16
 800212a:	229c      	movs	r2, #156	@ 0x9c
 800212c:	4619      	mov	r1, r3
 800212e:	f009 fff2 	bl	800c116 <memcpy>
 8002132:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002136:	f7ff ffae 	bl	8002096 <bno055_write_regs>
 800213a:	4603      	mov	r3, r0
 800213c:	73fb      	strb	r3, [r7, #15]
    if (err != BNO_OK) {
 800213e:	7bfb      	ldrb	r3, [r7, #15]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d001      	beq.n	8002148 <bno055_set_page+0x56>
        return err;
 8002144:	7bfb      	ldrb	r3, [r7, #15]
 8002146:	e006      	b.n	8002156 <bno055_set_page+0x64>
    }
    imu->_page = page;
 8002148:	78fa      	ldrb	r2, [r7, #3]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	735a      	strb	r2, [r3, #13]
    HAL_Delay(2);
 800214e:	2002      	movs	r0, #2
 8002150:	f001 fd00 	bl	8003b54 <HAL_Delay>
    return BNO_OK;
 8002154:	2300      	movs	r3, #0
}
 8002156:	4618      	mov	r0, r3
 8002158:	3714      	adds	r7, #20
 800215a:	46bd      	mov	sp, r7
 800215c:	bd90      	pop	{r4, r7, pc}
	...

08002160 <bno055_err_str>:

char* bno055_err_str(const error_bno err) {
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	4603      	mov	r3, r0
 8002168:	71fb      	strb	r3, [r7, #7]
    switch (err) {
 800216a:	79fb      	ldrb	r3, [r7, #7]
 800216c:	2b06      	cmp	r3, #6
 800216e:	d81f      	bhi.n	80021b0 <bno055_err_str+0x50>
 8002170:	a201      	add	r2, pc, #4	@ (adr r2, 8002178 <bno055_err_str+0x18>)
 8002172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002176:	bf00      	nop
 8002178:	08002195 	.word	0x08002195
 800217c:	08002199 	.word	0x08002199
 8002180:	0800219d 	.word	0x0800219d
 8002184:	080021a9 	.word	0x080021a9
 8002188:	080021a1 	.word	0x080021a1
 800218c:	080021a5 	.word	0x080021a5
 8002190:	080021ad 	.word	0x080021ad
        case BNO_OK:
            return "[BNO] Ok!";
 8002194:	4b0a      	ldr	r3, [pc, #40]	@ (80021c0 <bno055_err_str+0x60>)
 8002196:	e00c      	b.n	80021b2 <bno055_err_str+0x52>
        case BNO_ERR_I2C:
            return "[BNO] I2C error!";
 8002198:	4b0a      	ldr	r3, [pc, #40]	@ (80021c4 <bno055_err_str+0x64>)
 800219a:	e00a      	b.n	80021b2 <bno055_err_str+0x52>
        case BNO_ERR_PAGE_TOO_HIGH:
            return "[BNO] Page setting to high.";
 800219c:	4b0a      	ldr	r3, [pc, #40]	@ (80021c8 <bno055_err_str+0x68>)
 800219e:	e008      	b.n	80021b2 <bno055_err_str+0x52>
        case BNO_ERR_NULL_PTR:
            return "[BNO] BNO struct is nullpointer.";
 80021a0:	4b0a      	ldr	r3, [pc, #40]	@ (80021cc <bno055_err_str+0x6c>)
 80021a2:	e006      	b.n	80021b2 <bno055_err_str+0x52>
        case BNO_ERR_AXIS_REMAP:
            return "[BNO] Axis remap error!";
 80021a4:	4b0a      	ldr	r3, [pc, #40]	@ (80021d0 <bno055_err_str+0x70>)
 80021a6:	e004      	b.n	80021b2 <bno055_err_str+0x52>
        case BNO_ERR_SETTING_PAGE:
            return "[BNO] TODO";
 80021a8:	4b0a      	ldr	r3, [pc, #40]	@ (80021d4 <bno055_err_str+0x74>)
 80021aa:	e002      	b.n	80021b2 <bno055_err_str+0x52>
        case BNO_ERR_WRONG_CHIP_ID:
            return "[BNO] Wrong Chip ID.";
 80021ac:	4b0a      	ldr	r3, [pc, #40]	@ (80021d8 <bno055_err_str+0x78>)
 80021ae:	e000      	b.n	80021b2 <bno055_err_str+0x52>
    }
    return "[BNO] Ok!";
 80021b0:	4b03      	ldr	r3, [pc, #12]	@ (80021c0 <bno055_err_str+0x60>)
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	370c      	adds	r7, #12
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr
 80021be:	bf00      	nop
 80021c0:	0800dc78 	.word	0x0800dc78
 80021c4:	0800dc84 	.word	0x0800dc84
 80021c8:	0800dc98 	.word	0x0800dc98
 80021cc:	0800dcb4 	.word	0x0800dcb4
 80021d0:	0800dcd8 	.word	0x0800dcd8
 80021d4:	0800dcf0 	.word	0x0800dcf0
 80021d8:	0800dcfc 	.word	0x0800dcfc
 80021dc:	00000000 	.word	0x00000000

080021e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b0ec      	sub	sp, #432	@ 0x1b0
 80021e4:	af02      	add	r7, sp, #8
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 80021e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80021ea:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 80021ee:	bf00      	nop
 80021f0:	4bb5      	ldr	r3, [pc, #724]	@ (80024c8 <main+0x2e8>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d006      	beq.n	800220a <main+0x2a>
 80021fc:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8002200:	1e5a      	subs	r2, r3, #1
 8002202:	f8c7 21a4 	str.w	r2, [r7, #420]	@ 0x1a4
 8002206:	2b00      	cmp	r3, #0
 8002208:	dcf2      	bgt.n	80021f0 <main+0x10>
  if ( timeout < 0 )
 800220a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 800220e:	2b00      	cmp	r3, #0
 8002210:	da01      	bge.n	8002216 <main+0x36>
  {
  Error_Handler();
 8002212:	f000 fec5 	bl	8002fa0 <Error_Handler>
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002216:	f001 fc0b 	bl	8003a30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800221a:	f000 fb99 	bl	8002950 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 800221e:	4baa      	ldr	r3, [pc, #680]	@ (80024c8 <main+0x2e8>)
 8002220:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002224:	4aa8      	ldr	r2, [pc, #672]	@ (80024c8 <main+0x2e8>)
 8002226:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800222a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800222e:	4ba6      	ldr	r3, [pc, #664]	@ (80024c8 <main+0x2e8>)
 8002230:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002234:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002238:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800223c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8002240:	2000      	movs	r0, #0
 8002242:	f004 f877 	bl	8006334 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8002246:	2100      	movs	r1, #0
 8002248:	2000      	movs	r0, #0
 800224a:	f004 f88d 	bl	8006368 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 800224e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002252:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8002256:	bf00      	nop
 8002258:	4b9b      	ldr	r3, [pc, #620]	@ (80024c8 <main+0x2e8>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002260:	2b00      	cmp	r3, #0
 8002262:	d106      	bne.n	8002272 <main+0x92>
 8002264:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8002268:	1e5a      	subs	r2, r3, #1
 800226a:	f8c7 21a4 	str.w	r2, [r7, #420]	@ 0x1a4
 800226e:	2b00      	cmp	r3, #0
 8002270:	dcf2      	bgt.n	8002258 <main+0x78>
if ( timeout < 0 )
 8002272:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8002276:	2b00      	cmp	r3, #0
 8002278:	da01      	bge.n	800227e <main+0x9e>
{
Error_Handler();
 800227a:	f000 fe91 	bl	8002fa0 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_DMA_Init();
 800227e:	f000 fca1 	bl	8002bc4 <MX_DMA_Init>
  MX_GPIO_Init();
 8002282:	f000 fcbf 	bl	8002c04 <MX_GPIO_Init>
  MX_DCMI_Init();
 8002286:	f000 fbe9 	bl	8002a5c <MX_DCMI_Init>
  MX_I2C1_Init();
 800228a:	f000 fc1b 	bl	8002ac4 <MX_I2C1_Init>
  MX_I2C4_Init();
 800228e:	f000 fc59 	bl	8002b44 <MX_I2C4_Init>


  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8002292:	2000      	movs	r0, #0
 8002294:	f001 f9be 	bl	8003614 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 8002298:	2001      	movs	r0, #1
 800229a:	f001 f9bb 	bl	8003614 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 800229e:	2002      	movs	r0, #2
 80022a0:	f001 f9b8 	bl	8003614 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80022a4:	2101      	movs	r1, #1
 80022a6:	2000      	movs	r0, #0
 80022a8:	f001 fa54 	bl	8003754 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80022ac:	4b87      	ldr	r3, [pc, #540]	@ (80024cc <main+0x2ec>)
 80022ae:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80022b2:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80022b4:	4b85      	ldr	r3, [pc, #532]	@ (80024cc <main+0x2ec>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80022ba:	4b84      	ldr	r3, [pc, #528]	@ (80024cc <main+0x2ec>)
 80022bc:	2200      	movs	r2, #0
 80022be:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80022c0:	4b82      	ldr	r3, [pc, #520]	@ (80024cc <main+0x2ec>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80022c6:	4b81      	ldr	r3, [pc, #516]	@ (80024cc <main+0x2ec>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80022cc:	497f      	ldr	r1, [pc, #508]	@ (80024cc <main+0x2ec>)
 80022ce:	2000      	movs	r0, #0
 80022d0:	f001 fad0 	bl	8003874 <BSP_COM_Init>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d001      	beq.n	80022de <main+0xfe>
  {
    Error_Handler();
 80022da:	f000 fe61 	bl	8002fa0 <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("\r\n============= Camera Setup Start =============\r\n\r\n");
 80022de:	487c      	ldr	r0, [pc, #496]	@ (80024d0 <main+0x2f0>)
 80022e0:	f009 fdba 	bl	800be58 <puts>

  printf("Reseting camera.\r\n");
 80022e4:	487b      	ldr	r0, [pc, #492]	@ (80024d4 <main+0x2f4>)
 80022e6:	f009 fdb7 	bl	800be58 <puts>
  HAL_GPIO_WritePin(CAM_RST_GPIO_Port, CAM_RST_Pin, GPIO_PIN_RESET);
 80022ea:	2200      	movs	r2, #0
 80022ec:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80022f0:	4879      	ldr	r0, [pc, #484]	@ (80024d8 <main+0x2f8>)
 80022f2:	f003 ffeb 	bl	80062cc <HAL_GPIO_WritePin>
  HAL_Delay(50);
 80022f6:	2032      	movs	r0, #50	@ 0x32
 80022f8:	f001 fc2c 	bl	8003b54 <HAL_Delay>
  HAL_GPIO_WritePin(CAM_RST_GPIO_Port, CAM_RST_Pin, GPIO_PIN_SET);
 80022fc:	2201      	movs	r2, #1
 80022fe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002302:	4875      	ldr	r0, [pc, #468]	@ (80024d8 <main+0x2f8>)
 8002304:	f003 ffe2 	bl	80062cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(CAM_PWDN_GPIO_Port, CAM_PWDN_Pin, GPIO_PIN_SET);
 8002308:	2201      	movs	r2, #1
 800230a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800230e:	4873      	ldr	r0, [pc, #460]	@ (80024dc <main+0x2fc>)
 8002310:	f003 ffdc 	bl	80062cc <HAL_GPIO_WritePin>

  HAL_Delay(50);
 8002314:	2032      	movs	r0, #50	@ 0x32
 8002316:	f001 fc1d 	bl	8003b54 <HAL_Delay>

  // 1. Reset the sensor
  SC035HGS_WriteReg(0x0103, 0x01); // Soft reset
 800231a:	2101      	movs	r1, #1
 800231c:	f240 1003 	movw	r0, #259	@ 0x103
 8002320:	f000 fe20 	bl	8002f64 <SC035HGS_WriteReg>
  HAL_Delay(10);
 8002324:	200a      	movs	r0, #10
 8002326:	f001 fc15 	bl	8003b54 <HAL_Delay>
  SC035HGS_WriteReg(0x0103, 0x00); // Exit reset
 800232a:	2100      	movs	r1, #0
 800232c:	f240 1003 	movw	r0, #259	@ 0x103
 8002330:	f000 fe18 	bl	8002f64 <SC035HGS_WriteReg>
  HAL_Delay(10);
 8002334:	200a      	movs	r0, #10
 8002336:	f001 fc0d 	bl	8003b54 <HAL_Delay>
  uint16_t chipID, Rst_pon, slp_reg, pad_out_low, pad_out_high;
  uint16_t DVP_FSYNC_WIDTH, DVP_POL_CTRL, PAD_DRIVER_CAP, PCLK_DLY, MIPI_clock;
  uint16_t frameLength, lineLength;


  SC035HGS_ReadReg16(0x300A, &chipID);
 800233a:	f507 73c7 	add.w	r3, r7, #398	@ 0x18e
 800233e:	4619      	mov	r1, r3
 8002340:	f243 000a 	movw	r0, #12298	@ 0x300a
 8002344:	f000 fde4 	bl	8002f10 <SC035HGS_ReadReg16>
  printf("Chip ID: 0x%04X\r\n", chipID);
 8002348:	f8b7 318e 	ldrh.w	r3, [r7, #398]	@ 0x18e
 800234c:	4619      	mov	r1, r3
 800234e:	4864      	ldr	r0, [pc, #400]	@ (80024e0 <main+0x300>)
 8002350:	f009 fd1a 	bl	800bd88 <iprintf>

  SC035HGS_ReadReg8(SC035_REG_RST, &Rst_pon);
 8002354:	f507 73c6 	add.w	r3, r7, #396	@ 0x18c
 8002358:	4619      	mov	r1, r3
 800235a:	f240 1003 	movw	r0, #259	@ 0x103
 800235e:	f000 fdb9 	bl	8002ed4 <SC035HGS_ReadReg8>
  printf("Soft reset : 0x%02X\r\n", Rst_pon);
 8002362:	f8b7 318c 	ldrh.w	r3, [r7, #396]	@ 0x18c
 8002366:	4619      	mov	r1, r3
 8002368:	485e      	ldr	r0, [pc, #376]	@ (80024e4 <main+0x304>)
 800236a:	f009 fd0d 	bl	800bd88 <iprintf>

  SC035HGS_ReadReg8(SC035_REG_SLP, &slp_reg);
 800236e:	f507 73c5 	add.w	r3, r7, #394	@ 0x18a
 8002372:	4619      	mov	r1, r3
 8002374:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002378:	f000 fdac 	bl	8002ed4 <SC035HGS_ReadReg8>
  printf("Sleep mode : 0x%02X\r\n", slp_reg);
 800237c:	f8b7 318a 	ldrh.w	r3, [r7, #394]	@ 0x18a
 8002380:	4619      	mov	r1, r3
 8002382:	4859      	ldr	r0, [pc, #356]	@ (80024e8 <main+0x308>)
 8002384:	f009 fd00 	bl	800bd88 <iprintf>

  SC035HGS_ReadReg8(SC035_REG_PAD_MSB, &pad_out_low);
 8002388:	f507 73c4 	add.w	r3, r7, #392	@ 0x188
 800238c:	4619      	mov	r1, r3
 800238e:	f44f 5040 	mov.w	r0, #12288	@ 0x3000
 8002392:	f000 fd9f 	bl	8002ed4 <SC035HGS_ReadReg8>
  printf("Pad output low : 0x%02X\r\n", pad_out_low);
 8002396:	f8b7 3188 	ldrh.w	r3, [r7, #392]	@ 0x188
 800239a:	4619      	mov	r1, r3
 800239c:	4853      	ldr	r0, [pc, #332]	@ (80024ec <main+0x30c>)
 800239e:	f009 fcf3 	bl	800bd88 <iprintf>

  SC035HGS_ReadReg8(SC035_REG_PAD_LSB, &pad_out_high);
 80023a2:	f507 73c3 	add.w	r3, r7, #390	@ 0x186
 80023a6:	4619      	mov	r1, r3
 80023a8:	f243 0001 	movw	r0, #12289	@ 0x3001
 80023ac:	f000 fd92 	bl	8002ed4 <SC035HGS_ReadReg8>
  printf("Pad output high : 0x%02X\r\n", pad_out_high);
 80023b0:	f8b7 3186 	ldrh.w	r3, [r7, #390]	@ 0x186
 80023b4:	4619      	mov	r1, r3
 80023b6:	484e      	ldr	r0, [pc, #312]	@ (80024f0 <main+0x310>)
 80023b8:	f009 fce6 	bl	800bd88 <iprintf>

  SC035HGS_ReadReg8(SC035_REG_DVP_FSYNC_WIDTH, &DVP_FSYNC_WIDTH);
 80023bc:	f507 73c2 	add.w	r3, r7, #388	@ 0x184
 80023c0:	4619      	mov	r1, r3
 80023c2:	f643 5001 	movw	r0, #15617	@ 0x3d01
 80023c6:	f000 fd85 	bl	8002ed4 <SC035HGS_ReadReg8>
  printf("DVP_FSYNC_WIDTH : 0x%02X\r\n", DVP_FSYNC_WIDTH);
 80023ca:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 80023ce:	4619      	mov	r1, r3
 80023d0:	4848      	ldr	r0, [pc, #288]	@ (80024f4 <main+0x314>)
 80023d2:	f009 fcd9 	bl	800bd88 <iprintf>

  SC035HGS_ReadReg8(SC035_REG_DVP_POL_CTRL, &DVP_POL_CTRL);
 80023d6:	f507 73c1 	add.w	r3, r7, #386	@ 0x182
 80023da:	4619      	mov	r1, r3
 80023dc:	f643 5008 	movw	r0, #15624	@ 0x3d08
 80023e0:	f000 fd78 	bl	8002ed4 <SC035HGS_ReadReg8>
  printf("DVP_POL_CTRL : 0x%02X\r\n", DVP_POL_CTRL);
 80023e4:	f8b7 3182 	ldrh.w	r3, [r7, #386]	@ 0x182
 80023e8:	4619      	mov	r1, r3
 80023ea:	4843      	ldr	r0, [pc, #268]	@ (80024f8 <main+0x318>)
 80023ec:	f009 fccc 	bl	800bd88 <iprintf>

  SC035HGS_ReadReg8(SC035_REG_PAD_DRIVER_CAP, &PAD_DRIVER_CAP);
 80023f0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80023f4:	4619      	mov	r1, r3
 80023f6:	f243 6041 	movw	r0, #13889	@ 0x3641
 80023fa:	f000 fd6b 	bl	8002ed4 <SC035HGS_ReadReg8>
  printf("PAD_DRIVER_CAP : 0x%02X\r\n", PAD_DRIVER_CAP);
 80023fe:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 8002402:	4619      	mov	r1, r3
 8002404:	483d      	ldr	r0, [pc, #244]	@ (80024fc <main+0x31c>)
 8002406:	f009 fcbf 	bl	800bd88 <iprintf>

  SC035HGS_ReadReg8(SC035_REG_PCLK_DLY, &PCLK_DLY);
 800240a:	f507 73bf 	add.w	r3, r7, #382	@ 0x17e
 800240e:	4619      	mov	r1, r3
 8002410:	f44f 5059 	mov.w	r0, #13888	@ 0x3640
 8002414:	f000 fd5e 	bl	8002ed4 <SC035HGS_ReadReg8>
  printf("PCLK_DLY : 0x%02X\r\n", PCLK_DLY);
 8002418:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 800241c:	4619      	mov	r1, r3
 800241e:	4838      	ldr	r0, [pc, #224]	@ (8002500 <main+0x320>)
 8002420:	f009 fcb2 	bl	800bd88 <iprintf>

  SC035HGS_ReadReg16(SC035_REG_FRAME_LENGTH_MSB, &frameLength);
 8002424:	f507 73bd 	add.w	r3, r7, #378	@ 0x17a
 8002428:	4619      	mov	r1, r3
 800242a:	f243 200e 	movw	r0, #12814	@ 0x320e
 800242e:	f000 fd6f 	bl	8002f10 <SC035HGS_ReadReg16>
  printf("Frame length : 0x%04X\r\n", frameLength);
 8002432:	f8b7 317a 	ldrh.w	r3, [r7, #378]	@ 0x17a
 8002436:	4619      	mov	r1, r3
 8002438:	4832      	ldr	r0, [pc, #200]	@ (8002504 <main+0x324>)
 800243a:	f009 fca5 	bl	800bd88 <iprintf>

  SC035HGS_ReadReg16(SC035_REG_LINE_LENGTH_MSB, &lineLength);
 800243e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8002442:	4619      	mov	r1, r3
 8002444:	f243 200c 	movw	r0, #12812	@ 0x320c
 8002448:	f000 fd62 	bl	8002f10 <SC035HGS_ReadReg16>
  printf("Line length : 0x%04X\r\n", lineLength);
 800244c:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8002450:	4619      	mov	r1, r3
 8002452:	482d      	ldr	r0, [pc, #180]	@ (8002508 <main+0x328>)
 8002454:	f009 fc98 	bl	800bd88 <iprintf>

  SC035HGS_ReadReg16(0x303f, &MIPI_clock);
 8002458:	f507 73be 	add.w	r3, r7, #380	@ 0x17c
 800245c:	4619      	mov	r1, r3
 800245e:	f243 003f 	movw	r0, #12351	@ 0x303f
 8002462:	f000 fd55 	bl	8002f10 <SC035HGS_ReadReg16>
  printf("MIPI clock : 0x%02X\r\n", MIPI_clock);
 8002466:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 800246a:	4619      	mov	r1, r3
 800246c:	4827      	ldr	r0, [pc, #156]	@ (800250c <main+0x32c>)
 800246e:	f009 fc8b 	bl	800bd88 <iprintf>

  printf("\r\nWriting to register...\r\n");
 8002472:	4827      	ldr	r0, [pc, #156]	@ (8002510 <main+0x330>)
 8002474:	f009 fcf0 	bl	800be58 <puts>

  // 2. Select DVP mode
  SC035HGS_WriteReg(SC035_REG_PAD_MSB, 0xF); // Pad control (high)
 8002478:	210f      	movs	r1, #15
 800247a:	f44f 5040 	mov.w	r0, #12288	@ 0x3000
 800247e:	f000 fd71 	bl	8002f64 <SC035HGS_WriteReg>
  SC035HGS_WriteReg(SC035_REG_PAD_LSB, 0xFF); // Pad control (low)
 8002482:	21ff      	movs	r1, #255	@ 0xff
 8002484:	f243 0001 	movw	r0, #12289	@ 0x3001
 8002488:	f000 fd6c 	bl	8002f64 <SC035HGS_WriteReg>
  // 7. Set digital gain (e.g., 1x gain)
  //SC035HGS_WriteReg(0x3e06, 0x00); // Digital gain
  //SC035HGS_WriteReg(0x3e07, 0x00); // Fine digital gain

  // 8. Configure DVP timing and polarity
  SC035HGS_WriteReg(SC035_REG_DVP_FSYNC_WIDTH, 0x01); // FSYNC width
 800248c:	2101      	movs	r1, #1
 800248e:	f643 5001 	movw	r0, #15617	@ 0x3d01
 8002492:	f000 fd67 	bl	8002f64 <SC035HGS_WriteReg>
  SC035HGS_WriteReg(SC035_REG_DVP_POL_CTRL, 0x01); // Polarity control
 8002496:	2101      	movs	r1, #1
 8002498:	f643 5008 	movw	r0, #15624	@ 0x3d08
 800249c:	f000 fd62 	bl	8002f64 <SC035HGS_WriteReg>
  SC035HGS_WriteReg(SC035_REG_PAD_DRIVER_CAP, 0xFF); // Pad driver capability
 80024a0:	21ff      	movs	r1, #255	@ 0xff
 80024a2:	f243 6041 	movw	r0, #13889	@ 0x3641
 80024a6:	f000 fd5d 	bl	8002f64 <SC035HGS_WriteReg>
  SC035HGS_WriteReg(SC035_REG_PCLK_DLY, 0x00); // PCLK delay
 80024aa:	2100      	movs	r1, #0
 80024ac:	f44f 5059 	mov.w	r0, #13888	@ 0x3640
 80024b0:	f000 fd58 	bl	8002f64 <SC035HGS_WriteReg>




  // Write init registers given by sinoseen
  printf("\r\nWriting initialization registers (cf. Sinoseen) \r\n");
 80024b4:	4817      	ldr	r0, [pc, #92]	@ (8002514 <main+0x334>)
 80024b6:	f009 fccf 	bl	800be58 <puts>

  // Calculate the number of elements in the array
  int num_regs = sizeof(sc031gs_init_regs) / sizeof(sc031gs_init_regs[0]);
 80024ba:	236c      	movs	r3, #108	@ 0x6c
 80024bc:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198

  // Loop over all register and value pairs
  for (int i = 0; i < num_regs; i++) {
 80024c0:	2300      	movs	r3, #0
 80024c2:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80024c6:	e04b      	b.n	8002560 <main+0x380>
 80024c8:	58024400 	.word	0x58024400
 80024cc:	24000210 	.word	0x24000210
 80024d0:	0800dd14 	.word	0x0800dd14
 80024d4:	0800dd48 	.word	0x0800dd48
 80024d8:	58021800 	.word	0x58021800
 80024dc:	58021000 	.word	0x58021000
 80024e0:	0800dd5c 	.word	0x0800dd5c
 80024e4:	0800dd70 	.word	0x0800dd70
 80024e8:	0800dd88 	.word	0x0800dd88
 80024ec:	0800dda0 	.word	0x0800dda0
 80024f0:	0800ddbc 	.word	0x0800ddbc
 80024f4:	0800ddd8 	.word	0x0800ddd8
 80024f8:	0800ddf4 	.word	0x0800ddf4
 80024fc:	0800de0c 	.word	0x0800de0c
 8002500:	0800de28 	.word	0x0800de28
 8002504:	0800de3c 	.word	0x0800de3c
 8002508:	0800de54 	.word	0x0800de54
 800250c:	0800de6c 	.word	0x0800de6c
 8002510:	0800de84 	.word	0x0800de84
 8002514:	0800dea0 	.word	0x0800dea0
          uint16_t reg = sc031gs_init_regs[i].addr;
 8002518:	4ab2      	ldr	r2, [pc, #712]	@ (80027e4 <main+0x604>)
 800251a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800251e:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8002522:	f8a7 3192 	strh.w	r3, [r7, #402]	@ 0x192
          uint8_t value = sc031gs_init_regs[i].val;
 8002526:	4aaf      	ldr	r2, [pc, #700]	@ (80027e4 <main+0x604>)
 8002528:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800252c:	009b      	lsls	r3, r3, #2
 800252e:	4413      	add	r3, r2
 8002530:	789b      	ldrb	r3, [r3, #2]
 8002532:	f887 3191 	strb.w	r3, [r7, #401]	@ 0x191

          // Write the value to the register
          SC035HGS_WriteReg(reg, value);
 8002536:	f897 2191 	ldrb.w	r2, [r7, #401]	@ 0x191
 800253a:	f8b7 3192 	ldrh.w	r3, [r7, #402]	@ 0x192
 800253e:	4611      	mov	r1, r2
 8002540:	4618      	mov	r0, r3
 8002542:	f000 fd0f 	bl	8002f64 <SC035HGS_WriteReg>

          printf("0x%04X : 0x%04X\r\n", reg, value);
 8002546:	f8b7 3192 	ldrh.w	r3, [r7, #402]	@ 0x192
 800254a:	f897 2191 	ldrb.w	r2, [r7, #401]	@ 0x191
 800254e:	4619      	mov	r1, r3
 8002550:	48a5      	ldr	r0, [pc, #660]	@ (80027e8 <main+0x608>)
 8002552:	f009 fc19 	bl	800bd88 <iprintf>
  for (int i = 0; i < num_regs; i++) {
 8002556:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800255a:	3301      	adds	r3, #1
 800255c:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002560:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 8002564:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8002568:	429a      	cmp	r2, r3
 800256a:	dbd5      	blt.n	8002518 <main+0x338>
  }

  printf("\r\n");
 800256c:	489f      	ldr	r0, [pc, #636]	@ (80027ec <main+0x60c>)
 800256e:	f009 fc73 	bl	800be58 <puts>
  //SC035HGS_WriteReg(SC035_REG_SLP, 0x01); // Start streaming




  SC035HGS_ReadReg16(0x300A, &chipID);
 8002572:	f507 73c7 	add.w	r3, r7, #398	@ 0x18e
 8002576:	4619      	mov	r1, r3
 8002578:	f243 000a 	movw	r0, #12298	@ 0x300a
 800257c:	f000 fcc8 	bl	8002f10 <SC035HGS_ReadReg16>
  printf("Chip ID: 0x%04X\r\n", chipID);
 8002580:	f8b7 318e 	ldrh.w	r3, [r7, #398]	@ 0x18e
 8002584:	4619      	mov	r1, r3
 8002586:	489a      	ldr	r0, [pc, #616]	@ (80027f0 <main+0x610>)
 8002588:	f009 fbfe 	bl	800bd88 <iprintf>

  SC035HGS_ReadReg8(SC035_REG_RST, &Rst_pon);
 800258c:	f507 73c6 	add.w	r3, r7, #396	@ 0x18c
 8002590:	4619      	mov	r1, r3
 8002592:	f240 1003 	movw	r0, #259	@ 0x103
 8002596:	f000 fc9d 	bl	8002ed4 <SC035HGS_ReadReg8>
  printf("Soft reset : 0x%02X\r\n", Rst_pon);
 800259a:	f8b7 318c 	ldrh.w	r3, [r7, #396]	@ 0x18c
 800259e:	4619      	mov	r1, r3
 80025a0:	4894      	ldr	r0, [pc, #592]	@ (80027f4 <main+0x614>)
 80025a2:	f009 fbf1 	bl	800bd88 <iprintf>

  SC035HGS_ReadReg8(SC035_REG_SLP, &slp_reg);
 80025a6:	f507 73c5 	add.w	r3, r7, #394	@ 0x18a
 80025aa:	4619      	mov	r1, r3
 80025ac:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80025b0:	f000 fc90 	bl	8002ed4 <SC035HGS_ReadReg8>
  printf("Sleep mode : 0x%02X\r\n", slp_reg);
 80025b4:	f8b7 318a 	ldrh.w	r3, [r7, #394]	@ 0x18a
 80025b8:	4619      	mov	r1, r3
 80025ba:	488f      	ldr	r0, [pc, #572]	@ (80027f8 <main+0x618>)
 80025bc:	f009 fbe4 	bl	800bd88 <iprintf>

  SC035HGS_ReadReg8(SC035_REG_PAD_MSB, &pad_out_low);
 80025c0:	f507 73c4 	add.w	r3, r7, #392	@ 0x188
 80025c4:	4619      	mov	r1, r3
 80025c6:	f44f 5040 	mov.w	r0, #12288	@ 0x3000
 80025ca:	f000 fc83 	bl	8002ed4 <SC035HGS_ReadReg8>
  printf("Pad output low : 0x%02X\r\n", pad_out_low);
 80025ce:	f8b7 3188 	ldrh.w	r3, [r7, #392]	@ 0x188
 80025d2:	4619      	mov	r1, r3
 80025d4:	4889      	ldr	r0, [pc, #548]	@ (80027fc <main+0x61c>)
 80025d6:	f009 fbd7 	bl	800bd88 <iprintf>

  SC035HGS_ReadReg8(SC035_REG_PAD_LSB, &pad_out_high);
 80025da:	f507 73c3 	add.w	r3, r7, #390	@ 0x186
 80025de:	4619      	mov	r1, r3
 80025e0:	f243 0001 	movw	r0, #12289	@ 0x3001
 80025e4:	f000 fc76 	bl	8002ed4 <SC035HGS_ReadReg8>
  printf("Pad output high : 0x%02X\r\n", pad_out_high);
 80025e8:	f8b7 3186 	ldrh.w	r3, [r7, #390]	@ 0x186
 80025ec:	4619      	mov	r1, r3
 80025ee:	4884      	ldr	r0, [pc, #528]	@ (8002800 <main+0x620>)
 80025f0:	f009 fbca 	bl	800bd88 <iprintf>

  SC035HGS_ReadReg8(SC035_REG_DVP_FSYNC_WIDTH, &DVP_FSYNC_WIDTH);
 80025f4:	f507 73c2 	add.w	r3, r7, #388	@ 0x184
 80025f8:	4619      	mov	r1, r3
 80025fa:	f643 5001 	movw	r0, #15617	@ 0x3d01
 80025fe:	f000 fc69 	bl	8002ed4 <SC035HGS_ReadReg8>
  printf("DVP_FSYNC_WIDTH : 0x%02X\r\n", DVP_FSYNC_WIDTH);
 8002602:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 8002606:	4619      	mov	r1, r3
 8002608:	487e      	ldr	r0, [pc, #504]	@ (8002804 <main+0x624>)
 800260a:	f009 fbbd 	bl	800bd88 <iprintf>

  SC035HGS_ReadReg8(SC035_REG_DVP_POL_CTRL, &DVP_POL_CTRL);
 800260e:	f507 73c1 	add.w	r3, r7, #386	@ 0x182
 8002612:	4619      	mov	r1, r3
 8002614:	f643 5008 	movw	r0, #15624	@ 0x3d08
 8002618:	f000 fc5c 	bl	8002ed4 <SC035HGS_ReadReg8>
  printf("DVP_POL_CTRL : 0x%02X\r\n", DVP_POL_CTRL);
 800261c:	f8b7 3182 	ldrh.w	r3, [r7, #386]	@ 0x182
 8002620:	4619      	mov	r1, r3
 8002622:	4879      	ldr	r0, [pc, #484]	@ (8002808 <main+0x628>)
 8002624:	f009 fbb0 	bl	800bd88 <iprintf>

  SC035HGS_ReadReg8(SC035_REG_PAD_DRIVER_CAP, &PAD_DRIVER_CAP);
 8002628:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800262c:	4619      	mov	r1, r3
 800262e:	f243 6041 	movw	r0, #13889	@ 0x3641
 8002632:	f000 fc4f 	bl	8002ed4 <SC035HGS_ReadReg8>
  printf("PAD_DRIVER_CAP : 0x%02X\r\n", PAD_DRIVER_CAP);
 8002636:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 800263a:	4619      	mov	r1, r3
 800263c:	4873      	ldr	r0, [pc, #460]	@ (800280c <main+0x62c>)
 800263e:	f009 fba3 	bl	800bd88 <iprintf>

  SC035HGS_ReadReg8(SC035_REG_PCLK_DLY, &PCLK_DLY);
 8002642:	f507 73bf 	add.w	r3, r7, #382	@ 0x17e
 8002646:	4619      	mov	r1, r3
 8002648:	f44f 5059 	mov.w	r0, #13888	@ 0x3640
 800264c:	f000 fc42 	bl	8002ed4 <SC035HGS_ReadReg8>
  printf("PCLK_DLY : 0x%02X\r\n", PCLK_DLY);
 8002650:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8002654:	4619      	mov	r1, r3
 8002656:	486e      	ldr	r0, [pc, #440]	@ (8002810 <main+0x630>)
 8002658:	f009 fb96 	bl	800bd88 <iprintf>

  SC035HGS_ReadReg16(SC035_REG_FRAME_LENGTH_MSB, &frameLength);
 800265c:	f507 73bd 	add.w	r3, r7, #378	@ 0x17a
 8002660:	4619      	mov	r1, r3
 8002662:	f243 200e 	movw	r0, #12814	@ 0x320e
 8002666:	f000 fc53 	bl	8002f10 <SC035HGS_ReadReg16>
  printf("Frame length : 0x%04X\r\n", frameLength);
 800266a:	f8b7 317a 	ldrh.w	r3, [r7, #378]	@ 0x17a
 800266e:	4619      	mov	r1, r3
 8002670:	4868      	ldr	r0, [pc, #416]	@ (8002814 <main+0x634>)
 8002672:	f009 fb89 	bl	800bd88 <iprintf>

  SC035HGS_ReadReg16(SC035_REG_LINE_LENGTH_MSB, &lineLength);
 8002676:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800267a:	4619      	mov	r1, r3
 800267c:	f243 200c 	movw	r0, #12812	@ 0x320c
 8002680:	f000 fc46 	bl	8002f10 <SC035HGS_ReadReg16>
  printf("Line length : 0x%04X\r\n", lineLength);
 8002684:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8002688:	4619      	mov	r1, r3
 800268a:	4863      	ldr	r0, [pc, #396]	@ (8002818 <main+0x638>)
 800268c:	f009 fb7c 	bl	800bd88 <iprintf>

  SC035HGS_ReadReg16(0x303f, &MIPI_clock);
 8002690:	f507 73be 	add.w	r3, r7, #380	@ 0x17c
 8002694:	4619      	mov	r1, r3
 8002696:	f243 003f 	movw	r0, #12351	@ 0x303f
 800269a:	f000 fc39 	bl	8002f10 <SC035HGS_ReadReg16>
  printf("MIPI clock : 0x%02X\r\n", MIPI_clock);
 800269e:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 80026a2:	4619      	mov	r1, r3
 80026a4:	485d      	ldr	r0, [pc, #372]	@ (800281c <main+0x63c>)
 80026a6:	f009 fb6f 	bl	800bd88 <iprintf>



  PIXCLK_TRIG = false;
 80026aa:	4b5d      	ldr	r3, [pc, #372]	@ (8002820 <main+0x640>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	701a      	strb	r2, [r3, #0]
  VSYNC_TRIG = false;
 80026b0:	4b5c      	ldr	r3, [pc, #368]	@ (8002824 <main+0x644>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	701a      	strb	r2, [r3, #0]
  HREF_TRIG = false;
 80026b6:	4b5c      	ldr	r3, [pc, #368]	@ (8002828 <main+0x648>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	701a      	strb	r2, [r3, #0]

  HAL_Delay(500);
 80026bc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80026c0:	f001 fa48 	bl	8003b54 <HAL_Delay>
  printf("PIXCLK : %d - VSYNC : %d - HREF : %d\r\n", PIXCLK_TRIG, VSYNC_TRIG, HREF_TRIG);
 80026c4:	4b56      	ldr	r3, [pc, #344]	@ (8002820 <main+0x640>)
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	4619      	mov	r1, r3
 80026ca:	4b56      	ldr	r3, [pc, #344]	@ (8002824 <main+0x644>)
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	461a      	mov	r2, r3
 80026d0:	4b55      	ldr	r3, [pc, #340]	@ (8002828 <main+0x648>)
 80026d2:	781b      	ldrb	r3, [r3, #0]
 80026d4:	4855      	ldr	r0, [pc, #340]	@ (800282c <main+0x64c>)
 80026d6:	f009 fb57 	bl	800bd88 <iprintf>



  printf("\r\n============= BNO055 Setup =============\r\n");
 80026da:	4855      	ldr	r0, [pc, #340]	@ (8002830 <main+0x650>)
 80026dc:	f009 fbbc 	bl	800be58 <puts>

  // Set BNO adress pin to low
  HAL_GPIO_WritePin(BNO_ADR_GPIO_Port, BNO_ADR_Pin, GPIO_PIN_RESET);
 80026e0:	2200      	movs	r2, #0
 80026e2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80026e6:	4853      	ldr	r0, [pc, #332]	@ (8002834 <main+0x654>)
 80026e8:	f003 fdf0 	bl	80062cc <HAL_GPIO_WritePin>

  // Reset BNO
  HAL_GPIO_WritePin(BNO_RST_GPIO_Port, BNO_RST_Pin, GPIO_PIN_RESET);
 80026ec:	2200      	movs	r2, #0
 80026ee:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80026f2:	4850      	ldr	r0, [pc, #320]	@ (8002834 <main+0x654>)
 80026f4:	f003 fdea 	bl	80062cc <HAL_GPIO_WritePin>
  HAL_Delay(50);
 80026f8:	2032      	movs	r0, #50	@ 0x32
 80026fa:	f001 fa2b 	bl	8003b54 <HAL_Delay>
  HAL_GPIO_WritePin(BNO_RST_GPIO_Port, BNO_RST_Pin, GPIO_PIN_SET);
 80026fe:	2201      	movs	r2, #1
 8002700:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002704:	484b      	ldr	r0, [pc, #300]	@ (8002834 <main+0x654>)
 8002706:	f003 fde1 	bl	80062cc <HAL_GPIO_WritePin>

  // Create BNO object
  bno = (bno055_t){
 800270a:	4b4b      	ldr	r3, [pc, #300]	@ (8002838 <main+0x658>)
 800270c:	4618      	mov	r0, r3
 800270e:	23ac      	movs	r3, #172	@ 0xac
 8002710:	461a      	mov	r2, r3
 8002712:	2100      	movs	r1, #0
 8002714:	f009 fc80 	bl	800c018 <memset>
 8002718:	4b47      	ldr	r3, [pc, #284]	@ (8002838 <main+0x658>)
 800271a:	4a48      	ldr	r2, [pc, #288]	@ (800283c <main+0x65c>)
 800271c:	601a      	str	r2, [r3, #0]
 800271e:	4b46      	ldr	r3, [pc, #280]	@ (8002838 <main+0x658>)
 8002720:	220c      	movs	r2, #12
 8002722:	711a      	strb	r2, [r3, #4]
 8002724:	4b44      	ldr	r3, [pc, #272]	@ (8002838 <main+0x658>)
 8002726:	2229      	movs	r2, #41	@ 0x29
 8002728:	719a      	strb	r2, [r3, #6]
  	  .i2c = &hi2c4, .addr = BNO_ADDR, .mode = BNO_MODE_NDOF,
     //.ptr = &bno,
  };
  HAL_Delay(500);
 800272a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800272e:	f001 fa11 	bl	8003b54 <HAL_Delay>

  // Initialize the BNO055
  if ((err = bno055_init(&bno)) != BNO_OK) {
 8002732:	4841      	ldr	r0, [pc, #260]	@ (8002838 <main+0x658>)
 8002734:	f7fe f888 	bl	8000848 <bno055_init>
 8002738:	4603      	mov	r3, r0
 800273a:	461a      	mov	r2, r3
 800273c:	4b40      	ldr	r3, [pc, #256]	@ (8002840 <main+0x660>)
 800273e:	701a      	strb	r2, [r3, #0]
 8002740:	4b3f      	ldr	r3, [pc, #252]	@ (8002840 <main+0x660>)
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d019      	beq.n	800277c <main+0x59c>
  	printf("[!] BNO055 init failed, trying other address..\r\n");
 8002748:	483e      	ldr	r0, [pc, #248]	@ (8002844 <main+0x664>)
 800274a:	f009 fb85 	bl	800be58 <puts>
  	bno = (bno055_t){
 800274e:	4b3a      	ldr	r3, [pc, #232]	@ (8002838 <main+0x658>)
 8002750:	4618      	mov	r0, r3
 8002752:	23ac      	movs	r3, #172	@ 0xac
 8002754:	461a      	mov	r2, r3
 8002756:	2100      	movs	r1, #0
 8002758:	f009 fc5e 	bl	800c018 <memset>
 800275c:	4b36      	ldr	r3, [pc, #216]	@ (8002838 <main+0x658>)
 800275e:	4a37      	ldr	r2, [pc, #220]	@ (800283c <main+0x65c>)
 8002760:	601a      	str	r2, [r3, #0]
 8002762:	4b35      	ldr	r3, [pc, #212]	@ (8002838 <main+0x658>)
 8002764:	220c      	movs	r2, #12
 8002766:	711a      	strb	r2, [r3, #4]
 8002768:	4b33      	ldr	r3, [pc, #204]	@ (8002838 <main+0x658>)
 800276a:	2228      	movs	r2, #40	@ 0x28
 800276c:	719a      	strb	r2, [r3, #6]
  		.i2c = &hi2c4, .addr = BNO_ADDR_ALT, .mode = BNO_MODE_NDOF,
  		//.ptr = &bno,
		};
  	err = bno055_init(&bno);
 800276e:	4832      	ldr	r0, [pc, #200]	@ (8002838 <main+0x658>)
 8002770:	f7fe f86a 	bl	8000848 <bno055_init>
 8002774:	4603      	mov	r3, r0
 8002776:	461a      	mov	r2, r3
 8002778:	4b31      	ldr	r3, [pc, #196]	@ (8002840 <main+0x660>)
 800277a:	701a      	strb	r2, [r3, #0]
  }
  if (err == BNO_OK){
 800277c:	4b30      	ldr	r3, [pc, #192]	@ (8002840 <main+0x660>)
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d106      	bne.n	8002792 <main+0x5b2>
  	printf("[+] BNO055 init success\r\n");
 8002784:	4830      	ldr	r0, [pc, #192]	@ (8002848 <main+0x668>)
 8002786:	f009 fb67 	bl	800be58 <puts>
  	HAL_Delay(100);
 800278a:	2064      	movs	r0, #100	@ 0x64
 800278c:	f001 f9e2 	bl	8003b54 <HAL_Delay>
 8002790:	e00e      	b.n	80027b0 <main+0x5d0>
  }
  else {
  	printf("[!] BNO055 init failed\r\n");
 8002792:	482e      	ldr	r0, [pc, #184]	@ (800284c <main+0x66c>)
 8002794:	f009 fb60 	bl	800be58 <puts>
  	printf("%s\r\n", bno055_err_str(err));
 8002798:	4b29      	ldr	r3, [pc, #164]	@ (8002840 <main+0x660>)
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	4618      	mov	r0, r3
 800279e:	f7ff fcdf 	bl	8002160 <bno055_err_str>
 80027a2:	4603      	mov	r3, r0
 80027a4:	4619      	mov	r1, r3
 80027a6:	482a      	ldr	r0, [pc, #168]	@ (8002850 <main+0x670>)
 80027a8:	f009 faee 	bl	800bd88 <iprintf>
  	Error_Handler();
 80027ac:	f000 fbf8 	bl	8002fa0 <Error_Handler>
  }

  HAL_Delay(100);
 80027b0:	2064      	movs	r0, #100	@ 0x64
 80027b2:	f001 f9cf 	bl	8003b54 <HAL_Delay>

  // Set output units
  err = bno055_set_unit(&bno, BNO_TEMP_UNIT_C, BNO_GYR_UNIT_RPS,
 80027b6:	2300      	movs	r3, #0
 80027b8:	9300      	str	r3, [sp, #0]
 80027ba:	2300      	movs	r3, #0
 80027bc:	2202      	movs	r2, #2
 80027be:	2100      	movs	r1, #0
 80027c0:	481d      	ldr	r0, [pc, #116]	@ (8002838 <main+0x658>)
 80027c2:	f7ff fb27 	bl	8001e14 <bno055_set_unit>
 80027c6:	4603      	mov	r3, r0
 80027c8:	461a      	mov	r2, r3
 80027ca:	4b1d      	ldr	r3, [pc, #116]	@ (8002840 <main+0x660>)
 80027cc:	701a      	strb	r2, [r3, #0]
  						BNO_ACC_UNITSEL_M_S2, BNO_EUL_UNIT_DEG);
  if (err != BNO_OK) {
 80027ce:	4b1c      	ldr	r3, [pc, #112]	@ (8002840 <main+0x660>)
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d040      	beq.n	8002858 <main+0x678>
    printf("[+] Failed to set units. Err: %d\r\n", err);
 80027d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002840 <main+0x660>)
 80027d8:	781b      	ldrb	r3, [r3, #0]
 80027da:	4619      	mov	r1, r3
 80027dc:	481d      	ldr	r0, [pc, #116]	@ (8002854 <main+0x674>)
 80027de:	f009 fad3 	bl	800bd88 <iprintf>
 80027e2:	e03c      	b.n	800285e <main+0x67e>
 80027e4:	0800e014 	.word	0x0800e014
 80027e8:	0800ded4 	.word	0x0800ded4
 80027ec:	0800dee8 	.word	0x0800dee8
 80027f0:	0800dd5c 	.word	0x0800dd5c
 80027f4:	0800dd70 	.word	0x0800dd70
 80027f8:	0800dd88 	.word	0x0800dd88
 80027fc:	0800dda0 	.word	0x0800dda0
 8002800:	0800ddbc 	.word	0x0800ddbc
 8002804:	0800ddd8 	.word	0x0800ddd8
 8002808:	0800ddf4 	.word	0x0800ddf4
 800280c:	0800de0c 	.word	0x0800de0c
 8002810:	0800de28 	.word	0x0800de28
 8002814:	0800de3c 	.word	0x0800de3c
 8002818:	0800de54 	.word	0x0800de54
 800281c:	0800de6c 	.word	0x0800de6c
 8002820:	2400043d 	.word	0x2400043d
 8002824:	2400043e 	.word	0x2400043e
 8002828:	2400043f 	.word	0x2400043f
 800282c:	0800deec 	.word	0x0800deec
 8002830:	0800df14 	.word	0x0800df14
 8002834:	58020400 	.word	0x58020400
 8002838:	24000390 	.word	0x24000390
 800283c:	2400033c 	.word	0x2400033c
 8002840:	2400043c 	.word	0x2400043c
 8002844:	0800df40 	.word	0x0800df40
 8002848:	0800df70 	.word	0x0800df70
 800284c:	0800df8c 	.word	0x0800df8c
 8002850:	0800dfa4 	.word	0x0800dfa4
 8002854:	0800dfac 	.word	0x0800dfac
  } else {
  	printf("[+] Unit selection success\r\n");
 8002858:	4837      	ldr	r0, [pc, #220]	@ (8002938 <main+0x758>)
 800285a:	f009 fafd 	bl	800be58 <puts>
  }

  HAL_Delay(500);
 800285e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002862:	f001 f977 	bl	8003b54 <HAL_Delay>
  //bno055_vec3_t acc_lin = {0, 0, 0};
  bno055_vec3_t acc = {0, 0, 0};
 8002866:	f04f 0300 	mov.w	r3, #0
 800286a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800286e:	f04f 0300 	mov.w	r3, #0
 8002872:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002876:	f04f 0300 	mov.w	r3, #0
 800287a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  bno055_vec3_t gyr = {0, 0, 0};
 800287e:	f04f 0300 	mov.w	r3, #0
 8002882:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002886:	f04f 0300 	mov.w	r3, #0
 800288a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800288e:	f04f 0300 	mov.w	r3, #0
 8002892:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  //bno055_euler_t euler = {0, 0, 0};
  uint32_t t = HAL_GetTick();
 8002896:	f001 f951 	bl	8003b3c <HAL_GetTick>
 800289a:	f8c7 019c 	str.w	r0, [r7, #412]	@ 0x19c

  BSP_LED_On(LED_GREEN);
 800289e:	2000      	movs	r0, #0
 80028a0:	f000 ff2e 	bl	8003700 <BSP_LED_On>

  while (1)
  {
	uint32_t t_next = HAL_GetTick();
 80028a4:	f001 f94a 	bl	8003b3c <HAL_GetTick>
 80028a8:	f8c7 0194 	str.w	r0, [r7, #404]	@ 0x194

 	if (t_next-t > (1.0 / BNO_SAMPLE_RATE) * 1000.0) {
 80028ac:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 80028b0:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80028b4:	1ad3      	subs	r3, r2, r3
 80028b6:	ee07 3a90 	vmov	s15, r3
 80028ba:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 80028be:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 800293c <main+0x75c>
 80028c2:	eeb8 5b67 	vcvt.f64.u32	d5, s15
 80028c6:	eeb7 4b00 	vmov.f64	d4, #112	@ 0x3f800000  1.0
 80028ca:	ee84 7b05 	vdiv.f64	d7, d4, d5
 80028ce:	ed9f 5b18 	vldr	d5, [pc, #96]	@ 8002930 <main+0x750>
 80028d2:	ee27 7b05 	vmul.f64	d7, d7, d5
 80028d6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80028da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028de:	dd26      	ble.n	800292e <main+0x74e>
	  t = t_next;
 80028e0:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80028e4:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
	  err = bno.acc(&bno, &acc);
 80028e8:	4b15      	ldr	r3, [pc, #84]	@ (8002940 <main+0x760>)
 80028ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028ec:	f107 02c0 	add.w	r2, r7, #192	@ 0xc0
 80028f0:	4611      	mov	r1, r2
 80028f2:	4813      	ldr	r0, [pc, #76]	@ (8002940 <main+0x760>)
 80028f4:	4798      	blx	r3
 80028f6:	4603      	mov	r3, r0
 80028f8:	461a      	mov	r2, r3
 80028fa:	4b12      	ldr	r3, [pc, #72]	@ (8002944 <main+0x764>)
 80028fc:	701a      	strb	r2, [r3, #0]
	  if (err != BNO_OK){
 80028fe:	4b11      	ldr	r3, [pc, #68]	@ (8002944 <main+0x764>)
 8002900:	781b      	ldrb	r3, [r3, #0]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d00c      	beq.n	8002920 <main+0x740>
	    printf("Error reading BNO data\r\n");
 8002906:	4810      	ldr	r0, [pc, #64]	@ (8002948 <main+0x768>)
 8002908:	f009 faa6 	bl	800be58 <puts>
	  	printf("%s\r\n", bno055_err_str(err));
 800290c:	4b0d      	ldr	r3, [pc, #52]	@ (8002944 <main+0x764>)
 800290e:	781b      	ldrb	r3, [r3, #0]
 8002910:	4618      	mov	r0, r3
 8002912:	f7ff fc25 	bl	8002160 <bno055_err_str>
 8002916:	4603      	mov	r3, r0
 8002918:	4619      	mov	r1, r3
 800291a:	480c      	ldr	r0, [pc, #48]	@ (800294c <main+0x76c>)
 800291c:	f009 fa34 	bl	800bd88 <iprintf>
	  }
	  bno.gyro(&bno, &gyr);
 8002920:	4b07      	ldr	r3, [pc, #28]	@ (8002940 <main+0x760>)
 8002922:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002924:	f107 02b4 	add.w	r2, r7, #180	@ 0xb4
 8002928:	4611      	mov	r1, r2
 800292a:	4805      	ldr	r0, [pc, #20]	@ (8002940 <main+0x760>)
 800292c:	4798      	blx	r3
  {
 800292e:	e7b9      	b.n	80028a4 <main+0x6c4>
 8002930:	00000000 	.word	0x00000000
 8002934:	408f4000 	.word	0x408f4000
 8002938:	0800dfd0 	.word	0x0800dfd0
 800293c:	00000096 	.word	0x00000096
 8002940:	24000390 	.word	0x24000390
 8002944:	2400043c 	.word	0x2400043c
 8002948:	0800dfec 	.word	0x0800dfec
 800294c:	0800dfa4 	.word	0x0800dfa4

08002950 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b09c      	sub	sp, #112	@ 0x70
 8002954:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002956:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800295a:	224c      	movs	r2, #76	@ 0x4c
 800295c:	2100      	movs	r1, #0
 800295e:	4618      	mov	r0, r3
 8002960:	f009 fb5a 	bl	800c018 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002964:	1d3b      	adds	r3, r7, #4
 8002966:	2220      	movs	r2, #32
 8002968:	2100      	movs	r1, #0
 800296a:	4618      	mov	r0, r3
 800296c:	f009 fb54 	bl	800c018 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8002970:	2004      	movs	r0, #4
 8002972:	f004 fdcb 	bl	800750c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002976:	2300      	movs	r3, #0
 8002978:	603b      	str	r3, [r7, #0]
 800297a:	4b36      	ldr	r3, [pc, #216]	@ (8002a54 <SystemClock_Config+0x104>)
 800297c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800297e:	4a35      	ldr	r2, [pc, #212]	@ (8002a54 <SystemClock_Config+0x104>)
 8002980:	f023 0301 	bic.w	r3, r3, #1
 8002984:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8002986:	4b33      	ldr	r3, [pc, #204]	@ (8002a54 <SystemClock_Config+0x104>)
 8002988:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800298a:	f003 0301 	and.w	r3, r3, #1
 800298e:	603b      	str	r3, [r7, #0]
 8002990:	4b31      	ldr	r3, [pc, #196]	@ (8002a58 <SystemClock_Config+0x108>)
 8002992:	699b      	ldr	r3, [r3, #24]
 8002994:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002998:	4a2f      	ldr	r2, [pc, #188]	@ (8002a58 <SystemClock_Config+0x108>)
 800299a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800299e:	6193      	str	r3, [r2, #24]
 80029a0:	4b2d      	ldr	r3, [pc, #180]	@ (8002a58 <SystemClock_Config+0x108>)
 80029a2:	699b      	ldr	r3, [r3, #24]
 80029a4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80029a8:	603b      	str	r3, [r7, #0]
 80029aa:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80029ac:	bf00      	nop
 80029ae:	4b2a      	ldr	r3, [pc, #168]	@ (8002a58 <SystemClock_Config+0x108>)
 80029b0:	699b      	ldr	r3, [r3, #24]
 80029b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80029b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029ba:	d1f8      	bne.n	80029ae <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 80029bc:	2322      	movs	r3, #34	@ 0x22
 80029be:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80029c0:	2301      	movs	r3, #1
 80029c2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80029c4:	2340      	movs	r3, #64	@ 0x40
 80029c6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80029c8:	2301      	movs	r3, #1
 80029ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80029cc:	2302      	movs	r3, #2
 80029ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80029d0:	2300      	movs	r3, #0
 80029d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80029d4:	2304      	movs	r3, #4
 80029d6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 25;
 80029d8:	2319      	movs	r3, #25
 80029da:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80029dc:	2302      	movs	r3, #2
 80029de:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 80029e0:	2305      	movs	r3, #5
 80029e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80029e4:	2302      	movs	r3, #2
 80029e6:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80029e8:	230c      	movs	r3, #12
 80029ea:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80029ec:	2300      	movs	r3, #0
 80029ee:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80029f0:	2300      	movs	r3, #0
 80029f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80029f8:	4618      	mov	r0, r3
 80029fa:	f004 fde1 	bl	80075c0 <HAL_RCC_OscConfig>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d001      	beq.n	8002a08 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8002a04:	f000 facc 	bl	8002fa0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a08:	233f      	movs	r3, #63	@ 0x3f
 8002a0a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002a10:	2300      	movs	r3, #0
 8002a12:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8002a14:	2300      	movs	r3, #0
 8002a16:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8002a18:	2340      	movs	r3, #64	@ 0x40
 8002a1a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV4;
 8002a1c:	2350      	movs	r3, #80	@ 0x50
 8002a1e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8002a20:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a24:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8002a26:	2340      	movs	r3, #64	@ 0x40
 8002a28:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002a2a:	1d3b      	adds	r3, r7, #4
 8002a2c:	2104      	movs	r1, #4
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f005 fa20 	bl	8007e74 <HAL_RCC_ClockConfig>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d001      	beq.n	8002a3e <SystemClock_Config+0xee>
  {
    Error_Handler();
 8002a3a:	f000 fab1 	bl	8002fa0 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI48, RCC_MCODIV_2);
 8002a3e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002a42:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8002a46:	2000      	movs	r0, #0
 8002a48:	f005 fbca 	bl	80081e0 <HAL_RCC_MCOConfig>
}
 8002a4c:	bf00      	nop
 8002a4e:	3770      	adds	r7, #112	@ 0x70
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	58000400 	.word	0x58000400
 8002a58:	58024800 	.word	0x58024800

08002a5c <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8002a60:	4b16      	ldr	r3, [pc, #88]	@ (8002abc <MX_DCMI_Init+0x60>)
 8002a62:	4a17      	ldr	r2, [pc, #92]	@ (8002ac0 <MX_DCMI_Init+0x64>)
 8002a64:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8002a66:	4b15      	ldr	r3, [pc, #84]	@ (8002abc <MX_DCMI_Init+0x60>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 8002a6c:	4b13      	ldr	r3, [pc, #76]	@ (8002abc <MX_DCMI_Init+0x60>)
 8002a6e:	2220      	movs	r2, #32
 8002a70:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 8002a72:	4b12      	ldr	r3, [pc, #72]	@ (8002abc <MX_DCMI_Init+0x60>)
 8002a74:	2280      	movs	r2, #128	@ 0x80
 8002a76:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8002a78:	4b10      	ldr	r3, [pc, #64]	@ (8002abc <MX_DCMI_Init+0x60>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8002a7e:	4b0f      	ldr	r3, [pc, #60]	@ (8002abc <MX_DCMI_Init+0x60>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8002a84:	4b0d      	ldr	r3, [pc, #52]	@ (8002abc <MX_DCMI_Init+0x60>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8002a8a:	4b0c      	ldr	r3, [pc, #48]	@ (8002abc <MX_DCMI_Init+0x60>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8002a90:	4b0a      	ldr	r3, [pc, #40]	@ (8002abc <MX_DCMI_Init+0x60>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 8002a96:	4b09      	ldr	r3, [pc, #36]	@ (8002abc <MX_DCMI_Init+0x60>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8002a9c:	4b07      	ldr	r3, [pc, #28]	@ (8002abc <MX_DCMI_Init+0x60>)
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 8002aa2:	4b06      	ldr	r3, [pc, #24]	@ (8002abc <MX_DCMI_Init+0x60>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8002aa8:	4804      	ldr	r0, [pc, #16]	@ (8002abc <MX_DCMI_Init+0x60>)
 8002aaa:	f001 f9a5 	bl	8003df8 <HAL_DCMI_Init>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d001      	beq.n	8002ab8 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 8002ab4:	f000 fa74 	bl	8002fa0 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8002ab8:	bf00      	nop
 8002aba:	bd80      	pop	{r7, pc}
 8002abc:	24000220 	.word	0x24000220
 8002ac0:	48020000 	.word	0x48020000

08002ac4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002ac8:	4b1b      	ldr	r3, [pc, #108]	@ (8002b38 <MX_I2C1_Init+0x74>)
 8002aca:	4a1c      	ldr	r2, [pc, #112]	@ (8002b3c <MX_I2C1_Init+0x78>)
 8002acc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8002ace:	4b1a      	ldr	r3, [pc, #104]	@ (8002b38 <MX_I2C1_Init+0x74>)
 8002ad0:	4a1b      	ldr	r2, [pc, #108]	@ (8002b40 <MX_I2C1_Init+0x7c>)
 8002ad2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002ad4:	4b18      	ldr	r3, [pc, #96]	@ (8002b38 <MX_I2C1_Init+0x74>)
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002ada:	4b17      	ldr	r3, [pc, #92]	@ (8002b38 <MX_I2C1_Init+0x74>)
 8002adc:	2201      	movs	r2, #1
 8002ade:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002ae0:	4b15      	ldr	r3, [pc, #84]	@ (8002b38 <MX_I2C1_Init+0x74>)
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002ae6:	4b14      	ldr	r3, [pc, #80]	@ (8002b38 <MX_I2C1_Init+0x74>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002aec:	4b12      	ldr	r3, [pc, #72]	@ (8002b38 <MX_I2C1_Init+0x74>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002af2:	4b11      	ldr	r3, [pc, #68]	@ (8002b38 <MX_I2C1_Init+0x74>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002af8:	4b0f      	ldr	r3, [pc, #60]	@ (8002b38 <MX_I2C1_Init+0x74>)
 8002afa:	2200      	movs	r2, #0
 8002afc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002afe:	480e      	ldr	r0, [pc, #56]	@ (8002b38 <MX_I2C1_Init+0x74>)
 8002b00:	f003 fc46 	bl	8006390 <HAL_I2C_Init>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d001      	beq.n	8002b0e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002b0a:	f000 fa49 	bl	8002fa0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002b0e:	2100      	movs	r1, #0
 8002b10:	4809      	ldr	r0, [pc, #36]	@ (8002b38 <MX_I2C1_Init+0x74>)
 8002b12:	f004 fc63 	bl	80073dc <HAL_I2CEx_ConfigAnalogFilter>
 8002b16:	4603      	mov	r3, r0
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d001      	beq.n	8002b20 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002b1c:	f000 fa40 	bl	8002fa0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002b20:	2100      	movs	r1, #0
 8002b22:	4805      	ldr	r0, [pc, #20]	@ (8002b38 <MX_I2C1_Init+0x74>)
 8002b24:	f004 fca5 	bl	8007472 <HAL_I2CEx_ConfigDigitalFilter>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d001      	beq.n	8002b32 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002b2e:	f000 fa37 	bl	8002fa0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002b32:	bf00      	nop
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop
 8002b38:	240002e8 	.word	0x240002e8
 8002b3c:	40005400 	.word	0x40005400
 8002b40:	00c0eaff 	.word	0x00c0eaff

08002b44 <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8002b48:	4b1b      	ldr	r3, [pc, #108]	@ (8002bb8 <MX_I2C4_Init+0x74>)
 8002b4a:	4a1c      	ldr	r2, [pc, #112]	@ (8002bbc <MX_I2C4_Init+0x78>)
 8002b4c:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x10C0ECFF;
 8002b4e:	4b1a      	ldr	r3, [pc, #104]	@ (8002bb8 <MX_I2C4_Init+0x74>)
 8002b50:	4a1b      	ldr	r2, [pc, #108]	@ (8002bc0 <MX_I2C4_Init+0x7c>)
 8002b52:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8002b54:	4b18      	ldr	r3, [pc, #96]	@ (8002bb8 <MX_I2C4_Init+0x74>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002b5a:	4b17      	ldr	r3, [pc, #92]	@ (8002bb8 <MX_I2C4_Init+0x74>)
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002b60:	4b15      	ldr	r3, [pc, #84]	@ (8002bb8 <MX_I2C4_Init+0x74>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8002b66:	4b14      	ldr	r3, [pc, #80]	@ (8002bb8 <MX_I2C4_Init+0x74>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002b6c:	4b12      	ldr	r3, [pc, #72]	@ (8002bb8 <MX_I2C4_Init+0x74>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002b72:	4b11      	ldr	r3, [pc, #68]	@ (8002bb8 <MX_I2C4_Init+0x74>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002b78:	4b0f      	ldr	r3, [pc, #60]	@ (8002bb8 <MX_I2C4_Init+0x74>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8002b7e:	480e      	ldr	r0, [pc, #56]	@ (8002bb8 <MX_I2C4_Init+0x74>)
 8002b80:	f003 fc06 	bl	8006390 <HAL_I2C_Init>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d001      	beq.n	8002b8e <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8002b8a:	f000 fa09 	bl	8002fa0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002b8e:	2100      	movs	r1, #0
 8002b90:	4809      	ldr	r0, [pc, #36]	@ (8002bb8 <MX_I2C4_Init+0x74>)
 8002b92:	f004 fc23 	bl	80073dc <HAL_I2CEx_ConfigAnalogFilter>
 8002b96:	4603      	mov	r3, r0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d001      	beq.n	8002ba0 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8002b9c:	f000 fa00 	bl	8002fa0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8002ba0:	2100      	movs	r1, #0
 8002ba2:	4805      	ldr	r0, [pc, #20]	@ (8002bb8 <MX_I2C4_Init+0x74>)
 8002ba4:	f004 fc65 	bl	8007472 <HAL_I2CEx_ConfigDigitalFilter>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d001      	beq.n	8002bb2 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8002bae:	f000 f9f7 	bl	8002fa0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8002bb2:	bf00      	nop
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	2400033c 	.word	0x2400033c
 8002bbc:	58001c00 	.word	0x58001c00
 8002bc0:	10c0ecff 	.word	0x10c0ecff

08002bc4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b082      	sub	sp, #8
 8002bc8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002bca:	4b0d      	ldr	r3, [pc, #52]	@ (8002c00 <MX_DMA_Init+0x3c>)
 8002bcc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002bd0:	4a0b      	ldr	r2, [pc, #44]	@ (8002c00 <MX_DMA_Init+0x3c>)
 8002bd2:	f043 0302 	orr.w	r3, r3, #2
 8002bd6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002bda:	4b09      	ldr	r3, [pc, #36]	@ (8002c00 <MX_DMA_Init+0x3c>)
 8002bdc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002be0:	f003 0302 	and.w	r3, r3, #2
 8002be4:	607b      	str	r3, [r7, #4]
 8002be6:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8002be8:	2200      	movs	r2, #0
 8002bea:	2100      	movs	r1, #0
 8002bec:	2039      	movs	r0, #57	@ 0x39
 8002bee:	f001 f8bc 	bl	8003d6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8002bf2:	2039      	movs	r0, #57	@ 0x39
 8002bf4:	f001 f8d3 	bl	8003d9e <HAL_NVIC_EnableIRQ>

}
 8002bf8:	bf00      	nop
 8002bfa:	3708      	adds	r7, #8
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	58024400 	.word	0x58024400

08002c04 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b08c      	sub	sp, #48	@ 0x30
 8002c08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c0a:	f107 031c 	add.w	r3, r7, #28
 8002c0e:	2200      	movs	r2, #0
 8002c10:	601a      	str	r2, [r3, #0]
 8002c12:	605a      	str	r2, [r3, #4]
 8002c14:	609a      	str	r2, [r3, #8]
 8002c16:	60da      	str	r2, [r3, #12]
 8002c18:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002c1a:	4b92      	ldr	r3, [pc, #584]	@ (8002e64 <MX_GPIO_Init+0x260>)
 8002c1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c20:	4a90      	ldr	r2, [pc, #576]	@ (8002e64 <MX_GPIO_Init+0x260>)
 8002c22:	f043 0310 	orr.w	r3, r3, #16
 8002c26:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002c2a:	4b8e      	ldr	r3, [pc, #568]	@ (8002e64 <MX_GPIO_Init+0x260>)
 8002c2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c30:	f003 0310 	and.w	r3, r3, #16
 8002c34:	61bb      	str	r3, [r7, #24]
 8002c36:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002c38:	4b8a      	ldr	r3, [pc, #552]	@ (8002e64 <MX_GPIO_Init+0x260>)
 8002c3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c3e:	4a89      	ldr	r2, [pc, #548]	@ (8002e64 <MX_GPIO_Init+0x260>)
 8002c40:	f043 0320 	orr.w	r3, r3, #32
 8002c44:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002c48:	4b86      	ldr	r3, [pc, #536]	@ (8002e64 <MX_GPIO_Init+0x260>)
 8002c4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c4e:	f003 0320 	and.w	r3, r3, #32
 8002c52:	617b      	str	r3, [r7, #20]
 8002c54:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c56:	4b83      	ldr	r3, [pc, #524]	@ (8002e64 <MX_GPIO_Init+0x260>)
 8002c58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c5c:	4a81      	ldr	r2, [pc, #516]	@ (8002e64 <MX_GPIO_Init+0x260>)
 8002c5e:	f043 0304 	orr.w	r3, r3, #4
 8002c62:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002c66:	4b7f      	ldr	r3, [pc, #508]	@ (8002e64 <MX_GPIO_Init+0x260>)
 8002c68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c6c:	f003 0304 	and.w	r3, r3, #4
 8002c70:	613b      	str	r3, [r7, #16]
 8002c72:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c74:	4b7b      	ldr	r3, [pc, #492]	@ (8002e64 <MX_GPIO_Init+0x260>)
 8002c76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c7a:	4a7a      	ldr	r2, [pc, #488]	@ (8002e64 <MX_GPIO_Init+0x260>)
 8002c7c:	f043 0301 	orr.w	r3, r3, #1
 8002c80:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002c84:	4b77      	ldr	r3, [pc, #476]	@ (8002e64 <MX_GPIO_Init+0x260>)
 8002c86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c8a:	f003 0301 	and.w	r3, r3, #1
 8002c8e:	60fb      	str	r3, [r7, #12]
 8002c90:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c92:	4b74      	ldr	r3, [pc, #464]	@ (8002e64 <MX_GPIO_Init+0x260>)
 8002c94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c98:	4a72      	ldr	r2, [pc, #456]	@ (8002e64 <MX_GPIO_Init+0x260>)
 8002c9a:	f043 0302 	orr.w	r3, r3, #2
 8002c9e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002ca2:	4b70      	ldr	r3, [pc, #448]	@ (8002e64 <MX_GPIO_Init+0x260>)
 8002ca4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002ca8:	f003 0302 	and.w	r3, r3, #2
 8002cac:	60bb      	str	r3, [r7, #8]
 8002cae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002cb0:	4b6c      	ldr	r3, [pc, #432]	@ (8002e64 <MX_GPIO_Init+0x260>)
 8002cb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002cb6:	4a6b      	ldr	r2, [pc, #428]	@ (8002e64 <MX_GPIO_Init+0x260>)
 8002cb8:	f043 0308 	orr.w	r3, r3, #8
 8002cbc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002cc0:	4b68      	ldr	r3, [pc, #416]	@ (8002e64 <MX_GPIO_Init+0x260>)
 8002cc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002cc6:	f003 0308 	and.w	r3, r3, #8
 8002cca:	607b      	str	r3, [r7, #4]
 8002ccc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002cce:	4b65      	ldr	r3, [pc, #404]	@ (8002e64 <MX_GPIO_Init+0x260>)
 8002cd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002cd4:	4a63      	ldr	r2, [pc, #396]	@ (8002e64 <MX_GPIO_Init+0x260>)
 8002cd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002cda:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002cde:	4b61      	ldr	r3, [pc, #388]	@ (8002e64 <MX_GPIO_Init+0x260>)
 8002ce0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002ce4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ce8:	603b      	str	r3, [r7, #0]
 8002cea:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAM_PWDN_GPIO_Port, CAM_PWDN_Pin, GPIO_PIN_RESET);
 8002cec:	2200      	movs	r2, #0
 8002cee:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002cf2:	485d      	ldr	r0, [pc, #372]	@ (8002e68 <MX_GPIO_Init+0x264>)
 8002cf4:	f003 faea 	bl	80062cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BNO_RST_Pin|BNO_ADR_Pin, GPIO_PIN_RESET);
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8002cfe:	485b      	ldr	r0, [pc, #364]	@ (8002e6c <MX_GPIO_Init+0x268>)
 8002d00:	f003 fae4 	bl	80062cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAM_RST_GPIO_Port, CAM_RST_Pin, GPIO_PIN_RESET);
 8002d04:	2200      	movs	r2, #0
 8002d06:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002d0a:	4859      	ldr	r0, [pc, #356]	@ (8002e70 <MX_GPIO_Init+0x26c>)
 8002d0c:	f003 fade 	bl	80062cc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PIXCLK_Pin HREF_Pin VSYNC_Pin */
  GPIO_InitStruct.Pin = PIXCLK_Pin|HREF_Pin|VSYNC_Pin;
 8002d10:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8002d14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002d16:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8002d1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002d1c:	2302      	movs	r3, #2
 8002d1e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002d20:	f107 031c 	add.w	r3, r7, #28
 8002d24:	4619      	mov	r1, r3
 8002d26:	4853      	ldr	r0, [pc, #332]	@ (8002e74 <MX_GPIO_Init+0x270>)
 8002d28:	f003 f920 	bl	8005f6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8002d2c:	2332      	movs	r3, #50	@ 0x32
 8002d2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d30:	2302      	movs	r3, #2
 8002d32:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d34:	2300      	movs	r3, #0
 8002d36:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002d3c:	230b      	movs	r3, #11
 8002d3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d40:	f107 031c 	add.w	r3, r7, #28
 8002d44:	4619      	mov	r1, r3
 8002d46:	484c      	ldr	r0, [pc, #304]	@ (8002e78 <MX_GPIO_Init+0x274>)
 8002d48:	f003 f910 	bl	8005f6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8002d4c:	2386      	movs	r3, #134	@ 0x86
 8002d4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d50:	2302      	movs	r3, #2
 8002d52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d54:	2300      	movs	r3, #0
 8002d56:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002d5c:	230b      	movs	r3, #11
 8002d5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d60:	f107 031c 	add.w	r3, r7, #28
 8002d64:	4619      	mov	r1, r3
 8002d66:	4845      	ldr	r0, [pc, #276]	@ (8002e7c <MX_GPIO_Init+0x278>)
 8002d68:	f003 f900 	bl	8005f6c <HAL_GPIO_Init>

  /*Configure GPIO pin : CAM_PWDN_Pin */
  GPIO_InitStruct.Pin = CAM_PWDN_Pin;
 8002d6c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002d70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d72:	2301      	movs	r3, #1
 8002d74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d76:	2301      	movs	r3, #1
 8002d78:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d7a:	2302      	movs	r3, #2
 8002d7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CAM_PWDN_GPIO_Port, &GPIO_InitStruct);
 8002d7e:	f107 031c 	add.w	r3, r7, #28
 8002d82:	4619      	mov	r1, r3
 8002d84:	4838      	ldr	r0, [pc, #224]	@ (8002e68 <MX_GPIO_Init+0x264>)
 8002d86:	f003 f8f1 	bl	8005f6c <HAL_GPIO_Init>

  /*Configure GPIO pin : BNO_RST_Pin */
  GPIO_InitStruct.Pin = BNO_RST_Pin;
 8002d8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d90:	2301      	movs	r3, #1
 8002d92:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d94:	2301      	movs	r3, #1
 8002d96:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(BNO_RST_GPIO_Port, &GPIO_InitStruct);
 8002d9c:	f107 031c 	add.w	r3, r7, #28
 8002da0:	4619      	mov	r1, r3
 8002da2:	4832      	ldr	r0, [pc, #200]	@ (8002e6c <MX_GPIO_Init+0x268>)
 8002da4:	f003 f8e2 	bl	8005f6c <HAL_GPIO_Init>

  /*Configure GPIO pin : BNO_ADR_Pin */
  GPIO_InitStruct.Pin = BNO_ADR_Pin;
 8002da8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002dac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dae:	2301      	movs	r3, #1
 8002db0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002db2:	2302      	movs	r3, #2
 8002db4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002db6:	2300      	movs	r3, #0
 8002db8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(BNO_ADR_GPIO_Port, &GPIO_InitStruct);
 8002dba:	f107 031c 	add.w	r3, r7, #28
 8002dbe:	4619      	mov	r1, r3
 8002dc0:	482a      	ldr	r0, [pc, #168]	@ (8002e6c <MX_GPIO_Init+0x268>)
 8002dc2:	f003 f8d3 	bl	8005f6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002dc6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002dca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dcc:	2302      	movs	r3, #2
 8002dce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002dd8:	230b      	movs	r3, #11
 8002dda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ddc:	f107 031c 	add.w	r3, r7, #28
 8002de0:	4619      	mov	r1, r3
 8002de2:	4822      	ldr	r0, [pc, #136]	@ (8002e6c <MX_GPIO_Init+0x268>)
 8002de4:	f003 f8c2 	bl	8005f6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002de8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002dec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dee:	2302      	movs	r3, #2
 8002df0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df2:	2300      	movs	r3, #0
 8002df4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002df6:	2300      	movs	r3, #0
 8002df8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8002dfa:	230a      	movs	r3, #10
 8002dfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dfe:	f107 031c 	add.w	r3, r7, #28
 8002e02:	4619      	mov	r1, r3
 8002e04:	481d      	ldr	r0, [pc, #116]	@ (8002e7c <MX_GPIO_Init+0x278>)
 8002e06:	f003 f8b1 	bl	8005f6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8002e0a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8002e0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e10:	2302      	movs	r3, #2
 8002e12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e14:	2300      	movs	r3, #0
 8002e16:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002e1c:	230b      	movs	r3, #11
 8002e1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002e20:	f107 031c 	add.w	r3, r7, #28
 8002e24:	4619      	mov	r1, r3
 8002e26:	4812      	ldr	r0, [pc, #72]	@ (8002e70 <MX_GPIO_Init+0x26c>)
 8002e28:	f003 f8a0 	bl	8005f6c <HAL_GPIO_Init>

  /*Configure GPIO pin : CAM_RST_Pin */
  GPIO_InitStruct.Pin = CAM_RST_Pin;
 8002e2c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e32:	2301      	movs	r3, #1
 8002e34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e36:	2301      	movs	r3, #1
 8002e38:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e3a:	2302      	movs	r3, #2
 8002e3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CAM_RST_GPIO_Port, &GPIO_InitStruct);
 8002e3e:	f107 031c 	add.w	r3, r7, #28
 8002e42:	4619      	mov	r1, r3
 8002e44:	480a      	ldr	r0, [pc, #40]	@ (8002e70 <MX_GPIO_Init+0x26c>)
 8002e46:	f003 f891 	bl	8005f6c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(PIXCLK_EXTI_IRQn, 0, 0);
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	2100      	movs	r1, #0
 8002e4e:	2017      	movs	r0, #23
 8002e50:	f000 ff8b 	bl	8003d6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PIXCLK_EXTI_IRQn);
 8002e54:	2017      	movs	r0, #23
 8002e56:	f000 ffa2 	bl	8003d9e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002e5a:	bf00      	nop
 8002e5c:	3730      	adds	r7, #48	@ 0x30
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	58024400 	.word	0x58024400
 8002e68:	58021000 	.word	0x58021000
 8002e6c:	58020400 	.word	0x58020400
 8002e70:	58021800 	.word	0x58021800
 8002e74:	58021400 	.word	0x58021400
 8002e78:	58020800 	.word	0x58020800
 8002e7c:	58020000 	.word	0x58020000

08002e80 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN){
 8002e80:	b480      	push	{r7}
 8002e82:	b083      	sub	sp, #12
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	4603      	mov	r3, r0
 8002e88:	80fb      	strh	r3, [r7, #6]
	switch (GPIO_PIN){
 8002e8a:	88fb      	ldrh	r3, [r7, #6]
 8002e8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e90:	d00b      	beq.n	8002eaa <HAL_GPIO_EXTI_Callback+0x2a>
 8002e92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e96:	dc10      	bgt.n	8002eba <HAL_GPIO_EXTI_Callback+0x3a>
 8002e98:	2b40      	cmp	r3, #64	@ 0x40
 8002e9a:	d002      	beq.n	8002ea2 <HAL_GPIO_EXTI_Callback+0x22>
 8002e9c:	2b80      	cmp	r3, #128	@ 0x80
 8002e9e:	d008      	beq.n	8002eb2 <HAL_GPIO_EXTI_Callback+0x32>
		case HREF_Pin:
			//printf("HREF interrupt\r\n");
			HREF_TRIG = true;
			break;
	}
}
 8002ea0:	e00b      	b.n	8002eba <HAL_GPIO_EXTI_Callback+0x3a>
			PIXCLK_TRIG = true;
 8002ea2:	4b09      	ldr	r3, [pc, #36]	@ (8002ec8 <HAL_GPIO_EXTI_Callback+0x48>)
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	701a      	strb	r2, [r3, #0]
			break;
 8002ea8:	e007      	b.n	8002eba <HAL_GPIO_EXTI_Callback+0x3a>
			VSYNC_TRIG = true;
 8002eaa:	4b08      	ldr	r3, [pc, #32]	@ (8002ecc <HAL_GPIO_EXTI_Callback+0x4c>)
 8002eac:	2201      	movs	r2, #1
 8002eae:	701a      	strb	r2, [r3, #0]
			break;
 8002eb0:	e003      	b.n	8002eba <HAL_GPIO_EXTI_Callback+0x3a>
			HREF_TRIG = true;
 8002eb2:	4b07      	ldr	r3, [pc, #28]	@ (8002ed0 <HAL_GPIO_EXTI_Callback+0x50>)
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	701a      	strb	r2, [r3, #0]
			break;
 8002eb8:	bf00      	nop
}
 8002eba:	bf00      	nop
 8002ebc:	370c      	adds	r7, #12
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr
 8002ec6:	bf00      	nop
 8002ec8:	2400043d 	.word	0x2400043d
 8002ecc:	2400043e 	.word	0x2400043e
 8002ed0:	2400043f 	.word	0x2400043f

08002ed4 <SC035HGS_ReadReg8>:

HAL_StatusTypeDef SC035HGS_ReadReg8(uint16_t reg, uint16_t *value) {
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b088      	sub	sp, #32
 8002ed8:	af04      	add	r7, sp, #16
 8002eda:	4603      	mov	r3, r0
 8002edc:	6039      	str	r1, [r7, #0]
 8002ede:	80fb      	strh	r3, [r7, #6]
	*value = 0;
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	801a      	strh	r2, [r3, #0]
    HAL_StatusTypeDef status = HAL_I2C_Mem_Read(&hi2c1, CAMERA_ADDR, reg, I2C_MEMADD_SIZE_16BIT, value, 1, 100);
 8002ee6:	88fa      	ldrh	r2, [r7, #6]
 8002ee8:	2364      	movs	r3, #100	@ 0x64
 8002eea:	9302      	str	r3, [sp, #8]
 8002eec:	2301      	movs	r3, #1
 8002eee:	9301      	str	r3, [sp, #4]
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	9300      	str	r3, [sp, #0]
 8002ef4:	2302      	movs	r3, #2
 8002ef6:	2160      	movs	r1, #96	@ 0x60
 8002ef8:	4804      	ldr	r0, [pc, #16]	@ (8002f0c <SC035HGS_ReadReg8+0x38>)
 8002efa:	f003 fe07 	bl	8006b0c <HAL_I2C_Mem_Read>
 8002efe:	4603      	mov	r3, r0
 8002f00:	73fb      	strb	r3, [r7, #15]
    return status;
 8002f02:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	3710      	adds	r7, #16
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	240002e8 	.word	0x240002e8

08002f10 <SC035HGS_ReadReg16>:

HAL_StatusTypeDef SC035HGS_ReadReg16(uint16_t reg, uint16_t *value) {
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b088      	sub	sp, #32
 8002f14:	af04      	add	r7, sp, #16
 8002f16:	4603      	mov	r3, r0
 8002f18:	6039      	str	r1, [r7, #0]
 8002f1a:	80fb      	strh	r3, [r7, #6]
	*value = 0;
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	801a      	strh	r2, [r3, #0]
    uint8_t data[2];
    HAL_StatusTypeDef status = HAL_I2C_Mem_Read(&hi2c1, CAMERA_ADDR, reg, I2C_MEMADD_SIZE_16BIT, data, 2, 100);
 8002f22:	88fa      	ldrh	r2, [r7, #6]
 8002f24:	2364      	movs	r3, #100	@ 0x64
 8002f26:	9302      	str	r3, [sp, #8]
 8002f28:	2302      	movs	r3, #2
 8002f2a:	9301      	str	r3, [sp, #4]
 8002f2c:	f107 030c 	add.w	r3, r7, #12
 8002f30:	9300      	str	r3, [sp, #0]
 8002f32:	2302      	movs	r3, #2
 8002f34:	2160      	movs	r1, #96	@ 0x60
 8002f36:	480a      	ldr	r0, [pc, #40]	@ (8002f60 <SC035HGS_ReadReg16+0x50>)
 8002f38:	f003 fde8 	bl	8006b0c <HAL_I2C_Mem_Read>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	73fb      	strb	r3, [r7, #15]
    *value = (data[0] << 8) | data[1]; // Combine MSB and LSB
 8002f40:	7b3b      	ldrb	r3, [r7, #12]
 8002f42:	b21b      	sxth	r3, r3
 8002f44:	021b      	lsls	r3, r3, #8
 8002f46:	b21a      	sxth	r2, r3
 8002f48:	7b7b      	ldrb	r3, [r7, #13]
 8002f4a:	b21b      	sxth	r3, r3
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	b21b      	sxth	r3, r3
 8002f50:	b29a      	uxth	r2, r3
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	801a      	strh	r2, [r3, #0]
    return status;
 8002f56:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3710      	adds	r7, #16
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	240002e8 	.word	0x240002e8

08002f64 <SC035HGS_WriteReg>:

HAL_StatusTypeDef SC035HGS_WriteReg(uint16_t reg, uint8_t value) {
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b088      	sub	sp, #32
 8002f68:	af04      	add	r7, sp, #16
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	460a      	mov	r2, r1
 8002f6e:	80fb      	strh	r3, [r7, #6]
 8002f70:	4613      	mov	r3, r2
 8002f72:	717b      	strb	r3, [r7, #5]
    uint8_t data[1];
    data[0] = value & 0xFF;        // LSB
 8002f74:	797b      	ldrb	r3, [r7, #5]
 8002f76:	733b      	strb	r3, [r7, #12]
    return HAL_I2C_Mem_Write(&hi2c1, CAMERA_ADDR, reg, I2C_MEMADD_SIZE_16BIT, data, 1, 100);
 8002f78:	88fa      	ldrh	r2, [r7, #6]
 8002f7a:	2364      	movs	r3, #100	@ 0x64
 8002f7c:	9302      	str	r3, [sp, #8]
 8002f7e:	2301      	movs	r3, #1
 8002f80:	9301      	str	r3, [sp, #4]
 8002f82:	f107 030c 	add.w	r3, r7, #12
 8002f86:	9300      	str	r3, [sp, #0]
 8002f88:	2302      	movs	r3, #2
 8002f8a:	2160      	movs	r1, #96	@ 0x60
 8002f8c:	4803      	ldr	r0, [pc, #12]	@ (8002f9c <SC035HGS_WriteReg+0x38>)
 8002f8e:	f003 fca9 	bl	80068e4 <HAL_I2C_Mem_Write>
 8002f92:	4603      	mov	r3, r0
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	3710      	adds	r7, #16
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	240002e8 	.word	0x240002e8

08002fa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002fa4:	b672      	cpsid	i
}
 8002fa6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002fa8:	bf00      	nop
 8002faa:	e7fd      	b.n	8002fa8 <Error_Handler+0x8>

08002fac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fb2:	4b0a      	ldr	r3, [pc, #40]	@ (8002fdc <HAL_MspInit+0x30>)
 8002fb4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002fb8:	4a08      	ldr	r2, [pc, #32]	@ (8002fdc <HAL_MspInit+0x30>)
 8002fba:	f043 0302 	orr.w	r3, r3, #2
 8002fbe:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002fc2:	4b06      	ldr	r3, [pc, #24]	@ (8002fdc <HAL_MspInit+0x30>)
 8002fc4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002fc8:	f003 0302 	and.w	r3, r3, #2
 8002fcc:	607b      	str	r3, [r7, #4]
 8002fce:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002fd0:	bf00      	nop
 8002fd2:	370c      	adds	r7, #12
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr
 8002fdc:	58024400 	.word	0x58024400

08002fe0 <HAL_DCMI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcmi: DCMI handle pointer
  * @retval None
  */
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b08e      	sub	sp, #56	@ 0x38
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fe8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002fec:	2200      	movs	r2, #0
 8002fee:	601a      	str	r2, [r3, #0]
 8002ff0:	605a      	str	r2, [r3, #4]
 8002ff2:	609a      	str	r2, [r3, #8]
 8002ff4:	60da      	str	r2, [r3, #12]
 8002ff6:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a7a      	ldr	r2, [pc, #488]	@ (80031e8 <HAL_DCMI_MspInit+0x208>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	f040 80ee 	bne.w	80031e0 <HAL_DCMI_MspInit+0x200>
  {
    /* USER CODE BEGIN DCMI_MspInit 0 */

    /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8003004:	4b79      	ldr	r3, [pc, #484]	@ (80031ec <HAL_DCMI_MspInit+0x20c>)
 8003006:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800300a:	4a78      	ldr	r2, [pc, #480]	@ (80031ec <HAL_DCMI_MspInit+0x20c>)
 800300c:	f043 0301 	orr.w	r3, r3, #1
 8003010:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003014:	4b75      	ldr	r3, [pc, #468]	@ (80031ec <HAL_DCMI_MspInit+0x20c>)
 8003016:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800301a:	f003 0301 	and.w	r3, r3, #1
 800301e:	623b      	str	r3, [r7, #32]
 8003020:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003022:	4b72      	ldr	r3, [pc, #456]	@ (80031ec <HAL_DCMI_MspInit+0x20c>)
 8003024:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003028:	4a70      	ldr	r2, [pc, #448]	@ (80031ec <HAL_DCMI_MspInit+0x20c>)
 800302a:	f043 0310 	orr.w	r3, r3, #16
 800302e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003032:	4b6e      	ldr	r3, [pc, #440]	@ (80031ec <HAL_DCMI_MspInit+0x20c>)
 8003034:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003038:	f003 0310 	and.w	r3, r3, #16
 800303c:	61fb      	str	r3, [r7, #28]
 800303e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003040:	4b6a      	ldr	r3, [pc, #424]	@ (80031ec <HAL_DCMI_MspInit+0x20c>)
 8003042:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003046:	4a69      	ldr	r2, [pc, #420]	@ (80031ec <HAL_DCMI_MspInit+0x20c>)
 8003048:	f043 0301 	orr.w	r3, r3, #1
 800304c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003050:	4b66      	ldr	r3, [pc, #408]	@ (80031ec <HAL_DCMI_MspInit+0x20c>)
 8003052:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003056:	f003 0301 	and.w	r3, r3, #1
 800305a:	61bb      	str	r3, [r7, #24]
 800305c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800305e:	4b63      	ldr	r3, [pc, #396]	@ (80031ec <HAL_DCMI_MspInit+0x20c>)
 8003060:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003064:	4a61      	ldr	r2, [pc, #388]	@ (80031ec <HAL_DCMI_MspInit+0x20c>)
 8003066:	f043 0304 	orr.w	r3, r3, #4
 800306a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800306e:	4b5f      	ldr	r3, [pc, #380]	@ (80031ec <HAL_DCMI_MspInit+0x20c>)
 8003070:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003074:	f003 0304 	and.w	r3, r3, #4
 8003078:	617b      	str	r3, [r7, #20]
 800307a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800307c:	4b5b      	ldr	r3, [pc, #364]	@ (80031ec <HAL_DCMI_MspInit+0x20c>)
 800307e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003082:	4a5a      	ldr	r2, [pc, #360]	@ (80031ec <HAL_DCMI_MspInit+0x20c>)
 8003084:	f043 0308 	orr.w	r3, r3, #8
 8003088:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800308c:	4b57      	ldr	r3, [pc, #348]	@ (80031ec <HAL_DCMI_MspInit+0x20c>)
 800308e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003092:	f003 0308 	and.w	r3, r3, #8
 8003096:	613b      	str	r3, [r7, #16]
 8003098:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800309a:	4b54      	ldr	r3, [pc, #336]	@ (80031ec <HAL_DCMI_MspInit+0x20c>)
 800309c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80030a0:	4a52      	ldr	r2, [pc, #328]	@ (80031ec <HAL_DCMI_MspInit+0x20c>)
 80030a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80030a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80030aa:	4b50      	ldr	r3, [pc, #320]	@ (80031ec <HAL_DCMI_MspInit+0x20c>)
 80030ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80030b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030b4:	60fb      	str	r3, [r7, #12]
 80030b6:	68fb      	ldr	r3, [r7, #12]
    PC8     ------> DCMI_D2
    PC9     ------> DCMI_D3
    PD3     ------> DCMI_D5
    PG9     ------> DCMI_VSYNC
    */
    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D6_Pin|DCMI_D7_Pin;
 80030b8:	2370      	movs	r3, #112	@ 0x70
 80030ba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030bc:	2302      	movs	r3, #2
 80030be:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030c0:	2301      	movs	r3, #1
 80030c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030c4:	2300      	movs	r3, #0
 80030c6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80030c8:	230d      	movs	r3, #13
 80030ca:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80030cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80030d0:	4619      	mov	r1, r3
 80030d2:	4847      	ldr	r0, [pc, #284]	@ (80031f0 <HAL_DCMI_MspInit+0x210>)
 80030d4:	f002 ff4a 	bl	8005f6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|DCMI_PIXCLK_Pin;
 80030d8:	2350      	movs	r3, #80	@ 0x50
 80030da:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030dc:	2302      	movs	r3, #2
 80030de:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80030e0:	2302      	movs	r3, #2
 80030e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030e4:	2300      	movs	r3, #0
 80030e6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80030e8:	230d      	movs	r3, #13
 80030ea:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80030f0:	4619      	mov	r1, r3
 80030f2:	4840      	ldr	r0, [pc, #256]	@ (80031f4 <HAL_DCMI_MspInit+0x214>)
 80030f4:	f002 ff3a 	bl	8005f6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D0_Pin|DCMI_D1_Pin|DCMI_D2_Pin|DCMI_D3_Pin;
 80030f8:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80030fc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030fe:	2302      	movs	r3, #2
 8003100:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003102:	2301      	movs	r3, #1
 8003104:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003106:	2300      	movs	r3, #0
 8003108:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800310a:	230d      	movs	r3, #13
 800310c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800310e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003112:	4619      	mov	r1, r3
 8003114:	4838      	ldr	r0, [pc, #224]	@ (80031f8 <HAL_DCMI_MspInit+0x218>)
 8003116:	f002 ff29 	bl	8005f6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D5_Pin;
 800311a:	2308      	movs	r3, #8
 800311c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800311e:	2302      	movs	r3, #2
 8003120:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003122:	2301      	movs	r3, #1
 8003124:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003126:	2300      	movs	r3, #0
 8003128:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800312a:	230d      	movs	r3, #13
 800312c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 800312e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003132:	4619      	mov	r1, r3
 8003134:	4831      	ldr	r0, [pc, #196]	@ (80031fc <HAL_DCMI_MspInit+0x21c>)
 8003136:	f002 ff19 	bl	8005f6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 800313a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800313e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003140:	2302      	movs	r3, #2
 8003142:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003144:	2302      	movs	r3, #2
 8003146:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003148:	2300      	movs	r3, #0
 800314a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800314c:	230d      	movs	r3, #13
 800314e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8003150:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003154:	4619      	mov	r1, r3
 8003156:	482a      	ldr	r0, [pc, #168]	@ (8003200 <HAL_DCMI_MspInit+0x220>)
 8003158:	f002 ff08 	bl	8005f6c <HAL_GPIO_Init>

    /* DCMI DMA Init */
    /* DCMI Init */
    hdma_dcmi.Instance = DMA2_Stream1;
 800315c:	4b29      	ldr	r3, [pc, #164]	@ (8003204 <HAL_DCMI_MspInit+0x224>)
 800315e:	4a2a      	ldr	r2, [pc, #168]	@ (8003208 <HAL_DCMI_MspInit+0x228>)
 8003160:	601a      	str	r2, [r3, #0]
    hdma_dcmi.Init.Request = DMA_REQUEST_DCMI;
 8003162:	4b28      	ldr	r3, [pc, #160]	@ (8003204 <HAL_DCMI_MspInit+0x224>)
 8003164:	224b      	movs	r2, #75	@ 0x4b
 8003166:	605a      	str	r2, [r3, #4]
    hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003168:	4b26      	ldr	r3, [pc, #152]	@ (8003204 <HAL_DCMI_MspInit+0x224>)
 800316a:	2200      	movs	r2, #0
 800316c:	609a      	str	r2, [r3, #8]
    hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 800316e:	4b25      	ldr	r3, [pc, #148]	@ (8003204 <HAL_DCMI_MspInit+0x224>)
 8003170:	2200      	movs	r2, #0
 8003172:	60da      	str	r2, [r3, #12]
    hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 8003174:	4b23      	ldr	r3, [pc, #140]	@ (8003204 <HAL_DCMI_MspInit+0x224>)
 8003176:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800317a:	611a      	str	r2, [r3, #16]
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800317c:	4b21      	ldr	r3, [pc, #132]	@ (8003204 <HAL_DCMI_MspInit+0x224>)
 800317e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003182:	615a      	str	r2, [r3, #20]
    hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003184:	4b1f      	ldr	r3, [pc, #124]	@ (8003204 <HAL_DCMI_MspInit+0x224>)
 8003186:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800318a:	619a      	str	r2, [r3, #24]
    hdma_dcmi.Init.Mode = DMA_CIRCULAR;
 800318c:	4b1d      	ldr	r3, [pc, #116]	@ (8003204 <HAL_DCMI_MspInit+0x224>)
 800318e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003192:	61da      	str	r2, [r3, #28]
    hdma_dcmi.Init.Priority = DMA_PRIORITY_LOW;
 8003194:	4b1b      	ldr	r3, [pc, #108]	@ (8003204 <HAL_DCMI_MspInit+0x224>)
 8003196:	2200      	movs	r2, #0
 8003198:	621a      	str	r2, [r3, #32]
    hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800319a:	4b1a      	ldr	r3, [pc, #104]	@ (8003204 <HAL_DCMI_MspInit+0x224>)
 800319c:	2204      	movs	r2, #4
 800319e:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_dcmi.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80031a0:	4b18      	ldr	r3, [pc, #96]	@ (8003204 <HAL_DCMI_MspInit+0x224>)
 80031a2:	2203      	movs	r2, #3
 80031a4:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_dcmi.Init.MemBurst = DMA_MBURST_INC4;
 80031a6:	4b17      	ldr	r3, [pc, #92]	@ (8003204 <HAL_DCMI_MspInit+0x224>)
 80031a8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80031ac:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_dcmi.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80031ae:	4b15      	ldr	r3, [pc, #84]	@ (8003204 <HAL_DCMI_MspInit+0x224>)
 80031b0:	2200      	movs	r2, #0
 80031b2:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 80031b4:	4813      	ldr	r0, [pc, #76]	@ (8003204 <HAL_DCMI_MspInit+0x224>)
 80031b6:	f000 ff61 	bl	800407c <HAL_DMA_Init>
 80031ba:	4603      	mov	r3, r0
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d001      	beq.n	80031c4 <HAL_DCMI_MspInit+0x1e4>
    {
      Error_Handler();
 80031c0:	f7ff feee 	bl	8002fa0 <Error_Handler>
    }

    __HAL_LINKDMA(hdcmi,DMA_Handle,hdma_dcmi);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	4a0f      	ldr	r2, [pc, #60]	@ (8003204 <HAL_DCMI_MspInit+0x224>)
 80031c8:	649a      	str	r2, [r3, #72]	@ 0x48
 80031ca:	4a0e      	ldr	r2, [pc, #56]	@ (8003204 <HAL_DCMI_MspInit+0x224>)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6393      	str	r3, [r2, #56]	@ 0x38

    /* DCMI interrupt Init */
    HAL_NVIC_SetPriority(DCMI_IRQn, 0, 0);
 80031d0:	2200      	movs	r2, #0
 80031d2:	2100      	movs	r1, #0
 80031d4:	204e      	movs	r0, #78	@ 0x4e
 80031d6:	f000 fdc8 	bl	8003d6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DCMI_IRQn);
 80031da:	204e      	movs	r0, #78	@ 0x4e
 80031dc:	f000 fddf 	bl	8003d9e <HAL_NVIC_EnableIRQ>

    /* USER CODE END DCMI_MspInit 1 */

  }

}
 80031e0:	bf00      	nop
 80031e2:	3738      	adds	r7, #56	@ 0x38
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	48020000 	.word	0x48020000
 80031ec:	58024400 	.word	0x58024400
 80031f0:	58021000 	.word	0x58021000
 80031f4:	58020000 	.word	0x58020000
 80031f8:	58020800 	.word	0x58020800
 80031fc:	58020c00 	.word	0x58020c00
 8003200:	58021800 	.word	0x58021800
 8003204:	24000270 	.word	0x24000270
 8003208:	40020428 	.word	0x40020428

0800320c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b0bc      	sub	sp, #240	@ 0xf0
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003214:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003218:	2200      	movs	r2, #0
 800321a:	601a      	str	r2, [r3, #0]
 800321c:	605a      	str	r2, [r3, #4]
 800321e:	609a      	str	r2, [r3, #8]
 8003220:	60da      	str	r2, [r3, #12]
 8003222:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003224:	f107 0318 	add.w	r3, r7, #24
 8003228:	22c0      	movs	r2, #192	@ 0xc0
 800322a:	2100      	movs	r1, #0
 800322c:	4618      	mov	r0, r3
 800322e:	f008 fef3 	bl	800c018 <memset>
  if(hi2c->Instance==I2C1)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a4d      	ldr	r2, [pc, #308]	@ (800336c <HAL_I2C_MspInit+0x160>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d147      	bne.n	80032cc <HAL_I2C_MspInit+0xc0>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800323c:	f04f 0208 	mov.w	r2, #8
 8003240:	f04f 0300 	mov.w	r3, #0
 8003244:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8003248:	2300      	movs	r3, #0
 800324a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800324e:	f107 0318 	add.w	r3, r7, #24
 8003252:	4618      	mov	r0, r3
 8003254:	f005 fa04 	bl	8008660 <HAL_RCCEx_PeriphCLKConfig>
 8003258:	4603      	mov	r3, r0
 800325a:	2b00      	cmp	r3, #0
 800325c:	d001      	beq.n	8003262 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 800325e:	f7ff fe9f 	bl	8002fa0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003262:	4b43      	ldr	r3, [pc, #268]	@ (8003370 <HAL_I2C_MspInit+0x164>)
 8003264:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003268:	4a41      	ldr	r2, [pc, #260]	@ (8003370 <HAL_I2C_MspInit+0x164>)
 800326a:	f043 0302 	orr.w	r3, r3, #2
 800326e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003272:	4b3f      	ldr	r3, [pc, #252]	@ (8003370 <HAL_I2C_MspInit+0x164>)
 8003274:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003278:	f003 0302 	and.w	r3, r3, #2
 800327c:	617b      	str	r3, [r7, #20]
 800327e:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003280:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003284:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003288:	2312      	movs	r3, #18
 800328a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800328e:	2301      	movs	r3, #1
 8003290:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003294:	2300      	movs	r3, #0
 8003296:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800329a:	2304      	movs	r3, #4
 800329c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032a0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80032a4:	4619      	mov	r1, r3
 80032a6:	4833      	ldr	r0, [pc, #204]	@ (8003374 <HAL_I2C_MspInit+0x168>)
 80032a8:	f002 fe60 	bl	8005f6c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80032ac:	4b30      	ldr	r3, [pc, #192]	@ (8003370 <HAL_I2C_MspInit+0x164>)
 80032ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80032b2:	4a2f      	ldr	r2, [pc, #188]	@ (8003370 <HAL_I2C_MspInit+0x164>)
 80032b4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80032b8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80032bc:	4b2c      	ldr	r3, [pc, #176]	@ (8003370 <HAL_I2C_MspInit+0x164>)
 80032be:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80032c2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032c6:	613b      	str	r3, [r7, #16]
 80032c8:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C4_MspInit 1 */

    /* USER CODE END I2C4_MspInit 1 */
  }

}
 80032ca:	e04b      	b.n	8003364 <HAL_I2C_MspInit+0x158>
  else if(hi2c->Instance==I2C4)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a29      	ldr	r2, [pc, #164]	@ (8003378 <HAL_I2C_MspInit+0x16c>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d146      	bne.n	8003364 <HAL_I2C_MspInit+0x158>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 80032d6:	f04f 0210 	mov.w	r2, #16
 80032da:	f04f 0300 	mov.w	r3, #0
 80032de:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 80032e2:	2300      	movs	r3, #0
 80032e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80032e8:	f107 0318 	add.w	r3, r7, #24
 80032ec:	4618      	mov	r0, r3
 80032ee:	f005 f9b7 	bl	8008660 <HAL_RCCEx_PeriphCLKConfig>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d001      	beq.n	80032fc <HAL_I2C_MspInit+0xf0>
      Error_Handler();
 80032f8:	f7ff fe52 	bl	8002fa0 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80032fc:	4b1c      	ldr	r3, [pc, #112]	@ (8003370 <HAL_I2C_MspInit+0x164>)
 80032fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003302:	4a1b      	ldr	r2, [pc, #108]	@ (8003370 <HAL_I2C_MspInit+0x164>)
 8003304:	f043 0320 	orr.w	r3, r3, #32
 8003308:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800330c:	4b18      	ldr	r3, [pc, #96]	@ (8003370 <HAL_I2C_MspInit+0x164>)
 800330e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003312:	f003 0320 	and.w	r3, r3, #32
 8003316:	60fb      	str	r3, [r7, #12]
 8003318:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800331a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800331e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003322:	2312      	movs	r3, #18
 8003324:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003328:	2300      	movs	r3, #0
 800332a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800332e:	2300      	movs	r3, #0
 8003330:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8003334:	2304      	movs	r3, #4
 8003336:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800333a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800333e:	4619      	mov	r1, r3
 8003340:	480e      	ldr	r0, [pc, #56]	@ (800337c <HAL_I2C_MspInit+0x170>)
 8003342:	f002 fe13 	bl	8005f6c <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8003346:	4b0a      	ldr	r3, [pc, #40]	@ (8003370 <HAL_I2C_MspInit+0x164>)
 8003348:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800334c:	4a08      	ldr	r2, [pc, #32]	@ (8003370 <HAL_I2C_MspInit+0x164>)
 800334e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003352:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003356:	4b06      	ldr	r3, [pc, #24]	@ (8003370 <HAL_I2C_MspInit+0x164>)
 8003358:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800335c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003360:	60bb      	str	r3, [r7, #8]
 8003362:	68bb      	ldr	r3, [r7, #8]
}
 8003364:	bf00      	nop
 8003366:	37f0      	adds	r7, #240	@ 0xf0
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}
 800336c:	40005400 	.word	0x40005400
 8003370:	58024400 	.word	0x58024400
 8003374:	58020400 	.word	0x58020400
 8003378:	58001c00 	.word	0x58001c00
 800337c:	58021400 	.word	0x58021400

08003380 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003380:	b480      	push	{r7}
 8003382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003384:	bf00      	nop
 8003386:	e7fd      	b.n	8003384 <NMI_Handler+0x4>

08003388 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003388:	b480      	push	{r7}
 800338a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800338c:	bf00      	nop
 800338e:	e7fd      	b.n	800338c <HardFault_Handler+0x4>

08003390 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003390:	b480      	push	{r7}
 8003392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003394:	bf00      	nop
 8003396:	e7fd      	b.n	8003394 <MemManage_Handler+0x4>

08003398 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003398:	b480      	push	{r7}
 800339a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800339c:	bf00      	nop
 800339e:	e7fd      	b.n	800339c <BusFault_Handler+0x4>

080033a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80033a0:	b480      	push	{r7}
 80033a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80033a4:	bf00      	nop
 80033a6:	e7fd      	b.n	80033a4 <UsageFault_Handler+0x4>

080033a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80033a8:	b480      	push	{r7}
 80033aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80033ac:	bf00      	nop
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr

080033b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033b6:	b480      	push	{r7}
 80033b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033ba:	bf00      	nop
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr

080033c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033c4:	b480      	push	{r7}
 80033c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80033c8:	bf00      	nop
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr

080033d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80033d2:	b580      	push	{r7, lr}
 80033d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033d6:	f000 fb9d 	bl	8003b14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80033da:	bf00      	nop
 80033dc:	bd80      	pop	{r7, pc}

080033de <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80033de:	b580      	push	{r7, lr}
 80033e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PIXCLK_Pin);
 80033e2:	2040      	movs	r0, #64	@ 0x40
 80033e4:	f002 ff8b 	bl	80062fe <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HREF_Pin);
 80033e8:	2080      	movs	r0, #128	@ 0x80
 80033ea:	f002 ff88 	bl	80062fe <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VSYNC_Pin);
 80033ee:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80033f2:	f002 ff84 	bl	80062fe <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80033f6:	bf00      	nop
 80033f8:	bd80      	pop	{r7, pc}

080033fa <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80033fa:	b580      	push	{r7, lr}
 80033fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 80033fe:	2000      	movs	r0, #0
 8003400:	f000 fa1a 	bl	8003838 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003404:	bf00      	nop
 8003406:	bd80      	pop	{r7, pc}

08003408 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dcmi);
 800340c:	4802      	ldr	r0, [pc, #8]	@ (8003418 <DMA2_Stream1_IRQHandler+0x10>)
 800340e:	f001 fbd7 	bl	8004bc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8003412:	bf00      	nop
 8003414:	bd80      	pop	{r7, pc}
 8003416:	bf00      	nop
 8003418:	24000270 	.word	0x24000270

0800341c <DCMI_IRQHandler>:

/**
  * @brief This function handles DCMI global interrupt.
  */
void DCMI_IRQHandler(void)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DCMI_IRQn 0 */

  /* USER CODE END DCMI_IRQn 0 */
  HAL_DCMI_IRQHandler(&hdcmi);
 8003420:	4802      	ldr	r0, [pc, #8]	@ (800342c <DCMI_IRQHandler+0x10>)
 8003422:	f000 fd63 	bl	8003eec <HAL_DCMI_IRQHandler>
  /* USER CODE BEGIN DCMI_IRQn 1 */

  /* USER CODE END DCMI_IRQn 1 */
}
 8003426:	bf00      	nop
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	24000220 	.word	0x24000220

08003430 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003430:	b480      	push	{r7}
 8003432:	af00      	add	r7, sp, #0
  return 1;
 8003434:	2301      	movs	r3, #1
}
 8003436:	4618      	mov	r0, r3
 8003438:	46bd      	mov	sp, r7
 800343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343e:	4770      	bx	lr

08003440 <_kill>:

int _kill(int pid, int sig)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b082      	sub	sp, #8
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
 8003448:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800344a:	f008 fe37 	bl	800c0bc <__errno>
 800344e:	4603      	mov	r3, r0
 8003450:	2216      	movs	r2, #22
 8003452:	601a      	str	r2, [r3, #0]
  return -1;
 8003454:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003458:	4618      	mov	r0, r3
 800345a:	3708      	adds	r7, #8
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}

08003460 <_exit>:

void _exit (int status)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b082      	sub	sp, #8
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003468:	f04f 31ff 	mov.w	r1, #4294967295
 800346c:	6878      	ldr	r0, [r7, #4]
 800346e:	f7ff ffe7 	bl	8003440 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003472:	bf00      	nop
 8003474:	e7fd      	b.n	8003472 <_exit+0x12>

08003476 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003476:	b580      	push	{r7, lr}
 8003478:	b086      	sub	sp, #24
 800347a:	af00      	add	r7, sp, #0
 800347c:	60f8      	str	r0, [r7, #12]
 800347e:	60b9      	str	r1, [r7, #8]
 8003480:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003482:	2300      	movs	r3, #0
 8003484:	617b      	str	r3, [r7, #20]
 8003486:	e00a      	b.n	800349e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003488:	f3af 8000 	nop.w
 800348c:	4601      	mov	r1, r0
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	1c5a      	adds	r2, r3, #1
 8003492:	60ba      	str	r2, [r7, #8]
 8003494:	b2ca      	uxtb	r2, r1
 8003496:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	3301      	adds	r3, #1
 800349c:	617b      	str	r3, [r7, #20]
 800349e:	697a      	ldr	r2, [r7, #20]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	429a      	cmp	r2, r3
 80034a4:	dbf0      	blt.n	8003488 <_read+0x12>
  }

  return len;
 80034a6:	687b      	ldr	r3, [r7, #4]
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	3718      	adds	r7, #24
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}

080034b0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b086      	sub	sp, #24
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	60f8      	str	r0, [r7, #12]
 80034b8:	60b9      	str	r1, [r7, #8]
 80034ba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034bc:	2300      	movs	r3, #0
 80034be:	617b      	str	r3, [r7, #20]
 80034c0:	e009      	b.n	80034d6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	1c5a      	adds	r2, r3, #1
 80034c6:	60ba      	str	r2, [r7, #8]
 80034c8:	781b      	ldrb	r3, [r3, #0]
 80034ca:	4618      	mov	r0, r3
 80034cc:	f000 fa34 	bl	8003938 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	3301      	adds	r3, #1
 80034d4:	617b      	str	r3, [r7, #20]
 80034d6:	697a      	ldr	r2, [r7, #20]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	429a      	cmp	r2, r3
 80034dc:	dbf1      	blt.n	80034c2 <_write+0x12>
  }
  return len;
 80034de:	687b      	ldr	r3, [r7, #4]
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3718      	adds	r7, #24
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}

080034e8 <_close>:

int _close(int file)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b083      	sub	sp, #12
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80034f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	370c      	adds	r7, #12
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr

08003500 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003500:	b480      	push	{r7}
 8003502:	b083      	sub	sp, #12
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
 8003508:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003510:	605a      	str	r2, [r3, #4]
  return 0;
 8003512:	2300      	movs	r3, #0
}
 8003514:	4618      	mov	r0, r3
 8003516:	370c      	adds	r7, #12
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr

08003520 <_isatty>:

int _isatty(int file)
{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003528:	2301      	movs	r3, #1
}
 800352a:	4618      	mov	r0, r3
 800352c:	370c      	adds	r7, #12
 800352e:	46bd      	mov	sp, r7
 8003530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003534:	4770      	bx	lr

08003536 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003536:	b480      	push	{r7}
 8003538:	b085      	sub	sp, #20
 800353a:	af00      	add	r7, sp, #0
 800353c:	60f8      	str	r0, [r7, #12]
 800353e:	60b9      	str	r1, [r7, #8]
 8003540:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003542:	2300      	movs	r3, #0
}
 8003544:	4618      	mov	r0, r3
 8003546:	3714      	adds	r7, #20
 8003548:	46bd      	mov	sp, r7
 800354a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354e:	4770      	bx	lr

08003550 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b086      	sub	sp, #24
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003558:	4a14      	ldr	r2, [pc, #80]	@ (80035ac <_sbrk+0x5c>)
 800355a:	4b15      	ldr	r3, [pc, #84]	@ (80035b0 <_sbrk+0x60>)
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003564:	4b13      	ldr	r3, [pc, #76]	@ (80035b4 <_sbrk+0x64>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d102      	bne.n	8003572 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800356c:	4b11      	ldr	r3, [pc, #68]	@ (80035b4 <_sbrk+0x64>)
 800356e:	4a12      	ldr	r2, [pc, #72]	@ (80035b8 <_sbrk+0x68>)
 8003570:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003572:	4b10      	ldr	r3, [pc, #64]	@ (80035b4 <_sbrk+0x64>)
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	4413      	add	r3, r2
 800357a:	693a      	ldr	r2, [r7, #16]
 800357c:	429a      	cmp	r2, r3
 800357e:	d207      	bcs.n	8003590 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003580:	f008 fd9c 	bl	800c0bc <__errno>
 8003584:	4603      	mov	r3, r0
 8003586:	220c      	movs	r2, #12
 8003588:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800358a:	f04f 33ff 	mov.w	r3, #4294967295
 800358e:	e009      	b.n	80035a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003590:	4b08      	ldr	r3, [pc, #32]	@ (80035b4 <_sbrk+0x64>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003596:	4b07      	ldr	r3, [pc, #28]	@ (80035b4 <_sbrk+0x64>)
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	4413      	add	r3, r2
 800359e:	4a05      	ldr	r2, [pc, #20]	@ (80035b4 <_sbrk+0x64>)
 80035a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80035a2:	68fb      	ldr	r3, [r7, #12]
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	3718      	adds	r7, #24
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}
 80035ac:	24080000 	.word	0x24080000
 80035b0:	00000400 	.word	0x00000400
 80035b4:	24000440 	.word	0x24000440
 80035b8:	24000638 	.word	0x24000638

080035bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80035bc:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80035f8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80035c0:	f7fd f92a 	bl	8000818 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80035c4:	f7fd f87a 	bl	80006bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80035c8:	480c      	ldr	r0, [pc, #48]	@ (80035fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80035ca:	490d      	ldr	r1, [pc, #52]	@ (8003600 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80035cc:	4a0d      	ldr	r2, [pc, #52]	@ (8003604 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80035ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80035d0:	e002      	b.n	80035d8 <LoopCopyDataInit>

080035d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80035d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80035d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80035d6:	3304      	adds	r3, #4

080035d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80035d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80035da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80035dc:	d3f9      	bcc.n	80035d2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80035de:	4a0a      	ldr	r2, [pc, #40]	@ (8003608 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80035e0:	4c0a      	ldr	r4, [pc, #40]	@ (800360c <LoopFillZerobss+0x22>)
  movs r3, #0
 80035e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80035e4:	e001      	b.n	80035ea <LoopFillZerobss>

080035e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80035e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035e8:	3204      	adds	r2, #4

080035ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80035ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035ec:	d3fb      	bcc.n	80035e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80035ee:	f008 fd6b 	bl	800c0c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80035f2:	f7fe fdf5 	bl	80021e0 <main>
  bx  lr
 80035f6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80035f8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80035fc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8003600:	240001f4 	.word	0x240001f4
  ldr r2, =_sidata
 8003604:	0800e574 	.word	0x0800e574
  ldr r2, =_sbss
 8003608:	240001f4 	.word	0x240001f4
  ldr r4, =_ebss
 800360c:	24000634 	.word	0x24000634

08003610 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003610:	e7fe      	b.n	8003610 <ADC3_IRQHandler>
	...

08003614 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b08c      	sub	sp, #48	@ 0x30
 8003618:	af00      	add	r7, sp, #0
 800361a:	4603      	mov	r3, r0
 800361c:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800361e:	2300      	movs	r3, #0
 8003620:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8003622:	79fb      	ldrb	r3, [r7, #7]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d009      	beq.n	800363c <BSP_LED_Init+0x28>
 8003628:	79fb      	ldrb	r3, [r7, #7]
 800362a:	2b01      	cmp	r3, #1
 800362c:	d006      	beq.n	800363c <BSP_LED_Init+0x28>
 800362e:	79fb      	ldrb	r3, [r7, #7]
 8003630:	2b02      	cmp	r3, #2
 8003632:	d003      	beq.n	800363c <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8003634:	f06f 0301 	mvn.w	r3, #1
 8003638:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800363a:	e055      	b.n	80036e8 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 800363c:	79fb      	ldrb	r3, [r7, #7]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d10f      	bne.n	8003662 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8003642:	4b2c      	ldr	r3, [pc, #176]	@ (80036f4 <BSP_LED_Init+0xe0>)
 8003644:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003648:	4a2a      	ldr	r2, [pc, #168]	@ (80036f4 <BSP_LED_Init+0xe0>)
 800364a:	f043 0302 	orr.w	r3, r3, #2
 800364e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003652:	4b28      	ldr	r3, [pc, #160]	@ (80036f4 <BSP_LED_Init+0xe0>)
 8003654:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003658:	f003 0302 	and.w	r3, r3, #2
 800365c:	617b      	str	r3, [r7, #20]
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	e021      	b.n	80036a6 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8003662:	79fb      	ldrb	r3, [r7, #7]
 8003664:	2b01      	cmp	r3, #1
 8003666:	d10f      	bne.n	8003688 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8003668:	4b22      	ldr	r3, [pc, #136]	@ (80036f4 <BSP_LED_Init+0xe0>)
 800366a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800366e:	4a21      	ldr	r2, [pc, #132]	@ (80036f4 <BSP_LED_Init+0xe0>)
 8003670:	f043 0310 	orr.w	r3, r3, #16
 8003674:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003678:	4b1e      	ldr	r3, [pc, #120]	@ (80036f4 <BSP_LED_Init+0xe0>)
 800367a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800367e:	f003 0310 	and.w	r3, r3, #16
 8003682:	613b      	str	r3, [r7, #16]
 8003684:	693b      	ldr	r3, [r7, #16]
 8003686:	e00e      	b.n	80036a6 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8003688:	4b1a      	ldr	r3, [pc, #104]	@ (80036f4 <BSP_LED_Init+0xe0>)
 800368a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800368e:	4a19      	ldr	r2, [pc, #100]	@ (80036f4 <BSP_LED_Init+0xe0>)
 8003690:	f043 0302 	orr.w	r3, r3, #2
 8003694:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003698:	4b16      	ldr	r3, [pc, #88]	@ (80036f4 <BSP_LED_Init+0xe0>)
 800369a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800369e:	f003 0302 	and.w	r3, r3, #2
 80036a2:	60fb      	str	r3, [r7, #12]
 80036a4:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 80036a6:	79fb      	ldrb	r3, [r7, #7]
 80036a8:	4a13      	ldr	r2, [pc, #76]	@ (80036f8 <BSP_LED_Init+0xe4>)
 80036aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80036ae:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80036b0:	2301      	movs	r3, #1
 80036b2:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 80036b4:	2300      	movs	r3, #0
 80036b6:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036b8:	2303      	movs	r3, #3
 80036ba:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80036bc:	79fb      	ldrb	r3, [r7, #7]
 80036be:	4a0f      	ldr	r2, [pc, #60]	@ (80036fc <BSP_LED_Init+0xe8>)
 80036c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036c4:	f107 0218 	add.w	r2, r7, #24
 80036c8:	4611      	mov	r1, r2
 80036ca:	4618      	mov	r0, r3
 80036cc:	f002 fc4e 	bl	8005f6c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80036d0:	79fb      	ldrb	r3, [r7, #7]
 80036d2:	4a0a      	ldr	r2, [pc, #40]	@ (80036fc <BSP_LED_Init+0xe8>)
 80036d4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80036d8:	79fb      	ldrb	r3, [r7, #7]
 80036da:	4a07      	ldr	r2, [pc, #28]	@ (80036f8 <BSP_LED_Init+0xe4>)
 80036dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80036e0:	2200      	movs	r2, #0
 80036e2:	4619      	mov	r1, r3
 80036e4:	f002 fdf2 	bl	80062cc <HAL_GPIO_WritePin>
  }

  return ret;
 80036e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	3730      	adds	r7, #48	@ 0x30
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}
 80036f2:	bf00      	nop
 80036f4:	58024400 	.word	0x58024400
 80036f8:	0800e1c4 	.word	0x0800e1c4
 80036fc:	2400000c 	.word	0x2400000c

08003700 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b084      	sub	sp, #16
 8003704:	af00      	add	r7, sp, #0
 8003706:	4603      	mov	r3, r0
 8003708:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800370a:	2300      	movs	r3, #0
 800370c:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 800370e:	79fb      	ldrb	r3, [r7, #7]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d009      	beq.n	8003728 <BSP_LED_On+0x28>
 8003714:	79fb      	ldrb	r3, [r7, #7]
 8003716:	2b01      	cmp	r3, #1
 8003718:	d006      	beq.n	8003728 <BSP_LED_On+0x28>
 800371a:	79fb      	ldrb	r3, [r7, #7]
 800371c:	2b02      	cmp	r3, #2
 800371e:	d003      	beq.n	8003728 <BSP_LED_On+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8003720:	f06f 0301 	mvn.w	r3, #1
 8003724:	60fb      	str	r3, [r7, #12]
 8003726:	e00b      	b.n	8003740 <BSP_LED_On+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8003728:	79fb      	ldrb	r3, [r7, #7]
 800372a:	4a08      	ldr	r2, [pc, #32]	@ (800374c <BSP_LED_On+0x4c>)
 800372c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8003730:	79fb      	ldrb	r3, [r7, #7]
 8003732:	4a07      	ldr	r2, [pc, #28]	@ (8003750 <BSP_LED_On+0x50>)
 8003734:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003738:	2201      	movs	r2, #1
 800373a:	4619      	mov	r1, r3
 800373c:	f002 fdc6 	bl	80062cc <HAL_GPIO_WritePin>
  }

  return ret;
 8003740:	68fb      	ldr	r3, [r7, #12]
}
 8003742:	4618      	mov	r0, r3
 8003744:	3710      	adds	r7, #16
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
 800374a:	bf00      	nop
 800374c:	2400000c 	.word	0x2400000c
 8003750:	0800e1c4 	.word	0x0800e1c4

08003754 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b088      	sub	sp, #32
 8003758:	af00      	add	r7, sp, #0
 800375a:	4603      	mov	r3, r0
 800375c:	460a      	mov	r2, r1
 800375e:	71fb      	strb	r3, [r7, #7]
 8003760:	4613      	mov	r3, r2
 8003762:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8003764:	4b2e      	ldr	r3, [pc, #184]	@ (8003820 <BSP_PB_Init+0xcc>)
 8003766:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800376a:	4a2d      	ldr	r2, [pc, #180]	@ (8003820 <BSP_PB_Init+0xcc>)
 800376c:	f043 0304 	orr.w	r3, r3, #4
 8003770:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003774:	4b2a      	ldr	r3, [pc, #168]	@ (8003820 <BSP_PB_Init+0xcc>)
 8003776:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800377a:	f003 0304 	and.w	r3, r3, #4
 800377e:	60bb      	str	r3, [r7, #8]
 8003780:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8003782:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003786:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8003788:	2302      	movs	r3, #2
 800378a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800378c:	2302      	movs	r3, #2
 800378e:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8003790:	79bb      	ldrb	r3, [r7, #6]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d10c      	bne.n	80037b0 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8003796:	2300      	movs	r3, #0
 8003798:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 800379a:	79fb      	ldrb	r3, [r7, #7]
 800379c:	4a21      	ldr	r2, [pc, #132]	@ (8003824 <BSP_PB_Init+0xd0>)
 800379e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037a2:	f107 020c 	add.w	r2, r7, #12
 80037a6:	4611      	mov	r1, r2
 80037a8:	4618      	mov	r0, r3
 80037aa:	f002 fbdf 	bl	8005f6c <HAL_GPIO_Init>
 80037ae:	e031      	b.n	8003814 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80037b0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80037b4:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80037b6:	79fb      	ldrb	r3, [r7, #7]
 80037b8:	4a1a      	ldr	r2, [pc, #104]	@ (8003824 <BSP_PB_Init+0xd0>)
 80037ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037be:	f107 020c 	add.w	r2, r7, #12
 80037c2:	4611      	mov	r1, r2
 80037c4:	4618      	mov	r0, r3
 80037c6:	f002 fbd1 	bl	8005f6c <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 80037ca:	79fb      	ldrb	r3, [r7, #7]
 80037cc:	00db      	lsls	r3, r3, #3
 80037ce:	4a16      	ldr	r2, [pc, #88]	@ (8003828 <BSP_PB_Init+0xd4>)
 80037d0:	441a      	add	r2, r3
 80037d2:	79fb      	ldrb	r3, [r7, #7]
 80037d4:	4915      	ldr	r1, [pc, #84]	@ (800382c <BSP_PB_Init+0xd8>)
 80037d6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80037da:	4619      	mov	r1, r3
 80037dc:	4610      	mov	r0, r2
 80037de:	f002 fb74 	bl	8005eca <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 80037e2:	79fb      	ldrb	r3, [r7, #7]
 80037e4:	00db      	lsls	r3, r3, #3
 80037e6:	4a10      	ldr	r2, [pc, #64]	@ (8003828 <BSP_PB_Init+0xd4>)
 80037e8:	1898      	adds	r0, r3, r2
 80037ea:	79fb      	ldrb	r3, [r7, #7]
 80037ec:	4a10      	ldr	r2, [pc, #64]	@ (8003830 <BSP_PB_Init+0xdc>)
 80037ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037f2:	461a      	mov	r2, r3
 80037f4:	2100      	movs	r1, #0
 80037f6:	f002 fb49 	bl	8005e8c <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 80037fa:	2028      	movs	r0, #40	@ 0x28
 80037fc:	79fb      	ldrb	r3, [r7, #7]
 80037fe:	4a0d      	ldr	r2, [pc, #52]	@ (8003834 <BSP_PB_Init+0xe0>)
 8003800:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003804:	2200      	movs	r2, #0
 8003806:	4619      	mov	r1, r3
 8003808:	f000 faaf 	bl	8003d6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 800380c:	2328      	movs	r3, #40	@ 0x28
 800380e:	4618      	mov	r0, r3
 8003810:	f000 fac5 	bl	8003d9e <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8003814:	2300      	movs	r3, #0
}
 8003816:	4618      	mov	r0, r3
 8003818:	3720      	adds	r7, #32
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}
 800381e:	bf00      	nop
 8003820:	58024400 	.word	0x58024400
 8003824:	24000018 	.word	0x24000018
 8003828:	24000444 	.word	0x24000444
 800382c:	0800e1cc 	.word	0x0800e1cc
 8003830:	2400001c 	.word	0x2400001c
 8003834:	24000020 	.word	0x24000020

08003838 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b082      	sub	sp, #8
 800383c:	af00      	add	r7, sp, #0
 800383e:	4603      	mov	r3, r0
 8003840:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8003842:	79fb      	ldrb	r3, [r7, #7]
 8003844:	00db      	lsls	r3, r3, #3
 8003846:	4a04      	ldr	r2, [pc, #16]	@ (8003858 <BSP_PB_IRQHandler+0x20>)
 8003848:	4413      	add	r3, r2
 800384a:	4618      	mov	r0, r3
 800384c:	f002 fb52 	bl	8005ef4 <HAL_EXTI_IRQHandler>
}
 8003850:	bf00      	nop
 8003852:	3708      	adds	r7, #8
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}
 8003858:	24000444 	.word	0x24000444

0800385c <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	4603      	mov	r3, r0
 8003864:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8003866:	bf00      	nop
 8003868:	370c      	adds	r7, #12
 800386a:	46bd      	mov	sp, r7
 800386c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003870:	4770      	bx	lr
	...

08003874 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b084      	sub	sp, #16
 8003878:	af00      	add	r7, sp, #0
 800387a:	4603      	mov	r3, r0
 800387c:	6039      	str	r1, [r7, #0]
 800387e:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8003880:	2300      	movs	r3, #0
 8003882:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8003884:	79fb      	ldrb	r3, [r7, #7]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d003      	beq.n	8003892 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800388a:	f06f 0301 	mvn.w	r3, #1
 800388e:	60fb      	str	r3, [r7, #12]
 8003890:	e018      	b.n	80038c4 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8003892:	79fb      	ldrb	r3, [r7, #7]
 8003894:	2294      	movs	r2, #148	@ 0x94
 8003896:	fb02 f303 	mul.w	r3, r2, r3
 800389a:	4a0d      	ldr	r2, [pc, #52]	@ (80038d0 <BSP_COM_Init+0x5c>)
 800389c:	4413      	add	r3, r2
 800389e:	4618      	mov	r0, r3
 80038a0:	f000 f86e 	bl	8003980 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 80038a4:	79fb      	ldrb	r3, [r7, #7]
 80038a6:	2294      	movs	r2, #148	@ 0x94
 80038a8:	fb02 f303 	mul.w	r3, r2, r3
 80038ac:	4a08      	ldr	r2, [pc, #32]	@ (80038d0 <BSP_COM_Init+0x5c>)
 80038ae:	4413      	add	r3, r2
 80038b0:	6839      	ldr	r1, [r7, #0]
 80038b2:	4618      	mov	r0, r3
 80038b4:	f000 f80e 	bl	80038d4 <MX_USART3_Init>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d002      	beq.n	80038c4 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80038be:	f06f 0303 	mvn.w	r3, #3
 80038c2:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80038c4:	68fb      	ldr	r3, [r7, #12]
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	3710      	adds	r7, #16
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	bf00      	nop
 80038d0:	2400044c 	.word	0x2400044c

080038d4 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b082      	sub	sp, #8
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
 80038dc:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 80038de:	4b15      	ldr	r3, [pc, #84]	@ (8003934 <MX_USART3_Init+0x60>)
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	220c      	movs	r2, #12
 80038f2:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	895b      	ldrh	r3, [r3, #10]
 80038f8:	461a      	mov	r2, r3
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	685a      	ldr	r2, [r3, #4]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	891b      	ldrh	r3, [r3, #8]
 800390a:	461a      	mov	r2, r3
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	899b      	ldrh	r3, [r3, #12]
 8003914:	461a      	mov	r2, r3
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003920:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f006 fcc8 	bl	800a2b8 <HAL_UART_Init>
 8003928:	4603      	mov	r3, r0
}
 800392a:	4618      	mov	r0, r3
 800392c:	3708      	adds	r7, #8
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}
 8003932:	bf00      	nop
 8003934:	24000008 	.word	0x24000008

08003938 <__io_putchar>:
 #ifdef __GNUC__
 int __io_putchar (int ch)
 #else
 int fputc (int ch, FILE *f)
 #endif /* __GNUC__ */
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b082      	sub	sp, #8
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit (&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8003940:	4b09      	ldr	r3, [pc, #36]	@ (8003968 <__io_putchar+0x30>)
 8003942:	781b      	ldrb	r3, [r3, #0]
 8003944:	461a      	mov	r2, r3
 8003946:	2394      	movs	r3, #148	@ 0x94
 8003948:	fb02 f303 	mul.w	r3, r2, r3
 800394c:	4a07      	ldr	r2, [pc, #28]	@ (800396c <__io_putchar+0x34>)
 800394e:	1898      	adds	r0, r3, r2
 8003950:	1d39      	adds	r1, r7, #4
 8003952:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003956:	2201      	movs	r2, #1
 8003958:	f006 fd08 	bl	800a36c <HAL_UART_Transmit>
  return ch;
 800395c:	687b      	ldr	r3, [r7, #4]
}
 800395e:	4618      	mov	r0, r3
 8003960:	3708      	adds	r7, #8
 8003962:	46bd      	mov	sp, r7
 8003964:	bd80      	pop	{r7, pc}
 8003966:	bf00      	nop
 8003968:	240004e0 	.word	0x240004e0
 800396c:	2400044c 	.word	0x2400044c

08003970 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8003974:	2000      	movs	r0, #0
 8003976:	f7ff ff71 	bl	800385c <BSP_PB_Callback>
}
 800397a:	bf00      	nop
 800397c:	bd80      	pop	{r7, pc}
	...

08003980 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b08a      	sub	sp, #40	@ 0x28
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8003988:	4b27      	ldr	r3, [pc, #156]	@ (8003a28 <COM1_MspInit+0xa8>)
 800398a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800398e:	4a26      	ldr	r2, [pc, #152]	@ (8003a28 <COM1_MspInit+0xa8>)
 8003990:	f043 0308 	orr.w	r3, r3, #8
 8003994:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003998:	4b23      	ldr	r3, [pc, #140]	@ (8003a28 <COM1_MspInit+0xa8>)
 800399a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800399e:	f003 0308 	and.w	r3, r3, #8
 80039a2:	613b      	str	r3, [r7, #16]
 80039a4:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 80039a6:	4b20      	ldr	r3, [pc, #128]	@ (8003a28 <COM1_MspInit+0xa8>)
 80039a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80039ac:	4a1e      	ldr	r2, [pc, #120]	@ (8003a28 <COM1_MspInit+0xa8>)
 80039ae:	f043 0308 	orr.w	r3, r3, #8
 80039b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80039b6:	4b1c      	ldr	r3, [pc, #112]	@ (8003a28 <COM1_MspInit+0xa8>)
 80039b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80039bc:	f003 0308 	and.w	r3, r3, #8
 80039c0:	60fb      	str	r3, [r7, #12]
 80039c2:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80039c4:	4b18      	ldr	r3, [pc, #96]	@ (8003a28 <COM1_MspInit+0xa8>)
 80039c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80039ca:	4a17      	ldr	r2, [pc, #92]	@ (8003a28 <COM1_MspInit+0xa8>)
 80039cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80039d0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80039d4:	4b14      	ldr	r3, [pc, #80]	@ (8003a28 <COM1_MspInit+0xa8>)
 80039d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80039da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80039de:	60bb      	str	r3, [r7, #8]
 80039e0:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 80039e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80039e6:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80039e8:	2302      	movs	r3, #2
 80039ea:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80039ec:	2302      	movs	r3, #2
 80039ee:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80039f0:	2301      	movs	r3, #1
 80039f2:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80039f4:	2307      	movs	r3, #7
 80039f6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80039f8:	f107 0314 	add.w	r3, r7, #20
 80039fc:	4619      	mov	r1, r3
 80039fe:	480b      	ldr	r0, [pc, #44]	@ (8003a2c <COM1_MspInit+0xac>)
 8003a00:	f002 fab4 	bl	8005f6c <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8003a04:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003a08:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8003a0a:	2302      	movs	r3, #2
 8003a0c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8003a0e:	2307      	movs	r3, #7
 8003a10:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8003a12:	f107 0314 	add.w	r3, r7, #20
 8003a16:	4619      	mov	r1, r3
 8003a18:	4804      	ldr	r0, [pc, #16]	@ (8003a2c <COM1_MspInit+0xac>)
 8003a1a:	f002 faa7 	bl	8005f6c <HAL_GPIO_Init>
}
 8003a1e:	bf00      	nop
 8003a20:	3728      	adds	r7, #40	@ 0x28
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	bf00      	nop
 8003a28:	58024400 	.word	0x58024400
 8003a2c:	58020c00 	.word	0x58020c00

08003a30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a36:	2003      	movs	r0, #3
 8003a38:	f000 f98c 	bl	8003d54 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003a3c:	f004 fc3a 	bl	80082b4 <HAL_RCC_GetSysClockFreq>
 8003a40:	4602      	mov	r2, r0
 8003a42:	4b15      	ldr	r3, [pc, #84]	@ (8003a98 <HAL_Init+0x68>)
 8003a44:	699b      	ldr	r3, [r3, #24]
 8003a46:	0a1b      	lsrs	r3, r3, #8
 8003a48:	f003 030f 	and.w	r3, r3, #15
 8003a4c:	4913      	ldr	r1, [pc, #76]	@ (8003a9c <HAL_Init+0x6c>)
 8003a4e:	5ccb      	ldrb	r3, [r1, r3]
 8003a50:	f003 031f 	and.w	r3, r3, #31
 8003a54:	fa22 f303 	lsr.w	r3, r2, r3
 8003a58:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003a5a:	4b0f      	ldr	r3, [pc, #60]	@ (8003a98 <HAL_Init+0x68>)
 8003a5c:	699b      	ldr	r3, [r3, #24]
 8003a5e:	f003 030f 	and.w	r3, r3, #15
 8003a62:	4a0e      	ldr	r2, [pc, #56]	@ (8003a9c <HAL_Init+0x6c>)
 8003a64:	5cd3      	ldrb	r3, [r2, r3]
 8003a66:	f003 031f 	and.w	r3, r3, #31
 8003a6a:	687a      	ldr	r2, [r7, #4]
 8003a6c:	fa22 f303 	lsr.w	r3, r2, r3
 8003a70:	4a0b      	ldr	r2, [pc, #44]	@ (8003aa0 <HAL_Init+0x70>)
 8003a72:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003a74:	4a0b      	ldr	r2, [pc, #44]	@ (8003aa4 <HAL_Init+0x74>)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003a7a:	2000      	movs	r0, #0
 8003a7c:	f000 f814 	bl	8003aa8 <HAL_InitTick>
 8003a80:	4603      	mov	r3, r0
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d001      	beq.n	8003a8a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e002      	b.n	8003a90 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003a8a:	f7ff fa8f 	bl	8002fac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003a8e:	2300      	movs	r3, #0
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3708      	adds	r7, #8
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	58024400 	.word	0x58024400
 8003a9c:	0800e004 	.word	0x0800e004
 8003aa0:	24000004 	.word	0x24000004
 8003aa4:	24000000 	.word	0x24000000

08003aa8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b082      	sub	sp, #8
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003ab0:	4b15      	ldr	r3, [pc, #84]	@ (8003b08 <HAL_InitTick+0x60>)
 8003ab2:	781b      	ldrb	r3, [r3, #0]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d101      	bne.n	8003abc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e021      	b.n	8003b00 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003abc:	4b13      	ldr	r3, [pc, #76]	@ (8003b0c <HAL_InitTick+0x64>)
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	4b11      	ldr	r3, [pc, #68]	@ (8003b08 <HAL_InitTick+0x60>)
 8003ac2:	781b      	ldrb	r3, [r3, #0]
 8003ac4:	4619      	mov	r1, r3
 8003ac6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003aca:	fbb3 f3f1 	udiv	r3, r3, r1
 8003ace:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f000 f971 	bl	8003dba <HAL_SYSTICK_Config>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d001      	beq.n	8003ae2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	e00e      	b.n	8003b00 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2b0f      	cmp	r3, #15
 8003ae6:	d80a      	bhi.n	8003afe <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003ae8:	2200      	movs	r2, #0
 8003aea:	6879      	ldr	r1, [r7, #4]
 8003aec:	f04f 30ff 	mov.w	r0, #4294967295
 8003af0:	f000 f93b 	bl	8003d6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003af4:	4a06      	ldr	r2, [pc, #24]	@ (8003b10 <HAL_InitTick+0x68>)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003afa:	2300      	movs	r3, #0
 8003afc:	e000      	b.n	8003b00 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	3708      	adds	r7, #8
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}
 8003b08:	24000028 	.word	0x24000028
 8003b0c:	24000000 	.word	0x24000000
 8003b10:	24000024 	.word	0x24000024

08003b14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b14:	b480      	push	{r7}
 8003b16:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003b18:	4b06      	ldr	r3, [pc, #24]	@ (8003b34 <HAL_IncTick+0x20>)
 8003b1a:	781b      	ldrb	r3, [r3, #0]
 8003b1c:	461a      	mov	r2, r3
 8003b1e:	4b06      	ldr	r3, [pc, #24]	@ (8003b38 <HAL_IncTick+0x24>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4413      	add	r3, r2
 8003b24:	4a04      	ldr	r2, [pc, #16]	@ (8003b38 <HAL_IncTick+0x24>)
 8003b26:	6013      	str	r3, [r2, #0]
}
 8003b28:	bf00      	nop
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr
 8003b32:	bf00      	nop
 8003b34:	24000028 	.word	0x24000028
 8003b38:	240004e4 	.word	0x240004e4

08003b3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	af00      	add	r7, sp, #0
  return uwTick;
 8003b40:	4b03      	ldr	r3, [pc, #12]	@ (8003b50 <HAL_GetTick+0x14>)
 8003b42:	681b      	ldr	r3, [r3, #0]
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr
 8003b4e:	bf00      	nop
 8003b50:	240004e4 	.word	0x240004e4

08003b54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b084      	sub	sp, #16
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003b5c:	f7ff ffee 	bl	8003b3c <HAL_GetTick>
 8003b60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b6c:	d005      	beq.n	8003b7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003b6e:	4b0a      	ldr	r3, [pc, #40]	@ (8003b98 <HAL_Delay+0x44>)
 8003b70:	781b      	ldrb	r3, [r3, #0]
 8003b72:	461a      	mov	r2, r3
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	4413      	add	r3, r2
 8003b78:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003b7a:	bf00      	nop
 8003b7c:	f7ff ffde 	bl	8003b3c <HAL_GetTick>
 8003b80:	4602      	mov	r2, r0
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	68fa      	ldr	r2, [r7, #12]
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	d8f7      	bhi.n	8003b7c <HAL_Delay+0x28>
  {
  }
}
 8003b8c:	bf00      	nop
 8003b8e:	bf00      	nop
 8003b90:	3710      	adds	r7, #16
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	bf00      	nop
 8003b98:	24000028 	.word	0x24000028

08003b9c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003ba0:	4b03      	ldr	r3, [pc, #12]	@ (8003bb0 <HAL_GetREVID+0x14>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	0c1b      	lsrs	r3, r3, #16
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bae:	4770      	bx	lr
 8003bb0:	5c001000 	.word	0x5c001000

08003bb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b085      	sub	sp, #20
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	f003 0307 	and.w	r3, r3, #7
 8003bc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003bc4:	4b0b      	ldr	r3, [pc, #44]	@ (8003bf4 <__NVIC_SetPriorityGrouping+0x40>)
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003bca:	68ba      	ldr	r2, [r7, #8]
 8003bcc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003bdc:	4b06      	ldr	r3, [pc, #24]	@ (8003bf8 <__NVIC_SetPriorityGrouping+0x44>)
 8003bde:	4313      	orrs	r3, r2
 8003be0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003be2:	4a04      	ldr	r2, [pc, #16]	@ (8003bf4 <__NVIC_SetPriorityGrouping+0x40>)
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	60d3      	str	r3, [r2, #12]
}
 8003be8:	bf00      	nop
 8003bea:	3714      	adds	r7, #20
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr
 8003bf4:	e000ed00 	.word	0xe000ed00
 8003bf8:	05fa0000 	.word	0x05fa0000

08003bfc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c00:	4b04      	ldr	r3, [pc, #16]	@ (8003c14 <__NVIC_GetPriorityGrouping+0x18>)
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	0a1b      	lsrs	r3, r3, #8
 8003c06:	f003 0307 	and.w	r3, r3, #7
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr
 8003c14:	e000ed00 	.word	0xe000ed00

08003c18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b083      	sub	sp, #12
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	4603      	mov	r3, r0
 8003c20:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003c22:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	db0b      	blt.n	8003c42 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c2a:	88fb      	ldrh	r3, [r7, #6]
 8003c2c:	f003 021f 	and.w	r2, r3, #31
 8003c30:	4907      	ldr	r1, [pc, #28]	@ (8003c50 <__NVIC_EnableIRQ+0x38>)
 8003c32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003c36:	095b      	lsrs	r3, r3, #5
 8003c38:	2001      	movs	r0, #1
 8003c3a:	fa00 f202 	lsl.w	r2, r0, r2
 8003c3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003c42:	bf00      	nop
 8003c44:	370c      	adds	r7, #12
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr
 8003c4e:	bf00      	nop
 8003c50:	e000e100 	.word	0xe000e100

08003c54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c54:	b480      	push	{r7}
 8003c56:	b083      	sub	sp, #12
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	6039      	str	r1, [r7, #0]
 8003c5e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003c60:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	db0a      	blt.n	8003c7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	b2da      	uxtb	r2, r3
 8003c6c:	490c      	ldr	r1, [pc, #48]	@ (8003ca0 <__NVIC_SetPriority+0x4c>)
 8003c6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003c72:	0112      	lsls	r2, r2, #4
 8003c74:	b2d2      	uxtb	r2, r2
 8003c76:	440b      	add	r3, r1
 8003c78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c7c:	e00a      	b.n	8003c94 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	b2da      	uxtb	r2, r3
 8003c82:	4908      	ldr	r1, [pc, #32]	@ (8003ca4 <__NVIC_SetPriority+0x50>)
 8003c84:	88fb      	ldrh	r3, [r7, #6]
 8003c86:	f003 030f 	and.w	r3, r3, #15
 8003c8a:	3b04      	subs	r3, #4
 8003c8c:	0112      	lsls	r2, r2, #4
 8003c8e:	b2d2      	uxtb	r2, r2
 8003c90:	440b      	add	r3, r1
 8003c92:	761a      	strb	r2, [r3, #24]
}
 8003c94:	bf00      	nop
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr
 8003ca0:	e000e100 	.word	0xe000e100
 8003ca4:	e000ed00 	.word	0xe000ed00

08003ca8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b089      	sub	sp, #36	@ 0x24
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	60b9      	str	r1, [r7, #8]
 8003cb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f003 0307 	and.w	r3, r3, #7
 8003cba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	f1c3 0307 	rsb	r3, r3, #7
 8003cc2:	2b04      	cmp	r3, #4
 8003cc4:	bf28      	it	cs
 8003cc6:	2304      	movcs	r3, #4
 8003cc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003cca:	69fb      	ldr	r3, [r7, #28]
 8003ccc:	3304      	adds	r3, #4
 8003cce:	2b06      	cmp	r3, #6
 8003cd0:	d902      	bls.n	8003cd8 <NVIC_EncodePriority+0x30>
 8003cd2:	69fb      	ldr	r3, [r7, #28]
 8003cd4:	3b03      	subs	r3, #3
 8003cd6:	e000      	b.n	8003cda <NVIC_EncodePriority+0x32>
 8003cd8:	2300      	movs	r3, #0
 8003cda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cdc:	f04f 32ff 	mov.w	r2, #4294967295
 8003ce0:	69bb      	ldr	r3, [r7, #24]
 8003ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce6:	43da      	mvns	r2, r3
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	401a      	ands	r2, r3
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003cf0:	f04f 31ff 	mov.w	r1, #4294967295
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	fa01 f303 	lsl.w	r3, r1, r3
 8003cfa:	43d9      	mvns	r1, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d00:	4313      	orrs	r3, r2
         );
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3724      	adds	r7, #36	@ 0x24
 8003d06:	46bd      	mov	sp, r7
 8003d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0c:	4770      	bx	lr
	...

08003d10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b082      	sub	sp, #8
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	3b01      	subs	r3, #1
 8003d1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d20:	d301      	bcc.n	8003d26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d22:	2301      	movs	r3, #1
 8003d24:	e00f      	b.n	8003d46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d26:	4a0a      	ldr	r2, [pc, #40]	@ (8003d50 <SysTick_Config+0x40>)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	3b01      	subs	r3, #1
 8003d2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d2e:	210f      	movs	r1, #15
 8003d30:	f04f 30ff 	mov.w	r0, #4294967295
 8003d34:	f7ff ff8e 	bl	8003c54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d38:	4b05      	ldr	r3, [pc, #20]	@ (8003d50 <SysTick_Config+0x40>)
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d3e:	4b04      	ldr	r3, [pc, #16]	@ (8003d50 <SysTick_Config+0x40>)
 8003d40:	2207      	movs	r2, #7
 8003d42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d44:	2300      	movs	r3, #0
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	3708      	adds	r7, #8
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}
 8003d4e:	bf00      	nop
 8003d50:	e000e010 	.word	0xe000e010

08003d54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b082      	sub	sp, #8
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	f7ff ff29 	bl	8003bb4 <__NVIC_SetPriorityGrouping>
}
 8003d62:	bf00      	nop
 8003d64:	3708      	adds	r7, #8
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}

08003d6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d6a:	b580      	push	{r7, lr}
 8003d6c:	b086      	sub	sp, #24
 8003d6e:	af00      	add	r7, sp, #0
 8003d70:	4603      	mov	r3, r0
 8003d72:	60b9      	str	r1, [r7, #8]
 8003d74:	607a      	str	r2, [r7, #4]
 8003d76:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003d78:	f7ff ff40 	bl	8003bfc <__NVIC_GetPriorityGrouping>
 8003d7c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	68b9      	ldr	r1, [r7, #8]
 8003d82:	6978      	ldr	r0, [r7, #20]
 8003d84:	f7ff ff90 	bl	8003ca8 <NVIC_EncodePriority>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003d8e:	4611      	mov	r1, r2
 8003d90:	4618      	mov	r0, r3
 8003d92:	f7ff ff5f 	bl	8003c54 <__NVIC_SetPriority>
}
 8003d96:	bf00      	nop
 8003d98:	3718      	adds	r7, #24
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}

08003d9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d9e:	b580      	push	{r7, lr}
 8003da0:	b082      	sub	sp, #8
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	4603      	mov	r3, r0
 8003da6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003da8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003dac:	4618      	mov	r0, r3
 8003dae:	f7ff ff33 	bl	8003c18 <__NVIC_EnableIRQ>
}
 8003db2:	bf00      	nop
 8003db4:	3708      	adds	r7, #8
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}

08003dba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003dba:	b580      	push	{r7, lr}
 8003dbc:	b082      	sub	sp, #8
 8003dbe:	af00      	add	r7, sp, #0
 8003dc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	f7ff ffa4 	bl	8003d10 <SysTick_Config>
 8003dc8:	4603      	mov	r3, r0
}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	3708      	adds	r7, #8
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}
	...

08003dd4 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8003dd8:	4b06      	ldr	r3, [pc, #24]	@ (8003df4 <HAL_GetCurrentCPUID+0x20>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003de0:	2b70      	cmp	r3, #112	@ 0x70
 8003de2:	d101      	bne.n	8003de8 <HAL_GetCurrentCPUID+0x14>
  {
    return  CM7_CPUID;
 8003de4:	2303      	movs	r3, #3
 8003de6:	e000      	b.n	8003dea <HAL_GetCurrentCPUID+0x16>
  }
  else
  {
    return CM4_CPUID;
 8003de8:	2301      	movs	r3, #1
  }
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr
 8003df4:	e000ed00 	.word	0xe000ed00

08003df8 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b082      	sub	sp, #8
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d101      	bne.n	8003e0a <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 8003e06:	2301      	movs	r3, #1
 8003e08:	e069      	b.n	8003ede <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003e10:	b2db      	uxtb	r3, r3
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d102      	bne.n	8003e1c <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8003e16:	6878      	ldr	r0, [r7, #4]
 8003e18:	f7ff f8e2 	bl	8002fe0 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2202      	movs	r2, #2
 8003e20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	699b      	ldr	r3, [r3, #24]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d002      	beq.n	8003e32 <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	625a      	str	r2, [r3, #36]	@ 0x24
  }
  /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	6819      	ldr	r1, [r3, #0]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	4b2a      	ldr	r3, [pc, #168]	@ (8003ee8 <HAL_DCMI_Init+0xf0>)
 8003e3e:	400b      	ands	r3, r1
 8003e40:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	6819      	ldr	r1, [r3, #0]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	685a      	ldr	r2, [r3, #4]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	695b      	ldr	r3, [r3, #20]
 8003e50:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8003e56:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	691b      	ldr	r3, [r3, #16]
 8003e5c:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8003e62:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	699b      	ldr	r3, [r3, #24]
 8003e68:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8003e6e:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e74:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8003e7a:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e80:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8003e86:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	430a      	orrs	r2, r1
 8003e8e:	601a      	str	r2, [r3, #0]

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	2b10      	cmp	r3, #16
 8003e96:	d112      	bne.n	8003ebe <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	7f1b      	ldrb	r3, [r3, #28]
 8003e9c:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	7f5b      	ldrb	r3, [r3, #29]
 8003ea2:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003ea4:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	7f9b      	ldrb	r3, [r3, #30]
 8003eaa:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8003eac:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	7fdb      	ldrb	r3, [r3, #31]
 8003eb4:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8003eba:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003ebc:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	68da      	ldr	r2, [r3, #12]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f042 021e 	orr.w	r2, r2, #30
 8003ecc:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003edc:	2300      	movs	r3, #0
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3708      	adds	r7, #8
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}
 8003ee6:	bf00      	nop
 8003ee8:	ffe0f007 	.word	0xffe0f007

08003eec <HAL_DCMI_IRQHandler>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for the DCMI.
  * @retval None
  */
void HAL_DCMI_IRQHandler(DCMI_HandleTypeDef *hdcmi)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b084      	sub	sp, #16
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	691b      	ldr	r3, [r3, #16]
 8003efa:	60fb      	str	r3, [r7, #12]

  /* Synchronization error interrupt management *******************************/
  if ((isr_value & DCMI_FLAG_ERRRI) == DCMI_FLAG_ERRRI)
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	f003 0304 	and.w	r3, r3, #4
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d016      	beq.n	8003f34 <HAL_DCMI_IRQHandler+0x48>
  {
    /* Clear the Synchronization error flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	2204      	movs	r2, #4
 8003f0c:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f12:	f043 0202 	orr.w	r2, r3, #2
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2204      	movs	r2, #4
 8003f1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Set the synchronization error callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f26:	4a31      	ldr	r2, [pc, #196]	@ (8003fec <HAL_DCMI_IRQHandler+0x100>)
 8003f28:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Abort the DMA Transfer */
    (void)HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f000 fc00 	bl	8004734 <HAL_DMA_Abort_IT>
  }
  /* Overflow interrupt management ********************************************/
  if ((isr_value & DCMI_FLAG_OVRRI) == DCMI_FLAG_OVRRI)
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	f003 0302 	and.w	r3, r3, #2
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d016      	beq.n	8003f6c <HAL_DCMI_IRQHandler+0x80>
  {
    /* Clear the Overflow flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	2202      	movs	r2, #2
 8003f44:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f4a:	f043 0201 	orr.w	r2, r3, #1
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2204      	movs	r2, #4
 8003f56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Set the overflow callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f5e:	4a23      	ldr	r2, [pc, #140]	@ (8003fec <HAL_DCMI_IRQHandler+0x100>)
 8003f60:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Abort the DMA Transfer */
    (void)HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f66:	4618      	mov	r0, r3
 8003f68:	f000 fbe4 	bl	8004734 <HAL_DMA_Abort_IT>
  }
  /* Line Interrupt management ************************************************/
  if ((isr_value & DCMI_FLAG_LINERI) == DCMI_FLAG_LINERI)
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f003 0310 	and.w	r3, r3, #16
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d006      	beq.n	8003f84 <HAL_DCMI_IRQHandler+0x98>
  {
    /* Clear the Line interrupt flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	2210      	movs	r2, #16
 8003f7c:	615a      	str	r2, [r3, #20]
    /* Line interrupt Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI line event callback*/
    hdcmi->LineEventCallback(hdcmi);
#else
    HAL_DCMI_LineEventCallback(hdcmi);
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f000 f840 	bl	8004004 <HAL_DCMI_LineEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
  /* VSYNC interrupt management ***********************************************/
  if ((isr_value & DCMI_FLAG_VSYNCRI) == DCMI_FLAG_VSYNCRI)
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	f003 0308 	and.w	r3, r3, #8
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d006      	beq.n	8003f9c <HAL_DCMI_IRQHandler+0xb0>
  {
    /* Clear the VSYNC flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	2208      	movs	r2, #8
 8003f94:	615a      	str	r2, [r3, #20]
    /* VSYNC Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI vsync event callback*/
    hdcmi->VsyncEventCallback(hdcmi);
#else
    HAL_DCMI_VsyncEventCallback(hdcmi);
 8003f96:	6878      	ldr	r0, [r7, #4]
 8003f98:	f000 f83e 	bl	8004018 <HAL_DCMI_VsyncEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
  /* FRAME interrupt management ***********************************************/
  if ((isr_value & DCMI_FLAG_FRAMERI) == DCMI_FLAG_FRAMERI)
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	f003 0301 	and.w	r3, r3, #1
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d01d      	beq.n	8003fe2 <HAL_DCMI_IRQHandler+0xf6>
  {
    /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f003 0302 	and.w	r3, r3, #2
 8003fb0:	2b02      	cmp	r3, #2
 8003fb2:	d107      	bne.n	8003fc4 <HAL_DCMI_IRQHandler+0xd8>
    {
      /* Disable the Line, Vsync, Error and Overrun interrupts */
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	68da      	ldr	r2, [r3, #12]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f022 021e 	bic.w	r2, r2, #30
 8003fc2:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Frame interrupt */
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	68da      	ldr	r2, [r3, #12]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f022 0201 	bic.w	r2, r2, #1
 8003fd2:	60da      	str	r2, [r3, #12]

    /* Clear the End of Frame flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_FRAMERI);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	2201      	movs	r2, #1
 8003fda:	615a      	str	r2, [r3, #20]
    /* Frame Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI frame event callback*/
    hdcmi->FrameEventCallback(hdcmi);
#else
    HAL_DCMI_FrameEventCallback(hdcmi);
 8003fdc:	6878      	ldr	r0, [r7, #4]
 8003fde:	f000 f825 	bl	800402c <HAL_DCMI_FrameEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
}
 8003fe2:	bf00      	nop
 8003fe4:	3710      	adds	r7, #16
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}
 8003fea:	bf00      	nop
 8003fec:	08004041 	.word	0x08004041

08003ff0 <HAL_DCMI_ErrorCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b083      	sub	sp, #12
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_ErrorCallback could be implemented in the user file
   */
}
 8003ff8:	bf00      	nop
 8003ffa:	370c      	adds	r7, #12
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004002:	4770      	bx	lr

08004004 <HAL_DCMI_LineEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8004004:	b480      	push	{r7}
 8004006:	b083      	sub	sp, #12
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_LineEventCallback could be implemented in the user file
   */
}
 800400c:	bf00      	nop
 800400e:	370c      	adds	r7, #12
 8004010:	46bd      	mov	sp, r7
 8004012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004016:	4770      	bx	lr

08004018 <HAL_DCMI_VsyncEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8004018:	b480      	push	{r7}
 800401a:	b083      	sub	sp, #12
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_VsyncEventCallback could be implemented in the user file
   */
}
 8004020:	bf00      	nop
 8004022:	370c      	adds	r7, #12
 8004024:	46bd      	mov	sp, r7
 8004026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402a:	4770      	bx	lr

0800402c <HAL_DCMI_FrameEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 800402c:	b480      	push	{r7}
 800402e:	b083      	sub	sp, #12
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_FrameEventCallback could be implemented in the user file
   */
}
 8004034:	bf00      	nop
 8004036:	370c      	adds	r7, #12
 8004038:	46bd      	mov	sp, r7
 800403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403e:	4770      	bx	lr

08004040 <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b084      	sub	sp, #16
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800404c:	60fb      	str	r3, [r7, #12]

  if (hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004052:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004054:	2b02      	cmp	r3, #2
 8004056:	d009      	beq.n	800406c <DCMI_DMAError+0x2c>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2201      	movs	r2, #1
 800405c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Set DCMI Error Code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004064:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
  /*Call registered DCMI error callback*/
  hdcmi->ErrorCallback(hdcmi);
#else
  HAL_DCMI_ErrorCallback(hdcmi);
 800406c:	68f8      	ldr	r0, [r7, #12]
 800406e:	f7ff ffbf 	bl	8003ff0 <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
}
 8004072:	bf00      	nop
 8004074:	3710      	adds	r7, #16
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}
	...

0800407c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b086      	sub	sp, #24
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004084:	f7ff fd5a 	bl	8003b3c <HAL_GetTick>
 8004088:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d101      	bne.n	8004094 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	e316      	b.n	80046c2 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a66      	ldr	r2, [pc, #408]	@ (8004234 <HAL_DMA_Init+0x1b8>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d04a      	beq.n	8004134 <HAL_DMA_Init+0xb8>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4a65      	ldr	r2, [pc, #404]	@ (8004238 <HAL_DMA_Init+0x1bc>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d045      	beq.n	8004134 <HAL_DMA_Init+0xb8>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a63      	ldr	r2, [pc, #396]	@ (800423c <HAL_DMA_Init+0x1c0>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d040      	beq.n	8004134 <HAL_DMA_Init+0xb8>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a62      	ldr	r2, [pc, #392]	@ (8004240 <HAL_DMA_Init+0x1c4>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d03b      	beq.n	8004134 <HAL_DMA_Init+0xb8>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a60      	ldr	r2, [pc, #384]	@ (8004244 <HAL_DMA_Init+0x1c8>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d036      	beq.n	8004134 <HAL_DMA_Init+0xb8>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a5f      	ldr	r2, [pc, #380]	@ (8004248 <HAL_DMA_Init+0x1cc>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d031      	beq.n	8004134 <HAL_DMA_Init+0xb8>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a5d      	ldr	r2, [pc, #372]	@ (800424c <HAL_DMA_Init+0x1d0>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d02c      	beq.n	8004134 <HAL_DMA_Init+0xb8>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a5c      	ldr	r2, [pc, #368]	@ (8004250 <HAL_DMA_Init+0x1d4>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d027      	beq.n	8004134 <HAL_DMA_Init+0xb8>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a5a      	ldr	r2, [pc, #360]	@ (8004254 <HAL_DMA_Init+0x1d8>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d022      	beq.n	8004134 <HAL_DMA_Init+0xb8>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4a59      	ldr	r2, [pc, #356]	@ (8004258 <HAL_DMA_Init+0x1dc>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d01d      	beq.n	8004134 <HAL_DMA_Init+0xb8>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a57      	ldr	r2, [pc, #348]	@ (800425c <HAL_DMA_Init+0x1e0>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d018      	beq.n	8004134 <HAL_DMA_Init+0xb8>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a56      	ldr	r2, [pc, #344]	@ (8004260 <HAL_DMA_Init+0x1e4>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d013      	beq.n	8004134 <HAL_DMA_Init+0xb8>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a54      	ldr	r2, [pc, #336]	@ (8004264 <HAL_DMA_Init+0x1e8>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d00e      	beq.n	8004134 <HAL_DMA_Init+0xb8>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a53      	ldr	r2, [pc, #332]	@ (8004268 <HAL_DMA_Init+0x1ec>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d009      	beq.n	8004134 <HAL_DMA_Init+0xb8>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a51      	ldr	r2, [pc, #324]	@ (800426c <HAL_DMA_Init+0x1f0>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d004      	beq.n	8004134 <HAL_DMA_Init+0xb8>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a50      	ldr	r2, [pc, #320]	@ (8004270 <HAL_DMA_Init+0x1f4>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d101      	bne.n	8004138 <HAL_DMA_Init+0xbc>
 8004134:	2301      	movs	r3, #1
 8004136:	e000      	b.n	800413a <HAL_DMA_Init+0xbe>
 8004138:	2300      	movs	r3, #0
 800413a:	2b00      	cmp	r3, #0
 800413c:	f000 813b 	beq.w	80043b6 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2202      	movs	r2, #2
 8004144:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2200      	movs	r2, #0
 800414c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a37      	ldr	r2, [pc, #220]	@ (8004234 <HAL_DMA_Init+0x1b8>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d04a      	beq.n	80041f0 <HAL_DMA_Init+0x174>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a36      	ldr	r2, [pc, #216]	@ (8004238 <HAL_DMA_Init+0x1bc>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d045      	beq.n	80041f0 <HAL_DMA_Init+0x174>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a34      	ldr	r2, [pc, #208]	@ (800423c <HAL_DMA_Init+0x1c0>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d040      	beq.n	80041f0 <HAL_DMA_Init+0x174>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a33      	ldr	r2, [pc, #204]	@ (8004240 <HAL_DMA_Init+0x1c4>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d03b      	beq.n	80041f0 <HAL_DMA_Init+0x174>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a31      	ldr	r2, [pc, #196]	@ (8004244 <HAL_DMA_Init+0x1c8>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d036      	beq.n	80041f0 <HAL_DMA_Init+0x174>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a30      	ldr	r2, [pc, #192]	@ (8004248 <HAL_DMA_Init+0x1cc>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d031      	beq.n	80041f0 <HAL_DMA_Init+0x174>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a2e      	ldr	r2, [pc, #184]	@ (800424c <HAL_DMA_Init+0x1d0>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d02c      	beq.n	80041f0 <HAL_DMA_Init+0x174>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a2d      	ldr	r2, [pc, #180]	@ (8004250 <HAL_DMA_Init+0x1d4>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d027      	beq.n	80041f0 <HAL_DMA_Init+0x174>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a2b      	ldr	r2, [pc, #172]	@ (8004254 <HAL_DMA_Init+0x1d8>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d022      	beq.n	80041f0 <HAL_DMA_Init+0x174>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a2a      	ldr	r2, [pc, #168]	@ (8004258 <HAL_DMA_Init+0x1dc>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d01d      	beq.n	80041f0 <HAL_DMA_Init+0x174>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a28      	ldr	r2, [pc, #160]	@ (800425c <HAL_DMA_Init+0x1e0>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d018      	beq.n	80041f0 <HAL_DMA_Init+0x174>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a27      	ldr	r2, [pc, #156]	@ (8004260 <HAL_DMA_Init+0x1e4>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d013      	beq.n	80041f0 <HAL_DMA_Init+0x174>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a25      	ldr	r2, [pc, #148]	@ (8004264 <HAL_DMA_Init+0x1e8>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d00e      	beq.n	80041f0 <HAL_DMA_Init+0x174>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a24      	ldr	r2, [pc, #144]	@ (8004268 <HAL_DMA_Init+0x1ec>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d009      	beq.n	80041f0 <HAL_DMA_Init+0x174>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a22      	ldr	r2, [pc, #136]	@ (800426c <HAL_DMA_Init+0x1f0>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d004      	beq.n	80041f0 <HAL_DMA_Init+0x174>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a21      	ldr	r2, [pc, #132]	@ (8004270 <HAL_DMA_Init+0x1f4>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d108      	bne.n	8004202 <HAL_DMA_Init+0x186>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f022 0201 	bic.w	r2, r2, #1
 80041fe:	601a      	str	r2, [r3, #0]
 8004200:	e007      	b.n	8004212 <HAL_DMA_Init+0x196>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f022 0201 	bic.w	r2, r2, #1
 8004210:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004212:	e02f      	b.n	8004274 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004214:	f7ff fc92 	bl	8003b3c <HAL_GetTick>
 8004218:	4602      	mov	r2, r0
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	1ad3      	subs	r3, r2, r3
 800421e:	2b05      	cmp	r3, #5
 8004220:	d928      	bls.n	8004274 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2220      	movs	r2, #32
 8004226:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2203      	movs	r2, #3
 800422c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8004230:	2301      	movs	r3, #1
 8004232:	e246      	b.n	80046c2 <HAL_DMA_Init+0x646>
 8004234:	40020010 	.word	0x40020010
 8004238:	40020028 	.word	0x40020028
 800423c:	40020040 	.word	0x40020040
 8004240:	40020058 	.word	0x40020058
 8004244:	40020070 	.word	0x40020070
 8004248:	40020088 	.word	0x40020088
 800424c:	400200a0 	.word	0x400200a0
 8004250:	400200b8 	.word	0x400200b8
 8004254:	40020410 	.word	0x40020410
 8004258:	40020428 	.word	0x40020428
 800425c:	40020440 	.word	0x40020440
 8004260:	40020458 	.word	0x40020458
 8004264:	40020470 	.word	0x40020470
 8004268:	40020488 	.word	0x40020488
 800426c:	400204a0 	.word	0x400204a0
 8004270:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 0301 	and.w	r3, r3, #1
 800427e:	2b00      	cmp	r3, #0
 8004280:	d1c8      	bne.n	8004214 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800428a:	697a      	ldr	r2, [r7, #20]
 800428c:	4b83      	ldr	r3, [pc, #524]	@ (800449c <HAL_DMA_Init+0x420>)
 800428e:	4013      	ands	r3, r2
 8004290:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800429a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	691b      	ldr	r3, [r3, #16]
 80042a0:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042a6:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	699b      	ldr	r3, [r3, #24]
 80042ac:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042b2:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6a1b      	ldr	r3, [r3, #32]
 80042b8:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80042ba:	697a      	ldr	r2, [r7, #20]
 80042bc:	4313      	orrs	r3, r2
 80042be:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c4:	2b04      	cmp	r3, #4
 80042c6:	d107      	bne.n	80042d8 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042d0:	4313      	orrs	r3, r2
 80042d2:	697a      	ldr	r2, [r7, #20]
 80042d4:	4313      	orrs	r3, r2
 80042d6:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80042d8:	4b71      	ldr	r3, [pc, #452]	@ (80044a0 <HAL_DMA_Init+0x424>)
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	4b71      	ldr	r3, [pc, #452]	@ (80044a4 <HAL_DMA_Init+0x428>)
 80042de:	4013      	ands	r3, r2
 80042e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80042e4:	d328      	bcc.n	8004338 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	2b28      	cmp	r3, #40	@ 0x28
 80042ec:	d903      	bls.n	80042f6 <HAL_DMA_Init+0x27a>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	2b2e      	cmp	r3, #46	@ 0x2e
 80042f4:	d917      	bls.n	8004326 <HAL_DMA_Init+0x2aa>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	2b3e      	cmp	r3, #62	@ 0x3e
 80042fc:	d903      	bls.n	8004306 <HAL_DMA_Init+0x28a>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	2b42      	cmp	r3, #66	@ 0x42
 8004304:	d90f      	bls.n	8004326 <HAL_DMA_Init+0x2aa>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	2b46      	cmp	r3, #70	@ 0x46
 800430c:	d903      	bls.n	8004316 <HAL_DMA_Init+0x29a>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	2b48      	cmp	r3, #72	@ 0x48
 8004314:	d907      	bls.n	8004326 <HAL_DMA_Init+0x2aa>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	2b4e      	cmp	r3, #78	@ 0x4e
 800431c:	d905      	bls.n	800432a <HAL_DMA_Init+0x2ae>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	2b52      	cmp	r3, #82	@ 0x52
 8004324:	d801      	bhi.n	800432a <HAL_DMA_Init+0x2ae>
 8004326:	2301      	movs	r3, #1
 8004328:	e000      	b.n	800432c <HAL_DMA_Init+0x2b0>
 800432a:	2300      	movs	r3, #0
 800432c:	2b00      	cmp	r3, #0
 800432e:	d003      	beq.n	8004338 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004336:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	697a      	ldr	r2, [r7, #20]
 800433e:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	695b      	ldr	r3, [r3, #20]
 8004346:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	f023 0307 	bic.w	r3, r3, #7
 800434e:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004354:	697a      	ldr	r2, [r7, #20]
 8004356:	4313      	orrs	r3, r2
 8004358:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800435e:	2b04      	cmp	r3, #4
 8004360:	d117      	bne.n	8004392 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004366:	697a      	ldr	r2, [r7, #20]
 8004368:	4313      	orrs	r3, r2
 800436a:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004370:	2b00      	cmp	r3, #0
 8004372:	d00e      	beq.n	8004392 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004374:	6878      	ldr	r0, [r7, #4]
 8004376:	f001 fbff 	bl	8005b78 <DMA_CheckFifoParam>
 800437a:	4603      	mov	r3, r0
 800437c:	2b00      	cmp	r3, #0
 800437e:	d008      	beq.n	8004392 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2240      	movs	r2, #64	@ 0x40
 8004384:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2201      	movs	r2, #1
 800438a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	e197      	b.n	80046c2 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	697a      	ldr	r2, [r7, #20]
 8004398:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f001 fb3a 	bl	8005a14 <DMA_CalcBaseAndBitshift>
 80043a0:	4603      	mov	r3, r0
 80043a2:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043a8:	f003 031f 	and.w	r3, r3, #31
 80043ac:	223f      	movs	r2, #63	@ 0x3f
 80043ae:	409a      	lsls	r2, r3
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	609a      	str	r2, [r3, #8]
 80043b4:	e0cd      	b.n	8004552 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a3b      	ldr	r2, [pc, #236]	@ (80044a8 <HAL_DMA_Init+0x42c>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d022      	beq.n	8004406 <HAL_DMA_Init+0x38a>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a39      	ldr	r2, [pc, #228]	@ (80044ac <HAL_DMA_Init+0x430>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d01d      	beq.n	8004406 <HAL_DMA_Init+0x38a>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a38      	ldr	r2, [pc, #224]	@ (80044b0 <HAL_DMA_Init+0x434>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d018      	beq.n	8004406 <HAL_DMA_Init+0x38a>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a36      	ldr	r2, [pc, #216]	@ (80044b4 <HAL_DMA_Init+0x438>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d013      	beq.n	8004406 <HAL_DMA_Init+0x38a>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a35      	ldr	r2, [pc, #212]	@ (80044b8 <HAL_DMA_Init+0x43c>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d00e      	beq.n	8004406 <HAL_DMA_Init+0x38a>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a33      	ldr	r2, [pc, #204]	@ (80044bc <HAL_DMA_Init+0x440>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d009      	beq.n	8004406 <HAL_DMA_Init+0x38a>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a32      	ldr	r2, [pc, #200]	@ (80044c0 <HAL_DMA_Init+0x444>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d004      	beq.n	8004406 <HAL_DMA_Init+0x38a>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a30      	ldr	r2, [pc, #192]	@ (80044c4 <HAL_DMA_Init+0x448>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d101      	bne.n	800440a <HAL_DMA_Init+0x38e>
 8004406:	2301      	movs	r3, #1
 8004408:	e000      	b.n	800440c <HAL_DMA_Init+0x390>
 800440a:	2300      	movs	r3, #0
 800440c:	2b00      	cmp	r3, #0
 800440e:	f000 8097 	beq.w	8004540 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a24      	ldr	r2, [pc, #144]	@ (80044a8 <HAL_DMA_Init+0x42c>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d021      	beq.n	8004460 <HAL_DMA_Init+0x3e4>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a22      	ldr	r2, [pc, #136]	@ (80044ac <HAL_DMA_Init+0x430>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d01c      	beq.n	8004460 <HAL_DMA_Init+0x3e4>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a21      	ldr	r2, [pc, #132]	@ (80044b0 <HAL_DMA_Init+0x434>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d017      	beq.n	8004460 <HAL_DMA_Init+0x3e4>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a1f      	ldr	r2, [pc, #124]	@ (80044b4 <HAL_DMA_Init+0x438>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d012      	beq.n	8004460 <HAL_DMA_Init+0x3e4>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a1e      	ldr	r2, [pc, #120]	@ (80044b8 <HAL_DMA_Init+0x43c>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d00d      	beq.n	8004460 <HAL_DMA_Init+0x3e4>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a1c      	ldr	r2, [pc, #112]	@ (80044bc <HAL_DMA_Init+0x440>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d008      	beq.n	8004460 <HAL_DMA_Init+0x3e4>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a1b      	ldr	r2, [pc, #108]	@ (80044c0 <HAL_DMA_Init+0x444>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d003      	beq.n	8004460 <HAL_DMA_Init+0x3e4>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a19      	ldr	r2, [pc, #100]	@ (80044c4 <HAL_DMA_Init+0x448>)
 800445e:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2202      	movs	r2, #2
 8004464:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2200      	movs	r2, #0
 800446c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004478:	697a      	ldr	r2, [r7, #20]
 800447a:	4b13      	ldr	r3, [pc, #76]	@ (80044c8 <HAL_DMA_Init+0x44c>)
 800447c:	4013      	ands	r3, r2
 800447e:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	2b40      	cmp	r3, #64	@ 0x40
 8004486:	d021      	beq.n	80044cc <HAL_DMA_Init+0x450>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	2b80      	cmp	r3, #128	@ 0x80
 800448e:	d102      	bne.n	8004496 <HAL_DMA_Init+0x41a>
 8004490:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004494:	e01b      	b.n	80044ce <HAL_DMA_Init+0x452>
 8004496:	2300      	movs	r3, #0
 8004498:	e019      	b.n	80044ce <HAL_DMA_Init+0x452>
 800449a:	bf00      	nop
 800449c:	fe10803f 	.word	0xfe10803f
 80044a0:	5c001000 	.word	0x5c001000
 80044a4:	ffff0000 	.word	0xffff0000
 80044a8:	58025408 	.word	0x58025408
 80044ac:	5802541c 	.word	0x5802541c
 80044b0:	58025430 	.word	0x58025430
 80044b4:	58025444 	.word	0x58025444
 80044b8:	58025458 	.word	0x58025458
 80044bc:	5802546c 	.word	0x5802546c
 80044c0:	58025480 	.word	0x58025480
 80044c4:	58025494 	.word	0x58025494
 80044c8:	fffe000f 	.word	0xfffe000f
 80044cc:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80044ce:	687a      	ldr	r2, [r7, #4]
 80044d0:	68d2      	ldr	r2, [r2, #12]
 80044d2:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80044d4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	691b      	ldr	r3, [r3, #16]
 80044da:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80044dc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	695b      	ldr	r3, [r3, #20]
 80044e2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80044e4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	699b      	ldr	r3, [r3, #24]
 80044ea:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80044ec:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	69db      	ldr	r3, [r3, #28]
 80044f2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80044f4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6a1b      	ldr	r3, [r3, #32]
 80044fa:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80044fc:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80044fe:	697a      	ldr	r2, [r7, #20]
 8004500:	4313      	orrs	r3, r2
 8004502:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	697a      	ldr	r2, [r7, #20]
 800450a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	461a      	mov	r2, r3
 8004512:	4b6e      	ldr	r3, [pc, #440]	@ (80046cc <HAL_DMA_Init+0x650>)
 8004514:	4413      	add	r3, r2
 8004516:	4a6e      	ldr	r2, [pc, #440]	@ (80046d0 <HAL_DMA_Init+0x654>)
 8004518:	fba2 2303 	umull	r2, r3, r2, r3
 800451c:	091b      	lsrs	r3, r3, #4
 800451e:	009a      	lsls	r2, r3, #2
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	f001 fa75 	bl	8005a14 <DMA_CalcBaseAndBitshift>
 800452a:	4603      	mov	r3, r0
 800452c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004532:	f003 031f 	and.w	r3, r3, #31
 8004536:	2201      	movs	r2, #1
 8004538:	409a      	lsls	r2, r3
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	605a      	str	r2, [r3, #4]
 800453e:	e008      	b.n	8004552 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2240      	movs	r2, #64	@ 0x40
 8004544:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2203      	movs	r2, #3
 800454a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	e0b7      	b.n	80046c2 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a5f      	ldr	r2, [pc, #380]	@ (80046d4 <HAL_DMA_Init+0x658>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d072      	beq.n	8004642 <HAL_DMA_Init+0x5c6>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a5d      	ldr	r2, [pc, #372]	@ (80046d8 <HAL_DMA_Init+0x65c>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d06d      	beq.n	8004642 <HAL_DMA_Init+0x5c6>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a5c      	ldr	r2, [pc, #368]	@ (80046dc <HAL_DMA_Init+0x660>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d068      	beq.n	8004642 <HAL_DMA_Init+0x5c6>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a5a      	ldr	r2, [pc, #360]	@ (80046e0 <HAL_DMA_Init+0x664>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d063      	beq.n	8004642 <HAL_DMA_Init+0x5c6>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a59      	ldr	r2, [pc, #356]	@ (80046e4 <HAL_DMA_Init+0x668>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d05e      	beq.n	8004642 <HAL_DMA_Init+0x5c6>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a57      	ldr	r2, [pc, #348]	@ (80046e8 <HAL_DMA_Init+0x66c>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d059      	beq.n	8004642 <HAL_DMA_Init+0x5c6>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a56      	ldr	r2, [pc, #344]	@ (80046ec <HAL_DMA_Init+0x670>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d054      	beq.n	8004642 <HAL_DMA_Init+0x5c6>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a54      	ldr	r2, [pc, #336]	@ (80046f0 <HAL_DMA_Init+0x674>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d04f      	beq.n	8004642 <HAL_DMA_Init+0x5c6>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a53      	ldr	r2, [pc, #332]	@ (80046f4 <HAL_DMA_Init+0x678>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d04a      	beq.n	8004642 <HAL_DMA_Init+0x5c6>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a51      	ldr	r2, [pc, #324]	@ (80046f8 <HAL_DMA_Init+0x67c>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d045      	beq.n	8004642 <HAL_DMA_Init+0x5c6>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a50      	ldr	r2, [pc, #320]	@ (80046fc <HAL_DMA_Init+0x680>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d040      	beq.n	8004642 <HAL_DMA_Init+0x5c6>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a4e      	ldr	r2, [pc, #312]	@ (8004700 <HAL_DMA_Init+0x684>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d03b      	beq.n	8004642 <HAL_DMA_Init+0x5c6>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a4d      	ldr	r2, [pc, #308]	@ (8004704 <HAL_DMA_Init+0x688>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d036      	beq.n	8004642 <HAL_DMA_Init+0x5c6>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a4b      	ldr	r2, [pc, #300]	@ (8004708 <HAL_DMA_Init+0x68c>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d031      	beq.n	8004642 <HAL_DMA_Init+0x5c6>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a4a      	ldr	r2, [pc, #296]	@ (800470c <HAL_DMA_Init+0x690>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d02c      	beq.n	8004642 <HAL_DMA_Init+0x5c6>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a48      	ldr	r2, [pc, #288]	@ (8004710 <HAL_DMA_Init+0x694>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d027      	beq.n	8004642 <HAL_DMA_Init+0x5c6>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4a47      	ldr	r2, [pc, #284]	@ (8004714 <HAL_DMA_Init+0x698>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d022      	beq.n	8004642 <HAL_DMA_Init+0x5c6>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a45      	ldr	r2, [pc, #276]	@ (8004718 <HAL_DMA_Init+0x69c>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d01d      	beq.n	8004642 <HAL_DMA_Init+0x5c6>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a44      	ldr	r2, [pc, #272]	@ (800471c <HAL_DMA_Init+0x6a0>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d018      	beq.n	8004642 <HAL_DMA_Init+0x5c6>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a42      	ldr	r2, [pc, #264]	@ (8004720 <HAL_DMA_Init+0x6a4>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d013      	beq.n	8004642 <HAL_DMA_Init+0x5c6>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a41      	ldr	r2, [pc, #260]	@ (8004724 <HAL_DMA_Init+0x6a8>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d00e      	beq.n	8004642 <HAL_DMA_Init+0x5c6>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a3f      	ldr	r2, [pc, #252]	@ (8004728 <HAL_DMA_Init+0x6ac>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d009      	beq.n	8004642 <HAL_DMA_Init+0x5c6>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a3e      	ldr	r2, [pc, #248]	@ (800472c <HAL_DMA_Init+0x6b0>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d004      	beq.n	8004642 <HAL_DMA_Init+0x5c6>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a3c      	ldr	r2, [pc, #240]	@ (8004730 <HAL_DMA_Init+0x6b4>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d101      	bne.n	8004646 <HAL_DMA_Init+0x5ca>
 8004642:	2301      	movs	r3, #1
 8004644:	e000      	b.n	8004648 <HAL_DMA_Init+0x5cc>
 8004646:	2300      	movs	r3, #0
 8004648:	2b00      	cmp	r3, #0
 800464a:	d032      	beq.n	80046b2 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800464c:	6878      	ldr	r0, [r7, #4]
 800464e:	f001 fb0f 	bl	8005c70 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	2b80      	cmp	r3, #128	@ 0x80
 8004658:	d102      	bne.n	8004660 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2200      	movs	r2, #0
 800465e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	685a      	ldr	r2, [r3, #4]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004668:	b2d2      	uxtb	r2, r2
 800466a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004674:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d010      	beq.n	80046a0 <HAL_DMA_Init+0x624>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	2b08      	cmp	r3, #8
 8004684:	d80c      	bhi.n	80046a0 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f001 fb8c 	bl	8005da4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004690:	2200      	movs	r2, #0
 8004692:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004698:	687a      	ldr	r2, [r7, #4]
 800469a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800469c:	605a      	str	r2, [r3, #4]
 800469e:	e008      	b.n	80046b2 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2200      	movs	r2, #0
 80046a4:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2200      	movs	r2, #0
 80046aa:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2200      	movs	r2, #0
 80046b0:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2200      	movs	r2, #0
 80046b6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80046c0:	2300      	movs	r3, #0
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3718      	adds	r7, #24
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	a7fdabf8 	.word	0xa7fdabf8
 80046d0:	cccccccd 	.word	0xcccccccd
 80046d4:	40020010 	.word	0x40020010
 80046d8:	40020028 	.word	0x40020028
 80046dc:	40020040 	.word	0x40020040
 80046e0:	40020058 	.word	0x40020058
 80046e4:	40020070 	.word	0x40020070
 80046e8:	40020088 	.word	0x40020088
 80046ec:	400200a0 	.word	0x400200a0
 80046f0:	400200b8 	.word	0x400200b8
 80046f4:	40020410 	.word	0x40020410
 80046f8:	40020428 	.word	0x40020428
 80046fc:	40020440 	.word	0x40020440
 8004700:	40020458 	.word	0x40020458
 8004704:	40020470 	.word	0x40020470
 8004708:	40020488 	.word	0x40020488
 800470c:	400204a0 	.word	0x400204a0
 8004710:	400204b8 	.word	0x400204b8
 8004714:	58025408 	.word	0x58025408
 8004718:	5802541c 	.word	0x5802541c
 800471c:	58025430 	.word	0x58025430
 8004720:	58025444 	.word	0x58025444
 8004724:	58025458 	.word	0x58025458
 8004728:	5802546c 	.word	0x5802546c
 800472c:	58025480 	.word	0x58025480
 8004730:	58025494 	.word	0x58025494

08004734 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b084      	sub	sp, #16
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d101      	bne.n	8004746 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	e237      	b.n	8004bb6 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800474c:	b2db      	uxtb	r3, r3
 800474e:	2b02      	cmp	r3, #2
 8004750:	d004      	beq.n	800475c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2280      	movs	r2, #128	@ 0x80
 8004756:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004758:	2301      	movs	r3, #1
 800475a:	e22c      	b.n	8004bb6 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a5c      	ldr	r2, [pc, #368]	@ (80048d4 <HAL_DMA_Abort_IT+0x1a0>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d04a      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a5b      	ldr	r2, [pc, #364]	@ (80048d8 <HAL_DMA_Abort_IT+0x1a4>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d045      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a59      	ldr	r2, [pc, #356]	@ (80048dc <HAL_DMA_Abort_IT+0x1a8>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d040      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a58      	ldr	r2, [pc, #352]	@ (80048e0 <HAL_DMA_Abort_IT+0x1ac>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d03b      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a56      	ldr	r2, [pc, #344]	@ (80048e4 <HAL_DMA_Abort_IT+0x1b0>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d036      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a55      	ldr	r2, [pc, #340]	@ (80048e8 <HAL_DMA_Abort_IT+0x1b4>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d031      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a53      	ldr	r2, [pc, #332]	@ (80048ec <HAL_DMA_Abort_IT+0x1b8>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d02c      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a52      	ldr	r2, [pc, #328]	@ (80048f0 <HAL_DMA_Abort_IT+0x1bc>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d027      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a50      	ldr	r2, [pc, #320]	@ (80048f4 <HAL_DMA_Abort_IT+0x1c0>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d022      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a4f      	ldr	r2, [pc, #316]	@ (80048f8 <HAL_DMA_Abort_IT+0x1c4>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d01d      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a4d      	ldr	r2, [pc, #308]	@ (80048fc <HAL_DMA_Abort_IT+0x1c8>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d018      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a4c      	ldr	r2, [pc, #304]	@ (8004900 <HAL_DMA_Abort_IT+0x1cc>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d013      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a4a      	ldr	r2, [pc, #296]	@ (8004904 <HAL_DMA_Abort_IT+0x1d0>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d00e      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a49      	ldr	r2, [pc, #292]	@ (8004908 <HAL_DMA_Abort_IT+0x1d4>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d009      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a47      	ldr	r2, [pc, #284]	@ (800490c <HAL_DMA_Abort_IT+0x1d8>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d004      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a46      	ldr	r2, [pc, #280]	@ (8004910 <HAL_DMA_Abort_IT+0x1dc>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d101      	bne.n	8004800 <HAL_DMA_Abort_IT+0xcc>
 80047fc:	2301      	movs	r3, #1
 80047fe:	e000      	b.n	8004802 <HAL_DMA_Abort_IT+0xce>
 8004800:	2300      	movs	r3, #0
 8004802:	2b00      	cmp	r3, #0
 8004804:	f000 8086 	beq.w	8004914 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2204      	movs	r2, #4
 800480c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a2f      	ldr	r2, [pc, #188]	@ (80048d4 <HAL_DMA_Abort_IT+0x1a0>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d04a      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a2e      	ldr	r2, [pc, #184]	@ (80048d8 <HAL_DMA_Abort_IT+0x1a4>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d045      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a2c      	ldr	r2, [pc, #176]	@ (80048dc <HAL_DMA_Abort_IT+0x1a8>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d040      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a2b      	ldr	r2, [pc, #172]	@ (80048e0 <HAL_DMA_Abort_IT+0x1ac>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d03b      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a29      	ldr	r2, [pc, #164]	@ (80048e4 <HAL_DMA_Abort_IT+0x1b0>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d036      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a28      	ldr	r2, [pc, #160]	@ (80048e8 <HAL_DMA_Abort_IT+0x1b4>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d031      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a26      	ldr	r2, [pc, #152]	@ (80048ec <HAL_DMA_Abort_IT+0x1b8>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d02c      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a25      	ldr	r2, [pc, #148]	@ (80048f0 <HAL_DMA_Abort_IT+0x1bc>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d027      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a23      	ldr	r2, [pc, #140]	@ (80048f4 <HAL_DMA_Abort_IT+0x1c0>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d022      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a22      	ldr	r2, [pc, #136]	@ (80048f8 <HAL_DMA_Abort_IT+0x1c4>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d01d      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a20      	ldr	r2, [pc, #128]	@ (80048fc <HAL_DMA_Abort_IT+0x1c8>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d018      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a1f      	ldr	r2, [pc, #124]	@ (8004900 <HAL_DMA_Abort_IT+0x1cc>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d013      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a1d      	ldr	r2, [pc, #116]	@ (8004904 <HAL_DMA_Abort_IT+0x1d0>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d00e      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4a1c      	ldr	r2, [pc, #112]	@ (8004908 <HAL_DMA_Abort_IT+0x1d4>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d009      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a1a      	ldr	r2, [pc, #104]	@ (800490c <HAL_DMA_Abort_IT+0x1d8>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d004      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a19      	ldr	r2, [pc, #100]	@ (8004910 <HAL_DMA_Abort_IT+0x1dc>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d108      	bne.n	80048c2 <HAL_DMA_Abort_IT+0x18e>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f022 0201 	bic.w	r2, r2, #1
 80048be:	601a      	str	r2, [r3, #0]
 80048c0:	e178      	b.n	8004bb4 <HAL_DMA_Abort_IT+0x480>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f022 0201 	bic.w	r2, r2, #1
 80048d0:	601a      	str	r2, [r3, #0]
 80048d2:	e16f      	b.n	8004bb4 <HAL_DMA_Abort_IT+0x480>
 80048d4:	40020010 	.word	0x40020010
 80048d8:	40020028 	.word	0x40020028
 80048dc:	40020040 	.word	0x40020040
 80048e0:	40020058 	.word	0x40020058
 80048e4:	40020070 	.word	0x40020070
 80048e8:	40020088 	.word	0x40020088
 80048ec:	400200a0 	.word	0x400200a0
 80048f0:	400200b8 	.word	0x400200b8
 80048f4:	40020410 	.word	0x40020410
 80048f8:	40020428 	.word	0x40020428
 80048fc:	40020440 	.word	0x40020440
 8004900:	40020458 	.word	0x40020458
 8004904:	40020470 	.word	0x40020470
 8004908:	40020488 	.word	0x40020488
 800490c:	400204a0 	.word	0x400204a0
 8004910:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f022 020e 	bic.w	r2, r2, #14
 8004922:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a6c      	ldr	r2, [pc, #432]	@ (8004adc <HAL_DMA_Abort_IT+0x3a8>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d04a      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a6b      	ldr	r2, [pc, #428]	@ (8004ae0 <HAL_DMA_Abort_IT+0x3ac>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d045      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a69      	ldr	r2, [pc, #420]	@ (8004ae4 <HAL_DMA_Abort_IT+0x3b0>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d040      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a68      	ldr	r2, [pc, #416]	@ (8004ae8 <HAL_DMA_Abort_IT+0x3b4>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d03b      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4a66      	ldr	r2, [pc, #408]	@ (8004aec <HAL_DMA_Abort_IT+0x3b8>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d036      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a65      	ldr	r2, [pc, #404]	@ (8004af0 <HAL_DMA_Abort_IT+0x3bc>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d031      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4a63      	ldr	r2, [pc, #396]	@ (8004af4 <HAL_DMA_Abort_IT+0x3c0>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d02c      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4a62      	ldr	r2, [pc, #392]	@ (8004af8 <HAL_DMA_Abort_IT+0x3c4>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d027      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a60      	ldr	r2, [pc, #384]	@ (8004afc <HAL_DMA_Abort_IT+0x3c8>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d022      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4a5f      	ldr	r2, [pc, #380]	@ (8004b00 <HAL_DMA_Abort_IT+0x3cc>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d01d      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a5d      	ldr	r2, [pc, #372]	@ (8004b04 <HAL_DMA_Abort_IT+0x3d0>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d018      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4a5c      	ldr	r2, [pc, #368]	@ (8004b08 <HAL_DMA_Abort_IT+0x3d4>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d013      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4a5a      	ldr	r2, [pc, #360]	@ (8004b0c <HAL_DMA_Abort_IT+0x3d8>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d00e      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4a59      	ldr	r2, [pc, #356]	@ (8004b10 <HAL_DMA_Abort_IT+0x3dc>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d009      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a57      	ldr	r2, [pc, #348]	@ (8004b14 <HAL_DMA_Abort_IT+0x3e0>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d004      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a56      	ldr	r2, [pc, #344]	@ (8004b18 <HAL_DMA_Abort_IT+0x3e4>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d108      	bne.n	80049d6 <HAL_DMA_Abort_IT+0x2a2>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f022 0201 	bic.w	r2, r2, #1
 80049d2:	601a      	str	r2, [r3, #0]
 80049d4:	e007      	b.n	80049e6 <HAL_DMA_Abort_IT+0x2b2>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	681a      	ldr	r2, [r3, #0]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f022 0201 	bic.w	r2, r2, #1
 80049e4:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a3c      	ldr	r2, [pc, #240]	@ (8004adc <HAL_DMA_Abort_IT+0x3a8>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d072      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a3a      	ldr	r2, [pc, #232]	@ (8004ae0 <HAL_DMA_Abort_IT+0x3ac>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d06d      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a39      	ldr	r2, [pc, #228]	@ (8004ae4 <HAL_DMA_Abort_IT+0x3b0>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d068      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a37      	ldr	r2, [pc, #220]	@ (8004ae8 <HAL_DMA_Abort_IT+0x3b4>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d063      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a36      	ldr	r2, [pc, #216]	@ (8004aec <HAL_DMA_Abort_IT+0x3b8>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d05e      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a34      	ldr	r2, [pc, #208]	@ (8004af0 <HAL_DMA_Abort_IT+0x3bc>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d059      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a33      	ldr	r2, [pc, #204]	@ (8004af4 <HAL_DMA_Abort_IT+0x3c0>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d054      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a31      	ldr	r2, [pc, #196]	@ (8004af8 <HAL_DMA_Abort_IT+0x3c4>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d04f      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a30      	ldr	r2, [pc, #192]	@ (8004afc <HAL_DMA_Abort_IT+0x3c8>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d04a      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a2e      	ldr	r2, [pc, #184]	@ (8004b00 <HAL_DMA_Abort_IT+0x3cc>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d045      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a2d      	ldr	r2, [pc, #180]	@ (8004b04 <HAL_DMA_Abort_IT+0x3d0>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d040      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a2b      	ldr	r2, [pc, #172]	@ (8004b08 <HAL_DMA_Abort_IT+0x3d4>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d03b      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4a2a      	ldr	r2, [pc, #168]	@ (8004b0c <HAL_DMA_Abort_IT+0x3d8>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d036      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a28      	ldr	r2, [pc, #160]	@ (8004b10 <HAL_DMA_Abort_IT+0x3dc>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d031      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4a27      	ldr	r2, [pc, #156]	@ (8004b14 <HAL_DMA_Abort_IT+0x3e0>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d02c      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a25      	ldr	r2, [pc, #148]	@ (8004b18 <HAL_DMA_Abort_IT+0x3e4>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d027      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a24      	ldr	r2, [pc, #144]	@ (8004b1c <HAL_DMA_Abort_IT+0x3e8>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d022      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a22      	ldr	r2, [pc, #136]	@ (8004b20 <HAL_DMA_Abort_IT+0x3ec>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d01d      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a21      	ldr	r2, [pc, #132]	@ (8004b24 <HAL_DMA_Abort_IT+0x3f0>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d018      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a1f      	ldr	r2, [pc, #124]	@ (8004b28 <HAL_DMA_Abort_IT+0x3f4>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d013      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a1e      	ldr	r2, [pc, #120]	@ (8004b2c <HAL_DMA_Abort_IT+0x3f8>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d00e      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a1c      	ldr	r2, [pc, #112]	@ (8004b30 <HAL_DMA_Abort_IT+0x3fc>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d009      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a1b      	ldr	r2, [pc, #108]	@ (8004b34 <HAL_DMA_Abort_IT+0x400>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d004      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a19      	ldr	r2, [pc, #100]	@ (8004b38 <HAL_DMA_Abort_IT+0x404>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d132      	bne.n	8004b3c <HAL_DMA_Abort_IT+0x408>
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e031      	b.n	8004b3e <HAL_DMA_Abort_IT+0x40a>
 8004ada:	bf00      	nop
 8004adc:	40020010 	.word	0x40020010
 8004ae0:	40020028 	.word	0x40020028
 8004ae4:	40020040 	.word	0x40020040
 8004ae8:	40020058 	.word	0x40020058
 8004aec:	40020070 	.word	0x40020070
 8004af0:	40020088 	.word	0x40020088
 8004af4:	400200a0 	.word	0x400200a0
 8004af8:	400200b8 	.word	0x400200b8
 8004afc:	40020410 	.word	0x40020410
 8004b00:	40020428 	.word	0x40020428
 8004b04:	40020440 	.word	0x40020440
 8004b08:	40020458 	.word	0x40020458
 8004b0c:	40020470 	.word	0x40020470
 8004b10:	40020488 	.word	0x40020488
 8004b14:	400204a0 	.word	0x400204a0
 8004b18:	400204b8 	.word	0x400204b8
 8004b1c:	58025408 	.word	0x58025408
 8004b20:	5802541c 	.word	0x5802541c
 8004b24:	58025430 	.word	0x58025430
 8004b28:	58025444 	.word	0x58025444
 8004b2c:	58025458 	.word	0x58025458
 8004b30:	5802546c 	.word	0x5802546c
 8004b34:	58025480 	.word	0x58025480
 8004b38:	58025494 	.word	0x58025494
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d028      	beq.n	8004b94 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b4c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004b50:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b56:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b5c:	f003 031f 	and.w	r3, r3, #31
 8004b60:	2201      	movs	r2, #1
 8004b62:	409a      	lsls	r2, r3
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b6c:	687a      	ldr	r2, [r7, #4]
 8004b6e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004b70:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d00c      	beq.n	8004b94 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b7e:	681a      	ldr	r2, [r3, #0]
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b84:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004b88:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004b92:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d003      	beq.n	8004bb4 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bb0:	6878      	ldr	r0, [r7, #4]
 8004bb2:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8004bb4:	2300      	movs	r3, #0
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3710      	adds	r7, #16
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop

08004bc0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b08a      	sub	sp, #40	@ 0x28
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004bcc:	4b67      	ldr	r3, [pc, #412]	@ (8004d6c <HAL_DMA_IRQHandler+0x1ac>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4a67      	ldr	r2, [pc, #412]	@ (8004d70 <HAL_DMA_IRQHandler+0x1b0>)
 8004bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8004bd6:	0a9b      	lsrs	r3, r3, #10
 8004bd8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bde:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004be4:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8004be6:	6a3b      	ldr	r3, [r7, #32]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8004bec:	69fb      	ldr	r3, [r7, #28]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a5f      	ldr	r2, [pc, #380]	@ (8004d74 <HAL_DMA_IRQHandler+0x1b4>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d04a      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a5d      	ldr	r2, [pc, #372]	@ (8004d78 <HAL_DMA_IRQHandler+0x1b8>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d045      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a5c      	ldr	r2, [pc, #368]	@ (8004d7c <HAL_DMA_IRQHandler+0x1bc>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d040      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a5a      	ldr	r2, [pc, #360]	@ (8004d80 <HAL_DMA_IRQHandler+0x1c0>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d03b      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a59      	ldr	r2, [pc, #356]	@ (8004d84 <HAL_DMA_IRQHandler+0x1c4>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d036      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a57      	ldr	r2, [pc, #348]	@ (8004d88 <HAL_DMA_IRQHandler+0x1c8>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d031      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a56      	ldr	r2, [pc, #344]	@ (8004d8c <HAL_DMA_IRQHandler+0x1cc>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d02c      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a54      	ldr	r2, [pc, #336]	@ (8004d90 <HAL_DMA_IRQHandler+0x1d0>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d027      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a53      	ldr	r2, [pc, #332]	@ (8004d94 <HAL_DMA_IRQHandler+0x1d4>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d022      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a51      	ldr	r2, [pc, #324]	@ (8004d98 <HAL_DMA_IRQHandler+0x1d8>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d01d      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a50      	ldr	r2, [pc, #320]	@ (8004d9c <HAL_DMA_IRQHandler+0x1dc>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d018      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a4e      	ldr	r2, [pc, #312]	@ (8004da0 <HAL_DMA_IRQHandler+0x1e0>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d013      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a4d      	ldr	r2, [pc, #308]	@ (8004da4 <HAL_DMA_IRQHandler+0x1e4>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d00e      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a4b      	ldr	r2, [pc, #300]	@ (8004da8 <HAL_DMA_IRQHandler+0x1e8>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d009      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a4a      	ldr	r2, [pc, #296]	@ (8004dac <HAL_DMA_IRQHandler+0x1ec>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d004      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a48      	ldr	r2, [pc, #288]	@ (8004db0 <HAL_DMA_IRQHandler+0x1f0>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d101      	bne.n	8004c96 <HAL_DMA_IRQHandler+0xd6>
 8004c92:	2301      	movs	r3, #1
 8004c94:	e000      	b.n	8004c98 <HAL_DMA_IRQHandler+0xd8>
 8004c96:	2300      	movs	r3, #0
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	f000 842b 	beq.w	80054f4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ca2:	f003 031f 	and.w	r3, r3, #31
 8004ca6:	2208      	movs	r2, #8
 8004ca8:	409a      	lsls	r2, r3
 8004caa:	69bb      	ldr	r3, [r7, #24]
 8004cac:	4013      	ands	r3, r2
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	f000 80a2 	beq.w	8004df8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a2e      	ldr	r2, [pc, #184]	@ (8004d74 <HAL_DMA_IRQHandler+0x1b4>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d04a      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a2d      	ldr	r2, [pc, #180]	@ (8004d78 <HAL_DMA_IRQHandler+0x1b8>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d045      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a2b      	ldr	r2, [pc, #172]	@ (8004d7c <HAL_DMA_IRQHandler+0x1bc>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d040      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a2a      	ldr	r2, [pc, #168]	@ (8004d80 <HAL_DMA_IRQHandler+0x1c0>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d03b      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a28      	ldr	r2, [pc, #160]	@ (8004d84 <HAL_DMA_IRQHandler+0x1c4>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d036      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4a27      	ldr	r2, [pc, #156]	@ (8004d88 <HAL_DMA_IRQHandler+0x1c8>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d031      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a25      	ldr	r2, [pc, #148]	@ (8004d8c <HAL_DMA_IRQHandler+0x1cc>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d02c      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a24      	ldr	r2, [pc, #144]	@ (8004d90 <HAL_DMA_IRQHandler+0x1d0>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d027      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a22      	ldr	r2, [pc, #136]	@ (8004d94 <HAL_DMA_IRQHandler+0x1d4>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d022      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a21      	ldr	r2, [pc, #132]	@ (8004d98 <HAL_DMA_IRQHandler+0x1d8>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d01d      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a1f      	ldr	r2, [pc, #124]	@ (8004d9c <HAL_DMA_IRQHandler+0x1dc>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d018      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a1e      	ldr	r2, [pc, #120]	@ (8004da0 <HAL_DMA_IRQHandler+0x1e0>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d013      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a1c      	ldr	r2, [pc, #112]	@ (8004da4 <HAL_DMA_IRQHandler+0x1e4>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d00e      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a1b      	ldr	r2, [pc, #108]	@ (8004da8 <HAL_DMA_IRQHandler+0x1e8>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d009      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a19      	ldr	r2, [pc, #100]	@ (8004dac <HAL_DMA_IRQHandler+0x1ec>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d004      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a18      	ldr	r2, [pc, #96]	@ (8004db0 <HAL_DMA_IRQHandler+0x1f0>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d12f      	bne.n	8004db4 <HAL_DMA_IRQHandler+0x1f4>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f003 0304 	and.w	r3, r3, #4
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	bf14      	ite	ne
 8004d62:	2301      	movne	r3, #1
 8004d64:	2300      	moveq	r3, #0
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	e02e      	b.n	8004dc8 <HAL_DMA_IRQHandler+0x208>
 8004d6a:	bf00      	nop
 8004d6c:	24000000 	.word	0x24000000
 8004d70:	1b4e81b5 	.word	0x1b4e81b5
 8004d74:	40020010 	.word	0x40020010
 8004d78:	40020028 	.word	0x40020028
 8004d7c:	40020040 	.word	0x40020040
 8004d80:	40020058 	.word	0x40020058
 8004d84:	40020070 	.word	0x40020070
 8004d88:	40020088 	.word	0x40020088
 8004d8c:	400200a0 	.word	0x400200a0
 8004d90:	400200b8 	.word	0x400200b8
 8004d94:	40020410 	.word	0x40020410
 8004d98:	40020428 	.word	0x40020428
 8004d9c:	40020440 	.word	0x40020440
 8004da0:	40020458 	.word	0x40020458
 8004da4:	40020470 	.word	0x40020470
 8004da8:	40020488 	.word	0x40020488
 8004dac:	400204a0 	.word	0x400204a0
 8004db0:	400204b8 	.word	0x400204b8
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f003 0308 	and.w	r3, r3, #8
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	bf14      	ite	ne
 8004dc2:	2301      	movne	r3, #1
 8004dc4:	2300      	moveq	r3, #0
 8004dc6:	b2db      	uxtb	r3, r3
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d015      	beq.n	8004df8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f022 0204 	bic.w	r2, r2, #4
 8004dda:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004de0:	f003 031f 	and.w	r3, r3, #31
 8004de4:	2208      	movs	r2, #8
 8004de6:	409a      	lsls	r2, r3
 8004de8:	6a3b      	ldr	r3, [r7, #32]
 8004dea:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004df0:	f043 0201 	orr.w	r2, r3, #1
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dfc:	f003 031f 	and.w	r3, r3, #31
 8004e00:	69ba      	ldr	r2, [r7, #24]
 8004e02:	fa22 f303 	lsr.w	r3, r2, r3
 8004e06:	f003 0301 	and.w	r3, r3, #1
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d06e      	beq.n	8004eec <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a69      	ldr	r2, [pc, #420]	@ (8004fb8 <HAL_DMA_IRQHandler+0x3f8>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d04a      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a67      	ldr	r2, [pc, #412]	@ (8004fbc <HAL_DMA_IRQHandler+0x3fc>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d045      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a66      	ldr	r2, [pc, #408]	@ (8004fc0 <HAL_DMA_IRQHandler+0x400>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d040      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a64      	ldr	r2, [pc, #400]	@ (8004fc4 <HAL_DMA_IRQHandler+0x404>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d03b      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a63      	ldr	r2, [pc, #396]	@ (8004fc8 <HAL_DMA_IRQHandler+0x408>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d036      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a61      	ldr	r2, [pc, #388]	@ (8004fcc <HAL_DMA_IRQHandler+0x40c>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d031      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a60      	ldr	r2, [pc, #384]	@ (8004fd0 <HAL_DMA_IRQHandler+0x410>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d02c      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a5e      	ldr	r2, [pc, #376]	@ (8004fd4 <HAL_DMA_IRQHandler+0x414>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d027      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a5d      	ldr	r2, [pc, #372]	@ (8004fd8 <HAL_DMA_IRQHandler+0x418>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d022      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a5b      	ldr	r2, [pc, #364]	@ (8004fdc <HAL_DMA_IRQHandler+0x41c>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d01d      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a5a      	ldr	r2, [pc, #360]	@ (8004fe0 <HAL_DMA_IRQHandler+0x420>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d018      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a58      	ldr	r2, [pc, #352]	@ (8004fe4 <HAL_DMA_IRQHandler+0x424>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d013      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a57      	ldr	r2, [pc, #348]	@ (8004fe8 <HAL_DMA_IRQHandler+0x428>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d00e      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a55      	ldr	r2, [pc, #340]	@ (8004fec <HAL_DMA_IRQHandler+0x42c>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d009      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a54      	ldr	r2, [pc, #336]	@ (8004ff0 <HAL_DMA_IRQHandler+0x430>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d004      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a52      	ldr	r2, [pc, #328]	@ (8004ff4 <HAL_DMA_IRQHandler+0x434>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d10a      	bne.n	8004ec4 <HAL_DMA_IRQHandler+0x304>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	695b      	ldr	r3, [r3, #20]
 8004eb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	bf14      	ite	ne
 8004ebc:	2301      	movne	r3, #1
 8004ebe:	2300      	moveq	r3, #0
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	e003      	b.n	8004ecc <HAL_DMA_IRQHandler+0x30c>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	2300      	movs	r3, #0
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d00d      	beq.n	8004eec <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ed4:	f003 031f 	and.w	r3, r3, #31
 8004ed8:	2201      	movs	r2, #1
 8004eda:	409a      	lsls	r2, r3
 8004edc:	6a3b      	ldr	r3, [r7, #32]
 8004ede:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ee4:	f043 0202 	orr.w	r2, r3, #2
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ef0:	f003 031f 	and.w	r3, r3, #31
 8004ef4:	2204      	movs	r2, #4
 8004ef6:	409a      	lsls	r2, r3
 8004ef8:	69bb      	ldr	r3, [r7, #24]
 8004efa:	4013      	ands	r3, r2
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	f000 808f 	beq.w	8005020 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a2c      	ldr	r2, [pc, #176]	@ (8004fb8 <HAL_DMA_IRQHandler+0x3f8>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d04a      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a2a      	ldr	r2, [pc, #168]	@ (8004fbc <HAL_DMA_IRQHandler+0x3fc>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d045      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a29      	ldr	r2, [pc, #164]	@ (8004fc0 <HAL_DMA_IRQHandler+0x400>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d040      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a27      	ldr	r2, [pc, #156]	@ (8004fc4 <HAL_DMA_IRQHandler+0x404>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d03b      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a26      	ldr	r2, [pc, #152]	@ (8004fc8 <HAL_DMA_IRQHandler+0x408>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d036      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a24      	ldr	r2, [pc, #144]	@ (8004fcc <HAL_DMA_IRQHandler+0x40c>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d031      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a23      	ldr	r2, [pc, #140]	@ (8004fd0 <HAL_DMA_IRQHandler+0x410>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d02c      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a21      	ldr	r2, [pc, #132]	@ (8004fd4 <HAL_DMA_IRQHandler+0x414>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d027      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a20      	ldr	r2, [pc, #128]	@ (8004fd8 <HAL_DMA_IRQHandler+0x418>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d022      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a1e      	ldr	r2, [pc, #120]	@ (8004fdc <HAL_DMA_IRQHandler+0x41c>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d01d      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a1d      	ldr	r2, [pc, #116]	@ (8004fe0 <HAL_DMA_IRQHandler+0x420>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d018      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a1b      	ldr	r2, [pc, #108]	@ (8004fe4 <HAL_DMA_IRQHandler+0x424>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d013      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a1a      	ldr	r2, [pc, #104]	@ (8004fe8 <HAL_DMA_IRQHandler+0x428>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d00e      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a18      	ldr	r2, [pc, #96]	@ (8004fec <HAL_DMA_IRQHandler+0x42c>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d009      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a17      	ldr	r2, [pc, #92]	@ (8004ff0 <HAL_DMA_IRQHandler+0x430>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d004      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a15      	ldr	r2, [pc, #84]	@ (8004ff4 <HAL_DMA_IRQHandler+0x434>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d12a      	bne.n	8004ff8 <HAL_DMA_IRQHandler+0x438>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f003 0302 	and.w	r3, r3, #2
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	bf14      	ite	ne
 8004fb0:	2301      	movne	r3, #1
 8004fb2:	2300      	moveq	r3, #0
 8004fb4:	b2db      	uxtb	r3, r3
 8004fb6:	e023      	b.n	8005000 <HAL_DMA_IRQHandler+0x440>
 8004fb8:	40020010 	.word	0x40020010
 8004fbc:	40020028 	.word	0x40020028
 8004fc0:	40020040 	.word	0x40020040
 8004fc4:	40020058 	.word	0x40020058
 8004fc8:	40020070 	.word	0x40020070
 8004fcc:	40020088 	.word	0x40020088
 8004fd0:	400200a0 	.word	0x400200a0
 8004fd4:	400200b8 	.word	0x400200b8
 8004fd8:	40020410 	.word	0x40020410
 8004fdc:	40020428 	.word	0x40020428
 8004fe0:	40020440 	.word	0x40020440
 8004fe4:	40020458 	.word	0x40020458
 8004fe8:	40020470 	.word	0x40020470
 8004fec:	40020488 	.word	0x40020488
 8004ff0:	400204a0 	.word	0x400204a0
 8004ff4:	400204b8 	.word	0x400204b8
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	2300      	movs	r3, #0
 8005000:	2b00      	cmp	r3, #0
 8005002:	d00d      	beq.n	8005020 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005008:	f003 031f 	and.w	r3, r3, #31
 800500c:	2204      	movs	r2, #4
 800500e:	409a      	lsls	r2, r3
 8005010:	6a3b      	ldr	r3, [r7, #32]
 8005012:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005018:	f043 0204 	orr.w	r2, r3, #4
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005024:	f003 031f 	and.w	r3, r3, #31
 8005028:	2210      	movs	r2, #16
 800502a:	409a      	lsls	r2, r3
 800502c:	69bb      	ldr	r3, [r7, #24]
 800502e:	4013      	ands	r3, r2
 8005030:	2b00      	cmp	r3, #0
 8005032:	f000 80a6 	beq.w	8005182 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a85      	ldr	r2, [pc, #532]	@ (8005250 <HAL_DMA_IRQHandler+0x690>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d04a      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a83      	ldr	r2, [pc, #524]	@ (8005254 <HAL_DMA_IRQHandler+0x694>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d045      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a82      	ldr	r2, [pc, #520]	@ (8005258 <HAL_DMA_IRQHandler+0x698>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d040      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a80      	ldr	r2, [pc, #512]	@ (800525c <HAL_DMA_IRQHandler+0x69c>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d03b      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a7f      	ldr	r2, [pc, #508]	@ (8005260 <HAL_DMA_IRQHandler+0x6a0>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d036      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a7d      	ldr	r2, [pc, #500]	@ (8005264 <HAL_DMA_IRQHandler+0x6a4>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d031      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a7c      	ldr	r2, [pc, #496]	@ (8005268 <HAL_DMA_IRQHandler+0x6a8>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d02c      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a7a      	ldr	r2, [pc, #488]	@ (800526c <HAL_DMA_IRQHandler+0x6ac>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d027      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a79      	ldr	r2, [pc, #484]	@ (8005270 <HAL_DMA_IRQHandler+0x6b0>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d022      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a77      	ldr	r2, [pc, #476]	@ (8005274 <HAL_DMA_IRQHandler+0x6b4>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d01d      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a76      	ldr	r2, [pc, #472]	@ (8005278 <HAL_DMA_IRQHandler+0x6b8>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d018      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a74      	ldr	r2, [pc, #464]	@ (800527c <HAL_DMA_IRQHandler+0x6bc>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d013      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4a73      	ldr	r2, [pc, #460]	@ (8005280 <HAL_DMA_IRQHandler+0x6c0>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d00e      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a71      	ldr	r2, [pc, #452]	@ (8005284 <HAL_DMA_IRQHandler+0x6c4>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d009      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a70      	ldr	r2, [pc, #448]	@ (8005288 <HAL_DMA_IRQHandler+0x6c8>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d004      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4a6e      	ldr	r2, [pc, #440]	@ (800528c <HAL_DMA_IRQHandler+0x6cc>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d10a      	bne.n	80050ec <HAL_DMA_IRQHandler+0x52c>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f003 0308 	and.w	r3, r3, #8
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	bf14      	ite	ne
 80050e4:	2301      	movne	r3, #1
 80050e6:	2300      	moveq	r3, #0
 80050e8:	b2db      	uxtb	r3, r3
 80050ea:	e009      	b.n	8005100 <HAL_DMA_IRQHandler+0x540>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f003 0304 	and.w	r3, r3, #4
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	bf14      	ite	ne
 80050fa:	2301      	movne	r3, #1
 80050fc:	2300      	moveq	r3, #0
 80050fe:	b2db      	uxtb	r3, r3
 8005100:	2b00      	cmp	r3, #0
 8005102:	d03e      	beq.n	8005182 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005108:	f003 031f 	and.w	r3, r3, #31
 800510c:	2210      	movs	r2, #16
 800510e:	409a      	lsls	r2, r3
 8005110:	6a3b      	ldr	r3, [r7, #32]
 8005112:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800511e:	2b00      	cmp	r3, #0
 8005120:	d018      	beq.n	8005154 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800512c:	2b00      	cmp	r3, #0
 800512e:	d108      	bne.n	8005142 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005134:	2b00      	cmp	r3, #0
 8005136:	d024      	beq.n	8005182 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800513c:	6878      	ldr	r0, [r7, #4]
 800513e:	4798      	blx	r3
 8005140:	e01f      	b.n	8005182 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005146:	2b00      	cmp	r3, #0
 8005148:	d01b      	beq.n	8005182 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	4798      	blx	r3
 8005152:	e016      	b.n	8005182 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800515e:	2b00      	cmp	r3, #0
 8005160:	d107      	bne.n	8005172 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f022 0208 	bic.w	r2, r2, #8
 8005170:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005176:	2b00      	cmp	r3, #0
 8005178:	d003      	beq.n	8005182 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005186:	f003 031f 	and.w	r3, r3, #31
 800518a:	2220      	movs	r2, #32
 800518c:	409a      	lsls	r2, r3
 800518e:	69bb      	ldr	r3, [r7, #24]
 8005190:	4013      	ands	r3, r2
 8005192:	2b00      	cmp	r3, #0
 8005194:	f000 8110 	beq.w	80053b8 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a2c      	ldr	r2, [pc, #176]	@ (8005250 <HAL_DMA_IRQHandler+0x690>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d04a      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a2b      	ldr	r2, [pc, #172]	@ (8005254 <HAL_DMA_IRQHandler+0x694>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d045      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a29      	ldr	r2, [pc, #164]	@ (8005258 <HAL_DMA_IRQHandler+0x698>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d040      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a28      	ldr	r2, [pc, #160]	@ (800525c <HAL_DMA_IRQHandler+0x69c>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d03b      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a26      	ldr	r2, [pc, #152]	@ (8005260 <HAL_DMA_IRQHandler+0x6a0>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d036      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a25      	ldr	r2, [pc, #148]	@ (8005264 <HAL_DMA_IRQHandler+0x6a4>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d031      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a23      	ldr	r2, [pc, #140]	@ (8005268 <HAL_DMA_IRQHandler+0x6a8>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d02c      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a22      	ldr	r2, [pc, #136]	@ (800526c <HAL_DMA_IRQHandler+0x6ac>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d027      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a20      	ldr	r2, [pc, #128]	@ (8005270 <HAL_DMA_IRQHandler+0x6b0>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d022      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4a1f      	ldr	r2, [pc, #124]	@ (8005274 <HAL_DMA_IRQHandler+0x6b4>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d01d      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a1d      	ldr	r2, [pc, #116]	@ (8005278 <HAL_DMA_IRQHandler+0x6b8>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d018      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a1c      	ldr	r2, [pc, #112]	@ (800527c <HAL_DMA_IRQHandler+0x6bc>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d013      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a1a      	ldr	r2, [pc, #104]	@ (8005280 <HAL_DMA_IRQHandler+0x6c0>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d00e      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4a19      	ldr	r2, [pc, #100]	@ (8005284 <HAL_DMA_IRQHandler+0x6c4>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d009      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a17      	ldr	r2, [pc, #92]	@ (8005288 <HAL_DMA_IRQHandler+0x6c8>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d004      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a16      	ldr	r2, [pc, #88]	@ (800528c <HAL_DMA_IRQHandler+0x6cc>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d12b      	bne.n	8005290 <HAL_DMA_IRQHandler+0x6d0>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f003 0310 	and.w	r3, r3, #16
 8005242:	2b00      	cmp	r3, #0
 8005244:	bf14      	ite	ne
 8005246:	2301      	movne	r3, #1
 8005248:	2300      	moveq	r3, #0
 800524a:	b2db      	uxtb	r3, r3
 800524c:	e02a      	b.n	80052a4 <HAL_DMA_IRQHandler+0x6e4>
 800524e:	bf00      	nop
 8005250:	40020010 	.word	0x40020010
 8005254:	40020028 	.word	0x40020028
 8005258:	40020040 	.word	0x40020040
 800525c:	40020058 	.word	0x40020058
 8005260:	40020070 	.word	0x40020070
 8005264:	40020088 	.word	0x40020088
 8005268:	400200a0 	.word	0x400200a0
 800526c:	400200b8 	.word	0x400200b8
 8005270:	40020410 	.word	0x40020410
 8005274:	40020428 	.word	0x40020428
 8005278:	40020440 	.word	0x40020440
 800527c:	40020458 	.word	0x40020458
 8005280:	40020470 	.word	0x40020470
 8005284:	40020488 	.word	0x40020488
 8005288:	400204a0 	.word	0x400204a0
 800528c:	400204b8 	.word	0x400204b8
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f003 0302 	and.w	r3, r3, #2
 800529a:	2b00      	cmp	r3, #0
 800529c:	bf14      	ite	ne
 800529e:	2301      	movne	r3, #1
 80052a0:	2300      	moveq	r3, #0
 80052a2:	b2db      	uxtb	r3, r3
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	f000 8087 	beq.w	80053b8 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052ae:	f003 031f 	and.w	r3, r3, #31
 80052b2:	2220      	movs	r2, #32
 80052b4:	409a      	lsls	r2, r3
 80052b6:	6a3b      	ldr	r3, [r7, #32]
 80052b8:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80052c0:	b2db      	uxtb	r3, r3
 80052c2:	2b04      	cmp	r3, #4
 80052c4:	d139      	bne.n	800533a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	681a      	ldr	r2, [r3, #0]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f022 0216 	bic.w	r2, r2, #22
 80052d4:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	695a      	ldr	r2, [r3, #20]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80052e4:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d103      	bne.n	80052f6 <HAL_DMA_IRQHandler+0x736>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d007      	beq.n	8005306 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f022 0208 	bic.w	r2, r2, #8
 8005304:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800530a:	f003 031f 	and.w	r3, r3, #31
 800530e:	223f      	movs	r2, #63	@ 0x3f
 8005310:	409a      	lsls	r2, r3
 8005312:	6a3b      	ldr	r3, [r7, #32]
 8005314:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2201      	movs	r2, #1
 800531a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2200      	movs	r2, #0
 8005322:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800532a:	2b00      	cmp	r3, #0
 800532c:	f000 834a 	beq.w	80059c4 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	4798      	blx	r3
          }
          return;
 8005338:	e344      	b.n	80059c4 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005344:	2b00      	cmp	r3, #0
 8005346:	d018      	beq.n	800537a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005352:	2b00      	cmp	r3, #0
 8005354:	d108      	bne.n	8005368 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800535a:	2b00      	cmp	r3, #0
 800535c:	d02c      	beq.n	80053b8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005362:	6878      	ldr	r0, [r7, #4]
 8005364:	4798      	blx	r3
 8005366:	e027      	b.n	80053b8 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800536c:	2b00      	cmp	r3, #0
 800536e:	d023      	beq.n	80053b8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005374:	6878      	ldr	r0, [r7, #4]
 8005376:	4798      	blx	r3
 8005378:	e01e      	b.n	80053b8 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005384:	2b00      	cmp	r3, #0
 8005386:	d10f      	bne.n	80053a8 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f022 0210 	bic.w	r2, r2, #16
 8005396:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2201      	movs	r2, #1
 800539c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2200      	movs	r2, #0
 80053a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d003      	beq.n	80053b8 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053bc:	2b00      	cmp	r3, #0
 80053be:	f000 8306 	beq.w	80059ce <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053c6:	f003 0301 	and.w	r3, r3, #1
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	f000 8088 	beq.w	80054e0 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2204      	movs	r2, #4
 80053d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a7a      	ldr	r2, [pc, #488]	@ (80055c8 <HAL_DMA_IRQHandler+0xa08>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d04a      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a79      	ldr	r2, [pc, #484]	@ (80055cc <HAL_DMA_IRQHandler+0xa0c>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d045      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a77      	ldr	r2, [pc, #476]	@ (80055d0 <HAL_DMA_IRQHandler+0xa10>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d040      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a76      	ldr	r2, [pc, #472]	@ (80055d4 <HAL_DMA_IRQHandler+0xa14>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d03b      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a74      	ldr	r2, [pc, #464]	@ (80055d8 <HAL_DMA_IRQHandler+0xa18>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d036      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4a73      	ldr	r2, [pc, #460]	@ (80055dc <HAL_DMA_IRQHandler+0xa1c>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d031      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a71      	ldr	r2, [pc, #452]	@ (80055e0 <HAL_DMA_IRQHandler+0xa20>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d02c      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a70      	ldr	r2, [pc, #448]	@ (80055e4 <HAL_DMA_IRQHandler+0xa24>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d027      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a6e      	ldr	r2, [pc, #440]	@ (80055e8 <HAL_DMA_IRQHandler+0xa28>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d022      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4a6d      	ldr	r2, [pc, #436]	@ (80055ec <HAL_DMA_IRQHandler+0xa2c>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d01d      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a6b      	ldr	r2, [pc, #428]	@ (80055f0 <HAL_DMA_IRQHandler+0xa30>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d018      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a6a      	ldr	r2, [pc, #424]	@ (80055f4 <HAL_DMA_IRQHandler+0xa34>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d013      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a68      	ldr	r2, [pc, #416]	@ (80055f8 <HAL_DMA_IRQHandler+0xa38>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d00e      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a67      	ldr	r2, [pc, #412]	@ (80055fc <HAL_DMA_IRQHandler+0xa3c>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d009      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a65      	ldr	r2, [pc, #404]	@ (8005600 <HAL_DMA_IRQHandler+0xa40>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d004      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a64      	ldr	r2, [pc, #400]	@ (8005604 <HAL_DMA_IRQHandler+0xa44>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d108      	bne.n	800548a <HAL_DMA_IRQHandler+0x8ca>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f022 0201 	bic.w	r2, r2, #1
 8005486:	601a      	str	r2, [r3, #0]
 8005488:	e007      	b.n	800549a <HAL_DMA_IRQHandler+0x8da>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f022 0201 	bic.w	r2, r2, #1
 8005498:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	3301      	adds	r3, #1
 800549e:	60fb      	str	r3, [r7, #12]
 80054a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054a2:	429a      	cmp	r2, r3
 80054a4:	d307      	bcc.n	80054b6 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f003 0301 	and.w	r3, r3, #1
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d1f2      	bne.n	800549a <HAL_DMA_IRQHandler+0x8da>
 80054b4:	e000      	b.n	80054b8 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80054b6:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f003 0301 	and.w	r3, r3, #1
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d004      	beq.n	80054d0 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2203      	movs	r2, #3
 80054ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80054ce:	e003      	b.n	80054d8 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2200      	movs	r2, #0
 80054dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	f000 8272 	beq.w	80059ce <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	4798      	blx	r3
 80054f2:	e26c      	b.n	80059ce <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a43      	ldr	r2, [pc, #268]	@ (8005608 <HAL_DMA_IRQHandler+0xa48>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d022      	beq.n	8005544 <HAL_DMA_IRQHandler+0x984>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	4a42      	ldr	r2, [pc, #264]	@ (800560c <HAL_DMA_IRQHandler+0xa4c>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d01d      	beq.n	8005544 <HAL_DMA_IRQHandler+0x984>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4a40      	ldr	r2, [pc, #256]	@ (8005610 <HAL_DMA_IRQHandler+0xa50>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d018      	beq.n	8005544 <HAL_DMA_IRQHandler+0x984>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4a3f      	ldr	r2, [pc, #252]	@ (8005614 <HAL_DMA_IRQHandler+0xa54>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d013      	beq.n	8005544 <HAL_DMA_IRQHandler+0x984>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4a3d      	ldr	r2, [pc, #244]	@ (8005618 <HAL_DMA_IRQHandler+0xa58>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d00e      	beq.n	8005544 <HAL_DMA_IRQHandler+0x984>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4a3c      	ldr	r2, [pc, #240]	@ (800561c <HAL_DMA_IRQHandler+0xa5c>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d009      	beq.n	8005544 <HAL_DMA_IRQHandler+0x984>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4a3a      	ldr	r2, [pc, #232]	@ (8005620 <HAL_DMA_IRQHandler+0xa60>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d004      	beq.n	8005544 <HAL_DMA_IRQHandler+0x984>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4a39      	ldr	r2, [pc, #228]	@ (8005624 <HAL_DMA_IRQHandler+0xa64>)
 8005540:	4293      	cmp	r3, r2
 8005542:	d101      	bne.n	8005548 <HAL_DMA_IRQHandler+0x988>
 8005544:	2301      	movs	r3, #1
 8005546:	e000      	b.n	800554a <HAL_DMA_IRQHandler+0x98a>
 8005548:	2300      	movs	r3, #0
 800554a:	2b00      	cmp	r3, #0
 800554c:	f000 823f 	beq.w	80059ce <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800555c:	f003 031f 	and.w	r3, r3, #31
 8005560:	2204      	movs	r2, #4
 8005562:	409a      	lsls	r2, r3
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	4013      	ands	r3, r2
 8005568:	2b00      	cmp	r3, #0
 800556a:	f000 80cd 	beq.w	8005708 <HAL_DMA_IRQHandler+0xb48>
 800556e:	693b      	ldr	r3, [r7, #16]
 8005570:	f003 0304 	and.w	r3, r3, #4
 8005574:	2b00      	cmp	r3, #0
 8005576:	f000 80c7 	beq.w	8005708 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800557e:	f003 031f 	and.w	r3, r3, #31
 8005582:	2204      	movs	r2, #4
 8005584:	409a      	lsls	r2, r3
 8005586:	69fb      	ldr	r3, [r7, #28]
 8005588:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005590:	2b00      	cmp	r3, #0
 8005592:	d049      	beq.n	8005628 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005594:	693b      	ldr	r3, [r7, #16]
 8005596:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800559a:	2b00      	cmp	r3, #0
 800559c:	d109      	bne.n	80055b2 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	f000 8210 	beq.w	80059c8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055ac:	6878      	ldr	r0, [r7, #4]
 80055ae:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80055b0:	e20a      	b.n	80059c8 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	f000 8206 	beq.w	80059c8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055c0:	6878      	ldr	r0, [r7, #4]
 80055c2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80055c4:	e200      	b.n	80059c8 <HAL_DMA_IRQHandler+0xe08>
 80055c6:	bf00      	nop
 80055c8:	40020010 	.word	0x40020010
 80055cc:	40020028 	.word	0x40020028
 80055d0:	40020040 	.word	0x40020040
 80055d4:	40020058 	.word	0x40020058
 80055d8:	40020070 	.word	0x40020070
 80055dc:	40020088 	.word	0x40020088
 80055e0:	400200a0 	.word	0x400200a0
 80055e4:	400200b8 	.word	0x400200b8
 80055e8:	40020410 	.word	0x40020410
 80055ec:	40020428 	.word	0x40020428
 80055f0:	40020440 	.word	0x40020440
 80055f4:	40020458 	.word	0x40020458
 80055f8:	40020470 	.word	0x40020470
 80055fc:	40020488 	.word	0x40020488
 8005600:	400204a0 	.word	0x400204a0
 8005604:	400204b8 	.word	0x400204b8
 8005608:	58025408 	.word	0x58025408
 800560c:	5802541c 	.word	0x5802541c
 8005610:	58025430 	.word	0x58025430
 8005614:	58025444 	.word	0x58025444
 8005618:	58025458 	.word	0x58025458
 800561c:	5802546c 	.word	0x5802546c
 8005620:	58025480 	.word	0x58025480
 8005624:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	f003 0320 	and.w	r3, r3, #32
 800562e:	2b00      	cmp	r3, #0
 8005630:	d160      	bne.n	80056f4 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a7f      	ldr	r2, [pc, #508]	@ (8005834 <HAL_DMA_IRQHandler+0xc74>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d04a      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a7d      	ldr	r2, [pc, #500]	@ (8005838 <HAL_DMA_IRQHandler+0xc78>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d045      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a7c      	ldr	r2, [pc, #496]	@ (800583c <HAL_DMA_IRQHandler+0xc7c>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d040      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a7a      	ldr	r2, [pc, #488]	@ (8005840 <HAL_DMA_IRQHandler+0xc80>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d03b      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a79      	ldr	r2, [pc, #484]	@ (8005844 <HAL_DMA_IRQHandler+0xc84>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d036      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a77      	ldr	r2, [pc, #476]	@ (8005848 <HAL_DMA_IRQHandler+0xc88>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d031      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a76      	ldr	r2, [pc, #472]	@ (800584c <HAL_DMA_IRQHandler+0xc8c>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d02c      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a74      	ldr	r2, [pc, #464]	@ (8005850 <HAL_DMA_IRQHandler+0xc90>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d027      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a73      	ldr	r2, [pc, #460]	@ (8005854 <HAL_DMA_IRQHandler+0xc94>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d022      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a71      	ldr	r2, [pc, #452]	@ (8005858 <HAL_DMA_IRQHandler+0xc98>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d01d      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a70      	ldr	r2, [pc, #448]	@ (800585c <HAL_DMA_IRQHandler+0xc9c>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d018      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a6e      	ldr	r2, [pc, #440]	@ (8005860 <HAL_DMA_IRQHandler+0xca0>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d013      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a6d      	ldr	r2, [pc, #436]	@ (8005864 <HAL_DMA_IRQHandler+0xca4>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d00e      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a6b      	ldr	r2, [pc, #428]	@ (8005868 <HAL_DMA_IRQHandler+0xca8>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d009      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a6a      	ldr	r2, [pc, #424]	@ (800586c <HAL_DMA_IRQHandler+0xcac>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d004      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a68      	ldr	r2, [pc, #416]	@ (8005870 <HAL_DMA_IRQHandler+0xcb0>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d108      	bne.n	80056e4 <HAL_DMA_IRQHandler+0xb24>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f022 0208 	bic.w	r2, r2, #8
 80056e0:	601a      	str	r2, [r3, #0]
 80056e2:	e007      	b.n	80056f4 <HAL_DMA_IRQHandler+0xb34>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	681a      	ldr	r2, [r3, #0]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f022 0204 	bic.w	r2, r2, #4
 80056f2:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	f000 8165 	beq.w	80059c8 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005706:	e15f      	b.n	80059c8 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800570c:	f003 031f 	and.w	r3, r3, #31
 8005710:	2202      	movs	r2, #2
 8005712:	409a      	lsls	r2, r3
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	4013      	ands	r3, r2
 8005718:	2b00      	cmp	r3, #0
 800571a:	f000 80c5 	beq.w	80058a8 <HAL_DMA_IRQHandler+0xce8>
 800571e:	693b      	ldr	r3, [r7, #16]
 8005720:	f003 0302 	and.w	r3, r3, #2
 8005724:	2b00      	cmp	r3, #0
 8005726:	f000 80bf 	beq.w	80058a8 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800572e:	f003 031f 	and.w	r3, r3, #31
 8005732:	2202      	movs	r2, #2
 8005734:	409a      	lsls	r2, r3
 8005736:	69fb      	ldr	r3, [r7, #28]
 8005738:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005740:	2b00      	cmp	r3, #0
 8005742:	d018      	beq.n	8005776 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800574a:	2b00      	cmp	r3, #0
 800574c:	d109      	bne.n	8005762 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005752:	2b00      	cmp	r3, #0
 8005754:	f000 813a 	beq.w	80059cc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005760:	e134      	b.n	80059cc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005766:	2b00      	cmp	r3, #0
 8005768:	f000 8130 	beq.w	80059cc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005770:	6878      	ldr	r0, [r7, #4]
 8005772:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005774:	e12a      	b.n	80059cc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005776:	693b      	ldr	r3, [r7, #16]
 8005778:	f003 0320 	and.w	r3, r3, #32
 800577c:	2b00      	cmp	r3, #0
 800577e:	f040 8089 	bne.w	8005894 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4a2b      	ldr	r2, [pc, #172]	@ (8005834 <HAL_DMA_IRQHandler+0xc74>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d04a      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a29      	ldr	r2, [pc, #164]	@ (8005838 <HAL_DMA_IRQHandler+0xc78>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d045      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a28      	ldr	r2, [pc, #160]	@ (800583c <HAL_DMA_IRQHandler+0xc7c>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d040      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4a26      	ldr	r2, [pc, #152]	@ (8005840 <HAL_DMA_IRQHandler+0xc80>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d03b      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a25      	ldr	r2, [pc, #148]	@ (8005844 <HAL_DMA_IRQHandler+0xc84>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d036      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a23      	ldr	r2, [pc, #140]	@ (8005848 <HAL_DMA_IRQHandler+0xc88>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d031      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a22      	ldr	r2, [pc, #136]	@ (800584c <HAL_DMA_IRQHandler+0xc8c>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d02c      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a20      	ldr	r2, [pc, #128]	@ (8005850 <HAL_DMA_IRQHandler+0xc90>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d027      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a1f      	ldr	r2, [pc, #124]	@ (8005854 <HAL_DMA_IRQHandler+0xc94>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d022      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4a1d      	ldr	r2, [pc, #116]	@ (8005858 <HAL_DMA_IRQHandler+0xc98>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d01d      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4a1c      	ldr	r2, [pc, #112]	@ (800585c <HAL_DMA_IRQHandler+0xc9c>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d018      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4a1a      	ldr	r2, [pc, #104]	@ (8005860 <HAL_DMA_IRQHandler+0xca0>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d013      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a19      	ldr	r2, [pc, #100]	@ (8005864 <HAL_DMA_IRQHandler+0xca4>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d00e      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4a17      	ldr	r2, [pc, #92]	@ (8005868 <HAL_DMA_IRQHandler+0xca8>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d009      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	4a16      	ldr	r2, [pc, #88]	@ (800586c <HAL_DMA_IRQHandler+0xcac>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d004      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	4a14      	ldr	r2, [pc, #80]	@ (8005870 <HAL_DMA_IRQHandler+0xcb0>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d128      	bne.n	8005874 <HAL_DMA_IRQHandler+0xcb4>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f022 0214 	bic.w	r2, r2, #20
 8005830:	601a      	str	r2, [r3, #0]
 8005832:	e027      	b.n	8005884 <HAL_DMA_IRQHandler+0xcc4>
 8005834:	40020010 	.word	0x40020010
 8005838:	40020028 	.word	0x40020028
 800583c:	40020040 	.word	0x40020040
 8005840:	40020058 	.word	0x40020058
 8005844:	40020070 	.word	0x40020070
 8005848:	40020088 	.word	0x40020088
 800584c:	400200a0 	.word	0x400200a0
 8005850:	400200b8 	.word	0x400200b8
 8005854:	40020410 	.word	0x40020410
 8005858:	40020428 	.word	0x40020428
 800585c:	40020440 	.word	0x40020440
 8005860:	40020458 	.word	0x40020458
 8005864:	40020470 	.word	0x40020470
 8005868:	40020488 	.word	0x40020488
 800586c:	400204a0 	.word	0x400204a0
 8005870:	400204b8 	.word	0x400204b8
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	681a      	ldr	r2, [r3, #0]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f022 020a 	bic.w	r2, r2, #10
 8005882:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2200      	movs	r2, #0
 8005890:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005898:	2b00      	cmp	r3, #0
 800589a:	f000 8097 	beq.w	80059cc <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058a2:	6878      	ldr	r0, [r7, #4]
 80058a4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80058a6:	e091      	b.n	80059cc <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058ac:	f003 031f 	and.w	r3, r3, #31
 80058b0:	2208      	movs	r2, #8
 80058b2:	409a      	lsls	r2, r3
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	4013      	ands	r3, r2
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	f000 8088 	beq.w	80059ce <HAL_DMA_IRQHandler+0xe0e>
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	f003 0308 	and.w	r3, r3, #8
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	f000 8082 	beq.w	80059ce <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4a41      	ldr	r2, [pc, #260]	@ (80059d4 <HAL_DMA_IRQHandler+0xe14>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d04a      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4a3f      	ldr	r2, [pc, #252]	@ (80059d8 <HAL_DMA_IRQHandler+0xe18>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d045      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a3e      	ldr	r2, [pc, #248]	@ (80059dc <HAL_DMA_IRQHandler+0xe1c>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d040      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a3c      	ldr	r2, [pc, #240]	@ (80059e0 <HAL_DMA_IRQHandler+0xe20>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d03b      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a3b      	ldr	r2, [pc, #236]	@ (80059e4 <HAL_DMA_IRQHandler+0xe24>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d036      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a39      	ldr	r2, [pc, #228]	@ (80059e8 <HAL_DMA_IRQHandler+0xe28>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d031      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a38      	ldr	r2, [pc, #224]	@ (80059ec <HAL_DMA_IRQHandler+0xe2c>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d02c      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a36      	ldr	r2, [pc, #216]	@ (80059f0 <HAL_DMA_IRQHandler+0xe30>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d027      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a35      	ldr	r2, [pc, #212]	@ (80059f4 <HAL_DMA_IRQHandler+0xe34>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d022      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a33      	ldr	r2, [pc, #204]	@ (80059f8 <HAL_DMA_IRQHandler+0xe38>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d01d      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a32      	ldr	r2, [pc, #200]	@ (80059fc <HAL_DMA_IRQHandler+0xe3c>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d018      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a30      	ldr	r2, [pc, #192]	@ (8005a00 <HAL_DMA_IRQHandler+0xe40>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d013      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a2f      	ldr	r2, [pc, #188]	@ (8005a04 <HAL_DMA_IRQHandler+0xe44>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d00e      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a2d      	ldr	r2, [pc, #180]	@ (8005a08 <HAL_DMA_IRQHandler+0xe48>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d009      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a2c      	ldr	r2, [pc, #176]	@ (8005a0c <HAL_DMA_IRQHandler+0xe4c>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d004      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a2a      	ldr	r2, [pc, #168]	@ (8005a10 <HAL_DMA_IRQHandler+0xe50>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d108      	bne.n	800597c <HAL_DMA_IRQHandler+0xdbc>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	681a      	ldr	r2, [r3, #0]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f022 021c 	bic.w	r2, r2, #28
 8005978:	601a      	str	r2, [r3, #0]
 800597a:	e007      	b.n	800598c <HAL_DMA_IRQHandler+0xdcc>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	681a      	ldr	r2, [r3, #0]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f022 020e 	bic.w	r2, r2, #14
 800598a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005990:	f003 031f 	and.w	r3, r3, #31
 8005994:	2201      	movs	r2, #1
 8005996:	409a      	lsls	r2, r3
 8005998:	69fb      	ldr	r3, [r7, #28]
 800599a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2201      	movs	r2, #1
 80059a0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2201      	movs	r2, #1
 80059a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2200      	movs	r2, #0
 80059ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d009      	beq.n	80059ce <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	4798      	blx	r3
 80059c2:	e004      	b.n	80059ce <HAL_DMA_IRQHandler+0xe0e>
          return;
 80059c4:	bf00      	nop
 80059c6:	e002      	b.n	80059ce <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80059c8:	bf00      	nop
 80059ca:	e000      	b.n	80059ce <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80059cc:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80059ce:	3728      	adds	r7, #40	@ 0x28
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}
 80059d4:	40020010 	.word	0x40020010
 80059d8:	40020028 	.word	0x40020028
 80059dc:	40020040 	.word	0x40020040
 80059e0:	40020058 	.word	0x40020058
 80059e4:	40020070 	.word	0x40020070
 80059e8:	40020088 	.word	0x40020088
 80059ec:	400200a0 	.word	0x400200a0
 80059f0:	400200b8 	.word	0x400200b8
 80059f4:	40020410 	.word	0x40020410
 80059f8:	40020428 	.word	0x40020428
 80059fc:	40020440 	.word	0x40020440
 8005a00:	40020458 	.word	0x40020458
 8005a04:	40020470 	.word	0x40020470
 8005a08:	40020488 	.word	0x40020488
 8005a0c:	400204a0 	.word	0x400204a0
 8005a10:	400204b8 	.word	0x400204b8

08005a14 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005a14:	b480      	push	{r7}
 8005a16:	b085      	sub	sp, #20
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a42      	ldr	r2, [pc, #264]	@ (8005b2c <DMA_CalcBaseAndBitshift+0x118>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d04a      	beq.n	8005abc <DMA_CalcBaseAndBitshift+0xa8>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4a41      	ldr	r2, [pc, #260]	@ (8005b30 <DMA_CalcBaseAndBitshift+0x11c>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d045      	beq.n	8005abc <DMA_CalcBaseAndBitshift+0xa8>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4a3f      	ldr	r2, [pc, #252]	@ (8005b34 <DMA_CalcBaseAndBitshift+0x120>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d040      	beq.n	8005abc <DMA_CalcBaseAndBitshift+0xa8>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4a3e      	ldr	r2, [pc, #248]	@ (8005b38 <DMA_CalcBaseAndBitshift+0x124>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d03b      	beq.n	8005abc <DMA_CalcBaseAndBitshift+0xa8>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	4a3c      	ldr	r2, [pc, #240]	@ (8005b3c <DMA_CalcBaseAndBitshift+0x128>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d036      	beq.n	8005abc <DMA_CalcBaseAndBitshift+0xa8>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4a3b      	ldr	r2, [pc, #236]	@ (8005b40 <DMA_CalcBaseAndBitshift+0x12c>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d031      	beq.n	8005abc <DMA_CalcBaseAndBitshift+0xa8>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a39      	ldr	r2, [pc, #228]	@ (8005b44 <DMA_CalcBaseAndBitshift+0x130>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d02c      	beq.n	8005abc <DMA_CalcBaseAndBitshift+0xa8>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a38      	ldr	r2, [pc, #224]	@ (8005b48 <DMA_CalcBaseAndBitshift+0x134>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d027      	beq.n	8005abc <DMA_CalcBaseAndBitshift+0xa8>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a36      	ldr	r2, [pc, #216]	@ (8005b4c <DMA_CalcBaseAndBitshift+0x138>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d022      	beq.n	8005abc <DMA_CalcBaseAndBitshift+0xa8>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a35      	ldr	r2, [pc, #212]	@ (8005b50 <DMA_CalcBaseAndBitshift+0x13c>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d01d      	beq.n	8005abc <DMA_CalcBaseAndBitshift+0xa8>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a33      	ldr	r2, [pc, #204]	@ (8005b54 <DMA_CalcBaseAndBitshift+0x140>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d018      	beq.n	8005abc <DMA_CalcBaseAndBitshift+0xa8>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4a32      	ldr	r2, [pc, #200]	@ (8005b58 <DMA_CalcBaseAndBitshift+0x144>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d013      	beq.n	8005abc <DMA_CalcBaseAndBitshift+0xa8>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a30      	ldr	r2, [pc, #192]	@ (8005b5c <DMA_CalcBaseAndBitshift+0x148>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d00e      	beq.n	8005abc <DMA_CalcBaseAndBitshift+0xa8>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4a2f      	ldr	r2, [pc, #188]	@ (8005b60 <DMA_CalcBaseAndBitshift+0x14c>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d009      	beq.n	8005abc <DMA_CalcBaseAndBitshift+0xa8>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4a2d      	ldr	r2, [pc, #180]	@ (8005b64 <DMA_CalcBaseAndBitshift+0x150>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d004      	beq.n	8005abc <DMA_CalcBaseAndBitshift+0xa8>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4a2c      	ldr	r2, [pc, #176]	@ (8005b68 <DMA_CalcBaseAndBitshift+0x154>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d101      	bne.n	8005ac0 <DMA_CalcBaseAndBitshift+0xac>
 8005abc:	2301      	movs	r3, #1
 8005abe:	e000      	b.n	8005ac2 <DMA_CalcBaseAndBitshift+0xae>
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d024      	beq.n	8005b10 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	b2db      	uxtb	r3, r3
 8005acc:	3b10      	subs	r3, #16
 8005ace:	4a27      	ldr	r2, [pc, #156]	@ (8005b6c <DMA_CalcBaseAndBitshift+0x158>)
 8005ad0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ad4:	091b      	lsrs	r3, r3, #4
 8005ad6:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f003 0307 	and.w	r3, r3, #7
 8005ade:	4a24      	ldr	r2, [pc, #144]	@ (8005b70 <DMA_CalcBaseAndBitshift+0x15c>)
 8005ae0:	5cd3      	ldrb	r3, [r2, r3]
 8005ae2:	461a      	mov	r2, r3
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2b03      	cmp	r3, #3
 8005aec:	d908      	bls.n	8005b00 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	461a      	mov	r2, r3
 8005af4:	4b1f      	ldr	r3, [pc, #124]	@ (8005b74 <DMA_CalcBaseAndBitshift+0x160>)
 8005af6:	4013      	ands	r3, r2
 8005af8:	1d1a      	adds	r2, r3, #4
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	659a      	str	r2, [r3, #88]	@ 0x58
 8005afe:	e00d      	b.n	8005b1c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	461a      	mov	r2, r3
 8005b06:	4b1b      	ldr	r3, [pc, #108]	@ (8005b74 <DMA_CalcBaseAndBitshift+0x160>)
 8005b08:	4013      	ands	r3, r2
 8005b0a:	687a      	ldr	r2, [r7, #4]
 8005b0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b0e:	e005      	b.n	8005b1c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005b20:	4618      	mov	r0, r3
 8005b22:	3714      	adds	r7, #20
 8005b24:	46bd      	mov	sp, r7
 8005b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2a:	4770      	bx	lr
 8005b2c:	40020010 	.word	0x40020010
 8005b30:	40020028 	.word	0x40020028
 8005b34:	40020040 	.word	0x40020040
 8005b38:	40020058 	.word	0x40020058
 8005b3c:	40020070 	.word	0x40020070
 8005b40:	40020088 	.word	0x40020088
 8005b44:	400200a0 	.word	0x400200a0
 8005b48:	400200b8 	.word	0x400200b8
 8005b4c:	40020410 	.word	0x40020410
 8005b50:	40020428 	.word	0x40020428
 8005b54:	40020440 	.word	0x40020440
 8005b58:	40020458 	.word	0x40020458
 8005b5c:	40020470 	.word	0x40020470
 8005b60:	40020488 	.word	0x40020488
 8005b64:	400204a0 	.word	0x400204a0
 8005b68:	400204b8 	.word	0x400204b8
 8005b6c:	aaaaaaab 	.word	0xaaaaaaab
 8005b70:	0800e1d0 	.word	0x0800e1d0
 8005b74:	fffffc00 	.word	0xfffffc00

08005b78 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b085      	sub	sp, #20
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b80:	2300      	movs	r3, #0
 8005b82:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	699b      	ldr	r3, [r3, #24]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d120      	bne.n	8005bce <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b90:	2b03      	cmp	r3, #3
 8005b92:	d858      	bhi.n	8005c46 <DMA_CheckFifoParam+0xce>
 8005b94:	a201      	add	r2, pc, #4	@ (adr r2, 8005b9c <DMA_CheckFifoParam+0x24>)
 8005b96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b9a:	bf00      	nop
 8005b9c:	08005bad 	.word	0x08005bad
 8005ba0:	08005bbf 	.word	0x08005bbf
 8005ba4:	08005bad 	.word	0x08005bad
 8005ba8:	08005c47 	.word	0x08005c47
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bb0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d048      	beq.n	8005c4a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005bbc:	e045      	b.n	8005c4a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bc2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005bc6:	d142      	bne.n	8005c4e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8005bc8:	2301      	movs	r3, #1
 8005bca:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005bcc:	e03f      	b.n	8005c4e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	699b      	ldr	r3, [r3, #24]
 8005bd2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005bd6:	d123      	bne.n	8005c20 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bdc:	2b03      	cmp	r3, #3
 8005bde:	d838      	bhi.n	8005c52 <DMA_CheckFifoParam+0xda>
 8005be0:	a201      	add	r2, pc, #4	@ (adr r2, 8005be8 <DMA_CheckFifoParam+0x70>)
 8005be2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005be6:	bf00      	nop
 8005be8:	08005bf9 	.word	0x08005bf9
 8005bec:	08005bff 	.word	0x08005bff
 8005bf0:	08005bf9 	.word	0x08005bf9
 8005bf4:	08005c11 	.word	0x08005c11
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	73fb      	strb	r3, [r7, #15]
        break;
 8005bfc:	e030      	b.n	8005c60 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c02:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d025      	beq.n	8005c56 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005c0e:	e022      	b.n	8005c56 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c14:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005c18:	d11f      	bne.n	8005c5a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005c1e:	e01c      	b.n	8005c5a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c24:	2b02      	cmp	r3, #2
 8005c26:	d902      	bls.n	8005c2e <DMA_CheckFifoParam+0xb6>
 8005c28:	2b03      	cmp	r3, #3
 8005c2a:	d003      	beq.n	8005c34 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8005c2c:	e018      	b.n	8005c60 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	73fb      	strb	r3, [r7, #15]
        break;
 8005c32:	e015      	b.n	8005c60 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c38:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d00e      	beq.n	8005c5e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8005c40:	2301      	movs	r3, #1
 8005c42:	73fb      	strb	r3, [r7, #15]
    break;
 8005c44:	e00b      	b.n	8005c5e <DMA_CheckFifoParam+0xe6>
        break;
 8005c46:	bf00      	nop
 8005c48:	e00a      	b.n	8005c60 <DMA_CheckFifoParam+0xe8>
        break;
 8005c4a:	bf00      	nop
 8005c4c:	e008      	b.n	8005c60 <DMA_CheckFifoParam+0xe8>
        break;
 8005c4e:	bf00      	nop
 8005c50:	e006      	b.n	8005c60 <DMA_CheckFifoParam+0xe8>
        break;
 8005c52:	bf00      	nop
 8005c54:	e004      	b.n	8005c60 <DMA_CheckFifoParam+0xe8>
        break;
 8005c56:	bf00      	nop
 8005c58:	e002      	b.n	8005c60 <DMA_CheckFifoParam+0xe8>
        break;
 8005c5a:	bf00      	nop
 8005c5c:	e000      	b.n	8005c60 <DMA_CheckFifoParam+0xe8>
    break;
 8005c5e:	bf00      	nop
    }
  }

  return status;
 8005c60:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c62:	4618      	mov	r0, r3
 8005c64:	3714      	adds	r7, #20
 8005c66:	46bd      	mov	sp, r7
 8005c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6c:	4770      	bx	lr
 8005c6e:	bf00      	nop

08005c70 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b085      	sub	sp, #20
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4a38      	ldr	r2, [pc, #224]	@ (8005d64 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d022      	beq.n	8005cce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a36      	ldr	r2, [pc, #216]	@ (8005d68 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d01d      	beq.n	8005cce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a35      	ldr	r2, [pc, #212]	@ (8005d6c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d018      	beq.n	8005cce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a33      	ldr	r2, [pc, #204]	@ (8005d70 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d013      	beq.n	8005cce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a32      	ldr	r2, [pc, #200]	@ (8005d74 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d00e      	beq.n	8005cce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a30      	ldr	r2, [pc, #192]	@ (8005d78 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d009      	beq.n	8005cce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a2f      	ldr	r2, [pc, #188]	@ (8005d7c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d004      	beq.n	8005cce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a2d      	ldr	r2, [pc, #180]	@ (8005d80 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d101      	bne.n	8005cd2 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8005cce:	2301      	movs	r3, #1
 8005cd0:	e000      	b.n	8005cd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d01a      	beq.n	8005d0e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	b2db      	uxtb	r3, r3
 8005cde:	3b08      	subs	r3, #8
 8005ce0:	4a28      	ldr	r2, [pc, #160]	@ (8005d84 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8005ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ce6:	091b      	lsrs	r3, r3, #4
 8005ce8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005cea:	68fa      	ldr	r2, [r7, #12]
 8005cec:	4b26      	ldr	r3, [pc, #152]	@ (8005d88 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8005cee:	4413      	add	r3, r2
 8005cf0:	009b      	lsls	r3, r3, #2
 8005cf2:	461a      	mov	r2, r3
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	4a24      	ldr	r2, [pc, #144]	@ (8005d8c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005cfc:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	f003 031f 	and.w	r3, r3, #31
 8005d04:	2201      	movs	r2, #1
 8005d06:	409a      	lsls	r2, r3
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005d0c:	e024      	b.n	8005d58 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	b2db      	uxtb	r3, r3
 8005d14:	3b10      	subs	r3, #16
 8005d16:	4a1e      	ldr	r2, [pc, #120]	@ (8005d90 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8005d18:	fba2 2303 	umull	r2, r3, r2, r3
 8005d1c:	091b      	lsrs	r3, r3, #4
 8005d1e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	4a1c      	ldr	r2, [pc, #112]	@ (8005d94 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d806      	bhi.n	8005d36 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	4a1b      	ldr	r2, [pc, #108]	@ (8005d98 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d902      	bls.n	8005d36 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	3308      	adds	r3, #8
 8005d34:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005d36:	68fa      	ldr	r2, [r7, #12]
 8005d38:	4b18      	ldr	r3, [pc, #96]	@ (8005d9c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8005d3a:	4413      	add	r3, r2
 8005d3c:	009b      	lsls	r3, r3, #2
 8005d3e:	461a      	mov	r2, r3
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	4a16      	ldr	r2, [pc, #88]	@ (8005da0 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8005d48:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	f003 031f 	and.w	r3, r3, #31
 8005d50:	2201      	movs	r2, #1
 8005d52:	409a      	lsls	r2, r3
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005d58:	bf00      	nop
 8005d5a:	3714      	adds	r7, #20
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d62:	4770      	bx	lr
 8005d64:	58025408 	.word	0x58025408
 8005d68:	5802541c 	.word	0x5802541c
 8005d6c:	58025430 	.word	0x58025430
 8005d70:	58025444 	.word	0x58025444
 8005d74:	58025458 	.word	0x58025458
 8005d78:	5802546c 	.word	0x5802546c
 8005d7c:	58025480 	.word	0x58025480
 8005d80:	58025494 	.word	0x58025494
 8005d84:	cccccccd 	.word	0xcccccccd
 8005d88:	16009600 	.word	0x16009600
 8005d8c:	58025880 	.word	0x58025880
 8005d90:	aaaaaaab 	.word	0xaaaaaaab
 8005d94:	400204b8 	.word	0x400204b8
 8005d98:	4002040f 	.word	0x4002040f
 8005d9c:	10008200 	.word	0x10008200
 8005da0:	40020880 	.word	0x40020880

08005da4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b085      	sub	sp, #20
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	b2db      	uxtb	r3, r3
 8005db2:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d04a      	beq.n	8005e50 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2b08      	cmp	r3, #8
 8005dbe:	d847      	bhi.n	8005e50 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a25      	ldr	r2, [pc, #148]	@ (8005e5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d022      	beq.n	8005e10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a24      	ldr	r2, [pc, #144]	@ (8005e60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d01d      	beq.n	8005e10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a22      	ldr	r2, [pc, #136]	@ (8005e64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d018      	beq.n	8005e10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a21      	ldr	r2, [pc, #132]	@ (8005e68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d013      	beq.n	8005e10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a1f      	ldr	r2, [pc, #124]	@ (8005e6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d00e      	beq.n	8005e10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a1e      	ldr	r2, [pc, #120]	@ (8005e70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d009      	beq.n	8005e10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a1c      	ldr	r2, [pc, #112]	@ (8005e74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d004      	beq.n	8005e10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4a1b      	ldr	r2, [pc, #108]	@ (8005e78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d101      	bne.n	8005e14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8005e10:	2301      	movs	r3, #1
 8005e12:	e000      	b.n	8005e16 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8005e14:	2300      	movs	r3, #0
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d00a      	beq.n	8005e30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8005e1a:	68fa      	ldr	r2, [r7, #12]
 8005e1c:	4b17      	ldr	r3, [pc, #92]	@ (8005e7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8005e1e:	4413      	add	r3, r2
 8005e20:	009b      	lsls	r3, r3, #2
 8005e22:	461a      	mov	r2, r3
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	4a15      	ldr	r2, [pc, #84]	@ (8005e80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8005e2c:	671a      	str	r2, [r3, #112]	@ 0x70
 8005e2e:	e009      	b.n	8005e44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005e30:	68fa      	ldr	r2, [r7, #12]
 8005e32:	4b14      	ldr	r3, [pc, #80]	@ (8005e84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8005e34:	4413      	add	r3, r2
 8005e36:	009b      	lsls	r3, r3, #2
 8005e38:	461a      	mov	r2, r3
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	4a11      	ldr	r2, [pc, #68]	@ (8005e88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8005e42:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	3b01      	subs	r3, #1
 8005e48:	2201      	movs	r2, #1
 8005e4a:	409a      	lsls	r2, r3
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8005e50:	bf00      	nop
 8005e52:	3714      	adds	r7, #20
 8005e54:	46bd      	mov	sp, r7
 8005e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5a:	4770      	bx	lr
 8005e5c:	58025408 	.word	0x58025408
 8005e60:	5802541c 	.word	0x5802541c
 8005e64:	58025430 	.word	0x58025430
 8005e68:	58025444 	.word	0x58025444
 8005e6c:	58025458 	.word	0x58025458
 8005e70:	5802546c 	.word	0x5802546c
 8005e74:	58025480 	.word	0x58025480
 8005e78:	58025494 	.word	0x58025494
 8005e7c:	1600963f 	.word	0x1600963f
 8005e80:	58025940 	.word	0x58025940
 8005e84:	1000823f 	.word	0x1000823f
 8005e88:	40020940 	.word	0x40020940

08005e8c <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	b087      	sub	sp, #28
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	60f8      	str	r0, [r7, #12]
 8005e94:	460b      	mov	r3, r1
 8005e96:	607a      	str	r2, [r7, #4]
 8005e98:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d101      	bne.n	8005ea8 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	e00a      	b.n	8005ebe <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8005ea8:	7afb      	ldrb	r3, [r7, #11]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d103      	bne.n	8005eb6 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	687a      	ldr	r2, [r7, #4]
 8005eb2:	605a      	str	r2, [r3, #4]
      break;
 8005eb4:	e002      	b.n	8005ebc <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	75fb      	strb	r3, [r7, #23]
      break;
 8005eba:	bf00      	nop
  }

  return status;
 8005ebc:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	371c      	adds	r7, #28
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec8:	4770      	bx	lr

08005eca <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8005eca:	b480      	push	{r7}
 8005ecc:	b083      	sub	sp, #12
 8005ece:	af00      	add	r7, sp, #0
 8005ed0:	6078      	str	r0, [r7, #4]
 8005ed2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d101      	bne.n	8005ede <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8005eda:	2301      	movs	r3, #1
 8005edc:	e003      	b.n	8005ee6 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	683a      	ldr	r2, [r7, #0]
 8005ee2:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8005ee4:	2300      	movs	r3, #0
  }
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	370c      	adds	r7, #12
 8005eea:	46bd      	mov	sp, r7
 8005eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef0:	4770      	bx	lr
	...

08005ef4 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b086      	sub	sp, #24
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	0c1b      	lsrs	r3, r3, #16
 8005f02:	f003 0303 	and.w	r3, r3, #3
 8005f06:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f003 031f 	and.w	r3, r3, #31
 8005f10:	2201      	movs	r2, #1
 8005f12:	fa02 f303 	lsl.w	r3, r2, r3
 8005f16:	60fb      	str	r3, [r7, #12]

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 8005f18:	f7fd ff5c 	bl	8003dd4 <HAL_GetCurrentCPUID>
 8005f1c:	4603      	mov	r3, r0
 8005f1e:	2b03      	cmp	r3, #3
 8005f20:	d105      	bne.n	8005f2e <HAL_EXTI_IRQHandler+0x3a>
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8005f22:	693b      	ldr	r3, [r7, #16]
 8005f24:	011a      	lsls	r2, r3, #4
 8005f26:	4b0f      	ldr	r3, [pc, #60]	@ (8005f64 <HAL_EXTI_IRQHandler+0x70>)
 8005f28:	4413      	add	r3, r2
 8005f2a:	617b      	str	r3, [r7, #20]
 8005f2c:	e004      	b.n	8005f38 <HAL_EXTI_IRQHandler+0x44>
  }
  else /* Cortex-M4*/
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	011a      	lsls	r2, r3, #4
 8005f32:	4b0d      	ldr	r3, [pc, #52]	@ (8005f68 <HAL_EXTI_IRQHandler+0x74>)
 8005f34:	4413      	add	r3, r2
 8005f36:	617b      	str	r3, [r7, #20]
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8005f38:	697b      	ldr	r3, [r7, #20]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	68fa      	ldr	r2, [r7, #12]
 8005f3e:	4013      	ands	r3, r2
 8005f40:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d009      	beq.n	8005f5c <HAL_EXTI_IRQHandler+0x68>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8005f48:	697b      	ldr	r3, [r7, #20]
 8005f4a:	68fa      	ldr	r2, [r7, #12]
 8005f4c:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d002      	beq.n	8005f5c <HAL_EXTI_IRQHandler+0x68>
    {
      hexti->PendingCallback();
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	4798      	blx	r3
    }
  }
}
 8005f5c:	bf00      	nop
 8005f5e:	3718      	adds	r7, #24
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bd80      	pop	{r7, pc}
 8005f64:	58000088 	.word	0x58000088
 8005f68:	580000c8 	.word	0x580000c8

08005f6c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b089      	sub	sp, #36	@ 0x24
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
 8005f74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005f76:	2300      	movs	r3, #0
 8005f78:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005f7a:	4b89      	ldr	r3, [pc, #548]	@ (80061a0 <HAL_GPIO_Init+0x234>)
 8005f7c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005f7e:	e194      	b.n	80062aa <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	2101      	movs	r1, #1
 8005f86:	69fb      	ldr	r3, [r7, #28]
 8005f88:	fa01 f303 	lsl.w	r3, r1, r3
 8005f8c:	4013      	ands	r3, r2
 8005f8e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005f90:	693b      	ldr	r3, [r7, #16]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	f000 8186 	beq.w	80062a4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	f003 0303 	and.w	r3, r3, #3
 8005fa0:	2b01      	cmp	r3, #1
 8005fa2:	d005      	beq.n	8005fb0 <HAL_GPIO_Init+0x44>
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	685b      	ldr	r3, [r3, #4]
 8005fa8:	f003 0303 	and.w	r3, r3, #3
 8005fac:	2b02      	cmp	r3, #2
 8005fae:	d130      	bne.n	8006012 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	689b      	ldr	r3, [r3, #8]
 8005fb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005fb6:	69fb      	ldr	r3, [r7, #28]
 8005fb8:	005b      	lsls	r3, r3, #1
 8005fba:	2203      	movs	r2, #3
 8005fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8005fc0:	43db      	mvns	r3, r3
 8005fc2:	69ba      	ldr	r2, [r7, #24]
 8005fc4:	4013      	ands	r3, r2
 8005fc6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	68da      	ldr	r2, [r3, #12]
 8005fcc:	69fb      	ldr	r3, [r7, #28]
 8005fce:	005b      	lsls	r3, r3, #1
 8005fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8005fd4:	69ba      	ldr	r2, [r7, #24]
 8005fd6:	4313      	orrs	r3, r2
 8005fd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	69ba      	ldr	r2, [r7, #24]
 8005fde:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	69fb      	ldr	r3, [r7, #28]
 8005fea:	fa02 f303 	lsl.w	r3, r2, r3
 8005fee:	43db      	mvns	r3, r3
 8005ff0:	69ba      	ldr	r2, [r7, #24]
 8005ff2:	4013      	ands	r3, r2
 8005ff4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	091b      	lsrs	r3, r3, #4
 8005ffc:	f003 0201 	and.w	r2, r3, #1
 8006000:	69fb      	ldr	r3, [r7, #28]
 8006002:	fa02 f303 	lsl.w	r3, r2, r3
 8006006:	69ba      	ldr	r2, [r7, #24]
 8006008:	4313      	orrs	r3, r2
 800600a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	69ba      	ldr	r2, [r7, #24]
 8006010:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	f003 0303 	and.w	r3, r3, #3
 800601a:	2b03      	cmp	r3, #3
 800601c:	d017      	beq.n	800604e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	68db      	ldr	r3, [r3, #12]
 8006022:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006024:	69fb      	ldr	r3, [r7, #28]
 8006026:	005b      	lsls	r3, r3, #1
 8006028:	2203      	movs	r2, #3
 800602a:	fa02 f303 	lsl.w	r3, r2, r3
 800602e:	43db      	mvns	r3, r3
 8006030:	69ba      	ldr	r2, [r7, #24]
 8006032:	4013      	ands	r3, r2
 8006034:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	689a      	ldr	r2, [r3, #8]
 800603a:	69fb      	ldr	r3, [r7, #28]
 800603c:	005b      	lsls	r3, r3, #1
 800603e:	fa02 f303 	lsl.w	r3, r2, r3
 8006042:	69ba      	ldr	r2, [r7, #24]
 8006044:	4313      	orrs	r3, r2
 8006046:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	69ba      	ldr	r2, [r7, #24]
 800604c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	685b      	ldr	r3, [r3, #4]
 8006052:	f003 0303 	and.w	r3, r3, #3
 8006056:	2b02      	cmp	r3, #2
 8006058:	d123      	bne.n	80060a2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800605a:	69fb      	ldr	r3, [r7, #28]
 800605c:	08da      	lsrs	r2, r3, #3
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	3208      	adds	r2, #8
 8006062:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006066:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006068:	69fb      	ldr	r3, [r7, #28]
 800606a:	f003 0307 	and.w	r3, r3, #7
 800606e:	009b      	lsls	r3, r3, #2
 8006070:	220f      	movs	r2, #15
 8006072:	fa02 f303 	lsl.w	r3, r2, r3
 8006076:	43db      	mvns	r3, r3
 8006078:	69ba      	ldr	r2, [r7, #24]
 800607a:	4013      	ands	r3, r2
 800607c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	691a      	ldr	r2, [r3, #16]
 8006082:	69fb      	ldr	r3, [r7, #28]
 8006084:	f003 0307 	and.w	r3, r3, #7
 8006088:	009b      	lsls	r3, r3, #2
 800608a:	fa02 f303 	lsl.w	r3, r2, r3
 800608e:	69ba      	ldr	r2, [r7, #24]
 8006090:	4313      	orrs	r3, r2
 8006092:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006094:	69fb      	ldr	r3, [r7, #28]
 8006096:	08da      	lsrs	r2, r3, #3
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	3208      	adds	r2, #8
 800609c:	69b9      	ldr	r1, [r7, #24]
 800609e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80060a8:	69fb      	ldr	r3, [r7, #28]
 80060aa:	005b      	lsls	r3, r3, #1
 80060ac:	2203      	movs	r2, #3
 80060ae:	fa02 f303 	lsl.w	r3, r2, r3
 80060b2:	43db      	mvns	r3, r3
 80060b4:	69ba      	ldr	r2, [r7, #24]
 80060b6:	4013      	ands	r3, r2
 80060b8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	f003 0203 	and.w	r2, r3, #3
 80060c2:	69fb      	ldr	r3, [r7, #28]
 80060c4:	005b      	lsls	r3, r3, #1
 80060c6:	fa02 f303 	lsl.w	r3, r2, r3
 80060ca:	69ba      	ldr	r2, [r7, #24]
 80060cc:	4313      	orrs	r3, r2
 80060ce:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	69ba      	ldr	r2, [r7, #24]
 80060d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	685b      	ldr	r3, [r3, #4]
 80060da:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80060de:	2b00      	cmp	r3, #0
 80060e0:	f000 80e0 	beq.w	80062a4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80060e4:	4b2f      	ldr	r3, [pc, #188]	@ (80061a4 <HAL_GPIO_Init+0x238>)
 80060e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80060ea:	4a2e      	ldr	r2, [pc, #184]	@ (80061a4 <HAL_GPIO_Init+0x238>)
 80060ec:	f043 0302 	orr.w	r3, r3, #2
 80060f0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80060f4:	4b2b      	ldr	r3, [pc, #172]	@ (80061a4 <HAL_GPIO_Init+0x238>)
 80060f6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80060fa:	f003 0302 	and.w	r3, r3, #2
 80060fe:	60fb      	str	r3, [r7, #12]
 8006100:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006102:	4a29      	ldr	r2, [pc, #164]	@ (80061a8 <HAL_GPIO_Init+0x23c>)
 8006104:	69fb      	ldr	r3, [r7, #28]
 8006106:	089b      	lsrs	r3, r3, #2
 8006108:	3302      	adds	r3, #2
 800610a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800610e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006110:	69fb      	ldr	r3, [r7, #28]
 8006112:	f003 0303 	and.w	r3, r3, #3
 8006116:	009b      	lsls	r3, r3, #2
 8006118:	220f      	movs	r2, #15
 800611a:	fa02 f303 	lsl.w	r3, r2, r3
 800611e:	43db      	mvns	r3, r3
 8006120:	69ba      	ldr	r2, [r7, #24]
 8006122:	4013      	ands	r3, r2
 8006124:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	4a20      	ldr	r2, [pc, #128]	@ (80061ac <HAL_GPIO_Init+0x240>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d052      	beq.n	80061d4 <HAL_GPIO_Init+0x268>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	4a1f      	ldr	r2, [pc, #124]	@ (80061b0 <HAL_GPIO_Init+0x244>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d031      	beq.n	800619a <HAL_GPIO_Init+0x22e>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	4a1e      	ldr	r2, [pc, #120]	@ (80061b4 <HAL_GPIO_Init+0x248>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d02b      	beq.n	8006196 <HAL_GPIO_Init+0x22a>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	4a1d      	ldr	r2, [pc, #116]	@ (80061b8 <HAL_GPIO_Init+0x24c>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d025      	beq.n	8006192 <HAL_GPIO_Init+0x226>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	4a1c      	ldr	r2, [pc, #112]	@ (80061bc <HAL_GPIO_Init+0x250>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d01f      	beq.n	800618e <HAL_GPIO_Init+0x222>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	4a1b      	ldr	r2, [pc, #108]	@ (80061c0 <HAL_GPIO_Init+0x254>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d019      	beq.n	800618a <HAL_GPIO_Init+0x21e>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	4a1a      	ldr	r2, [pc, #104]	@ (80061c4 <HAL_GPIO_Init+0x258>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d013      	beq.n	8006186 <HAL_GPIO_Init+0x21a>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	4a19      	ldr	r2, [pc, #100]	@ (80061c8 <HAL_GPIO_Init+0x25c>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d00d      	beq.n	8006182 <HAL_GPIO_Init+0x216>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	4a18      	ldr	r2, [pc, #96]	@ (80061cc <HAL_GPIO_Init+0x260>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d007      	beq.n	800617e <HAL_GPIO_Init+0x212>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	4a17      	ldr	r2, [pc, #92]	@ (80061d0 <HAL_GPIO_Init+0x264>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d101      	bne.n	800617a <HAL_GPIO_Init+0x20e>
 8006176:	2309      	movs	r3, #9
 8006178:	e02d      	b.n	80061d6 <HAL_GPIO_Init+0x26a>
 800617a:	230a      	movs	r3, #10
 800617c:	e02b      	b.n	80061d6 <HAL_GPIO_Init+0x26a>
 800617e:	2308      	movs	r3, #8
 8006180:	e029      	b.n	80061d6 <HAL_GPIO_Init+0x26a>
 8006182:	2307      	movs	r3, #7
 8006184:	e027      	b.n	80061d6 <HAL_GPIO_Init+0x26a>
 8006186:	2306      	movs	r3, #6
 8006188:	e025      	b.n	80061d6 <HAL_GPIO_Init+0x26a>
 800618a:	2305      	movs	r3, #5
 800618c:	e023      	b.n	80061d6 <HAL_GPIO_Init+0x26a>
 800618e:	2304      	movs	r3, #4
 8006190:	e021      	b.n	80061d6 <HAL_GPIO_Init+0x26a>
 8006192:	2303      	movs	r3, #3
 8006194:	e01f      	b.n	80061d6 <HAL_GPIO_Init+0x26a>
 8006196:	2302      	movs	r3, #2
 8006198:	e01d      	b.n	80061d6 <HAL_GPIO_Init+0x26a>
 800619a:	2301      	movs	r3, #1
 800619c:	e01b      	b.n	80061d6 <HAL_GPIO_Init+0x26a>
 800619e:	bf00      	nop
 80061a0:	58000080 	.word	0x58000080
 80061a4:	58024400 	.word	0x58024400
 80061a8:	58000400 	.word	0x58000400
 80061ac:	58020000 	.word	0x58020000
 80061b0:	58020400 	.word	0x58020400
 80061b4:	58020800 	.word	0x58020800
 80061b8:	58020c00 	.word	0x58020c00
 80061bc:	58021000 	.word	0x58021000
 80061c0:	58021400 	.word	0x58021400
 80061c4:	58021800 	.word	0x58021800
 80061c8:	58021c00 	.word	0x58021c00
 80061cc:	58022000 	.word	0x58022000
 80061d0:	58022400 	.word	0x58022400
 80061d4:	2300      	movs	r3, #0
 80061d6:	69fa      	ldr	r2, [r7, #28]
 80061d8:	f002 0203 	and.w	r2, r2, #3
 80061dc:	0092      	lsls	r2, r2, #2
 80061de:	4093      	lsls	r3, r2
 80061e0:	69ba      	ldr	r2, [r7, #24]
 80061e2:	4313      	orrs	r3, r2
 80061e4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80061e6:	4938      	ldr	r1, [pc, #224]	@ (80062c8 <HAL_GPIO_Init+0x35c>)
 80061e8:	69fb      	ldr	r3, [r7, #28]
 80061ea:	089b      	lsrs	r3, r3, #2
 80061ec:	3302      	adds	r3, #2
 80061ee:	69ba      	ldr	r2, [r7, #24]
 80061f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80061f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80061fc:	693b      	ldr	r3, [r7, #16]
 80061fe:	43db      	mvns	r3, r3
 8006200:	69ba      	ldr	r2, [r7, #24]
 8006202:	4013      	ands	r3, r2
 8006204:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	685b      	ldr	r3, [r3, #4]
 800620a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800620e:	2b00      	cmp	r3, #0
 8006210:	d003      	beq.n	800621a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8006212:	69ba      	ldr	r2, [r7, #24]
 8006214:	693b      	ldr	r3, [r7, #16]
 8006216:	4313      	orrs	r3, r2
 8006218:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800621a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800621e:	69bb      	ldr	r3, [r7, #24]
 8006220:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006222:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006226:	685b      	ldr	r3, [r3, #4]
 8006228:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	43db      	mvns	r3, r3
 800622e:	69ba      	ldr	r2, [r7, #24]
 8006230:	4013      	ands	r3, r2
 8006232:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800623c:	2b00      	cmp	r3, #0
 800623e:	d003      	beq.n	8006248 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006240:	69ba      	ldr	r2, [r7, #24]
 8006242:	693b      	ldr	r3, [r7, #16]
 8006244:	4313      	orrs	r3, r2
 8006246:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8006248:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800624c:	69bb      	ldr	r3, [r7, #24]
 800624e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	685b      	ldr	r3, [r3, #4]
 8006254:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006256:	693b      	ldr	r3, [r7, #16]
 8006258:	43db      	mvns	r3, r3
 800625a:	69ba      	ldr	r2, [r7, #24]
 800625c:	4013      	ands	r3, r2
 800625e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	685b      	ldr	r3, [r3, #4]
 8006264:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006268:	2b00      	cmp	r3, #0
 800626a:	d003      	beq.n	8006274 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800626c:	69ba      	ldr	r2, [r7, #24]
 800626e:	693b      	ldr	r3, [r7, #16]
 8006270:	4313      	orrs	r3, r2
 8006272:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	69ba      	ldr	r2, [r7, #24]
 8006278:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006280:	693b      	ldr	r3, [r7, #16]
 8006282:	43db      	mvns	r3, r3
 8006284:	69ba      	ldr	r2, [r7, #24]
 8006286:	4013      	ands	r3, r2
 8006288:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006292:	2b00      	cmp	r3, #0
 8006294:	d003      	beq.n	800629e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8006296:	69ba      	ldr	r2, [r7, #24]
 8006298:	693b      	ldr	r3, [r7, #16]
 800629a:	4313      	orrs	r3, r2
 800629c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	69ba      	ldr	r2, [r7, #24]
 80062a2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80062a4:	69fb      	ldr	r3, [r7, #28]
 80062a6:	3301      	adds	r3, #1
 80062a8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	681a      	ldr	r2, [r3, #0]
 80062ae:	69fb      	ldr	r3, [r7, #28]
 80062b0:	fa22 f303 	lsr.w	r3, r2, r3
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	f47f ae63 	bne.w	8005f80 <HAL_GPIO_Init+0x14>
  }
}
 80062ba:	bf00      	nop
 80062bc:	bf00      	nop
 80062be:	3724      	adds	r7, #36	@ 0x24
 80062c0:	46bd      	mov	sp, r7
 80062c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c6:	4770      	bx	lr
 80062c8:	58000400 	.word	0x58000400

080062cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b083      	sub	sp, #12
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
 80062d4:	460b      	mov	r3, r1
 80062d6:	807b      	strh	r3, [r7, #2]
 80062d8:	4613      	mov	r3, r2
 80062da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80062dc:	787b      	ldrb	r3, [r7, #1]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d003      	beq.n	80062ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80062e2:	887a      	ldrh	r2, [r7, #2]
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80062e8:	e003      	b.n	80062f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80062ea:	887b      	ldrh	r3, [r7, #2]
 80062ec:	041a      	lsls	r2, r3, #16
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	619a      	str	r2, [r3, #24]
}
 80062f2:	bf00      	nop
 80062f4:	370c      	adds	r7, #12
 80062f6:	46bd      	mov	sp, r7
 80062f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fc:	4770      	bx	lr

080062fe <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80062fe:	b580      	push	{r7, lr}
 8006300:	b082      	sub	sp, #8
 8006302:	af00      	add	r7, sp, #0
 8006304:	4603      	mov	r3, r0
 8006306:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8006308:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800630c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006310:	88fb      	ldrh	r3, [r7, #6]
 8006312:	4013      	ands	r3, r2
 8006314:	2b00      	cmp	r3, #0
 8006316:	d008      	beq.n	800632a <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006318:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800631c:	88fb      	ldrh	r3, [r7, #6]
 800631e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006322:	88fb      	ldrh	r3, [r7, #6]
 8006324:	4618      	mov	r0, r3
 8006326:	f7fc fdab 	bl	8002e80 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800632a:	bf00      	nop
 800632c:	3708      	adds	r7, #8
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}
	...

08006334 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8006334:	b480      	push	{r7}
 8006336:	b083      	sub	sp, #12
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 800633c:	4a08      	ldr	r2, [pc, #32]	@ (8006360 <HAL_HSEM_FastTake+0x2c>)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	3320      	adds	r3, #32
 8006342:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006346:	4a07      	ldr	r2, [pc, #28]	@ (8006364 <HAL_HSEM_FastTake+0x30>)
 8006348:	4293      	cmp	r3, r2
 800634a:	d101      	bne.n	8006350 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 800634c:	2300      	movs	r3, #0
 800634e:	e000      	b.n	8006352 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8006350:	2301      	movs	r3, #1
}
 8006352:	4618      	mov	r0, r3
 8006354:	370c      	adds	r7, #12
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr
 800635e:	bf00      	nop
 8006360:	58026400 	.word	0x58026400
 8006364:	80000300 	.word	0x80000300

08006368 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8006368:	b480      	push	{r7}
 800636a:	b083      	sub	sp, #12
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
 8006370:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8006372:	4906      	ldr	r1, [pc, #24]	@ (800638c <HAL_HSEM_Release+0x24>)
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8006380:	bf00      	nop
 8006382:	370c      	adds	r7, #12
 8006384:	46bd      	mov	sp, r7
 8006386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638a:	4770      	bx	lr
 800638c:	58026400 	.word	0x58026400

08006390 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b082      	sub	sp, #8
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d101      	bne.n	80063a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800639e:	2301      	movs	r3, #1
 80063a0:	e08b      	b.n	80064ba <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063a8:	b2db      	uxtb	r3, r3
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d106      	bne.n	80063bc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2200      	movs	r2, #0
 80063b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80063b6:	6878      	ldr	r0, [r7, #4]
 80063b8:	f7fc ff28 	bl	800320c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2224      	movs	r2, #36	@ 0x24
 80063c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	681a      	ldr	r2, [r3, #0]
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f022 0201 	bic.w	r2, r2, #1
 80063d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	685a      	ldr	r2, [r3, #4]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80063e0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	689a      	ldr	r2, [r3, #8]
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80063f0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	68db      	ldr	r3, [r3, #12]
 80063f6:	2b01      	cmp	r3, #1
 80063f8:	d107      	bne.n	800640a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	689a      	ldr	r2, [r3, #8]
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006406:	609a      	str	r2, [r3, #8]
 8006408:	e006      	b.n	8006418 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	689a      	ldr	r2, [r3, #8]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006416:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	68db      	ldr	r3, [r3, #12]
 800641c:	2b02      	cmp	r3, #2
 800641e:	d108      	bne.n	8006432 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	685a      	ldr	r2, [r3, #4]
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800642e:	605a      	str	r2, [r3, #4]
 8006430:	e007      	b.n	8006442 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	685a      	ldr	r2, [r3, #4]
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006440:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	6859      	ldr	r1, [r3, #4]
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681a      	ldr	r2, [r3, #0]
 800644c:	4b1d      	ldr	r3, [pc, #116]	@ (80064c4 <HAL_I2C_Init+0x134>)
 800644e:	430b      	orrs	r3, r1
 8006450:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	68da      	ldr	r2, [r3, #12]
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006460:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	691a      	ldr	r2, [r3, #16]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	695b      	ldr	r3, [r3, #20]
 800646a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	699b      	ldr	r3, [r3, #24]
 8006472:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	430a      	orrs	r2, r1
 800647a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	69d9      	ldr	r1, [r3, #28]
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6a1a      	ldr	r2, [r3, #32]
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	430a      	orrs	r2, r1
 800648a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	681a      	ldr	r2, [r3, #0]
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f042 0201 	orr.w	r2, r2, #1
 800649a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2200      	movs	r2, #0
 80064a0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2220      	movs	r2, #32
 80064a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2200      	movs	r2, #0
 80064ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2200      	movs	r2, #0
 80064b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80064b8:	2300      	movs	r3, #0
}
 80064ba:	4618      	mov	r0, r3
 80064bc:	3708      	adds	r7, #8
 80064be:	46bd      	mov	sp, r7
 80064c0:	bd80      	pop	{r7, pc}
 80064c2:	bf00      	nop
 80064c4:	02008000 	.word	0x02008000

080064c8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b088      	sub	sp, #32
 80064cc:	af02      	add	r7, sp, #8
 80064ce:	60f8      	str	r0, [r7, #12]
 80064d0:	607a      	str	r2, [r7, #4]
 80064d2:	461a      	mov	r2, r3
 80064d4:	460b      	mov	r3, r1
 80064d6:	817b      	strh	r3, [r7, #10]
 80064d8:	4613      	mov	r3, r2
 80064da:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064e2:	b2db      	uxtb	r3, r3
 80064e4:	2b20      	cmp	r3, #32
 80064e6:	f040 80fd 	bne.w	80066e4 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80064f0:	2b01      	cmp	r3, #1
 80064f2:	d101      	bne.n	80064f8 <HAL_I2C_Master_Transmit+0x30>
 80064f4:	2302      	movs	r3, #2
 80064f6:	e0f6      	b.n	80066e6 <HAL_I2C_Master_Transmit+0x21e>
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	2201      	movs	r2, #1
 80064fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006500:	f7fd fb1c 	bl	8003b3c <HAL_GetTick>
 8006504:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006506:	693b      	ldr	r3, [r7, #16]
 8006508:	9300      	str	r3, [sp, #0]
 800650a:	2319      	movs	r3, #25
 800650c:	2201      	movs	r2, #1
 800650e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006512:	68f8      	ldr	r0, [r7, #12]
 8006514:	f000 fce0 	bl	8006ed8 <I2C_WaitOnFlagUntilTimeout>
 8006518:	4603      	mov	r3, r0
 800651a:	2b00      	cmp	r3, #0
 800651c:	d001      	beq.n	8006522 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800651e:	2301      	movs	r3, #1
 8006520:	e0e1      	b.n	80066e6 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	2221      	movs	r2, #33	@ 0x21
 8006526:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2210      	movs	r2, #16
 800652e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	2200      	movs	r2, #0
 8006536:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	687a      	ldr	r2, [r7, #4]
 800653c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	893a      	ldrh	r2, [r7, #8]
 8006542:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2200      	movs	r2, #0
 8006548:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800654e:	b29b      	uxth	r3, r3
 8006550:	2bff      	cmp	r3, #255	@ 0xff
 8006552:	d906      	bls.n	8006562 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	22ff      	movs	r2, #255	@ 0xff
 8006558:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800655a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800655e:	617b      	str	r3, [r7, #20]
 8006560:	e007      	b.n	8006572 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006566:	b29a      	uxth	r2, r3
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800656c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006570:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006576:	2b00      	cmp	r3, #0
 8006578:	d024      	beq.n	80065c4 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800657e:	781a      	ldrb	r2, [r3, #0]
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800658a:	1c5a      	adds	r2, r3, #1
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006594:	b29b      	uxth	r3, r3
 8006596:	3b01      	subs	r3, #1
 8006598:	b29a      	uxth	r2, r3
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065a2:	3b01      	subs	r3, #1
 80065a4:	b29a      	uxth	r2, r3
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065ae:	b2db      	uxtb	r3, r3
 80065b0:	3301      	adds	r3, #1
 80065b2:	b2da      	uxtb	r2, r3
 80065b4:	8979      	ldrh	r1, [r7, #10]
 80065b6:	4b4e      	ldr	r3, [pc, #312]	@ (80066f0 <HAL_I2C_Master_Transmit+0x228>)
 80065b8:	9300      	str	r3, [sp, #0]
 80065ba:	697b      	ldr	r3, [r7, #20]
 80065bc:	68f8      	ldr	r0, [r7, #12]
 80065be:	f000 fedb 	bl	8007378 <I2C_TransferConfig>
 80065c2:	e066      	b.n	8006692 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065c8:	b2da      	uxtb	r2, r3
 80065ca:	8979      	ldrh	r1, [r7, #10]
 80065cc:	4b48      	ldr	r3, [pc, #288]	@ (80066f0 <HAL_I2C_Master_Transmit+0x228>)
 80065ce:	9300      	str	r3, [sp, #0]
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	68f8      	ldr	r0, [r7, #12]
 80065d4:	f000 fed0 	bl	8007378 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80065d8:	e05b      	b.n	8006692 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80065da:	693a      	ldr	r2, [r7, #16]
 80065dc:	6a39      	ldr	r1, [r7, #32]
 80065de:	68f8      	ldr	r0, [r7, #12]
 80065e0:	f000 fcd3 	bl	8006f8a <I2C_WaitOnTXISFlagUntilTimeout>
 80065e4:	4603      	mov	r3, r0
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d001      	beq.n	80065ee <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80065ea:	2301      	movs	r3, #1
 80065ec:	e07b      	b.n	80066e6 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065f2:	781a      	ldrb	r2, [r3, #0]
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065fe:	1c5a      	adds	r2, r3, #1
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006608:	b29b      	uxth	r3, r3
 800660a:	3b01      	subs	r3, #1
 800660c:	b29a      	uxth	r2, r3
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006616:	3b01      	subs	r3, #1
 8006618:	b29a      	uxth	r2, r3
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006622:	b29b      	uxth	r3, r3
 8006624:	2b00      	cmp	r3, #0
 8006626:	d034      	beq.n	8006692 <HAL_I2C_Master_Transmit+0x1ca>
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800662c:	2b00      	cmp	r3, #0
 800662e:	d130      	bne.n	8006692 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006630:	693b      	ldr	r3, [r7, #16]
 8006632:	9300      	str	r3, [sp, #0]
 8006634:	6a3b      	ldr	r3, [r7, #32]
 8006636:	2200      	movs	r2, #0
 8006638:	2180      	movs	r1, #128	@ 0x80
 800663a:	68f8      	ldr	r0, [r7, #12]
 800663c:	f000 fc4c 	bl	8006ed8 <I2C_WaitOnFlagUntilTimeout>
 8006640:	4603      	mov	r3, r0
 8006642:	2b00      	cmp	r3, #0
 8006644:	d001      	beq.n	800664a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8006646:	2301      	movs	r3, #1
 8006648:	e04d      	b.n	80066e6 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800664e:	b29b      	uxth	r3, r3
 8006650:	2bff      	cmp	r3, #255	@ 0xff
 8006652:	d90e      	bls.n	8006672 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	22ff      	movs	r2, #255	@ 0xff
 8006658:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800665e:	b2da      	uxtb	r2, r3
 8006660:	8979      	ldrh	r1, [r7, #10]
 8006662:	2300      	movs	r3, #0
 8006664:	9300      	str	r3, [sp, #0]
 8006666:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800666a:	68f8      	ldr	r0, [r7, #12]
 800666c:	f000 fe84 	bl	8007378 <I2C_TransferConfig>
 8006670:	e00f      	b.n	8006692 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006676:	b29a      	uxth	r2, r3
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006680:	b2da      	uxtb	r2, r3
 8006682:	8979      	ldrh	r1, [r7, #10]
 8006684:	2300      	movs	r3, #0
 8006686:	9300      	str	r3, [sp, #0]
 8006688:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800668c:	68f8      	ldr	r0, [r7, #12]
 800668e:	f000 fe73 	bl	8007378 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006696:	b29b      	uxth	r3, r3
 8006698:	2b00      	cmp	r3, #0
 800669a:	d19e      	bne.n	80065da <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800669c:	693a      	ldr	r2, [r7, #16]
 800669e:	6a39      	ldr	r1, [r7, #32]
 80066a0:	68f8      	ldr	r0, [r7, #12]
 80066a2:	f000 fcb9 	bl	8007018 <I2C_WaitOnSTOPFlagUntilTimeout>
 80066a6:	4603      	mov	r3, r0
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d001      	beq.n	80066b0 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80066ac:	2301      	movs	r3, #1
 80066ae:	e01a      	b.n	80066e6 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	2220      	movs	r2, #32
 80066b6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	6859      	ldr	r1, [r3, #4]
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681a      	ldr	r2, [r3, #0]
 80066c2:	4b0c      	ldr	r3, [pc, #48]	@ (80066f4 <HAL_I2C_Master_Transmit+0x22c>)
 80066c4:	400b      	ands	r3, r1
 80066c6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	2220      	movs	r2, #32
 80066cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	2200      	movs	r2, #0
 80066d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	2200      	movs	r2, #0
 80066dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80066e0:	2300      	movs	r3, #0
 80066e2:	e000      	b.n	80066e6 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80066e4:	2302      	movs	r3, #2
  }
}
 80066e6:	4618      	mov	r0, r3
 80066e8:	3718      	adds	r7, #24
 80066ea:	46bd      	mov	sp, r7
 80066ec:	bd80      	pop	{r7, pc}
 80066ee:	bf00      	nop
 80066f0:	80002000 	.word	0x80002000
 80066f4:	fe00e800 	.word	0xfe00e800

080066f8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b088      	sub	sp, #32
 80066fc:	af02      	add	r7, sp, #8
 80066fe:	60f8      	str	r0, [r7, #12]
 8006700:	607a      	str	r2, [r7, #4]
 8006702:	461a      	mov	r2, r3
 8006704:	460b      	mov	r3, r1
 8006706:	817b      	strh	r3, [r7, #10]
 8006708:	4613      	mov	r3, r2
 800670a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006712:	b2db      	uxtb	r3, r3
 8006714:	2b20      	cmp	r3, #32
 8006716:	f040 80db 	bne.w	80068d0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006720:	2b01      	cmp	r3, #1
 8006722:	d101      	bne.n	8006728 <HAL_I2C_Master_Receive+0x30>
 8006724:	2302      	movs	r3, #2
 8006726:	e0d4      	b.n	80068d2 <HAL_I2C_Master_Receive+0x1da>
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	2201      	movs	r2, #1
 800672c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006730:	f7fd fa04 	bl	8003b3c <HAL_GetTick>
 8006734:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006736:	697b      	ldr	r3, [r7, #20]
 8006738:	9300      	str	r3, [sp, #0]
 800673a:	2319      	movs	r3, #25
 800673c:	2201      	movs	r2, #1
 800673e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006742:	68f8      	ldr	r0, [r7, #12]
 8006744:	f000 fbc8 	bl	8006ed8 <I2C_WaitOnFlagUntilTimeout>
 8006748:	4603      	mov	r3, r0
 800674a:	2b00      	cmp	r3, #0
 800674c:	d001      	beq.n	8006752 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800674e:	2301      	movs	r3, #1
 8006750:	e0bf      	b.n	80068d2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	2222      	movs	r2, #34	@ 0x22
 8006756:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	2210      	movs	r2, #16
 800675e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2200      	movs	r2, #0
 8006766:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	687a      	ldr	r2, [r7, #4]
 800676c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	893a      	ldrh	r2, [r7, #8]
 8006772:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2200      	movs	r2, #0
 8006778:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800677e:	b29b      	uxth	r3, r3
 8006780:	2bff      	cmp	r3, #255	@ 0xff
 8006782:	d90e      	bls.n	80067a2 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	22ff      	movs	r2, #255	@ 0xff
 8006788:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800678e:	b2da      	uxtb	r2, r3
 8006790:	8979      	ldrh	r1, [r7, #10]
 8006792:	4b52      	ldr	r3, [pc, #328]	@ (80068dc <HAL_I2C_Master_Receive+0x1e4>)
 8006794:	9300      	str	r3, [sp, #0]
 8006796:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800679a:	68f8      	ldr	r0, [r7, #12]
 800679c:	f000 fdec 	bl	8007378 <I2C_TransferConfig>
 80067a0:	e06d      	b.n	800687e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067a6:	b29a      	uxth	r2, r3
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067b0:	b2da      	uxtb	r2, r3
 80067b2:	8979      	ldrh	r1, [r7, #10]
 80067b4:	4b49      	ldr	r3, [pc, #292]	@ (80068dc <HAL_I2C_Master_Receive+0x1e4>)
 80067b6:	9300      	str	r3, [sp, #0]
 80067b8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80067bc:	68f8      	ldr	r0, [r7, #12]
 80067be:	f000 fddb 	bl	8007378 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80067c2:	e05c      	b.n	800687e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80067c4:	697a      	ldr	r2, [r7, #20]
 80067c6:	6a39      	ldr	r1, [r7, #32]
 80067c8:	68f8      	ldr	r0, [r7, #12]
 80067ca:	f000 fc69 	bl	80070a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80067ce:	4603      	mov	r3, r0
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d001      	beq.n	80067d8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80067d4:	2301      	movs	r3, #1
 80067d6:	e07c      	b.n	80068d2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067e2:	b2d2      	uxtb	r2, r2
 80067e4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067ea:	1c5a      	adds	r2, r3, #1
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067f4:	3b01      	subs	r3, #1
 80067f6:	b29a      	uxth	r2, r3
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006800:	b29b      	uxth	r3, r3
 8006802:	3b01      	subs	r3, #1
 8006804:	b29a      	uxth	r2, r3
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800680e:	b29b      	uxth	r3, r3
 8006810:	2b00      	cmp	r3, #0
 8006812:	d034      	beq.n	800687e <HAL_I2C_Master_Receive+0x186>
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006818:	2b00      	cmp	r3, #0
 800681a:	d130      	bne.n	800687e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800681c:	697b      	ldr	r3, [r7, #20]
 800681e:	9300      	str	r3, [sp, #0]
 8006820:	6a3b      	ldr	r3, [r7, #32]
 8006822:	2200      	movs	r2, #0
 8006824:	2180      	movs	r1, #128	@ 0x80
 8006826:	68f8      	ldr	r0, [r7, #12]
 8006828:	f000 fb56 	bl	8006ed8 <I2C_WaitOnFlagUntilTimeout>
 800682c:	4603      	mov	r3, r0
 800682e:	2b00      	cmp	r3, #0
 8006830:	d001      	beq.n	8006836 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8006832:	2301      	movs	r3, #1
 8006834:	e04d      	b.n	80068d2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800683a:	b29b      	uxth	r3, r3
 800683c:	2bff      	cmp	r3, #255	@ 0xff
 800683e:	d90e      	bls.n	800685e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	22ff      	movs	r2, #255	@ 0xff
 8006844:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800684a:	b2da      	uxtb	r2, r3
 800684c:	8979      	ldrh	r1, [r7, #10]
 800684e:	2300      	movs	r3, #0
 8006850:	9300      	str	r3, [sp, #0]
 8006852:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006856:	68f8      	ldr	r0, [r7, #12]
 8006858:	f000 fd8e 	bl	8007378 <I2C_TransferConfig>
 800685c:	e00f      	b.n	800687e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006862:	b29a      	uxth	r2, r3
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800686c:	b2da      	uxtb	r2, r3
 800686e:	8979      	ldrh	r1, [r7, #10]
 8006870:	2300      	movs	r3, #0
 8006872:	9300      	str	r3, [sp, #0]
 8006874:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006878:	68f8      	ldr	r0, [r7, #12]
 800687a:	f000 fd7d 	bl	8007378 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006882:	b29b      	uxth	r3, r3
 8006884:	2b00      	cmp	r3, #0
 8006886:	d19d      	bne.n	80067c4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006888:	697a      	ldr	r2, [r7, #20]
 800688a:	6a39      	ldr	r1, [r7, #32]
 800688c:	68f8      	ldr	r0, [r7, #12]
 800688e:	f000 fbc3 	bl	8007018 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006892:	4603      	mov	r3, r0
 8006894:	2b00      	cmp	r3, #0
 8006896:	d001      	beq.n	800689c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8006898:	2301      	movs	r3, #1
 800689a:	e01a      	b.n	80068d2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	2220      	movs	r2, #32
 80068a2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	6859      	ldr	r1, [r3, #4]
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681a      	ldr	r2, [r3, #0]
 80068ae:	4b0c      	ldr	r3, [pc, #48]	@ (80068e0 <HAL_I2C_Master_Receive+0x1e8>)
 80068b0:	400b      	ands	r3, r1
 80068b2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	2220      	movs	r2, #32
 80068b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	2200      	movs	r2, #0
 80068c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	2200      	movs	r2, #0
 80068c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80068cc:	2300      	movs	r3, #0
 80068ce:	e000      	b.n	80068d2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80068d0:	2302      	movs	r3, #2
  }
}
 80068d2:	4618      	mov	r0, r3
 80068d4:	3718      	adds	r7, #24
 80068d6:	46bd      	mov	sp, r7
 80068d8:	bd80      	pop	{r7, pc}
 80068da:	bf00      	nop
 80068dc:	80002400 	.word	0x80002400
 80068e0:	fe00e800 	.word	0xfe00e800

080068e4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b088      	sub	sp, #32
 80068e8:	af02      	add	r7, sp, #8
 80068ea:	60f8      	str	r0, [r7, #12]
 80068ec:	4608      	mov	r0, r1
 80068ee:	4611      	mov	r1, r2
 80068f0:	461a      	mov	r2, r3
 80068f2:	4603      	mov	r3, r0
 80068f4:	817b      	strh	r3, [r7, #10]
 80068f6:	460b      	mov	r3, r1
 80068f8:	813b      	strh	r3, [r7, #8]
 80068fa:	4613      	mov	r3, r2
 80068fc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006904:	b2db      	uxtb	r3, r3
 8006906:	2b20      	cmp	r3, #32
 8006908:	f040 80f9 	bne.w	8006afe <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800690c:	6a3b      	ldr	r3, [r7, #32]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d002      	beq.n	8006918 <HAL_I2C_Mem_Write+0x34>
 8006912:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006914:	2b00      	cmp	r3, #0
 8006916:	d105      	bne.n	8006924 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800691e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006920:	2301      	movs	r3, #1
 8006922:	e0ed      	b.n	8006b00 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800692a:	2b01      	cmp	r3, #1
 800692c:	d101      	bne.n	8006932 <HAL_I2C_Mem_Write+0x4e>
 800692e:	2302      	movs	r3, #2
 8006930:	e0e6      	b.n	8006b00 <HAL_I2C_Mem_Write+0x21c>
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	2201      	movs	r2, #1
 8006936:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800693a:	f7fd f8ff 	bl	8003b3c <HAL_GetTick>
 800693e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006940:	697b      	ldr	r3, [r7, #20]
 8006942:	9300      	str	r3, [sp, #0]
 8006944:	2319      	movs	r3, #25
 8006946:	2201      	movs	r2, #1
 8006948:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800694c:	68f8      	ldr	r0, [r7, #12]
 800694e:	f000 fac3 	bl	8006ed8 <I2C_WaitOnFlagUntilTimeout>
 8006952:	4603      	mov	r3, r0
 8006954:	2b00      	cmp	r3, #0
 8006956:	d001      	beq.n	800695c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006958:	2301      	movs	r3, #1
 800695a:	e0d1      	b.n	8006b00 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	2221      	movs	r2, #33	@ 0x21
 8006960:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	2240      	movs	r2, #64	@ 0x40
 8006968:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	2200      	movs	r2, #0
 8006970:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	6a3a      	ldr	r2, [r7, #32]
 8006976:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800697c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	2200      	movs	r2, #0
 8006982:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006984:	88f8      	ldrh	r0, [r7, #6]
 8006986:	893a      	ldrh	r2, [r7, #8]
 8006988:	8979      	ldrh	r1, [r7, #10]
 800698a:	697b      	ldr	r3, [r7, #20]
 800698c:	9301      	str	r3, [sp, #4]
 800698e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006990:	9300      	str	r3, [sp, #0]
 8006992:	4603      	mov	r3, r0
 8006994:	68f8      	ldr	r0, [r7, #12]
 8006996:	f000 f9d3 	bl	8006d40 <I2C_RequestMemoryWrite>
 800699a:	4603      	mov	r3, r0
 800699c:	2b00      	cmp	r3, #0
 800699e:	d005      	beq.n	80069ac <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	2200      	movs	r2, #0
 80069a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80069a8:	2301      	movs	r3, #1
 80069aa:	e0a9      	b.n	8006b00 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069b0:	b29b      	uxth	r3, r3
 80069b2:	2bff      	cmp	r3, #255	@ 0xff
 80069b4:	d90e      	bls.n	80069d4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	22ff      	movs	r2, #255	@ 0xff
 80069ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069c0:	b2da      	uxtb	r2, r3
 80069c2:	8979      	ldrh	r1, [r7, #10]
 80069c4:	2300      	movs	r3, #0
 80069c6:	9300      	str	r3, [sp, #0]
 80069c8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80069cc:	68f8      	ldr	r0, [r7, #12]
 80069ce:	f000 fcd3 	bl	8007378 <I2C_TransferConfig>
 80069d2:	e00f      	b.n	80069f4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069d8:	b29a      	uxth	r2, r3
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069e2:	b2da      	uxtb	r2, r3
 80069e4:	8979      	ldrh	r1, [r7, #10]
 80069e6:	2300      	movs	r3, #0
 80069e8:	9300      	str	r3, [sp, #0]
 80069ea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80069ee:	68f8      	ldr	r0, [r7, #12]
 80069f0:	f000 fcc2 	bl	8007378 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80069f4:	697a      	ldr	r2, [r7, #20]
 80069f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80069f8:	68f8      	ldr	r0, [r7, #12]
 80069fa:	f000 fac6 	bl	8006f8a <I2C_WaitOnTXISFlagUntilTimeout>
 80069fe:	4603      	mov	r3, r0
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d001      	beq.n	8006a08 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006a04:	2301      	movs	r3, #1
 8006a06:	e07b      	b.n	8006b00 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a0c:	781a      	ldrb	r2, [r3, #0]
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a18:	1c5a      	adds	r2, r3, #1
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a22:	b29b      	uxth	r3, r3
 8006a24:	3b01      	subs	r3, #1
 8006a26:	b29a      	uxth	r2, r3
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a30:	3b01      	subs	r3, #1
 8006a32:	b29a      	uxth	r2, r3
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a3c:	b29b      	uxth	r3, r3
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d034      	beq.n	8006aac <HAL_I2C_Mem_Write+0x1c8>
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d130      	bne.n	8006aac <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	9300      	str	r3, [sp, #0]
 8006a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a50:	2200      	movs	r2, #0
 8006a52:	2180      	movs	r1, #128	@ 0x80
 8006a54:	68f8      	ldr	r0, [r7, #12]
 8006a56:	f000 fa3f 	bl	8006ed8 <I2C_WaitOnFlagUntilTimeout>
 8006a5a:	4603      	mov	r3, r0
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d001      	beq.n	8006a64 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006a60:	2301      	movs	r3, #1
 8006a62:	e04d      	b.n	8006b00 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a68:	b29b      	uxth	r3, r3
 8006a6a:	2bff      	cmp	r3, #255	@ 0xff
 8006a6c:	d90e      	bls.n	8006a8c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	22ff      	movs	r2, #255	@ 0xff
 8006a72:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a78:	b2da      	uxtb	r2, r3
 8006a7a:	8979      	ldrh	r1, [r7, #10]
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	9300      	str	r3, [sp, #0]
 8006a80:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006a84:	68f8      	ldr	r0, [r7, #12]
 8006a86:	f000 fc77 	bl	8007378 <I2C_TransferConfig>
 8006a8a:	e00f      	b.n	8006aac <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a90:	b29a      	uxth	r2, r3
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a9a:	b2da      	uxtb	r2, r3
 8006a9c:	8979      	ldrh	r1, [r7, #10]
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	9300      	str	r3, [sp, #0]
 8006aa2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006aa6:	68f8      	ldr	r0, [r7, #12]
 8006aa8:	f000 fc66 	bl	8007378 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ab0:	b29b      	uxth	r3, r3
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d19e      	bne.n	80069f4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ab6:	697a      	ldr	r2, [r7, #20]
 8006ab8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006aba:	68f8      	ldr	r0, [r7, #12]
 8006abc:	f000 faac 	bl	8007018 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d001      	beq.n	8006aca <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	e01a      	b.n	8006b00 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	2220      	movs	r2, #32
 8006ad0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	6859      	ldr	r1, [r3, #4]
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681a      	ldr	r2, [r3, #0]
 8006adc:	4b0a      	ldr	r3, [pc, #40]	@ (8006b08 <HAL_I2C_Mem_Write+0x224>)
 8006ade:	400b      	ands	r3, r1
 8006ae0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	2220      	movs	r2, #32
 8006ae6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	2200      	movs	r2, #0
 8006aee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	2200      	movs	r2, #0
 8006af6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006afa:	2300      	movs	r3, #0
 8006afc:	e000      	b.n	8006b00 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006afe:	2302      	movs	r3, #2
  }
}
 8006b00:	4618      	mov	r0, r3
 8006b02:	3718      	adds	r7, #24
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bd80      	pop	{r7, pc}
 8006b08:	fe00e800 	.word	0xfe00e800

08006b0c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b088      	sub	sp, #32
 8006b10:	af02      	add	r7, sp, #8
 8006b12:	60f8      	str	r0, [r7, #12]
 8006b14:	4608      	mov	r0, r1
 8006b16:	4611      	mov	r1, r2
 8006b18:	461a      	mov	r2, r3
 8006b1a:	4603      	mov	r3, r0
 8006b1c:	817b      	strh	r3, [r7, #10]
 8006b1e:	460b      	mov	r3, r1
 8006b20:	813b      	strh	r3, [r7, #8]
 8006b22:	4613      	mov	r3, r2
 8006b24:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b2c:	b2db      	uxtb	r3, r3
 8006b2e:	2b20      	cmp	r3, #32
 8006b30:	f040 80fd 	bne.w	8006d2e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b34:	6a3b      	ldr	r3, [r7, #32]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d002      	beq.n	8006b40 <HAL_I2C_Mem_Read+0x34>
 8006b3a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d105      	bne.n	8006b4c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006b46:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006b48:	2301      	movs	r3, #1
 8006b4a:	e0f1      	b.n	8006d30 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006b52:	2b01      	cmp	r3, #1
 8006b54:	d101      	bne.n	8006b5a <HAL_I2C_Mem_Read+0x4e>
 8006b56:	2302      	movs	r3, #2
 8006b58:	e0ea      	b.n	8006d30 <HAL_I2C_Mem_Read+0x224>
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	2201      	movs	r2, #1
 8006b5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006b62:	f7fc ffeb 	bl	8003b3c <HAL_GetTick>
 8006b66:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006b68:	697b      	ldr	r3, [r7, #20]
 8006b6a:	9300      	str	r3, [sp, #0]
 8006b6c:	2319      	movs	r3, #25
 8006b6e:	2201      	movs	r2, #1
 8006b70:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006b74:	68f8      	ldr	r0, [r7, #12]
 8006b76:	f000 f9af 	bl	8006ed8 <I2C_WaitOnFlagUntilTimeout>
 8006b7a:	4603      	mov	r3, r0
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d001      	beq.n	8006b84 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006b80:	2301      	movs	r3, #1
 8006b82:	e0d5      	b.n	8006d30 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	2222      	movs	r2, #34	@ 0x22
 8006b88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	2240      	movs	r2, #64	@ 0x40
 8006b90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	2200      	movs	r2, #0
 8006b98:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	6a3a      	ldr	r2, [r7, #32]
 8006b9e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006ba4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006bac:	88f8      	ldrh	r0, [r7, #6]
 8006bae:	893a      	ldrh	r2, [r7, #8]
 8006bb0:	8979      	ldrh	r1, [r7, #10]
 8006bb2:	697b      	ldr	r3, [r7, #20]
 8006bb4:	9301      	str	r3, [sp, #4]
 8006bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bb8:	9300      	str	r3, [sp, #0]
 8006bba:	4603      	mov	r3, r0
 8006bbc:	68f8      	ldr	r0, [r7, #12]
 8006bbe:	f000 f913 	bl	8006de8 <I2C_RequestMemoryRead>
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d005      	beq.n	8006bd4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	e0ad      	b.n	8006d30 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006bd8:	b29b      	uxth	r3, r3
 8006bda:	2bff      	cmp	r3, #255	@ 0xff
 8006bdc:	d90e      	bls.n	8006bfc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	22ff      	movs	r2, #255	@ 0xff
 8006be2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006be8:	b2da      	uxtb	r2, r3
 8006bea:	8979      	ldrh	r1, [r7, #10]
 8006bec:	4b52      	ldr	r3, [pc, #328]	@ (8006d38 <HAL_I2C_Mem_Read+0x22c>)
 8006bee:	9300      	str	r3, [sp, #0]
 8006bf0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006bf4:	68f8      	ldr	r0, [r7, #12]
 8006bf6:	f000 fbbf 	bl	8007378 <I2C_TransferConfig>
 8006bfa:	e00f      	b.n	8006c1c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c00:	b29a      	uxth	r2, r3
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c0a:	b2da      	uxtb	r2, r3
 8006c0c:	8979      	ldrh	r1, [r7, #10]
 8006c0e:	4b4a      	ldr	r3, [pc, #296]	@ (8006d38 <HAL_I2C_Mem_Read+0x22c>)
 8006c10:	9300      	str	r3, [sp, #0]
 8006c12:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006c16:	68f8      	ldr	r0, [r7, #12]
 8006c18:	f000 fbae 	bl	8007378 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006c1c:	697b      	ldr	r3, [r7, #20]
 8006c1e:	9300      	str	r3, [sp, #0]
 8006c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c22:	2200      	movs	r2, #0
 8006c24:	2104      	movs	r1, #4
 8006c26:	68f8      	ldr	r0, [r7, #12]
 8006c28:	f000 f956 	bl	8006ed8 <I2C_WaitOnFlagUntilTimeout>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d001      	beq.n	8006c36 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8006c32:	2301      	movs	r3, #1
 8006c34:	e07c      	b.n	8006d30 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c40:	b2d2      	uxtb	r2, r2
 8006c42:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c48:	1c5a      	adds	r2, r3, #1
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c52:	3b01      	subs	r3, #1
 8006c54:	b29a      	uxth	r2, r3
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	3b01      	subs	r3, #1
 8006c62:	b29a      	uxth	r2, r3
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c6c:	b29b      	uxth	r3, r3
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d034      	beq.n	8006cdc <HAL_I2C_Mem_Read+0x1d0>
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d130      	bne.n	8006cdc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006c7a:	697b      	ldr	r3, [r7, #20]
 8006c7c:	9300      	str	r3, [sp, #0]
 8006c7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c80:	2200      	movs	r2, #0
 8006c82:	2180      	movs	r1, #128	@ 0x80
 8006c84:	68f8      	ldr	r0, [r7, #12]
 8006c86:	f000 f927 	bl	8006ed8 <I2C_WaitOnFlagUntilTimeout>
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d001      	beq.n	8006c94 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006c90:	2301      	movs	r3, #1
 8006c92:	e04d      	b.n	8006d30 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c98:	b29b      	uxth	r3, r3
 8006c9a:	2bff      	cmp	r3, #255	@ 0xff
 8006c9c:	d90e      	bls.n	8006cbc <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	22ff      	movs	r2, #255	@ 0xff
 8006ca2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ca8:	b2da      	uxtb	r2, r3
 8006caa:	8979      	ldrh	r1, [r7, #10]
 8006cac:	2300      	movs	r3, #0
 8006cae:	9300      	str	r3, [sp, #0]
 8006cb0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006cb4:	68f8      	ldr	r0, [r7, #12]
 8006cb6:	f000 fb5f 	bl	8007378 <I2C_TransferConfig>
 8006cba:	e00f      	b.n	8006cdc <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cc0:	b29a      	uxth	r2, r3
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cca:	b2da      	uxtb	r2, r3
 8006ccc:	8979      	ldrh	r1, [r7, #10]
 8006cce:	2300      	movs	r3, #0
 8006cd0:	9300      	str	r3, [sp, #0]
 8006cd2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006cd6:	68f8      	ldr	r0, [r7, #12]
 8006cd8:	f000 fb4e 	bl	8007378 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ce0:	b29b      	uxth	r3, r3
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d19a      	bne.n	8006c1c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ce6:	697a      	ldr	r2, [r7, #20]
 8006ce8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006cea:	68f8      	ldr	r0, [r7, #12]
 8006cec:	f000 f994 	bl	8007018 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006cf0:	4603      	mov	r3, r0
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d001      	beq.n	8006cfa <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	e01a      	b.n	8006d30 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	2220      	movs	r2, #32
 8006d00:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	6859      	ldr	r1, [r3, #4]
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681a      	ldr	r2, [r3, #0]
 8006d0c:	4b0b      	ldr	r3, [pc, #44]	@ (8006d3c <HAL_I2C_Mem_Read+0x230>)
 8006d0e:	400b      	ands	r3, r1
 8006d10:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	2220      	movs	r2, #32
 8006d16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2200      	movs	r2, #0
 8006d26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	e000      	b.n	8006d30 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8006d2e:	2302      	movs	r3, #2
  }
}
 8006d30:	4618      	mov	r0, r3
 8006d32:	3718      	adds	r7, #24
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bd80      	pop	{r7, pc}
 8006d38:	80002400 	.word	0x80002400
 8006d3c:	fe00e800 	.word	0xfe00e800

08006d40 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b086      	sub	sp, #24
 8006d44:	af02      	add	r7, sp, #8
 8006d46:	60f8      	str	r0, [r7, #12]
 8006d48:	4608      	mov	r0, r1
 8006d4a:	4611      	mov	r1, r2
 8006d4c:	461a      	mov	r2, r3
 8006d4e:	4603      	mov	r3, r0
 8006d50:	817b      	strh	r3, [r7, #10]
 8006d52:	460b      	mov	r3, r1
 8006d54:	813b      	strh	r3, [r7, #8]
 8006d56:	4613      	mov	r3, r2
 8006d58:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006d5a:	88fb      	ldrh	r3, [r7, #6]
 8006d5c:	b2da      	uxtb	r2, r3
 8006d5e:	8979      	ldrh	r1, [r7, #10]
 8006d60:	4b20      	ldr	r3, [pc, #128]	@ (8006de4 <I2C_RequestMemoryWrite+0xa4>)
 8006d62:	9300      	str	r3, [sp, #0]
 8006d64:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006d68:	68f8      	ldr	r0, [r7, #12]
 8006d6a:	f000 fb05 	bl	8007378 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d6e:	69fa      	ldr	r2, [r7, #28]
 8006d70:	69b9      	ldr	r1, [r7, #24]
 8006d72:	68f8      	ldr	r0, [r7, #12]
 8006d74:	f000 f909 	bl	8006f8a <I2C_WaitOnTXISFlagUntilTimeout>
 8006d78:	4603      	mov	r3, r0
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d001      	beq.n	8006d82 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006d7e:	2301      	movs	r3, #1
 8006d80:	e02c      	b.n	8006ddc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006d82:	88fb      	ldrh	r3, [r7, #6]
 8006d84:	2b01      	cmp	r3, #1
 8006d86:	d105      	bne.n	8006d94 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006d88:	893b      	ldrh	r3, [r7, #8]
 8006d8a:	b2da      	uxtb	r2, r3
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	629a      	str	r2, [r3, #40]	@ 0x28
 8006d92:	e015      	b.n	8006dc0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006d94:	893b      	ldrh	r3, [r7, #8]
 8006d96:	0a1b      	lsrs	r3, r3, #8
 8006d98:	b29b      	uxth	r3, r3
 8006d9a:	b2da      	uxtb	r2, r3
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006da2:	69fa      	ldr	r2, [r7, #28]
 8006da4:	69b9      	ldr	r1, [r7, #24]
 8006da6:	68f8      	ldr	r0, [r7, #12]
 8006da8:	f000 f8ef 	bl	8006f8a <I2C_WaitOnTXISFlagUntilTimeout>
 8006dac:	4603      	mov	r3, r0
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d001      	beq.n	8006db6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006db2:	2301      	movs	r3, #1
 8006db4:	e012      	b.n	8006ddc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006db6:	893b      	ldrh	r3, [r7, #8]
 8006db8:	b2da      	uxtb	r2, r3
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006dc0:	69fb      	ldr	r3, [r7, #28]
 8006dc2:	9300      	str	r3, [sp, #0]
 8006dc4:	69bb      	ldr	r3, [r7, #24]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	2180      	movs	r1, #128	@ 0x80
 8006dca:	68f8      	ldr	r0, [r7, #12]
 8006dcc:	f000 f884 	bl	8006ed8 <I2C_WaitOnFlagUntilTimeout>
 8006dd0:	4603      	mov	r3, r0
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d001      	beq.n	8006dda <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	e000      	b.n	8006ddc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006dda:	2300      	movs	r3, #0
}
 8006ddc:	4618      	mov	r0, r3
 8006dde:	3710      	adds	r7, #16
 8006de0:	46bd      	mov	sp, r7
 8006de2:	bd80      	pop	{r7, pc}
 8006de4:	80002000 	.word	0x80002000

08006de8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b086      	sub	sp, #24
 8006dec:	af02      	add	r7, sp, #8
 8006dee:	60f8      	str	r0, [r7, #12]
 8006df0:	4608      	mov	r0, r1
 8006df2:	4611      	mov	r1, r2
 8006df4:	461a      	mov	r2, r3
 8006df6:	4603      	mov	r3, r0
 8006df8:	817b      	strh	r3, [r7, #10]
 8006dfa:	460b      	mov	r3, r1
 8006dfc:	813b      	strh	r3, [r7, #8]
 8006dfe:	4613      	mov	r3, r2
 8006e00:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006e02:	88fb      	ldrh	r3, [r7, #6]
 8006e04:	b2da      	uxtb	r2, r3
 8006e06:	8979      	ldrh	r1, [r7, #10]
 8006e08:	4b20      	ldr	r3, [pc, #128]	@ (8006e8c <I2C_RequestMemoryRead+0xa4>)
 8006e0a:	9300      	str	r3, [sp, #0]
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	68f8      	ldr	r0, [r7, #12]
 8006e10:	f000 fab2 	bl	8007378 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e14:	69fa      	ldr	r2, [r7, #28]
 8006e16:	69b9      	ldr	r1, [r7, #24]
 8006e18:	68f8      	ldr	r0, [r7, #12]
 8006e1a:	f000 f8b6 	bl	8006f8a <I2C_WaitOnTXISFlagUntilTimeout>
 8006e1e:	4603      	mov	r3, r0
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d001      	beq.n	8006e28 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006e24:	2301      	movs	r3, #1
 8006e26:	e02c      	b.n	8006e82 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006e28:	88fb      	ldrh	r3, [r7, #6]
 8006e2a:	2b01      	cmp	r3, #1
 8006e2c:	d105      	bne.n	8006e3a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006e2e:	893b      	ldrh	r3, [r7, #8]
 8006e30:	b2da      	uxtb	r2, r3
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	629a      	str	r2, [r3, #40]	@ 0x28
 8006e38:	e015      	b.n	8006e66 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006e3a:	893b      	ldrh	r3, [r7, #8]
 8006e3c:	0a1b      	lsrs	r3, r3, #8
 8006e3e:	b29b      	uxth	r3, r3
 8006e40:	b2da      	uxtb	r2, r3
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e48:	69fa      	ldr	r2, [r7, #28]
 8006e4a:	69b9      	ldr	r1, [r7, #24]
 8006e4c:	68f8      	ldr	r0, [r7, #12]
 8006e4e:	f000 f89c 	bl	8006f8a <I2C_WaitOnTXISFlagUntilTimeout>
 8006e52:	4603      	mov	r3, r0
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d001      	beq.n	8006e5c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006e58:	2301      	movs	r3, #1
 8006e5a:	e012      	b.n	8006e82 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006e5c:	893b      	ldrh	r3, [r7, #8]
 8006e5e:	b2da      	uxtb	r2, r3
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006e66:	69fb      	ldr	r3, [r7, #28]
 8006e68:	9300      	str	r3, [sp, #0]
 8006e6a:	69bb      	ldr	r3, [r7, #24]
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	2140      	movs	r1, #64	@ 0x40
 8006e70:	68f8      	ldr	r0, [r7, #12]
 8006e72:	f000 f831 	bl	8006ed8 <I2C_WaitOnFlagUntilTimeout>
 8006e76:	4603      	mov	r3, r0
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d001      	beq.n	8006e80 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	e000      	b.n	8006e82 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006e80:	2300      	movs	r3, #0
}
 8006e82:	4618      	mov	r0, r3
 8006e84:	3710      	adds	r7, #16
 8006e86:	46bd      	mov	sp, r7
 8006e88:	bd80      	pop	{r7, pc}
 8006e8a:	bf00      	nop
 8006e8c:	80002000 	.word	0x80002000

08006e90 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b083      	sub	sp, #12
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	699b      	ldr	r3, [r3, #24]
 8006e9e:	f003 0302 	and.w	r3, r3, #2
 8006ea2:	2b02      	cmp	r3, #2
 8006ea4:	d103      	bne.n	8006eae <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	699b      	ldr	r3, [r3, #24]
 8006eb4:	f003 0301 	and.w	r3, r3, #1
 8006eb8:	2b01      	cmp	r3, #1
 8006eba:	d007      	beq.n	8006ecc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	699a      	ldr	r2, [r3, #24]
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f042 0201 	orr.w	r2, r2, #1
 8006eca:	619a      	str	r2, [r3, #24]
  }
}
 8006ecc:	bf00      	nop
 8006ece:	370c      	adds	r7, #12
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed6:	4770      	bx	lr

08006ed8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b084      	sub	sp, #16
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	60f8      	str	r0, [r7, #12]
 8006ee0:	60b9      	str	r1, [r7, #8]
 8006ee2:	603b      	str	r3, [r7, #0]
 8006ee4:	4613      	mov	r3, r2
 8006ee6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006ee8:	e03b      	b.n	8006f62 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006eea:	69ba      	ldr	r2, [r7, #24]
 8006eec:	6839      	ldr	r1, [r7, #0]
 8006eee:	68f8      	ldr	r0, [r7, #12]
 8006ef0:	f000 f962 	bl	80071b8 <I2C_IsErrorOccurred>
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d001      	beq.n	8006efe <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8006efa:	2301      	movs	r3, #1
 8006efc:	e041      	b.n	8006f82 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f04:	d02d      	beq.n	8006f62 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f06:	f7fc fe19 	bl	8003b3c <HAL_GetTick>
 8006f0a:	4602      	mov	r2, r0
 8006f0c:	69bb      	ldr	r3, [r7, #24]
 8006f0e:	1ad3      	subs	r3, r2, r3
 8006f10:	683a      	ldr	r2, [r7, #0]
 8006f12:	429a      	cmp	r2, r3
 8006f14:	d302      	bcc.n	8006f1c <I2C_WaitOnFlagUntilTimeout+0x44>
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d122      	bne.n	8006f62 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	699a      	ldr	r2, [r3, #24]
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	4013      	ands	r3, r2
 8006f26:	68ba      	ldr	r2, [r7, #8]
 8006f28:	429a      	cmp	r2, r3
 8006f2a:	bf0c      	ite	eq
 8006f2c:	2301      	moveq	r3, #1
 8006f2e:	2300      	movne	r3, #0
 8006f30:	b2db      	uxtb	r3, r3
 8006f32:	461a      	mov	r2, r3
 8006f34:	79fb      	ldrb	r3, [r7, #7]
 8006f36:	429a      	cmp	r2, r3
 8006f38:	d113      	bne.n	8006f62 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f3e:	f043 0220 	orr.w	r2, r3, #32
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	2220      	movs	r2, #32
 8006f4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	2200      	movs	r2, #0
 8006f52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8006f5e:	2301      	movs	r3, #1
 8006f60:	e00f      	b.n	8006f82 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	699a      	ldr	r2, [r3, #24]
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	4013      	ands	r3, r2
 8006f6c:	68ba      	ldr	r2, [r7, #8]
 8006f6e:	429a      	cmp	r2, r3
 8006f70:	bf0c      	ite	eq
 8006f72:	2301      	moveq	r3, #1
 8006f74:	2300      	movne	r3, #0
 8006f76:	b2db      	uxtb	r3, r3
 8006f78:	461a      	mov	r2, r3
 8006f7a:	79fb      	ldrb	r3, [r7, #7]
 8006f7c:	429a      	cmp	r2, r3
 8006f7e:	d0b4      	beq.n	8006eea <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f80:	2300      	movs	r3, #0
}
 8006f82:	4618      	mov	r0, r3
 8006f84:	3710      	adds	r7, #16
 8006f86:	46bd      	mov	sp, r7
 8006f88:	bd80      	pop	{r7, pc}

08006f8a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006f8a:	b580      	push	{r7, lr}
 8006f8c:	b084      	sub	sp, #16
 8006f8e:	af00      	add	r7, sp, #0
 8006f90:	60f8      	str	r0, [r7, #12]
 8006f92:	60b9      	str	r1, [r7, #8]
 8006f94:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006f96:	e033      	b.n	8007000 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f98:	687a      	ldr	r2, [r7, #4]
 8006f9a:	68b9      	ldr	r1, [r7, #8]
 8006f9c:	68f8      	ldr	r0, [r7, #12]
 8006f9e:	f000 f90b 	bl	80071b8 <I2C_IsErrorOccurred>
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d001      	beq.n	8006fac <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006fa8:	2301      	movs	r3, #1
 8006faa:	e031      	b.n	8007010 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fb2:	d025      	beq.n	8007000 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fb4:	f7fc fdc2 	bl	8003b3c <HAL_GetTick>
 8006fb8:	4602      	mov	r2, r0
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	1ad3      	subs	r3, r2, r3
 8006fbe:	68ba      	ldr	r2, [r7, #8]
 8006fc0:	429a      	cmp	r2, r3
 8006fc2:	d302      	bcc.n	8006fca <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d11a      	bne.n	8007000 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	699b      	ldr	r3, [r3, #24]
 8006fd0:	f003 0302 	and.w	r3, r3, #2
 8006fd4:	2b02      	cmp	r3, #2
 8006fd6:	d013      	beq.n	8007000 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fdc:	f043 0220 	orr.w	r2, r3, #32
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2220      	movs	r2, #32
 8006fe8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	e007      	b.n	8007010 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	699b      	ldr	r3, [r3, #24]
 8007006:	f003 0302 	and.w	r3, r3, #2
 800700a:	2b02      	cmp	r3, #2
 800700c:	d1c4      	bne.n	8006f98 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800700e:	2300      	movs	r3, #0
}
 8007010:	4618      	mov	r0, r3
 8007012:	3710      	adds	r7, #16
 8007014:	46bd      	mov	sp, r7
 8007016:	bd80      	pop	{r7, pc}

08007018 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b084      	sub	sp, #16
 800701c:	af00      	add	r7, sp, #0
 800701e:	60f8      	str	r0, [r7, #12]
 8007020:	60b9      	str	r1, [r7, #8]
 8007022:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007024:	e02f      	b.n	8007086 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007026:	687a      	ldr	r2, [r7, #4]
 8007028:	68b9      	ldr	r1, [r7, #8]
 800702a:	68f8      	ldr	r0, [r7, #12]
 800702c:	f000 f8c4 	bl	80071b8 <I2C_IsErrorOccurred>
 8007030:	4603      	mov	r3, r0
 8007032:	2b00      	cmp	r3, #0
 8007034:	d001      	beq.n	800703a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007036:	2301      	movs	r3, #1
 8007038:	e02d      	b.n	8007096 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800703a:	f7fc fd7f 	bl	8003b3c <HAL_GetTick>
 800703e:	4602      	mov	r2, r0
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	1ad3      	subs	r3, r2, r3
 8007044:	68ba      	ldr	r2, [r7, #8]
 8007046:	429a      	cmp	r2, r3
 8007048:	d302      	bcc.n	8007050 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800704a:	68bb      	ldr	r3, [r7, #8]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d11a      	bne.n	8007086 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	699b      	ldr	r3, [r3, #24]
 8007056:	f003 0320 	and.w	r3, r3, #32
 800705a:	2b20      	cmp	r3, #32
 800705c:	d013      	beq.n	8007086 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007062:	f043 0220 	orr.w	r2, r3, #32
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	2220      	movs	r2, #32
 800706e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	2200      	movs	r2, #0
 8007076:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	2200      	movs	r2, #0
 800707e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8007082:	2301      	movs	r3, #1
 8007084:	e007      	b.n	8007096 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	699b      	ldr	r3, [r3, #24]
 800708c:	f003 0320 	and.w	r3, r3, #32
 8007090:	2b20      	cmp	r3, #32
 8007092:	d1c8      	bne.n	8007026 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007094:	2300      	movs	r3, #0
}
 8007096:	4618      	mov	r0, r3
 8007098:	3710      	adds	r7, #16
 800709a:	46bd      	mov	sp, r7
 800709c:	bd80      	pop	{r7, pc}
	...

080070a0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b086      	sub	sp, #24
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	60f8      	str	r0, [r7, #12]
 80070a8:	60b9      	str	r1, [r7, #8]
 80070aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80070ac:	2300      	movs	r3, #0
 80070ae:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80070b0:	e071      	b.n	8007196 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80070b2:	687a      	ldr	r2, [r7, #4]
 80070b4:	68b9      	ldr	r1, [r7, #8]
 80070b6:	68f8      	ldr	r0, [r7, #12]
 80070b8:	f000 f87e 	bl	80071b8 <I2C_IsErrorOccurred>
 80070bc:	4603      	mov	r3, r0
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d001      	beq.n	80070c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	699b      	ldr	r3, [r3, #24]
 80070cc:	f003 0320 	and.w	r3, r3, #32
 80070d0:	2b20      	cmp	r3, #32
 80070d2:	d13b      	bne.n	800714c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80070d4:	7dfb      	ldrb	r3, [r7, #23]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d138      	bne.n	800714c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	699b      	ldr	r3, [r3, #24]
 80070e0:	f003 0304 	and.w	r3, r3, #4
 80070e4:	2b04      	cmp	r3, #4
 80070e6:	d105      	bne.n	80070f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d001      	beq.n	80070f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80070f0:	2300      	movs	r3, #0
 80070f2:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	699b      	ldr	r3, [r3, #24]
 80070fa:	f003 0310 	and.w	r3, r3, #16
 80070fe:	2b10      	cmp	r3, #16
 8007100:	d121      	bne.n	8007146 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	2210      	movs	r2, #16
 8007108:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2204      	movs	r2, #4
 800710e:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	2220      	movs	r2, #32
 8007116:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	6859      	ldr	r1, [r3, #4]
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681a      	ldr	r2, [r3, #0]
 8007122:	4b24      	ldr	r3, [pc, #144]	@ (80071b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8007124:	400b      	ands	r3, r1
 8007126:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	2220      	movs	r2, #32
 800712c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	2200      	movs	r2, #0
 8007134:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	2200      	movs	r2, #0
 800713c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8007140:	2301      	movs	r3, #1
 8007142:	75fb      	strb	r3, [r7, #23]
 8007144:	e002      	b.n	800714c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	2200      	movs	r2, #0
 800714a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800714c:	f7fc fcf6 	bl	8003b3c <HAL_GetTick>
 8007150:	4602      	mov	r2, r0
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	1ad3      	subs	r3, r2, r3
 8007156:	68ba      	ldr	r2, [r7, #8]
 8007158:	429a      	cmp	r2, r3
 800715a:	d302      	bcc.n	8007162 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d119      	bne.n	8007196 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8007162:	7dfb      	ldrb	r3, [r7, #23]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d116      	bne.n	8007196 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	699b      	ldr	r3, [r3, #24]
 800716e:	f003 0304 	and.w	r3, r3, #4
 8007172:	2b04      	cmp	r3, #4
 8007174:	d00f      	beq.n	8007196 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800717a:	f043 0220 	orr.w	r2, r3, #32
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	2220      	movs	r2, #32
 8007186:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	2200      	movs	r2, #0
 800718e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8007192:	2301      	movs	r3, #1
 8007194:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	699b      	ldr	r3, [r3, #24]
 800719c:	f003 0304 	and.w	r3, r3, #4
 80071a0:	2b04      	cmp	r3, #4
 80071a2:	d002      	beq.n	80071aa <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80071a4:	7dfb      	ldrb	r3, [r7, #23]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d083      	beq.n	80070b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80071aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	3718      	adds	r7, #24
 80071b0:	46bd      	mov	sp, r7
 80071b2:	bd80      	pop	{r7, pc}
 80071b4:	fe00e800 	.word	0xfe00e800

080071b8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b08a      	sub	sp, #40	@ 0x28
 80071bc:	af00      	add	r7, sp, #0
 80071be:	60f8      	str	r0, [r7, #12]
 80071c0:	60b9      	str	r1, [r7, #8]
 80071c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80071c4:	2300      	movs	r3, #0
 80071c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	699b      	ldr	r3, [r3, #24]
 80071d0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80071d2:	2300      	movs	r3, #0
 80071d4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80071da:	69bb      	ldr	r3, [r7, #24]
 80071dc:	f003 0310 	and.w	r3, r3, #16
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d068      	beq.n	80072b6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	2210      	movs	r2, #16
 80071ea:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80071ec:	e049      	b.n	8007282 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80071ee:	68bb      	ldr	r3, [r7, #8]
 80071f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071f4:	d045      	beq.n	8007282 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80071f6:	f7fc fca1 	bl	8003b3c <HAL_GetTick>
 80071fa:	4602      	mov	r2, r0
 80071fc:	69fb      	ldr	r3, [r7, #28]
 80071fe:	1ad3      	subs	r3, r2, r3
 8007200:	68ba      	ldr	r2, [r7, #8]
 8007202:	429a      	cmp	r2, r3
 8007204:	d302      	bcc.n	800720c <I2C_IsErrorOccurred+0x54>
 8007206:	68bb      	ldr	r3, [r7, #8]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d13a      	bne.n	8007282 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	685b      	ldr	r3, [r3, #4]
 8007212:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007216:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800721e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	699b      	ldr	r3, [r3, #24]
 8007226:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800722a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800722e:	d121      	bne.n	8007274 <I2C_IsErrorOccurred+0xbc>
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007236:	d01d      	beq.n	8007274 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8007238:	7cfb      	ldrb	r3, [r7, #19]
 800723a:	2b20      	cmp	r3, #32
 800723c:	d01a      	beq.n	8007274 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	685a      	ldr	r2, [r3, #4]
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800724c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800724e:	f7fc fc75 	bl	8003b3c <HAL_GetTick>
 8007252:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007254:	e00e      	b.n	8007274 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007256:	f7fc fc71 	bl	8003b3c <HAL_GetTick>
 800725a:	4602      	mov	r2, r0
 800725c:	69fb      	ldr	r3, [r7, #28]
 800725e:	1ad3      	subs	r3, r2, r3
 8007260:	2b19      	cmp	r3, #25
 8007262:	d907      	bls.n	8007274 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007264:	6a3b      	ldr	r3, [r7, #32]
 8007266:	f043 0320 	orr.w	r3, r3, #32
 800726a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800726c:	2301      	movs	r3, #1
 800726e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8007272:	e006      	b.n	8007282 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	699b      	ldr	r3, [r3, #24]
 800727a:	f003 0320 	and.w	r3, r3, #32
 800727e:	2b20      	cmp	r3, #32
 8007280:	d1e9      	bne.n	8007256 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	699b      	ldr	r3, [r3, #24]
 8007288:	f003 0320 	and.w	r3, r3, #32
 800728c:	2b20      	cmp	r3, #32
 800728e:	d003      	beq.n	8007298 <I2C_IsErrorOccurred+0xe0>
 8007290:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007294:	2b00      	cmp	r3, #0
 8007296:	d0aa      	beq.n	80071ee <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007298:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800729c:	2b00      	cmp	r3, #0
 800729e:	d103      	bne.n	80072a8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	2220      	movs	r2, #32
 80072a6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80072a8:	6a3b      	ldr	r3, [r7, #32]
 80072aa:	f043 0304 	orr.w	r3, r3, #4
 80072ae:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80072b0:	2301      	movs	r3, #1
 80072b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	699b      	ldr	r3, [r3, #24]
 80072bc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80072be:	69bb      	ldr	r3, [r7, #24]
 80072c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d00b      	beq.n	80072e0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80072c8:	6a3b      	ldr	r3, [r7, #32]
 80072ca:	f043 0301 	orr.w	r3, r3, #1
 80072ce:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80072d8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80072da:	2301      	movs	r3, #1
 80072dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80072e0:	69bb      	ldr	r3, [r7, #24]
 80072e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d00b      	beq.n	8007302 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80072ea:	6a3b      	ldr	r3, [r7, #32]
 80072ec:	f043 0308 	orr.w	r3, r3, #8
 80072f0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80072fa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80072fc:	2301      	movs	r3, #1
 80072fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007302:	69bb      	ldr	r3, [r7, #24]
 8007304:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007308:	2b00      	cmp	r3, #0
 800730a:	d00b      	beq.n	8007324 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800730c:	6a3b      	ldr	r3, [r7, #32]
 800730e:	f043 0302 	orr.w	r3, r3, #2
 8007312:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800731c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800731e:	2301      	movs	r3, #1
 8007320:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8007324:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007328:	2b00      	cmp	r3, #0
 800732a:	d01c      	beq.n	8007366 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800732c:	68f8      	ldr	r0, [r7, #12]
 800732e:	f7ff fdaf 	bl	8006e90 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	6859      	ldr	r1, [r3, #4]
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681a      	ldr	r2, [r3, #0]
 800733c:	4b0d      	ldr	r3, [pc, #52]	@ (8007374 <I2C_IsErrorOccurred+0x1bc>)
 800733e:	400b      	ands	r3, r1
 8007340:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007346:	6a3b      	ldr	r3, [r7, #32]
 8007348:	431a      	orrs	r2, r3
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	2220      	movs	r2, #32
 8007352:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	2200      	movs	r2, #0
 800735a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	2200      	movs	r2, #0
 8007362:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8007366:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800736a:	4618      	mov	r0, r3
 800736c:	3728      	adds	r7, #40	@ 0x28
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}
 8007372:	bf00      	nop
 8007374:	fe00e800 	.word	0xfe00e800

08007378 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007378:	b480      	push	{r7}
 800737a:	b087      	sub	sp, #28
 800737c:	af00      	add	r7, sp, #0
 800737e:	60f8      	str	r0, [r7, #12]
 8007380:	607b      	str	r3, [r7, #4]
 8007382:	460b      	mov	r3, r1
 8007384:	817b      	strh	r3, [r7, #10]
 8007386:	4613      	mov	r3, r2
 8007388:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800738a:	897b      	ldrh	r3, [r7, #10]
 800738c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007390:	7a7b      	ldrb	r3, [r7, #9]
 8007392:	041b      	lsls	r3, r3, #16
 8007394:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007398:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800739e:	6a3b      	ldr	r3, [r7, #32]
 80073a0:	4313      	orrs	r3, r2
 80073a2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80073a6:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	685a      	ldr	r2, [r3, #4]
 80073ae:	6a3b      	ldr	r3, [r7, #32]
 80073b0:	0d5b      	lsrs	r3, r3, #21
 80073b2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80073b6:	4b08      	ldr	r3, [pc, #32]	@ (80073d8 <I2C_TransferConfig+0x60>)
 80073b8:	430b      	orrs	r3, r1
 80073ba:	43db      	mvns	r3, r3
 80073bc:	ea02 0103 	and.w	r1, r2, r3
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	697a      	ldr	r2, [r7, #20]
 80073c6:	430a      	orrs	r2, r1
 80073c8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80073ca:	bf00      	nop
 80073cc:	371c      	adds	r7, #28
 80073ce:	46bd      	mov	sp, r7
 80073d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d4:	4770      	bx	lr
 80073d6:	bf00      	nop
 80073d8:	03ff63ff 	.word	0x03ff63ff

080073dc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80073dc:	b480      	push	{r7}
 80073de:	b083      	sub	sp, #12
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
 80073e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80073ec:	b2db      	uxtb	r3, r3
 80073ee:	2b20      	cmp	r3, #32
 80073f0:	d138      	bne.n	8007464 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80073f8:	2b01      	cmp	r3, #1
 80073fa:	d101      	bne.n	8007400 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80073fc:	2302      	movs	r3, #2
 80073fe:	e032      	b.n	8007466 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2201      	movs	r2, #1
 8007404:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2224      	movs	r2, #36	@ 0x24
 800740c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	681a      	ldr	r2, [r3, #0]
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f022 0201 	bic.w	r2, r2, #1
 800741e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	681a      	ldr	r2, [r3, #0]
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800742e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	6819      	ldr	r1, [r3, #0]
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	683a      	ldr	r2, [r7, #0]
 800743c:	430a      	orrs	r2, r1
 800743e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	681a      	ldr	r2, [r3, #0]
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f042 0201 	orr.w	r2, r2, #1
 800744e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2220      	movs	r2, #32
 8007454:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2200      	movs	r2, #0
 800745c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007460:	2300      	movs	r3, #0
 8007462:	e000      	b.n	8007466 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007464:	2302      	movs	r3, #2
  }
}
 8007466:	4618      	mov	r0, r3
 8007468:	370c      	adds	r7, #12
 800746a:	46bd      	mov	sp, r7
 800746c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007470:	4770      	bx	lr

08007472 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007472:	b480      	push	{r7}
 8007474:	b085      	sub	sp, #20
 8007476:	af00      	add	r7, sp, #0
 8007478:	6078      	str	r0, [r7, #4]
 800747a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007482:	b2db      	uxtb	r3, r3
 8007484:	2b20      	cmp	r3, #32
 8007486:	d139      	bne.n	80074fc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800748e:	2b01      	cmp	r3, #1
 8007490:	d101      	bne.n	8007496 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007492:	2302      	movs	r3, #2
 8007494:	e033      	b.n	80074fe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2201      	movs	r2, #1
 800749a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2224      	movs	r2, #36	@ 0x24
 80074a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	681a      	ldr	r2, [r3, #0]
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f022 0201 	bic.w	r2, r2, #1
 80074b4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80074c4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	021b      	lsls	r3, r3, #8
 80074ca:	68fa      	ldr	r2, [r7, #12]
 80074cc:	4313      	orrs	r3, r2
 80074ce:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	68fa      	ldr	r2, [r7, #12]
 80074d6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	681a      	ldr	r2, [r3, #0]
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f042 0201 	orr.w	r2, r2, #1
 80074e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2220      	movs	r2, #32
 80074ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2200      	movs	r2, #0
 80074f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80074f8:	2300      	movs	r3, #0
 80074fa:	e000      	b.n	80074fe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80074fc:	2302      	movs	r3, #2
  }
}
 80074fe:	4618      	mov	r0, r3
 8007500:	3714      	adds	r7, #20
 8007502:	46bd      	mov	sp, r7
 8007504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007508:	4770      	bx	lr
	...

0800750c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800750c:	b580      	push	{r7, lr}
 800750e:	b084      	sub	sp, #16
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8007514:	4b29      	ldr	r3, [pc, #164]	@ (80075bc <HAL_PWREx_ConfigSupply+0xb0>)
 8007516:	68db      	ldr	r3, [r3, #12]
 8007518:	f003 0307 	and.w	r3, r3, #7
 800751c:	2b06      	cmp	r3, #6
 800751e:	d00a      	beq.n	8007536 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007520:	4b26      	ldr	r3, [pc, #152]	@ (80075bc <HAL_PWREx_ConfigSupply+0xb0>)
 8007522:	68db      	ldr	r3, [r3, #12]
 8007524:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007528:	687a      	ldr	r2, [r7, #4]
 800752a:	429a      	cmp	r2, r3
 800752c:	d001      	beq.n	8007532 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800752e:	2301      	movs	r3, #1
 8007530:	e040      	b.n	80075b4 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8007532:	2300      	movs	r3, #0
 8007534:	e03e      	b.n	80075b4 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007536:	4b21      	ldr	r3, [pc, #132]	@ (80075bc <HAL_PWREx_ConfigSupply+0xb0>)
 8007538:	68db      	ldr	r3, [r3, #12]
 800753a:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800753e:	491f      	ldr	r1, [pc, #124]	@ (80075bc <HAL_PWREx_ConfigSupply+0xb0>)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	4313      	orrs	r3, r2
 8007544:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8007546:	f7fc faf9 	bl	8003b3c <HAL_GetTick>
 800754a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800754c:	e009      	b.n	8007562 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800754e:	f7fc faf5 	bl	8003b3c <HAL_GetTick>
 8007552:	4602      	mov	r2, r0
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	1ad3      	subs	r3, r2, r3
 8007558:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800755c:	d901      	bls.n	8007562 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800755e:	2301      	movs	r3, #1
 8007560:	e028      	b.n	80075b4 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007562:	4b16      	ldr	r3, [pc, #88]	@ (80075bc <HAL_PWREx_ConfigSupply+0xb0>)
 8007564:	685b      	ldr	r3, [r3, #4]
 8007566:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800756a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800756e:	d1ee      	bne.n	800754e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2b1e      	cmp	r3, #30
 8007574:	d008      	beq.n	8007588 <HAL_PWREx_ConfigSupply+0x7c>
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2b2e      	cmp	r3, #46	@ 0x2e
 800757a:	d005      	beq.n	8007588 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2b1d      	cmp	r3, #29
 8007580:	d002      	beq.n	8007588 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2b2d      	cmp	r3, #45	@ 0x2d
 8007586:	d114      	bne.n	80075b2 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8007588:	f7fc fad8 	bl	8003b3c <HAL_GetTick>
 800758c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800758e:	e009      	b.n	80075a4 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007590:	f7fc fad4 	bl	8003b3c <HAL_GetTick>
 8007594:	4602      	mov	r2, r0
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	1ad3      	subs	r3, r2, r3
 800759a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800759e:	d901      	bls.n	80075a4 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80075a0:	2301      	movs	r3, #1
 80075a2:	e007      	b.n	80075b4 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80075a4:	4b05      	ldr	r3, [pc, #20]	@ (80075bc <HAL_PWREx_ConfigSupply+0xb0>)
 80075a6:	68db      	ldr	r3, [r3, #12]
 80075a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80075ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075b0:	d1ee      	bne.n	8007590 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80075b2:	2300      	movs	r3, #0
}
 80075b4:	4618      	mov	r0, r3
 80075b6:	3710      	adds	r7, #16
 80075b8:	46bd      	mov	sp, r7
 80075ba:	bd80      	pop	{r7, pc}
 80075bc:	58024800 	.word	0x58024800

080075c0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b08c      	sub	sp, #48	@ 0x30
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d102      	bne.n	80075d4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80075ce:	2301      	movs	r3, #1
 80075d0:	f000 bc48 	b.w	8007e64 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	f003 0301 	and.w	r3, r3, #1
 80075dc:	2b00      	cmp	r3, #0
 80075de:	f000 8088 	beq.w	80076f2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80075e2:	4b99      	ldr	r3, [pc, #612]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 80075e4:	691b      	ldr	r3, [r3, #16]
 80075e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80075ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80075ec:	4b96      	ldr	r3, [pc, #600]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 80075ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80075f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075f4:	2b10      	cmp	r3, #16
 80075f6:	d007      	beq.n	8007608 <HAL_RCC_OscConfig+0x48>
 80075f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075fa:	2b18      	cmp	r3, #24
 80075fc:	d111      	bne.n	8007622 <HAL_RCC_OscConfig+0x62>
 80075fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007600:	f003 0303 	and.w	r3, r3, #3
 8007604:	2b02      	cmp	r3, #2
 8007606:	d10c      	bne.n	8007622 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007608:	4b8f      	ldr	r3, [pc, #572]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007610:	2b00      	cmp	r3, #0
 8007612:	d06d      	beq.n	80076f0 <HAL_RCC_OscConfig+0x130>
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	685b      	ldr	r3, [r3, #4]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d169      	bne.n	80076f0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800761c:	2301      	movs	r3, #1
 800761e:	f000 bc21 	b.w	8007e64 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	685b      	ldr	r3, [r3, #4]
 8007626:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800762a:	d106      	bne.n	800763a <HAL_RCC_OscConfig+0x7a>
 800762c:	4b86      	ldr	r3, [pc, #536]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	4a85      	ldr	r2, [pc, #532]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 8007632:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007636:	6013      	str	r3, [r2, #0]
 8007638:	e02e      	b.n	8007698 <HAL_RCC_OscConfig+0xd8>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	685b      	ldr	r3, [r3, #4]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d10c      	bne.n	800765c <HAL_RCC_OscConfig+0x9c>
 8007642:	4b81      	ldr	r3, [pc, #516]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	4a80      	ldr	r2, [pc, #512]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 8007648:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800764c:	6013      	str	r3, [r2, #0]
 800764e:	4b7e      	ldr	r3, [pc, #504]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	4a7d      	ldr	r2, [pc, #500]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 8007654:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007658:	6013      	str	r3, [r2, #0]
 800765a:	e01d      	b.n	8007698 <HAL_RCC_OscConfig+0xd8>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	685b      	ldr	r3, [r3, #4]
 8007660:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007664:	d10c      	bne.n	8007680 <HAL_RCC_OscConfig+0xc0>
 8007666:	4b78      	ldr	r3, [pc, #480]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	4a77      	ldr	r2, [pc, #476]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 800766c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007670:	6013      	str	r3, [r2, #0]
 8007672:	4b75      	ldr	r3, [pc, #468]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	4a74      	ldr	r2, [pc, #464]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 8007678:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800767c:	6013      	str	r3, [r2, #0]
 800767e:	e00b      	b.n	8007698 <HAL_RCC_OscConfig+0xd8>
 8007680:	4b71      	ldr	r3, [pc, #452]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	4a70      	ldr	r2, [pc, #448]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 8007686:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800768a:	6013      	str	r3, [r2, #0]
 800768c:	4b6e      	ldr	r3, [pc, #440]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4a6d      	ldr	r2, [pc, #436]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 8007692:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007696:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	685b      	ldr	r3, [r3, #4]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d013      	beq.n	80076c8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076a0:	f7fc fa4c 	bl	8003b3c <HAL_GetTick>
 80076a4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80076a6:	e008      	b.n	80076ba <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80076a8:	f7fc fa48 	bl	8003b3c <HAL_GetTick>
 80076ac:	4602      	mov	r2, r0
 80076ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076b0:	1ad3      	subs	r3, r2, r3
 80076b2:	2b64      	cmp	r3, #100	@ 0x64
 80076b4:	d901      	bls.n	80076ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80076b6:	2303      	movs	r3, #3
 80076b8:	e3d4      	b.n	8007e64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80076ba:	4b63      	ldr	r3, [pc, #396]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d0f0      	beq.n	80076a8 <HAL_RCC_OscConfig+0xe8>
 80076c6:	e014      	b.n	80076f2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076c8:	f7fc fa38 	bl	8003b3c <HAL_GetTick>
 80076cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80076ce:	e008      	b.n	80076e2 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80076d0:	f7fc fa34 	bl	8003b3c <HAL_GetTick>
 80076d4:	4602      	mov	r2, r0
 80076d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076d8:	1ad3      	subs	r3, r2, r3
 80076da:	2b64      	cmp	r3, #100	@ 0x64
 80076dc:	d901      	bls.n	80076e2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80076de:	2303      	movs	r3, #3
 80076e0:	e3c0      	b.n	8007e64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80076e2:	4b59      	ldr	r3, [pc, #356]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d1f0      	bne.n	80076d0 <HAL_RCC_OscConfig+0x110>
 80076ee:	e000      	b.n	80076f2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80076f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f003 0302 	and.w	r3, r3, #2
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	f000 80ca 	beq.w	8007894 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007700:	4b51      	ldr	r3, [pc, #324]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 8007702:	691b      	ldr	r3, [r3, #16]
 8007704:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007708:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800770a:	4b4f      	ldr	r3, [pc, #316]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 800770c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800770e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007710:	6a3b      	ldr	r3, [r7, #32]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d007      	beq.n	8007726 <HAL_RCC_OscConfig+0x166>
 8007716:	6a3b      	ldr	r3, [r7, #32]
 8007718:	2b18      	cmp	r3, #24
 800771a:	d156      	bne.n	80077ca <HAL_RCC_OscConfig+0x20a>
 800771c:	69fb      	ldr	r3, [r7, #28]
 800771e:	f003 0303 	and.w	r3, r3, #3
 8007722:	2b00      	cmp	r3, #0
 8007724:	d151      	bne.n	80077ca <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007726:	4b48      	ldr	r3, [pc, #288]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	f003 0304 	and.w	r3, r3, #4
 800772e:	2b00      	cmp	r3, #0
 8007730:	d005      	beq.n	800773e <HAL_RCC_OscConfig+0x17e>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	68db      	ldr	r3, [r3, #12]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d101      	bne.n	800773e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800773a:	2301      	movs	r3, #1
 800773c:	e392      	b.n	8007e64 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800773e:	4b42      	ldr	r3, [pc, #264]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f023 0219 	bic.w	r2, r3, #25
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	68db      	ldr	r3, [r3, #12]
 800774a:	493f      	ldr	r1, [pc, #252]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 800774c:	4313      	orrs	r3, r2
 800774e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007750:	f7fc f9f4 	bl	8003b3c <HAL_GetTick>
 8007754:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007756:	e008      	b.n	800776a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007758:	f7fc f9f0 	bl	8003b3c <HAL_GetTick>
 800775c:	4602      	mov	r2, r0
 800775e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007760:	1ad3      	subs	r3, r2, r3
 8007762:	2b02      	cmp	r3, #2
 8007764:	d901      	bls.n	800776a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007766:	2303      	movs	r3, #3
 8007768:	e37c      	b.n	8007e64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800776a:	4b37      	ldr	r3, [pc, #220]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f003 0304 	and.w	r3, r3, #4
 8007772:	2b00      	cmp	r3, #0
 8007774:	d0f0      	beq.n	8007758 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007776:	f7fc fa11 	bl	8003b9c <HAL_GetREVID>
 800777a:	4603      	mov	r3, r0
 800777c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007780:	4293      	cmp	r3, r2
 8007782:	d817      	bhi.n	80077b4 <HAL_RCC_OscConfig+0x1f4>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	691b      	ldr	r3, [r3, #16]
 8007788:	2b40      	cmp	r3, #64	@ 0x40
 800778a:	d108      	bne.n	800779e <HAL_RCC_OscConfig+0x1de>
 800778c:	4b2e      	ldr	r3, [pc, #184]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 800778e:	685b      	ldr	r3, [r3, #4]
 8007790:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8007794:	4a2c      	ldr	r2, [pc, #176]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 8007796:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800779a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800779c:	e07a      	b.n	8007894 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800779e:	4b2a      	ldr	r3, [pc, #168]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	691b      	ldr	r3, [r3, #16]
 80077aa:	031b      	lsls	r3, r3, #12
 80077ac:	4926      	ldr	r1, [pc, #152]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 80077ae:	4313      	orrs	r3, r2
 80077b0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80077b2:	e06f      	b.n	8007894 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80077b4:	4b24      	ldr	r3, [pc, #144]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 80077b6:	685b      	ldr	r3, [r3, #4]
 80077b8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	691b      	ldr	r3, [r3, #16]
 80077c0:	061b      	lsls	r3, r3, #24
 80077c2:	4921      	ldr	r1, [pc, #132]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 80077c4:	4313      	orrs	r3, r2
 80077c6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80077c8:	e064      	b.n	8007894 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	68db      	ldr	r3, [r3, #12]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d047      	beq.n	8007862 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80077d2:	4b1d      	ldr	r3, [pc, #116]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f023 0219 	bic.w	r2, r3, #25
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	68db      	ldr	r3, [r3, #12]
 80077de:	491a      	ldr	r1, [pc, #104]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 80077e0:	4313      	orrs	r3, r2
 80077e2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077e4:	f7fc f9aa 	bl	8003b3c <HAL_GetTick>
 80077e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80077ea:	e008      	b.n	80077fe <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80077ec:	f7fc f9a6 	bl	8003b3c <HAL_GetTick>
 80077f0:	4602      	mov	r2, r0
 80077f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077f4:	1ad3      	subs	r3, r2, r3
 80077f6:	2b02      	cmp	r3, #2
 80077f8:	d901      	bls.n	80077fe <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80077fa:	2303      	movs	r3, #3
 80077fc:	e332      	b.n	8007e64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80077fe:	4b12      	ldr	r3, [pc, #72]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f003 0304 	and.w	r3, r3, #4
 8007806:	2b00      	cmp	r3, #0
 8007808:	d0f0      	beq.n	80077ec <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800780a:	f7fc f9c7 	bl	8003b9c <HAL_GetREVID>
 800780e:	4603      	mov	r3, r0
 8007810:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007814:	4293      	cmp	r3, r2
 8007816:	d819      	bhi.n	800784c <HAL_RCC_OscConfig+0x28c>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	691b      	ldr	r3, [r3, #16]
 800781c:	2b40      	cmp	r3, #64	@ 0x40
 800781e:	d108      	bne.n	8007832 <HAL_RCC_OscConfig+0x272>
 8007820:	4b09      	ldr	r3, [pc, #36]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 8007822:	685b      	ldr	r3, [r3, #4]
 8007824:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8007828:	4a07      	ldr	r2, [pc, #28]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 800782a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800782e:	6053      	str	r3, [r2, #4]
 8007830:	e030      	b.n	8007894 <HAL_RCC_OscConfig+0x2d4>
 8007832:	4b05      	ldr	r3, [pc, #20]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 8007834:	685b      	ldr	r3, [r3, #4]
 8007836:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	691b      	ldr	r3, [r3, #16]
 800783e:	031b      	lsls	r3, r3, #12
 8007840:	4901      	ldr	r1, [pc, #4]	@ (8007848 <HAL_RCC_OscConfig+0x288>)
 8007842:	4313      	orrs	r3, r2
 8007844:	604b      	str	r3, [r1, #4]
 8007846:	e025      	b.n	8007894 <HAL_RCC_OscConfig+0x2d4>
 8007848:	58024400 	.word	0x58024400
 800784c:	4b9a      	ldr	r3, [pc, #616]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 800784e:	685b      	ldr	r3, [r3, #4]
 8007850:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	691b      	ldr	r3, [r3, #16]
 8007858:	061b      	lsls	r3, r3, #24
 800785a:	4997      	ldr	r1, [pc, #604]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 800785c:	4313      	orrs	r3, r2
 800785e:	604b      	str	r3, [r1, #4]
 8007860:	e018      	b.n	8007894 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007862:	4b95      	ldr	r3, [pc, #596]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	4a94      	ldr	r2, [pc, #592]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 8007868:	f023 0301 	bic.w	r3, r3, #1
 800786c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800786e:	f7fc f965 	bl	8003b3c <HAL_GetTick>
 8007872:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007874:	e008      	b.n	8007888 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007876:	f7fc f961 	bl	8003b3c <HAL_GetTick>
 800787a:	4602      	mov	r2, r0
 800787c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800787e:	1ad3      	subs	r3, r2, r3
 8007880:	2b02      	cmp	r3, #2
 8007882:	d901      	bls.n	8007888 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8007884:	2303      	movs	r3, #3
 8007886:	e2ed      	b.n	8007e64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007888:	4b8b      	ldr	r3, [pc, #556]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f003 0304 	and.w	r3, r3, #4
 8007890:	2b00      	cmp	r3, #0
 8007892:	d1f0      	bne.n	8007876 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f003 0310 	and.w	r3, r3, #16
 800789c:	2b00      	cmp	r3, #0
 800789e:	f000 80a9 	beq.w	80079f4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80078a2:	4b85      	ldr	r3, [pc, #532]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 80078a4:	691b      	ldr	r3, [r3, #16]
 80078a6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80078aa:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80078ac:	4b82      	ldr	r3, [pc, #520]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 80078ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078b0:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80078b2:	69bb      	ldr	r3, [r7, #24]
 80078b4:	2b08      	cmp	r3, #8
 80078b6:	d007      	beq.n	80078c8 <HAL_RCC_OscConfig+0x308>
 80078b8:	69bb      	ldr	r3, [r7, #24]
 80078ba:	2b18      	cmp	r3, #24
 80078bc:	d13a      	bne.n	8007934 <HAL_RCC_OscConfig+0x374>
 80078be:	697b      	ldr	r3, [r7, #20]
 80078c0:	f003 0303 	and.w	r3, r3, #3
 80078c4:	2b01      	cmp	r3, #1
 80078c6:	d135      	bne.n	8007934 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80078c8:	4b7b      	ldr	r3, [pc, #492]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d005      	beq.n	80078e0 <HAL_RCC_OscConfig+0x320>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	69db      	ldr	r3, [r3, #28]
 80078d8:	2b80      	cmp	r3, #128	@ 0x80
 80078da:	d001      	beq.n	80078e0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80078dc:	2301      	movs	r3, #1
 80078de:	e2c1      	b.n	8007e64 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80078e0:	f7fc f95c 	bl	8003b9c <HAL_GetREVID>
 80078e4:	4603      	mov	r3, r0
 80078e6:	f241 0203 	movw	r2, #4099	@ 0x1003
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d817      	bhi.n	800791e <HAL_RCC_OscConfig+0x35e>
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6a1b      	ldr	r3, [r3, #32]
 80078f2:	2b20      	cmp	r3, #32
 80078f4:	d108      	bne.n	8007908 <HAL_RCC_OscConfig+0x348>
 80078f6:	4b70      	ldr	r3, [pc, #448]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 80078f8:	685b      	ldr	r3, [r3, #4]
 80078fa:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80078fe:	4a6e      	ldr	r2, [pc, #440]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 8007900:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007904:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007906:	e075      	b.n	80079f4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007908:	4b6b      	ldr	r3, [pc, #428]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 800790a:	685b      	ldr	r3, [r3, #4]
 800790c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6a1b      	ldr	r3, [r3, #32]
 8007914:	069b      	lsls	r3, r3, #26
 8007916:	4968      	ldr	r1, [pc, #416]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 8007918:	4313      	orrs	r3, r2
 800791a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800791c:	e06a      	b.n	80079f4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800791e:	4b66      	ldr	r3, [pc, #408]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 8007920:	68db      	ldr	r3, [r3, #12]
 8007922:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6a1b      	ldr	r3, [r3, #32]
 800792a:	061b      	lsls	r3, r3, #24
 800792c:	4962      	ldr	r1, [pc, #392]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 800792e:	4313      	orrs	r3, r2
 8007930:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007932:	e05f      	b.n	80079f4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	69db      	ldr	r3, [r3, #28]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d042      	beq.n	80079c2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800793c:	4b5e      	ldr	r3, [pc, #376]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	4a5d      	ldr	r2, [pc, #372]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 8007942:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007946:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007948:	f7fc f8f8 	bl	8003b3c <HAL_GetTick>
 800794c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800794e:	e008      	b.n	8007962 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8007950:	f7fc f8f4 	bl	8003b3c <HAL_GetTick>
 8007954:	4602      	mov	r2, r0
 8007956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007958:	1ad3      	subs	r3, r2, r3
 800795a:	2b02      	cmp	r3, #2
 800795c:	d901      	bls.n	8007962 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800795e:	2303      	movs	r3, #3
 8007960:	e280      	b.n	8007e64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007962:	4b55      	ldr	r3, [pc, #340]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800796a:	2b00      	cmp	r3, #0
 800796c:	d0f0      	beq.n	8007950 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800796e:	f7fc f915 	bl	8003b9c <HAL_GetREVID>
 8007972:	4603      	mov	r3, r0
 8007974:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007978:	4293      	cmp	r3, r2
 800797a:	d817      	bhi.n	80079ac <HAL_RCC_OscConfig+0x3ec>
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	6a1b      	ldr	r3, [r3, #32]
 8007980:	2b20      	cmp	r3, #32
 8007982:	d108      	bne.n	8007996 <HAL_RCC_OscConfig+0x3d6>
 8007984:	4b4c      	ldr	r3, [pc, #304]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 8007986:	685b      	ldr	r3, [r3, #4]
 8007988:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800798c:	4a4a      	ldr	r2, [pc, #296]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 800798e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007992:	6053      	str	r3, [r2, #4]
 8007994:	e02e      	b.n	80079f4 <HAL_RCC_OscConfig+0x434>
 8007996:	4b48      	ldr	r3, [pc, #288]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 8007998:	685b      	ldr	r3, [r3, #4]
 800799a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6a1b      	ldr	r3, [r3, #32]
 80079a2:	069b      	lsls	r3, r3, #26
 80079a4:	4944      	ldr	r1, [pc, #272]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 80079a6:	4313      	orrs	r3, r2
 80079a8:	604b      	str	r3, [r1, #4]
 80079aa:	e023      	b.n	80079f4 <HAL_RCC_OscConfig+0x434>
 80079ac:	4b42      	ldr	r3, [pc, #264]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 80079ae:	68db      	ldr	r3, [r3, #12]
 80079b0:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6a1b      	ldr	r3, [r3, #32]
 80079b8:	061b      	lsls	r3, r3, #24
 80079ba:	493f      	ldr	r1, [pc, #252]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 80079bc:	4313      	orrs	r3, r2
 80079be:	60cb      	str	r3, [r1, #12]
 80079c0:	e018      	b.n	80079f4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80079c2:	4b3d      	ldr	r3, [pc, #244]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	4a3c      	ldr	r2, [pc, #240]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 80079c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80079cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079ce:	f7fc f8b5 	bl	8003b3c <HAL_GetTick>
 80079d2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80079d4:	e008      	b.n	80079e8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80079d6:	f7fc f8b1 	bl	8003b3c <HAL_GetTick>
 80079da:	4602      	mov	r2, r0
 80079dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079de:	1ad3      	subs	r3, r2, r3
 80079e0:	2b02      	cmp	r3, #2
 80079e2:	d901      	bls.n	80079e8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80079e4:	2303      	movs	r3, #3
 80079e6:	e23d      	b.n	8007e64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80079e8:	4b33      	ldr	r3, [pc, #204]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d1f0      	bne.n	80079d6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f003 0308 	and.w	r3, r3, #8
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d036      	beq.n	8007a6e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	695b      	ldr	r3, [r3, #20]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d019      	beq.n	8007a3c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007a08:	4b2b      	ldr	r3, [pc, #172]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 8007a0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a0c:	4a2a      	ldr	r2, [pc, #168]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 8007a0e:	f043 0301 	orr.w	r3, r3, #1
 8007a12:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a14:	f7fc f892 	bl	8003b3c <HAL_GetTick>
 8007a18:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007a1a:	e008      	b.n	8007a2e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007a1c:	f7fc f88e 	bl	8003b3c <HAL_GetTick>
 8007a20:	4602      	mov	r2, r0
 8007a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a24:	1ad3      	subs	r3, r2, r3
 8007a26:	2b02      	cmp	r3, #2
 8007a28:	d901      	bls.n	8007a2e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8007a2a:	2303      	movs	r3, #3
 8007a2c:	e21a      	b.n	8007e64 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007a2e:	4b22      	ldr	r3, [pc, #136]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 8007a30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a32:	f003 0302 	and.w	r3, r3, #2
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d0f0      	beq.n	8007a1c <HAL_RCC_OscConfig+0x45c>
 8007a3a:	e018      	b.n	8007a6e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007a3c:	4b1e      	ldr	r3, [pc, #120]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 8007a3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a40:	4a1d      	ldr	r2, [pc, #116]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 8007a42:	f023 0301 	bic.w	r3, r3, #1
 8007a46:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a48:	f7fc f878 	bl	8003b3c <HAL_GetTick>
 8007a4c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007a4e:	e008      	b.n	8007a62 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007a50:	f7fc f874 	bl	8003b3c <HAL_GetTick>
 8007a54:	4602      	mov	r2, r0
 8007a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a58:	1ad3      	subs	r3, r2, r3
 8007a5a:	2b02      	cmp	r3, #2
 8007a5c:	d901      	bls.n	8007a62 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8007a5e:	2303      	movs	r3, #3
 8007a60:	e200      	b.n	8007e64 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007a62:	4b15      	ldr	r3, [pc, #84]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 8007a64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a66:	f003 0302 	and.w	r3, r3, #2
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d1f0      	bne.n	8007a50 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f003 0320 	and.w	r3, r3, #32
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d039      	beq.n	8007aee <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	699b      	ldr	r3, [r3, #24]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d01c      	beq.n	8007abc <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007a82:	4b0d      	ldr	r3, [pc, #52]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	4a0c      	ldr	r2, [pc, #48]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 8007a88:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007a8c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007a8e:	f7fc f855 	bl	8003b3c <HAL_GetTick>
 8007a92:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007a94:	e008      	b.n	8007aa8 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007a96:	f7fc f851 	bl	8003b3c <HAL_GetTick>
 8007a9a:	4602      	mov	r2, r0
 8007a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a9e:	1ad3      	subs	r3, r2, r3
 8007aa0:	2b02      	cmp	r3, #2
 8007aa2:	d901      	bls.n	8007aa8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8007aa4:	2303      	movs	r3, #3
 8007aa6:	e1dd      	b.n	8007e64 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007aa8:	4b03      	ldr	r3, [pc, #12]	@ (8007ab8 <HAL_RCC_OscConfig+0x4f8>)
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d0f0      	beq.n	8007a96 <HAL_RCC_OscConfig+0x4d6>
 8007ab4:	e01b      	b.n	8007aee <HAL_RCC_OscConfig+0x52e>
 8007ab6:	bf00      	nop
 8007ab8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007abc:	4b9b      	ldr	r3, [pc, #620]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	4a9a      	ldr	r2, [pc, #616]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007ac2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007ac6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007ac8:	f7fc f838 	bl	8003b3c <HAL_GetTick>
 8007acc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007ace:	e008      	b.n	8007ae2 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007ad0:	f7fc f834 	bl	8003b3c <HAL_GetTick>
 8007ad4:	4602      	mov	r2, r0
 8007ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ad8:	1ad3      	subs	r3, r2, r3
 8007ada:	2b02      	cmp	r3, #2
 8007adc:	d901      	bls.n	8007ae2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8007ade:	2303      	movs	r3, #3
 8007ae0:	e1c0      	b.n	8007e64 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007ae2:	4b92      	ldr	r3, [pc, #584]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d1f0      	bne.n	8007ad0 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f003 0304 	and.w	r3, r3, #4
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	f000 8081 	beq.w	8007bfe <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007afc:	4b8c      	ldr	r3, [pc, #560]	@ (8007d30 <HAL_RCC_OscConfig+0x770>)
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	4a8b      	ldr	r2, [pc, #556]	@ (8007d30 <HAL_RCC_OscConfig+0x770>)
 8007b02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b06:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007b08:	f7fc f818 	bl	8003b3c <HAL_GetTick>
 8007b0c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007b0e:	e008      	b.n	8007b22 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007b10:	f7fc f814 	bl	8003b3c <HAL_GetTick>
 8007b14:	4602      	mov	r2, r0
 8007b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b18:	1ad3      	subs	r3, r2, r3
 8007b1a:	2b64      	cmp	r3, #100	@ 0x64
 8007b1c:	d901      	bls.n	8007b22 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8007b1e:	2303      	movs	r3, #3
 8007b20:	e1a0      	b.n	8007e64 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007b22:	4b83      	ldr	r3, [pc, #524]	@ (8007d30 <HAL_RCC_OscConfig+0x770>)
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d0f0      	beq.n	8007b10 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	689b      	ldr	r3, [r3, #8]
 8007b32:	2b01      	cmp	r3, #1
 8007b34:	d106      	bne.n	8007b44 <HAL_RCC_OscConfig+0x584>
 8007b36:	4b7d      	ldr	r3, [pc, #500]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007b38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b3a:	4a7c      	ldr	r2, [pc, #496]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007b3c:	f043 0301 	orr.w	r3, r3, #1
 8007b40:	6713      	str	r3, [r2, #112]	@ 0x70
 8007b42:	e02d      	b.n	8007ba0 <HAL_RCC_OscConfig+0x5e0>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	689b      	ldr	r3, [r3, #8]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d10c      	bne.n	8007b66 <HAL_RCC_OscConfig+0x5a6>
 8007b4c:	4b77      	ldr	r3, [pc, #476]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007b4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b50:	4a76      	ldr	r2, [pc, #472]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007b52:	f023 0301 	bic.w	r3, r3, #1
 8007b56:	6713      	str	r3, [r2, #112]	@ 0x70
 8007b58:	4b74      	ldr	r3, [pc, #464]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007b5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b5c:	4a73      	ldr	r2, [pc, #460]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007b5e:	f023 0304 	bic.w	r3, r3, #4
 8007b62:	6713      	str	r3, [r2, #112]	@ 0x70
 8007b64:	e01c      	b.n	8007ba0 <HAL_RCC_OscConfig+0x5e0>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	689b      	ldr	r3, [r3, #8]
 8007b6a:	2b05      	cmp	r3, #5
 8007b6c:	d10c      	bne.n	8007b88 <HAL_RCC_OscConfig+0x5c8>
 8007b6e:	4b6f      	ldr	r3, [pc, #444]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007b70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b72:	4a6e      	ldr	r2, [pc, #440]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007b74:	f043 0304 	orr.w	r3, r3, #4
 8007b78:	6713      	str	r3, [r2, #112]	@ 0x70
 8007b7a:	4b6c      	ldr	r3, [pc, #432]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007b7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b7e:	4a6b      	ldr	r2, [pc, #428]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007b80:	f043 0301 	orr.w	r3, r3, #1
 8007b84:	6713      	str	r3, [r2, #112]	@ 0x70
 8007b86:	e00b      	b.n	8007ba0 <HAL_RCC_OscConfig+0x5e0>
 8007b88:	4b68      	ldr	r3, [pc, #416]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007b8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b8c:	4a67      	ldr	r2, [pc, #412]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007b8e:	f023 0301 	bic.w	r3, r3, #1
 8007b92:	6713      	str	r3, [r2, #112]	@ 0x70
 8007b94:	4b65      	ldr	r3, [pc, #404]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007b96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b98:	4a64      	ldr	r2, [pc, #400]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007b9a:	f023 0304 	bic.w	r3, r3, #4
 8007b9e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	689b      	ldr	r3, [r3, #8]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d015      	beq.n	8007bd4 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ba8:	f7fb ffc8 	bl	8003b3c <HAL_GetTick>
 8007bac:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007bae:	e00a      	b.n	8007bc6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007bb0:	f7fb ffc4 	bl	8003b3c <HAL_GetTick>
 8007bb4:	4602      	mov	r2, r0
 8007bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bb8:	1ad3      	subs	r3, r2, r3
 8007bba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	d901      	bls.n	8007bc6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8007bc2:	2303      	movs	r3, #3
 8007bc4:	e14e      	b.n	8007e64 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007bc6:	4b59      	ldr	r3, [pc, #356]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007bc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007bca:	f003 0302 	and.w	r3, r3, #2
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d0ee      	beq.n	8007bb0 <HAL_RCC_OscConfig+0x5f0>
 8007bd2:	e014      	b.n	8007bfe <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007bd4:	f7fb ffb2 	bl	8003b3c <HAL_GetTick>
 8007bd8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007bda:	e00a      	b.n	8007bf2 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007bdc:	f7fb ffae 	bl	8003b3c <HAL_GetTick>
 8007be0:	4602      	mov	r2, r0
 8007be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007be4:	1ad3      	subs	r3, r2, r3
 8007be6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d901      	bls.n	8007bf2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8007bee:	2303      	movs	r3, #3
 8007bf0:	e138      	b.n	8007e64 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007bf2:	4b4e      	ldr	r3, [pc, #312]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007bf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007bf6:	f003 0302 	and.w	r3, r3, #2
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d1ee      	bne.n	8007bdc <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	f000 812d 	beq.w	8007e62 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8007c08:	4b48      	ldr	r3, [pc, #288]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007c0a:	691b      	ldr	r3, [r3, #16]
 8007c0c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007c10:	2b18      	cmp	r3, #24
 8007c12:	f000 80bd 	beq.w	8007d90 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c1a:	2b02      	cmp	r3, #2
 8007c1c:	f040 809e 	bne.w	8007d5c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007c20:	4b42      	ldr	r3, [pc, #264]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	4a41      	ldr	r2, [pc, #260]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007c26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007c2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c2c:	f7fb ff86 	bl	8003b3c <HAL_GetTick>
 8007c30:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007c32:	e008      	b.n	8007c46 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c34:	f7fb ff82 	bl	8003b3c <HAL_GetTick>
 8007c38:	4602      	mov	r2, r0
 8007c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c3c:	1ad3      	subs	r3, r2, r3
 8007c3e:	2b02      	cmp	r3, #2
 8007c40:	d901      	bls.n	8007c46 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8007c42:	2303      	movs	r3, #3
 8007c44:	e10e      	b.n	8007e64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007c46:	4b39      	ldr	r3, [pc, #228]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d1f0      	bne.n	8007c34 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007c52:	4b36      	ldr	r3, [pc, #216]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007c54:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007c56:	4b37      	ldr	r3, [pc, #220]	@ (8007d34 <HAL_RCC_OscConfig+0x774>)
 8007c58:	4013      	ands	r3, r2
 8007c5a:	687a      	ldr	r2, [r7, #4]
 8007c5c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8007c5e:	687a      	ldr	r2, [r7, #4]
 8007c60:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007c62:	0112      	lsls	r2, r2, #4
 8007c64:	430a      	orrs	r2, r1
 8007c66:	4931      	ldr	r1, [pc, #196]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007c68:	4313      	orrs	r3, r2
 8007c6a:	628b      	str	r3, [r1, #40]	@ 0x28
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c70:	3b01      	subs	r3, #1
 8007c72:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c7a:	3b01      	subs	r3, #1
 8007c7c:	025b      	lsls	r3, r3, #9
 8007c7e:	b29b      	uxth	r3, r3
 8007c80:	431a      	orrs	r2, r3
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c86:	3b01      	subs	r3, #1
 8007c88:	041b      	lsls	r3, r3, #16
 8007c8a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007c8e:	431a      	orrs	r2, r3
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c94:	3b01      	subs	r3, #1
 8007c96:	061b      	lsls	r3, r3, #24
 8007c98:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007c9c:	4923      	ldr	r1, [pc, #140]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8007ca2:	4b22      	ldr	r3, [pc, #136]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ca6:	4a21      	ldr	r2, [pc, #132]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007ca8:	f023 0301 	bic.w	r3, r3, #1
 8007cac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007cae:	4b1f      	ldr	r3, [pc, #124]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007cb0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007cb2:	4b21      	ldr	r3, [pc, #132]	@ (8007d38 <HAL_RCC_OscConfig+0x778>)
 8007cb4:	4013      	ands	r3, r2
 8007cb6:	687a      	ldr	r2, [r7, #4]
 8007cb8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007cba:	00d2      	lsls	r2, r2, #3
 8007cbc:	491b      	ldr	r1, [pc, #108]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8007cc2:	4b1a      	ldr	r3, [pc, #104]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cc6:	f023 020c 	bic.w	r2, r3, #12
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cce:	4917      	ldr	r1, [pc, #92]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007cd0:	4313      	orrs	r3, r2
 8007cd2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8007cd4:	4b15      	ldr	r3, [pc, #84]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cd8:	f023 0202 	bic.w	r2, r3, #2
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ce0:	4912      	ldr	r1, [pc, #72]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007ce2:	4313      	orrs	r3, r2
 8007ce4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007ce6:	4b11      	ldr	r3, [pc, #68]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cea:	4a10      	ldr	r2, [pc, #64]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007cec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007cf0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007cf2:	4b0e      	ldr	r3, [pc, #56]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007cf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cf6:	4a0d      	ldr	r2, [pc, #52]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007cf8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007cfc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007cfe:	4b0b      	ldr	r3, [pc, #44]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007d00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d02:	4a0a      	ldr	r2, [pc, #40]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007d04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007d08:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8007d0a:	4b08      	ldr	r3, [pc, #32]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d0e:	4a07      	ldr	r2, [pc, #28]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007d10:	f043 0301 	orr.w	r3, r3, #1
 8007d14:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007d16:	4b05      	ldr	r3, [pc, #20]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4a04      	ldr	r2, [pc, #16]	@ (8007d2c <HAL_RCC_OscConfig+0x76c>)
 8007d1c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007d20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d22:	f7fb ff0b 	bl	8003b3c <HAL_GetTick>
 8007d26:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007d28:	e011      	b.n	8007d4e <HAL_RCC_OscConfig+0x78e>
 8007d2a:	bf00      	nop
 8007d2c:	58024400 	.word	0x58024400
 8007d30:	58024800 	.word	0x58024800
 8007d34:	fffffc0c 	.word	0xfffffc0c
 8007d38:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d3c:	f7fb fefe 	bl	8003b3c <HAL_GetTick>
 8007d40:	4602      	mov	r2, r0
 8007d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d44:	1ad3      	subs	r3, r2, r3
 8007d46:	2b02      	cmp	r3, #2
 8007d48:	d901      	bls.n	8007d4e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8007d4a:	2303      	movs	r3, #3
 8007d4c:	e08a      	b.n	8007e64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007d4e:	4b47      	ldr	r3, [pc, #284]	@ (8007e6c <HAL_RCC_OscConfig+0x8ac>)
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d0f0      	beq.n	8007d3c <HAL_RCC_OscConfig+0x77c>
 8007d5a:	e082      	b.n	8007e62 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007d5c:	4b43      	ldr	r3, [pc, #268]	@ (8007e6c <HAL_RCC_OscConfig+0x8ac>)
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	4a42      	ldr	r2, [pc, #264]	@ (8007e6c <HAL_RCC_OscConfig+0x8ac>)
 8007d62:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007d66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d68:	f7fb fee8 	bl	8003b3c <HAL_GetTick>
 8007d6c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007d6e:	e008      	b.n	8007d82 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d70:	f7fb fee4 	bl	8003b3c <HAL_GetTick>
 8007d74:	4602      	mov	r2, r0
 8007d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d78:	1ad3      	subs	r3, r2, r3
 8007d7a:	2b02      	cmp	r3, #2
 8007d7c:	d901      	bls.n	8007d82 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8007d7e:	2303      	movs	r3, #3
 8007d80:	e070      	b.n	8007e64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007d82:	4b3a      	ldr	r3, [pc, #232]	@ (8007e6c <HAL_RCC_OscConfig+0x8ac>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d1f0      	bne.n	8007d70 <HAL_RCC_OscConfig+0x7b0>
 8007d8e:	e068      	b.n	8007e62 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007d90:	4b36      	ldr	r3, [pc, #216]	@ (8007e6c <HAL_RCC_OscConfig+0x8ac>)
 8007d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d94:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007d96:	4b35      	ldr	r3, [pc, #212]	@ (8007e6c <HAL_RCC_OscConfig+0x8ac>)
 8007d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d9a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007da0:	2b01      	cmp	r3, #1
 8007da2:	d031      	beq.n	8007e08 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007da4:	693b      	ldr	r3, [r7, #16]
 8007da6:	f003 0203 	and.w	r2, r3, #3
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007dae:	429a      	cmp	r2, r3
 8007db0:	d12a      	bne.n	8007e08 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007db2:	693b      	ldr	r3, [r7, #16]
 8007db4:	091b      	lsrs	r3, r3, #4
 8007db6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007dbe:	429a      	cmp	r2, r3
 8007dc0:	d122      	bne.n	8007e08 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dcc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007dce:	429a      	cmp	r2, r3
 8007dd0:	d11a      	bne.n	8007e08 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	0a5b      	lsrs	r3, r3, #9
 8007dd6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007dde:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007de0:	429a      	cmp	r2, r3
 8007de2:	d111      	bne.n	8007e08 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	0c1b      	lsrs	r3, r3, #16
 8007de8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007df0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007df2:	429a      	cmp	r2, r3
 8007df4:	d108      	bne.n	8007e08 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	0e1b      	lsrs	r3, r3, #24
 8007dfa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e02:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007e04:	429a      	cmp	r2, r3
 8007e06:	d001      	beq.n	8007e0c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8007e08:	2301      	movs	r3, #1
 8007e0a:	e02b      	b.n	8007e64 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8007e0c:	4b17      	ldr	r3, [pc, #92]	@ (8007e6c <HAL_RCC_OscConfig+0x8ac>)
 8007e0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e10:	08db      	lsrs	r3, r3, #3
 8007e12:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007e16:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e1c:	693a      	ldr	r2, [r7, #16]
 8007e1e:	429a      	cmp	r2, r3
 8007e20:	d01f      	beq.n	8007e62 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8007e22:	4b12      	ldr	r3, [pc, #72]	@ (8007e6c <HAL_RCC_OscConfig+0x8ac>)
 8007e24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e26:	4a11      	ldr	r2, [pc, #68]	@ (8007e6c <HAL_RCC_OscConfig+0x8ac>)
 8007e28:	f023 0301 	bic.w	r3, r3, #1
 8007e2c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007e2e:	f7fb fe85 	bl	8003b3c <HAL_GetTick>
 8007e32:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8007e34:	bf00      	nop
 8007e36:	f7fb fe81 	bl	8003b3c <HAL_GetTick>
 8007e3a:	4602      	mov	r2, r0
 8007e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e3e:	4293      	cmp	r3, r2
 8007e40:	d0f9      	beq.n	8007e36 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007e42:	4b0a      	ldr	r3, [pc, #40]	@ (8007e6c <HAL_RCC_OscConfig+0x8ac>)
 8007e44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007e46:	4b0a      	ldr	r3, [pc, #40]	@ (8007e70 <HAL_RCC_OscConfig+0x8b0>)
 8007e48:	4013      	ands	r3, r2
 8007e4a:	687a      	ldr	r2, [r7, #4]
 8007e4c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007e4e:	00d2      	lsls	r2, r2, #3
 8007e50:	4906      	ldr	r1, [pc, #24]	@ (8007e6c <HAL_RCC_OscConfig+0x8ac>)
 8007e52:	4313      	orrs	r3, r2
 8007e54:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8007e56:	4b05      	ldr	r3, [pc, #20]	@ (8007e6c <HAL_RCC_OscConfig+0x8ac>)
 8007e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e5a:	4a04      	ldr	r2, [pc, #16]	@ (8007e6c <HAL_RCC_OscConfig+0x8ac>)
 8007e5c:	f043 0301 	orr.w	r3, r3, #1
 8007e60:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8007e62:	2300      	movs	r3, #0
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	3730      	adds	r7, #48	@ 0x30
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	bd80      	pop	{r7, pc}
 8007e6c:	58024400 	.word	0x58024400
 8007e70:	ffff0007 	.word	0xffff0007

08007e74 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b086      	sub	sp, #24
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
 8007e7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d101      	bne.n	8007e88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007e84:	2301      	movs	r3, #1
 8007e86:	e19c      	b.n	80081c2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007e88:	4b8a      	ldr	r3, [pc, #552]	@ (80080b4 <HAL_RCC_ClockConfig+0x240>)
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f003 030f 	and.w	r3, r3, #15
 8007e90:	683a      	ldr	r2, [r7, #0]
 8007e92:	429a      	cmp	r2, r3
 8007e94:	d910      	bls.n	8007eb8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007e96:	4b87      	ldr	r3, [pc, #540]	@ (80080b4 <HAL_RCC_ClockConfig+0x240>)
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	f023 020f 	bic.w	r2, r3, #15
 8007e9e:	4985      	ldr	r1, [pc, #532]	@ (80080b4 <HAL_RCC_ClockConfig+0x240>)
 8007ea0:	683b      	ldr	r3, [r7, #0]
 8007ea2:	4313      	orrs	r3, r2
 8007ea4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ea6:	4b83      	ldr	r3, [pc, #524]	@ (80080b4 <HAL_RCC_ClockConfig+0x240>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f003 030f 	and.w	r3, r3, #15
 8007eae:	683a      	ldr	r2, [r7, #0]
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	d001      	beq.n	8007eb8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	e184      	b.n	80081c2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f003 0304 	and.w	r3, r3, #4
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d010      	beq.n	8007ee6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	691a      	ldr	r2, [r3, #16]
 8007ec8:	4b7b      	ldr	r3, [pc, #492]	@ (80080b8 <HAL_RCC_ClockConfig+0x244>)
 8007eca:	699b      	ldr	r3, [r3, #24]
 8007ecc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007ed0:	429a      	cmp	r2, r3
 8007ed2:	d908      	bls.n	8007ee6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007ed4:	4b78      	ldr	r3, [pc, #480]	@ (80080b8 <HAL_RCC_ClockConfig+0x244>)
 8007ed6:	699b      	ldr	r3, [r3, #24]
 8007ed8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	691b      	ldr	r3, [r3, #16]
 8007ee0:	4975      	ldr	r1, [pc, #468]	@ (80080b8 <HAL_RCC_ClockConfig+0x244>)
 8007ee2:	4313      	orrs	r3, r2
 8007ee4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f003 0308 	and.w	r3, r3, #8
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d010      	beq.n	8007f14 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	695a      	ldr	r2, [r3, #20]
 8007ef6:	4b70      	ldr	r3, [pc, #448]	@ (80080b8 <HAL_RCC_ClockConfig+0x244>)
 8007ef8:	69db      	ldr	r3, [r3, #28]
 8007efa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007efe:	429a      	cmp	r2, r3
 8007f00:	d908      	bls.n	8007f14 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007f02:	4b6d      	ldr	r3, [pc, #436]	@ (80080b8 <HAL_RCC_ClockConfig+0x244>)
 8007f04:	69db      	ldr	r3, [r3, #28]
 8007f06:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	695b      	ldr	r3, [r3, #20]
 8007f0e:	496a      	ldr	r1, [pc, #424]	@ (80080b8 <HAL_RCC_ClockConfig+0x244>)
 8007f10:	4313      	orrs	r3, r2
 8007f12:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f003 0310 	and.w	r3, r3, #16
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d010      	beq.n	8007f42 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	699a      	ldr	r2, [r3, #24]
 8007f24:	4b64      	ldr	r3, [pc, #400]	@ (80080b8 <HAL_RCC_ClockConfig+0x244>)
 8007f26:	69db      	ldr	r3, [r3, #28]
 8007f28:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007f2c:	429a      	cmp	r2, r3
 8007f2e:	d908      	bls.n	8007f42 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007f30:	4b61      	ldr	r3, [pc, #388]	@ (80080b8 <HAL_RCC_ClockConfig+0x244>)
 8007f32:	69db      	ldr	r3, [r3, #28]
 8007f34:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	699b      	ldr	r3, [r3, #24]
 8007f3c:	495e      	ldr	r1, [pc, #376]	@ (80080b8 <HAL_RCC_ClockConfig+0x244>)
 8007f3e:	4313      	orrs	r3, r2
 8007f40:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f003 0320 	and.w	r3, r3, #32
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d010      	beq.n	8007f70 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	69da      	ldr	r2, [r3, #28]
 8007f52:	4b59      	ldr	r3, [pc, #356]	@ (80080b8 <HAL_RCC_ClockConfig+0x244>)
 8007f54:	6a1b      	ldr	r3, [r3, #32]
 8007f56:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007f5a:	429a      	cmp	r2, r3
 8007f5c:	d908      	bls.n	8007f70 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8007f5e:	4b56      	ldr	r3, [pc, #344]	@ (80080b8 <HAL_RCC_ClockConfig+0x244>)
 8007f60:	6a1b      	ldr	r3, [r3, #32]
 8007f62:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	69db      	ldr	r3, [r3, #28]
 8007f6a:	4953      	ldr	r1, [pc, #332]	@ (80080b8 <HAL_RCC_ClockConfig+0x244>)
 8007f6c:	4313      	orrs	r3, r2
 8007f6e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f003 0302 	and.w	r3, r3, #2
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d010      	beq.n	8007f9e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	68da      	ldr	r2, [r3, #12]
 8007f80:	4b4d      	ldr	r3, [pc, #308]	@ (80080b8 <HAL_RCC_ClockConfig+0x244>)
 8007f82:	699b      	ldr	r3, [r3, #24]
 8007f84:	f003 030f 	and.w	r3, r3, #15
 8007f88:	429a      	cmp	r2, r3
 8007f8a:	d908      	bls.n	8007f9e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007f8c:	4b4a      	ldr	r3, [pc, #296]	@ (80080b8 <HAL_RCC_ClockConfig+0x244>)
 8007f8e:	699b      	ldr	r3, [r3, #24]
 8007f90:	f023 020f 	bic.w	r2, r3, #15
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	68db      	ldr	r3, [r3, #12]
 8007f98:	4947      	ldr	r1, [pc, #284]	@ (80080b8 <HAL_RCC_ClockConfig+0x244>)
 8007f9a:	4313      	orrs	r3, r2
 8007f9c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f003 0301 	and.w	r3, r3, #1
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d055      	beq.n	8008056 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8007faa:	4b43      	ldr	r3, [pc, #268]	@ (80080b8 <HAL_RCC_ClockConfig+0x244>)
 8007fac:	699b      	ldr	r3, [r3, #24]
 8007fae:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	689b      	ldr	r3, [r3, #8]
 8007fb6:	4940      	ldr	r1, [pc, #256]	@ (80080b8 <HAL_RCC_ClockConfig+0x244>)
 8007fb8:	4313      	orrs	r3, r2
 8007fba:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	685b      	ldr	r3, [r3, #4]
 8007fc0:	2b02      	cmp	r3, #2
 8007fc2:	d107      	bne.n	8007fd4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007fc4:	4b3c      	ldr	r3, [pc, #240]	@ (80080b8 <HAL_RCC_ClockConfig+0x244>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d121      	bne.n	8008014 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007fd0:	2301      	movs	r3, #1
 8007fd2:	e0f6      	b.n	80081c2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	685b      	ldr	r3, [r3, #4]
 8007fd8:	2b03      	cmp	r3, #3
 8007fda:	d107      	bne.n	8007fec <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007fdc:	4b36      	ldr	r3, [pc, #216]	@ (80080b8 <HAL_RCC_ClockConfig+0x244>)
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d115      	bne.n	8008014 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007fe8:	2301      	movs	r3, #1
 8007fea:	e0ea      	b.n	80081c2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	685b      	ldr	r3, [r3, #4]
 8007ff0:	2b01      	cmp	r3, #1
 8007ff2:	d107      	bne.n	8008004 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007ff4:	4b30      	ldr	r3, [pc, #192]	@ (80080b8 <HAL_RCC_ClockConfig+0x244>)
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d109      	bne.n	8008014 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008000:	2301      	movs	r3, #1
 8008002:	e0de      	b.n	80081c2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008004:	4b2c      	ldr	r3, [pc, #176]	@ (80080b8 <HAL_RCC_ClockConfig+0x244>)
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f003 0304 	and.w	r3, r3, #4
 800800c:	2b00      	cmp	r3, #0
 800800e:	d101      	bne.n	8008014 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008010:	2301      	movs	r3, #1
 8008012:	e0d6      	b.n	80081c2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008014:	4b28      	ldr	r3, [pc, #160]	@ (80080b8 <HAL_RCC_ClockConfig+0x244>)
 8008016:	691b      	ldr	r3, [r3, #16]
 8008018:	f023 0207 	bic.w	r2, r3, #7
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	685b      	ldr	r3, [r3, #4]
 8008020:	4925      	ldr	r1, [pc, #148]	@ (80080b8 <HAL_RCC_ClockConfig+0x244>)
 8008022:	4313      	orrs	r3, r2
 8008024:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008026:	f7fb fd89 	bl	8003b3c <HAL_GetTick>
 800802a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800802c:	e00a      	b.n	8008044 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800802e:	f7fb fd85 	bl	8003b3c <HAL_GetTick>
 8008032:	4602      	mov	r2, r0
 8008034:	697b      	ldr	r3, [r7, #20]
 8008036:	1ad3      	subs	r3, r2, r3
 8008038:	f241 3288 	movw	r2, #5000	@ 0x1388
 800803c:	4293      	cmp	r3, r2
 800803e:	d901      	bls.n	8008044 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8008040:	2303      	movs	r3, #3
 8008042:	e0be      	b.n	80081c2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008044:	4b1c      	ldr	r3, [pc, #112]	@ (80080b8 <HAL_RCC_ClockConfig+0x244>)
 8008046:	691b      	ldr	r3, [r3, #16]
 8008048:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	685b      	ldr	r3, [r3, #4]
 8008050:	00db      	lsls	r3, r3, #3
 8008052:	429a      	cmp	r2, r3
 8008054:	d1eb      	bne.n	800802e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	f003 0302 	and.w	r3, r3, #2
 800805e:	2b00      	cmp	r3, #0
 8008060:	d010      	beq.n	8008084 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	68da      	ldr	r2, [r3, #12]
 8008066:	4b14      	ldr	r3, [pc, #80]	@ (80080b8 <HAL_RCC_ClockConfig+0x244>)
 8008068:	699b      	ldr	r3, [r3, #24]
 800806a:	f003 030f 	and.w	r3, r3, #15
 800806e:	429a      	cmp	r2, r3
 8008070:	d208      	bcs.n	8008084 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008072:	4b11      	ldr	r3, [pc, #68]	@ (80080b8 <HAL_RCC_ClockConfig+0x244>)
 8008074:	699b      	ldr	r3, [r3, #24]
 8008076:	f023 020f 	bic.w	r2, r3, #15
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	68db      	ldr	r3, [r3, #12]
 800807e:	490e      	ldr	r1, [pc, #56]	@ (80080b8 <HAL_RCC_ClockConfig+0x244>)
 8008080:	4313      	orrs	r3, r2
 8008082:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008084:	4b0b      	ldr	r3, [pc, #44]	@ (80080b4 <HAL_RCC_ClockConfig+0x240>)
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f003 030f 	and.w	r3, r3, #15
 800808c:	683a      	ldr	r2, [r7, #0]
 800808e:	429a      	cmp	r2, r3
 8008090:	d214      	bcs.n	80080bc <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008092:	4b08      	ldr	r3, [pc, #32]	@ (80080b4 <HAL_RCC_ClockConfig+0x240>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f023 020f 	bic.w	r2, r3, #15
 800809a:	4906      	ldr	r1, [pc, #24]	@ (80080b4 <HAL_RCC_ClockConfig+0x240>)
 800809c:	683b      	ldr	r3, [r7, #0]
 800809e:	4313      	orrs	r3, r2
 80080a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80080a2:	4b04      	ldr	r3, [pc, #16]	@ (80080b4 <HAL_RCC_ClockConfig+0x240>)
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	f003 030f 	and.w	r3, r3, #15
 80080aa:	683a      	ldr	r2, [r7, #0]
 80080ac:	429a      	cmp	r2, r3
 80080ae:	d005      	beq.n	80080bc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80080b0:	2301      	movs	r3, #1
 80080b2:	e086      	b.n	80081c2 <HAL_RCC_ClockConfig+0x34e>
 80080b4:	52002000 	.word	0x52002000
 80080b8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f003 0304 	and.w	r3, r3, #4
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d010      	beq.n	80080ea <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	691a      	ldr	r2, [r3, #16]
 80080cc:	4b3f      	ldr	r3, [pc, #252]	@ (80081cc <HAL_RCC_ClockConfig+0x358>)
 80080ce:	699b      	ldr	r3, [r3, #24]
 80080d0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80080d4:	429a      	cmp	r2, r3
 80080d6:	d208      	bcs.n	80080ea <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80080d8:	4b3c      	ldr	r3, [pc, #240]	@ (80081cc <HAL_RCC_ClockConfig+0x358>)
 80080da:	699b      	ldr	r3, [r3, #24]
 80080dc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	691b      	ldr	r3, [r3, #16]
 80080e4:	4939      	ldr	r1, [pc, #228]	@ (80081cc <HAL_RCC_ClockConfig+0x358>)
 80080e6:	4313      	orrs	r3, r2
 80080e8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f003 0308 	and.w	r3, r3, #8
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d010      	beq.n	8008118 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	695a      	ldr	r2, [r3, #20]
 80080fa:	4b34      	ldr	r3, [pc, #208]	@ (80081cc <HAL_RCC_ClockConfig+0x358>)
 80080fc:	69db      	ldr	r3, [r3, #28]
 80080fe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008102:	429a      	cmp	r2, r3
 8008104:	d208      	bcs.n	8008118 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008106:	4b31      	ldr	r3, [pc, #196]	@ (80081cc <HAL_RCC_ClockConfig+0x358>)
 8008108:	69db      	ldr	r3, [r3, #28]
 800810a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	695b      	ldr	r3, [r3, #20]
 8008112:	492e      	ldr	r1, [pc, #184]	@ (80081cc <HAL_RCC_ClockConfig+0x358>)
 8008114:	4313      	orrs	r3, r2
 8008116:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f003 0310 	and.w	r3, r3, #16
 8008120:	2b00      	cmp	r3, #0
 8008122:	d010      	beq.n	8008146 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	699a      	ldr	r2, [r3, #24]
 8008128:	4b28      	ldr	r3, [pc, #160]	@ (80081cc <HAL_RCC_ClockConfig+0x358>)
 800812a:	69db      	ldr	r3, [r3, #28]
 800812c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008130:	429a      	cmp	r2, r3
 8008132:	d208      	bcs.n	8008146 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008134:	4b25      	ldr	r3, [pc, #148]	@ (80081cc <HAL_RCC_ClockConfig+0x358>)
 8008136:	69db      	ldr	r3, [r3, #28]
 8008138:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	699b      	ldr	r3, [r3, #24]
 8008140:	4922      	ldr	r1, [pc, #136]	@ (80081cc <HAL_RCC_ClockConfig+0x358>)
 8008142:	4313      	orrs	r3, r2
 8008144:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f003 0320 	and.w	r3, r3, #32
 800814e:	2b00      	cmp	r3, #0
 8008150:	d010      	beq.n	8008174 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	69da      	ldr	r2, [r3, #28]
 8008156:	4b1d      	ldr	r3, [pc, #116]	@ (80081cc <HAL_RCC_ClockConfig+0x358>)
 8008158:	6a1b      	ldr	r3, [r3, #32]
 800815a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800815e:	429a      	cmp	r2, r3
 8008160:	d208      	bcs.n	8008174 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008162:	4b1a      	ldr	r3, [pc, #104]	@ (80081cc <HAL_RCC_ClockConfig+0x358>)
 8008164:	6a1b      	ldr	r3, [r3, #32]
 8008166:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	69db      	ldr	r3, [r3, #28]
 800816e:	4917      	ldr	r1, [pc, #92]	@ (80081cc <HAL_RCC_ClockConfig+0x358>)
 8008170:	4313      	orrs	r3, r2
 8008172:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008174:	f000 f89e 	bl	80082b4 <HAL_RCC_GetSysClockFreq>
 8008178:	4602      	mov	r2, r0
 800817a:	4b14      	ldr	r3, [pc, #80]	@ (80081cc <HAL_RCC_ClockConfig+0x358>)
 800817c:	699b      	ldr	r3, [r3, #24]
 800817e:	0a1b      	lsrs	r3, r3, #8
 8008180:	f003 030f 	and.w	r3, r3, #15
 8008184:	4912      	ldr	r1, [pc, #72]	@ (80081d0 <HAL_RCC_ClockConfig+0x35c>)
 8008186:	5ccb      	ldrb	r3, [r1, r3]
 8008188:	f003 031f 	and.w	r3, r3, #31
 800818c:	fa22 f303 	lsr.w	r3, r2, r3
 8008190:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008192:	4b0e      	ldr	r3, [pc, #56]	@ (80081cc <HAL_RCC_ClockConfig+0x358>)
 8008194:	699b      	ldr	r3, [r3, #24]
 8008196:	f003 030f 	and.w	r3, r3, #15
 800819a:	4a0d      	ldr	r2, [pc, #52]	@ (80081d0 <HAL_RCC_ClockConfig+0x35c>)
 800819c:	5cd3      	ldrb	r3, [r2, r3]
 800819e:	f003 031f 	and.w	r3, r3, #31
 80081a2:	693a      	ldr	r2, [r7, #16]
 80081a4:	fa22 f303 	lsr.w	r3, r2, r3
 80081a8:	4a0a      	ldr	r2, [pc, #40]	@ (80081d4 <HAL_RCC_ClockConfig+0x360>)
 80081aa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80081ac:	4a0a      	ldr	r2, [pc, #40]	@ (80081d8 <HAL_RCC_ClockConfig+0x364>)
 80081ae:	693b      	ldr	r3, [r7, #16]
 80081b0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80081b2:	4b0a      	ldr	r3, [pc, #40]	@ (80081dc <HAL_RCC_ClockConfig+0x368>)
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	4618      	mov	r0, r3
 80081b8:	f7fb fc76 	bl	8003aa8 <HAL_InitTick>
 80081bc:	4603      	mov	r3, r0
 80081be:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80081c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80081c2:	4618      	mov	r0, r3
 80081c4:	3718      	adds	r7, #24
 80081c6:	46bd      	mov	sp, r7
 80081c8:	bd80      	pop	{r7, pc}
 80081ca:	bf00      	nop
 80081cc:	58024400 	.word	0x58024400
 80081d0:	0800e004 	.word	0x0800e004
 80081d4:	24000004 	.word	0x24000004
 80081d8:	24000000 	.word	0x24000000
 80081dc:	24000024 	.word	0x24000024

080081e0 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	b08c      	sub	sp, #48	@ 0x30
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	60f8      	str	r0, [r7, #12]
 80081e8:	60b9      	str	r1, [r7, #8]
 80081ea:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d12a      	bne.n	8008248 <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 80081f2:	4b2d      	ldr	r3, [pc, #180]	@ (80082a8 <HAL_RCC_MCOConfig+0xc8>)
 80081f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80081f8:	4a2b      	ldr	r2, [pc, #172]	@ (80082a8 <HAL_RCC_MCOConfig+0xc8>)
 80081fa:	f043 0301 	orr.w	r3, r3, #1
 80081fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8008202:	4b29      	ldr	r3, [pc, #164]	@ (80082a8 <HAL_RCC_MCOConfig+0xc8>)
 8008204:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008208:	f003 0301 	and.w	r3, r3, #1
 800820c:	61bb      	str	r3, [r7, #24]
 800820e:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8008210:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008214:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008216:	2302      	movs	r3, #2
 8008218:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800821a:	2303      	movs	r3, #3
 800821c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800821e:	2300      	movs	r3, #0
 8008220:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8008222:	2300      	movs	r3, #0
 8008224:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8008226:	f107 031c 	add.w	r3, r7, #28
 800822a:	4619      	mov	r1, r3
 800822c:	481f      	ldr	r0, [pc, #124]	@ (80082ac <HAL_RCC_MCOConfig+0xcc>)
 800822e:	f7fd fe9d 	bl	8005f6c <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8008232:	4b1d      	ldr	r3, [pc, #116]	@ (80082a8 <HAL_RCC_MCOConfig+0xc8>)
 8008234:	691b      	ldr	r3, [r3, #16]
 8008236:	f023 72fe 	bic.w	r2, r3, #33292288	@ 0x1fc0000
 800823a:	68b9      	ldr	r1, [r7, #8]
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	430b      	orrs	r3, r1
 8008240:	4919      	ldr	r1, [pc, #100]	@ (80082a8 <HAL_RCC_MCOConfig+0xc8>)
 8008242:	4313      	orrs	r3, r2
 8008244:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 8008246:	e02a      	b.n	800829e <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 8008248:	4b17      	ldr	r3, [pc, #92]	@ (80082a8 <HAL_RCC_MCOConfig+0xc8>)
 800824a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800824e:	4a16      	ldr	r2, [pc, #88]	@ (80082a8 <HAL_RCC_MCOConfig+0xc8>)
 8008250:	f043 0304 	orr.w	r3, r3, #4
 8008254:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8008258:	4b13      	ldr	r3, [pc, #76]	@ (80082a8 <HAL_RCC_MCOConfig+0xc8>)
 800825a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800825e:	f003 0304 	and.w	r3, r3, #4
 8008262:	617b      	str	r3, [r7, #20]
 8008264:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8008266:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800826a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800826c:	2302      	movs	r3, #2
 800826e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008270:	2303      	movs	r3, #3
 8008272:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008274:	2300      	movs	r3, #0
 8008276:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8008278:	2300      	movs	r3, #0
 800827a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800827c:	f107 031c 	add.w	r3, r7, #28
 8008280:	4619      	mov	r1, r3
 8008282:	480b      	ldr	r0, [pc, #44]	@ (80082b0 <HAL_RCC_MCOConfig+0xd0>)
 8008284:	f7fd fe72 	bl	8005f6c <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 8008288:	4b07      	ldr	r3, [pc, #28]	@ (80082a8 <HAL_RCC_MCOConfig+0xc8>)
 800828a:	691b      	ldr	r3, [r3, #16]
 800828c:	f023 427e 	bic.w	r2, r3, #4261412864	@ 0xfe000000
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	01d9      	lsls	r1, r3, #7
 8008294:	68bb      	ldr	r3, [r7, #8]
 8008296:	430b      	orrs	r3, r1
 8008298:	4903      	ldr	r1, [pc, #12]	@ (80082a8 <HAL_RCC_MCOConfig+0xc8>)
 800829a:	4313      	orrs	r3, r2
 800829c:	610b      	str	r3, [r1, #16]
}
 800829e:	bf00      	nop
 80082a0:	3730      	adds	r7, #48	@ 0x30
 80082a2:	46bd      	mov	sp, r7
 80082a4:	bd80      	pop	{r7, pc}
 80082a6:	bf00      	nop
 80082a8:	58024400 	.word	0x58024400
 80082ac:	58020000 	.word	0x58020000
 80082b0:	58020800 	.word	0x58020800

080082b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80082b4:	b480      	push	{r7}
 80082b6:	b089      	sub	sp, #36	@ 0x24
 80082b8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80082ba:	4bb3      	ldr	r3, [pc, #716]	@ (8008588 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80082bc:	691b      	ldr	r3, [r3, #16]
 80082be:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80082c2:	2b18      	cmp	r3, #24
 80082c4:	f200 8155 	bhi.w	8008572 <HAL_RCC_GetSysClockFreq+0x2be>
 80082c8:	a201      	add	r2, pc, #4	@ (adr r2, 80082d0 <HAL_RCC_GetSysClockFreq+0x1c>)
 80082ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082ce:	bf00      	nop
 80082d0:	08008335 	.word	0x08008335
 80082d4:	08008573 	.word	0x08008573
 80082d8:	08008573 	.word	0x08008573
 80082dc:	08008573 	.word	0x08008573
 80082e0:	08008573 	.word	0x08008573
 80082e4:	08008573 	.word	0x08008573
 80082e8:	08008573 	.word	0x08008573
 80082ec:	08008573 	.word	0x08008573
 80082f0:	0800835b 	.word	0x0800835b
 80082f4:	08008573 	.word	0x08008573
 80082f8:	08008573 	.word	0x08008573
 80082fc:	08008573 	.word	0x08008573
 8008300:	08008573 	.word	0x08008573
 8008304:	08008573 	.word	0x08008573
 8008308:	08008573 	.word	0x08008573
 800830c:	08008573 	.word	0x08008573
 8008310:	08008361 	.word	0x08008361
 8008314:	08008573 	.word	0x08008573
 8008318:	08008573 	.word	0x08008573
 800831c:	08008573 	.word	0x08008573
 8008320:	08008573 	.word	0x08008573
 8008324:	08008573 	.word	0x08008573
 8008328:	08008573 	.word	0x08008573
 800832c:	08008573 	.word	0x08008573
 8008330:	08008367 	.word	0x08008367
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008334:	4b94      	ldr	r3, [pc, #592]	@ (8008588 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f003 0320 	and.w	r3, r3, #32
 800833c:	2b00      	cmp	r3, #0
 800833e:	d009      	beq.n	8008354 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008340:	4b91      	ldr	r3, [pc, #580]	@ (8008588 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	08db      	lsrs	r3, r3, #3
 8008346:	f003 0303 	and.w	r3, r3, #3
 800834a:	4a90      	ldr	r2, [pc, #576]	@ (800858c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800834c:	fa22 f303 	lsr.w	r3, r2, r3
 8008350:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8008352:	e111      	b.n	8008578 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008354:	4b8d      	ldr	r3, [pc, #564]	@ (800858c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008356:	61bb      	str	r3, [r7, #24]
      break;
 8008358:	e10e      	b.n	8008578 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800835a:	4b8d      	ldr	r3, [pc, #564]	@ (8008590 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800835c:	61bb      	str	r3, [r7, #24]
      break;
 800835e:	e10b      	b.n	8008578 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8008360:	4b8c      	ldr	r3, [pc, #560]	@ (8008594 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8008362:	61bb      	str	r3, [r7, #24]
      break;
 8008364:	e108      	b.n	8008578 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008366:	4b88      	ldr	r3, [pc, #544]	@ (8008588 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008368:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800836a:	f003 0303 	and.w	r3, r3, #3
 800836e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8008370:	4b85      	ldr	r3, [pc, #532]	@ (8008588 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008374:	091b      	lsrs	r3, r3, #4
 8008376:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800837a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800837c:	4b82      	ldr	r3, [pc, #520]	@ (8008588 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800837e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008380:	f003 0301 	and.w	r3, r3, #1
 8008384:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008386:	4b80      	ldr	r3, [pc, #512]	@ (8008588 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008388:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800838a:	08db      	lsrs	r3, r3, #3
 800838c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008390:	68fa      	ldr	r2, [r7, #12]
 8008392:	fb02 f303 	mul.w	r3, r2, r3
 8008396:	ee07 3a90 	vmov	s15, r3
 800839a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800839e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80083a2:	693b      	ldr	r3, [r7, #16]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	f000 80e1 	beq.w	800856c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80083aa:	697b      	ldr	r3, [r7, #20]
 80083ac:	2b02      	cmp	r3, #2
 80083ae:	f000 8083 	beq.w	80084b8 <HAL_RCC_GetSysClockFreq+0x204>
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	2b02      	cmp	r3, #2
 80083b6:	f200 80a1 	bhi.w	80084fc <HAL_RCC_GetSysClockFreq+0x248>
 80083ba:	697b      	ldr	r3, [r7, #20]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d003      	beq.n	80083c8 <HAL_RCC_GetSysClockFreq+0x114>
 80083c0:	697b      	ldr	r3, [r7, #20]
 80083c2:	2b01      	cmp	r3, #1
 80083c4:	d056      	beq.n	8008474 <HAL_RCC_GetSysClockFreq+0x1c0>
 80083c6:	e099      	b.n	80084fc <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80083c8:	4b6f      	ldr	r3, [pc, #444]	@ (8008588 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f003 0320 	and.w	r3, r3, #32
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d02d      	beq.n	8008430 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80083d4:	4b6c      	ldr	r3, [pc, #432]	@ (8008588 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	08db      	lsrs	r3, r3, #3
 80083da:	f003 0303 	and.w	r3, r3, #3
 80083de:	4a6b      	ldr	r2, [pc, #428]	@ (800858c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80083e0:	fa22 f303 	lsr.w	r3, r2, r3
 80083e4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	ee07 3a90 	vmov	s15, r3
 80083ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80083f0:	693b      	ldr	r3, [r7, #16]
 80083f2:	ee07 3a90 	vmov	s15, r3
 80083f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80083fe:	4b62      	ldr	r3, [pc, #392]	@ (8008588 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008402:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008406:	ee07 3a90 	vmov	s15, r3
 800840a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800840e:	ed97 6a02 	vldr	s12, [r7, #8]
 8008412:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8008598 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008416:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800841a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800841e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008422:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008426:	ee67 7a27 	vmul.f32	s15, s14, s15
 800842a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800842e:	e087      	b.n	8008540 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008430:	693b      	ldr	r3, [r7, #16]
 8008432:	ee07 3a90 	vmov	s15, r3
 8008436:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800843a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800859c <HAL_RCC_GetSysClockFreq+0x2e8>
 800843e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008442:	4b51      	ldr	r3, [pc, #324]	@ (8008588 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008446:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800844a:	ee07 3a90 	vmov	s15, r3
 800844e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008452:	ed97 6a02 	vldr	s12, [r7, #8]
 8008456:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8008598 <HAL_RCC_GetSysClockFreq+0x2e4>
 800845a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800845e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008462:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008466:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800846a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800846e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008472:	e065      	b.n	8008540 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008474:	693b      	ldr	r3, [r7, #16]
 8008476:	ee07 3a90 	vmov	s15, r3
 800847a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800847e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80085a0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008482:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008486:	4b40      	ldr	r3, [pc, #256]	@ (8008588 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800848a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800848e:	ee07 3a90 	vmov	s15, r3
 8008492:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008496:	ed97 6a02 	vldr	s12, [r7, #8]
 800849a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8008598 <HAL_RCC_GetSysClockFreq+0x2e4>
 800849e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80084a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80084a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80084aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80084ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80084b2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80084b6:	e043      	b.n	8008540 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80084b8:	693b      	ldr	r3, [r7, #16]
 80084ba:	ee07 3a90 	vmov	s15, r3
 80084be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80084c2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80085a4 <HAL_RCC_GetSysClockFreq+0x2f0>
 80084c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80084ca:	4b2f      	ldr	r3, [pc, #188]	@ (8008588 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80084cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084d2:	ee07 3a90 	vmov	s15, r3
 80084d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80084da:	ed97 6a02 	vldr	s12, [r7, #8]
 80084de:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8008598 <HAL_RCC_GetSysClockFreq+0x2e4>
 80084e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80084e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80084ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80084ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80084f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80084f6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80084fa:	e021      	b.n	8008540 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80084fc:	693b      	ldr	r3, [r7, #16]
 80084fe:	ee07 3a90 	vmov	s15, r3
 8008502:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008506:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80085a0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800850a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800850e:	4b1e      	ldr	r3, [pc, #120]	@ (8008588 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008512:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008516:	ee07 3a90 	vmov	s15, r3
 800851a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800851e:	ed97 6a02 	vldr	s12, [r7, #8]
 8008522:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8008598 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008526:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800852a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800852e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008532:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008536:	ee67 7a27 	vmul.f32	s15, s14, s15
 800853a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800853e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8008540:	4b11      	ldr	r3, [pc, #68]	@ (8008588 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008544:	0a5b      	lsrs	r3, r3, #9
 8008546:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800854a:	3301      	adds	r3, #1
 800854c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	ee07 3a90 	vmov	s15, r3
 8008554:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008558:	edd7 6a07 	vldr	s13, [r7, #28]
 800855c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008560:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008564:	ee17 3a90 	vmov	r3, s15
 8008568:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800856a:	e005      	b.n	8008578 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800856c:	2300      	movs	r3, #0
 800856e:	61bb      	str	r3, [r7, #24]
      break;
 8008570:	e002      	b.n	8008578 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8008572:	4b07      	ldr	r3, [pc, #28]	@ (8008590 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008574:	61bb      	str	r3, [r7, #24]
      break;
 8008576:	bf00      	nop
  }

  return sysclockfreq;
 8008578:	69bb      	ldr	r3, [r7, #24]
}
 800857a:	4618      	mov	r0, r3
 800857c:	3724      	adds	r7, #36	@ 0x24
 800857e:	46bd      	mov	sp, r7
 8008580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008584:	4770      	bx	lr
 8008586:	bf00      	nop
 8008588:	58024400 	.word	0x58024400
 800858c:	03d09000 	.word	0x03d09000
 8008590:	003d0900 	.word	0x003d0900
 8008594:	017d7840 	.word	0x017d7840
 8008598:	46000000 	.word	0x46000000
 800859c:	4c742400 	.word	0x4c742400
 80085a0:	4a742400 	.word	0x4a742400
 80085a4:	4bbebc20 	.word	0x4bbebc20

080085a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b082      	sub	sp, #8
 80085ac:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80085ae:	f7ff fe81 	bl	80082b4 <HAL_RCC_GetSysClockFreq>
 80085b2:	4602      	mov	r2, r0
 80085b4:	4b10      	ldr	r3, [pc, #64]	@ (80085f8 <HAL_RCC_GetHCLKFreq+0x50>)
 80085b6:	699b      	ldr	r3, [r3, #24]
 80085b8:	0a1b      	lsrs	r3, r3, #8
 80085ba:	f003 030f 	and.w	r3, r3, #15
 80085be:	490f      	ldr	r1, [pc, #60]	@ (80085fc <HAL_RCC_GetHCLKFreq+0x54>)
 80085c0:	5ccb      	ldrb	r3, [r1, r3]
 80085c2:	f003 031f 	and.w	r3, r3, #31
 80085c6:	fa22 f303 	lsr.w	r3, r2, r3
 80085ca:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80085cc:	4b0a      	ldr	r3, [pc, #40]	@ (80085f8 <HAL_RCC_GetHCLKFreq+0x50>)
 80085ce:	699b      	ldr	r3, [r3, #24]
 80085d0:	f003 030f 	and.w	r3, r3, #15
 80085d4:	4a09      	ldr	r2, [pc, #36]	@ (80085fc <HAL_RCC_GetHCLKFreq+0x54>)
 80085d6:	5cd3      	ldrb	r3, [r2, r3]
 80085d8:	f003 031f 	and.w	r3, r3, #31
 80085dc:	687a      	ldr	r2, [r7, #4]
 80085de:	fa22 f303 	lsr.w	r3, r2, r3
 80085e2:	4a07      	ldr	r2, [pc, #28]	@ (8008600 <HAL_RCC_GetHCLKFreq+0x58>)
 80085e4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80085e6:	4a07      	ldr	r2, [pc, #28]	@ (8008604 <HAL_RCC_GetHCLKFreq+0x5c>)
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80085ec:	4b04      	ldr	r3, [pc, #16]	@ (8008600 <HAL_RCC_GetHCLKFreq+0x58>)
 80085ee:	681b      	ldr	r3, [r3, #0]
}
 80085f0:	4618      	mov	r0, r3
 80085f2:	3708      	adds	r7, #8
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd80      	pop	{r7, pc}
 80085f8:	58024400 	.word	0x58024400
 80085fc:	0800e004 	.word	0x0800e004
 8008600:	24000004 	.word	0x24000004
 8008604:	24000000 	.word	0x24000000

08008608 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008608:	b580      	push	{r7, lr}
 800860a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800860c:	f7ff ffcc 	bl	80085a8 <HAL_RCC_GetHCLKFreq>
 8008610:	4602      	mov	r2, r0
 8008612:	4b06      	ldr	r3, [pc, #24]	@ (800862c <HAL_RCC_GetPCLK1Freq+0x24>)
 8008614:	69db      	ldr	r3, [r3, #28]
 8008616:	091b      	lsrs	r3, r3, #4
 8008618:	f003 0307 	and.w	r3, r3, #7
 800861c:	4904      	ldr	r1, [pc, #16]	@ (8008630 <HAL_RCC_GetPCLK1Freq+0x28>)
 800861e:	5ccb      	ldrb	r3, [r1, r3]
 8008620:	f003 031f 	and.w	r3, r3, #31
 8008624:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8008628:	4618      	mov	r0, r3
 800862a:	bd80      	pop	{r7, pc}
 800862c:	58024400 	.word	0x58024400
 8008630:	0800e004 	.word	0x0800e004

08008634 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008634:	b580      	push	{r7, lr}
 8008636:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8008638:	f7ff ffb6 	bl	80085a8 <HAL_RCC_GetHCLKFreq>
 800863c:	4602      	mov	r2, r0
 800863e:	4b06      	ldr	r3, [pc, #24]	@ (8008658 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008640:	69db      	ldr	r3, [r3, #28]
 8008642:	0a1b      	lsrs	r3, r3, #8
 8008644:	f003 0307 	and.w	r3, r3, #7
 8008648:	4904      	ldr	r1, [pc, #16]	@ (800865c <HAL_RCC_GetPCLK2Freq+0x28>)
 800864a:	5ccb      	ldrb	r3, [r1, r3]
 800864c:	f003 031f 	and.w	r3, r3, #31
 8008650:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8008654:	4618      	mov	r0, r3
 8008656:	bd80      	pop	{r7, pc}
 8008658:	58024400 	.word	0x58024400
 800865c:	0800e004 	.word	0x0800e004

08008660 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008660:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008664:	b0ca      	sub	sp, #296	@ 0x128
 8008666:	af00      	add	r7, sp, #0
 8008668:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800866c:	2300      	movs	r3, #0
 800866e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008672:	2300      	movs	r3, #0
 8008674:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008678:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800867c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008680:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8008684:	2500      	movs	r5, #0
 8008686:	ea54 0305 	orrs.w	r3, r4, r5
 800868a:	d049      	beq.n	8008720 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800868c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008690:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008692:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008696:	d02f      	beq.n	80086f8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8008698:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800869c:	d828      	bhi.n	80086f0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800869e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80086a2:	d01a      	beq.n	80086da <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80086a4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80086a8:	d822      	bhi.n	80086f0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d003      	beq.n	80086b6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80086ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80086b2:	d007      	beq.n	80086c4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80086b4:	e01c      	b.n	80086f0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80086b6:	4bb8      	ldr	r3, [pc, #736]	@ (8008998 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80086b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086ba:	4ab7      	ldr	r2, [pc, #732]	@ (8008998 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80086bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80086c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80086c2:	e01a      	b.n	80086fa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80086c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086c8:	3308      	adds	r3, #8
 80086ca:	2102      	movs	r1, #2
 80086cc:	4618      	mov	r0, r3
 80086ce:	f001 fc8f 	bl	8009ff0 <RCCEx_PLL2_Config>
 80086d2:	4603      	mov	r3, r0
 80086d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80086d8:	e00f      	b.n	80086fa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80086da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086de:	3328      	adds	r3, #40	@ 0x28
 80086e0:	2102      	movs	r1, #2
 80086e2:	4618      	mov	r0, r3
 80086e4:	f001 fd36 	bl	800a154 <RCCEx_PLL3_Config>
 80086e8:	4603      	mov	r3, r0
 80086ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80086ee:	e004      	b.n	80086fa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80086f0:	2301      	movs	r3, #1
 80086f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80086f6:	e000      	b.n	80086fa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80086f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80086fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d10a      	bne.n	8008718 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008702:	4ba5      	ldr	r3, [pc, #660]	@ (8008998 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008704:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008706:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800870a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800870e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008710:	4aa1      	ldr	r2, [pc, #644]	@ (8008998 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008712:	430b      	orrs	r3, r1
 8008714:	6513      	str	r3, [r2, #80]	@ 0x50
 8008716:	e003      	b.n	8008720 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008718:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800871c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008720:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008728:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800872c:	f04f 0900 	mov.w	r9, #0
 8008730:	ea58 0309 	orrs.w	r3, r8, r9
 8008734:	d047      	beq.n	80087c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8008736:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800873a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800873c:	2b04      	cmp	r3, #4
 800873e:	d82a      	bhi.n	8008796 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8008740:	a201      	add	r2, pc, #4	@ (adr r2, 8008748 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8008742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008746:	bf00      	nop
 8008748:	0800875d 	.word	0x0800875d
 800874c:	0800876b 	.word	0x0800876b
 8008750:	08008781 	.word	0x08008781
 8008754:	0800879f 	.word	0x0800879f
 8008758:	0800879f 	.word	0x0800879f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800875c:	4b8e      	ldr	r3, [pc, #568]	@ (8008998 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800875e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008760:	4a8d      	ldr	r2, [pc, #564]	@ (8008998 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008762:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008766:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008768:	e01a      	b.n	80087a0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800876a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800876e:	3308      	adds	r3, #8
 8008770:	2100      	movs	r1, #0
 8008772:	4618      	mov	r0, r3
 8008774:	f001 fc3c 	bl	8009ff0 <RCCEx_PLL2_Config>
 8008778:	4603      	mov	r3, r0
 800877a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800877e:	e00f      	b.n	80087a0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008780:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008784:	3328      	adds	r3, #40	@ 0x28
 8008786:	2100      	movs	r1, #0
 8008788:	4618      	mov	r0, r3
 800878a:	f001 fce3 	bl	800a154 <RCCEx_PLL3_Config>
 800878e:	4603      	mov	r3, r0
 8008790:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008794:	e004      	b.n	80087a0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008796:	2301      	movs	r3, #1
 8008798:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800879c:	e000      	b.n	80087a0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800879e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80087a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d10a      	bne.n	80087be <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80087a8:	4b7b      	ldr	r3, [pc, #492]	@ (8008998 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80087aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80087ac:	f023 0107 	bic.w	r1, r3, #7
 80087b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087b6:	4a78      	ldr	r2, [pc, #480]	@ (8008998 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80087b8:	430b      	orrs	r3, r1
 80087ba:	6513      	str	r3, [r2, #80]	@ 0x50
 80087bc:	e003      	b.n	80087c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80087c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80087c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087ce:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80087d2:	f04f 0b00 	mov.w	fp, #0
 80087d6:	ea5a 030b 	orrs.w	r3, sl, fp
 80087da:	d04c      	beq.n	8008876 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80087dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80087e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80087e6:	d030      	beq.n	800884a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80087e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80087ec:	d829      	bhi.n	8008842 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80087ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80087f0:	d02d      	beq.n	800884e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80087f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80087f4:	d825      	bhi.n	8008842 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80087f6:	2b80      	cmp	r3, #128	@ 0x80
 80087f8:	d018      	beq.n	800882c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80087fa:	2b80      	cmp	r3, #128	@ 0x80
 80087fc:	d821      	bhi.n	8008842 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d002      	beq.n	8008808 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8008802:	2b40      	cmp	r3, #64	@ 0x40
 8008804:	d007      	beq.n	8008816 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8008806:	e01c      	b.n	8008842 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008808:	4b63      	ldr	r3, [pc, #396]	@ (8008998 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800880a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800880c:	4a62      	ldr	r2, [pc, #392]	@ (8008998 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800880e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008812:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8008814:	e01c      	b.n	8008850 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008816:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800881a:	3308      	adds	r3, #8
 800881c:	2100      	movs	r1, #0
 800881e:	4618      	mov	r0, r3
 8008820:	f001 fbe6 	bl	8009ff0 <RCCEx_PLL2_Config>
 8008824:	4603      	mov	r3, r0
 8008826:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800882a:	e011      	b.n	8008850 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800882c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008830:	3328      	adds	r3, #40	@ 0x28
 8008832:	2100      	movs	r1, #0
 8008834:	4618      	mov	r0, r3
 8008836:	f001 fc8d 	bl	800a154 <RCCEx_PLL3_Config>
 800883a:	4603      	mov	r3, r0
 800883c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8008840:	e006      	b.n	8008850 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008842:	2301      	movs	r3, #1
 8008844:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008848:	e002      	b.n	8008850 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800884a:	bf00      	nop
 800884c:	e000      	b.n	8008850 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800884e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008850:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008854:	2b00      	cmp	r3, #0
 8008856:	d10a      	bne.n	800886e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8008858:	4b4f      	ldr	r3, [pc, #316]	@ (8008998 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800885a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800885c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8008860:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008864:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008866:	4a4c      	ldr	r2, [pc, #304]	@ (8008998 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008868:	430b      	orrs	r3, r1
 800886a:	6513      	str	r3, [r2, #80]	@ 0x50
 800886c:	e003      	b.n	8008876 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800886e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008872:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8008876:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800887a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800887e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8008882:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8008886:	2300      	movs	r3, #0
 8008888:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800888c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8008890:	460b      	mov	r3, r1
 8008892:	4313      	orrs	r3, r2
 8008894:	d053      	beq.n	800893e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8008896:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800889a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800889e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80088a2:	d035      	beq.n	8008910 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80088a4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80088a8:	d82e      	bhi.n	8008908 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80088aa:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80088ae:	d031      	beq.n	8008914 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80088b0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80088b4:	d828      	bhi.n	8008908 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80088b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80088ba:	d01a      	beq.n	80088f2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80088bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80088c0:	d822      	bhi.n	8008908 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d003      	beq.n	80088ce <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80088c6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80088ca:	d007      	beq.n	80088dc <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80088cc:	e01c      	b.n	8008908 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80088ce:	4b32      	ldr	r3, [pc, #200]	@ (8008998 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80088d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088d2:	4a31      	ldr	r2, [pc, #196]	@ (8008998 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80088d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80088d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80088da:	e01c      	b.n	8008916 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80088dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80088e0:	3308      	adds	r3, #8
 80088e2:	2100      	movs	r1, #0
 80088e4:	4618      	mov	r0, r3
 80088e6:	f001 fb83 	bl	8009ff0 <RCCEx_PLL2_Config>
 80088ea:	4603      	mov	r3, r0
 80088ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80088f0:	e011      	b.n	8008916 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80088f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80088f6:	3328      	adds	r3, #40	@ 0x28
 80088f8:	2100      	movs	r1, #0
 80088fa:	4618      	mov	r0, r3
 80088fc:	f001 fc2a 	bl	800a154 <RCCEx_PLL3_Config>
 8008900:	4603      	mov	r3, r0
 8008902:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008906:	e006      	b.n	8008916 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8008908:	2301      	movs	r3, #1
 800890a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800890e:	e002      	b.n	8008916 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8008910:	bf00      	nop
 8008912:	e000      	b.n	8008916 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8008914:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008916:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800891a:	2b00      	cmp	r3, #0
 800891c:	d10b      	bne.n	8008936 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800891e:	4b1e      	ldr	r3, [pc, #120]	@ (8008998 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008922:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8008926:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800892a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800892e:	4a1a      	ldr	r2, [pc, #104]	@ (8008998 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008930:	430b      	orrs	r3, r1
 8008932:	6593      	str	r3, [r2, #88]	@ 0x58
 8008934:	e003      	b.n	800893e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008936:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800893a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800893e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008946:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800894a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800894e:	2300      	movs	r3, #0
 8008950:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8008954:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8008958:	460b      	mov	r3, r1
 800895a:	4313      	orrs	r3, r2
 800895c:	d056      	beq.n	8008a0c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800895e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008962:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008966:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800896a:	d038      	beq.n	80089de <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800896c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008970:	d831      	bhi.n	80089d6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008972:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008976:	d034      	beq.n	80089e2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8008978:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800897c:	d82b      	bhi.n	80089d6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800897e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008982:	d01d      	beq.n	80089c0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8008984:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008988:	d825      	bhi.n	80089d6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800898a:	2b00      	cmp	r3, #0
 800898c:	d006      	beq.n	800899c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800898e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008992:	d00a      	beq.n	80089aa <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8008994:	e01f      	b.n	80089d6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008996:	bf00      	nop
 8008998:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800899c:	4ba2      	ldr	r3, [pc, #648]	@ (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800899e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089a0:	4aa1      	ldr	r2, [pc, #644]	@ (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80089a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80089a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80089a8:	e01c      	b.n	80089e4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80089aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089ae:	3308      	adds	r3, #8
 80089b0:	2100      	movs	r1, #0
 80089b2:	4618      	mov	r0, r3
 80089b4:	f001 fb1c 	bl	8009ff0 <RCCEx_PLL2_Config>
 80089b8:	4603      	mov	r3, r0
 80089ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80089be:	e011      	b.n	80089e4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80089c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089c4:	3328      	adds	r3, #40	@ 0x28
 80089c6:	2100      	movs	r1, #0
 80089c8:	4618      	mov	r0, r3
 80089ca:	f001 fbc3 	bl	800a154 <RCCEx_PLL3_Config>
 80089ce:	4603      	mov	r3, r0
 80089d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80089d4:	e006      	b.n	80089e4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80089d6:	2301      	movs	r3, #1
 80089d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80089dc:	e002      	b.n	80089e4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80089de:	bf00      	nop
 80089e0:	e000      	b.n	80089e4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80089e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80089e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d10b      	bne.n	8008a04 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80089ec:	4b8e      	ldr	r3, [pc, #568]	@ (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80089ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089f0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80089f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089f8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80089fc:	4a8a      	ldr	r2, [pc, #552]	@ (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80089fe:	430b      	orrs	r3, r1
 8008a00:	6593      	str	r3, [r2, #88]	@ 0x58
 8008a02:	e003      	b.n	8008a0c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008a08:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8008a0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a14:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8008a18:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008a22:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8008a26:	460b      	mov	r3, r1
 8008a28:	4313      	orrs	r3, r2
 8008a2a:	d03a      	beq.n	8008aa2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8008a2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a32:	2b30      	cmp	r3, #48	@ 0x30
 8008a34:	d01f      	beq.n	8008a76 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8008a36:	2b30      	cmp	r3, #48	@ 0x30
 8008a38:	d819      	bhi.n	8008a6e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8008a3a:	2b20      	cmp	r3, #32
 8008a3c:	d00c      	beq.n	8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8008a3e:	2b20      	cmp	r3, #32
 8008a40:	d815      	bhi.n	8008a6e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d019      	beq.n	8008a7a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8008a46:	2b10      	cmp	r3, #16
 8008a48:	d111      	bne.n	8008a6e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a4a:	4b77      	ldr	r3, [pc, #476]	@ (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a4e:	4a76      	ldr	r2, [pc, #472]	@ (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008a50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008a54:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8008a56:	e011      	b.n	8008a7c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008a58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a5c:	3308      	adds	r3, #8
 8008a5e:	2102      	movs	r1, #2
 8008a60:	4618      	mov	r0, r3
 8008a62:	f001 fac5 	bl	8009ff0 <RCCEx_PLL2_Config>
 8008a66:	4603      	mov	r3, r0
 8008a68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8008a6c:	e006      	b.n	8008a7c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8008a6e:	2301      	movs	r3, #1
 8008a70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008a74:	e002      	b.n	8008a7c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8008a76:	bf00      	nop
 8008a78:	e000      	b.n	8008a7c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8008a7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008a7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d10a      	bne.n	8008a9a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008a84:	4b68      	ldr	r3, [pc, #416]	@ (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008a86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a88:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8008a8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a92:	4a65      	ldr	r2, [pc, #404]	@ (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008a94:	430b      	orrs	r3, r1
 8008a96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008a98:	e003      	b.n	8008aa2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008a9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8008aa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aaa:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8008aae:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008ab8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8008abc:	460b      	mov	r3, r1
 8008abe:	4313      	orrs	r3, r2
 8008ac0:	d051      	beq.n	8008b66 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8008ac2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ac6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ac8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008acc:	d035      	beq.n	8008b3a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8008ace:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008ad2:	d82e      	bhi.n	8008b32 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8008ad4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008ad8:	d031      	beq.n	8008b3e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8008ada:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008ade:	d828      	bhi.n	8008b32 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8008ae0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008ae4:	d01a      	beq.n	8008b1c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8008ae6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008aea:	d822      	bhi.n	8008b32 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d003      	beq.n	8008af8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8008af0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008af4:	d007      	beq.n	8008b06 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8008af6:	e01c      	b.n	8008b32 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008af8:	4b4b      	ldr	r3, [pc, #300]	@ (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008afc:	4a4a      	ldr	r2, [pc, #296]	@ (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008afe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008b02:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008b04:	e01c      	b.n	8008b40 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008b06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b0a:	3308      	adds	r3, #8
 8008b0c:	2100      	movs	r1, #0
 8008b0e:	4618      	mov	r0, r3
 8008b10:	f001 fa6e 	bl	8009ff0 <RCCEx_PLL2_Config>
 8008b14:	4603      	mov	r3, r0
 8008b16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008b1a:	e011      	b.n	8008b40 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008b1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b20:	3328      	adds	r3, #40	@ 0x28
 8008b22:	2100      	movs	r1, #0
 8008b24:	4618      	mov	r0, r3
 8008b26:	f001 fb15 	bl	800a154 <RCCEx_PLL3_Config>
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008b30:	e006      	b.n	8008b40 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008b32:	2301      	movs	r3, #1
 8008b34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008b38:	e002      	b.n	8008b40 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8008b3a:	bf00      	nop
 8008b3c:	e000      	b.n	8008b40 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8008b3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008b40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d10a      	bne.n	8008b5e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8008b48:	4b37      	ldr	r3, [pc, #220]	@ (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008b4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b4c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8008b50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b56:	4a34      	ldr	r2, [pc, #208]	@ (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008b58:	430b      	orrs	r3, r1
 8008b5a:	6513      	str	r3, [r2, #80]	@ 0x50
 8008b5c:	e003      	b.n	8008b66 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8008b66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b6e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8008b72:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008b76:	2300      	movs	r3, #0
 8008b78:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008b7c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8008b80:	460b      	mov	r3, r1
 8008b82:	4313      	orrs	r3, r2
 8008b84:	d056      	beq.n	8008c34 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8008b86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b8c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008b90:	d033      	beq.n	8008bfa <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8008b92:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008b96:	d82c      	bhi.n	8008bf2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008b98:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008b9c:	d02f      	beq.n	8008bfe <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8008b9e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008ba2:	d826      	bhi.n	8008bf2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008ba4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008ba8:	d02b      	beq.n	8008c02 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8008baa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008bae:	d820      	bhi.n	8008bf2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008bb0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008bb4:	d012      	beq.n	8008bdc <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8008bb6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008bba:	d81a      	bhi.n	8008bf2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d022      	beq.n	8008c06 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8008bc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008bc4:	d115      	bne.n	8008bf2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008bc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008bca:	3308      	adds	r3, #8
 8008bcc:	2101      	movs	r1, #1
 8008bce:	4618      	mov	r0, r3
 8008bd0:	f001 fa0e 	bl	8009ff0 <RCCEx_PLL2_Config>
 8008bd4:	4603      	mov	r3, r0
 8008bd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8008bda:	e015      	b.n	8008c08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008bdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008be0:	3328      	adds	r3, #40	@ 0x28
 8008be2:	2101      	movs	r1, #1
 8008be4:	4618      	mov	r0, r3
 8008be6:	f001 fab5 	bl	800a154 <RCCEx_PLL3_Config>
 8008bea:	4603      	mov	r3, r0
 8008bec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8008bf0:	e00a      	b.n	8008c08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008bf2:	2301      	movs	r3, #1
 8008bf4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008bf8:	e006      	b.n	8008c08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8008bfa:	bf00      	nop
 8008bfc:	e004      	b.n	8008c08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8008bfe:	bf00      	nop
 8008c00:	e002      	b.n	8008c08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8008c02:	bf00      	nop
 8008c04:	e000      	b.n	8008c08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8008c06:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008c08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d10d      	bne.n	8008c2c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8008c10:	4b05      	ldr	r3, [pc, #20]	@ (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008c12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c14:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8008c18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c1c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c1e:	4a02      	ldr	r2, [pc, #8]	@ (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008c20:	430b      	orrs	r3, r1
 8008c22:	6513      	str	r3, [r2, #80]	@ 0x50
 8008c24:	e006      	b.n	8008c34 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8008c26:	bf00      	nop
 8008c28:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008c34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c3c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8008c40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008c44:	2300      	movs	r3, #0
 8008c46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008c4a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8008c4e:	460b      	mov	r3, r1
 8008c50:	4313      	orrs	r3, r2
 8008c52:	d055      	beq.n	8008d00 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8008c54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c58:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008c5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008c60:	d033      	beq.n	8008cca <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8008c62:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008c66:	d82c      	bhi.n	8008cc2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008c68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c6c:	d02f      	beq.n	8008cce <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8008c6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c72:	d826      	bhi.n	8008cc2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008c74:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008c78:	d02b      	beq.n	8008cd2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8008c7a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008c7e:	d820      	bhi.n	8008cc2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008c80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c84:	d012      	beq.n	8008cac <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8008c86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c8a:	d81a      	bhi.n	8008cc2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d022      	beq.n	8008cd6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8008c90:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c94:	d115      	bne.n	8008cc2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008c96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c9a:	3308      	adds	r3, #8
 8008c9c:	2101      	movs	r1, #1
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	f001 f9a6 	bl	8009ff0 <RCCEx_PLL2_Config>
 8008ca4:	4603      	mov	r3, r0
 8008ca6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008caa:	e015      	b.n	8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008cac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008cb0:	3328      	adds	r3, #40	@ 0x28
 8008cb2:	2101      	movs	r1, #1
 8008cb4:	4618      	mov	r0, r3
 8008cb6:	f001 fa4d 	bl	800a154 <RCCEx_PLL3_Config>
 8008cba:	4603      	mov	r3, r0
 8008cbc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008cc0:	e00a      	b.n	8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8008cc2:	2301      	movs	r3, #1
 8008cc4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008cc8:	e006      	b.n	8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8008cca:	bf00      	nop
 8008ccc:	e004      	b.n	8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8008cce:	bf00      	nop
 8008cd0:	e002      	b.n	8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8008cd2:	bf00      	nop
 8008cd4:	e000      	b.n	8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8008cd6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008cd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d10b      	bne.n	8008cf8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8008ce0:	4ba3      	ldr	r3, [pc, #652]	@ (8008f70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008ce2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ce4:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8008ce8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008cec:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008cf0:	4a9f      	ldr	r2, [pc, #636]	@ (8008f70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008cf2:	430b      	orrs	r3, r1
 8008cf4:	6593      	str	r3, [r2, #88]	@ 0x58
 8008cf6:	e003      	b.n	8008d00 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008cf8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008cfc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008d00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d08:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8008d0c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008d10:	2300      	movs	r3, #0
 8008d12:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008d16:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008d1a:	460b      	mov	r3, r1
 8008d1c:	4313      	orrs	r3, r2
 8008d1e:	d037      	beq.n	8008d90 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8008d20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d2a:	d00e      	beq.n	8008d4a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8008d2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d30:	d816      	bhi.n	8008d60 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d018      	beq.n	8008d68 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8008d36:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d3a:	d111      	bne.n	8008d60 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008d3c:	4b8c      	ldr	r3, [pc, #560]	@ (8008f70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008d3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d40:	4a8b      	ldr	r2, [pc, #556]	@ (8008f70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008d42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008d46:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8008d48:	e00f      	b.n	8008d6a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008d4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d4e:	3308      	adds	r3, #8
 8008d50:	2101      	movs	r1, #1
 8008d52:	4618      	mov	r0, r3
 8008d54:	f001 f94c 	bl	8009ff0 <RCCEx_PLL2_Config>
 8008d58:	4603      	mov	r3, r0
 8008d5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8008d5e:	e004      	b.n	8008d6a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008d60:	2301      	movs	r3, #1
 8008d62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008d66:	e000      	b.n	8008d6a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8008d68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008d6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d10a      	bne.n	8008d88 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008d72:	4b7f      	ldr	r3, [pc, #508]	@ (8008f70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008d74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d76:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008d7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d80:	4a7b      	ldr	r2, [pc, #492]	@ (8008f70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008d82:	430b      	orrs	r3, r1
 8008d84:	6513      	str	r3, [r2, #80]	@ 0x50
 8008d86:	e003      	b.n	8008d90 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008d8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008d90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d98:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8008d9c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008da0:	2300      	movs	r3, #0
 8008da2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8008da6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8008daa:	460b      	mov	r3, r1
 8008dac:	4313      	orrs	r3, r2
 8008dae:	d039      	beq.n	8008e24 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8008db0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008db4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008db6:	2b03      	cmp	r3, #3
 8008db8:	d81c      	bhi.n	8008df4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8008dba:	a201      	add	r2, pc, #4	@ (adr r2, 8008dc0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8008dbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dc0:	08008dfd 	.word	0x08008dfd
 8008dc4:	08008dd1 	.word	0x08008dd1
 8008dc8:	08008ddf 	.word	0x08008ddf
 8008dcc:	08008dfd 	.word	0x08008dfd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008dd0:	4b67      	ldr	r3, [pc, #412]	@ (8008f70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008dd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dd4:	4a66      	ldr	r2, [pc, #408]	@ (8008f70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008dd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008dda:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8008ddc:	e00f      	b.n	8008dfe <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008de2:	3308      	adds	r3, #8
 8008de4:	2102      	movs	r1, #2
 8008de6:	4618      	mov	r0, r3
 8008de8:	f001 f902 	bl	8009ff0 <RCCEx_PLL2_Config>
 8008dec:	4603      	mov	r3, r0
 8008dee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8008df2:	e004      	b.n	8008dfe <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8008df4:	2301      	movs	r3, #1
 8008df6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008dfa:	e000      	b.n	8008dfe <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8008dfc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008dfe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d10a      	bne.n	8008e1c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8008e06:	4b5a      	ldr	r3, [pc, #360]	@ (8008f70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008e08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e0a:	f023 0103 	bic.w	r1, r3, #3
 8008e0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008e14:	4a56      	ldr	r2, [pc, #344]	@ (8008f70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008e16:	430b      	orrs	r3, r1
 8008e18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008e1a:	e003      	b.n	8008e24 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008e20:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008e24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e2c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8008e30:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008e34:	2300      	movs	r3, #0
 8008e36:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008e3a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8008e3e:	460b      	mov	r3, r1
 8008e40:	4313      	orrs	r3, r2
 8008e42:	f000 809f 	beq.w	8008f84 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008e46:	4b4b      	ldr	r3, [pc, #300]	@ (8008f74 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	4a4a      	ldr	r2, [pc, #296]	@ (8008f74 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8008e4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008e50:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008e52:	f7fa fe73 	bl	8003b3c <HAL_GetTick>
 8008e56:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008e5a:	e00b      	b.n	8008e74 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008e5c:	f7fa fe6e 	bl	8003b3c <HAL_GetTick>
 8008e60:	4602      	mov	r2, r0
 8008e62:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8008e66:	1ad3      	subs	r3, r2, r3
 8008e68:	2b64      	cmp	r3, #100	@ 0x64
 8008e6a:	d903      	bls.n	8008e74 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8008e6c:	2303      	movs	r3, #3
 8008e6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008e72:	e005      	b.n	8008e80 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008e74:	4b3f      	ldr	r3, [pc, #252]	@ (8008f74 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d0ed      	beq.n	8008e5c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8008e80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d179      	bne.n	8008f7c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8008e88:	4b39      	ldr	r3, [pc, #228]	@ (8008f70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008e8a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008e8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e90:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008e94:	4053      	eors	r3, r2
 8008e96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d015      	beq.n	8008eca <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008e9e:	4b34      	ldr	r3, [pc, #208]	@ (8008f70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008ea0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ea2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008ea6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008eaa:	4b31      	ldr	r3, [pc, #196]	@ (8008f70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008eac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008eae:	4a30      	ldr	r2, [pc, #192]	@ (8008f70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008eb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008eb4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008eb6:	4b2e      	ldr	r3, [pc, #184]	@ (8008f70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008eb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008eba:	4a2d      	ldr	r2, [pc, #180]	@ (8008f70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008ebc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008ec0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8008ec2:	4a2b      	ldr	r2, [pc, #172]	@ (8008f70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008ec4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8008ec8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8008eca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ece:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008ed2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ed6:	d118      	bne.n	8008f0a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ed8:	f7fa fe30 	bl	8003b3c <HAL_GetTick>
 8008edc:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008ee0:	e00d      	b.n	8008efe <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008ee2:	f7fa fe2b 	bl	8003b3c <HAL_GetTick>
 8008ee6:	4602      	mov	r2, r0
 8008ee8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8008eec:	1ad2      	subs	r2, r2, r3
 8008eee:	f241 3388 	movw	r3, #5000	@ 0x1388
 8008ef2:	429a      	cmp	r2, r3
 8008ef4:	d903      	bls.n	8008efe <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8008ef6:	2303      	movs	r3, #3
 8008ef8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8008efc:	e005      	b.n	8008f0a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008efe:	4b1c      	ldr	r3, [pc, #112]	@ (8008f70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008f00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f02:	f003 0302 	and.w	r3, r3, #2
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d0eb      	beq.n	8008ee2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8008f0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d129      	bne.n	8008f66 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008f12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f16:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008f1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008f1e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008f22:	d10e      	bne.n	8008f42 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8008f24:	4b12      	ldr	r3, [pc, #72]	@ (8008f70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008f26:	691b      	ldr	r3, [r3, #16]
 8008f28:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8008f2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f30:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008f34:	091a      	lsrs	r2, r3, #4
 8008f36:	4b10      	ldr	r3, [pc, #64]	@ (8008f78 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8008f38:	4013      	ands	r3, r2
 8008f3a:	4a0d      	ldr	r2, [pc, #52]	@ (8008f70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008f3c:	430b      	orrs	r3, r1
 8008f3e:	6113      	str	r3, [r2, #16]
 8008f40:	e005      	b.n	8008f4e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8008f42:	4b0b      	ldr	r3, [pc, #44]	@ (8008f70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008f44:	691b      	ldr	r3, [r3, #16]
 8008f46:	4a0a      	ldr	r2, [pc, #40]	@ (8008f70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008f48:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008f4c:	6113      	str	r3, [r2, #16]
 8008f4e:	4b08      	ldr	r3, [pc, #32]	@ (8008f70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008f50:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8008f52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f56:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008f5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008f5e:	4a04      	ldr	r2, [pc, #16]	@ (8008f70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008f60:	430b      	orrs	r3, r1
 8008f62:	6713      	str	r3, [r2, #112]	@ 0x70
 8008f64:	e00e      	b.n	8008f84 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008f66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008f6a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8008f6e:	e009      	b.n	8008f84 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8008f70:	58024400 	.word	0x58024400
 8008f74:	58024800 	.word	0x58024800
 8008f78:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008f80:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008f84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f8c:	f002 0301 	and.w	r3, r2, #1
 8008f90:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008f94:	2300      	movs	r3, #0
 8008f96:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008f9a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008f9e:	460b      	mov	r3, r1
 8008fa0:	4313      	orrs	r3, r2
 8008fa2:	f000 8089 	beq.w	80090b8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8008fa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008faa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008fac:	2b28      	cmp	r3, #40	@ 0x28
 8008fae:	d86b      	bhi.n	8009088 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8008fb0:	a201      	add	r2, pc, #4	@ (adr r2, 8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8008fb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fb6:	bf00      	nop
 8008fb8:	08009091 	.word	0x08009091
 8008fbc:	08009089 	.word	0x08009089
 8008fc0:	08009089 	.word	0x08009089
 8008fc4:	08009089 	.word	0x08009089
 8008fc8:	08009089 	.word	0x08009089
 8008fcc:	08009089 	.word	0x08009089
 8008fd0:	08009089 	.word	0x08009089
 8008fd4:	08009089 	.word	0x08009089
 8008fd8:	0800905d 	.word	0x0800905d
 8008fdc:	08009089 	.word	0x08009089
 8008fe0:	08009089 	.word	0x08009089
 8008fe4:	08009089 	.word	0x08009089
 8008fe8:	08009089 	.word	0x08009089
 8008fec:	08009089 	.word	0x08009089
 8008ff0:	08009089 	.word	0x08009089
 8008ff4:	08009089 	.word	0x08009089
 8008ff8:	08009073 	.word	0x08009073
 8008ffc:	08009089 	.word	0x08009089
 8009000:	08009089 	.word	0x08009089
 8009004:	08009089 	.word	0x08009089
 8009008:	08009089 	.word	0x08009089
 800900c:	08009089 	.word	0x08009089
 8009010:	08009089 	.word	0x08009089
 8009014:	08009089 	.word	0x08009089
 8009018:	08009091 	.word	0x08009091
 800901c:	08009089 	.word	0x08009089
 8009020:	08009089 	.word	0x08009089
 8009024:	08009089 	.word	0x08009089
 8009028:	08009089 	.word	0x08009089
 800902c:	08009089 	.word	0x08009089
 8009030:	08009089 	.word	0x08009089
 8009034:	08009089 	.word	0x08009089
 8009038:	08009091 	.word	0x08009091
 800903c:	08009089 	.word	0x08009089
 8009040:	08009089 	.word	0x08009089
 8009044:	08009089 	.word	0x08009089
 8009048:	08009089 	.word	0x08009089
 800904c:	08009089 	.word	0x08009089
 8009050:	08009089 	.word	0x08009089
 8009054:	08009089 	.word	0x08009089
 8009058:	08009091 	.word	0x08009091
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800905c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009060:	3308      	adds	r3, #8
 8009062:	2101      	movs	r1, #1
 8009064:	4618      	mov	r0, r3
 8009066:	f000 ffc3 	bl	8009ff0 <RCCEx_PLL2_Config>
 800906a:	4603      	mov	r3, r0
 800906c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009070:	e00f      	b.n	8009092 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009072:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009076:	3328      	adds	r3, #40	@ 0x28
 8009078:	2101      	movs	r1, #1
 800907a:	4618      	mov	r0, r3
 800907c:	f001 f86a 	bl	800a154 <RCCEx_PLL3_Config>
 8009080:	4603      	mov	r3, r0
 8009082:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009086:	e004      	b.n	8009092 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009088:	2301      	movs	r3, #1
 800908a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800908e:	e000      	b.n	8009092 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8009090:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009092:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009096:	2b00      	cmp	r3, #0
 8009098:	d10a      	bne.n	80090b0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800909a:	4bbf      	ldr	r3, [pc, #764]	@ (8009398 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800909c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800909e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80090a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80090a8:	4abb      	ldr	r2, [pc, #748]	@ (8009398 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80090aa:	430b      	orrs	r3, r1
 80090ac:	6553      	str	r3, [r2, #84]	@ 0x54
 80090ae:	e003      	b.n	80090b8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80090b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80090b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090c0:	f002 0302 	and.w	r3, r2, #2
 80090c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80090c8:	2300      	movs	r3, #0
 80090ca:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80090ce:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80090d2:	460b      	mov	r3, r1
 80090d4:	4313      	orrs	r3, r2
 80090d6:	d041      	beq.n	800915c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80090d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80090de:	2b05      	cmp	r3, #5
 80090e0:	d824      	bhi.n	800912c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80090e2:	a201      	add	r2, pc, #4	@ (adr r2, 80090e8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80090e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090e8:	08009135 	.word	0x08009135
 80090ec:	08009101 	.word	0x08009101
 80090f0:	08009117 	.word	0x08009117
 80090f4:	08009135 	.word	0x08009135
 80090f8:	08009135 	.word	0x08009135
 80090fc:	08009135 	.word	0x08009135
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009100:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009104:	3308      	adds	r3, #8
 8009106:	2101      	movs	r1, #1
 8009108:	4618      	mov	r0, r3
 800910a:	f000 ff71 	bl	8009ff0 <RCCEx_PLL2_Config>
 800910e:	4603      	mov	r3, r0
 8009110:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009114:	e00f      	b.n	8009136 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800911a:	3328      	adds	r3, #40	@ 0x28
 800911c:	2101      	movs	r1, #1
 800911e:	4618      	mov	r0, r3
 8009120:	f001 f818 	bl	800a154 <RCCEx_PLL3_Config>
 8009124:	4603      	mov	r3, r0
 8009126:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800912a:	e004      	b.n	8009136 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800912c:	2301      	movs	r3, #1
 800912e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009132:	e000      	b.n	8009136 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8009134:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009136:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800913a:	2b00      	cmp	r3, #0
 800913c:	d10a      	bne.n	8009154 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800913e:	4b96      	ldr	r3, [pc, #600]	@ (8009398 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009140:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009142:	f023 0107 	bic.w	r1, r3, #7
 8009146:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800914a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800914c:	4a92      	ldr	r2, [pc, #584]	@ (8009398 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800914e:	430b      	orrs	r3, r1
 8009150:	6553      	str	r3, [r2, #84]	@ 0x54
 8009152:	e003      	b.n	800915c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009154:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009158:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800915c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009164:	f002 0304 	and.w	r3, r2, #4
 8009168:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800916c:	2300      	movs	r3, #0
 800916e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009172:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8009176:	460b      	mov	r3, r1
 8009178:	4313      	orrs	r3, r2
 800917a:	d044      	beq.n	8009206 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800917c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009180:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009184:	2b05      	cmp	r3, #5
 8009186:	d825      	bhi.n	80091d4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8009188:	a201      	add	r2, pc, #4	@ (adr r2, 8009190 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800918a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800918e:	bf00      	nop
 8009190:	080091dd 	.word	0x080091dd
 8009194:	080091a9 	.word	0x080091a9
 8009198:	080091bf 	.word	0x080091bf
 800919c:	080091dd 	.word	0x080091dd
 80091a0:	080091dd 	.word	0x080091dd
 80091a4:	080091dd 	.word	0x080091dd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80091a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091ac:	3308      	adds	r3, #8
 80091ae:	2101      	movs	r1, #1
 80091b0:	4618      	mov	r0, r3
 80091b2:	f000 ff1d 	bl	8009ff0 <RCCEx_PLL2_Config>
 80091b6:	4603      	mov	r3, r0
 80091b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80091bc:	e00f      	b.n	80091de <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80091be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091c2:	3328      	adds	r3, #40	@ 0x28
 80091c4:	2101      	movs	r1, #1
 80091c6:	4618      	mov	r0, r3
 80091c8:	f000 ffc4 	bl	800a154 <RCCEx_PLL3_Config>
 80091cc:	4603      	mov	r3, r0
 80091ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80091d2:	e004      	b.n	80091de <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80091d4:	2301      	movs	r3, #1
 80091d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80091da:	e000      	b.n	80091de <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80091dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80091de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d10b      	bne.n	80091fe <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80091e6:	4b6c      	ldr	r3, [pc, #432]	@ (8009398 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80091e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091ea:	f023 0107 	bic.w	r1, r3, #7
 80091ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80091f6:	4a68      	ldr	r2, [pc, #416]	@ (8009398 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80091f8:	430b      	orrs	r3, r1
 80091fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80091fc:	e003      	b.n	8009206 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80091fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009202:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009206:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800920a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800920e:	f002 0320 	and.w	r3, r2, #32
 8009212:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009216:	2300      	movs	r3, #0
 8009218:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800921c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009220:	460b      	mov	r3, r1
 8009222:	4313      	orrs	r3, r2
 8009224:	d055      	beq.n	80092d2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8009226:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800922a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800922e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009232:	d033      	beq.n	800929c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8009234:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009238:	d82c      	bhi.n	8009294 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800923a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800923e:	d02f      	beq.n	80092a0 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8009240:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009244:	d826      	bhi.n	8009294 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009246:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800924a:	d02b      	beq.n	80092a4 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800924c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009250:	d820      	bhi.n	8009294 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009252:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009256:	d012      	beq.n	800927e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8009258:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800925c:	d81a      	bhi.n	8009294 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800925e:	2b00      	cmp	r3, #0
 8009260:	d022      	beq.n	80092a8 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8009262:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009266:	d115      	bne.n	8009294 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009268:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800926c:	3308      	adds	r3, #8
 800926e:	2100      	movs	r1, #0
 8009270:	4618      	mov	r0, r3
 8009272:	f000 febd 	bl	8009ff0 <RCCEx_PLL2_Config>
 8009276:	4603      	mov	r3, r0
 8009278:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800927c:	e015      	b.n	80092aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800927e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009282:	3328      	adds	r3, #40	@ 0x28
 8009284:	2102      	movs	r1, #2
 8009286:	4618      	mov	r0, r3
 8009288:	f000 ff64 	bl	800a154 <RCCEx_PLL3_Config>
 800928c:	4603      	mov	r3, r0
 800928e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009292:	e00a      	b.n	80092aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009294:	2301      	movs	r3, #1
 8009296:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800929a:	e006      	b.n	80092aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800929c:	bf00      	nop
 800929e:	e004      	b.n	80092aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80092a0:	bf00      	nop
 80092a2:	e002      	b.n	80092aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80092a4:	bf00      	nop
 80092a6:	e000      	b.n	80092aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80092a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80092aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d10b      	bne.n	80092ca <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80092b2:	4b39      	ldr	r3, [pc, #228]	@ (8009398 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80092b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092b6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80092ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092c2:	4a35      	ldr	r2, [pc, #212]	@ (8009398 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80092c4:	430b      	orrs	r3, r1
 80092c6:	6553      	str	r3, [r2, #84]	@ 0x54
 80092c8:	e003      	b.n	80092d2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80092ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80092ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80092d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092da:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80092de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80092e2:	2300      	movs	r3, #0
 80092e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80092e8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80092ec:	460b      	mov	r3, r1
 80092ee:	4313      	orrs	r3, r2
 80092f0:	d058      	beq.n	80093a4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80092f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80092fa:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80092fe:	d033      	beq.n	8009368 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8009300:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009304:	d82c      	bhi.n	8009360 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009306:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800930a:	d02f      	beq.n	800936c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800930c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009310:	d826      	bhi.n	8009360 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009312:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009316:	d02b      	beq.n	8009370 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8009318:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800931c:	d820      	bhi.n	8009360 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800931e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009322:	d012      	beq.n	800934a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8009324:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009328:	d81a      	bhi.n	8009360 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800932a:	2b00      	cmp	r3, #0
 800932c:	d022      	beq.n	8009374 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800932e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009332:	d115      	bne.n	8009360 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009334:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009338:	3308      	adds	r3, #8
 800933a:	2100      	movs	r1, #0
 800933c:	4618      	mov	r0, r3
 800933e:	f000 fe57 	bl	8009ff0 <RCCEx_PLL2_Config>
 8009342:	4603      	mov	r3, r0
 8009344:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009348:	e015      	b.n	8009376 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800934a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800934e:	3328      	adds	r3, #40	@ 0x28
 8009350:	2102      	movs	r1, #2
 8009352:	4618      	mov	r0, r3
 8009354:	f000 fefe 	bl	800a154 <RCCEx_PLL3_Config>
 8009358:	4603      	mov	r3, r0
 800935a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800935e:	e00a      	b.n	8009376 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009360:	2301      	movs	r3, #1
 8009362:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009366:	e006      	b.n	8009376 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009368:	bf00      	nop
 800936a:	e004      	b.n	8009376 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800936c:	bf00      	nop
 800936e:	e002      	b.n	8009376 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009370:	bf00      	nop
 8009372:	e000      	b.n	8009376 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009374:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009376:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800937a:	2b00      	cmp	r3, #0
 800937c:	d10e      	bne.n	800939c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800937e:	4b06      	ldr	r3, [pc, #24]	@ (8009398 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009380:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009382:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8009386:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800938a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800938e:	4a02      	ldr	r2, [pc, #8]	@ (8009398 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009390:	430b      	orrs	r3, r1
 8009392:	6593      	str	r3, [r2, #88]	@ 0x58
 8009394:	e006      	b.n	80093a4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8009396:	bf00      	nop
 8009398:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800939c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80093a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093ac:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80093b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80093b4:	2300      	movs	r3, #0
 80093b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80093ba:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80093be:	460b      	mov	r3, r1
 80093c0:	4313      	orrs	r3, r2
 80093c2:	d055      	beq.n	8009470 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80093c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093c8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80093cc:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80093d0:	d033      	beq.n	800943a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80093d2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80093d6:	d82c      	bhi.n	8009432 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80093d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80093dc:	d02f      	beq.n	800943e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80093de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80093e2:	d826      	bhi.n	8009432 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80093e4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80093e8:	d02b      	beq.n	8009442 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80093ea:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80093ee:	d820      	bhi.n	8009432 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80093f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80093f4:	d012      	beq.n	800941c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80093f6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80093fa:	d81a      	bhi.n	8009432 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d022      	beq.n	8009446 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8009400:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009404:	d115      	bne.n	8009432 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009406:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800940a:	3308      	adds	r3, #8
 800940c:	2100      	movs	r1, #0
 800940e:	4618      	mov	r0, r3
 8009410:	f000 fdee 	bl	8009ff0 <RCCEx_PLL2_Config>
 8009414:	4603      	mov	r3, r0
 8009416:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800941a:	e015      	b.n	8009448 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800941c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009420:	3328      	adds	r3, #40	@ 0x28
 8009422:	2102      	movs	r1, #2
 8009424:	4618      	mov	r0, r3
 8009426:	f000 fe95 	bl	800a154 <RCCEx_PLL3_Config>
 800942a:	4603      	mov	r3, r0
 800942c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009430:	e00a      	b.n	8009448 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009432:	2301      	movs	r3, #1
 8009434:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009438:	e006      	b.n	8009448 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800943a:	bf00      	nop
 800943c:	e004      	b.n	8009448 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800943e:	bf00      	nop
 8009440:	e002      	b.n	8009448 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009442:	bf00      	nop
 8009444:	e000      	b.n	8009448 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009446:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009448:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800944c:	2b00      	cmp	r3, #0
 800944e:	d10b      	bne.n	8009468 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009450:	4ba1      	ldr	r3, [pc, #644]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009452:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009454:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8009458:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800945c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009460:	4a9d      	ldr	r2, [pc, #628]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009462:	430b      	orrs	r3, r1
 8009464:	6593      	str	r3, [r2, #88]	@ 0x58
 8009466:	e003      	b.n	8009470 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009468:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800946c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8009470:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009478:	f002 0308 	and.w	r3, r2, #8
 800947c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009480:	2300      	movs	r3, #0
 8009482:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009486:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800948a:	460b      	mov	r3, r1
 800948c:	4313      	orrs	r3, r2
 800948e:	d01e      	beq.n	80094ce <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8009490:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009494:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009498:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800949c:	d10c      	bne.n	80094b8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800949e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094a2:	3328      	adds	r3, #40	@ 0x28
 80094a4:	2102      	movs	r1, #2
 80094a6:	4618      	mov	r0, r3
 80094a8:	f000 fe54 	bl	800a154 <RCCEx_PLL3_Config>
 80094ac:	4603      	mov	r3, r0
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d002      	beq.n	80094b8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80094b2:	2301      	movs	r3, #1
 80094b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80094b8:	4b87      	ldr	r3, [pc, #540]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80094ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094bc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80094c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80094c8:	4a83      	ldr	r2, [pc, #524]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80094ca:	430b      	orrs	r3, r1
 80094cc:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80094ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094d6:	f002 0310 	and.w	r3, r2, #16
 80094da:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80094de:	2300      	movs	r3, #0
 80094e0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80094e4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80094e8:	460b      	mov	r3, r1
 80094ea:	4313      	orrs	r3, r2
 80094ec:	d01e      	beq.n	800952c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80094ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80094f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80094fa:	d10c      	bne.n	8009516 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80094fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009500:	3328      	adds	r3, #40	@ 0x28
 8009502:	2102      	movs	r1, #2
 8009504:	4618      	mov	r0, r3
 8009506:	f000 fe25 	bl	800a154 <RCCEx_PLL3_Config>
 800950a:	4603      	mov	r3, r0
 800950c:	2b00      	cmp	r3, #0
 800950e:	d002      	beq.n	8009516 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8009510:	2301      	movs	r3, #1
 8009512:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009516:	4b70      	ldr	r3, [pc, #448]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009518:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800951a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800951e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009522:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009526:	4a6c      	ldr	r2, [pc, #432]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009528:	430b      	orrs	r3, r1
 800952a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800952c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009534:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8009538:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800953c:	2300      	movs	r3, #0
 800953e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009542:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8009546:	460b      	mov	r3, r1
 8009548:	4313      	orrs	r3, r2
 800954a:	d03e      	beq.n	80095ca <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800954c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009550:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009554:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009558:	d022      	beq.n	80095a0 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800955a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800955e:	d81b      	bhi.n	8009598 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8009560:	2b00      	cmp	r3, #0
 8009562:	d003      	beq.n	800956c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8009564:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009568:	d00b      	beq.n	8009582 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800956a:	e015      	b.n	8009598 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800956c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009570:	3308      	adds	r3, #8
 8009572:	2100      	movs	r1, #0
 8009574:	4618      	mov	r0, r3
 8009576:	f000 fd3b 	bl	8009ff0 <RCCEx_PLL2_Config>
 800957a:	4603      	mov	r3, r0
 800957c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009580:	e00f      	b.n	80095a2 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009582:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009586:	3328      	adds	r3, #40	@ 0x28
 8009588:	2102      	movs	r1, #2
 800958a:	4618      	mov	r0, r3
 800958c:	f000 fde2 	bl	800a154 <RCCEx_PLL3_Config>
 8009590:	4603      	mov	r3, r0
 8009592:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009596:	e004      	b.n	80095a2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009598:	2301      	movs	r3, #1
 800959a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800959e:	e000      	b.n	80095a2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80095a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80095a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d10b      	bne.n	80095c2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80095aa:	4b4b      	ldr	r3, [pc, #300]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80095ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095ae:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80095b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095b6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80095ba:	4a47      	ldr	r2, [pc, #284]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80095bc:	430b      	orrs	r3, r1
 80095be:	6593      	str	r3, [r2, #88]	@ 0x58
 80095c0:	e003      	b.n	80095ca <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80095c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80095c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80095ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095d2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80095d6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80095d8:	2300      	movs	r3, #0
 80095da:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80095dc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80095e0:	460b      	mov	r3, r1
 80095e2:	4313      	orrs	r3, r2
 80095e4:	d03b      	beq.n	800965e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80095e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095ee:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80095f2:	d01f      	beq.n	8009634 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80095f4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80095f8:	d818      	bhi.n	800962c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80095fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80095fe:	d003      	beq.n	8009608 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8009600:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009604:	d007      	beq.n	8009616 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8009606:	e011      	b.n	800962c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009608:	4b33      	ldr	r3, [pc, #204]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800960a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800960c:	4a32      	ldr	r2, [pc, #200]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800960e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009612:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8009614:	e00f      	b.n	8009636 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009616:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800961a:	3328      	adds	r3, #40	@ 0x28
 800961c:	2101      	movs	r1, #1
 800961e:	4618      	mov	r0, r3
 8009620:	f000 fd98 	bl	800a154 <RCCEx_PLL3_Config>
 8009624:	4603      	mov	r3, r0
 8009626:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800962a:	e004      	b.n	8009636 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800962c:	2301      	movs	r3, #1
 800962e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009632:	e000      	b.n	8009636 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8009634:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009636:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800963a:	2b00      	cmp	r3, #0
 800963c:	d10b      	bne.n	8009656 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800963e:	4b26      	ldr	r3, [pc, #152]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009640:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009642:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009646:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800964a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800964e:	4a22      	ldr	r2, [pc, #136]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009650:	430b      	orrs	r3, r1
 8009652:	6553      	str	r3, [r2, #84]	@ 0x54
 8009654:	e003      	b.n	800965e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009656:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800965a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800965e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009666:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800966a:	673b      	str	r3, [r7, #112]	@ 0x70
 800966c:	2300      	movs	r3, #0
 800966e:	677b      	str	r3, [r7, #116]	@ 0x74
 8009670:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8009674:	460b      	mov	r3, r1
 8009676:	4313      	orrs	r3, r2
 8009678:	d034      	beq.n	80096e4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800967a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800967e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009680:	2b00      	cmp	r3, #0
 8009682:	d003      	beq.n	800968c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8009684:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009688:	d007      	beq.n	800969a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800968a:	e011      	b.n	80096b0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800968c:	4b12      	ldr	r3, [pc, #72]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800968e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009690:	4a11      	ldr	r2, [pc, #68]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009692:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009696:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009698:	e00e      	b.n	80096b8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800969a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800969e:	3308      	adds	r3, #8
 80096a0:	2102      	movs	r1, #2
 80096a2:	4618      	mov	r0, r3
 80096a4:	f000 fca4 	bl	8009ff0 <RCCEx_PLL2_Config>
 80096a8:	4603      	mov	r3, r0
 80096aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80096ae:	e003      	b.n	80096b8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80096b0:	2301      	movs	r3, #1
 80096b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80096b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80096b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d10d      	bne.n	80096dc <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80096c0:	4b05      	ldr	r3, [pc, #20]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80096c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096c4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80096c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096ce:	4a02      	ldr	r2, [pc, #8]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80096d0:	430b      	orrs	r3, r1
 80096d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80096d4:	e006      	b.n	80096e4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80096d6:	bf00      	nop
 80096d8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80096dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80096e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80096e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096ec:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80096f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80096f2:	2300      	movs	r3, #0
 80096f4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80096f6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80096fa:	460b      	mov	r3, r1
 80096fc:	4313      	orrs	r3, r2
 80096fe:	d00c      	beq.n	800971a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009700:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009704:	3328      	adds	r3, #40	@ 0x28
 8009706:	2102      	movs	r1, #2
 8009708:	4618      	mov	r0, r3
 800970a:	f000 fd23 	bl	800a154 <RCCEx_PLL3_Config>
 800970e:	4603      	mov	r3, r0
 8009710:	2b00      	cmp	r3, #0
 8009712:	d002      	beq.n	800971a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8009714:	2301      	movs	r3, #1
 8009716:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800971a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800971e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009722:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8009726:	663b      	str	r3, [r7, #96]	@ 0x60
 8009728:	2300      	movs	r3, #0
 800972a:	667b      	str	r3, [r7, #100]	@ 0x64
 800972c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8009730:	460b      	mov	r3, r1
 8009732:	4313      	orrs	r3, r2
 8009734:	d038      	beq.n	80097a8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8009736:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800973a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800973e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009742:	d018      	beq.n	8009776 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8009744:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009748:	d811      	bhi.n	800976e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800974a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800974e:	d014      	beq.n	800977a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8009750:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009754:	d80b      	bhi.n	800976e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8009756:	2b00      	cmp	r3, #0
 8009758:	d011      	beq.n	800977e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800975a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800975e:	d106      	bne.n	800976e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009760:	4bc3      	ldr	r3, [pc, #780]	@ (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009764:	4ac2      	ldr	r2, [pc, #776]	@ (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009766:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800976a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800976c:	e008      	b.n	8009780 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800976e:	2301      	movs	r3, #1
 8009770:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009774:	e004      	b.n	8009780 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8009776:	bf00      	nop
 8009778:	e002      	b.n	8009780 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800977a:	bf00      	nop
 800977c:	e000      	b.n	8009780 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800977e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009780:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009784:	2b00      	cmp	r3, #0
 8009786:	d10b      	bne.n	80097a0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009788:	4bb9      	ldr	r3, [pc, #740]	@ (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800978a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800978c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009790:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009794:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009798:	4ab5      	ldr	r2, [pc, #724]	@ (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800979a:	430b      	orrs	r3, r1
 800979c:	6553      	str	r3, [r2, #84]	@ 0x54
 800979e:	e003      	b.n	80097a8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80097a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80097a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80097a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097b0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80097b4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80097b6:	2300      	movs	r3, #0
 80097b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80097ba:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80097be:	460b      	mov	r3, r1
 80097c0:	4313      	orrs	r3, r2
 80097c2:	d009      	beq.n	80097d8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80097c4:	4baa      	ldr	r3, [pc, #680]	@ (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80097c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80097c8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80097cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80097d2:	4aa7      	ldr	r2, [pc, #668]	@ (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80097d4:	430b      	orrs	r3, r1
 80097d6:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80097d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097e0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80097e4:	653b      	str	r3, [r7, #80]	@ 0x50
 80097e6:	2300      	movs	r3, #0
 80097e8:	657b      	str	r3, [r7, #84]	@ 0x54
 80097ea:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80097ee:	460b      	mov	r3, r1
 80097f0:	4313      	orrs	r3, r2
 80097f2:	d00a      	beq.n	800980a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80097f4:	4b9e      	ldr	r3, [pc, #632]	@ (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80097f6:	691b      	ldr	r3, [r3, #16]
 80097f8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80097fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009800:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8009804:	4a9a      	ldr	r2, [pc, #616]	@ (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009806:	430b      	orrs	r3, r1
 8009808:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800980a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800980e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009812:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8009816:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009818:	2300      	movs	r3, #0
 800981a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800981c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8009820:	460b      	mov	r3, r1
 8009822:	4313      	orrs	r3, r2
 8009824:	d009      	beq.n	800983a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009826:	4b92      	ldr	r3, [pc, #584]	@ (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009828:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800982a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800982e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009832:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009834:	4a8e      	ldr	r2, [pc, #568]	@ (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009836:	430b      	orrs	r3, r1
 8009838:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800983a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800983e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009842:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8009846:	643b      	str	r3, [r7, #64]	@ 0x40
 8009848:	2300      	movs	r3, #0
 800984a:	647b      	str	r3, [r7, #68]	@ 0x44
 800984c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8009850:	460b      	mov	r3, r1
 8009852:	4313      	orrs	r3, r2
 8009854:	d00e      	beq.n	8009874 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009856:	4b86      	ldr	r3, [pc, #536]	@ (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009858:	691b      	ldr	r3, [r3, #16]
 800985a:	4a85      	ldr	r2, [pc, #532]	@ (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800985c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009860:	6113      	str	r3, [r2, #16]
 8009862:	4b83      	ldr	r3, [pc, #524]	@ (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009864:	6919      	ldr	r1, [r3, #16]
 8009866:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800986a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800986e:	4a80      	ldr	r2, [pc, #512]	@ (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009870:	430b      	orrs	r3, r1
 8009872:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8009874:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800987c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8009880:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009882:	2300      	movs	r3, #0
 8009884:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009886:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800988a:	460b      	mov	r3, r1
 800988c:	4313      	orrs	r3, r2
 800988e:	d009      	beq.n	80098a4 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8009890:	4b77      	ldr	r3, [pc, #476]	@ (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009892:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009894:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009898:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800989c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800989e:	4a74      	ldr	r2, [pc, #464]	@ (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80098a0:	430b      	orrs	r3, r1
 80098a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80098a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098ac:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80098b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80098b2:	2300      	movs	r3, #0
 80098b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80098b6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80098ba:	460b      	mov	r3, r1
 80098bc:	4313      	orrs	r3, r2
 80098be:	d00a      	beq.n	80098d6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80098c0:	4b6b      	ldr	r3, [pc, #428]	@ (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80098c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098c4:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80098c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80098d0:	4a67      	ldr	r2, [pc, #412]	@ (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80098d2:	430b      	orrs	r3, r1
 80098d4:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80098d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098de:	2100      	movs	r1, #0
 80098e0:	62b9      	str	r1, [r7, #40]	@ 0x28
 80098e2:	f003 0301 	and.w	r3, r3, #1
 80098e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80098e8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80098ec:	460b      	mov	r3, r1
 80098ee:	4313      	orrs	r3, r2
 80098f0:	d011      	beq.n	8009916 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80098f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098f6:	3308      	adds	r3, #8
 80098f8:	2100      	movs	r1, #0
 80098fa:	4618      	mov	r0, r3
 80098fc:	f000 fb78 	bl	8009ff0 <RCCEx_PLL2_Config>
 8009900:	4603      	mov	r3, r0
 8009902:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009906:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800990a:	2b00      	cmp	r3, #0
 800990c:	d003      	beq.n	8009916 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800990e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009912:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8009916:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800991a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800991e:	2100      	movs	r1, #0
 8009920:	6239      	str	r1, [r7, #32]
 8009922:	f003 0302 	and.w	r3, r3, #2
 8009926:	627b      	str	r3, [r7, #36]	@ 0x24
 8009928:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800992c:	460b      	mov	r3, r1
 800992e:	4313      	orrs	r3, r2
 8009930:	d011      	beq.n	8009956 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009932:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009936:	3308      	adds	r3, #8
 8009938:	2101      	movs	r1, #1
 800993a:	4618      	mov	r0, r3
 800993c:	f000 fb58 	bl	8009ff0 <RCCEx_PLL2_Config>
 8009940:	4603      	mov	r3, r0
 8009942:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009946:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800994a:	2b00      	cmp	r3, #0
 800994c:	d003      	beq.n	8009956 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800994e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009952:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8009956:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800995a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800995e:	2100      	movs	r1, #0
 8009960:	61b9      	str	r1, [r7, #24]
 8009962:	f003 0304 	and.w	r3, r3, #4
 8009966:	61fb      	str	r3, [r7, #28]
 8009968:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800996c:	460b      	mov	r3, r1
 800996e:	4313      	orrs	r3, r2
 8009970:	d011      	beq.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009972:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009976:	3308      	adds	r3, #8
 8009978:	2102      	movs	r1, #2
 800997a:	4618      	mov	r0, r3
 800997c:	f000 fb38 	bl	8009ff0 <RCCEx_PLL2_Config>
 8009980:	4603      	mov	r3, r0
 8009982:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009986:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800998a:	2b00      	cmp	r3, #0
 800998c:	d003      	beq.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800998e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009992:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8009996:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800999a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800999e:	2100      	movs	r1, #0
 80099a0:	6139      	str	r1, [r7, #16]
 80099a2:	f003 0308 	and.w	r3, r3, #8
 80099a6:	617b      	str	r3, [r7, #20]
 80099a8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80099ac:	460b      	mov	r3, r1
 80099ae:	4313      	orrs	r3, r2
 80099b0:	d011      	beq.n	80099d6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80099b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099b6:	3328      	adds	r3, #40	@ 0x28
 80099b8:	2100      	movs	r1, #0
 80099ba:	4618      	mov	r0, r3
 80099bc:	f000 fbca 	bl	800a154 <RCCEx_PLL3_Config>
 80099c0:	4603      	mov	r3, r0
 80099c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80099c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d003      	beq.n	80099d6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80099ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80099d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80099d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099de:	2100      	movs	r1, #0
 80099e0:	60b9      	str	r1, [r7, #8]
 80099e2:	f003 0310 	and.w	r3, r3, #16
 80099e6:	60fb      	str	r3, [r7, #12]
 80099e8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80099ec:	460b      	mov	r3, r1
 80099ee:	4313      	orrs	r3, r2
 80099f0:	d011      	beq.n	8009a16 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80099f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099f6:	3328      	adds	r3, #40	@ 0x28
 80099f8:	2101      	movs	r1, #1
 80099fa:	4618      	mov	r0, r3
 80099fc:	f000 fbaa 	bl	800a154 <RCCEx_PLL3_Config>
 8009a00:	4603      	mov	r3, r0
 8009a02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009a06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d003      	beq.n	8009a16 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8009a16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a1e:	2100      	movs	r1, #0
 8009a20:	6039      	str	r1, [r7, #0]
 8009a22:	f003 0320 	and.w	r3, r3, #32
 8009a26:	607b      	str	r3, [r7, #4]
 8009a28:	e9d7 1200 	ldrd	r1, r2, [r7]
 8009a2c:	460b      	mov	r3, r1
 8009a2e:	4313      	orrs	r3, r2
 8009a30:	d011      	beq.n	8009a56 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009a32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a36:	3328      	adds	r3, #40	@ 0x28
 8009a38:	2102      	movs	r1, #2
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	f000 fb8a 	bl	800a154 <RCCEx_PLL3_Config>
 8009a40:	4603      	mov	r3, r0
 8009a42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009a46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d003      	beq.n	8009a56 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8009a56:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d101      	bne.n	8009a62 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8009a5e:	2300      	movs	r3, #0
 8009a60:	e000      	b.n	8009a64 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8009a62:	2301      	movs	r3, #1
}
 8009a64:	4618      	mov	r0, r3
 8009a66:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8009a6a:	46bd      	mov	sp, r7
 8009a6c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009a70:	58024400 	.word	0x58024400

08009a74 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8009a78:	f7fe fd96 	bl	80085a8 <HAL_RCC_GetHCLKFreq>
 8009a7c:	4602      	mov	r2, r0
 8009a7e:	4b06      	ldr	r3, [pc, #24]	@ (8009a98 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8009a80:	6a1b      	ldr	r3, [r3, #32]
 8009a82:	091b      	lsrs	r3, r3, #4
 8009a84:	f003 0307 	and.w	r3, r3, #7
 8009a88:	4904      	ldr	r1, [pc, #16]	@ (8009a9c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8009a8a:	5ccb      	ldrb	r3, [r1, r3]
 8009a8c:	f003 031f 	and.w	r3, r3, #31
 8009a90:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8009a94:	4618      	mov	r0, r3
 8009a96:	bd80      	pop	{r7, pc}
 8009a98:	58024400 	.word	0x58024400
 8009a9c:	0800e004 	.word	0x0800e004

08009aa0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8009aa0:	b480      	push	{r7}
 8009aa2:	b089      	sub	sp, #36	@ 0x24
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009aa8:	4ba1      	ldr	r3, [pc, #644]	@ (8009d30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009aaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009aac:	f003 0303 	and.w	r3, r3, #3
 8009ab0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8009ab2:	4b9f      	ldr	r3, [pc, #636]	@ (8009d30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ab6:	0b1b      	lsrs	r3, r3, #12
 8009ab8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009abc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8009abe:	4b9c      	ldr	r3, [pc, #624]	@ (8009d30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009ac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ac2:	091b      	lsrs	r3, r3, #4
 8009ac4:	f003 0301 	and.w	r3, r3, #1
 8009ac8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8009aca:	4b99      	ldr	r3, [pc, #612]	@ (8009d30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009acc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ace:	08db      	lsrs	r3, r3, #3
 8009ad0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009ad4:	693a      	ldr	r2, [r7, #16]
 8009ad6:	fb02 f303 	mul.w	r3, r2, r3
 8009ada:	ee07 3a90 	vmov	s15, r3
 8009ade:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ae2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8009ae6:	697b      	ldr	r3, [r7, #20]
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	f000 8111 	beq.w	8009d10 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8009aee:	69bb      	ldr	r3, [r7, #24]
 8009af0:	2b02      	cmp	r3, #2
 8009af2:	f000 8083 	beq.w	8009bfc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8009af6:	69bb      	ldr	r3, [r7, #24]
 8009af8:	2b02      	cmp	r3, #2
 8009afa:	f200 80a1 	bhi.w	8009c40 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8009afe:	69bb      	ldr	r3, [r7, #24]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d003      	beq.n	8009b0c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8009b04:	69bb      	ldr	r3, [r7, #24]
 8009b06:	2b01      	cmp	r3, #1
 8009b08:	d056      	beq.n	8009bb8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8009b0a:	e099      	b.n	8009c40 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009b0c:	4b88      	ldr	r3, [pc, #544]	@ (8009d30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	f003 0320 	and.w	r3, r3, #32
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d02d      	beq.n	8009b74 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009b18:	4b85      	ldr	r3, [pc, #532]	@ (8009d30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	08db      	lsrs	r3, r3, #3
 8009b1e:	f003 0303 	and.w	r3, r3, #3
 8009b22:	4a84      	ldr	r2, [pc, #528]	@ (8009d34 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8009b24:	fa22 f303 	lsr.w	r3, r2, r3
 8009b28:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009b2a:	68bb      	ldr	r3, [r7, #8]
 8009b2c:	ee07 3a90 	vmov	s15, r3
 8009b30:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009b34:	697b      	ldr	r3, [r7, #20]
 8009b36:	ee07 3a90 	vmov	s15, r3
 8009b3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009b42:	4b7b      	ldr	r3, [pc, #492]	@ (8009d30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009b44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b4a:	ee07 3a90 	vmov	s15, r3
 8009b4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009b52:	ed97 6a03 	vldr	s12, [r7, #12]
 8009b56:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009d38 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009b5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009b5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009b62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009b66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009b6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b6e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009b72:	e087      	b.n	8009c84 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009b74:	697b      	ldr	r3, [r7, #20]
 8009b76:	ee07 3a90 	vmov	s15, r3
 8009b7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b7e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009d3c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8009b82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009b86:	4b6a      	ldr	r3, [pc, #424]	@ (8009d30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009b88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b8e:	ee07 3a90 	vmov	s15, r3
 8009b92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009b96:	ed97 6a03 	vldr	s12, [r7, #12]
 8009b9a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009d38 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009b9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009ba2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009ba6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009baa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009bae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009bb2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009bb6:	e065      	b.n	8009c84 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009bb8:	697b      	ldr	r3, [r7, #20]
 8009bba:	ee07 3a90 	vmov	s15, r3
 8009bbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009bc2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009d40 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009bc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009bca:	4b59      	ldr	r3, [pc, #356]	@ (8009d30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009bcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009bd2:	ee07 3a90 	vmov	s15, r3
 8009bd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009bda:	ed97 6a03 	vldr	s12, [r7, #12]
 8009bde:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009d38 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009be2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009be6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009bea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009bee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009bf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009bf6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009bfa:	e043      	b.n	8009c84 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009bfc:	697b      	ldr	r3, [r7, #20]
 8009bfe:	ee07 3a90 	vmov	s15, r3
 8009c02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c06:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009d44 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8009c0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009c0e:	4b48      	ldr	r3, [pc, #288]	@ (8009d30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009c10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c16:	ee07 3a90 	vmov	s15, r3
 8009c1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009c1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009c22:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009d38 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009c26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009c2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009c2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009c32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009c36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009c3e:	e021      	b.n	8009c84 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009c40:	697b      	ldr	r3, [r7, #20]
 8009c42:	ee07 3a90 	vmov	s15, r3
 8009c46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c4a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009d40 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009c4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009c52:	4b37      	ldr	r3, [pc, #220]	@ (8009d30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009c54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c5a:	ee07 3a90 	vmov	s15, r3
 8009c5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009c62:	ed97 6a03 	vldr	s12, [r7, #12]
 8009c66:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009d38 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009c6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009c6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009c72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009c76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009c7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009c82:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8009c84:	4b2a      	ldr	r3, [pc, #168]	@ (8009d30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009c86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c88:	0a5b      	lsrs	r3, r3, #9
 8009c8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c8e:	ee07 3a90 	vmov	s15, r3
 8009c92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c96:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009c9a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009c9e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009ca2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009ca6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009caa:	ee17 2a90 	vmov	r2, s15
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8009cb2:	4b1f      	ldr	r3, [pc, #124]	@ (8009d30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009cb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cb6:	0c1b      	lsrs	r3, r3, #16
 8009cb8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009cbc:	ee07 3a90 	vmov	s15, r3
 8009cc0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009cc4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009cc8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009ccc:	edd7 6a07 	vldr	s13, [r7, #28]
 8009cd0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009cd4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009cd8:	ee17 2a90 	vmov	r2, s15
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8009ce0:	4b13      	ldr	r3, [pc, #76]	@ (8009d30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009ce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ce4:	0e1b      	lsrs	r3, r3, #24
 8009ce6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009cea:	ee07 3a90 	vmov	s15, r3
 8009cee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009cf2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009cf6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009cfa:	edd7 6a07 	vldr	s13, [r7, #28]
 8009cfe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009d02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009d06:	ee17 2a90 	vmov	r2, s15
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8009d0e:	e008      	b.n	8009d22 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	2200      	movs	r2, #0
 8009d14:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	2200      	movs	r2, #0
 8009d1a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2200      	movs	r2, #0
 8009d20:	609a      	str	r2, [r3, #8]
}
 8009d22:	bf00      	nop
 8009d24:	3724      	adds	r7, #36	@ 0x24
 8009d26:	46bd      	mov	sp, r7
 8009d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d2c:	4770      	bx	lr
 8009d2e:	bf00      	nop
 8009d30:	58024400 	.word	0x58024400
 8009d34:	03d09000 	.word	0x03d09000
 8009d38:	46000000 	.word	0x46000000
 8009d3c:	4c742400 	.word	0x4c742400
 8009d40:	4a742400 	.word	0x4a742400
 8009d44:	4bbebc20 	.word	0x4bbebc20

08009d48 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8009d48:	b480      	push	{r7}
 8009d4a:	b089      	sub	sp, #36	@ 0x24
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009d50:	4ba1      	ldr	r3, [pc, #644]	@ (8009fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d54:	f003 0303 	and.w	r3, r3, #3
 8009d58:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8009d5a:	4b9f      	ldr	r3, [pc, #636]	@ (8009fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d5e:	0d1b      	lsrs	r3, r3, #20
 8009d60:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009d64:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009d66:	4b9c      	ldr	r3, [pc, #624]	@ (8009fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d6a:	0a1b      	lsrs	r3, r3, #8
 8009d6c:	f003 0301 	and.w	r3, r3, #1
 8009d70:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8009d72:	4b99      	ldr	r3, [pc, #612]	@ (8009fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d76:	08db      	lsrs	r3, r3, #3
 8009d78:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009d7c:	693a      	ldr	r2, [r7, #16]
 8009d7e:	fb02 f303 	mul.w	r3, r2, r3
 8009d82:	ee07 3a90 	vmov	s15, r3
 8009d86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d8a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8009d8e:	697b      	ldr	r3, [r7, #20]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	f000 8111 	beq.w	8009fb8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8009d96:	69bb      	ldr	r3, [r7, #24]
 8009d98:	2b02      	cmp	r3, #2
 8009d9a:	f000 8083 	beq.w	8009ea4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8009d9e:	69bb      	ldr	r3, [r7, #24]
 8009da0:	2b02      	cmp	r3, #2
 8009da2:	f200 80a1 	bhi.w	8009ee8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8009da6:	69bb      	ldr	r3, [r7, #24]
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d003      	beq.n	8009db4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009dac:	69bb      	ldr	r3, [r7, #24]
 8009dae:	2b01      	cmp	r3, #1
 8009db0:	d056      	beq.n	8009e60 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8009db2:	e099      	b.n	8009ee8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009db4:	4b88      	ldr	r3, [pc, #544]	@ (8009fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	f003 0320 	and.w	r3, r3, #32
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d02d      	beq.n	8009e1c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009dc0:	4b85      	ldr	r3, [pc, #532]	@ (8009fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	08db      	lsrs	r3, r3, #3
 8009dc6:	f003 0303 	and.w	r3, r3, #3
 8009dca:	4a84      	ldr	r2, [pc, #528]	@ (8009fdc <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009dcc:	fa22 f303 	lsr.w	r3, r2, r3
 8009dd0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009dd2:	68bb      	ldr	r3, [r7, #8]
 8009dd4:	ee07 3a90 	vmov	s15, r3
 8009dd8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ddc:	697b      	ldr	r3, [r7, #20]
 8009dde:	ee07 3a90 	vmov	s15, r3
 8009de2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009de6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009dea:	4b7b      	ldr	r3, [pc, #492]	@ (8009fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009df2:	ee07 3a90 	vmov	s15, r3
 8009df6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009dfa:	ed97 6a03 	vldr	s12, [r7, #12]
 8009dfe:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009e02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009e0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009e12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e16:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009e1a:	e087      	b.n	8009f2c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009e1c:	697b      	ldr	r3, [r7, #20]
 8009e1e:	ee07 3a90 	vmov	s15, r3
 8009e22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e26:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009fe4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8009e2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e2e:	4b6a      	ldr	r3, [pc, #424]	@ (8009fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e36:	ee07 3a90 	vmov	s15, r3
 8009e3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e3e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e42:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009e46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009e52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009e56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e5a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009e5e:	e065      	b.n	8009f2c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009e60:	697b      	ldr	r3, [r7, #20]
 8009e62:	ee07 3a90 	vmov	s15, r3
 8009e66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e6a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009e6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e72:	4b59      	ldr	r3, [pc, #356]	@ (8009fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e7a:	ee07 3a90 	vmov	s15, r3
 8009e7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e82:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e86:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009e8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009e96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009e9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e9e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009ea2:	e043      	b.n	8009f2c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009ea4:	697b      	ldr	r3, [r7, #20]
 8009ea6:	ee07 3a90 	vmov	s15, r3
 8009eaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009eae:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009fec <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8009eb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009eb6:	4b48      	ldr	r3, [pc, #288]	@ (8009fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009eba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ebe:	ee07 3a90 	vmov	s15, r3
 8009ec2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ec6:	ed97 6a03 	vldr	s12, [r7, #12]
 8009eca:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009ece:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009ed2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009ed6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009eda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009ede:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ee2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009ee6:	e021      	b.n	8009f2c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009ee8:	697b      	ldr	r3, [r7, #20]
 8009eea:	ee07 3a90 	vmov	s15, r3
 8009eee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ef2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009ef6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009efa:	4b37      	ldr	r3, [pc, #220]	@ (8009fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009efe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f02:	ee07 3a90 	vmov	s15, r3
 8009f06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009f0a:	ed97 6a03 	vldr	s12, [r7, #12]
 8009f0e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009f12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009f16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009f1a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009f1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009f22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f26:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009f2a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8009f2c:	4b2a      	ldr	r3, [pc, #168]	@ (8009fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f30:	0a5b      	lsrs	r3, r3, #9
 8009f32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009f36:	ee07 3a90 	vmov	s15, r3
 8009f3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f3e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009f42:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009f46:	edd7 6a07 	vldr	s13, [r7, #28]
 8009f4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009f4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009f52:	ee17 2a90 	vmov	r2, s15
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8009f5a:	4b1f      	ldr	r3, [pc, #124]	@ (8009fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f5e:	0c1b      	lsrs	r3, r3, #16
 8009f60:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009f64:	ee07 3a90 	vmov	s15, r3
 8009f68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f6c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009f70:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009f74:	edd7 6a07 	vldr	s13, [r7, #28]
 8009f78:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009f7c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009f80:	ee17 2a90 	vmov	r2, s15
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8009f88:	4b13      	ldr	r3, [pc, #76]	@ (8009fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f8c:	0e1b      	lsrs	r3, r3, #24
 8009f8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009f92:	ee07 3a90 	vmov	s15, r3
 8009f96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f9a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009f9e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009fa2:	edd7 6a07 	vldr	s13, [r7, #28]
 8009fa6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009faa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009fae:	ee17 2a90 	vmov	r2, s15
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8009fb6:	e008      	b.n	8009fca <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	2200      	movs	r2, #0
 8009fbc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	2200      	movs	r2, #0
 8009fc2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	2200      	movs	r2, #0
 8009fc8:	609a      	str	r2, [r3, #8]
}
 8009fca:	bf00      	nop
 8009fcc:	3724      	adds	r7, #36	@ 0x24
 8009fce:	46bd      	mov	sp, r7
 8009fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd4:	4770      	bx	lr
 8009fd6:	bf00      	nop
 8009fd8:	58024400 	.word	0x58024400
 8009fdc:	03d09000 	.word	0x03d09000
 8009fe0:	46000000 	.word	0x46000000
 8009fe4:	4c742400 	.word	0x4c742400
 8009fe8:	4a742400 	.word	0x4a742400
 8009fec:	4bbebc20 	.word	0x4bbebc20

08009ff0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	b084      	sub	sp, #16
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
 8009ff8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009ffe:	4b53      	ldr	r3, [pc, #332]	@ (800a14c <RCCEx_PLL2_Config+0x15c>)
 800a000:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a002:	f003 0303 	and.w	r3, r3, #3
 800a006:	2b03      	cmp	r3, #3
 800a008:	d101      	bne.n	800a00e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800a00a:	2301      	movs	r3, #1
 800a00c:	e099      	b.n	800a142 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800a00e:	4b4f      	ldr	r3, [pc, #316]	@ (800a14c <RCCEx_PLL2_Config+0x15c>)
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	4a4e      	ldr	r2, [pc, #312]	@ (800a14c <RCCEx_PLL2_Config+0x15c>)
 800a014:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a018:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a01a:	f7f9 fd8f 	bl	8003b3c <HAL_GetTick>
 800a01e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a020:	e008      	b.n	800a034 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a022:	f7f9 fd8b 	bl	8003b3c <HAL_GetTick>
 800a026:	4602      	mov	r2, r0
 800a028:	68bb      	ldr	r3, [r7, #8]
 800a02a:	1ad3      	subs	r3, r2, r3
 800a02c:	2b02      	cmp	r3, #2
 800a02e:	d901      	bls.n	800a034 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a030:	2303      	movs	r3, #3
 800a032:	e086      	b.n	800a142 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a034:	4b45      	ldr	r3, [pc, #276]	@ (800a14c <RCCEx_PLL2_Config+0x15c>)
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d1f0      	bne.n	800a022 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800a040:	4b42      	ldr	r3, [pc, #264]	@ (800a14c <RCCEx_PLL2_Config+0x15c>)
 800a042:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a044:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	031b      	lsls	r3, r3, #12
 800a04e:	493f      	ldr	r1, [pc, #252]	@ (800a14c <RCCEx_PLL2_Config+0x15c>)
 800a050:	4313      	orrs	r3, r2
 800a052:	628b      	str	r3, [r1, #40]	@ 0x28
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	685b      	ldr	r3, [r3, #4]
 800a058:	3b01      	subs	r3, #1
 800a05a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	689b      	ldr	r3, [r3, #8]
 800a062:	3b01      	subs	r3, #1
 800a064:	025b      	lsls	r3, r3, #9
 800a066:	b29b      	uxth	r3, r3
 800a068:	431a      	orrs	r2, r3
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	68db      	ldr	r3, [r3, #12]
 800a06e:	3b01      	subs	r3, #1
 800a070:	041b      	lsls	r3, r3, #16
 800a072:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a076:	431a      	orrs	r2, r3
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	691b      	ldr	r3, [r3, #16]
 800a07c:	3b01      	subs	r3, #1
 800a07e:	061b      	lsls	r3, r3, #24
 800a080:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a084:	4931      	ldr	r1, [pc, #196]	@ (800a14c <RCCEx_PLL2_Config+0x15c>)
 800a086:	4313      	orrs	r3, r2
 800a088:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800a08a:	4b30      	ldr	r3, [pc, #192]	@ (800a14c <RCCEx_PLL2_Config+0x15c>)
 800a08c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a08e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	695b      	ldr	r3, [r3, #20]
 800a096:	492d      	ldr	r1, [pc, #180]	@ (800a14c <RCCEx_PLL2_Config+0x15c>)
 800a098:	4313      	orrs	r3, r2
 800a09a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800a09c:	4b2b      	ldr	r3, [pc, #172]	@ (800a14c <RCCEx_PLL2_Config+0x15c>)
 800a09e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0a0:	f023 0220 	bic.w	r2, r3, #32
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	699b      	ldr	r3, [r3, #24]
 800a0a8:	4928      	ldr	r1, [pc, #160]	@ (800a14c <RCCEx_PLL2_Config+0x15c>)
 800a0aa:	4313      	orrs	r3, r2
 800a0ac:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800a0ae:	4b27      	ldr	r3, [pc, #156]	@ (800a14c <RCCEx_PLL2_Config+0x15c>)
 800a0b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0b2:	4a26      	ldr	r2, [pc, #152]	@ (800a14c <RCCEx_PLL2_Config+0x15c>)
 800a0b4:	f023 0310 	bic.w	r3, r3, #16
 800a0b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800a0ba:	4b24      	ldr	r3, [pc, #144]	@ (800a14c <RCCEx_PLL2_Config+0x15c>)
 800a0bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a0be:	4b24      	ldr	r3, [pc, #144]	@ (800a150 <RCCEx_PLL2_Config+0x160>)
 800a0c0:	4013      	ands	r3, r2
 800a0c2:	687a      	ldr	r2, [r7, #4]
 800a0c4:	69d2      	ldr	r2, [r2, #28]
 800a0c6:	00d2      	lsls	r2, r2, #3
 800a0c8:	4920      	ldr	r1, [pc, #128]	@ (800a14c <RCCEx_PLL2_Config+0x15c>)
 800a0ca:	4313      	orrs	r3, r2
 800a0cc:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800a0ce:	4b1f      	ldr	r3, [pc, #124]	@ (800a14c <RCCEx_PLL2_Config+0x15c>)
 800a0d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0d2:	4a1e      	ldr	r2, [pc, #120]	@ (800a14c <RCCEx_PLL2_Config+0x15c>)
 800a0d4:	f043 0310 	orr.w	r3, r3, #16
 800a0d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a0da:	683b      	ldr	r3, [r7, #0]
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d106      	bne.n	800a0ee <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800a0e0:	4b1a      	ldr	r3, [pc, #104]	@ (800a14c <RCCEx_PLL2_Config+0x15c>)
 800a0e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0e4:	4a19      	ldr	r2, [pc, #100]	@ (800a14c <RCCEx_PLL2_Config+0x15c>)
 800a0e6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a0ea:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a0ec:	e00f      	b.n	800a10e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a0ee:	683b      	ldr	r3, [r7, #0]
 800a0f0:	2b01      	cmp	r3, #1
 800a0f2:	d106      	bne.n	800a102 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800a0f4:	4b15      	ldr	r3, [pc, #84]	@ (800a14c <RCCEx_PLL2_Config+0x15c>)
 800a0f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0f8:	4a14      	ldr	r2, [pc, #80]	@ (800a14c <RCCEx_PLL2_Config+0x15c>)
 800a0fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a0fe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a100:	e005      	b.n	800a10e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800a102:	4b12      	ldr	r3, [pc, #72]	@ (800a14c <RCCEx_PLL2_Config+0x15c>)
 800a104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a106:	4a11      	ldr	r2, [pc, #68]	@ (800a14c <RCCEx_PLL2_Config+0x15c>)
 800a108:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a10c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800a10e:	4b0f      	ldr	r3, [pc, #60]	@ (800a14c <RCCEx_PLL2_Config+0x15c>)
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	4a0e      	ldr	r2, [pc, #56]	@ (800a14c <RCCEx_PLL2_Config+0x15c>)
 800a114:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a118:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a11a:	f7f9 fd0f 	bl	8003b3c <HAL_GetTick>
 800a11e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a120:	e008      	b.n	800a134 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a122:	f7f9 fd0b 	bl	8003b3c <HAL_GetTick>
 800a126:	4602      	mov	r2, r0
 800a128:	68bb      	ldr	r3, [r7, #8]
 800a12a:	1ad3      	subs	r3, r2, r3
 800a12c:	2b02      	cmp	r3, #2
 800a12e:	d901      	bls.n	800a134 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a130:	2303      	movs	r3, #3
 800a132:	e006      	b.n	800a142 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a134:	4b05      	ldr	r3, [pc, #20]	@ (800a14c <RCCEx_PLL2_Config+0x15c>)
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d0f0      	beq.n	800a122 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800a140:	7bfb      	ldrb	r3, [r7, #15]
}
 800a142:	4618      	mov	r0, r3
 800a144:	3710      	adds	r7, #16
 800a146:	46bd      	mov	sp, r7
 800a148:	bd80      	pop	{r7, pc}
 800a14a:	bf00      	nop
 800a14c:	58024400 	.word	0x58024400
 800a150:	ffff0007 	.word	0xffff0007

0800a154 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800a154:	b580      	push	{r7, lr}
 800a156:	b084      	sub	sp, #16
 800a158:	af00      	add	r7, sp, #0
 800a15a:	6078      	str	r0, [r7, #4]
 800a15c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a15e:	2300      	movs	r3, #0
 800a160:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a162:	4b53      	ldr	r3, [pc, #332]	@ (800a2b0 <RCCEx_PLL3_Config+0x15c>)
 800a164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a166:	f003 0303 	and.w	r3, r3, #3
 800a16a:	2b03      	cmp	r3, #3
 800a16c:	d101      	bne.n	800a172 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800a16e:	2301      	movs	r3, #1
 800a170:	e099      	b.n	800a2a6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800a172:	4b4f      	ldr	r3, [pc, #316]	@ (800a2b0 <RCCEx_PLL3_Config+0x15c>)
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	4a4e      	ldr	r2, [pc, #312]	@ (800a2b0 <RCCEx_PLL3_Config+0x15c>)
 800a178:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a17c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a17e:	f7f9 fcdd 	bl	8003b3c <HAL_GetTick>
 800a182:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a184:	e008      	b.n	800a198 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a186:	f7f9 fcd9 	bl	8003b3c <HAL_GetTick>
 800a18a:	4602      	mov	r2, r0
 800a18c:	68bb      	ldr	r3, [r7, #8]
 800a18e:	1ad3      	subs	r3, r2, r3
 800a190:	2b02      	cmp	r3, #2
 800a192:	d901      	bls.n	800a198 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a194:	2303      	movs	r3, #3
 800a196:	e086      	b.n	800a2a6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a198:	4b45      	ldr	r3, [pc, #276]	@ (800a2b0 <RCCEx_PLL3_Config+0x15c>)
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d1f0      	bne.n	800a186 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800a1a4:	4b42      	ldr	r3, [pc, #264]	@ (800a2b0 <RCCEx_PLL3_Config+0x15c>)
 800a1a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1a8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	051b      	lsls	r3, r3, #20
 800a1b2:	493f      	ldr	r1, [pc, #252]	@ (800a2b0 <RCCEx_PLL3_Config+0x15c>)
 800a1b4:	4313      	orrs	r3, r2
 800a1b6:	628b      	str	r3, [r1, #40]	@ 0x28
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	685b      	ldr	r3, [r3, #4]
 800a1bc:	3b01      	subs	r3, #1
 800a1be:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	689b      	ldr	r3, [r3, #8]
 800a1c6:	3b01      	subs	r3, #1
 800a1c8:	025b      	lsls	r3, r3, #9
 800a1ca:	b29b      	uxth	r3, r3
 800a1cc:	431a      	orrs	r2, r3
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	68db      	ldr	r3, [r3, #12]
 800a1d2:	3b01      	subs	r3, #1
 800a1d4:	041b      	lsls	r3, r3, #16
 800a1d6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a1da:	431a      	orrs	r2, r3
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	691b      	ldr	r3, [r3, #16]
 800a1e0:	3b01      	subs	r3, #1
 800a1e2:	061b      	lsls	r3, r3, #24
 800a1e4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a1e8:	4931      	ldr	r1, [pc, #196]	@ (800a2b0 <RCCEx_PLL3_Config+0x15c>)
 800a1ea:	4313      	orrs	r3, r2
 800a1ec:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800a1ee:	4b30      	ldr	r3, [pc, #192]	@ (800a2b0 <RCCEx_PLL3_Config+0x15c>)
 800a1f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1f2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	695b      	ldr	r3, [r3, #20]
 800a1fa:	492d      	ldr	r1, [pc, #180]	@ (800a2b0 <RCCEx_PLL3_Config+0x15c>)
 800a1fc:	4313      	orrs	r3, r2
 800a1fe:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800a200:	4b2b      	ldr	r3, [pc, #172]	@ (800a2b0 <RCCEx_PLL3_Config+0x15c>)
 800a202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a204:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	699b      	ldr	r3, [r3, #24]
 800a20c:	4928      	ldr	r1, [pc, #160]	@ (800a2b0 <RCCEx_PLL3_Config+0x15c>)
 800a20e:	4313      	orrs	r3, r2
 800a210:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800a212:	4b27      	ldr	r3, [pc, #156]	@ (800a2b0 <RCCEx_PLL3_Config+0x15c>)
 800a214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a216:	4a26      	ldr	r2, [pc, #152]	@ (800a2b0 <RCCEx_PLL3_Config+0x15c>)
 800a218:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a21c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800a21e:	4b24      	ldr	r3, [pc, #144]	@ (800a2b0 <RCCEx_PLL3_Config+0x15c>)
 800a220:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a222:	4b24      	ldr	r3, [pc, #144]	@ (800a2b4 <RCCEx_PLL3_Config+0x160>)
 800a224:	4013      	ands	r3, r2
 800a226:	687a      	ldr	r2, [r7, #4]
 800a228:	69d2      	ldr	r2, [r2, #28]
 800a22a:	00d2      	lsls	r2, r2, #3
 800a22c:	4920      	ldr	r1, [pc, #128]	@ (800a2b0 <RCCEx_PLL3_Config+0x15c>)
 800a22e:	4313      	orrs	r3, r2
 800a230:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800a232:	4b1f      	ldr	r3, [pc, #124]	@ (800a2b0 <RCCEx_PLL3_Config+0x15c>)
 800a234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a236:	4a1e      	ldr	r2, [pc, #120]	@ (800a2b0 <RCCEx_PLL3_Config+0x15c>)
 800a238:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a23c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a23e:	683b      	ldr	r3, [r7, #0]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d106      	bne.n	800a252 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800a244:	4b1a      	ldr	r3, [pc, #104]	@ (800a2b0 <RCCEx_PLL3_Config+0x15c>)
 800a246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a248:	4a19      	ldr	r2, [pc, #100]	@ (800a2b0 <RCCEx_PLL3_Config+0x15c>)
 800a24a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800a24e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a250:	e00f      	b.n	800a272 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a252:	683b      	ldr	r3, [r7, #0]
 800a254:	2b01      	cmp	r3, #1
 800a256:	d106      	bne.n	800a266 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800a258:	4b15      	ldr	r3, [pc, #84]	@ (800a2b0 <RCCEx_PLL3_Config+0x15c>)
 800a25a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a25c:	4a14      	ldr	r2, [pc, #80]	@ (800a2b0 <RCCEx_PLL3_Config+0x15c>)
 800a25e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a262:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a264:	e005      	b.n	800a272 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800a266:	4b12      	ldr	r3, [pc, #72]	@ (800a2b0 <RCCEx_PLL3_Config+0x15c>)
 800a268:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a26a:	4a11      	ldr	r2, [pc, #68]	@ (800a2b0 <RCCEx_PLL3_Config+0x15c>)
 800a26c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a270:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800a272:	4b0f      	ldr	r3, [pc, #60]	@ (800a2b0 <RCCEx_PLL3_Config+0x15c>)
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	4a0e      	ldr	r2, [pc, #56]	@ (800a2b0 <RCCEx_PLL3_Config+0x15c>)
 800a278:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a27c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a27e:	f7f9 fc5d 	bl	8003b3c <HAL_GetTick>
 800a282:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a284:	e008      	b.n	800a298 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a286:	f7f9 fc59 	bl	8003b3c <HAL_GetTick>
 800a28a:	4602      	mov	r2, r0
 800a28c:	68bb      	ldr	r3, [r7, #8]
 800a28e:	1ad3      	subs	r3, r2, r3
 800a290:	2b02      	cmp	r3, #2
 800a292:	d901      	bls.n	800a298 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a294:	2303      	movs	r3, #3
 800a296:	e006      	b.n	800a2a6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a298:	4b05      	ldr	r3, [pc, #20]	@ (800a2b0 <RCCEx_PLL3_Config+0x15c>)
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d0f0      	beq.n	800a286 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800a2a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2a6:	4618      	mov	r0, r3
 800a2a8:	3710      	adds	r7, #16
 800a2aa:	46bd      	mov	sp, r7
 800a2ac:	bd80      	pop	{r7, pc}
 800a2ae:	bf00      	nop
 800a2b0:	58024400 	.word	0x58024400
 800a2b4:	ffff0007 	.word	0xffff0007

0800a2b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a2b8:	b580      	push	{r7, lr}
 800a2ba:	b082      	sub	sp, #8
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d101      	bne.n	800a2ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a2c6:	2301      	movs	r3, #1
 800a2c8:	e042      	b.n	800a350 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d106      	bne.n	800a2e2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a2dc:	6878      	ldr	r0, [r7, #4]
 800a2de:	f000 f83b 	bl	800a358 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	2224      	movs	r2, #36	@ 0x24
 800a2e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	681a      	ldr	r2, [r3, #0]
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	f022 0201 	bic.w	r2, r2, #1
 800a2f8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d002      	beq.n	800a308 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a302:	6878      	ldr	r0, [r7, #4]
 800a304:	f000 fe28 	bl	800af58 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a308:	6878      	ldr	r0, [r7, #4]
 800a30a:	f000 f8bd 	bl	800a488 <UART_SetConfig>
 800a30e:	4603      	mov	r3, r0
 800a310:	2b01      	cmp	r3, #1
 800a312:	d101      	bne.n	800a318 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a314:	2301      	movs	r3, #1
 800a316:	e01b      	b.n	800a350 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	685a      	ldr	r2, [r3, #4]
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a326:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	689a      	ldr	r2, [r3, #8]
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a336:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	681a      	ldr	r2, [r3, #0]
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	f042 0201 	orr.w	r2, r2, #1
 800a346:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a348:	6878      	ldr	r0, [r7, #4]
 800a34a:	f000 fea7 	bl	800b09c <UART_CheckIdleState>
 800a34e:	4603      	mov	r3, r0
}
 800a350:	4618      	mov	r0, r3
 800a352:	3708      	adds	r7, #8
 800a354:	46bd      	mov	sp, r7
 800a356:	bd80      	pop	{r7, pc}

0800a358 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800a358:	b480      	push	{r7}
 800a35a:	b083      	sub	sp, #12
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 800a360:	bf00      	nop
 800a362:	370c      	adds	r7, #12
 800a364:	46bd      	mov	sp, r7
 800a366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a36a:	4770      	bx	lr

0800a36c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b08a      	sub	sp, #40	@ 0x28
 800a370:	af02      	add	r7, sp, #8
 800a372:	60f8      	str	r0, [r7, #12]
 800a374:	60b9      	str	r1, [r7, #8]
 800a376:	603b      	str	r3, [r7, #0]
 800a378:	4613      	mov	r3, r2
 800a37a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a382:	2b20      	cmp	r3, #32
 800a384:	d17b      	bne.n	800a47e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800a386:	68bb      	ldr	r3, [r7, #8]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d002      	beq.n	800a392 <HAL_UART_Transmit+0x26>
 800a38c:	88fb      	ldrh	r3, [r7, #6]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d101      	bne.n	800a396 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a392:	2301      	movs	r3, #1
 800a394:	e074      	b.n	800a480 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	2200      	movs	r2, #0
 800a39a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	2221      	movs	r2, #33	@ 0x21
 800a3a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a3a6:	f7f9 fbc9 	bl	8003b3c <HAL_GetTick>
 800a3aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	88fa      	ldrh	r2, [r7, #6]
 800a3b0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	88fa      	ldrh	r2, [r7, #6]
 800a3b8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	689b      	ldr	r3, [r3, #8]
 800a3c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a3c4:	d108      	bne.n	800a3d8 <HAL_UART_Transmit+0x6c>
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	691b      	ldr	r3, [r3, #16]
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d104      	bne.n	800a3d8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a3d2:	68bb      	ldr	r3, [r7, #8]
 800a3d4:	61bb      	str	r3, [r7, #24]
 800a3d6:	e003      	b.n	800a3e0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a3d8:	68bb      	ldr	r3, [r7, #8]
 800a3da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a3dc:	2300      	movs	r3, #0
 800a3de:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a3e0:	e030      	b.n	800a444 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a3e2:	683b      	ldr	r3, [r7, #0]
 800a3e4:	9300      	str	r3, [sp, #0]
 800a3e6:	697b      	ldr	r3, [r7, #20]
 800a3e8:	2200      	movs	r2, #0
 800a3ea:	2180      	movs	r1, #128	@ 0x80
 800a3ec:	68f8      	ldr	r0, [r7, #12]
 800a3ee:	f000 feff 	bl	800b1f0 <UART_WaitOnFlagUntilTimeout>
 800a3f2:	4603      	mov	r3, r0
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d005      	beq.n	800a404 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	2220      	movs	r2, #32
 800a3fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a400:	2303      	movs	r3, #3
 800a402:	e03d      	b.n	800a480 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800a404:	69fb      	ldr	r3, [r7, #28]
 800a406:	2b00      	cmp	r3, #0
 800a408:	d10b      	bne.n	800a422 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a40a:	69bb      	ldr	r3, [r7, #24]
 800a40c:	881b      	ldrh	r3, [r3, #0]
 800a40e:	461a      	mov	r2, r3
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a418:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a41a:	69bb      	ldr	r3, [r7, #24]
 800a41c:	3302      	adds	r3, #2
 800a41e:	61bb      	str	r3, [r7, #24]
 800a420:	e007      	b.n	800a432 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a422:	69fb      	ldr	r3, [r7, #28]
 800a424:	781a      	ldrb	r2, [r3, #0]
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a42c:	69fb      	ldr	r3, [r7, #28]
 800a42e:	3301      	adds	r3, #1
 800a430:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a438:	b29b      	uxth	r3, r3
 800a43a:	3b01      	subs	r3, #1
 800a43c:	b29a      	uxth	r2, r3
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a44a:	b29b      	uxth	r3, r3
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d1c8      	bne.n	800a3e2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a450:	683b      	ldr	r3, [r7, #0]
 800a452:	9300      	str	r3, [sp, #0]
 800a454:	697b      	ldr	r3, [r7, #20]
 800a456:	2200      	movs	r2, #0
 800a458:	2140      	movs	r1, #64	@ 0x40
 800a45a:	68f8      	ldr	r0, [r7, #12]
 800a45c:	f000 fec8 	bl	800b1f0 <UART_WaitOnFlagUntilTimeout>
 800a460:	4603      	mov	r3, r0
 800a462:	2b00      	cmp	r3, #0
 800a464:	d005      	beq.n	800a472 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	2220      	movs	r2, #32
 800a46a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a46e:	2303      	movs	r3, #3
 800a470:	e006      	b.n	800a480 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	2220      	movs	r2, #32
 800a476:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a47a:	2300      	movs	r3, #0
 800a47c:	e000      	b.n	800a480 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800a47e:	2302      	movs	r3, #2
  }
}
 800a480:	4618      	mov	r0, r3
 800a482:	3720      	adds	r7, #32
 800a484:	46bd      	mov	sp, r7
 800a486:	bd80      	pop	{r7, pc}

0800a488 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a488:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a48c:	b092      	sub	sp, #72	@ 0x48
 800a48e:	af00      	add	r7, sp, #0
 800a490:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a492:	2300      	movs	r3, #0
 800a494:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a498:	697b      	ldr	r3, [r7, #20]
 800a49a:	689a      	ldr	r2, [r3, #8]
 800a49c:	697b      	ldr	r3, [r7, #20]
 800a49e:	691b      	ldr	r3, [r3, #16]
 800a4a0:	431a      	orrs	r2, r3
 800a4a2:	697b      	ldr	r3, [r7, #20]
 800a4a4:	695b      	ldr	r3, [r3, #20]
 800a4a6:	431a      	orrs	r2, r3
 800a4a8:	697b      	ldr	r3, [r7, #20]
 800a4aa:	69db      	ldr	r3, [r3, #28]
 800a4ac:	4313      	orrs	r3, r2
 800a4ae:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a4b0:	697b      	ldr	r3, [r7, #20]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	681a      	ldr	r2, [r3, #0]
 800a4b6:	4bbe      	ldr	r3, [pc, #760]	@ (800a7b0 <UART_SetConfig+0x328>)
 800a4b8:	4013      	ands	r3, r2
 800a4ba:	697a      	ldr	r2, [r7, #20]
 800a4bc:	6812      	ldr	r2, [r2, #0]
 800a4be:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a4c0:	430b      	orrs	r3, r1
 800a4c2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a4c4:	697b      	ldr	r3, [r7, #20]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	685b      	ldr	r3, [r3, #4]
 800a4ca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a4ce:	697b      	ldr	r3, [r7, #20]
 800a4d0:	68da      	ldr	r2, [r3, #12]
 800a4d2:	697b      	ldr	r3, [r7, #20]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	430a      	orrs	r2, r1
 800a4d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a4da:	697b      	ldr	r3, [r7, #20]
 800a4dc:	699b      	ldr	r3, [r3, #24]
 800a4de:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a4e0:	697b      	ldr	r3, [r7, #20]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	4ab3      	ldr	r2, [pc, #716]	@ (800a7b4 <UART_SetConfig+0x32c>)
 800a4e6:	4293      	cmp	r3, r2
 800a4e8:	d004      	beq.n	800a4f4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a4ea:	697b      	ldr	r3, [r7, #20]
 800a4ec:	6a1b      	ldr	r3, [r3, #32]
 800a4ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a4f0:	4313      	orrs	r3, r2
 800a4f2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a4f4:	697b      	ldr	r3, [r7, #20]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	689a      	ldr	r2, [r3, #8]
 800a4fa:	4baf      	ldr	r3, [pc, #700]	@ (800a7b8 <UART_SetConfig+0x330>)
 800a4fc:	4013      	ands	r3, r2
 800a4fe:	697a      	ldr	r2, [r7, #20]
 800a500:	6812      	ldr	r2, [r2, #0]
 800a502:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a504:	430b      	orrs	r3, r1
 800a506:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a508:	697b      	ldr	r3, [r7, #20]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a50e:	f023 010f 	bic.w	r1, r3, #15
 800a512:	697b      	ldr	r3, [r7, #20]
 800a514:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a516:	697b      	ldr	r3, [r7, #20]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	430a      	orrs	r2, r1
 800a51c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a51e:	697b      	ldr	r3, [r7, #20]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	4aa6      	ldr	r2, [pc, #664]	@ (800a7bc <UART_SetConfig+0x334>)
 800a524:	4293      	cmp	r3, r2
 800a526:	d177      	bne.n	800a618 <UART_SetConfig+0x190>
 800a528:	4ba5      	ldr	r3, [pc, #660]	@ (800a7c0 <UART_SetConfig+0x338>)
 800a52a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a52c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a530:	2b28      	cmp	r3, #40	@ 0x28
 800a532:	d86d      	bhi.n	800a610 <UART_SetConfig+0x188>
 800a534:	a201      	add	r2, pc, #4	@ (adr r2, 800a53c <UART_SetConfig+0xb4>)
 800a536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a53a:	bf00      	nop
 800a53c:	0800a5e1 	.word	0x0800a5e1
 800a540:	0800a611 	.word	0x0800a611
 800a544:	0800a611 	.word	0x0800a611
 800a548:	0800a611 	.word	0x0800a611
 800a54c:	0800a611 	.word	0x0800a611
 800a550:	0800a611 	.word	0x0800a611
 800a554:	0800a611 	.word	0x0800a611
 800a558:	0800a611 	.word	0x0800a611
 800a55c:	0800a5e9 	.word	0x0800a5e9
 800a560:	0800a611 	.word	0x0800a611
 800a564:	0800a611 	.word	0x0800a611
 800a568:	0800a611 	.word	0x0800a611
 800a56c:	0800a611 	.word	0x0800a611
 800a570:	0800a611 	.word	0x0800a611
 800a574:	0800a611 	.word	0x0800a611
 800a578:	0800a611 	.word	0x0800a611
 800a57c:	0800a5f1 	.word	0x0800a5f1
 800a580:	0800a611 	.word	0x0800a611
 800a584:	0800a611 	.word	0x0800a611
 800a588:	0800a611 	.word	0x0800a611
 800a58c:	0800a611 	.word	0x0800a611
 800a590:	0800a611 	.word	0x0800a611
 800a594:	0800a611 	.word	0x0800a611
 800a598:	0800a611 	.word	0x0800a611
 800a59c:	0800a5f9 	.word	0x0800a5f9
 800a5a0:	0800a611 	.word	0x0800a611
 800a5a4:	0800a611 	.word	0x0800a611
 800a5a8:	0800a611 	.word	0x0800a611
 800a5ac:	0800a611 	.word	0x0800a611
 800a5b0:	0800a611 	.word	0x0800a611
 800a5b4:	0800a611 	.word	0x0800a611
 800a5b8:	0800a611 	.word	0x0800a611
 800a5bc:	0800a601 	.word	0x0800a601
 800a5c0:	0800a611 	.word	0x0800a611
 800a5c4:	0800a611 	.word	0x0800a611
 800a5c8:	0800a611 	.word	0x0800a611
 800a5cc:	0800a611 	.word	0x0800a611
 800a5d0:	0800a611 	.word	0x0800a611
 800a5d4:	0800a611 	.word	0x0800a611
 800a5d8:	0800a611 	.word	0x0800a611
 800a5dc:	0800a609 	.word	0x0800a609
 800a5e0:	2301      	movs	r3, #1
 800a5e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5e6:	e222      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a5e8:	2304      	movs	r3, #4
 800a5ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5ee:	e21e      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a5f0:	2308      	movs	r3, #8
 800a5f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5f6:	e21a      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a5f8:	2310      	movs	r3, #16
 800a5fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5fe:	e216      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a600:	2320      	movs	r3, #32
 800a602:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a606:	e212      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a608:	2340      	movs	r3, #64	@ 0x40
 800a60a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a60e:	e20e      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a610:	2380      	movs	r3, #128	@ 0x80
 800a612:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a616:	e20a      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a618:	697b      	ldr	r3, [r7, #20]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	4a69      	ldr	r2, [pc, #420]	@ (800a7c4 <UART_SetConfig+0x33c>)
 800a61e:	4293      	cmp	r3, r2
 800a620:	d130      	bne.n	800a684 <UART_SetConfig+0x1fc>
 800a622:	4b67      	ldr	r3, [pc, #412]	@ (800a7c0 <UART_SetConfig+0x338>)
 800a624:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a626:	f003 0307 	and.w	r3, r3, #7
 800a62a:	2b05      	cmp	r3, #5
 800a62c:	d826      	bhi.n	800a67c <UART_SetConfig+0x1f4>
 800a62e:	a201      	add	r2, pc, #4	@ (adr r2, 800a634 <UART_SetConfig+0x1ac>)
 800a630:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a634:	0800a64d 	.word	0x0800a64d
 800a638:	0800a655 	.word	0x0800a655
 800a63c:	0800a65d 	.word	0x0800a65d
 800a640:	0800a665 	.word	0x0800a665
 800a644:	0800a66d 	.word	0x0800a66d
 800a648:	0800a675 	.word	0x0800a675
 800a64c:	2300      	movs	r3, #0
 800a64e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a652:	e1ec      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a654:	2304      	movs	r3, #4
 800a656:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a65a:	e1e8      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a65c:	2308      	movs	r3, #8
 800a65e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a662:	e1e4      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a664:	2310      	movs	r3, #16
 800a666:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a66a:	e1e0      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a66c:	2320      	movs	r3, #32
 800a66e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a672:	e1dc      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a674:	2340      	movs	r3, #64	@ 0x40
 800a676:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a67a:	e1d8      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a67c:	2380      	movs	r3, #128	@ 0x80
 800a67e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a682:	e1d4      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a684:	697b      	ldr	r3, [r7, #20]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	4a4f      	ldr	r2, [pc, #316]	@ (800a7c8 <UART_SetConfig+0x340>)
 800a68a:	4293      	cmp	r3, r2
 800a68c:	d130      	bne.n	800a6f0 <UART_SetConfig+0x268>
 800a68e:	4b4c      	ldr	r3, [pc, #304]	@ (800a7c0 <UART_SetConfig+0x338>)
 800a690:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a692:	f003 0307 	and.w	r3, r3, #7
 800a696:	2b05      	cmp	r3, #5
 800a698:	d826      	bhi.n	800a6e8 <UART_SetConfig+0x260>
 800a69a:	a201      	add	r2, pc, #4	@ (adr r2, 800a6a0 <UART_SetConfig+0x218>)
 800a69c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6a0:	0800a6b9 	.word	0x0800a6b9
 800a6a4:	0800a6c1 	.word	0x0800a6c1
 800a6a8:	0800a6c9 	.word	0x0800a6c9
 800a6ac:	0800a6d1 	.word	0x0800a6d1
 800a6b0:	0800a6d9 	.word	0x0800a6d9
 800a6b4:	0800a6e1 	.word	0x0800a6e1
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6be:	e1b6      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a6c0:	2304      	movs	r3, #4
 800a6c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6c6:	e1b2      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a6c8:	2308      	movs	r3, #8
 800a6ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6ce:	e1ae      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a6d0:	2310      	movs	r3, #16
 800a6d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6d6:	e1aa      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a6d8:	2320      	movs	r3, #32
 800a6da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6de:	e1a6      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a6e0:	2340      	movs	r3, #64	@ 0x40
 800a6e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6e6:	e1a2      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a6e8:	2380      	movs	r3, #128	@ 0x80
 800a6ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6ee:	e19e      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a6f0:	697b      	ldr	r3, [r7, #20]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	4a35      	ldr	r2, [pc, #212]	@ (800a7cc <UART_SetConfig+0x344>)
 800a6f6:	4293      	cmp	r3, r2
 800a6f8:	d130      	bne.n	800a75c <UART_SetConfig+0x2d4>
 800a6fa:	4b31      	ldr	r3, [pc, #196]	@ (800a7c0 <UART_SetConfig+0x338>)
 800a6fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6fe:	f003 0307 	and.w	r3, r3, #7
 800a702:	2b05      	cmp	r3, #5
 800a704:	d826      	bhi.n	800a754 <UART_SetConfig+0x2cc>
 800a706:	a201      	add	r2, pc, #4	@ (adr r2, 800a70c <UART_SetConfig+0x284>)
 800a708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a70c:	0800a725 	.word	0x0800a725
 800a710:	0800a72d 	.word	0x0800a72d
 800a714:	0800a735 	.word	0x0800a735
 800a718:	0800a73d 	.word	0x0800a73d
 800a71c:	0800a745 	.word	0x0800a745
 800a720:	0800a74d 	.word	0x0800a74d
 800a724:	2300      	movs	r3, #0
 800a726:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a72a:	e180      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a72c:	2304      	movs	r3, #4
 800a72e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a732:	e17c      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a734:	2308      	movs	r3, #8
 800a736:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a73a:	e178      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a73c:	2310      	movs	r3, #16
 800a73e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a742:	e174      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a744:	2320      	movs	r3, #32
 800a746:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a74a:	e170      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a74c:	2340      	movs	r3, #64	@ 0x40
 800a74e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a752:	e16c      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a754:	2380      	movs	r3, #128	@ 0x80
 800a756:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a75a:	e168      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a75c:	697b      	ldr	r3, [r7, #20]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	4a1b      	ldr	r2, [pc, #108]	@ (800a7d0 <UART_SetConfig+0x348>)
 800a762:	4293      	cmp	r3, r2
 800a764:	d142      	bne.n	800a7ec <UART_SetConfig+0x364>
 800a766:	4b16      	ldr	r3, [pc, #88]	@ (800a7c0 <UART_SetConfig+0x338>)
 800a768:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a76a:	f003 0307 	and.w	r3, r3, #7
 800a76e:	2b05      	cmp	r3, #5
 800a770:	d838      	bhi.n	800a7e4 <UART_SetConfig+0x35c>
 800a772:	a201      	add	r2, pc, #4	@ (adr r2, 800a778 <UART_SetConfig+0x2f0>)
 800a774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a778:	0800a791 	.word	0x0800a791
 800a77c:	0800a799 	.word	0x0800a799
 800a780:	0800a7a1 	.word	0x0800a7a1
 800a784:	0800a7a9 	.word	0x0800a7a9
 800a788:	0800a7d5 	.word	0x0800a7d5
 800a78c:	0800a7dd 	.word	0x0800a7dd
 800a790:	2300      	movs	r3, #0
 800a792:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a796:	e14a      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a798:	2304      	movs	r3, #4
 800a79a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a79e:	e146      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a7a0:	2308      	movs	r3, #8
 800a7a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7a6:	e142      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a7a8:	2310      	movs	r3, #16
 800a7aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7ae:	e13e      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a7b0:	cfff69f3 	.word	0xcfff69f3
 800a7b4:	58000c00 	.word	0x58000c00
 800a7b8:	11fff4ff 	.word	0x11fff4ff
 800a7bc:	40011000 	.word	0x40011000
 800a7c0:	58024400 	.word	0x58024400
 800a7c4:	40004400 	.word	0x40004400
 800a7c8:	40004800 	.word	0x40004800
 800a7cc:	40004c00 	.word	0x40004c00
 800a7d0:	40005000 	.word	0x40005000
 800a7d4:	2320      	movs	r3, #32
 800a7d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7da:	e128      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a7dc:	2340      	movs	r3, #64	@ 0x40
 800a7de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7e2:	e124      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a7e4:	2380      	movs	r3, #128	@ 0x80
 800a7e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7ea:	e120      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a7ec:	697b      	ldr	r3, [r7, #20]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	4acb      	ldr	r2, [pc, #812]	@ (800ab20 <UART_SetConfig+0x698>)
 800a7f2:	4293      	cmp	r3, r2
 800a7f4:	d176      	bne.n	800a8e4 <UART_SetConfig+0x45c>
 800a7f6:	4bcb      	ldr	r3, [pc, #812]	@ (800ab24 <UART_SetConfig+0x69c>)
 800a7f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a7fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a7fe:	2b28      	cmp	r3, #40	@ 0x28
 800a800:	d86c      	bhi.n	800a8dc <UART_SetConfig+0x454>
 800a802:	a201      	add	r2, pc, #4	@ (adr r2, 800a808 <UART_SetConfig+0x380>)
 800a804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a808:	0800a8ad 	.word	0x0800a8ad
 800a80c:	0800a8dd 	.word	0x0800a8dd
 800a810:	0800a8dd 	.word	0x0800a8dd
 800a814:	0800a8dd 	.word	0x0800a8dd
 800a818:	0800a8dd 	.word	0x0800a8dd
 800a81c:	0800a8dd 	.word	0x0800a8dd
 800a820:	0800a8dd 	.word	0x0800a8dd
 800a824:	0800a8dd 	.word	0x0800a8dd
 800a828:	0800a8b5 	.word	0x0800a8b5
 800a82c:	0800a8dd 	.word	0x0800a8dd
 800a830:	0800a8dd 	.word	0x0800a8dd
 800a834:	0800a8dd 	.word	0x0800a8dd
 800a838:	0800a8dd 	.word	0x0800a8dd
 800a83c:	0800a8dd 	.word	0x0800a8dd
 800a840:	0800a8dd 	.word	0x0800a8dd
 800a844:	0800a8dd 	.word	0x0800a8dd
 800a848:	0800a8bd 	.word	0x0800a8bd
 800a84c:	0800a8dd 	.word	0x0800a8dd
 800a850:	0800a8dd 	.word	0x0800a8dd
 800a854:	0800a8dd 	.word	0x0800a8dd
 800a858:	0800a8dd 	.word	0x0800a8dd
 800a85c:	0800a8dd 	.word	0x0800a8dd
 800a860:	0800a8dd 	.word	0x0800a8dd
 800a864:	0800a8dd 	.word	0x0800a8dd
 800a868:	0800a8c5 	.word	0x0800a8c5
 800a86c:	0800a8dd 	.word	0x0800a8dd
 800a870:	0800a8dd 	.word	0x0800a8dd
 800a874:	0800a8dd 	.word	0x0800a8dd
 800a878:	0800a8dd 	.word	0x0800a8dd
 800a87c:	0800a8dd 	.word	0x0800a8dd
 800a880:	0800a8dd 	.word	0x0800a8dd
 800a884:	0800a8dd 	.word	0x0800a8dd
 800a888:	0800a8cd 	.word	0x0800a8cd
 800a88c:	0800a8dd 	.word	0x0800a8dd
 800a890:	0800a8dd 	.word	0x0800a8dd
 800a894:	0800a8dd 	.word	0x0800a8dd
 800a898:	0800a8dd 	.word	0x0800a8dd
 800a89c:	0800a8dd 	.word	0x0800a8dd
 800a8a0:	0800a8dd 	.word	0x0800a8dd
 800a8a4:	0800a8dd 	.word	0x0800a8dd
 800a8a8:	0800a8d5 	.word	0x0800a8d5
 800a8ac:	2301      	movs	r3, #1
 800a8ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8b2:	e0bc      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a8b4:	2304      	movs	r3, #4
 800a8b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8ba:	e0b8      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a8bc:	2308      	movs	r3, #8
 800a8be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8c2:	e0b4      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a8c4:	2310      	movs	r3, #16
 800a8c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8ca:	e0b0      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a8cc:	2320      	movs	r3, #32
 800a8ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8d2:	e0ac      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a8d4:	2340      	movs	r3, #64	@ 0x40
 800a8d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8da:	e0a8      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a8dc:	2380      	movs	r3, #128	@ 0x80
 800a8de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8e2:	e0a4      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a8e4:	697b      	ldr	r3, [r7, #20]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	4a8f      	ldr	r2, [pc, #572]	@ (800ab28 <UART_SetConfig+0x6a0>)
 800a8ea:	4293      	cmp	r3, r2
 800a8ec:	d130      	bne.n	800a950 <UART_SetConfig+0x4c8>
 800a8ee:	4b8d      	ldr	r3, [pc, #564]	@ (800ab24 <UART_SetConfig+0x69c>)
 800a8f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a8f2:	f003 0307 	and.w	r3, r3, #7
 800a8f6:	2b05      	cmp	r3, #5
 800a8f8:	d826      	bhi.n	800a948 <UART_SetConfig+0x4c0>
 800a8fa:	a201      	add	r2, pc, #4	@ (adr r2, 800a900 <UART_SetConfig+0x478>)
 800a8fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a900:	0800a919 	.word	0x0800a919
 800a904:	0800a921 	.word	0x0800a921
 800a908:	0800a929 	.word	0x0800a929
 800a90c:	0800a931 	.word	0x0800a931
 800a910:	0800a939 	.word	0x0800a939
 800a914:	0800a941 	.word	0x0800a941
 800a918:	2300      	movs	r3, #0
 800a91a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a91e:	e086      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a920:	2304      	movs	r3, #4
 800a922:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a926:	e082      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a928:	2308      	movs	r3, #8
 800a92a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a92e:	e07e      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a930:	2310      	movs	r3, #16
 800a932:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a936:	e07a      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a938:	2320      	movs	r3, #32
 800a93a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a93e:	e076      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a940:	2340      	movs	r3, #64	@ 0x40
 800a942:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a946:	e072      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a948:	2380      	movs	r3, #128	@ 0x80
 800a94a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a94e:	e06e      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a950:	697b      	ldr	r3, [r7, #20]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	4a75      	ldr	r2, [pc, #468]	@ (800ab2c <UART_SetConfig+0x6a4>)
 800a956:	4293      	cmp	r3, r2
 800a958:	d130      	bne.n	800a9bc <UART_SetConfig+0x534>
 800a95a:	4b72      	ldr	r3, [pc, #456]	@ (800ab24 <UART_SetConfig+0x69c>)
 800a95c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a95e:	f003 0307 	and.w	r3, r3, #7
 800a962:	2b05      	cmp	r3, #5
 800a964:	d826      	bhi.n	800a9b4 <UART_SetConfig+0x52c>
 800a966:	a201      	add	r2, pc, #4	@ (adr r2, 800a96c <UART_SetConfig+0x4e4>)
 800a968:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a96c:	0800a985 	.word	0x0800a985
 800a970:	0800a98d 	.word	0x0800a98d
 800a974:	0800a995 	.word	0x0800a995
 800a978:	0800a99d 	.word	0x0800a99d
 800a97c:	0800a9a5 	.word	0x0800a9a5
 800a980:	0800a9ad 	.word	0x0800a9ad
 800a984:	2300      	movs	r3, #0
 800a986:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a98a:	e050      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a98c:	2304      	movs	r3, #4
 800a98e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a992:	e04c      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a994:	2308      	movs	r3, #8
 800a996:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a99a:	e048      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a99c:	2310      	movs	r3, #16
 800a99e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9a2:	e044      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a9a4:	2320      	movs	r3, #32
 800a9a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9aa:	e040      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a9ac:	2340      	movs	r3, #64	@ 0x40
 800a9ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9b2:	e03c      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a9b4:	2380      	movs	r3, #128	@ 0x80
 800a9b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9ba:	e038      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a9bc:	697b      	ldr	r3, [r7, #20]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	4a5b      	ldr	r2, [pc, #364]	@ (800ab30 <UART_SetConfig+0x6a8>)
 800a9c2:	4293      	cmp	r3, r2
 800a9c4:	d130      	bne.n	800aa28 <UART_SetConfig+0x5a0>
 800a9c6:	4b57      	ldr	r3, [pc, #348]	@ (800ab24 <UART_SetConfig+0x69c>)
 800a9c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a9ca:	f003 0307 	and.w	r3, r3, #7
 800a9ce:	2b05      	cmp	r3, #5
 800a9d0:	d826      	bhi.n	800aa20 <UART_SetConfig+0x598>
 800a9d2:	a201      	add	r2, pc, #4	@ (adr r2, 800a9d8 <UART_SetConfig+0x550>)
 800a9d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9d8:	0800a9f1 	.word	0x0800a9f1
 800a9dc:	0800a9f9 	.word	0x0800a9f9
 800a9e0:	0800aa01 	.word	0x0800aa01
 800a9e4:	0800aa09 	.word	0x0800aa09
 800a9e8:	0800aa11 	.word	0x0800aa11
 800a9ec:	0800aa19 	.word	0x0800aa19
 800a9f0:	2302      	movs	r3, #2
 800a9f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9f6:	e01a      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800a9f8:	2304      	movs	r3, #4
 800a9fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9fe:	e016      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800aa00:	2308      	movs	r3, #8
 800aa02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa06:	e012      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800aa08:	2310      	movs	r3, #16
 800aa0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa0e:	e00e      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800aa10:	2320      	movs	r3, #32
 800aa12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa16:	e00a      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800aa18:	2340      	movs	r3, #64	@ 0x40
 800aa1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa1e:	e006      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800aa20:	2380      	movs	r3, #128	@ 0x80
 800aa22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa26:	e002      	b.n	800aa2e <UART_SetConfig+0x5a6>
 800aa28:	2380      	movs	r3, #128	@ 0x80
 800aa2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800aa2e:	697b      	ldr	r3, [r7, #20]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	4a3f      	ldr	r2, [pc, #252]	@ (800ab30 <UART_SetConfig+0x6a8>)
 800aa34:	4293      	cmp	r3, r2
 800aa36:	f040 80f8 	bne.w	800ac2a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800aa3a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800aa3e:	2b20      	cmp	r3, #32
 800aa40:	dc46      	bgt.n	800aad0 <UART_SetConfig+0x648>
 800aa42:	2b02      	cmp	r3, #2
 800aa44:	f2c0 8082 	blt.w	800ab4c <UART_SetConfig+0x6c4>
 800aa48:	3b02      	subs	r3, #2
 800aa4a:	2b1e      	cmp	r3, #30
 800aa4c:	d87e      	bhi.n	800ab4c <UART_SetConfig+0x6c4>
 800aa4e:	a201      	add	r2, pc, #4	@ (adr r2, 800aa54 <UART_SetConfig+0x5cc>)
 800aa50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa54:	0800aad7 	.word	0x0800aad7
 800aa58:	0800ab4d 	.word	0x0800ab4d
 800aa5c:	0800aadf 	.word	0x0800aadf
 800aa60:	0800ab4d 	.word	0x0800ab4d
 800aa64:	0800ab4d 	.word	0x0800ab4d
 800aa68:	0800ab4d 	.word	0x0800ab4d
 800aa6c:	0800aaef 	.word	0x0800aaef
 800aa70:	0800ab4d 	.word	0x0800ab4d
 800aa74:	0800ab4d 	.word	0x0800ab4d
 800aa78:	0800ab4d 	.word	0x0800ab4d
 800aa7c:	0800ab4d 	.word	0x0800ab4d
 800aa80:	0800ab4d 	.word	0x0800ab4d
 800aa84:	0800ab4d 	.word	0x0800ab4d
 800aa88:	0800ab4d 	.word	0x0800ab4d
 800aa8c:	0800aaff 	.word	0x0800aaff
 800aa90:	0800ab4d 	.word	0x0800ab4d
 800aa94:	0800ab4d 	.word	0x0800ab4d
 800aa98:	0800ab4d 	.word	0x0800ab4d
 800aa9c:	0800ab4d 	.word	0x0800ab4d
 800aaa0:	0800ab4d 	.word	0x0800ab4d
 800aaa4:	0800ab4d 	.word	0x0800ab4d
 800aaa8:	0800ab4d 	.word	0x0800ab4d
 800aaac:	0800ab4d 	.word	0x0800ab4d
 800aab0:	0800ab4d 	.word	0x0800ab4d
 800aab4:	0800ab4d 	.word	0x0800ab4d
 800aab8:	0800ab4d 	.word	0x0800ab4d
 800aabc:	0800ab4d 	.word	0x0800ab4d
 800aac0:	0800ab4d 	.word	0x0800ab4d
 800aac4:	0800ab4d 	.word	0x0800ab4d
 800aac8:	0800ab4d 	.word	0x0800ab4d
 800aacc:	0800ab3f 	.word	0x0800ab3f
 800aad0:	2b40      	cmp	r3, #64	@ 0x40
 800aad2:	d037      	beq.n	800ab44 <UART_SetConfig+0x6bc>
 800aad4:	e03a      	b.n	800ab4c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800aad6:	f7fe ffcd 	bl	8009a74 <HAL_RCCEx_GetD3PCLK1Freq>
 800aada:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800aadc:	e03c      	b.n	800ab58 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aade:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aae2:	4618      	mov	r0, r3
 800aae4:	f7fe ffdc 	bl	8009aa0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800aae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aaea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aaec:	e034      	b.n	800ab58 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aaee:	f107 0318 	add.w	r3, r7, #24
 800aaf2:	4618      	mov	r0, r3
 800aaf4:	f7ff f928 	bl	8009d48 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800aaf8:	69fb      	ldr	r3, [r7, #28]
 800aafa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aafc:	e02c      	b.n	800ab58 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aafe:	4b09      	ldr	r3, [pc, #36]	@ (800ab24 <UART_SetConfig+0x69c>)
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	f003 0320 	and.w	r3, r3, #32
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d016      	beq.n	800ab38 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ab0a:	4b06      	ldr	r3, [pc, #24]	@ (800ab24 <UART_SetConfig+0x69c>)
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	08db      	lsrs	r3, r3, #3
 800ab10:	f003 0303 	and.w	r3, r3, #3
 800ab14:	4a07      	ldr	r2, [pc, #28]	@ (800ab34 <UART_SetConfig+0x6ac>)
 800ab16:	fa22 f303 	lsr.w	r3, r2, r3
 800ab1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ab1c:	e01c      	b.n	800ab58 <UART_SetConfig+0x6d0>
 800ab1e:	bf00      	nop
 800ab20:	40011400 	.word	0x40011400
 800ab24:	58024400 	.word	0x58024400
 800ab28:	40007800 	.word	0x40007800
 800ab2c:	40007c00 	.word	0x40007c00
 800ab30:	58000c00 	.word	0x58000c00
 800ab34:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800ab38:	4b9d      	ldr	r3, [pc, #628]	@ (800adb0 <UART_SetConfig+0x928>)
 800ab3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab3c:	e00c      	b.n	800ab58 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ab3e:	4b9d      	ldr	r3, [pc, #628]	@ (800adb4 <UART_SetConfig+0x92c>)
 800ab40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab42:	e009      	b.n	800ab58 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ab44:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ab48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab4a:	e005      	b.n	800ab58 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ab50:	2301      	movs	r3, #1
 800ab52:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ab56:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ab58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	f000 81de 	beq.w	800af1c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ab60:	697b      	ldr	r3, [r7, #20]
 800ab62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab64:	4a94      	ldr	r2, [pc, #592]	@ (800adb8 <UART_SetConfig+0x930>)
 800ab66:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ab6a:	461a      	mov	r2, r3
 800ab6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab6e:	fbb3 f3f2 	udiv	r3, r3, r2
 800ab72:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ab74:	697b      	ldr	r3, [r7, #20]
 800ab76:	685a      	ldr	r2, [r3, #4]
 800ab78:	4613      	mov	r3, r2
 800ab7a:	005b      	lsls	r3, r3, #1
 800ab7c:	4413      	add	r3, r2
 800ab7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab80:	429a      	cmp	r2, r3
 800ab82:	d305      	bcc.n	800ab90 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ab84:	697b      	ldr	r3, [r7, #20]
 800ab86:	685b      	ldr	r3, [r3, #4]
 800ab88:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ab8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab8c:	429a      	cmp	r2, r3
 800ab8e:	d903      	bls.n	800ab98 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800ab90:	2301      	movs	r3, #1
 800ab92:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ab96:	e1c1      	b.n	800af1c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ab98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab9a:	2200      	movs	r2, #0
 800ab9c:	60bb      	str	r3, [r7, #8]
 800ab9e:	60fa      	str	r2, [r7, #12]
 800aba0:	697b      	ldr	r3, [r7, #20]
 800aba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aba4:	4a84      	ldr	r2, [pc, #528]	@ (800adb8 <UART_SetConfig+0x930>)
 800aba6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800abaa:	b29b      	uxth	r3, r3
 800abac:	2200      	movs	r2, #0
 800abae:	603b      	str	r3, [r7, #0]
 800abb0:	607a      	str	r2, [r7, #4]
 800abb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800abb6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800abba:	f7f5 fbe9 	bl	8000390 <__aeabi_uldivmod>
 800abbe:	4602      	mov	r2, r0
 800abc0:	460b      	mov	r3, r1
 800abc2:	4610      	mov	r0, r2
 800abc4:	4619      	mov	r1, r3
 800abc6:	f04f 0200 	mov.w	r2, #0
 800abca:	f04f 0300 	mov.w	r3, #0
 800abce:	020b      	lsls	r3, r1, #8
 800abd0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800abd4:	0202      	lsls	r2, r0, #8
 800abd6:	6979      	ldr	r1, [r7, #20]
 800abd8:	6849      	ldr	r1, [r1, #4]
 800abda:	0849      	lsrs	r1, r1, #1
 800abdc:	2000      	movs	r0, #0
 800abde:	460c      	mov	r4, r1
 800abe0:	4605      	mov	r5, r0
 800abe2:	eb12 0804 	adds.w	r8, r2, r4
 800abe6:	eb43 0905 	adc.w	r9, r3, r5
 800abea:	697b      	ldr	r3, [r7, #20]
 800abec:	685b      	ldr	r3, [r3, #4]
 800abee:	2200      	movs	r2, #0
 800abf0:	469a      	mov	sl, r3
 800abf2:	4693      	mov	fp, r2
 800abf4:	4652      	mov	r2, sl
 800abf6:	465b      	mov	r3, fp
 800abf8:	4640      	mov	r0, r8
 800abfa:	4649      	mov	r1, r9
 800abfc:	f7f5 fbc8 	bl	8000390 <__aeabi_uldivmod>
 800ac00:	4602      	mov	r2, r0
 800ac02:	460b      	mov	r3, r1
 800ac04:	4613      	mov	r3, r2
 800ac06:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ac08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ac0e:	d308      	bcc.n	800ac22 <UART_SetConfig+0x79a>
 800ac10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac12:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ac16:	d204      	bcs.n	800ac22 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800ac18:	697b      	ldr	r3, [r7, #20]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ac1e:	60da      	str	r2, [r3, #12]
 800ac20:	e17c      	b.n	800af1c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800ac22:	2301      	movs	r3, #1
 800ac24:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ac28:	e178      	b.n	800af1c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ac2a:	697b      	ldr	r3, [r7, #20]
 800ac2c:	69db      	ldr	r3, [r3, #28]
 800ac2e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ac32:	f040 80c5 	bne.w	800adc0 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800ac36:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ac3a:	2b20      	cmp	r3, #32
 800ac3c:	dc48      	bgt.n	800acd0 <UART_SetConfig+0x848>
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	db7b      	blt.n	800ad3a <UART_SetConfig+0x8b2>
 800ac42:	2b20      	cmp	r3, #32
 800ac44:	d879      	bhi.n	800ad3a <UART_SetConfig+0x8b2>
 800ac46:	a201      	add	r2, pc, #4	@ (adr r2, 800ac4c <UART_SetConfig+0x7c4>)
 800ac48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac4c:	0800acd7 	.word	0x0800acd7
 800ac50:	0800acdf 	.word	0x0800acdf
 800ac54:	0800ad3b 	.word	0x0800ad3b
 800ac58:	0800ad3b 	.word	0x0800ad3b
 800ac5c:	0800ace7 	.word	0x0800ace7
 800ac60:	0800ad3b 	.word	0x0800ad3b
 800ac64:	0800ad3b 	.word	0x0800ad3b
 800ac68:	0800ad3b 	.word	0x0800ad3b
 800ac6c:	0800acf7 	.word	0x0800acf7
 800ac70:	0800ad3b 	.word	0x0800ad3b
 800ac74:	0800ad3b 	.word	0x0800ad3b
 800ac78:	0800ad3b 	.word	0x0800ad3b
 800ac7c:	0800ad3b 	.word	0x0800ad3b
 800ac80:	0800ad3b 	.word	0x0800ad3b
 800ac84:	0800ad3b 	.word	0x0800ad3b
 800ac88:	0800ad3b 	.word	0x0800ad3b
 800ac8c:	0800ad07 	.word	0x0800ad07
 800ac90:	0800ad3b 	.word	0x0800ad3b
 800ac94:	0800ad3b 	.word	0x0800ad3b
 800ac98:	0800ad3b 	.word	0x0800ad3b
 800ac9c:	0800ad3b 	.word	0x0800ad3b
 800aca0:	0800ad3b 	.word	0x0800ad3b
 800aca4:	0800ad3b 	.word	0x0800ad3b
 800aca8:	0800ad3b 	.word	0x0800ad3b
 800acac:	0800ad3b 	.word	0x0800ad3b
 800acb0:	0800ad3b 	.word	0x0800ad3b
 800acb4:	0800ad3b 	.word	0x0800ad3b
 800acb8:	0800ad3b 	.word	0x0800ad3b
 800acbc:	0800ad3b 	.word	0x0800ad3b
 800acc0:	0800ad3b 	.word	0x0800ad3b
 800acc4:	0800ad3b 	.word	0x0800ad3b
 800acc8:	0800ad3b 	.word	0x0800ad3b
 800accc:	0800ad2d 	.word	0x0800ad2d
 800acd0:	2b40      	cmp	r3, #64	@ 0x40
 800acd2:	d02e      	beq.n	800ad32 <UART_SetConfig+0x8aa>
 800acd4:	e031      	b.n	800ad3a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800acd6:	f7fd fc97 	bl	8008608 <HAL_RCC_GetPCLK1Freq>
 800acda:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800acdc:	e033      	b.n	800ad46 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800acde:	f7fd fca9 	bl	8008634 <HAL_RCC_GetPCLK2Freq>
 800ace2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ace4:	e02f      	b.n	800ad46 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ace6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800acea:	4618      	mov	r0, r3
 800acec:	f7fe fed8 	bl	8009aa0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800acf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800acf4:	e027      	b.n	800ad46 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800acf6:	f107 0318 	add.w	r3, r7, #24
 800acfa:	4618      	mov	r0, r3
 800acfc:	f7ff f824 	bl	8009d48 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ad00:	69fb      	ldr	r3, [r7, #28]
 800ad02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad04:	e01f      	b.n	800ad46 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ad06:	4b2d      	ldr	r3, [pc, #180]	@ (800adbc <UART_SetConfig+0x934>)
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	f003 0320 	and.w	r3, r3, #32
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d009      	beq.n	800ad26 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ad12:	4b2a      	ldr	r3, [pc, #168]	@ (800adbc <UART_SetConfig+0x934>)
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	08db      	lsrs	r3, r3, #3
 800ad18:	f003 0303 	and.w	r3, r3, #3
 800ad1c:	4a24      	ldr	r2, [pc, #144]	@ (800adb0 <UART_SetConfig+0x928>)
 800ad1e:	fa22 f303 	lsr.w	r3, r2, r3
 800ad22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ad24:	e00f      	b.n	800ad46 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800ad26:	4b22      	ldr	r3, [pc, #136]	@ (800adb0 <UART_SetConfig+0x928>)
 800ad28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad2a:	e00c      	b.n	800ad46 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ad2c:	4b21      	ldr	r3, [pc, #132]	@ (800adb4 <UART_SetConfig+0x92c>)
 800ad2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad30:	e009      	b.n	800ad46 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ad32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ad36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad38:	e005      	b.n	800ad46 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ad3e:	2301      	movs	r3, #1
 800ad40:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ad44:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ad46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	f000 80e7 	beq.w	800af1c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ad4e:	697b      	ldr	r3, [r7, #20]
 800ad50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad52:	4a19      	ldr	r2, [pc, #100]	@ (800adb8 <UART_SetConfig+0x930>)
 800ad54:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ad58:	461a      	mov	r2, r3
 800ad5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad5c:	fbb3 f3f2 	udiv	r3, r3, r2
 800ad60:	005a      	lsls	r2, r3, #1
 800ad62:	697b      	ldr	r3, [r7, #20]
 800ad64:	685b      	ldr	r3, [r3, #4]
 800ad66:	085b      	lsrs	r3, r3, #1
 800ad68:	441a      	add	r2, r3
 800ad6a:	697b      	ldr	r3, [r7, #20]
 800ad6c:	685b      	ldr	r3, [r3, #4]
 800ad6e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad72:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ad74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad76:	2b0f      	cmp	r3, #15
 800ad78:	d916      	bls.n	800ada8 <UART_SetConfig+0x920>
 800ad7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ad80:	d212      	bcs.n	800ada8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ad82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad84:	b29b      	uxth	r3, r3
 800ad86:	f023 030f 	bic.w	r3, r3, #15
 800ad8a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ad8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad8e:	085b      	lsrs	r3, r3, #1
 800ad90:	b29b      	uxth	r3, r3
 800ad92:	f003 0307 	and.w	r3, r3, #7
 800ad96:	b29a      	uxth	r2, r3
 800ad98:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ad9a:	4313      	orrs	r3, r2
 800ad9c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800ad9e:	697b      	ldr	r3, [r7, #20]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800ada4:	60da      	str	r2, [r3, #12]
 800ada6:	e0b9      	b.n	800af1c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800ada8:	2301      	movs	r3, #1
 800adaa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800adae:	e0b5      	b.n	800af1c <UART_SetConfig+0xa94>
 800adb0:	03d09000 	.word	0x03d09000
 800adb4:	003d0900 	.word	0x003d0900
 800adb8:	0800e1d8 	.word	0x0800e1d8
 800adbc:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800adc0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800adc4:	2b20      	cmp	r3, #32
 800adc6:	dc49      	bgt.n	800ae5c <UART_SetConfig+0x9d4>
 800adc8:	2b00      	cmp	r3, #0
 800adca:	db7c      	blt.n	800aec6 <UART_SetConfig+0xa3e>
 800adcc:	2b20      	cmp	r3, #32
 800adce:	d87a      	bhi.n	800aec6 <UART_SetConfig+0xa3e>
 800add0:	a201      	add	r2, pc, #4	@ (adr r2, 800add8 <UART_SetConfig+0x950>)
 800add2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800add6:	bf00      	nop
 800add8:	0800ae63 	.word	0x0800ae63
 800addc:	0800ae6b 	.word	0x0800ae6b
 800ade0:	0800aec7 	.word	0x0800aec7
 800ade4:	0800aec7 	.word	0x0800aec7
 800ade8:	0800ae73 	.word	0x0800ae73
 800adec:	0800aec7 	.word	0x0800aec7
 800adf0:	0800aec7 	.word	0x0800aec7
 800adf4:	0800aec7 	.word	0x0800aec7
 800adf8:	0800ae83 	.word	0x0800ae83
 800adfc:	0800aec7 	.word	0x0800aec7
 800ae00:	0800aec7 	.word	0x0800aec7
 800ae04:	0800aec7 	.word	0x0800aec7
 800ae08:	0800aec7 	.word	0x0800aec7
 800ae0c:	0800aec7 	.word	0x0800aec7
 800ae10:	0800aec7 	.word	0x0800aec7
 800ae14:	0800aec7 	.word	0x0800aec7
 800ae18:	0800ae93 	.word	0x0800ae93
 800ae1c:	0800aec7 	.word	0x0800aec7
 800ae20:	0800aec7 	.word	0x0800aec7
 800ae24:	0800aec7 	.word	0x0800aec7
 800ae28:	0800aec7 	.word	0x0800aec7
 800ae2c:	0800aec7 	.word	0x0800aec7
 800ae30:	0800aec7 	.word	0x0800aec7
 800ae34:	0800aec7 	.word	0x0800aec7
 800ae38:	0800aec7 	.word	0x0800aec7
 800ae3c:	0800aec7 	.word	0x0800aec7
 800ae40:	0800aec7 	.word	0x0800aec7
 800ae44:	0800aec7 	.word	0x0800aec7
 800ae48:	0800aec7 	.word	0x0800aec7
 800ae4c:	0800aec7 	.word	0x0800aec7
 800ae50:	0800aec7 	.word	0x0800aec7
 800ae54:	0800aec7 	.word	0x0800aec7
 800ae58:	0800aeb9 	.word	0x0800aeb9
 800ae5c:	2b40      	cmp	r3, #64	@ 0x40
 800ae5e:	d02e      	beq.n	800aebe <UART_SetConfig+0xa36>
 800ae60:	e031      	b.n	800aec6 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ae62:	f7fd fbd1 	bl	8008608 <HAL_RCC_GetPCLK1Freq>
 800ae66:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ae68:	e033      	b.n	800aed2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ae6a:	f7fd fbe3 	bl	8008634 <HAL_RCC_GetPCLK2Freq>
 800ae6e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ae70:	e02f      	b.n	800aed2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ae72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ae76:	4618      	mov	r0, r3
 800ae78:	f7fe fe12 	bl	8009aa0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ae7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae80:	e027      	b.n	800aed2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ae82:	f107 0318 	add.w	r3, r7, #24
 800ae86:	4618      	mov	r0, r3
 800ae88:	f7fe ff5e 	bl	8009d48 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ae8c:	69fb      	ldr	r3, [r7, #28]
 800ae8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae90:	e01f      	b.n	800aed2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ae92:	4b2d      	ldr	r3, [pc, #180]	@ (800af48 <UART_SetConfig+0xac0>)
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	f003 0320 	and.w	r3, r3, #32
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d009      	beq.n	800aeb2 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ae9e:	4b2a      	ldr	r3, [pc, #168]	@ (800af48 <UART_SetConfig+0xac0>)
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	08db      	lsrs	r3, r3, #3
 800aea4:	f003 0303 	and.w	r3, r3, #3
 800aea8:	4a28      	ldr	r2, [pc, #160]	@ (800af4c <UART_SetConfig+0xac4>)
 800aeaa:	fa22 f303 	lsr.w	r3, r2, r3
 800aeae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800aeb0:	e00f      	b.n	800aed2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800aeb2:	4b26      	ldr	r3, [pc, #152]	@ (800af4c <UART_SetConfig+0xac4>)
 800aeb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aeb6:	e00c      	b.n	800aed2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800aeb8:	4b25      	ldr	r3, [pc, #148]	@ (800af50 <UART_SetConfig+0xac8>)
 800aeba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aebc:	e009      	b.n	800aed2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aebe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aec2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aec4:	e005      	b.n	800aed2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800aec6:	2300      	movs	r3, #0
 800aec8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800aeca:	2301      	movs	r3, #1
 800aecc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800aed0:	bf00      	nop
    }

    if (pclk != 0U)
 800aed2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d021      	beq.n	800af1c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aed8:	697b      	ldr	r3, [r7, #20]
 800aeda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aedc:	4a1d      	ldr	r2, [pc, #116]	@ (800af54 <UART_SetConfig+0xacc>)
 800aede:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aee2:	461a      	mov	r2, r3
 800aee4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aee6:	fbb3 f2f2 	udiv	r2, r3, r2
 800aeea:	697b      	ldr	r3, [r7, #20]
 800aeec:	685b      	ldr	r3, [r3, #4]
 800aeee:	085b      	lsrs	r3, r3, #1
 800aef0:	441a      	add	r2, r3
 800aef2:	697b      	ldr	r3, [r7, #20]
 800aef4:	685b      	ldr	r3, [r3, #4]
 800aef6:	fbb2 f3f3 	udiv	r3, r2, r3
 800aefa:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aefc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aefe:	2b0f      	cmp	r3, #15
 800af00:	d909      	bls.n	800af16 <UART_SetConfig+0xa8e>
 800af02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800af08:	d205      	bcs.n	800af16 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800af0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af0c:	b29a      	uxth	r2, r3
 800af0e:	697b      	ldr	r3, [r7, #20]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	60da      	str	r2, [r3, #12]
 800af14:	e002      	b.n	800af1c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800af16:	2301      	movs	r3, #1
 800af18:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800af1c:	697b      	ldr	r3, [r7, #20]
 800af1e:	2201      	movs	r2, #1
 800af20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800af24:	697b      	ldr	r3, [r7, #20]
 800af26:	2201      	movs	r2, #1
 800af28:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800af2c:	697b      	ldr	r3, [r7, #20]
 800af2e:	2200      	movs	r2, #0
 800af30:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800af32:	697b      	ldr	r3, [r7, #20]
 800af34:	2200      	movs	r2, #0
 800af36:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800af38:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800af3c:	4618      	mov	r0, r3
 800af3e:	3748      	adds	r7, #72	@ 0x48
 800af40:	46bd      	mov	sp, r7
 800af42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800af46:	bf00      	nop
 800af48:	58024400 	.word	0x58024400
 800af4c:	03d09000 	.word	0x03d09000
 800af50:	003d0900 	.word	0x003d0900
 800af54:	0800e1d8 	.word	0x0800e1d8

0800af58 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800af58:	b480      	push	{r7}
 800af5a:	b083      	sub	sp, #12
 800af5c:	af00      	add	r7, sp, #0
 800af5e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af64:	f003 0308 	and.w	r3, r3, #8
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d00a      	beq.n	800af82 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	685b      	ldr	r3, [r3, #4]
 800af72:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	430a      	orrs	r2, r1
 800af80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af86:	f003 0301 	and.w	r3, r3, #1
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d00a      	beq.n	800afa4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	685b      	ldr	r3, [r3, #4]
 800af94:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	430a      	orrs	r2, r1
 800afa2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afa8:	f003 0302 	and.w	r3, r3, #2
 800afac:	2b00      	cmp	r3, #0
 800afae:	d00a      	beq.n	800afc6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	685b      	ldr	r3, [r3, #4]
 800afb6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	430a      	orrs	r2, r1
 800afc4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afca:	f003 0304 	and.w	r3, r3, #4
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d00a      	beq.n	800afe8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	685b      	ldr	r3, [r3, #4]
 800afd8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	430a      	orrs	r2, r1
 800afe6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afec:	f003 0310 	and.w	r3, r3, #16
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d00a      	beq.n	800b00a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	689b      	ldr	r3, [r3, #8]
 800affa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	430a      	orrs	r2, r1
 800b008:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b00e:	f003 0320 	and.w	r3, r3, #32
 800b012:	2b00      	cmp	r3, #0
 800b014:	d00a      	beq.n	800b02c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	689b      	ldr	r3, [r3, #8]
 800b01c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	430a      	orrs	r2, r1
 800b02a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b030:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b034:	2b00      	cmp	r3, #0
 800b036:	d01a      	beq.n	800b06e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	685b      	ldr	r3, [r3, #4]
 800b03e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	430a      	orrs	r2, r1
 800b04c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b052:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b056:	d10a      	bne.n	800b06e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	685b      	ldr	r3, [r3, #4]
 800b05e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	430a      	orrs	r2, r1
 800b06c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b072:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b076:	2b00      	cmp	r3, #0
 800b078:	d00a      	beq.n	800b090 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	685b      	ldr	r3, [r3, #4]
 800b080:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	430a      	orrs	r2, r1
 800b08e:	605a      	str	r2, [r3, #4]
  }
}
 800b090:	bf00      	nop
 800b092:	370c      	adds	r7, #12
 800b094:	46bd      	mov	sp, r7
 800b096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b09a:	4770      	bx	lr

0800b09c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b09c:	b580      	push	{r7, lr}
 800b09e:	b098      	sub	sp, #96	@ 0x60
 800b0a0:	af02      	add	r7, sp, #8
 800b0a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	2200      	movs	r2, #0
 800b0a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b0ac:	f7f8 fd46 	bl	8003b3c <HAL_GetTick>
 800b0b0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	f003 0308 	and.w	r3, r3, #8
 800b0bc:	2b08      	cmp	r3, #8
 800b0be:	d12f      	bne.n	800b120 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b0c0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b0c4:	9300      	str	r3, [sp, #0]
 800b0c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b0c8:	2200      	movs	r2, #0
 800b0ca:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b0ce:	6878      	ldr	r0, [r7, #4]
 800b0d0:	f000 f88e 	bl	800b1f0 <UART_WaitOnFlagUntilTimeout>
 800b0d4:	4603      	mov	r3, r0
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d022      	beq.n	800b120 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0e2:	e853 3f00 	ldrex	r3, [r3]
 800b0e6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b0e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b0ee:	653b      	str	r3, [r7, #80]	@ 0x50
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	461a      	mov	r2, r3
 800b0f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b0f8:	647b      	str	r3, [r7, #68]	@ 0x44
 800b0fa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b0fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b100:	e841 2300 	strex	r3, r2, [r1]
 800b104:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b106:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d1e6      	bne.n	800b0da <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	2220      	movs	r2, #32
 800b110:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	2200      	movs	r2, #0
 800b118:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b11c:	2303      	movs	r3, #3
 800b11e:	e063      	b.n	800b1e8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	f003 0304 	and.w	r3, r3, #4
 800b12a:	2b04      	cmp	r3, #4
 800b12c:	d149      	bne.n	800b1c2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b12e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b132:	9300      	str	r3, [sp, #0]
 800b134:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b136:	2200      	movs	r2, #0
 800b138:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b13c:	6878      	ldr	r0, [r7, #4]
 800b13e:	f000 f857 	bl	800b1f0 <UART_WaitOnFlagUntilTimeout>
 800b142:	4603      	mov	r3, r0
 800b144:	2b00      	cmp	r3, #0
 800b146:	d03c      	beq.n	800b1c2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b14e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b150:	e853 3f00 	ldrex	r3, [r3]
 800b154:	623b      	str	r3, [r7, #32]
   return(result);
 800b156:	6a3b      	ldr	r3, [r7, #32]
 800b158:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b15c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	461a      	mov	r2, r3
 800b164:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b166:	633b      	str	r3, [r7, #48]	@ 0x30
 800b168:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b16a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b16c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b16e:	e841 2300 	strex	r3, r2, [r1]
 800b172:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b174:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b176:	2b00      	cmp	r3, #0
 800b178:	d1e6      	bne.n	800b148 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	3308      	adds	r3, #8
 800b180:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b182:	693b      	ldr	r3, [r7, #16]
 800b184:	e853 3f00 	ldrex	r3, [r3]
 800b188:	60fb      	str	r3, [r7, #12]
   return(result);
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	f023 0301 	bic.w	r3, r3, #1
 800b190:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	3308      	adds	r3, #8
 800b198:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b19a:	61fa      	str	r2, [r7, #28]
 800b19c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b19e:	69b9      	ldr	r1, [r7, #24]
 800b1a0:	69fa      	ldr	r2, [r7, #28]
 800b1a2:	e841 2300 	strex	r3, r2, [r1]
 800b1a6:	617b      	str	r3, [r7, #20]
   return(result);
 800b1a8:	697b      	ldr	r3, [r7, #20]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d1e5      	bne.n	800b17a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	2220      	movs	r2, #32
 800b1b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	2200      	movs	r2, #0
 800b1ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b1be:	2303      	movs	r3, #3
 800b1c0:	e012      	b.n	800b1e8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	2220      	movs	r2, #32
 800b1c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	2220      	movs	r2, #32
 800b1ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	2200      	movs	r2, #0
 800b1d6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	2200      	movs	r2, #0
 800b1dc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	2200      	movs	r2, #0
 800b1e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b1e6:	2300      	movs	r3, #0
}
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	3758      	adds	r7, #88	@ 0x58
 800b1ec:	46bd      	mov	sp, r7
 800b1ee:	bd80      	pop	{r7, pc}

0800b1f0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b084      	sub	sp, #16
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	60f8      	str	r0, [r7, #12]
 800b1f8:	60b9      	str	r1, [r7, #8]
 800b1fa:	603b      	str	r3, [r7, #0]
 800b1fc:	4613      	mov	r3, r2
 800b1fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b200:	e04f      	b.n	800b2a2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b202:	69bb      	ldr	r3, [r7, #24]
 800b204:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b208:	d04b      	beq.n	800b2a2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b20a:	f7f8 fc97 	bl	8003b3c <HAL_GetTick>
 800b20e:	4602      	mov	r2, r0
 800b210:	683b      	ldr	r3, [r7, #0]
 800b212:	1ad3      	subs	r3, r2, r3
 800b214:	69ba      	ldr	r2, [r7, #24]
 800b216:	429a      	cmp	r2, r3
 800b218:	d302      	bcc.n	800b220 <UART_WaitOnFlagUntilTimeout+0x30>
 800b21a:	69bb      	ldr	r3, [r7, #24]
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d101      	bne.n	800b224 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b220:	2303      	movs	r3, #3
 800b222:	e04e      	b.n	800b2c2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	f003 0304 	and.w	r3, r3, #4
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d037      	beq.n	800b2a2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b232:	68bb      	ldr	r3, [r7, #8]
 800b234:	2b80      	cmp	r3, #128	@ 0x80
 800b236:	d034      	beq.n	800b2a2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b238:	68bb      	ldr	r3, [r7, #8]
 800b23a:	2b40      	cmp	r3, #64	@ 0x40
 800b23c:	d031      	beq.n	800b2a2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	69db      	ldr	r3, [r3, #28]
 800b244:	f003 0308 	and.w	r3, r3, #8
 800b248:	2b08      	cmp	r3, #8
 800b24a:	d110      	bne.n	800b26e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	2208      	movs	r2, #8
 800b252:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b254:	68f8      	ldr	r0, [r7, #12]
 800b256:	f000 f839 	bl	800b2cc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	2208      	movs	r2, #8
 800b25e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	2200      	movs	r2, #0
 800b266:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b26a:	2301      	movs	r3, #1
 800b26c:	e029      	b.n	800b2c2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	69db      	ldr	r3, [r3, #28]
 800b274:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b278:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b27c:	d111      	bne.n	800b2a2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b286:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b288:	68f8      	ldr	r0, [r7, #12]
 800b28a:	f000 f81f 	bl	800b2cc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	2220      	movs	r2, #32
 800b292:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	2200      	movs	r2, #0
 800b29a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b29e:	2303      	movs	r3, #3
 800b2a0:	e00f      	b.n	800b2c2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	69da      	ldr	r2, [r3, #28]
 800b2a8:	68bb      	ldr	r3, [r7, #8]
 800b2aa:	4013      	ands	r3, r2
 800b2ac:	68ba      	ldr	r2, [r7, #8]
 800b2ae:	429a      	cmp	r2, r3
 800b2b0:	bf0c      	ite	eq
 800b2b2:	2301      	moveq	r3, #1
 800b2b4:	2300      	movne	r3, #0
 800b2b6:	b2db      	uxtb	r3, r3
 800b2b8:	461a      	mov	r2, r3
 800b2ba:	79fb      	ldrb	r3, [r7, #7]
 800b2bc:	429a      	cmp	r2, r3
 800b2be:	d0a0      	beq.n	800b202 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b2c0:	2300      	movs	r3, #0
}
 800b2c2:	4618      	mov	r0, r3
 800b2c4:	3710      	adds	r7, #16
 800b2c6:	46bd      	mov	sp, r7
 800b2c8:	bd80      	pop	{r7, pc}
	...

0800b2cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b2cc:	b480      	push	{r7}
 800b2ce:	b095      	sub	sp, #84	@ 0x54
 800b2d0:	af00      	add	r7, sp, #0
 800b2d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2dc:	e853 3f00 	ldrex	r3, [r3]
 800b2e0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b2e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b2e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	461a      	mov	r2, r3
 800b2f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b2f2:	643b      	str	r3, [r7, #64]	@ 0x40
 800b2f4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2f6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b2f8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b2fa:	e841 2300 	strex	r3, r2, [r1]
 800b2fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b300:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b302:	2b00      	cmp	r3, #0
 800b304:	d1e6      	bne.n	800b2d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	3308      	adds	r3, #8
 800b30c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b30e:	6a3b      	ldr	r3, [r7, #32]
 800b310:	e853 3f00 	ldrex	r3, [r3]
 800b314:	61fb      	str	r3, [r7, #28]
   return(result);
 800b316:	69fa      	ldr	r2, [r7, #28]
 800b318:	4b1e      	ldr	r3, [pc, #120]	@ (800b394 <UART_EndRxTransfer+0xc8>)
 800b31a:	4013      	ands	r3, r2
 800b31c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	3308      	adds	r3, #8
 800b324:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b326:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b328:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b32a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b32c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b32e:	e841 2300 	strex	r3, r2, [r1]
 800b332:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b336:	2b00      	cmp	r3, #0
 800b338:	d1e5      	bne.n	800b306 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b33e:	2b01      	cmp	r3, #1
 800b340:	d118      	bne.n	800b374 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	e853 3f00 	ldrex	r3, [r3]
 800b34e:	60bb      	str	r3, [r7, #8]
   return(result);
 800b350:	68bb      	ldr	r3, [r7, #8]
 800b352:	f023 0310 	bic.w	r3, r3, #16
 800b356:	647b      	str	r3, [r7, #68]	@ 0x44
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	461a      	mov	r2, r3
 800b35e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b360:	61bb      	str	r3, [r7, #24]
 800b362:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b364:	6979      	ldr	r1, [r7, #20]
 800b366:	69ba      	ldr	r2, [r7, #24]
 800b368:	e841 2300 	strex	r3, r2, [r1]
 800b36c:	613b      	str	r3, [r7, #16]
   return(result);
 800b36e:	693b      	ldr	r3, [r7, #16]
 800b370:	2b00      	cmp	r3, #0
 800b372:	d1e6      	bne.n	800b342 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	2220      	movs	r2, #32
 800b378:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	2200      	movs	r2, #0
 800b380:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	2200      	movs	r2, #0
 800b386:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b388:	bf00      	nop
 800b38a:	3754      	adds	r7, #84	@ 0x54
 800b38c:	46bd      	mov	sp, r7
 800b38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b392:	4770      	bx	lr
 800b394:	effffffe 	.word	0xeffffffe

0800b398 <__cvt>:
 800b398:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b39a:	ed2d 8b02 	vpush	{d8}
 800b39e:	eeb0 8b40 	vmov.f64	d8, d0
 800b3a2:	b085      	sub	sp, #20
 800b3a4:	4617      	mov	r7, r2
 800b3a6:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800b3a8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b3aa:	ee18 2a90 	vmov	r2, s17
 800b3ae:	f025 0520 	bic.w	r5, r5, #32
 800b3b2:	2a00      	cmp	r2, #0
 800b3b4:	bfb6      	itet	lt
 800b3b6:	222d      	movlt	r2, #45	@ 0x2d
 800b3b8:	2200      	movge	r2, #0
 800b3ba:	eeb1 8b40 	vneglt.f64	d8, d0
 800b3be:	2d46      	cmp	r5, #70	@ 0x46
 800b3c0:	460c      	mov	r4, r1
 800b3c2:	701a      	strb	r2, [r3, #0]
 800b3c4:	d004      	beq.n	800b3d0 <__cvt+0x38>
 800b3c6:	2d45      	cmp	r5, #69	@ 0x45
 800b3c8:	d100      	bne.n	800b3cc <__cvt+0x34>
 800b3ca:	3401      	adds	r4, #1
 800b3cc:	2102      	movs	r1, #2
 800b3ce:	e000      	b.n	800b3d2 <__cvt+0x3a>
 800b3d0:	2103      	movs	r1, #3
 800b3d2:	ab03      	add	r3, sp, #12
 800b3d4:	9301      	str	r3, [sp, #4]
 800b3d6:	ab02      	add	r3, sp, #8
 800b3d8:	9300      	str	r3, [sp, #0]
 800b3da:	4622      	mov	r2, r4
 800b3dc:	4633      	mov	r3, r6
 800b3de:	eeb0 0b48 	vmov.f64	d0, d8
 800b3e2:	f000 ff31 	bl	800c248 <_dtoa_r>
 800b3e6:	2d47      	cmp	r5, #71	@ 0x47
 800b3e8:	d114      	bne.n	800b414 <__cvt+0x7c>
 800b3ea:	07fb      	lsls	r3, r7, #31
 800b3ec:	d50a      	bpl.n	800b404 <__cvt+0x6c>
 800b3ee:	1902      	adds	r2, r0, r4
 800b3f0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b3f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3f8:	bf08      	it	eq
 800b3fa:	9203      	streq	r2, [sp, #12]
 800b3fc:	2130      	movs	r1, #48	@ 0x30
 800b3fe:	9b03      	ldr	r3, [sp, #12]
 800b400:	4293      	cmp	r3, r2
 800b402:	d319      	bcc.n	800b438 <__cvt+0xa0>
 800b404:	9b03      	ldr	r3, [sp, #12]
 800b406:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b408:	1a1b      	subs	r3, r3, r0
 800b40a:	6013      	str	r3, [r2, #0]
 800b40c:	b005      	add	sp, #20
 800b40e:	ecbd 8b02 	vpop	{d8}
 800b412:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b414:	2d46      	cmp	r5, #70	@ 0x46
 800b416:	eb00 0204 	add.w	r2, r0, r4
 800b41a:	d1e9      	bne.n	800b3f0 <__cvt+0x58>
 800b41c:	7803      	ldrb	r3, [r0, #0]
 800b41e:	2b30      	cmp	r3, #48	@ 0x30
 800b420:	d107      	bne.n	800b432 <__cvt+0x9a>
 800b422:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b426:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b42a:	bf1c      	itt	ne
 800b42c:	f1c4 0401 	rsbne	r4, r4, #1
 800b430:	6034      	strne	r4, [r6, #0]
 800b432:	6833      	ldr	r3, [r6, #0]
 800b434:	441a      	add	r2, r3
 800b436:	e7db      	b.n	800b3f0 <__cvt+0x58>
 800b438:	1c5c      	adds	r4, r3, #1
 800b43a:	9403      	str	r4, [sp, #12]
 800b43c:	7019      	strb	r1, [r3, #0]
 800b43e:	e7de      	b.n	800b3fe <__cvt+0x66>

0800b440 <__exponent>:
 800b440:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b442:	2900      	cmp	r1, #0
 800b444:	bfba      	itte	lt
 800b446:	4249      	neglt	r1, r1
 800b448:	232d      	movlt	r3, #45	@ 0x2d
 800b44a:	232b      	movge	r3, #43	@ 0x2b
 800b44c:	2909      	cmp	r1, #9
 800b44e:	7002      	strb	r2, [r0, #0]
 800b450:	7043      	strb	r3, [r0, #1]
 800b452:	dd29      	ble.n	800b4a8 <__exponent+0x68>
 800b454:	f10d 0307 	add.w	r3, sp, #7
 800b458:	461d      	mov	r5, r3
 800b45a:	270a      	movs	r7, #10
 800b45c:	461a      	mov	r2, r3
 800b45e:	fbb1 f6f7 	udiv	r6, r1, r7
 800b462:	fb07 1416 	mls	r4, r7, r6, r1
 800b466:	3430      	adds	r4, #48	@ 0x30
 800b468:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b46c:	460c      	mov	r4, r1
 800b46e:	2c63      	cmp	r4, #99	@ 0x63
 800b470:	f103 33ff 	add.w	r3, r3, #4294967295
 800b474:	4631      	mov	r1, r6
 800b476:	dcf1      	bgt.n	800b45c <__exponent+0x1c>
 800b478:	3130      	adds	r1, #48	@ 0x30
 800b47a:	1e94      	subs	r4, r2, #2
 800b47c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b480:	1c41      	adds	r1, r0, #1
 800b482:	4623      	mov	r3, r4
 800b484:	42ab      	cmp	r3, r5
 800b486:	d30a      	bcc.n	800b49e <__exponent+0x5e>
 800b488:	f10d 0309 	add.w	r3, sp, #9
 800b48c:	1a9b      	subs	r3, r3, r2
 800b48e:	42ac      	cmp	r4, r5
 800b490:	bf88      	it	hi
 800b492:	2300      	movhi	r3, #0
 800b494:	3302      	adds	r3, #2
 800b496:	4403      	add	r3, r0
 800b498:	1a18      	subs	r0, r3, r0
 800b49a:	b003      	add	sp, #12
 800b49c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b49e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b4a2:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b4a6:	e7ed      	b.n	800b484 <__exponent+0x44>
 800b4a8:	2330      	movs	r3, #48	@ 0x30
 800b4aa:	3130      	adds	r1, #48	@ 0x30
 800b4ac:	7083      	strb	r3, [r0, #2]
 800b4ae:	70c1      	strb	r1, [r0, #3]
 800b4b0:	1d03      	adds	r3, r0, #4
 800b4b2:	e7f1      	b.n	800b498 <__exponent+0x58>
 800b4b4:	0000      	movs	r0, r0
	...

0800b4b8 <_printf_float>:
 800b4b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4bc:	b08d      	sub	sp, #52	@ 0x34
 800b4be:	460c      	mov	r4, r1
 800b4c0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b4c4:	4616      	mov	r6, r2
 800b4c6:	461f      	mov	r7, r3
 800b4c8:	4605      	mov	r5, r0
 800b4ca:	f000 fdad 	bl	800c028 <_localeconv_r>
 800b4ce:	f8d0 b000 	ldr.w	fp, [r0]
 800b4d2:	4658      	mov	r0, fp
 800b4d4:	f7f4 ff54 	bl	8000380 <strlen>
 800b4d8:	2300      	movs	r3, #0
 800b4da:	930a      	str	r3, [sp, #40]	@ 0x28
 800b4dc:	f8d8 3000 	ldr.w	r3, [r8]
 800b4e0:	f894 9018 	ldrb.w	r9, [r4, #24]
 800b4e4:	6822      	ldr	r2, [r4, #0]
 800b4e6:	9005      	str	r0, [sp, #20]
 800b4e8:	3307      	adds	r3, #7
 800b4ea:	f023 0307 	bic.w	r3, r3, #7
 800b4ee:	f103 0108 	add.w	r1, r3, #8
 800b4f2:	f8c8 1000 	str.w	r1, [r8]
 800b4f6:	ed93 0b00 	vldr	d0, [r3]
 800b4fa:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800b758 <_printf_float+0x2a0>
 800b4fe:	eeb0 7bc0 	vabs.f64	d7, d0
 800b502:	eeb4 7b46 	vcmp.f64	d7, d6
 800b506:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b50a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800b50e:	dd24      	ble.n	800b55a <_printf_float+0xa2>
 800b510:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800b514:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b518:	d502      	bpl.n	800b520 <_printf_float+0x68>
 800b51a:	232d      	movs	r3, #45	@ 0x2d
 800b51c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b520:	498f      	ldr	r1, [pc, #572]	@ (800b760 <_printf_float+0x2a8>)
 800b522:	4b90      	ldr	r3, [pc, #576]	@ (800b764 <_printf_float+0x2ac>)
 800b524:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800b528:	bf8c      	ite	hi
 800b52a:	4688      	movhi	r8, r1
 800b52c:	4698      	movls	r8, r3
 800b52e:	f022 0204 	bic.w	r2, r2, #4
 800b532:	2303      	movs	r3, #3
 800b534:	6123      	str	r3, [r4, #16]
 800b536:	6022      	str	r2, [r4, #0]
 800b538:	f04f 0a00 	mov.w	sl, #0
 800b53c:	9700      	str	r7, [sp, #0]
 800b53e:	4633      	mov	r3, r6
 800b540:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b542:	4621      	mov	r1, r4
 800b544:	4628      	mov	r0, r5
 800b546:	f000 f9d1 	bl	800b8ec <_printf_common>
 800b54a:	3001      	adds	r0, #1
 800b54c:	f040 8089 	bne.w	800b662 <_printf_float+0x1aa>
 800b550:	f04f 30ff 	mov.w	r0, #4294967295
 800b554:	b00d      	add	sp, #52	@ 0x34
 800b556:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b55a:	eeb4 0b40 	vcmp.f64	d0, d0
 800b55e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b562:	d709      	bvc.n	800b578 <_printf_float+0xc0>
 800b564:	ee10 3a90 	vmov	r3, s1
 800b568:	2b00      	cmp	r3, #0
 800b56a:	bfbc      	itt	lt
 800b56c:	232d      	movlt	r3, #45	@ 0x2d
 800b56e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b572:	497d      	ldr	r1, [pc, #500]	@ (800b768 <_printf_float+0x2b0>)
 800b574:	4b7d      	ldr	r3, [pc, #500]	@ (800b76c <_printf_float+0x2b4>)
 800b576:	e7d5      	b.n	800b524 <_printf_float+0x6c>
 800b578:	6863      	ldr	r3, [r4, #4]
 800b57a:	1c59      	adds	r1, r3, #1
 800b57c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800b580:	d139      	bne.n	800b5f6 <_printf_float+0x13e>
 800b582:	2306      	movs	r3, #6
 800b584:	6063      	str	r3, [r4, #4]
 800b586:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b58a:	2300      	movs	r3, #0
 800b58c:	6022      	str	r2, [r4, #0]
 800b58e:	9303      	str	r3, [sp, #12]
 800b590:	ab0a      	add	r3, sp, #40	@ 0x28
 800b592:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800b596:	ab09      	add	r3, sp, #36	@ 0x24
 800b598:	9300      	str	r3, [sp, #0]
 800b59a:	6861      	ldr	r1, [r4, #4]
 800b59c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b5a0:	4628      	mov	r0, r5
 800b5a2:	f7ff fef9 	bl	800b398 <__cvt>
 800b5a6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b5aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b5ac:	4680      	mov	r8, r0
 800b5ae:	d129      	bne.n	800b604 <_printf_float+0x14c>
 800b5b0:	1cc8      	adds	r0, r1, #3
 800b5b2:	db02      	blt.n	800b5ba <_printf_float+0x102>
 800b5b4:	6863      	ldr	r3, [r4, #4]
 800b5b6:	4299      	cmp	r1, r3
 800b5b8:	dd41      	ble.n	800b63e <_printf_float+0x186>
 800b5ba:	f1a9 0902 	sub.w	r9, r9, #2
 800b5be:	fa5f f989 	uxtb.w	r9, r9
 800b5c2:	3901      	subs	r1, #1
 800b5c4:	464a      	mov	r2, r9
 800b5c6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b5ca:	9109      	str	r1, [sp, #36]	@ 0x24
 800b5cc:	f7ff ff38 	bl	800b440 <__exponent>
 800b5d0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b5d2:	1813      	adds	r3, r2, r0
 800b5d4:	2a01      	cmp	r2, #1
 800b5d6:	4682      	mov	sl, r0
 800b5d8:	6123      	str	r3, [r4, #16]
 800b5da:	dc02      	bgt.n	800b5e2 <_printf_float+0x12a>
 800b5dc:	6822      	ldr	r2, [r4, #0]
 800b5de:	07d2      	lsls	r2, r2, #31
 800b5e0:	d501      	bpl.n	800b5e6 <_printf_float+0x12e>
 800b5e2:	3301      	adds	r3, #1
 800b5e4:	6123      	str	r3, [r4, #16]
 800b5e6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d0a6      	beq.n	800b53c <_printf_float+0x84>
 800b5ee:	232d      	movs	r3, #45	@ 0x2d
 800b5f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b5f4:	e7a2      	b.n	800b53c <_printf_float+0x84>
 800b5f6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b5fa:	d1c4      	bne.n	800b586 <_printf_float+0xce>
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d1c2      	bne.n	800b586 <_printf_float+0xce>
 800b600:	2301      	movs	r3, #1
 800b602:	e7bf      	b.n	800b584 <_printf_float+0xcc>
 800b604:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800b608:	d9db      	bls.n	800b5c2 <_printf_float+0x10a>
 800b60a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800b60e:	d118      	bne.n	800b642 <_printf_float+0x18a>
 800b610:	2900      	cmp	r1, #0
 800b612:	6863      	ldr	r3, [r4, #4]
 800b614:	dd0b      	ble.n	800b62e <_printf_float+0x176>
 800b616:	6121      	str	r1, [r4, #16]
 800b618:	b913      	cbnz	r3, 800b620 <_printf_float+0x168>
 800b61a:	6822      	ldr	r2, [r4, #0]
 800b61c:	07d0      	lsls	r0, r2, #31
 800b61e:	d502      	bpl.n	800b626 <_printf_float+0x16e>
 800b620:	3301      	adds	r3, #1
 800b622:	440b      	add	r3, r1
 800b624:	6123      	str	r3, [r4, #16]
 800b626:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b628:	f04f 0a00 	mov.w	sl, #0
 800b62c:	e7db      	b.n	800b5e6 <_printf_float+0x12e>
 800b62e:	b913      	cbnz	r3, 800b636 <_printf_float+0x17e>
 800b630:	6822      	ldr	r2, [r4, #0]
 800b632:	07d2      	lsls	r2, r2, #31
 800b634:	d501      	bpl.n	800b63a <_printf_float+0x182>
 800b636:	3302      	adds	r3, #2
 800b638:	e7f4      	b.n	800b624 <_printf_float+0x16c>
 800b63a:	2301      	movs	r3, #1
 800b63c:	e7f2      	b.n	800b624 <_printf_float+0x16c>
 800b63e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800b642:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b644:	4299      	cmp	r1, r3
 800b646:	db05      	blt.n	800b654 <_printf_float+0x19c>
 800b648:	6823      	ldr	r3, [r4, #0]
 800b64a:	6121      	str	r1, [r4, #16]
 800b64c:	07d8      	lsls	r0, r3, #31
 800b64e:	d5ea      	bpl.n	800b626 <_printf_float+0x16e>
 800b650:	1c4b      	adds	r3, r1, #1
 800b652:	e7e7      	b.n	800b624 <_printf_float+0x16c>
 800b654:	2900      	cmp	r1, #0
 800b656:	bfd4      	ite	le
 800b658:	f1c1 0202 	rsble	r2, r1, #2
 800b65c:	2201      	movgt	r2, #1
 800b65e:	4413      	add	r3, r2
 800b660:	e7e0      	b.n	800b624 <_printf_float+0x16c>
 800b662:	6823      	ldr	r3, [r4, #0]
 800b664:	055a      	lsls	r2, r3, #21
 800b666:	d407      	bmi.n	800b678 <_printf_float+0x1c0>
 800b668:	6923      	ldr	r3, [r4, #16]
 800b66a:	4642      	mov	r2, r8
 800b66c:	4631      	mov	r1, r6
 800b66e:	4628      	mov	r0, r5
 800b670:	47b8      	blx	r7
 800b672:	3001      	adds	r0, #1
 800b674:	d12a      	bne.n	800b6cc <_printf_float+0x214>
 800b676:	e76b      	b.n	800b550 <_printf_float+0x98>
 800b678:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800b67c:	f240 80e0 	bls.w	800b840 <_printf_float+0x388>
 800b680:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800b684:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b688:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b68c:	d133      	bne.n	800b6f6 <_printf_float+0x23e>
 800b68e:	4a38      	ldr	r2, [pc, #224]	@ (800b770 <_printf_float+0x2b8>)
 800b690:	2301      	movs	r3, #1
 800b692:	4631      	mov	r1, r6
 800b694:	4628      	mov	r0, r5
 800b696:	47b8      	blx	r7
 800b698:	3001      	adds	r0, #1
 800b69a:	f43f af59 	beq.w	800b550 <_printf_float+0x98>
 800b69e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b6a2:	4543      	cmp	r3, r8
 800b6a4:	db02      	blt.n	800b6ac <_printf_float+0x1f4>
 800b6a6:	6823      	ldr	r3, [r4, #0]
 800b6a8:	07d8      	lsls	r0, r3, #31
 800b6aa:	d50f      	bpl.n	800b6cc <_printf_float+0x214>
 800b6ac:	9b05      	ldr	r3, [sp, #20]
 800b6ae:	465a      	mov	r2, fp
 800b6b0:	4631      	mov	r1, r6
 800b6b2:	4628      	mov	r0, r5
 800b6b4:	47b8      	blx	r7
 800b6b6:	3001      	adds	r0, #1
 800b6b8:	f43f af4a 	beq.w	800b550 <_printf_float+0x98>
 800b6bc:	f04f 0900 	mov.w	r9, #0
 800b6c0:	f108 38ff 	add.w	r8, r8, #4294967295
 800b6c4:	f104 0a1a 	add.w	sl, r4, #26
 800b6c8:	45c8      	cmp	r8, r9
 800b6ca:	dc09      	bgt.n	800b6e0 <_printf_float+0x228>
 800b6cc:	6823      	ldr	r3, [r4, #0]
 800b6ce:	079b      	lsls	r3, r3, #30
 800b6d0:	f100 8107 	bmi.w	800b8e2 <_printf_float+0x42a>
 800b6d4:	68e0      	ldr	r0, [r4, #12]
 800b6d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b6d8:	4298      	cmp	r0, r3
 800b6da:	bfb8      	it	lt
 800b6dc:	4618      	movlt	r0, r3
 800b6de:	e739      	b.n	800b554 <_printf_float+0x9c>
 800b6e0:	2301      	movs	r3, #1
 800b6e2:	4652      	mov	r2, sl
 800b6e4:	4631      	mov	r1, r6
 800b6e6:	4628      	mov	r0, r5
 800b6e8:	47b8      	blx	r7
 800b6ea:	3001      	adds	r0, #1
 800b6ec:	f43f af30 	beq.w	800b550 <_printf_float+0x98>
 800b6f0:	f109 0901 	add.w	r9, r9, #1
 800b6f4:	e7e8      	b.n	800b6c8 <_printf_float+0x210>
 800b6f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	dc3b      	bgt.n	800b774 <_printf_float+0x2bc>
 800b6fc:	4a1c      	ldr	r2, [pc, #112]	@ (800b770 <_printf_float+0x2b8>)
 800b6fe:	2301      	movs	r3, #1
 800b700:	4631      	mov	r1, r6
 800b702:	4628      	mov	r0, r5
 800b704:	47b8      	blx	r7
 800b706:	3001      	adds	r0, #1
 800b708:	f43f af22 	beq.w	800b550 <_printf_float+0x98>
 800b70c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b710:	ea59 0303 	orrs.w	r3, r9, r3
 800b714:	d102      	bne.n	800b71c <_printf_float+0x264>
 800b716:	6823      	ldr	r3, [r4, #0]
 800b718:	07d9      	lsls	r1, r3, #31
 800b71a:	d5d7      	bpl.n	800b6cc <_printf_float+0x214>
 800b71c:	9b05      	ldr	r3, [sp, #20]
 800b71e:	465a      	mov	r2, fp
 800b720:	4631      	mov	r1, r6
 800b722:	4628      	mov	r0, r5
 800b724:	47b8      	blx	r7
 800b726:	3001      	adds	r0, #1
 800b728:	f43f af12 	beq.w	800b550 <_printf_float+0x98>
 800b72c:	f04f 0a00 	mov.w	sl, #0
 800b730:	f104 0b1a 	add.w	fp, r4, #26
 800b734:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b736:	425b      	negs	r3, r3
 800b738:	4553      	cmp	r3, sl
 800b73a:	dc01      	bgt.n	800b740 <_printf_float+0x288>
 800b73c:	464b      	mov	r3, r9
 800b73e:	e794      	b.n	800b66a <_printf_float+0x1b2>
 800b740:	2301      	movs	r3, #1
 800b742:	465a      	mov	r2, fp
 800b744:	4631      	mov	r1, r6
 800b746:	4628      	mov	r0, r5
 800b748:	47b8      	blx	r7
 800b74a:	3001      	adds	r0, #1
 800b74c:	f43f af00 	beq.w	800b550 <_printf_float+0x98>
 800b750:	f10a 0a01 	add.w	sl, sl, #1
 800b754:	e7ee      	b.n	800b734 <_printf_float+0x27c>
 800b756:	bf00      	nop
 800b758:	ffffffff 	.word	0xffffffff
 800b75c:	7fefffff 	.word	0x7fefffff
 800b760:	0800e1f4 	.word	0x0800e1f4
 800b764:	0800e1f0 	.word	0x0800e1f0
 800b768:	0800e1fc 	.word	0x0800e1fc
 800b76c:	0800e1f8 	.word	0x0800e1f8
 800b770:	0800e200 	.word	0x0800e200
 800b774:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b776:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b77a:	4553      	cmp	r3, sl
 800b77c:	bfa8      	it	ge
 800b77e:	4653      	movge	r3, sl
 800b780:	2b00      	cmp	r3, #0
 800b782:	4699      	mov	r9, r3
 800b784:	dc37      	bgt.n	800b7f6 <_printf_float+0x33e>
 800b786:	2300      	movs	r3, #0
 800b788:	9307      	str	r3, [sp, #28]
 800b78a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b78e:	f104 021a 	add.w	r2, r4, #26
 800b792:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b794:	9907      	ldr	r1, [sp, #28]
 800b796:	9306      	str	r3, [sp, #24]
 800b798:	eba3 0309 	sub.w	r3, r3, r9
 800b79c:	428b      	cmp	r3, r1
 800b79e:	dc31      	bgt.n	800b804 <_printf_float+0x34c>
 800b7a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7a2:	459a      	cmp	sl, r3
 800b7a4:	dc3b      	bgt.n	800b81e <_printf_float+0x366>
 800b7a6:	6823      	ldr	r3, [r4, #0]
 800b7a8:	07da      	lsls	r2, r3, #31
 800b7aa:	d438      	bmi.n	800b81e <_printf_float+0x366>
 800b7ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7ae:	ebaa 0903 	sub.w	r9, sl, r3
 800b7b2:	9b06      	ldr	r3, [sp, #24]
 800b7b4:	ebaa 0303 	sub.w	r3, sl, r3
 800b7b8:	4599      	cmp	r9, r3
 800b7ba:	bfa8      	it	ge
 800b7bc:	4699      	movge	r9, r3
 800b7be:	f1b9 0f00 	cmp.w	r9, #0
 800b7c2:	dc34      	bgt.n	800b82e <_printf_float+0x376>
 800b7c4:	f04f 0800 	mov.w	r8, #0
 800b7c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b7cc:	f104 0b1a 	add.w	fp, r4, #26
 800b7d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7d2:	ebaa 0303 	sub.w	r3, sl, r3
 800b7d6:	eba3 0309 	sub.w	r3, r3, r9
 800b7da:	4543      	cmp	r3, r8
 800b7dc:	f77f af76 	ble.w	800b6cc <_printf_float+0x214>
 800b7e0:	2301      	movs	r3, #1
 800b7e2:	465a      	mov	r2, fp
 800b7e4:	4631      	mov	r1, r6
 800b7e6:	4628      	mov	r0, r5
 800b7e8:	47b8      	blx	r7
 800b7ea:	3001      	adds	r0, #1
 800b7ec:	f43f aeb0 	beq.w	800b550 <_printf_float+0x98>
 800b7f0:	f108 0801 	add.w	r8, r8, #1
 800b7f4:	e7ec      	b.n	800b7d0 <_printf_float+0x318>
 800b7f6:	4642      	mov	r2, r8
 800b7f8:	4631      	mov	r1, r6
 800b7fa:	4628      	mov	r0, r5
 800b7fc:	47b8      	blx	r7
 800b7fe:	3001      	adds	r0, #1
 800b800:	d1c1      	bne.n	800b786 <_printf_float+0x2ce>
 800b802:	e6a5      	b.n	800b550 <_printf_float+0x98>
 800b804:	2301      	movs	r3, #1
 800b806:	4631      	mov	r1, r6
 800b808:	4628      	mov	r0, r5
 800b80a:	9206      	str	r2, [sp, #24]
 800b80c:	47b8      	blx	r7
 800b80e:	3001      	adds	r0, #1
 800b810:	f43f ae9e 	beq.w	800b550 <_printf_float+0x98>
 800b814:	9b07      	ldr	r3, [sp, #28]
 800b816:	9a06      	ldr	r2, [sp, #24]
 800b818:	3301      	adds	r3, #1
 800b81a:	9307      	str	r3, [sp, #28]
 800b81c:	e7b9      	b.n	800b792 <_printf_float+0x2da>
 800b81e:	9b05      	ldr	r3, [sp, #20]
 800b820:	465a      	mov	r2, fp
 800b822:	4631      	mov	r1, r6
 800b824:	4628      	mov	r0, r5
 800b826:	47b8      	blx	r7
 800b828:	3001      	adds	r0, #1
 800b82a:	d1bf      	bne.n	800b7ac <_printf_float+0x2f4>
 800b82c:	e690      	b.n	800b550 <_printf_float+0x98>
 800b82e:	9a06      	ldr	r2, [sp, #24]
 800b830:	464b      	mov	r3, r9
 800b832:	4442      	add	r2, r8
 800b834:	4631      	mov	r1, r6
 800b836:	4628      	mov	r0, r5
 800b838:	47b8      	blx	r7
 800b83a:	3001      	adds	r0, #1
 800b83c:	d1c2      	bne.n	800b7c4 <_printf_float+0x30c>
 800b83e:	e687      	b.n	800b550 <_printf_float+0x98>
 800b840:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800b844:	f1b9 0f01 	cmp.w	r9, #1
 800b848:	dc01      	bgt.n	800b84e <_printf_float+0x396>
 800b84a:	07db      	lsls	r3, r3, #31
 800b84c:	d536      	bpl.n	800b8bc <_printf_float+0x404>
 800b84e:	2301      	movs	r3, #1
 800b850:	4642      	mov	r2, r8
 800b852:	4631      	mov	r1, r6
 800b854:	4628      	mov	r0, r5
 800b856:	47b8      	blx	r7
 800b858:	3001      	adds	r0, #1
 800b85a:	f43f ae79 	beq.w	800b550 <_printf_float+0x98>
 800b85e:	9b05      	ldr	r3, [sp, #20]
 800b860:	465a      	mov	r2, fp
 800b862:	4631      	mov	r1, r6
 800b864:	4628      	mov	r0, r5
 800b866:	47b8      	blx	r7
 800b868:	3001      	adds	r0, #1
 800b86a:	f43f ae71 	beq.w	800b550 <_printf_float+0x98>
 800b86e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800b872:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b87a:	f109 39ff 	add.w	r9, r9, #4294967295
 800b87e:	d018      	beq.n	800b8b2 <_printf_float+0x3fa>
 800b880:	464b      	mov	r3, r9
 800b882:	f108 0201 	add.w	r2, r8, #1
 800b886:	4631      	mov	r1, r6
 800b888:	4628      	mov	r0, r5
 800b88a:	47b8      	blx	r7
 800b88c:	3001      	adds	r0, #1
 800b88e:	d10c      	bne.n	800b8aa <_printf_float+0x3f2>
 800b890:	e65e      	b.n	800b550 <_printf_float+0x98>
 800b892:	2301      	movs	r3, #1
 800b894:	465a      	mov	r2, fp
 800b896:	4631      	mov	r1, r6
 800b898:	4628      	mov	r0, r5
 800b89a:	47b8      	blx	r7
 800b89c:	3001      	adds	r0, #1
 800b89e:	f43f ae57 	beq.w	800b550 <_printf_float+0x98>
 800b8a2:	f108 0801 	add.w	r8, r8, #1
 800b8a6:	45c8      	cmp	r8, r9
 800b8a8:	dbf3      	blt.n	800b892 <_printf_float+0x3da>
 800b8aa:	4653      	mov	r3, sl
 800b8ac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b8b0:	e6dc      	b.n	800b66c <_printf_float+0x1b4>
 800b8b2:	f04f 0800 	mov.w	r8, #0
 800b8b6:	f104 0b1a 	add.w	fp, r4, #26
 800b8ba:	e7f4      	b.n	800b8a6 <_printf_float+0x3ee>
 800b8bc:	2301      	movs	r3, #1
 800b8be:	4642      	mov	r2, r8
 800b8c0:	e7e1      	b.n	800b886 <_printf_float+0x3ce>
 800b8c2:	2301      	movs	r3, #1
 800b8c4:	464a      	mov	r2, r9
 800b8c6:	4631      	mov	r1, r6
 800b8c8:	4628      	mov	r0, r5
 800b8ca:	47b8      	blx	r7
 800b8cc:	3001      	adds	r0, #1
 800b8ce:	f43f ae3f 	beq.w	800b550 <_printf_float+0x98>
 800b8d2:	f108 0801 	add.w	r8, r8, #1
 800b8d6:	68e3      	ldr	r3, [r4, #12]
 800b8d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b8da:	1a5b      	subs	r3, r3, r1
 800b8dc:	4543      	cmp	r3, r8
 800b8de:	dcf0      	bgt.n	800b8c2 <_printf_float+0x40a>
 800b8e0:	e6f8      	b.n	800b6d4 <_printf_float+0x21c>
 800b8e2:	f04f 0800 	mov.w	r8, #0
 800b8e6:	f104 0919 	add.w	r9, r4, #25
 800b8ea:	e7f4      	b.n	800b8d6 <_printf_float+0x41e>

0800b8ec <_printf_common>:
 800b8ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8f0:	4616      	mov	r6, r2
 800b8f2:	4698      	mov	r8, r3
 800b8f4:	688a      	ldr	r2, [r1, #8]
 800b8f6:	690b      	ldr	r3, [r1, #16]
 800b8f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b8fc:	4293      	cmp	r3, r2
 800b8fe:	bfb8      	it	lt
 800b900:	4613      	movlt	r3, r2
 800b902:	6033      	str	r3, [r6, #0]
 800b904:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b908:	4607      	mov	r7, r0
 800b90a:	460c      	mov	r4, r1
 800b90c:	b10a      	cbz	r2, 800b912 <_printf_common+0x26>
 800b90e:	3301      	adds	r3, #1
 800b910:	6033      	str	r3, [r6, #0]
 800b912:	6823      	ldr	r3, [r4, #0]
 800b914:	0699      	lsls	r1, r3, #26
 800b916:	bf42      	ittt	mi
 800b918:	6833      	ldrmi	r3, [r6, #0]
 800b91a:	3302      	addmi	r3, #2
 800b91c:	6033      	strmi	r3, [r6, #0]
 800b91e:	6825      	ldr	r5, [r4, #0]
 800b920:	f015 0506 	ands.w	r5, r5, #6
 800b924:	d106      	bne.n	800b934 <_printf_common+0x48>
 800b926:	f104 0a19 	add.w	sl, r4, #25
 800b92a:	68e3      	ldr	r3, [r4, #12]
 800b92c:	6832      	ldr	r2, [r6, #0]
 800b92e:	1a9b      	subs	r3, r3, r2
 800b930:	42ab      	cmp	r3, r5
 800b932:	dc26      	bgt.n	800b982 <_printf_common+0x96>
 800b934:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b938:	6822      	ldr	r2, [r4, #0]
 800b93a:	3b00      	subs	r3, #0
 800b93c:	bf18      	it	ne
 800b93e:	2301      	movne	r3, #1
 800b940:	0692      	lsls	r2, r2, #26
 800b942:	d42b      	bmi.n	800b99c <_printf_common+0xb0>
 800b944:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b948:	4641      	mov	r1, r8
 800b94a:	4638      	mov	r0, r7
 800b94c:	47c8      	blx	r9
 800b94e:	3001      	adds	r0, #1
 800b950:	d01e      	beq.n	800b990 <_printf_common+0xa4>
 800b952:	6823      	ldr	r3, [r4, #0]
 800b954:	6922      	ldr	r2, [r4, #16]
 800b956:	f003 0306 	and.w	r3, r3, #6
 800b95a:	2b04      	cmp	r3, #4
 800b95c:	bf02      	ittt	eq
 800b95e:	68e5      	ldreq	r5, [r4, #12]
 800b960:	6833      	ldreq	r3, [r6, #0]
 800b962:	1aed      	subeq	r5, r5, r3
 800b964:	68a3      	ldr	r3, [r4, #8]
 800b966:	bf0c      	ite	eq
 800b968:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b96c:	2500      	movne	r5, #0
 800b96e:	4293      	cmp	r3, r2
 800b970:	bfc4      	itt	gt
 800b972:	1a9b      	subgt	r3, r3, r2
 800b974:	18ed      	addgt	r5, r5, r3
 800b976:	2600      	movs	r6, #0
 800b978:	341a      	adds	r4, #26
 800b97a:	42b5      	cmp	r5, r6
 800b97c:	d11a      	bne.n	800b9b4 <_printf_common+0xc8>
 800b97e:	2000      	movs	r0, #0
 800b980:	e008      	b.n	800b994 <_printf_common+0xa8>
 800b982:	2301      	movs	r3, #1
 800b984:	4652      	mov	r2, sl
 800b986:	4641      	mov	r1, r8
 800b988:	4638      	mov	r0, r7
 800b98a:	47c8      	blx	r9
 800b98c:	3001      	adds	r0, #1
 800b98e:	d103      	bne.n	800b998 <_printf_common+0xac>
 800b990:	f04f 30ff 	mov.w	r0, #4294967295
 800b994:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b998:	3501      	adds	r5, #1
 800b99a:	e7c6      	b.n	800b92a <_printf_common+0x3e>
 800b99c:	18e1      	adds	r1, r4, r3
 800b99e:	1c5a      	adds	r2, r3, #1
 800b9a0:	2030      	movs	r0, #48	@ 0x30
 800b9a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b9a6:	4422      	add	r2, r4
 800b9a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b9ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b9b0:	3302      	adds	r3, #2
 800b9b2:	e7c7      	b.n	800b944 <_printf_common+0x58>
 800b9b4:	2301      	movs	r3, #1
 800b9b6:	4622      	mov	r2, r4
 800b9b8:	4641      	mov	r1, r8
 800b9ba:	4638      	mov	r0, r7
 800b9bc:	47c8      	blx	r9
 800b9be:	3001      	adds	r0, #1
 800b9c0:	d0e6      	beq.n	800b990 <_printf_common+0xa4>
 800b9c2:	3601      	adds	r6, #1
 800b9c4:	e7d9      	b.n	800b97a <_printf_common+0x8e>
	...

0800b9c8 <_printf_i>:
 800b9c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b9cc:	7e0f      	ldrb	r7, [r1, #24]
 800b9ce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b9d0:	2f78      	cmp	r7, #120	@ 0x78
 800b9d2:	4691      	mov	r9, r2
 800b9d4:	4680      	mov	r8, r0
 800b9d6:	460c      	mov	r4, r1
 800b9d8:	469a      	mov	sl, r3
 800b9da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b9de:	d807      	bhi.n	800b9f0 <_printf_i+0x28>
 800b9e0:	2f62      	cmp	r7, #98	@ 0x62
 800b9e2:	d80a      	bhi.n	800b9fa <_printf_i+0x32>
 800b9e4:	2f00      	cmp	r7, #0
 800b9e6:	f000 80d1 	beq.w	800bb8c <_printf_i+0x1c4>
 800b9ea:	2f58      	cmp	r7, #88	@ 0x58
 800b9ec:	f000 80b8 	beq.w	800bb60 <_printf_i+0x198>
 800b9f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b9f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b9f8:	e03a      	b.n	800ba70 <_printf_i+0xa8>
 800b9fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b9fe:	2b15      	cmp	r3, #21
 800ba00:	d8f6      	bhi.n	800b9f0 <_printf_i+0x28>
 800ba02:	a101      	add	r1, pc, #4	@ (adr r1, 800ba08 <_printf_i+0x40>)
 800ba04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ba08:	0800ba61 	.word	0x0800ba61
 800ba0c:	0800ba75 	.word	0x0800ba75
 800ba10:	0800b9f1 	.word	0x0800b9f1
 800ba14:	0800b9f1 	.word	0x0800b9f1
 800ba18:	0800b9f1 	.word	0x0800b9f1
 800ba1c:	0800b9f1 	.word	0x0800b9f1
 800ba20:	0800ba75 	.word	0x0800ba75
 800ba24:	0800b9f1 	.word	0x0800b9f1
 800ba28:	0800b9f1 	.word	0x0800b9f1
 800ba2c:	0800b9f1 	.word	0x0800b9f1
 800ba30:	0800b9f1 	.word	0x0800b9f1
 800ba34:	0800bb73 	.word	0x0800bb73
 800ba38:	0800ba9f 	.word	0x0800ba9f
 800ba3c:	0800bb2d 	.word	0x0800bb2d
 800ba40:	0800b9f1 	.word	0x0800b9f1
 800ba44:	0800b9f1 	.word	0x0800b9f1
 800ba48:	0800bb95 	.word	0x0800bb95
 800ba4c:	0800b9f1 	.word	0x0800b9f1
 800ba50:	0800ba9f 	.word	0x0800ba9f
 800ba54:	0800b9f1 	.word	0x0800b9f1
 800ba58:	0800b9f1 	.word	0x0800b9f1
 800ba5c:	0800bb35 	.word	0x0800bb35
 800ba60:	6833      	ldr	r3, [r6, #0]
 800ba62:	1d1a      	adds	r2, r3, #4
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	6032      	str	r2, [r6, #0]
 800ba68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ba6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ba70:	2301      	movs	r3, #1
 800ba72:	e09c      	b.n	800bbae <_printf_i+0x1e6>
 800ba74:	6833      	ldr	r3, [r6, #0]
 800ba76:	6820      	ldr	r0, [r4, #0]
 800ba78:	1d19      	adds	r1, r3, #4
 800ba7a:	6031      	str	r1, [r6, #0]
 800ba7c:	0606      	lsls	r6, r0, #24
 800ba7e:	d501      	bpl.n	800ba84 <_printf_i+0xbc>
 800ba80:	681d      	ldr	r5, [r3, #0]
 800ba82:	e003      	b.n	800ba8c <_printf_i+0xc4>
 800ba84:	0645      	lsls	r5, r0, #25
 800ba86:	d5fb      	bpl.n	800ba80 <_printf_i+0xb8>
 800ba88:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ba8c:	2d00      	cmp	r5, #0
 800ba8e:	da03      	bge.n	800ba98 <_printf_i+0xd0>
 800ba90:	232d      	movs	r3, #45	@ 0x2d
 800ba92:	426d      	negs	r5, r5
 800ba94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ba98:	4858      	ldr	r0, [pc, #352]	@ (800bbfc <_printf_i+0x234>)
 800ba9a:	230a      	movs	r3, #10
 800ba9c:	e011      	b.n	800bac2 <_printf_i+0xfa>
 800ba9e:	6821      	ldr	r1, [r4, #0]
 800baa0:	6833      	ldr	r3, [r6, #0]
 800baa2:	0608      	lsls	r0, r1, #24
 800baa4:	f853 5b04 	ldr.w	r5, [r3], #4
 800baa8:	d402      	bmi.n	800bab0 <_printf_i+0xe8>
 800baaa:	0649      	lsls	r1, r1, #25
 800baac:	bf48      	it	mi
 800baae:	b2ad      	uxthmi	r5, r5
 800bab0:	2f6f      	cmp	r7, #111	@ 0x6f
 800bab2:	4852      	ldr	r0, [pc, #328]	@ (800bbfc <_printf_i+0x234>)
 800bab4:	6033      	str	r3, [r6, #0]
 800bab6:	bf14      	ite	ne
 800bab8:	230a      	movne	r3, #10
 800baba:	2308      	moveq	r3, #8
 800babc:	2100      	movs	r1, #0
 800babe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bac2:	6866      	ldr	r6, [r4, #4]
 800bac4:	60a6      	str	r6, [r4, #8]
 800bac6:	2e00      	cmp	r6, #0
 800bac8:	db05      	blt.n	800bad6 <_printf_i+0x10e>
 800baca:	6821      	ldr	r1, [r4, #0]
 800bacc:	432e      	orrs	r6, r5
 800bace:	f021 0104 	bic.w	r1, r1, #4
 800bad2:	6021      	str	r1, [r4, #0]
 800bad4:	d04b      	beq.n	800bb6e <_printf_i+0x1a6>
 800bad6:	4616      	mov	r6, r2
 800bad8:	fbb5 f1f3 	udiv	r1, r5, r3
 800badc:	fb03 5711 	mls	r7, r3, r1, r5
 800bae0:	5dc7      	ldrb	r7, [r0, r7]
 800bae2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bae6:	462f      	mov	r7, r5
 800bae8:	42bb      	cmp	r3, r7
 800baea:	460d      	mov	r5, r1
 800baec:	d9f4      	bls.n	800bad8 <_printf_i+0x110>
 800baee:	2b08      	cmp	r3, #8
 800baf0:	d10b      	bne.n	800bb0a <_printf_i+0x142>
 800baf2:	6823      	ldr	r3, [r4, #0]
 800baf4:	07df      	lsls	r7, r3, #31
 800baf6:	d508      	bpl.n	800bb0a <_printf_i+0x142>
 800baf8:	6923      	ldr	r3, [r4, #16]
 800bafa:	6861      	ldr	r1, [r4, #4]
 800bafc:	4299      	cmp	r1, r3
 800bafe:	bfde      	ittt	le
 800bb00:	2330      	movle	r3, #48	@ 0x30
 800bb02:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bb06:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bb0a:	1b92      	subs	r2, r2, r6
 800bb0c:	6122      	str	r2, [r4, #16]
 800bb0e:	f8cd a000 	str.w	sl, [sp]
 800bb12:	464b      	mov	r3, r9
 800bb14:	aa03      	add	r2, sp, #12
 800bb16:	4621      	mov	r1, r4
 800bb18:	4640      	mov	r0, r8
 800bb1a:	f7ff fee7 	bl	800b8ec <_printf_common>
 800bb1e:	3001      	adds	r0, #1
 800bb20:	d14a      	bne.n	800bbb8 <_printf_i+0x1f0>
 800bb22:	f04f 30ff 	mov.w	r0, #4294967295
 800bb26:	b004      	add	sp, #16
 800bb28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb2c:	6823      	ldr	r3, [r4, #0]
 800bb2e:	f043 0320 	orr.w	r3, r3, #32
 800bb32:	6023      	str	r3, [r4, #0]
 800bb34:	4832      	ldr	r0, [pc, #200]	@ (800bc00 <_printf_i+0x238>)
 800bb36:	2778      	movs	r7, #120	@ 0x78
 800bb38:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bb3c:	6823      	ldr	r3, [r4, #0]
 800bb3e:	6831      	ldr	r1, [r6, #0]
 800bb40:	061f      	lsls	r7, r3, #24
 800bb42:	f851 5b04 	ldr.w	r5, [r1], #4
 800bb46:	d402      	bmi.n	800bb4e <_printf_i+0x186>
 800bb48:	065f      	lsls	r7, r3, #25
 800bb4a:	bf48      	it	mi
 800bb4c:	b2ad      	uxthmi	r5, r5
 800bb4e:	6031      	str	r1, [r6, #0]
 800bb50:	07d9      	lsls	r1, r3, #31
 800bb52:	bf44      	itt	mi
 800bb54:	f043 0320 	orrmi.w	r3, r3, #32
 800bb58:	6023      	strmi	r3, [r4, #0]
 800bb5a:	b11d      	cbz	r5, 800bb64 <_printf_i+0x19c>
 800bb5c:	2310      	movs	r3, #16
 800bb5e:	e7ad      	b.n	800babc <_printf_i+0xf4>
 800bb60:	4826      	ldr	r0, [pc, #152]	@ (800bbfc <_printf_i+0x234>)
 800bb62:	e7e9      	b.n	800bb38 <_printf_i+0x170>
 800bb64:	6823      	ldr	r3, [r4, #0]
 800bb66:	f023 0320 	bic.w	r3, r3, #32
 800bb6a:	6023      	str	r3, [r4, #0]
 800bb6c:	e7f6      	b.n	800bb5c <_printf_i+0x194>
 800bb6e:	4616      	mov	r6, r2
 800bb70:	e7bd      	b.n	800baee <_printf_i+0x126>
 800bb72:	6833      	ldr	r3, [r6, #0]
 800bb74:	6825      	ldr	r5, [r4, #0]
 800bb76:	6961      	ldr	r1, [r4, #20]
 800bb78:	1d18      	adds	r0, r3, #4
 800bb7a:	6030      	str	r0, [r6, #0]
 800bb7c:	062e      	lsls	r6, r5, #24
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	d501      	bpl.n	800bb86 <_printf_i+0x1be>
 800bb82:	6019      	str	r1, [r3, #0]
 800bb84:	e002      	b.n	800bb8c <_printf_i+0x1c4>
 800bb86:	0668      	lsls	r0, r5, #25
 800bb88:	d5fb      	bpl.n	800bb82 <_printf_i+0x1ba>
 800bb8a:	8019      	strh	r1, [r3, #0]
 800bb8c:	2300      	movs	r3, #0
 800bb8e:	6123      	str	r3, [r4, #16]
 800bb90:	4616      	mov	r6, r2
 800bb92:	e7bc      	b.n	800bb0e <_printf_i+0x146>
 800bb94:	6833      	ldr	r3, [r6, #0]
 800bb96:	1d1a      	adds	r2, r3, #4
 800bb98:	6032      	str	r2, [r6, #0]
 800bb9a:	681e      	ldr	r6, [r3, #0]
 800bb9c:	6862      	ldr	r2, [r4, #4]
 800bb9e:	2100      	movs	r1, #0
 800bba0:	4630      	mov	r0, r6
 800bba2:	f7f4 fb9d 	bl	80002e0 <memchr>
 800bba6:	b108      	cbz	r0, 800bbac <_printf_i+0x1e4>
 800bba8:	1b80      	subs	r0, r0, r6
 800bbaa:	6060      	str	r0, [r4, #4]
 800bbac:	6863      	ldr	r3, [r4, #4]
 800bbae:	6123      	str	r3, [r4, #16]
 800bbb0:	2300      	movs	r3, #0
 800bbb2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bbb6:	e7aa      	b.n	800bb0e <_printf_i+0x146>
 800bbb8:	6923      	ldr	r3, [r4, #16]
 800bbba:	4632      	mov	r2, r6
 800bbbc:	4649      	mov	r1, r9
 800bbbe:	4640      	mov	r0, r8
 800bbc0:	47d0      	blx	sl
 800bbc2:	3001      	adds	r0, #1
 800bbc4:	d0ad      	beq.n	800bb22 <_printf_i+0x15a>
 800bbc6:	6823      	ldr	r3, [r4, #0]
 800bbc8:	079b      	lsls	r3, r3, #30
 800bbca:	d413      	bmi.n	800bbf4 <_printf_i+0x22c>
 800bbcc:	68e0      	ldr	r0, [r4, #12]
 800bbce:	9b03      	ldr	r3, [sp, #12]
 800bbd0:	4298      	cmp	r0, r3
 800bbd2:	bfb8      	it	lt
 800bbd4:	4618      	movlt	r0, r3
 800bbd6:	e7a6      	b.n	800bb26 <_printf_i+0x15e>
 800bbd8:	2301      	movs	r3, #1
 800bbda:	4632      	mov	r2, r6
 800bbdc:	4649      	mov	r1, r9
 800bbde:	4640      	mov	r0, r8
 800bbe0:	47d0      	blx	sl
 800bbe2:	3001      	adds	r0, #1
 800bbe4:	d09d      	beq.n	800bb22 <_printf_i+0x15a>
 800bbe6:	3501      	adds	r5, #1
 800bbe8:	68e3      	ldr	r3, [r4, #12]
 800bbea:	9903      	ldr	r1, [sp, #12]
 800bbec:	1a5b      	subs	r3, r3, r1
 800bbee:	42ab      	cmp	r3, r5
 800bbf0:	dcf2      	bgt.n	800bbd8 <_printf_i+0x210>
 800bbf2:	e7eb      	b.n	800bbcc <_printf_i+0x204>
 800bbf4:	2500      	movs	r5, #0
 800bbf6:	f104 0619 	add.w	r6, r4, #25
 800bbfa:	e7f5      	b.n	800bbe8 <_printf_i+0x220>
 800bbfc:	0800e202 	.word	0x0800e202
 800bc00:	0800e213 	.word	0x0800e213

0800bc04 <std>:
 800bc04:	2300      	movs	r3, #0
 800bc06:	b510      	push	{r4, lr}
 800bc08:	4604      	mov	r4, r0
 800bc0a:	e9c0 3300 	strd	r3, r3, [r0]
 800bc0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bc12:	6083      	str	r3, [r0, #8]
 800bc14:	8181      	strh	r1, [r0, #12]
 800bc16:	6643      	str	r3, [r0, #100]	@ 0x64
 800bc18:	81c2      	strh	r2, [r0, #14]
 800bc1a:	6183      	str	r3, [r0, #24]
 800bc1c:	4619      	mov	r1, r3
 800bc1e:	2208      	movs	r2, #8
 800bc20:	305c      	adds	r0, #92	@ 0x5c
 800bc22:	f000 f9f9 	bl	800c018 <memset>
 800bc26:	4b0d      	ldr	r3, [pc, #52]	@ (800bc5c <std+0x58>)
 800bc28:	6263      	str	r3, [r4, #36]	@ 0x24
 800bc2a:	4b0d      	ldr	r3, [pc, #52]	@ (800bc60 <std+0x5c>)
 800bc2c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bc2e:	4b0d      	ldr	r3, [pc, #52]	@ (800bc64 <std+0x60>)
 800bc30:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bc32:	4b0d      	ldr	r3, [pc, #52]	@ (800bc68 <std+0x64>)
 800bc34:	6323      	str	r3, [r4, #48]	@ 0x30
 800bc36:	4b0d      	ldr	r3, [pc, #52]	@ (800bc6c <std+0x68>)
 800bc38:	6224      	str	r4, [r4, #32]
 800bc3a:	429c      	cmp	r4, r3
 800bc3c:	d006      	beq.n	800bc4c <std+0x48>
 800bc3e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bc42:	4294      	cmp	r4, r2
 800bc44:	d002      	beq.n	800bc4c <std+0x48>
 800bc46:	33d0      	adds	r3, #208	@ 0xd0
 800bc48:	429c      	cmp	r4, r3
 800bc4a:	d105      	bne.n	800bc58 <std+0x54>
 800bc4c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bc50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc54:	f000 ba5c 	b.w	800c110 <__retarget_lock_init_recursive>
 800bc58:	bd10      	pop	{r4, pc}
 800bc5a:	bf00      	nop
 800bc5c:	0800be69 	.word	0x0800be69
 800bc60:	0800be8b 	.word	0x0800be8b
 800bc64:	0800bec3 	.word	0x0800bec3
 800bc68:	0800bee7 	.word	0x0800bee7
 800bc6c:	240004e8 	.word	0x240004e8

0800bc70 <stdio_exit_handler>:
 800bc70:	4a02      	ldr	r2, [pc, #8]	@ (800bc7c <stdio_exit_handler+0xc>)
 800bc72:	4903      	ldr	r1, [pc, #12]	@ (800bc80 <stdio_exit_handler+0x10>)
 800bc74:	4803      	ldr	r0, [pc, #12]	@ (800bc84 <stdio_exit_handler+0x14>)
 800bc76:	f000 b869 	b.w	800bd4c <_fwalk_sglue>
 800bc7a:	bf00      	nop
 800bc7c:	2400002c 	.word	0x2400002c
 800bc80:	0800d985 	.word	0x0800d985
 800bc84:	2400003c 	.word	0x2400003c

0800bc88 <cleanup_stdio>:
 800bc88:	6841      	ldr	r1, [r0, #4]
 800bc8a:	4b0c      	ldr	r3, [pc, #48]	@ (800bcbc <cleanup_stdio+0x34>)
 800bc8c:	4299      	cmp	r1, r3
 800bc8e:	b510      	push	{r4, lr}
 800bc90:	4604      	mov	r4, r0
 800bc92:	d001      	beq.n	800bc98 <cleanup_stdio+0x10>
 800bc94:	f001 fe76 	bl	800d984 <_fflush_r>
 800bc98:	68a1      	ldr	r1, [r4, #8]
 800bc9a:	4b09      	ldr	r3, [pc, #36]	@ (800bcc0 <cleanup_stdio+0x38>)
 800bc9c:	4299      	cmp	r1, r3
 800bc9e:	d002      	beq.n	800bca6 <cleanup_stdio+0x1e>
 800bca0:	4620      	mov	r0, r4
 800bca2:	f001 fe6f 	bl	800d984 <_fflush_r>
 800bca6:	68e1      	ldr	r1, [r4, #12]
 800bca8:	4b06      	ldr	r3, [pc, #24]	@ (800bcc4 <cleanup_stdio+0x3c>)
 800bcaa:	4299      	cmp	r1, r3
 800bcac:	d004      	beq.n	800bcb8 <cleanup_stdio+0x30>
 800bcae:	4620      	mov	r0, r4
 800bcb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bcb4:	f001 be66 	b.w	800d984 <_fflush_r>
 800bcb8:	bd10      	pop	{r4, pc}
 800bcba:	bf00      	nop
 800bcbc:	240004e8 	.word	0x240004e8
 800bcc0:	24000550 	.word	0x24000550
 800bcc4:	240005b8 	.word	0x240005b8

0800bcc8 <global_stdio_init.part.0>:
 800bcc8:	b510      	push	{r4, lr}
 800bcca:	4b0b      	ldr	r3, [pc, #44]	@ (800bcf8 <global_stdio_init.part.0+0x30>)
 800bccc:	4c0b      	ldr	r4, [pc, #44]	@ (800bcfc <global_stdio_init.part.0+0x34>)
 800bcce:	4a0c      	ldr	r2, [pc, #48]	@ (800bd00 <global_stdio_init.part.0+0x38>)
 800bcd0:	601a      	str	r2, [r3, #0]
 800bcd2:	4620      	mov	r0, r4
 800bcd4:	2200      	movs	r2, #0
 800bcd6:	2104      	movs	r1, #4
 800bcd8:	f7ff ff94 	bl	800bc04 <std>
 800bcdc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bce0:	2201      	movs	r2, #1
 800bce2:	2109      	movs	r1, #9
 800bce4:	f7ff ff8e 	bl	800bc04 <std>
 800bce8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bcec:	2202      	movs	r2, #2
 800bcee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bcf2:	2112      	movs	r1, #18
 800bcf4:	f7ff bf86 	b.w	800bc04 <std>
 800bcf8:	24000620 	.word	0x24000620
 800bcfc:	240004e8 	.word	0x240004e8
 800bd00:	0800bc71 	.word	0x0800bc71

0800bd04 <__sfp_lock_acquire>:
 800bd04:	4801      	ldr	r0, [pc, #4]	@ (800bd0c <__sfp_lock_acquire+0x8>)
 800bd06:	f000 ba04 	b.w	800c112 <__retarget_lock_acquire_recursive>
 800bd0a:	bf00      	nop
 800bd0c:	24000629 	.word	0x24000629

0800bd10 <__sfp_lock_release>:
 800bd10:	4801      	ldr	r0, [pc, #4]	@ (800bd18 <__sfp_lock_release+0x8>)
 800bd12:	f000 b9ff 	b.w	800c114 <__retarget_lock_release_recursive>
 800bd16:	bf00      	nop
 800bd18:	24000629 	.word	0x24000629

0800bd1c <__sinit>:
 800bd1c:	b510      	push	{r4, lr}
 800bd1e:	4604      	mov	r4, r0
 800bd20:	f7ff fff0 	bl	800bd04 <__sfp_lock_acquire>
 800bd24:	6a23      	ldr	r3, [r4, #32]
 800bd26:	b11b      	cbz	r3, 800bd30 <__sinit+0x14>
 800bd28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd2c:	f7ff bff0 	b.w	800bd10 <__sfp_lock_release>
 800bd30:	4b04      	ldr	r3, [pc, #16]	@ (800bd44 <__sinit+0x28>)
 800bd32:	6223      	str	r3, [r4, #32]
 800bd34:	4b04      	ldr	r3, [pc, #16]	@ (800bd48 <__sinit+0x2c>)
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d1f5      	bne.n	800bd28 <__sinit+0xc>
 800bd3c:	f7ff ffc4 	bl	800bcc8 <global_stdio_init.part.0>
 800bd40:	e7f2      	b.n	800bd28 <__sinit+0xc>
 800bd42:	bf00      	nop
 800bd44:	0800bc89 	.word	0x0800bc89
 800bd48:	24000620 	.word	0x24000620

0800bd4c <_fwalk_sglue>:
 800bd4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd50:	4607      	mov	r7, r0
 800bd52:	4688      	mov	r8, r1
 800bd54:	4614      	mov	r4, r2
 800bd56:	2600      	movs	r6, #0
 800bd58:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bd5c:	f1b9 0901 	subs.w	r9, r9, #1
 800bd60:	d505      	bpl.n	800bd6e <_fwalk_sglue+0x22>
 800bd62:	6824      	ldr	r4, [r4, #0]
 800bd64:	2c00      	cmp	r4, #0
 800bd66:	d1f7      	bne.n	800bd58 <_fwalk_sglue+0xc>
 800bd68:	4630      	mov	r0, r6
 800bd6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd6e:	89ab      	ldrh	r3, [r5, #12]
 800bd70:	2b01      	cmp	r3, #1
 800bd72:	d907      	bls.n	800bd84 <_fwalk_sglue+0x38>
 800bd74:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bd78:	3301      	adds	r3, #1
 800bd7a:	d003      	beq.n	800bd84 <_fwalk_sglue+0x38>
 800bd7c:	4629      	mov	r1, r5
 800bd7e:	4638      	mov	r0, r7
 800bd80:	47c0      	blx	r8
 800bd82:	4306      	orrs	r6, r0
 800bd84:	3568      	adds	r5, #104	@ 0x68
 800bd86:	e7e9      	b.n	800bd5c <_fwalk_sglue+0x10>

0800bd88 <iprintf>:
 800bd88:	b40f      	push	{r0, r1, r2, r3}
 800bd8a:	b507      	push	{r0, r1, r2, lr}
 800bd8c:	4906      	ldr	r1, [pc, #24]	@ (800bda8 <iprintf+0x20>)
 800bd8e:	ab04      	add	r3, sp, #16
 800bd90:	6808      	ldr	r0, [r1, #0]
 800bd92:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd96:	6881      	ldr	r1, [r0, #8]
 800bd98:	9301      	str	r3, [sp, #4]
 800bd9a:	f001 fc57 	bl	800d64c <_vfiprintf_r>
 800bd9e:	b003      	add	sp, #12
 800bda0:	f85d eb04 	ldr.w	lr, [sp], #4
 800bda4:	b004      	add	sp, #16
 800bda6:	4770      	bx	lr
 800bda8:	24000038 	.word	0x24000038

0800bdac <_puts_r>:
 800bdac:	6a03      	ldr	r3, [r0, #32]
 800bdae:	b570      	push	{r4, r5, r6, lr}
 800bdb0:	6884      	ldr	r4, [r0, #8]
 800bdb2:	4605      	mov	r5, r0
 800bdb4:	460e      	mov	r6, r1
 800bdb6:	b90b      	cbnz	r3, 800bdbc <_puts_r+0x10>
 800bdb8:	f7ff ffb0 	bl	800bd1c <__sinit>
 800bdbc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bdbe:	07db      	lsls	r3, r3, #31
 800bdc0:	d405      	bmi.n	800bdce <_puts_r+0x22>
 800bdc2:	89a3      	ldrh	r3, [r4, #12]
 800bdc4:	0598      	lsls	r0, r3, #22
 800bdc6:	d402      	bmi.n	800bdce <_puts_r+0x22>
 800bdc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bdca:	f000 f9a2 	bl	800c112 <__retarget_lock_acquire_recursive>
 800bdce:	89a3      	ldrh	r3, [r4, #12]
 800bdd0:	0719      	lsls	r1, r3, #28
 800bdd2:	d502      	bpl.n	800bdda <_puts_r+0x2e>
 800bdd4:	6923      	ldr	r3, [r4, #16]
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d135      	bne.n	800be46 <_puts_r+0x9a>
 800bdda:	4621      	mov	r1, r4
 800bddc:	4628      	mov	r0, r5
 800bdde:	f000 f8c5 	bl	800bf6c <__swsetup_r>
 800bde2:	b380      	cbz	r0, 800be46 <_puts_r+0x9a>
 800bde4:	f04f 35ff 	mov.w	r5, #4294967295
 800bde8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bdea:	07da      	lsls	r2, r3, #31
 800bdec:	d405      	bmi.n	800bdfa <_puts_r+0x4e>
 800bdee:	89a3      	ldrh	r3, [r4, #12]
 800bdf0:	059b      	lsls	r3, r3, #22
 800bdf2:	d402      	bmi.n	800bdfa <_puts_r+0x4e>
 800bdf4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bdf6:	f000 f98d 	bl	800c114 <__retarget_lock_release_recursive>
 800bdfa:	4628      	mov	r0, r5
 800bdfc:	bd70      	pop	{r4, r5, r6, pc}
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	da04      	bge.n	800be0c <_puts_r+0x60>
 800be02:	69a2      	ldr	r2, [r4, #24]
 800be04:	429a      	cmp	r2, r3
 800be06:	dc17      	bgt.n	800be38 <_puts_r+0x8c>
 800be08:	290a      	cmp	r1, #10
 800be0a:	d015      	beq.n	800be38 <_puts_r+0x8c>
 800be0c:	6823      	ldr	r3, [r4, #0]
 800be0e:	1c5a      	adds	r2, r3, #1
 800be10:	6022      	str	r2, [r4, #0]
 800be12:	7019      	strb	r1, [r3, #0]
 800be14:	68a3      	ldr	r3, [r4, #8]
 800be16:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800be1a:	3b01      	subs	r3, #1
 800be1c:	60a3      	str	r3, [r4, #8]
 800be1e:	2900      	cmp	r1, #0
 800be20:	d1ed      	bne.n	800bdfe <_puts_r+0x52>
 800be22:	2b00      	cmp	r3, #0
 800be24:	da11      	bge.n	800be4a <_puts_r+0x9e>
 800be26:	4622      	mov	r2, r4
 800be28:	210a      	movs	r1, #10
 800be2a:	4628      	mov	r0, r5
 800be2c:	f000 f85f 	bl	800beee <__swbuf_r>
 800be30:	3001      	adds	r0, #1
 800be32:	d0d7      	beq.n	800bde4 <_puts_r+0x38>
 800be34:	250a      	movs	r5, #10
 800be36:	e7d7      	b.n	800bde8 <_puts_r+0x3c>
 800be38:	4622      	mov	r2, r4
 800be3a:	4628      	mov	r0, r5
 800be3c:	f000 f857 	bl	800beee <__swbuf_r>
 800be40:	3001      	adds	r0, #1
 800be42:	d1e7      	bne.n	800be14 <_puts_r+0x68>
 800be44:	e7ce      	b.n	800bde4 <_puts_r+0x38>
 800be46:	3e01      	subs	r6, #1
 800be48:	e7e4      	b.n	800be14 <_puts_r+0x68>
 800be4a:	6823      	ldr	r3, [r4, #0]
 800be4c:	1c5a      	adds	r2, r3, #1
 800be4e:	6022      	str	r2, [r4, #0]
 800be50:	220a      	movs	r2, #10
 800be52:	701a      	strb	r2, [r3, #0]
 800be54:	e7ee      	b.n	800be34 <_puts_r+0x88>
	...

0800be58 <puts>:
 800be58:	4b02      	ldr	r3, [pc, #8]	@ (800be64 <puts+0xc>)
 800be5a:	4601      	mov	r1, r0
 800be5c:	6818      	ldr	r0, [r3, #0]
 800be5e:	f7ff bfa5 	b.w	800bdac <_puts_r>
 800be62:	bf00      	nop
 800be64:	24000038 	.word	0x24000038

0800be68 <__sread>:
 800be68:	b510      	push	{r4, lr}
 800be6a:	460c      	mov	r4, r1
 800be6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be70:	f000 f900 	bl	800c074 <_read_r>
 800be74:	2800      	cmp	r0, #0
 800be76:	bfab      	itete	ge
 800be78:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800be7a:	89a3      	ldrhlt	r3, [r4, #12]
 800be7c:	181b      	addge	r3, r3, r0
 800be7e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800be82:	bfac      	ite	ge
 800be84:	6563      	strge	r3, [r4, #84]	@ 0x54
 800be86:	81a3      	strhlt	r3, [r4, #12]
 800be88:	bd10      	pop	{r4, pc}

0800be8a <__swrite>:
 800be8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be8e:	461f      	mov	r7, r3
 800be90:	898b      	ldrh	r3, [r1, #12]
 800be92:	05db      	lsls	r3, r3, #23
 800be94:	4605      	mov	r5, r0
 800be96:	460c      	mov	r4, r1
 800be98:	4616      	mov	r6, r2
 800be9a:	d505      	bpl.n	800bea8 <__swrite+0x1e>
 800be9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bea0:	2302      	movs	r3, #2
 800bea2:	2200      	movs	r2, #0
 800bea4:	f000 f8d4 	bl	800c050 <_lseek_r>
 800bea8:	89a3      	ldrh	r3, [r4, #12]
 800beaa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800beae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800beb2:	81a3      	strh	r3, [r4, #12]
 800beb4:	4632      	mov	r2, r6
 800beb6:	463b      	mov	r3, r7
 800beb8:	4628      	mov	r0, r5
 800beba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bebe:	f000 b8eb 	b.w	800c098 <_write_r>

0800bec2 <__sseek>:
 800bec2:	b510      	push	{r4, lr}
 800bec4:	460c      	mov	r4, r1
 800bec6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800beca:	f000 f8c1 	bl	800c050 <_lseek_r>
 800bece:	1c43      	adds	r3, r0, #1
 800bed0:	89a3      	ldrh	r3, [r4, #12]
 800bed2:	bf15      	itete	ne
 800bed4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bed6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800beda:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bede:	81a3      	strheq	r3, [r4, #12]
 800bee0:	bf18      	it	ne
 800bee2:	81a3      	strhne	r3, [r4, #12]
 800bee4:	bd10      	pop	{r4, pc}

0800bee6 <__sclose>:
 800bee6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800beea:	f000 b8a1 	b.w	800c030 <_close_r>

0800beee <__swbuf_r>:
 800beee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bef0:	460e      	mov	r6, r1
 800bef2:	4614      	mov	r4, r2
 800bef4:	4605      	mov	r5, r0
 800bef6:	b118      	cbz	r0, 800bf00 <__swbuf_r+0x12>
 800bef8:	6a03      	ldr	r3, [r0, #32]
 800befa:	b90b      	cbnz	r3, 800bf00 <__swbuf_r+0x12>
 800befc:	f7ff ff0e 	bl	800bd1c <__sinit>
 800bf00:	69a3      	ldr	r3, [r4, #24]
 800bf02:	60a3      	str	r3, [r4, #8]
 800bf04:	89a3      	ldrh	r3, [r4, #12]
 800bf06:	071a      	lsls	r2, r3, #28
 800bf08:	d501      	bpl.n	800bf0e <__swbuf_r+0x20>
 800bf0a:	6923      	ldr	r3, [r4, #16]
 800bf0c:	b943      	cbnz	r3, 800bf20 <__swbuf_r+0x32>
 800bf0e:	4621      	mov	r1, r4
 800bf10:	4628      	mov	r0, r5
 800bf12:	f000 f82b 	bl	800bf6c <__swsetup_r>
 800bf16:	b118      	cbz	r0, 800bf20 <__swbuf_r+0x32>
 800bf18:	f04f 37ff 	mov.w	r7, #4294967295
 800bf1c:	4638      	mov	r0, r7
 800bf1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf20:	6823      	ldr	r3, [r4, #0]
 800bf22:	6922      	ldr	r2, [r4, #16]
 800bf24:	1a98      	subs	r0, r3, r2
 800bf26:	6963      	ldr	r3, [r4, #20]
 800bf28:	b2f6      	uxtb	r6, r6
 800bf2a:	4283      	cmp	r3, r0
 800bf2c:	4637      	mov	r7, r6
 800bf2e:	dc05      	bgt.n	800bf3c <__swbuf_r+0x4e>
 800bf30:	4621      	mov	r1, r4
 800bf32:	4628      	mov	r0, r5
 800bf34:	f001 fd26 	bl	800d984 <_fflush_r>
 800bf38:	2800      	cmp	r0, #0
 800bf3a:	d1ed      	bne.n	800bf18 <__swbuf_r+0x2a>
 800bf3c:	68a3      	ldr	r3, [r4, #8]
 800bf3e:	3b01      	subs	r3, #1
 800bf40:	60a3      	str	r3, [r4, #8]
 800bf42:	6823      	ldr	r3, [r4, #0]
 800bf44:	1c5a      	adds	r2, r3, #1
 800bf46:	6022      	str	r2, [r4, #0]
 800bf48:	701e      	strb	r6, [r3, #0]
 800bf4a:	6962      	ldr	r2, [r4, #20]
 800bf4c:	1c43      	adds	r3, r0, #1
 800bf4e:	429a      	cmp	r2, r3
 800bf50:	d004      	beq.n	800bf5c <__swbuf_r+0x6e>
 800bf52:	89a3      	ldrh	r3, [r4, #12]
 800bf54:	07db      	lsls	r3, r3, #31
 800bf56:	d5e1      	bpl.n	800bf1c <__swbuf_r+0x2e>
 800bf58:	2e0a      	cmp	r6, #10
 800bf5a:	d1df      	bne.n	800bf1c <__swbuf_r+0x2e>
 800bf5c:	4621      	mov	r1, r4
 800bf5e:	4628      	mov	r0, r5
 800bf60:	f001 fd10 	bl	800d984 <_fflush_r>
 800bf64:	2800      	cmp	r0, #0
 800bf66:	d0d9      	beq.n	800bf1c <__swbuf_r+0x2e>
 800bf68:	e7d6      	b.n	800bf18 <__swbuf_r+0x2a>
	...

0800bf6c <__swsetup_r>:
 800bf6c:	b538      	push	{r3, r4, r5, lr}
 800bf6e:	4b29      	ldr	r3, [pc, #164]	@ (800c014 <__swsetup_r+0xa8>)
 800bf70:	4605      	mov	r5, r0
 800bf72:	6818      	ldr	r0, [r3, #0]
 800bf74:	460c      	mov	r4, r1
 800bf76:	b118      	cbz	r0, 800bf80 <__swsetup_r+0x14>
 800bf78:	6a03      	ldr	r3, [r0, #32]
 800bf7a:	b90b      	cbnz	r3, 800bf80 <__swsetup_r+0x14>
 800bf7c:	f7ff fece 	bl	800bd1c <__sinit>
 800bf80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf84:	0719      	lsls	r1, r3, #28
 800bf86:	d422      	bmi.n	800bfce <__swsetup_r+0x62>
 800bf88:	06da      	lsls	r2, r3, #27
 800bf8a:	d407      	bmi.n	800bf9c <__swsetup_r+0x30>
 800bf8c:	2209      	movs	r2, #9
 800bf8e:	602a      	str	r2, [r5, #0]
 800bf90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bf94:	81a3      	strh	r3, [r4, #12]
 800bf96:	f04f 30ff 	mov.w	r0, #4294967295
 800bf9a:	e033      	b.n	800c004 <__swsetup_r+0x98>
 800bf9c:	0758      	lsls	r0, r3, #29
 800bf9e:	d512      	bpl.n	800bfc6 <__swsetup_r+0x5a>
 800bfa0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bfa2:	b141      	cbz	r1, 800bfb6 <__swsetup_r+0x4a>
 800bfa4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bfa8:	4299      	cmp	r1, r3
 800bfaa:	d002      	beq.n	800bfb2 <__swsetup_r+0x46>
 800bfac:	4628      	mov	r0, r5
 800bfae:	f000 fea9 	bl	800cd04 <_free_r>
 800bfb2:	2300      	movs	r3, #0
 800bfb4:	6363      	str	r3, [r4, #52]	@ 0x34
 800bfb6:	89a3      	ldrh	r3, [r4, #12]
 800bfb8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bfbc:	81a3      	strh	r3, [r4, #12]
 800bfbe:	2300      	movs	r3, #0
 800bfc0:	6063      	str	r3, [r4, #4]
 800bfc2:	6923      	ldr	r3, [r4, #16]
 800bfc4:	6023      	str	r3, [r4, #0]
 800bfc6:	89a3      	ldrh	r3, [r4, #12]
 800bfc8:	f043 0308 	orr.w	r3, r3, #8
 800bfcc:	81a3      	strh	r3, [r4, #12]
 800bfce:	6923      	ldr	r3, [r4, #16]
 800bfd0:	b94b      	cbnz	r3, 800bfe6 <__swsetup_r+0x7a>
 800bfd2:	89a3      	ldrh	r3, [r4, #12]
 800bfd4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bfd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bfdc:	d003      	beq.n	800bfe6 <__swsetup_r+0x7a>
 800bfde:	4621      	mov	r1, r4
 800bfe0:	4628      	mov	r0, r5
 800bfe2:	f001 fd1d 	bl	800da20 <__smakebuf_r>
 800bfe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bfea:	f013 0201 	ands.w	r2, r3, #1
 800bfee:	d00a      	beq.n	800c006 <__swsetup_r+0x9a>
 800bff0:	2200      	movs	r2, #0
 800bff2:	60a2      	str	r2, [r4, #8]
 800bff4:	6962      	ldr	r2, [r4, #20]
 800bff6:	4252      	negs	r2, r2
 800bff8:	61a2      	str	r2, [r4, #24]
 800bffa:	6922      	ldr	r2, [r4, #16]
 800bffc:	b942      	cbnz	r2, 800c010 <__swsetup_r+0xa4>
 800bffe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c002:	d1c5      	bne.n	800bf90 <__swsetup_r+0x24>
 800c004:	bd38      	pop	{r3, r4, r5, pc}
 800c006:	0799      	lsls	r1, r3, #30
 800c008:	bf58      	it	pl
 800c00a:	6962      	ldrpl	r2, [r4, #20]
 800c00c:	60a2      	str	r2, [r4, #8]
 800c00e:	e7f4      	b.n	800bffa <__swsetup_r+0x8e>
 800c010:	2000      	movs	r0, #0
 800c012:	e7f7      	b.n	800c004 <__swsetup_r+0x98>
 800c014:	24000038 	.word	0x24000038

0800c018 <memset>:
 800c018:	4402      	add	r2, r0
 800c01a:	4603      	mov	r3, r0
 800c01c:	4293      	cmp	r3, r2
 800c01e:	d100      	bne.n	800c022 <memset+0xa>
 800c020:	4770      	bx	lr
 800c022:	f803 1b01 	strb.w	r1, [r3], #1
 800c026:	e7f9      	b.n	800c01c <memset+0x4>

0800c028 <_localeconv_r>:
 800c028:	4800      	ldr	r0, [pc, #0]	@ (800c02c <_localeconv_r+0x4>)
 800c02a:	4770      	bx	lr
 800c02c:	24000178 	.word	0x24000178

0800c030 <_close_r>:
 800c030:	b538      	push	{r3, r4, r5, lr}
 800c032:	4d06      	ldr	r5, [pc, #24]	@ (800c04c <_close_r+0x1c>)
 800c034:	2300      	movs	r3, #0
 800c036:	4604      	mov	r4, r0
 800c038:	4608      	mov	r0, r1
 800c03a:	602b      	str	r3, [r5, #0]
 800c03c:	f7f7 fa54 	bl	80034e8 <_close>
 800c040:	1c43      	adds	r3, r0, #1
 800c042:	d102      	bne.n	800c04a <_close_r+0x1a>
 800c044:	682b      	ldr	r3, [r5, #0]
 800c046:	b103      	cbz	r3, 800c04a <_close_r+0x1a>
 800c048:	6023      	str	r3, [r4, #0]
 800c04a:	bd38      	pop	{r3, r4, r5, pc}
 800c04c:	24000624 	.word	0x24000624

0800c050 <_lseek_r>:
 800c050:	b538      	push	{r3, r4, r5, lr}
 800c052:	4d07      	ldr	r5, [pc, #28]	@ (800c070 <_lseek_r+0x20>)
 800c054:	4604      	mov	r4, r0
 800c056:	4608      	mov	r0, r1
 800c058:	4611      	mov	r1, r2
 800c05a:	2200      	movs	r2, #0
 800c05c:	602a      	str	r2, [r5, #0]
 800c05e:	461a      	mov	r2, r3
 800c060:	f7f7 fa69 	bl	8003536 <_lseek>
 800c064:	1c43      	adds	r3, r0, #1
 800c066:	d102      	bne.n	800c06e <_lseek_r+0x1e>
 800c068:	682b      	ldr	r3, [r5, #0]
 800c06a:	b103      	cbz	r3, 800c06e <_lseek_r+0x1e>
 800c06c:	6023      	str	r3, [r4, #0]
 800c06e:	bd38      	pop	{r3, r4, r5, pc}
 800c070:	24000624 	.word	0x24000624

0800c074 <_read_r>:
 800c074:	b538      	push	{r3, r4, r5, lr}
 800c076:	4d07      	ldr	r5, [pc, #28]	@ (800c094 <_read_r+0x20>)
 800c078:	4604      	mov	r4, r0
 800c07a:	4608      	mov	r0, r1
 800c07c:	4611      	mov	r1, r2
 800c07e:	2200      	movs	r2, #0
 800c080:	602a      	str	r2, [r5, #0]
 800c082:	461a      	mov	r2, r3
 800c084:	f7f7 f9f7 	bl	8003476 <_read>
 800c088:	1c43      	adds	r3, r0, #1
 800c08a:	d102      	bne.n	800c092 <_read_r+0x1e>
 800c08c:	682b      	ldr	r3, [r5, #0]
 800c08e:	b103      	cbz	r3, 800c092 <_read_r+0x1e>
 800c090:	6023      	str	r3, [r4, #0]
 800c092:	bd38      	pop	{r3, r4, r5, pc}
 800c094:	24000624 	.word	0x24000624

0800c098 <_write_r>:
 800c098:	b538      	push	{r3, r4, r5, lr}
 800c09a:	4d07      	ldr	r5, [pc, #28]	@ (800c0b8 <_write_r+0x20>)
 800c09c:	4604      	mov	r4, r0
 800c09e:	4608      	mov	r0, r1
 800c0a0:	4611      	mov	r1, r2
 800c0a2:	2200      	movs	r2, #0
 800c0a4:	602a      	str	r2, [r5, #0]
 800c0a6:	461a      	mov	r2, r3
 800c0a8:	f7f7 fa02 	bl	80034b0 <_write>
 800c0ac:	1c43      	adds	r3, r0, #1
 800c0ae:	d102      	bne.n	800c0b6 <_write_r+0x1e>
 800c0b0:	682b      	ldr	r3, [r5, #0]
 800c0b2:	b103      	cbz	r3, 800c0b6 <_write_r+0x1e>
 800c0b4:	6023      	str	r3, [r4, #0]
 800c0b6:	bd38      	pop	{r3, r4, r5, pc}
 800c0b8:	24000624 	.word	0x24000624

0800c0bc <__errno>:
 800c0bc:	4b01      	ldr	r3, [pc, #4]	@ (800c0c4 <__errno+0x8>)
 800c0be:	6818      	ldr	r0, [r3, #0]
 800c0c0:	4770      	bx	lr
 800c0c2:	bf00      	nop
 800c0c4:	24000038 	.word	0x24000038

0800c0c8 <__libc_init_array>:
 800c0c8:	b570      	push	{r4, r5, r6, lr}
 800c0ca:	4d0d      	ldr	r5, [pc, #52]	@ (800c100 <__libc_init_array+0x38>)
 800c0cc:	4c0d      	ldr	r4, [pc, #52]	@ (800c104 <__libc_init_array+0x3c>)
 800c0ce:	1b64      	subs	r4, r4, r5
 800c0d0:	10a4      	asrs	r4, r4, #2
 800c0d2:	2600      	movs	r6, #0
 800c0d4:	42a6      	cmp	r6, r4
 800c0d6:	d109      	bne.n	800c0ec <__libc_init_array+0x24>
 800c0d8:	4d0b      	ldr	r5, [pc, #44]	@ (800c108 <__libc_init_array+0x40>)
 800c0da:	4c0c      	ldr	r4, [pc, #48]	@ (800c10c <__libc_init_array+0x44>)
 800c0dc:	f001 fdbe 	bl	800dc5c <_init>
 800c0e0:	1b64      	subs	r4, r4, r5
 800c0e2:	10a4      	asrs	r4, r4, #2
 800c0e4:	2600      	movs	r6, #0
 800c0e6:	42a6      	cmp	r6, r4
 800c0e8:	d105      	bne.n	800c0f6 <__libc_init_array+0x2e>
 800c0ea:	bd70      	pop	{r4, r5, r6, pc}
 800c0ec:	f855 3b04 	ldr.w	r3, [r5], #4
 800c0f0:	4798      	blx	r3
 800c0f2:	3601      	adds	r6, #1
 800c0f4:	e7ee      	b.n	800c0d4 <__libc_init_array+0xc>
 800c0f6:	f855 3b04 	ldr.w	r3, [r5], #4
 800c0fa:	4798      	blx	r3
 800c0fc:	3601      	adds	r6, #1
 800c0fe:	e7f2      	b.n	800c0e6 <__libc_init_array+0x1e>
 800c100:	0800e56c 	.word	0x0800e56c
 800c104:	0800e56c 	.word	0x0800e56c
 800c108:	0800e56c 	.word	0x0800e56c
 800c10c:	0800e570 	.word	0x0800e570

0800c110 <__retarget_lock_init_recursive>:
 800c110:	4770      	bx	lr

0800c112 <__retarget_lock_acquire_recursive>:
 800c112:	4770      	bx	lr

0800c114 <__retarget_lock_release_recursive>:
 800c114:	4770      	bx	lr

0800c116 <memcpy>:
 800c116:	440a      	add	r2, r1
 800c118:	4291      	cmp	r1, r2
 800c11a:	f100 33ff 	add.w	r3, r0, #4294967295
 800c11e:	d100      	bne.n	800c122 <memcpy+0xc>
 800c120:	4770      	bx	lr
 800c122:	b510      	push	{r4, lr}
 800c124:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c128:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c12c:	4291      	cmp	r1, r2
 800c12e:	d1f9      	bne.n	800c124 <memcpy+0xe>
 800c130:	bd10      	pop	{r4, pc}

0800c132 <quorem>:
 800c132:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c136:	6903      	ldr	r3, [r0, #16]
 800c138:	690c      	ldr	r4, [r1, #16]
 800c13a:	42a3      	cmp	r3, r4
 800c13c:	4607      	mov	r7, r0
 800c13e:	db7e      	blt.n	800c23e <quorem+0x10c>
 800c140:	3c01      	subs	r4, #1
 800c142:	f101 0814 	add.w	r8, r1, #20
 800c146:	00a3      	lsls	r3, r4, #2
 800c148:	f100 0514 	add.w	r5, r0, #20
 800c14c:	9300      	str	r3, [sp, #0]
 800c14e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c152:	9301      	str	r3, [sp, #4]
 800c154:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c158:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c15c:	3301      	adds	r3, #1
 800c15e:	429a      	cmp	r2, r3
 800c160:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c164:	fbb2 f6f3 	udiv	r6, r2, r3
 800c168:	d32e      	bcc.n	800c1c8 <quorem+0x96>
 800c16a:	f04f 0a00 	mov.w	sl, #0
 800c16e:	46c4      	mov	ip, r8
 800c170:	46ae      	mov	lr, r5
 800c172:	46d3      	mov	fp, sl
 800c174:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c178:	b298      	uxth	r0, r3
 800c17a:	fb06 a000 	mla	r0, r6, r0, sl
 800c17e:	0c02      	lsrs	r2, r0, #16
 800c180:	0c1b      	lsrs	r3, r3, #16
 800c182:	fb06 2303 	mla	r3, r6, r3, r2
 800c186:	f8de 2000 	ldr.w	r2, [lr]
 800c18a:	b280      	uxth	r0, r0
 800c18c:	b292      	uxth	r2, r2
 800c18e:	1a12      	subs	r2, r2, r0
 800c190:	445a      	add	r2, fp
 800c192:	f8de 0000 	ldr.w	r0, [lr]
 800c196:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c19a:	b29b      	uxth	r3, r3
 800c19c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c1a0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c1a4:	b292      	uxth	r2, r2
 800c1a6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c1aa:	45e1      	cmp	r9, ip
 800c1ac:	f84e 2b04 	str.w	r2, [lr], #4
 800c1b0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c1b4:	d2de      	bcs.n	800c174 <quorem+0x42>
 800c1b6:	9b00      	ldr	r3, [sp, #0]
 800c1b8:	58eb      	ldr	r3, [r5, r3]
 800c1ba:	b92b      	cbnz	r3, 800c1c8 <quorem+0x96>
 800c1bc:	9b01      	ldr	r3, [sp, #4]
 800c1be:	3b04      	subs	r3, #4
 800c1c0:	429d      	cmp	r5, r3
 800c1c2:	461a      	mov	r2, r3
 800c1c4:	d32f      	bcc.n	800c226 <quorem+0xf4>
 800c1c6:	613c      	str	r4, [r7, #16]
 800c1c8:	4638      	mov	r0, r7
 800c1ca:	f001 f90d 	bl	800d3e8 <__mcmp>
 800c1ce:	2800      	cmp	r0, #0
 800c1d0:	db25      	blt.n	800c21e <quorem+0xec>
 800c1d2:	4629      	mov	r1, r5
 800c1d4:	2000      	movs	r0, #0
 800c1d6:	f858 2b04 	ldr.w	r2, [r8], #4
 800c1da:	f8d1 c000 	ldr.w	ip, [r1]
 800c1de:	fa1f fe82 	uxth.w	lr, r2
 800c1e2:	fa1f f38c 	uxth.w	r3, ip
 800c1e6:	eba3 030e 	sub.w	r3, r3, lr
 800c1ea:	4403      	add	r3, r0
 800c1ec:	0c12      	lsrs	r2, r2, #16
 800c1ee:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c1f2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c1f6:	b29b      	uxth	r3, r3
 800c1f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c1fc:	45c1      	cmp	r9, r8
 800c1fe:	f841 3b04 	str.w	r3, [r1], #4
 800c202:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c206:	d2e6      	bcs.n	800c1d6 <quorem+0xa4>
 800c208:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c20c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c210:	b922      	cbnz	r2, 800c21c <quorem+0xea>
 800c212:	3b04      	subs	r3, #4
 800c214:	429d      	cmp	r5, r3
 800c216:	461a      	mov	r2, r3
 800c218:	d30b      	bcc.n	800c232 <quorem+0x100>
 800c21a:	613c      	str	r4, [r7, #16]
 800c21c:	3601      	adds	r6, #1
 800c21e:	4630      	mov	r0, r6
 800c220:	b003      	add	sp, #12
 800c222:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c226:	6812      	ldr	r2, [r2, #0]
 800c228:	3b04      	subs	r3, #4
 800c22a:	2a00      	cmp	r2, #0
 800c22c:	d1cb      	bne.n	800c1c6 <quorem+0x94>
 800c22e:	3c01      	subs	r4, #1
 800c230:	e7c6      	b.n	800c1c0 <quorem+0x8e>
 800c232:	6812      	ldr	r2, [r2, #0]
 800c234:	3b04      	subs	r3, #4
 800c236:	2a00      	cmp	r2, #0
 800c238:	d1ef      	bne.n	800c21a <quorem+0xe8>
 800c23a:	3c01      	subs	r4, #1
 800c23c:	e7ea      	b.n	800c214 <quorem+0xe2>
 800c23e:	2000      	movs	r0, #0
 800c240:	e7ee      	b.n	800c220 <quorem+0xee>
 800c242:	0000      	movs	r0, r0
 800c244:	0000      	movs	r0, r0
	...

0800c248 <_dtoa_r>:
 800c248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c24c:	ed2d 8b02 	vpush	{d8}
 800c250:	69c7      	ldr	r7, [r0, #28]
 800c252:	b091      	sub	sp, #68	@ 0x44
 800c254:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c258:	ec55 4b10 	vmov	r4, r5, d0
 800c25c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800c25e:	9107      	str	r1, [sp, #28]
 800c260:	4681      	mov	r9, r0
 800c262:	9209      	str	r2, [sp, #36]	@ 0x24
 800c264:	930d      	str	r3, [sp, #52]	@ 0x34
 800c266:	b97f      	cbnz	r7, 800c288 <_dtoa_r+0x40>
 800c268:	2010      	movs	r0, #16
 800c26a:	f000 fd95 	bl	800cd98 <malloc>
 800c26e:	4602      	mov	r2, r0
 800c270:	f8c9 001c 	str.w	r0, [r9, #28]
 800c274:	b920      	cbnz	r0, 800c280 <_dtoa_r+0x38>
 800c276:	4ba0      	ldr	r3, [pc, #640]	@ (800c4f8 <_dtoa_r+0x2b0>)
 800c278:	21ef      	movs	r1, #239	@ 0xef
 800c27a:	48a0      	ldr	r0, [pc, #640]	@ (800c4fc <_dtoa_r+0x2b4>)
 800c27c:	f001 fc3e 	bl	800dafc <__assert_func>
 800c280:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c284:	6007      	str	r7, [r0, #0]
 800c286:	60c7      	str	r7, [r0, #12]
 800c288:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c28c:	6819      	ldr	r1, [r3, #0]
 800c28e:	b159      	cbz	r1, 800c2a8 <_dtoa_r+0x60>
 800c290:	685a      	ldr	r2, [r3, #4]
 800c292:	604a      	str	r2, [r1, #4]
 800c294:	2301      	movs	r3, #1
 800c296:	4093      	lsls	r3, r2
 800c298:	608b      	str	r3, [r1, #8]
 800c29a:	4648      	mov	r0, r9
 800c29c:	f000 fe72 	bl	800cf84 <_Bfree>
 800c2a0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c2a4:	2200      	movs	r2, #0
 800c2a6:	601a      	str	r2, [r3, #0]
 800c2a8:	1e2b      	subs	r3, r5, #0
 800c2aa:	bfbb      	ittet	lt
 800c2ac:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c2b0:	9303      	strlt	r3, [sp, #12]
 800c2b2:	2300      	movge	r3, #0
 800c2b4:	2201      	movlt	r2, #1
 800c2b6:	bfac      	ite	ge
 800c2b8:	6033      	strge	r3, [r6, #0]
 800c2ba:	6032      	strlt	r2, [r6, #0]
 800c2bc:	4b90      	ldr	r3, [pc, #576]	@ (800c500 <_dtoa_r+0x2b8>)
 800c2be:	9e03      	ldr	r6, [sp, #12]
 800c2c0:	43b3      	bics	r3, r6
 800c2c2:	d110      	bne.n	800c2e6 <_dtoa_r+0x9e>
 800c2c4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c2c6:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c2ca:	6013      	str	r3, [r2, #0]
 800c2cc:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800c2d0:	4323      	orrs	r3, r4
 800c2d2:	f000 84e6 	beq.w	800cca2 <_dtoa_r+0xa5a>
 800c2d6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c2d8:	4f8a      	ldr	r7, [pc, #552]	@ (800c504 <_dtoa_r+0x2bc>)
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	f000 84e8 	beq.w	800ccb0 <_dtoa_r+0xa68>
 800c2e0:	1cfb      	adds	r3, r7, #3
 800c2e2:	f000 bce3 	b.w	800ccac <_dtoa_r+0xa64>
 800c2e6:	ed9d 8b02 	vldr	d8, [sp, #8]
 800c2ea:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c2ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2f2:	d10a      	bne.n	800c30a <_dtoa_r+0xc2>
 800c2f4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c2f6:	2301      	movs	r3, #1
 800c2f8:	6013      	str	r3, [r2, #0]
 800c2fa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c2fc:	b113      	cbz	r3, 800c304 <_dtoa_r+0xbc>
 800c2fe:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800c300:	4b81      	ldr	r3, [pc, #516]	@ (800c508 <_dtoa_r+0x2c0>)
 800c302:	6013      	str	r3, [r2, #0]
 800c304:	4f81      	ldr	r7, [pc, #516]	@ (800c50c <_dtoa_r+0x2c4>)
 800c306:	f000 bcd3 	b.w	800ccb0 <_dtoa_r+0xa68>
 800c30a:	aa0e      	add	r2, sp, #56	@ 0x38
 800c30c:	a90f      	add	r1, sp, #60	@ 0x3c
 800c30e:	4648      	mov	r0, r9
 800c310:	eeb0 0b48 	vmov.f64	d0, d8
 800c314:	f001 f918 	bl	800d548 <__d2b>
 800c318:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800c31c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c31e:	9001      	str	r0, [sp, #4]
 800c320:	2b00      	cmp	r3, #0
 800c322:	d045      	beq.n	800c3b0 <_dtoa_r+0x168>
 800c324:	eeb0 7b48 	vmov.f64	d7, d8
 800c328:	ee18 1a90 	vmov	r1, s17
 800c32c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800c330:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800c334:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800c338:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800c33c:	2500      	movs	r5, #0
 800c33e:	ee07 1a90 	vmov	s15, r1
 800c342:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800c346:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800c4e0 <_dtoa_r+0x298>
 800c34a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800c34e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800c4e8 <_dtoa_r+0x2a0>
 800c352:	eea7 6b05 	vfma.f64	d6, d7, d5
 800c356:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800c4f0 <_dtoa_r+0x2a8>
 800c35a:	ee07 3a90 	vmov	s15, r3
 800c35e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800c362:	eeb0 7b46 	vmov.f64	d7, d6
 800c366:	eea4 7b05 	vfma.f64	d7, d4, d5
 800c36a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800c36e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800c372:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c376:	ee16 8a90 	vmov	r8, s13
 800c37a:	d508      	bpl.n	800c38e <_dtoa_r+0x146>
 800c37c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800c380:	eeb4 6b47 	vcmp.f64	d6, d7
 800c384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c388:	bf18      	it	ne
 800c38a:	f108 38ff 	addne.w	r8, r8, #4294967295
 800c38e:	f1b8 0f16 	cmp.w	r8, #22
 800c392:	d82b      	bhi.n	800c3ec <_dtoa_r+0x1a4>
 800c394:	495e      	ldr	r1, [pc, #376]	@ (800c510 <_dtoa_r+0x2c8>)
 800c396:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800c39a:	ed91 7b00 	vldr	d7, [r1]
 800c39e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800c3a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3a6:	d501      	bpl.n	800c3ac <_dtoa_r+0x164>
 800c3a8:	f108 38ff 	add.w	r8, r8, #4294967295
 800c3ac:	2100      	movs	r1, #0
 800c3ae:	e01e      	b.n	800c3ee <_dtoa_r+0x1a6>
 800c3b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c3b2:	4413      	add	r3, r2
 800c3b4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800c3b8:	2920      	cmp	r1, #32
 800c3ba:	bfc1      	itttt	gt
 800c3bc:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800c3c0:	408e      	lslgt	r6, r1
 800c3c2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800c3c6:	fa24 f101 	lsrgt.w	r1, r4, r1
 800c3ca:	bfd6      	itet	le
 800c3cc:	f1c1 0120 	rsble	r1, r1, #32
 800c3d0:	4331      	orrgt	r1, r6
 800c3d2:	fa04 f101 	lslle.w	r1, r4, r1
 800c3d6:	ee07 1a90 	vmov	s15, r1
 800c3da:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800c3de:	3b01      	subs	r3, #1
 800c3e0:	ee17 1a90 	vmov	r1, s15
 800c3e4:	2501      	movs	r5, #1
 800c3e6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800c3ea:	e7a8      	b.n	800c33e <_dtoa_r+0xf6>
 800c3ec:	2101      	movs	r1, #1
 800c3ee:	1ad2      	subs	r2, r2, r3
 800c3f0:	1e53      	subs	r3, r2, #1
 800c3f2:	9306      	str	r3, [sp, #24]
 800c3f4:	bf45      	ittet	mi
 800c3f6:	f1c2 0301 	rsbmi	r3, r2, #1
 800c3fa:	9304      	strmi	r3, [sp, #16]
 800c3fc:	2300      	movpl	r3, #0
 800c3fe:	2300      	movmi	r3, #0
 800c400:	bf4c      	ite	mi
 800c402:	9306      	strmi	r3, [sp, #24]
 800c404:	9304      	strpl	r3, [sp, #16]
 800c406:	f1b8 0f00 	cmp.w	r8, #0
 800c40a:	910c      	str	r1, [sp, #48]	@ 0x30
 800c40c:	db18      	blt.n	800c440 <_dtoa_r+0x1f8>
 800c40e:	9b06      	ldr	r3, [sp, #24]
 800c410:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800c414:	4443      	add	r3, r8
 800c416:	9306      	str	r3, [sp, #24]
 800c418:	2300      	movs	r3, #0
 800c41a:	9a07      	ldr	r2, [sp, #28]
 800c41c:	2a09      	cmp	r2, #9
 800c41e:	d845      	bhi.n	800c4ac <_dtoa_r+0x264>
 800c420:	2a05      	cmp	r2, #5
 800c422:	bfc4      	itt	gt
 800c424:	3a04      	subgt	r2, #4
 800c426:	9207      	strgt	r2, [sp, #28]
 800c428:	9a07      	ldr	r2, [sp, #28]
 800c42a:	f1a2 0202 	sub.w	r2, r2, #2
 800c42e:	bfcc      	ite	gt
 800c430:	2400      	movgt	r4, #0
 800c432:	2401      	movle	r4, #1
 800c434:	2a03      	cmp	r2, #3
 800c436:	d844      	bhi.n	800c4c2 <_dtoa_r+0x27a>
 800c438:	e8df f002 	tbb	[pc, r2]
 800c43c:	0b173634 	.word	0x0b173634
 800c440:	9b04      	ldr	r3, [sp, #16]
 800c442:	2200      	movs	r2, #0
 800c444:	eba3 0308 	sub.w	r3, r3, r8
 800c448:	9304      	str	r3, [sp, #16]
 800c44a:	920a      	str	r2, [sp, #40]	@ 0x28
 800c44c:	f1c8 0300 	rsb	r3, r8, #0
 800c450:	e7e3      	b.n	800c41a <_dtoa_r+0x1d2>
 800c452:	2201      	movs	r2, #1
 800c454:	9208      	str	r2, [sp, #32]
 800c456:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c458:	eb08 0b02 	add.w	fp, r8, r2
 800c45c:	f10b 0a01 	add.w	sl, fp, #1
 800c460:	4652      	mov	r2, sl
 800c462:	2a01      	cmp	r2, #1
 800c464:	bfb8      	it	lt
 800c466:	2201      	movlt	r2, #1
 800c468:	e006      	b.n	800c478 <_dtoa_r+0x230>
 800c46a:	2201      	movs	r2, #1
 800c46c:	9208      	str	r2, [sp, #32]
 800c46e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c470:	2a00      	cmp	r2, #0
 800c472:	dd29      	ble.n	800c4c8 <_dtoa_r+0x280>
 800c474:	4693      	mov	fp, r2
 800c476:	4692      	mov	sl, r2
 800c478:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800c47c:	2100      	movs	r1, #0
 800c47e:	2004      	movs	r0, #4
 800c480:	f100 0614 	add.w	r6, r0, #20
 800c484:	4296      	cmp	r6, r2
 800c486:	d926      	bls.n	800c4d6 <_dtoa_r+0x28e>
 800c488:	6079      	str	r1, [r7, #4]
 800c48a:	4648      	mov	r0, r9
 800c48c:	9305      	str	r3, [sp, #20]
 800c48e:	f000 fd39 	bl	800cf04 <_Balloc>
 800c492:	9b05      	ldr	r3, [sp, #20]
 800c494:	4607      	mov	r7, r0
 800c496:	2800      	cmp	r0, #0
 800c498:	d13e      	bne.n	800c518 <_dtoa_r+0x2d0>
 800c49a:	4b1e      	ldr	r3, [pc, #120]	@ (800c514 <_dtoa_r+0x2cc>)
 800c49c:	4602      	mov	r2, r0
 800c49e:	f240 11af 	movw	r1, #431	@ 0x1af
 800c4a2:	e6ea      	b.n	800c27a <_dtoa_r+0x32>
 800c4a4:	2200      	movs	r2, #0
 800c4a6:	e7e1      	b.n	800c46c <_dtoa_r+0x224>
 800c4a8:	2200      	movs	r2, #0
 800c4aa:	e7d3      	b.n	800c454 <_dtoa_r+0x20c>
 800c4ac:	2401      	movs	r4, #1
 800c4ae:	2200      	movs	r2, #0
 800c4b0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800c4b4:	f04f 3bff 	mov.w	fp, #4294967295
 800c4b8:	2100      	movs	r1, #0
 800c4ba:	46da      	mov	sl, fp
 800c4bc:	2212      	movs	r2, #18
 800c4be:	9109      	str	r1, [sp, #36]	@ 0x24
 800c4c0:	e7da      	b.n	800c478 <_dtoa_r+0x230>
 800c4c2:	2201      	movs	r2, #1
 800c4c4:	9208      	str	r2, [sp, #32]
 800c4c6:	e7f5      	b.n	800c4b4 <_dtoa_r+0x26c>
 800c4c8:	f04f 0b01 	mov.w	fp, #1
 800c4cc:	46da      	mov	sl, fp
 800c4ce:	465a      	mov	r2, fp
 800c4d0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800c4d4:	e7d0      	b.n	800c478 <_dtoa_r+0x230>
 800c4d6:	3101      	adds	r1, #1
 800c4d8:	0040      	lsls	r0, r0, #1
 800c4da:	e7d1      	b.n	800c480 <_dtoa_r+0x238>
 800c4dc:	f3af 8000 	nop.w
 800c4e0:	636f4361 	.word	0x636f4361
 800c4e4:	3fd287a7 	.word	0x3fd287a7
 800c4e8:	8b60c8b3 	.word	0x8b60c8b3
 800c4ec:	3fc68a28 	.word	0x3fc68a28
 800c4f0:	509f79fb 	.word	0x509f79fb
 800c4f4:	3fd34413 	.word	0x3fd34413
 800c4f8:	0800e231 	.word	0x0800e231
 800c4fc:	0800e248 	.word	0x0800e248
 800c500:	7ff00000 	.word	0x7ff00000
 800c504:	0800e22d 	.word	0x0800e22d
 800c508:	0800e201 	.word	0x0800e201
 800c50c:	0800e200 	.word	0x0800e200
 800c510:	0800e398 	.word	0x0800e398
 800c514:	0800e2a0 	.word	0x0800e2a0
 800c518:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800c51c:	f1ba 0f0e 	cmp.w	sl, #14
 800c520:	6010      	str	r0, [r2, #0]
 800c522:	d86e      	bhi.n	800c602 <_dtoa_r+0x3ba>
 800c524:	2c00      	cmp	r4, #0
 800c526:	d06c      	beq.n	800c602 <_dtoa_r+0x3ba>
 800c528:	f1b8 0f00 	cmp.w	r8, #0
 800c52c:	f340 80b4 	ble.w	800c698 <_dtoa_r+0x450>
 800c530:	4ac8      	ldr	r2, [pc, #800]	@ (800c854 <_dtoa_r+0x60c>)
 800c532:	f008 010f 	and.w	r1, r8, #15
 800c536:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800c53a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800c53e:	ed92 7b00 	vldr	d7, [r2]
 800c542:	ea4f 1128 	mov.w	r1, r8, asr #4
 800c546:	f000 809b 	beq.w	800c680 <_dtoa_r+0x438>
 800c54a:	4ac3      	ldr	r2, [pc, #780]	@ (800c858 <_dtoa_r+0x610>)
 800c54c:	ed92 6b08 	vldr	d6, [r2, #32]
 800c550:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800c554:	ed8d 6b02 	vstr	d6, [sp, #8]
 800c558:	f001 010f 	and.w	r1, r1, #15
 800c55c:	2203      	movs	r2, #3
 800c55e:	48be      	ldr	r0, [pc, #760]	@ (800c858 <_dtoa_r+0x610>)
 800c560:	2900      	cmp	r1, #0
 800c562:	f040 808f 	bne.w	800c684 <_dtoa_r+0x43c>
 800c566:	ed9d 6b02 	vldr	d6, [sp, #8]
 800c56a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800c56e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c572:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c574:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c578:	2900      	cmp	r1, #0
 800c57a:	f000 80b3 	beq.w	800c6e4 <_dtoa_r+0x49c>
 800c57e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800c582:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800c586:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c58a:	f140 80ab 	bpl.w	800c6e4 <_dtoa_r+0x49c>
 800c58e:	f1ba 0f00 	cmp.w	sl, #0
 800c592:	f000 80a7 	beq.w	800c6e4 <_dtoa_r+0x49c>
 800c596:	f1bb 0f00 	cmp.w	fp, #0
 800c59a:	dd30      	ble.n	800c5fe <_dtoa_r+0x3b6>
 800c59c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800c5a0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c5a4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c5a8:	f108 31ff 	add.w	r1, r8, #4294967295
 800c5ac:	9105      	str	r1, [sp, #20]
 800c5ae:	3201      	adds	r2, #1
 800c5b0:	465c      	mov	r4, fp
 800c5b2:	ed9d 6b02 	vldr	d6, [sp, #8]
 800c5b6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800c5ba:	ee07 2a90 	vmov	s15, r2
 800c5be:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800c5c2:	eea7 5b06 	vfma.f64	d5, d7, d6
 800c5c6:	ee15 2a90 	vmov	r2, s11
 800c5ca:	ec51 0b15 	vmov	r0, r1, d5
 800c5ce:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800c5d2:	2c00      	cmp	r4, #0
 800c5d4:	f040 808a 	bne.w	800c6ec <_dtoa_r+0x4a4>
 800c5d8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800c5dc:	ee36 6b47 	vsub.f64	d6, d6, d7
 800c5e0:	ec41 0b17 	vmov	d7, r0, r1
 800c5e4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c5e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5ec:	f300 826a 	bgt.w	800cac4 <_dtoa_r+0x87c>
 800c5f0:	eeb1 7b47 	vneg.f64	d7, d7
 800c5f4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c5f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5fc:	d423      	bmi.n	800c646 <_dtoa_r+0x3fe>
 800c5fe:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c602:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c604:	2a00      	cmp	r2, #0
 800c606:	f2c0 8129 	blt.w	800c85c <_dtoa_r+0x614>
 800c60a:	f1b8 0f0e 	cmp.w	r8, #14
 800c60e:	f300 8125 	bgt.w	800c85c <_dtoa_r+0x614>
 800c612:	4b90      	ldr	r3, [pc, #576]	@ (800c854 <_dtoa_r+0x60c>)
 800c614:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c618:	ed93 6b00 	vldr	d6, [r3]
 800c61c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c61e:	2b00      	cmp	r3, #0
 800c620:	f280 80c8 	bge.w	800c7b4 <_dtoa_r+0x56c>
 800c624:	f1ba 0f00 	cmp.w	sl, #0
 800c628:	f300 80c4 	bgt.w	800c7b4 <_dtoa_r+0x56c>
 800c62c:	d10b      	bne.n	800c646 <_dtoa_r+0x3fe>
 800c62e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800c632:	ee26 6b07 	vmul.f64	d6, d6, d7
 800c636:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c63a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c63e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c642:	f2c0 823c 	blt.w	800cabe <_dtoa_r+0x876>
 800c646:	2400      	movs	r4, #0
 800c648:	4625      	mov	r5, r4
 800c64a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c64c:	43db      	mvns	r3, r3
 800c64e:	9305      	str	r3, [sp, #20]
 800c650:	463e      	mov	r6, r7
 800c652:	f04f 0800 	mov.w	r8, #0
 800c656:	4621      	mov	r1, r4
 800c658:	4648      	mov	r0, r9
 800c65a:	f000 fc93 	bl	800cf84 <_Bfree>
 800c65e:	2d00      	cmp	r5, #0
 800c660:	f000 80a2 	beq.w	800c7a8 <_dtoa_r+0x560>
 800c664:	f1b8 0f00 	cmp.w	r8, #0
 800c668:	d005      	beq.n	800c676 <_dtoa_r+0x42e>
 800c66a:	45a8      	cmp	r8, r5
 800c66c:	d003      	beq.n	800c676 <_dtoa_r+0x42e>
 800c66e:	4641      	mov	r1, r8
 800c670:	4648      	mov	r0, r9
 800c672:	f000 fc87 	bl	800cf84 <_Bfree>
 800c676:	4629      	mov	r1, r5
 800c678:	4648      	mov	r0, r9
 800c67a:	f000 fc83 	bl	800cf84 <_Bfree>
 800c67e:	e093      	b.n	800c7a8 <_dtoa_r+0x560>
 800c680:	2202      	movs	r2, #2
 800c682:	e76c      	b.n	800c55e <_dtoa_r+0x316>
 800c684:	07cc      	lsls	r4, r1, #31
 800c686:	d504      	bpl.n	800c692 <_dtoa_r+0x44a>
 800c688:	ed90 6b00 	vldr	d6, [r0]
 800c68c:	3201      	adds	r2, #1
 800c68e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c692:	1049      	asrs	r1, r1, #1
 800c694:	3008      	adds	r0, #8
 800c696:	e763      	b.n	800c560 <_dtoa_r+0x318>
 800c698:	d022      	beq.n	800c6e0 <_dtoa_r+0x498>
 800c69a:	f1c8 0100 	rsb	r1, r8, #0
 800c69e:	4a6d      	ldr	r2, [pc, #436]	@ (800c854 <_dtoa_r+0x60c>)
 800c6a0:	f001 000f 	and.w	r0, r1, #15
 800c6a4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800c6a8:	ed92 7b00 	vldr	d7, [r2]
 800c6ac:	ee28 7b07 	vmul.f64	d7, d8, d7
 800c6b0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c6b4:	4868      	ldr	r0, [pc, #416]	@ (800c858 <_dtoa_r+0x610>)
 800c6b6:	1109      	asrs	r1, r1, #4
 800c6b8:	2400      	movs	r4, #0
 800c6ba:	2202      	movs	r2, #2
 800c6bc:	b929      	cbnz	r1, 800c6ca <_dtoa_r+0x482>
 800c6be:	2c00      	cmp	r4, #0
 800c6c0:	f43f af57 	beq.w	800c572 <_dtoa_r+0x32a>
 800c6c4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c6c8:	e753      	b.n	800c572 <_dtoa_r+0x32a>
 800c6ca:	07ce      	lsls	r6, r1, #31
 800c6cc:	d505      	bpl.n	800c6da <_dtoa_r+0x492>
 800c6ce:	ed90 6b00 	vldr	d6, [r0]
 800c6d2:	3201      	adds	r2, #1
 800c6d4:	2401      	movs	r4, #1
 800c6d6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c6da:	1049      	asrs	r1, r1, #1
 800c6dc:	3008      	adds	r0, #8
 800c6de:	e7ed      	b.n	800c6bc <_dtoa_r+0x474>
 800c6e0:	2202      	movs	r2, #2
 800c6e2:	e746      	b.n	800c572 <_dtoa_r+0x32a>
 800c6e4:	f8cd 8014 	str.w	r8, [sp, #20]
 800c6e8:	4654      	mov	r4, sl
 800c6ea:	e762      	b.n	800c5b2 <_dtoa_r+0x36a>
 800c6ec:	4a59      	ldr	r2, [pc, #356]	@ (800c854 <_dtoa_r+0x60c>)
 800c6ee:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800c6f2:	ed12 4b02 	vldr	d4, [r2, #-8]
 800c6f6:	9a08      	ldr	r2, [sp, #32]
 800c6f8:	ec41 0b17 	vmov	d7, r0, r1
 800c6fc:	443c      	add	r4, r7
 800c6fe:	b34a      	cbz	r2, 800c754 <_dtoa_r+0x50c>
 800c700:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800c704:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800c708:	463e      	mov	r6, r7
 800c70a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800c70e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800c712:	ee35 7b47 	vsub.f64	d7, d5, d7
 800c716:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800c71a:	ee14 2a90 	vmov	r2, s9
 800c71e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800c722:	3230      	adds	r2, #48	@ 0x30
 800c724:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c728:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c72c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c730:	f806 2b01 	strb.w	r2, [r6], #1
 800c734:	d438      	bmi.n	800c7a8 <_dtoa_r+0x560>
 800c736:	ee32 5b46 	vsub.f64	d5, d2, d6
 800c73a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800c73e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c742:	d46e      	bmi.n	800c822 <_dtoa_r+0x5da>
 800c744:	42a6      	cmp	r6, r4
 800c746:	f43f af5a 	beq.w	800c5fe <_dtoa_r+0x3b6>
 800c74a:	ee27 7b03 	vmul.f64	d7, d7, d3
 800c74e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800c752:	e7e0      	b.n	800c716 <_dtoa_r+0x4ce>
 800c754:	4621      	mov	r1, r4
 800c756:	463e      	mov	r6, r7
 800c758:	ee27 7b04 	vmul.f64	d7, d7, d4
 800c75c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800c760:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800c764:	ee14 2a90 	vmov	r2, s9
 800c768:	3230      	adds	r2, #48	@ 0x30
 800c76a:	f806 2b01 	strb.w	r2, [r6], #1
 800c76e:	42a6      	cmp	r6, r4
 800c770:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800c774:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c778:	d119      	bne.n	800c7ae <_dtoa_r+0x566>
 800c77a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800c77e:	ee37 4b05 	vadd.f64	d4, d7, d5
 800c782:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800c786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c78a:	dc4a      	bgt.n	800c822 <_dtoa_r+0x5da>
 800c78c:	ee35 5b47 	vsub.f64	d5, d5, d7
 800c790:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800c794:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c798:	f57f af31 	bpl.w	800c5fe <_dtoa_r+0x3b6>
 800c79c:	460e      	mov	r6, r1
 800c79e:	3901      	subs	r1, #1
 800c7a0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c7a4:	2b30      	cmp	r3, #48	@ 0x30
 800c7a6:	d0f9      	beq.n	800c79c <_dtoa_r+0x554>
 800c7a8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800c7ac:	e027      	b.n	800c7fe <_dtoa_r+0x5b6>
 800c7ae:	ee26 6b03 	vmul.f64	d6, d6, d3
 800c7b2:	e7d5      	b.n	800c760 <_dtoa_r+0x518>
 800c7b4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c7b8:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800c7bc:	463e      	mov	r6, r7
 800c7be:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800c7c2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800c7c6:	ee15 3a10 	vmov	r3, s10
 800c7ca:	3330      	adds	r3, #48	@ 0x30
 800c7cc:	f806 3b01 	strb.w	r3, [r6], #1
 800c7d0:	1bf3      	subs	r3, r6, r7
 800c7d2:	459a      	cmp	sl, r3
 800c7d4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800c7d8:	eea3 7b46 	vfms.f64	d7, d3, d6
 800c7dc:	d132      	bne.n	800c844 <_dtoa_r+0x5fc>
 800c7de:	ee37 7b07 	vadd.f64	d7, d7, d7
 800c7e2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800c7e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7ea:	dc18      	bgt.n	800c81e <_dtoa_r+0x5d6>
 800c7ec:	eeb4 7b46 	vcmp.f64	d7, d6
 800c7f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7f4:	d103      	bne.n	800c7fe <_dtoa_r+0x5b6>
 800c7f6:	ee15 3a10 	vmov	r3, s10
 800c7fa:	07db      	lsls	r3, r3, #31
 800c7fc:	d40f      	bmi.n	800c81e <_dtoa_r+0x5d6>
 800c7fe:	9901      	ldr	r1, [sp, #4]
 800c800:	4648      	mov	r0, r9
 800c802:	f000 fbbf 	bl	800cf84 <_Bfree>
 800c806:	2300      	movs	r3, #0
 800c808:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c80a:	7033      	strb	r3, [r6, #0]
 800c80c:	f108 0301 	add.w	r3, r8, #1
 800c810:	6013      	str	r3, [r2, #0]
 800c812:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c814:	2b00      	cmp	r3, #0
 800c816:	f000 824b 	beq.w	800ccb0 <_dtoa_r+0xa68>
 800c81a:	601e      	str	r6, [r3, #0]
 800c81c:	e248      	b.n	800ccb0 <_dtoa_r+0xa68>
 800c81e:	f8cd 8014 	str.w	r8, [sp, #20]
 800c822:	4633      	mov	r3, r6
 800c824:	461e      	mov	r6, r3
 800c826:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c82a:	2a39      	cmp	r2, #57	@ 0x39
 800c82c:	d106      	bne.n	800c83c <_dtoa_r+0x5f4>
 800c82e:	429f      	cmp	r7, r3
 800c830:	d1f8      	bne.n	800c824 <_dtoa_r+0x5dc>
 800c832:	9a05      	ldr	r2, [sp, #20]
 800c834:	3201      	adds	r2, #1
 800c836:	9205      	str	r2, [sp, #20]
 800c838:	2230      	movs	r2, #48	@ 0x30
 800c83a:	703a      	strb	r2, [r7, #0]
 800c83c:	781a      	ldrb	r2, [r3, #0]
 800c83e:	3201      	adds	r2, #1
 800c840:	701a      	strb	r2, [r3, #0]
 800c842:	e7b1      	b.n	800c7a8 <_dtoa_r+0x560>
 800c844:	ee27 7b04 	vmul.f64	d7, d7, d4
 800c848:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c84c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c850:	d1b5      	bne.n	800c7be <_dtoa_r+0x576>
 800c852:	e7d4      	b.n	800c7fe <_dtoa_r+0x5b6>
 800c854:	0800e398 	.word	0x0800e398
 800c858:	0800e370 	.word	0x0800e370
 800c85c:	9908      	ldr	r1, [sp, #32]
 800c85e:	2900      	cmp	r1, #0
 800c860:	f000 80e9 	beq.w	800ca36 <_dtoa_r+0x7ee>
 800c864:	9907      	ldr	r1, [sp, #28]
 800c866:	2901      	cmp	r1, #1
 800c868:	f300 80cb 	bgt.w	800ca02 <_dtoa_r+0x7ba>
 800c86c:	2d00      	cmp	r5, #0
 800c86e:	f000 80c4 	beq.w	800c9fa <_dtoa_r+0x7b2>
 800c872:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c876:	9e04      	ldr	r6, [sp, #16]
 800c878:	461c      	mov	r4, r3
 800c87a:	9305      	str	r3, [sp, #20]
 800c87c:	9b04      	ldr	r3, [sp, #16]
 800c87e:	4413      	add	r3, r2
 800c880:	9304      	str	r3, [sp, #16]
 800c882:	9b06      	ldr	r3, [sp, #24]
 800c884:	2101      	movs	r1, #1
 800c886:	4413      	add	r3, r2
 800c888:	4648      	mov	r0, r9
 800c88a:	9306      	str	r3, [sp, #24]
 800c88c:	f000 fc2e 	bl	800d0ec <__i2b>
 800c890:	9b05      	ldr	r3, [sp, #20]
 800c892:	4605      	mov	r5, r0
 800c894:	b166      	cbz	r6, 800c8b0 <_dtoa_r+0x668>
 800c896:	9a06      	ldr	r2, [sp, #24]
 800c898:	2a00      	cmp	r2, #0
 800c89a:	dd09      	ble.n	800c8b0 <_dtoa_r+0x668>
 800c89c:	42b2      	cmp	r2, r6
 800c89e:	9904      	ldr	r1, [sp, #16]
 800c8a0:	bfa8      	it	ge
 800c8a2:	4632      	movge	r2, r6
 800c8a4:	1a89      	subs	r1, r1, r2
 800c8a6:	9104      	str	r1, [sp, #16]
 800c8a8:	9906      	ldr	r1, [sp, #24]
 800c8aa:	1ab6      	subs	r6, r6, r2
 800c8ac:	1a8a      	subs	r2, r1, r2
 800c8ae:	9206      	str	r2, [sp, #24]
 800c8b0:	b30b      	cbz	r3, 800c8f6 <_dtoa_r+0x6ae>
 800c8b2:	9a08      	ldr	r2, [sp, #32]
 800c8b4:	2a00      	cmp	r2, #0
 800c8b6:	f000 80c5 	beq.w	800ca44 <_dtoa_r+0x7fc>
 800c8ba:	2c00      	cmp	r4, #0
 800c8bc:	f000 80bf 	beq.w	800ca3e <_dtoa_r+0x7f6>
 800c8c0:	4629      	mov	r1, r5
 800c8c2:	4622      	mov	r2, r4
 800c8c4:	4648      	mov	r0, r9
 800c8c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c8c8:	f000 fcc8 	bl	800d25c <__pow5mult>
 800c8cc:	9a01      	ldr	r2, [sp, #4]
 800c8ce:	4601      	mov	r1, r0
 800c8d0:	4605      	mov	r5, r0
 800c8d2:	4648      	mov	r0, r9
 800c8d4:	f000 fc20 	bl	800d118 <__multiply>
 800c8d8:	9901      	ldr	r1, [sp, #4]
 800c8da:	9005      	str	r0, [sp, #20]
 800c8dc:	4648      	mov	r0, r9
 800c8de:	f000 fb51 	bl	800cf84 <_Bfree>
 800c8e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c8e4:	1b1b      	subs	r3, r3, r4
 800c8e6:	f000 80b0 	beq.w	800ca4a <_dtoa_r+0x802>
 800c8ea:	9905      	ldr	r1, [sp, #20]
 800c8ec:	461a      	mov	r2, r3
 800c8ee:	4648      	mov	r0, r9
 800c8f0:	f000 fcb4 	bl	800d25c <__pow5mult>
 800c8f4:	9001      	str	r0, [sp, #4]
 800c8f6:	2101      	movs	r1, #1
 800c8f8:	4648      	mov	r0, r9
 800c8fa:	f000 fbf7 	bl	800d0ec <__i2b>
 800c8fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c900:	4604      	mov	r4, r0
 800c902:	2b00      	cmp	r3, #0
 800c904:	f000 81da 	beq.w	800ccbc <_dtoa_r+0xa74>
 800c908:	461a      	mov	r2, r3
 800c90a:	4601      	mov	r1, r0
 800c90c:	4648      	mov	r0, r9
 800c90e:	f000 fca5 	bl	800d25c <__pow5mult>
 800c912:	9b07      	ldr	r3, [sp, #28]
 800c914:	2b01      	cmp	r3, #1
 800c916:	4604      	mov	r4, r0
 800c918:	f300 80a0 	bgt.w	800ca5c <_dtoa_r+0x814>
 800c91c:	9b02      	ldr	r3, [sp, #8]
 800c91e:	2b00      	cmp	r3, #0
 800c920:	f040 8096 	bne.w	800ca50 <_dtoa_r+0x808>
 800c924:	9b03      	ldr	r3, [sp, #12]
 800c926:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800c92a:	2a00      	cmp	r2, #0
 800c92c:	f040 8092 	bne.w	800ca54 <_dtoa_r+0x80c>
 800c930:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800c934:	0d12      	lsrs	r2, r2, #20
 800c936:	0512      	lsls	r2, r2, #20
 800c938:	2a00      	cmp	r2, #0
 800c93a:	f000 808d 	beq.w	800ca58 <_dtoa_r+0x810>
 800c93e:	9b04      	ldr	r3, [sp, #16]
 800c940:	3301      	adds	r3, #1
 800c942:	9304      	str	r3, [sp, #16]
 800c944:	9b06      	ldr	r3, [sp, #24]
 800c946:	3301      	adds	r3, #1
 800c948:	9306      	str	r3, [sp, #24]
 800c94a:	2301      	movs	r3, #1
 800c94c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c94e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c950:	2b00      	cmp	r3, #0
 800c952:	f000 81b9 	beq.w	800ccc8 <_dtoa_r+0xa80>
 800c956:	6922      	ldr	r2, [r4, #16]
 800c958:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800c95c:	6910      	ldr	r0, [r2, #16]
 800c95e:	f000 fb79 	bl	800d054 <__hi0bits>
 800c962:	f1c0 0020 	rsb	r0, r0, #32
 800c966:	9b06      	ldr	r3, [sp, #24]
 800c968:	4418      	add	r0, r3
 800c96a:	f010 001f 	ands.w	r0, r0, #31
 800c96e:	f000 8081 	beq.w	800ca74 <_dtoa_r+0x82c>
 800c972:	f1c0 0220 	rsb	r2, r0, #32
 800c976:	2a04      	cmp	r2, #4
 800c978:	dd73      	ble.n	800ca62 <_dtoa_r+0x81a>
 800c97a:	9b04      	ldr	r3, [sp, #16]
 800c97c:	f1c0 001c 	rsb	r0, r0, #28
 800c980:	4403      	add	r3, r0
 800c982:	9304      	str	r3, [sp, #16]
 800c984:	9b06      	ldr	r3, [sp, #24]
 800c986:	4406      	add	r6, r0
 800c988:	4403      	add	r3, r0
 800c98a:	9306      	str	r3, [sp, #24]
 800c98c:	9b04      	ldr	r3, [sp, #16]
 800c98e:	2b00      	cmp	r3, #0
 800c990:	dd05      	ble.n	800c99e <_dtoa_r+0x756>
 800c992:	9901      	ldr	r1, [sp, #4]
 800c994:	461a      	mov	r2, r3
 800c996:	4648      	mov	r0, r9
 800c998:	f000 fcba 	bl	800d310 <__lshift>
 800c99c:	9001      	str	r0, [sp, #4]
 800c99e:	9b06      	ldr	r3, [sp, #24]
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	dd05      	ble.n	800c9b0 <_dtoa_r+0x768>
 800c9a4:	4621      	mov	r1, r4
 800c9a6:	461a      	mov	r2, r3
 800c9a8:	4648      	mov	r0, r9
 800c9aa:	f000 fcb1 	bl	800d310 <__lshift>
 800c9ae:	4604      	mov	r4, r0
 800c9b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d060      	beq.n	800ca78 <_dtoa_r+0x830>
 800c9b6:	9801      	ldr	r0, [sp, #4]
 800c9b8:	4621      	mov	r1, r4
 800c9ba:	f000 fd15 	bl	800d3e8 <__mcmp>
 800c9be:	2800      	cmp	r0, #0
 800c9c0:	da5a      	bge.n	800ca78 <_dtoa_r+0x830>
 800c9c2:	f108 33ff 	add.w	r3, r8, #4294967295
 800c9c6:	9305      	str	r3, [sp, #20]
 800c9c8:	9901      	ldr	r1, [sp, #4]
 800c9ca:	2300      	movs	r3, #0
 800c9cc:	220a      	movs	r2, #10
 800c9ce:	4648      	mov	r0, r9
 800c9d0:	f000 fafa 	bl	800cfc8 <__multadd>
 800c9d4:	9b08      	ldr	r3, [sp, #32]
 800c9d6:	9001      	str	r0, [sp, #4]
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	f000 8177 	beq.w	800cccc <_dtoa_r+0xa84>
 800c9de:	4629      	mov	r1, r5
 800c9e0:	2300      	movs	r3, #0
 800c9e2:	220a      	movs	r2, #10
 800c9e4:	4648      	mov	r0, r9
 800c9e6:	f000 faef 	bl	800cfc8 <__multadd>
 800c9ea:	f1bb 0f00 	cmp.w	fp, #0
 800c9ee:	4605      	mov	r5, r0
 800c9f0:	dc6e      	bgt.n	800cad0 <_dtoa_r+0x888>
 800c9f2:	9b07      	ldr	r3, [sp, #28]
 800c9f4:	2b02      	cmp	r3, #2
 800c9f6:	dc48      	bgt.n	800ca8a <_dtoa_r+0x842>
 800c9f8:	e06a      	b.n	800cad0 <_dtoa_r+0x888>
 800c9fa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c9fc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ca00:	e739      	b.n	800c876 <_dtoa_r+0x62e>
 800ca02:	f10a 34ff 	add.w	r4, sl, #4294967295
 800ca06:	42a3      	cmp	r3, r4
 800ca08:	db07      	blt.n	800ca1a <_dtoa_r+0x7d2>
 800ca0a:	f1ba 0f00 	cmp.w	sl, #0
 800ca0e:	eba3 0404 	sub.w	r4, r3, r4
 800ca12:	db0b      	blt.n	800ca2c <_dtoa_r+0x7e4>
 800ca14:	9e04      	ldr	r6, [sp, #16]
 800ca16:	4652      	mov	r2, sl
 800ca18:	e72f      	b.n	800c87a <_dtoa_r+0x632>
 800ca1a:	1ae2      	subs	r2, r4, r3
 800ca1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca1e:	9e04      	ldr	r6, [sp, #16]
 800ca20:	4413      	add	r3, r2
 800ca22:	930a      	str	r3, [sp, #40]	@ 0x28
 800ca24:	4652      	mov	r2, sl
 800ca26:	4623      	mov	r3, r4
 800ca28:	2400      	movs	r4, #0
 800ca2a:	e726      	b.n	800c87a <_dtoa_r+0x632>
 800ca2c:	9a04      	ldr	r2, [sp, #16]
 800ca2e:	eba2 060a 	sub.w	r6, r2, sl
 800ca32:	2200      	movs	r2, #0
 800ca34:	e721      	b.n	800c87a <_dtoa_r+0x632>
 800ca36:	9e04      	ldr	r6, [sp, #16]
 800ca38:	9d08      	ldr	r5, [sp, #32]
 800ca3a:	461c      	mov	r4, r3
 800ca3c:	e72a      	b.n	800c894 <_dtoa_r+0x64c>
 800ca3e:	9a01      	ldr	r2, [sp, #4]
 800ca40:	9205      	str	r2, [sp, #20]
 800ca42:	e752      	b.n	800c8ea <_dtoa_r+0x6a2>
 800ca44:	9901      	ldr	r1, [sp, #4]
 800ca46:	461a      	mov	r2, r3
 800ca48:	e751      	b.n	800c8ee <_dtoa_r+0x6a6>
 800ca4a:	9b05      	ldr	r3, [sp, #20]
 800ca4c:	9301      	str	r3, [sp, #4]
 800ca4e:	e752      	b.n	800c8f6 <_dtoa_r+0x6ae>
 800ca50:	2300      	movs	r3, #0
 800ca52:	e77b      	b.n	800c94c <_dtoa_r+0x704>
 800ca54:	9b02      	ldr	r3, [sp, #8]
 800ca56:	e779      	b.n	800c94c <_dtoa_r+0x704>
 800ca58:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ca5a:	e778      	b.n	800c94e <_dtoa_r+0x706>
 800ca5c:	2300      	movs	r3, #0
 800ca5e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ca60:	e779      	b.n	800c956 <_dtoa_r+0x70e>
 800ca62:	d093      	beq.n	800c98c <_dtoa_r+0x744>
 800ca64:	9b04      	ldr	r3, [sp, #16]
 800ca66:	321c      	adds	r2, #28
 800ca68:	4413      	add	r3, r2
 800ca6a:	9304      	str	r3, [sp, #16]
 800ca6c:	9b06      	ldr	r3, [sp, #24]
 800ca6e:	4416      	add	r6, r2
 800ca70:	4413      	add	r3, r2
 800ca72:	e78a      	b.n	800c98a <_dtoa_r+0x742>
 800ca74:	4602      	mov	r2, r0
 800ca76:	e7f5      	b.n	800ca64 <_dtoa_r+0x81c>
 800ca78:	f1ba 0f00 	cmp.w	sl, #0
 800ca7c:	f8cd 8014 	str.w	r8, [sp, #20]
 800ca80:	46d3      	mov	fp, sl
 800ca82:	dc21      	bgt.n	800cac8 <_dtoa_r+0x880>
 800ca84:	9b07      	ldr	r3, [sp, #28]
 800ca86:	2b02      	cmp	r3, #2
 800ca88:	dd1e      	ble.n	800cac8 <_dtoa_r+0x880>
 800ca8a:	f1bb 0f00 	cmp.w	fp, #0
 800ca8e:	f47f addc 	bne.w	800c64a <_dtoa_r+0x402>
 800ca92:	4621      	mov	r1, r4
 800ca94:	465b      	mov	r3, fp
 800ca96:	2205      	movs	r2, #5
 800ca98:	4648      	mov	r0, r9
 800ca9a:	f000 fa95 	bl	800cfc8 <__multadd>
 800ca9e:	4601      	mov	r1, r0
 800caa0:	4604      	mov	r4, r0
 800caa2:	9801      	ldr	r0, [sp, #4]
 800caa4:	f000 fca0 	bl	800d3e8 <__mcmp>
 800caa8:	2800      	cmp	r0, #0
 800caaa:	f77f adce 	ble.w	800c64a <_dtoa_r+0x402>
 800caae:	463e      	mov	r6, r7
 800cab0:	2331      	movs	r3, #49	@ 0x31
 800cab2:	f806 3b01 	strb.w	r3, [r6], #1
 800cab6:	9b05      	ldr	r3, [sp, #20]
 800cab8:	3301      	adds	r3, #1
 800caba:	9305      	str	r3, [sp, #20]
 800cabc:	e5c9      	b.n	800c652 <_dtoa_r+0x40a>
 800cabe:	f8cd 8014 	str.w	r8, [sp, #20]
 800cac2:	4654      	mov	r4, sl
 800cac4:	4625      	mov	r5, r4
 800cac6:	e7f2      	b.n	800caae <_dtoa_r+0x866>
 800cac8:	9b08      	ldr	r3, [sp, #32]
 800caca:	2b00      	cmp	r3, #0
 800cacc:	f000 8102 	beq.w	800ccd4 <_dtoa_r+0xa8c>
 800cad0:	2e00      	cmp	r6, #0
 800cad2:	dd05      	ble.n	800cae0 <_dtoa_r+0x898>
 800cad4:	4629      	mov	r1, r5
 800cad6:	4632      	mov	r2, r6
 800cad8:	4648      	mov	r0, r9
 800cada:	f000 fc19 	bl	800d310 <__lshift>
 800cade:	4605      	mov	r5, r0
 800cae0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d058      	beq.n	800cb98 <_dtoa_r+0x950>
 800cae6:	6869      	ldr	r1, [r5, #4]
 800cae8:	4648      	mov	r0, r9
 800caea:	f000 fa0b 	bl	800cf04 <_Balloc>
 800caee:	4606      	mov	r6, r0
 800caf0:	b928      	cbnz	r0, 800cafe <_dtoa_r+0x8b6>
 800caf2:	4b82      	ldr	r3, [pc, #520]	@ (800ccfc <_dtoa_r+0xab4>)
 800caf4:	4602      	mov	r2, r0
 800caf6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800cafa:	f7ff bbbe 	b.w	800c27a <_dtoa_r+0x32>
 800cafe:	692a      	ldr	r2, [r5, #16]
 800cb00:	3202      	adds	r2, #2
 800cb02:	0092      	lsls	r2, r2, #2
 800cb04:	f105 010c 	add.w	r1, r5, #12
 800cb08:	300c      	adds	r0, #12
 800cb0a:	f7ff fb04 	bl	800c116 <memcpy>
 800cb0e:	2201      	movs	r2, #1
 800cb10:	4631      	mov	r1, r6
 800cb12:	4648      	mov	r0, r9
 800cb14:	f000 fbfc 	bl	800d310 <__lshift>
 800cb18:	1c7b      	adds	r3, r7, #1
 800cb1a:	9304      	str	r3, [sp, #16]
 800cb1c:	eb07 030b 	add.w	r3, r7, fp
 800cb20:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb22:	9b02      	ldr	r3, [sp, #8]
 800cb24:	f003 0301 	and.w	r3, r3, #1
 800cb28:	46a8      	mov	r8, r5
 800cb2a:	9308      	str	r3, [sp, #32]
 800cb2c:	4605      	mov	r5, r0
 800cb2e:	9b04      	ldr	r3, [sp, #16]
 800cb30:	9801      	ldr	r0, [sp, #4]
 800cb32:	4621      	mov	r1, r4
 800cb34:	f103 3bff 	add.w	fp, r3, #4294967295
 800cb38:	f7ff fafb 	bl	800c132 <quorem>
 800cb3c:	4641      	mov	r1, r8
 800cb3e:	9002      	str	r0, [sp, #8]
 800cb40:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800cb44:	9801      	ldr	r0, [sp, #4]
 800cb46:	f000 fc4f 	bl	800d3e8 <__mcmp>
 800cb4a:	462a      	mov	r2, r5
 800cb4c:	9006      	str	r0, [sp, #24]
 800cb4e:	4621      	mov	r1, r4
 800cb50:	4648      	mov	r0, r9
 800cb52:	f000 fc65 	bl	800d420 <__mdiff>
 800cb56:	68c2      	ldr	r2, [r0, #12]
 800cb58:	4606      	mov	r6, r0
 800cb5a:	b9fa      	cbnz	r2, 800cb9c <_dtoa_r+0x954>
 800cb5c:	4601      	mov	r1, r0
 800cb5e:	9801      	ldr	r0, [sp, #4]
 800cb60:	f000 fc42 	bl	800d3e8 <__mcmp>
 800cb64:	4602      	mov	r2, r0
 800cb66:	4631      	mov	r1, r6
 800cb68:	4648      	mov	r0, r9
 800cb6a:	920a      	str	r2, [sp, #40]	@ 0x28
 800cb6c:	f000 fa0a 	bl	800cf84 <_Bfree>
 800cb70:	9b07      	ldr	r3, [sp, #28]
 800cb72:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cb74:	9e04      	ldr	r6, [sp, #16]
 800cb76:	ea42 0103 	orr.w	r1, r2, r3
 800cb7a:	9b08      	ldr	r3, [sp, #32]
 800cb7c:	4319      	orrs	r1, r3
 800cb7e:	d10f      	bne.n	800cba0 <_dtoa_r+0x958>
 800cb80:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800cb84:	d028      	beq.n	800cbd8 <_dtoa_r+0x990>
 800cb86:	9b06      	ldr	r3, [sp, #24]
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	dd02      	ble.n	800cb92 <_dtoa_r+0x94a>
 800cb8c:	9b02      	ldr	r3, [sp, #8]
 800cb8e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800cb92:	f88b a000 	strb.w	sl, [fp]
 800cb96:	e55e      	b.n	800c656 <_dtoa_r+0x40e>
 800cb98:	4628      	mov	r0, r5
 800cb9a:	e7bd      	b.n	800cb18 <_dtoa_r+0x8d0>
 800cb9c:	2201      	movs	r2, #1
 800cb9e:	e7e2      	b.n	800cb66 <_dtoa_r+0x91e>
 800cba0:	9b06      	ldr	r3, [sp, #24]
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	db04      	blt.n	800cbb0 <_dtoa_r+0x968>
 800cba6:	9907      	ldr	r1, [sp, #28]
 800cba8:	430b      	orrs	r3, r1
 800cbaa:	9908      	ldr	r1, [sp, #32]
 800cbac:	430b      	orrs	r3, r1
 800cbae:	d120      	bne.n	800cbf2 <_dtoa_r+0x9aa>
 800cbb0:	2a00      	cmp	r2, #0
 800cbb2:	ddee      	ble.n	800cb92 <_dtoa_r+0x94a>
 800cbb4:	9901      	ldr	r1, [sp, #4]
 800cbb6:	2201      	movs	r2, #1
 800cbb8:	4648      	mov	r0, r9
 800cbba:	f000 fba9 	bl	800d310 <__lshift>
 800cbbe:	4621      	mov	r1, r4
 800cbc0:	9001      	str	r0, [sp, #4]
 800cbc2:	f000 fc11 	bl	800d3e8 <__mcmp>
 800cbc6:	2800      	cmp	r0, #0
 800cbc8:	dc03      	bgt.n	800cbd2 <_dtoa_r+0x98a>
 800cbca:	d1e2      	bne.n	800cb92 <_dtoa_r+0x94a>
 800cbcc:	f01a 0f01 	tst.w	sl, #1
 800cbd0:	d0df      	beq.n	800cb92 <_dtoa_r+0x94a>
 800cbd2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800cbd6:	d1d9      	bne.n	800cb8c <_dtoa_r+0x944>
 800cbd8:	2339      	movs	r3, #57	@ 0x39
 800cbda:	f88b 3000 	strb.w	r3, [fp]
 800cbde:	4633      	mov	r3, r6
 800cbe0:	461e      	mov	r6, r3
 800cbe2:	3b01      	subs	r3, #1
 800cbe4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800cbe8:	2a39      	cmp	r2, #57	@ 0x39
 800cbea:	d052      	beq.n	800cc92 <_dtoa_r+0xa4a>
 800cbec:	3201      	adds	r2, #1
 800cbee:	701a      	strb	r2, [r3, #0]
 800cbf0:	e531      	b.n	800c656 <_dtoa_r+0x40e>
 800cbf2:	2a00      	cmp	r2, #0
 800cbf4:	dd07      	ble.n	800cc06 <_dtoa_r+0x9be>
 800cbf6:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800cbfa:	d0ed      	beq.n	800cbd8 <_dtoa_r+0x990>
 800cbfc:	f10a 0301 	add.w	r3, sl, #1
 800cc00:	f88b 3000 	strb.w	r3, [fp]
 800cc04:	e527      	b.n	800c656 <_dtoa_r+0x40e>
 800cc06:	9b04      	ldr	r3, [sp, #16]
 800cc08:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cc0a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800cc0e:	4293      	cmp	r3, r2
 800cc10:	d029      	beq.n	800cc66 <_dtoa_r+0xa1e>
 800cc12:	9901      	ldr	r1, [sp, #4]
 800cc14:	2300      	movs	r3, #0
 800cc16:	220a      	movs	r2, #10
 800cc18:	4648      	mov	r0, r9
 800cc1a:	f000 f9d5 	bl	800cfc8 <__multadd>
 800cc1e:	45a8      	cmp	r8, r5
 800cc20:	9001      	str	r0, [sp, #4]
 800cc22:	f04f 0300 	mov.w	r3, #0
 800cc26:	f04f 020a 	mov.w	r2, #10
 800cc2a:	4641      	mov	r1, r8
 800cc2c:	4648      	mov	r0, r9
 800cc2e:	d107      	bne.n	800cc40 <_dtoa_r+0x9f8>
 800cc30:	f000 f9ca 	bl	800cfc8 <__multadd>
 800cc34:	4680      	mov	r8, r0
 800cc36:	4605      	mov	r5, r0
 800cc38:	9b04      	ldr	r3, [sp, #16]
 800cc3a:	3301      	adds	r3, #1
 800cc3c:	9304      	str	r3, [sp, #16]
 800cc3e:	e776      	b.n	800cb2e <_dtoa_r+0x8e6>
 800cc40:	f000 f9c2 	bl	800cfc8 <__multadd>
 800cc44:	4629      	mov	r1, r5
 800cc46:	4680      	mov	r8, r0
 800cc48:	2300      	movs	r3, #0
 800cc4a:	220a      	movs	r2, #10
 800cc4c:	4648      	mov	r0, r9
 800cc4e:	f000 f9bb 	bl	800cfc8 <__multadd>
 800cc52:	4605      	mov	r5, r0
 800cc54:	e7f0      	b.n	800cc38 <_dtoa_r+0x9f0>
 800cc56:	f1bb 0f00 	cmp.w	fp, #0
 800cc5a:	bfcc      	ite	gt
 800cc5c:	465e      	movgt	r6, fp
 800cc5e:	2601      	movle	r6, #1
 800cc60:	443e      	add	r6, r7
 800cc62:	f04f 0800 	mov.w	r8, #0
 800cc66:	9901      	ldr	r1, [sp, #4]
 800cc68:	2201      	movs	r2, #1
 800cc6a:	4648      	mov	r0, r9
 800cc6c:	f000 fb50 	bl	800d310 <__lshift>
 800cc70:	4621      	mov	r1, r4
 800cc72:	9001      	str	r0, [sp, #4]
 800cc74:	f000 fbb8 	bl	800d3e8 <__mcmp>
 800cc78:	2800      	cmp	r0, #0
 800cc7a:	dcb0      	bgt.n	800cbde <_dtoa_r+0x996>
 800cc7c:	d102      	bne.n	800cc84 <_dtoa_r+0xa3c>
 800cc7e:	f01a 0f01 	tst.w	sl, #1
 800cc82:	d1ac      	bne.n	800cbde <_dtoa_r+0x996>
 800cc84:	4633      	mov	r3, r6
 800cc86:	461e      	mov	r6, r3
 800cc88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cc8c:	2a30      	cmp	r2, #48	@ 0x30
 800cc8e:	d0fa      	beq.n	800cc86 <_dtoa_r+0xa3e>
 800cc90:	e4e1      	b.n	800c656 <_dtoa_r+0x40e>
 800cc92:	429f      	cmp	r7, r3
 800cc94:	d1a4      	bne.n	800cbe0 <_dtoa_r+0x998>
 800cc96:	9b05      	ldr	r3, [sp, #20]
 800cc98:	3301      	adds	r3, #1
 800cc9a:	9305      	str	r3, [sp, #20]
 800cc9c:	2331      	movs	r3, #49	@ 0x31
 800cc9e:	703b      	strb	r3, [r7, #0]
 800cca0:	e4d9      	b.n	800c656 <_dtoa_r+0x40e>
 800cca2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800cca4:	4f16      	ldr	r7, [pc, #88]	@ (800cd00 <_dtoa_r+0xab8>)
 800cca6:	b11b      	cbz	r3, 800ccb0 <_dtoa_r+0xa68>
 800cca8:	f107 0308 	add.w	r3, r7, #8
 800ccac:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800ccae:	6013      	str	r3, [r2, #0]
 800ccb0:	4638      	mov	r0, r7
 800ccb2:	b011      	add	sp, #68	@ 0x44
 800ccb4:	ecbd 8b02 	vpop	{d8}
 800ccb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccbc:	9b07      	ldr	r3, [sp, #28]
 800ccbe:	2b01      	cmp	r3, #1
 800ccc0:	f77f ae2c 	ble.w	800c91c <_dtoa_r+0x6d4>
 800ccc4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ccc6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ccc8:	2001      	movs	r0, #1
 800ccca:	e64c      	b.n	800c966 <_dtoa_r+0x71e>
 800cccc:	f1bb 0f00 	cmp.w	fp, #0
 800ccd0:	f77f aed8 	ble.w	800ca84 <_dtoa_r+0x83c>
 800ccd4:	463e      	mov	r6, r7
 800ccd6:	9801      	ldr	r0, [sp, #4]
 800ccd8:	4621      	mov	r1, r4
 800ccda:	f7ff fa2a 	bl	800c132 <quorem>
 800ccde:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800cce2:	f806 ab01 	strb.w	sl, [r6], #1
 800cce6:	1bf2      	subs	r2, r6, r7
 800cce8:	4593      	cmp	fp, r2
 800ccea:	ddb4      	ble.n	800cc56 <_dtoa_r+0xa0e>
 800ccec:	9901      	ldr	r1, [sp, #4]
 800ccee:	2300      	movs	r3, #0
 800ccf0:	220a      	movs	r2, #10
 800ccf2:	4648      	mov	r0, r9
 800ccf4:	f000 f968 	bl	800cfc8 <__multadd>
 800ccf8:	9001      	str	r0, [sp, #4]
 800ccfa:	e7ec      	b.n	800ccd6 <_dtoa_r+0xa8e>
 800ccfc:	0800e2a0 	.word	0x0800e2a0
 800cd00:	0800e224 	.word	0x0800e224

0800cd04 <_free_r>:
 800cd04:	b538      	push	{r3, r4, r5, lr}
 800cd06:	4605      	mov	r5, r0
 800cd08:	2900      	cmp	r1, #0
 800cd0a:	d041      	beq.n	800cd90 <_free_r+0x8c>
 800cd0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cd10:	1f0c      	subs	r4, r1, #4
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	bfb8      	it	lt
 800cd16:	18e4      	addlt	r4, r4, r3
 800cd18:	f000 f8e8 	bl	800ceec <__malloc_lock>
 800cd1c:	4a1d      	ldr	r2, [pc, #116]	@ (800cd94 <_free_r+0x90>)
 800cd1e:	6813      	ldr	r3, [r2, #0]
 800cd20:	b933      	cbnz	r3, 800cd30 <_free_r+0x2c>
 800cd22:	6063      	str	r3, [r4, #4]
 800cd24:	6014      	str	r4, [r2, #0]
 800cd26:	4628      	mov	r0, r5
 800cd28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cd2c:	f000 b8e4 	b.w	800cef8 <__malloc_unlock>
 800cd30:	42a3      	cmp	r3, r4
 800cd32:	d908      	bls.n	800cd46 <_free_r+0x42>
 800cd34:	6820      	ldr	r0, [r4, #0]
 800cd36:	1821      	adds	r1, r4, r0
 800cd38:	428b      	cmp	r3, r1
 800cd3a:	bf01      	itttt	eq
 800cd3c:	6819      	ldreq	r1, [r3, #0]
 800cd3e:	685b      	ldreq	r3, [r3, #4]
 800cd40:	1809      	addeq	r1, r1, r0
 800cd42:	6021      	streq	r1, [r4, #0]
 800cd44:	e7ed      	b.n	800cd22 <_free_r+0x1e>
 800cd46:	461a      	mov	r2, r3
 800cd48:	685b      	ldr	r3, [r3, #4]
 800cd4a:	b10b      	cbz	r3, 800cd50 <_free_r+0x4c>
 800cd4c:	42a3      	cmp	r3, r4
 800cd4e:	d9fa      	bls.n	800cd46 <_free_r+0x42>
 800cd50:	6811      	ldr	r1, [r2, #0]
 800cd52:	1850      	adds	r0, r2, r1
 800cd54:	42a0      	cmp	r0, r4
 800cd56:	d10b      	bne.n	800cd70 <_free_r+0x6c>
 800cd58:	6820      	ldr	r0, [r4, #0]
 800cd5a:	4401      	add	r1, r0
 800cd5c:	1850      	adds	r0, r2, r1
 800cd5e:	4283      	cmp	r3, r0
 800cd60:	6011      	str	r1, [r2, #0]
 800cd62:	d1e0      	bne.n	800cd26 <_free_r+0x22>
 800cd64:	6818      	ldr	r0, [r3, #0]
 800cd66:	685b      	ldr	r3, [r3, #4]
 800cd68:	6053      	str	r3, [r2, #4]
 800cd6a:	4408      	add	r0, r1
 800cd6c:	6010      	str	r0, [r2, #0]
 800cd6e:	e7da      	b.n	800cd26 <_free_r+0x22>
 800cd70:	d902      	bls.n	800cd78 <_free_r+0x74>
 800cd72:	230c      	movs	r3, #12
 800cd74:	602b      	str	r3, [r5, #0]
 800cd76:	e7d6      	b.n	800cd26 <_free_r+0x22>
 800cd78:	6820      	ldr	r0, [r4, #0]
 800cd7a:	1821      	adds	r1, r4, r0
 800cd7c:	428b      	cmp	r3, r1
 800cd7e:	bf04      	itt	eq
 800cd80:	6819      	ldreq	r1, [r3, #0]
 800cd82:	685b      	ldreq	r3, [r3, #4]
 800cd84:	6063      	str	r3, [r4, #4]
 800cd86:	bf04      	itt	eq
 800cd88:	1809      	addeq	r1, r1, r0
 800cd8a:	6021      	streq	r1, [r4, #0]
 800cd8c:	6054      	str	r4, [r2, #4]
 800cd8e:	e7ca      	b.n	800cd26 <_free_r+0x22>
 800cd90:	bd38      	pop	{r3, r4, r5, pc}
 800cd92:	bf00      	nop
 800cd94:	24000630 	.word	0x24000630

0800cd98 <malloc>:
 800cd98:	4b02      	ldr	r3, [pc, #8]	@ (800cda4 <malloc+0xc>)
 800cd9a:	4601      	mov	r1, r0
 800cd9c:	6818      	ldr	r0, [r3, #0]
 800cd9e:	f000 b825 	b.w	800cdec <_malloc_r>
 800cda2:	bf00      	nop
 800cda4:	24000038 	.word	0x24000038

0800cda8 <sbrk_aligned>:
 800cda8:	b570      	push	{r4, r5, r6, lr}
 800cdaa:	4e0f      	ldr	r6, [pc, #60]	@ (800cde8 <sbrk_aligned+0x40>)
 800cdac:	460c      	mov	r4, r1
 800cdae:	6831      	ldr	r1, [r6, #0]
 800cdb0:	4605      	mov	r5, r0
 800cdb2:	b911      	cbnz	r1, 800cdba <sbrk_aligned+0x12>
 800cdb4:	f000 fe92 	bl	800dadc <_sbrk_r>
 800cdb8:	6030      	str	r0, [r6, #0]
 800cdba:	4621      	mov	r1, r4
 800cdbc:	4628      	mov	r0, r5
 800cdbe:	f000 fe8d 	bl	800dadc <_sbrk_r>
 800cdc2:	1c43      	adds	r3, r0, #1
 800cdc4:	d103      	bne.n	800cdce <sbrk_aligned+0x26>
 800cdc6:	f04f 34ff 	mov.w	r4, #4294967295
 800cdca:	4620      	mov	r0, r4
 800cdcc:	bd70      	pop	{r4, r5, r6, pc}
 800cdce:	1cc4      	adds	r4, r0, #3
 800cdd0:	f024 0403 	bic.w	r4, r4, #3
 800cdd4:	42a0      	cmp	r0, r4
 800cdd6:	d0f8      	beq.n	800cdca <sbrk_aligned+0x22>
 800cdd8:	1a21      	subs	r1, r4, r0
 800cdda:	4628      	mov	r0, r5
 800cddc:	f000 fe7e 	bl	800dadc <_sbrk_r>
 800cde0:	3001      	adds	r0, #1
 800cde2:	d1f2      	bne.n	800cdca <sbrk_aligned+0x22>
 800cde4:	e7ef      	b.n	800cdc6 <sbrk_aligned+0x1e>
 800cde6:	bf00      	nop
 800cde8:	2400062c 	.word	0x2400062c

0800cdec <_malloc_r>:
 800cdec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cdf0:	1ccd      	adds	r5, r1, #3
 800cdf2:	f025 0503 	bic.w	r5, r5, #3
 800cdf6:	3508      	adds	r5, #8
 800cdf8:	2d0c      	cmp	r5, #12
 800cdfa:	bf38      	it	cc
 800cdfc:	250c      	movcc	r5, #12
 800cdfe:	2d00      	cmp	r5, #0
 800ce00:	4606      	mov	r6, r0
 800ce02:	db01      	blt.n	800ce08 <_malloc_r+0x1c>
 800ce04:	42a9      	cmp	r1, r5
 800ce06:	d904      	bls.n	800ce12 <_malloc_r+0x26>
 800ce08:	230c      	movs	r3, #12
 800ce0a:	6033      	str	r3, [r6, #0]
 800ce0c:	2000      	movs	r0, #0
 800ce0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce12:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cee8 <_malloc_r+0xfc>
 800ce16:	f000 f869 	bl	800ceec <__malloc_lock>
 800ce1a:	f8d8 3000 	ldr.w	r3, [r8]
 800ce1e:	461c      	mov	r4, r3
 800ce20:	bb44      	cbnz	r4, 800ce74 <_malloc_r+0x88>
 800ce22:	4629      	mov	r1, r5
 800ce24:	4630      	mov	r0, r6
 800ce26:	f7ff ffbf 	bl	800cda8 <sbrk_aligned>
 800ce2a:	1c43      	adds	r3, r0, #1
 800ce2c:	4604      	mov	r4, r0
 800ce2e:	d158      	bne.n	800cee2 <_malloc_r+0xf6>
 800ce30:	f8d8 4000 	ldr.w	r4, [r8]
 800ce34:	4627      	mov	r7, r4
 800ce36:	2f00      	cmp	r7, #0
 800ce38:	d143      	bne.n	800cec2 <_malloc_r+0xd6>
 800ce3a:	2c00      	cmp	r4, #0
 800ce3c:	d04b      	beq.n	800ced6 <_malloc_r+0xea>
 800ce3e:	6823      	ldr	r3, [r4, #0]
 800ce40:	4639      	mov	r1, r7
 800ce42:	4630      	mov	r0, r6
 800ce44:	eb04 0903 	add.w	r9, r4, r3
 800ce48:	f000 fe48 	bl	800dadc <_sbrk_r>
 800ce4c:	4581      	cmp	r9, r0
 800ce4e:	d142      	bne.n	800ced6 <_malloc_r+0xea>
 800ce50:	6821      	ldr	r1, [r4, #0]
 800ce52:	1a6d      	subs	r5, r5, r1
 800ce54:	4629      	mov	r1, r5
 800ce56:	4630      	mov	r0, r6
 800ce58:	f7ff ffa6 	bl	800cda8 <sbrk_aligned>
 800ce5c:	3001      	adds	r0, #1
 800ce5e:	d03a      	beq.n	800ced6 <_malloc_r+0xea>
 800ce60:	6823      	ldr	r3, [r4, #0]
 800ce62:	442b      	add	r3, r5
 800ce64:	6023      	str	r3, [r4, #0]
 800ce66:	f8d8 3000 	ldr.w	r3, [r8]
 800ce6a:	685a      	ldr	r2, [r3, #4]
 800ce6c:	bb62      	cbnz	r2, 800cec8 <_malloc_r+0xdc>
 800ce6e:	f8c8 7000 	str.w	r7, [r8]
 800ce72:	e00f      	b.n	800ce94 <_malloc_r+0xa8>
 800ce74:	6822      	ldr	r2, [r4, #0]
 800ce76:	1b52      	subs	r2, r2, r5
 800ce78:	d420      	bmi.n	800cebc <_malloc_r+0xd0>
 800ce7a:	2a0b      	cmp	r2, #11
 800ce7c:	d917      	bls.n	800ceae <_malloc_r+0xc2>
 800ce7e:	1961      	adds	r1, r4, r5
 800ce80:	42a3      	cmp	r3, r4
 800ce82:	6025      	str	r5, [r4, #0]
 800ce84:	bf18      	it	ne
 800ce86:	6059      	strne	r1, [r3, #4]
 800ce88:	6863      	ldr	r3, [r4, #4]
 800ce8a:	bf08      	it	eq
 800ce8c:	f8c8 1000 	streq.w	r1, [r8]
 800ce90:	5162      	str	r2, [r4, r5]
 800ce92:	604b      	str	r3, [r1, #4]
 800ce94:	4630      	mov	r0, r6
 800ce96:	f000 f82f 	bl	800cef8 <__malloc_unlock>
 800ce9a:	f104 000b 	add.w	r0, r4, #11
 800ce9e:	1d23      	adds	r3, r4, #4
 800cea0:	f020 0007 	bic.w	r0, r0, #7
 800cea4:	1ac2      	subs	r2, r0, r3
 800cea6:	bf1c      	itt	ne
 800cea8:	1a1b      	subne	r3, r3, r0
 800ceaa:	50a3      	strne	r3, [r4, r2]
 800ceac:	e7af      	b.n	800ce0e <_malloc_r+0x22>
 800ceae:	6862      	ldr	r2, [r4, #4]
 800ceb0:	42a3      	cmp	r3, r4
 800ceb2:	bf0c      	ite	eq
 800ceb4:	f8c8 2000 	streq.w	r2, [r8]
 800ceb8:	605a      	strne	r2, [r3, #4]
 800ceba:	e7eb      	b.n	800ce94 <_malloc_r+0xa8>
 800cebc:	4623      	mov	r3, r4
 800cebe:	6864      	ldr	r4, [r4, #4]
 800cec0:	e7ae      	b.n	800ce20 <_malloc_r+0x34>
 800cec2:	463c      	mov	r4, r7
 800cec4:	687f      	ldr	r7, [r7, #4]
 800cec6:	e7b6      	b.n	800ce36 <_malloc_r+0x4a>
 800cec8:	461a      	mov	r2, r3
 800ceca:	685b      	ldr	r3, [r3, #4]
 800cecc:	42a3      	cmp	r3, r4
 800cece:	d1fb      	bne.n	800cec8 <_malloc_r+0xdc>
 800ced0:	2300      	movs	r3, #0
 800ced2:	6053      	str	r3, [r2, #4]
 800ced4:	e7de      	b.n	800ce94 <_malloc_r+0xa8>
 800ced6:	230c      	movs	r3, #12
 800ced8:	6033      	str	r3, [r6, #0]
 800ceda:	4630      	mov	r0, r6
 800cedc:	f000 f80c 	bl	800cef8 <__malloc_unlock>
 800cee0:	e794      	b.n	800ce0c <_malloc_r+0x20>
 800cee2:	6005      	str	r5, [r0, #0]
 800cee4:	e7d6      	b.n	800ce94 <_malloc_r+0xa8>
 800cee6:	bf00      	nop
 800cee8:	24000630 	.word	0x24000630

0800ceec <__malloc_lock>:
 800ceec:	4801      	ldr	r0, [pc, #4]	@ (800cef4 <__malloc_lock+0x8>)
 800ceee:	f7ff b910 	b.w	800c112 <__retarget_lock_acquire_recursive>
 800cef2:	bf00      	nop
 800cef4:	24000628 	.word	0x24000628

0800cef8 <__malloc_unlock>:
 800cef8:	4801      	ldr	r0, [pc, #4]	@ (800cf00 <__malloc_unlock+0x8>)
 800cefa:	f7ff b90b 	b.w	800c114 <__retarget_lock_release_recursive>
 800cefe:	bf00      	nop
 800cf00:	24000628 	.word	0x24000628

0800cf04 <_Balloc>:
 800cf04:	b570      	push	{r4, r5, r6, lr}
 800cf06:	69c6      	ldr	r6, [r0, #28]
 800cf08:	4604      	mov	r4, r0
 800cf0a:	460d      	mov	r5, r1
 800cf0c:	b976      	cbnz	r6, 800cf2c <_Balloc+0x28>
 800cf0e:	2010      	movs	r0, #16
 800cf10:	f7ff ff42 	bl	800cd98 <malloc>
 800cf14:	4602      	mov	r2, r0
 800cf16:	61e0      	str	r0, [r4, #28]
 800cf18:	b920      	cbnz	r0, 800cf24 <_Balloc+0x20>
 800cf1a:	4b18      	ldr	r3, [pc, #96]	@ (800cf7c <_Balloc+0x78>)
 800cf1c:	4818      	ldr	r0, [pc, #96]	@ (800cf80 <_Balloc+0x7c>)
 800cf1e:	216b      	movs	r1, #107	@ 0x6b
 800cf20:	f000 fdec 	bl	800dafc <__assert_func>
 800cf24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cf28:	6006      	str	r6, [r0, #0]
 800cf2a:	60c6      	str	r6, [r0, #12]
 800cf2c:	69e6      	ldr	r6, [r4, #28]
 800cf2e:	68f3      	ldr	r3, [r6, #12]
 800cf30:	b183      	cbz	r3, 800cf54 <_Balloc+0x50>
 800cf32:	69e3      	ldr	r3, [r4, #28]
 800cf34:	68db      	ldr	r3, [r3, #12]
 800cf36:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cf3a:	b9b8      	cbnz	r0, 800cf6c <_Balloc+0x68>
 800cf3c:	2101      	movs	r1, #1
 800cf3e:	fa01 f605 	lsl.w	r6, r1, r5
 800cf42:	1d72      	adds	r2, r6, #5
 800cf44:	0092      	lsls	r2, r2, #2
 800cf46:	4620      	mov	r0, r4
 800cf48:	f000 fdf6 	bl	800db38 <_calloc_r>
 800cf4c:	b160      	cbz	r0, 800cf68 <_Balloc+0x64>
 800cf4e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cf52:	e00e      	b.n	800cf72 <_Balloc+0x6e>
 800cf54:	2221      	movs	r2, #33	@ 0x21
 800cf56:	2104      	movs	r1, #4
 800cf58:	4620      	mov	r0, r4
 800cf5a:	f000 fded 	bl	800db38 <_calloc_r>
 800cf5e:	69e3      	ldr	r3, [r4, #28]
 800cf60:	60f0      	str	r0, [r6, #12]
 800cf62:	68db      	ldr	r3, [r3, #12]
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d1e4      	bne.n	800cf32 <_Balloc+0x2e>
 800cf68:	2000      	movs	r0, #0
 800cf6a:	bd70      	pop	{r4, r5, r6, pc}
 800cf6c:	6802      	ldr	r2, [r0, #0]
 800cf6e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cf72:	2300      	movs	r3, #0
 800cf74:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cf78:	e7f7      	b.n	800cf6a <_Balloc+0x66>
 800cf7a:	bf00      	nop
 800cf7c:	0800e231 	.word	0x0800e231
 800cf80:	0800e2b1 	.word	0x0800e2b1

0800cf84 <_Bfree>:
 800cf84:	b570      	push	{r4, r5, r6, lr}
 800cf86:	69c6      	ldr	r6, [r0, #28]
 800cf88:	4605      	mov	r5, r0
 800cf8a:	460c      	mov	r4, r1
 800cf8c:	b976      	cbnz	r6, 800cfac <_Bfree+0x28>
 800cf8e:	2010      	movs	r0, #16
 800cf90:	f7ff ff02 	bl	800cd98 <malloc>
 800cf94:	4602      	mov	r2, r0
 800cf96:	61e8      	str	r0, [r5, #28]
 800cf98:	b920      	cbnz	r0, 800cfa4 <_Bfree+0x20>
 800cf9a:	4b09      	ldr	r3, [pc, #36]	@ (800cfc0 <_Bfree+0x3c>)
 800cf9c:	4809      	ldr	r0, [pc, #36]	@ (800cfc4 <_Bfree+0x40>)
 800cf9e:	218f      	movs	r1, #143	@ 0x8f
 800cfa0:	f000 fdac 	bl	800dafc <__assert_func>
 800cfa4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cfa8:	6006      	str	r6, [r0, #0]
 800cfaa:	60c6      	str	r6, [r0, #12]
 800cfac:	b13c      	cbz	r4, 800cfbe <_Bfree+0x3a>
 800cfae:	69eb      	ldr	r3, [r5, #28]
 800cfb0:	6862      	ldr	r2, [r4, #4]
 800cfb2:	68db      	ldr	r3, [r3, #12]
 800cfb4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cfb8:	6021      	str	r1, [r4, #0]
 800cfba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cfbe:	bd70      	pop	{r4, r5, r6, pc}
 800cfc0:	0800e231 	.word	0x0800e231
 800cfc4:	0800e2b1 	.word	0x0800e2b1

0800cfc8 <__multadd>:
 800cfc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cfcc:	690d      	ldr	r5, [r1, #16]
 800cfce:	4607      	mov	r7, r0
 800cfd0:	460c      	mov	r4, r1
 800cfd2:	461e      	mov	r6, r3
 800cfd4:	f101 0c14 	add.w	ip, r1, #20
 800cfd8:	2000      	movs	r0, #0
 800cfda:	f8dc 3000 	ldr.w	r3, [ip]
 800cfde:	b299      	uxth	r1, r3
 800cfe0:	fb02 6101 	mla	r1, r2, r1, r6
 800cfe4:	0c1e      	lsrs	r6, r3, #16
 800cfe6:	0c0b      	lsrs	r3, r1, #16
 800cfe8:	fb02 3306 	mla	r3, r2, r6, r3
 800cfec:	b289      	uxth	r1, r1
 800cfee:	3001      	adds	r0, #1
 800cff0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cff4:	4285      	cmp	r5, r0
 800cff6:	f84c 1b04 	str.w	r1, [ip], #4
 800cffa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cffe:	dcec      	bgt.n	800cfda <__multadd+0x12>
 800d000:	b30e      	cbz	r6, 800d046 <__multadd+0x7e>
 800d002:	68a3      	ldr	r3, [r4, #8]
 800d004:	42ab      	cmp	r3, r5
 800d006:	dc19      	bgt.n	800d03c <__multadd+0x74>
 800d008:	6861      	ldr	r1, [r4, #4]
 800d00a:	4638      	mov	r0, r7
 800d00c:	3101      	adds	r1, #1
 800d00e:	f7ff ff79 	bl	800cf04 <_Balloc>
 800d012:	4680      	mov	r8, r0
 800d014:	b928      	cbnz	r0, 800d022 <__multadd+0x5a>
 800d016:	4602      	mov	r2, r0
 800d018:	4b0c      	ldr	r3, [pc, #48]	@ (800d04c <__multadd+0x84>)
 800d01a:	480d      	ldr	r0, [pc, #52]	@ (800d050 <__multadd+0x88>)
 800d01c:	21ba      	movs	r1, #186	@ 0xba
 800d01e:	f000 fd6d 	bl	800dafc <__assert_func>
 800d022:	6922      	ldr	r2, [r4, #16]
 800d024:	3202      	adds	r2, #2
 800d026:	f104 010c 	add.w	r1, r4, #12
 800d02a:	0092      	lsls	r2, r2, #2
 800d02c:	300c      	adds	r0, #12
 800d02e:	f7ff f872 	bl	800c116 <memcpy>
 800d032:	4621      	mov	r1, r4
 800d034:	4638      	mov	r0, r7
 800d036:	f7ff ffa5 	bl	800cf84 <_Bfree>
 800d03a:	4644      	mov	r4, r8
 800d03c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d040:	3501      	adds	r5, #1
 800d042:	615e      	str	r6, [r3, #20]
 800d044:	6125      	str	r5, [r4, #16]
 800d046:	4620      	mov	r0, r4
 800d048:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d04c:	0800e2a0 	.word	0x0800e2a0
 800d050:	0800e2b1 	.word	0x0800e2b1

0800d054 <__hi0bits>:
 800d054:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d058:	4603      	mov	r3, r0
 800d05a:	bf36      	itet	cc
 800d05c:	0403      	lslcc	r3, r0, #16
 800d05e:	2000      	movcs	r0, #0
 800d060:	2010      	movcc	r0, #16
 800d062:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d066:	bf3c      	itt	cc
 800d068:	021b      	lslcc	r3, r3, #8
 800d06a:	3008      	addcc	r0, #8
 800d06c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d070:	bf3c      	itt	cc
 800d072:	011b      	lslcc	r3, r3, #4
 800d074:	3004      	addcc	r0, #4
 800d076:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d07a:	bf3c      	itt	cc
 800d07c:	009b      	lslcc	r3, r3, #2
 800d07e:	3002      	addcc	r0, #2
 800d080:	2b00      	cmp	r3, #0
 800d082:	db05      	blt.n	800d090 <__hi0bits+0x3c>
 800d084:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d088:	f100 0001 	add.w	r0, r0, #1
 800d08c:	bf08      	it	eq
 800d08e:	2020      	moveq	r0, #32
 800d090:	4770      	bx	lr

0800d092 <__lo0bits>:
 800d092:	6803      	ldr	r3, [r0, #0]
 800d094:	4602      	mov	r2, r0
 800d096:	f013 0007 	ands.w	r0, r3, #7
 800d09a:	d00b      	beq.n	800d0b4 <__lo0bits+0x22>
 800d09c:	07d9      	lsls	r1, r3, #31
 800d09e:	d421      	bmi.n	800d0e4 <__lo0bits+0x52>
 800d0a0:	0798      	lsls	r0, r3, #30
 800d0a2:	bf49      	itett	mi
 800d0a4:	085b      	lsrmi	r3, r3, #1
 800d0a6:	089b      	lsrpl	r3, r3, #2
 800d0a8:	2001      	movmi	r0, #1
 800d0aa:	6013      	strmi	r3, [r2, #0]
 800d0ac:	bf5c      	itt	pl
 800d0ae:	6013      	strpl	r3, [r2, #0]
 800d0b0:	2002      	movpl	r0, #2
 800d0b2:	4770      	bx	lr
 800d0b4:	b299      	uxth	r1, r3
 800d0b6:	b909      	cbnz	r1, 800d0bc <__lo0bits+0x2a>
 800d0b8:	0c1b      	lsrs	r3, r3, #16
 800d0ba:	2010      	movs	r0, #16
 800d0bc:	b2d9      	uxtb	r1, r3
 800d0be:	b909      	cbnz	r1, 800d0c4 <__lo0bits+0x32>
 800d0c0:	3008      	adds	r0, #8
 800d0c2:	0a1b      	lsrs	r3, r3, #8
 800d0c4:	0719      	lsls	r1, r3, #28
 800d0c6:	bf04      	itt	eq
 800d0c8:	091b      	lsreq	r3, r3, #4
 800d0ca:	3004      	addeq	r0, #4
 800d0cc:	0799      	lsls	r1, r3, #30
 800d0ce:	bf04      	itt	eq
 800d0d0:	089b      	lsreq	r3, r3, #2
 800d0d2:	3002      	addeq	r0, #2
 800d0d4:	07d9      	lsls	r1, r3, #31
 800d0d6:	d403      	bmi.n	800d0e0 <__lo0bits+0x4e>
 800d0d8:	085b      	lsrs	r3, r3, #1
 800d0da:	f100 0001 	add.w	r0, r0, #1
 800d0de:	d003      	beq.n	800d0e8 <__lo0bits+0x56>
 800d0e0:	6013      	str	r3, [r2, #0]
 800d0e2:	4770      	bx	lr
 800d0e4:	2000      	movs	r0, #0
 800d0e6:	4770      	bx	lr
 800d0e8:	2020      	movs	r0, #32
 800d0ea:	4770      	bx	lr

0800d0ec <__i2b>:
 800d0ec:	b510      	push	{r4, lr}
 800d0ee:	460c      	mov	r4, r1
 800d0f0:	2101      	movs	r1, #1
 800d0f2:	f7ff ff07 	bl	800cf04 <_Balloc>
 800d0f6:	4602      	mov	r2, r0
 800d0f8:	b928      	cbnz	r0, 800d106 <__i2b+0x1a>
 800d0fa:	4b05      	ldr	r3, [pc, #20]	@ (800d110 <__i2b+0x24>)
 800d0fc:	4805      	ldr	r0, [pc, #20]	@ (800d114 <__i2b+0x28>)
 800d0fe:	f240 1145 	movw	r1, #325	@ 0x145
 800d102:	f000 fcfb 	bl	800dafc <__assert_func>
 800d106:	2301      	movs	r3, #1
 800d108:	6144      	str	r4, [r0, #20]
 800d10a:	6103      	str	r3, [r0, #16]
 800d10c:	bd10      	pop	{r4, pc}
 800d10e:	bf00      	nop
 800d110:	0800e2a0 	.word	0x0800e2a0
 800d114:	0800e2b1 	.word	0x0800e2b1

0800d118 <__multiply>:
 800d118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d11c:	4617      	mov	r7, r2
 800d11e:	690a      	ldr	r2, [r1, #16]
 800d120:	693b      	ldr	r3, [r7, #16]
 800d122:	429a      	cmp	r2, r3
 800d124:	bfa8      	it	ge
 800d126:	463b      	movge	r3, r7
 800d128:	4689      	mov	r9, r1
 800d12a:	bfa4      	itt	ge
 800d12c:	460f      	movge	r7, r1
 800d12e:	4699      	movge	r9, r3
 800d130:	693d      	ldr	r5, [r7, #16]
 800d132:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d136:	68bb      	ldr	r3, [r7, #8]
 800d138:	6879      	ldr	r1, [r7, #4]
 800d13a:	eb05 060a 	add.w	r6, r5, sl
 800d13e:	42b3      	cmp	r3, r6
 800d140:	b085      	sub	sp, #20
 800d142:	bfb8      	it	lt
 800d144:	3101      	addlt	r1, #1
 800d146:	f7ff fedd 	bl	800cf04 <_Balloc>
 800d14a:	b930      	cbnz	r0, 800d15a <__multiply+0x42>
 800d14c:	4602      	mov	r2, r0
 800d14e:	4b41      	ldr	r3, [pc, #260]	@ (800d254 <__multiply+0x13c>)
 800d150:	4841      	ldr	r0, [pc, #260]	@ (800d258 <__multiply+0x140>)
 800d152:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d156:	f000 fcd1 	bl	800dafc <__assert_func>
 800d15a:	f100 0414 	add.w	r4, r0, #20
 800d15e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d162:	4623      	mov	r3, r4
 800d164:	2200      	movs	r2, #0
 800d166:	4573      	cmp	r3, lr
 800d168:	d320      	bcc.n	800d1ac <__multiply+0x94>
 800d16a:	f107 0814 	add.w	r8, r7, #20
 800d16e:	f109 0114 	add.w	r1, r9, #20
 800d172:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d176:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d17a:	9302      	str	r3, [sp, #8]
 800d17c:	1beb      	subs	r3, r5, r7
 800d17e:	3b15      	subs	r3, #21
 800d180:	f023 0303 	bic.w	r3, r3, #3
 800d184:	3304      	adds	r3, #4
 800d186:	3715      	adds	r7, #21
 800d188:	42bd      	cmp	r5, r7
 800d18a:	bf38      	it	cc
 800d18c:	2304      	movcc	r3, #4
 800d18e:	9301      	str	r3, [sp, #4]
 800d190:	9b02      	ldr	r3, [sp, #8]
 800d192:	9103      	str	r1, [sp, #12]
 800d194:	428b      	cmp	r3, r1
 800d196:	d80c      	bhi.n	800d1b2 <__multiply+0x9a>
 800d198:	2e00      	cmp	r6, #0
 800d19a:	dd03      	ble.n	800d1a4 <__multiply+0x8c>
 800d19c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d055      	beq.n	800d250 <__multiply+0x138>
 800d1a4:	6106      	str	r6, [r0, #16]
 800d1a6:	b005      	add	sp, #20
 800d1a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1ac:	f843 2b04 	str.w	r2, [r3], #4
 800d1b0:	e7d9      	b.n	800d166 <__multiply+0x4e>
 800d1b2:	f8b1 a000 	ldrh.w	sl, [r1]
 800d1b6:	f1ba 0f00 	cmp.w	sl, #0
 800d1ba:	d01f      	beq.n	800d1fc <__multiply+0xe4>
 800d1bc:	46c4      	mov	ip, r8
 800d1be:	46a1      	mov	r9, r4
 800d1c0:	2700      	movs	r7, #0
 800d1c2:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d1c6:	f8d9 3000 	ldr.w	r3, [r9]
 800d1ca:	fa1f fb82 	uxth.w	fp, r2
 800d1ce:	b29b      	uxth	r3, r3
 800d1d0:	fb0a 330b 	mla	r3, sl, fp, r3
 800d1d4:	443b      	add	r3, r7
 800d1d6:	f8d9 7000 	ldr.w	r7, [r9]
 800d1da:	0c12      	lsrs	r2, r2, #16
 800d1dc:	0c3f      	lsrs	r7, r7, #16
 800d1de:	fb0a 7202 	mla	r2, sl, r2, r7
 800d1e2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d1e6:	b29b      	uxth	r3, r3
 800d1e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d1ec:	4565      	cmp	r5, ip
 800d1ee:	f849 3b04 	str.w	r3, [r9], #4
 800d1f2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d1f6:	d8e4      	bhi.n	800d1c2 <__multiply+0xaa>
 800d1f8:	9b01      	ldr	r3, [sp, #4]
 800d1fa:	50e7      	str	r7, [r4, r3]
 800d1fc:	9b03      	ldr	r3, [sp, #12]
 800d1fe:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d202:	3104      	adds	r1, #4
 800d204:	f1b9 0f00 	cmp.w	r9, #0
 800d208:	d020      	beq.n	800d24c <__multiply+0x134>
 800d20a:	6823      	ldr	r3, [r4, #0]
 800d20c:	4647      	mov	r7, r8
 800d20e:	46a4      	mov	ip, r4
 800d210:	f04f 0a00 	mov.w	sl, #0
 800d214:	f8b7 b000 	ldrh.w	fp, [r7]
 800d218:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d21c:	fb09 220b 	mla	r2, r9, fp, r2
 800d220:	4452      	add	r2, sl
 800d222:	b29b      	uxth	r3, r3
 800d224:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d228:	f84c 3b04 	str.w	r3, [ip], #4
 800d22c:	f857 3b04 	ldr.w	r3, [r7], #4
 800d230:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d234:	f8bc 3000 	ldrh.w	r3, [ip]
 800d238:	fb09 330a 	mla	r3, r9, sl, r3
 800d23c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d240:	42bd      	cmp	r5, r7
 800d242:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d246:	d8e5      	bhi.n	800d214 <__multiply+0xfc>
 800d248:	9a01      	ldr	r2, [sp, #4]
 800d24a:	50a3      	str	r3, [r4, r2]
 800d24c:	3404      	adds	r4, #4
 800d24e:	e79f      	b.n	800d190 <__multiply+0x78>
 800d250:	3e01      	subs	r6, #1
 800d252:	e7a1      	b.n	800d198 <__multiply+0x80>
 800d254:	0800e2a0 	.word	0x0800e2a0
 800d258:	0800e2b1 	.word	0x0800e2b1

0800d25c <__pow5mult>:
 800d25c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d260:	4615      	mov	r5, r2
 800d262:	f012 0203 	ands.w	r2, r2, #3
 800d266:	4607      	mov	r7, r0
 800d268:	460e      	mov	r6, r1
 800d26a:	d007      	beq.n	800d27c <__pow5mult+0x20>
 800d26c:	4c25      	ldr	r4, [pc, #148]	@ (800d304 <__pow5mult+0xa8>)
 800d26e:	3a01      	subs	r2, #1
 800d270:	2300      	movs	r3, #0
 800d272:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d276:	f7ff fea7 	bl	800cfc8 <__multadd>
 800d27a:	4606      	mov	r6, r0
 800d27c:	10ad      	asrs	r5, r5, #2
 800d27e:	d03d      	beq.n	800d2fc <__pow5mult+0xa0>
 800d280:	69fc      	ldr	r4, [r7, #28]
 800d282:	b97c      	cbnz	r4, 800d2a4 <__pow5mult+0x48>
 800d284:	2010      	movs	r0, #16
 800d286:	f7ff fd87 	bl	800cd98 <malloc>
 800d28a:	4602      	mov	r2, r0
 800d28c:	61f8      	str	r0, [r7, #28]
 800d28e:	b928      	cbnz	r0, 800d29c <__pow5mult+0x40>
 800d290:	4b1d      	ldr	r3, [pc, #116]	@ (800d308 <__pow5mult+0xac>)
 800d292:	481e      	ldr	r0, [pc, #120]	@ (800d30c <__pow5mult+0xb0>)
 800d294:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d298:	f000 fc30 	bl	800dafc <__assert_func>
 800d29c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d2a0:	6004      	str	r4, [r0, #0]
 800d2a2:	60c4      	str	r4, [r0, #12]
 800d2a4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d2a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d2ac:	b94c      	cbnz	r4, 800d2c2 <__pow5mult+0x66>
 800d2ae:	f240 2171 	movw	r1, #625	@ 0x271
 800d2b2:	4638      	mov	r0, r7
 800d2b4:	f7ff ff1a 	bl	800d0ec <__i2b>
 800d2b8:	2300      	movs	r3, #0
 800d2ba:	f8c8 0008 	str.w	r0, [r8, #8]
 800d2be:	4604      	mov	r4, r0
 800d2c0:	6003      	str	r3, [r0, #0]
 800d2c2:	f04f 0900 	mov.w	r9, #0
 800d2c6:	07eb      	lsls	r3, r5, #31
 800d2c8:	d50a      	bpl.n	800d2e0 <__pow5mult+0x84>
 800d2ca:	4631      	mov	r1, r6
 800d2cc:	4622      	mov	r2, r4
 800d2ce:	4638      	mov	r0, r7
 800d2d0:	f7ff ff22 	bl	800d118 <__multiply>
 800d2d4:	4631      	mov	r1, r6
 800d2d6:	4680      	mov	r8, r0
 800d2d8:	4638      	mov	r0, r7
 800d2da:	f7ff fe53 	bl	800cf84 <_Bfree>
 800d2de:	4646      	mov	r6, r8
 800d2e0:	106d      	asrs	r5, r5, #1
 800d2e2:	d00b      	beq.n	800d2fc <__pow5mult+0xa0>
 800d2e4:	6820      	ldr	r0, [r4, #0]
 800d2e6:	b938      	cbnz	r0, 800d2f8 <__pow5mult+0x9c>
 800d2e8:	4622      	mov	r2, r4
 800d2ea:	4621      	mov	r1, r4
 800d2ec:	4638      	mov	r0, r7
 800d2ee:	f7ff ff13 	bl	800d118 <__multiply>
 800d2f2:	6020      	str	r0, [r4, #0]
 800d2f4:	f8c0 9000 	str.w	r9, [r0]
 800d2f8:	4604      	mov	r4, r0
 800d2fa:	e7e4      	b.n	800d2c6 <__pow5mult+0x6a>
 800d2fc:	4630      	mov	r0, r6
 800d2fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d302:	bf00      	nop
 800d304:	0800e364 	.word	0x0800e364
 800d308:	0800e231 	.word	0x0800e231
 800d30c:	0800e2b1 	.word	0x0800e2b1

0800d310 <__lshift>:
 800d310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d314:	460c      	mov	r4, r1
 800d316:	6849      	ldr	r1, [r1, #4]
 800d318:	6923      	ldr	r3, [r4, #16]
 800d31a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d31e:	68a3      	ldr	r3, [r4, #8]
 800d320:	4607      	mov	r7, r0
 800d322:	4691      	mov	r9, r2
 800d324:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d328:	f108 0601 	add.w	r6, r8, #1
 800d32c:	42b3      	cmp	r3, r6
 800d32e:	db0b      	blt.n	800d348 <__lshift+0x38>
 800d330:	4638      	mov	r0, r7
 800d332:	f7ff fde7 	bl	800cf04 <_Balloc>
 800d336:	4605      	mov	r5, r0
 800d338:	b948      	cbnz	r0, 800d34e <__lshift+0x3e>
 800d33a:	4602      	mov	r2, r0
 800d33c:	4b28      	ldr	r3, [pc, #160]	@ (800d3e0 <__lshift+0xd0>)
 800d33e:	4829      	ldr	r0, [pc, #164]	@ (800d3e4 <__lshift+0xd4>)
 800d340:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d344:	f000 fbda 	bl	800dafc <__assert_func>
 800d348:	3101      	adds	r1, #1
 800d34a:	005b      	lsls	r3, r3, #1
 800d34c:	e7ee      	b.n	800d32c <__lshift+0x1c>
 800d34e:	2300      	movs	r3, #0
 800d350:	f100 0114 	add.w	r1, r0, #20
 800d354:	f100 0210 	add.w	r2, r0, #16
 800d358:	4618      	mov	r0, r3
 800d35a:	4553      	cmp	r3, sl
 800d35c:	db33      	blt.n	800d3c6 <__lshift+0xb6>
 800d35e:	6920      	ldr	r0, [r4, #16]
 800d360:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d364:	f104 0314 	add.w	r3, r4, #20
 800d368:	f019 091f 	ands.w	r9, r9, #31
 800d36c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d370:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d374:	d02b      	beq.n	800d3ce <__lshift+0xbe>
 800d376:	f1c9 0e20 	rsb	lr, r9, #32
 800d37a:	468a      	mov	sl, r1
 800d37c:	2200      	movs	r2, #0
 800d37e:	6818      	ldr	r0, [r3, #0]
 800d380:	fa00 f009 	lsl.w	r0, r0, r9
 800d384:	4310      	orrs	r0, r2
 800d386:	f84a 0b04 	str.w	r0, [sl], #4
 800d38a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d38e:	459c      	cmp	ip, r3
 800d390:	fa22 f20e 	lsr.w	r2, r2, lr
 800d394:	d8f3      	bhi.n	800d37e <__lshift+0x6e>
 800d396:	ebac 0304 	sub.w	r3, ip, r4
 800d39a:	3b15      	subs	r3, #21
 800d39c:	f023 0303 	bic.w	r3, r3, #3
 800d3a0:	3304      	adds	r3, #4
 800d3a2:	f104 0015 	add.w	r0, r4, #21
 800d3a6:	4560      	cmp	r0, ip
 800d3a8:	bf88      	it	hi
 800d3aa:	2304      	movhi	r3, #4
 800d3ac:	50ca      	str	r2, [r1, r3]
 800d3ae:	b10a      	cbz	r2, 800d3b4 <__lshift+0xa4>
 800d3b0:	f108 0602 	add.w	r6, r8, #2
 800d3b4:	3e01      	subs	r6, #1
 800d3b6:	4638      	mov	r0, r7
 800d3b8:	612e      	str	r6, [r5, #16]
 800d3ba:	4621      	mov	r1, r4
 800d3bc:	f7ff fde2 	bl	800cf84 <_Bfree>
 800d3c0:	4628      	mov	r0, r5
 800d3c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3c6:	f842 0f04 	str.w	r0, [r2, #4]!
 800d3ca:	3301      	adds	r3, #1
 800d3cc:	e7c5      	b.n	800d35a <__lshift+0x4a>
 800d3ce:	3904      	subs	r1, #4
 800d3d0:	f853 2b04 	ldr.w	r2, [r3], #4
 800d3d4:	f841 2f04 	str.w	r2, [r1, #4]!
 800d3d8:	459c      	cmp	ip, r3
 800d3da:	d8f9      	bhi.n	800d3d0 <__lshift+0xc0>
 800d3dc:	e7ea      	b.n	800d3b4 <__lshift+0xa4>
 800d3de:	bf00      	nop
 800d3e0:	0800e2a0 	.word	0x0800e2a0
 800d3e4:	0800e2b1 	.word	0x0800e2b1

0800d3e8 <__mcmp>:
 800d3e8:	690a      	ldr	r2, [r1, #16]
 800d3ea:	4603      	mov	r3, r0
 800d3ec:	6900      	ldr	r0, [r0, #16]
 800d3ee:	1a80      	subs	r0, r0, r2
 800d3f0:	b530      	push	{r4, r5, lr}
 800d3f2:	d10e      	bne.n	800d412 <__mcmp+0x2a>
 800d3f4:	3314      	adds	r3, #20
 800d3f6:	3114      	adds	r1, #20
 800d3f8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d3fc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d400:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d404:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d408:	4295      	cmp	r5, r2
 800d40a:	d003      	beq.n	800d414 <__mcmp+0x2c>
 800d40c:	d205      	bcs.n	800d41a <__mcmp+0x32>
 800d40e:	f04f 30ff 	mov.w	r0, #4294967295
 800d412:	bd30      	pop	{r4, r5, pc}
 800d414:	42a3      	cmp	r3, r4
 800d416:	d3f3      	bcc.n	800d400 <__mcmp+0x18>
 800d418:	e7fb      	b.n	800d412 <__mcmp+0x2a>
 800d41a:	2001      	movs	r0, #1
 800d41c:	e7f9      	b.n	800d412 <__mcmp+0x2a>
	...

0800d420 <__mdiff>:
 800d420:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d424:	4689      	mov	r9, r1
 800d426:	4606      	mov	r6, r0
 800d428:	4611      	mov	r1, r2
 800d42a:	4648      	mov	r0, r9
 800d42c:	4614      	mov	r4, r2
 800d42e:	f7ff ffdb 	bl	800d3e8 <__mcmp>
 800d432:	1e05      	subs	r5, r0, #0
 800d434:	d112      	bne.n	800d45c <__mdiff+0x3c>
 800d436:	4629      	mov	r1, r5
 800d438:	4630      	mov	r0, r6
 800d43a:	f7ff fd63 	bl	800cf04 <_Balloc>
 800d43e:	4602      	mov	r2, r0
 800d440:	b928      	cbnz	r0, 800d44e <__mdiff+0x2e>
 800d442:	4b3f      	ldr	r3, [pc, #252]	@ (800d540 <__mdiff+0x120>)
 800d444:	f240 2137 	movw	r1, #567	@ 0x237
 800d448:	483e      	ldr	r0, [pc, #248]	@ (800d544 <__mdiff+0x124>)
 800d44a:	f000 fb57 	bl	800dafc <__assert_func>
 800d44e:	2301      	movs	r3, #1
 800d450:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d454:	4610      	mov	r0, r2
 800d456:	b003      	add	sp, #12
 800d458:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d45c:	bfbc      	itt	lt
 800d45e:	464b      	movlt	r3, r9
 800d460:	46a1      	movlt	r9, r4
 800d462:	4630      	mov	r0, r6
 800d464:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d468:	bfba      	itte	lt
 800d46a:	461c      	movlt	r4, r3
 800d46c:	2501      	movlt	r5, #1
 800d46e:	2500      	movge	r5, #0
 800d470:	f7ff fd48 	bl	800cf04 <_Balloc>
 800d474:	4602      	mov	r2, r0
 800d476:	b918      	cbnz	r0, 800d480 <__mdiff+0x60>
 800d478:	4b31      	ldr	r3, [pc, #196]	@ (800d540 <__mdiff+0x120>)
 800d47a:	f240 2145 	movw	r1, #581	@ 0x245
 800d47e:	e7e3      	b.n	800d448 <__mdiff+0x28>
 800d480:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d484:	6926      	ldr	r6, [r4, #16]
 800d486:	60c5      	str	r5, [r0, #12]
 800d488:	f109 0310 	add.w	r3, r9, #16
 800d48c:	f109 0514 	add.w	r5, r9, #20
 800d490:	f104 0e14 	add.w	lr, r4, #20
 800d494:	f100 0b14 	add.w	fp, r0, #20
 800d498:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d49c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d4a0:	9301      	str	r3, [sp, #4]
 800d4a2:	46d9      	mov	r9, fp
 800d4a4:	f04f 0c00 	mov.w	ip, #0
 800d4a8:	9b01      	ldr	r3, [sp, #4]
 800d4aa:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d4ae:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d4b2:	9301      	str	r3, [sp, #4]
 800d4b4:	fa1f f38a 	uxth.w	r3, sl
 800d4b8:	4619      	mov	r1, r3
 800d4ba:	b283      	uxth	r3, r0
 800d4bc:	1acb      	subs	r3, r1, r3
 800d4be:	0c00      	lsrs	r0, r0, #16
 800d4c0:	4463      	add	r3, ip
 800d4c2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d4c6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d4ca:	b29b      	uxth	r3, r3
 800d4cc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d4d0:	4576      	cmp	r6, lr
 800d4d2:	f849 3b04 	str.w	r3, [r9], #4
 800d4d6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d4da:	d8e5      	bhi.n	800d4a8 <__mdiff+0x88>
 800d4dc:	1b33      	subs	r3, r6, r4
 800d4de:	3b15      	subs	r3, #21
 800d4e0:	f023 0303 	bic.w	r3, r3, #3
 800d4e4:	3415      	adds	r4, #21
 800d4e6:	3304      	adds	r3, #4
 800d4e8:	42a6      	cmp	r6, r4
 800d4ea:	bf38      	it	cc
 800d4ec:	2304      	movcc	r3, #4
 800d4ee:	441d      	add	r5, r3
 800d4f0:	445b      	add	r3, fp
 800d4f2:	461e      	mov	r6, r3
 800d4f4:	462c      	mov	r4, r5
 800d4f6:	4544      	cmp	r4, r8
 800d4f8:	d30e      	bcc.n	800d518 <__mdiff+0xf8>
 800d4fa:	f108 0103 	add.w	r1, r8, #3
 800d4fe:	1b49      	subs	r1, r1, r5
 800d500:	f021 0103 	bic.w	r1, r1, #3
 800d504:	3d03      	subs	r5, #3
 800d506:	45a8      	cmp	r8, r5
 800d508:	bf38      	it	cc
 800d50a:	2100      	movcc	r1, #0
 800d50c:	440b      	add	r3, r1
 800d50e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d512:	b191      	cbz	r1, 800d53a <__mdiff+0x11a>
 800d514:	6117      	str	r7, [r2, #16]
 800d516:	e79d      	b.n	800d454 <__mdiff+0x34>
 800d518:	f854 1b04 	ldr.w	r1, [r4], #4
 800d51c:	46e6      	mov	lr, ip
 800d51e:	0c08      	lsrs	r0, r1, #16
 800d520:	fa1c fc81 	uxtah	ip, ip, r1
 800d524:	4471      	add	r1, lr
 800d526:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d52a:	b289      	uxth	r1, r1
 800d52c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d530:	f846 1b04 	str.w	r1, [r6], #4
 800d534:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d538:	e7dd      	b.n	800d4f6 <__mdiff+0xd6>
 800d53a:	3f01      	subs	r7, #1
 800d53c:	e7e7      	b.n	800d50e <__mdiff+0xee>
 800d53e:	bf00      	nop
 800d540:	0800e2a0 	.word	0x0800e2a0
 800d544:	0800e2b1 	.word	0x0800e2b1

0800d548 <__d2b>:
 800d548:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d54c:	460f      	mov	r7, r1
 800d54e:	2101      	movs	r1, #1
 800d550:	ec59 8b10 	vmov	r8, r9, d0
 800d554:	4616      	mov	r6, r2
 800d556:	f7ff fcd5 	bl	800cf04 <_Balloc>
 800d55a:	4604      	mov	r4, r0
 800d55c:	b930      	cbnz	r0, 800d56c <__d2b+0x24>
 800d55e:	4602      	mov	r2, r0
 800d560:	4b23      	ldr	r3, [pc, #140]	@ (800d5f0 <__d2b+0xa8>)
 800d562:	4824      	ldr	r0, [pc, #144]	@ (800d5f4 <__d2b+0xac>)
 800d564:	f240 310f 	movw	r1, #783	@ 0x30f
 800d568:	f000 fac8 	bl	800dafc <__assert_func>
 800d56c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d570:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d574:	b10d      	cbz	r5, 800d57a <__d2b+0x32>
 800d576:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d57a:	9301      	str	r3, [sp, #4]
 800d57c:	f1b8 0300 	subs.w	r3, r8, #0
 800d580:	d023      	beq.n	800d5ca <__d2b+0x82>
 800d582:	4668      	mov	r0, sp
 800d584:	9300      	str	r3, [sp, #0]
 800d586:	f7ff fd84 	bl	800d092 <__lo0bits>
 800d58a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d58e:	b1d0      	cbz	r0, 800d5c6 <__d2b+0x7e>
 800d590:	f1c0 0320 	rsb	r3, r0, #32
 800d594:	fa02 f303 	lsl.w	r3, r2, r3
 800d598:	430b      	orrs	r3, r1
 800d59a:	40c2      	lsrs	r2, r0
 800d59c:	6163      	str	r3, [r4, #20]
 800d59e:	9201      	str	r2, [sp, #4]
 800d5a0:	9b01      	ldr	r3, [sp, #4]
 800d5a2:	61a3      	str	r3, [r4, #24]
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	bf0c      	ite	eq
 800d5a8:	2201      	moveq	r2, #1
 800d5aa:	2202      	movne	r2, #2
 800d5ac:	6122      	str	r2, [r4, #16]
 800d5ae:	b1a5      	cbz	r5, 800d5da <__d2b+0x92>
 800d5b0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d5b4:	4405      	add	r5, r0
 800d5b6:	603d      	str	r5, [r7, #0]
 800d5b8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d5bc:	6030      	str	r0, [r6, #0]
 800d5be:	4620      	mov	r0, r4
 800d5c0:	b003      	add	sp, #12
 800d5c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d5c6:	6161      	str	r1, [r4, #20]
 800d5c8:	e7ea      	b.n	800d5a0 <__d2b+0x58>
 800d5ca:	a801      	add	r0, sp, #4
 800d5cc:	f7ff fd61 	bl	800d092 <__lo0bits>
 800d5d0:	9b01      	ldr	r3, [sp, #4]
 800d5d2:	6163      	str	r3, [r4, #20]
 800d5d4:	3020      	adds	r0, #32
 800d5d6:	2201      	movs	r2, #1
 800d5d8:	e7e8      	b.n	800d5ac <__d2b+0x64>
 800d5da:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d5de:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d5e2:	6038      	str	r0, [r7, #0]
 800d5e4:	6918      	ldr	r0, [r3, #16]
 800d5e6:	f7ff fd35 	bl	800d054 <__hi0bits>
 800d5ea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d5ee:	e7e5      	b.n	800d5bc <__d2b+0x74>
 800d5f0:	0800e2a0 	.word	0x0800e2a0
 800d5f4:	0800e2b1 	.word	0x0800e2b1

0800d5f8 <__sfputc_r>:
 800d5f8:	6893      	ldr	r3, [r2, #8]
 800d5fa:	3b01      	subs	r3, #1
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	b410      	push	{r4}
 800d600:	6093      	str	r3, [r2, #8]
 800d602:	da08      	bge.n	800d616 <__sfputc_r+0x1e>
 800d604:	6994      	ldr	r4, [r2, #24]
 800d606:	42a3      	cmp	r3, r4
 800d608:	db01      	blt.n	800d60e <__sfputc_r+0x16>
 800d60a:	290a      	cmp	r1, #10
 800d60c:	d103      	bne.n	800d616 <__sfputc_r+0x1e>
 800d60e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d612:	f7fe bc6c 	b.w	800beee <__swbuf_r>
 800d616:	6813      	ldr	r3, [r2, #0]
 800d618:	1c58      	adds	r0, r3, #1
 800d61a:	6010      	str	r0, [r2, #0]
 800d61c:	7019      	strb	r1, [r3, #0]
 800d61e:	4608      	mov	r0, r1
 800d620:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d624:	4770      	bx	lr

0800d626 <__sfputs_r>:
 800d626:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d628:	4606      	mov	r6, r0
 800d62a:	460f      	mov	r7, r1
 800d62c:	4614      	mov	r4, r2
 800d62e:	18d5      	adds	r5, r2, r3
 800d630:	42ac      	cmp	r4, r5
 800d632:	d101      	bne.n	800d638 <__sfputs_r+0x12>
 800d634:	2000      	movs	r0, #0
 800d636:	e007      	b.n	800d648 <__sfputs_r+0x22>
 800d638:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d63c:	463a      	mov	r2, r7
 800d63e:	4630      	mov	r0, r6
 800d640:	f7ff ffda 	bl	800d5f8 <__sfputc_r>
 800d644:	1c43      	adds	r3, r0, #1
 800d646:	d1f3      	bne.n	800d630 <__sfputs_r+0xa>
 800d648:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d64c <_vfiprintf_r>:
 800d64c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d650:	460d      	mov	r5, r1
 800d652:	b09d      	sub	sp, #116	@ 0x74
 800d654:	4614      	mov	r4, r2
 800d656:	4698      	mov	r8, r3
 800d658:	4606      	mov	r6, r0
 800d65a:	b118      	cbz	r0, 800d664 <_vfiprintf_r+0x18>
 800d65c:	6a03      	ldr	r3, [r0, #32]
 800d65e:	b90b      	cbnz	r3, 800d664 <_vfiprintf_r+0x18>
 800d660:	f7fe fb5c 	bl	800bd1c <__sinit>
 800d664:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d666:	07d9      	lsls	r1, r3, #31
 800d668:	d405      	bmi.n	800d676 <_vfiprintf_r+0x2a>
 800d66a:	89ab      	ldrh	r3, [r5, #12]
 800d66c:	059a      	lsls	r2, r3, #22
 800d66e:	d402      	bmi.n	800d676 <_vfiprintf_r+0x2a>
 800d670:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d672:	f7fe fd4e 	bl	800c112 <__retarget_lock_acquire_recursive>
 800d676:	89ab      	ldrh	r3, [r5, #12]
 800d678:	071b      	lsls	r3, r3, #28
 800d67a:	d501      	bpl.n	800d680 <_vfiprintf_r+0x34>
 800d67c:	692b      	ldr	r3, [r5, #16]
 800d67e:	b99b      	cbnz	r3, 800d6a8 <_vfiprintf_r+0x5c>
 800d680:	4629      	mov	r1, r5
 800d682:	4630      	mov	r0, r6
 800d684:	f7fe fc72 	bl	800bf6c <__swsetup_r>
 800d688:	b170      	cbz	r0, 800d6a8 <_vfiprintf_r+0x5c>
 800d68a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d68c:	07dc      	lsls	r4, r3, #31
 800d68e:	d504      	bpl.n	800d69a <_vfiprintf_r+0x4e>
 800d690:	f04f 30ff 	mov.w	r0, #4294967295
 800d694:	b01d      	add	sp, #116	@ 0x74
 800d696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d69a:	89ab      	ldrh	r3, [r5, #12]
 800d69c:	0598      	lsls	r0, r3, #22
 800d69e:	d4f7      	bmi.n	800d690 <_vfiprintf_r+0x44>
 800d6a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d6a2:	f7fe fd37 	bl	800c114 <__retarget_lock_release_recursive>
 800d6a6:	e7f3      	b.n	800d690 <_vfiprintf_r+0x44>
 800d6a8:	2300      	movs	r3, #0
 800d6aa:	9309      	str	r3, [sp, #36]	@ 0x24
 800d6ac:	2320      	movs	r3, #32
 800d6ae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d6b2:	f8cd 800c 	str.w	r8, [sp, #12]
 800d6b6:	2330      	movs	r3, #48	@ 0x30
 800d6b8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d868 <_vfiprintf_r+0x21c>
 800d6bc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d6c0:	f04f 0901 	mov.w	r9, #1
 800d6c4:	4623      	mov	r3, r4
 800d6c6:	469a      	mov	sl, r3
 800d6c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d6cc:	b10a      	cbz	r2, 800d6d2 <_vfiprintf_r+0x86>
 800d6ce:	2a25      	cmp	r2, #37	@ 0x25
 800d6d0:	d1f9      	bne.n	800d6c6 <_vfiprintf_r+0x7a>
 800d6d2:	ebba 0b04 	subs.w	fp, sl, r4
 800d6d6:	d00b      	beq.n	800d6f0 <_vfiprintf_r+0xa4>
 800d6d8:	465b      	mov	r3, fp
 800d6da:	4622      	mov	r2, r4
 800d6dc:	4629      	mov	r1, r5
 800d6de:	4630      	mov	r0, r6
 800d6e0:	f7ff ffa1 	bl	800d626 <__sfputs_r>
 800d6e4:	3001      	adds	r0, #1
 800d6e6:	f000 80a7 	beq.w	800d838 <_vfiprintf_r+0x1ec>
 800d6ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d6ec:	445a      	add	r2, fp
 800d6ee:	9209      	str	r2, [sp, #36]	@ 0x24
 800d6f0:	f89a 3000 	ldrb.w	r3, [sl]
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	f000 809f 	beq.w	800d838 <_vfiprintf_r+0x1ec>
 800d6fa:	2300      	movs	r3, #0
 800d6fc:	f04f 32ff 	mov.w	r2, #4294967295
 800d700:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d704:	f10a 0a01 	add.w	sl, sl, #1
 800d708:	9304      	str	r3, [sp, #16]
 800d70a:	9307      	str	r3, [sp, #28]
 800d70c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d710:	931a      	str	r3, [sp, #104]	@ 0x68
 800d712:	4654      	mov	r4, sl
 800d714:	2205      	movs	r2, #5
 800d716:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d71a:	4853      	ldr	r0, [pc, #332]	@ (800d868 <_vfiprintf_r+0x21c>)
 800d71c:	f7f2 fde0 	bl	80002e0 <memchr>
 800d720:	9a04      	ldr	r2, [sp, #16]
 800d722:	b9d8      	cbnz	r0, 800d75c <_vfiprintf_r+0x110>
 800d724:	06d1      	lsls	r1, r2, #27
 800d726:	bf44      	itt	mi
 800d728:	2320      	movmi	r3, #32
 800d72a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d72e:	0713      	lsls	r3, r2, #28
 800d730:	bf44      	itt	mi
 800d732:	232b      	movmi	r3, #43	@ 0x2b
 800d734:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d738:	f89a 3000 	ldrb.w	r3, [sl]
 800d73c:	2b2a      	cmp	r3, #42	@ 0x2a
 800d73e:	d015      	beq.n	800d76c <_vfiprintf_r+0x120>
 800d740:	9a07      	ldr	r2, [sp, #28]
 800d742:	4654      	mov	r4, sl
 800d744:	2000      	movs	r0, #0
 800d746:	f04f 0c0a 	mov.w	ip, #10
 800d74a:	4621      	mov	r1, r4
 800d74c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d750:	3b30      	subs	r3, #48	@ 0x30
 800d752:	2b09      	cmp	r3, #9
 800d754:	d94b      	bls.n	800d7ee <_vfiprintf_r+0x1a2>
 800d756:	b1b0      	cbz	r0, 800d786 <_vfiprintf_r+0x13a>
 800d758:	9207      	str	r2, [sp, #28]
 800d75a:	e014      	b.n	800d786 <_vfiprintf_r+0x13a>
 800d75c:	eba0 0308 	sub.w	r3, r0, r8
 800d760:	fa09 f303 	lsl.w	r3, r9, r3
 800d764:	4313      	orrs	r3, r2
 800d766:	9304      	str	r3, [sp, #16]
 800d768:	46a2      	mov	sl, r4
 800d76a:	e7d2      	b.n	800d712 <_vfiprintf_r+0xc6>
 800d76c:	9b03      	ldr	r3, [sp, #12]
 800d76e:	1d19      	adds	r1, r3, #4
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	9103      	str	r1, [sp, #12]
 800d774:	2b00      	cmp	r3, #0
 800d776:	bfbb      	ittet	lt
 800d778:	425b      	neglt	r3, r3
 800d77a:	f042 0202 	orrlt.w	r2, r2, #2
 800d77e:	9307      	strge	r3, [sp, #28]
 800d780:	9307      	strlt	r3, [sp, #28]
 800d782:	bfb8      	it	lt
 800d784:	9204      	strlt	r2, [sp, #16]
 800d786:	7823      	ldrb	r3, [r4, #0]
 800d788:	2b2e      	cmp	r3, #46	@ 0x2e
 800d78a:	d10a      	bne.n	800d7a2 <_vfiprintf_r+0x156>
 800d78c:	7863      	ldrb	r3, [r4, #1]
 800d78e:	2b2a      	cmp	r3, #42	@ 0x2a
 800d790:	d132      	bne.n	800d7f8 <_vfiprintf_r+0x1ac>
 800d792:	9b03      	ldr	r3, [sp, #12]
 800d794:	1d1a      	adds	r2, r3, #4
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	9203      	str	r2, [sp, #12]
 800d79a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d79e:	3402      	adds	r4, #2
 800d7a0:	9305      	str	r3, [sp, #20]
 800d7a2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d878 <_vfiprintf_r+0x22c>
 800d7a6:	7821      	ldrb	r1, [r4, #0]
 800d7a8:	2203      	movs	r2, #3
 800d7aa:	4650      	mov	r0, sl
 800d7ac:	f7f2 fd98 	bl	80002e0 <memchr>
 800d7b0:	b138      	cbz	r0, 800d7c2 <_vfiprintf_r+0x176>
 800d7b2:	9b04      	ldr	r3, [sp, #16]
 800d7b4:	eba0 000a 	sub.w	r0, r0, sl
 800d7b8:	2240      	movs	r2, #64	@ 0x40
 800d7ba:	4082      	lsls	r2, r0
 800d7bc:	4313      	orrs	r3, r2
 800d7be:	3401      	adds	r4, #1
 800d7c0:	9304      	str	r3, [sp, #16]
 800d7c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7c6:	4829      	ldr	r0, [pc, #164]	@ (800d86c <_vfiprintf_r+0x220>)
 800d7c8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d7cc:	2206      	movs	r2, #6
 800d7ce:	f7f2 fd87 	bl	80002e0 <memchr>
 800d7d2:	2800      	cmp	r0, #0
 800d7d4:	d03f      	beq.n	800d856 <_vfiprintf_r+0x20a>
 800d7d6:	4b26      	ldr	r3, [pc, #152]	@ (800d870 <_vfiprintf_r+0x224>)
 800d7d8:	bb1b      	cbnz	r3, 800d822 <_vfiprintf_r+0x1d6>
 800d7da:	9b03      	ldr	r3, [sp, #12]
 800d7dc:	3307      	adds	r3, #7
 800d7de:	f023 0307 	bic.w	r3, r3, #7
 800d7e2:	3308      	adds	r3, #8
 800d7e4:	9303      	str	r3, [sp, #12]
 800d7e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7e8:	443b      	add	r3, r7
 800d7ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800d7ec:	e76a      	b.n	800d6c4 <_vfiprintf_r+0x78>
 800d7ee:	fb0c 3202 	mla	r2, ip, r2, r3
 800d7f2:	460c      	mov	r4, r1
 800d7f4:	2001      	movs	r0, #1
 800d7f6:	e7a8      	b.n	800d74a <_vfiprintf_r+0xfe>
 800d7f8:	2300      	movs	r3, #0
 800d7fa:	3401      	adds	r4, #1
 800d7fc:	9305      	str	r3, [sp, #20]
 800d7fe:	4619      	mov	r1, r3
 800d800:	f04f 0c0a 	mov.w	ip, #10
 800d804:	4620      	mov	r0, r4
 800d806:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d80a:	3a30      	subs	r2, #48	@ 0x30
 800d80c:	2a09      	cmp	r2, #9
 800d80e:	d903      	bls.n	800d818 <_vfiprintf_r+0x1cc>
 800d810:	2b00      	cmp	r3, #0
 800d812:	d0c6      	beq.n	800d7a2 <_vfiprintf_r+0x156>
 800d814:	9105      	str	r1, [sp, #20]
 800d816:	e7c4      	b.n	800d7a2 <_vfiprintf_r+0x156>
 800d818:	fb0c 2101 	mla	r1, ip, r1, r2
 800d81c:	4604      	mov	r4, r0
 800d81e:	2301      	movs	r3, #1
 800d820:	e7f0      	b.n	800d804 <_vfiprintf_r+0x1b8>
 800d822:	ab03      	add	r3, sp, #12
 800d824:	9300      	str	r3, [sp, #0]
 800d826:	462a      	mov	r2, r5
 800d828:	4b12      	ldr	r3, [pc, #72]	@ (800d874 <_vfiprintf_r+0x228>)
 800d82a:	a904      	add	r1, sp, #16
 800d82c:	4630      	mov	r0, r6
 800d82e:	f7fd fe43 	bl	800b4b8 <_printf_float>
 800d832:	4607      	mov	r7, r0
 800d834:	1c78      	adds	r0, r7, #1
 800d836:	d1d6      	bne.n	800d7e6 <_vfiprintf_r+0x19a>
 800d838:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d83a:	07d9      	lsls	r1, r3, #31
 800d83c:	d405      	bmi.n	800d84a <_vfiprintf_r+0x1fe>
 800d83e:	89ab      	ldrh	r3, [r5, #12]
 800d840:	059a      	lsls	r2, r3, #22
 800d842:	d402      	bmi.n	800d84a <_vfiprintf_r+0x1fe>
 800d844:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d846:	f7fe fc65 	bl	800c114 <__retarget_lock_release_recursive>
 800d84a:	89ab      	ldrh	r3, [r5, #12]
 800d84c:	065b      	lsls	r3, r3, #25
 800d84e:	f53f af1f 	bmi.w	800d690 <_vfiprintf_r+0x44>
 800d852:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d854:	e71e      	b.n	800d694 <_vfiprintf_r+0x48>
 800d856:	ab03      	add	r3, sp, #12
 800d858:	9300      	str	r3, [sp, #0]
 800d85a:	462a      	mov	r2, r5
 800d85c:	4b05      	ldr	r3, [pc, #20]	@ (800d874 <_vfiprintf_r+0x228>)
 800d85e:	a904      	add	r1, sp, #16
 800d860:	4630      	mov	r0, r6
 800d862:	f7fe f8b1 	bl	800b9c8 <_printf_i>
 800d866:	e7e4      	b.n	800d832 <_vfiprintf_r+0x1e6>
 800d868:	0800e30a 	.word	0x0800e30a
 800d86c:	0800e314 	.word	0x0800e314
 800d870:	0800b4b9 	.word	0x0800b4b9
 800d874:	0800d627 	.word	0x0800d627
 800d878:	0800e310 	.word	0x0800e310

0800d87c <__sflush_r>:
 800d87c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d880:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d884:	0716      	lsls	r6, r2, #28
 800d886:	4605      	mov	r5, r0
 800d888:	460c      	mov	r4, r1
 800d88a:	d454      	bmi.n	800d936 <__sflush_r+0xba>
 800d88c:	684b      	ldr	r3, [r1, #4]
 800d88e:	2b00      	cmp	r3, #0
 800d890:	dc02      	bgt.n	800d898 <__sflush_r+0x1c>
 800d892:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d894:	2b00      	cmp	r3, #0
 800d896:	dd48      	ble.n	800d92a <__sflush_r+0xae>
 800d898:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d89a:	2e00      	cmp	r6, #0
 800d89c:	d045      	beq.n	800d92a <__sflush_r+0xae>
 800d89e:	2300      	movs	r3, #0
 800d8a0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d8a4:	682f      	ldr	r7, [r5, #0]
 800d8a6:	6a21      	ldr	r1, [r4, #32]
 800d8a8:	602b      	str	r3, [r5, #0]
 800d8aa:	d030      	beq.n	800d90e <__sflush_r+0x92>
 800d8ac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d8ae:	89a3      	ldrh	r3, [r4, #12]
 800d8b0:	0759      	lsls	r1, r3, #29
 800d8b2:	d505      	bpl.n	800d8c0 <__sflush_r+0x44>
 800d8b4:	6863      	ldr	r3, [r4, #4]
 800d8b6:	1ad2      	subs	r2, r2, r3
 800d8b8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d8ba:	b10b      	cbz	r3, 800d8c0 <__sflush_r+0x44>
 800d8bc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d8be:	1ad2      	subs	r2, r2, r3
 800d8c0:	2300      	movs	r3, #0
 800d8c2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d8c4:	6a21      	ldr	r1, [r4, #32]
 800d8c6:	4628      	mov	r0, r5
 800d8c8:	47b0      	blx	r6
 800d8ca:	1c43      	adds	r3, r0, #1
 800d8cc:	89a3      	ldrh	r3, [r4, #12]
 800d8ce:	d106      	bne.n	800d8de <__sflush_r+0x62>
 800d8d0:	6829      	ldr	r1, [r5, #0]
 800d8d2:	291d      	cmp	r1, #29
 800d8d4:	d82b      	bhi.n	800d92e <__sflush_r+0xb2>
 800d8d6:	4a2a      	ldr	r2, [pc, #168]	@ (800d980 <__sflush_r+0x104>)
 800d8d8:	40ca      	lsrs	r2, r1
 800d8da:	07d6      	lsls	r6, r2, #31
 800d8dc:	d527      	bpl.n	800d92e <__sflush_r+0xb2>
 800d8de:	2200      	movs	r2, #0
 800d8e0:	6062      	str	r2, [r4, #4]
 800d8e2:	04d9      	lsls	r1, r3, #19
 800d8e4:	6922      	ldr	r2, [r4, #16]
 800d8e6:	6022      	str	r2, [r4, #0]
 800d8e8:	d504      	bpl.n	800d8f4 <__sflush_r+0x78>
 800d8ea:	1c42      	adds	r2, r0, #1
 800d8ec:	d101      	bne.n	800d8f2 <__sflush_r+0x76>
 800d8ee:	682b      	ldr	r3, [r5, #0]
 800d8f0:	b903      	cbnz	r3, 800d8f4 <__sflush_r+0x78>
 800d8f2:	6560      	str	r0, [r4, #84]	@ 0x54
 800d8f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d8f6:	602f      	str	r7, [r5, #0]
 800d8f8:	b1b9      	cbz	r1, 800d92a <__sflush_r+0xae>
 800d8fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d8fe:	4299      	cmp	r1, r3
 800d900:	d002      	beq.n	800d908 <__sflush_r+0x8c>
 800d902:	4628      	mov	r0, r5
 800d904:	f7ff f9fe 	bl	800cd04 <_free_r>
 800d908:	2300      	movs	r3, #0
 800d90a:	6363      	str	r3, [r4, #52]	@ 0x34
 800d90c:	e00d      	b.n	800d92a <__sflush_r+0xae>
 800d90e:	2301      	movs	r3, #1
 800d910:	4628      	mov	r0, r5
 800d912:	47b0      	blx	r6
 800d914:	4602      	mov	r2, r0
 800d916:	1c50      	adds	r0, r2, #1
 800d918:	d1c9      	bne.n	800d8ae <__sflush_r+0x32>
 800d91a:	682b      	ldr	r3, [r5, #0]
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d0c6      	beq.n	800d8ae <__sflush_r+0x32>
 800d920:	2b1d      	cmp	r3, #29
 800d922:	d001      	beq.n	800d928 <__sflush_r+0xac>
 800d924:	2b16      	cmp	r3, #22
 800d926:	d11e      	bne.n	800d966 <__sflush_r+0xea>
 800d928:	602f      	str	r7, [r5, #0]
 800d92a:	2000      	movs	r0, #0
 800d92c:	e022      	b.n	800d974 <__sflush_r+0xf8>
 800d92e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d932:	b21b      	sxth	r3, r3
 800d934:	e01b      	b.n	800d96e <__sflush_r+0xf2>
 800d936:	690f      	ldr	r7, [r1, #16]
 800d938:	2f00      	cmp	r7, #0
 800d93a:	d0f6      	beq.n	800d92a <__sflush_r+0xae>
 800d93c:	0793      	lsls	r3, r2, #30
 800d93e:	680e      	ldr	r6, [r1, #0]
 800d940:	bf08      	it	eq
 800d942:	694b      	ldreq	r3, [r1, #20]
 800d944:	600f      	str	r7, [r1, #0]
 800d946:	bf18      	it	ne
 800d948:	2300      	movne	r3, #0
 800d94a:	eba6 0807 	sub.w	r8, r6, r7
 800d94e:	608b      	str	r3, [r1, #8]
 800d950:	f1b8 0f00 	cmp.w	r8, #0
 800d954:	dde9      	ble.n	800d92a <__sflush_r+0xae>
 800d956:	6a21      	ldr	r1, [r4, #32]
 800d958:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d95a:	4643      	mov	r3, r8
 800d95c:	463a      	mov	r2, r7
 800d95e:	4628      	mov	r0, r5
 800d960:	47b0      	blx	r6
 800d962:	2800      	cmp	r0, #0
 800d964:	dc08      	bgt.n	800d978 <__sflush_r+0xfc>
 800d966:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d96a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d96e:	81a3      	strh	r3, [r4, #12]
 800d970:	f04f 30ff 	mov.w	r0, #4294967295
 800d974:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d978:	4407      	add	r7, r0
 800d97a:	eba8 0800 	sub.w	r8, r8, r0
 800d97e:	e7e7      	b.n	800d950 <__sflush_r+0xd4>
 800d980:	20400001 	.word	0x20400001

0800d984 <_fflush_r>:
 800d984:	b538      	push	{r3, r4, r5, lr}
 800d986:	690b      	ldr	r3, [r1, #16]
 800d988:	4605      	mov	r5, r0
 800d98a:	460c      	mov	r4, r1
 800d98c:	b913      	cbnz	r3, 800d994 <_fflush_r+0x10>
 800d98e:	2500      	movs	r5, #0
 800d990:	4628      	mov	r0, r5
 800d992:	bd38      	pop	{r3, r4, r5, pc}
 800d994:	b118      	cbz	r0, 800d99e <_fflush_r+0x1a>
 800d996:	6a03      	ldr	r3, [r0, #32]
 800d998:	b90b      	cbnz	r3, 800d99e <_fflush_r+0x1a>
 800d99a:	f7fe f9bf 	bl	800bd1c <__sinit>
 800d99e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d0f3      	beq.n	800d98e <_fflush_r+0xa>
 800d9a6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d9a8:	07d0      	lsls	r0, r2, #31
 800d9aa:	d404      	bmi.n	800d9b6 <_fflush_r+0x32>
 800d9ac:	0599      	lsls	r1, r3, #22
 800d9ae:	d402      	bmi.n	800d9b6 <_fflush_r+0x32>
 800d9b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d9b2:	f7fe fbae 	bl	800c112 <__retarget_lock_acquire_recursive>
 800d9b6:	4628      	mov	r0, r5
 800d9b8:	4621      	mov	r1, r4
 800d9ba:	f7ff ff5f 	bl	800d87c <__sflush_r>
 800d9be:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d9c0:	07da      	lsls	r2, r3, #31
 800d9c2:	4605      	mov	r5, r0
 800d9c4:	d4e4      	bmi.n	800d990 <_fflush_r+0xc>
 800d9c6:	89a3      	ldrh	r3, [r4, #12]
 800d9c8:	059b      	lsls	r3, r3, #22
 800d9ca:	d4e1      	bmi.n	800d990 <_fflush_r+0xc>
 800d9cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d9ce:	f7fe fba1 	bl	800c114 <__retarget_lock_release_recursive>
 800d9d2:	e7dd      	b.n	800d990 <_fflush_r+0xc>

0800d9d4 <__swhatbuf_r>:
 800d9d4:	b570      	push	{r4, r5, r6, lr}
 800d9d6:	460c      	mov	r4, r1
 800d9d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d9dc:	2900      	cmp	r1, #0
 800d9de:	b096      	sub	sp, #88	@ 0x58
 800d9e0:	4615      	mov	r5, r2
 800d9e2:	461e      	mov	r6, r3
 800d9e4:	da0d      	bge.n	800da02 <__swhatbuf_r+0x2e>
 800d9e6:	89a3      	ldrh	r3, [r4, #12]
 800d9e8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d9ec:	f04f 0100 	mov.w	r1, #0
 800d9f0:	bf14      	ite	ne
 800d9f2:	2340      	movne	r3, #64	@ 0x40
 800d9f4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d9f8:	2000      	movs	r0, #0
 800d9fa:	6031      	str	r1, [r6, #0]
 800d9fc:	602b      	str	r3, [r5, #0]
 800d9fe:	b016      	add	sp, #88	@ 0x58
 800da00:	bd70      	pop	{r4, r5, r6, pc}
 800da02:	466a      	mov	r2, sp
 800da04:	f000 f848 	bl	800da98 <_fstat_r>
 800da08:	2800      	cmp	r0, #0
 800da0a:	dbec      	blt.n	800d9e6 <__swhatbuf_r+0x12>
 800da0c:	9901      	ldr	r1, [sp, #4]
 800da0e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800da12:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800da16:	4259      	negs	r1, r3
 800da18:	4159      	adcs	r1, r3
 800da1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800da1e:	e7eb      	b.n	800d9f8 <__swhatbuf_r+0x24>

0800da20 <__smakebuf_r>:
 800da20:	898b      	ldrh	r3, [r1, #12]
 800da22:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800da24:	079d      	lsls	r5, r3, #30
 800da26:	4606      	mov	r6, r0
 800da28:	460c      	mov	r4, r1
 800da2a:	d507      	bpl.n	800da3c <__smakebuf_r+0x1c>
 800da2c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800da30:	6023      	str	r3, [r4, #0]
 800da32:	6123      	str	r3, [r4, #16]
 800da34:	2301      	movs	r3, #1
 800da36:	6163      	str	r3, [r4, #20]
 800da38:	b003      	add	sp, #12
 800da3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da3c:	ab01      	add	r3, sp, #4
 800da3e:	466a      	mov	r2, sp
 800da40:	f7ff ffc8 	bl	800d9d4 <__swhatbuf_r>
 800da44:	9f00      	ldr	r7, [sp, #0]
 800da46:	4605      	mov	r5, r0
 800da48:	4639      	mov	r1, r7
 800da4a:	4630      	mov	r0, r6
 800da4c:	f7ff f9ce 	bl	800cdec <_malloc_r>
 800da50:	b948      	cbnz	r0, 800da66 <__smakebuf_r+0x46>
 800da52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da56:	059a      	lsls	r2, r3, #22
 800da58:	d4ee      	bmi.n	800da38 <__smakebuf_r+0x18>
 800da5a:	f023 0303 	bic.w	r3, r3, #3
 800da5e:	f043 0302 	orr.w	r3, r3, #2
 800da62:	81a3      	strh	r3, [r4, #12]
 800da64:	e7e2      	b.n	800da2c <__smakebuf_r+0xc>
 800da66:	89a3      	ldrh	r3, [r4, #12]
 800da68:	6020      	str	r0, [r4, #0]
 800da6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800da6e:	81a3      	strh	r3, [r4, #12]
 800da70:	9b01      	ldr	r3, [sp, #4]
 800da72:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800da76:	b15b      	cbz	r3, 800da90 <__smakebuf_r+0x70>
 800da78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800da7c:	4630      	mov	r0, r6
 800da7e:	f000 f81d 	bl	800dabc <_isatty_r>
 800da82:	b128      	cbz	r0, 800da90 <__smakebuf_r+0x70>
 800da84:	89a3      	ldrh	r3, [r4, #12]
 800da86:	f023 0303 	bic.w	r3, r3, #3
 800da8a:	f043 0301 	orr.w	r3, r3, #1
 800da8e:	81a3      	strh	r3, [r4, #12]
 800da90:	89a3      	ldrh	r3, [r4, #12]
 800da92:	431d      	orrs	r5, r3
 800da94:	81a5      	strh	r5, [r4, #12]
 800da96:	e7cf      	b.n	800da38 <__smakebuf_r+0x18>

0800da98 <_fstat_r>:
 800da98:	b538      	push	{r3, r4, r5, lr}
 800da9a:	4d07      	ldr	r5, [pc, #28]	@ (800dab8 <_fstat_r+0x20>)
 800da9c:	2300      	movs	r3, #0
 800da9e:	4604      	mov	r4, r0
 800daa0:	4608      	mov	r0, r1
 800daa2:	4611      	mov	r1, r2
 800daa4:	602b      	str	r3, [r5, #0]
 800daa6:	f7f5 fd2b 	bl	8003500 <_fstat>
 800daaa:	1c43      	adds	r3, r0, #1
 800daac:	d102      	bne.n	800dab4 <_fstat_r+0x1c>
 800daae:	682b      	ldr	r3, [r5, #0]
 800dab0:	b103      	cbz	r3, 800dab4 <_fstat_r+0x1c>
 800dab2:	6023      	str	r3, [r4, #0]
 800dab4:	bd38      	pop	{r3, r4, r5, pc}
 800dab6:	bf00      	nop
 800dab8:	24000624 	.word	0x24000624

0800dabc <_isatty_r>:
 800dabc:	b538      	push	{r3, r4, r5, lr}
 800dabe:	4d06      	ldr	r5, [pc, #24]	@ (800dad8 <_isatty_r+0x1c>)
 800dac0:	2300      	movs	r3, #0
 800dac2:	4604      	mov	r4, r0
 800dac4:	4608      	mov	r0, r1
 800dac6:	602b      	str	r3, [r5, #0]
 800dac8:	f7f5 fd2a 	bl	8003520 <_isatty>
 800dacc:	1c43      	adds	r3, r0, #1
 800dace:	d102      	bne.n	800dad6 <_isatty_r+0x1a>
 800dad0:	682b      	ldr	r3, [r5, #0]
 800dad2:	b103      	cbz	r3, 800dad6 <_isatty_r+0x1a>
 800dad4:	6023      	str	r3, [r4, #0]
 800dad6:	bd38      	pop	{r3, r4, r5, pc}
 800dad8:	24000624 	.word	0x24000624

0800dadc <_sbrk_r>:
 800dadc:	b538      	push	{r3, r4, r5, lr}
 800dade:	4d06      	ldr	r5, [pc, #24]	@ (800daf8 <_sbrk_r+0x1c>)
 800dae0:	2300      	movs	r3, #0
 800dae2:	4604      	mov	r4, r0
 800dae4:	4608      	mov	r0, r1
 800dae6:	602b      	str	r3, [r5, #0]
 800dae8:	f7f5 fd32 	bl	8003550 <_sbrk>
 800daec:	1c43      	adds	r3, r0, #1
 800daee:	d102      	bne.n	800daf6 <_sbrk_r+0x1a>
 800daf0:	682b      	ldr	r3, [r5, #0]
 800daf2:	b103      	cbz	r3, 800daf6 <_sbrk_r+0x1a>
 800daf4:	6023      	str	r3, [r4, #0]
 800daf6:	bd38      	pop	{r3, r4, r5, pc}
 800daf8:	24000624 	.word	0x24000624

0800dafc <__assert_func>:
 800dafc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dafe:	4614      	mov	r4, r2
 800db00:	461a      	mov	r2, r3
 800db02:	4b09      	ldr	r3, [pc, #36]	@ (800db28 <__assert_func+0x2c>)
 800db04:	681b      	ldr	r3, [r3, #0]
 800db06:	4605      	mov	r5, r0
 800db08:	68d8      	ldr	r0, [r3, #12]
 800db0a:	b14c      	cbz	r4, 800db20 <__assert_func+0x24>
 800db0c:	4b07      	ldr	r3, [pc, #28]	@ (800db2c <__assert_func+0x30>)
 800db0e:	9100      	str	r1, [sp, #0]
 800db10:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800db14:	4906      	ldr	r1, [pc, #24]	@ (800db30 <__assert_func+0x34>)
 800db16:	462b      	mov	r3, r5
 800db18:	f000 f842 	bl	800dba0 <fiprintf>
 800db1c:	f000 f852 	bl	800dbc4 <abort>
 800db20:	4b04      	ldr	r3, [pc, #16]	@ (800db34 <__assert_func+0x38>)
 800db22:	461c      	mov	r4, r3
 800db24:	e7f3      	b.n	800db0e <__assert_func+0x12>
 800db26:	bf00      	nop
 800db28:	24000038 	.word	0x24000038
 800db2c:	0800e325 	.word	0x0800e325
 800db30:	0800e332 	.word	0x0800e332
 800db34:	0800e360 	.word	0x0800e360

0800db38 <_calloc_r>:
 800db38:	b570      	push	{r4, r5, r6, lr}
 800db3a:	fba1 5402 	umull	r5, r4, r1, r2
 800db3e:	b934      	cbnz	r4, 800db4e <_calloc_r+0x16>
 800db40:	4629      	mov	r1, r5
 800db42:	f7ff f953 	bl	800cdec <_malloc_r>
 800db46:	4606      	mov	r6, r0
 800db48:	b928      	cbnz	r0, 800db56 <_calloc_r+0x1e>
 800db4a:	4630      	mov	r0, r6
 800db4c:	bd70      	pop	{r4, r5, r6, pc}
 800db4e:	220c      	movs	r2, #12
 800db50:	6002      	str	r2, [r0, #0]
 800db52:	2600      	movs	r6, #0
 800db54:	e7f9      	b.n	800db4a <_calloc_r+0x12>
 800db56:	462a      	mov	r2, r5
 800db58:	4621      	mov	r1, r4
 800db5a:	f7fe fa5d 	bl	800c018 <memset>
 800db5e:	e7f4      	b.n	800db4a <_calloc_r+0x12>

0800db60 <__ascii_mbtowc>:
 800db60:	b082      	sub	sp, #8
 800db62:	b901      	cbnz	r1, 800db66 <__ascii_mbtowc+0x6>
 800db64:	a901      	add	r1, sp, #4
 800db66:	b142      	cbz	r2, 800db7a <__ascii_mbtowc+0x1a>
 800db68:	b14b      	cbz	r3, 800db7e <__ascii_mbtowc+0x1e>
 800db6a:	7813      	ldrb	r3, [r2, #0]
 800db6c:	600b      	str	r3, [r1, #0]
 800db6e:	7812      	ldrb	r2, [r2, #0]
 800db70:	1e10      	subs	r0, r2, #0
 800db72:	bf18      	it	ne
 800db74:	2001      	movne	r0, #1
 800db76:	b002      	add	sp, #8
 800db78:	4770      	bx	lr
 800db7a:	4610      	mov	r0, r2
 800db7c:	e7fb      	b.n	800db76 <__ascii_mbtowc+0x16>
 800db7e:	f06f 0001 	mvn.w	r0, #1
 800db82:	e7f8      	b.n	800db76 <__ascii_mbtowc+0x16>

0800db84 <__ascii_wctomb>:
 800db84:	4603      	mov	r3, r0
 800db86:	4608      	mov	r0, r1
 800db88:	b141      	cbz	r1, 800db9c <__ascii_wctomb+0x18>
 800db8a:	2aff      	cmp	r2, #255	@ 0xff
 800db8c:	d904      	bls.n	800db98 <__ascii_wctomb+0x14>
 800db8e:	228a      	movs	r2, #138	@ 0x8a
 800db90:	601a      	str	r2, [r3, #0]
 800db92:	f04f 30ff 	mov.w	r0, #4294967295
 800db96:	4770      	bx	lr
 800db98:	700a      	strb	r2, [r1, #0]
 800db9a:	2001      	movs	r0, #1
 800db9c:	4770      	bx	lr
	...

0800dba0 <fiprintf>:
 800dba0:	b40e      	push	{r1, r2, r3}
 800dba2:	b503      	push	{r0, r1, lr}
 800dba4:	4601      	mov	r1, r0
 800dba6:	ab03      	add	r3, sp, #12
 800dba8:	4805      	ldr	r0, [pc, #20]	@ (800dbc0 <fiprintf+0x20>)
 800dbaa:	f853 2b04 	ldr.w	r2, [r3], #4
 800dbae:	6800      	ldr	r0, [r0, #0]
 800dbb0:	9301      	str	r3, [sp, #4]
 800dbb2:	f7ff fd4b 	bl	800d64c <_vfiprintf_r>
 800dbb6:	b002      	add	sp, #8
 800dbb8:	f85d eb04 	ldr.w	lr, [sp], #4
 800dbbc:	b003      	add	sp, #12
 800dbbe:	4770      	bx	lr
 800dbc0:	24000038 	.word	0x24000038

0800dbc4 <abort>:
 800dbc4:	b508      	push	{r3, lr}
 800dbc6:	2006      	movs	r0, #6
 800dbc8:	f000 f82c 	bl	800dc24 <raise>
 800dbcc:	2001      	movs	r0, #1
 800dbce:	f7f5 fc47 	bl	8003460 <_exit>

0800dbd2 <_raise_r>:
 800dbd2:	291f      	cmp	r1, #31
 800dbd4:	b538      	push	{r3, r4, r5, lr}
 800dbd6:	4605      	mov	r5, r0
 800dbd8:	460c      	mov	r4, r1
 800dbda:	d904      	bls.n	800dbe6 <_raise_r+0x14>
 800dbdc:	2316      	movs	r3, #22
 800dbde:	6003      	str	r3, [r0, #0]
 800dbe0:	f04f 30ff 	mov.w	r0, #4294967295
 800dbe4:	bd38      	pop	{r3, r4, r5, pc}
 800dbe6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800dbe8:	b112      	cbz	r2, 800dbf0 <_raise_r+0x1e>
 800dbea:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dbee:	b94b      	cbnz	r3, 800dc04 <_raise_r+0x32>
 800dbf0:	4628      	mov	r0, r5
 800dbf2:	f000 f831 	bl	800dc58 <_getpid_r>
 800dbf6:	4622      	mov	r2, r4
 800dbf8:	4601      	mov	r1, r0
 800dbfa:	4628      	mov	r0, r5
 800dbfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dc00:	f000 b818 	b.w	800dc34 <_kill_r>
 800dc04:	2b01      	cmp	r3, #1
 800dc06:	d00a      	beq.n	800dc1e <_raise_r+0x4c>
 800dc08:	1c59      	adds	r1, r3, #1
 800dc0a:	d103      	bne.n	800dc14 <_raise_r+0x42>
 800dc0c:	2316      	movs	r3, #22
 800dc0e:	6003      	str	r3, [r0, #0]
 800dc10:	2001      	movs	r0, #1
 800dc12:	e7e7      	b.n	800dbe4 <_raise_r+0x12>
 800dc14:	2100      	movs	r1, #0
 800dc16:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800dc1a:	4620      	mov	r0, r4
 800dc1c:	4798      	blx	r3
 800dc1e:	2000      	movs	r0, #0
 800dc20:	e7e0      	b.n	800dbe4 <_raise_r+0x12>
	...

0800dc24 <raise>:
 800dc24:	4b02      	ldr	r3, [pc, #8]	@ (800dc30 <raise+0xc>)
 800dc26:	4601      	mov	r1, r0
 800dc28:	6818      	ldr	r0, [r3, #0]
 800dc2a:	f7ff bfd2 	b.w	800dbd2 <_raise_r>
 800dc2e:	bf00      	nop
 800dc30:	24000038 	.word	0x24000038

0800dc34 <_kill_r>:
 800dc34:	b538      	push	{r3, r4, r5, lr}
 800dc36:	4d07      	ldr	r5, [pc, #28]	@ (800dc54 <_kill_r+0x20>)
 800dc38:	2300      	movs	r3, #0
 800dc3a:	4604      	mov	r4, r0
 800dc3c:	4608      	mov	r0, r1
 800dc3e:	4611      	mov	r1, r2
 800dc40:	602b      	str	r3, [r5, #0]
 800dc42:	f7f5 fbfd 	bl	8003440 <_kill>
 800dc46:	1c43      	adds	r3, r0, #1
 800dc48:	d102      	bne.n	800dc50 <_kill_r+0x1c>
 800dc4a:	682b      	ldr	r3, [r5, #0]
 800dc4c:	b103      	cbz	r3, 800dc50 <_kill_r+0x1c>
 800dc4e:	6023      	str	r3, [r4, #0]
 800dc50:	bd38      	pop	{r3, r4, r5, pc}
 800dc52:	bf00      	nop
 800dc54:	24000624 	.word	0x24000624

0800dc58 <_getpid_r>:
 800dc58:	f7f5 bbea 	b.w	8003430 <_getpid>

0800dc5c <_init>:
 800dc5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc5e:	bf00      	nop
 800dc60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc62:	bc08      	pop	{r3}
 800dc64:	469e      	mov	lr, r3
 800dc66:	4770      	bx	lr

0800dc68 <_fini>:
 800dc68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc6a:	bf00      	nop
 800dc6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc6e:	bc08      	pop	{r3}
 800dc70:	469e      	mov	lr, r3
 800dc72:	4770      	bx	lr
