

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:54:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        getTanhDouble
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.442 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   197125|   197125|  1.270 ms|  1.270 ms|  197126|  197126|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                         |                               |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                 Instance                |             Module            |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_main_Pipeline_VITIS_LOOP_31_1_fu_42  |main_Pipeline_VITIS_LOOP_31_1  |     2098|     2098|  13.515 us|  13.515 us|    2098|    2098|       no|
        |grp_main_Pipeline_VITIS_LOOP_17_1_fu_54  |main_Pipeline_VITIS_LOOP_17_1  |    90006|    90006|   0.450 ms|   0.450 ms|   90006|   90006|       no|
        |grp_main_Pipeline_VITIS_LOOP_16_1_fu_61  |main_Pipeline_VITIS_LOOP_16_1  |   104006|   104006|   0.535 ms|   0.535 ms|  104006|  104006|       no|
        |grp_main_Pipeline_VITIS_LOOP_43_2_fu_68  |main_Pipeline_VITIS_LOOP_43_2  |     1007|     1007|   5.035 us|   5.035 us|    1007|    1007|       no|
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     23|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   13|    4033|   4313|    -|
|Memory           |       10|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    487|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       10|   13|    4046|   4823|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|    5|       3|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+---------------------------------+---------+----+------+------+-----+
    |                 Instance                |              Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------+---------------------------------+---------+----+------+------+-----+
    |dadd_64ns_64ns_64_16_full_dsp_1_U27      |dadd_64ns_64ns_64_16_full_dsp_1  |        0|   3|  1112|  1110|    0|
    |dcmp_64ns_64ns_1_4_no_dsp_1_U29          |dcmp_64ns_64ns_1_4_no_dsp_1      |        0|   0|     0|     0|    0|
    |dmul_64ns_64ns_64_14_full_dsp_1_U28      |dmul_64ns_64ns_64_14_full_dsp_1  |        0|  10|   558|   678|    0|
    |grp_main_Pipeline_VITIS_LOOP_16_1_fu_61  |main_Pipeline_VITIS_LOOP_16_1    |        0|   0|   620|   953|    0|
    |grp_main_Pipeline_VITIS_LOOP_17_1_fu_54  |main_Pipeline_VITIS_LOOP_17_1    |        0|   0|   606|   880|    0|
    |grp_main_Pipeline_VITIS_LOOP_31_1_fu_42  |main_Pipeline_VITIS_LOOP_31_1    |        0|   0|   650|   296|    0|
    |grp_main_Pipeline_VITIS_LOOP_43_2_fu_68  |main_Pipeline_VITIS_LOOP_43_2    |        0|   0|   487|   396|    0|
    +-----------------------------------------+---------------------------------+---------+----+------+------+-----+
    |Total                                    |                                 |        0|  13|  4033|  4313|    0|
    +-----------------------------------------+---------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_U         |A_RAM_AUTO_1R1W         |        4|  0|   0|    0|  1000|   64|     1|        64000|
    |gold_U      |A_RAM_AUTO_1R1W         |        4|  0|   0|    0|  1000|   64|     1|        64000|
    |addr_out_U  |addr_out_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1000|   10|     1|        10000|
    |addr_in_U   |addr_out_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1000|   10|     1|        10000|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                        |       10|  0|   0|    0|  4000|  148|     4|       148000|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |icmp_ln46_fu_78_p2    |      icmp|   0|  0|  13|          10|           6|
    |select_ln46_fu_84_p3  |    select|   0|  0|  10|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  23|          11|           7|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |A_address0         |  20|          4|   10|         40|
    |A_ce0              |  20|          4|    1|          4|
    |A_d0               |  14|          3|   64|        192|
    |A_we0              |  14|          3|    1|          3|
    |addr_in_address0   |  20|          4|   10|         40|
    |addr_in_ce0        |  20|          4|    1|          4|
    |addr_in_we0        |   9|          2|    1|          2|
    |addr_out_address0  |  20|          4|   10|         40|
    |addr_out_ce0       |  20|          4|    1|          4|
    |addr_out_we0       |   9|          2|    1|          2|
    |ap_NS_fsm          |  53|         10|    1|         10|
    |gold_address0      |  20|          4|   10|         40|
    |gold_ce0           |  20|          4|    1|          4|
    |gold_d0            |  14|          3|   64|        192|
    |gold_we0           |  14|          3|    1|          3|
    |grp_fu_102_ce      |  20|          4|    1|          4|
    |grp_fu_102_p0      |  20|          4|   64|        256|
    |grp_fu_102_p1      |  20|          4|   64|        256|
    |grp_fu_106_ce      |  20|          4|    1|          4|
    |grp_fu_106_p0      |  20|          4|   64|        256|
    |grp_fu_106_p1      |  20|          4|   64|        256|
    |grp_fu_110_ce      |  20|          4|    1|          4|
    |grp_fu_110_opcode  |  20|          4|    5|         20|
    |grp_fu_110_p0      |  20|          4|   64|        256|
    |grp_fu_110_p1      |  20|          4|   64|        256|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 487|         98|  569|       2148|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+---+----+-----+-----------+
    |                         Name                         | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                             |  9|   0|    9|          0|
    |grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_ap_start_reg  |  1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_ap_start_reg  |  1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_ap_start_reg  |  1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------+---+----+-----+-----------+
    |Total                                                 | 13|   0|   13|          0|
    +------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|          main|  return value|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%results_loc = alloca i64 1"   --->   Operation 10 'alloca' 'results_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%A = alloca i64 1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:28]   --->   Operation 11 'alloca' 'A' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%gold = alloca i64 1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:28]   --->   Operation 12 'alloca' 'gold' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%addr_out = alloca i64 1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:29]   --->   Operation 13 'alloca' 'addr_out' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%addr_in = alloca i64 1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:29]   --->   Operation 14 'alloca' 'addr_in' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_31_1, i64 %A, i64 %gold, i10 %addr_out, i10 %addr_in"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_31_1, i64 %A, i64 %gold, i10 %addr_out, i10 %addr_in"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_17_1, i10 %addr_in, i64 %A, i10 %addr_out"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_17_1, i10 %addr_in, i64 %A, i10 %addr_out"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_16_1, i10 %addr_in, i64 %gold, i10 %addr_out"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_16_1, i10 %addr_in, i64 %gold, i10 %addr_out"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_43_2, i64 %gold, i64 %A, i10 %results_loc"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_43_2, i64 %gold, i64 %A, i10 %results_loc"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.41>
ST_9 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 24 [1/1] (0.00ns)   --->   "%spectopmodule_ln26 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:26]   --->   Operation 24 'spectopmodule' 'spectopmodule_ln26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 25 [1/1] (0.00ns)   --->   "%results_loc_load = load i10 %results_loc"   --->   Operation 25 'load' 'results_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 26 [1/1] (1.73ns)   --->   "%icmp_ln46 = icmp_eq  i10 %results_loc_load, i10 1000" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:46]   --->   Operation 26 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 27 [1/1] (0.68ns)   --->   "%select_ln46 = select i1 %icmp_ln46, i10 0, i10 %results_loc_load" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:46]   --->   Operation 27 'select' 'select_ln46' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i10 %select_ln46" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:54]   --->   Operation 28 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln54 = ret i32 %zext_ln54" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:54]   --->   Operation 29 'ret' 'ret_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
results_loc        (alloca       ) [ 0011111111]
A                  (alloca       ) [ 0011111110]
gold               (alloca       ) [ 0011111110]
addr_out           (alloca       ) [ 0011111000]
addr_in            (alloca       ) [ 0011111000]
call_ln0           (call         ) [ 0000000000]
call_ln0           (call         ) [ 0000000000]
call_ln0           (call         ) [ 0000000000]
call_ln0           (call         ) [ 0000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000]
spectopmodule_ln26 (spectopmodule) [ 0000000000]
results_loc_load   (load         ) [ 0000000000]
icmp_ln46          (icmp         ) [ 0000000000]
select_ln46        (select       ) [ 0000000000]
zext_ln54          (zext         ) [ 0000000000]
ret_ln54           (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1001" name="const_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_31_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_17_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_16_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_43_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="results_loc_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="1" slack="0"/>
<pin id="24" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="results_loc/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="A_alloca_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="gold_alloca_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gold/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="addr_out_alloca_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="addr_out/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="addr_in_alloca_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="addr_in/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_main_Pipeline_VITIS_LOOP_31_1_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="64" slack="0"/>
<pin id="45" dir="0" index="2" bw="64" slack="0"/>
<pin id="46" dir="0" index="3" bw="10" slack="0"/>
<pin id="47" dir="0" index="4" bw="10" slack="0"/>
<pin id="48" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_main_Pipeline_VITIS_LOOP_17_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="57" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="58" dir="0" index="3" bw="10" slack="2147483647"/>
<pin id="59" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_main_Pipeline_VITIS_LOOP_16_1_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="0" slack="0"/>
<pin id="63" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="65" dir="0" index="3" bw="10" slack="2147483647"/>
<pin id="66" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_main_Pipeline_VITIS_LOOP_43_2_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="72" dir="0" index="3" bw="10" slack="6"/>
<pin id="73" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="75" class="1004" name="results_loc_load_load_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="10" slack="8"/>
<pin id="77" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="results_loc_load/9 "/>
</bind>
</comp>

<comp id="78" class="1004" name="icmp_ln46_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="0"/>
<pin id="80" dir="0" index="1" bw="10" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/9 "/>
</bind>
</comp>

<comp id="84" class="1004" name="select_ln46_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="10" slack="0"/>
<pin id="87" dir="0" index="2" bw="10" slack="0"/>
<pin id="88" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/9 "/>
</bind>
</comp>

<comp id="92" class="1004" name="zext_ln54_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/9 "/>
</bind>
</comp>

<comp id="96" class="1005" name="results_loc_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="6"/>
<pin id="98" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="results_loc "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="104" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="105" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sub/83 add_i_i/20 add3_i_i/64 add_i/20 add6_i/64 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="108" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="109" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/69 mul_i_i/6 mul1_i_i/36 mul2_i_i/50 result/80 mul_i/6 mul4_i/36 mul5_i/50 mul7_i/80 result/94 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="113" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_1/80 tmp_3/80 tmp_6/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="25"><net_src comp="0" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="26" pin="1"/><net_sink comp="42" pin=1"/></net>

<net id="51"><net_src comp="30" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="52"><net_src comp="34" pin="1"/><net_sink comp="42" pin=3"/></net>

<net id="53"><net_src comp="38" pin="1"/><net_sink comp="42" pin=4"/></net>

<net id="60"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="82"><net_src comp="75" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="78" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="75" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="95"><net_src comp="84" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="22" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="68" pin=3"/></net>

<net id="101"><net_src comp="96" pin="1"/><net_sink comp="75" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		icmp_ln46 : 1
		select_ln46 : 2
		zext_ln54 : 3
		ret_ln54 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          | grp_main_Pipeline_VITIS_LOOP_31_1_fu_42 |    13   |  1.588  |   2177  |   1959  |
|   call   | grp_main_Pipeline_VITIS_LOOP_17_1_fu_54 |    13   |  8.1786 |   2375  |   2134  |
|          | grp_main_Pipeline_VITIS_LOOP_16_1_fu_61 |    13   |  9.7666 |   2375  |   2143  |
|          | grp_main_Pipeline_VITIS_LOOP_43_2_fu_68 |    0    |  3.176  |   174   |   207   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   dadd   |                grp_fu_102               |    3    |    0    |   1112  |   1110  |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   dmul   |                grp_fu_106               |    10   |    0    |   558   |   678   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   icmp   |             icmp_ln46_fu_78             |    0    |    0    |    0    |    13   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|  select  |            select_ln46_fu_84            |    0    |    0    |    0    |    10   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   zext   |             zext_ln54_fu_92             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   dcmp   |                grp_fu_110               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   Total  |                                         |    52   | 22.7092 |   8771  |   8254  |
|----------|-----------------------------------------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|    A   |    4   |    0   |    0   |    0   |
| addr_in|    1   |    0   |    0   |    0   |
|addr_out|    1   |    0   |    0   |    0   |
|  gold  |    4   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |   10   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|results_loc_reg_96|   10   |
+------------------+--------+
|       Total      |   10   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   52   |   22   |  8771  |  8254  |    -   |
|   Memory  |   10   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   10   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   10   |   52   |   22   |  8781  |  8254  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
