WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2514541 heartbeat IPC: 3.977 cumulative IPC: 3.977 (Simulation time: 00 hr 02 min 03 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2514542 cumulative IPC: 3.977 (Simulation time: 00 hr 02 min 03 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2514542 cumulative IPC: 3.977 (Simulation time: 00 hr 02 min 03 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 16108557 heartbeat IPC: 0.7356 cumulative IPC: 0.7356 (Simulation time: 00 hr 06 min 29 sec)
Simulation finished CPU 0 instructions: 10000001 cycles: 13594017 cumulative IPC: 0.7356 (Simulation time: 00 hr 06 min 29 sec)
Simulation complete CPU 0 instructions: 10000001 cycles: 13594017 cumulative IPC: 0.7356 (Simulation time: 00 hr 06 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/cactusADM_734B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7356 instructions: 10000001 cycles: 13594017
CPU 0 Branch Prediction Accuracy: 99.98% MPKI: 0.0004 Average ROB Occupancy at Mispredict: 174.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0004
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     125301 HIT:      28907 MISS:      96394
LLC LOAD         ACCESS:      64198 HIT:         11 MISS:      64187
LLC RFO          ACCESS:      27424 HIT:          0 MISS:      27424
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      28867 HIT:      28843 MISS:         24
LLC TRANSLATION  ACCESS:       4812 HIT:         53 MISS:       4759
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 847.3 cycles
cpu0_DTLB TOTAL        ACCESS:    2394610 HIT:    2178209 MISS:     216401
cpu0_DTLB LOAD         ACCESS:    2394610 HIT:    2178209 MISS:     216401
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 34.24 cycles
cpu0_ITLB TOTAL        ACCESS:    1437763 HIT:    1437763 MISS:          0
cpu0_ITLB LOAD         ACCESS:    1437763 HIT:    1437763 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    3713585 HIT:    3390716 MISS:     322869
cpu0_L1D LOAD         ACCESS:    2441314 HIT:    2305682 MISS:     135632
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1170960 HIT:    1036771 MISS:     134189
cpu0_L1D TRANSLATION  ACCESS:     101311 HIT:      48263 MISS:      53048
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 234.9 cycles
cpu0_L1I TOTAL        ACCESS:    1871944 HIT:    1871939 MISS:          5
cpu0_L1I LOAD         ACCESS:    1871944 HIT:    1871939 MISS:          5
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 716 cycles
cpu0_L2C TOTAL        ACCESS:     229885 HIT:     133448 MISS:      96437
cpu0_L2C LOAD         ACCESS:     114057 HIT:      49859 MISS:      64198
cpu0_L2C RFO          ACCESS:      30926 HIT:       3502 MISS:      27424
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      31883 HIT:      31880 MISS:          3
cpu0_L2C TRANSLATION  ACCESS:      53019 HIT:      48207 MISS:       4812
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 867.9 cycles
cpu0_STLB TOTAL        ACCESS:     159527 HIT:     105276 MISS:      54251
cpu0_STLB LOAD         ACCESS:     159527 HIT:     105276 MISS:      54251
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 141.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      14297
  ROW_BUFFER_MISS:      82074
 AVG DBUS CONGESTED CYCLE: 3.944
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1128
  FULL:      29178
