{"nodes":[{"pos":[12,44],"content":"_mm_cvtss_si64x | Microsoft Docs","needQuote":false,"needEscape":true,"nodes":[{"content":"_mm_cvtss_si64x | Microsoft Docs","pos":[0,32]}]},{"content":"_mm_cvtss_si64x","pos":[666,681]},{"content":"Microsoft Specific","pos":[684,702]},{"pos":[711,910],"content":"Generates the <ph id=\"ph1\">[!INCLUDE[vcprx64](../assembler/inline/includes/vcprx64_md.md)]</ph> extended version of the Convert Scalar Single Precision Floating Point Number to 64-bit Integer (<ph id=\"ph2\">`cvtss2si`</ph>) instruction.","source":"Generates the [!INCLUDE[vcprx64](../assembler/inline/includes/vcprx64_md.md)] extended version of the Convert Scalar Single Precision Floating Point Number to 64-bit Integer (`cvtss2si`) instruction."},{"content":"Syntax","pos":[919,925]},{"content":"Parameters","pos":[1003,1013]},{"content":"[in]","pos":[1017,1021]},{"content":"An <ph id=\"ph1\">`__m128`</ph> structure containing floating point-values.","pos":[1033,1088],"source":" An `__m128` structure containing floating point-values."},{"content":"Return Value","pos":[1097,1109]},{"content":"A 64-bit integer, the result of the conversion of the first floating-point value to an integer.","pos":[1113,1208]},{"content":"Requirements","pos":[1217,1229]},{"content":"Intrinsic","pos":[1236,1245]},{"content":"Architecture","pos":[1246,1258]},{"pos":[1391,1418],"content":"<bpt id=\"p1\">**</bpt>Header file<ept id=\"p1\">**</ept> <ph id=\"ph1\">\\&lt;</ph>intrin.h&gt;","source":"**Header file** \\<intrin.h>"},{"content":"Remarks","pos":[1427,1434]},{"content":"The first element of the structure value is converted to an integer and returned.","pos":[1438,1519]},{"content":"The rounding control bits in MXCSR are used to determine the rounding behavior.","pos":[1520,1599]},{"content":"The default rounding mode is round to nearest, rounding to the even number if the decimal part is 0.5.","pos":[1600,1702]},{"content":"Because the <ph id=\"ph1\">`__m128`</ph> structure represents an XMM register, this intrinsic takes a value from the XMM register and writes it to system memory.","pos":[1703,1844],"source":" Because the `__m128` structure represents an XMM register, this intrinsic takes a value from the XMM register and writes it to system memory."},{"content":"This routine is only available as an intrinsic.","pos":[1851,1898]},{"content":"Example","pos":[1907,1914]},{"content":"END Microsoft Specific","pos":[2579,2601]},{"content":"See Also","pos":[2610,2618]},{"content":"__m128d","pos":[2623,2630]},{"content":"Compiler Intrinsics","pos":[2654,2673]}],"content":"---\ntitle: \"_mm_cvtss_si64x | Microsoft Docs\"\nms.custom: \"\"\nms.date: \"11/04/2016\"\nms.reviewer: \"\"\nms.suite: \"\"\nms.technology: \n  - \"devlang-cpp\"\nms.tgt_pltfrm: \"\"\nms.topic: \"article\"\nf1_keywords: \n  - \"_mm_cvtss_si64x\"\ndev_langs: \n  - \"C++\"\nhelpviewer_keywords: \n  - \"cvtss2si intrinsic\"\n  - \"_mm_cvtss_si64x intrinsic\"\nms.assetid: c279aff2-ee29-4271-8829-3ec691bf7718\ncaps.latest.revision: 13\nauthor: \"corob-msft\"\nms.author: \"corob\"\nmanager: \"ghogen\"\ntranslation.priority.ht: \n  - \"de-de\"\n  - \"es-es\"\n  - \"fr-fr\"\n  - \"it-it\"\n  - \"ja-jp\"\n  - \"ko-kr\"\n  - \"ru-ru\"\n  - \"zh-cn\"\n  - \"zh-tw\"\ntranslation.priority.mt: \n  - \"cs-cz\"\n  - \"pl-pl\"\n  - \"pt-br\"\n  - \"tr-tr\"\n---\n# _mm_cvtss_si64x\n**Microsoft Specific**  \n  \n Generates the [!INCLUDE[vcprx64](../assembler/inline/includes/vcprx64_md.md)] extended version of the Convert Scalar Single Precision Floating Point Number to 64-bit Integer (`cvtss2si`) instruction.  \n  \n## Syntax  \n  \n```  \n__int64 _mm_cvtss_si64x(   \n   __m128 value   \n);  \n```  \n  \n#### Parameters  \n [in] `value`  \n An `__m128` structure containing floating point-values.  \n  \n## Return Value  \n A 64-bit integer, the result of the conversion of the first floating-point value to an integer.  \n  \n## Requirements  \n  \n|Intrinsic|Architecture|  \n|---------------|------------------|  \n|`_mm_cvtss_si64x`|[!INCLUDE[vcprx64](../assembler/inline/includes/vcprx64_md.md)]|  \n  \n **Header file** \\<intrin.h>  \n  \n## Remarks  \n The first element of the structure value is converted to an integer and returned. The rounding control bits in MXCSR are used to determine the rounding behavior. The default rounding mode is round to nearest, rounding to the even number if the decimal part is 0.5. Because the `__m128` structure represents an XMM register, this intrinsic takes a value from the XMM register and writes it to system memory.  \n  \n This routine is only available as an intrinsic.  \n  \n## Example  \n  \n```  \n// _mm_cvtss_si64x.cpp  \n// processor: x64  \n#include <intrin.h>  \n#include <stdio.h>  \n  \n#pragma intrinsic(_mm_cvtss_si64x)  \n  \nint main()  \n{  \n    __m128 a;  \n    __int64 b = 54;  \n  \n    // _mm_load_ps requires an aligned buffer.  \n    __declspec(align(16)) float af[4] =  \n                           { 101.25, 200.75, 300.5, 400.5 };  \n  \n    // Load a with the floating point values.  \n    // The values will be copied to the XMM registers.  \n    a = _mm_load_ps(af);  \n  \n    // Extract the first element of a and convert to an integer  \n    b = _mm_cvtss_si64x(a);  \n  \n    printf_s(\"%I64d\\n\", b);  \n}  \n```  \n  \n```Output  \n101  \n```  \n  \n## END Microsoft Specific  \n  \n## See Also  \n [__m128d](../cpp/m128d.md)   \n [Compiler Intrinsics](../intrinsics/compiler-intrinsics.md)"}